Fitter report for DE10Nano_System
Thu Apr 23 12:30:56 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. DLL Summary
 19. I/O Assignment Warnings
 20. PLL Usage Summary
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Fitter DSP Block Usage Summary
 29. DSP Block Details
 30. Routing Usage Summary
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Thu Apr 23 12:30:55 2020       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; DE10Nano_System                             ;
; Top-level Entity Name           ; DE10Nano_System                             ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEBA6U23I7                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 26,901 / 41,910 ( 64 % )                    ;
; Total registers                 ; 37290                                       ;
; Total pins                      ; 230 / 314 ( 73 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 558,824 / 5,662,720 ( 10 % )                ;
; Total RAM Blocks                ; 73 / 553 ( 13 % )                           ;
; Total DSP Blocks                ; 6 / 112 ( 5 % )                             ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1 / 6 ( 17 % )                              ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEBA6U23I7                          ;                                       ;
; Minimum Core Junction Temperature                                  ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                  ; 100                                   ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.13        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  12.8%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Destination Port         ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; soc_system:u0|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                                                                                   ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                                                                                                                                  ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|spim0_sclk_out[0]~CLKENA0                                                                                                                                                                                                                                                                                                                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|~GND                                                                                                                                                                                                                                                                                                                                                                ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; HPS_DDR3_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DM[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; AD1939_ADC_ABCLK~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; FPGA_CLK1_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                            ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                            ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                            ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                            ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                            ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                            ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                            ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                            ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                            ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                            ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                            ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                            ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                            ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                            ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                            ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                            ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                            ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                            ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                            ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                            ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                                                         ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                                                                                                                                                                            ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                                                                          ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                                                                                                                                                                            ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                                                                          ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                                                         ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                                                                          ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[0]                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a0          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[1]                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a1          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[2]                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a2          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[3]                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a3          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[4]                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a4          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[5]                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a5          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[6]                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a6          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[7]                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a7          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[8]                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a8          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[9]                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a9          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[10]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a10         ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[11]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a11         ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[12]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a12         ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[13]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a13         ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[14]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a14         ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[15]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a15         ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[16]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a16         ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[17]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a17         ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[18]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a18         ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[19]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a19         ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[20]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a20         ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[21]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a21         ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[22]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a22         ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[23]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a23         ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[24]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a24         ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[25]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a25         ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[26]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a26         ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[27]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a27         ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[28]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a28         ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[29]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a29         ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[30]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a30         ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[31]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a31         ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[0]                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~16                                                                                     ; BY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[0]                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[0]~_Duplicate_1                                                                                                       ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[0]~_Duplicate_1                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~778                                                                                    ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[1]                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~16                                                                                     ; BY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[1]                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[1]~_Duplicate_1                                                                                                       ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[1]~_Duplicate_1                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~778                                                                                    ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[2]                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~16                                                                                     ; BY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[2]                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[2]~_Duplicate_1                                                                                                       ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[2]~_Duplicate_1                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~778                                                                                    ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[3]                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~16                                                                                     ; BY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[3]                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[3]~_Duplicate_1                                                                                                       ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[3]~_Duplicate_1                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~778                                                                                    ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[4]                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~16                                                                                     ; BY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[4]                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[4]~_Duplicate_1                                                                                                       ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[4]~_Duplicate_1                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~778                                                                                    ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[5]                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~16                                                                                     ; BY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[5]                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[5]~_Duplicate_1                                                                                                       ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[5]~_Duplicate_1                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~778                                                                                    ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[6]                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~16                                                                                     ; BY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[6]                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[6]~_Duplicate_1                                                                                                       ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[6]~_Duplicate_1                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~778                                                                                    ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[7]                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~16                                                                                     ; BY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[7]                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[7]~_Duplicate_1                                                                                                       ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[7]~_Duplicate_1                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~778                                                                                    ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[8]                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~16                                                                                     ; BY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[8]                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[8]~_Duplicate_1                                                                                                       ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[8]~_Duplicate_1                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~778                                                                                    ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[9]                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~16                                                                                     ; BY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[9]                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[9]~_Duplicate_1                                                                                                       ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[9]~_Duplicate_1                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~778                                                                                    ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[10]                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~16                                                                                     ; BY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[10]                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[10]~_Duplicate_1                                                                                                      ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[10]~_Duplicate_1                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~778                                                                                    ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[11]                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~16                                                                                     ; BY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[11]                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[11]~_Duplicate_1                                                                                                      ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[11]~_Duplicate_1                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~778                                                                                    ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[12]                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~16                                                                                     ; BY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[12]                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[12]~_Duplicate_1                                                                                                      ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[12]~_Duplicate_1                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~778                                                                                    ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[13]                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~16                                                                                     ; BY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[13]                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[13]~_Duplicate_1                                                                                                      ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[13]~_Duplicate_1                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~778                                                                                    ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[14]                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~16                                                                                     ; BY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[14]                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[14]~_Duplicate_1                                                                                                      ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[14]~_Duplicate_1                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~778                                                                                    ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[15]                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~16                                                                                     ; BY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[15]                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[15]~_Duplicate_1                                                                                                      ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[15]~_Duplicate_1                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~778                                                                                    ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[16]                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~16                                                                                     ; BY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[16]                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[16]~_Duplicate_1                                                                                                      ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[16]~_Duplicate_1                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~778                                                                                    ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[17]                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~16                                                                                     ; BY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[17]                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[17]~_Duplicate_1                                                                                                      ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[17]~_Duplicate_1                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~778                                                                                    ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[18]                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~16                                                                                     ; AX                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[18]                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[18]~_Duplicate_1                                                                                                      ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[18]~_Duplicate_1                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~357                                                                                    ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[19]                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~16                                                                                     ; AX                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[19]                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[19]~_Duplicate_1                                                                                                      ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[19]~_Duplicate_1                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~357                                                                                    ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[20]                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~16                                                                                     ; AX                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[20]                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[20]~_Duplicate_1                                                                                                      ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[20]~_Duplicate_1                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~357                                                                                    ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[21]                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~16                                                                                     ; AX                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[21]                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[21]~_Duplicate_1                                                                                                      ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[21]~_Duplicate_1                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~357                                                                                    ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[22]                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~16                                                                                     ; AX                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[22]                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[22]~_Duplicate_1                                                                                                      ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[22]~_Duplicate_1                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~357                                                                                    ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[23]                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~16                                                                                     ; AX                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[23]                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[23]~_Duplicate_1                                                                                                      ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[23]~_Duplicate_1                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~357                                                                                    ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[24]                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~16                                                                                     ; AX                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[24]                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[24]~_Duplicate_1                                                                                                      ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[24]~_Duplicate_1                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~357                                                                                    ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[25]                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~16                                                                                     ; AX                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[25]                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[25]~_Duplicate_1                                                                                                      ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[25]~_Duplicate_1                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~357                                                                                    ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[26]                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~16                                                                                     ; AX                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[26]                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[26]~_Duplicate_1                                                                                                      ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[26]~_Duplicate_1                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~357                                                                                    ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[27]                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~16                                                                                     ; AX                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[27]                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[27]~_Duplicate_1                                                                                                      ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[27]~_Duplicate_1                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~357                                                                                    ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[28]                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~16                                                                                     ; AX                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[28]                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[28]~_Duplicate_1                                                                                                      ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[28]~_Duplicate_1                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~357                                                                                    ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[29]                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~16                                                                                     ; AX                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[29]                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[29]~_Duplicate_1                                                                                                      ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[29]~_Duplicate_1                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~357                                                                                    ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[30]                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~16                                                                                     ; AX                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[30]                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[30]~_Duplicate_1                                                                                                      ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[30]~_Duplicate_1                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~357                                                                                    ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[31]                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~16                                                                                     ; AX                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[31]                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[31]~_Duplicate_1                                                                                                      ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[31]~_Duplicate_1                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~357                                                                                    ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[0]                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a0  ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[1]                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a1  ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[2]                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a2  ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[3]                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a3  ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[4]                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a4  ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[5]                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a5  ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[6]                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a6  ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[7]                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a7  ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[8]                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a8  ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[9]                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a9  ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[10]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a10 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[11]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a11 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[12]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a12 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[13]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a13 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[14]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a14 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[15]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a15 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[16]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a16 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[17]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a17 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[18]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a18 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[19]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a19 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[20]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a20 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[21]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a21 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[22]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a22 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[23]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a23 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[24]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a24 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[25]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a25 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[26]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a26 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[27]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a27 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[28]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a28 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[29]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a29 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[30]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a30 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1[31]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ram_block1a31 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[0]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~16                                                                       ; BY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[0]                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[0]~_Duplicate_1                                                                                               ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[0]~_Duplicate_1                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~778                                                                      ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[1]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~16                                                                       ; BY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[1]                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[1]~_Duplicate_1                                                                                               ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[1]~_Duplicate_1                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~778                                                                      ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[2]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~16                                                                       ; BY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[2]                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[2]~_Duplicate_1                                                                                               ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[2]~_Duplicate_1                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~778                                                                      ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[3]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~16                                                                       ; BY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[3]                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[3]~_Duplicate_1                                                                                               ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[3]~_Duplicate_1                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~778                                                                      ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[4]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~16                                                                       ; BY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[4]                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[4]~_Duplicate_1                                                                                               ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[4]~_Duplicate_1                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~778                                                                      ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[5]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~16                                                                       ; BY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[5]                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[5]~_Duplicate_1                                                                                               ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[5]~_Duplicate_1                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~778                                                                      ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[6]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~16                                                                       ; BY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[6]                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[6]~_Duplicate_1                                                                                               ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[6]~_Duplicate_1                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~778                                                                      ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[7]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~16                                                                       ; BY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[7]                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[7]~_Duplicate_1                                                                                               ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[7]~_Duplicate_1                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~778                                                                      ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[8]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~16                                                                       ; BY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[8]                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[8]~_Duplicate_1                                                                                               ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[8]~_Duplicate_1                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~778                                                                      ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[9]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~16                                                                       ; BY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[9]                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[9]~_Duplicate_1                                                                                               ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[9]~_Duplicate_1                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~778                                                                      ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[10]                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~16                                                                       ; BY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[10]                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[10]~_Duplicate_1                                                                                              ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[10]~_Duplicate_1                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~778                                                                      ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[11]                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~16                                                                       ; BY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[11]                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[11]~_Duplicate_1                                                                                              ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[11]~_Duplicate_1                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~778                                                                      ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[12]                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~16                                                                       ; BY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[12]                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[12]~_Duplicate_1                                                                                              ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[12]~_Duplicate_1                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~778                                                                      ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[13]                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~16                                                                       ; BY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[13]                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[13]~_Duplicate_1                                                                                              ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[13]~_Duplicate_1                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~778                                                                      ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[14]                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~16                                                                       ; BY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[14]                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[14]~_Duplicate_1                                                                                              ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[14]~_Duplicate_1                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~778                                                                      ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[15]                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~16                                                                       ; BY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[15]                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[15]~_Duplicate_1                                                                                              ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[15]~_Duplicate_1                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~778                                                                      ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[16]                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~16                                                                       ; BY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[16]                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[16]~_Duplicate_1                                                                                              ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[16]~_Duplicate_1                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~778                                                                      ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[17]                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~16                                                                       ; BY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[17]                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[17]~_Duplicate_1                                                                                              ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[17]~_Duplicate_1                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~778                                                                      ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[18]                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~16                                                                       ; AX                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[18]                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[18]~_Duplicate_1                                                                                              ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[18]~_Duplicate_1                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~357                                                                      ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[19]                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~16                                                                       ; AX                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[19]                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[19]~_Duplicate_1                                                                                              ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[19]~_Duplicate_1                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~357                                                                      ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[20]                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~16                                                                       ; AX                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[20]                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[20]~_Duplicate_1                                                                                              ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[20]~_Duplicate_1                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~357                                                                      ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[21]                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~16                                                                       ; AX                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[21]                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[21]~_Duplicate_1                                                                                              ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[21]~_Duplicate_1                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~357                                                                      ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[22]                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~16                                                                       ; AX                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[22]                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[22]~_Duplicate_1                                                                                              ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[22]~_Duplicate_1                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~357                                                                      ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[23]                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~16                                                                       ; AX                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[23]                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[23]~_Duplicate_1                                                                                              ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[23]~_Duplicate_1                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~357                                                                      ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[24]                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~16                                                                       ; AX                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[24]                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[24]~_Duplicate_1                                                                                              ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[24]~_Duplicate_1                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~357                                                                      ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[25]                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~16                                                                       ; AX                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[25]                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[25]~_Duplicate_1                                                                                              ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[25]~_Duplicate_1                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~357                                                                      ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[26]                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~16                                                                       ; AX                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[26]                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[26]~_Duplicate_1                                                                                              ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[26]~_Duplicate_1                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~357                                                                      ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[27]                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~16                                                                       ; AX                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[27]                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[27]~_Duplicate_1                                                                                              ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[27]~_Duplicate_1                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~357                                                                      ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[28]                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~16                                                                       ; AX                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[28]                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[28]~_Duplicate_1                                                                                              ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[28]~_Duplicate_1                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~357                                                                      ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[29]                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~16                                                                       ; AX                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[29]                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[29]~_Duplicate_1                                                                                              ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[29]~_Duplicate_1                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~357                                                                      ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[30]                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~16                                                                       ; AX                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[30]                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[30]~_Duplicate_1                                                                                              ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[30]~_Duplicate_1                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~357                                                                      ; AY                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[31]                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~16                                                                       ; AX                       ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[31]                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[31]~_Duplicate_1                                                                                              ; Q                        ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition2_out1_1[31]~_Duplicate_1                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~357                                                                      ; AY                       ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; AD1939_spi_clatch_counter[7]                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; AD1939_spi_clatch_counter[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; AD1939_spi_clatch_counter[15]                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; AD1939_spi_clatch_counter[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|AD1939_ADC_data[27]                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|AD1939_ADC_data[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|enable[4]                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|enable[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|enable[5]                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|enable[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|enable[9]                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|enable[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|enable[17]                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|enable[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|enable[21]                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|enable[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|enable[22]                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|enable[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition8_out1[1]                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Rate_Transition8_out1[1]~DUPLICATE                                                                                                            ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Serializer1D_contl_cnt[0]                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Serializer1D_contl_cnt[0]~DUPLICATE                                                                                                           ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Addr_Gen:u_Addr_Gen|Counter_0_to_b_k_1_out1[1]                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Addr_Gen:u_Addr_Gen|Counter_0_to_b_k_1_out1[1]~DUPLICATE                                                                         ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Addr_Gen:u_Addr_Gen|Counter_0_to_b_k_1_out1[2]                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Addr_Gen:u_Addr_Gen|Counter_0_to_b_k_1_out1[2]~DUPLICATE                                                                         ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Addr_Gen:u_Addr_Gen|Counter_0_to_b_k_1_out1[5]                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Addr_Gen:u_Addr_Gen|Counter_0_to_b_k_1_out1[5]~DUPLICATE                                                                         ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Addr_Gen:u_Addr_Gen|Counter_0_to_b_k_1_out1[7]                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Addr_Gen:u_Addr_Gen|Counter_0_to_b_k_1_out1[7]~DUPLICATE                                                                         ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|convertB_out1_2[8]               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|convertB_out1_2[8]~DUPLICATE                                                               ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[5]                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[5]~DUPLICATE                                                                 ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[6]                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[6]~DUPLICATE                                                                 ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[7]                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[7]~DUPLICATE                                                                 ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[8]                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[8]~DUPLICATE                                                                 ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[11]                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[11]~DUPLICATE                                                                ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[12]                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[12]~DUPLICATE                                                                ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[13]                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[13]~DUPLICATE                                                                ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[14]                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[14]~DUPLICATE                                                                ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[15]                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[15]~DUPLICATE                                                                ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[16]                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[16]~DUPLICATE                                                                ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[17]                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[17]~DUPLICATE                                                                ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[18]                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[18]~DUPLICATE                                                                ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[24]                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[24]~DUPLICATE                                                                ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[27]                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[27]~DUPLICATE                                                                ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition4_out1_1[3]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition4_out1_1[3]~DUPLICATE                                                                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition4_out1_1[5]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition4_out1_1[5]~DUPLICATE                                                                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_data_A_out1[0] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_data_A_out1[0]~DUPLICATE                                                 ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_data_A_out1[7] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_data_A_out1[7]~DUPLICATE                                                 ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_data_A_out1[8] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_data_A_out1[8]~DUPLICATE                                                 ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[0][9]     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[0][9]~DUPLICATE                                                     ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[1][14]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[1][14]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[2][9]     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[2][9]~DUPLICATE                                                     ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[2][29]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[2][29]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[3][30]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[3][30]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[5][12]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[5][12]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[6][5]     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[6][5]~DUPLICATE                                                     ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[6][11]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[6][11]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[8][15]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[8][15]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[8][24]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[8][24]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[9][1]     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[9][1]~DUPLICATE                                                     ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[11][3]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[11][3]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[11][22]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[11][22]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[12][31]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[12][31]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[13][14]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[13][14]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[16][14]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[16][14]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[16][18]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[16][18]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[16][19]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[16][19]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[16][21]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[16][21]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[16][22]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[16][22]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[16][24]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[16][24]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[17][14]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[17][14]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[17][17]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[17][17]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[17][31]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[17][31]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[18][11]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[18][11]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[18][12]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[18][12]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[18][15]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[18][15]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[18][21]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[18][21]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[18][27]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[18][27]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[19][22]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[19][22]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[20][11]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[20][11]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[20][18]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[20][18]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[20][25]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[20][25]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[21][0]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[21][0]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[21][17]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[21][17]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[21][31]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[21][31]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[22][17]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[22][17]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[23][19]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[23][19]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[23][31]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[23][31]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[24][20]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[24][20]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[24][21]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[24][21]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[24][24]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[24][24]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[25][9]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[25][9]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[25][19]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[25][19]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[25][25]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[25][25]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[26][6]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[26][6]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[27][1]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[27][1]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[29][9]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[29][9]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[29][11]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[29][11]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[32][1]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[32][1]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[32][7]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[32][7]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[32][15]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[32][15]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[32][19]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[32][19]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[32][28]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[32][28]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[32][30]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[32][30]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[33][5]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[33][5]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[34][2]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[34][2]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[34][6]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[34][6]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[34][15]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[34][15]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[34][19]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[34][19]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[34][22]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[34][22]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[36][8]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[36][8]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[36][15]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[36][15]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[37][0]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[37][0]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[37][8]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[37][8]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[40][8]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[40][8]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[41][11]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[41][11]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[44][3]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[44][3]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[44][10]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[44][10]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[46][8]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[46][8]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[46][10]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[46][10]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[48][5]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[48][5]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[48][6]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[48][6]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[48][11]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[48][11]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[49][11]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[49][11]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[51][5]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[51][5]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[51][11]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[51][11]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[52][4]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[52][4]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[53][17]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[53][17]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[54][17]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[54][17]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[55][11]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[55][11]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[55][17]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[55][17]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[56][21]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[56][21]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[56][22]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[56][22]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[56][26]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[56][26]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[57][19]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[57][19]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[57][21]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[57][21]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[58][26]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[58][26]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[58][27]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[58][27]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[59][5]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[59][5]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[60][11]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[60][11]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[61][4]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[61][4]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[61][23]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[61][23]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[63][6]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[63][6]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[64][11]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[64][11]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[64][14]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[64][14]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[64][27]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[64][27]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[65][8]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[65][8]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[65][9]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[65][9]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[65][27]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[65][27]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[66][9]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[66][9]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[66][29]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[66][29]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[67][16]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[67][16]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[67][27]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[67][27]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[67][28]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[67][28]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[68][5]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[68][5]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[68][27]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[68][27]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[69][25]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[69][25]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[69][27]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[69][27]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[69][28]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[69][28]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[70][0]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[70][0]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[70][2]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[70][2]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[70][5]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[70][5]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[70][15]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[70][15]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[70][19]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[70][19]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[70][21]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[70][21]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[71][12]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[71][12]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[72][2]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[72][2]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[72][8]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[72][8]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[72][9]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[72][9]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[72][12]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[72][12]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[74][15]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[74][15]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[75][9]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[75][9]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[75][16]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[75][16]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[75][21]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[75][21]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[75][27]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[75][27]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[76][11]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[76][11]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[76][22]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[76][22]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[76][30]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[76][30]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[77][24]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[77][24]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[77][30]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[77][30]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[78][8]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[78][8]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[78][14]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[78][14]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[78][24]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[78][24]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[80][12]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[80][12]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[80][21]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[80][21]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[81][8]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[81][8]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[81][19]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[81][19]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[82][3]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[82][3]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[82][11]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[82][11]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[82][30]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[82][30]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[83][11]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[83][11]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[83][15]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[83][15]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[84][13]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[84][13]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[84][28]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[84][28]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[85][24]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[85][24]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[85][31]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[85][31]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[86][28]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[86][28]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[87][2]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[87][2]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[87][11]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[87][11]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[88][2]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[88][2]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[88][4]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[88][4]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[89][15]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[89][15]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[91][11]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[91][11]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[91][26]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[91][26]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[92][14]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[92][14]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[92][26]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[92][26]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[93][11]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[93][11]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[93][25]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[93][25]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[93][29]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[93][29]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[94][25]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[94][25]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[95][1]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[95][1]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[95][2]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[95][2]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[95][21]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[95][21]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[95][23]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[95][23]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[95][31]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[95][31]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[96][12]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[96][12]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[96][17]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[96][17]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[96][22]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[96][22]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[99][2]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[99][2]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[99][9]    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[99][9]~DUPLICATE                                                    ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[100][2]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[100][2]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[100][5]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[100][5]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[100][6]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[100][6]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[100][14]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[100][14]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[100][17]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[100][17]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[100][30]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[100][30]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[101][6]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[101][6]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[101][12]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[101][12]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[101][19]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[101][19]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[101][22]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[101][22]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[101][24]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[101][24]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[101][25]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[101][25]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[101][27]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[101][27]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[102][27]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[102][27]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[103][14]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[103][14]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[103][15]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[103][15]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[104][9]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[104][9]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[105][6]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[105][6]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[106][14]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[106][14]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[106][22]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[106][22]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[107][15]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[107][15]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[107][19]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[107][19]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[107][28]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[107][28]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[108][22]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[108][22]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[108][25]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[108][25]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[108][30]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[108][30]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[108][31]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[108][31]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[109][0]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[109][0]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[109][19]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[109][19]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[109][30]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[109][30]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[109][31]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[109][31]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[110][6]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[110][6]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[110][22]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[110][22]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[111][16]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[111][16]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[113][4]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[113][4]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[113][14]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[113][14]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[118][9]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[118][9]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[121][11]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[121][11]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[123][12]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[123][12]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[124][3]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[124][3]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[124][18]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[124][18]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[125][3]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[125][3]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[126][16]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[126][16]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[129][6]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[129][6]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[129][8]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[129][8]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[130][8]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[130][8]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[130][21]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[130][21]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[131][30]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[131][30]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[135][11]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[135][11]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[135][22]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[135][22]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[136][14]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[136][14]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[136][21]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[136][21]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[136][30]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[136][30]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[137][2]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[137][2]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[137][13]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[137][13]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[138][15]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[138][15]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[138][18]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[138][18]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[138][19]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[138][19]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[140][19]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[140][19]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[140][28]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[140][28]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[140][31]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[140][31]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[144][3]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[144][3]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[144][11]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[144][11]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[144][19]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[144][19]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[144][21]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[144][21]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[144][31]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[144][31]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[145][8]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[145][8]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[145][19]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[145][19]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[145][21]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[145][21]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[146][0]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[146][0]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[146][9]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[146][9]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[146][21]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[146][21]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[147][19]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[147][19]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[148][16]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[148][16]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[148][18]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[148][18]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[148][31]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[148][31]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[149][3]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[149][3]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[150][18]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[150][18]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[150][24]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[150][24]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[150][27]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[150][27]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[151][18]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[151][18]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[151][31]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[151][31]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[152][4]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[152][4]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[152][11]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[152][11]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[153][12]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[153][12]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[153][14]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[153][14]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[153][15]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[153][15]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[153][19]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[153][19]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[154][2]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[154][2]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[154][19]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[154][19]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[154][30]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[154][30]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[156][30]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[156][30]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[157][9]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[157][9]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[157][18]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[157][18]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[157][27]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[157][27]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[158][5]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[158][5]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[159][3]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[159][3]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[160][19]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[160][19]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[160][22]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[160][22]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[160][28]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[160][28]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[161][6]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[161][6]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[161][9]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[161][9]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[162][21]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[162][21]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[164][6]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[164][6]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[165][14]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[165][14]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[168][11]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[168][11]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[169][12]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[169][12]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[169][22]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[169][22]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[170][6]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[170][6]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[170][8]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[170][8]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[170][17]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[170][17]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[172][16]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[172][16]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[173][9]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[173][9]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[173][29]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[173][29]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[174][9]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[174][9]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[174][21]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[174][21]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[174][28]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[174][28]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[175][23]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[175][23]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[175][24]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[175][24]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[175][28]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[175][28]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[175][30]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[175][30]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[176][31]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[176][31]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[177][2]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[177][2]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[178][12]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[178][12]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[178][31]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[178][31]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[179][2]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[179][2]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[179][9]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[179][9]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[179][11]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[179][11]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[180][8]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[180][8]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[181][3]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[181][3]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[181][12]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[181][12]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[182][29]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[182][29]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[183][5]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[183][5]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[183][15]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[183][15]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[184][28]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[184][28]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[185][24]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[185][24]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[185][27]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[185][27]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[185][30]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[185][30]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[186][21]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[186][21]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[186][25]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[186][25]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[186][29]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[186][29]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[186][31]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[186][31]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[187][0]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[187][0]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[187][22]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[187][22]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[187][25]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[187][25]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[187][28]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[187][28]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[187][31]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[187][31]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[188][9]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[188][9]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[189][29]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[189][29]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[191][4]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[191][4]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[191][12]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[191][12]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[192][2]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[192][2]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[192][3]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[192][3]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[192][17]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[192][17]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[192][21]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[192][21]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[192][25]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[192][25]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[192][28]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[192][28]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[192][31]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[192][31]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[193][5]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[193][5]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[193][14]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[193][14]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[193][22]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[193][22]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[194][2]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[194][2]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[195][0]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[195][0]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[196][24]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[196][24]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[196][31]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[196][31]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[197][3]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[197][3]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[197][27]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[197][27]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[197][30]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[197][30]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[198][2]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[198][2]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[198][19]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[198][19]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[198][30]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[198][30]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[199][2]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[199][2]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[199][7]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[199][7]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[199][8]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[199][8]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[200][27]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[200][27]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[201][22]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[201][22]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[201][30]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[201][30]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[202][25]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[202][25]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[202][30]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[202][30]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[202][31]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[202][31]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[203][0]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[203][0]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[203][3]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[203][3]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[203][12]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[203][12]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[204][8]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[204][8]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[204][17]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[204][17]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[205][5]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[205][5]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[207][8]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[207][8]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[208][6]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[208][6]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[208][11]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[208][11]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[208][12]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[208][12]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[208][14]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[208][14]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[208][24]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[208][24]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[208][31]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[208][31]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[209][19]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[209][19]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[209][27]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[209][27]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[210][8]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[210][8]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[211][2]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[211][2]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[212][18]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[212][18]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[213][4]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[213][4]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[213][14]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[213][14]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[213][18]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[213][18]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[214][2]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[214][2]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[215][14]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[215][14]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[215][26]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[215][26]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[215][31]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[215][31]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[216][22]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[216][22]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[216][27]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[216][27]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[216][28]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[216][28]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[217][21]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[217][21]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[217][25]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[217][25]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[218][31]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[218][31]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[219][0]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[219][0]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[219][3]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[219][3]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[220][9]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[220][9]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[220][22]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[220][22]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[221][18]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[221][18]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[222][22]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[222][22]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[222][27]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[222][27]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[223][14]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[223][14]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[224][3]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[224][3]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[224][22]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[224][22]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[224][24]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[224][24]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[224][28]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[224][28]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[225][18]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[225][18]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[225][22]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[225][22]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[225][30]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[225][30]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[226][12]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[226][12]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[226][25]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[226][25]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[226][27]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[226][27]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[227][10]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[227][10]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[227][17]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[227][17]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[228][22]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[228][22]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[228][30]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[228][30]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[228][31]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[228][31]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[229][27]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[229][27]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[231][9]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[231][9]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[231][27]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[231][27]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[231][30]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[231][30]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[232][19]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[232][19]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[232][22]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[232][22]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[233][20]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[233][20]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[233][21]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[233][21]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[233][30]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[233][30]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[233][31]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[233][31]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[234][19]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[234][19]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[234][24]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[234][24]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[234][27]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[234][27]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[234][28]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[234][28]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[234][31]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[234][31]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[236][19]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[236][19]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[236][25]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[236][25]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[237][9]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[237][9]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[238][1]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[238][1]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[239][8]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[239][8]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[240][9]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[240][9]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[241][16]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[241][16]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[242][0]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[242][0]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[243][14]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[243][14]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[244][10]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[244][10]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[244][19]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[244][19]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[245][5]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[245][5]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[245][6]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[245][6]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[247][0]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[247][0]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[247][15]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[247][15]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[248][9]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[248][9]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[248][19]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[248][19]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[248][20]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[248][20]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[249][13]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[249][13]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[249][21]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[249][21]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[251][31]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[251][31]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[253][19]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[253][19]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[254][3]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[254][3]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[254][17]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[254][17]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[254][22]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[254][22]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[255][22]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[255][22]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[256][4]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[256][4]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[257][1]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[257][1]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[257][18]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[257][18]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[258][10]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[258][10]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[258][19]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[258][19]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[260][6]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[260][6]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[260][15]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[260][15]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[261][0]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[261][0]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[261][4]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[261][4]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[261][8]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[261][8]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[261][13]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[261][13]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[261][17]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[261][17]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[262][1]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[262][1]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[263][2]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[263][2]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[263][23]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[263][23]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[264][11]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[264][11]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[267][0]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[267][0]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[268][11]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[268][11]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[268][14]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[268][14]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[269][12]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[269][12]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[269][16]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[269][16]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[269][20]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[269][20]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[270][12]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[270][12]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[271][3]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[271][3]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[271][12]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[271][12]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[271][27]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[271][27]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[272][21]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[272][21]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[273][16]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[273][16]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[274][5]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[274][5]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[275][2]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[275][2]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[275][15]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[275][15]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[276][6]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[276][6]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[276][9]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[276][9]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[277][0]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[277][0]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[277][11]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[277][11]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[280][9]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[280][9]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[280][25]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[280][25]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[281][0]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[281][0]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[281][5]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[281][5]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[281][15]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[281][15]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[283][16]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[283][16]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[284][6]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[284][6]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[284][31]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[284][31]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[285][12]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[285][12]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[286][1]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[286][1]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[287][0]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[287][0]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[287][10]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[287][10]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[287][14]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[287][14]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[287][17]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[287][17]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[288][0]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[288][0]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[288][4]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[288][4]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[288][28]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[288][28]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[289][15]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[289][15]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[290][10]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[290][10]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[291][8]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[291][8]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[292][14]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[292][14]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[292][17]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[292][17]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[294][1]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[294][1]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[294][16]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[294][16]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[294][28]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[294][28]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[296][5]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[296][5]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[297][15]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[297][15]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[297][28]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[297][28]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[298][5]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[298][5]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[298][6]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[298][6]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[299][1]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[299][1]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[300][1]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[300][1]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[300][10]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[300][10]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[301][9]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[301][9]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[302][16]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[302][16]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[303][5]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[303][5]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[303][9]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[303][9]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[303][14]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[303][14]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[305][0]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[305][0]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[305][7]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[305][7]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[305][17]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[305][17]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[306][9]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[306][9]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[306][12]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[306][12]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[307][16]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[307][16]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[308][0]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[308][0]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[308][12]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[308][12]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[309][11]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[309][11]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[309][18]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[309][18]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[310][6]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[310][6]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[310][14]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[310][14]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[312][0]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[312][0]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[312][2]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[312][2]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[312][17]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[312][17]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[315][14]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[315][14]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[317][9]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[317][9]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[318][14]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[318][14]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[320][5]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[320][5]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[321][2]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[321][2]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[321][6]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[321][6]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[322][12]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[322][12]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[322][20]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[322][20]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[322][23]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[322][23]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[323][18]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[323][18]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[324][3]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[324][3]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[324][10]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[324][10]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[326][4]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[326][4]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[326][11]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[326][11]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[326][16]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[326][16]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[326][20]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[326][20]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[327][14]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[327][14]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[328][0]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[328][0]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[328][14]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[328][14]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[330][5]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[330][5]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[330][10]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[330][10]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[330][28]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[330][28]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[331][13]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[331][13]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[331][17]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[331][17]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[332][1]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[332][1]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[332][3]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[332][3]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[332][7]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[332][7]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[334][7]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[334][7]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[335][17]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[335][17]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[336][11]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[336][11]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[336][17]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[336][17]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[336][27]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[336][27]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[337][11]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[337][11]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[338][2]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[338][2]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[338][5]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[338][5]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[340][14]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[340][14]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[341][0]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[341][0]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[341][8]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[341][8]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[342][16]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[342][16]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[344][2]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[344][2]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[344][16]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[344][16]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[344][25]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[344][25]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[345][7]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[345][7]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[345][17]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[345][17]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[347][6]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[347][6]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[348][0]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[348][0]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[349][14]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[349][14]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[350][1]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[350][1]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[352][1]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[352][1]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[352][17]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[352][17]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[353][15]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[353][15]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[355][1]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[355][1]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[356][10]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[356][10]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[359][4]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[359][4]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[360][5]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[360][5]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[360][6]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[360][6]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[360][9]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[360][9]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[360][14]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[360][14]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[360][15]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[360][15]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[361][1]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[361][1]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[362][30]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[362][30]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[363][4]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[363][4]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[364][8]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[364][8]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[364][12]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[364][12]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[364][17]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[364][17]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[365][2]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[365][2]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[365][3]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[365][3]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[366][15]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[366][15]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[367][27]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[367][27]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[368][2]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[368][2]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[369][5]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[369][5]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[369][14]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[369][14]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[370][6]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[370][6]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[370][20]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[370][20]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[372][6]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[372][6]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[372][26]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[372][26]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[373][6]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[373][6]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[373][8]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[373][8]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[375][0]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[375][0]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[376][11]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[376][11]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[376][16]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[376][16]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[376][17]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[376][17]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[377][12]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[377][12]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[377][17]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[377][17]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[378][7]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[378][7]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[379][3]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[379][3]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[379][11]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[379][11]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[380][10]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[380][10]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[380][26]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[380][26]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[381][8]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[381][8]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[381][11]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[381][11]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[382][1]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[382][1]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[382][3]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[382][3]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[384][1]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[384][1]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[384][2]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[384][2]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[384][9]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[384][9]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[384][15]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[384][15]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[385][0]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[385][0]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[387][2]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[387][2]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[387][3]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[387][3]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[387][15]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[387][15]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[388][11]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[388][11]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[392][0]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[392][0]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[393][11]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[393][11]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[395][0]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[395][0]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[395][12]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[395][12]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[395][31]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[395][31]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[397][8]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[397][8]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[397][15]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[397][15]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[398][1]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[398][1]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[398][12]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[398][12]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[399][0]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[399][0]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[402][20]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[402][20]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[403][20]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[403][20]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[403][29]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[403][29]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[404][5]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[404][5]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[404][8]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[404][8]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[404][15]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[404][15]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[404][23]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[404][23]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[406][4]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[406][4]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[406][13]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[406][13]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[406][27]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[406][27]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[407][6]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[407][6]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[411][2]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[411][2]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[412][5]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[412][5]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[412][31]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[412][31]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[414][4]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[414][4]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[414][7]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[414][7]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[414][28]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[414][28]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[415][21]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[415][21]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[416][30]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[416][30]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[417][31]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[417][31]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[421][12]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[421][12]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[423][0]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[423][0]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[424][5]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[424][5]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[424][8]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[424][8]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[424][14]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[424][14]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[425][16]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[425][16]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[426][5]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[426][5]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[427][15]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[427][15]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[428][5]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[428][5]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[428][15]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[428][15]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[430][9]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[430][9]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[430][14]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[430][14]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[431][0]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[431][0]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[432][5]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[432][5]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[433][9]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[433][9]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[434][17]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[434][17]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[436][2]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[436][2]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[436][14]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[436][14]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[437][11]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[437][11]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[437][13]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[437][13]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[438][3]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[438][3]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[440][15]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[440][15]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[444][29]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[444][29]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[445][21]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[445][21]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[447][11]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[447][11]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[447][17]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[447][17]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[448][14]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[448][14]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[449][18]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[449][18]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[449][19]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[449][19]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[450][0]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[450][0]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[450][28]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[450][28]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[451][6]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[451][6]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[452][8]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[452][8]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[453][4]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[453][4]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[453][20]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[453][20]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[454][0]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[454][0]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[454][3]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[454][3]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[455][6]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[455][6]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[455][28]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[455][28]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[456][15]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[456][15]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[457][13]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[457][13]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[457][23]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[457][23]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[458][7]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[458][7]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[458][13]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[458][13]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[459][21]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[459][21]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[460][12]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[460][12]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[460][21]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[460][21]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[460][28]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[460][28]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[461][21]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[461][21]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[463][27]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[463][27]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[464][15]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[464][15]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[465][9]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[465][9]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[468][6]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[468][6]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[469][8]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[469][8]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[471][6]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[471][6]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[471][11]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[471][11]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[472][13]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[472][13]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[473][7]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[473][7]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[473][10]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[473][10]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[473][15]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[473][15]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[474][11]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[474][11]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[474][13]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[474][13]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[477][15]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[477][15]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[478][4]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[478][4]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[478][6]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[478][6]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[485][1]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[485][1]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[486][1]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[486][1]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[486][16]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[486][16]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[486][22]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[486][22]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[486][25]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[486][25]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[487][2]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[487][2]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[488][6]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[488][6]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[489][5]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[489][5]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[489][6]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[489][6]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[489][20]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[489][20]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[490][15]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[490][15]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[490][20]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[490][20]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[490][29]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[490][29]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[492][1]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[492][1]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[492][3]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[492][3]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[492][12]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[492][12]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[493][3]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[493][3]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[493][26]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[493][26]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[494][9]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[494][9]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[494][10]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[494][10]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[494][28]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[494][28]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[496][3]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[496][3]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[496][11]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[496][11]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[498][18]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[498][18]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[500][17]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[500][17]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[500][26]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[500][26]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[502][7]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[502][7]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[502][16]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[502][16]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[503][12]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[503][12]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[503][20]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[503][20]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[504][11]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[504][11]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[504][12]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[504][12]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[504][20]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[504][20]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[505][3]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[505][3]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[505][21]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[505][21]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[507][0]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[507][0]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[507][4]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[507][4]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[508][15]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[508][15]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[509][3]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[509][3]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[509][14]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[509][14]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[510][17]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[510][17]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[511][11]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[511][11]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Sum_memory_out1[4]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Sum_memory_out1[4]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Sum_memory_out1[5]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Sum_memory_out1[5]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Sum_memory_out1[6]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Sum_memory_out1[6]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Sum_memory_out1[8]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Sum_memory_out1[8]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Sum_memory_out1[9]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Sum_memory_out1[9]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Sum_memory_out1[10]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Sum_memory_out1[10]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Sum_memory_out1[11]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Sum_memory_out1[11]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Sum_memory_out1[13]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Sum_memory_out1[13]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Sum_memory_out1[14]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Sum_memory_out1[14]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Sum_memory_out1[17]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Sum_memory_out1[17]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Sum_memory_out1[18]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Sum_memory_out1[18]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Sum_memory_out1[22]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Sum_memory_out1[22]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Sum_memory_out1[27]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Sum_memory_out1[27]~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[6]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[8]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[9]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[12]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[17]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[28]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[29]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_channel                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_channel~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[4]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[4]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[6]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[6]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[2]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[2]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[1]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[1]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][113]                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][113]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[3]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|burst_bytecount[4]                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|burst_bytecount[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|burst_bytecount[5]                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|burst_bytecount[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[4]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[4]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pfir_testing_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pfir_testing_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pfir_testing_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pfir_testing_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pfir_testing_0_avalon_slave_1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pfir_testing_0_avalon_slave_1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pfir_testing_0_avalon_slave_1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pfir_testing_0_avalon_slave_1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pfir_testing_0_avalon_slave_1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pfir_testing_0_avalon_slave_1_agent_rsp_fifo|mem[0][68]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pfir_testing_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pfir_testing_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pfir_testing_0_avalon_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pfir_testing_0_avalon_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pfir_testing_0_avalon_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pfir_testing_0_avalon_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pfir_testing_0_avalon_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pfir_testing_0_avalon_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pfir_testing_0_avalon_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pfir_testing_0_avalon_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pfir_testing_0_avalon_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pfir_testing_0_avalon_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pfir_testing_0_avalon_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pfir_testing_0_avalon_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pfir_testing_0_avalon_slave_0_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pfir_testing_0_avalon_slave_0_translator|av_readdata_pre[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pfir_testing_0_avalon_slave_0_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pfir_testing_0_avalon_slave_0_translator|av_readdata_pre[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pfir_testing_0_avalon_slave_0_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pfir_testing_0_avalon_slave_0_translator|av_readdata_pre[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pfir_testing_0_avalon_slave_0_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pfir_testing_0_avalon_slave_0_translator|av_readdata_pre[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pfir_testing_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pfir_testing_0_avalon_slave_0_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pfir_testing_0_avalon_slave_1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pfir_testing_0_avalon_slave_1_translator|av_readdata_pre[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pfir_testing_0_avalon_slave_1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pfir_testing_0_avalon_slave_1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systemid_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systemid_control_slave_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|has_pending_responses                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|has_pending_responses~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:master_0_master_limiter|pending_response_count[0]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:master_0_master_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003|saved_grant[1]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003|saved_grant[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_001|saved_grant[1]                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_001|saved_grant[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                               ;
+-----------------------------+---------------------------------------------+--------------+---------------------------+---------------+----------------------------+
; Name                        ; Ignored Entity                              ; Ignored From ; Ignored To                ; Ignored Value ; Ignored Source             ;
+-----------------------------+---------------------------------------------+--------------+---------------------------+---------------+----------------------------+
; I/O Standard                ; DE10Nano_System                             ;              ; Audio_Mini_GPIO_0         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE10Nano_System                             ;              ; Audio_Mini_GPIO_1         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE10Nano_System                             ;              ; Audio_Mini_LEDs           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE10Nano_System                             ;              ; Audio_Mini_SWITCHES       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE10Nano_System                             ;              ; HPS_USB_DATA              ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE10Nano_System                             ;              ; ubuf1                     ; 3.3-V LVTTL   ; Compiler or HDL Assignment ;
; I/O Standard                ; DE10Nano_System                             ;              ; ubuf2                     ; 3.3-V LVTTL   ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg ; on            ; Compiler or HDL Assignment ;
+-----------------------------+---------------------------------------------+--------------+---------------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 74852 ) ; 0.00 % ( 0 / 74852 )       ; 0.00 % ( 0 / 74852 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 74852 ) ; 0.00 % ( 0 / 74852 )       ; 0.00 % ( 0 / 74852 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                     ;
+-------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------------+
; Partition Name                      ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                          ;
+-------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------------+
; Top                                 ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                   ;
; sld_hub:auto_hub                    ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub                                                                                  ;
; soc_system_hps_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border ;
; hard_block:auto_generated_inst      ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                    ;
+-------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                          ;
+-------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                      ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+-------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                 ; 0.00 % ( 0 / 73784 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub                    ; 0.00 % ( 0 / 203 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; soc_system_hps_hps_io_border:border ; 0.00 % ( 0 / 819 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst      ; 0.00 % ( 0 / 46 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+-------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/output_files/DE10Nano_System.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 26,901 / 41,910       ; 64 %  ;
; ALMs needed [=A-B+C]                                        ; 26,901                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 29,505 / 41,910       ; 70 %  ;
;         [a] ALMs used for LUT logic and registers           ; 14,194                ;       ;
;         [b] ALMs used for LUT logic                         ; 11,612                ;       ;
;         [c] ALMs used for registers                         ; 3,699                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 2,685 / 41,910        ; 6 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 81 / 41,910           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 44                    ;       ;
;         [c] Due to LAB input limits                         ; 37                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 3,982 / 4,191         ; 95 %  ;
;     -- Logic LABs                                           ; 3,982                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 37,143                ;       ;
;     -- 7 input functions                                    ; 30                    ;       ;
;     -- 6 input functions                                    ; 16,704                ;       ;
;     -- 5 input functions                                    ; 1,011                 ;       ;
;     -- 4 input functions                                    ; 1,253                 ;       ;
;     -- <=3 input functions                                  ; 18,145                ;       ;
; Combinational ALUT usage for route-throughs                 ; 2,648                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 37,064                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 35,784 / 83,820       ; 43 %  ;
;         -- Secondary logic registers                        ; 1,280 / 83,820        ; 2 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 36,144                ;       ;
;         -- Routing optimization registers                   ; 920                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 230 / 314             ; 73 %  ;
;     -- Clock pins                                           ; 8 / 8                 ; 100 % ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
; I/O registers                                               ; 226                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- I2C                                                  ; 2 / 4 ( 50 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 2 / 2 ( 100 % )       ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )        ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 73 / 553              ; 13 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 558,824 / 5,662,720   ; 10 %  ;
; Total block memory implementation bits                      ; 747,520 / 5,662,720   ; 13 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 6 / 112               ; 5 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global signals                                              ; 6                     ;       ;
;     -- Global clocks                                        ; 5 / 16                ; 31 %  ;
;     -- Quadrant clocks                                      ; 1 / 66                ; 2 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 1                 ; 100 % ;
; Average interconnect usage (total/H/V)                      ; 24.5% / 24.8% / 23.5% ;       ;
; Peak interconnect usage (total/H/V)                         ; 39.3% / 38.8% / 55.3% ;       ;
; Maximum fan-out                                             ; 35421                 ;       ;
; Highest non-global fan-out                                  ; 2865                  ;       ;
; Total fan-out                                               ; 284145                ;       ;
; Average fan-out                                             ; 3.63                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                        ;
+-------------------------------------------------------------+------------------------+----------------------+-------------------------------------+--------------------------------+
; Statistic                                                   ; Top                    ; sld_hub:auto_hub     ; soc_system_hps_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+----------------------+-------------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 26831 / 41910 ( 64 % ) ; 71 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )                   ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 26831                  ; 71                   ; 0                                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 29421 / 41910 ( 70 % ) ; 84 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )                   ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 14165                  ; 29                   ; 0                                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 11572                  ; 40                   ; 0                                   ; 0                              ;
;         [c] ALMs used for registers                         ; 3684                   ; 15                   ; 0                                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ; 0                    ; 0                                   ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 2671 / 41910 ( 6 % )   ; 13 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )                   ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 81 / 41910 ( < 1 % )   ; 0 / 41910 ( 0 % )    ; 0 / 41910 ( 0 % )                   ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                    ; 0                                   ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 44                     ; 0                    ; 0                                   ; 0                              ;
;         [c] Due to LAB input limits                         ; 37                     ; 0                    ; 0                                   ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                    ; 0                                   ; 0                              ;
;                                                             ;                        ;                      ;                                     ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                  ; Low                                 ; Low                            ;
;                                                             ;                        ;                      ;                                     ;                                ;
; Total LABs:  partially or completely used                   ; 3974 / 4191 ( 95 % )   ; 12 / 4191 ( < 1 % )  ; 0 / 4191 ( 0 % )                    ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 3974                   ; 12                   ; 0                                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ; 0                    ; 0                                   ; 0                              ;
;                                                             ;                        ;                      ;                                     ;                                ;
; Combinational ALUT usage for logic                          ; 37027                  ; 116                  ; 0                                   ; 0                              ;
;     -- 7 input functions                                    ; 29                     ; 1                    ; 0                                   ; 0                              ;
;     -- 6 input functions                                    ; 16679                  ; 25                   ; 0                                   ; 0                              ;
;     -- 5 input functions                                    ; 990                    ; 21                   ; 0                                   ; 0                              ;
;     -- 4 input functions                                    ; 1235                   ; 18                   ; 0                                   ; 0                              ;
;     -- <=3 input functions                                  ; 18094                  ; 51                   ; 0                                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 2640                   ; 8                    ; 0                                   ; 0                              ;
; Memory ALUT usage                                           ; 0                      ; 0                    ; 0                                   ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                    ; 0                                   ; 0                              ;
;     -- 32-address deep                                      ; 0                      ; 0                    ; 0                                   ; 0                              ;
;                                                             ;                        ;                      ;                                     ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                    ; 0                                   ; 0                              ;
;     -- By type:                                             ;                        ;                      ;                                     ;                                ;
;         -- Primary logic registers                          ; 35697 / 83820 ( 43 % ) ; 87 / 83820 ( < 1 % ) ; 0 / 83820 ( 0 % )                   ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 1278 / 83820 ( 2 % )   ; 2 / 83820 ( < 1 % )  ; 0 / 83820 ( 0 % )                   ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                        ;                      ;                                     ;                                ;
;         -- Design implementation registers                  ; 36057                  ; 87                   ; 0                                   ; 0                              ;
;         -- Routing optimization registers                   ; 918                    ; 2                    ; 0                                   ; 0                              ;
;                                                             ;                        ;                      ;                                     ;                                ;
;                                                             ;                        ;                      ;                                     ;                                ;
; Virtual pins                                                ; 0                      ; 0                    ; 0                                   ; 0                              ;
; I/O pins                                                    ; 153                    ; 0                    ; 69                                  ; 8                              ;
; I/O registers                                               ; 50                     ; 0                    ; 176                                 ; 0                              ;
; Total block memory bits                                     ; 558824                 ; 0                    ; 0                                   ; 0                              ;
; Total block memory implementation bits                      ; 747520                 ; 0                    ; 0                                   ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                       ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 73 / 553 ( 13 % )      ; 0 / 553 ( 0 % )      ; 0 / 553 ( 0 % )                     ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 6 / 112 ( 5 % )        ; 0 / 112 ( 0 % )      ; 0 / 112 ( 0 % )                     ; 0 / 112 ( 0 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )        ; 1 / 4 ( 25 % )                      ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 2 / 116 ( 1 % )        ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )                     ; 4 / 116 ( 3 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )        ; 1 / 4 ( 25 % )                      ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )       ; 0 / 1325 ( 0 % )     ; 186 / 1325 ( 14 % )                 ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )      ; 32 / 400 ( 8 % )                    ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )      ; 66 / 400 ( 16 % )                   ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )        ; 0 / 425 ( 0 % )      ; 40 / 425 ( 9 % )                    ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )          ; 0 / 8 ( 0 % )        ; 2 / 8 ( 25 % )                      ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                     ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                     ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )       ; 0 / 1300 ( 0 % )     ; 124 / 1300 ( 9 % )                  ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )      ; 40 / 400 ( 10 % )                   ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                     ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )      ; 5 / 400 ( 1 % )                     ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )         ; 0 / 36 ( 0 % )       ; 6 / 36 ( 16 % )                     ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )        ; 0 / 175 ( 0 % )      ; 26 / 175 ( 14 % )                   ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )      ; 32 / 400 ( 8 % )                    ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                     ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                     ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )        ; 1 / 2 ( 50 % )                      ; 0 / 2 ( 0 % )                  ;
; HPS GPIO peripheral                                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                     ; 0 / 1 ( 0 % )                  ;
; HPS I2C peripheral                                          ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )        ; 1 / 4 ( 25 % )                      ; 0 / 4 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                     ; 0 / 1 ( 0 % )                  ;
; HPS SPI Master peripheral                                   ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )        ; 1 / 2 ( 50 % )                      ; 0 / 2 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )        ; 1 / 2 ( 50 % )                      ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                          ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )        ; 1 / 2 ( 50 % )                      ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                       ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )                       ; 1 / 6 ( 16 % )                 ;
; Hard Memory Controller                                      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                     ; 0 / 1 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                       ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                       ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                       ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                       ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                       ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                       ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                       ; 1 / 1 ( 100 % )                ;
; HPS peripheral I2C interface                                ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )                       ; 1 / 4 ( 25 % )                 ;
; HPS peripheral SPI Master interface                         ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                       ; 1 / 2 ( 50 % )                 ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                       ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )      ; 32 / 400 ( 8 % )                    ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                     ; 0 / 1 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )         ; 0 / 54 ( 0 % )       ; 0 / 54 ( 0 % )                      ; 1 / 54 ( 1 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )                       ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )                       ; 1 / 6 ( 16 % )                 ;
; VFIFO                                                       ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                     ; 0 / 25 ( 0 % )                 ;
;                                                             ;                        ;                      ;                                     ;                                ;
; Connections                                                 ;                        ;                      ;                                     ;                                ;
;     -- Input Connections                                    ; 38338                  ; 133                  ; 74                                  ; 160                            ;
;     -- Registered Input Connections                         ; 37108                  ; 97                   ; 0                                   ; 0                              ;
;     -- Output Connections                                   ; 244                    ; 308                  ; 99                                  ; 38054                          ;
;     -- Registered Output Connections                        ; 26                     ; 308                  ; 0                                   ; 0                              ;
;                                                             ;                        ;                      ;                                     ;                                ;
; Internal Connections                                        ;                        ;                      ;                                     ;                                ;
;     -- Total Connections                                    ; 283136                 ; 1048                 ; 5195                                ; 38274                          ;
;     -- Registered Connections                               ; 166915                 ; 824                  ; 100                                 ; 0                              ;
;                                                             ;                        ;                      ;                                     ;                                ;
; External Connections                                        ;                        ;                      ;                                     ;                                ;
;     -- Top                                                  ; 134                    ; 314                  ; 49                                  ; 38085                          ;
;     -- sld_hub:auto_hub                                     ; 314                    ; 2                    ; 0                                   ; 125                            ;
;     -- soc_system_hps_hps_io_border:border                  ; 49                     ; 0                    ; 124                                 ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 38085                  ; 125                  ; 0                                   ; 4                              ;
;                                                             ;                        ;                      ;                                     ;                                ;
; Partition Interface                                         ;                        ;                      ;                                     ;                                ;
;     -- Input Ports                                          ; 70                     ; 64                   ; 12                                  ; 167                            ;
;     -- Output Ports                                         ; 74                     ; 81                   ; 44                                  ; 278                            ;
;     -- Bidir Ports                                          ; 131                    ; 0                    ; 62                                  ; 0                              ;
;                                                             ;                        ;                      ;                                     ;                                ;
; Registered Ports                                            ;                        ;                      ;                                     ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 3                    ; 0                                   ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 41                   ; 0                                   ; 0                              ;
;                                                             ;                        ;                      ;                                     ;                                ;
; Port Connectivity                                           ;                        ;                      ;                                     ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 5                    ; 0                                   ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 30                   ; 0                                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                    ; 0                                   ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                    ; 0                                   ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 48                   ; 0                                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                    ; 0                                   ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 53                   ; 0                                   ; 12                             ;
;     -- Output Ports with no Fanout                          ; 0                      ; 61                   ; 0                                   ; 0                              ;
+-------------------------------------------------------------+------------------------+----------------------+-------------------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                               ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name                   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; AD1939_ADC_ABCLK       ; AA15  ; 4A       ; 64           ; 0            ; 17           ; 96                    ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; AD1939_ADC_ALRCLK      ; AG26  ; 4A       ; 82           ; 0            ; 74           ; 70                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; AD1939_ADC_ASDATA2     ; AG25  ; 4A       ; 86           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; AD1939_MCLK            ; Y15   ; 4A       ; 64           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; AD1939_spi_COUT        ; AE25  ; 5A       ; 89           ; 6            ; 37           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; ADC_SDO                ; AD4   ; 3A       ; 6            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; Audio_Mini_SWITCHES[0] ; AE17  ; 4A       ; 62           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; Audio_Mini_SWITCHES[1] ; AE20  ; 4A       ; 70           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; Audio_Mini_SWITCHES[2] ; AF20  ; 4A       ; 72           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; Audio_Mini_SWITCHES[3] ; AH18  ; 4A       ; 68           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK1_50           ; V11   ; 3B       ; 32           ; 0            ; 0            ; 1272                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK2_50           ; Y13   ; 4A       ; 56           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK3_50           ; E11   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_DDR3_RZQ           ; D25   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; no        ;
; HPS_ENET_RX_CLK        ; J12   ; 7B       ; 68           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[0]    ; A14   ; 7B       ; 69           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[1]    ; A11   ; 7B       ; 68           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[2]    ; C15   ; 7B       ; 66           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[3]    ; A9    ; 7B       ; 66           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DV         ; J13   ; 7B       ; 68           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_SPIM_MISO          ; B19   ; 7A       ; 74           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_UART_RX            ; A22   ; 7A       ; 79           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_CLKOUT         ; G4    ; 7D       ; 52           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_DIR            ; E5    ; 7D       ; 49           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPs_USB_NXT            ; D5    ; 7D       ; 49           ; 81           ; 6            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; INMP621_mic_DATA       ; AD17  ; 4A       ; 62           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[0]                 ; AH17  ; 4A       ; 64           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[1]                 ; AH16  ; 4A       ; 64           ; 0            ; 51           ; 12                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[0]                  ; Y24   ; 5B       ; 89           ; 25           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[1]                  ; W24   ; 5B       ; 89           ; 25           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[2]                  ; W21   ; 5B       ; 89           ; 23           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[3]                  ; W20   ; 5B       ; 89           ; 23           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                        ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; AD1939_DAC_DBCLK    ; AH24  ; 4A       ; 80           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AD1939_DAC_DLRCLK   ; AF25  ; 4A       ; 86           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AD1939_DAC_DSDATA1  ; AF23  ; 4A       ; 78           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AD1939_RST_CODEC_n  ; AH22  ; 4A       ; 78           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AD1939_spi_CCLK     ; AG28  ; 4A       ; 86           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AD1939_spi_CIN      ; AF27  ; 4A       ; 88           ; 0            ; 35           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AD1939_spi_CLATCH_n ; AF28  ; 4A       ; 88           ; 0            ; 52           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_CONVST          ; U9    ; 3A       ; 4            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCK             ; V10   ; 3A       ; 6            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SDI             ; AC4   ; 3A       ; 6            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Audio_Mini_LEDs[0]  ; AE19  ; 4A       ; 66           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Audio_Mini_LEDs[1]  ; AG15  ; 4A       ; 62           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Audio_Mini_LEDs[2]  ; AF18  ; 4A       ; 66           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Audio_Mini_LEDs[3]  ; AG18  ; 4A       ; 68           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[0]    ; C28   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[10]   ; A24   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[11]   ; B24   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[12]   ; D24   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[13]   ; C24   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[14]   ; G23   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[1]    ; B28   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[2]    ; E26   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[3]    ; D26   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[4]    ; J21   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[5]    ; J20   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[6]    ; C26   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[7]    ; B26   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[8]    ; F26   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[9]    ; F25   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[0]      ; A27   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[1]      ; H25   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[2]      ; G25   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CAS_N      ; A26   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CKE        ; L28   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_N       ; N20   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_P       ; N21   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CS_N       ; L21   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[0]      ; G28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[1]      ; P28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[2]      ; W28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[3]      ; AB28  ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ODT        ; D28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RAS_N      ; A25   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RESET_N    ; V28   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_WE_N       ; E25   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_ENET_GTX_CLK    ; J15   ; 7B       ; 71           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_MDC        ; A13   ; 7B       ; 69           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[0] ; A16   ; 7B       ; 71           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[1] ; J14   ; 7B       ; 71           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[2] ; A15   ; 7B       ; 71           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[3] ; D17   ; 7B       ; 69           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_EN      ; A12   ; 7B       ; 68           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SD_CLK          ; B8    ; 7C       ; 55           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_CLK        ; C19   ; 7A       ; 76           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_MOSI       ; B16   ; 7A       ; 74           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_UART_TX         ; B21   ; 7A       ; 79           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_USB_STP         ; C5    ; 7D       ; 52           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; INMP621_mic_CLK     ; C12   ; 8A       ; 40           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[0]              ; W15   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]              ; AA24  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]              ; V16   ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]              ; V15   ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4]              ; AF26  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5]              ; AE26  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6]              ; Y16   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7]              ; AA23  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TPA6130_power_off   ; AH27  ; 4A       ; 86           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                                                                        ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ARDUINO_IO[0]         ; AG13  ; 4A       ; 50           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; ARDUINO_IO[10]        ; AF15  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; ARDUINO_IO[11]        ; AG16  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; ARDUINO_IO[12]        ; AH11  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; ARDUINO_IO[13]        ; AH12  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; ARDUINO_IO[14]        ; AH9   ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; ARDUINO_IO[15]        ; AG11  ; 4A       ; 56           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; ARDUINO_IO[1]         ; AF13  ; 4A       ; 50           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; ARDUINO_IO[2]         ; AG10  ; 4A       ; 54           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; ARDUINO_IO[3]         ; AG9   ; 4A       ; 52           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; ARDUINO_IO[4]         ; U14   ; 4A       ; 52           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; ARDUINO_IO[5]         ; U13   ; 4A       ; 52           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; ARDUINO_IO[6]         ; AG8   ; 4A       ; 50           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; ARDUINO_IO[7]         ; AH8   ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; ARDUINO_IO[8]         ; AF17  ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; ARDUINO_IO[9]         ; AE15  ; 4A       ; 54           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; ARDUINO_RESET_N       ; AH7   ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_0[0]  ; V12   ; 3B       ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_0[10] ; AD5   ; 3A       ; 8            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_0[11] ; AG14  ; 4A       ; 60           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_0[12] ; AE23  ; 4A       ; 82           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_0[13] ; AE6   ; 3A       ; 8            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_0[14] ; AD23  ; 4A       ; 76           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_0[15] ; AE24  ; 4A       ; 82           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_0[16] ; D12   ; 8A       ; 40           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_0[17] ; AD20  ; 4A       ; 70           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_0[18] ; AC23  ; 4A       ; 84           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_0[19] ; AC22  ; 4A       ; 84           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_0[1]  ; E8    ; 8A       ; 38           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_0[20] ; Y19   ; 5A       ; 89           ; 4            ; 60           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_0[21] ; AB23  ; 5A       ; 89           ; 8            ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_0[22] ; AA19  ; 4A       ; 68           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_0[23] ; W11   ; 3B       ; 32           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_0[24] ; AA18  ; 4A       ; 68           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_0[25] ; W14   ; 4A       ; 60           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_0[26] ; Y18   ; 5A       ; 89           ; 6            ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_0[27] ; Y17   ; 5A       ; 89           ; 6            ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_0[28] ; AB25  ; 5B       ; 89           ; 25           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_0[29] ; AB26  ; 5B       ; 89           ; 23           ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_0[2]  ; W12   ; 3B       ; 40           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_0[30] ; Y11   ; 3A       ; 8            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_0[31] ; AA26  ; 5B       ; 89           ; 23           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_0[32] ; AA13  ; 4A       ; 56           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_0[33] ; AA11  ; 3A       ; 8            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_0[3]  ; D11   ; 8A       ; 32           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_0[4]  ; D8    ; 8A       ; 38           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_0[5]  ; AH13  ; 4A       ; 60           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_0[6]  ; AF7   ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_0[7]  ; AH14  ; 4A       ; 62           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_0[8]  ; AF4   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_0[9]  ; AH3   ; 3B       ; 36           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_1[0]  ; AH26  ; 4A       ; 84           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_1[10] ; AF21  ; 4A       ; 74           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_1[11] ; AG19  ; 4A       ; 70           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_1[12] ; AH19  ; 4A       ; 70           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_1[1]  ; AG23  ; 4A       ; 78           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_1[2]  ; AG24  ; 4A       ; 80           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_1[3]  ; AH21  ; 4A       ; 76           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_1[4]  ; AG21  ; 4A       ; 74           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_1[5]  ; AH23  ; 4A       ; 78           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_1[6]  ; AA20  ; 5A       ; 89           ; 4            ; 43           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_1[7]  ; AF22  ; 4A       ; 74           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_1[8]  ; AE22  ; 4A       ; 76           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; Audio_Mini_GPIO_1[9]  ; AG20  ; 4A       ; 72           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; HPS_CONV_USB_N        ; C6    ; 7D       ; 52           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[33] (inverted)                                                                                                                                                                                                                             ;
; HPS_DDR3_DQS_N[0]     ; R16   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[1]     ; R18   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[2]     ; T18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[3]     ; T20   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_P[0]     ; R17   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[1]     ; R19   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[2]     ; T19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[3]     ; U19   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQ[0]        ; J25   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[10]       ; J27   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[11]       ; J28   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[12]       ; M27   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[13]       ; M26   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[14]       ; M28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[15]       ; N28   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[16]       ; N24   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[17]       ; N25   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[18]       ; T28   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[19]       ; U28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[1]        ; J24   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[20]       ; N26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[21]       ; N27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[22]       ; R27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[23]       ; V27   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[24]       ; R26   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[25]       ; R25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[26]       ; AA28  ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[27]       ; W26   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[28]       ; R24   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[29]       ; T24   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[2]        ; E28   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[30]       ; Y27   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[31]       ; AA27  ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[3]        ; D27   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[4]        ; J26   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[5]        ; K26   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[6]        ; G27   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[7]        ; F28   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[8]        ; K25   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[9]        ; L25   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_ENET_INT_N        ; B14   ; 7B       ; 60           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[35] (inverted)                                                                                                                                                                                                                             ;
; HPS_ENET_MDIO         ; E16   ; 7B       ; 69           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; HPS_GSENSOR_INT       ; A17   ; 7A       ; 76           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[43] (inverted)                                                                                                                                                                                                                             ;
; HPS_I2C0_SCLK         ; AG6   ; 3B       ; 34           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; HPS_I2C0_SDAT         ; AE7   ; 3B       ; 28           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; HPS_I2C1_SCLK         ; K18   ; 7A       ; 78           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[31]                                                                                                                                                                                                                                        ;
; HPS_I2C1_SDAT         ; A21   ; 7A       ; 79           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[30]                                                                                                                                                                                                                                        ;
; HPS_KEY               ; J18   ; 7A       ; 78           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[41] (inverted)                                                                                                                                                                                                                             ;
; HPS_LED               ; A20   ; 7A       ; 78           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[39] (inverted)                                                                                                                                                                                                                             ;
; HPS_LTC_GPIO          ; H13   ; 7C       ; 57           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[37] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_CMD            ; D14   ; 7C       ; 58           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[0]        ; C13   ; 7C       ; 58           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[1]        ; B6    ; 7C       ; 58           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[2]        ; B11   ; 7C       ; 55           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[3]        ; B9    ; 7C       ; 55           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
; HPS_SPIM_SS           ; C16   ; 7A       ; 74           ; 81           ; 4            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                         ;
; HPS_USB_DATA[0]       ; C10   ; 7D       ; 54           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[1]       ; F5    ; 7D       ; 54           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[2]       ; C9    ; 7D       ; 54           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[3]       ; C4    ; 7D       ; 53           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[4]       ; C8    ; 7D       ; 53           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[5]       ; D4    ; 7D       ; 53           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[6]       ; C7    ; 7D       ; 53           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[7]       ; F4    ; 7D       ; 52           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[27] (inverted)                                                                                                                                                                                                                             ;
; TPA6130_i2c_SCL       ; AC24  ; 5A       ; 89           ; 8            ; 37           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; On           ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|i2c0_out_clk[0] (inverted)                                                                                                                                                                                                                                                ;
; TPA6130_i2c_SDA       ; AD26  ; 5A       ; 89           ; 6            ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; On           ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|i2c0_out_data[0] (inverted)                                                                                                                                                                                                                                               ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 8 / 16 ( 50 % )   ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 9 / 32 ( 28 % )   ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 66 / 68 ( 97 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 7 / 7 ( 100 % )   ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 23 / 44 ( 52 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 11 / 19 ( 58 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7B       ; 15 / 22 ( 68 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7C       ; 7 / 12 ( 58 % )   ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 13 / 14 ( 93 % )  ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 6 / 6 ( 100 % )   ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                     ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 419        ; 7B             ; HPS_ENET_RX_DATA[3]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 417        ; 7B             ; HPS_ENET_RX_DATA[1]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ; 415        ; 7B             ; HPS_ENET_TX_EN                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A13      ; 413        ; 7B             ; HPS_ENET_MDC                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 411        ; 7B             ; HPS_ENET_RX_DATA[0]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 409        ; 7B             ; HPS_ENET_TX_DATA[2]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ; 407        ; 7B             ; HPS_ENET_TX_DATA[0]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ; 399        ; 7A             ; HPS_GSENSOR_INT                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A18      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 391        ; 7A             ; HPS_LED                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ; 389        ; 7A             ; HPS_I2C1_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A22      ; 387        ; 7A             ; HPS_UART_RX                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A23      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 361        ; 6A             ; HPS_DDR3_ADDR[10]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A25      ; 359        ; 6A             ; HPS_DDR3_RAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A26      ; 357        ; 6A             ; HPS_DDR3_CAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A27      ; 353        ; 6A             ; HPS_DDR3_BA[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 59         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA6      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 50         ; 3A             ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ; 64         ; 3A             ; Audio_Mini_GPIO_0[33]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 144        ; 4A             ; Audio_Mini_GPIO_0[32]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 160        ; 4A             ; AD1939_ADC_ABCLK                ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; Audio_Mini_GPIO_0[24]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 170        ; 4A             ; Audio_Mini_GPIO_0[22]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 213        ; 5A             ; Audio_Mini_GPIO_1[6]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 226        ; 5A             ; LED[7]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 224        ; 5A             ; LED[1]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ; 5B             ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 255        ; 5B             ; Audio_Mini_GPIO_0[31]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ; 279        ; 6B             ; HPS_DDR3_DQ[31]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA28     ; 289        ; 6B             ; HPS_DDR3_DQ[26]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AB1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AB6      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 222        ; 5A             ; Audio_Mini_GPIO_0[21]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB25     ; 259        ; 5B             ; Audio_Mini_GPIO_0[28]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 253        ; 5B             ; Audio_Mini_GPIO_0[29]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 277        ; 6B             ; HPS_DDR3_DM[3]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AC1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 63         ; 3A             ; ADC_SDI                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC5      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 202        ; 4A             ; Audio_Mini_GPIO_0[19]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 200        ; 4A             ; Audio_Mini_GPIO_0[18]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ; 220        ; 5A             ; TPA6130_i2c_SCL                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; On           ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 61         ; 3A             ; ADC_SDO                         ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD5      ; 67         ; 3A             ; Audio_Mini_GPIO_0[10]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 111        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 159        ; 4A             ; INMP621_mic_DATA                ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 173        ; 4A             ; Audio_Mini_GPIO_0[17]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 186        ; 4A             ; Audio_Mini_GPIO_0[14]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 218        ; 5A             ; TPA6130_i2c_SDA                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 102        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 65         ; 3A             ; Audio_Mini_GPIO_0[13]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE7      ; 107        ; 3B             ; HPS_I2C0_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE8      ; 110        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE9      ; 101        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 109        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 141        ; 4A             ; ARDUINO_IO[9]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 157        ; 4A             ; Audio_Mini_SWITCHES[0]          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 167        ; 4A             ; Audio_Mini_LEDs[0]              ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ; 175        ; 4A             ; Audio_Mini_SWITCHES[1]          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 184        ; 4A             ; Audio_Mini_GPIO_1[8]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 197        ; 4A             ; Audio_Mini_GPIO_0[12]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 199        ; 4A             ; Audio_Mini_GPIO_0[15]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ; 216        ; 5A             ; AD1939_spi_COUT                 ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE26     ; 214        ; 5A             ; LED[5]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 100        ; 3B             ; Audio_Mini_GPIO_0[8]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF5      ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 113        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ; 118        ; 3B             ; Audio_Mini_GPIO_0[6]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF8      ; 105        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 108        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 133        ; 4A             ; ARDUINO_IO[1]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 143        ; 4A             ; ARDUINO_IO[10]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 151        ; 4A             ; ARDUINO_IO[8]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF18     ; 166        ; 4A             ; Audio_Mini_LEDs[2]              ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 179        ; 4A             ; Audio_Mini_SWITCHES[2]          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 181        ; 4A             ; Audio_Mini_GPIO_1[10]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ; 183        ; 4A             ; Audio_Mini_GPIO_1[7]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF23     ; 189        ; 4A             ; AD1939_DAC_DSDATA1              ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 207        ; 4A             ; AD1939_DAC_DLRCLK               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 212        ; 5A             ; LED[4]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 211        ; 4A             ; AD1939_spi_CIN                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF28     ; 209        ; 4A             ; AD1939_spi_CLATCH_n             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 116        ; 3B             ; HPS_I2C0_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 134        ; 4A             ; ARDUINO_IO[6]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG9      ; 139        ; 4A             ; ARDUINO_IO[3]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG10     ; 142        ; 4A             ; ARDUINO_IO[2]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 147        ; 4A             ; ARDUINO_IO[15]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 135        ; 4A             ; ARDUINO_IO[0]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ; 155        ; 4A             ; Audio_Mini_GPIO_0[11]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG15     ; 158        ; 4A             ; Audio_Mini_LEDs[1]              ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 149        ; 4A             ; ARDUINO_IO[11]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 171        ; 4A             ; Audio_Mini_LEDs[3]              ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ; 174        ; 4A             ; Audio_Mini_GPIO_1[11]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG20     ; 177        ; 4A             ; Audio_Mini_GPIO_1[9]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 182        ; 4A             ; Audio_Mini_GPIO_1[4]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 191        ; 4A             ; Audio_Mini_GPIO_1[1]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ; 195        ; 4A             ; Audio_Mini_GPIO_1[2]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG25     ; 205        ; 4A             ; AD1939_ADC_ASDATA2              ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 198        ; 4A             ; AD1939_ADC_ALRCLK               ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 206        ; 4A             ; AD1939_spi_CCLK                 ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH2      ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 123        ; 3B             ; Audio_Mini_GPIO_0[9]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH4      ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH7      ; 132        ; 4A             ; ARDUINO_RESET_N                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 137        ; 4A             ; ARDUINO_IO[7]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 140        ; 4A             ; ARDUINO_IO[14]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 145        ; 4A             ; ARDUINO_IO[12]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH12     ; 150        ; 4A             ; ARDUINO_IO[13]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 153        ; 4A             ; Audio_Mini_GPIO_0[5]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 156        ; 4A             ; Audio_Mini_GPIO_0[7]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 161        ; 4A             ; KEY[1]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH17     ; 163        ; 4A             ; KEY[0]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 169        ; 4A             ; Audio_Mini_SWITCHES[3]          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 172        ; 4A             ; Audio_Mini_GPIO_1[12]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 185        ; 4A             ; Audio_Mini_GPIO_1[3]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH22     ; 188        ; 4A             ; AD1939_RST_CODEC_n              ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 190        ; 4A             ; Audio_Mini_GPIO_1[5]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 193        ; 4A             ; AD1939_DAC_DBCLK                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 201        ; 4A             ; Audio_Mini_GPIO_1[0]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH27     ; 204        ; 4A             ; TPA6130_power_off               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ;            ;                ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 433        ; 7C             ; HPS_SD_DATA[1]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 439        ; 7C             ; HPS_SD_CLK                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B9       ; 441        ; 7C             ; HPS_SD_DATA[3]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B11      ; 440        ; 7C             ; HPS_SD_DATA[2]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B14      ; 427        ; 7B             ; HPS_ENET_INT_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 402        ; 7A             ; HPS_SPIM_MOSI                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 403        ; 7A             ; HPS_SPIM_MISO                   ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 388        ; 7A             ; HPS_UART_TX                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 363        ; 6A             ; HPS_DDR3_ADDR[11]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; B25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 351        ; 6A             ; HPS_DDR3_ADDR[7]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; B27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 343        ; 6A             ; HPS_DDR3_ADDR[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 446        ; 7D             ; HPS_USB_DATA[3]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C5       ; 453        ; 7D             ; HPS_USB_STP                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C6       ; 451        ; 7D             ; HPS_CONV_USB_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C7       ; 449        ; 7D             ; HPS_USB_DATA[6]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C8       ; 447        ; 7D             ; HPS_USB_DATA[4]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C9       ; 445        ; 7D             ; HPS_USB_DATA[2]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C10      ; 443        ; 7D             ; HPS_USB_DATA[0]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 460        ; 8A             ; INMP621_mic_CLK                 ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 432        ; 7C             ; HPS_SD_DATA[0]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 418        ; 7B             ; HPS_ENET_RX_DATA[2]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ; 404        ; 7A             ; HPS_SPIM_SS                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C17      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 401        ; 7A             ; HPS_SPIM_CLK                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; C21      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 367        ; 6A             ; HPS_DDR3_ADDR[13]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 349        ; 6A             ; HPS_DDR3_ADDR[6]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 341        ; 6A             ; HPS_DDR3_ADDR[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 448        ; 7D             ; HPS_USB_DATA[5]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D5       ; 455        ; 7D             ; HPs_USB_NXT                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 465        ; 8A             ; Audio_Mini_GPIO_0[4]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 476        ; 8A             ; Audio_Mini_GPIO_0[3]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 458        ; 8A             ; Audio_Mini_GPIO_0[16]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 430        ; 7C             ; HPS_SD_CMD                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D15      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 410        ; 7B             ; HPS_ENET_TX_DATA[3]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 382        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 365        ; 6A             ; HPS_DDR3_ADDR[12]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D25      ; 371        ; 6A             ; HPS_DDR3_RZQ                    ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D26      ; 347        ; 6A             ; HPS_DDR3_ADDR[3]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D27      ; 335        ; 6A             ; HPS_DDR3_DQ[3]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D28      ; 333        ; 6A             ; HPS_DDR3_ODT                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 454        ; 7D             ; HPS_USB_DIR                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E6       ; 542        ; 9A             ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E8       ; 463        ; 8A             ; Audio_Mini_GPIO_0[1]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E11      ; 474        ; 8A             ; FPGA_CLK3_50                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 412        ; 7B             ; HPS_ENET_MDIO                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E18      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 373        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 369        ; 6A             ; HPS_DDR3_WE_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E26      ; 345        ; 6A             ; HPS_DDR3_ADDR[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 337        ; 6A             ; HPS_DDR3_DQ[2]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 450        ; 7D             ; HPS_USB_DATA[7]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F5       ; 444        ; 7D             ; HPS_USB_DATA[1]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F6       ; 547        ; 9A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 545        ; 9A             ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 372        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 362        ; 6A             ; HPS_DDR3_ADDR[9]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F26      ; 360        ; 6A             ; HPS_DDR3_ADDR[8]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 327        ; 6A             ; HPS_DDR3_DQ[7]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 452        ; 7D             ; HPS_USB_CLKOUT                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 368        ; 6A             ; HPS_DDR3_ADDR[14]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 354        ; 6A             ; HPS_DDR3_BA[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G26      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 329        ; 6A             ; HPS_DDR3_DQ[6]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G28      ; 325        ; 6A             ; HPS_DDR3_DM[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 541        ; 9A             ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 540        ; 9A             ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 434        ; 7C             ; HPS_LTC_GPIO                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 352        ; 6A             ; HPS_DDR3_BA[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 339        ; 6A             ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 538        ; 9A             ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 416        ; 7B             ; HPS_ENET_RX_CLK                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ; 414        ; 7B             ; HPS_ENET_RX_DV                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J14      ; 408        ; 7B             ; HPS_ENET_TX_DATA[1]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ; 406        ; 7B             ; HPS_ENET_GTX_CLK                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J16      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 392        ; 7A             ; HPS_KEY                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J19      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 346        ; 6A             ; HPS_DDR3_ADDR[5]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J21      ; 344        ; 6A             ; HPS_DDR3_ADDR[4]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 336        ; 6A             ; HPS_DDR3_DQ[1]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 338        ; 6A             ; HPS_DDR3_DQ[0]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 330        ; 6A             ; HPS_DDR3_DQ[4]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J27      ; 321        ; 6A             ; HPS_DDR3_DQ[10]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ; 319        ; 6A             ; HPS_DDR3_DQ[11]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 546        ; 9A             ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 544        ; 9A             ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 390        ; 7A             ; HPS_I2C1_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K19      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 322        ; 6A             ; HPS_DDR3_DQ[8]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K26      ; 328        ; 6A             ; HPS_DDR3_DQ[5]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K27      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 364        ; 6A             ; HPS_DDR3_CS_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 320        ; 6A             ; HPS_DDR3_DQ[9]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 315        ; 6A             ; HPS_DDR3_CKE                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 312        ; 6A             ; HPS_DDR3_DQ[13]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M27      ; 314        ; 6A             ; HPS_DDR3_DQ[12]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M28      ; 313        ; 6A             ; HPS_DDR3_DQ[14]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 350        ; 6A             ; HPS_DDR3_CK_N                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N21      ; 348        ; 6A             ; HPS_DDR3_CK_P                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N24      ; 306        ; 6B             ; HPS_DDR3_DQ[16]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N25      ; 304        ; 6B             ; HPS_DDR3_DQ[17]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N26      ; 298        ; 6B             ; HPS_DDR3_DQ[20]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N27      ; 296        ; 6B             ; HPS_DDR3_DQ[21]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N28      ; 311        ; 6A             ; HPS_DDR3_DQ[15]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 309        ; 6A             ; HPS_DDR3_DM[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 334        ; 6A             ; HPS_DDR3_DQS_N[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R17      ; 332        ; 6A             ; HPS_DDR3_DQS_P[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R18      ; 318        ; 6A             ; HPS_DDR3_DQS_N[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R19      ; 316        ; 6A             ; HPS_DDR3_DQS_P[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R20      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 282        ; 6B             ; HPS_DDR3_DQ[28]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R25      ; 288        ; 6B             ; HPS_DDR3_DQ[25]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R26      ; 290        ; 6B             ; HPS_DDR3_DQ[24]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R27      ; 297        ; 6B             ; HPS_DDR3_DQ[22]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R28      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 56         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 106        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T12      ; 120        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 122        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 302        ; 6B             ; HPS_DDR3_DQS_N[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T19      ; 300        ; 6B             ; HPS_DDR3_DQS_P[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T20      ; 286        ; 6B             ; HPS_DDR3_DQS_N[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 280        ; 6B             ; HPS_DDR3_DQ[29]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 283        ; 6B             ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 305        ; 6B             ; HPS_DDR3_DQ[18]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 58         ; 3A             ; ADC_CONVST                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U10      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 136        ; 4A             ; ARDUINO_IO[5]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U14      ; 138        ; 4A             ; ARDUINO_IO[4]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U15      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 284        ; 6B             ; HPS_DDR3_DQS_P[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 303        ; 6B             ; HPS_DDR3_DQ[19]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 60         ; 3A             ; ADC_SCK                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V11      ; 114        ; 3B             ; FPGA_CLK1_50                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 130        ; 3B             ; Audio_Mini_GPIO_0[0]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V13      ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 227        ; 5A             ; LED[3]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 225        ; 5A             ; LED[2]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 295        ; 6B             ; HPS_DDR3_DQ[23]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V28      ; 301        ; 6B             ; HPS_DDR3_RESET_N                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 54         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W10      ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; W11      ; 112        ; 3B             ; Audio_Mini_GPIO_0[23]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W12      ; 128        ; 3B             ; Audio_Mini_GPIO_0[2]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 154        ; 4A             ; Audio_Mini_GPIO_0[25]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W15      ; 223        ; 5A             ; LED[0]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; 5B             ; VCCPD5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W20      ; 254        ; 5B             ; SW[3]                           ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 252        ; 5B             ; SW[2]                           ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W24      ; 258        ; 5B             ; SW[1]                           ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W26      ; 287        ; 6B             ; HPS_DDR3_DQ[27]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 293        ; 6B             ; HPS_DDR3_DM[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y5       ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y8       ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y9       ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 66         ; 3A             ; Audio_Mini_GPIO_0[30]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 146        ; 4A             ; FPGA_CLK2_50                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 162        ; 4A             ; AD1939_MCLK                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y16      ; 221        ; 5A             ; LED[6]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 217        ; 5A             ; Audio_Mini_GPIO_0[27]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y18      ; 219        ; 5A             ; Audio_Mini_GPIO_0[26]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y19      ; 215        ; 5A             ; Audio_Mini_GPIO_0[20]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ; 256        ; 5B             ; SW[0]                           ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 281        ; 6B             ; HPS_DDR3_DQ[30]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y28      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                 ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+--------------------------------------------------------------+
; I/O Assignment Warnings                                      ;
+-----------------------+--------------------------------------+
; Pin Name              ; Reason                               ;
+-----------------------+--------------------------------------+
; AD1939_DAC_DBCLK      ; Missing drive strength and slew rate ;
; AD1939_DAC_DLRCLK     ; Missing drive strength and slew rate ;
; AD1939_DAC_DSDATA1    ; Missing drive strength and slew rate ;
; AD1939_spi_CLATCH_n   ; Missing drive strength and slew rate ;
; AD1939_spi_CIN        ; Missing drive strength and slew rate ;
; AD1939_spi_CCLK       ; Missing drive strength and slew rate ;
; Audio_Mini_LEDs[3]    ; Missing drive strength and slew rate ;
; TPA6130_power_off     ; Missing drive strength and slew rate ;
; Audio_Mini_LEDs[2]    ; Missing drive strength and slew rate ;
; AD1939_RST_CODEC_n    ; Missing drive strength and slew rate ;
; Audio_Mini_LEDs[1]    ; Missing drive strength and slew rate ;
; LED[7]                ; Missing drive strength and slew rate ;
; Audio_Mini_LEDs[0]    ; Missing drive strength and slew rate ;
; LED[6]                ; Missing drive strength and slew rate ;
; INMP621_mic_CLK       ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]      ; Missing slew rate                    ;
; HPS_DDR3_ADDR[1]      ; Missing slew rate                    ;
; HPS_DDR3_ADDR[2]      ; Missing slew rate                    ;
; HPS_DDR3_ADDR[3]      ; Missing slew rate                    ;
; HPS_DDR3_ADDR[4]      ; Missing slew rate                    ;
; HPS_DDR3_ADDR[5]      ; Missing slew rate                    ;
; HPS_DDR3_ADDR[6]      ; Missing slew rate                    ;
; HPS_DDR3_ADDR[7]      ; Missing slew rate                    ;
; HPS_DDR3_ADDR[8]      ; Missing slew rate                    ;
; HPS_DDR3_ADDR[9]      ; Missing slew rate                    ;
; HPS_DDR3_ADDR[10]     ; Missing slew rate                    ;
; HPS_DDR3_ADDR[11]     ; Missing slew rate                    ;
; HPS_DDR3_ADDR[12]     ; Missing slew rate                    ;
; HPS_DDR3_ADDR[13]     ; Missing slew rate                    ;
; HPS_DDR3_ADDR[14]     ; Missing slew rate                    ;
; HPS_DDR3_BA[0]        ; Missing slew rate                    ;
; HPS_DDR3_BA[1]        ; Missing slew rate                    ;
; HPS_DDR3_BA[2]        ; Missing slew rate                    ;
; HPS_DDR3_CAS_N        ; Missing slew rate                    ;
; HPS_DDR3_CKE          ; Missing slew rate                    ;
; HPS_DDR3_CS_N         ; Missing slew rate                    ;
; HPS_DDR3_ODT          ; Missing slew rate                    ;
; HPS_DDR3_RAS_N        ; Missing slew rate                    ;
; HPS_DDR3_RESET_N      ; Missing slew rate                    ;
; HPS_DDR3_WE_N         ; Missing slew rate                    ;
; HPS_ENET_GTX_CLK      ; Missing drive strength and slew rate ;
; HPS_ENET_MDC          ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[0]   ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[1]   ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[2]   ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[3]   ; Missing drive strength and slew rate ;
; HPS_ENET_TX_EN        ; Missing drive strength and slew rate ;
; HPS_SD_CLK            ; Missing drive strength and slew rate ;
; HPS_SPIM_CLK          ; Missing drive strength and slew rate ;
; HPS_SPIM_MOSI         ; Missing drive strength and slew rate ;
; HPS_UART_TX           ; Missing drive strength and slew rate ;
; HPS_USB_STP           ; Missing drive strength and slew rate ;
; LED[0]                ; Missing drive strength and slew rate ;
; LED[1]                ; Missing drive strength and slew rate ;
; LED[2]                ; Missing drive strength and slew rate ;
; LED[3]                ; Missing drive strength and slew rate ;
; LED[4]                ; Missing drive strength and slew rate ;
; LED[5]                ; Missing drive strength and slew rate ;
; ADC_CONVST            ; Missing drive strength and slew rate ;
; ADC_SCK               ; Missing drive strength and slew rate ;
; ADC_SDI               ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_0[33] ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_0[32] ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_0[31] ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_0[30] ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_0[29] ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_0[28] ; Missing drive strength and slew rate ;
; TPA6130_i2c_SDA       ; Missing drive strength and slew rate ;
; TPA6130_i2c_SCL       ; Missing drive strength and slew rate ;
; HPS_CONV_USB_N        ; Missing drive strength and slew rate ;
; HPS_ENET_INT_N        ; Missing drive strength and slew rate ;
; HPS_ENET_MDIO         ; Missing drive strength and slew rate ;
; HPS_GSENSOR_INT       ; Missing drive strength and slew rate ;
; HPS_I2C1_SCLK         ; Missing drive strength and slew rate ;
; HPS_I2C1_SDAT         ; Missing drive strength and slew rate ;
; HPS_KEY               ; Missing drive strength and slew rate ;
; HPS_LED               ; Missing drive strength and slew rate ;
; HPS_LTC_GPIO          ; Missing drive strength and slew rate ;
; HPS_SD_CMD            ; Missing drive strength and slew rate ;
; HPS_SD_DATA[0]        ; Missing drive strength and slew rate ;
; HPS_SD_DATA[1]        ; Missing drive strength and slew rate ;
; HPS_SD_DATA[2]        ; Missing drive strength and slew rate ;
; HPS_SD_DATA[3]        ; Missing drive strength and slew rate ;
; HPS_SPIM_SS           ; Missing drive strength and slew rate ;
; HPS_USB_DATA[0]       ; Missing drive strength and slew rate ;
; HPS_USB_DATA[1]       ; Missing drive strength and slew rate ;
; HPS_USB_DATA[2]       ; Missing drive strength and slew rate ;
; HPS_USB_DATA[3]       ; Missing drive strength and slew rate ;
; HPS_USB_DATA[4]       ; Missing drive strength and slew rate ;
; HPS_USB_DATA[5]       ; Missing drive strength and slew rate ;
; HPS_USB_DATA[6]       ; Missing drive strength and slew rate ;
; HPS_USB_DATA[7]       ; Missing drive strength and slew rate ;
; HPS_I2C0_SCLK         ; Missing drive strength and slew rate ;
; HPS_I2C0_SDAT         ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_0[0]  ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_0[1]  ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_0[2]  ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_0[3]  ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_0[4]  ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_0[5]  ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_0[6]  ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_0[7]  ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_0[8]  ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_0[9]  ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_0[10] ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_0[11] ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_0[12] ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_0[13] ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_0[14] ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_0[15] ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_0[16] ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_0[17] ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_0[18] ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_0[19] ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_0[20] ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_0[21] ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_0[22] ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_0[23] ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_0[24] ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_0[25] ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_0[26] ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_0[27] ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_1[0]  ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_1[1]  ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_1[2]  ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_1[3]  ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_1[4]  ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_1[5]  ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_1[6]  ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_1[7]  ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_1[8]  ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_1[9]  ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_1[10] ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_1[11] ; Missing drive strength and slew rate ;
; Audio_Mini_GPIO_1[12] ; Missing drive strength and slew rate ;
; ARDUINO_IO[0]         ; Missing drive strength and slew rate ;
; ARDUINO_IO[1]         ; Missing drive strength and slew rate ;
; ARDUINO_IO[2]         ; Missing drive strength and slew rate ;
; ARDUINO_IO[3]         ; Missing drive strength and slew rate ;
; ARDUINO_IO[4]         ; Missing drive strength and slew rate ;
; ARDUINO_IO[5]         ; Missing drive strength and slew rate ;
; ARDUINO_IO[6]         ; Missing drive strength and slew rate ;
; ARDUINO_IO[7]         ; Missing drive strength and slew rate ;
; ARDUINO_IO[8]         ; Missing drive strength and slew rate ;
; ARDUINO_IO[9]         ; Missing drive strength and slew rate ;
; ARDUINO_IO[10]        ; Missing drive strength and slew rate ;
; ARDUINO_IO[11]        ; Missing drive strength and slew rate ;
; ARDUINO_IO[12]        ; Missing drive strength and slew rate ;
; ARDUINO_IO[13]        ; Missing drive strength and slew rate ;
; ARDUINO_IO[14]        ; Missing drive strength and slew rate ;
; ARDUINO_IO[15]        ; Missing drive strength and slew rate ;
; ARDUINO_RESET_N       ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]      ; Missing location assignment          ;
; HPS_DDR3_ADDR[1]      ; Missing location assignment          ;
; HPS_DDR3_ADDR[2]      ; Missing location assignment          ;
; HPS_DDR3_ADDR[3]      ; Missing location assignment          ;
; HPS_DDR3_ADDR[4]      ; Missing location assignment          ;
; HPS_DDR3_ADDR[5]      ; Missing location assignment          ;
; HPS_DDR3_ADDR[6]      ; Missing location assignment          ;
; HPS_DDR3_ADDR[7]      ; Missing location assignment          ;
; HPS_DDR3_ADDR[8]      ; Missing location assignment          ;
; HPS_DDR3_ADDR[9]      ; Missing location assignment          ;
; HPS_DDR3_ADDR[10]     ; Missing location assignment          ;
; HPS_DDR3_ADDR[11]     ; Missing location assignment          ;
; HPS_DDR3_ADDR[12]     ; Missing location assignment          ;
; HPS_DDR3_ADDR[13]     ; Missing location assignment          ;
; HPS_DDR3_ADDR[14]     ; Missing location assignment          ;
; HPS_DDR3_BA[0]        ; Missing location assignment          ;
; HPS_DDR3_BA[1]        ; Missing location assignment          ;
; HPS_DDR3_BA[2]        ; Missing location assignment          ;
; HPS_DDR3_CAS_N        ; Missing location assignment          ;
; HPS_DDR3_CKE          ; Missing location assignment          ;
; HPS_DDR3_CK_N         ; Missing location assignment          ;
; HPS_DDR3_CK_P         ; Missing location assignment          ;
; HPS_DDR3_CS_N         ; Missing location assignment          ;
; HPS_DDR3_DM[0]        ; Missing location assignment          ;
; HPS_DDR3_DM[1]        ; Missing location assignment          ;
; HPS_DDR3_DM[2]        ; Missing location assignment          ;
; HPS_DDR3_DM[3]        ; Missing location assignment          ;
; HPS_DDR3_ODT          ; Missing location assignment          ;
; HPS_DDR3_RAS_N        ; Missing location assignment          ;
; HPS_DDR3_RESET_N      ; Missing location assignment          ;
; HPS_DDR3_WE_N         ; Missing location assignment          ;
; HPS_DDR3_DQ[0]        ; Missing location assignment          ;
; HPS_DDR3_DQ[1]        ; Missing location assignment          ;
; HPS_DDR3_DQ[2]        ; Missing location assignment          ;
; HPS_DDR3_DQ[3]        ; Missing location assignment          ;
; HPS_DDR3_DQ[4]        ; Missing location assignment          ;
; HPS_DDR3_DQ[5]        ; Missing location assignment          ;
; HPS_DDR3_DQ[6]        ; Missing location assignment          ;
; HPS_DDR3_DQ[7]        ; Missing location assignment          ;
; HPS_DDR3_DQ[8]        ; Missing location assignment          ;
; HPS_DDR3_DQ[9]        ; Missing location assignment          ;
; HPS_DDR3_DQ[10]       ; Missing location assignment          ;
; HPS_DDR3_DQ[11]       ; Missing location assignment          ;
; HPS_DDR3_DQ[12]       ; Missing location assignment          ;
; HPS_DDR3_DQ[13]       ; Missing location assignment          ;
; HPS_DDR3_DQ[14]       ; Missing location assignment          ;
; HPS_DDR3_DQ[15]       ; Missing location assignment          ;
; HPS_DDR3_DQ[16]       ; Missing location assignment          ;
; HPS_DDR3_DQ[17]       ; Missing location assignment          ;
; HPS_DDR3_DQ[18]       ; Missing location assignment          ;
; HPS_DDR3_DQ[19]       ; Missing location assignment          ;
; HPS_DDR3_DQ[20]       ; Missing location assignment          ;
; HPS_DDR3_DQ[21]       ; Missing location assignment          ;
; HPS_DDR3_DQ[22]       ; Missing location assignment          ;
; HPS_DDR3_DQ[23]       ; Missing location assignment          ;
; HPS_DDR3_DQ[24]       ; Missing location assignment          ;
; HPS_DDR3_DQ[25]       ; Missing location assignment          ;
; HPS_DDR3_DQ[26]       ; Missing location assignment          ;
; HPS_DDR3_DQ[27]       ; Missing location assignment          ;
; HPS_DDR3_DQ[28]       ; Missing location assignment          ;
; HPS_DDR3_DQ[29]       ; Missing location assignment          ;
; HPS_DDR3_DQ[30]       ; Missing location assignment          ;
; HPS_DDR3_DQ[31]       ; Missing location assignment          ;
; HPS_DDR3_DQS_N[0]     ; Missing location assignment          ;
; HPS_DDR3_DQS_N[1]     ; Missing location assignment          ;
; HPS_DDR3_DQS_N[2]     ; Missing location assignment          ;
; HPS_DDR3_DQS_N[3]     ; Missing location assignment          ;
; HPS_DDR3_DQS_P[0]     ; Missing location assignment          ;
; HPS_DDR3_DQS_P[1]     ; Missing location assignment          ;
; HPS_DDR3_DQS_P[2]     ; Missing location assignment          ;
; HPS_DDR3_DQS_P[3]     ; Missing location assignment          ;
; HPS_I2C0_SCLK         ; Missing location assignment          ;
; HPS_I2C0_SDAT         ; Missing location assignment          ;
; HPS_DDR3_RZQ          ; Missing location assignment          ;
+-----------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                            ;                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; soc_system:u0|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                                                            ; Integer PLL                ;
;     -- PLL Location                                                                                                                        ; FRACTIONALPLL_X89_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                                             ; none                       ;
;     -- PLL Bandwidth                                                                                                                       ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                             ; 800000 to 400000 Hz        ;
;     -- Reference Clock Frequency                                                                                                           ; 12.288 MHz                 ;
;     -- Reference Clock Sourced by                                                                                                          ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                   ; 393.216 MHz                ;
;     -- PLL Operation Mode                                                                                                                  ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                   ; 10.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                   ; 25.000000 MHz              ;
;     -- PLL Enable                                                                                                                          ; On                         ;
;     -- PLL Fractional Division                                                                                                             ; N/A                        ;
;     -- M Counter                                                                                                                           ; 64                         ;
;     -- N Counter                                                                                                                           ; 2                          ;
;     -- PLL Refclk Select                                                                                                                   ;                            ;
;             -- PLL Refclk Select Location                                                                                                  ; PLLREFCLKSELECT_X89_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                          ; clk_1                      ;
;             -- PLL Reference Clock Input 1 source                                                                                          ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                             ; N/A                        ;
;             -- CORECLKIN source                                                                                                            ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                          ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                           ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                            ; N/A                        ;
;             -- CLKIN(0) source                                                                                                             ; N/A                        ;
;             -- CLKIN(1) source                                                                                                             ; AD1939_MCLK~input          ;
;             -- CLKIN(2) source                                                                                                             ; N/A                        ;
;             -- CLKIN(3) source                                                                                                             ; N/A                        ;
;     -- PLL Output Counter                                                                                                                  ;                            ;
;         -- soc_system:u0|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                                      ; 98.304 MHz                 ;
;             -- Output Clock Location                                                                                                       ; PLLOUTPUTCOUNTER_X89_Y0_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                      ; Off                        ;
;             -- Duty Cycle                                                                                                                  ; 50.0000                    ;
;             -- Phase Shift                                                                                                                 ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                   ; 4                          ;
;             -- C Counter PH Mux PRST                                                                                                       ; 0                          ;
;             -- C Counter PRST                                                                                                              ; 1                          ;
;                                                                                                                                            ;                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                       ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Entity Name                                                            ; Library Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+
; |DE10Nano_System                                                                                                                                 ; 26898.3 (11.7)       ; 29500.9 (12.5)                   ; 2683.1 (0.7)                                      ; 80.5 (0.0)                       ; 0.0 (0.0)            ; 37143 (22)          ; 37064 (20)                ; 226 (226)     ; 558824            ; 73    ; 6          ; 230  ; 0            ; |DE10Nano_System                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DE10Nano_System                                                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                            ; 70.5 (0.5)           ; 83.5 (0.5)                       ; 13.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 116 (1)             ; 89 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; sld_hub                                                                ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|          ; 70.0 (0.0)           ; 83.0 (0.0)                       ; 13.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 115 (0)             ; 89 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                                  ; alt_sld_fab_with_jtag_input                                            ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                                    ; 70.0 (0.0)           ; 83.0 (0.0)                       ; 13.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 115 (0)             ; 89 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                                                                               ; alt_sld_fab                                                            ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                                ; 70.0 (1.8)           ; 83.0 (2.8)                       ; 13.0 (1.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 115 (1)             ; 89 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                                           ; alt_sld_fab_alt_sld_fab                                                ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                                     ; 68.2 (0.0)           ; 80.2 (0.0)                       ; 12.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 114 (0)             ; 83 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                               ; alt_sld_fab_alt_sld_fab_sldfabric                                      ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                                 ; 68.2 (47.6)          ; 80.2 (55.2)                      ; 12.0 (7.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 114 (79)            ; 83 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                                  ; sld_jtag_hub                                                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                                   ; 10.0 (10.0)          ; 11.2 (11.2)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                          ; sld_rom_sr                                                             ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                                 ; 10.6 (10.6)          ; 13.8 (13.8)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                        ; sld_shadow_jsm                                                         ; altera_sld   ;
;    |soc_system:u0|                                                                                                                               ; 26816.1 (0.0)        ; 29404.9 (0.0)                    ; 2669.3 (0.0)                                      ; 80.5 (0.0)                       ; 0.0 (0.0)            ; 37005 (0)           ; 36955 (0)                 ; 0 (0)         ; 558824            ; 73    ; 6          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; soc_system                                                             ; soc_system   ;
;       |AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|                                                                                     ; 36.0 (4.3)           ; 83.5 (35.8)                      ; 47.5 (31.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (9)              ; 176 (81)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0                                                                                                                                                                                                                                                                                                                                                                                                                                                ; AD1939_hps_audio_mini                                                  ; soc_system   ;
;          |Parallel2Serial_32bits:P2S_DAC1_left|                                                                                                  ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_left                                                                                                                                                                                                                                                                                                                                                                                                           ; Parallel2Serial_32bits                                                 ; work         ;
;             |lpm_shiftreg:LPM_SHIFTREG_component|                                                                                                ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component                                                                                                                                                                                                                                                                                                                                                                       ; lpm_shiftreg                                                           ; work         ;
;          |Parallel2Serial_32bits:P2S_DAC1_right|                                                                                                 ; 15.7 (0.0)           ; 16.2 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_right                                                                                                                                                                                                                                                                                                                                                                                                          ; Parallel2Serial_32bits                                                 ; work         ;
;             |lpm_shiftreg:LPM_SHIFTREG_component|                                                                                                ; 15.7 (15.7)          ; 16.2 (16.2)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component                                                                                                                                                                                                                                                                                                                                                                      ; lpm_shiftreg                                                           ; work         ;
;          |Serial2Parallel_32bits:S2P_ADC2|                                                                                                       ; 0.0 (0.0)            ; 15.5 (0.0)                       ; 15.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Serial2Parallel_32bits:S2P_ADC2                                                                                                                                                                                                                                                                                                                                                                                                                ; Serial2Parallel_32bits                                                 ; work         ;
;             |lpm_shiftreg:LPM_SHIFTREG_component|                                                                                                ; 0.0 (0.0)            ; 15.5 (15.5)                      ; 15.5 (15.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Serial2Parallel_32bits:S2P_ADC2|lpm_shiftreg:LPM_SHIFTREG_component                                                                                                                                                                                                                                                                                                                                                                            ; lpm_shiftreg                                                           ; work         ;
;       |pFIR_Testing_dataplane_avalon:pfir_testing_0|                                                                                             ; 25343.5 (5.7)        ; 27447.6 (63.2)                   ; 2182.3 (57.7)                                     ; 78.2 (0.2)                       ; 0.0 (0.0)            ; 34535 (5)           ; 34159 (144)               ; 0 (0)         ; 33000             ; 6     ; 6          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; pFIR_Testing_dataplane_avalon                                          ; soc_system   ;
;          |pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|                                                                                       ; 25337.8 (0.0)        ; 27384.4 (0.0)                    ; 2124.6 (0.0)                                      ; 78.0 (0.0)                       ; 0.0 (0.0)            ; 34530 (0)           ; 34015 (0)                 ; 0 (0)         ; 33000             ; 6     ; 6          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane                                                                                                                                                                                                                                                                                                                                                                                                        ; pFIR_Testing_dataplane                                                 ; soc_system   ;
;             |pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering| ; 25327.8 (8.5)        ; 27374.4 (9.0)                    ; 2124.6 (0.5)                                      ; 78.0 (0.0)                       ; 0.0 (0.0)            ; 34512 (2)           ; 34000 (24)                ; 0 (0)         ; 33000             ; 6     ; 6          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering                                                                                                                                                                                                                                                                     ; pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering ; soc_system   ;
;                |altshift_taps:delayMatch_reg_rtl_0|                                                                                              ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 7 (0)                     ; 0 (0)         ; 232               ; 2     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|altshift_taps:delayMatch_reg_rtl_0                                                                                                                                                                                                                                  ; altshift_taps                                                          ; work         ;
;                   |shift_taps_6dv:auto_generated|                                                                                                ; 5.5 (2.5)            ; 5.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (5)              ; 7 (3)                     ; 0 (0)         ; 232               ; 2     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|altshift_taps:delayMatch_reg_rtl_0|shift_taps_6dv:auto_generated                                                                                                                                                                                                    ; shift_taps_6dv                                                         ; work         ;
;                      |altsyncram_vfc1:altsyncram4|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 232               ; 2     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|altshift_taps:delayMatch_reg_rtl_0|shift_taps_6dv:auto_generated|altsyncram_vfc1:altsyncram4                                                                                                                                                                        ; altsyncram_vfc1                                                        ; work         ;
;                      |cntr_d1h:cntr5|                                                                                                            ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|altshift_taps:delayMatch_reg_rtl_0|shift_taps_6dv:auto_generated|cntr_d1h:cntr5                                                                                                                                                                                     ; cntr_d1h                                                               ; work         ;
;                      |cntr_phf:cntr1|                                                                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|altshift_taps:delayMatch_reg_rtl_0|shift_taps_6dv:auto_generated|cntr_phf:cntr1                                                                                                                                                                                     ; cntr_phf                                                               ; work         ;
;                |pFIR_Testing_Channel_Data_Multiplexer:u_Channel_Data_Multiplexer|                                                                ; 16.8 (16.8)          ; 17.0 (17.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Channel_Data_Multiplexer:u_Channel_Data_Multiplexer                                                                                                                                                                                                    ; pFIR_Testing_Channel_Data_Multiplexer                                  ; soc_system   ;
;                |pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|                                                                  ; 9999.1 (4.0)         ; 11388.0 (4.0)                    ; 1417.0 (0.0)                                      ; 28.1 (0.0)                       ; 0.0 (0.0)            ; 14520 (8)           ; 16571 (0)                 ; 0 (0)         ; 16384             ; 2     ; 3          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing                                                                                                                                                                                                      ; pFIR_Testing_Left_Channel_Processing                                   ; soc_system   ;
;                   |pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|                                                         ; 9995.1 (10.2)        ; 11384.0 (35.2)                   ; 1417.0 (25.0)                                     ; 28.1 (0.0)                       ; 0.0 (0.0)            ; 14512 (7)           ; 16571 (94)                ; 0 (0)         ; 16384             ; 2     ; 3          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR                                                                                                                                 ; pFIR_Testing_Programmable_Upclocked_FIR                                ; soc_system   ;
;                      |pFIR_Testing_Addr_Gen:u_Addr_Gen|                                                                                          ; 14.3 (14.3)          ; 17.6 (17.6)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Addr_Gen:u_Addr_Gen                                                                                                ; pFIR_Testing_Addr_Gen                                                  ; soc_system   ;
;                      |pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|                                                                        ; 9938.8 (9938.8)      ; 11300.5 (11300.5)                ; 1388.5 (1388.5)                                   ; 26.8 (26.8)                      ; 0.0 (0.0)            ; 14407 (14407)       ; 16403 (16403)             ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2                                                                              ; pFIR_Testing_B_k_Memory_Block2                                         ; soc_system   ;
;                      |pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|                                                                          ; 31.8 (31.8)          ; 30.7 (30.7)                      ; 0.2 (0.2)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 61 (61)             ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum                                                                                ; pFIR_Testing_Multiply_And_Sum                                          ; soc_system   ;
;                      |pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer                                                             ; pFIR_Testing_SimpleDualPortRAM_generic                                 ; soc_system   ;
;                         |altsyncram:ram_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0                                        ; altsyncram                                                             ; work         ;
;                            |altsyncram_ntv1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated         ; altsyncram_ntv1                                                        ; work         ;
;                |pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|                                                                ; 15297.7 (6.3)        ; 15954.8 (6.3)                    ; 707.0 (0.0)                                       ; 49.9 (0.0)                       ; 0.0 (0.0)            ; 19953 (8)           ; 17398 (0)                 ; 0 (0)         ; 16384             ; 2     ; 3          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing                                                                                                                                                                                                    ; pFIR_Testing_Right_Channel_Processing                                  ; soc_system   ;
;                   |pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|                                                   ; 15290.7 (16.5)       ; 15948.5 (77.7)                   ; 707.7 (65.2)                                      ; 49.9 (3.9)                       ; 0.0 (0.0)            ; 19945 (4)           ; 17398 (188)               ; 0 (0)         ; 16384             ; 2     ; 3          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR                                                                                                                         ; pFIR_Testing_Programmable_Upclocked_FIR_block                          ; soc_system   ;
;                      |pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|                                                                  ; 15242.9 (15242.9)    ; 15841.1 (15841.1)                ; 642.9 (642.9)                                     ; 44.7 (44.7)                      ; 0.0 (0.0)            ; 19881 (19881)       ; 17169 (17169)             ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2                                                                ; pFIR_Testing_B_k_Memory_Block2_block                                   ; soc_system   ;
;                      |pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|                                                                    ; 31.0 (31.0)          ; 29.7 (29.7)                      ; 0.0 (0.0)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 60 (60)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum                                                                  ; pFIR_Testing_Multiply_And_Sum_block                                    ; soc_system   ;
;                      |pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer                                                     ; pFIR_Testing_SimpleDualPortRAM_generic                                 ; soc_system   ;
;                         |altsyncram:ram_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0                                ; altsyncram                                                             ; work         ;
;                            |altsyncram_ntv1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated ; altsyncram_ntv1                                                        ; work         ;
;             |pFIR_Testing_dataplane_tc:u_dataplane_tc|                                                                                           ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_dataplane_tc:u_dataplane_tc                                                                                                                                                                                                                                                                                                                                                               ; pFIR_Testing_dataplane_tc                                              ; soc_system   ;
;       |soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk                                                                                                                                                                                                                                                                                                                                                                                                                                              ; soc_system_PLL_using_AD1939_MCLK                                       ; soc_system   ;
;          |altera_pll:altera_pll_i|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_pll                                                             ; work         ;
;       |soc_system_hps:hps|                                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; soc_system_hps                                                         ; soc_system   ;
;          |soc_system_hps_fpga_interfaces:fpga_interfaces|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                                                                                                                                                                                   ; soc_system_hps_fpga_interfaces                                         ; soc_system   ;
;          |soc_system_hps_hps_io:hps_io|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; soc_system_hps_hps_io                                                  ; soc_system   ;
;             |soc_system_hps_hps_io_border:border|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border                                                                                                                                                                                                                                                                                                                                                                                                                 ; soc_system_hps_hps_io_border                                           ; soc_system   ;
;                |hps_sdram:hps_sdram_inst|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                                                                                                                                                                                        ; hps_sdram                                                              ; soc_system   ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                                                                                                                                                                                         ; altera_mem_if_dll_cyclonev                                             ; soc_system   ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                                                                                                                                                                                   ; altera_mem_if_hard_memory_controller_top_cyclonev                      ; soc_system   ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                                                                                                                                                                                         ; altera_mem_if_oct_cyclonev                                             ; soc_system   ;
;                   |hps_sdram_p0:p0|                                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                                                                                                                                                                                        ; hps_sdram_p0                                                           ; soc_system   ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                                                                                                                                                                                                   ; hps_sdram_p0_acv_hard_memphy                                           ; soc_system   ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                                                                                                                                                                                            ; hps_sdram_p0_acv_hard_io_pads                                          ; soc_system   ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                                                                                                                                                                                         ; hps_sdram_p0_acv_hard_addr_cmd_pads                                    ; soc_system   ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                                                                                                                                                    ; altddio_out                                                            ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                                                                                                                                                        ; ddio_out_uqe                                                           ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                                                                                                                                                                                          ; hps_sdram_p0_acv_ldc                                                   ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                                                                                                                                                                                         ; hps_sdram_p0_acv_ldc                                                   ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                                                                                                                                                                                         ; hps_sdram_p0_acv_ldc                                                   ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                                                                                                                                                                                         ; hps_sdram_p0_acv_ldc                                                   ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                                                                                                                                                                                          ; hps_sdram_p0_acv_ldc                                                   ; soc_system   ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator                                                                                                                                                                           ; hps_sdram_p0_clock_pair_generator                                      ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                                                                                                                                                                                                  ; hps_sdram_p0_generic_ddio                                              ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                                                                                                                                                                                                     ; hps_sdram_p0_generic_ddio                                              ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                                                                                                                                                                                                      ; hps_sdram_p0_generic_ddio                                              ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                                                                                                                                                                                                  ; hps_sdram_p0_generic_ddio                                              ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                                                                                                                                                             ; hps_sdram_p0_altdqdqs                                                  ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                                                                                                 ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev                            ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                                                                                                                                                                             ; hps_sdram_p0_altdqdqs                                                  ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                                                                                                 ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev                            ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                                                                                                                                                                                             ; hps_sdram_p0_altdqdqs                                                  ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                                                                                                 ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev                            ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                                                                                                                                                                                             ; hps_sdram_p0_altdqdqs                                                  ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                                                                                                 ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev                            ; soc_system   ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                                                                                                                                                                                                   ; hps_sdram_p0_acv_ldc                                                   ; soc_system   ;
;                   |hps_sdram_pll:pll|                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                                                                                                                                                                                                      ; hps_sdram_pll                                                          ; soc_system   ;
;       |soc_system_jtag_uart:jtag_uart|                                                                                                           ; 61.0 (14.7)          ; 74.8 (17.2)                      ; 13.8 (2.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 114 (33)            ; 114 (13)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; soc_system_jtag_uart                                                   ; soc_system   ;
;          |alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|                                                                              ; 21.8 (21.8)          ; 32.0 (32.0)                      ; 10.2 (10.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                                                                             ; alt_jtag_atlantic                                                      ; work         ;
;          |soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|                                                                       ; 12.4 (0.0)           ; 12.5 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 25 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                                                                                                                      ; soc_system_jtag_uart_scfifo_r                                          ; soc_system   ;
;             |scfifo:rfifo|                                                                                                                       ; 12.4 (0.0)           ; 12.5 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 25 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                                                                         ; scfifo                                                                 ; work         ;
;                |scfifo_3291:auto_generated|                                                                                                      ; 12.4 (0.0)           ; 12.5 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 25 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                                                                                                              ; scfifo_3291                                                            ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                         ; 12.4 (0.0)           ; 12.5 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 25 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                                                                                                         ; a_dpfifo_5771                                                          ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                   ; 6.4 (3.4)            ; 6.5 (3.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 13 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                                                 ; a_fefifo_7cf                                                           ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                                   ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                                                                                                            ; cntr_vg7                                                               ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                                                                                                 ; altsyncram_7pu1                                                        ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                                     ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                                                                                                   ; cntr_jgb                                                               ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                           ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                                                                                                         ; cntr_jgb                                                               ; work         ;
;          |soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|                                                                       ; 12.1 (0.0)           ; 13.0 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                                                                                                                      ; soc_system_jtag_uart_scfifo_w                                          ; soc_system   ;
;             |scfifo:wfifo|                                                                                                                       ; 12.1 (0.0)           ; 13.0 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                                                                         ; scfifo                                                                 ; work         ;
;                |scfifo_3291:auto_generated|                                                                                                      ; 12.1 (0.0)           ; 13.0 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                                                                                                              ; scfifo_3291                                                            ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                         ; 12.1 (0.0)           ; 13.0 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                                                                                                         ; a_dpfifo_5771                                                          ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                   ; 6.1 (3.1)            ; 7.0 (4.0)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 11 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                                                 ; a_fefifo_7cf                                                           ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                                   ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                                                                                                            ; cntr_vg7                                                               ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                                                                                                 ; altsyncram_7pu1                                                        ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                                     ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                                                                                                   ; cntr_jgb                                                               ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                           ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                                                                                                         ; cntr_jgb                                                               ; work         ;
;       |soc_system_master_0:master_0|                                                                                                             ; 340.4 (0.0)          ; 410.3 (0.0)                      ; 70.2 (0.0)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 541 (0)             ; 479 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_master_0:master_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; soc_system_master_0                                                    ; soc_system   ;
;          |altera_avalon_packets_to_master:transacto|                                                                                             ; 117.6 (0.0)          ; 136.2 (0.0)                      ; 18.7 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 194 (0)             ; 154 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_packets_to_master                                        ; soc_system   ;
;             |packets_to_master:p2m|                                                                                                              ; 117.6 (117.6)        ; 136.2 (136.2)                    ; 18.7 (18.7)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 194 (194)           ; 154 (154)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                                                                                                                                                                                        ; packets_to_master                                                      ; soc_system   ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                            ; 13.8 (13.8)          ; 13.8 (13.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 16 (16)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                                  ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram                                                             ; work         ;
;                |altsyncram_g0n1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                         ; altsyncram_g0n1                                                        ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                                 ; 8.1 (8.1)            ; 9.5 (9.5)                        ; 1.4 (1.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 11 (11)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_st_bytes_to_packets                                      ; soc_system   ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                                      ; 186.0 (0.0)          ; 234.3 (0.0)                      ; 48.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 282 (0)             ; 278 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_avalon_st_jtag_interface                                        ; soc_system   ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                                  ; 184.7 (0.0)          ; 232.8 (0.0)                      ; 48.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 279 (0)             ; 278 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                                                                                                                                                                                     ; altera_jtag_dc_streaming                                               ; soc_system   ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                                     ; 10.6 (2.2)           ; 27.4 (10.8)                      ; 16.8 (8.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (4)               ; 48 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                                                                                                                                                                                         ; altera_avalon_st_clock_crosser                                         ; soc_system   ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                                  ; 7.5 (7.5)            ; 11.5 (11.5)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                                                                                                                                                                                             ; altera_avalon_st_pipeline_base                                         ; soc_system   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                         ; 0.6 (0.6)            ; 1.2 (1.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut                                          ; soc_system   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                         ; 0.3 (0.3)            ; 4.0 (4.0)                        ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut                                          ; soc_system   ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                          ; 1.3 (0.8)            ; 12.5 (8.0)                       ; 11.3 (7.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                                                                                                                                                                                              ; altera_jtag_src_crosser                                                ; soc_system   ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                                   ; 0.5 (0.7)            ; 4.5 (0.7)                        ; 4.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                                                                                                                                                                                   ; altera_jtag_control_signal_crosser                                     ; soc_system   ;
;                      |altera_std_synchronizer:synchronizer|                                                                                      ; -0.2 (-0.2)          ; 3.8 (3.8)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                                                                                                                                                                                              ; altera_std_synchronizer                                                ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                            ; 172.8 (168.2)        ; 191.4 (180.9)                    ; 18.6 (12.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 268 (261)           ; 200 (181)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                                                                                                                                                                                                ; altera_jtag_streaming                                                  ; soc_system   ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                                 ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                                                                                                                                                                                   ; altera_avalon_st_idle_inserter                                         ; soc_system   ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                                   ; 2.1 (2.1)            ; 2.9 (2.9)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                                                                                                                                                                                     ; altera_avalon_st_idle_remover                                          ; soc_system   ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                                     ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                                                                                                                                                                                       ; altera_std_synchronizer                                                ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                            ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                                                                                                                                                                                              ; altera_std_synchronizer                                                ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                                    ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                                                                                                                                                                                      ; altera_std_synchronizer                                                ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                         ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                                                                                                                                                                                           ; altera_std_synchronizer                                                ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                                            ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                                                                                                                                                                                                ; altera_std_synchronizer                                                ; work         ;
;             |altera_jtag_sld_node:node|                                                                                                          ; 1.3 (0.0)            ; 1.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                                                                                                                                                                                             ; altera_jtag_sld_node                                                   ; soc_system   ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                               ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                                                                                                                                                                                           ; sld_virtual_jtag_basic                                                 ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                                 ; 14.5 (14.5)          ; 15.0 (15.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_st_packets_to_bytes                                      ; soc_system   ;
;          |altera_reset_controller:rst_controller|                                                                                                ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                                                ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                                              ; soc_system   ;
;       |soc_system_mm_interconnect_0:mm_interconnect_0|                                                                                           ; 305.5 (0.0)          ; 344.0 (0.0)                      ; 40.0 (0.0)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 527 (0)             ; 382 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0                                           ; soc_system   ;
;          |altera_avalon_sc_fifo:onchip_memory_s1_agent_rdata_fifo|                                                                               ; 66.3 (66.3)          ; 66.5 (66.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 133 (133)           ; 130 (130)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                                  ; soc_system   ;
;          |altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|                                                                                 ; 19.5 (19.5)          ; 24.9 (24.9)                      ; 5.4 (5.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                                  ; soc_system   ;
;          |altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|                                                                                  ; 60.7 (26.9)          ; 59.2 (26.9)                      ; 0.0 (0.0)                                         ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 101 (52)            ; 26 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_axi_master_ni                                            ; soc_system   ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                              ; 33.7 (33.7)          ; 32.3 (32.3)                      ; 0.1 (0.1)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 49 (49)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_address_alignment                                        ; soc_system   ;
;          |altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|                                                                            ; 106.3 (0.0)          ; 139.6 (0.0)                      ; 33.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 158 (0)             ; 163 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_burst_adapter                                            ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                                    ; 106.3 (105.7)        ; 139.6 (139.0)                    ; 33.4 (33.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 158 (156)           ; 163 (163)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                                                                                           ; altera_merlin_burst_adapter_13_1                                       ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                           ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                                                     ; altera_merlin_address_alignment                                        ; soc_system   ;
;          |altera_merlin_slave_agent:onchip_memory_s1_agent|                                                                                      ; 18.0 (7.3)           ; 18.4 (7.3)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (11)             ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                                              ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                      ; 10.7 (10.7)          ; 11.1 (11.1)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_burst_uncompressor                                       ; soc_system   ;
;          |altera_merlin_slave_translator:onchip_memory_s1_translator|                                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                                         ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                          ; 32.3 (29.6)          ; 33.2 (30.4)                      ; 1.0 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (68)             ; 6 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                                                                                                         ; soc_system_mm_interconnect_0_cmd_mux                                   ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                                       ; 2.7 (2.7)            ; 2.8 (2.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                                               ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux:rsp_demux|                                                                                      ; 1.3 (1.3)            ; 1.7 (1.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                                                                                                     ; soc_system_mm_interconnect_0_rsp_demux                                 ; soc_system   ;
;       |soc_system_mm_interconnect_1:mm_interconnect_1|                                                                                           ; 726.2 (0.0)          ; 1031.9 (0.0)                     ; 306.2 (0.0)                                       ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 1253 (0)            ; 1620 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1                                           ; soc_system   ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|                                                                    ; 19.3 (19.3)          ; 20.0 (20.0)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                                  ; soc_system   ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                                      ; 18.2 (18.2)          ; 23.1 (23.1)                      ; 4.9 (4.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                                  ; soc_system   ;
;          |altera_avalon_sc_fifo:pfir_testing_0_avalon_slave_0_agent_rdata_fifo|                                                                  ; 31.3 (31.3)          ; 38.2 (38.2)                      ; 6.8 (6.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (69)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pfir_testing_0_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                                  ; soc_system   ;
;          |altera_avalon_sc_fifo:pfir_testing_0_avalon_slave_0_agent_rsp_fifo|                                                                    ; 18.3 (18.3)          ; 27.5 (27.5)                      ; 9.3 (9.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pfir_testing_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                                  ; soc_system   ;
;          |altera_avalon_sc_fifo:pfir_testing_0_avalon_slave_1_agent_rdata_fifo|                                                                  ; 28.1 (28.1)          ; 40.7 (40.7)                      ; 12.6 (12.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (69)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pfir_testing_0_avalon_slave_1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                                  ; soc_system   ;
;          |altera_avalon_sc_fifo:pfir_testing_0_avalon_slave_1_agent_rsp_fifo|                                                                    ; 18.1 (18.1)          ; 24.9 (24.9)                      ; 6.8 (6.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pfir_testing_0_avalon_slave_1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                                  ; soc_system   ;
;          |altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|                                                                         ; 4.2 (4.2)            ; 4.4 (4.4)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                                  ; soc_system   ;
;          |altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|                                                                           ; 18.1 (18.1)          ; 18.5 (18.5)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                                  ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                                      ; 4.7 (0.0)            ; 58.3 (0.0)                       ; 53.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 134 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_st_handshake_clock_crosser                               ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                           ; 4.7 (4.2)            ; 58.3 (56.8)                      ; 53.6 (52.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 134 (130)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                                            ; altera_avalon_st_clock_crosser                                         ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                            ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                                       ; altera_std_synchronizer_nocut                                          ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                            ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                                       ; altera_std_synchronizer_nocut                                          ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                                  ; 12.2 (0.0)           ; 68.7 (0.0)                       ; 56.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 159 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser                               ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                           ; 12.2 (11.7)          ; 68.7 (67.1)                      ; 56.5 (55.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 159 (155)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                                         ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                            ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                          ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                            ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                          ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                                  ; 9.6 (0.0)            ; 29.8 (0.0)                       ; 20.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser                               ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                           ; 9.6 (8.4)            ; 29.8 (28.3)                      ; 20.2 (20.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 73 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                                         ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                            ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                          ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                            ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                          ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                                  ; 14.2 (0.0)           ; 37.4 (0.0)                       ; 23.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser                               ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                           ; 14.2 (12.9)          ; 37.4 (35.8)                      ; 23.3 (22.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 96 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                                         ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                            ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                          ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                            ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                          ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                                                  ; 6.0 (0.0)            ; 14.8 (0.0)                       ; 8.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser                               ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                           ; 6.0 (5.6)            ; 14.8 (13.1)                      ; 8.8 (7.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 33 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                                         ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                            ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                          ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                            ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                          ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                                                  ; 5.7 (0.0)            ; 32.8 (0.0)                       ; 27.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser                               ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                           ; 5.7 (4.7)            ; 32.8 (31.3)                      ; 27.1 (26.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 96 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                                         ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                          ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                          ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_006|                                                                                  ; 6.3 (0.0)            ; 12.0 (0.0)                       ; 5.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser                               ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                           ; 6.3 (5.1)            ; 12.0 (10.5)                      ; 5.7 (5.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 33 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                                         ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                            ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                          ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                          ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_007|                                                                                  ; 23.7 (0.0)           ; 32.1 (0.0)                       ; 8.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser                               ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                           ; 23.7 (22.6)          ; 32.1 (30.6)                      ; 8.4 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 96 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                                         ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                            ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                          ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                          ; soc_system   ;
;          |altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|                                                                               ; 53.4 (27.7)          ; 53.0 (27.7)                      ; 0.0 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 112 (66)            ; 18 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent                                                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_axi_master_ni                                            ; soc_system   ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                              ; 25.7 (25.7)          ; 25.3 (25.3)                      ; 0.0 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 46 (46)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_address_alignment                                        ; soc_system   ;
;          |altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|                                                                 ; 50.4 (0.0)           ; 54.2 (0.0)                       ; 3.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 65 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter                                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_burst_adapter                                            ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                                    ; 50.4 (50.1)          ; 54.2 (53.8)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (65)             ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                                                                                ; altera_merlin_burst_adapter_13_1                                       ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                           ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                                          ; altera_merlin_address_alignment                                        ; soc_system   ;
;          |altera_merlin_burst_adapter:pfir_testing_0_avalon_slave_0_burst_adapter|                                                               ; 54.3 (0.0)           ; 56.6 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (0)              ; 90 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pfir_testing_0_avalon_slave_0_burst_adapter                                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_burst_adapter                                            ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                                    ; 54.3 (54.1)          ; 56.6 (56.2)                      ; 2.3 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (67)             ; 90 (90)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pfir_testing_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                                                                              ; altera_merlin_burst_adapter_13_1                                       ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                           ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pfir_testing_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                                        ; altera_merlin_address_alignment                                        ; soc_system   ;
;          |altera_merlin_burst_adapter:pfir_testing_0_avalon_slave_1_burst_adapter|                                                               ; 75.2 (0.0)           ; 77.9 (0.0)                       ; 2.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 110 (0)             ; 120 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pfir_testing_0_avalon_slave_1_burst_adapter                                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_burst_adapter                                            ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                                    ; 75.2 (75.2)          ; 77.9 (77.4)                      ; 2.8 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 110 (109)           ; 120 (120)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pfir_testing_0_avalon_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                                                                              ; altera_merlin_burst_adapter_13_1                                       ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                           ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pfir_testing_0_avalon_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                                        ; altera_merlin_address_alignment                                        ; soc_system   ;
;          |altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|                                                                      ; 32.5 (0.0)           ; 39.9 (0.0)                       ; 7.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (0)              ; 49 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_burst_adapter                                            ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                                    ; 32.5 (32.2)          ; 39.9 (39.9)                      ; 7.4 (7.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (53)             ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                                                                                     ; altera_merlin_burst_adapter_13_1                                       ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                                               ; altera_merlin_address_alignment                                        ; soc_system   ;
;          |altera_merlin_master_agent:master_0_master_agent|                                                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:master_0_master_agent                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_master_agent                                             ; soc_system   ;
;          |altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|                                                                           ; 12.2 (2.2)           ; 13.0 (2.8)                       ; 0.8 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (5)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                                              ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                      ; 10.0 (10.0)          ; 10.3 (10.3)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_burst_uncompressor                                       ; soc_system   ;
;          |altera_merlin_slave_agent:pfir_testing_0_avalon_slave_0_agent|                                                                         ; 16.1 (4.6)           ; 16.9 (4.6)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (10)             ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pfir_testing_0_avalon_slave_0_agent                                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                                              ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                      ; 11.4 (11.4)          ; 12.3 (12.3)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pfir_testing_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_burst_uncompressor                                       ; soc_system   ;
;          |altera_merlin_slave_agent:pfir_testing_0_avalon_slave_1_agent|                                                                         ; 16.3 (4.5)           ; 16.3 (4.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (10)             ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pfir_testing_0_avalon_slave_1_agent                                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                                              ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                      ; 11.4 (11.4)          ; 11.7 (11.7)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pfir_testing_0_avalon_slave_1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_burst_uncompressor                                       ; soc_system   ;
;          |altera_merlin_slave_agent:systemid_control_slave_agent|                                                                                ; 10.6 (1.3)           ; 11.8 (1.7)                       ; 1.2 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (2)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systemid_control_slave_agent                                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                                              ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                      ; 9.3 (9.3)            ; 10.2 (10.2)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systemid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_burst_uncompressor                                       ; soc_system   ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                                 ; 7.2 (7.2)            ; 8.8 (8.8)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                                         ; soc_system   ;
;          |altera_merlin_slave_translator:pfir_testing_0_avalon_slave_0_translator|                                                               ; -3.7 (-3.7)          ; 13.8 (13.8)                      ; 17.5 (17.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pfir_testing_0_avalon_slave_0_translator                                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                                         ; soc_system   ;
;          |altera_merlin_slave_translator:pfir_testing_0_avalon_slave_1_translator|                                                               ; 2.5 (2.5)            ; 17.5 (17.5)                      ; 15.0 (15.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pfir_testing_0_avalon_slave_1_translator                                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                                         ; soc_system   ;
;          |altera_merlin_slave_translator:systemid_control_slave_translator|                                                                      ; 1.8 (1.8)            ; 2.9 (2.9)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systemid_control_slave_translator                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                                         ; soc_system   ;
;          |altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|                                                                        ; 8.7 (8.7)            ; 8.7 (8.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_traffic_limiter                                          ; soc_system   ;
;          |altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|                                                                        ; 9.9 (9.9)            ; 12.1 (12.1)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_traffic_limiter                                          ; soc_system   ;
;          |altera_merlin_traffic_limiter:master_0_master_limiter|                                                                                 ; 4.7 (4.7)            ; 5.3 (5.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:master_0_master_limiter                                                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_traffic_limiter                                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_demux:cmd_demux|                                                                                      ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                                                                     ; soc_system_mm_interconnect_1_cmd_demux                                 ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001|                                                                                  ; 3.2 (3.2)            ; 3.8 (3.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                                                                                                                                                                 ; soc_system_mm_interconnect_1_cmd_demux                                 ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_demux_002:cmd_demux_002|                                                                              ; 4.7 (4.7)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                                                                                                                                                                             ; soc_system_mm_interconnect_1_cmd_demux_002                             ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux|                                                                                          ; 12.5 (10.2)          ; 13.0 (10.7)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (35)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                                                                                                         ; soc_system_mm_interconnect_1_cmd_mux                                   ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                                       ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                                               ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003|                                                                                      ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                                                                                                                                     ; soc_system_mm_interconnect_1_cmd_mux                                   ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_001|                                                                                  ; 23.2 (19.0)          ; 25.6 (21.4)                      ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (63)             ; 8 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                                                                                                                 ; soc_system_mm_interconnect_1_cmd_mux_001                               ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                                       ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                                               ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_002|                                                                                  ; 25.4 (20.9)          ; 28.3 (23.5)                      ; 2.9 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (67)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                                                                                                                                 ; soc_system_mm_interconnect_1_cmd_mux_001                               ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                                       ; 4.5 (4.5)            ; 4.8 (4.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                                               ; soc_system   ;
;          |soc_system_mm_interconnect_1_router:router|                                                                                            ; 4.4 (4.4)            ; 5.3 (5.3)                        ; 0.9 (0.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router                                                                                                                                                                                                                                                                                                                                                                                                           ; soc_system_mm_interconnect_1_router                                    ; soc_system   ;
;          |soc_system_mm_interconnect_1_router:router_001|                                                                                        ; 2.2 (2.2)            ; 2.8 (2.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router_001                                                                                                                                                                                                                                                                                                                                                                                                       ; soc_system_mm_interconnect_1_router                                    ; soc_system   ;
;          |soc_system_mm_interconnect_1_router_002:router_002|                                                                                    ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002                                                                                                                                                                                                                                                                                                                                                                                                   ; soc_system_mm_interconnect_1_router_002                                ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux|                                                                                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                                                                                                     ; soc_system_mm_interconnect_1_rsp_demux                                 ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux_001:rsp_demux_001|                                                                              ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                                                                                                                             ; soc_system_mm_interconnect_1_rsp_demux_001                             ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux_001:rsp_demux_002|                                                                              ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                                                                                                             ; soc_system_mm_interconnect_1_rsp_demux_001                             ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_mux:rsp_mux|                                                                                          ; 6.3 (6.3)            ; 7.0 (7.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                                                                         ; soc_system_mm_interconnect_1_rsp_mux                                   ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|                                                                                      ; 28.9 (28.9)          ; 28.9 (28.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 86 (86)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                                                                                                                                                     ; soc_system_mm_interconnect_1_rsp_mux                                   ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_mux_002:rsp_mux_002|                                                                                  ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                                                                                                                                                                                 ; soc_system_mm_interconnect_1_rsp_mux_002                               ; soc_system   ;
;       |soc_system_onchip_memory:onchip_memory|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_onchip_memory:onchip_memory                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; soc_system_onchip_memory                                               ; soc_system   ;
;          |altsyncram:the_altsyncram|                                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_onchip_memory:onchip_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altsyncram                                                             ; work         ;
;             |altsyncram_4hn1:auto_generated|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4hn1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                     ; altsyncram_4hn1                                                        ; work         ;
;       |soc_system_rst_controller:rst_controller|                                                                                                 ; 0.0 (0.0)            ; 1.2 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_rst_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; soc_system_rst_controller                                              ; soc_system   ;
;          |altera_reset_controller:rst_controller|                                                                                                ; 0.0 (0.0)            ; 1.2 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_reset_controller                                                ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                         ; 0.0 (0.0)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                                              ; soc_system   ;
;       |soc_system_rst_controller:rst_controller_003|                                                                                             ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_rst_controller:rst_controller_003                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; soc_system_rst_controller                                              ; soc_system   ;
;          |altera_reset_controller:rst_controller|                                                                                                ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_rst_controller:rst_controller_003|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                                                ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_rst_controller:rst_controller_003|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                                              ; soc_system   ;
;       |soc_system_rst_controller_001:rst_controller_001|                                                                                         ; 3.0 (0.0)            ; 8.3 (0.0)                        ; 5.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_rst_controller_001:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; soc_system_rst_controller_001                                          ; soc_system   ;
;          |altera_reset_controller:rst_controller_001|                                                                                            ; 3.0 (2.5)            ; 8.3 (5.0)                        ; 5.3 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_reset_controller                                                ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                     ; 0.5 (0.5)            ; 1.8 (1.8)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                                              ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_synchronizer                                              ; soc_system   ;
;       |soc_system_rst_controller_002:rst_controller_002|                                                                                         ; 0.3 (0.0)            ; 1.8 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_rst_controller_002:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; soc_system_rst_controller_002                                          ; soc_system   ;
;          |altera_reset_controller:rst_controller_002|                                                                                            ; 0.3 (0.3)            ; 1.8 (0.3)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_reset_controller                                                ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_synchronizer                                              ; soc_system   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                         ;
+------------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name                   ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+------------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; AD1939_DAC_DBCLK       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AD1939_DAC_DLRCLK      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AD1939_DAC_DSDATA1     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AD1939_spi_CLATCH_n    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AD1939_spi_CIN         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AD1939_spi_CCLK        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; INMP621_mic_DATA       ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; Audio_Mini_LEDs[3]     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TPA6130_power_off      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_LEDs[2]     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AD1939_RST_CODEC_n     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_LEDs[1]     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[7]                 ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_LEDs[0]     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[6]                 ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; INMP621_mic_CLK        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[0]       ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[1]       ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[2]       ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[3]       ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[4]       ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[5]       ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[6]       ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[7]       ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[8]       ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[9]       ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[10]      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[11]      ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[12]      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[13]      ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[14]      ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[0]         ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[1]         ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[2]         ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CAS_N         ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CKE           ; Output   ; --    ; --   ; --   ; --   ; (8)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_N          ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_P          ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CS_N          ; Output   ; --    ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[0]         ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[1]         ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[2]         ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[3]         ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_ODT           ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RAS_N         ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RESET_N       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_WE_N          ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_GTX_CLK       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDC           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[0]    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[1]    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[2]    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[3]    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_EN         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CLK             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_CLK           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_MOSI          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_UART_TX            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_STP            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; FPGA_CLK2_50           ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK3_50           ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[0]                 ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[0]                  ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[1]                  ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[2]                  ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[3]                  ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; LED[0]                 ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[1]                 ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[2]                 ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[3]                 ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[4]                 ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[5]                 ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_CONVST             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_SCK                ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_SDI                ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_SDO                ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_0[33]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_0[32]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_0[31]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_0[30]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_0[29]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_0[28]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TPA6130_i2c_SDA        ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TPA6130_i2c_SCL        ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_CONV_USB_N         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[0]         ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[1]         ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[2]         ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[3]         ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[4]         ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[5]         ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[6]         ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[7]         ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[8]         ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[9]         ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[10]        ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[11]        ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[12]        ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[13]        ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[14]        ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[15]        ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[16]        ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[17]        ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[18]        ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[19]        ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[20]        ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[21]        ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[22]        ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[23]        ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[24]        ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[25]        ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[26]        ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[27]        ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[28]        ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[29]        ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[30]        ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[31]        ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQS_N[0]      ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[1]      ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[2]      ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[3]      ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[0]      ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[1]      ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[2]      ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[3]      ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_ENET_INT_N         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDIO          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_GSENSOR_INT        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SCLK          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SDAT          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_KEY                ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_LED                ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_LTC_GPIO           ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CMD             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[0]         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[1]         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[2]         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[3]         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_SS            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[0]        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[1]        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[2]        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[3]        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[4]        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[5]        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[6]        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[7]        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C0_SCLK          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C0_SDAT          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_0[0]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_0[1]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_0[2]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_0[3]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_0[4]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_0[5]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_0[6]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_0[7]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_0[8]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_0[9]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_0[10]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_0[11]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_0[12]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_0[13]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_0[14]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_0[15]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_0[16]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_0[17]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_0[18]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_0[19]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_0[20]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_0[21]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_0[22]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_0[23]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_0[24]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_0[25]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_0[26]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_0[27]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_1[0]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_1[1]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_1[2]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_1[3]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_1[4]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_1[5]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_1[6]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_1[7]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_1[8]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_1[9]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_1[10]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_1[11]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; Audio_Mini_GPIO_1[12]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[0]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[1]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[2]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[3]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[4]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[5]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[6]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[7]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[8]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[9]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[10]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[11]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[12]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[13]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[14]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[15]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_RESET_N        ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AD1939_ADC_ABCLK       ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; AD1939_ADC_ALRCLK      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[1]                 ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK1_50           ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; AD1939_spi_COUT        ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; Audio_Mini_SWITCHES[3] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; Audio_Mini_SWITCHES[2] ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; Audio_Mini_SWITCHES[1] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; Audio_Mini_SWITCHES[0] ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[0]    ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[1]    ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[2]    ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[3]    ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_CLK        ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DV         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_SPIM_MISO          ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_UART_RX            ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_CLKOUT         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_DIR            ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPs_USB_NXT            ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RZQ           ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; AD1939_MCLK            ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; AD1939_ADC_ASDATA2     ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+------------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                            ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; INMP621_mic_DATA                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; FPGA_CLK2_50                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; FPGA_CLK3_50                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ADC_SDO                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; Audio_Mini_GPIO_0[33]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; Audio_Mini_GPIO_0[32]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; Audio_Mini_GPIO_0[31]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; Audio_Mini_GPIO_0[30]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; Audio_Mini_GPIO_0[29]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; Audio_Mini_GPIO_0[28]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; TPA6130_i2c_SDA                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|peripheral_i2c0                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
; TPA6130_i2c_SCL                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|peripheral_i2c0                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_KEY                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_I2C0_SCLK                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_I2C0_SDAT                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; Audio_Mini_GPIO_0[0]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; Audio_Mini_GPIO_0[1]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; Audio_Mini_GPIO_0[2]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; Audio_Mini_GPIO_0[3]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; Audio_Mini_GPIO_0[4]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; Audio_Mini_GPIO_0[5]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; Audio_Mini_GPIO_0[6]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; Audio_Mini_GPIO_0[7]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; Audio_Mini_GPIO_0[8]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; Audio_Mini_GPIO_0[9]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; Audio_Mini_GPIO_0[10]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; Audio_Mini_GPIO_0[11]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; Audio_Mini_GPIO_0[12]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; Audio_Mini_GPIO_0[13]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; Audio_Mini_GPIO_0[14]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; Audio_Mini_GPIO_0[15]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; Audio_Mini_GPIO_0[16]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; Audio_Mini_GPIO_0[17]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; Audio_Mini_GPIO_0[18]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; Audio_Mini_GPIO_0[19]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; Audio_Mini_GPIO_0[20]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; Audio_Mini_GPIO_0[21]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; Audio_Mini_GPIO_0[22]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; Audio_Mini_GPIO_0[23]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; Audio_Mini_GPIO_0[24]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; Audio_Mini_GPIO_0[25]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; Audio_Mini_GPIO_0[26]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; Audio_Mini_GPIO_0[27]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; Audio_Mini_GPIO_1[0]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; Audio_Mini_GPIO_1[1]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; Audio_Mini_GPIO_1[2]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; Audio_Mini_GPIO_1[3]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; Audio_Mini_GPIO_1[4]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; Audio_Mini_GPIO_1[5]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; Audio_Mini_GPIO_1[6]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; Audio_Mini_GPIO_1[7]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; Audio_Mini_GPIO_1[8]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; Audio_Mini_GPIO_1[9]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; Audio_Mini_GPIO_1[10]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; Audio_Mini_GPIO_1[11]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; Audio_Mini_GPIO_1[12]                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[0]                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; ARDUINO_IO[1]                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; ARDUINO_IO[2]                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; ARDUINO_IO[3]                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; ARDUINO_IO[4]                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; ARDUINO_IO[5]                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; ARDUINO_IO[6]                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; ARDUINO_IO[7]                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; ARDUINO_IO[8]                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; ARDUINO_IO[9]                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; ARDUINO_IO[10]                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; ARDUINO_IO[11]                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; ARDUINO_IO[12]                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; ARDUINO_IO[13]                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; ARDUINO_IO[14]                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; ARDUINO_IO[15]                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; ARDUINO_RESET_N                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; AD1939_ADC_ABCLK                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; AD1939_ADC_ALRCLK                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30]                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|AD1939_DAC_DSDATA1~0                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|_~0                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|_~0                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|state~10                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|state~11                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Selector0~0                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Selector1~0                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|_~1                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|_~1                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|_~2                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|_~2                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|_~3                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|_~3                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|_~4                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|_~4                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|_~5                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|_~5                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|_~6                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|_~6                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]~1                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - AD1939_DAC_DLRCLK~output                                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|clocks_resets                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - soc_system:u0|soc_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|merged_reset~0                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                        ; 1                 ; 0       ;
;      - soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                         ; 1                 ; 0       ;
;      - soc_system:u0|soc_system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                    ; 1                 ; 0       ;
;      - soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                         ; 1                 ; 0       ;
;      - soc_system:u0|soc_system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                     ; 1                 ; 0       ;
;      - soc_system:u0|soc_system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                     ; 1                 ; 0       ;
;      - soc_system:u0|soc_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                            ; 1                 ; 0       ;
;      - soc_system:u0|soc_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                             ; 1                 ; 0       ;
;      - soc_system:u0|soc_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                             ; 1                 ; 0       ;
;      - soc_system:u0|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                                                                                                                                                                                             ; 1                 ; 0       ;
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; AD1939_spi_COUT                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|peripheral_spim0                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; Audio_Mini_SWITCHES[3]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Audio_Mini_LEDs[3]~output                                                                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
; Audio_Mini_SWITCHES[2]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Audio_Mini_LEDs[2]~output                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
; Audio_Mini_SWITCHES[1]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Audio_Mini_LEDs[1]~output                                                                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
; Audio_Mini_SWITCHES[0]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Audio_Mini_LEDs[0]~output                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPs_USB_NXT                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; AD1939_MCLK                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; AD1939_ADC_ASDATA2                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Serial2Parallel_32bits:S2P_ADC2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]~feeder                                                                                                                                                                                                   ; 0                 ; 0       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Location                                     ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; AD1939_ADC_ABCLK                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; PIN_AA15                                     ; 96      ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; AD1939_ADC_ALRCLK                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; PIN_AG26                                     ; 70      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; AD1939_spi_CLATCH_n~0                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X50_Y77_N51                          ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; PIN_V11                                      ; 1270    ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PIN_AH16                                     ; 12      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                            ; JTAG_X0_Y2_N3                                ; 362     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                            ; JTAG_X0_Y2_N3                                ; 26      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                ; FF_X3_Y4_N35                                 ; 64      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5                                                                                                                                   ; LABCELL_X2_Y4_N51                            ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                                                                                     ; MLABCELL_X3_Y4_N30                           ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                                                                                                                        ; LABCELL_X4_Y4_N18                            ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4                                                                                                                                        ; MLABCELL_X3_Y4_N15                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                                                                                                                                          ; LABCELL_X4_Y4_N54                            ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1                                                                                                                           ; LABCELL_X4_Y4_N12                            ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                                                                                                                             ; MLABCELL_X3_Y5_N36                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                                                                                                                   ; MLABCELL_X3_Y5_N6                            ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6                                                                                                                                 ; LABCELL_X4_Y5_N39                            ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~2                                                                                                                   ; LABCELL_X4_Y4_N30                            ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1                                                                                                              ; LABCELL_X4_Y4_N33                            ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                     ; FF_X1_Y5_N56                                 ; 16      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                    ; FF_X3_Y5_N23                                 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                     ; FF_X1_Y5_N32                                 ; 37      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                     ; FF_X3_Y4_N23                                 ; 99      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                                                                              ; LABCELL_X2_Y5_N54                            ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                    ; FF_X2_Y5_N26                                 ; 83      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                                                                                  ; LABCELL_X4_Y4_N15                            ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|AD1939_ADC_data~0                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X43_Y59_N39                          ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|DAC1_data_right[23]~0                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X34_Y59_N12                         ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|avalon_slave_1_readdata[0]~0                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X36_Y67_N48                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|bus_write_1~0                                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X39_Y70_N54                         ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|enable[0]~0                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X39_Y70_N42                         ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|Logical_Operator1_out1                                                                                                                                                                                                    ; LABCELL_X46_Y60_N45                          ; 5       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|Logical_Operator_out1                                                                                                                                                                                                     ; LABCELL_X46_Y60_N48                          ; 5       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|altshift_taps:delayMatch_reg_rtl_0|shift_taps_6dv:auto_generated|altsyncram_vfc1:altsyncram4|ram_block7a0                                                                                                                 ; M10K_X38_Y67_N0                              ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|altshift_taps:delayMatch_reg_rtl_0|shift_taps_6dv:auto_generated|cntr_d1h:cntr5|counter_comb_bita1~1                                                                                                                      ; MLABCELL_X47_Y59_N36                         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|altshift_taps:delayMatch_reg_rtl_0|shift_taps_6dv:auto_generated|dffe6                                                                                                                                                    ; FF_X47_Y59_N14                               ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|Equal1~0                                                                              ; LABCELL_X48_Y60_N21                          ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~10                        ; LABCELL_X66_Y5_N9                            ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~11                        ; LABCELL_X68_Y5_N18                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~12                        ; LABCELL_X68_Y5_N39                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~13                        ; LABCELL_X68_Y5_N6                            ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~14                        ; LABCELL_X77_Y5_N39                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~15                        ; LABCELL_X77_Y5_N45                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~16                        ; LABCELL_X77_Y5_N0                            ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~2                         ; LABCELL_X68_Y5_N21                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~20                        ; LABCELL_X73_Y34_N3                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~22                        ; LABCELL_X67_Y33_N27                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~24                        ; MLABCELL_X78_Y32_N39                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~25                        ; LABCELL_X75_Y32_N51                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~26                        ; MLABCELL_X72_Y31_N42                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~27                        ; LABCELL_X80_Y32_N0                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~28                        ; MLABCELL_X78_Y32_N36                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~29                        ; LABCELL_X67_Y33_N24                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~30                        ; LABCELL_X73_Y34_N24                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~31                        ; LABCELL_X67_Y33_N18                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~33                        ; LABCELL_X67_Y33_N54                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~34                        ; LABCELL_X67_Y33_N57                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~35                        ; MLABCELL_X72_Y31_N39                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~36                        ; LABCELL_X67_Y33_N3                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~37                        ; LABCELL_X71_Y34_N30                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~38                        ; LABCELL_X67_Y33_N12                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~4                         ; LABCELL_X77_Y5_N24                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~40                        ; LABCELL_X73_Y34_N54                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~41                        ; LABCELL_X73_Y34_N48                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~42                        ; MLABCELL_X78_Y32_N42                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~43                        ; LABCELL_X67_Y33_N51                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~44                        ; MLABCELL_X78_Y32_N57                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~45                        ; LABCELL_X79_Y35_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~46                        ; MLABCELL_X78_Y32_N15                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~47                        ; LABCELL_X79_Y35_N39                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~48                        ; LABCELL_X73_Y34_N30                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~49                        ; LABCELL_X75_Y33_N15                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~5                         ; LABCELL_X68_Y5_N36                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~50                        ; LABCELL_X73_Y34_N51                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~51                        ; LABCELL_X67_Y33_N42                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~52                        ; MLABCELL_X72_Y31_N9                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~53                        ; LABCELL_X67_Y32_N9                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~54                        ; LABCELL_X73_Y34_N15                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~55                        ; LABCELL_X67_Y33_N9                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~57                        ; MLABCELL_X72_Y34_N51                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~59                        ; LABCELL_X71_Y33_N18                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~6                         ; LABCELL_X68_Y5_N15                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~61                        ; LABCELL_X73_Y34_N39                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~62                        ; LABCELL_X71_Y33_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~63                        ; LABCELL_X77_Y34_N9                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~64                        ; LABCELL_X67_Y33_N15                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~65                        ; LABCELL_X73_Y34_N9                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~66                        ; LABCELL_X68_Y36_N39                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~68                        ; MLABCELL_X72_Y34_N27                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~69                        ; LABCELL_X71_Y33_N15                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~7                         ; LABCELL_X70_Y5_N42                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~70                        ; LABCELL_X73_Y34_N57                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~71                        ; LABCELL_X75_Y32_N36                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~72                        ; MLABCELL_X72_Y34_N48                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~73                        ; LABCELL_X75_Y32_N9                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~74                        ; LABCELL_X71_Y35_N9                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~75                        ; LABCELL_X75_Y32_N30                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~76                        ; MLABCELL_X78_Y34_N30                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~77                        ; MLABCELL_X78_Y34_N9                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~78                        ; MLABCELL_X72_Y34_N57                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~79                        ; LABCELL_X77_Y34_N27                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~8                         ; LABCELL_X70_Y5_N12                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~80                        ; LABCELL_X75_Y32_N48                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~81                        ; LABCELL_X80_Y32_N33                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~82                        ; MLABCELL_X72_Y34_N45                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~83                        ; LABCELL_X75_Y32_N27                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~84                        ; LABCELL_X73_Y34_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~85                        ; LABCELL_X71_Y35_N15                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~86                        ; LABCELL_X73_Y34_N6                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~87                        ; LABCELL_X71_Y35_N27                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~88                        ; MLABCELL_X72_Y34_N33                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~89                        ; LABCELL_X67_Y35_N24                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~9                         ; LABCELL_X77_Y5_N9                            ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~90                        ; LABCELL_X68_Y33_N3                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal576~91                        ; LABCELL_X68_Y36_N57                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~10                        ; LABCELL_X71_Y8_N6                            ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~11                        ; LABCELL_X67_Y8_N57                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~13                        ; LABCELL_X66_Y11_N3                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~14                        ; LABCELL_X62_Y9_N24                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~15                        ; LABCELL_X63_Y8_N6                            ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~16                        ; LABCELL_X67_Y10_N9                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~17                        ; LABCELL_X71_Y8_N51                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~18                        ; LABCELL_X67_Y8_N54                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~19                        ; LABCELL_X70_Y8_N57                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~20                        ; LABCELL_X71_Y8_N54                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~21                        ; MLABCELL_X72_Y8_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~22                        ; LABCELL_X67_Y9_N0                            ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~23                        ; LABCELL_X71_Y8_N39                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~24                        ; MLABCELL_X72_Y8_N27                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~25                        ; LABCELL_X66_Y11_N57                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~26                        ; LABCELL_X71_Y8_N30                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~27                        ; MLABCELL_X72_Y8_N51                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~28                        ; LABCELL_X64_Y7_N45                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~29                        ; LABCELL_X67_Y9_N9                            ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~3                         ; LABCELL_X67_Y10_N57                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~30                        ; MLABCELL_X72_Y8_N54                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~31                        ; LABCELL_X66_Y8_N51                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~32                        ; LABCELL_X71_Y8_N48                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~33                        ; MLABCELL_X72_Y8_N0                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~34                        ; LABCELL_X66_Y8_N48                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~35                        ; LABCELL_X71_Y8_N24                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~36                        ; MLABCELL_X72_Y8_N6                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~37                        ; LABCELL_X71_Y8_N57                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~38                        ; LABCELL_X71_Y8_N9                            ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~39                        ; MLABCELL_X72_Y8_N9                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~41                        ; MLABCELL_X72_Y8_N39                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~42                        ; MLABCELL_X72_Y8_N48                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~43                        ; LABCELL_X71_Y8_N33                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~44                        ; MLABCELL_X72_Y8_N3                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~45                        ; MLABCELL_X72_Y8_N30                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~46                        ; LABCELL_X71_Y8_N0                            ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~47                        ; LABCELL_X66_Y8_N45                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~48                        ; LABCELL_X62_Y9_N18                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~49                        ; LABCELL_X64_Y7_N57                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~5                         ; LABCELL_X67_Y8_N36                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~50                        ; LABCELL_X71_Y8_N21                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~51                        ; LABCELL_X71_Y8_N27                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~52                        ; LABCELL_X71_Y8_N36                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~53                        ; LABCELL_X67_Y9_N18                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~54                        ; MLABCELL_X72_Y8_N42                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~55                        ; MLABCELL_X72_Y8_N57                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~56                        ; MLABCELL_X72_Y8_N45                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~57                        ; MLABCELL_X65_Y6_N9                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~58                        ; LABCELL_X43_Y26_N54                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~59                        ; LABCELL_X37_Y29_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~60                        ; LABCELL_X43_Y26_N24                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~61                        ; LABCELL_X37_Y29_N45                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~62                        ; LABCELL_X43_Y26_N48                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~63                        ; LABCELL_X43_Y26_N39                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~64                        ; LABCELL_X43_Y26_N51                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~65                        ; LABCELL_X43_Y26_N6                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~66                        ; LABCELL_X43_Y26_N12                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~67                        ; LABCELL_X42_Y27_N18                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~68                        ; LABCELL_X42_Y27_N6                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~69                        ; LABCELL_X42_Y27_N54                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~7                         ; LABCELL_X71_Y8_N12                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~70                        ; LABCELL_X43_Y26_N45                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~71                        ; LABCELL_X43_Y26_N3                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~72                        ; LABCELL_X43_Y26_N18                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~73                        ; LABCELL_X43_Y26_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~74                        ; LABCELL_X43_Y26_N9                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~75                        ; LABCELL_X43_Y26_N42                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~76                        ; LABCELL_X42_Y27_N27                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~77                        ; LABCELL_X43_Y26_N0                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~78                        ; LABCELL_X42_Y27_N45                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~79                        ; LABCELL_X43_Y26_N27                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~80                        ; LABCELL_X42_Y27_N33                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~81                        ; LABCELL_X43_Y26_N33                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~82                        ; LABCELL_X43_Y26_N15                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~83                        ; LABCELL_X42_Y27_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~84                        ; MLABCELL_X52_Y29_N36                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~85                        ; LABCELL_X42_Y27_N48                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal654~9                         ; LABCELL_X67_Y8_N39                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~10                        ; LABCELL_X35_Y26_N51                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~11                        ; LABCELL_X23_Y17_N15                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~12                        ; LABCELL_X19_Y17_N42                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~13                        ; LABCELL_X24_Y23_N3                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~14                        ; LABCELL_X35_Y26_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~15                        ; LABCELL_X23_Y17_N12                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~16                        ; LABCELL_X23_Y17_N6                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~17                        ; LABCELL_X23_Y17_N48                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~18                        ; LABCELL_X35_Y26_N39                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~19                        ; LABCELL_X23_Y17_N9                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~20                        ; LABCELL_X23_Y17_N33                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~21                        ; LABCELL_X23_Y17_N30                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~23                        ; LABCELL_X30_Y26_N57                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~26                        ; LABCELL_X35_Y19_N12                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~27                        ; LABCELL_X19_Y17_N57                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~28                        ; LABCELL_X23_Y17_N42                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~29                        ; LABCELL_X30_Y26_N36                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~3                         ; LABCELL_X31_Y26_N45                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~30                        ; LABCELL_X35_Y19_N57                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~31                        ; LABCELL_X19_Y17_N54                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~32                        ; MLABCELL_X28_Y17_N51                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~33                        ; LABCELL_X23_Y17_N0                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~34                        ; LABCELL_X35_Y19_N15                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~35                        ; LABCELL_X23_Y17_N57                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~36                        ; LABCELL_X23_Y17_N54                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~37                        ; LABCELL_X23_Y17_N27                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~38                        ; LABCELL_X35_Y19_N45                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~39                        ; LABCELL_X23_Y17_N51                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~40                        ; LABCELL_X23_Y17_N3                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~41                        ; LABCELL_X35_Y26_N42                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~43                        ; LABCELL_X33_Y27_N27                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~44                        ; LABCELL_X35_Y26_N30                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~45                        ; LABCELL_X33_Y27_N33                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~46                        ; LABCELL_X35_Y26_N12                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~47                        ; LABCELL_X35_Y26_N6                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~48                        ; LABCELL_X35_Y26_N15                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~49                        ; LABCELL_X35_Y26_N9                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~5                         ; LABCELL_X23_Y17_N39                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~50                        ; LABCELL_X19_Y17_N15                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~51                        ; LABCELL_X19_Y17_N3                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~54                        ; LABCELL_X40_Y31_N3                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~55                        ; LABCELL_X40_Y31_N27                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~57                        ; LABCELL_X45_Y31_N51                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~59                        ; LABCELL_X45_Y31_N6                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~60                        ; LABCELL_X42_Y34_N39                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~61                        ; LABCELL_X42_Y34_N57                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~62                        ; LABCELL_X45_Y31_N3                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~63                        ; MLABCELL_X47_Y33_N39                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~64                        ; LABCELL_X40_Y31_N54                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~65                        ; LABCELL_X42_Y34_N51                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~66                        ; LABCELL_X45_Y31_N18                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~67                        ; MLABCELL_X47_Y33_N57                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~68                        ; LABCELL_X40_Y31_N15                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~69                        ; LABCELL_X40_Y31_N30                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~7                         ; LABCELL_X19_Y17_N12                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~70                        ; LABCELL_X45_Y29_N36                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~71                        ; LABCELL_X46_Y30_N42                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~72                        ; LABCELL_X42_Y34_N18                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~73                        ; LABCELL_X42_Y34_N27                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~74                        ; LABCELL_X42_Y34_N54                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~75                        ; LABCELL_X42_Y34_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~76                        ; LABCELL_X45_Y31_N9                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~77                        ; LABCELL_X45_Y31_N0                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~78                        ; MLABCELL_X47_Y33_N12                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~79                        ; MLABCELL_X47_Y33_N18                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~81                        ; MLABCELL_X47_Y26_N27                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~82                        ; LABCELL_X42_Y26_N42                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~83                        ; LABCELL_X42_Y26_N9                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~84                        ; LABCELL_X42_Y26_N18                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~85                        ; LABCELL_X42_Y34_N24                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~86                        ; LABCELL_X42_Y34_N30                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~87                        ; LABCELL_X45_Y31_N15                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~88                        ; MLABCELL_X47_Y33_N36                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~89                        ; LABCELL_X42_Y34_N6                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~9                         ; LABCELL_X23_Y17_N45                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~90                        ; LABCELL_X42_Y34_N9                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~91                        ; LABCELL_X45_Y31_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal732~92                        ; MLABCELL_X47_Y33_N21                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~10                        ; MLABCELL_X15_Y12_N45                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~11                        ; LABCELL_X24_Y20_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~13                        ; LABCELL_X23_Y12_N24                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~14                        ; LABCELL_X24_Y20_N33                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~16                        ; LABCELL_X18_Y17_N24                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~17                        ; LABCELL_X16_Y19_N6                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~18                        ; LABCELL_X23_Y12_N12                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~19                        ; LABCELL_X24_Y20_N9                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~2                         ; LABCELL_X30_Y27_N24                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~20                        ; LABCELL_X18_Y17_N30                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~21                        ; LABCELL_X24_Y20_N24                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~23                        ; LABCELL_X33_Y27_N3                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~25                        ; LABCELL_X30_Y14_N27                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~26                        ; MLABCELL_X15_Y12_N27                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~27                        ; LABCELL_X23_Y16_N12                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~28                        ; LABCELL_X33_Y27_N6                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~29                        ; LABCELL_X23_Y16_N39                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~30                        ; LABCELL_X16_Y12_N3                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~31                        ; LABCELL_X23_Y16_N45                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~32                        ; LABCELL_X23_Y12_N45                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~33                        ; LABCELL_X30_Y14_N9                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~34                        ; LABCELL_X23_Y16_N6                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~35                        ; LABCELL_X23_Y16_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~36                        ; LABCELL_X23_Y12_N39                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~37                        ; LABCELL_X30_Y14_N48                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~38                        ; LABCELL_X23_Y16_N15                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~39                        ; LABCELL_X30_Y14_N33                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~4                         ; LABCELL_X24_Y20_N57                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~41                        ; LABCELL_X33_Y27_N51                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~42                        ; LABCELL_X33_Y27_N30                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~44                        ; LABCELL_X37_Y26_N30                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~45                        ; LABCELL_X37_Y26_N12                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~47                        ; MLABCELL_X39_Y19_N6                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~48                        ; MLABCELL_X25_Y17_N45                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~50                        ; LABCELL_X42_Y17_N6                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~51                        ; LABCELL_X42_Y17_N9                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~52                        ; MLABCELL_X15_Y13_N54                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~53                        ; MLABCELL_X15_Y13_N15                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~55                        ; LABCELL_X13_Y12_N57                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~57                        ; LABCELL_X37_Y11_N39                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~58                        ; MLABCELL_X15_Y13_N9                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~59                        ; LABCELL_X37_Y11_N6                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~6                         ; MLABCELL_X15_Y12_N54                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~60                        ; LABCELL_X23_Y16_N27                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~61                        ; LABCELL_X23_Y16_N24                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~62                        ; MLABCELL_X25_Y17_N6                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~63                        ; LABCELL_X23_Y16_N54                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~64                        ; MLABCELL_X15_Y13_N42                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~65                        ; LABCELL_X37_Y11_N9                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~66                        ; LABCELL_X22_Y14_N30                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~67                        ; LABCELL_X37_Y11_N36                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~69                        ; LABCELL_X33_Y20_N45                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~7                         ; LABCELL_X24_Y20_N27                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~70                        ; LABCELL_X33_Y27_N48                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~71                        ; LABCELL_X37_Y16_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~72                        ; MLABCELL_X39_Y19_N27                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~74                        ; LABCELL_X23_Y12_N57                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~75                        ; LABCELL_X33_Y20_N0                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~76                        ; LABCELL_X33_Y22_N15                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~77                        ; MLABCELL_X28_Y27_N3                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~78                        ; LABCELL_X33_Y20_N3                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~79                        ; LABCELL_X23_Y16_N57                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~8                         ; LABCELL_X30_Y27_N54                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~80                        ; LABCELL_X23_Y12_N0                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~81                        ; LABCELL_X33_Y20_N15                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~82                        ; LABCELL_X33_Y20_N6                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~83                        ; LABCELL_X37_Y26_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~84                        ; LABCELL_X33_Y20_N9                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~85                        ; LABCELL_X42_Y17_N3                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~86                        ; LABCELL_X23_Y12_N42                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~87                        ; LABCELL_X23_Y12_N9                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~88                        ; LABCELL_X37_Y16_N9                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~89                        ; LABCELL_X37_Y26_N3                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~9                         ; LABCELL_X24_Y20_N6                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~90                        ; LABCELL_X37_Y16_N30                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~91                        ; LABCELL_X42_Y17_N30                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~92                        ; LABCELL_X23_Y12_N6                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal810~93                        ; LABCELL_X23_Y12_N30                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~1                         ; MLABCELL_X21_Y24_N45                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~10                        ; LABCELL_X18_Y22_N57                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~11                        ; MLABCELL_X21_Y24_N27                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~12                        ; LABCELL_X19_Y24_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~13                        ; LABCELL_X19_Y20_N0                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~14                        ; MLABCELL_X21_Y24_N6                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~15                        ; MLABCELL_X15_Y13_N30                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~16                        ; LABCELL_X22_Y21_N3                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~17                        ; MLABCELL_X21_Y24_N9                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~18                        ; LABCELL_X19_Y24_N24                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~19                        ; LABCELL_X19_Y20_N3                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~21                        ; LABCELL_X23_Y16_N18                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~22                        ; LABCELL_X18_Y22_N3                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~23                        ; MLABCELL_X21_Y24_N24                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~24                        ; LABCELL_X19_Y24_N0                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~25                        ; LABCELL_X19_Y20_N54                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~26                        ; LABCELL_X23_Y16_N42                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~27                        ; LABCELL_X19_Y24_N6                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~3                         ; LABCELL_X19_Y24_N51                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~30                        ; LABCELL_X30_Y24_N24                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~32                        ; LABCELL_X35_Y21_N15                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~34                        ; MLABCELL_X15_Y13_N45                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~36                        ; LABCELL_X31_Y18_N9                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~37                        ; LABCELL_X30_Y24_N0                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~38                        ; LABCELL_X29_Y20_N24                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~39                        ; MLABCELL_X15_Y13_N27                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~40                        ; LABCELL_X31_Y18_N36                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~41                        ; LABCELL_X30_Y24_N57                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~42                        ; LABCELL_X35_Y21_N51                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~43                        ; MLABCELL_X15_Y13_N48                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~44                        ; LABCELL_X29_Y14_N0                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~45                        ; LABCELL_X30_Y24_N27                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~46                        ; LABCELL_X35_Y21_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~47                        ; MLABCELL_X15_Y13_N0                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~48                        ; LABCELL_X29_Y14_N3                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~5                         ; LABCELL_X19_Y20_N33                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~51                        ; LABCELL_X35_Y30_N39                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~52                        ; LABCELL_X35_Y31_N12                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~53                        ; LABCELL_X30_Y32_N54                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~54                        ; LABCELL_X35_Y31_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~56                        ; LABCELL_X51_Y23_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~57                        ; LABCELL_X51_Y23_N0                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~58                        ; LABCELL_X51_Y23_N39                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~59                        ; LABCELL_X51_Y23_N3                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~6                         ; MLABCELL_X21_Y24_N33                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~61                        ; LABCELL_X11_Y7_N48                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~63                        ; LABCELL_X16_Y12_N15                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~64                        ; LABCELL_X11_Y7_N54                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~65                        ; LABCELL_X11_Y6_N57                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~67                        ; LABCELL_X16_Y12_N30                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~68                        ; LABCELL_X36_Y15_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~69                        ; LABCELL_X12_Y12_N54                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~70                        ; LABCELL_X36_Y15_N36                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~72                        ; MLABCELL_X39_Y24_N21                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~74                        ; MLABCELL_X52_Y17_N9                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~76                        ; LABCELL_X29_Y12_N57                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~78                        ; LABCELL_X16_Y12_N24                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~79                        ; LABCELL_X29_Y12_N39                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~8                         ; MLABCELL_X15_Y13_N39                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~81                        ; LABCELL_X45_Y11_N15                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~82                        ; MLABCELL_X34_Y24_N0                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~83                        ; LABCELL_X43_Y21_N3                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~84                        ; LABCELL_X29_Y12_N45                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~85                        ; LABCELL_X22_Y14_N6                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~86                        ; LABCELL_X29_Y12_N15                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~87                        ; LABCELL_X30_Y13_N0                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~88                        ; MLABCELL_X34_Y24_N27                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~89                        ; MLABCELL_X52_Y17_N0                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~90                        ; LABCELL_X29_Y12_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~91                        ; LABCELL_X16_Y12_N39                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~92                        ; LABCELL_X29_Y12_N24                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~93                        ; LABCELL_X30_Y13_N45                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~94                        ; LABCELL_X37_Y22_N51                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~95                        ; MLABCELL_X52_Y17_N39                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~96                        ; LABCELL_X29_Y12_N54                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~97                        ; LABCELL_X16_Y12_N27                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~98                        ; LABCELL_X29_Y12_N30                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal888~99                        ; LABCELL_X30_Y13_N15                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~10                        ; LABCELL_X22_Y14_N3                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~11                        ; MLABCELL_X15_Y17_N27                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~12                        ; LABCELL_X17_Y19_N42                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~14                        ; LABCELL_X30_Y24_N54                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~15                        ; LABCELL_X33_Y22_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~17                        ; LABCELL_X22_Y14_N15                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~18                        ; LABCELL_X22_Y14_N18                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~19                        ; LABCELL_X33_Y22_N0                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~2                         ; MLABCELL_X15_Y17_N57                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~20                        ; LABCELL_X33_Y22_N48                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~21                        ; LABCELL_X22_Y14_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~22                        ; LABCELL_X22_Y14_N48                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~23                        ; LABCELL_X30_Y24_N15                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~24                        ; LABCELL_X33_Y22_N3                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~25                        ; LABCELL_X22_Y14_N51                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~26                        ; LABCELL_X22_Y14_N12                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~27                        ; LABCELL_X22_Y14_N42                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~28                        ; LABCELL_X22_Y14_N33                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~29                        ; LABCELL_X22_Y14_N24                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~3                         ; LABCELL_X17_Y19_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~30                        ; LABCELL_X22_Y14_N27                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~32                        ; LABCELL_X35_Y30_N15                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~33                        ; LABCELL_X30_Y31_N39                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~34                        ; LABCELL_X30_Y32_N51                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~36                        ; LABCELL_X37_Y16_N42                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~37                        ; LABCELL_X46_Y23_N24                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~38                        ; LABCELL_X46_Y23_N57                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~39                        ; LABCELL_X46_Y23_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~4                         ; LABCELL_X17_Y19_N3                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~40                        ; LABCELL_X37_Y16_N18                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~41                        ; LABCELL_X23_Y12_N33                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~42                        ; LABCELL_X37_Y16_N24                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~43                        ; LABCELL_X37_Y16_N54                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~44                        ; LABCELL_X37_Y16_N12                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~45                        ; LABCELL_X37_Y16_N15                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~46                        ; LABCELL_X37_Y16_N33                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~47                        ; LABCELL_X37_Y16_N27                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~48                        ; LABCELL_X37_Y16_N39                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~5                         ; LABCELL_X17_Y19_N57                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~50                        ; MLABCELL_X39_Y24_N33                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~51                        ; MLABCELL_X39_Y24_N24                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~53                        ; LABCELL_X30_Y14_N51                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~54                        ; LABCELL_X30_Y14_N36                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~55                        ; MLABCELL_X39_Y24_N3                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~56                        ; MLABCELL_X39_Y24_N57                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~57                        ; LABCELL_X30_Y14_N3                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~58                        ; LABCELL_X30_Y14_N57                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~59                        ; MLABCELL_X34_Y24_N54                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~60                        ; MLABCELL_X34_Y24_N30                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~61                        ; LABCELL_X30_Y14_N39                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~62                        ; LABCELL_X30_Y14_N54                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~63                        ; LABCELL_X37_Y22_N15                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~64                        ; LABCELL_X48_Y15_N39                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~65                        ; LABCELL_X30_Y14_N15                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~66                        ; LABCELL_X30_Y14_N6                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~7                         ; LABCELL_X22_Y14_N0                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~8                         ; MLABCELL_X15_Y17_N54                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|Equal966~9                         ; MLABCELL_X15_Y17_N42                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[0][31]~4                  ; LABCELL_X16_Y34_N0                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[10][31]~51                ; LABCELL_X19_Y32_N48                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[11][31]~61                ; LABCELL_X16_Y34_N9                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[12][31]~21                ; LABCELL_X18_Y33_N54                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[13][31]~37                ; LABCELL_X18_Y33_N9                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[14][31]~55                ; MLABCELL_X15_Y34_N39                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[15][31]~62                ; MLABCELL_X15_Y34_N54                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[16][31]~6                 ; LABCELL_X19_Y32_N3                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[17][31]~26                ; LABCELL_X19_Y31_N9                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[18][31]~42                ; LABCELL_X19_Y31_N3                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[19][31]~63                ; LABCELL_X19_Y31_N0                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[1][31]~25                 ; MLABCELL_X15_Y32_N39                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[20][31]~12                ; LABCELL_X19_Y31_N54                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[21][31]~30                ; MLABCELL_X15_Y34_N33                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[22][31]~48                ; LABCELL_X17_Y32_N24                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[23][31]~64                ; MLABCELL_X15_Y32_N45                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[24][31]~17                ; LABCELL_X19_Y32_N15                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[25][31]~34                ; LABCELL_X19_Y32_N45                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[26][31]~52                ; LABCELL_X19_Y32_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[27][31]~65                ; LABCELL_X19_Y31_N42                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[28][31]~22                ; LABCELL_X19_Y31_N24                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[29][31]~38                ; LABCELL_X19_Y31_N6                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[2][31]~41                 ; LABCELL_X24_Y31_N12                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[30][31]~56                ; LABCELL_X17_Y32_N27                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[31][31]~66                ; LABCELL_X17_Y32_N54                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[32][31]~8                 ; LABCELL_X19_Y32_N57                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[33][31]~27                ; MLABCELL_X15_Y32_N42                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[34][31]~43                ; LABCELL_X13_Y25_N39                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[35][31]~67                ; LABCELL_X12_Y25_N57                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[36][31]~13                ; MLABCELL_X15_Y29_N45                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[37][31]~31                ; LABCELL_X12_Y25_N12                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[38][31]~49                ; MLABCELL_X15_Y32_N36                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[39][31]~68                ; LABCELL_X12_Y25_N15                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[3][31]~59                 ; LABCELL_X16_Y34_N42                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[40][31]~19                ; LABCELL_X19_Y32_N24                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[41][31]~35                ; MLABCELL_X15_Y29_N42                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[42][31]~53                ; LABCELL_X19_Y32_N6                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[43][31]~69                ; MLABCELL_X15_Y29_N57                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[44][31]~23                ; LABCELL_X12_Y25_N24                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[45][31]~39                ; LABCELL_X12_Y25_N54                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[46][31]~57                ; LABCELL_X12_Y25_N45                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[47][31]~70                ; LABCELL_X12_Y25_N6                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[48][31]~10                ; LABCELL_X16_Y34_N15                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[49][31]~28                ; MLABCELL_X25_Y34_N57                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[4][31]~11                 ; LABCELL_X18_Y33_N15                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[50][31]~44                ; MLABCELL_X25_Y34_N48                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[51][31]~71                ; MLABCELL_X25_Y34_N6                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[52][31]~14                ; MLABCELL_X25_Y34_N45                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[53][31]~32                ; MLABCELL_X25_Y34_N36                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[54][31]~50                ; MLABCELL_X25_Y34_N18                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[55][31]~72                ; MLABCELL_X25_Y34_N54                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[56][31]~20                ; LABCELL_X19_Y32_N27                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[57][31]~36                ; MLABCELL_X25_Y34_N27                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[58][31]~54                ; LABCELL_X19_Y32_N54                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[59][31]~73                ; MLABCELL_X25_Y34_N15                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[5][31]~29                 ; LABCELL_X12_Y32_N30                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[60][31]~24                ; MLABCELL_X25_Y34_N24                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[61][31]~40                ; MLABCELL_X25_Y34_N12                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[62][31]~58                ; LABCELL_X24_Y37_N27                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[63][31]~74                ; MLABCELL_X25_Y34_N9                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[6][31]~46                 ; MLABCELL_X15_Y34_N21                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[7][31]~60                 ; MLABCELL_X15_Y34_N36                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[8][31]~16                 ; LABCELL_X19_Y32_N18                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|ram_out1[9][31]~33                 ; LABCELL_X18_Y33_N0                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Output_memory_out1[27]~0                                                      ; MLABCELL_X34_Y56_N39                         ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~10          ; LABCELL_X77_Y18_N42                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~12          ; LABCELL_X62_Y15_N45                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~13          ; LABCELL_X62_Y15_N51                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~14          ; LABCELL_X62_Y15_N54                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~15          ; LABCELL_X61_Y15_N42                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~17          ; LABCELL_X62_Y15_N30                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~18          ; LABCELL_X80_Y16_N36                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~19          ; LABCELL_X62_Y15_N33                          ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~2           ; LABCELL_X81_Y20_N45                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~20          ; LABCELL_X80_Y16_N39                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~21          ; LABCELL_X75_Y17_N9                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~22          ; LABCELL_X77_Y18_N51                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~23          ; LABCELL_X75_Y17_N39                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~24          ; LABCELL_X77_Y18_N15                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~25          ; LABCELL_X62_Y15_N0                           ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~26          ; LABCELL_X62_Y15_N9                           ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~27          ; LABCELL_X62_Y15_N3                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~28          ; LABCELL_X62_Y15_N27                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~29          ; LABCELL_X81_Y20_N33                          ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~3           ; MLABCELL_X78_Y20_N51                         ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~30          ; LABCELL_X77_Y18_N45                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~31          ; LABCELL_X62_Y15_N57                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~32          ; LABCELL_X80_Y16_N27                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~33          ; LABCELL_X77_Y18_N33                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~34          ; LABCELL_X63_Y15_N36                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~35          ; LABCELL_X80_Y16_N54                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~36          ; LABCELL_X73_Y14_N3                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~37          ; LABCELL_X63_Y15_N6                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~38          ; LABCELL_X80_Y16_N33                          ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~39          ; LABCELL_X77_Y18_N36                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~4           ; LABCELL_X80_Y16_N57                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~40          ; LABCELL_X62_Y15_N42                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~41          ; MLABCELL_X78_Y20_N21                         ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~42          ; LABCELL_X80_Y16_N9                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~44          ; LABCELL_X81_Y20_N18                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~46          ; LABCELL_X61_Y19_N39                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~47          ; LABCELL_X77_Y18_N12                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~48          ; LABCELL_X77_Y18_N24                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~49          ; LABCELL_X77_Y18_N6                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~5           ; LABCELL_X77_Y20_N6                           ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~50          ; LABCELL_X77_Y18_N57                          ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~51          ; LABCELL_X45_Y74_N33                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~52          ; MLABCELL_X39_Y72_N6                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~54          ; LABCELL_X13_Y75_N36                          ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~55          ; LABCELL_X42_Y74_N45                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~56          ; MLABCELL_X25_Y75_N21                         ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~57          ; MLABCELL_X21_Y73_N18                         ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~58          ; MLABCELL_X39_Y74_N18                         ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~59          ; MLABCELL_X34_Y75_N57                         ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~60          ; LABCELL_X36_Y74_N27                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~61          ; LABCELL_X43_Y75_N24                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~62          ; LABCELL_X43_Y75_N9                           ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~63          ; LABCELL_X42_Y74_N51                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~64          ; LABCELL_X36_Y74_N45                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~65          ; LABCELL_X45_Y74_N39                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~66          ; LABCELL_X43_Y75_N0                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~67          ; LABCELL_X42_Y74_N3                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~68          ; LABCELL_X29_Y74_N36                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~69          ; LABCELL_X42_Y74_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~7           ; LABCELL_X77_Y18_N18                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~71          ; MLABCELL_X39_Y72_N12                         ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~72          ; MLABCELL_X39_Y72_N15                         ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~73          ; MLABCELL_X39_Y72_N18                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~74          ; MLABCELL_X39_Y72_N21                         ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~75          ; MLABCELL_X39_Y72_N24                         ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~76          ; MLABCELL_X39_Y72_N54                         ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~77          ; MLABCELL_X39_Y72_N27                         ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~78          ; MLABCELL_X39_Y72_N57                         ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~79          ; MLABCELL_X39_Y72_N36                         ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~8           ; LABCELL_X77_Y18_N9                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~80          ; MLABCELL_X39_Y72_N51                         ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~81          ; MLABCELL_X39_Y72_N39                         ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~82          ; MLABCELL_X39_Y72_N42                         ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~83          ; MLABCELL_X39_Y72_N0                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~84          ; MLABCELL_X39_Y72_N3                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~85          ; MLABCELL_X39_Y72_N33                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~86          ; MLABCELL_X39_Y72_N30                         ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal542~9           ; LABCELL_X77_Y18_N27                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~10          ; LABCELL_X64_Y22_N45                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~12          ; LABCELL_X68_Y26_N0                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~13          ; LABCELL_X68_Y26_N3                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~14          ; LABCELL_X64_Y22_N54                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~15          ; LABCELL_X56_Y21_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~17          ; LABCELL_X68_Y26_N9                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~18          ; LABCELL_X68_Y26_N6                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~19          ; LABCELL_X64_Y22_N57                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~2           ; LABCELL_X68_Y26_N12                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~20          ; LABCELL_X64_Y22_N36                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~22          ; LABCELL_X62_Y28_N30                          ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~23          ; LABCELL_X62_Y28_N12                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~25          ; LABCELL_X62_Y29_N30                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~26          ; LABCELL_X62_Y29_N45                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~27          ; LABCELL_X62_Y28_N54                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~28          ; LABCELL_X62_Y28_N15                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~29          ; LABCELL_X62_Y29_N42                          ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~3           ; LABCELL_X68_Y26_N15                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~30          ; LABCELL_X62_Y29_N12                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~31          ; LABCELL_X62_Y28_N57                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~32          ; LABCELL_X57_Y27_N12                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~33          ; LABCELL_X62_Y29_N21                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~34          ; LABCELL_X62_Y29_N57                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~35          ; LABCELL_X62_Y28_N27                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~36          ; LABCELL_X56_Y28_N51                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~37          ; LABCELL_X57_Y27_N57                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~38          ; LABCELL_X62_Y29_N6                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~40          ; LABCELL_X61_Y29_N21                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~41          ; LABCELL_X61_Y29_N24                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~43          ; LABCELL_X62_Y28_N9                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~44          ; LABCELL_X62_Y28_N36                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~45          ; LABCELL_X61_Y29_N6                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~46          ; LABCELL_X61_Y29_N51                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~47          ; LABCELL_X62_Y28_N39                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~48          ; LABCELL_X62_Y28_N33                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~49          ; LABCELL_X61_Y29_N27                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~5           ; LABCELL_X64_Y22_N42                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~50          ; LABCELL_X61_Y29_N18                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~51          ; LABCELL_X62_Y28_N3                           ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~52          ; LABCELL_X62_Y28_N6                           ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~53          ; LABCELL_X61_Y29_N39                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~54          ; LABCELL_X61_Y29_N33                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~55          ; LABCELL_X62_Y28_N48                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~56          ; LABCELL_X61_Y28_N6                           ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~58          ; LABCELL_X67_Y27_N39                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~6           ; LABCELL_X64_Y22_N51                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~60          ; LABCELL_X71_Y27_N57                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~61          ; LABCELL_X67_Y27_N3                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~62          ; LABCELL_X71_Y27_N39                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~63          ; LABCELL_X67_Y27_N12                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~64          ; LABCELL_X71_Y27_N42                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~65          ; LABCELL_X67_Y27_N15                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~66          ; LABCELL_X71_Y27_N3                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~67          ; LABCELL_X57_Y27_N48                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~69          ; LABCELL_X62_Y28_N21                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~7           ; LABCELL_X68_Y26_N57                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~72          ; LABCELL_X61_Y19_N51                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~73          ; LABCELL_X61_Y20_N18                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~74          ; LABCELL_X61_Y19_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~75          ; LABCELL_X61_Y19_N27                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~76          ; LABCELL_X61_Y19_N42                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~77          ; LABCELL_X61_Y20_N33                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~78          ; LABCELL_X61_Y19_N3                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~79          ; LABCELL_X61_Y19_N9                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~8           ; LABCELL_X68_Y26_N54                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~80          ; LABCELL_X61_Y19_N45                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~81          ; LABCELL_X61_Y19_N6                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~82          ; LABCELL_X61_Y19_N0                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~83          ; LABCELL_X61_Y19_N36                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~85          ; LABCELL_X56_Y21_N48                          ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~86          ; LABCELL_X56_Y21_N57                          ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~87          ; LABCELL_X56_Y21_N3                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~88          ; LABCELL_X56_Y21_N6                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~89          ; LABCELL_X61_Y19_N33                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~9           ; MLABCELL_X65_Y29_N42                         ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~90          ; LABCELL_X61_Y19_N57                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~91          ; LABCELL_X61_Y19_N54                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal620~92          ; LABCELL_X61_Y19_N24                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~12          ; LABCELL_X74_Y26_N9                           ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~13          ; LABCELL_X74_Y26_N12                          ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~14          ; LABCELL_X66_Y25_N33                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~15          ; LABCELL_X66_Y25_N9                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~16          ; LABCELL_X74_Y26_N42                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~17          ; LABCELL_X66_Y25_N3                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~19          ; LABCELL_X31_Y6_N39                           ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~2           ; LABCELL_X16_Y43_N3                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~21          ; MLABCELL_X47_Y7_N6                           ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~23          ; LABCELL_X45_Y9_N24                           ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~25          ; LABCELL_X43_Y8_N27                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~26          ; LABCELL_X53_Y10_N54                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~27          ; MLABCELL_X47_Y7_N57                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~28          ; LABCELL_X43_Y8_N18                           ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~29          ; LABCELL_X43_Y8_N36                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~3           ; LABCELL_X16_Y43_N54                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~30          ; MLABCELL_X34_Y9_N15                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~32          ; LABCELL_X23_Y12_N15                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~34          ; LABCELL_X45_Y8_N21                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~36          ; LABCELL_X45_Y8_N42                           ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~37          ; LABCELL_X53_Y10_N15                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~38          ; LABCELL_X24_Y5_N9                            ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~39          ; LABCELL_X45_Y8_N12                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~4           ; LABCELL_X16_Y43_N57                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~40          ; LABCELL_X45_Y8_N45                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~41          ; LABCELL_X53_Y10_N33                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~42          ; LABCELL_X43_Y7_N57                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~43          ; LABCELL_X45_Y9_N6                            ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~44          ; LABCELL_X43_Y8_N51                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~45          ; LABCELL_X53_Y10_N27                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~46          ; LABCELL_X43_Y7_N3                            ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~47          ; LABCELL_X45_Y9_N12                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~48          ; LABCELL_X55_Y9_N12                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~49          ; LABCELL_X42_Y9_N54                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~5           ; LABCELL_X16_Y43_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~50          ; LABCELL_X51_Y10_N27                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~52          ; LABCELL_X37_Y5_N27                           ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~53          ; LABCELL_X45_Y8_N0                            ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~54          ; LABCELL_X43_Y8_N24                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~55          ; LABCELL_X31_Y6_N21                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~56          ; LABCELL_X45_Y8_N18                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~57          ; LABCELL_X45_Y8_N3                            ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~58          ; LABCELL_X53_Y10_N48                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~59          ; LABCELL_X43_Y7_N21                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~6           ; LABCELL_X16_Y43_N27                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~60          ; LABCELL_X43_Y8_N0                            ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~61          ; LABCELL_X43_Y8_N6                            ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~62          ; LABCELL_X53_Y10_N21                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~63          ; MLABCELL_X47_Y7_N21                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~64          ; LABCELL_X45_Y9_N57                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~65          ; LABCELL_X43_Y8_N12                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~66          ; LABCELL_X53_Y10_N57                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~67          ; LABCELL_X57_Y10_N27                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~68          ; LABCELL_X37_Y5_N15                           ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~69          ; LABCELL_X45_Y8_N54                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~7           ; LABCELL_X16_Y43_N24                          ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~70          ; LABCELL_X53_Y10_N30                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~71          ; LABCELL_X51_Y10_N57                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~72          ; LABCELL_X45_Y8_N27                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~73          ; LABCELL_X45_Y8_N6                            ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~74          ; LABCELL_X35_Y8_N30                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~75          ; LABCELL_X53_Y10_N9                           ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~76          ; LABCELL_X35_Y8_N15                           ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~77          ; LABCELL_X42_Y9_N15                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~78          ; LABCELL_X43_Y7_N27                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~79          ; LABCELL_X43_Y7_N33                           ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~8           ; LABCELL_X16_Y43_N6                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~80          ; LABCELL_X57_Y10_N6                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~81          ; LABCELL_X31_Y6_N18                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~82          ; LABCELL_X40_Y5_N51                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~83          ; LABCELL_X40_Y5_N30                           ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~84          ; LABCELL_X45_Y8_N39                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~85          ; LABCELL_X45_Y8_N15                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~86          ; LABCELL_X43_Y8_N39                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~87          ; LABCELL_X43_Y8_N30                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~88          ; LABCELL_X45_Y8_N9                            ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~89          ; LABCELL_X45_Y8_N24                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal698~9           ; LABCELL_X16_Y43_N36                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~10          ; LABCELL_X23_Y59_N51                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~11          ; LABCELL_X23_Y59_N30                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~13          ; LABCELL_X23_Y59_N6                           ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~14          ; LABCELL_X23_Y59_N24                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~15          ; LABCELL_X23_Y59_N9                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~16          ; LABCELL_X23_Y59_N42                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~18          ; LABCELL_X18_Y43_N27                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~2           ; LABCELL_X19_Y43_N45                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~20          ; LABCELL_X16_Y39_N36                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~21          ; LABCELL_X18_Y43_N21                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~22          ; LABCELL_X24_Y37_N48                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~23          ; LABCELL_X18_Y43_N3                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~24          ; LABCELL_X16_Y50_N18                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~25          ; LABCELL_X18_Y43_N15                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~26          ; LABCELL_X16_Y50_N39                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~27          ; MLABCELL_X15_Y44_N57                         ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~28          ; LABCELL_X19_Y43_N51                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~29          ; LABCELL_X19_Y43_N21                          ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~30          ; LABCELL_X19_Y43_N3                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~31          ; LABCELL_X23_Y59_N18                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~32          ; LABCELL_X23_Y59_N0                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~33          ; LABCELL_X23_Y59_N54                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~34          ; LABCELL_X23_Y59_N33                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~35          ; LABCELL_X23_Y59_N45                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~36          ; LABCELL_X23_Y59_N27                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~37          ; LABCELL_X18_Y43_N6                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~38          ; LABCELL_X16_Y41_N45                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~39          ; LABCELL_X18_Y43_N9                           ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~4           ; LABCELL_X11_Y44_N21                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~40          ; LABCELL_X24_Y37_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~41          ; LABCELL_X18_Y43_N12                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~42          ; LABCELL_X16_Y50_N3                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~43          ; LABCELL_X18_Y43_N24                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~44          ; LABCELL_X16_Y50_N54                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~46          ; LABCELL_X31_Y50_N54                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~48          ; LABCELL_X11_Y44_N57                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~49          ; LABCELL_X31_Y50_N3                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~5           ; MLABCELL_X15_Y44_N3                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~50          ; LABCELL_X17_Y50_N24                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~52          ; MLABCELL_X21_Y45_N39                         ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~53          ; LABCELL_X19_Y43_N57                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~54          ; LABCELL_X19_Y43_N15                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~55          ; LABCELL_X19_Y43_N33                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~56          ; LABCELL_X31_Y50_N42                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~57          ; LABCELL_X22_Y60_N45                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~58          ; LABCELL_X31_Y50_N0                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~59          ; LABCELL_X22_Y60_N18                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~6           ; LABCELL_X19_Y43_N39                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~61          ; LABCELL_X36_Y50_N3                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~63          ; LABCELL_X43_Y50_N39                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~64          ; MLABCELL_X47_Y47_N54                         ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~65          ; LABCELL_X17_Y50_N27                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~66          ; LABCELL_X30_Y57_N21                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~67          ; LABCELL_X46_Y51_N15                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~68          ; LABCELL_X30_Y48_N45                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~69          ; LABCELL_X17_Y50_N18                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~71          ; LABCELL_X24_Y46_N36                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~72          ; LABCELL_X29_Y61_N12                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~73          ; LABCELL_X30_Y57_N15                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~74          ; LABCELL_X30_Y57_N51                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~75          ; LABCELL_X19_Y43_N27                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~76          ; LABCELL_X17_Y50_N3                           ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~77          ; LABCELL_X22_Y60_N3                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~78          ; LABCELL_X43_Y50_N21                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~79          ; LABCELL_X36_Y50_N6                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~8           ; LABCELL_X23_Y59_N21                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~80          ; LABCELL_X19_Y43_N9                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~81          ; LABCELL_X24_Y46_N39                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~83          ; LABCELL_X16_Y59_N18                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~84          ; LABCELL_X30_Y57_N33                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~85          ; LABCELL_X30_Y57_N18                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~86          ; LABCELL_X19_Y43_N24                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~87          ; LABCELL_X17_Y50_N51                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~88          ; LABCELL_X17_Y50_N9                           ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~89          ; LABCELL_X43_Y50_N24                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~9           ; LABCELL_X23_Y59_N3                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~90          ; MLABCELL_X6_Y51_N33                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal776~91          ; LABCELL_X19_Y43_N30                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~10          ; LABCELL_X9_Y38_N57                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~11          ; LABCELL_X12_Y41_N30                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~14          ; LABCELL_X12_Y41_N15                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~15          ; LABCELL_X12_Y41_N39                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~16          ; LABCELL_X13_Y36_N42                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~17          ; LABCELL_X12_Y41_N6                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~19          ; MLABCELL_X15_Y37_N27                         ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~2           ; LABCELL_X19_Y45_N21                          ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~20          ; LABCELL_X11_Y35_N39                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~21          ; LABCELL_X16_Y39_N54                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~22          ; LABCELL_X11_Y35_N45                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~24          ; LABCELL_X23_Y54_N51                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~25          ; MLABCELL_X25_Y57_N3                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~26          ; MLABCELL_X25_Y57_N21                         ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~27          ; LABCELL_X12_Y51_N33                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~28          ; LABCELL_X24_Y43_N9                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~29          ; LABCELL_X24_Y43_N57                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~3           ; LABCELL_X12_Y47_N24                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~30          ; LABCELL_X12_Y47_N9                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~31          ; LABCELL_X19_Y45_N54                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~33          ; LABCELL_X24_Y60_N21                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~34          ; LABCELL_X24_Y60_N15                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~36          ; LABCELL_X16_Y65_N21                          ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~37          ; LABCELL_X13_Y67_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~38          ; LABCELL_X16_Y65_N12                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~39          ; LABCELL_X16_Y65_N27                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~4           ; LABCELL_X19_Y45_N36                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~40          ; LABCELL_X31_Y38_N48                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~41          ; LABCELL_X31_Y38_N3                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~42          ; LABCELL_X31_Y38_N27                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~43          ; LABCELL_X27_Y41_N21                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~45          ; MLABCELL_X28_Y52_N42                         ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~46          ; MLABCELL_X28_Y52_N0                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~47          ; MLABCELL_X28_Y52_N54                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~48          ; MLABCELL_X28_Y52_N51                         ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~5           ; LABCELL_X16_Y45_N24                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~50          ; MLABCELL_X21_Y45_N33                         ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~51          ; LABCELL_X11_Y44_N18                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~52          ; LABCELL_X19_Y46_N0                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~53          ; LABCELL_X11_Y44_N42                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~55          ; LABCELL_X22_Y60_N42                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~56          ; LABCELL_X23_Y63_N30                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~57          ; LABCELL_X22_Y60_N27                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~58          ; LABCELL_X22_Y60_N6                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~60          ; LABCELL_X16_Y65_N42                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~61          ; LABCELL_X16_Y65_N33                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~62          ; LABCELL_X16_Y65_N39                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~63          ; MLABCELL_X21_Y65_N54                         ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~65          ; LABCELL_X30_Y56_N24                          ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~66          ; LABCELL_X37_Y48_N6                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~67          ; LABCELL_X29_Y51_N0                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~68          ; LABCELL_X29_Y51_N42                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~7           ; LABCELL_X9_Y38_N3                            ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~70          ; LABCELL_X36_Y53_N39                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~71          ; LABCELL_X36_Y53_N9                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~72          ; LABCELL_X22_Y52_N33                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~73          ; LABCELL_X12_Y52_N42                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~74          ; LABCELL_X22_Y60_N33                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~75          ; LABCELL_X30_Y56_N45                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~77          ; LABCELL_X29_Y58_N27                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~78          ; MLABCELL_X28_Y44_N15                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~79          ; LABCELL_X16_Y65_N36                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~80          ; LABCELL_X22_Y60_N9                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~81          ; LABCELL_X30_Y56_N9                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~82          ; LABCELL_X29_Y58_N0                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~83          ; LABCELL_X12_Y46_N33                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~84          ; LABCELL_X17_Y68_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~85          ; LABCELL_X22_Y60_N39                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~86          ; LABCELL_X30_Y56_N36                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~87          ; LABCELL_X29_Y58_N3                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~88          ; LABCELL_X11_Y44_N45                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~89          ; MLABCELL_X21_Y65_N51                         ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~9           ; LABCELL_X16_Y65_N54                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~90          ; LABCELL_X22_Y60_N57                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~91          ; LABCELL_X30_Y56_N57                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~92          ; LABCELL_X29_Y58_N6                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~93          ; LABCELL_X11_Y44_N33                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal854~94          ; LABCELL_X16_Y65_N9                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~10          ; LABCELL_X13_Y42_N39                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~11          ; MLABCELL_X21_Y60_N12                         ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~12          ; MLABCELL_X21_Y60_N54                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~13          ; MLABCELL_X21_Y60_N57                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~15          ; LABCELL_X16_Y39_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~16          ; LABCELL_X16_Y39_N39                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~18          ; LABCELL_X17_Y36_N24                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~19          ; LABCELL_X13_Y36_N12                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~21          ; LABCELL_X18_Y53_N3                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~23          ; LABCELL_X16_Y50_N57                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~24          ; LABCELL_X18_Y53_N9                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~25          ; LABCELL_X18_Y53_N24                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~27          ; MLABCELL_X6_Y43_N57                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~28          ; MLABCELL_X6_Y43_N15                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~3           ; LABCELL_X13_Y42_N36                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~30          ; LABCELL_X9_Y48_N33                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~32          ; LABCELL_X13_Y46_N57                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~33          ; LABCELL_X9_Y48_N27                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~34          ; LABCELL_X24_Y45_N21                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~36          ; MLABCELL_X21_Y60_N21                         ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~37          ; MLABCELL_X21_Y60_N3                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~38          ; MLABCELL_X21_Y60_N42                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~39          ; MLABCELL_X21_Y60_N24                         ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~41          ; LABCELL_X29_Y38_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~43          ; LABCELL_X29_Y39_N24                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~44          ; LABCELL_X31_Y38_N0                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~45          ; LABCELL_X29_Y38_N0                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~46          ; LABCELL_X29_Y39_N6                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~47          ; LABCELL_X29_Y37_N24                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~48          ; LABCELL_X29_Y37_N15                          ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~49          ; LABCELL_X30_Y36_N27                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~5           ; LABCELL_X11_Y44_N6                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~50          ; LABCELL_X22_Y52_N27                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~51          ; LABCELL_X18_Y53_N30                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~52          ; LABCELL_X18_Y53_N39                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~53          ; LABCELL_X18_Y53_N27                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~55          ; LABCELL_X11_Y44_N0                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~56          ; LABCELL_X13_Y43_N54                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~57          ; LABCELL_X11_Y44_N3                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~58          ; LABCELL_X11_Y44_N27                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~60          ; LABCELL_X24_Y63_N0                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~61          ; LABCELL_X24_Y52_N42                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~62          ; LABCELL_X24_Y63_N18                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~63          ; LABCELL_X24_Y63_N51                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~65          ; LABCELL_X37_Y48_N15                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~66          ; LABCELL_X43_Y50_N6                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~68          ; LABCELL_X24_Y46_N51                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~69          ; LABCELL_X45_Y51_N27                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~7           ; LABCELL_X13_Y43_N6                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~70          ; LABCELL_X37_Y48_N39                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~71          ; LABCELL_X36_Y48_N51                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~72          ; LABCELL_X37_Y48_N21                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~73          ; MLABCELL_X47_Y48_N57                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~74          ; LABCELL_X18_Y53_N57                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~75          ; LABCELL_X18_Y53_N51                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~76          ; LABCELL_X18_Y53_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~77          ; LABCELL_X22_Y52_N15                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~78          ; MLABCELL_X28_Y56_N18                         ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~79          ; LABCELL_X18_Y53_N33                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~8           ; LABCELL_X11_Y44_N9                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~80          ; LABCELL_X13_Y46_N27                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~81          ; MLABCELL_X15_Y58_N42                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~82          ; MLABCELL_X28_Y56_N12                         ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~83          ; MLABCELL_X28_Y56_N42                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~84          ; LABCELL_X18_Y53_N48                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~85          ; LABCELL_X13_Y46_N33                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~86          ; LABCELL_X13_Y60_N42                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~87          ; MLABCELL_X28_Y56_N15                         ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~88          ; MLABCELL_X28_Y53_N12                         ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~89          ; LABCELL_X18_Y53_N45                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~90          ; MLABCELL_X28_Y44_N39                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~91          ; MLABCELL_X21_Y60_N9                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~92          ; LABCELL_X45_Y51_N42                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~93          ; LABCELL_X29_Y52_N54                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~94          ; LABCELL_X18_Y53_N0                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~95          ; LABCELL_X9_Y48_N39                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~96          ; MLABCELL_X21_Y60_N33                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|Equal932~97          ; LABCELL_X27_Y41_N36                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[0][31]~19   ; LABCELL_X24_Y75_N51                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[10][31]~29  ; LABCELL_X24_Y75_N6                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[11][31]~33  ; LABCELL_X24_Y75_N21                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[12][31]~22  ; LABCELL_X24_Y75_N33                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[13][31]~26  ; LABCELL_X24_Y75_N57                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[14][31]~30  ; LABCELL_X24_Y75_N45                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[15][31]~34  ; LABCELL_X24_Y75_N48                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[16][31]~36  ; LABCELL_X35_Y77_N27                          ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[17][31]~41  ; LABCELL_X35_Y77_N3                           ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[18][31]~46  ; MLABCELL_X34_Y73_N21                         ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[19][31]~50  ; MLABCELL_X34_Y73_N24                         ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[1][31]~23   ; LABCELL_X24_Y75_N36                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[20][31]~38  ; MLABCELL_X39_Y77_N57                         ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[21][31]~42  ; MLABCELL_X39_Y77_N6                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[22][31]~48  ; MLABCELL_X34_Y73_N39                         ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[23][31]~51  ; MLABCELL_X34_Y73_N54                         ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[24][31]~39  ; LABCELL_X35_Y77_N45                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[25][31]~43  ; LABCELL_X35_Y77_N6                           ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[26][31]~49  ; MLABCELL_X34_Y73_N51                         ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[27][31]~52  ; MLABCELL_X34_Y73_N18                         ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[28][31]~40  ; MLABCELL_X39_Y77_N27                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[29][31]~44  ; MLABCELL_X39_Y77_N51                         ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[2][31]~27   ; LABCELL_X24_Y75_N12                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[3][31]~31   ; MLABCELL_X34_Y73_N9                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[498][31]~2  ; MLABCELL_X15_Y50_N21                         ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[499][31]~3  ; LABCELL_X4_Y54_N42                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[4][31]~20   ; LABCELL_X24_Y75_N27                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[500][31]~4  ; MLABCELL_X15_Y50_N24                         ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[501][31]~5  ; MLABCELL_X15_Y50_N54                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[502][31]~6  ; MLABCELL_X15_Y50_N15                         ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[503][31]~7  ; LABCELL_X4_Y54_N0                            ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[504][31]~8  ; LABCELL_X10_Y49_N30                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[505][31]~9  ; LABCELL_X12_Y57_N21                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[506][31]~11 ; LABCELL_X9_Y48_N9                            ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[507][31]~12 ; LABCELL_X13_Y54_N21                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[508][31]~13 ; LABCELL_X13_Y54_N3                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[509][31]~14 ; MLABCELL_X15_Y58_N21                         ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[510][31]~15 ; MLABCELL_X15_Y50_N33                         ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[511][31]~16 ; MLABCELL_X15_Y58_N48                         ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[5][31]~24   ; LABCELL_X24_Y75_N39                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[6][31]~28   ; LABCELL_X24_Y75_N15                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[7][31]~32   ; LABCELL_X24_Y75_N18                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[8][31]~21   ; LABCELL_X24_Y75_N30                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_out1[9][31]~25   ; LABCELL_X24_Y75_N54                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_dataplane_tc:u_dataplane_tc|Equal2~2                                                                                                                                                                                                                                                                                                            ; MLABCELL_X47_Y76_N57                         ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_dataplane_tc:u_dataplane_tc|phase_0                                                                                                                                                                                                                                                                                                             ; FF_X27_Y70_N53                               ; 324     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_dataplane_tc:u_dataplane_tc|phase_0_1                                                                                                                                                                                                                                                                                                           ; FF_X47_Y76_N49                               ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_dataplane_tc:u_dataplane_tc|phase_1                                                                                                                                                                                                                                                                                                             ; FF_X27_Y70_N26                               ; 46      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                                                                                             ; PLLOUTPUTCOUNTER_X89_Y0_N1                   ; 35419   ; Clock                      ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_AWBURST[0]                                                                                                                                                                                                                                                                                                                                                                          ; HPSINTERFACEHPS2FPGA_X52_Y47_N111            ; 27      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]                                                                                                                                                                                                                                                                                                                                                                       ; HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 ; 19      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                                                                                                                            ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 3       ; Async. clear               ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|i2c0_out_clk[0]                                                                                                                                                                                                                                                                                                                                                                         ; HPSINTERFACEPERIPHERALI2C_X52_Y58_N111       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|i2c0_out_data[0]                                                                                                                                                                                                                                                                                                                                                                        ; HPSINTERFACEPERIPHERALI2C_X52_Y58_N111       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|spim0_ss_0_n[0]                                                                                                                                                                                                                                                                                                                                                                         ; HPSINTERFACEPERIPHERALSPIMASTER_X52_Y72_N111 ; 20      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                    ; CLKPHASESELECT_X89_Y71_N7                    ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                                                                                                                                   ; CLKPHASESELECT_X89_Y56_N7                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                                                                                                                                   ; CLKPHASESELECT_X89_Y63_N7                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                                                                                                                                   ; CLKPHASESELECT_X89_Y49_N7                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                    ; CLKPHASESELECT_X89_Y77_N7                    ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0]                                                                                                     ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]                                                                                                      ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                                                                                                                              ; CLKPHASESELECT_X89_Y71_N4                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                                                                                               ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                                                           ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                                                      ; CLKPHASESELECT_X89_Y63_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                                                                     ; CLKPHASESELECT_X89_Y63_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                                                             ; DELAYCHAIN_X89_Y63_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                                                                             ; DDIOOUT_X89_Y63_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                                                          ; CLKPHASESELECT_X89_Y63_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                               ; DELAYCHAIN_X89_Y66_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                               ; DELAYCHAIN_X89_Y66_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                               ; DELAYCHAIN_X89_Y66_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                               ; DELAYCHAIN_X89_Y65_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                               ; DELAYCHAIN_X89_Y64_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                               ; DELAYCHAIN_X89_Y64_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                               ; DELAYCHAIN_X89_Y64_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                               ; DELAYCHAIN_X89_Y63_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                                                                                               ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                                                           ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                                                      ; CLKPHASESELECT_X89_Y56_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                                                                     ; CLKPHASESELECT_X89_Y56_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                                                             ; DELAYCHAIN_X89_Y56_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                                                                             ; DDIOOUT_X89_Y56_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                                                          ; CLKPHASESELECT_X89_Y56_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                               ; DELAYCHAIN_X89_Y59_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                               ; DELAYCHAIN_X89_Y59_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                               ; DELAYCHAIN_X89_Y59_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                               ; DELAYCHAIN_X89_Y58_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                               ; DELAYCHAIN_X89_Y57_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                               ; DELAYCHAIN_X89_Y57_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                               ; DELAYCHAIN_X89_Y57_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                               ; DELAYCHAIN_X89_Y56_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                                                                                               ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                                                           ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                                                      ; CLKPHASESELECT_X89_Y49_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                                                                     ; CLKPHASESELECT_X89_Y49_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                                                             ; DELAYCHAIN_X89_Y49_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                                                                             ; DDIOOUT_X89_Y49_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                                                          ; CLKPHASESELECT_X89_Y49_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                               ; DELAYCHAIN_X89_Y52_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                               ; DELAYCHAIN_X89_Y52_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                               ; DELAYCHAIN_X89_Y52_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                               ; DELAYCHAIN_X89_Y51_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                               ; DELAYCHAIN_X89_Y50_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                               ; DELAYCHAIN_X89_Y50_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                               ; DELAYCHAIN_X89_Y50_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                               ; DELAYCHAIN_X89_Y49_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                                                                                               ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                                                           ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                                                      ; CLKPHASESELECT_X89_Y42_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                                                                     ; CLKPHASESELECT_X89_Y42_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                                                             ; DELAYCHAIN_X89_Y42_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                                                                             ; DDIOOUT_X89_Y42_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                                                          ; CLKPHASESELECT_X89_Y42_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                               ; DELAYCHAIN_X89_Y45_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                               ; DELAYCHAIN_X89_Y45_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                               ; DELAYCHAIN_X89_Y45_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                               ; DELAYCHAIN_X89_Y44_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                               ; DELAYCHAIN_X89_Y43_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                               ; DELAYCHAIN_X89_Y43_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                               ; DELAYCHAIN_X89_Y43_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                               ; DELAYCHAIN_X89_Y42_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                                                                                                                    ; HPSSDRAMPLL_X84_Y41_N111                     ; 98      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                                                                                                                              ; HPSSDRAMPLL_X84_Y41_N111                     ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                                                                                                                      ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                                                                                                                      ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                                                                                                                      ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                                                                                                                      ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                                                                                                                      ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                                                                                                                       ; HPSPERIPHERALEMAC_X77_Y39_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                                                                                                                      ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                                                                                                                      ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                                                                                                                      ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                                                                                                                      ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[29]                                                                                                                                                                                                                                                                                                                                                      ; HPSPERIPHERALSPIMASTER_X87_Y53_N111          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[33]                                                                                                                                                                                                                                                                                                                                                      ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[35]                                                                                                                                                                                                                                                                                                                                                      ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[37]                                                                                                                                                                                                                                                                                                                                                      ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[39]                                                                                                                                                                                                                                                                                                                                                      ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                                                                                                                       ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[41]                                                                                                                                                                                                                                                                                                                                                      ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[43]                                                                                                                                                                                                                                                                                                                                                      ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                                                                                                                       ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                                                                                                                       ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                                                                                                                       ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X25_Y64_N39                         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[0]~2                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X1_Y6_N36                            ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[1]~0                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X1_Y6_N18                            ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write_valid~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X1_Y6_N57                            ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|fifo_rd~2                                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X34_Y65_N24                         ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X37_Y64_N47                               ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|ien_AE~0                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X37_Y64_N3                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|rd_wfifo                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y64_N48                         ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X45_Y65_N44                               ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                                                                                                                                                   ; MLABCELL_X34_Y65_N3                          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                                                                                                   ; MLABCELL_X34_Y65_N54                         ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X10_Y66_N48                          ; 14      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]~1                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X30_Y69_N21                          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]~0                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X30_Y69_N18                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X28_Y68_N3                          ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]~1                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X28_Y69_N48                         ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]~0                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X28_Y69_N12                         ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~1                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X30_Y69_N42                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]~4                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X30_Y68_N6                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~1                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X31_Y68_N30                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                                                                                                                                              ; FF_X31_Y67_N50                               ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                                                                                                                                         ; FF_X30_Y68_N5                                ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[1]~1                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X31_Y69_N30                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[0]~3                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X35_Y68_N9                           ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[16]~1                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X33_Y68_N27                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[24]~0                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X35_Y67_N39                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[8]~2                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X29_Y71_N54                          ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X25_Y70_N48                         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X24_Y71_N27                          ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X30_Y67_N15                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~1                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X29_Y68_N57                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                                                                                                                             ; FF_X2_Y1_N23                                 ; 20      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                                                                                                                                           ; LABCELL_X2_Y1_N54                            ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_taken                                                                                                                                                                                                                                                ; LABCELL_X2_Y1_N48                            ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                                                                                                                                  ; MLABCELL_X8_Y4_N54                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                                                                                                                                   ; MLABCELL_X15_Y1_N15                          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                                                                                                                            ; LABCELL_X7_Y4_N51                            ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                                                                                                                                                                                            ; MLABCELL_X3_Y2_N33                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                                                                                                                                 ; MLABCELL_X3_Y6_N54                           ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                                                                                                                                     ; FF_X7_Y5_N37                                 ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[6]~1                                                                                                                                                                                                                                              ; LABCELL_X7_Y3_N57                            ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0                                                                                                                                                                                                                                                 ; LABCELL_X2_Y3_N33                            ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                                                                                                                                  ; FF_X3_Y2_N31                                 ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                                                                                                                                                      ; LABCELL_X2_Y2_N54                            ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                                                                                                                                      ; MLABCELL_X6_Y3_N24                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~9                                                                                                                                                                                                                                                     ; MLABCELL_X6_Y2_N27                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                                                                                                                                        ; MLABCELL_X3_Y2_N39                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                                                                                                                                         ; LABCELL_X2_Y2_N57                            ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~0                                                                                                                                                                                                                                                      ; LABCELL_X7_Y3_N51                            ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~3                                                                                                                                                                                                                                           ; LABCELL_X4_Y3_N42                            ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                                                                                                                                                          ; MLABCELL_X6_Y2_N15                           ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                                                                                                                                          ; LABCELL_X7_Y3_N15                            ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                                                                                                                                              ; MLABCELL_X3_Y3_N18                           ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                                                                                                                                              ; MLABCELL_X3_Y3_N21                           ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                                                                                                                                           ; MLABCELL_X3_Y3_N3                            ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~0                                                                                                                                                                                                                                                ; MLABCELL_X6_Y3_N9                            ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|resetrequest~0                                                                                                                                                                                                                                                       ; LABCELL_X2_Y2_N0                             ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~9                                                                                                                                                                                                                                        ; MLABCELL_X8_Y2_N48                           ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]~0                                                                                                                                                                                                                                        ; MLABCELL_X8_Y2_N21                           ; 22      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                                                                                                                                                            ; LABCELL_X7_Y3_N18                            ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~4                                                                                                                                                                                                                            ; LABCELL_X7_Y3_N36                            ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                                                                                                                                          ; LABCELL_X4_Y3_N0                             ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~2                                                                                                                                                                                                                                               ; MLABCELL_X6_Y3_N48                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                                                                                                                              ; FF_X1_Y1_N38                                 ; 42      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|in_ready~1                                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X8_Y4_N39                           ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                    ; FF_X8_Y1_N38                                 ; 238     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X47_Y56_N21                         ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X47_Y56_N6                          ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|wready~0                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X48_Y52_N42                          ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                                                                              ; LABCELL_X48_Y52_N30                          ; 104     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                                                                               ; LABCELL_X45_Y56_N21                          ; 60      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                                                                                                                                   ; MLABCELL_X47_Y56_N54                         ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|m0_write~1                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X43_Y56_N3                           ; 64      ; Read enable, Write enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                                                                                            ; LABCELL_X48_Y52_N54                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]                                                                                                                                                                                                                                                                                                                                                ; FF_X43_Y53_N29                               ; 131     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X48_Y52_N21                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                                                               ; LABCELL_X46_Y65_N3                           ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X47_Y65_N15                         ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X46_Y65_N39                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pfir_testing_0_avalon_slave_0_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                                                             ; LABCELL_X45_Y72_N54                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pfir_testing_0_avalon_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                               ; LABCELL_X45_Y72_N51                          ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pfir_testing_0_avalon_slave_1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                                                             ; LABCELL_X48_Y72_N3                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pfir_testing_0_avalon_slave_1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                               ; LABCELL_X48_Y72_N24                          ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X48_Y69_N36                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X47_Y72_N21                         ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                                                                                               ; LABCELL_X45_Y71_N51                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                                                                                                               ; MLABCELL_X47_Y71_N24                         ; 76      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                                                                                               ; LABCELL_X40_Y69_N12                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                                                                               ; LABCELL_X45_Y70_N42                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                                                                                               ; LABCELL_X48_Y71_N27                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                                                                               ; LABCELL_X40_Y68_N57                          ; 46      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                                                                                               ; LABCELL_X50_Y71_N54                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                                                                               ; LABCELL_X45_Y72_N18                          ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                                                                                               ; LABCELL_X46_Y72_N27                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                                                                                 ; LABCELL_X45_Y72_N3                           ; 46      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                                                                                               ; MLABCELL_X47_Y72_N36                         ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                                                                               ; LABCELL_X48_Y72_N6                           ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                                                                                               ; LABCELL_X46_Y72_N57                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                                                                                 ; LABCELL_X48_Y72_N9                           ; 46      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                                                                                                   ; LABCELL_X45_Y69_N51                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X45_Y69_N48                          ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                                                                   ; LABCELL_X42_Y64_N57                          ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                                                                    ; LABCELL_X45_Y65_N39                          ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pfir_testing_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                                                                 ; LABCELL_X45_Y69_N57                          ; 63      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pfir_testing_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                                                                                                                                            ; FF_X46_Y69_N38                               ; 34      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pfir_testing_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                                                                  ; LABCELL_X43_Y69_N15                          ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pfir_testing_0_avalon_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                                                                 ; LABCELL_X48_Y71_N3                           ; 68      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pfir_testing_0_avalon_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                                                                  ; LABCELL_X45_Y73_N12                          ; 51      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~0                                                                                                                                                                                                                      ; LABCELL_X48_Y67_N9                           ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                                                                         ; LABCELL_X48_Y67_N57                          ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pfir_testing_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                                                                                                                      ; LABCELL_X45_Y72_N21                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pfir_testing_0_avalon_slave_0_agent|m0_read                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X43_Y70_N27                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pfir_testing_0_avalon_slave_1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                                                                                                                      ; MLABCELL_X47_Y73_N18                         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systemid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                                                                             ; LABCELL_X50_Y68_N0                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pfir_testing_0_avalon_slave_1_translator|av_write                                                                                                                                                                                                                                                                                                                           ; LABCELL_X36_Y67_N57                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|pending_response_count[2]~0                                                                                                                                                                                                                                                                                                                 ; LABCELL_X48_Y68_N54                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|save_dest_id~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X40_Y68_N24                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1                                                                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y71_N33                          ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|pending_response_count[2]~0                                                                                                                                                                                                                                                                                                                 ; LABCELL_X45_Y71_N12                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|save_dest_id~0                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X47_Y71_N30                         ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:master_0_master_limiter|pending_response_count[1]~0                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X47_Y66_N3                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:master_0_master_limiter|save_dest_id~1                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X47_Y66_N48                         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X42_Y64_N0                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X42_Y64_N42                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y69_N0                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X45_Y69_N27                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                                                                                    ; MLABCELL_X39_Y68_N6                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X39_Y68_N57                         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_rst_controller:rst_controller_003|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                    ; FF_X46_Y71_N38                               ; 424     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                        ; FF_X36_Y67_N49                               ; 35023   ; Async. clear               ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; soc_system:u0|soc_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_early_rst                                                                                                                                                                                                                                                                                                                                                   ; FF_X48_Y58_N58                               ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                                                                    ; FF_X48_Y58_N26                               ; 472     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                            ; FF_X3_Y73_N38                                ; 265     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|merged_reset~0                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X3_Y3_N30                           ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                             ; Location                                     ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+
; AD1939_ADC_ABCLK                                                                                                                                                                 ; PIN_AA15                                     ; 96      ; Global Clock         ; GCLK7            ; --                        ;
; FPGA_CLK1_50                                                                                                                                                                     ; PIN_V11                                      ; 1270    ; Global Clock         ; GCLK4            ; --                        ;
; soc_system:u0|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk|altera_pll:altera_pll_i|outclk_wire[0]                                                                      ; PLLOUTPUTCOUNTER_X89_Y0_N1                   ; 35419   ; Global Clock         ; GCLK11           ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                     ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 3       ; Global Clock         ; GCLK13           ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|spim0_sclk_out[0]                                                                                ; HPSINTERFACEPERIPHERALSPIMASTER_X52_Y72_N111 ; 1       ; Regional Clock       ; RCLK76           ; --                        ;
; soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X36_Y67_N49                               ; 35023   ; Global Clock         ; GCLK15           ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|convertB_out1_2[7]                         ; 2865    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|convertB_out1_2[6]                         ; 2865    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|convertB_out1_2[5]                         ; 2684    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|convertB_out1_2[4]                         ; 2684    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|convertB_out1_2[1]                         ; 2684    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|convertB_out1_2[0]                         ; 2684    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|convertB_out1_2[3]                         ; 2648    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2:u_B_k_Memory_Block2|convertB_out1_2[2]                         ; 2648    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_data_A_out1[6]           ; 1433    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_data_A_out1[7]~DUPLICATE ; 1428    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_data_A_out1[5]           ; 1342    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_data_A_out1[4]           ; 1342    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_data_A_out1[1]           ; 1342    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_data_A_out1[0]~DUPLICATE ; 1337    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_data_A_out1[3]           ; 1324    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_B_k_Memory_Block2_block:u_B_k_Memory_Block2|ram_data_A_out1[2]           ; 1324    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition3_out1_1[5]                                                            ; 1036    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition3_out1_1[30]                                                           ; 1034    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition3_out1_1[27]                                                           ; 1032    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition3_out1_1[17]                                                           ; 1032    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition3_out1_1[22]                                                           ; 1031    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition3_out1_1[19]                                                           ; 1031    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition3_out1_1[12]                                                           ; 1031    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition3_out1_1[1]                                                            ; 1031    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition3_out1_1[0]                                                            ; 1031    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition3_out1_1[31]                                                           ; 1030    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition3_out1_1[28]                                                           ; 1029    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition3_out1_1[24]                                                           ; 1029    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition3_out1_1[21]                                                           ; 1029    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition3_out1_1[11]                                                           ; 1029    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition3_out1_1[25]                                                           ; 1028    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition3_out1_1[15]                                                           ; 1028    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition3_out1_1[14]                                                           ; 1028    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition3_out1_1[10]                                                           ; 1028    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition3_out1_1[8]                                                            ; 1028    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition3_out1_1[18]                                                           ; 1027    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition3_out1_1[16]                                                           ; 1027    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition3_out1_1[3]                                                            ; 1027    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition3_out1_1[2]                                                            ; 1027    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition3_out1_1[13]                                                           ; 1026    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition3_out1_1[9]                                                            ; 1026    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition3_out1_1[7]                                                            ; 1026    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition3_out1_1[4]                                                            ; 1026    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition3_out1_1[6]                                                            ; 1025    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition3_out1_1[29]                                                           ; 1024    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition3_out1_1[26]                                                           ; 1024    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition3_out1_1[23]                                                           ; 1024    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition3_out1_1[20]                                                           ; 1024    ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition4_out1_1[1]                                                            ; 779     ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition4_out1_1[0]                                                            ; 723     ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition4_out1_1[2]                                                            ; 678     ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|Rate_Transition4_out1_1[3]~DUPLICATE                                                  ; 537     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                                                                             ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|altshift_taps:delayMatch_reg_rtl_0|shift_taps_6dv:auto_generated|altsyncram_vfc1:altsyncram4|ALTSYNCRAM                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 58           ; 4            ; 58           ; yes                    ; no                      ; yes                    ; yes                     ; 232    ; 4                           ; 58                          ; 4                           ; 58                          ; 232                 ; 2           ; 0     ; None                                                                            ; M10K_X38_Y67_N0, M10K_X38_Y59_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 16384  ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2           ; 0     ; db/DE10Nano_System.ram0_pFIR_Testing_SimpleDualPortRAM_generic_2ddb4fdd.hdl.mif ; M10K_X38_Y53_N0, M10K_X38_Y55_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_ntv1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 16384  ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2           ; 0     ; db/DE10Nano_System.ram0_pFIR_Testing_SimpleDualPortRAM_generic_2ddb4fdd.hdl.mif ; M10K_X38_Y56_N0, M10K_X38_Y57_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                                                                            ; M10K_X14_Y64_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                                                                            ; M10K_X26_Y64_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                                                                            ; M10K_X26_Y71_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:u0|soc_system_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4hn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                     ; AUTO ; Single Port      ; Single Clock ; 8192         ; 64           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 524288 ; 8192                        ; 64                          ; --                          ; --                          ; 524288              ; 64          ; 0     ; soc_system_onchip_memory.hex                                                    ; M10K_X49_Y51_N0, M10K_X49_Y53_N0, M10K_X49_Y61_N0, M10K_X49_Y62_N0, M10K_X49_Y54_N0, M10K_X41_Y61_N0, M10K_X41_Y59_N0, M10K_X41_Y60_N0, M10K_X49_Y60_N0, M10K_X49_Y49_N0, M10K_X49_Y59_N0, M10K_X49_Y58_N0, M10K_X41_Y48_N0, M10K_X49_Y48_N0, M10K_X49_Y50_N0, M10K_X41_Y51_N0, M10K_X26_Y59_N0, M10K_X38_Y61_N0, M10K_X26_Y63_N0, M10K_X26_Y60_N0, M10K_X41_Y63_N0, M10K_X14_Y51_N0, M10K_X38_Y63_N0, M10K_X26_Y51_N0, M10K_X41_Y50_N0, M10K_X26_Y50_N0, M10K_X38_Y62_N0, M10K_X41_Y62_N0, M10K_X26_Y62_N0, M10K_X38_Y60_N0, M10K_X26_Y61_N0, M10K_X38_Y50_N0, M10K_X41_Y58_N0, M10K_X26_Y57_N0, M10K_X38_Y58_N0, M10K_X26_Y58_N0, M10K_X41_Y54_N0, M10K_X38_Y52_N0, M10K_X26_Y54_N0, M10K_X41_Y53_N0, M10K_X38_Y51_N0, M10K_X26_Y55_N0, M10K_X41_Y56_N0, M10K_X26_Y52_N0, M10K_X41_Y52_N0, M10K_X41_Y55_N0, M10K_X26_Y53_N0, M10K_X26_Y56_N0, M10K_X14_Y50_N0, M10K_X38_Y48_N0, M10K_X14_Y53_N0, M10K_X14_Y48_N0, M10K_X14_Y49_N0, M10K_X14_Y52_N0, M10K_X26_Y48_N0, M10K_X26_Y49_N0, M10K_X49_Y52_N0, M10K_X38_Y54_N0, M10K_X38_Y49_N0, M10K_X49_Y55_N0, M10K_X41_Y57_N0, M10K_X41_Y49_N0, M10K_X49_Y56_N0, M10K_X49_Y57_N0 ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Fitter DSP Block Usage Summary                  ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 4           ;
; Sum of two 18x18                  ; 2           ;
; Total number of DSP blocks        ; 6           ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 2           ;
; Fixed Point Unsigned Multiplier   ; 2           ;
; Fixed Point Mixed Sign Multiplier ; 4           ;
+-----------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~16  ; Sum of two 18x18      ; DSP_X32_Y57_N0 ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~357 ; Two Independent 18x18 ; DSP_X32_Y55_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~16                ; Sum of two 18x18      ; DSP_X32_Y51_N0 ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~357               ; Two Independent 18x18 ; DSP_X32_Y49_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Right_Channel_Processing:u_Right_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR_block:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum_block:u_Multiply_And_Sum|Mult0~778 ; Two Independent 18x18 ; DSP_X32_Y59_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:u0|pFIR_Testing_dataplane_avalon:pfir_testing_0|pFIR_Testing_dataplane:u_pFIR_Testing_dataplane|pFIR_Testing_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering:u_Test_FIR_with_Custom_FIR_Libraries_Sample_Based_Filtering|pFIR_Testing_Left_Channel_Processing:u_Left_Channel_Processing|pFIR_Testing_Programmable_Upclocked_FIR:u_Programmable_Upclocked_FIR|pFIR_Testing_Multiply_And_Sum:u_Multiply_And_Sum|Mult0~778               ; Two Independent 18x18 ; DSP_X32_Y53_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 90,248 / 289,320 ( 31 % ) ;
; C12 interconnects                           ; 1,985 / 13,420 ( 15 % )   ;
; C2 interconnects                            ; 22,854 / 119,108 ( 19 % ) ;
; C4 interconnects                            ; 16,811 / 56,300 ( 30 % )  ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )           ;
; Direct links                                ; 7,400 / 289,320 ( 3 % )   ;
; Global clocks                               ; 5 / 16 ( 31 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 1 / 7 ( 14 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 1 / 287 ( < 1 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 95 / 165 ( 58 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 63 / 67 ( 94 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 108 / 156 ( 69 % )        ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 152 / 282 ( 54 % )        ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 1 / 64 ( 2 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 2 / 8 ( 25 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 2 / 8 ( 25 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 1 / 4 ( 25 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 3 / 14 ( 21 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 17,246 / 84,580 ( 20 % )  ;
; Quadrant clocks                             ; 1 / 66 ( 2 % )            ;
; R14 interconnects                           ; 2,017 / 12,676 ( 16 % )   ;
; R14/C12 interconnect drivers                ; 3,282 / 20,720 ( 16 % )   ;
; R3 interconnects                            ; 32,640 / 130,992 ( 25 % ) ;
; R6 interconnects                            ; 57,517 / 266,960 ( 22 % ) ;
; Spine clocks                                ; 34 / 360 ( 9 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 17    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 11    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                           ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                     ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.             ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.              ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.             ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                    ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.            ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.            ; I/O                    ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                 ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                 ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                 ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                          ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                            ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                            ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                            ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules              ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass             ; 156          ; 0            ; 156          ; 0            ; 32           ; 234       ; 156          ; 0            ; 234       ; 234       ; 25           ; 46           ; 0            ; 2            ; 0            ; 25           ; 46           ; 0            ; 2            ; 0            ; 68           ; 46           ; 71           ; 0            ; 0            ; 0            ; 0            ; 138          ;
; Total Unchecked        ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable     ; 78           ; 234          ; 78           ; 234          ; 202          ; 0         ; 78           ; 234          ; 0         ; 0         ; 209          ; 188          ; 234          ; 232          ; 234          ; 209          ; 188          ; 234          ; 232          ; 234          ; 166          ; 188          ; 163          ; 234          ; 234          ; 234          ; 234          ; 96           ;
; Total Fail             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; AD1939_DAC_DBCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AD1939_DAC_DLRCLK      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AD1939_DAC_DSDATA1     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AD1939_spi_CLATCH_n    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AD1939_spi_CIN         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AD1939_spi_CCLK        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; INMP621_mic_DATA       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Audio_Mini_LEDs[3]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TPA6130_power_off      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_LEDs[2]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AD1939_RST_CODEC_n     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_LEDs[1]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[7]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_LEDs[0]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[6]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; INMP621_mic_CLK        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_ADDR[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[8]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[9]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[10]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[11]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[12]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[13]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[14]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CAS_N         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CKE           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CK_N          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CK_P          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CS_N          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ODT           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RAS_N         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RESET_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_WE_N          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_GTX_CLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_MDC           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[0]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[1]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[2]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[3]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_EN         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_CLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_MOSI          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_UART_TX            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_STP            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FPGA_CLK2_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK3_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[0]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[1]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[2]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[3]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[4]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[5]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_CONVST             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_SCK                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_SDI                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_SDO                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Audio_Mini_GPIO_0[33]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_0[32]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_0[31]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_0[30]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_0[29]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_0[28]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TPA6130_i2c_SDA        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TPA6130_i2c_SCL        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_CONV_USB_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[16]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[17]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[18]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[19]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[20]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[21]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[22]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[23]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[24]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[25]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[26]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[27]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[28]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[29]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[30]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[31]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQS_N[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_INT_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_MDIO          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_GSENSOR_INT        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C1_SCLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C1_SDAT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_KEY                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_LED                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_LTC_GPIO           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_CMD             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_SS            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C0_SCLK          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C0_SDAT          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_0[0]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_0[1]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_0[2]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_0[3]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_0[4]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_0[5]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_0[6]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_0[7]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_0[8]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_0[9]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_0[10]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_0[11]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_0[12]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_0[13]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_0[14]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_0[15]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_0[16]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_0[17]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_0[18]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_0[19]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_0[20]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_0[21]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_0[22]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_0[23]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_0[24]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_0[25]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_0[26]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_0[27]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_1[0]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_1[1]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_1[2]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_1[3]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_1[4]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_1[5]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_1[6]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_1[7]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_1[8]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_1[9]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_1[10]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_1[11]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Audio_Mini_GPIO_1[12]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[8]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[9]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[10]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[11]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[12]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[13]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[14]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[15]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_RESET_N        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AD1939_ADC_ABCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AD1939_ADC_ALRCLK      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK1_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AD1939_spi_COUT        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Audio_Mini_SWITCHES[3] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Audio_Mini_SWITCHES[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Audio_Mini_SWITCHES[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Audio_Mini_SWITCHES[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[0]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[1]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[2]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[3]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_CLK        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DV         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_SPIM_MISO          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_UART_RX            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_CLKOUT         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_DIR            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPs_USB_NXT            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RZQ           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AD1939_MCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AD1939_ADC_ASDATA2     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
+------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+--------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                      ;
+-------------------------+----------------------+-------------------+
; Source Clock(s)         ; Destination Clock(s) ; Delay Added in ns ;
+-------------------------+----------------------+-------------------+
; altera_reserved_tck     ; altera_reserved_tck  ; 364.7             ;
; altera_reserved_tck,I/O ; altera_reserved_tck  ; 23.5              ;
+-------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                                              ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                                                        ; 1.611             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                                              ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                                                        ; 1.610             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                              ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                                                        ; 1.574             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; 1.400             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; 1.348             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; 1.338             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; 1.329             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                           ; 1.258             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; 1.244             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.227             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; 1.221             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.207             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[5]                                                                                                                             ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                                                                 ; 1.204             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ; 1.192             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.191             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.188             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ; 1.187             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 1.187             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 1.187             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 1.186             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; 1.182             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; 1.176             ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                        ; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                        ; 1.174             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                    ; 1.172             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; 1.167             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                                           ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                                                                                                                           ; 1.162             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.162             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.162             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.162             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.162             ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                           ; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                        ; 1.153             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                                                                                          ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                                           ; 1.153             ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                          ; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                        ; 1.150             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.146             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                                              ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                                                        ; 1.145             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[7]                                                                                                                                            ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[6]                                                                                                                                            ; 1.144             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[5]                                                                                                                                            ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[4]                                                                                                                                            ; 1.144             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[3]                                                                                                                                            ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[2]                                                                                                                                            ; 1.144             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[2]                                                                                                                                            ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[1]                                                                                                                                            ; 1.144             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                                       ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[7]                                                                                                                                        ; 1.137             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; 1.135             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; 1.131             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[6]                                                                                                                                            ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[5]                                                                                                                                            ; 1.129             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[4]                                                                                                                                            ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[3]                                                                                                                                            ; 1.129             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[1]                                                                                                                                            ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                                                            ; 1.129             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                                           ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                                                        ; 1.128             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                                            ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[7]                                                                                                                                            ; 1.127             ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                        ; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                        ; 1.125             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[8]                                                                                                                                         ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[7]                                                                                                                                         ; 1.124             ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                        ; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                        ; 1.123             ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                        ; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                        ; 1.123             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 1.118             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 1.112             ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                        ; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                        ; 1.111             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                                                                                     ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                                                                                                                           ; 1.106             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 1.103             ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                              ; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                        ; 1.100             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; 1.094             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; 1.094             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                                                                                                                           ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                                           ; 1.091             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                                           ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                                                        ; 1.089             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                                           ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                                                        ; 1.089             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 1.075             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 1.075             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; 1.075             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[6]                                                                                                                                         ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[5]                                                                                                                                         ; 1.071             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[4]                                                                                                                                         ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[3]                                                                                                                                         ; 1.071             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[1]                                                                                                                                         ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                                                         ; 1.071             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; 1.070             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; 1.067             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; 1.064             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                                           ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                                            ; 1.061             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[5]                                                                                                                                         ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[4]                                                                                                                                         ; 1.055             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[3]                                                                                                                                         ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[2]                                                                                                                                         ; 1.055             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[2]                                                                                                                                         ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[1]                                                                                                                                         ; 1.055             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                                          ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                                            ; 1.049             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                                                                          ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                                            ; 1.049             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                                          ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                                            ; 1.049             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                                                                          ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                                            ; 1.049             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                                                                          ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                                            ; 1.049             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]                                                                                                                          ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                                            ; 1.049             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                                                                          ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                                            ; 1.049             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                                                                           ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                                            ; 1.049             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]                                                                                                                          ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                                            ; 1.049             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                                           ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                                            ; 1.049             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                                           ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                                            ; 1.049             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                                           ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                                            ; 1.049             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                                           ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                                            ; 1.049             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                                           ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                                            ; 1.049             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                                           ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                                            ; 1.049             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                                           ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                                            ; 1.049             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                                                                                                           ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                                            ; 1.049             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                                          ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                                            ; 1.049             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid                                                                                                                                   ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                                            ; 1.049             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                                                                                                                 ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                                            ; 1.049             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6]                                                                                                                                 ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                                            ; 1.049             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[5]                                                                                                                                 ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                                            ; 1.049             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]                                                                                                                                 ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                                            ; 1.049             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                                                                                                                 ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                                            ; 1.049             ;
; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                                                                                                                                 ; soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                                            ; 1.049             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 5CSEBA6U23I7 for design "DE10Nano_System"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "soc_system:u0|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 74 pins of 230 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 166
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 3 clocks (2 global, 1 regional)
    Info (11162): soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G13
    Info (11162): soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|spim0_sclk_out[0]~CLKENA0 with 1 fanout uses regional clock CLKCTRL_R76
        Info (11177): Node drives Regional Clock Region 2 from (45, 0) to (89, 36)
    Info (11162): soc_system:u0|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 34864 fanout uses global clock CLKCTRL_G11
Info (11191): Automatically promoted 3 clocks (3 global)
    Info (11162): soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0 with 34300 fanout uses global clock CLKCTRL_G3
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): FPGA_CLK1_50~inputCLKENA0 with 1271 fanout uses global clock CLKCTRL_G4
    Info (11162): AD1939_ADC_ABCLK~inputCLKENA0 with 96 fanout uses global clock CLKCTRL_G7
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:05
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:u0|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:u0|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc'
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(1): Argument <to> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 1
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(2): Argument <to> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 2
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(3): Argument <to> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 3
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(4): Argument <to> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 4
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(5): Argument <to> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 5
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(6): Argument <from> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 6
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(7): Argument <from> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(8): Argument <to> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 8
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(9): Argument <to> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 9
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(10): Argument <from> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 10
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(11): Argument <to> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 11
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(12): Argument <from> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 12
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(13): Argument <from> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 13
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(14): Argument <from> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 14
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(15): Argument <from> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 15
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(16): Argument <from> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(17): Argument <to> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 17
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(18): Argument <from> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(19): Argument <to> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 19
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(20): Argument <from> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(21): Argument <to> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 21
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(22): Argument <to> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 22
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(23): Argument <from> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(24): Argument <to> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 24
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(25): Argument <from> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(26): Argument <to> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 26
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(27): Argument <from> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to * File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(28): Argument <to> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0] File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 28
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(29): Argument <from> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to * File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(30): Argument <to> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1] File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 30
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(31): Argument <from> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to * File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(32): Argument <to> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2] File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 32
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(33): Argument <from> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to * File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(34): Argument <to> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3] File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 34
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(35): Argument <from> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 35
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to * File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(36): Argument <to> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4] File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 36
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(37): Argument <from> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 37
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to * File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(38): Argument <to> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5] File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 38
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(39): Argument <from> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 39
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to * File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(40): Argument <to> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6] File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 40
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(41): Argument <from> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 41
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to * File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(42): Argument <to> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7] File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 42
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(43): Argument <from> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 43
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to * File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 43
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 44
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(44): Argument <to> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP] File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 44
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(45): Argument <from> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 45
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to * File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 45
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 46
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(46): Argument <from> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 46
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to * File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 46
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(47): hps_io_hps_io_spim1_inst_CLK could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(47): Argument <to> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 47
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_CLK] File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 47
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(48): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 48
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(48): Argument <to> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_MOSI] File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 48
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(49): hps_io_hps_io_spim1_inst_MISO could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(49): Argument <from> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 49
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_spim1_inst_MISO] -to * File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 49
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(50): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 50
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(50): Argument <to> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 50
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_SS0] File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 50
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(51): hps_io_hps_io_uart0_inst_RX could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(51): Argument <from> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 51
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 51
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(52): hps_io_hps_io_uart0_inst_TX could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 52
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(52): Argument <to> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 52
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 52
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(53): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(53): Argument <from> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 53
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SDA] -to * File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(54): Argument <to> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 54
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SDA] File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 54
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(55): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 55
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(55): Argument <from> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 55
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SCL] -to * File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 55
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(56): Argument <to> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 56
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SCL] File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 56
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(57): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 57
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(57): Argument <from> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 57
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO09] -to * File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 57
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(58): Argument <to> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 58
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO09] File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 58
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(59): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 59
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(59): Argument <from> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 59
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO35] -to * File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 59
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(60): Argument <to> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 60
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO35] File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 60
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(61): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 61
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(61): Argument <from> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 61
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO40] -to * File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 61
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(62): Argument <to> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 62
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO40] File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 62
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(63): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(63): Argument <from> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 63
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO53] -to * File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(64): Argument <to> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 64
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO53] File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 64
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(65): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(65): Argument <from> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 65
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO54] -to * File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(66): Argument <to> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 66
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO54] File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 66
Warning (332174): Ignored filter at soc_system_hps_hps_io_border.sdc(67): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(67): Argument <from> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 67
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO61] -to * File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at soc_system_hps_hps_io_border.sdc(68): Argument <to> is an empty collection File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 68
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO61] File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sdc Line: 68
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_fpga_interfaces.sdc'
Warning (332060): Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3764 is being clocked by FPGA_CLK1_50
Warning (332060): Node: AD1939_MCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2 is being clocked by AD1939_MCLK
Warning (332060): Node: AD1939_ADC_ABCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|AD1939_hps_audio_mini:fe_qsys_ad1939_audio_mini_v1_0|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30] is being clocked by AD1939_ADC_ABCLK
Warning (332060): Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT
Warning (332060): Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|i2c1_inst~FF_3393 is being clocked by HPS_I2C1_SCLK
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u0|pll_using_ad1939_mclk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 81.380
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from u0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 20 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):    2.500 HPS_DDR3_CK_N
    Info (332111):    2.500 HPS_DDR3_CK_P
    Info (332111):    2.500 HPS_DDR3_DQS_N[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[3]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_OUT
    Info (332111):    2.500 soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):   10.000 u0|hps|fpga_interfaces|peripheral_i2c0|out_clk
    Info (332111): 1000.000 u0|hps|fpga_interfaces|peripheral_spim0|sclk_out
    Info (332111):    2.500 u0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 80 registers into blocks of type Block RAM
    Extra Info (176218): Packed 128 registers into blocks of type DSP block
    Extra Info (176220): Created 64 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:59
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:04:37
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:01:50
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 21% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X11_Y46 to location X21_Y57
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:01:25
Info (11888): Total time spent on timing analysis during the Fitter is 29.58 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:03:07
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 67 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin Audio_Mini_GPIO_0[33] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 77
    Info (169065): Pin Audio_Mini_GPIO_0[32] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 77
    Info (169065): Pin Audio_Mini_GPIO_0[31] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 77
    Info (169065): Pin Audio_Mini_GPIO_0[30] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 77
    Info (169065): Pin Audio_Mini_GPIO_0[29] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 77
    Info (169065): Pin Audio_Mini_GPIO_0[28] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 77
    Info (169065): Pin HPS_SPIM_SS has a permanently enabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 191
    Info (169065): Pin HPS_I2C0_SCLK has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 178
    Info (169065): Pin HPS_I2C0_SDAT has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 179
    Info (169065): Pin Audio_Mini_GPIO_0[0] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 77
    Info (169065): Pin Audio_Mini_GPIO_0[1] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 77
    Info (169065): Pin Audio_Mini_GPIO_0[2] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 77
    Info (169065): Pin Audio_Mini_GPIO_0[3] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 77
    Info (169065): Pin Audio_Mini_GPIO_0[4] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 77
    Info (169065): Pin Audio_Mini_GPIO_0[5] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 77
    Info (169065): Pin Audio_Mini_GPIO_0[6] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 77
    Info (169065): Pin Audio_Mini_GPIO_0[7] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 77
    Info (169065): Pin Audio_Mini_GPIO_0[8] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 77
    Info (169065): Pin Audio_Mini_GPIO_0[9] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 77
    Info (169065): Pin Audio_Mini_GPIO_0[10] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 77
    Info (169065): Pin Audio_Mini_GPIO_0[11] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 77
    Info (169065): Pin Audio_Mini_GPIO_0[12] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 77
    Info (169065): Pin Audio_Mini_GPIO_0[13] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 77
    Info (169065): Pin Audio_Mini_GPIO_0[14] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 77
    Info (169065): Pin Audio_Mini_GPIO_0[15] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 77
    Info (169065): Pin Audio_Mini_GPIO_0[16] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 77
    Info (169065): Pin Audio_Mini_GPIO_0[17] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 77
    Info (169065): Pin Audio_Mini_GPIO_0[18] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 77
    Info (169065): Pin Audio_Mini_GPIO_0[19] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 77
    Info (169065): Pin Audio_Mini_GPIO_0[20] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 77
    Info (169065): Pin Audio_Mini_GPIO_0[21] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 77
    Info (169065): Pin Audio_Mini_GPIO_0[22] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 77
    Info (169065): Pin Audio_Mini_GPIO_0[23] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 77
    Info (169065): Pin Audio_Mini_GPIO_0[24] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 77
    Info (169065): Pin Audio_Mini_GPIO_0[25] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 77
    Info (169065): Pin Audio_Mini_GPIO_0[26] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 77
    Info (169065): Pin Audio_Mini_GPIO_0[27] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 77
    Info (169065): Pin Audio_Mini_GPIO_1[0] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 78
    Info (169065): Pin Audio_Mini_GPIO_1[1] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 78
    Info (169065): Pin Audio_Mini_GPIO_1[2] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 78
    Info (169065): Pin Audio_Mini_GPIO_1[3] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 78
    Info (169065): Pin Audio_Mini_GPIO_1[4] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 78
    Info (169065): Pin Audio_Mini_GPIO_1[5] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 78
    Info (169065): Pin Audio_Mini_GPIO_1[6] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 78
    Info (169065): Pin Audio_Mini_GPIO_1[7] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 78
    Info (169065): Pin Audio_Mini_GPIO_1[8] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 78
    Info (169065): Pin Audio_Mini_GPIO_1[9] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 78
    Info (169065): Pin Audio_Mini_GPIO_1[10] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 78
    Info (169065): Pin Audio_Mini_GPIO_1[11] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 78
    Info (169065): Pin Audio_Mini_GPIO_1[12] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 78
    Info (169065): Pin ARDUINO_IO[0] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 132
    Info (169065): Pin ARDUINO_IO[1] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 132
    Info (169065): Pin ARDUINO_IO[2] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 132
    Info (169065): Pin ARDUINO_IO[3] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 132
    Info (169065): Pin ARDUINO_IO[4] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 132
    Info (169065): Pin ARDUINO_IO[5] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 132
    Info (169065): Pin ARDUINO_IO[6] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 132
    Info (169065): Pin ARDUINO_IO[7] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 132
    Info (169065): Pin ARDUINO_IO[8] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 132
    Info (169065): Pin ARDUINO_IO[9] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 132
    Info (169065): Pin ARDUINO_IO[10] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 132
    Info (169065): Pin ARDUINO_IO[11] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 132
    Info (169065): Pin ARDUINO_IO[12] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 132
    Info (169065): Pin ARDUINO_IO[13] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 132
    Info (169065): Pin ARDUINO_IO[14] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 132
    Info (169065): Pin ARDUINO_IO[15] has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 132
    Info (169065): Pin ARDUINO_RESET_N has a permanently disabled output enable File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 133
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[8] uses the SSTL-15 Class I I/O standard File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 160
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[0] uses the SSTL-15 Class I I/O standard File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 160
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[1] uses the SSTL-15 Class I I/O standard File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 160
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[2] uses the SSTL-15 Class I I/O standard File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 160
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[3] uses the SSTL-15 Class I I/O standard File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 160
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[4] uses the SSTL-15 Class I I/O standard File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 160
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[5] uses the SSTL-15 Class I I/O standard File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 160
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[6] uses the SSTL-15 Class I I/O standard File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 160
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[7] uses the SSTL-15 Class I I/O standard File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 160
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[9] uses the SSTL-15 Class I I/O standard File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 160
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[10] uses the SSTL-15 Class I I/O standard File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 160
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[11] uses the SSTL-15 Class I I/O standard File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 160
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[12] uses the SSTL-15 Class I I/O standard File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 160
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[13] uses the SSTL-15 Class I I/O standard File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 160
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[14] uses the SSTL-15 Class I I/O standard File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 160
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[15] uses the SSTL-15 Class I I/O standard File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 160
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[16] uses the SSTL-15 Class I I/O standard File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 160
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[17] uses the SSTL-15 Class I I/O standard File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 160
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[18] uses the SSTL-15 Class I I/O standard File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 160
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[19] uses the SSTL-15 Class I I/O standard File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 160
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[20] uses the SSTL-15 Class I I/O standard File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 160
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[21] uses the SSTL-15 Class I I/O standard File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 160
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[22] uses the SSTL-15 Class I I/O standard File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 160
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[23] uses the SSTL-15 Class I I/O standard File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 160
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[24] uses the SSTL-15 Class I I/O standard File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 160
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[25] uses the SSTL-15 Class I I/O standard File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 160
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[26] uses the SSTL-15 Class I I/O standard File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 160
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[27] uses the SSTL-15 Class I I/O standard File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 160
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[28] uses the SSTL-15 Class I I/O standard File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 160
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[29] uses the SSTL-15 Class I I/O standard File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 160
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[30] uses the SSTL-15 Class I I/O standard File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 160
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[31] uses the SSTL-15 Class I I/O standard File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 160
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 161
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 161
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[2] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 161
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[3] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 161
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 162
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 162
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[2] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 162
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[3] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/DE10Nano_System.vhd Line: 162
Info (144001): Generated suppressed messages file C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/output_files/DE10Nano_System.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 133 warnings
    Info: Peak virtual memory: 7905 megabytes
    Info: Processing ended: Thu Apr 23 12:31:14 2020
    Info: Elapsed time: 00:16:03
    Info: Total CPU time (on all processors): 00:30:38


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/mc_gr/Desktop/FPGA Open Speech Tools/de10nano_projects/AudioMini_Prog_FIR/output_files/DE10Nano_System.fit.smsg.


