// Seed: 317467328
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_9;
  logic id_10, id_11 = -1;
  logic id_12;
  ;
  parameter id_13 = 1;
  wire id_14;
  assign id_3 = id_7;
  wire id_15, id_16;
endmodule
module module_1 #(
    parameter id_12 = 32'd40
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6[id_12 :-1'h0],
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14
);
  output wire id_14;
  output wire id_13;
  input wire _id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  module_0 modCall_1 (
      id_13,
      id_7,
      id_11,
      id_5,
      id_13,
      id_7,
      id_7,
      id_11
  );
  input wire id_8;
  inout tri1 id_7;
  inout logic [7:0] id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_7 = -1;
endmodule
