## Finite State Machine has 3 states:
1. idle
2. state_1
3. final
### Testbench.sv tests the design by providing various inputs
Waveforms: 
<img width="1270" alt="image" src="https://user-images.githubusercontent.com/36080817/155064436-8a59e54a-5fcc-4ff9-bea9-23a18a4a3568.png">
