
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo_promethean'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 335632
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2357.973 ; gain = 0.000 ; free physical = 15834 ; free virtual = 25113
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_InputLayer_0_0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_InputLayer_0_0/synth/design_1_InputLayer_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'InputLayer' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8cc2/hdl/verilog/InputLayer.v:12]
	Parameter ap_ST_fsm_state1 bound to: 31'b0000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 31'b0000000000000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 31'b0000000000000000000000000000100 
	Parameter ap_ST_fsm_state7 bound to: 31'b0000000000000000000000000001000 
	Parameter ap_ST_fsm_state8 bound to: 31'b0000000000000000000000000010000 
	Parameter ap_ST_fsm_state9 bound to: 31'b0000000000000000000000000100000 
	Parameter ap_ST_fsm_state10 bound to: 31'b0000000000000000000000001000000 
	Parameter ap_ST_fsm_state11 bound to: 31'b0000000000000000000000010000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 31'b0000000000000000000000100000000 
	Parameter ap_ST_fsm_state16 bound to: 31'b0000000000000000000001000000000 
	Parameter ap_ST_fsm_state17 bound to: 31'b0000000000000000000010000000000 
	Parameter ap_ST_fsm_state18 bound to: 31'b0000000000000000000100000000000 
	Parameter ap_ST_fsm_state19 bound to: 31'b0000000000000000001000000000000 
	Parameter ap_ST_fsm_state20 bound to: 31'b0000000000000000010000000000000 
	Parameter ap_ST_fsm_state21 bound to: 31'b0000000000000000100000000000000 
	Parameter ap_ST_fsm_state22 bound to: 31'b0000000000000001000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 31'b0000000000000010000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 31'b0000000000000100000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 31'b0000000000001000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 31'b0000000000010000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 31'b0000000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 31'b0000000001000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 31'b0000000010000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 31'b0000000100000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 31'b0000001000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 31'b0000010000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 31'b0000100000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 31'b0001000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 31'b0010000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 31'b0100000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 31'b1000000000000000000000000000000 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 4'b0011 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'InputLayer_control_s_axi' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8cc2/hdl/verilog/InputLayer_control_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_X_DATA_0 bound to: 6'b010000 
	Parameter ADDR_X_CTRL bound to: 6'b010100 
	Parameter ADDR_DX_DATA_0 bound to: 6'b011000 
	Parameter ADDR_DX_CTRL bound to: 6'b011100 
	Parameter ADDR_DIM_DATA_0 bound to: 6'b100000 
	Parameter ADDR_DIM_CTRL bound to: 6'b100100 
	Parameter ADDR_DDRTOBRAM_DATA_0 bound to: 6'b101000 
	Parameter ADDR_DDRTOBRAM_CTRL bound to: 6'b101100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8cc2/hdl/verilog/InputLayer_control_s_axi.v:214]
INFO: [Synth 8-6155] done synthesizing module 'InputLayer_control_s_axi' (1#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8cc2/hdl/verilog/InputLayer_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'InputLayer_gmem_m_axi' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8cc2/hdl/verilog/InputLayer_gmem_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'InputLayer_gmem_m_axi_write' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8cc2/hdl/verilog/InputLayer_gmem_m_axi.v:1729]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'InputLayer_gmem_m_axi_fifo' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8cc2/hdl/verilog/InputLayer_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'InputLayer_gmem_m_axi_fifo' (2#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8cc2/hdl/verilog/InputLayer_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'InputLayer_gmem_m_axi_decoder' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8cc2/hdl/verilog/InputLayer_gmem_m_axi.v:694]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'InputLayer_gmem_m_axi_decoder' (3#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8cc2/hdl/verilog/InputLayer_gmem_m_axi.v:694]
INFO: [Synth 8-6157] synthesizing module 'InputLayer_gmem_m_axi_reg_slice' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8cc2/hdl/verilog/InputLayer_gmem_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'InputLayer_gmem_m_axi_reg_slice' (4#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8cc2/hdl/verilog/InputLayer_gmem_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'InputLayer_gmem_m_axi_fifo__parameterized0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8cc2/hdl/verilog/InputLayer_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'InputLayer_gmem_m_axi_fifo__parameterized0' (4#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8cc2/hdl/verilog/InputLayer_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'InputLayer_gmem_m_axi_buffer' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8cc2/hdl/verilog/InputLayer_gmem_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8cc2/hdl/verilog/InputLayer_gmem_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'InputLayer_gmem_m_axi_buffer' (5#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8cc2/hdl/verilog/InputLayer_gmem_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'InputLayer_gmem_m_axi_fifo__parameterized1' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8cc2/hdl/verilog/InputLayer_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'InputLayer_gmem_m_axi_fifo__parameterized1' (5#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8cc2/hdl/verilog/InputLayer_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'InputLayer_gmem_m_axi_fifo__parameterized2' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8cc2/hdl/verilog/InputLayer_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'InputLayer_gmem_m_axi_fifo__parameterized2' (5#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8cc2/hdl/verilog/InputLayer_gmem_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'InputLayer_gmem_m_axi_write' (6#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8cc2/hdl/verilog/InputLayer_gmem_m_axi.v:1729]
INFO: [Synth 8-6157] synthesizing module 'InputLayer_gmem_m_axi_read' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8cc2/hdl/verilog/InputLayer_gmem_m_axi.v:932]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'InputLayer_gmem_m_axi_buffer__parameterized0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8cc2/hdl/verilog/InputLayer_gmem_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8cc2/hdl/verilog/InputLayer_gmem_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'InputLayer_gmem_m_axi_buffer__parameterized0' (6#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8cc2/hdl/verilog/InputLayer_gmem_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'InputLayer_gmem_m_axi_reg_slice__parameterized0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8cc2/hdl/verilog/InputLayer_gmem_m_axi.v:314]
	Parameter N bound to: 18 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'InputLayer_gmem_m_axi_reg_slice__parameterized0' (6#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8cc2/hdl/verilog/InputLayer_gmem_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'InputLayer_gmem_m_axi_read' (7#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8cc2/hdl/verilog/InputLayer_gmem_m_axi.v:932]
INFO: [Synth 8-6157] synthesizing module 'InputLayer_gmem_m_axi_throttle' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8cc2/hdl/verilog/InputLayer_gmem_m_axi.v:710]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'InputLayer_gmem_m_axi_throttle' (8#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8cc2/hdl/verilog/InputLayer_gmem_m_axi.v:710]
INFO: [Synth 8-6155] done synthesizing module 'InputLayer_gmem_m_axi' (9#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8cc2/hdl/verilog/InputLayer_gmem_m_axi.v:8]
INFO: [Synth 8-6155] done synthesizing module 'InputLayer' (10#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8cc2/hdl/verilog/InputLayer.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_InputLayer_0_0' (11#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_InputLayer_0_0/synth/design_1_InputLayer_0_0.v:59]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_InputLayer_0_0' is unconnected for instance 'InputLayer_0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:882]
WARNING: [Synth 8-7071] port 'bram_x_Rst_A' of module 'design_1_InputLayer_0_0' is unconnected for instance 'InputLayer_0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:882]
WARNING: [Synth 8-7071] port 'bram_dx_Rst_A' of module 'design_1_InputLayer_0_0' is unconnected for instance 'InputLayer_0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:882]
WARNING: [Synth 8-7023] instance 'InputLayer_0' of module 'design_1_InputLayer_0_0' has 69 connections declared, but only 66 given [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:882]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_mem_intercon_0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:2850]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1R706YB' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:9274]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_22_axi_protocol_converter' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b011 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_22_axi3_conv' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_22_b_downsizer' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_22_b_downsizer' (12#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_22_a_axi3_conv' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 40'b1111111111111111111111111111111100000000 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_21_axic_fifo' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_21_fifo_gen' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (13#1) [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_21_fifo_gen' (31#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_21_axic_fifo' (32#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_21_axic_fifo__parameterized0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_21_fifo_gen__parameterized0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_21_fifo_gen__parameterized0' (32#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_21_axic_fifo__parameterized0' (32#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_22_a_axi3_conv' (33#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_22_w_axi3_conv' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_22_w_axi3_conv' (34#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_22_a_axi3_conv__parameterized0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 40'b1111111111111111111111111111111100000000 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_21_axic_fifo__parameterized1' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_21_fifo_gen__parameterized1' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_21_fifo_gen__parameterized1' (34#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_21_axic_fifo__parameterized1' (34#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_22_a_axi3_conv__parameterized0' (34#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_22_r_axi3_conv' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_22_r_axi3_conv' (35#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_22_axi3_conv' (36#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_22_axi_protocol_converter' (37#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (38#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1R706YB' (39#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:9274]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_7HNO1D' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:11131]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_22_top' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_22_axi_upsizer' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_22_w_upsizer' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_22_w_upsizer' (40#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_22_a_upsizer' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (41#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_22_a_upsizer' (42#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_22_r_upsizer' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_22_r_upsizer' (43#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_22_axi_register_slice' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (44#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (45#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice' (46#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice__parameterized0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice__parameterized0' (46#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice__parameterized1' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice__parameterized1' (46#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice__parameterized2' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice__parameterized2' (46#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_22_axi_register_slice' (47#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_22_axi_register_slice' is unconnected for instance 'mi_register_slice_inst' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
WARNING: [Synth 8-7023] instance 'mi_register_slice_inst' of module 'axi_register_slice_v2_1_22_axi_register_slice' has 93 connections declared, but only 92 given [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_22_a_upsizer__parameterized0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 29 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_22_a_upsizer__parameterized0' (47#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_22_axi_register_slice__parameterized0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (47#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (47#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice__parameterized3' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice__parameterized3' (47#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice__parameterized4' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice__parameterized4' (47#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_22_axi_register_slice__parameterized0' (47#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_22_axi_register_slice' is unconnected for instance 'si_register_slice_inst' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
WARNING: [Synth 8-7023] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_22_axi_register_slice' has 93 connections declared, but only 92 given [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_22_axi_upsizer' (48#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_22_top' (49#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_0' (50#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:58]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_0' is unconnected for instance 'auto_us' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:11418]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_us_0' is unconnected for instance 'auto_us' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:11418]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_0' has 72 connections declared, but only 70 given [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:11418]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_7HNO1D' (51#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:11131]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1W60HW0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:11796]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_1' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_1' (52#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v:58]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_1' is unconnected for instance 'auto_us' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:12083]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_us_1' is unconnected for instance 'auto_us' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:12083]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_1' has 72 connections declared, but only 70 given [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:12083]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1W60HW0' (53#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:11796]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_8NCF02' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:12156]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_8NCF02' (54#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:12156]
WARNING: [Synth 8-7071] port 'M_AXI_arregion' of module 's02_couplers_imp_8NCF02' is unconnected for instance 's02_couplers' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:6166]
WARNING: [Synth 8-7071] port 'M_AXI_awregion' of module 's02_couplers_imp_8NCF02' is unconnected for instance 's02_couplers' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:6166]
WARNING: [Synth 8-7071] port 'S_AXI_bid' of module 's02_couplers_imp_8NCF02' is unconnected for instance 's02_couplers' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:6166]
WARNING: [Synth 8-7071] port 'S_AXI_rid' of module 's02_couplers_imp_8NCF02' is unconnected for instance 's02_couplers' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:6166]
WARNING: [Synth 8-7023] instance 's02_couplers' of module 's02_couplers_imp_8NCF02' has 82 connections declared, but only 78 given [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:6166]
INFO: [Synth 8-6157] synthesizing module 's03_couplers_imp_1UQ1PUB' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:12442]
INFO: [Synth 8-6155] done synthesizing module 's03_couplers_imp_1UQ1PUB' (55#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:12442]
WARNING: [Synth 8-7071] port 'M_AXI_arregion' of module 's03_couplers_imp_1UQ1PUB' is unconnected for instance 's03_couplers' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:6245]
WARNING: [Synth 8-7071] port 'M_AXI_awregion' of module 's03_couplers_imp_1UQ1PUB' is unconnected for instance 's03_couplers' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:6245]
WARNING: [Synth 8-7071] port 'S_AXI_bid' of module 's03_couplers_imp_1UQ1PUB' is unconnected for instance 's03_couplers' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:6245]
WARNING: [Synth 8-7071] port 'S_AXI_rid' of module 's03_couplers_imp_1UQ1PUB' is unconnected for instance 's03_couplers' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:6245]
WARNING: [Synth 8-7023] instance 's03_couplers' of module 's03_couplers_imp_1UQ1PUB' has 82 connections declared, but only 78 given [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:6245]
INFO: [Synth 8-6157] synthesizing module 's04_couplers_imp_4T8GAF' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:12728]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_2' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/synth/design_1_auto_us_2.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_2' (56#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/synth/design_1_auto_us_2.v:58]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_2' is unconnected for instance 'auto_us' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:13015]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_us_2' is unconnected for instance 'auto_us' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:13015]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_2' has 72 connections declared, but only 70 given [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:13015]
INFO: [Synth 8-6155] done synthesizing module 's04_couplers_imp_4T8GAF' (57#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:12728]
INFO: [Synth 8-6157] synthesizing module 's05_couplers_imp_1YHCGIE' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:13088]
INFO: [Synth 8-6155] done synthesizing module 's05_couplers_imp_1YHCGIE' (58#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:13088]
WARNING: [Synth 8-7071] port 'M_AXI_arregion' of module 's05_couplers_imp_1YHCGIE' is unconnected for instance 's05_couplers' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:6397]
WARNING: [Synth 8-7071] port 'M_AXI_awregion' of module 's05_couplers_imp_1YHCGIE' is unconnected for instance 's05_couplers' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:6397]
WARNING: [Synth 8-7071] port 'S_AXI_bid' of module 's05_couplers_imp_1YHCGIE' is unconnected for instance 's05_couplers' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:6397]
WARNING: [Synth 8-7071] port 'S_AXI_rid' of module 's05_couplers_imp_1YHCGIE' is unconnected for instance 's05_couplers' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:6397]
WARNING: [Synth 8-7023] instance 's05_couplers' of module 's05_couplers_imp_1YHCGIE' has 82 connections declared, but only 78 given [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:6397]
INFO: [Synth 8-6157] synthesizing module 's06_couplers_imp_5OWWZ8' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:13374]
INFO: [Synth 8-6155] done synthesizing module 's06_couplers_imp_5OWWZ8' (59#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:13374]
WARNING: [Synth 8-7071] port 'M_AXI_arregion' of module 's06_couplers_imp_5OWWZ8' is unconnected for instance 's06_couplers' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:6476]
WARNING: [Synth 8-7071] port 'M_AXI_awregion' of module 's06_couplers_imp_5OWWZ8' is unconnected for instance 's06_couplers' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:6476]
WARNING: [Synth 8-7071] port 'S_AXI_bid' of module 's06_couplers_imp_5OWWZ8' is unconnected for instance 's06_couplers' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:6476]
WARNING: [Synth 8-7071] port 'S_AXI_rid' of module 's06_couplers_imp_5OWWZ8' is unconnected for instance 's06_couplers' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:6476]
WARNING: [Synth 8-7023] instance 's06_couplers' of module 's06_couplers_imp_5OWWZ8' has 82 connections declared, but only 78 given [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:6476]
INFO: [Synth 8-6157] synthesizing module 's07_couplers_imp_1XVBQ51' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:13660]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_3' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_auto_us_3/synth/design_1_auto_us_3.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_3' (60#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_auto_us_3/synth/design_1_auto_us_3.v:58]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_3' is unconnected for instance 'auto_us' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:13947]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_us_3' is unconnected for instance 'auto_us' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:13947]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_3' has 72 connections declared, but only 70 given [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:13947]
INFO: [Synth 8-6155] done synthesizing module 's07_couplers_imp_1XVBQ51' (61#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:13660]
INFO: [Synth 8-6157] synthesizing module 's08_couplers_imp_3SO22L' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:14020]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_4' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_auto_us_4/synth/design_1_auto_us_4.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_4' (62#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_auto_us_4/synth/design_1_auto_us_4.v:58]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_4' is unconnected for instance 'auto_us' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:14307]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_us_4' is unconnected for instance 'auto_us' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:14307]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_4' has 72 connections declared, but only 70 given [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:14307]
INFO: [Synth 8-6155] done synthesizing module 's08_couplers_imp_3SO22L' (63#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:14020]
INFO: [Synth 8-6157] synthesizing module 's09_couplers_imp_1QZADNG' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:14380]
INFO: [Synth 8-6155] done synthesizing module 's09_couplers_imp_1QZADNG' (64#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:14380]
WARNING: [Synth 8-7071] port 'M_AXI_arregion' of module 's09_couplers_imp_1QZADNG' is unconnected for instance 's09_couplers' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:6701]
WARNING: [Synth 8-7071] port 'M_AXI_awregion' of module 's09_couplers_imp_1QZADNG' is unconnected for instance 's09_couplers' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:6701]
WARNING: [Synth 8-7071] port 'S_AXI_bid' of module 's09_couplers_imp_1QZADNG' is unconnected for instance 's09_couplers' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:6701]
WARNING: [Synth 8-7071] port 'S_AXI_rid' of module 's09_couplers_imp_1QZADNG' is unconnected for instance 's09_couplers' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:6701]
WARNING: [Synth 8-7023] instance 's09_couplers' of module 's09_couplers_imp_1QZADNG' has 82 connections declared, but only 78 given [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:6701]
INFO: [Synth 8-6157] synthesizing module 's10_couplers_imp_1KWU8FD' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:14666]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_5' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_auto_us_5/synth/design_1_auto_us_5.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_5' (65#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_auto_us_5/synth/design_1_auto_us_5.v:58]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_5' is unconnected for instance 'auto_us' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:14953]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_us_5' is unconnected for instance 'auto_us' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:14953]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_5' has 72 connections declared, but only 70 given [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:14953]
INFO: [Synth 8-6155] done synthesizing module 's10_couplers_imp_1KWU8FD' (66#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:14666]
INFO: [Synth 8-6157] synthesizing module 's11_couplers_imp_9IPFIG' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:15026]
INFO: [Synth 8-6155] done synthesizing module 's11_couplers_imp_9IPFIG' (67#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:15026]
INFO: [Synth 8-6157] synthesizing module 's12_couplers_imp_1JPMFMY' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:15298]
INFO: [Synth 8-6155] done synthesizing module 's12_couplers_imp_1JPMFMY' (68#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:15298]
WARNING: [Synth 8-7071] port 'M_AXI_arregion' of module 's12_couplers_imp_1JPMFMY' is unconnected for instance 's12_couplers' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:6932]
WARNING: [Synth 8-7071] port 'M_AXI_awregion' of module 's12_couplers_imp_1JPMFMY' is unconnected for instance 's12_couplers' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:6932]
WARNING: [Synth 8-7071] port 'S_AXI_bid' of module 's12_couplers_imp_1JPMFMY' is unconnected for instance 's12_couplers' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:6932]
WARNING: [Synth 8-7071] port 'S_AXI_rid' of module 's12_couplers_imp_1JPMFMY' is unconnected for instance 's12_couplers' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:6932]
WARNING: [Synth 8-7023] instance 's12_couplers' of module 's12_couplers_imp_1JPMFMY' has 82 connections declared, but only 78 given [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:6932]
INFO: [Synth 8-6157] synthesizing module 's13_couplers_imp_AZMDZF' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:15584]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_6' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_auto_us_6/synth/design_1_auto_us_6.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_6' (69#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_auto_us_6/synth/design_1_auto_us_6.v:58]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_6' is unconnected for instance 'auto_us' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:15871]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_us_6' is unconnected for instance 'auto_us' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:15871]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_6' has 72 connections declared, but only 70 given [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:15871]
INFO: [Synth 8-6155] done synthesizing module 's13_couplers_imp_AZMDZF' (70#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:15584]
INFO: [Synth 8-6157] synthesizing module 's14_couplers_imp_1J4UALR' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:15944]
INFO: [Synth 8-6155] done synthesizing module 's14_couplers_imp_1J4UALR' (71#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:15944]
INFO: [Synth 8-6157] synthesizing module 's15_couplers_imp_BML3NY' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:16216]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_7' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_auto_us_7/synth/design_1_auto_us_7.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_7' (72#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_auto_us_7/synth/design_1_auto_us_7.v:58]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_7' is unconnected for instance 'auto_us' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:16503]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_us_7' is unconnected for instance 'auto_us' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:16503]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_7' has 72 connections declared, but only 70 given [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:16503]
INFO: [Synth 8-6155] done synthesizing module 's15_couplers_imp_BML3NY' (73#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:16216]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_23_axi_crossbar' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 16 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_S_AXI_BASE_ID bound to: 512'b00000000000000000000000000001111000000000000000000000000000011100000000000000000000000000000110100000000000000000000000000001100000000000000000000000000000010110000000000000000000000000000101000000000000000000000000000001001000000000000000000000000000010000000000000000000000000000000011100000000000000000000000000000110000000000000000000000000000001010000000000000000000000000000010000000000000000000000000000000011000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 65535 - type: integer 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 65535 - type: integer 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 512'b00000000000000000000000000001000000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 512'b00000000000000000000000000001000000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 8 - type: integer 
	Parameter C_M_AXI_READ_ISSUING bound to: 8 - type: integer 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 1024'b0000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000011010000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000101100000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000001001000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 1024'b0000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000011010000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000101100000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000001001000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_23_crossbar' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 16 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 1024'b0000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000011010000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000101100000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000001001000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 1024'b0000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000011010000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000101100000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000001001000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 65535 - type: integer 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 65535 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 512'b00000000000000000000000000001000000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 512'b00000000000000000000000000001000000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 8 - type: integer 
	Parameter C_M_AXI_READ_ISSUING bound to: 8 - type: integer 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_M_AXI_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000011 
	Parameter C_R_ISSUE_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000011 
	Parameter C_W_ACCEPT_WIDTH bound to: 512'b00000000000000000000000000000011000000000000000000000000000000010000000000000000000000000000001100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000001100000000000000000000000000000001000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000001100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_R_ACCEPT_WIDTH bound to: 512'b00000000000000000000000000000011000000000000000000000000000000010000000000000000000000000000001100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000001100000000000000000000000000000001000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000001100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 0 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 4 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 67 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 67 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111100000000000000001111111111111111 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111100000000000000001111111111111111 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 512'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 512'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000001000 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000001000 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_23_si_transactor' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter C_BASE_ID bound to: 4'b0000 
	Parameter C_HIGH_ID bound to: 4'b0000 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 72 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_23_addr_decoder' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 1 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_TARGET_QUAL bound to: 2'b01 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b000000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (74#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (75#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_23_addr_decoder' (76#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_21_axic_srl_fifo' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_EMPTY bound to: 4'b1111 
	Parameter P_ALMOSTEMPTY bound to: 4'b0000 
	Parameter P_ALMOSTFULL_TEMP bound to: 5'b11110 
	Parameter P_ALMOSTFULL bound to: 4'b1110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_21_ndeep_srl' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78184]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (77#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78184]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_21_ndeep_srl' (78#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_21_axic_srl_fifo' (79#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (80#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_23_si_transactor' (81#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_23_si_transactor__parameterized0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 4'b0000 
	Parameter C_HIGH_ID bound to: 4'b0000 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 8 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (81#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_23_si_transactor__parameterized0' (81#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_23_splitter' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_23_splitter' (82#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_23_wdata_router' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_21_axic_reg_srl_fifo' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_21_ndeep_srl__parameterized0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_21_ndeep_srl__parameterized0' (82#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-155] case statement is not full and has no default [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_21_axic_reg_srl_fifo' (83#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_23_wdata_router' (84#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_23_si_transactor__parameterized1' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter C_BASE_ID bound to: 4'b0001 
	Parameter C_HIGH_ID bound to: 4'b0001 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 72 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_23_si_transactor__parameterized1' (84#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_23_si_transactor__parameterized2' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 4'b0001 
	Parameter C_HIGH_ID bound to: 4'b0001 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 8 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_23_si_transactor__parameterized2' (84#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_23_si_transactor__parameterized3' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 2 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter C_BASE_ID bound to: 4'b0010 
	Parameter C_HIGH_ID bound to: 4'b0010 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 72 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_21_axic_srl_fifo__parameterized0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_21_ndeep_srl__parameterized1' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_21_ndeep_srl__parameterized1' (84#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_21_axic_srl_fifo__parameterized0' (84#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_23_si_transactor__parameterized3' (84#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 2 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 4'b0010 
	Parameter C_HIGH_ID bound to: 4'b0010 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 8 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_23_si_transactor__parameterized4' (84#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_21_axic_reg_srl_fifo__parameterized0' (84#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_23_wdata_router__parameterized0' (84#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 3 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter C_BASE_ID bound to: 4'b0011 
	Parameter C_HIGH_ID bound to: 4'b0011 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 72 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_23_si_transactor__parameterized5' (84#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 3 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 4'b0011 
	Parameter C_HIGH_ID bound to: 4'b0011 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 8 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_23_si_transactor__parameterized6' (84#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 4 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter C_BASE_ID bound to: 4'b0100 
	Parameter C_HIGH_ID bound to: 4'b0100 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 72 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_23_si_transactor__parameterized7' (84#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 4 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 4'b0100 
	Parameter C_HIGH_ID bound to: 4'b0100 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 8 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 5 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter C_BASE_ID bound to: 4'b0101 
	Parameter C_HIGH_ID bound to: 4'b0101 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 72 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 5 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 4'b0101 
	Parameter C_HIGH_ID bound to: 4'b0101 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 8 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 6 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter C_BASE_ID bound to: 4'b0110 
	Parameter C_HIGH_ID bound to: 4'b0110 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 72 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 6 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 4'b0110 
	Parameter C_HIGH_ID bound to: 4'b0110 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 8 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 7 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter C_BASE_ID bound to: 4'b0111 
	Parameter C_HIGH_ID bound to: 4'b0111 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 72 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 7 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 4'b0111 
	Parameter C_HIGH_ID bound to: 4'b0111 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 8 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 8 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter C_BASE_ID bound to: 4'b1000 
	Parameter C_HIGH_ID bound to: 4'b1000 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 72 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 8 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 4'b1000 
	Parameter C_HIGH_ID bound to: 4'b1000 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 8 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 9 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter C_BASE_ID bound to: 4'b1001 
	Parameter C_HIGH_ID bound to: 4'b1001 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 72 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 9 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 4'b1001 
	Parameter C_HIGH_ID bound to: 4'b1001 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 8 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 10 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter C_BASE_ID bound to: 4'b1010 
	Parameter C_HIGH_ID bound to: 4'b1010 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 72 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 10 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 4'b1010 
	Parameter C_HIGH_ID bound to: 4'b1010 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 8 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 11 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter C_BASE_ID bound to: 4'b1011 
	Parameter C_HIGH_ID bound to: 4'b1011 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 72 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 11 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 4'b1011 
	Parameter C_HIGH_ID bound to: 4'b1011 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 8 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 12 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter C_BASE_ID bound to: 4'b1100 
	Parameter C_HIGH_ID bound to: 4'b1100 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 72 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 12 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 4'b1100 
	Parameter C_HIGH_ID bound to: 4'b1100 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 8 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 13 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter C_BASE_ID bound to: 4'b1101 
	Parameter C_HIGH_ID bound to: 4'b1101 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 72 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 13 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 4'b1101 
	Parameter C_HIGH_ID bound to: 4'b1101 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 8 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 14 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter C_BASE_ID bound to: 4'b1110 
	Parameter C_HIGH_ID bound to: 4'b1110 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 72 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 14 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 4'b1110 
	Parameter C_HIGH_ID bound to: 4'b1110 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 8 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 15 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter C_BASE_ID bound to: 4'b1111 
	Parameter C_HIGH_ID bound to: 4'b1111 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 72 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 15 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 4'b1111 
	Parameter C_HIGH_ID bound to: 4'b1111 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 8 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 16 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 4 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 1024'b0000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000011010000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000101100000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000001001000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 1024'b0000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000011010000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000101100000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000001001000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 17'b01111111111111111 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 16 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 4 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 4 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 16 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 74 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 26 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 30 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 26 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 30 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 6 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 71 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 71 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 71 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 26 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 30 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 26 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 30 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 6 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 71 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 71 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 71 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 26 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 30 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 26 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 30 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 6 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 71 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 71 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 71 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_22_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_22_axi_register_slice' has 93 connections declared, but only 92 given [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 16 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 4 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 4 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_22_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_22_axi_register_slice' has 93 connections declared, but only 92 given [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 16 - type: integer 
	Parameter C_NUM_S_LOG bound to: 4 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_MESG_WIDTH bound to: 67 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_PRIO_MASK bound to: 16'b0000000000000000 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 16 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 67 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 16 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
WARNING: [Synth 8-689] width (60) of port connection 's_axi_bid' does not match port width (64) of module 'design_1_xbar_0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:7300]
WARNING: [Synth 8-689] width (60) of port connection 's_axi_rid' does not match port width (64) of module 'design_1_xbar_0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:7305]
WARNING: [Synth 8-7071] port 'S02_AXI_arready' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S02_AXI_awready' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S02_AXI_bresp' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S02_AXI_bvalid' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S02_AXI_rdata' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S02_AXI_rlast' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S02_AXI_rresp' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S02_AXI_rvalid' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S02_AXI_wready' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S03_AXI_arready' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S03_AXI_awready' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S03_AXI_bresp' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S03_AXI_bvalid' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S03_AXI_rdata' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S03_AXI_rlast' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S03_AXI_rresp' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S03_AXI_rvalid' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S03_AXI_wready' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S05_AXI_arready' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S05_AXI_awready' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S05_AXI_bresp' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S05_AXI_bvalid' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S05_AXI_rdata' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S05_AXI_rlast' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S05_AXI_rresp' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S05_AXI_rvalid' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S05_AXI_wready' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S06_AXI_arready' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S06_AXI_awready' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S06_AXI_bresp' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S06_AXI_bvalid' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S06_AXI_rdata' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S06_AXI_rlast' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S06_AXI_rresp' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S06_AXI_rvalid' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S06_AXI_wready' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S09_AXI_arready' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S09_AXI_awready' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S09_AXI_bresp' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S09_AXI_bvalid' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S09_AXI_rdata' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S09_AXI_rlast' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S09_AXI_rresp' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S09_AXI_rvalid' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S09_AXI_wready' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S11_AXI_arready' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S11_AXI_awready' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S11_AXI_bid' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S11_AXI_bresp' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S11_AXI_bvalid' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S11_AXI_rdata' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S11_AXI_rid' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
WARNING: [Synth 8-7071] port 'S11_AXI_rlast' of module 'design_1_axi_mem_intercon_0' is unconnected for instance 'axi_mem_intercon' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'axi_mem_intercon' of module 'design_1_axi_mem_intercon_0' has 638 connections declared, but only 562 given [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:949]
	Parameter ap_ST_fsm_state1 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 131'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 131'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 131'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 131'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 131'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 131'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 131'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 131'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 131'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 131'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 131'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 131'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 131'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 131'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage1 bound to: 131'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 131'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state102 bound to: 131'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state103 bound to: 131'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 131'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 131'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state106 bound to: 131'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 131'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state108 bound to: 131'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state109 bound to: 131'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp5_stage0 bound to: 131'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state113 bound to: 131'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state114 bound to: 131'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state115 bound to: 131'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state116 bound to: 131'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state117 bound to: 131'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp6_stage0 bound to: 131'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state121 bound to: 131'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state122 bound to: 131'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state123 bound to: 131'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state124 bound to: 131'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state125 bound to: 131'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state126 bound to: 131'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state127 bound to: 131'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state128 bound to: 131'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp7_stage0 bound to: 131'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state132 bound to: 131'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state133 bound to: 131'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state134 bound to: 131'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state135 bound to: 131'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state136 bound to: 131'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state137 bound to: 131'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state138 bound to: 131'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state139 bound to: 131'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state140 bound to: 131'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state141 bound to: 131'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state142 bound to: 131'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state143 bound to: 131'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state144 bound to: 131'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state145 bound to: 131'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state146 bound to: 131'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state147 bound to: 131'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state148 bound to: 131'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state149 bound to: 131'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state150 bound to: 131'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state151 bound to: 131'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp8_stage0 bound to: 131'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state155 bound to: 131'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state156 bound to: 131'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 4'b0011 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_WT_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_WT_CTRL bound to: 7'b0010100 
	Parameter ADDR_DWT_DATA_0 bound to: 7'b0011000 
	Parameter ADDR_DWT_CTRL bound to: 7'b0011100 
	Parameter ADDR_B_DATA_0 bound to: 7'b0100000 
	Parameter ADDR_B_CTRL bound to: 7'b0100100 
	Parameter ADDR_DB_DATA_0 bound to: 7'b0101000 
	Parameter ADDR_DB_CTRL bound to: 7'b0101100 
	Parameter ADDR_F_DATA_0 bound to: 7'b0110000 
	Parameter ADDR_F_CTRL bound to: 7'b0110100 
	Parameter ADDR_C_DATA_0 bound to: 7'b0111000 
	Parameter ADDR_C_CTRL bound to: 7'b0111100 
	Parameter ADDR_H_DATA_0 bound to: 7'b1000000 
	Parameter ADDR_H_CTRL bound to: 7'b1000100 
	Parameter ADDR_W_DATA_0 bound to: 7'b1001000 
	Parameter ADDR_W_CTRL bound to: 7'b1001100 
	Parameter ADDR_FH_DATA_0 bound to: 7'b1010000 
	Parameter ADDR_FH_CTRL bound to: 7'b1010100 
	Parameter ADDR_FW_DATA_0 bound to: 7'b1011000 
	Parameter ADDR_FW_CTRL bound to: 7'b1011100 
	Parameter ADDR_FWPROP_DATA_0 bound to: 7'b1100000 
	Parameter ADDR_FWPROP_CTRL bound to: 7'b1100100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_control_s_axi.v:263]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
	Parameter DIN_WIDTH bound to: 1 - type: integer 
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_gmem_m_axi.v:582]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_gmem_m_axi.v:582]
	Parameter N bound to: 18 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 9216 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 9216 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 9216 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 9216 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 31 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 95 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 31 - type: integer 
	Parameter din1_WIDTH bound to: 31 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 96 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 31 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 63 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 9 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 31 - type: integer 
	Parameter din1_WIDTH bound to: 96 - type: integer 
	Parameter dout_WIDTH bound to: 127 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 9 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
WARNING: [Synth 8-7023] instance 'conv1' of module 'design_1_conv_combined_0_0' has 83 connections declared, but only 78 given [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:1512]
INFO: [Synth 8-638] synthesizing module 'design_1_conv_combined_0_bram_0_0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_conv_combined_0_bram_0_0/synth/design_1_conv_combined_0_bram_0_0.vhd:76]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.0361 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_conv_combined_0_bram_0_0/synth/design_1_conv_combined_0_bram_0_0.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'design_1_conv_combined_0_bram_0_0' (137#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_conv_combined_0_bram_0_0/synth/design_1_conv_combined_0_bram_0_0.vhd:76]
INFO: [Synth 8-638] synthesizing module 'design_1_conv_combined_0_bram_0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_conv_combined_0_bram_0/synth/design_1_conv_combined_0_bram_0.vhd:76]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.0361 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_conv_combined_0_bram_0/synth/design_1_conv_combined_0_bram_0.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'design_1_conv_combined_0_bram_0' (138#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_conv_combined_0_bram_0/synth/design_1_conv_combined_0_bram_0.vhd:76]
WARNING: [Synth 8-7023] instance 'conv2' of module 'design_1_conv_combined_1_0' has 83 connections declared, but only 78 given [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:1617]
INFO: [Synth 8-638] synthesizing module 'design_1_conv_combined_1_bram_0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_conv_combined_1_bram_0/synth/design_1_conv_combined_1_bram_0.vhd:76]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.0361 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_conv_combined_1_bram_0/synth/design_1_conv_combined_1_bram_0.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'design_1_conv_combined_1_bram_0' (140#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_conv_combined_1_bram_0/synth/design_1_conv_combined_1_bram_0.vhd:76]
INFO: [Synth 8-638] synthesizing module 'design_1_conv_combined_1_bram_0_0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_conv_combined_1_bram_0_0/synth/design_1_conv_combined_1_bram_0_0.vhd:76]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.0361 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_conv_combined_1_bram_0_0/synth/design_1_conv_combined_1_bram_0_0.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'design_1_conv_combined_1_bram_0_0' (141#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_conv_combined_1_bram_0_0/synth/design_1_conv_combined_1_bram_0_0.vhd:76]
INFO: [Synth 8-638] synthesizing module 'design_1_InputLayer_0_bram_0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_InputLayer_0_bram_0/synth/design_1_InputLayer_0_bram_0.vhd:76]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.0361 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_InputLayer_0_bram_0/synth/design_1_InputLayer_0_bram_0.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'design_1_InputLayer_0_bram_0' (142#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_InputLayer_0_bram_0/synth/design_1_InputLayer_0_bram_0.vhd:76]
	Parameter ap_ST_fsm_state1 bound to: 56'b00000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 56'b00000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 56'b00000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 56'b00000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 56'b00000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 56'b00000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 56'b00000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 56'b00000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 56'b00000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state12 bound to: 56'b00000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state13 bound to: 56'b00000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state14 bound to: 56'b00000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 56'b00000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 56'b00000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state17 bound to: 56'b00000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 56'b00000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 56'b00000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 56'b00000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 56'b00000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 56'b00000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 56'b00000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 56'b00000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 56'b00000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 56'b00000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 56'b00000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 56'b00000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 56'b00000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 56'b00000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 56'b00000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 56'b00000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 56'b00000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 56'b00000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 56'b00000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 56'b00000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 56'b00000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 56'b00000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 56'b00000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 56'b00000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp5_stage0 bound to: 56'b00000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 56'b00000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 56'b00000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 56'b00000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 56'b00000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 56'b00000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 56'b00000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 56'b00000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 56'b00000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 56'b00000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 56'b00000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 56'b00000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp6_stage0 bound to: 56'b00000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 56'b00001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 56'b00010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 56'b00100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp7_stage0 bound to: 56'b01000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 56'b10000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 4'b0011 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_WT_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_WT_CTRL bound to: 7'b0010100 
	Parameter ADDR_DWT_DATA_0 bound to: 7'b0011000 
	Parameter ADDR_DWT_CTRL bound to: 7'b0011100 
	Parameter ADDR_B_DATA_0 bound to: 7'b0100000 
	Parameter ADDR_B_CTRL bound to: 7'b0100100 
	Parameter ADDR_DB_DATA_0 bound to: 7'b0101000 
	Parameter ADDR_DB_CTRL bound to: 7'b0101100 
	Parameter ADDR_XDIM_DATA_0 bound to: 7'b0110000 
	Parameter ADDR_XDIM_CTRL bound to: 7'b0110100 
	Parameter ADDR_YDIM_DATA_0 bound to: 7'b0111000 
	Parameter ADDR_YDIM_CTRL bound to: 7'b0111100 
	Parameter ADDR_FWPROP_DATA_0 bound to: 7'b1000000 
	Parameter ADDR_FWPROP_CTRL bound to: 7'b1000100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/0cb3/hdl/verilog/fcc_combined_control_s_axi.v:235]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
	Parameter DIN_WIDTH bound to: 1 - type: integer 
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/0cb3/hdl/verilog/fcc_combined_gmem_m_axi.v:582]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/0cb3/hdl/verilog/fcc_combined_gmem_m_axi.v:582]
	Parameter N bound to: 18 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 2500 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 2500 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 50 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 50 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 2500 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 2500 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 50 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 50 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 31 - type: integer 
	Parameter din1_WIDTH bound to: 31 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 31 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 63 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
WARNING: [Synth 8-7023] instance 'fcc1' of module 'design_1_fcc_combined_0_1' has 83 connections declared, but only 78 given [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:1735]
INFO: [Synth 8-638] synthesizing module 'design_1_fcc_combined_0_bram_0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_fcc_combined_0_bram_0/synth/design_1_fcc_combined_0_bram_0.vhd:76]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 50 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 50 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 50 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 50 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.0361 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_fcc_combined_0_bram_0/synth/design_1_fcc_combined_0_bram_0.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'design_1_fcc_combined_0_bram_0' (172#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_fcc_combined_0_bram_0/synth/design_1_fcc_combined_0_bram_0.vhd:76]
INFO: [Synth 8-638] synthesizing module 'design_1_fcc_combined_0_bram_0_0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_fcc_combined_0_bram_0_0/synth/design_1_fcc_combined_0_bram_0_0.vhd:76]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 50 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 50 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 50 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 50 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.0361 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_fcc_combined_0_bram_0_0/synth/design_1_fcc_combined_0_bram_0_0.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'design_1_fcc_combined_0_bram_0_0' (173#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_fcc_combined_0_bram_0_0/synth/design_1_fcc_combined_0_bram_0_0.vhd:76]
WARNING: [Synth 8-7023] instance 'fcc2' of module 'design_1_fcc_combined_1_0' has 83 connections declared, but only 78 given [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:1840]
INFO: [Synth 8-638] synthesizing module 'design_1_fcc_combined_1_bram_0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_fcc_combined_1_bram_0/synth/design_1_fcc_combined_1_bram_0.vhd:76]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 50 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 50 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 50 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 50 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.0361 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_fcc_combined_1_bram_0/synth/design_1_fcc_combined_1_bram_0.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'design_1_fcc_combined_1_bram_0' (175#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_fcc_combined_1_bram_0/synth/design_1_fcc_combined_1_bram_0.vhd:76]
INFO: [Synth 8-638] synthesizing module 'design_1_fcc_combined_1_bram_0_0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_fcc_combined_1_bram_0_0/synth/design_1_fcc_combined_1_bram_0_0.vhd:76]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 50 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 50 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 50 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 50 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.0361 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_fcc_combined_1_bram_0_0/synth/design_1_fcc_combined_1_bram_0_0.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'design_1_fcc_combined_1_bram_0_0' (176#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_fcc_combined_1_bram_0_0/synth/design_1_fcc_combined_1_bram_0_0.vhd:76]
WARNING: [Synth 8-7023] instance 'fcc3' of module 'design_1_fcc_combined_0_2' has 83 connections declared, but only 78 given [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:1945]
INFO: [Synth 8-638] synthesizing module 'design_1_fcc_combined_0_bram_1' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_fcc_combined_0_bram_1/synth/design_1_fcc_combined_0_bram_1.vhd:76]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 50 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 50 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 50 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 50 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.0361 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_fcc_combined_0_bram_1/synth/design_1_fcc_combined_0_bram_1.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'design_1_fcc_combined_0_bram_1' (178#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_fcc_combined_0_bram_1/synth/design_1_fcc_combined_0_bram_1.vhd:76]
INFO: [Synth 8-638] synthesizing module 'design_1_fcc_combined_0_bram_0_1' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_fcc_combined_0_bram_0_1/synth/design_1_fcc_combined_0_bram_0_1.vhd:76]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.0361 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_fcc_combined_0_bram_0_1/synth/design_1_fcc_combined_0_bram_0_1.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'design_1_fcc_combined_0_bram_0_1' (179#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_fcc_combined_0_bram_0_1/synth/design_1_fcc_combined_0_bram_0_1.vhd:76]
	Parameter ap_ST_fsm_state1 bound to: 57'b000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 57'b000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 57'b000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 57'b000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state7 bound to: 57'b000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 57'b000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state11 bound to: 57'b000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 57'b000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state28 bound to: 57'b000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 57'b000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state77 bound to: 57'b000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state78 bound to: 57'b000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state79 bound to: 57'b000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state80 bound to: 57'b000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state81 bound to: 57'b000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state82 bound to: 57'b000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 57'b000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 57'b000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 57'b000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 57'b000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 57'b000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 57'b000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 57'b000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 57'b000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 57'b000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 57'b000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 57'b000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp5_stage0 bound to: 57'b000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 57'b000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 57'b000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 57'b000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state102 bound to: 57'b000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state103 bound to: 57'b000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp6_stage0 bound to: 57'b000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state108 bound to: 57'b000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state109 bound to: 57'b000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state110 bound to: 57'b000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state111 bound to: 57'b000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state112 bound to: 57'b000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state113 bound to: 57'b000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state114 bound to: 57'b000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state115 bound to: 57'b000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state116 bound to: 57'b000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state117 bound to: 57'b000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state118 bound to: 57'b000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state119 bound to: 57'b000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp7_stage0 bound to: 57'b000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state123 bound to: 57'b000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state124 bound to: 57'b000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state125 bound to: 57'b000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state126 bound to: 57'b000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state127 bound to: 57'b000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state128 bound to: 57'b000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state129 bound to: 57'b000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp8_stage0 bound to: 57'b001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state133 bound to: 57'b010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state134 bound to: 57'b100000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 4'b0011 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_AP_RETURN_0 bound to: 7'b0010000 
	Parameter ADDR_X_DDR_DATA_0 bound to: 7'b0011000 
	Parameter ADDR_X_DDR_CTRL bound to: 7'b0011100 
	Parameter ADDR_DX_DDR_DATA_0 bound to: 7'b0100000 
	Parameter ADDR_DX_DDR_CTRL bound to: 7'b0100100 
	Parameter ADDR_Y_DATA_0 bound to: 7'b0101000 
	Parameter ADDR_Y_CTRL bound to: 7'b0101100 
	Parameter ADDR_DIM_DATA_0 bound to: 7'b0110000 
	Parameter ADDR_DIM_CTRL bound to: 7'b0110100 
	Parameter ADDR_ITER_DATA_0 bound to: 7'b0111000 
	Parameter ADDR_ITER_CTRL bound to: 7'b0111100 
	Parameter ADDR_WRITETODDR_DATA_0 bound to: 7'b1000000 
	Parameter ADDR_WRITETODDR_CTRL bound to: 7'b1000100 
	Parameter ADDR_DDRTOBRAM_DATA_0 bound to: 7'b1001000 
	Parameter ADDR_DDRTOBRAM_CTRL bound to: 7'b1001100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/769b/hdl/verilog/loss_derivative_control_s_axi.v:242]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
	Parameter DIN_WIDTH bound to: 1 - type: integer 
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/769b/hdl/verilog/loss_derivative_gmem_m_axi.v:582]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/769b/hdl/verilog/loss_derivative_gmem_m_axi.v:582]
	Parameter N bound to: 18 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './loss_derivative_exp_16_3_s_f_x_msb_3_table_V_rom.dat' is read successfully [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/769b/hdl/verilog/loss_derivative_exp_16_3_s_f_x_msb_3_table_V.v:21]
	Parameter DataWidth bound to: 46 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter DWIDTH bound to: 46 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file './loss_derivative_exp_16_3_s_f_x_msb_2_table_V_rom.dat' is read successfully [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/769b/hdl/verilog/loss_derivative_exp_16_3_s_f_x_msb_2_table_V.v:21]
	Parameter DataWidth bound to: 50 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter DWIDTH bound to: 50 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file './loss_derivative_exp_16_3_s_exp_x_msb_1_table_V_rom.dat' is read successfully [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/769b/hdl/verilog/loss_derivative_exp_16_3_s_exp_x_msb_1_table_V.v:21]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 50 - type: integer 
	Parameter din1_WIDTH bound to: 47 - type: integer 
	Parameter dout_WIDTH bound to: 97 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 50 - type: integer 
	Parameter din1_WIDTH bound to: 50 - type: integer 
	Parameter dout_WIDTH bound to: 100 - type: integer 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file './loss_derivative_log_16_3_s_log_apfixed_reduce_log_inverse_lut_table_array_V_rom.dat' is read successfully [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/769b/hdl/verilog/loss_derivative_log_16_3_s_log_apfixed_reduce_log_inverse_lut_table_array_V.v:21]
	Parameter DataWidth bound to: 22 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 22 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file './loss_derivative_log_16_3_s_log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mbkb_rom.dat' is read successfully [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/769b/hdl/verilog/loss_derivative_log_16_3_s_log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mbkb.v:21]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file './loss_derivative_log_16_3_s_log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mocud_rom.dat' is read successfully [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/769b/hdl/verilog/loss_derivative_log_16_3_s_log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mocud.v:21]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 23 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 23 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 33 - type: integer 
	Parameter din0_WIDTH bound to: 29 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter in0_WIDTH bound to: 29 - type: integer 
	Parameter in1_WIDTH bound to: 16 - type: integer 
	Parameter out_WIDTH bound to: 16 - type: integer 
	Parameter in0_WIDTH bound to: 29 - type: integer 
	Parameter in1_WIDTH bound to: 16 - type: integer 
	Parameter out_WIDTH bound to: 16 - type: integer 
	Parameter cal_WIDTH bound to: 29 - type: integer 
WARNING: [Synth 8-7023] instance 'loss_derivative_0' of module 'design_1_loss_derivative_0_0' has 69 connections declared, but only 66 given [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:2050]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:461]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 110 connections declared, but only 104 given [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:2117]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_22_axi_register_slice' has 93 connections declared, but only 92 given [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_22_axi_register_slice' has 93 connections declared, but only 92 given [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 12 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 768'b000000000000000000000000000000000100000000001011000000000000000000000000000000000000000000000000010000000000101000000000000000000000000000000000000000000000000001000000000010010000000000000000000000000000000000000000000000000100000000001000000000000000000000000000000000000000000000000000010000000000011100000000000000000000000000000000000000000000000001000000000001100000000000000000000000000000000000000000000000000100000000000101000000000000000000000000000000000000000000000000010000000000010000000000000000000000000000000000000000000000000001000000000000110000000000000000000000000000000000000000000000000100000000000010000000000000000000000000000000000000000000000000010000000000000100000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 384'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 384'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 384'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 384'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 384'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 12'b111111111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 12'b111111111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 12 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 768'b000000000000000000000000000000000100000000001011000000000000000000000000000000000000000000000000010000000000101000000000000000000000000000000000000000000000000001000000000010010000000000000000000000000000000000000000000000000100000000001000000000000000000000000000000000000000000000000000010000000000011100000000000000000000000000000000000000000000000001000000000001100000000000000000000000000000000000000000000000000100000000000101000000000000000000000000000000000000000000000000010000000000010000000000000000000000000000000000000000000000000001000000000000110000000000000000000000000000000000000000000000000100000000000010000000000000000000000000000000000000000000000000010000000000000100000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 768'b000000000000000000000000000000000100000000001011111111111111111100000000000000000000000000000000010000000000101011111111111111110000000000000000000000000000000001000000000010011111111111111111000000000000000000000000000000000100000000001000111111111111111100000000000000000000000000000000010000000000011111111111111111110000000000000000000000000000000001000000000001101111111111111111000000000000000000000000000000000100000000000101111111111111111100000000000000000000000000000000010000000000010011111111111111110000000000000000000000000000000001000000000000111111111111111111000000000000000000000000000000000100000000000010111111111111111100000000000000000000000000000000010000000000000111111111111111110000000000000000000000000000000001000000000000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 12'b111111111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 12'b111111111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 13 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 4 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 4 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 12'b000000000000 
	Parameter P_M_AXILITE_MASK bound to: 12'b000000000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 12 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 4 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 768'b000000000000000000000000000000000100000000001011000000000000000000000000000000000000000000000000010000000000101000000000000000000000000000000000000000000000000001000000000010010000000000000000000000000000000000000000000000000100000000001000000000000000000000000000000000000000000000000000010000000000011100000000000000000000000000000000000000000000000001000000000001100000000000000000000000000000000000000000000000000100000000000101000000000000000000000000000000000000000000000000010000000000010000000000000000000000000000000000000000000000000001000000000000110000000000000000000000000000000000000000000000000100000000000010000000000000000000000000000000000000000000000000010000000000000100000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 768'b000000000000000000000000000000000100000000001011111111111111111100000000000000000000000000000000010000000000101011111111111111110000000000000000000000000000000001000000000010011111111111111111000000000000000000000000000000000100000000001000111111111111111100000000000000000000000000000000010000000000011111111111111111110000000000000000000000000000000001000000000001101111111111111111000000000000000000000000000000000100000000000101111111111111111100000000000000000000000000000000010000000000010011111111111111110000000000000000000000000000000001000000000000111111111111111111000000000000000000000000000000000100000000000010111111111111111100000000000000000000000000000000010000000000000111111111111111110000000000000000000000000000000001000000000000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 13'b0111111111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000001100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000010000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000010100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000011000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000011100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000100000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000100100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000101000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000101100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
	Parameter C_NUM_M bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 13 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 13 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 13 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_1' has 40 connections declared, but only 38 given [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:9101]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_state9 bound to: 4'b0100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 4'b1000 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_DIM_DATA_0 bound to: 5'b10000 
	Parameter ADDR_DIM_CTRL bound to: 5'b10100 
	Parameter ADDR_FWPROP_DATA_0 bound to: 5'b11000 
	Parameter ADDR_FWPROP_CTRL bound to: 5'b11100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/7c4e/hdl/verilog/relu_combined_control_s_axi.v:200]
WARNING: [Synth 8-7023] instance 'relu1' of module 'design_1_relu_combined_0_0' has 48 connections declared, but only 43 given [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:2493]
INFO: [Synth 8-638] synthesizing module 'design_1_relu_combined_0_bram_0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_relu_combined_0_bram_0/synth/design_1_relu_combined_0_bram_0.vhd:76]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.0361 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_relu_combined_0_bram_0/synth/design_1_relu_combined_0_bram_0.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'design_1_relu_combined_0_bram_0' (259#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_relu_combined_0_bram_0/synth/design_1_relu_combined_0_bram_0.vhd:76]
INFO: [Synth 8-638] synthesizing module 'design_1_relu_combined_0_bram_0_0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_relu_combined_0_bram_0_0/synth/design_1_relu_combined_0_bram_0_0.vhd:76]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.0361 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_relu_combined_0_bram_0_0/synth/design_1_relu_combined_0_bram_0_0.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'design_1_relu_combined_0_bram_0_0' (260#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_relu_combined_0_bram_0_0/synth/design_1_relu_combined_0_bram_0_0.vhd:76]
WARNING: [Synth 8-7023] instance 'relu2' of module 'design_1_relu_combined_1_0' has 48 connections declared, but only 43 given [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:2563]
INFO: [Synth 8-638] synthesizing module 'design_1_relu_combined_1_bram_0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_relu_combined_1_bram_0/synth/design_1_relu_combined_1_bram_0.vhd:76]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.0361 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_relu_combined_1_bram_0/synth/design_1_relu_combined_1_bram_0.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'design_1_relu_combined_1_bram_0' (262#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_relu_combined_1_bram_0/synth/design_1_relu_combined_1_bram_0.vhd:76]
INFO: [Synth 8-638] synthesizing module 'design_1_relu_combined_1_bram_0_0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_relu_combined_1_bram_0_0/synth/design_1_relu_combined_1_bram_0_0.vhd:76]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.0361 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_relu_combined_1_bram_0_0/synth/design_1_relu_combined_1_bram_0_0.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'design_1_relu_combined_1_bram_0_0' (263#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_relu_combined_1_bram_0_0/synth/design_1_relu_combined_1_bram_0_0.vhd:76]
WARNING: [Synth 8-7023] instance 'relu3' of module 'design_1_relu_combined_2_0' has 48 connections declared, but only 43 given [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:2633]
INFO: [Synth 8-638] synthesizing module 'design_1_relu_combined_2_bram_0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_relu_combined_2_bram_0/synth/design_1_relu_combined_2_bram_0.vhd:76]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.0361 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_relu_combined_2_bram_0/synth/design_1_relu_combined_2_bram_0.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'design_1_relu_combined_2_bram_0' (265#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_relu_combined_2_bram_0/synth/design_1_relu_combined_2_bram_0.vhd:76]
INFO: [Synth 8-638] synthesizing module 'design_1_relu_combined_2_bram_0_0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_relu_combined_2_bram_0_0/synth/design_1_relu_combined_2_bram_0_0.vhd:76]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.0361 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_relu_combined_2_bram_0_0/synth/design_1_relu_combined_2_bram_0_0.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'design_1_relu_combined_2_bram_0_0' (266#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_relu_combined_2_bram_0_0/synth/design_1_relu_combined_2_bram_0_0.vhd:76]
WARNING: [Synth 8-7023] instance 'relu4' of module 'design_1_relu_combined_3_0' has 48 connections declared, but only 43 given [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:2703]
INFO: [Synth 8-638] synthesizing module 'design_1_relu4_bram_0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_relu4_bram_0/synth/design_1_relu4_bram_0.vhd:76]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.0361 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_relu4_bram_0/synth/design_1_relu4_bram_0.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'design_1_relu4_bram_0' (268#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_relu4_bram_0/synth/design_1_relu4_bram_0.vhd:76]
INFO: [Synth 8-638] synthesizing module 'design_1_relu4_bram_0_0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_relu4_bram_0_0/synth/design_1_relu4_bram_0_0.vhd:76]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.0361 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_relu4_bram_0_0/synth/design_1_relu4_bram_0_0.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'design_1_relu4_bram_0_0' (269#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_relu4_bram_0_0/synth/design_1_relu4_bram_0_0.vhd:76]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (271#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (272#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (273#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (274#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (275#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_0' (276#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:74]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' has 10 connections declared, but only 6 given [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:2773]
	Parameter ap_ST_fsm_state1 bound to: 35'b00000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 35'b00000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 35'b00000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 35'b00000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 35'b00000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 35'b00000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 35'b00000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 35'b00000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 35'b00000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 35'b00000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 35'b00000000000000000000000010000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 35'b00000000000000000000000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 35'b00000000000000000000001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 35'b00000000000000000000010000000000000 
	Parameter ap_ST_fsm_state17 bound to: 35'b00000000000000000000100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 35'b00000000000000000001000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 35'b00000000000000000010000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 35'b00000000000000000100000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 35'b00000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 35'b00000000000000010000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 35'b00000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 35'b00000000000001000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 35'b00000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 35'b00000000000100000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 35'b00000000001000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 35'b00000000010000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 35'b00000000100000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 35'b00000001000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 35'b00000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 35'b00000100000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 35'b00001000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 35'b00010000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 35'b00100000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 35'b01000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 35'b10000000000000000000000000000000000 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 4'b0011 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_W_DATA_0 bound to: 6'b010000 
	Parameter ADDR_W_CTRL bound to: 6'b010100 
	Parameter ADDR_DW_DATA_0 bound to: 6'b011000 
	Parameter ADDR_DW_CTRL bound to: 6'b011100 
	Parameter ADDR_LR_DATA_0 bound to: 6'b100000 
	Parameter ADDR_LR_CTRL bound to: 6'b100100 
	Parameter ADDR_DIM_DATA_0 bound to: 6'b101000 
	Parameter ADDR_DIM_CTRL bound to: 6'b101100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2abc/hdl/verilog/update_weights_control_s_axi.v:214]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
	Parameter DIN_WIDTH bound to: 1 - type: integer 
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2abc/hdl/verilog/update_weights_gmem_m_axi.v:582]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2abc/hdl/verilog/update_weights_gmem_m_axi.v:582]
	Parameter N bound to: 18 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
WARNING: [Synth 8-7023] instance 'update_weights_0' of module 'design_1_update_weights_0_0' has 55 connections declared, but only 54 given [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v:2780]
INFO: [Synth 8-638] synthesizing module 'design_1_InputLayer_0_bram_0_0' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_InputLayer_0_bram_0_0/synth/design_1_InputLayer_0_bram_0_0.vhd:76]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.0361 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_InputLayer_0_bram_0_0/synth/design_1_InputLayer_0_bram_0_0.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'design_1_InputLayer_0_bram_0_0' (294#1) [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_InputLayer_0_bram_0_0/synth/design_1_InputLayer_0_bram_0_0.vhd:76]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 2694.590 ; gain = 336.617 ; free physical = 15600 ; free virtual = 24889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 2700.527 ; gain = 342.555 ; free physical = 15668 ; free virtual = 24959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 2700.527 ; gain = 342.555 ; free physical = 15668 ; free virtual = 24959
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2706.465 ; gain = 0.000 ; free physical = 15491 ; free virtual = 24784
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/anubhav/xilinx_projects/promethean/promethean.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/anubhav/xilinx_projects/promethean/promethean.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/anubhav/xilinx_projects/promethean/promethean.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 1 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2986.059 ; gain = 0.000 ; free physical = 15197 ; free virtual = 24504
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2986.059 ; gain = 0.000 ; free physical = 15169 ; free virtual = 24476
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:58 ; elapsed = 00:01:07 . Memory (MB): peak = 2986.059 ; gain = 628.086 ; free physical = 15595 ; free virtual = 24886
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_22_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_22_b2s_rd_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'relu_combined_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'relu_combined_control_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'update_weights_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'update_weights_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'update_weights_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'update_weights_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'InputLayer_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'InputLayer_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'InputLayer_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'InputLayer_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_21_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_21_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_21_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_21_axic_reg_srl_fifo__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_23_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'conv_combined_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'conv_combined_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv_combined_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv_combined_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'fcc_combined_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'fcc_combined_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fcc_combined_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fcc_combined_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'loss_derivative_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'loss_derivative_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'loss_derivative_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'loss_derivative_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_22_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_22_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'relu_combined_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'relu_combined_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'update_weights_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'update_weights_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'update_weights_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'update_weights_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:14 ; elapsed = 00:01:23 . Memory (MB): peak = 2986.059 ; gain = 628.086 ; free physical = 12927 ; free virtual = 22214
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'conv_combined:/mul_32ns_32ns_64_2_1_U1' (conv_combined_mul_32ns_32ns_64_2_1) to 'conv_combined:/mul_32ns_32ns_64_2_1_U8'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input  127 Bit       Adders := 2     
	   2 Input   96 Bit       Adders := 2     
	   2 Input   95 Bit       Adders := 6     
	   2 Input   64 Bit       Adders := 10    
	   2 Input   63 Bit       Adders := 2     
	   3 Input   56 Bit       Adders := 1     
	   2 Input   50 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 105   
	   3 Input   32 Bit       Adders := 11    
	   2 Input   31 Bit       Adders := 29    
	   3 Input   31 Bit       Adders := 4     
	   3 Input   30 Bit       Adders := 29    
	   3 Input   29 Bit       Adders := 1     
	   2 Input   29 Bit       Adders := 2     
	   3 Input   26 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 1     
	   3 Input   25 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   23 Bit       Adders := 1     
	   2 Input   22 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 16    
	   2 Input   16 Bit       Adders := 8     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 6     
	   3 Input   14 Bit       Adders := 6     
	   4 Input   14 Bit       Adders := 10    
	   2 Input   12 Bit       Adders := 36    
	   2 Input   11 Bit       Adders := 8     
	   3 Input    9 Bit       Adders := 8     
	   2 Input    9 Bit       Adders := 41    
	   2 Input    8 Bit       Adders := 101   
	   2 Input    6 Bit       Adders := 28    
	   2 Input    5 Bit       Adders := 28    
	   2 Input    4 Bit       Adders := 73    
	   2 Input    3 Bit       Adders := 131   
	   2 Input    2 Bit       Adders := 53    
	   2 Input    1 Bit       Adders := 20    
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 152   
+---Registers : 
	              131 Bit    Registers := 2     
	              127 Bit    Registers := 12    
	              100 Bit    Registers := 3     
	               97 Bit    Registers := 3     
	               96 Bit    Registers := 22    
	               95 Bit    Registers := 28    
	               73 Bit    Registers := 16    
	               71 Bit    Registers := 4     
	               68 Bit    Registers := 16    
	               67 Bit    Registers := 2     
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 93    
	               63 Bit    Registers := 17    
	               62 Bit    Registers := 32    
	               57 Bit    Registers := 1     
	               56 Bit    Registers := 3     
	               50 Bit    Registers := 11    
	               48 Bit    Registers := 1     
	               47 Bit    Registers := 3     
	               46 Bit    Registers := 1     
	               45 Bit    Registers := 1     
	               41 Bit    Registers := 6     
	               37 Bit    Registers := 16    
	               36 Bit    Registers := 18    
	               35 Bit    Registers := 25    
	               32 Bit    Registers := 343   
	               31 Bit    Registers := 190   
	               30 Bit    Registers := 17    
	               29 Bit    Registers := 41    
	               28 Bit    Registers := 30    
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 6     
	               22 Bit    Registers := 11    
	               20 Bit    Registers := 16    
	               18 Bit    Registers := 65    
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 161   
	               15 Bit    Registers := 5     
	               14 Bit    Registers := 28    
	               13 Bit    Registers := 5     
	               12 Bit    Registers := 48    
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 66    
	                9 Bit    Registers := 104   
	                8 Bit    Registers := 219   
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 71    
	                5 Bit    Registers := 60    
	                4 Bit    Registers := 168   
	                3 Bit    Registers := 106   
	                2 Bit    Registers := 352   
	                1 Bit    Registers := 1851  
+---Multipliers : 
	              31x96  Multipliers := 2     
	              50x50  Multipliers := 1     
	              47x50  Multipliers := 1     
	              32x64  Multipliers := 4     
	              31x64  Multipliers := 4     
	              31x32  Multipliers := 5     
	              32x32  Multipliers := 10    
	              31x31  Multipliers := 37    
+---RAMs : 
	             144K Bit	(9216 X 16 bit)          RAMs := 4     
	              39K Bit	(2500 X 16 bit)          RAMs := 6     
	              16K Bit	(1024 X 16 bit)          RAMs := 2     
	               8K Bit	(256 X 35 bit)          RAMs := 8     
	               4K Bit	(256 X 18 bit)          RAMs := 8     
	              800 Bit	(50 X 16 bit)          RAMs := 6     
	              512 Bit	(32 X 16 bit)          RAMs := 4     
	              160 Bit	(10 X 16 bit)          RAMs := 2     
+---ROMs : 
	                    ROMs := 3     
+---Muxes : 
	 132 Input  131 Bit        Muxes := 2     
	   2 Input  131 Bit        Muxes := 2     
	   3 Input  130 Bit        Muxes := 2     
	   2 Input  128 Bit        Muxes := 2     
	   2 Input  123 Bit        Muxes := 2     
	   2 Input  110 Bit        Muxes := 2     
	   3 Input  109 Bit        Muxes := 2     
	   4 Input  105 Bit        Muxes := 2     
	   2 Input  104 Bit        Muxes := 2     
	   3 Input  100 Bit        Muxes := 2     
	   2 Input   99 Bit        Muxes := 2     
	   2 Input   98 Bit        Muxes := 4     
	   3 Input   96 Bit        Muxes := 2     
	   2 Input   96 Bit        Muxes := 2     
	   3 Input   94 Bit        Muxes := 2     
	   2 Input   93 Bit        Muxes := 2     
	   2 Input   87 Bit        Muxes := 2     
	   2 Input   85 Bit        Muxes := 2     
	   3 Input   84 Bit        Muxes := 4     
	   2 Input   80 Bit        Muxes := 2     
	   2 Input   79 Bit        Muxes := 2     
	   2 Input   73 Bit        Muxes := 16    
	   2 Input   71 Bit        Muxes := 4     
	   2 Input   68 Bit        Muxes := 18    
	   3 Input   67 Bit        Muxes := 2     
	   2 Input   67 Bit        Muxes := 2     
	   2 Input   66 Bit        Muxes := 4     
	   3 Input   64 Bit        Muxes := 6     
	   4 Input   64 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 19    
	   2 Input   63 Bit        Muxes := 3     
	   2 Input   60 Bit        Muxes := 2     
	   5 Input   57 Bit        Muxes := 1     
	   2 Input   57 Bit        Muxes := 2     
	  58 Input   57 Bit        Muxes := 1     
	   3 Input   56 Bit        Muxes := 4     
	  57 Input   56 Bit        Muxes := 3     
	   2 Input   54 Bit        Muxes := 3     
	   2 Input   53 Bit        Muxes := 3     
	   2 Input   52 Bit        Muxes := 3     
	   3 Input   52 Bit        Muxes := 3     
	   2 Input   49 Bit        Muxes := 1     
	   3 Input   48 Bit        Muxes := 1     
	   2 Input   47 Bit        Muxes := 2     
	   3 Input   45 Bit        Muxes := 2     
	   2 Input   45 Bit        Muxes := 3     
	   2 Input   41 Bit        Muxes := 4     
	   3 Input   40 Bit        Muxes := 3     
	   2 Input   39 Bit        Muxes := 3     
	   2 Input   38 Bit        Muxes := 6     
	   2 Input   37 Bit        Muxes := 18    
	   3 Input   37 Bit        Muxes := 2     
	   2 Input   36 Bit        Muxes := 18    
	   2 Input   35 Bit        Muxes := 9     
	   3 Input   35 Bit        Muxes := 2     
	  36 Input   35 Bit        Muxes := 1     
	   3 Input   34 Bit        Muxes := 3     
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 3     
	   8 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 216   
	  16 Input   32 Bit        Muxes := 2     
	  12 Input   32 Bit        Muxes := 3     
	  13 Input   32 Bit        Muxes := 1     
	   9 Input   32 Bit        Muxes := 2     
	   2 Input   31 Bit        Muxes := 27    
	   3 Input   31 Bit        Muxes := 2     
	  32 Input   31 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 6     
	   3 Input   29 Bit        Muxes := 3     
	   2 Input   29 Bit        Muxes := 7     
	   3 Input   28 Bit        Muxes := 3     
	   2 Input   28 Bit        Muxes := 29    
	   3 Input   26 Bit        Muxes := 7     
	   2 Input   26 Bit        Muxes := 1     
	   3 Input   25 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 4     
	   3 Input   23 Bit        Muxes := 2     
	   2 Input   22 Bit        Muxes := 5     
	   3 Input   22 Bit        Muxes := 3     
	   2 Input   21 Bit        Muxes := 1     
	   3 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 16    
	   2 Input   18 Bit        Muxes := 16    
	  17 Input   18 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 56    
	   2 Input   15 Bit        Muxes := 7     
	   2 Input   14 Bit        Muxes := 9     
	   3 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 3     
	   8 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 26    
	   4 Input   12 Bit        Muxes := 16    
	   2 Input   11 Bit        Muxes := 1     
	   3 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 51    
	   3 Input   10 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 47    
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 243   
	   8 Input    8 Bit        Muxes := 32    
	   4 Input    8 Bit        Muxes := 16    
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 18    
	   2 Input    5 Bit        Muxes := 14    
	  14 Input    5 Bit        Muxes := 1     
	  16 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 158   
	   3 Input    4 Bit        Muxes := 23    
	   4 Input    4 Bit        Muxes := 12    
	  16 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 165   
	   8 Input    3 Bit        Muxes := 48    
	   3 Input    3 Bit        Muxes := 20    
	   2 Input    2 Bit        Muxes := 580   
	   4 Input    2 Bit        Muxes := 7     
	   5 Input    2 Bit        Muxes := 27    
	   3 Input    2 Bit        Muxes := 82    
	   3 Input    1 Bit        Muxes := 25    
	   2 Input    1 Bit        Muxes := 1849  
	   4 Input    1 Bit        Muxes := 60    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_22_axi_register_slice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_register_slice_v2_1_22_axi_register_slice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[3] in module axi_register_slice_v2_1_22_axi_register_slice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_register_slice_v2_1_22_axi_register_slice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_register_slice_v2_1_22_axi_register_slice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_register_slice_v2_1_22_axi_register_slice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_register_slice_v2_1_22_axi_register_slice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_register_slice_v2_1_22_axi_register_slice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_register_slice_v2_1_22_axi_register_slice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_register_slice_v2_1_22_axi_register_slice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_22_axi_register_slice__parameterized1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_register_slice_v2_1_22_axi_register_slice__parameterized1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[3] in module axi_register_slice_v2_1_22_axi_register_slice__parameterized1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_register_slice_v2_1_22_axi_register_slice__parameterized1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_register_slice_v2_1_22_axi_register_slice__parameterized1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_register_slice_v2_1_22_axi_register_slice__parameterized1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_register_slice_v2_1_22_axi_register_slice__parameterized1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_register_slice_v2_1_22_axi_register_slice__parameterized1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_register_slice_v2_1_22_axi_register_slice__parameterized1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_register_slice_v2_1_22_axi_register_slice__parameterized1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_23_si_transactor__parameterized30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_23_si_transactor__parameterized30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_23_si_transactor__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_23_si_transactor__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_23_si_transactor__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_23_si_transactor__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_23_si_transactor__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_23_si_transactor__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_23_si_transactor__parameterized26 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_23_si_transactor__parameterized26 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_23_si_transactor__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_23_si_transactor__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_23_si_transactor__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_23_si_transactor__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_23_si_transactor__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_23_si_transactor__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_23_si_transactor__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_23_si_transactor__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_23_si_transactor__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_23_si_transactor__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_23_si_transactor__parameterized20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_23_si_transactor__parameterized20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_23_si_transactor__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_23_si_transactor__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_23_si_transactor__parameterized18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_23_si_transactor__parameterized18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_23_si_transactor__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_23_si_transactor__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_23_si_transactor__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_23_si_transactor__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_23_si_transactor__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_23_si_transactor__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_23_si_transactor__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_23_si_transactor__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_23_si_transactor__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_23_si_transactor__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_23_si_transactor__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_23_si_transactor__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_23_si_transactor__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_23_si_transactor__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_23_si_transactor__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_23_si_transactor__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_23_si_transactor__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_23_si_transactor__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_23_si_transactor__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_23_si_transactor__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_23_si_transactor__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_23_si_transactor__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_23_si_transactor__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_23_si_transactor__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_23_si_transactor__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_23_si_transactor__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_23_si_transactor__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_23_si_transactor__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_23_si_transactor__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_23_si_transactor__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_23_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_23_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_23_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_23_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_23_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_23_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_23_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_23_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[63] in module axi_crossbar_v2_1_23_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[62] in module axi_crossbar_v2_1_23_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[61] in module axi_crossbar_v2_1_23_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[60] in module axi_crossbar_v2_1_23_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[59] in module axi_crossbar_v2_1_23_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[58] in module axi_crossbar_v2_1_23_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[57] in module axi_crossbar_v2_1_23_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[56] in module axi_crossbar_v2_1_23_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[55] in module axi_crossbar_v2_1_23_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[54] in module axi_crossbar_v2_1_23_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[53] in module axi_crossbar_v2_1_23_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[52] in module axi_crossbar_v2_1_23_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[51] in module axi_crossbar_v2_1_23_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[50] in module axi_crossbar_v2_1_23_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[49] in module axi_crossbar_v2_1_23_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[48] in module axi_crossbar_v2_1_23_crossbar is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 's04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/aresetn_d_reg[0]' (FDR) to 's04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 's07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/aresetn_d_reg[0]' (FDR) to 's07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 's08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/aresetn_d_reg[0]' (FDR) to 's08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 's10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/aresetn_d_reg[0]' (FDR) to 's10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 's15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/aresetn_d_reg[0]' (FDR) to 's15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[3]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[0]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[1]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[3]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[0]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[1]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_write.si_transactor_aw /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[3]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[0]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[1]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[2].gen_si_write.si_transactor_aw /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[3]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[0]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[1]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[3].gen_si_write.si_transactor_aw /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[3]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[0]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[1]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[4].gen_si_write.si_transactor_aw /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[3]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[0]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[1]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[5].gen_si_write.si_transactor_aw /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[3]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[0]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[1]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[6].gen_si_write.si_transactor_aw /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[3]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[0]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[1]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[7].gen_si_write.si_transactor_aw /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[3]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[0]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[1]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[8].gen_si_write.si_transactor_aw /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[3]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[0]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[1]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[9].gen_si_write.si_transactor_aw /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[10].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[3]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[10].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[10].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[0]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[10].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[10].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[1]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[10].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[10].gen_si_write.si_transactor_aw /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[11].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[3]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[11].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[11].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[0]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[11].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[11].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[1]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[11].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[11].gen_si_write.si_transactor_aw /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[12].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[3]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[12].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[12].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[0]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[12].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[12].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[1]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[12].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[12].gen_si_write.si_transactor_aw /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[13].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[3]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[13].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[13].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[0]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[13].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[13].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[1]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[13].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[13].gen_si_write.si_transactor_aw /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[14].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[3]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[14].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[14].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[0]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[14].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[14].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[1]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[14].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[14].gen_si_write.si_transactor_aw /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[15].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[3]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[15].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[15].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[0]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[15].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[15].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[1]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[15].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[15].gen_si_write.si_transactor_aw /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[3]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[0]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[1]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[3]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[0]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[1]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[3]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[0]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[1]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[2].gen_si_read.si_transactor_ar /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[3]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[0]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[1]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[3].gen_si_read.si_transactor_ar /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[3]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[0]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[1]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[4].gen_si_read.si_transactor_ar /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[3]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[0]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[1]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[5].gen_si_read.si_transactor_ar /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[3]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[0]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[1]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[6].gen_si_read.si_transactor_ar /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[3]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[0]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[1]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[7].gen_si_read.si_transactor_ar /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[3]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[0]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[1]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[8].gen_si_read.si_transactor_ar /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[3]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[0]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[1]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[9].gen_si_read.si_transactor_ar /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[10].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[3]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[10].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[10].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[0]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[10].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[10].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[1]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[10].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[10].gen_si_read.si_transactor_ar /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[11].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[3]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[11].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[11].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[0]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[11].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[11].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[1]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[11].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[11].gen_si_read.si_transactor_ar /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[12].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[3]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[12].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[12].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[0]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[12].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[12].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[1]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[12].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[12].gen_si_read.si_transactor_ar /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[13].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[3]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[13].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[13].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[0]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[13].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[13].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[1]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[13].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[13].gen_si_read.si_transactor_ar /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[14].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[3]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[14].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[14].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[0]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[14].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[14].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[1]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[14].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[14].gen_si_read.si_transactor_ar /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[15].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[3]' (FDRE) to 'xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[15].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[15].gen_si_read.si_transactor_ar /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_master_slots[1].reg_slice_mi /\b.b_pipe/m_payload_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/NO_B_CHANNEL.cmd_b_empty_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALOCK_Q_reg[1] )
INFO: [Synth 8-3332] Sequential element (wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_23_wdata_router__1.
INFO: [Synth 8-3332] Sequential element (wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_23_wdata_router__2.
INFO: [Synth 8-3332] Sequential element (wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_23_wdata_router__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_23_wdata_router__parameterized0__2.
INFO: [Synth 8-3332] Sequential element (wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_23_wdata_router__3.
INFO: [Synth 8-3332] Sequential element (wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_23_wdata_router__parameterized0__3.
INFO: [Synth 8-3332] Sequential element (wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_23_wdata_router__parameterized0__4.
INFO: [Synth 8-3332] Sequential element (wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_23_wdata_router__4.
INFO: [Synth 8-3332] Sequential element (wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_23_wdata_router__5.
INFO: [Synth 8-3332] Sequential element (wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_23_wdata_router__parameterized0__5.
INFO: [Synth 8-3332] Sequential element (wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_23_wdata_router__6.
INFO: [Synth 8-3332] Sequential element (wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_23_wdata_router__parameterized0__6.
INFO: [Synth 8-3332] Sequential element (wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_23_wdata_router__parameterized0__7.
INFO: [Synth 8-3332] Sequential element (wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_23_wdata_router__7.
INFO: [Synth 8-3332] Sequential element (wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_23_wdata_router__parameterized0.
INFO: [Synth 8-3332] Sequential element (wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_23_wdata_router.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[2]) is unused and will be removed from module axi_data_fifo_v2_1_21_axic_reg_srl_fifo__parameterized1.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[2]) is unused and will be removed from module axi_data_fifo_v2_1_21_axic_reg_srl_fifo__parameterized2.
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_29ns_29_4_1_U38/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_29ns_29_4_1_U37/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/b_reg_reg[17:0]' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mac_muladd_16s_16s_29ns_29_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_9ns_9_4_1_U35/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '9' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mac_muladd_9s_9s_9ns_9_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_9ns_9_4_1_U35/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '9' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mac_muladd_9s_9s_9ns_9_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_9ns_9_4_1_U35/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '9' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mac_muladd_9s_9s_9ns_9_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_9ns_9_4_1_U36/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '9' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mac_muladd_9s_9s_9ns_9_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_9ns_9_4_1_U36/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '9' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mac_muladd_9s_9s_9ns_9_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_9ns_9_4_1_U36/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '9' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mac_muladd_9s_9s_9ns_9_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_9ns_9_4_1_U39/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '9' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mac_muladd_9s_9s_9ns_9_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_9ns_9_4_1_U39/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '9' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mac_muladd_9s_9s_9ns_9_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_9ns_9_4_1_U39/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '9' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mac_muladd_9s_9s_9ns_9_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_9ns_9_4_1_U36/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '9' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mac_muladd_9s_9s_9ns_9_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_9ns_9_4_1_U35/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '9' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mac_muladd_9s_9s_9ns_9_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_29ns_29_4_1_U38/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '29' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mac_muladd_16s_16s_29ns_29_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_29ns_29_4_1_U38/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '29' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mac_muladd_16s_16s_29ns_29_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_29ns_29_4_1_U37/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '29' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mac_muladd_16s_16s_29ns_29_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_29ns_29_4_1_U37/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '29' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mac_muladd_16s_16s_29ns_29_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln1118_1_reg_4025_reg' and it is trimmed from '29' to '16' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined.v:3466]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_9ns_9_4_1_U39/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '9' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mac_muladd_9s_9s_9ns_9_4_1.v:30]
INFO: [Synth 8-4471] merging register 'sext_ln1118_1_reg_4025_reg[15:0]' into 'r_V_reg_4020_reg[15:0]' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined.v:3466]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mul_31s_31s_31_2_1.v:17]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mul_31s_31s_31_2_1.v:17]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mul_31ns_32ns_63_2_1.v:17]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mul_32s_32s_32_2_1.v:17]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mul_32s_32s_32_2_1.v:17]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mul_32ns_32ns_64_2_1.v:17]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mul_31s_31s_31_2_1.v:17]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mul_31s_31s_31_2_1.v:17]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mul_31s_31s_31_2_1.v:17]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mul_31s_31s_31_2_1.v:17]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mul_31s_31s_31_2_1.v:17]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mul_31s_31s_31_2_1.v:17]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mul_31s_31s_31_2_1.v:17]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mul_31s_31s_31_2_1.v:17]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mul_31s_31s_31_2_1.v:17]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mul_31s_31s_31_2_1.v:17]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mul_31s_31s_31_2_1.v:17]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mul_31s_31s_31_2_1.v:17]
WARNING: [Synth 8-6014] Unused sequential element select_ln45_2_reg_3532_reg was removed.  [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined.v:3023]
WARNING: [Synth 8-6014] Unused sequential element mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg was removed.  [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mul_31s_31s_31_2_1.v:17]
WARNING: [Synth 8-6014] Unused sequential element select_ln121_3_reg_4271_reg was removed.  [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined.v:2988]
WARNING: [Synth 8-6014] Unused sequential element mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg was removed.  [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mul_31s_31s_31_2_1.v:17]
WARNING: [Synth 8-6014] Unused sequential element select_ln94_3_reg_3819_reg was removed.  [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined.v:3078]
WARNING: [Synth 8-6014] Unused sequential element mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg was removed.  [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mul_31s_31s_31_2_1.v:17]
DSP Report: Generating DSP mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register i_reg_577_reg is absorbed into DSP mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register trunc_ln45_1_reg_3456_reg is absorbed into DSP mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register i_reg_577_reg is absorbed into DSP mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register trunc_ln45_1_reg_3456_reg is absorbed into DSP mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register add_ln45_reg_3502_reg is absorbed into DSP mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register trunc_ln45_1_reg_3456_reg is absorbed into DSP mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register add_ln45_reg_3502_reg is absorbed into DSP mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register trunc_ln45_1_reg_3456_reg is absorbed into DSP mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/p_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register reg_1095_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/p_reg.
DSP Report: register mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/p_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/p_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/p_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/p_reg.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/p_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register reg_1095_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/p_reg.
DSP Report: register mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/p_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/p_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/p_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/p_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_29ns_29_4_1_U38/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_29ns_29_4_1_U38/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U38/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_29ns_29_4_1_U38/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U38/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_29ns_29_4_1_U38/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U38/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_29ns_29_4_1_U38/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U38/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_29ns_29_4_1_U38/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U38/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_29ns_29_4_1_U38/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U38/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_29ns_29_4_1_U38/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U38/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/p_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_ln66_reg_4350_reg is absorbed into DSP mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/p_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln66_reg_4350_reg is absorbed into DSP mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/p_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/p_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register reg_1095_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register sub_ln70_reg_4374_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: register reg_1095_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register sub_ln70_reg_4374_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_9ns_9_4_1_U36/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register trunc_ln103_reg_3915_reg is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U36/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_9ns_9_4_1_U36/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U36/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_9ns_9_4_1_U36/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U36/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register trunc_ln105_reg_4005_reg is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U36/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_9ns_9_4_1_U36/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U36/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_9ns_9_4_1_U36/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U36/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_9ns_9_4_1_U36/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U36/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_9ns_9_4_1_U36/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U36/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_29ns_29_4_1_U37/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_29ns_29_4_1_U37/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U37/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_29ns_29_4_1_U37/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U37/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_29ns_29_4_1_U37/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U37/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_29ns_29_4_1_U37/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U37/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_29ns_29_4_1_U37/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U37/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_29ns_29_4_1_U37/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U37/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_29ns_29_4_1_U37/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U37/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_9ns_9_4_1_U39/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register reg_1099_reg is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U39/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_9ns_9_4_1_U39/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U39/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_9ns_9_4_1_U39/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U39/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_9ns_9_4_1_U39/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U39/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_9ns_9_4_1_U39/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U39/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_9ns_9_4_1_U39/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U39/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_9ns_9_4_1_U39/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U39/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_9ns_9_4_1_U35/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register outH_reg_3395_reg is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U35/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_9ns_9_4_1_U35/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U35/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_9ns_9_4_1_U35/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U35/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_9ns_9_4_1_U35/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U35/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_9ns_9_4_1_U35/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U35/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_9ns_9_4_1_U35/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U35/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_9ns_9_4_1_U35/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U35/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register trunc_ln93_reg_3700_reg is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register trunc_ln93_reg_3700_reg is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register j_2_reg_852_reg is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register empty_65_reg_3712_reg is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register j_2_reg_852_reg is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register empty_65_reg_3712_reg is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register trunc_ln121_1_reg_4260_reg is absorbed into DSP mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register empty_65_reg_3712_reg is absorbed into DSP mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register trunc_ln121_1_reg_4260_reg is absorbed into DSP mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register empty_65_reg_3712_reg is absorbed into DSP mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register empty_65_reg_3712_reg is absorbed into DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register empty_65_reg_3712_reg is absorbed into DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register select_ln120_1_reg_4254_reg is absorbed into DSP mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register empty_66_reg_3730_reg is absorbed into DSP mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register select_ln120_1_reg_4254_reg is absorbed into DSP mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register empty_66_reg_3730_reg is absorbed into DSP mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register trunc_ln45_reg_3451_reg is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register trunc_ln45_reg_3451_reg is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register tmp11_reg_3569_reg is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register empty_45_reg_3462_reg is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register tmp11_reg_3569_reg is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register empty_45_reg_3462_reg is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register trunc_ln93_reg_3700_reg is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register trunc_ln93_reg_3700_reg is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register j_1_reg_658_reg is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register empty_65_reg_3712_reg is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register j_1_reg_658_reg is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register empty_65_reg_3712_reg is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register trunc_ln94_1_reg_3808_reg is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register empty_65_reg_3712_reg is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register trunc_ln94_1_reg_3808_reg is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register empty_65_reg_3712_reg is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register select_ln93_1_reg_3791_reg is absorbed into DSP mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register empty_66_reg_3730_reg is absorbed into DSP mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register select_ln93_1_reg_3791_reg is absorbed into DSP mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register empty_66_reg_3730_reg is absorbed into DSP mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0 )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln104_reg_3982_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln104_reg_3982_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln104_reg_3982_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln104_reg_3982_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln104_reg_3982_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln104_reg_3982_reg[10] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module conv_combined_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module conv_combined_control_s_axi.
INFO: [Synth 8-4471] merging register 'mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/a_reg0_reg[31:0]' into 'mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/a_reg0_reg[31:0]' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mul_32ns_64ns_96_5_1.v:23]
INFO: [Synth 8-4471] merging register 'mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/a_reg0_reg[30:0]' into 'mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/a_reg0_reg[30:0]' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mul_31ns_64ns_95_5_1.v:23]
INFO: [Synth 8-5544] ROM "data301" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data171" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data161" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mul_32ns_32ns_64_2_1.v:17]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mul_32ns_64ns_96_5_1.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mul_32ns_32ns_64_2_1.v:17]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 12 [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mul_31ns_96ns_127_5_1.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mul_31ns_64ns_95_5_1.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mul_32ns_64ns_96_5_1.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/e654/hdl/verilog/conv_combined_mul_31ns_64ns_95_5_1.v:23]
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U1/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32ns_32ns_64_2_1_U1/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U1/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U1/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U1/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U1/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32ns_32ns_64_2_1_U1/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U1/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U1/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U1/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U1/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U1/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U1/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32ns_32ns_64_2_1_U1/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U1/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U1/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U1/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U1/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32ns_32ns_64_2_1_U1/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U1/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U1/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U1/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U1/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U1/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg, operation Mode is: (A2*B)'.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg, operation Mode is: (PCIN>>17)+(A*B2)'.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product, operation Mode is: PCIN+(A2*B)'.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: operator mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: operator mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: operator mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: operator mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg, operation Mode is: (PCIN+(A2*B)')'.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: Generating DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product, operation Mode is: PCIN+(A''*B)'.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: Generating DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg, operation Mode is: (PCIN>>17)+(A*B'')'.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: Generating DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg, operation Mode is: (A''*B)'.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: Generating DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: Generating DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg, operation Mode is: (PCIN+(A''*B)')'.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: Generating DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: Generating DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product, operation Mode is: PCIN+(A''*B)'.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: Generating DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: Generating DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: Generating DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: Generating DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg, operation Mode is: (PCIN+(A''*B)')'.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/a_reg0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/a_reg0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product, operation Mode is: PCIN+(A''*B2)'.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/a_reg0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/a_reg0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg, operation Mode is: (A''*B)'.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg, operation Mode is: (PCIN>>17)+(A*B'')'.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product, operation Mode is: PCIN+(A''*B)'.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: operator mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: operator mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: operator mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: operator mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg, operation Mode is: (PCIN+(A''*B)')'.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg, operation Mode is: (A''*B)'.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A*B'')'.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product, operation Mode is: PCIN+(A''*B)'.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg, operation Mode is: (PCIN+(A''*B)')'.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_write/start_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_read/start_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_write/bus_wide_gen.pad_oh_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_read/bus_wide_gen.fifo_burst/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_write/bus_wide_gen.fifo_burst/q_reg[5] )
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_29ns_29_4_1_U12/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/a_reg_reg[24:0]' into 'mac_muladd_16s_16s_29ns_29_4_1_U10/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/a_reg_reg[24:0]' [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/0cb3/hdl/verilog/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_29ns_29_4_1_U10/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '29' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/0cb3/hdl/verilog/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_29ns_29_4_1_U12/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '29' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/0cb3/hdl/verilog/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_29ns_29_4_1_U12/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '29' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/0cb3/hdl/verilog/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_29ns_29_4_1_U10/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '29' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/0cb3/hdl/verilog/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_29ns_29_4_1_U11/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '29' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/0cb3/hdl/verilog/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_29ns_29_4_1_U11/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '29' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/0cb3/hdl/verilog/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln75_reg_1448_pp2_iter2_reg_reg' and it is trimmed from '29' to '16' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/0cb3/hdl/verilog/fcc_combined.v:1760]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln75_reg_1448_reg' and it is trimmed from '29' to '16' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/0cb3/hdl/verilog/fcc_combined.v:1929]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_7ns_12ns_12_4_1_U9/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/0cb3/hdl/verilog/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_7ns_12ns_12_4_1_U9/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/0cb3/hdl/verilog/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_7ns_12ns_12_4_1_U9/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/0cb3/hdl/verilog/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1.v:30]
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data231" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/0cb3/hdl/verilog/fcc_combined_mul_31ns_32ns_63_2_1.v:17]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/0cb3/hdl/verilog/fcc_combined_mul_31s_31s_31_2_1.v:17]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/0cb3/hdl/verilog/fcc_combined_mul_31s_31s_31_2_1.v:17]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/0cb3/hdl/verilog/fcc_combined_mul_31s_31s_31_2_1.v:17]
WARNING: [Synth 8-6014] Unused sequential element add_ln86_reg_1520_reg was removed.  [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/0cb3/hdl/verilog/fcc_combined.v:1692]
WARNING: [Synth 8-6014] Unused sequential element mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg was removed.  [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/0cb3/hdl/verilog/fcc_combined_mul_31s_31s_31_2_1.v:17]
WARNING: [Synth 8-6014] Unused sequential element add_ln69_reg_1336_reg was removed.  [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/0cb3/hdl/verilog/fcc_combined.v:1660]
WARNING: [Synth 8-6014] Unused sequential element mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg was removed.  [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/0cb3/hdl/verilog/fcc_combined_mul_31s_31s_31_2_1.v:17]
WARNING: [Synth 8-6014] Unused sequential element add_ln48_reg_1593_reg was removed.  [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/0cb3/hdl/verilog/fcc_combined.v:1634]
WARNING: [Synth 8-6014] Unused sequential element mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg was removed.  [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/0cb3/hdl/verilog/fcc_combined_mul_31s_31s_31_2_1.v:17]
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register empty_45_reg_1318_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_45_reg_1318_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg.
DSP Report: register mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg.
DSP Report: register mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg.
DSP Report: register mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_29ns_29_4_1_U11/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_29ns_29_4_1_U11/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U11/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_29ns_29_4_1_U11/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U11/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_29ns_29_4_1_U11/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U11/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_29ns_29_4_1_U11/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U11/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_29ns_29_4_1_U11/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U11/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_29ns_29_4_1_U11/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U11/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_29ns_29_4_1_U11/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U11/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_29ns_29_4_1_U11/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U11/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_29ns_29_4_1_U11/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U11/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_29ns_29_4_1_U12/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_29ns_29_4_1_U12/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U12/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_29ns_29_4_1_U10/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U12/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_29ns_29_4_1_U12/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U12/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_29ns_29_4_1_U12/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U12/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_29ns_29_4_1_U12/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U12/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_29ns_29_4_1_U12/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U12/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register i_7_reg_511_reg is absorbed into DSP mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register empty_46_reg_1326_reg is absorbed into DSP mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: register i_7_reg_511_reg is absorbed into DSP mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register empty_46_reg_1326_reg is absorbed into DSP mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register i_2_reg_444_reg is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register empty_46_reg_1326_reg is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: register i_2_reg_444_reg is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register empty_46_reg_1326_reg is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register i_3_reg_545_reg is absorbed into DSP mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register empty_37_reg_1588_reg is absorbed into DSP mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: register i_3_reg_545_reg is absorbed into DSP mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register empty_37_reg_1588_reg is absorbed into DSP mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mac_muladd_6ns_7ns_12ns_12_4_1_U9/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x32)')')'.
DSP Report: register mac_muladd_6ns_7ns_12ns_12_4_1_U9/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_6ns_7ns_12ns_12_4_1_U9/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_7ns_12ns_12_4_1_U9/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_6ns_7ns_12ns_12_4_1_U9/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register trunc_ln1118_reg_1428_reg is absorbed into DSP mac_muladd_6ns_7ns_12ns_12_4_1_U9/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_7ns_12ns_12_4_1_U9/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_6ns_7ns_12ns_12_4_1_U9/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_7ns_12ns_12_4_1_U9/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_6ns_7ns_12ns_12_4_1_U9/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_6ns_7ns_12ns_12_4_1_U9/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_6ns_7ns_12ns_12_4_1_U9/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_6ns_7ns_12ns_12_4_1_U9/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_6ns_7ns_12ns_12_4_1_U9/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_29ns_29_4_1_U10/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_29ns_29_4_1_U10/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U10/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_29ns_29_4_1_U10/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U10/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_29ns_29_4_1_U10/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U10/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_29ns_29_4_1_U10/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U10/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_29ns_29_4_1_U10/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U10/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_29ns_29_4_1_U10/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U10/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg_reg.
WARNING: [Synth 8-3917] design fcc_combined has port x_Addr_A[31] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port x_Addr_A[30] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port x_Addr_A[29] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port x_Addr_A[28] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port x_Addr_A[27] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port x_Addr_A[26] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port x_Addr_A[25] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port x_Addr_A[24] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port x_Addr_A[23] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port x_Addr_A[22] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port x_Addr_A[21] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port x_Addr_A[20] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port x_Addr_A[19] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port x_Addr_A[18] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port x_Addr_A[17] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port x_Addr_A[16] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port x_Addr_A[15] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port x_Addr_A[14] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port x_Addr_A[13] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port x_Addr_A[0] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port x_WEN_A[1] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port x_WEN_A[0] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port x_Din_A[15] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port x_Din_A[14] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port x_Din_A[13] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port x_Din_A[12] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port x_Din_A[11] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port x_Din_A[10] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port x_Din_A[9] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port x_Din_A[8] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port x_Din_A[7] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port x_Din_A[6] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port x_Din_A[5] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port x_Din_A[4] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port x_Din_A[3] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port x_Din_A[2] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port x_Din_A[1] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port x_Din_A[0] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port dx_Addr_A[31] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port dx_Addr_A[30] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port dx_Addr_A[29] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port dx_Addr_A[28] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port dx_Addr_A[27] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port dx_Addr_A[26] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port dx_Addr_A[25] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port dx_Addr_A[24] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port dx_Addr_A[23] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port dx_Addr_A[22] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port dx_Addr_A[21] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port dx_Addr_A[20] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port dx_Addr_A[19] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port dx_Addr_A[18] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port dx_Addr_A[17] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port dx_Addr_A[16] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port dx_Addr_A[15] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port dx_Addr_A[14] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port dx_Addr_A[13] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port dx_Addr_A[12] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port dx_Addr_A[11] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port dx_Addr_A[10] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port dx_Addr_A[9] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port dx_Addr_A[8] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port dx_Addr_A[7] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port dx_Addr_A[0] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port y_Addr_A[31] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port y_Addr_A[30] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port y_Addr_A[29] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port y_Addr_A[28] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port y_Addr_A[27] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port y_Addr_A[26] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port y_Addr_A[25] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port y_Addr_A[24] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port y_Addr_A[23] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port y_Addr_A[22] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port y_Addr_A[21] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port y_Addr_A[20] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port y_Addr_A[19] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port y_Addr_A[18] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port y_Addr_A[17] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port y_Addr_A[16] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port y_Addr_A[15] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port y_Addr_A[14] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port y_Addr_A[13] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port y_Addr_A[12] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port y_Addr_A[11] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port y_Addr_A[10] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port y_Addr_A[9] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port y_Addr_A[8] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port y_Addr_A[7] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port y_Addr_A[0] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port dy_Addr_A[31] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port dy_Addr_A[30] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port dy_Addr_A[29] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port dy_Addr_A[28] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port dy_Addr_A[27] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port dy_Addr_A[26] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port dy_Addr_A[25] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port dy_Addr_A[24] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port dy_Addr_A[23] driven by constant 0
WARNING: [Synth 8-3917] design fcc_combined has port dy_Addr_A[22] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_read/start_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_write/start_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_write/bus_wide_gen.pad_oh_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_read/bus_wide_gen.fifo_burst/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_write/bus_wide_gen.fifo_burst/q_reg[5] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module fcc_combined_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module fcc_combined_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[47]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[46]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[45]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[44]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[43]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[42]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[41]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[40]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[39]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[38]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[37]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[36]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[35]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[34]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[33]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[32]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[31]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[30]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[29]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[28]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[27]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[26]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[25]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[24]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[23]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[22]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[21]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[20]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[19]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[18]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[17]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[47]__0) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[46]__0) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[45]__0) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[44]__0) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[43]__0) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[42]__0) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[41]__0) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[40]__0) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[39]__0) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[38]__0) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[37]__0) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[36]__0) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[35]__0) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[34]__0) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[33]__0) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[32]__0) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[31]__0) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[30]__0) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[29]__0) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[28]__0) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[27]__0) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[26]__0) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[25]__0) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[24]__0) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[23]__0) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[22]__0) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[21]__0) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[20]__0) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[19]__0) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[18]__0) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg[17]__0) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg[47]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg[46]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg[45]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg[44]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg[43]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg[42]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg[41]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg[40]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg[39]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg[38]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg[37]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg[36]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg[35]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg[34]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg[33]) is unused and will be removed from module fcc_combined.
WARNING: [Synth 8-3332] Sequential element (mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg[32]) is unused and will be removed from module fcc_combined.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_ln71_reg_1364_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_ln50_reg_1611_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_ln88_reg_1538_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_ln1116_reg_1664_reg[0] )
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/769b/hdl/verilog/loss_derivative_mul_50ns_47ns_97_5_1.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/769b/hdl/verilog/loss_derivative_mul_50ns_50ns_100_5_1.v:23]
DSP Report: Generating DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: Generating DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: Generating DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: Generating DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: Generating DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: Generating DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '29' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/769b/hdl/verilog/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_mul_23ns_6ns_24_4_1_U11/loss_derivative_mul_mul_23ns_6ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '24' to '23' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/769b/hdl/verilog/loss_derivative_mul_mul_23ns_6ns_24_4_1.v:24]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_mul_23ns_6ns_24_4_1_U11/loss_derivative_mul_mul_23ns_6ns_24_4_1_DSP48_0_U/p_reg_tmp_reg' and it is trimmed from '24' to '23' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/769b/hdl/verilog/loss_derivative_mul_mul_23ns_6ns_24_4_1.v:23]
DSP Report: Generating DSP mul_mul_23ns_6ns_24_4_1_U11/loss_derivative_mul_mul_23ns_6ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register log_apfixed_reduce_log_inverse_lut_table_array_V_U/loss_derivative_log_16_3_s_log_apfixed_reduce_log_inverse_lut_table_array_V_rom_U/q0_reg is absorbed into DSP mul_mul_23ns_6ns_24_4_1_U11/loss_derivative_mul_mul_23ns_6ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_23ns_6ns_24_4_1_U11/loss_derivative_mul_mul_23ns_6ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_23ns_6ns_24_4_1_U11/loss_derivative_mul_mul_23ns_6ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register b_frac_010_reg_277_reg is absorbed into DSP mul_mul_23ns_6ns_24_4_1_U11/loss_derivative_mul_mul_23ns_6ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_23ns_6ns_24_4_1_U11/loss_derivative_mul_mul_23ns_6ns_24_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_23ns_6ns_24_4_1_U11/loss_derivative_mul_mul_23ns_6ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_23ns_6ns_24_4_1_U11/loss_derivative_mul_mul_23ns_6ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_23ns_6ns_24_4_1_U11/loss_derivative_mul_mul_23ns_6ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_23ns_6ns_24_4_1_U11/loss_derivative_mul_mul_23ns_6ns_24_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_23ns_6ns_24_4_1_U11/loss_derivative_mul_mul_23ns_6ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_23ns_6ns_24_4_1_U11/loss_derivative_mul_mul_23ns_6ns_24_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_23ns_6ns_24_4_1_U11/loss_derivative_mul_mul_23ns_6ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register ret_V_3_reg_1867_pp0_iter6_reg_reg is absorbed into DSP mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/p is absorbed into DSP mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/m is absorbed into DSP mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP r_V_s_reg_1899_reg, operation Mode is: (A*B)'.
DSP Report: register r_V_s_reg_1899_reg is absorbed into DSP r_V_s_reg_1899_reg.
DSP Report: operator mul_9ns_9ns_18_1_1_U10/loss_derivative_mul_9ns_9ns_18_1_1_Multiplier_3_U/p is absorbed into DSP r_V_s_reg_1899_reg.
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loss_derivative_0/inst/grp_exp_16_3_s_fu_534/\f_x_msb_3_table_V_U/loss_derivative_exp_16_3_s_f_x_msb_3_table_V_rom_U/q0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loss_derivative_0/inst/grp_exp_16_3_s_fu_534/\rhs_2_reg_512_pp0_iter6_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loss_derivative_0/inst/grp_exp_16_3_s_fu_534/\rhs_2_reg_512_pp0_iter6_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loss_derivative_0/inst/grp_exp_16_3_s_fu_534/\rhs_2_reg_512_pp0_iter6_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loss_derivative_0/inst/grp_exp_16_3_s_fu_534/\rhs_2_reg_512_pp0_iter6_reg_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loss_derivative_0/inst/grp_exp_16_3_s_fu_534/\rhs_2_reg_512_pp0_iter6_reg_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loss_derivative_0/inst/grp_exp_16_3_s_fu_534/\rhs_2_reg_512_pp0_iter6_reg_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loss_derivative_0/inst/grp_exp_16_3_s_fu_534/\rhs_2_reg_512_pp0_iter6_reg_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loss_derivative_0/inst/grp_exp_16_3_s_fu_534/\rhs_2_reg_512_pp0_iter6_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loss_derivative_0/inst/grp_exp_16_3_s_fu_534/\rhs_2_reg_512_pp0_iter6_reg_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loss_derivative_0/inst/grp_exp_16_3_s_fu_534/\rhs_2_reg_512_pp0_iter6_reg_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loss_derivative_0/inst/grp_exp_16_3_s_fu_534/\rhs_2_reg_512_pp0_iter6_reg_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loss_derivative_0/inst/grp_exp_16_3_s_fu_534/\rhs_2_reg_512_pp0_iter6_reg_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loss_derivative_0/inst/grp_exp_16_3_s_fu_534/\rhs_2_reg_512_pp0_iter6_reg_reg[44] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (loss_derivative_0/inst/grp_exp_16_3_s_fu_534/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loss_derivative_0/inst/sdiv_29ns_16s_16_33_1_U21/\loss_derivative_sdiv_29ns_16s_16_33_1_div_U/dividend0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loss_derivative_0/inst/sdiv_29ns_16s_16_33_1_U21/\loss_derivative_sdiv_29ns_16s_16_33_1_div_U/dividend0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loss_derivative_0/inst/sdiv_29ns_16s_16_33_1_U21/\loss_derivative_sdiv_29ns_16s_16_33_1_div_U/dividend0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loss_derivative_0/inst/sdiv_29ns_16s_16_33_1_U21/\loss_derivative_sdiv_29ns_16s_16_33_1_div_U/dividend0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loss_derivative_0/inst/sdiv_29ns_16s_16_33_1_U21/\loss_derivative_sdiv_29ns_16s_16_33_1_div_U/dividend0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loss_derivative_0/inst/sdiv_29ns_16s_16_33_1_U21/\loss_derivative_sdiv_29ns_16s_16_33_1_div_U/dividend0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loss_derivative_0/inst/sdiv_29ns_16s_16_33_1_U21/\loss_derivative_sdiv_29ns_16s_16_33_1_div_U/dividend0_reg[6] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_16s_16s_29ns_29_4_1_U1/update_weights_mac_mulsub_16s_16s_29ns_29_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '29' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2abc/hdl/verilog/update_weights_mac_mulsub_16s_16s_29ns_29_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_16s_16s_29ns_29_4_1_U1/update_weights_mac_mulsub_16s_16s_29ns_29_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '29' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2abc/hdl/verilog/update_weights_mac_mulsub_16s_16s_29ns_29_4_1.v:31]
DSP Report: Generating DSP mac_mulsub_16s_16s_29ns_29_4_1_U1/update_weights_mac_mulsub_16s_16s_29ns_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C-(A2*B'')')'.
DSP Report: register mac_mulsub_16s_16s_29ns_29_4_1_U1/update_weights_mac_mulsub_16s_16s_29ns_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_mulsub_16s_16s_29ns_29_4_1_U1/update_weights_mac_mulsub_16s_16s_29ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_mulsub_16s_16s_29ns_29_4_1_U1/update_weights_mac_mulsub_16s_16s_29ns_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_mulsub_16s_16s_29ns_29_4_1_U1/update_weights_mac_mulsub_16s_16s_29ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_mulsub_16s_16s_29ns_29_4_1_U1/update_weights_mac_mulsub_16s_16s_29ns_29_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_mulsub_16s_16s_29ns_29_4_1_U1/update_weights_mac_mulsub_16s_16s_29ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_mulsub_16s_16s_29ns_29_4_1_U1/update_weights_mac_mulsub_16s_16s_29ns_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_mulsub_16s_16s_29ns_29_4_1_U1/update_weights_mac_mulsub_16s_16s_29ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_mulsub_16s_16s_29ns_29_4_1_U1/update_weights_mac_mulsub_16s_16s_29ns_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_mulsub_16s_16s_29ns_29_4_1_U1/update_weights_mac_mulsub_16s_16s_29ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_mulsub_16s_16s_29ns_29_4_1_U1/update_weights_mac_mulsub_16s_16s_29ns_29_4_1_DSP48_0_U/p is absorbed into DSP mac_mulsub_16s_16s_29ns_29_4_1_U1/update_weights_mac_mulsub_16s_16s_29ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_mulsub_16s_16s_29ns_29_4_1_U1/update_weights_mac_mulsub_16s_16s_29ns_29_4_1_DSP48_0_U/m is absorbed into DSP mac_mulsub_16s_16s_29ns_29_4_1_U1/update_weights_mac_mulsub_16s_16s_29ns_29_4_1_DSP48_0_U/p_reg_reg.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:45 ; elapsed = 00:02:01 . Memory (MB): peak = 2986.059 ; gain = 628.086 ; free physical = 11813 ; free virtual = 21199
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is (post resource management): A2*B''.
DSP Report: register mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register trunc_ln45_1_reg_3456_reg is absorbed into DSP mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is (post resource management): A2*B''.
DSP Report: register mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register trunc_ln45_1_reg_3456_reg is absorbed into DSP mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product, operation Mode is (post resource management): A2*B.
DSP Report: register mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/p_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/p_reg.
DSP Report: register mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/p_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/p_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/p_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U18/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/conv_combined_mul_32s_32s_32_2_1_Multiplier_3_U/p_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_9ns_9_4_1_U36/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C'+(A2*B'')')'.
DSP Report: register trunc_ln103_reg_3915_reg is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U36/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_9ns_9_4_1_U36/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U36/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_9ns_9_4_1_U36/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U36/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register trunc_ln105_reg_4005_reg is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U36/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_9ns_9_4_1_U36/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U36/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_9ns_9_4_1_U36/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U36/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_9ns_9_4_1_U36/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U36/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_9ns_9_4_1_U36/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U36/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_9ns_9_4_1_U39/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A2*B'')')'.
DSP Report: register reg_1099_reg is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U39/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_9ns_9_4_1_U39/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U39/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_9ns_9_4_1_U39/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U39/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_9ns_9_4_1_U39/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U39/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_9ns_9_4_1_U39/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U39/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_9ns_9_4_1_U39/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U39/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_9ns_9_4_1_U39/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U39/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_9ns_9_4_1_U35/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C+(A2*B'')')'.
DSP Report: register outH_reg_3395_reg is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U35/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_9ns_9_4_1_U35/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U35/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_9ns_9_4_1_U35/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U35/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_9ns_9_4_1_U35/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U35/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_9ns_9_4_1_U35/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U35/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_9ns_9_4_1_U35/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U35/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_9ns_9_4_1_U35/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_9ns_9_4_1_U35/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is (post resource management): A2*B''.
DSP Report: register mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register trunc_ln93_reg_3700_reg is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register empty_65_reg_3712_reg is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register empty_65_reg_3712_reg is absorbed into DSP mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register empty_66_reg_3730_reg is absorbed into DSP mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U24/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is (post resource management): A2*B''.
DSP Report: register mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register trunc_ln45_reg_3451_reg is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is (post resource management): A2*B''.
DSP Report: register mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register empty_45_reg_3462_reg is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is (post resource management): A2*B''.
DSP Report: register mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register trunc_ln93_reg_3700_reg is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register empty_65_reg_3712_reg is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register empty_65_reg_3712_reg is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register empty_66_reg_3730_reg is absorbed into DSP mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U14/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/p_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg, operation Mode is (post resource management): (A2*B)'.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg, operation Mode is (post resource management): (PCIN>>17)+(A*B2)'.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product, operation Mode is (post resource management): PCIN+(A2*B)'.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: operator mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: operator mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg, operation Mode is (post resource management): (PCIN>>17)+(A2*B2)'.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product, operation Mode is (post resource management): (PCIN>>17)+(A2*B2)'.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: operator mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: operator mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg, operation Mode is (post resource management): (PCIN+(A2*B)')'.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U28/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A2*B.
DSP Report: register mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U13/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg, operation Mode is (post resource management): (A2*B'')'.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: Generating DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product, operation Mode is (post resource management): PCIN+(A''*B)'.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: Generating DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg, operation Mode is (post resource management): (PCIN>>17)+(A*B'')'.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: Generating DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg, operation Mode is (post resource management): (A''*B)'.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: Generating DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product, operation Mode is (post resource management): (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: Generating DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg, operation Mode is (post resource management): (PCIN+(A''*B)')'.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: Generating DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg, operation Mode is (post resource management): (A2*B'')'.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: Generating DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product, operation Mode is (post resource management): PCIN+(A''*B)'.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: Generating DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg, operation Mode is (post resource management): (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: Generating DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg, operation Mode is (post resource management): (A2*B'')'.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg.
DSP Report: Generating DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product, operation Mode is (post resource management): (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product.
DSP Report: Generating DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg, operation Mode is (post resource management): (PCIN+(A''*B)')'.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U29/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_7_U/buff1_reg.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg, operation Mode is (post resource management): (A''*B'')'.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product, operation Mode is (post resource management): PCIN+(A''*B2)'.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg, operation Mode is (post resource management): (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg, operation Mode is (post resource management): (A''*B'')'.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product, operation Mode is (post resource management): (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg, operation Mode is (post resource management): (PCIN+(A''*B2)')'.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U9/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg, operation Mode is (post resource management): (A''*B)'.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg, operation Mode is (post resource management): (PCIN>>17)+(A*B'')'.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg, operation Mode is (post resource management): (A2*B'')'.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product, operation Mode is (post resource management): PCIN+(A''*B)'.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: operator mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: operator mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg, operation Mode is (post resource management): (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg, operation Mode is (post resource management): (A2*B'')'.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product, operation Mode is (post resource management): (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: operator mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: operator mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg, operation Mode is (post resource management): (PCIN+(A''*B)')'.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U17/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg, operation Mode is (post resource management): (A2*B'')'.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product, operation Mode is (post resource management): PCIN+(A''*B)'.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg, operation Mode is (post resource management): (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg, operation Mode is (post resource management): (A2*B'')'.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product, operation Mode is (post resource management): (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg, operation Mode is (post resource management): (PCIN+(A''*B)')'.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U2/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_1_U/buff1_reg.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg.
DSP Report: register mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg.
DSP Report: register mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg.
DSP Report: register mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A2*B''.
DSP Report: register mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register empty_46_reg_1326_reg is absorbed into DSP mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A2*B''.
DSP Report: register mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register empty_46_reg_1326_reg is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): A2*B''.
DSP Report: register mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register empty_37_reg_1588_reg is absorbed into DSP mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mac_muladd_6ns_7ns_12ns_12_4_1_U9/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C'+(A2*(B:0x32)')')'.
DSP Report: register mac_muladd_6ns_7ns_12ns_12_4_1_U9/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_6ns_7ns_12ns_12_4_1_U9/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_7ns_12ns_12_4_1_U9/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_6ns_7ns_12ns_12_4_1_U9/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register trunc_ln1118_reg_1428_reg is absorbed into DSP mac_muladd_6ns_7ns_12ns_12_4_1_U9/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_7ns_12ns_12_4_1_U9/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_6ns_7ns_12ns_12_4_1_U9/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_7ns_12ns_12_4_1_U9/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_6ns_7ns_12ns_12_4_1_U9/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_6ns_7ns_12ns_12_4_1_U9/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_6ns_7ns_12ns_12_4_1_U9/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_6ns_7ns_12ns_12_4_1_U9/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_6ns_7ns_12ns_12_4_1_U9/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg, operation Mode is (post resource management): (A''*B'')'.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: Generating DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): PCIN+(A''*B'')'.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg, operation Mode is (post resource management): (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: Generating DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg, operation Mode is (post resource management): (A''*B'')'.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: Generating DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): PCIN+(A''*B'')'.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg, operation Mode is (post resource management): (PCIN+(A''*B'')')'.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: Generating DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg, operation Mode is (post resource management): (A''*B'')'.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: Generating DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product, operation Mode is (post resource management): (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg, operation Mode is (post resource management): (PCIN+(A''*B'')')'.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg, operation Mode is (post resource management): (A''*B'')'.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product, operation Mode is (post resource management): PCIN+(A''*B'')'.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg, operation Mode is (post resource management): (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg, operation Mode is (post resource management): (A''*B'')'.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product, operation Mode is (post resource management): PCIN+(A''*B'')'.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg, operation Mode is (post resource management): (PCIN+(A''*B'')')'.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg, operation Mode is (post resource management): (A''*B'')'.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product, operation Mode is (post resource management): (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg, operation Mode is (post resource management): (PCIN+(A''*B'')')'.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: Generating DSP mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/p_reg_reg, operation Mode is (post resource management): (C'-(A''*B'')')'.
DSP Report: register mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register ret_V_3_reg_1867_pp0_iter6_reg_reg is absorbed into DSP mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/p is absorbed into DSP mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/m is absorbed into DSP mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/p_reg_reg.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+--------------------------------------------------------------------------------+------------+---------------+----------------+
|Module Name                                                                     | RTL Object | Depth x Width | Implemented As | 
+--------------------------------------------------------------------------------+------------+---------------+----------------+
|loss_derivative_exp_16_3_s_f_x_msb_3_table_V_rom                                | p_0_out    | 32x30         | LUT            | 
|loss_derivative_log_16_3_s_log_apfixed_reduce_log_inverse_lut_table_array_V_rom | p_0_out    | 64x6          | LUT            | 
+--------------------------------------------------------------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+------------------------------------+------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                         | RTL Object                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------+------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|conv_combined__GBM0                 | wbuf_V_U/conv_combined_wbuf_V_ram_U/ram_reg    | 9 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 8      | 
|conv_combined__GBM0                 | dwbuf_V_U/conv_combined_dwbuf_V_ram_U/ram_reg  | 9 K x 16(READ_FIRST)   | W |   | 9 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|gmem_m_axi_U                        | bus_write/buff_wdata/mem_reg                   | 256 x 18(READ_FIRST)   | W |   | 256 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|gmem_m_axi_U                        | bus_read/buff_rdata/mem_reg                    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|gmem_m_axi_U                        | bus_write/buff_wdata/mem_reg                   | 256 x 18(READ_FIRST)   | W |   | 256 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|gmem_m_axi_U                        | bus_read/buff_rdata/mem_reg                    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fcc_combined                        | wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg     | 2 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|fcc_combined                        | bbuf_V_U/fcc_combined_bbuf_V_ram_U/ram_reg     | 50 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|fcc_combined                        | dwbuf_V_U/fcc_combined_dwbuf_V_ram_U/ram_reg   | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|loss_derivative_0/inst/gmem_m_axi_U | bus_write/buff_wdata/mem_reg                   | 256 x 18(READ_FIRST)   | W |   | 256 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|loss_derivative_0/inst/gmem_m_axi_U | bus_read/buff_rdata/mem_reg                    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|update_weights_0/inst/gmem_m_axi_U  | bus_write/buff_wdata/mem_reg                   | 256 x 18(READ_FIRST)   | W |   | 256 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|update_weights_0/inst/gmem_m_axi_U  | bus_read/buff_rdata/mem_reg                    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|update_weights_0/inst               | wbuf_V_U/update_weights_wbuf_V_ram_U/ram_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|update_weights_0/inst               | dwbuf_V_U/update_weights_dwbuf_V_ram_U/ram_reg | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|InputLayer_0                        | inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg | 256 x 18(READ_FIRST)   | W |   | 256 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|InputLayer_0                        | inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg  | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------------------------+------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                               | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives     | 
+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst               | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 8               | RAM32M x 2	    | 
|\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1	    | 
|\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1	  | 
|conv_combined__GBM0                                                                                                                       | bbuf_V_U/conv_combined_bbuf_V_ram_U/ram_reg                                   | Implied        | 32 x 16              | RAM32X1S x 16	 | 
|conv_combined__GBM0                                                                                                                       | dbbuf_V_U/conv_combined_bbuf_V_ram_U/ram_reg                                  | Implied        | 32 x 16              | RAM32X1S x 16	 | 
|loss_derivative_0/inst                                                                                                                    | log_probs_V_U/loss_derivative_log_probs_V_ram_U/ram_reg                       | Implied        | 16 x 16              | RAM16X1S x 16	 | 
|loss_derivative_0/inst                                                                                                                    | probs_V_U/loss_derivative_log_probs_V_ram_U/ram_reg                           | Implied        | 16 x 16              | RAM16X1S x 16	 | 
+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+--------------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                             | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|conv_combined__GBM0                                     | A''*B2                | 18     | 14     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined__GBM0                                     | (PCIN>>17)+A2*B2      | 14     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined__GBM0                                     | A2*B''                | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|conv_combined__GBM0                                     | (PCIN>>17)+A2*B2      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined__GBM0                                     | A''*B2                | 18     | 14     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined__GBM0                                     | (PCIN>>17)+A2*B2      | 14     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined__GBM0                                     | A2*B''                | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|conv_combined__GBM0                                     | (PCIN>>17)+A2*B2      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined__GBM0                                     | A2*B                  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_combined__GBM0                                     | (PCIN>>17)+A2*B       | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_combined__GBM0                                     | A*B2                  | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined__GBM0                                     | (PCIN>>17)+A*B2       | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined__GBM0                                     | (C+(A2*B'')')'        | 17     | 17     | 29     | -      | 29     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|conv_combined__GBM0                                     | A2*B                  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_combined__GBM0                                     | (PCIN>>17)+A*B        | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_combined__GBM0                                     | A2*B2                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined__GBM0                                     | (PCIN>>17)+A2*B       | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_combined__GBM0                                     | A2*B2                 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined__GBM0                                     | (PCIN>>17)+A2*B       | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_combined__GBM0                                     | A2*B2                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined__GBM0                                     | (PCIN>>17)+A2*B       | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_combined__GBM0                                     | A2*B2                 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined__GBM0                                     | (PCIN>>17)+A2*B2      | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined__GBM0                                     | A2*B2                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined__GBM0                                     | (PCIN>>17)+A2*B2      | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined__GBM0                                     | (C'+(A2*B'')')'       | 9      | 9      | 9      | -      | 9      | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|conv_combined__GBM0                                     | (C+(A2*B'')')'        | 17     | 17     | 29     | -      | 29     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|conv_combined__GBM0                                     | (C+(A2*B'')')'        | 9      | 9      | 9      | -      | 9      | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|conv_combined__GBM0                                     | (C+(A2*B'')')'        | 9      | 9      | 9      | -      | 9      | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|conv_combined__GBM0                                     | A''*B                 | 18     | 14     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_combined__GBM0                                     | (PCIN>>17)+A*B2       | 14     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined__GBM0                                     | A2*B''                | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|conv_combined__GBM0                                     | (PCIN>>17)+A2*B2      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined__GBM0                                     | A2*B                  | 18     | 14     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_combined__GBM0                                     | (PCIN>>17)+A*B        | 14     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_combined__GBM0                                     | A2*B2                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined__GBM0                                     | (PCIN>>17)+A2*B       | 18     | 14     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_combined__GBM0                                     | A2*B2                 | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined__GBM0                                     | (PCIN>>17)+A2*B2      | 14     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined__GBM0                                     | A2*B2                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined__GBM0                                     | (PCIN>>17)+A2*B2      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined__GBM0                                     | A2*B2                 | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined__GBM0                                     | (PCIN>>17)+A2*B2      | 14     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined__GBM0                                     | A2*B2                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined__GBM0                                     | (PCIN>>17)+A2*B2      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined__GBM0                                     | A2*B2                 | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined__GBM0                                     | (PCIN>>17)+A2*B       | 14     | 14     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_combined__GBM0                                     | A2*B2                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined__GBM0                                     | (PCIN>>17)+A2*B       | 18     | 14     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_combined__GBM0                                     | A2*B2                 | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined__GBM0                                     | (PCIN>>17)+A2*B2      | 14     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined__GBM0                                     | A2*B2                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined__GBM0                                     | (PCIN>>17)+A2*B2      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined__GBM0                                     | A''*B                 | 18     | 14     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_combined__GBM0                                     | (PCIN>>17)+A*B2       | 14     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined__GBM0                                     | A2*B''                | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|conv_combined__GBM0                                     | (PCIN>>17)+A2*B2      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined__GBM0                                     | A''*B2                | 18     | 14     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined__GBM0                                     | (PCIN>>17)+A2*B2      | 14     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined__GBM0                                     | A2*B''                | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|conv_combined__GBM0                                     | (PCIN>>17)+A2*B2      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined__GBM0                                     | A''*B                 | 18     | 14     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_combined__GBM0                                     | (PCIN>>17)+A*B2       | 14     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined__GBM0                                     | A2*B''                | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|conv_combined__GBM0                                     | (PCIN>>17)+A2*B2      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined__GBM0                                     | A2*B2                 | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined__GBM0                                     | (PCIN>>17)+A2*B2      | 14     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined__GBM0                                     | A2*B2                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined__GBM0                                     | (PCIN>>17)+A2*B2      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined__GBM0                                     | A2*B2                 | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined__GBM0                                     | (PCIN>>17)+A2*B2      | 14     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined__GBM0                                     | A2*B2                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined__GBM0                                     | (PCIN>>17)+A2*B2      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined__GBM0                                     | A2*B2                 | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined__GBM0                                     | (PCIN>>17)+A2*B2      | 14     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined__GBM0                                     | A2*B2                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined__GBM0                                     | (PCIN>>17)+A2*B2      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined__GBM1                                     | A*B                   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_combined__GBM1                                     | (PCIN>>17)+A*B        | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_combined__GBM1                                     | A*B                   | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_combined__GBM1                                     | (PCIN>>17)+A*B        | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_combined__GBM1                                     | (A2*B)'               | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|conv_combined__GBM1                                     | (PCIN>>17)+(A*B2)'    | 16     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|conv_combined__GBM1                                     | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|conv_combined__GBM1                                     | PCIN+(A2*B)'          | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|conv_combined__GBM1                                     | (PCIN>>17)+(A2*B2)'   | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv_combined__GBM1                                     | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|conv_combined__GBM1                                     | (PCIN>>17)+(A2*B2)'   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|conv_combined__GBM1                                     | (PCIN+(A2*B)')'       | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|conv_combined__GBM1                                     | A*B                   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_combined__GBM1                                     | (PCIN>>17)+A*B        | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_combined__GBM1                                     | A2*B                  | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_combined__GBM1                                     | (PCIN>>17)+A2*B       | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_combined__GBM1                                     | (A2*B'')'             | 18     | 12     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|conv_combined__GBM1                                     | PCIN+(A''*B)'         | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|conv_combined__GBM1                                     | (PCIN>>17)+(A*B'')'   | 15     | 12     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|conv_combined__GBM1                                     | (A''*B)'              | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|conv_combined__GBM1                                     | (PCIN>>17)+(A2*B'')'  | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|conv_combined__GBM1                                     | (PCIN+(A''*B)')'      | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|conv_combined__GBM1                                     | (A2*B'')'             | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|conv_combined__GBM1                                     | PCIN+(A''*B)'         | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|conv_combined__GBM1                                     | (PCIN>>17)+(A2*B'')'  | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_combined__GBM1                                     | (A2*B'')'             | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|conv_combined__GBM1                                     | (PCIN>>17)+(A2*B'')'  | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|conv_combined__GBM1                                     | (PCIN+(A''*B)')'      | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|conv_combined__GBM1                                     | (A''*B2)'             | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|conv_combined__GBM1                                     | (PCIN>>17)+(A2*B'')'  | 15     | 14     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_combined__GBM1                                     | (A''*B'')'            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|conv_combined__GBM1                                     | PCIN+(A''*B2)'        | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|conv_combined__GBM1                                     | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_combined__GBM1                                     | (A''*B'')'            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|conv_combined__GBM1                                     | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|conv_combined__GBM1                                     | (PCIN+(A''*B2)')'     | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_combined__GBM1                                     | (A''*B)'              | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|conv_combined__GBM1                                     | (PCIN>>17)+(A*B'')'   | 16     | 14     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|conv_combined__GBM1                                     | (A2*B'')'             | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|conv_combined__GBM1                                     | PCIN+(A''*B)'         | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|conv_combined__GBM1                                     | (PCIN>>17)+(A2*B'')'  | 18     | 14     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_combined__GBM1                                     | (A2*B'')'             | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|conv_combined__GBM1                                     | (PCIN>>17)+(A2*B'')'  | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|conv_combined__GBM1                                     | (PCIN+(A''*B)')'      | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|conv_combined__GBM1                                     | (A''*B)'              | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|conv_combined__GBM1                                     | (PCIN>>17)+(A*B'')'   | 15     | 14     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|conv_combined__GBM1                                     | (A2*B'')'             | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|conv_combined__GBM1                                     | PCIN+(A''*B)'         | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|conv_combined__GBM1                                     | (PCIN>>17)+(A2*B'')'  | 18     | 14     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_combined__GBM1                                     | (A2*B'')'             | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|conv_combined__GBM1                                     | (PCIN>>17)+(A2*B'')'  | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|conv_combined__GBM1                                     | (PCIN+(A''*B)')'      | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|fcc_combined                                            | A2*B2                 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fcc_combined                                            | (PCIN>>17)+A*B2       | 16     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fcc_combined                                            | A''*B2                | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fcc_combined                                            | (PCIN>>17)+A''*B      | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fcc_combined                                            | (C'+(A''*B'')')'      | 17     | 17     | 29     | -      | 29     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1     | (C+(A2*B2)')'         | 17     | 17     | 29     | -      | 29     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|fcc_combined                                            | A''*B2                | 18     | 14     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fcc_combined                                            | (PCIN>>17)+A2*B2      | 14     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fcc_combined                                            | A2*B''                | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fcc_combined                                            | (PCIN>>17)+A2*B2      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fcc_combined                                            | A''*B2                | 18     | 14     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fcc_combined                                            | (PCIN>>17)+A2*B2      | 14     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fcc_combined                                            | A2*B''                | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fcc_combined                                            | (PCIN>>17)+A2*B2      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fcc_combined                                            | A''*B2                | 18     | 14     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fcc_combined                                            | (PCIN>>17)+A2*B2      | 14     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fcc_combined                                            | A2*B''                | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fcc_combined                                            | (PCIN>>17)+A2*B2      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0     | (C'+(A2*(B:0x32)')')' | 12     | 12     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1     | (C+(A2*B2)')'         | 17     | 17     | 29     | -      | 29     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|loss_derivative_exp_16_3_s                              | (A''*B'')'            | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|loss_derivative_exp_16_3_s                              | PCIN+(A''*B'')'       | 18     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|loss_derivative_exp_16_3_s                              | (PCIN>>17)+(A''*B'')' | 17     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loss_derivative_exp_16_3_s                              | (A''*B'')'            | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|loss_derivative_exp_16_3_s                              | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|loss_derivative_exp_16_3_s                              | (PCIN+(A''*B'')')'    | 18     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loss_derivative_exp_16_3_s                              | (A''*B'')'            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|loss_derivative_exp_16_3_s                              | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|loss_derivative_exp_16_3_s                              | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loss_derivative_exp_16_3_s                              | (A''*B'')'            | 18     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|loss_derivative_exp_16_3_s                              | PCIN+(A''*B'')'       | 18     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|loss_derivative_exp_16_3_s                              | (PCIN>>17)+(A''*B'')' | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loss_derivative_exp_16_3_s                              | (A''*B'')'            | 18     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|loss_derivative_exp_16_3_s                              | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|loss_derivative_exp_16_3_s                              | (PCIN+(A''*B'')')'    | 18     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loss_derivative_exp_16_3_s                              | (A''*B'')'            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|loss_derivative_exp_16_3_s                              | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|loss_derivative_exp_16_3_s                              | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loss_derivative_log_16_3_s                              | (A''*B'')'            | 23     | 6      | -      | -      | 23     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1 | (C'-(A2*B2)')'        | 25     | 18     | 29     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|loss_derivative_log_16_3_s                              | (A*B)'                | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|update_weights                                          | (C-(A2*B'')')'        | 17     | 17     | 29     | -      | 29     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
+--------------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:00 ; elapsed = 00:02:16 . Memory (MB): peak = 2986.059 ; gain = 628.086 ; free physical = 11391 ; free virtual = 20836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:09 ; elapsed = 00:03:26 . Memory (MB): peak = 3090.043 ; gain = 732.070 ; free physical = 11211 ; free virtual = 20659
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------------------------------+------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                         | RTL Object                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------+------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|gmem_m_axi_U                        | bus_write/buff_wdata/mem_reg                   | 256 x 18(READ_FIRST)   | W |   | 256 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|gmem_m_axi_U                        | bus_read/buff_rdata/mem_reg                    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|conv_combined__GBM0                 | wbuf_V_U/conv_combined_wbuf_V_ram_U/ram_reg    | 9 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 8      | 
|conv_combined__GBM0                 | dwbuf_V_U/conv_combined_dwbuf_V_ram_U/ram_reg  | 9 K x 16(READ_FIRST)   | W |   | 9 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|gmem_m_axi_U                        | bus_write/buff_wdata/mem_reg                   | 256 x 18(READ_FIRST)   | W |   | 256 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|gmem_m_axi_U                        | bus_read/buff_rdata/mem_reg                    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|conv_combined__GBM0                 | wbuf_V_U/conv_combined_wbuf_V_ram_U/ram_reg    | 9 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 8      | 
|conv_combined__GBM0                 | dwbuf_V_U/conv_combined_dwbuf_V_ram_U/ram_reg  | 9 K x 16(READ_FIRST)   | W |   | 9 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|gmem_m_axi_U                        | bus_write/buff_wdata/mem_reg                   | 256 x 18(READ_FIRST)   | W |   | 256 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|gmem_m_axi_U                        | bus_read/buff_rdata/mem_reg                    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fcc_combined                        | wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg     | 2 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|fcc_combined                        | bbuf_V_U/fcc_combined_bbuf_V_ram_U/ram_reg     | 50 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|fcc_combined                        | dwbuf_V_U/fcc_combined_dwbuf_V_ram_U/ram_reg   | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|gmem_m_axi_U                        | bus_write/buff_wdata/mem_reg                   | 256 x 18(READ_FIRST)   | W |   | 256 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|gmem_m_axi_U                        | bus_read/buff_rdata/mem_reg                    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fcc_combined                        | wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg     | 2 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|fcc_combined                        | bbuf_V_U/fcc_combined_bbuf_V_ram_U/ram_reg     | 50 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|fcc_combined                        | dwbuf_V_U/fcc_combined_dwbuf_V_ram_U/ram_reg   | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|loss_derivative_0/inst/gmem_m_axi_U | bus_write/buff_wdata/mem_reg                   | 256 x 18(READ_FIRST)   | W |   | 256 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|loss_derivative_0/inst/gmem_m_axi_U | bus_read/buff_rdata/mem_reg                    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|update_weights_0/inst/gmem_m_axi_U  | bus_write/buff_wdata/mem_reg                   | 256 x 18(READ_FIRST)   | W |   | 256 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|update_weights_0/inst/gmem_m_axi_U  | bus_read/buff_rdata/mem_reg                    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|update_weights_0/inst               | wbuf_V_U/update_weights_wbuf_V_ram_U/ram_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|update_weights_0/inst               | dwbuf_V_U/update_weights_dwbuf_V_ram_U/ram_reg | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|InputLayer_0                        | inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg | 256 x 18(READ_FIRST)   | W |   | 256 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|InputLayer_0                        | inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg  | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------------------------+------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                               | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives     | 
+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst               | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 8               | RAM32M x 2	    | 
|\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1	    | 
|\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1	  | 
|conv_combined__GBM0                                                                                                                       | dbbuf_V_U/conv_combined_bbuf_V_ram_U/ram_reg                                  | Implied        | 32 x 16              | RAM32X1S x 16	 | 
|conv_combined__GBM0                                                                                                                       | bbuf_V_U/conv_combined_bbuf_V_ram_U/ram_reg                                   | Implied        | 32 x 16              | RAM32X1S x 16	 | 
|conv_combined__GBM0                                                                                                                       | dbbuf_V_U/conv_combined_bbuf_V_ram_U/ram_reg                                  | Implied        | 32 x 16              | RAM32X1S x 16	 | 
|loss_derivative_0/inst                                                                                                                    | log_probs_V_U/loss_derivative_log_probs_V_ram_U/ram_reg                       | Implied        | 16 x 16              | RAM16X1S x 16	 | 
|loss_derivative_0/inst                                                                                                                    | probs_V_U/loss_derivative_log_probs_V_ram_U/ram_reg                           | Implied        | 16 x 16              | RAM16X1S x 16	 | 
+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv2/insti_9_4/inst/dwbuf_V_U/conv_combined_dwbuf_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv2/insti_9_4/inst/dwbuf_V_U/conv_combined_dwbuf_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv2/insti_9_4/inst/dwbuf_V_U/conv_combined_dwbuf_V_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv2/insti_9_4/inst/dwbuf_V_U/conv_combined_dwbuf_V_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv2/insti_9_4/inst/dwbuf_V_U/conv_combined_dwbuf_V_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv2/insti_9_4/inst/dwbuf_V_U/conv_combined_dwbuf_V_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv2/insti_9_4/inst/dwbuf_V_U/conv_combined_dwbuf_V_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv2/insti_9_4/inst/dwbuf_V_U/conv_combined_dwbuf_V_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/i_9_1/update_weights_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/i_9_1/update_weights_0/inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/i_9_1/update_weights_0/inst/wbuf_V_U/update_weights_wbuf_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/i_9_1/update_weights_0/inst/dwbuf_V_U/update_weights_dwbuf_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7052] The timing for the instance design_1_i/fcc2/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/fcc2/inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/fcc2/inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/fcc2/inst/bbuf_V_U/fcc_combined_bbuf_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/fcc2/inst/dwbuf_V_U/fcc_combined_dwbuf_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/fcc2/inst/dwbuf_V_U/fcc_combined_dwbuf_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/i_9_0/loss_derivative_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/i_9_0/loss_derivative_0/inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/i_9_0/loss_derivative_0/inst/grp_exp_16_3_s_fu_534/f_x_msb_2_table_V_U/loss_derivative_exp_16_3_s_f_x_msb_2_table_V_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/i_9_0/loss_derivative_0/inst/grp_exp_16_3_s_fu_534/f_x_msb_2_table_V_U/loss_derivative_exp_16_3_s_f_x_msb_2_table_V_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/i_9_0/loss_derivative_0/inst/grp_exp_16_3_s_fu_534/f_x_msb_2_table_V_U/loss_derivative_exp_16_3_s_f_x_msb_2_table_V_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/i_9_2/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/i_9_2/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/fcc3/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/fcc3/inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/fcc3/inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/fcc3/inst/bbuf_V_U/fcc_combined_bbuf_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/fcc3/inst/dwbuf_V_U/fcc_combined_dwbuf_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/fcc3/inst/dwbuf_V_U/fcc_combined_dwbuf_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv2/insti_5_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv2/insti_5_0/inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv1/insti_8_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv1/insti_8_0/inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv1/insti_5_2/inst/wbuf_V_U/conv_combined_wbuf_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv1/insti_5_2/inst/wbuf_V_U/conv_combined_wbuf_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv1/insti_5_2/inst/wbuf_V_U/conv_combined_wbuf_V_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv1/insti_5_2/inst/wbuf_V_U/conv_combined_wbuf_V_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv1/insti_5_2/inst/wbuf_V_U/conv_combined_wbuf_V_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv1/insti_5_2/inst/wbuf_V_U/conv_combined_wbuf_V_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv1/insti_5_2/inst/wbuf_V_U/conv_combined_wbuf_V_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv1/insti_5_2/inst/wbuf_V_U/conv_combined_wbuf_V_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv1/insti_5_2/inst/dwbuf_V_U/conv_combined_dwbuf_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv1/insti_5_2/inst/dwbuf_V_U/conv_combined_dwbuf_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv1/insti_5_2/inst/dwbuf_V_U/conv_combined_dwbuf_V_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv1/insti_5_2/inst/dwbuf_V_U/conv_combined_dwbuf_V_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv1/insti_5_2/inst/dwbuf_V_U/conv_combined_dwbuf_V_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv1/insti_5_2/inst/dwbuf_V_U/conv_combined_dwbuf_V_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv1/insti_5_2/inst/dwbuf_V_U/conv_combined_dwbuf_V_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv1/insti_5_2/inst/dwbuf_V_U/conv_combined_dwbuf_V_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:27 ; elapsed = 00:03:49 . Memory (MB): peak = 3125.992 ; gain = 768.020 ; free physical = 10191 ; free virtual = 19648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv1/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv1/inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv1/inst/dwbuf_V_U/conv_combined_dwbuf_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv1/inst/dwbuf_V_U/conv_combined_dwbuf_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv1/inst/dwbuf_V_U/conv_combined_dwbuf_V_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv1/inst/dwbuf_V_U/conv_combined_dwbuf_V_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv1/inst/dwbuf_V_U/conv_combined_dwbuf_V_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv1/inst/dwbuf_V_U/conv_combined_dwbuf_V_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv1/inst/dwbuf_V_U/conv_combined_dwbuf_V_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv1/inst/dwbuf_V_U/conv_combined_dwbuf_V_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv2/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv2/inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv2/inst/dwbuf_V_U/conv_combined_dwbuf_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv2/inst/dwbuf_V_U/conv_combined_dwbuf_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv2/inst/dwbuf_V_U/conv_combined_dwbuf_V_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv2/inst/dwbuf_V_U/conv_combined_dwbuf_V_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv2/inst/dwbuf_V_U/conv_combined_dwbuf_V_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv2/inst/dwbuf_V_U/conv_combined_dwbuf_V_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv2/inst/dwbuf_V_U/conv_combined_dwbuf_V_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/conv2/inst/dwbuf_V_U/conv_combined_dwbuf_V_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/fcc1/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/fcc1/inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/fcc1/inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/fcc1/inst/bbuf_V_U/fcc_combined_bbuf_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/fcc1/inst/dwbuf_V_U/fcc_combined_dwbuf_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/fcc1/inst/dwbuf_V_U/fcc_combined_dwbuf_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/fcc2/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/fcc2/inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/fcc2/inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/fcc2/inst/bbuf_V_U/fcc_combined_bbuf_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/fcc2/inst/dwbuf_V_U/fcc_combined_dwbuf_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/fcc2/inst/dwbuf_V_U/fcc_combined_dwbuf_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/fcc3/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/fcc3/inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/fcc3/inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/fcc3/inst/bbuf_V_U/fcc_combined_bbuf_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/fcc3/inst/dwbuf_V_U/fcc_combined_dwbuf_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/fcc3/inst/dwbuf_V_U/fcc_combined_dwbuf_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/loss_derivative_0/inst/grp_exp_16_3_s_fu_534/f_x_msb_2_table_V_U/loss_derivative_exp_16_3_s_f_x_msb_2_table_V_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/loss_derivative_0/inst/grp_exp_16_3_s_fu_534/f_x_msb_2_table_V_U/loss_derivative_exp_16_3_s_f_x_msb_2_table_V_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/loss_derivative_0/inst/grp_exp_16_3_s_fu_534/f_x_msb_2_table_V_U/loss_derivative_exp_16_3_s_f_x_msb_2_table_V_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:40 ; elapsed = 00:04:03 . Memory (MB): peak = 3132.414 ; gain = 774.441 ; free physical = 10119 ; free virtual = 19640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:40 ; elapsed = 00:04:03 . Memory (MB): peak = 3132.414 ; gain = 774.441 ; free physical = 10119 ; free virtual = 19640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:55 ; elapsed = 00:04:18 . Memory (MB): peak = 3132.414 ; gain = 774.441 ; free physical = 10070 ; free virtual = 19592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:55 ; elapsed = 00:04:18 . Memory (MB): peak = 3132.414 ; gain = 774.441 ; free physical = 10070 ; free virtual = 19592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:56 ; elapsed = 00:04:19 . Memory (MB): peak = 3132.414 ; gain = 774.441 ; free physical = 10060 ; free virtual = 19581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:57 ; elapsed = 00:04:20 . Memory (MB): peak = 3132.414 ; gain = 774.441 ; free physical = 10060 ; free virtual = 19581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                  | RTL Name                                                                                                                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_conv_combined_1_0   | inst/icmp_ln106_reg_4047_pp4_iter4_reg_reg[0]                                                                                                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_fcc_combined_0_1    | inst/dx_addr_1_reg_1433_pp2_iter4_reg_reg[5]                                                                                                               | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|design_1_fcc_combined_0_1    | inst/icmp_ln59_reg_1679_pp7_iter4_reg_reg[0]                                                                                                               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_fcc_combined_1_0    | inst/dx_addr_1_reg_1433_pp2_iter4_reg_reg[5]                                                                                                               | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|design_1_fcc_combined_1_0    | inst/icmp_ln59_reg_1679_pp7_iter4_reg_reg[0]                                                                                                               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_fcc_combined_0_2    | inst/dx_addr_1_reg_1433_pp2_iter4_reg_reg[5]                                                                                                               | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|design_1_fcc_combined_0_2    | inst/icmp_ln59_reg_1679_pp7_iter4_reg_reg[0]                                                                                                               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_loss_derivative_0_0 | inst/grp_exp_16_3_s_fu_534/rhs_2_reg_512_pp0_iter6_reg_reg[46]                                                                                             | 6      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_1_loss_derivative_0_0 | inst/grp_exp_16_3_s_fu_534/trunc_ln640_1_reg_506_pp0_iter6_reg_reg[40]                                                                                     | 6      | 41    | NO           | NO                 | YES               | 41     | 0       | 
|design_1_loss_derivative_0_0 | inst/grp_exp_16_3_s_fu_534/ret_V_7_reg_500_pp0_iter6_reg_reg[8]                                                                                            | 6      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|design_1_loss_derivative_0_0 | inst/grp_exp_16_3_s_fu_534/tmp_reg_470_pp0_iter4_reg_reg[4]                                                                                                | 5      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|design_1_loss_derivative_0_0 | inst/grp_exp_16_3_s_fu_534/exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[49]                                                                                    | 6      | 50    | NO           | NO                 | YES               | 50     | 0       | 
|design_1_loss_derivative_0_0 | inst/grp_exp_16_3_s_fu_534/tmp_46_reg_465_pp0_iter4_reg_reg[0]                                                                                             | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_loss_derivative_0_0 | inst/grp_log_16_3_s_fu_546/icmp_ln1497_reg_1700_pp0_iter4_reg_reg[0]                                                                                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_loss_derivative_0_0 | inst/sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[0].dividend_tmp_reg[1][28]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|design_1_loss_derivative_0_0 | inst/sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[1].dividend_tmp_reg[2][28]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|design_1_loss_derivative_0_0 | inst/sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[2].dividend_tmp_reg[3][28]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|design_1_loss_derivative_0_0 | inst/sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[3].dividend_tmp_reg[4][28]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|design_1_loss_derivative_0_0 | inst/sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[4].dividend_tmp_reg[5][28]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|design_1_loss_derivative_0_0 | inst/sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[5].dividend_tmp_reg[6][28]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|design_1_loss_derivative_0_0 | inst/sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[6].dividend_tmp_reg[7][28]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|design_1_loss_derivative_0_0 | inst/sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[7].dividend_tmp_reg[8][28]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|design_1_loss_derivative_0_0 | inst/sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[8].dividend_tmp_reg[9][28]   | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|design_1_loss_derivative_0_0 | inst/sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[9].dividend_tmp_reg[10][28]  | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|design_1_loss_derivative_0_0 | inst/sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[10].dividend_tmp_reg[11][28] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|design_1_loss_derivative_0_0 | inst/sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[11].dividend_tmp_reg[12][28] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_loss_derivative_0_0 | inst/sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[12].dividend_tmp_reg[13][28] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_loss_derivative_0_0 | inst/sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[13].dividend_tmp_reg[14][28] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_loss_derivative_0_0 | inst/sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[14].dividend_tmp_reg[15][28] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_loss_derivative_0_0 | inst/sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[28].dividend_tmp_reg[29][15] | 16     | 1     | NO           | YES                | YES               | 1      | 0       | 
|design_1_loss_derivative_0_0 | inst/sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[28].dividend_tmp_reg[29][14] | 15     | 1     | NO           | YES                | YES               | 1      | 0       | 
|design_1_loss_derivative_0_0 | inst/sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[28].dividend_tmp_reg[29][13] | 14     | 1     | NO           | YES                | YES               | 1      | 0       | 
|design_1_loss_derivative_0_0 | inst/sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[28].sign_tmp_reg[29][1]      | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_loss_derivative_0_0 | inst/zext_ln70_reg_1027_pp3_iter46_reg_reg[3]                                                                                                              | 45     | 4     | NO           | NO                 | YES               | 0      | 8       | 
|design_1_loss_derivative_0_0 | inst/icmp_ln69_reg_1023_pp3_iter13_reg_reg[0]                                                                                                              | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_loss_derivative_0_0 | inst/icmp_ln69_reg_1023_pp3_iter46_reg_reg[0]                                                                                                              | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_loss_derivative_0_0 | inst/icmp_ln65_reg_999_pp2_iter13_reg_reg[0]                                                                                                               | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_loss_derivative_0_0 | inst/grp_exp_16_3_s_fu_534/ap_enable_reg_pp0_iter6_reg                                                                                                     | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_loss_derivative_0_0 | inst/ap_enable_reg_pp2_iter14_reg                                                                                                                          | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_loss_derivative_0_0 | inst/ap_enable_reg_pp3_iter14_reg                                                                                                                          | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_loss_derivative_0_0 | inst/ap_enable_reg_pp3_iter46_reg                                                                                                                          | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
+-----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]                    | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]                    | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14]                   | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]                    | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | USE_RTL_FIFO.data_srl_reg[31] | 30     | 30         | 0      | 30      | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[4]                    | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[4]                    | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[14]                   | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[4]                    | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[4]                    | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[4]                    | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[14]                   | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__12    | mem_reg[4]                    | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__13    | mem_reg[4]                    | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__14    | mem_reg[4]                    | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__15    | mem_reg[14]                   | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__16    | mem_reg[4]                    | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__17    | memory_reg[3]                 | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__18    | memory_reg[3]                 | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__19    | memory_reg[31]                | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__20    | memory_reg[31]                | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
|dsrl__21    | mem_reg[4]                    | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__22    | mem_reg[4]                    | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__23    | mem_reg[14]                   | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__24    | mem_reg[4]                    | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BIBUF    |   130|
|2     |BUFG     |     1|
|3     |CARRY4   |  7334|
|4     |DSP48E1  |   219|
|16    |LUT1     |  1539|
|17    |LUT2     | 12629|
|18    |LUT3     | 10833|
|19    |LUT4     |  7901|
|20    |LUT5     |  4111|
|21    |LUT6     | 15774|
|22    |MUXF7    |   166|
|23    |PS7      |     1|
|24    |RAM16X1S |    32|
|25    |RAM32M   |     3|
|26    |RAM32X1D |     1|
|27    |RAM32X1S |    48|
|28    |RAMB18E1 |    44|
|37    |RAMB36E1 |    36|
|41    |SRL16    |     1|
|42    |SRL16E   |  1309|
|43    |SRLC32E  |   522|
|44    |FDCE     |    69|
|45    |FDPE     |    33|
|46    |FDR      |     4|
|47    |FDRE     | 44637|
|48    |FDSE     |   218|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:57 ; elapsed = 00:04:20 . Memory (MB): peak = 3132.414 ; gain = 774.441 ; free physical = 10060 ; free virtual = 19581
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5410 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:41 ; elapsed = 00:04:07 . Memory (MB): peak = 3136.324 ; gain = 492.820 ; free physical = 14912 ; free virtual = 24453
Synthesis Optimization Complete : Time (s): cpu = 00:04:01 ; elapsed = 00:04:24 . Memory (MB): peak = 3136.324 ; gain = 778.352 ; free physical = 14932 ; free virtual = 24453
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3152.227 ; gain = 0.000 ; free physical = 14860 ; free virtual = 24363
INFO: [Netlist 29-17] Analyzing 7888 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3300.688 ; gain = 0.000 ; free physical = 14747 ; free virtual = 24258
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 89 instances were transformed.
  FDR => FDRE: 4 instances
  RAM16X1S => RAM32X1S (RAMS32): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32X1S => RAM32X1S (RAMS32): 48 instances
  SRL16 => SRL16E: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
785 Infos, 576 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:24 ; elapsed = 00:04:47 . Memory (MB): peak = 3300.688 ; gain = 942.785 ; free physical = 15250 ; free virtual = 24761
INFO: [Common 17-1381] The checkpoint '/home/anubhav/xilinx_projects/promethean/promethean.runs/synth_1/design_1_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3332.703 ; gain = 32.016 ; free physical = 15244 ; free virtual = 24767
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun  5 15:40:12 2022...
