void T_1\r\nF_1 ( T_2 * V_1 , int V_2 )\r\n{\r\nT_3 * V_3 ;\r\nstruct V_4 * V_5 ;\r\nchar * V_6 ;\r\nchar * V_7 , V_8 [ 80 ] ;\r\nchar V_9 [ 6 ] ;\r\nV_7 = V_8 ;\r\nmemset ( V_8 , 0 , 80 ) ;\r\nV_3 = ( T_3 * ) ( F_2 ( V_1 -> V_10 ) ) ;\r\nV_6 = F_3 ( V_3 ) ;\r\nswitch ( V_1 -> V_11 )\r\n{\r\ncase V_12 :\r\nmemcpy ( V_9 , ( V_13 * ) ( V_1 -> V_14 . V_15 . V_16 ) , 6 ) ;\r\nbreak;\r\ncase V_17 :\r\nmemcpy ( V_9 , ( V_18 * ) ( V_1 -> V_14 . V_19 . V_16 ) , 6 ) ;\r\nbreak;\r\ndefault:\r\nmemset ( V_9 , 0 , 6 ) ;\r\nbreak;\r\n}\r\nsprintf ( V_8 , L_1 ,\r\nV_1 -> V_20 , V_6 ,\r\n( ( V_9 [ 3 ] << 16 ) & 0xff0000 ) |\r\n( ( V_9 [ 4 ] << 8 ) & 0x00ff00 ) |\r\n( V_9 [ 5 ] & 0x0000ff ) ,\r\n( V_21 ) V_1 -> V_22 [ 0 ] ) ;\r\nF_4 ( L_2 , V_8 ) ;\r\nV_5 = V_1 -> V_5 [ 0 ] ;\r\nF_4 ( L_3 ,\r\nV_1 -> V_20 , L_4 ,\r\n( unsigned long ) V_1 -> V_23 [ 0 ] , V_1 -> V_24 [ 0 ] ,\r\nV_1 -> V_25 , ( V_21 ) F_5 ( V_5 -> V_26 ) ,\r\n( V_21 ) F_6 ( V_5 -> V_26 ) , V_5 -> V_27 ) ;\r\nV_5 = V_1 -> V_5 [ 1 ] ;\r\nF_4 ( L_3 ,\r\nV_1 -> V_20 , L_5 ,\r\n( unsigned long ) V_1 -> V_23 [ 1 ] , V_1 -> V_24 [ 1 ] ,\r\nV_1 -> V_25 , ( V_21 ) F_5 ( V_5 -> V_26 ) ,\r\n( V_21 ) F_6 ( V_5 -> V_26 ) , V_5 -> V_27 ) ;\r\n}\r\nvoid T_1\r\nF_7 ( T_2 * V_1 , int V_2 )\r\n{\r\nlong V_24 ;\r\nV_24 = ( long ) V_1 -> V_23 [ 1 ] + V_28 ;\r\nF_8 ( V_24 , 0 , ( char * ) V_1 -> V_14 . V_29 , sizeof ( V_18 ) ) ;\r\n#if 0\r\n{\r\nunsigned char *ucp = (unsigned char *) &hi->mfg_info.data;\r\npr_info("eeprom[00]: %02x %02x %02x %02x %02x %02x %02x %02x\n",\r\n*(ucp + 0), *(ucp + 1), *(ucp + 2), *(ucp + 3), *(ucp + 4), *(ucp + 5), *(ucp + 6), *(ucp + 7));\r\npr_info("eeprom[08]: %02x %02x %02x %02x %02x %02x %02x %02x\n",\r\n*(ucp + 8), *(ucp + 9), *(ucp + 10), *(ucp + 11), *(ucp + 12), *(ucp + 13), *(ucp + 14), *(ucp + 15));\r\npr_info("eeprom[16]: %02x %02x %02x %02x %02x %02x %02x %02x\n",\r\n*(ucp + 16), *(ucp + 17), *(ucp + 18), *(ucp + 19), *(ucp + 20), *(ucp + 21), *(ucp + 22), *(ucp + 23));\r\npr_info("eeprom[24]: %02x %02x %02x %02x %02x %02x %02x %02x\n",\r\n*(ucp + 24), *(ucp + 25), *(ucp + 26), *(ucp + 27), *(ucp + 28), *(ucp + 29), *(ucp + 30), *(ucp + 31));\r\npr_info("eeprom[32]: %02x %02x %02x %02x %02x %02x %02x %02x\n",\r\n*(ucp + 32), *(ucp + 33), *(ucp + 34), *(ucp + 35), *(ucp + 36), *(ucp + 37), *(ucp + 38), *(ucp + 39));\r\npr_info("eeprom[40]: %02x %02x %02x %02x %02x %02x %02x %02x\n",\r\n*(ucp + 40), *(ucp + 41), *(ucp + 42), *(ucp + 43), *(ucp + 44), *(ucp + 45), *(ucp + 46), *(ucp + 47));\r\n}\r\n#endif\r\n#if 0\r\npr_info("sn: %x %x %x %x %x %x\n",\r\nhi->mfg_info.Serial[0],\r\nhi->mfg_info.Serial[1],\r\nhi->mfg_info.Serial[2],\r\nhi->mfg_info.Serial[3],\r\nhi->mfg_info.Serial[4],\r\nhi->mfg_info.Serial[5]);\r\n#endif\r\nif ( ( V_1 -> V_11 = F_9 ( & V_1 -> V_14 . V_29 ) ) == V_30 )\r\n{\r\nif ( V_31 >= V_32 )\r\nF_4 ( L_6 , V_1 -> V_20 ) ;\r\nV_1 -> V_33 = V_34 ;\r\n} else\r\nV_1 -> V_33 = V_35 ;\r\n}\r\nvoid T_1\r\nF_10 ( void )\r\n{\r\nT_2 * V_1 ;\r\nint V_36 ;\r\nfor ( V_36 = 0 , V_1 = V_37 ; V_36 < V_38 ; V_36 ++ , V_1 ++ )\r\n{\r\nV_1 -> V_25 = 0xff ;\r\nV_1 -> V_39 = 0xff ;\r\nV_1 -> V_40 [ 0 ] = 0 ;\r\nV_1 -> V_40 [ 1 ] = 0 ;\r\nV_1 -> V_10 = 0 ;\r\nV_1 -> V_24 [ 0 ] = 0L ;\r\nV_1 -> V_24 [ 1 ] = 0L ;\r\nV_1 -> V_23 [ 0 ] = 0L ;\r\nV_1 -> V_23 [ 1 ] = 0L ;\r\n}\r\n}\r\nvoid\r\nF_11 ( void )\r\n{\r\nT_2 * V_1 ;\r\nint V_36 ;\r\nfor ( V_36 = 0 , V_1 = V_37 ; V_36 < V_38 ; V_36 ++ , V_1 ++ )\r\n{\r\nif ( V_1 -> V_39 == 0xff )\r\nbreak;\r\nif ( V_1 -> V_23 [ 0 ] )\r\n{\r\nF_12 ( ( void * ) ( V_1 -> V_23 [ 0 ] ) ) ;\r\nF_13 ( ( long ) V_1 -> V_24 [ 0 ] , V_1 -> V_41 [ 0 ] ) ;\r\nV_1 -> V_23 [ 0 ] = 0 ;\r\n}\r\nif ( V_1 -> V_23 [ 1 ] )\r\n{\r\nF_12 ( ( void * ) ( V_1 -> V_23 [ 1 ] ) ) ;\r\nF_13 ( ( long ) V_1 -> V_24 [ 1 ] , V_1 -> V_41 [ 1 ] ) ;\r\nV_1 -> V_23 [ 1 ] = 0 ;\r\n}\r\n}\r\n}\r\nvoid\r\nF_14 ( void )\r\n{\r\nT_2 * V_1 ;\r\nint V_36 ;\r\nfor ( V_36 = 0 , V_1 = V_37 ; V_36 < V_38 ; V_36 ++ , V_1 ++ )\r\n{\r\nif ( V_1 -> V_39 == 0xff || ! V_1 -> V_10 )\r\nbreak;\r\nF_15 ( F_2 ( V_1 -> V_10 ) ) ;\r\n#ifdef F_16\r\nF_17 ( F_2 ( V_1 -> V_10 ) ) ;\r\n#endif\r\nF_18 ( V_1 -> V_10 ) ;\r\nF_19 ( V_1 -> V_5 [ 0 ] -> V_27 , V_1 -> V_10 ) ;\r\n#ifdef F_20\r\nF_19 ( V_1 -> V_5 [ 1 ] -> V_27 , V_1 -> V_10 ) ;\r\n#endif\r\nF_21 ( V_1 -> V_10 ) ;\r\n}\r\n}\r\nSTATIC int T_1\r\nF_22 ( struct V_4 * V_5 , int V_42 )\r\n{\r\nT_2 * V_1 ;\r\nint V_36 ;\r\nint V_43 , V_44 ;\r\nunsigned char V_45 = 0xff ;\r\nif ( ( V_43 = F_6 ( V_5 -> V_26 ) ) > 1 )\r\n{\r\nF_23 ( L_7 , V_5 -> V_26 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_5 -> V_46 )\r\nV_45 = V_5 -> V_46 -> V_47 ;\r\nelse\r\nV_45 = 0 ;\r\nV_44 = V_5 -> V_26 & ~ 0x07 ;\r\nfor ( V_36 = 0 , V_1 = V_37 ; V_36 < V_38 ; V_36 ++ , V_1 ++ )\r\n{\r\nif ( ( V_1 -> V_39 == 0xff ) ||\r\n( ( V_1 -> V_39 == V_44 ) && ( V_1 -> V_46 == V_5 -> V_46 ) ) )\r\nbreak;\r\n}\r\nif ( V_36 == V_38 )\r\n{\r\nF_23 ( L_8 , V_38 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_5 -> V_46 )\r\nV_1 -> V_25 = V_5 -> V_46 -> V_47 ;\r\nelse\r\nV_1 -> V_25 = 0 ;\r\nV_1 -> V_39 = V_44 ;\r\nF_24 ( V_5 , V_48 , & V_1 -> V_40 [ V_43 ] ) ;\r\nF_24 ( V_5 , V_49 , & V_1 -> V_22 [ V_43 ] ) ;\r\nV_1 -> V_46 = V_5 -> V_46 ;\r\nV_1 -> V_24 [ V_43 ] = F_25 ( V_5 , 0 ) ;\r\nV_1 -> V_41 [ V_43 ] = F_26 ( V_5 , 0 ) - V_1 -> V_24 [ V_43 ] + 1 ;\r\nV_1 -> V_5 [ V_43 ] = V_5 ;\r\n{\r\nchar * V_50 = V_1 -> V_20 ;\r\nstrcpy ( V_50 , V_51 ) ;\r\nV_50 += strlen ( V_50 ) ;\r\n* V_50 ++ = '-' ;\r\n* V_50 ++ = '0' + ( V_42 / 2 ) ;\r\n* V_50 = 0 ;\r\n}\r\nreturn 1 ;\r\n}\r\nT_4 T_1\r\nF_27 ( void )\r\n{\r\nT_2 * V_1 ;\r\nstruct V_4 * V_5 = NULL ;\r\nint V_42 = 0 , V_36 , V_52 ;\r\nV_53 = 0 ;\r\nF_10 () ;\r\nwhile ( ( V_5 = F_28 ( V_54 ,\r\nV_55 ,\r\nV_5 ) ) )\r\n{\r\nif ( F_22 ( V_5 , V_42 ) )\r\nV_42 ++ ;\r\n}\r\nif ( ! V_42 )\r\n{\r\nF_23 ( L_9 ) ;\r\nreturn V_56 ;\r\n}\r\nfor ( V_36 = 0 , V_1 = V_37 ; V_36 < V_38 ; V_36 ++ , V_1 ++ )\r\n{\r\nif ( V_1 -> V_39 != 0xff && ( ! V_1 -> V_24 [ 0 ] || ! V_1 -> V_24 [ 1 ] ) )\r\n{\r\nF_23 ( L_10 ,\r\nV_1 -> V_20 ) ;\r\nreturn V_57 ;\r\n}\r\n}\r\nfor ( V_36 = 0 , V_1 = V_37 ; V_36 < V_38 ; V_36 ++ , V_1 ++ )\r\n{\r\nif ( V_1 -> V_39 == 0xff )\r\nbreak;\r\nfor ( V_52 = 0 ; V_52 < 2 ; V_52 ++ )\r\n{\r\nif ( F_29 ( V_1 -> V_24 [ V_52 ] , V_1 -> V_41 [ V_52 ] , V_1 -> V_20 ) == 0 )\r\n{\r\nF_23 ( L_11 ,\r\nV_1 -> V_20 , V_1 -> V_24 [ V_52 ] , V_1 -> V_41 [ V_52 ] ) ;\r\nF_11 () ;\r\nreturn V_58 ;\r\n}\r\nV_1 -> V_23 [ V_52 ] = ( unsigned long ) F_30 ( V_1 -> V_24 [ V_52 ] , V_1 -> V_41 [ V_52 ] ) ;\r\nif ( ! V_1 -> V_23 [ V_52 ] )\r\n{\r\nF_23 ( L_12 ,\r\nV_1 -> V_20 , V_1 -> V_24 [ V_52 ] , V_1 -> V_41 [ V_52 ] ) ;\r\nF_11 () ;\r\nreturn V_58 ;\r\n}\r\n#ifdef F_31\r\nF_23 ( L_13 ,\r\nV_1 -> V_20 , ( V_59 ) V_1 -> V_24 [ V_52 ] , ( V_59 ) V_1 -> V_23 [ V_52 ] ) ;\r\n#endif\r\n}\r\n}\r\nV_60 = V_61 ;\r\nfor ( V_36 = 0 , V_1 = V_37 ; V_36 < V_38 ; V_36 ++ , V_1 ++ )\r\n{\r\nif ( V_1 -> V_39 == 0xff )\r\nbreak;\r\nif ( F_32 ( V_1 -> V_5 [ 0 ] ) ||\r\nF_32 ( V_1 -> V_5 [ 1 ] ) )\r\n{\r\nV_60 = V_62 ;\r\nF_23 ( L_14 ,\r\nV_1 -> V_20 , V_36 , V_1 -> V_39 ) ;\r\nF_14 () ;\r\nF_11 () ;\r\nreturn V_57 ;\r\n}\r\nF_33 ( V_1 -> V_5 [ 0 ] ) ;\r\nF_33 ( V_1 -> V_5 [ 1 ] ) ;\r\nif ( ! ( V_1 -> V_10 = F_34 ( V_1 , V_36 , ( long ) V_1 -> V_23 [ 0 ] ,\r\n( long ) V_1 -> V_23 [ 1 ] ,\r\nV_1 -> V_5 [ 0 ] -> V_27 ,\r\nV_1 -> V_5 [ 1 ] -> V_27 ) ) )\r\n{\r\nV_60 = V_62 ;\r\nF_11 () ;\r\n#if 0\r\ncleanup_devs ();\r\n#endif\r\nreturn V_53 ;\r\n}\r\nF_1 ( V_1 , V_36 ) ;\r\n}\r\nreturn 0 ;\r\n}
