/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  reg [3:0] _06_;
  reg [13:0] _07_;
  reg [8:0] _08_;
  wire [2:0] _09_;
  reg [4:0] _10_;
  wire [3:0] _11_;
  wire [8:0] _12_;
  wire [5:0] _13_;
  wire [4:0] _14_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_18z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [18:0] celloutsig_0_27z;
  wire [30:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [5:0] celloutsig_0_38z;
  wire [18:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire celloutsig_0_58z;
  wire [13:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_6z;
  wire [22:0] celloutsig_0_72z;
  wire [6:0] celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire celloutsig_0_85z;
  wire [14:0] celloutsig_0_8z;
  wire celloutsig_0_92z;
  wire [7:0] celloutsig_0_93z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_2z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_16z = celloutsig_0_0z ? in_data[27] : celloutsig_0_0z;
  assign celloutsig_0_48z = ~(celloutsig_0_3z | celloutsig_0_25z);
  assign celloutsig_0_7z = ~(in_data[20] | celloutsig_0_0z);
  assign celloutsig_0_24z = ~(celloutsig_0_20z | _01_);
  assign celloutsig_0_25z = ~(in_data[94] | _02_);
  assign celloutsig_0_85z = ~((celloutsig_0_9z | celloutsig_0_25z) & celloutsig_0_60z);
  assign celloutsig_0_29z = ~((celloutsig_0_28z[12] | celloutsig_0_24z) & (_03_ | celloutsig_0_16z));
  assign celloutsig_0_32z = celloutsig_0_4z | ~(celloutsig_0_20z);
  assign celloutsig_0_55z = celloutsig_0_38z[4] | ~(celloutsig_0_44z);
  assign celloutsig_1_18z = celloutsig_1_6z[2] | ~(celloutsig_1_10z[1]);
  assign celloutsig_0_23z = ~(celloutsig_0_9z ^ celloutsig_0_8z[8]);
  assign celloutsig_0_39z = celloutsig_0_28z[20:2] + { celloutsig_0_1z[4], celloutsig_0_24z, celloutsig_0_32z, celloutsig_0_25z, celloutsig_0_8z };
  assign celloutsig_1_6z = { 1'h1, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z } + { in_data[112:106], celloutsig_1_5z, celloutsig_1_2z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _06_ <= 4'h0;
    else _06_ <= { celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_9z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _08_ <= 9'h000;
    else _08_ <= celloutsig_0_27z[12:4];
  reg [2:0] _30_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _30_ <= 3'h0;
    else _30_ <= { celloutsig_0_11z[2], celloutsig_0_48z, celloutsig_0_41z };
  assign { _09_[2], _00_, _09_[0] } = _30_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _10_ <= 5'h00;
    else _10_ <= { celloutsig_0_8z[14:12], celloutsig_0_33z, celloutsig_0_61z };
  reg [3:0] _32_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _32_ <= 4'h0;
    else _32_ <= in_data[119:116];
  assign { _11_[3:2], celloutsig_1_5z, _11_[0] } = _32_;
  reg [8:0] _33_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _33_ <= 9'h000;
    else _33_ <= celloutsig_0_5z[9:1];
  assign { _03_, _12_[7:1], _01_ } = _33_;
  reg [5:0] _34_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _34_ <= 6'h00;
    else _34_ <= _12_[6:1];
  assign { _13_[5:3], _02_, _05_, _13_[0] } = _34_;
  reg [4:0] _35_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _35_ <= 5'h00;
    else _35_ <= { celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_10z };
  assign { _14_[4:2], _04_, _14_[0] } = _35_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _07_ <= 14'h0000;
    else _07_ <= in_data[33:20];
  assign celloutsig_0_38z = { celloutsig_0_18z[6:3], celloutsig_0_23z, celloutsig_0_29z } & { _14_[4:2], _04_, _14_[0], celloutsig_0_29z };
  assign celloutsig_0_72z = { _10_[3:0], celloutsig_0_39z } & { celloutsig_0_39z[14:2], celloutsig_0_44z, _08_ };
  assign celloutsig_0_8z = { celloutsig_0_1z[0], _07_ } & { _07_[11:0], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_10z = in_data[185:181] & celloutsig_1_6z[5:1];
  assign celloutsig_0_1z = in_data[53:47] & in_data[56:50];
  assign celloutsig_0_14z = { celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_4z } & { celloutsig_0_8z[2], celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_27z = { celloutsig_0_11z[2], _13_[5:3], _02_, _05_, _13_[0], celloutsig_0_1z, _14_[4:2], _04_, _14_[0] } & { _13_[4], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_0z, _03_, _12_[7:1], _01_, _14_[4:2], _04_, _14_[0] };
  assign celloutsig_0_28z = { in_data[41:24], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_25z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_25z } & { celloutsig_0_20z, celloutsig_0_0z, _14_[4:2], _04_, _14_[0], celloutsig_0_23z, celloutsig_0_1z, celloutsig_0_24z, celloutsig_0_4z, _13_[5:3], _02_, _05_, _13_[0], celloutsig_0_23z, celloutsig_0_18z };
  assign celloutsig_0_3z = in_data[43:23] == { in_data[12:1], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_44z = celloutsig_0_11z[5:1] == { _08_[7:4], celloutsig_0_9z };
  assign celloutsig_0_9z = { celloutsig_0_5z[10:7], celloutsig_0_4z } == { celloutsig_0_8z[9:7], celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_4z = { celloutsig_0_1z[5], celloutsig_0_1z, celloutsig_0_3z } > in_data[10:2];
  assign celloutsig_0_58z = celloutsig_0_27z[17:14] > _08_[7:4];
  assign celloutsig_0_62z = { _09_[2], _00_, celloutsig_0_26z, celloutsig_0_21z, celloutsig_0_29z, celloutsig_0_15z, celloutsig_0_21z } > _07_[9:3];
  assign celloutsig_0_21z = celloutsig_0_8z[12:9] > { _14_[3:2], _04_, celloutsig_0_9z };
  assign celloutsig_0_22z = { celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_11z, _03_, _12_[7:1], _01_ } > { in_data[62:31], celloutsig_0_16z, celloutsig_0_14z };
  assign celloutsig_0_26z = { in_data[18:8], celloutsig_0_16z } > { celloutsig_0_5z[3:2], _03_, _12_[7:1], _01_, celloutsig_0_13z };
  assign celloutsig_0_61z = { celloutsig_0_11z[2:0], celloutsig_0_47z } && _12_[7:4];
  assign celloutsig_0_5z = in_data[54] ? { _07_[12:0], celloutsig_0_3z } : _07_;
  assign celloutsig_0_77z = celloutsig_0_44z ? { celloutsig_0_62z, celloutsig_0_7z, celloutsig_0_62z, _06_ } : celloutsig_0_28z[7:1];
  assign celloutsig_0_18z = celloutsig_0_13z ? { _07_[2:1], celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_4z } : { 1'h0, celloutsig_0_11z };
  assign celloutsig_0_47z = { _13_[4:3], _02_ } != _14_[4:2];
  assign celloutsig_0_15z = { celloutsig_0_5z[10:0], celloutsig_0_3z } != _07_[11:0];
  assign celloutsig_0_0z = in_data[93:90] !== in_data[63:60];
  assign celloutsig_0_41z = celloutsig_0_5z[12:0] !== { celloutsig_0_16z, celloutsig_0_25z, celloutsig_0_3z, _06_, celloutsig_0_20z, celloutsig_0_29z, _06_ };
  assign celloutsig_0_6z = { celloutsig_0_1z[2:1], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z } !== _07_[10:6];
  assign celloutsig_1_2z = in_data[157:141] !== { in_data[185:175], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_13z = { _07_[1:0], celloutsig_0_3z, celloutsig_0_4z } !== { celloutsig_0_1z[3:1], celloutsig_0_0z };
  assign celloutsig_0_20z = { _05_, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_9z, _03_, _12_[7:1], _01_, celloutsig_0_4z } !== { _07_[7:6], _13_[5:3], _02_, _05_, _13_[0], celloutsig_0_9z, _13_[5:3], _02_, _05_, _13_[0] };
  assign celloutsig_0_93z = { celloutsig_0_77z[6:1], celloutsig_0_85z, celloutsig_0_55z } | { _03_, _12_[7:1] };
  assign celloutsig_0_60z = celloutsig_0_29z & celloutsig_0_58z;
  assign celloutsig_0_92z = | celloutsig_0_72z[21:1];
  assign celloutsig_0_10z = ^ { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_11z = in_data[37:32] >>> celloutsig_0_8z[10:5];
  assign celloutsig_1_0z = in_data[109:107] ~^ in_data[107:105];
  assign celloutsig_0_33z = ~((celloutsig_0_22z & celloutsig_0_28z[7]) | (celloutsig_0_18z[2] & celloutsig_0_8z[10]));
  assign _09_[1] = _00_;
  assign _11_[1] = celloutsig_1_5z;
  assign { _12_[8], _12_[0] } = { _03_, _01_ };
  assign _13_[2:1] = { _02_, _05_ };
  assign _14_[1] = _04_;
  assign { out_data[128], out_data[96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, 1'h1, celloutsig_0_92z, celloutsig_0_93z };
endmodule
