--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf Cmod_S6_master.ucf
-ucf AIO.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc6slx4,cpg196,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "CLK" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 123249 paths analyzed, 7005 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.834ns.
--------------------------------------------------------------------------------

Paths for end point U2/U2/dac_write_fifo_register_s_40 (SLICE_X0Y21.D2), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U1/byte_count_s_5 (FF)
  Destination:          U2/U2/dac_write_fifo_register_s_40 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.141ns (Levels of Logic = 3)
  Clock Path Skew:      -0.052ns (0.721 - 0.773)
  Source Clock:         clk_100mhz_s rising at 0.000ns
  Destination Clock:    clk_100mhz_s rising at 10.000ns
  Clock Uncertainty:    0.641ns

  Clock Uncertainty:          0.641ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/U1/byte_count_s_5 to U2/U2/dac_write_fifo_register_s_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y51.BQ       Tcko                  0.525   U2/U1/byte_count_s<5>
                                                       U2/U1/byte_count_s_5
    SLICE_X7Y33.B4       net (fanout=42)       2.512   U2/U1/byte_count_s<5>
    SLICE_X7Y33.B        Tilo                  0.259   U2/U2/ADC_FIFO/mem_array_14<7>
                                                       U2/U2/_n0882<7>1
    SLICE_X8Y31.C5       net (fanout=71)       1.117   U2/U2/_n0882
    SLICE_X8Y31.C        Tilo                  0.255   U2/U2/adc_write_fifo_register_s<19>
                                                       U2/U2/GND_19_o_GND_19_o_equal_49_o<7>1
    SLICE_X0Y21.D2       net (fanout=16)       3.134   U2/U2/GND_19_o_GND_19_o_equal_49_o
    SLICE_X0Y21.CLK      Tas                   0.339   U2/U2/dac_write_fifo_register_s<40>
                                                       U2/U2/mux3411
                                                       U2/U2/dac_write_fifo_register_s_40
    -------------------------------------------------  ---------------------------
    Total                                      8.141ns (1.378ns logic, 6.763ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U1/byte_count_s_3 (FF)
  Destination:          U2/U2/dac_write_fifo_register_s_40 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.684ns (Levels of Logic = 3)
  Clock Path Skew:      -0.085ns (0.721 - 0.806)
  Source Clock:         clk_100mhz_s rising at 0.000ns
  Destination Clock:    clk_100mhz_s rising at 10.000ns
  Clock Uncertainty:    0.641ns

  Clock Uncertainty:          0.641ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/U1/byte_count_s_3 to U2/U2/dac_write_fifo_register_s_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y50.DQ       Tcko                  0.525   U2/U1/byte_count_s<3>
                                                       U2/U1/byte_count_s_3
    SLICE_X7Y33.B6       net (fanout=69)       2.055   U2/U1/byte_count_s<3>
    SLICE_X7Y33.B        Tilo                  0.259   U2/U2/ADC_FIFO/mem_array_14<7>
                                                       U2/U2/_n0882<7>1
    SLICE_X8Y31.C5       net (fanout=71)       1.117   U2/U2/_n0882
    SLICE_X8Y31.C        Tilo                  0.255   U2/U2/adc_write_fifo_register_s<19>
                                                       U2/U2/GND_19_o_GND_19_o_equal_49_o<7>1
    SLICE_X0Y21.D2       net (fanout=16)       3.134   U2/U2/GND_19_o_GND_19_o_equal_49_o
    SLICE_X0Y21.CLK      Tas                   0.339   U2/U2/dac_write_fifo_register_s<40>
                                                       U2/U2/mux3411
                                                       U2/U2/dac_write_fifo_register_s_40
    -------------------------------------------------  ---------------------------
    Total                                      7.684ns (1.378ns logic, 6.306ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U1/byte_count_s_4 (FF)
  Destination:          U2/U2/dac_write_fifo_register_s_40 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.477ns (Levels of Logic = 3)
  Clock Path Skew:      -0.052ns (0.721 - 0.773)
  Source Clock:         clk_100mhz_s rising at 0.000ns
  Destination Clock:    clk_100mhz_s rising at 10.000ns
  Clock Uncertainty:    0.641ns

  Clock Uncertainty:          0.641ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/U1/byte_count_s_4 to U2/U2/dac_write_fifo_register_s_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y51.AQ       Tcko                  0.525   U2/U1/byte_count_s<5>
                                                       U2/U1/byte_count_s_4
    SLICE_X7Y33.B5       net (fanout=49)       1.848   U2/U1/byte_count_s<4>
    SLICE_X7Y33.B        Tilo                  0.259   U2/U2/ADC_FIFO/mem_array_14<7>
                                                       U2/U2/_n0882<7>1
    SLICE_X8Y31.C5       net (fanout=71)       1.117   U2/U2/_n0882
    SLICE_X8Y31.C        Tilo                  0.255   U2/U2/adc_write_fifo_register_s<19>
                                                       U2/U2/GND_19_o_GND_19_o_equal_49_o<7>1
    SLICE_X0Y21.D2       net (fanout=16)       3.134   U2/U2/GND_19_o_GND_19_o_equal_49_o
    SLICE_X0Y21.CLK      Tas                   0.339   U2/U2/dac_write_fifo_register_s<40>
                                                       U2/U2/mux3411
                                                       U2/U2/dac_write_fifo_register_s_40
    -------------------------------------------------  ---------------------------
    Total                                      7.477ns (1.378ns logic, 6.099ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point U2/U2/BYTE_TX_1 (SLICE_X6Y50.C3), 152 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U1/byte_count_s_3 (FF)
  Destination:          U2/U2/BYTE_TX_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.124ns (Levels of Logic = 5)
  Clock Path Skew:      -0.054ns (0.659 - 0.713)
  Source Clock:         clk_100mhz_s rising at 0.000ns
  Destination Clock:    clk_100mhz_s rising at 10.000ns
  Clock Uncertainty:    0.641ns

  Clock Uncertainty:          0.641ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/U1/byte_count_s_3 to U2/U2/BYTE_TX_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y50.DQ       Tcko                  0.525   U2/U1/byte_count_s<3>
                                                       U2/U1/byte_count_s_3
    SLICE_X9Y53.A6       net (fanout=69)       2.042   U2/U1/byte_count_s<3>
    SLICE_X9Y53.A        Tilo                  0.259   U2/U2/ADC_SPI_MASTER/rx_data<95>
                                                       U2/U2/Mmux_GND_19_o_GND_19_o_mux_141_OUT1141
    SLICE_X7Y57.B4       net (fanout=8)        1.790   U2/U2/Mmux_GND_19_o_GND_19_o_mux_141_OUT114
    SLICE_X7Y57.B        Tilo                  0.259   U2/U2/ADC_SPI_MASTER/rx_buffer<83>
                                                       U2/U2/Mmux__n0856724_SW0_SW0
    SLICE_X7Y57.A5       net (fanout=1)        0.230   N150
    SLICE_X7Y57.A        Tilo                  0.259   U2/U2/ADC_SPI_MASTER/rx_buffer<83>
                                                       U2/U2/Mmux__n0856724
    SLICE_X4Y50.CX       net (fanout=1)        1.326   U2/U2/Mmux__n0856723
    SLICE_X4Y50.CMUX     Tcxc                  0.182   U2/U1/byte_count_s<3>
                                                       U2/U2/Mmux__n0856725_SW1
    SLICE_X6Y50.C3       net (fanout=1)        0.913   N171
    SLICE_X6Y50.CLK      Tas                   0.339   U2/U2/BYTE_TX<1>
                                                       U2/U2/Mmux__n0856726
                                                       U2/U2/BYTE_TX_1
    -------------------------------------------------  ---------------------------
    Total                                      8.124ns (1.823ns logic, 6.301ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U1/byte_count_s_1_4 (FF)
  Destination:          U2/U2/BYTE_TX_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.566ns (Levels of Logic = 5)
  Clock Path Skew:      -0.045ns (0.659 - 0.704)
  Source Clock:         clk_100mhz_s rising at 0.000ns
  Destination Clock:    clk_100mhz_s rising at 10.000ns
  Clock Uncertainty:    0.641ns

  Clock Uncertainty:          0.641ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/U1/byte_count_s_1_4 to U2/U2/BYTE_TX_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y54.DQ       Tcko                  0.430   U2/U1/byte_count_s_1_4
                                                       U2/U1/byte_count_s_1_4
    SLICE_X9Y53.A3       net (fanout=5)        1.579   U2/U1/byte_count_s_1_4
    SLICE_X9Y53.A        Tilo                  0.259   U2/U2/ADC_SPI_MASTER/rx_data<95>
                                                       U2/U2/Mmux_GND_19_o_GND_19_o_mux_141_OUT1141
    SLICE_X7Y57.B4       net (fanout=8)        1.790   U2/U2/Mmux_GND_19_o_GND_19_o_mux_141_OUT114
    SLICE_X7Y57.B        Tilo                  0.259   U2/U2/ADC_SPI_MASTER/rx_buffer<83>
                                                       U2/U2/Mmux__n0856724_SW0_SW0
    SLICE_X7Y57.A5       net (fanout=1)        0.230   N150
    SLICE_X7Y57.A        Tilo                  0.259   U2/U2/ADC_SPI_MASTER/rx_buffer<83>
                                                       U2/U2/Mmux__n0856724
    SLICE_X4Y50.CX       net (fanout=1)        1.326   U2/U2/Mmux__n0856723
    SLICE_X4Y50.CMUX     Tcxc                  0.182   U2/U1/byte_count_s<3>
                                                       U2/U2/Mmux__n0856725_SW1
    SLICE_X6Y50.C3       net (fanout=1)        0.913   N171
    SLICE_X6Y50.CLK      Tas                   0.339   U2/U2/BYTE_TX<1>
                                                       U2/U2/Mmux__n0856726
                                                       U2/U2/BYTE_TX_1
    -------------------------------------------------  ---------------------------
    Total                                      7.566ns (1.728ns logic, 5.838ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U1/byte_count_s_4 (FF)
  Destination:          U2/U2/BYTE_TX_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.555ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.192 - 0.200)
  Source Clock:         clk_100mhz_s rising at 0.000ns
  Destination Clock:    clk_100mhz_s rising at 10.000ns
  Clock Uncertainty:    0.641ns

  Clock Uncertainty:          0.641ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/U1/byte_count_s_4 to U2/U2/BYTE_TX_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y51.AQ       Tcko                  0.525   U2/U1/byte_count_s<5>
                                                       U2/U1/byte_count_s_4
    SLICE_X9Y53.A2       net (fanout=49)       1.473   U2/U1/byte_count_s<4>
    SLICE_X9Y53.A        Tilo                  0.259   U2/U2/ADC_SPI_MASTER/rx_data<95>
                                                       U2/U2/Mmux_GND_19_o_GND_19_o_mux_141_OUT1141
    SLICE_X7Y57.B4       net (fanout=8)        1.790   U2/U2/Mmux_GND_19_o_GND_19_o_mux_141_OUT114
    SLICE_X7Y57.B        Tilo                  0.259   U2/U2/ADC_SPI_MASTER/rx_buffer<83>
                                                       U2/U2/Mmux__n0856724_SW0_SW0
    SLICE_X7Y57.A5       net (fanout=1)        0.230   N150
    SLICE_X7Y57.A        Tilo                  0.259   U2/U2/ADC_SPI_MASTER/rx_buffer<83>
                                                       U2/U2/Mmux__n0856724
    SLICE_X4Y50.CX       net (fanout=1)        1.326   U2/U2/Mmux__n0856723
    SLICE_X4Y50.CMUX     Tcxc                  0.182   U2/U1/byte_count_s<3>
                                                       U2/U2/Mmux__n0856725_SW1
    SLICE_X6Y50.C3       net (fanout=1)        0.913   N171
    SLICE_X6Y50.CLK      Tas                   0.339   U2/U2/BYTE_TX<1>
                                                       U2/U2/Mmux__n0856726
                                                       U2/U2/BYTE_TX_1
    -------------------------------------------------  ---------------------------
    Total                                      7.555ns (1.823ns logic, 5.732ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point U2/U2/BYTE_TX_3 (SLICE_X5Y55.C6), 80 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U1/byte_count_s_2_3 (FF)
  Destination:          U2/U2/BYTE_TX_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.118ns (Levels of Logic = 5)
  Clock Path Skew:      0.005ns (0.682 - 0.677)
  Source Clock:         clk_100mhz_s rising at 0.000ns
  Destination Clock:    clk_100mhz_s rising at 10.000ns
  Clock Uncertainty:    0.641ns

  Clock Uncertainty:          0.641ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/U1/byte_count_s_2_3 to U2/U2/BYTE_TX_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.CQ       Tcko                  0.430   U2/U1/byte_count_s_0_4
                                                       U2/U1/byte_count_s_2_3
    SLICE_X3Y40.B1       net (fanout=2)        2.295   U2/U1/byte_count_s_2_3
    SLICE_X3Y40.B        Tilo                  0.259   U2/U1/BYTE_RX<7>
                                                       U2/U2/_n0879<7>1
    SLICE_X3Y40.A6       net (fanout=19)       1.060   U2/U2/_n0879
    SLICE_X3Y40.A        Tilo                  0.259   U2/U1/BYTE_RX<7>
                                                       U2/U2/Mmux_BYTE_TX[7]_GND_19_o_mux_28_OUT211
    SLICE_X5Y48.A3       net (fanout=6)        1.348   U2/U2/Mmux_BYTE_TX[7]_GND_19_o_mux_28_OUT21
    SLICE_X5Y48.A        Tilo                  0.259   U2/U2/sync_time_read_latch_s<19>
                                                       U2/U2/Mmux__n085654
    SLICE_X5Y55.D2       net (fanout=1)        1.433   U2/U2/Mmux__n085653
    SLICE_X5Y55.D        Tilo                  0.259   U2/U2/BYTE_TX<3>
                                                       U2/U2/Mmux__n0856516
    SLICE_X5Y55.C6       net (fanout=1)        0.143   U2/U2/Mmux__n0856515
    SLICE_X5Y55.CLK      Tas                   0.373   U2/U2/BYTE_TX<3>
                                                       U2/U2/Mmux__n0856527
                                                       U2/U2/BYTE_TX_3
    -------------------------------------------------  ---------------------------
    Total                                      8.118ns (1.839ns logic, 6.279ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U1/byte_count_s_4 (FF)
  Destination:          U2/U2/BYTE_TX_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.865ns (Levels of Logic = 5)
  Clock Path Skew:      0.002ns (0.682 - 0.680)
  Source Clock:         clk_100mhz_s rising at 0.000ns
  Destination Clock:    clk_100mhz_s rising at 10.000ns
  Clock Uncertainty:    0.641ns

  Clock Uncertainty:          0.641ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/U1/byte_count_s_4 to U2/U2/BYTE_TX_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y51.AQ       Tcko                  0.525   U2/U1/byte_count_s<5>
                                                       U2/U1/byte_count_s_4
    SLICE_X3Y40.B6       net (fanout=49)       1.947   U2/U1/byte_count_s<4>
    SLICE_X3Y40.B        Tilo                  0.259   U2/U1/BYTE_RX<7>
                                                       U2/U2/_n0879<7>1
    SLICE_X3Y40.A6       net (fanout=19)       1.060   U2/U2/_n0879
    SLICE_X3Y40.A        Tilo                  0.259   U2/U1/BYTE_RX<7>
                                                       U2/U2/Mmux_BYTE_TX[7]_GND_19_o_mux_28_OUT211
    SLICE_X5Y48.A3       net (fanout=6)        1.348   U2/U2/Mmux_BYTE_TX[7]_GND_19_o_mux_28_OUT21
    SLICE_X5Y48.A        Tilo                  0.259   U2/U2/sync_time_read_latch_s<19>
                                                       U2/U2/Mmux__n085654
    SLICE_X5Y55.D2       net (fanout=1)        1.433   U2/U2/Mmux__n085653
    SLICE_X5Y55.D        Tilo                  0.259   U2/U2/BYTE_TX<3>
                                                       U2/U2/Mmux__n0856516
    SLICE_X5Y55.C6       net (fanout=1)        0.143   U2/U2/Mmux__n0856515
    SLICE_X5Y55.CLK      Tas                   0.373   U2/U2/BYTE_TX<3>
                                                       U2/U2/Mmux__n0856527
                                                       U2/U2/BYTE_TX_3
    -------------------------------------------------  ---------------------------
    Total                                      7.865ns (1.934ns logic, 5.931ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U1/byte_count_s_2 (FF)
  Destination:          U2/U2/BYTE_TX_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.819ns (Levels of Logic = 5)
  Clock Path Skew:      0.006ns (0.682 - 0.676)
  Source Clock:         clk_100mhz_s rising at 0.000ns
  Destination Clock:    clk_100mhz_s rising at 10.000ns
  Clock Uncertainty:    0.641ns

  Clock Uncertainty:          0.641ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/U1/byte_count_s_2 to U2/U2/BYTE_TX_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y55.CQ       Tcko                  0.430   U2/U1/byte_count_s_2_4
                                                       U2/U1/byte_count_s_2
    SLICE_X3Y37.B4       net (fanout=111)      3.047   U2/U1/byte_count_s<2>
    SLICE_X3Y37.B        Tilo                  0.259   U2/U2/sync_time_read_latch_s<27>
                                                       U2/U2/Mmux__n085652
    SLICE_X5Y48.B6       net (fanout=1)        1.127   U2/U2/Mmux__n085651
    SLICE_X5Y48.B        Tilo                  0.259   U2/U2/sync_time_read_latch_s<19>
                                                       U2/U2/Mmux__n085654_SW0
    SLICE_X5Y48.A5       net (fanout=1)        0.230   N94
    SLICE_X5Y48.A        Tilo                  0.259   U2/U2/sync_time_read_latch_s<19>
                                                       U2/U2/Mmux__n085654
    SLICE_X5Y55.D2       net (fanout=1)        1.433   U2/U2/Mmux__n085653
    SLICE_X5Y55.D        Tilo                  0.259   U2/U2/BYTE_TX<3>
                                                       U2/U2/Mmux__n0856516
    SLICE_X5Y55.C6       net (fanout=1)        0.143   U2/U2/Mmux__n0856515
    SLICE_X5Y55.CLK      Tas                   0.373   U2/U2/BYTE_TX<3>
                                                       U2/U2/Mmux__n0856527
                                                       U2/U2/BYTE_TX_3
    -------------------------------------------------  ---------------------------
    Total                                      7.819ns (1.839ns logic, 5.980ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK = PERIOD TIMEGRP "CLK" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U2/U2/adc_fifo_data_in_s_31 (SLICE_X8Y48.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.384ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/U2/adc_write_fifo_register_ready_s (FF)
  Destination:          U2/U2/adc_fifo_data_in_s_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 0)
  Clock Path Skew:      0.070ns (0.370 - 0.300)
  Source Clock:         clk_100mhz_s rising at 10.000ns
  Destination Clock:    clk_100mhz_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2/U2/adc_write_fifo_register_ready_s to U2/U2/adc_fifo_data_in_s_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y42.AQ       Tcko                  0.198   U2/U2/adc_write_fifo_register_ready_s
                                                       U2/U2/adc_write_fifo_register_ready_s
    SLICE_X8Y48.CE       net (fanout=8)        0.364   U2/U2/adc_write_fifo_register_ready_s
    SLICE_X8Y48.CLK      Tckce       (-Th)     0.108   U2/U2/adc_fifo_data_in_s<31>
                                                       U2/U2/adc_fifo_data_in_s_31
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.090ns logic, 0.364ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Paths for end point U2/U2/adc_fifo_data_in_s_30 (SLICE_X8Y48.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/U2/adc_write_fifo_register_ready_s (FF)
  Destination:          U2/U2/adc_fifo_data_in_s_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 0)
  Clock Path Skew:      0.070ns (0.370 - 0.300)
  Source Clock:         clk_100mhz_s rising at 10.000ns
  Destination Clock:    clk_100mhz_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2/U2/adc_write_fifo_register_ready_s to U2/U2/adc_fifo_data_in_s_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y42.AQ       Tcko                  0.198   U2/U2/adc_write_fifo_register_ready_s
                                                       U2/U2/adc_write_fifo_register_ready_s
    SLICE_X8Y48.CE       net (fanout=8)        0.364   U2/U2/adc_write_fifo_register_ready_s
    SLICE_X8Y48.CLK      Tckce       (-Th)     0.104   U2/U2/adc_fifo_data_in_s<31>
                                                       U2/U2/adc_fifo_data_in_s_30
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.094ns logic, 0.364ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point U2/U2/adc_fifo_data_in_s_29 (SLICE_X8Y48.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.390ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/U2/adc_write_fifo_register_ready_s (FF)
  Destination:          U2/U2/adc_fifo_data_in_s_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 0)
  Clock Path Skew:      0.070ns (0.370 - 0.300)
  Source Clock:         clk_100mhz_s rising at 10.000ns
  Destination Clock:    clk_100mhz_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2/U2/adc_write_fifo_register_ready_s to U2/U2/adc_fifo_data_in_s_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y42.AQ       Tcko                  0.198   U2/U2/adc_write_fifo_register_ready_s
                                                       U2/U2/adc_write_fifo_register_ready_s
    SLICE_X8Y48.CE       net (fanout=8)        0.364   U2/U2/adc_write_fifo_register_ready_s
    SLICE_X8Y48.CLK      Tckce       (-Th)     0.102   U2/U2/adc_fifo_data_in_s<31>
                                                       U2/U2/adc_fifo_data_in_s_29
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.096ns logic, 0.364ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "CLK" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.601ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: U2/cs_d_s<2>/CLK
  Logical resource: U2/Mshreg_cs_d_s_1/CLK
  Location pin: SLICE_X4Y47.CLK
  Clock network: clk_100mhz_s
--------------------------------------------------------------------------------
Slack: 8.601ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: U2/U1/in_shift_reg_s<3>/CLK
  Logical resource: U2/U1/Mshreg_byte_tx_load_d_s_5/CLK
  Location pin: SLICE_X6Y32.CLK
  Clock network: clk_100mhz_s
--------------------------------------------------------------------------------
Slack: 8.601ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: U2/U1/in_shift_reg_s<3>/CLK
  Logical resource: U2/U1/Mshreg_mosi_d_s_3/CLK
  Location pin: SLICE_X6Y32.CLK
  Clock network: clk_100mhz_s
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_8MHZ
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_8MHZ       |    8.834|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 123249 paths, 0 nets, and 9541 connections

Design statistics:
   Minimum period:   8.834ns{1}   (Maximum frequency: 113.199MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 10 13:14:20 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 247 MB



