# Direct-Mapped-Cache-Memory-Simulation-in-Verilog
A fully functional byte-addressable direct-mapped cache designed in Verilog. Includes testbench with waveform validation for hit/miss behavior and memory interfacing. Visualized using Vivado schematics and simulated using behavioral modeling.
