/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.07
Build    : 1.1.22
Hash     : 42e5cbd
Date     : Jul  5 2024
Type     : Engineering
Log Time   : Fri Jul  5 06:20:04 2024 GMT

[ 11:20:05 ] Analysis has started
[ 11:20:05 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_05_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/iverilog_tests/dsp_mul_signed_comb_iverilog/EDA-3028/dsp_mul_signed_comb_iverilog/run_1/synth_1_1/analysis/dsp_mul_signed_comb_iverilog_analyzer.cmd
[ 11:20:05 ] Duration: 111 ms. Max utilization: 44 MB
[ 11:20:05 ] Synthesize has started
