
atomic_clock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .itcm         00001568  00000000  08000298  00020000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00019d40  08001800  08001800  00021800  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .user_flash   00000000  08100000  08100000  000402ec  2**0
                  CONTENTS
  4 .rodata       00003808  0801b540  0801b540  0003b540  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM          00000008  0801ed48  0801ed48  0003ed48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .init_array   00000004  0801ed50  0801ed50  0003ed50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801ed54  0801ed54  0003ed54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000022c  20000000  0801ed58  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 00000060  2000022c  0801ef84  0004022c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 00000060  2000028c  0801efe4  0004028c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00008080  200002f0  0801f044  000402f0  2**3
                  ALLOC
 12 ._user_heap_stack 00000600  20008370  0801f044  00048370  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  000402ec  2**0
                  CONTENTS, READONLY
 14 .comment      00000086  00000000  00000000  0004031a  2**0
                  CONTENTS, READONLY
 15 .debug_info   0003916f  00000000  00000000  000403a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00007449  00000000  00000000  0007950f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00002998  00000000  00000000  00080958  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00002132  00000000  00000000  000832f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  00011b85  00000000  00000000  00085422  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   00040745  00000000  00000000  00096fa7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    001a93ee  00000000  00000000  000d76ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_frame  0000bf9c  00000000  00000000  00280adc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000052  00000000  00000000  0028ca78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .itcm:

00000000 <synth_writereg>:
  * @param  Address
  * @param  Chip address
  * @param  Verify
  * @retval Contents read back from register
  */
static uint32_t synth_writereg(const uint32_t data, const uint32_t reg_address, const uint32_t chip_address, const bool verify) {
       0:	b580      	push	{r7, lr}
       2:	b08a      	sub	sp, #40	; 0x28
       4:	af00      	add	r7, sp, #0
       6:	60f8      	str	r0, [r7, #12]
       8:	60b9      	str	r1, [r7, #8]
       a:	607a      	str	r2, [r7, #4]
       c:	70fb      	strb	r3, [r7, #3]

	uint32_t read_data = 0;
       e:	2300      	movs	r3, #0
      10:	627b      	str	r3, [r7, #36]	; 0x24
	const uint32_t write_data = (data << 8) | (reg_address << 3) | chip_address; // This is what we will write, 32 bits in total.
      12:	68fb      	ldr	r3, [r7, #12]
      14:	021a      	lsls	r2, r3, #8
      16:	68bb      	ldr	r3, [r7, #8]
      18:	00db      	lsls	r3, r3, #3
      1a:	4313      	orrs	r3, r2
      1c:	687a      	ldr	r2, [r7, #4]
      1e:	4313      	orrs	r3, r2
      20:	61fb      	str	r3, [r7, #28]
	#ifdef SPI_DEBUG
		printf("SPI BYTES WRITTEN: 0x%X \r\n", write_data);
	#endif //SPI_DEBUG
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, 0);
      22:	2200      	movs	r2, #0
      24:	f44f 7180 	mov.w	r1, #256	; 0x100
      28:	4830      	ldr	r0, [pc, #192]	; (ec <synth_writereg+0xec>)
      2a:	f001 fa81 	bl	1530 <__HAL_GPIO_WritePin_veneer>
	HAL_GPIO_WritePin(SEN_GPIO_Port, SEN_Pin, 0); // Take SEN low to indicate we are sending data
      2e:	2200      	movs	r2, #0
      30:	f44f 6100 	mov.w	r1, #2048	; 0x800
      34:	482d      	ldr	r0, [pc, #180]	; (ec <synth_writereg+0xec>)
      36:	f001 fa7b 	bl	1530 <__HAL_GPIO_WritePin_veneer>

	/* Clock in the data */
	for (uint32_t i = 0; i < SYNTH_SPI_BITS; i++) {
      3a:	2300      	movs	r3, #0
      3c:	623b      	str	r3, [r7, #32]
      3e:	e036      	b.n	ae <synth_writereg+0xae>

		/* Data written on the rising edge */
		uint32_t bit = (SYNTH_SPI_BITS - 1 - i);
      40:	2220      	movs	r2, #32
      42:	6a3b      	ldr	r3, [r7, #32]
      44:	1ad3      	subs	r3, r2, r3
      46:	3b01      	subs	r3, #1
      48:	617b      	str	r3, [r7, #20]
		HAL_GPIO_WritePin(MOSI_GPIO_Port, MOSI_Pin, !!(write_data & (1 << bit)));
      4a:	2201      	movs	r2, #1
      4c:	697b      	ldr	r3, [r7, #20]
      4e:	fa02 f303 	lsl.w	r3, r2, r3
      52:	461a      	mov	r2, r3
      54:	69fb      	ldr	r3, [r7, #28]
      56:	4013      	ands	r3, r2
      58:	2b00      	cmp	r3, #0
      5a:	bf14      	ite	ne
      5c:	2301      	movne	r3, #1
      5e:	2300      	moveq	r3, #0
      60:	b2db      	uxtb	r3, r3
      62:	461a      	mov	r2, r3
      64:	f44f 7100 	mov.w	r1, #512	; 0x200
      68:	4820      	ldr	r0, [pc, #128]	; (ec <synth_writereg+0xec>)
      6a:	f001 fa61 	bl	1530 <__HAL_GPIO_WritePin_veneer>
		HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, 1);
      6e:	2201      	movs	r2, #1
      70:	f44f 7180 	mov.w	r1, #256	; 0x100
      74:	481d      	ldr	r0, [pc, #116]	; (ec <synth_writereg+0xec>)
      76:	f001 fa5b 	bl	1530 <__HAL_GPIO_WritePin_veneer>
		HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, 0);
      7a:	2200      	movs	r2, #0
      7c:	f44f 7180 	mov.w	r1, #256	; 0x100
      80:	481a      	ldr	r0, [pc, #104]	; (ec <synth_writereg+0xec>)
      82:	f001 fa55 	bl	1530 <__HAL_GPIO_WritePin_veneer>

		/* Data read on the falling edge */
		read_data = read_data
				| (HAL_GPIO_ReadPin(MISO_GPIO_Port, MISO_Pin)
      86:	f44f 6180 	mov.w	r1, #1024	; 0x400
      8a:	4818      	ldr	r0, [pc, #96]	; (ec <synth_writereg+0xec>)
      8c:	f001 fa60 	bl	1550 <__HAL_GPIO_ReadPin_veneer>
      90:	4603      	mov	r3, r0
      92:	4619      	mov	r1, r3
						<< (SYNTH_SPI_BITS - 1 - i));
      94:	2220      	movs	r2, #32
      96:	6a3b      	ldr	r3, [r7, #32]
      98:	1ad3      	subs	r3, r2, r3
      9a:	3b01      	subs	r3, #1
      9c:	fa01 f303 	lsl.w	r3, r1, r3
      a0:	461a      	mov	r2, r3
		read_data = read_data
      a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
      a4:	4313      	orrs	r3, r2
      a6:	627b      	str	r3, [r7, #36]	; 0x24
	for (uint32_t i = 0; i < SYNTH_SPI_BITS; i++) {
      a8:	6a3b      	ldr	r3, [r7, #32]
      aa:	3301      	adds	r3, #1
      ac:	623b      	str	r3, [r7, #32]
      ae:	2220      	movs	r2, #32
      b0:	6a3b      	ldr	r3, [r7, #32]
      b2:	4293      	cmp	r3, r2
      b4:	d3c4      	bcc.n	40 <synth_writereg+0x40>
	}

	HAL_GPIO_WritePin(SEN_GPIO_Port, SEN_Pin, 1); // Assert the SEN line to register the transmitted data
      b6:	2201      	movs	r2, #1
      b8:	f44f 6100 	mov.w	r1, #2048	; 0x800
      bc:	480b      	ldr	r0, [pc, #44]	; (ec <synth_writereg+0xec>)
      be:	f001 fa37 	bl	1530 <__HAL_GPIO_WritePin_veneer>

	if (verify) {
      c2:	78fb      	ldrb	r3, [r7, #3]
      c4:	2b00      	cmp	r3, #0
      c6:	d00c      	beq.n	e2 <synth_writereg+0xe2>
		const uint32_t verify_data = synth_readreg(reg_address); // Data returned on the second cycle
      c8:	68b8      	ldr	r0, [r7, #8]
      ca:	f000 f813 	bl	f4 <synth_readreg>
      ce:	61b8      	str	r0, [r7, #24]
		if (verify_data != data) {
      d0:	69ba      	ldr	r2, [r7, #24]
      d2:	68fb      	ldr	r3, [r7, #12]
      d4:	429a      	cmp	r2, r3
      d6:	d004      	beq.n	e2 <synth_writereg+0xe2>
			printf("SPI transmission error!\n");
      d8:	4805      	ldr	r0, [pc, #20]	; (f0 <synth_writereg+0xf0>)
      da:	f001 fa2d 	bl	1538 <__puts_veneer>
			Error_Handler(); // We enter an infinite loop here
      de:	f001 fa23 	bl	1528 <__Error_Handler_veneer>
		}
	}

	return read_data;
      e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
      e4:	4618      	mov	r0, r3
      e6:	3728      	adds	r7, #40	; 0x28
      e8:	46bd      	mov	sp, r7
      ea:	bd80      	pop	{r7, pc}
      ec:	58020800 	.word	0x58020800
      f0:	0801b740 	.word	0x0801b740

000000f4 <synth_readreg>:
/**
  * @brief  Reads a register.
  * @param  Address
  * @retval Register contents
  */
static uint32_t synth_readreg(const uint32_t reg_address){
      f4:	b580      	push	{r7, lr}
      f6:	b084      	sub	sp, #16
      f8:	af00      	add	r7, sp, #0
      fa:	6078      	str	r0, [r7, #4]

    synth_writereg(reg_address, 0x0, 0x0, DONT_VERIFY); // First cycle to send the read address
      fc:	2300      	movs	r3, #0
      fe:	2200      	movs	r2, #0
     100:	2100      	movs	r1, #0
     102:	6878      	ldr	r0, [r7, #4]
     104:	f7ff ff7c 	bl	0 <synth_writereg>
    const uint32_t read_data = synth_writereg(reg_address, 0x0, 0x0, DONT_VERIFY);  // Data returned on the second cycle
     108:	2300      	movs	r3, #0
     10a:	2200      	movs	r2, #0
     10c:	2100      	movs	r1, #0
     10e:	6878      	ldr	r0, [r7, #4]
     110:	f7ff ff76 	bl	0 <synth_writereg>
     114:	60f8      	str	r0, [r7, #12]

    return (read_data >> 8); // We only care about the first 24 bits returned.
     116:	68fb      	ldr	r3, [r7, #12]
     118:	0a1b      	lsrs	r3, r3, #8

}
     11a:	4618      	mov	r0, r3
     11c:	3710      	adds	r7, #16
     11e:	46bd      	mov	sp, r7
     120:	bd80      	pop	{r7, pc}

00000122 <set_MW_power>:
/**
  * @brief  Program LO2 output gain.
  * @param  MW power setting
  * @retval Success/fail
  */
uint32_t set_MW_power (const uint8_t mw_power) {
     122:	b580      	push	{r7, lr}
     124:	b084      	sub	sp, #16
     126:	af00      	add	r7, sp, #0
     128:	4603      	mov	r3, r0
     12a:	71fb      	strb	r3, [r7, #7]
	if (mw_power > 3) {//check that LO2GAIN is an integer from 0 to 3 inclusive
     12c:	79fb      	ldrb	r3, [r7, #7]
     12e:	2b03      	cmp	r3, #3
     130:	d904      	bls.n	13c <set_MW_power+0x1a>
		printf("illegal mw_power - must be an integer from 0 to 3!\n");
     132:	4811      	ldr	r0, [pc, #68]	; (178 <set_MW_power+0x56>)
     134:	f001 fa00 	bl	1538 <__puts_veneer>
		Error_Handler(); // We enter an infinite loop here
     138:	f001 f9f6 	bl	1528 <__Error_Handler_veneer>
	}
	uint32_t read_data = synth_readreg(GAIN_DIVIDER_REGISTER); // Get the current value.
     13c:	2016      	movs	r0, #22
     13e:	f7ff ffd9 	bl	f4 <synth_readreg>
     142:	60f8      	str	r0, [r7, #12]
	read_data &= 0xFFFFFCFF; 		// Zero bits 8:9.
     144:	68fb      	ldr	r3, [r7, #12]
     146:	f423 7340 	bic.w	r3, r3, #768	; 0x300
     14a:	60fb      	str	r3, [r7, #12]
	read_data |= (mw_power << 8);	// Set LO2GAIN value.
     14c:	79fb      	ldrb	r3, [r7, #7]
     14e:	021b      	lsls	r3, r3, #8
     150:	461a      	mov	r2, r3
     152:	68fb      	ldr	r3, [r7, #12]
     154:	4313      	orrs	r3, r2
     156:	60fb      	str	r3, [r7, #12]
	synth_writereg(read_data, GAIN_DIVIDER_REGISTER, 0x0, VERIFY); // Update the VCO divide register.
     158:	2301      	movs	r3, #1
     15a:	2200      	movs	r2, #0
     15c:	2116      	movs	r1, #22
     15e:	68f8      	ldr	r0, [r7, #12]
     160:	f7ff ff4e 	bl	0 <synth_writereg>
	#ifdef MW_VERBOSE
		printf("PROGRAMMED GAIN DIVIDER REGISTER: 0x%lX \r\n", read_data);
	#endif
	printf("LO2 gain setting: %u \r\n", mw_power);
     164:	79fb      	ldrb	r3, [r7, #7]
     166:	4619      	mov	r1, r3
     168:	4804      	ldr	r0, [pc, #16]	; (17c <set_MW_power+0x5a>)
     16a:	f001 f9f5 	bl	1558 <__printf_veneer>
	return SUCCESS;
     16e:	2300      	movs	r3, #0
}
     170:	4618      	mov	r0, r3
     172:	3710      	adds	r7, #16
     174:	46bd      	mov	sp, r7
     176:	bd80      	pop	{r7, pc}
     178:	0801b758 	.word	0x0801b758
     17c:	0801b78c 	.word	0x0801b78c

00000180 <init_synthesiser>:
/**
  * @brief  Initialises HMC835 synthesiser.
  * @param  MW power setting
  * @retval Success/fail
  */
uint32_t init_synthesiser(const uint8_t mw_power) {
     180:	b580      	push	{r7, lr}
     182:	b084      	sub	sp, #16
     184:	af00      	add	r7, sp, #0
     186:	4603      	mov	r3, r0
     188:	71fb      	strb	r3, [r7, #7]

	//Set pins to required initial conditions
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET); // Turn off the amber lock LED
     18a:	2200      	movs	r2, #0
     18c:	2102      	movs	r1, #2
     18e:	4856      	ldr	r0, [pc, #344]	; (2e8 <_Min_Heap_Size+0xe8>)
     190:	f001 f9ce 	bl	1530 <__HAL_GPIO_WritePin_veneer>
	HAL_GPIO_WritePin(SCOPE_TRIG_OUT_GPIO_Port, SCOPE_TRIG_OUT_Pin, GPIO_PIN_SET); // Sets trigger output high
     194:	2201      	movs	r2, #1
     196:	2101      	movs	r1, #1
     198:	4854      	ldr	r0, [pc, #336]	; (2ec <_Min_Heap_Size+0xec>)
     19a:	f001 f9c9 	bl	1530 <__HAL_GPIO_WritePin_veneer>
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, 0);
     19e:	2200      	movs	r2, #0
     1a0:	f44f 7180 	mov.w	r1, #256	; 0x100
     1a4:	4852      	ldr	r0, [pc, #328]	; (2f0 <_Min_Heap_Size+0xf0>)
     1a6:	f001 f9c3 	bl	1530 <__HAL_GPIO_WritePin_veneer>
	HAL_GPIO_WritePin(SEN_GPIO_Port, SEN_Pin, 1);
     1aa:	2201      	movs	r2, #1
     1ac:	f44f 6100 	mov.w	r1, #2048	; 0x800
     1b0:	484f      	ldr	r0, [pc, #316]	; (2f0 <_Min_Heap_Size+0xf0>)
     1b2:	f001 f9bd 	bl	1530 <__HAL_GPIO_WritePin_veneer>
	HAL_GPIO_WritePin(REG_EN_GPIO_Port, REG_EN_Pin, 1); // Enable the main regulator.
     1b6:	2201      	movs	r2, #1
     1b8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
     1bc:	484c      	ldr	r0, [pc, #304]	; (2f0 <_Min_Heap_Size+0xf0>)
     1be:	f001 f9b7 	bl	1530 <__HAL_GPIO_WritePin_veneer>

	HAL_Delay(100); // Wait 100 ms for the supply to stabilise.
     1c2:	2064      	movs	r0, #100	; 0x64
     1c4:	f001 f9ac 	bl	1520 <__HAL_Delay_veneer>

	synth_writereg(0x1UL << 5, OPEN_MODE_READ_ADDRESS, 0x0, DONT_VERIFY); // Soft reset.
     1c8:	2300      	movs	r3, #0
     1ca:	2200      	movs	r2, #0
     1cc:	2100      	movs	r1, #0
     1ce:	2020      	movs	r0, #32
     1d0:	f7ff ff16 	bl	0 <synth_writereg>
	synth_writereg(0x41BFFF, ANALOG_EN_REGISTER, 0x0, VERIFY); // Set the SDO output level to 3.3 Volts
     1d4:	2301      	movs	r3, #1
     1d6:	2200      	movs	r2, #0
     1d8:	2108      	movs	r1, #8
     1da:	4846      	ldr	r0, [pc, #280]	; (2f4 <_Min_Heap_Size+0xf4>)
     1dc:	f7ff ff10 	bl	0 <synth_writereg>

	uint32_t read_data = synth_readreg(ID_REGISTER); // Read the ID register to check the chip is communicating
     1e0:	2000      	movs	r0, #0
     1e2:	f7ff ff87 	bl	f4 <synth_readreg>
     1e6:	60f8      	str	r0, [r7, #12]
	/* Check we have the correct ID */
	if (read_data != SYNTH_ID) {
     1e8:	4a43      	ldr	r2, [pc, #268]	; (2f8 <_Min_Heap_Size+0xf8>)
     1ea:	68fb      	ldr	r3, [r7, #12]
     1ec:	4293      	cmp	r3, r2
     1ee:	d00a      	beq.n	206 <_Min_Heap_Size+0x6>
		HAL_GPIO_WritePin(REG_EN_GPIO_Port, REG_EN_Pin, 0); // Disable the main regulator.
     1f0:	2200      	movs	r2, #0
     1f2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
     1f6:	483e      	ldr	r0, [pc, #248]	; (2f0 <_Min_Heap_Size+0xf0>)
     1f8:	f001 f99a 	bl	1530 <__HAL_GPIO_WritePin_veneer>
		printf("Incorrect synthesiser ID!\r\n");
     1fc:	483f      	ldr	r0, [pc, #252]	; (2fc <_Min_Heap_Size+0xfc>)
     1fe:	f001 f99b 	bl	1538 <__puts_veneer>
		return ERROR;
     202:	2301      	movs	r3, #1
     204:	e06b      	b.n	2de <_Min_Heap_Size+0xde>
	}

	/* Everything looks good, we can communicate with the chip :-) */
	printf("HMC835 Detected.\r\n");
     206:	483e      	ldr	r0, [pc, #248]	; (300 <_Min_Heap_Size+0x100>)
     208:	f001 f996 	bl	1538 <__puts_veneer>

	/* Enables Single-Ended output mode for LO2 output */
	read_data = synth_readreg(MODES_REGISTER); // Get the current value of the modes register
     20c:	2017      	movs	r0, #23
     20e:	f7ff ff71 	bl	f4 <synth_readreg>
     212:	60f8      	str	r0, [r7, #12]
#ifdef MW_VERBOSE
	printf("READ MODES REGISTER: 0x%lX \r\n", read_data);
#endif
	read_data |= (0x1UL << 9);     // Enable single ended output for LO2 (LO2_P)
     214:	68fb      	ldr	r3, [r7, #12]
     216:	f443 7300 	orr.w	r3, r3, #512	; 0x200
     21a:	60fb      	str	r3, [r7, #12]
	read_data  &= ~(!AUTO_MUTE << 7); //can disable auto_mute - see variable declarations
     21c:	2301      	movs	r3, #1
     21e:	f083 0301 	eor.w	r3, r3, #1
     222:	b2db      	uxtb	r3, r3
     224:	01db      	lsls	r3, r3, #7
     226:	43db      	mvns	r3, r3
     228:	461a      	mov	r2, r3
     22a:	68fb      	ldr	r3, [r7, #12]
     22c:	4013      	ands	r3, r2
     22e:	60fb      	str	r3, [r7, #12]
	synth_writereg(read_data, MODES_REGISTER, 0x0, VERIFY); // Send
     230:	2301      	movs	r3, #1
     232:	2200      	movs	r2, #0
     234:	2117      	movs	r1, #23
     236:	68f8      	ldr	r0, [r7, #12]
     238:	f7ff fee2 	bl	0 <synth_writereg>
	//read_data = synth_readreg(LOCK_DETECT_REGISTER); // Get the current value.
	//read_data &= 0xFFFFFFF8; // Zero the first 3 LSBs.
	//read_data |= 0x07;
	//synth_writereg(read_data, LOCK_DETECT_REGISTER, 0x0, VERIFY); // Update the VCO divide register.

	synth_writereg(1, REFDIV_REGISTER, 0x0, VERIFY); // Reference divider setting.
     23c:	2301      	movs	r3, #1
     23e:	2200      	movs	r2, #0
     240:	2102      	movs	r1, #2
     242:	2001      	movs	r0, #1
     244:	f7ff fedc 	bl	0 <synth_writereg>
	printf("PROGRAMMED DIVIDER REGISTER: 0x01 \r\n");
#endif

	/* Lock detect training: This must be done after any change to the PD
	 * reference frequency or after power cycle. */
	read_data = synth_readreg(LOCK_DETECT_REGISTER); // Get contents of lock detect register
     248:	2007      	movs	r0, #7
     24a:	f7ff ff53 	bl	f4 <synth_readreg>
     24e:	60f8      	str	r0, [r7, #12]
#ifdef MW_VERBOSE
	printf("READ LOCK_DETECT_REGISTER: 0x%lX \r\n", read_data);
#endif
	read_data |= (0x1UL << 11);      // Enable lock-detect counters.
     250:	68fb      	ldr	r3, [r7, #12]
     252:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
     256:	60fb      	str	r3, [r7, #12]
	read_data |= (0x1UL << 14);      // Enable the lock-detect timer.
     258:	68fb      	ldr	r3, [r7, #12]
     25a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
     25e:	60fb      	str	r3, [r7, #12]
	read_data |= (0x1UL << 20);      // Train the lock-detect timer.
     260:	68fb      	ldr	r3, [r7, #12]
     262:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
     266:	60fb      	str	r3, [r7, #12]
	synth_writereg(read_data, LOCK_DETECT_REGISTER, 0x0, VERIFY); // Send
     268:	2301      	movs	r3, #1
     26a:	2200      	movs	r2, #0
     26c:	2107      	movs	r1, #7
     26e:	68f8      	ldr	r0, [r7, #12]
     270:	f7ff fec6 	bl	0 <synth_writereg>
#ifdef MW_VERBOSE
	printf("PROGRAMMED LOCK DETECT REGISTER: 0x%lX \r\n", read_data);
#endif
	HAL_Delay(10); // Wait 10 ms for training to complete, not sure if we really need to do this.
     274:	200a      	movs	r0, #10
     276:	f001 f953 	bl	1520 <__HAL_Delay_veneer>

	/* Program LO2 output gain */
	if (mw_power > 3) {//check that LO2GAIN is an integer from 0 to 3 inclusive
     27a:	79fb      	ldrb	r3, [r7, #7]
     27c:	2b03      	cmp	r3, #3
     27e:	d904      	bls.n	28a <_Min_Heap_Size+0x8a>
		printf("illegal mw_power - must be an integer from 0 to 3!\n");
     280:	4820      	ldr	r0, [pc, #128]	; (304 <_Min_Heap_Size+0x104>)
     282:	f001 f959 	bl	1538 <__puts_veneer>
		Error_Handler();
     286:	f001 f94f 	bl	1528 <__Error_Handler_veneer>
	}
	read_data = synth_readreg(GAIN_DIVIDER_REGISTER); // Get the current value.
     28a:	2016      	movs	r0, #22
     28c:	f7ff ff32 	bl	f4 <synth_readreg>
     290:	60f8      	str	r0, [r7, #12]
	read_data &= 0xFFFFFCFF; 		// Zero bits 8:9.
     292:	68fb      	ldr	r3, [r7, #12]
     294:	f423 7340 	bic.w	r3, r3, #768	; 0x300
     298:	60fb      	str	r3, [r7, #12]
	read_data |= (mw_power << 8);	// Set LO2GAIN value.
     29a:	79fb      	ldrb	r3, [r7, #7]
     29c:	021b      	lsls	r3, r3, #8
     29e:	461a      	mov	r2, r3
     2a0:	68fb      	ldr	r3, [r7, #12]
     2a2:	4313      	orrs	r3, r2
     2a4:	60fb      	str	r3, [r7, #12]
	synth_writereg(read_data, GAIN_DIVIDER_REGISTER, 0x0, VERIFY); // Update the VCO divide register.
     2a6:	2301      	movs	r3, #1
     2a8:	2200      	movs	r2, #0
     2aa:	2116      	movs	r1, #22
     2ac:	68f8      	ldr	r0, [r7, #12]
     2ae:	f7ff fea7 	bl	0 <synth_writereg>
	printf("PROGRAMMED GAIN DIVIDER REGISTER: 0x%lX \r\n", read_data);
	printf("LO2 gain setting: %u \r\n", mw_power);
#endif

	/* Sets output frequency to the hyperfine value */
	set_frequency_hz(HYPERFINE);
     2b2:	4b15      	ldr	r3, [pc, #84]	; (308 <_Min_Heap_Size+0x108>)
     2b4:	ed93 7b00 	vldr	d7, [r3]
     2b8:	eeb0 0b47 	vmov.f64	d0, d7
     2bc:	f000 f83f 	bl	33e <set_frequency_hz>
	//printf("Single frequency output: %f Hz \r\n", HYPERFINE);
	printf("Single frequency output: %.10g Hz \r\n", HYPERFINE);
     2c0:	4b11      	ldr	r3, [pc, #68]	; (308 <_Min_Heap_Size+0x108>)
     2c2:	e9d3 2300 	ldrd	r2, r3, [r3]
     2c6:	4811      	ldr	r0, [pc, #68]	; (30c <_Min_Heap_Size+0x10c>)
     2c8:	f001 f946 	bl	1558 <__printf_veneer>
//	struct MW_struct *mw_sweep_settings = 0;  //create a structure to store the sweep settings
	mw_sweep_settings.state = MW_FIXED_FREQ;
     2cc:	4b10      	ldr	r3, [pc, #64]	; (310 <_Min_Heap_Size+0x110>)
     2ce:	2201      	movs	r2, #1
     2d0:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_RESET); // MW_invalid output low
     2d2:	2200      	movs	r2, #0
     2d4:	2102      	movs	r1, #2
     2d6:	480f      	ldr	r0, [pc, #60]	; (314 <_Min_Heap_Size+0x114>)
     2d8:	f001 f92a 	bl	1530 <__HAL_GPIO_WritePin_veneer>
	return SUCCESS;
     2dc:	2300      	movs	r3, #0
}
     2de:	4618      	mov	r0, r3
     2e0:	3710      	adds	r7, #16
     2e2:	46bd      	mov	sp, r7
     2e4:	bd80      	pop	{r7, pc}
     2e6:	bf00      	nop
     2e8:	58021000 	.word	0x58021000
     2ec:	58021800 	.word	0x58021800
     2f0:	58020800 	.word	0x58020800
     2f4:	0041bfff 	.word	0x0041bfff
     2f8:	00c7701a 	.word	0x00c7701a
     2fc:	0801b7a4 	.word	0x0801b7a4
     300:	0801b7c0 	.word	0x0801b7c0
     304:	0801b758 	.word	0x0801b758
     308:	0801e838 	.word	0x0801e838
     30c:	0801b7d4 	.word	0x0801b7d4
     310:	20000670 	.word	0x20000670
     314:	58020400 	.word	0x58020400

00000318 <lock_status>:
/**
  * @brief  Checks for MW frequency lock
  * @param  None
  * @retval Lock status
  */
static const bool lock_status(void) {
     318:	b580      	push	{r7, lr}
     31a:	b082      	sub	sp, #8
     31c:	af00      	add	r7, sp, #0

	bool locked = synth_readreg(GPOLD_REGISTER) & (1UL << 1);
     31e:	2012      	movs	r0, #18
     320:	f7ff fee8 	bl	f4 <synth_readreg>
     324:	4603      	mov	r3, r0
     326:	f003 0302 	and.w	r3, r3, #2
     32a:	2b00      	cmp	r3, #0
     32c:	bf14      	ite	ne
     32e:	2301      	movne	r3, #1
     330:	2300      	moveq	r3, #0
     332:	71fb      	strb	r3, [r7, #7]
	return locked;
     334:	79fb      	ldrb	r3, [r7, #7]

}
     336:	4618      	mov	r0, r3
     338:	3708      	adds	r7, #8
     33a:	46bd      	mov	sp, r7
     33c:	bd80      	pop	{r7, pc}

0000033e <set_frequency_hz>:
/**
  * @brief  Translate a frequency into register values for programming to HMC835
  * @param  Frequency
  * @retval None
  */
void set_frequency_hz(const double fo) {
     33e:	b580      	push	{r7, lr}
     340:	b088      	sub	sp, #32
     342:	af00      	add	r7, sp, #0
     344:	ed87 0b00 	vstr	d0, [r7]

#ifdef OPTIMISED_FOR_3_035GHZ_GENERATION
	/* Code optimisation for Generation of frequencies close to 3.035GHz
	 * k always equals 1
	 */
	uint32_t k = 1;
     348:	2301      	movs	r3, #1
     34a:	61fb      	str	r3, [r7, #28]
		}
	}
#endif //OPTIMISED_FOR_3_035GHZ_GENERATION

	/* Calculate the N division ratio */
	const double N = ((fo * k) / REF_FREQ);
     34c:	69fb      	ldr	r3, [r7, #28]
     34e:	ee07 3a90 	vmov	s15, r3
     352:	eeb8 6b67 	vcvt.f64.u32	d6, s15
     356:	ed97 7b00 	vldr	d7, [r7]
     35a:	ee26 6b07 	vmul.f64	d6, d6, d7
     35e:	ed9f 5b2a 	vldr	d5, [pc, #168]	; 408 <_Min_Stack_Size+0x8>
     362:	ee86 7b05 	vdiv.f64	d7, d6, d5
     366:	ed87 7b04 	vstr	d7, [r7, #16]

	/* Extract the fractional and integer parts */
	const uint32_t NINT = N;
     36a:	ed97 7b04 	vldr	d7, [r7, #16]
     36e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     372:	ee17 3a90 	vmov	r3, s15
     376:	60fb      	str	r3, [r7, #12]
	const uint32_t NFRAC = ((N - NINT) * (1 << 24)) + 0.5;
     378:	68fb      	ldr	r3, [r7, #12]
     37a:	ee07 3a90 	vmov	s15, r3
     37e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
     382:	ed97 6b04 	vldr	d6, [r7, #16]
     386:	ee36 7b47 	vsub.f64	d7, d6, d7
     38a:	ed9f 6b21 	vldr	d6, [pc, #132]	; 410 <_Min_Stack_Size+0x10>
     38e:	ee27 7b06 	vmul.f64	d7, d7, d6
     392:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
     396:	ee37 7b06 	vadd.f64	d7, d7, d6
     39a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     39e:	ee17 3a90 	vmov	r3, s15
     3a2:	60bb      	str	r3, [r7, #8]
		printf("Failed to establish synthesiser frequency accurately\r\n");
		Error_Handler();
	}
#endif

	HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_SET); //Sets MW_invalid pin high
     3a4:	2201      	movs	r2, #1
     3a6:	2102      	movs	r1, #2
     3a8:	481b      	ldr	r0, [pc, #108]	; (418 <_Min_Stack_Size+0x18>)
     3aa:	f001 f8c1 	bl	1530 <__HAL_GPIO_WritePin_veneer>
	//set_frequency(NINT, NFRAC, k, MANUAL_MUTE); //Sets only the necessary Hittite registers
	set_freq_regs(NINT, NFRAC, k); //Sets only the necessary Hittite registers
     3ae:	69fa      	ldr	r2, [r7, #28]
     3b0:	68b9      	ldr	r1, [r7, #8]
     3b2:	68f8      	ldr	r0, [r7, #12]
     3b4:	f000 f838 	bl	428 <set_freq_regs>

	//MW stabilisation delay and check for lock
	timer_delay(MW_TIMER, MW_STABILISE_TIME_US);
     3b8:	4b18      	ldr	r3, [pc, #96]	; (41c <_Min_Stack_Size+0x1c>)
     3ba:	681b      	ldr	r3, [r3, #0]
     3bc:	f241 3288 	movw	r2, #5000	; 0x1388
     3c0:	4611      	mov	r1, r2
     3c2:	4618      	mov	r0, r3
     3c4:	f000 ffbe 	bl	1344 <timer_delay>
	//if (!poll_until_locked(LOCK_WAIT_US)) {
	if (!lock_status()) {
     3c8:	f7ff ffa6 	bl	318 <lock_status>
     3cc:	4603      	mov	r3, r0
     3ce:	f083 0301 	eor.w	r3, r3, #1
     3d2:	b2db      	uxtb	r3, r3
     3d4:	2b00      	cmp	r3, #0
     3d6:	d011      	beq.n	3fc <set_frequency_hz+0xbe>
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET); //turn off amber LED
     3d8:	2200      	movs	r2, #0
     3da:	2102      	movs	r1, #2
     3dc:	4810      	ldr	r0, [pc, #64]	; (420 <_Min_Stack_Size+0x20>)
     3de:	f001 f8a7 	bl	1530 <__HAL_GPIO_WritePin_veneer>
		printf("Failed to establish MW Lock within %ld us of setting frequency!\r\n", MW_STABILISE_TIME_US);
     3e2:	f241 3388 	movw	r3, #5000	; 0x1388
     3e6:	4619      	mov	r1, r3
     3e8:	480e      	ldr	r0, [pc, #56]	; (424 <_Min_Stack_Size+0x24>)
     3ea:	f001 f8b5 	bl	1558 <__printf_veneer>
#ifdef HALT_ON_LOSS_OF_LOCK
		Error_Handler();
     3ee:	f001 f89b 	bl	1528 <__Error_Handler_veneer>
#endif //HALT_ON_LOSS_OF_LOCK
		HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_RESET); //Sets MW_invalid pin low
     3f2:	2200      	movs	r2, #0
     3f4:	2102      	movs	r1, #2
     3f6:	4808      	ldr	r0, [pc, #32]	; (418 <_Min_Stack_Size+0x18>)
     3f8:	f001 f89a 	bl	1530 <__HAL_GPIO_WritePin_veneer>
	}

}
     3fc:	bf00      	nop
     3fe:	3720      	adds	r7, #32
     400:	46bd      	mov	sp, r7
     402:	bd80      	pop	{r7, pc}
     404:	f3af 8000 	nop.w
     408:	00000000 	.word	0x00000000
     40c:	4187d784 	.word	0x4187d784
     410:	00000000 	.word	0x00000000
     414:	41700000 	.word	0x41700000
     418:	58020400 	.word	0x58020400
     41c:	2000001c 	.word	0x2000001c
     420:	58021000 	.word	0x58021000
     424:	0801b7fc 	.word	0x0801b7fc

00000428 <set_freq_regs>:
static void set_freq_regs(const uint32_t integer, const uint32_t fraction, const uint32_t vco_divider) {
     428:	b580      	push	{r7, lr}
     42a:	b086      	sub	sp, #24
     42c:	af00      	add	r7, sp, #0
     42e:	60f8      	str	r0, [r7, #12]
     430:	60b9      	str	r1, [r7, #8]
     432:	607a      	str	r2, [r7, #4]
	uint32_t read_data = 0x0;
     434:	2300      	movs	r3, #0
     436:	617b      	str	r3, [r7, #20]
	if (last_vcodiv == -1 || (last_vcodiv != vco_divider)) {
     438:	4b24      	ldr	r3, [pc, #144]	; (4cc <set_freq_regs+0xa4>)
     43a:	681b      	ldr	r3, [r3, #0]
     43c:	f1b3 3fff 	cmp.w	r3, #4294967295
     440:	d004      	beq.n	44c <set_freq_regs+0x24>
     442:	4b22      	ldr	r3, [pc, #136]	; (4cc <set_freq_regs+0xa4>)
     444:	681b      	ldr	r3, [r3, #0]
     446:	687a      	ldr	r2, [r7, #4]
     448:	429a      	cmp	r2, r3
     44a:	d014      	beq.n	476 <set_freq_regs+0x4e>
		read_data = synth_readreg(GAIN_DIVIDER_REGISTER); // Get the current value.
     44c:	2016      	movs	r0, #22
     44e:	f7ff fe51 	bl	f4 <synth_readreg>
     452:	6178      	str	r0, [r7, #20]
		read_data &= 0xFFFFFFC0; // Zero the first 6 LSBs (VCO division value - mute).
     454:	697b      	ldr	r3, [r7, #20]
     456:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
     45a:	617b      	str	r3, [r7, #20]
		read_data |= vco_divider; // This will set k which will un-mute the outputs */
     45c:	697a      	ldr	r2, [r7, #20]
     45e:	687b      	ldr	r3, [r7, #4]
     460:	4313      	orrs	r3, r2
     462:	617b      	str	r3, [r7, #20]
		synth_writereg(read_data, GAIN_DIVIDER_REGISTER, 0x0, VERIFY); // Update the VCO divide register.
     464:	2301      	movs	r3, #1
     466:	2200      	movs	r2, #0
     468:	2116      	movs	r1, #22
     46a:	6978      	ldr	r0, [r7, #20]
     46c:	f7ff fdc8 	bl	0 <synth_writereg>
		last_vcodiv = vco_divider;
     470:	4a16      	ldr	r2, [pc, #88]	; (4cc <set_freq_regs+0xa4>)
     472:	687b      	ldr	r3, [r7, #4]
     474:	6013      	str	r3, [r2, #0]
	if (last_integer == -1 || (last_integer != integer)) {
     476:	4b16      	ldr	r3, [pc, #88]	; (4d0 <set_freq_regs+0xa8>)
     478:	681b      	ldr	r3, [r3, #0]
     47a:	f1b3 3fff 	cmp.w	r3, #4294967295
     47e:	d004      	beq.n	48a <set_freq_regs+0x62>
     480:	4b13      	ldr	r3, [pc, #76]	; (4d0 <set_freq_regs+0xa8>)
     482:	681b      	ldr	r3, [r3, #0]
     484:	68fa      	ldr	r2, [r7, #12]
     486:	429a      	cmp	r2, r3
     488:	d008      	beq.n	49c <set_freq_regs+0x74>
		synth_writereg(integer, INTEGER_FREQUENCY_REGISTER, 0x0, VERIFY);   // Integer register.
     48a:	2301      	movs	r3, #1
     48c:	2200      	movs	r2, #0
     48e:	2103      	movs	r1, #3
     490:	68f8      	ldr	r0, [r7, #12]
     492:	f7ff fdb5 	bl	0 <synth_writereg>
		last_integer = integer;
     496:	4a0e      	ldr	r2, [pc, #56]	; (4d0 <set_freq_regs+0xa8>)
     498:	68fb      	ldr	r3, [r7, #12]
     49a:	6013      	str	r3, [r2, #0]
	if (last_fraction == -1 || (last_fraction != fraction)) {
     49c:	4b0d      	ldr	r3, [pc, #52]	; (4d4 <set_freq_regs+0xac>)
     49e:	681b      	ldr	r3, [r3, #0]
     4a0:	f1b3 3fff 	cmp.w	r3, #4294967295
     4a4:	d004      	beq.n	4b0 <set_freq_regs+0x88>
     4a6:	4b0b      	ldr	r3, [pc, #44]	; (4d4 <set_freq_regs+0xac>)
     4a8:	681b      	ldr	r3, [r3, #0]
     4aa:	68ba      	ldr	r2, [r7, #8]
     4ac:	429a      	cmp	r2, r3
     4ae:	d008      	beq.n	4c2 <set_freq_regs+0x9a>
		synth_writereg(fraction, FRACTIONAL_FREQUENCY_REGISTER, 0x0, VERIFY);  // Fractional register.
     4b0:	2301      	movs	r3, #1
     4b2:	2200      	movs	r2, #0
     4b4:	2104      	movs	r1, #4
     4b6:	68b8      	ldr	r0, [r7, #8]
     4b8:	f7ff fda2 	bl	0 <synth_writereg>
		last_fraction = fraction;
     4bc:	4a05      	ldr	r2, [pc, #20]	; (4d4 <set_freq_regs+0xac>)
     4be:	68bb      	ldr	r3, [r7, #8]
     4c0:	6013      	str	r3, [r2, #0]
}
     4c2:	bf00      	nop
     4c4:	3718      	adds	r7, #24
     4c6:	46bd      	mov	sp, r7
     4c8:	bd80      	pop	{r7, pc}
     4ca:	bf00      	nop
     4cc:	20000004 	.word	0x20000004
     4d0:	20000008 	.word	0x20000008
     4d4:	2000000c 	.word	0x2000000c

000004d8 <print_mw_sweep_settings>:
/**
  * @brief  Print out the contents of the mw_sweep_settings structure
  * @param  None
  * @retval None
  */
  static void print_mw_sweep_settings (void) {
     4d8:	b580      	push	{r7, lr}
     4da:	af00      	add	r7, sp, #0
  	// Check that I've populated everything
    printf("state: %u \r\n", mw_sweep_settings.state);
     4dc:	4b34      	ldr	r3, [pc, #208]	; (5b0 <print_mw_sweep_settings+0xd8>)
     4de:	781b      	ldrb	r3, [r3, #0]
     4e0:	4619      	mov	r1, r3
     4e2:	4834      	ldr	r0, [pc, #208]	; (5b4 <print_mw_sweep_settings+0xdc>)
     4e4:	f001 f838 	bl	1558 <__printf_veneer>
  	printf("k: %u \r\n", mw_sweep_settings.k);
     4e8:	4b31      	ldr	r3, [pc, #196]	; (5b0 <print_mw_sweep_settings+0xd8>)
     4ea:	785b      	ldrb	r3, [r3, #1]
     4ec:	4619      	mov	r1, r3
     4ee:	4832      	ldr	r0, [pc, #200]	; (5b8 <print_mw_sweep_settings+0xe0>)
     4f0:	f001 f832 	bl	1558 <__printf_veneer>
  	printf("NINT: %lu \r\n", mw_sweep_settings.NINT);
     4f4:	4b2e      	ldr	r3, [pc, #184]	; (5b0 <print_mw_sweep_settings+0xd8>)
     4f6:	685b      	ldr	r3, [r3, #4]
     4f8:	4619      	mov	r1, r3
     4fa:	4830      	ldr	r0, [pc, #192]	; (5bc <print_mw_sweep_settings+0xe4>)
     4fc:	f001 f82c 	bl	1558 <__printf_veneer>
  	printf("NFRAC_start: %lu \r\n", mw_sweep_settings.NFRAC_start);
     500:	4b2b      	ldr	r3, [pc, #172]	; (5b0 <print_mw_sweep_settings+0xd8>)
     502:	689b      	ldr	r3, [r3, #8]
     504:	4619      	mov	r1, r3
     506:	482e      	ldr	r0, [pc, #184]	; (5c0 <print_mw_sweep_settings+0xe8>)
     508:	f001 f826 	bl	1558 <__printf_veneer>
  	printf("num_steps: %lu \r\n", mw_sweep_settings.num_steps);
     50c:	4b28      	ldr	r3, [pc, #160]	; (5b0 <print_mw_sweep_settings+0xd8>)
     50e:	68db      	ldr	r3, [r3, #12]
     510:	4619      	mov	r1, r3
     512:	482c      	ldr	r0, [pc, #176]	; (5c4 <print_mw_sweep_settings+0xec>)
     514:	f001 f820 	bl	1558 <__printf_veneer>
  	printf("step_size: %lu \r\n", mw_sweep_settings.step_size);
     518:	4b25      	ldr	r3, [pc, #148]	; (5b0 <print_mw_sweep_settings+0xd8>)
     51a:	691b      	ldr	r3, [r3, #16]
     51c:	4619      	mov	r1, r3
     51e:	482a      	ldr	r0, [pc, #168]	; (5c8 <print_mw_sweep_settings+0xf0>)
     520:	f001 f81a 	bl	1558 <__printf_veneer>
  	printf("pop_cycles_per_point: %lu \r\n", mw_sweep_settings.pop_cycles_per_point);
     524:	4b22      	ldr	r3, [pc, #136]	; (5b0 <print_mw_sweep_settings+0xd8>)
     526:	695b      	ldr	r3, [r3, #20]
     528:	4619      	mov	r1, r3
     52a:	4828      	ldr	r0, [pc, #160]	; (5cc <print_mw_sweep_settings+0xf4>)
     52c:	f001 f814 	bl	1558 <__printf_veneer>
  	printf("stabilise_time: %lu us\r\n", mw_sweep_settings.stabilise_time);
     530:	4b1f      	ldr	r3, [pc, #124]	; (5b0 <print_mw_sweep_settings+0xd8>)
     532:	699b      	ldr	r3, [r3, #24]
     534:	4619      	mov	r1, r3
     536:	4826      	ldr	r0, [pc, #152]	; (5d0 <print_mw_sweep_settings+0xf8>)
     538:	f001 f80e 	bl	1558 <__printf_veneer>
  	printf("dwell_time: %lu us\r\n", mw_sweep_settings.dwell_time);
     53c:	4b1c      	ldr	r3, [pc, #112]	; (5b0 <print_mw_sweep_settings+0xd8>)
     53e:	69db      	ldr	r3, [r3, #28]
     540:	4619      	mov	r1, r3
     542:	4824      	ldr	r0, [pc, #144]	; (5d4 <print_mw_sweep_settings+0xfc>)
     544:	f001 f808 	bl	1558 <__printf_veneer>
  	printf("MW_processing_time: %lu us\r\n", mw_sweep_settings.MW_processing_time);
     548:	4b19      	ldr	r3, [pc, #100]	; (5b0 <print_mw_sweep_settings+0xd8>)
     54a:	6a1b      	ldr	r3, [r3, #32]
     54c:	4619      	mov	r1, r3
     54e:	4822      	ldr	r0, [pc, #136]	; (5d8 <print_mw_sweep_settings+0x100>)
     550:	f001 f802 	bl	1558 <__printf_veneer>
  	printf("current_point: %lu\r\n", mw_sweep_settings.current_point);
     554:	4b16      	ldr	r3, [pc, #88]	; (5b0 <print_mw_sweep_settings+0xd8>)
     556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
     558:	4619      	mov	r1, r3
     55a:	4820      	ldr	r0, [pc, #128]	; (5dc <print_mw_sweep_settings+0x104>)
     55c:	f000 fffc 	bl	1558 <__printf_veneer>
  	printf("centre_freq: %f Hz\r\n", mw_sweep_settings.centre_freq);
     560:	4b13      	ldr	r3, [pc, #76]	; (5b0 <print_mw_sweep_settings+0xd8>)
     562:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
     566:	481e      	ldr	r0, [pc, #120]	; (5e0 <print_mw_sweep_settings+0x108>)
     568:	f000 fff6 	bl	1558 <__printf_veneer>
  	printf("span: %f Hz\r\n", mw_sweep_settings.span);
     56c:	4b10      	ldr	r3, [pc, #64]	; (5b0 <print_mw_sweep_settings+0xd8>)
     56e:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
     572:	481c      	ldr	r0, [pc, #112]	; (5e4 <print_mw_sweep_settings+0x10c>)
     574:	f000 fff0 	bl	1558 <__printf_veneer>
  	printf("sweep_period: %f s\r\n", mw_sweep_settings.sweep_period);
     578:	4b0d      	ldr	r3, [pc, #52]	; (5b0 <print_mw_sweep_settings+0xd8>)
     57a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
     57e:	481a      	ldr	r0, [pc, #104]	; (5e8 <print_mw_sweep_settings+0x110>)
     580:	f000 ffea 	bl	1558 <__printf_veneer>
    printf("sweep_type: %s \r\n", mw_sweep_settings.sweep_type ? "FIXED_TIME" : "FIXED_STEPS");
     584:	4b0a      	ldr	r3, [pc, #40]	; (5b0 <print_mw_sweep_settings+0xd8>)
     586:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
     58a:	2b00      	cmp	r3, #0
     58c:	d001      	beq.n	592 <print_mw_sweep_settings+0xba>
     58e:	4b17      	ldr	r3, [pc, #92]	; (5ec <print_mw_sweep_settings+0x114>)
     590:	e000      	b.n	594 <print_mw_sweep_settings+0xbc>
     592:	4b17      	ldr	r3, [pc, #92]	; (5f0 <print_mw_sweep_settings+0x118>)
     594:	4619      	mov	r1, r3
     596:	4817      	ldr	r0, [pc, #92]	; (5f4 <print_mw_sweep_settings+0x11c>)
     598:	f000 ffde 	bl	1558 <__printf_veneer>
    printf("sweep_mode: %d\r\n", mw_sweep_settings.sweep_mode);
     59c:	4b04      	ldr	r3, [pc, #16]	; (5b0 <print_mw_sweep_settings+0xd8>)
     59e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
     5a2:	4619      	mov	r1, r3
     5a4:	4814      	ldr	r0, [pc, #80]	; (5f8 <print_mw_sweep_settings+0x120>)
     5a6:	f000 ffd7 	bl	1558 <__printf_veneer>
}
     5aa:	bf00      	nop
     5ac:	bd80      	pop	{r7, pc}
     5ae:	bf00      	nop
     5b0:	20000670 	.word	0x20000670
     5b4:	0801b840 	.word	0x0801b840
     5b8:	0801b850 	.word	0x0801b850
     5bc:	0801b85c 	.word	0x0801b85c
     5c0:	0801b86c 	.word	0x0801b86c
     5c4:	0801b880 	.word	0x0801b880
     5c8:	0801b894 	.word	0x0801b894
     5cc:	0801b8a8 	.word	0x0801b8a8
     5d0:	0801b8c8 	.word	0x0801b8c8
     5d4:	0801b8e4 	.word	0x0801b8e4
     5d8:	0801b8fc 	.word	0x0801b8fc
     5dc:	0801b91c 	.word	0x0801b91c
     5e0:	0801b934 	.word	0x0801b934
     5e4:	0801b94c 	.word	0x0801b94c
     5e8:	0801b95c 	.word	0x0801b95c
     5ec:	0801b974 	.word	0x0801b974
     5f0:	0801b980 	.word	0x0801b980
     5f4:	0801b98c 	.word	0x0801b98c
     5f8:	0801b9a0 	.word	0x0801b9a0

000005fc <calc_defined_step_MW_sweep>:
  * @param  POP cycles per point
  * @param  Number of points
  * @param	POP_period in us
  * @retval Success/failure or early termination
  */
bool calc_defined_step_MW_sweep(const double centre_freq, const double span, const uint32_t pop_cycles_per_point, const uint32_t num_points_req) {
     5fc:	b580      	push	{r7, lr}
     5fe:	b094      	sub	sp, #80	; 0x50
     600:	af02      	add	r7, sp, #8
     602:	ed87 0b04 	vstr	d0, [r7, #16]
     606:	ed87 1b02 	vstr	d1, [r7, #8]
     60a:	6078      	str	r0, [r7, #4]
     60c:	6039      	str	r1, [r7, #0]
	printf("MW sweep will have %.10g GHz centre frequency with %.5g Hz span\r\n", centre_freq/1000000000, span);
     60e:	ed97 7b04 	vldr	d7, [r7, #16]
     612:	ed9f 6b8d 	vldr	d6, [pc, #564]	; 848 <calc_defined_step_MW_sweep+0x24c>
     616:	ee87 5b06 	vdiv.f64	d5, d7, d6
     61a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
     61e:	e9cd 2300 	strd	r2, r3, [sp]
     622:	ec53 2b15 	vmov	r2, r3, d5
     626:	4892      	ldr	r0, [pc, #584]	; (870 <calc_defined_step_MW_sweep+0x274>)
     628:	f000 ff96 	bl	1558 <__printf_veneer>
	printf("and %ld POP cycles per point\r\n", pop_cycles_per_point);
     62c:	6879      	ldr	r1, [r7, #4]
     62e:	4891      	ldr	r0, [pc, #580]	; (874 <calc_defined_step_MW_sweep+0x278>)
     630:	f000 ff92 	bl	1558 <__printf_veneer>
	mw_sweep_settings.sweep_type = FIXED_STEPS;
     634:	4b90      	ldr	r3, [pc, #576]	; (878 <calc_defined_step_MW_sweep+0x27c>)
     636:	2200      	movs	r2, #0
     638:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	mw_sweep_settings.pop_cycles_per_point = pop_cycles_per_point;
     63c:	4a8e      	ldr	r2, [pc, #568]	; (878 <calc_defined_step_MW_sweep+0x27c>)
     63e:	687b      	ldr	r3, [r7, #4]
     640:	6153      	str	r3, [r2, #20]
	mw_sweep_settings.centre_freq = centre_freq;
     642:	498d      	ldr	r1, [pc, #564]	; (878 <calc_defined_step_MW_sweep+0x27c>)
     644:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
     648:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	mw_sweep_settings.span = span;
     64c:	498a      	ldr	r1, [pc, #552]	; (878 <calc_defined_step_MW_sweep+0x27c>)
     64e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
     652:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30

	/* Calculate start frequency */
	double start_freq = centre_freq - 0.5* span;
     656:	ed97 7b02 	vldr	d7, [r7, #8]
     65a:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
     65e:	ee27 7b06 	vmul.f64	d7, d7, d6
     662:	ed97 6b04 	vldr	d6, [r7, #16]
     666:	ee36 7b47 	vsub.f64	d7, d6, d7
     66a:	ed87 7b10 	vstr	d7, [r7, #64]	; 0x40
	mw_sweep_settings.k = calculate_k(start_freq);
     66e:	ed97 0b10 	vldr	d0, [r7, #64]	; 0x40
     672:	f000 fb1f 	bl	cb4 <calculate_k>
     676:	4603      	mov	r3, r0
     678:	b2da      	uxtb	r2, r3
     67a:	4b7f      	ldr	r3, [pc, #508]	; (878 <calc_defined_step_MW_sweep+0x27c>)
     67c:	705a      	strb	r2, [r3, #1]

	/* Extrapolate step size requested versus achievable  */
	const double step_size_Hz = span / (num_points_req - 1);
     67e:	683b      	ldr	r3, [r7, #0]
     680:	3b01      	subs	r3, #1
     682:	ee07 3a90 	vmov	s15, r3
     686:	eeb8 6b67 	vcvt.f64.u32	d6, s15
     68a:	ed97 5b02 	vldr	d5, [r7, #8]
     68e:	ee85 7b06 	vdiv.f64	d7, d5, d6
     692:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
	printf("Requested %ld steps, therefore step size of %.3g Hz\r\n", num_points_req, step_size_Hz);
     696:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
     69a:	6839      	ldr	r1, [r7, #0]
     69c:	4877      	ldr	r0, [pc, #476]	; (87c <calc_defined_step_MW_sweep+0x280>)
     69e:	f000 ff5b 	bl	1558 <__printf_veneer>
	const double unit_step_size_Hz = REF_FREQ / (double) (mw_sweep_settings.k * (1 << 24)); //minimum step size possible
     6a2:	ed9f 5b6b 	vldr	d5, [pc, #428]	; 850 <calc_defined_step_MW_sweep+0x254>
     6a6:	4b74      	ldr	r3, [pc, #464]	; (878 <calc_defined_step_MW_sweep+0x27c>)
     6a8:	785b      	ldrb	r3, [r3, #1]
     6aa:	061b      	lsls	r3, r3, #24
     6ac:	ee07 3a90 	vmov	s15, r3
     6b0:	eeb8 6be7 	vcvt.f64.s32	d6, s15
     6b4:	ee85 7b06 	vdiv.f64	d7, d5, d6
     6b8:	ed87 7b0c 	vstr	d7, [r7, #48]	; 0x30
	//printf("Unit step size: %.3g Hz\r\n", unit_step_size_Hz);
	mw_sweep_settings.step_size = (step_size_Hz / unit_step_size_Hz + 0.5);
     6bc:	ed97 5b0e 	vldr	d5, [r7, #56]	; 0x38
     6c0:	ed97 6b0c 	vldr	d6, [r7, #48]	; 0x30
     6c4:	ee85 7b06 	vdiv.f64	d7, d5, d6
     6c8:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
     6cc:	ee37 7b06 	vadd.f64	d7, d7, d6
     6d0:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     6d4:	ee17 2a90 	vmov	r2, s15
     6d8:	4b67      	ldr	r3, [pc, #412]	; (878 <calc_defined_step_MW_sweep+0x27c>)
     6da:	611a      	str	r2, [r3, #16]
	if (!mw_sweep_settings.step_size) { //step_size must be a positive non-zero integer
     6dc:	4b66      	ldr	r3, [pc, #408]	; (878 <calc_defined_step_MW_sweep+0x27c>)
     6de:	691b      	ldr	r3, [r3, #16]
     6e0:	2b00      	cmp	r3, #0
     6e2:	d104      	bne.n	6ee <calc_defined_step_MW_sweep+0xf2>
		mw_sweep_settings.step_size++;
     6e4:	4b64      	ldr	r3, [pc, #400]	; (878 <calc_defined_step_MW_sweep+0x27c>)
     6e6:	691b      	ldr	r3, [r3, #16]
     6e8:	3301      	adds	r3, #1
     6ea:	4a63      	ldr	r2, [pc, #396]	; (878 <calc_defined_step_MW_sweep+0x27c>)
     6ec:	6113      	str	r3, [r2, #16]
	}
	const double achieved_step_size = (double) (mw_sweep_settings.step_size * unit_step_size_Hz);
     6ee:	4b62      	ldr	r3, [pc, #392]	; (878 <calc_defined_step_MW_sweep+0x27c>)
     6f0:	691b      	ldr	r3, [r3, #16]
     6f2:	ee07 3a90 	vmov	s15, r3
     6f6:	eeb8 7b67 	vcvt.f64.u32	d7, s15
     6fa:	ed97 6b0c 	vldr	d6, [r7, #48]	; 0x30
     6fe:	ee26 7b07 	vmul.f64	d7, d6, d7
     702:	ed87 7b0a 	vstr	d7, [r7, #40]	; 0x28
	printf("Step size achieved: %.3g Hz\r\n", achieved_step_size);
     706:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
     70a:	485d      	ldr	r0, [pc, #372]	; (880 <calc_defined_step_MW_sweep+0x284>)
     70c:	f000 ff24 	bl	1558 <__printf_veneer>
	mw_sweep_settings.num_steps = span / achieved_step_size;
     710:	ed97 5b02 	vldr	d5, [r7, #8]
     714:	ed97 6b0a 	vldr	d6, [r7, #40]	; 0x28
     718:	ee85 7b06 	vdiv.f64	d7, d5, d6
     71c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     720:	ee17 2a90 	vmov	r2, s15
     724:	4b54      	ldr	r3, [pc, #336]	; (878 <calc_defined_step_MW_sweep+0x27c>)
     726:	60da      	str	r2, [r3, #12]

	/* Can avoid spurs if frequency requested can be encoded exactly  */
	start_freq = ((long)(start_freq/unit_step_size_Hz)) * unit_step_size_Hz;
     728:	ed97 5b10 	vldr	d5, [r7, #64]	; 0x40
     72c:	ed97 6b0c 	vldr	d6, [r7, #48]	; 0x30
     730:	ee85 7b06 	vdiv.f64	d7, d5, d6
     734:	eefd 7bc7 	vcvt.s32.f64	s15, d7
     738:	eeb8 7be7 	vcvt.f64.s32	d7, s15
     73c:	ed97 6b0c 	vldr	d6, [r7, #48]	; 0x30
     740:	ee26 7b07 	vmul.f64	d7, d6, d7
     744:	ed87 7b10 	vstr	d7, [r7, #64]	; 0x40

	/* Calculate the N division ratio, extracting the fractional and integer parts */
	const double N = ((start_freq * mw_sweep_settings.k) / REF_FREQ);
     748:	4b4b      	ldr	r3, [pc, #300]	; (878 <calc_defined_step_MW_sweep+0x27c>)
     74a:	785b      	ldrb	r3, [r3, #1]
     74c:	ee07 3a90 	vmov	s15, r3
     750:	eeb8 6be7 	vcvt.f64.s32	d6, s15
     754:	ed97 7b10 	vldr	d7, [r7, #64]	; 0x40
     758:	ee26 6b07 	vmul.f64	d6, d6, d7
     75c:	ed9f 5b3c 	vldr	d5, [pc, #240]	; 850 <calc_defined_step_MW_sweep+0x254>
     760:	ee86 7b05 	vdiv.f64	d7, d6, d5
     764:	ed87 7b08 	vstr	d7, [r7, #32]
	mw_sweep_settings.NINT = N;
     768:	ed97 7b08 	vldr	d7, [r7, #32]
     76c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     770:	ee17 2a90 	vmov	r2, s15
     774:	4b40      	ldr	r3, [pc, #256]	; (878 <calc_defined_step_MW_sweep+0x27c>)
     776:	605a      	str	r2, [r3, #4]
	mw_sweep_settings.NFRAC_start = ((N - mw_sweep_settings.NINT) * (1 << 24)) + 0.5;
     778:	4b3f      	ldr	r3, [pc, #252]	; (878 <calc_defined_step_MW_sweep+0x27c>)
     77a:	685b      	ldr	r3, [r3, #4]
     77c:	ee07 3a90 	vmov	s15, r3
     780:	eeb8 7b67 	vcvt.f64.u32	d7, s15
     784:	ed97 6b08 	vldr	d6, [r7, #32]
     788:	ee36 7b47 	vsub.f64	d7, d6, d7
     78c:	ed9f 6b32 	vldr	d6, [pc, #200]	; 858 <calc_defined_step_MW_sweep+0x25c>
     790:	ee27 7b06 	vmul.f64	d7, d7, d6
     794:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
     798:	ee37 7b06 	vadd.f64	d7, d7, d6
     79c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     7a0:	ee17 2a90 	vmov	r2, s15
     7a4:	4b34      	ldr	r3, [pc, #208]	; (878 <calc_defined_step_MW_sweep+0x27c>)
     7a6:	609a      	str	r2, [r3, #8]

	/* Calculate dwell time at each MW frequency */
	mw_sweep_settings.stabilise_time = MW_STABILISE_TIME_US; //Global MW stabilisation time
     7a8:	f241 3288 	movw	r2, #5000	; 0x1388
     7ac:	4b32      	ldr	r3, [pc, #200]	; (878 <calc_defined_step_MW_sweep+0x27c>)
     7ae:	619a      	str	r2, [r3, #24]
	mw_sweep_settings.dwell_time = pop_cycles_per_point * POP_period_us + TIMING_MARGIN_US;
     7b0:	4b34      	ldr	r3, [pc, #208]	; (884 <calc_defined_step_MW_sweep+0x288>)
     7b2:	681b      	ldr	r3, [r3, #0]
     7b4:	687a      	ldr	r2, [r7, #4]
     7b6:	fb02 f303 	mul.w	r3, r2, r3
     7ba:	2264      	movs	r2, #100	; 0x64
     7bc:	4413      	add	r3, r2
     7be:	4a2e      	ldr	r2, [pc, #184]	; (878 <calc_defined_step_MW_sweep+0x27c>)
     7c0:	61d3      	str	r3, [r2, #28]

	/* Calculate the period of a sweep */
	const double calc_sweep_time = (double)(MW_STABILISE_TIME_US + MW_PROCESSING_TIME_US + mw_sweep_settings.dwell_time) * (double)(mw_sweep_settings.num_steps+1)/1000000;
     7c2:	f241 3288 	movw	r2, #5000	; 0x1388
     7c6:	2301      	movs	r3, #1
     7c8:	441a      	add	r2, r3
     7ca:	4b2b      	ldr	r3, [pc, #172]	; (878 <calc_defined_step_MW_sweep+0x27c>)
     7cc:	69db      	ldr	r3, [r3, #28]
     7ce:	4413      	add	r3, r2
     7d0:	ee07 3a90 	vmov	s15, r3
     7d4:	eeb8 6b67 	vcvt.f64.u32	d6, s15
     7d8:	4b27      	ldr	r3, [pc, #156]	; (878 <calc_defined_step_MW_sweep+0x27c>)
     7da:	68db      	ldr	r3, [r3, #12]
     7dc:	3301      	adds	r3, #1
     7de:	ee07 3a90 	vmov	s15, r3
     7e2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
     7e6:	ee26 6b07 	vmul.f64	d6, d6, d7
     7ea:	ed9f 5b1d 	vldr	d5, [pc, #116]	; 860 <calc_defined_step_MW_sweep+0x264>
     7ee:	ee86 7b05 	vdiv.f64	d7, d6, d5
     7f2:	ed87 7b06 	vstr	d7, [r7, #24]
	printf("Sweep period: %.3g s\r\n", calc_sweep_time);
     7f6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
     7fa:	4823      	ldr	r0, [pc, #140]	; (888 <calc_defined_step_MW_sweep+0x28c>)
     7fc:	f000 feac 	bl	1558 <__printf_veneer>
	printf("%ld points, %.3g ms each\r\n", mw_sweep_settings.num_steps, 1000 * calc_sweep_time / (mw_sweep_settings.num_steps + 1));
     800:	4b1d      	ldr	r3, [pc, #116]	; (878 <calc_defined_step_MW_sweep+0x27c>)
     802:	68d9      	ldr	r1, [r3, #12]
     804:	ed97 7b06 	vldr	d7, [r7, #24]
     808:	ed9f 6b17 	vldr	d6, [pc, #92]	; 868 <calc_defined_step_MW_sweep+0x26c>
     80c:	ee27 6b06 	vmul.f64	d6, d7, d6
     810:	4b19      	ldr	r3, [pc, #100]	; (878 <calc_defined_step_MW_sweep+0x27c>)
     812:	68db      	ldr	r3, [r3, #12]
     814:	3301      	adds	r3, #1
     816:	ee07 3a90 	vmov	s15, r3
     81a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
     81e:	ee86 5b07 	vdiv.f64	d5, d6, d7
     822:	ec53 2b15 	vmov	r2, r3, d5
     826:	4819      	ldr	r0, [pc, #100]	; (88c <calc_defined_step_MW_sweep+0x290>)
     828:	f000 fe96 	bl	1558 <__printf_veneer>

	mw_sweep_settings.current_point = 0;
     82c:	4b12      	ldr	r3, [pc, #72]	; (878 <calc_defined_step_MW_sweep+0x27c>)
     82e:	2200      	movs	r2, #0
     830:	625a      	str	r2, [r3, #36]	; 0x24
	mw_sweep_settings.sweep_period = calc_sweep_time;
     832:	4911      	ldr	r1, [pc, #68]	; (878 <calc_defined_step_MW_sweep+0x27c>)
     834:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
     838:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

	//print_mw_sweep_settings();
	return(true);
     83c:	2301      	movs	r3, #1
}
     83e:	4618      	mov	r0, r3
     840:	3748      	adds	r7, #72	; 0x48
     842:	46bd      	mov	sp, r7
     844:	bd80      	pop	{r7, pc}
     846:	bf00      	nop
     848:	00000000 	.word	0x00000000
     84c:	41cdcd65 	.word	0x41cdcd65
     850:	00000000 	.word	0x00000000
     854:	4187d784 	.word	0x4187d784
     858:	00000000 	.word	0x00000000
     85c:	41700000 	.word	0x41700000
     860:	00000000 	.word	0x00000000
     864:	412e8480 	.word	0x412e8480
     868:	00000000 	.word	0x00000000
     86c:	408f4000 	.word	0x408f4000
     870:	0801b9b4 	.word	0x0801b9b4
     874:	0801b9f8 	.word	0x0801b9f8
     878:	20000670 	.word	0x20000670
     87c:	0801ba18 	.word	0x0801ba18
     880:	0801ba50 	.word	0x0801ba50
     884:	20000660 	.word	0x20000660
     888:	0801ba70 	.word	0x0801ba70
     88c:	0801ba88 	.word	0x0801ba88

00000890 <calc_fixed_time_MW_sweep>:
  * @param  Span in Hz
  * @param  Sweep period in s
  * @param  Additional time for scope sync
  * @retval Success/failure or early termination
  */
bool calc_fixed_time_MW_sweep(const double centre_freq, const double span, const double requested_sweep_period, const bool scope_sync_time) {
     890:	b580      	push	{r7, lr}
     892:	b09e      	sub	sp, #120	; 0x78
     894:	af04      	add	r7, sp, #16
     896:	ed87 0b06 	vstr	d0, [r7, #24]
     89a:	ed87 1b04 	vstr	d1, [r7, #16]
     89e:	ed87 2b02 	vstr	d2, [r7, #8]
     8a2:	4603      	mov	r3, r0
     8a4:	71fb      	strb	r3, [r7, #7]
	//Dwell time must be a minimum of one POP cycle
	//Overall dwell time should be at least 50% of sweep time
	//Number of points shall be maximised within the available time

	printf("MW sweep will have %.10g GHz centre frequency with %.5g Hz span, over %.3g s\r\n", centre_freq/1000000000, span, requested_sweep_period);
     8a6:	ed97 7b06 	vldr	d7, [r7, #24]
     8aa:	ed9f 6b97 	vldr	d6, [pc, #604]	; b08 <calc_fixed_time_MW_sweep+0x278>
     8ae:	ee87 5b06 	vdiv.f64	d5, d7, d6
     8b2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
     8b6:	e9cd 2302 	strd	r2, r3, [sp, #8]
     8ba:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
     8be:	e9cd 2300 	strd	r2, r3, [sp]
     8c2:	ec53 2b15 	vmov	r2, r3, d5
     8c6:	4898      	ldr	r0, [pc, #608]	; (b28 <calc_fixed_time_MW_sweep+0x298>)
     8c8:	f000 fe46 	bl	1558 <__printf_veneer>
	mw_sweep_settings.sweep_type = FIXED_TIME;
     8cc:	4b97      	ldr	r3, [pc, #604]	; (b2c <calc_fixed_time_MW_sweep+0x29c>)
     8ce:	2201      	movs	r2, #1
     8d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	mw_sweep_settings.centre_freq = centre_freq;
     8d4:	4995      	ldr	r1, [pc, #596]	; (b2c <calc_fixed_time_MW_sweep+0x29c>)
     8d6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
     8da:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	mw_sweep_settings.span = span;
     8de:	4993      	ldr	r1, [pc, #588]	; (b2c <calc_fixed_time_MW_sweep+0x29c>)
     8e0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
     8e4:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30

	mw_sweep_settings.dwell_time = POP_period_us + TIMING_MARGIN_US; //minimum possible value of dwell_time in us
     8e8:	4b91      	ldr	r3, [pc, #580]	; (b30 <calc_fixed_time_MW_sweep+0x2a0>)
     8ea:	681b      	ldr	r3, [r3, #0]
     8ec:	2264      	movs	r2, #100	; 0x64
     8ee:	4413      	add	r3, r2
     8f0:	4a8e      	ldr	r2, [pc, #568]	; (b2c <calc_fixed_time_MW_sweep+0x29c>)
     8f2:	61d3      	str	r3, [r2, #28]
	uint32_t point_time = MW_STABILISE_TIME_US + MW_PROCESSING_TIME_US + mw_sweep_settings.dwell_time; //minimum possible value in us
     8f4:	f241 3288 	movw	r2, #5000	; 0x1388
     8f8:	2301      	movs	r3, #1
     8fa:	441a      	add	r2, r3
     8fc:	4b8b      	ldr	r3, [pc, #556]	; (b2c <calc_fixed_time_MW_sweep+0x29c>)
     8fe:	69db      	ldr	r3, [r3, #28]
     900:	4413      	add	r3, r2
     902:	65fb      	str	r3, [r7, #92]	; 0x5c
	uint32_t points_in_sweep = requested_sweep_period * (double)(1000000 / point_time); //maximum possible number of steps in sweep, rounded down to an integer
     904:	4a8b      	ldr	r2, [pc, #556]	; (b34 <calc_fixed_time_MW_sweep+0x2a4>)
     906:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
     908:	fbb2 f3f3 	udiv	r3, r2, r3
     90c:	ee07 3a90 	vmov	s15, r3
     910:	eeb8 6b67 	vcvt.f64.u32	d6, s15
     914:	ed97 7b02 	vldr	d7, [r7, #8]
     918:	ee26 7b07 	vmul.f64	d7, d6, d7
     91c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     920:	ee17 3a90 	vmov	r3, s15
     924:	65bb      	str	r3, [r7, #88]	; 0x58
	//printf("%lu points in sweep, maximum\r\n", points_in_sweep);

	/* now figure out the unit_step_size and how many steps will be taken in the span */

	/* Calculate start frequency */
	double start_freq = centre_freq - 0.5* span;
     926:	ed97 7b04 	vldr	d7, [r7, #16]
     92a:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
     92e:	ee27 7b06 	vmul.f64	d7, d7, d6
     932:	ed97 6b06 	vldr	d6, [r7, #24]
     936:	ee36 7b47 	vsub.f64	d7, d6, d7
     93a:	ed87 7b14 	vstr	d7, [r7, #80]	; 0x50
	mw_sweep_settings.k = calculate_k(start_freq);
     93e:	ed97 0b14 	vldr	d0, [r7, #80]	; 0x50
     942:	f000 f9b7 	bl	cb4 <calculate_k>
     946:	4603      	mov	r3, r0
     948:	b2da      	uxtb	r2, r3
     94a:	4b78      	ldr	r3, [pc, #480]	; (b2c <calc_fixed_time_MW_sweep+0x29c>)
     94c:	705a      	strb	r2, [r3, #1]

	//steps should be evenly sized
	//selected step size should be an integer multiple of the unit step size
	//increase the step_size value until the sweep fits into the available period
	const double unit_step_size_Hz = REF_FREQ / (double) (mw_sweep_settings.k * (1 << 24)); //minimum step size possible
     94e:	ed9f 5b70 	vldr	d5, [pc, #448]	; b10 <calc_fixed_time_MW_sweep+0x280>
     952:	4b76      	ldr	r3, [pc, #472]	; (b2c <calc_fixed_time_MW_sweep+0x29c>)
     954:	785b      	ldrb	r3, [r3, #1]
     956:	061b      	lsls	r3, r3, #24
     958:	ee07 3a90 	vmov	s15, r3
     95c:	eeb8 6be7 	vcvt.f64.s32	d6, s15
     960:	ee85 7b06 	vdiv.f64	d7, d5, d6
     964:	ed87 7b12 	vstr	d7, [r7, #72]	; 0x48
	//printf("Unit step size: %.3g Hz\r\n", unit_step_size_Hz);
	mw_sweep_settings.step_size = 1;
     968:	4b70      	ldr	r3, [pc, #448]	; (b2c <calc_fixed_time_MW_sweep+0x29c>)
     96a:	2201      	movs	r2, #1
     96c:	611a      	str	r2, [r3, #16]
	while ((mw_sweep_settings.step_size * points_in_sweep) < (span / unit_step_size_Hz)) {
     96e:	e004      	b.n	97a <calc_fixed_time_MW_sweep+0xea>
		mw_sweep_settings.step_size++;
     970:	4b6e      	ldr	r3, [pc, #440]	; (b2c <calc_fixed_time_MW_sweep+0x29c>)
     972:	691b      	ldr	r3, [r3, #16]
     974:	3301      	adds	r3, #1
     976:	4a6d      	ldr	r2, [pc, #436]	; (b2c <calc_fixed_time_MW_sweep+0x29c>)
     978:	6113      	str	r3, [r2, #16]
	while ((mw_sweep_settings.step_size * points_in_sweep) < (span / unit_step_size_Hz)) {
     97a:	4b6c      	ldr	r3, [pc, #432]	; (b2c <calc_fixed_time_MW_sweep+0x29c>)
     97c:	691b      	ldr	r3, [r3, #16]
     97e:	6dba      	ldr	r2, [r7, #88]	; 0x58
     980:	fb02 f303 	mul.w	r3, r2, r3
     984:	ee07 3a90 	vmov	s15, r3
     988:	eeb8 6b67 	vcvt.f64.u32	d6, s15
     98c:	ed97 4b04 	vldr	d4, [r7, #16]
     990:	ed97 5b12 	vldr	d5, [r7, #72]	; 0x48
     994:	ee84 7b05 	vdiv.f64	d7, d4, d5
     998:	eeb4 6bc7 	vcmpe.f64	d6, d7
     99c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
     9a0:	d4e6      	bmi.n	970 <calc_fixed_time_MW_sweep+0xe0>
	}
	const double achieved_step_size = (double) (mw_sweep_settings.step_size * unit_step_size_Hz);
     9a2:	4b62      	ldr	r3, [pc, #392]	; (b2c <calc_fixed_time_MW_sweep+0x29c>)
     9a4:	691b      	ldr	r3, [r3, #16]
     9a6:	ee07 3a90 	vmov	s15, r3
     9aa:	eeb8 7b67 	vcvt.f64.u32	d7, s15
     9ae:	ed97 6b12 	vldr	d6, [r7, #72]	; 0x48
     9b2:	ee26 7b07 	vmul.f64	d7, d6, d7
     9b6:	ed87 7b10 	vstr	d7, [r7, #64]	; 0x40
	printf("Step size: %lu x unit step i.e. %.3g Hz\r\n", mw_sweep_settings.step_size, achieved_step_size);
     9ba:	4b5c      	ldr	r3, [pc, #368]	; (b2c <calc_fixed_time_MW_sweep+0x29c>)
     9bc:	6919      	ldr	r1, [r3, #16]
     9be:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
     9c2:	485d      	ldr	r0, [pc, #372]	; (b38 <calc_fixed_time_MW_sweep+0x2a8>)
     9c4:	f000 fdc8 	bl	1558 <__printf_veneer>

	//calculate number of steps in sweep and round down to an integer (must fit in time available)
	mw_sweep_settings.num_steps = (span / achieved_step_size);
     9c8:	ed97 5b04 	vldr	d5, [r7, #16]
     9cc:	ed97 6b10 	vldr	d6, [r7, #64]	; 0x40
     9d0:	ee85 7b06 	vdiv.f64	d7, d5, d6
     9d4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     9d8:	ee17 2a90 	vmov	r2, s15
     9dc:	4b53      	ldr	r3, [pc, #332]	; (b2c <calc_fixed_time_MW_sweep+0x29c>)
     9de:	60da      	str	r2, [r3, #12]

	const uint32_t point_time_us = 1000000 * requested_sweep_period / (mw_sweep_settings.num_steps + 1); //period of each point in us
     9e0:	ed97 7b02 	vldr	d7, [r7, #8]
     9e4:	ed9f 6b4c 	vldr	d6, [pc, #304]	; b18 <calc_fixed_time_MW_sweep+0x288>
     9e8:	ee27 5b06 	vmul.f64	d5, d7, d6
     9ec:	4b4f      	ldr	r3, [pc, #316]	; (b2c <calc_fixed_time_MW_sweep+0x29c>)
     9ee:	68db      	ldr	r3, [r3, #12]
     9f0:	3301      	adds	r3, #1
     9f2:	ee07 3a90 	vmov	s15, r3
     9f6:	eeb8 6b67 	vcvt.f64.u32	d6, s15
     9fa:	ee85 7b06 	vdiv.f64	d7, d5, d6
     9fe:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     a02:	ee17 3a90 	vmov	r3, s15
     a06:	63fb      	str	r3, [r7, #60]	; 0x3c
//	printf("DEBUG point_time_us: %lu \r\n", point_time_us);
//	printf("DEBUG sweep time in us: %lu \r\n", point_time_us * (mw_sweep_settings.num_steps + 1));
	mw_sweep_settings.pop_cycles_per_point = (point_time_us - MW_STABILISE_TIME_US - TIMING_MARGIN_US - MW_PROCESSING_TIME_US)/POP_period_us;
     a08:	f241 3288 	movw	r2, #5000	; 0x1388
     a0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     a0e:	1a9b      	subs	r3, r3, r2
     a10:	2264      	movs	r2, #100	; 0x64
     a12:	1a9b      	subs	r3, r3, r2
     a14:	2201      	movs	r2, #1
     a16:	1a9a      	subs	r2, r3, r2
     a18:	4b45      	ldr	r3, [pc, #276]	; (b30 <calc_fixed_time_MW_sweep+0x2a0>)
     a1a:	681b      	ldr	r3, [r3, #0]
     a1c:	fbb2 f3f3 	udiv	r3, r2, r3
     a20:	4a42      	ldr	r2, [pc, #264]	; (b2c <calc_fixed_time_MW_sweep+0x29c>)
     a22:	6153      	str	r3, [r2, #20]
	printf("%lu points in sweep, %lu ms and %lu POP cycles each\r\n", mw_sweep_settings.num_steps + 1, point_time_us / 1000, mw_sweep_settings.pop_cycles_per_point);
     a24:	4b41      	ldr	r3, [pc, #260]	; (b2c <calc_fixed_time_MW_sweep+0x29c>)
     a26:	68db      	ldr	r3, [r3, #12]
     a28:	1c59      	adds	r1, r3, #1
     a2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     a2c:	4a43      	ldr	r2, [pc, #268]	; (b3c <calc_fixed_time_MW_sweep+0x2ac>)
     a2e:	fba2 2303 	umull	r2, r3, r2, r3
     a32:	099a      	lsrs	r2, r3, #6
     a34:	4b3d      	ldr	r3, [pc, #244]	; (b2c <calc_fixed_time_MW_sweep+0x29c>)
     a36:	695b      	ldr	r3, [r3, #20]
     a38:	4841      	ldr	r0, [pc, #260]	; (b40 <calc_fixed_time_MW_sweep+0x2b0>)
     a3a:	f000 fd8d 	bl	1558 <__printf_veneer>
	uint32_t min_dwell_required_us = mw_sweep_settings.pop_cycles_per_point * POP_period_us + TIMING_MARGIN_US; //minimum dwell_time to achieve above
     a3e:	4b3b      	ldr	r3, [pc, #236]	; (b2c <calc_fixed_time_MW_sweep+0x29c>)
     a40:	695b      	ldr	r3, [r3, #20]
     a42:	4a3b      	ldr	r2, [pc, #236]	; (b30 <calc_fixed_time_MW_sweep+0x2a0>)
     a44:	6812      	ldr	r2, [r2, #0]
     a46:	fb02 f303 	mul.w	r3, r2, r3
     a4a:	2264      	movs	r2, #100	; 0x64
     a4c:	4413      	add	r3, r2
     a4e:	63bb      	str	r3, [r7, #56]	; 0x38
	mw_sweep_settings.dwell_time = point_time_us - MW_STABILISE_TIME_US - MW_PROCESSING_TIME_US; //actual programmed dwell time
     a50:	f241 3288 	movw	r2, #5000	; 0x1388
     a54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     a56:	1a9b      	subs	r3, r3, r2
     a58:	2201      	movs	r2, #1
     a5a:	1a9b      	subs	r3, r3, r2
     a5c:	4a33      	ldr	r2, [pc, #204]	; (b2c <calc_fixed_time_MW_sweep+0x29c>)
     a5e:	61d3      	str	r3, [r2, #28]
	if (mw_sweep_settings.dwell_time < min_dwell_required_us) {
     a60:	4b32      	ldr	r3, [pc, #200]	; (b2c <calc_fixed_time_MW_sweep+0x29c>)
     a62:	69db      	ldr	r3, [r3, #28]
     a64:	6bba      	ldr	r2, [r7, #56]	; 0x38
     a66:	429a      	cmp	r2, r3
     a68:	d902      	bls.n	a70 <calc_fixed_time_MW_sweep+0x1e0>
		mw_sweep_settings.dwell_time = min_dwell_required_us;
     a6a:	4a30      	ldr	r2, [pc, #192]	; (b2c <calc_fixed_time_MW_sweep+0x29c>)
     a6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     a6e:	61d3      	str	r3, [r2, #28]
	}
//	printf("DEBUG dwell_time: %lu \r\n", mw_sweep_settings.dwell_time);
//	printf("DEBUG sweep time in us: %lu \r\n", (mw_sweep_settings.dwell_time + MW_STABILISE_TIME_US + MW_PROCESSING_TIME_US) * (mw_sweep_settings.num_steps + 1));

	/* Double check - calculate the period of a sweep */
	double point_period = (double)(MW_STABILISE_TIME_US + MW_PROCESSING_TIME_US + mw_sweep_settings.dwell_time)/1000000;
     a70:	f241 3288 	movw	r2, #5000	; 0x1388
     a74:	2301      	movs	r3, #1
     a76:	441a      	add	r2, r3
     a78:	4b2c      	ldr	r3, [pc, #176]	; (b2c <calc_fixed_time_MW_sweep+0x29c>)
     a7a:	69db      	ldr	r3, [r3, #28]
     a7c:	4413      	add	r3, r2
     a7e:	ee07 3a90 	vmov	s15, r3
     a82:	eeb8 6b67 	vcvt.f64.u32	d6, s15
     a86:	ed9f 5b24 	vldr	d5, [pc, #144]	; b18 <calc_fixed_time_MW_sweep+0x288>
     a8a:	ee86 7b05 	vdiv.f64	d7, d6, d5
     a8e:	ed87 7b0c 	vstr	d7, [r7, #48]	; 0x30
//	printf("Point period %f\r\n", point_period);
	double calc_sweep_time = point_period * (mw_sweep_settings.num_steps + 1);
     a92:	4b26      	ldr	r3, [pc, #152]	; (b2c <calc_fixed_time_MW_sweep+0x29c>)
     a94:	68db      	ldr	r3, [r3, #12]
     a96:	3301      	adds	r3, #1
     a98:	ee07 3a90 	vmov	s15, r3
     a9c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
     aa0:	ed97 6b0c 	vldr	d6, [r7, #48]	; 0x30
     aa4:	ee26 7b07 	vmul.f64	d7, d6, d7
     aa8:	ed87 7b18 	vstr	d7, [r7, #96]	; 0x60
//	printf("calc_sweep_time %f\r\n", calc_sweep_time);
	double min_sweep_time = (double)((min_dwell_required_us + MW_STABILISE_TIME_US + MW_PROCESSING_TIME_US) * (mw_sweep_settings.num_steps + 1)) / 1000000;
     aac:	f241 3288 	movw	r2, #5000	; 0x1388
     ab0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     ab2:	4413      	add	r3, r2
     ab4:	2201      	movs	r2, #1
     ab6:	4413      	add	r3, r2
     ab8:	4a1c      	ldr	r2, [pc, #112]	; (b2c <calc_fixed_time_MW_sweep+0x29c>)
     aba:	68d2      	ldr	r2, [r2, #12]
     abc:	3201      	adds	r2, #1
     abe:	fb02 f303 	mul.w	r3, r2, r3
     ac2:	ee07 3a90 	vmov	s15, r3
     ac6:	eeb8 6b67 	vcvt.f64.u32	d6, s15
     aca:	ed9f 5b13 	vldr	d5, [pc, #76]	; b18 <calc_fixed_time_MW_sweep+0x288>
     ace:	ee86 7b05 	vdiv.f64	d7, d6, d5
     ad2:	ed87 7b0a 	vstr	d7, [r7, #40]	; 0x28
	if (calc_sweep_time/min_sweep_time > 1.02) {
     ad6:	ed97 5b18 	vldr	d5, [r7, #96]	; 0x60
     ada:	ed97 6b0a 	vldr	d6, [r7, #40]	; 0x28
     ade:	ee85 7b06 	vdiv.f64	d7, d5, d6
     ae2:	ed9f 6b0f 	vldr	d6, [pc, #60]	; b20 <calc_fixed_time_MW_sweep+0x290>
     ae6:	eeb4 7bc6 	vcmpe.f64	d7, d6
     aea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
     aee:	dd2b      	ble.n	b48 <calc_fixed_time_MW_sweep+0x2b8>
		printf("Sweep period %.4g s but could be reduced to %.4g s with same number of POP samples\r\n", calc_sweep_time, min_sweep_time);
     af0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
     af4:	e9cd 2300 	strd	r2, r3, [sp]
     af8:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
     afc:	4811      	ldr	r0, [pc, #68]	; (b44 <calc_fixed_time_MW_sweep+0x2b4>)
     afe:	f000 fd2b 	bl	1558 <__printf_veneer>
     b02:	e029      	b.n	b58 <calc_fixed_time_MW_sweep+0x2c8>
     b04:	f3af 8000 	nop.w
     b08:	00000000 	.word	0x00000000
     b0c:	41cdcd65 	.word	0x41cdcd65
     b10:	00000000 	.word	0x00000000
     b14:	4187d784 	.word	0x4187d784
     b18:	00000000 	.word	0x00000000
     b1c:	412e8480 	.word	0x412e8480
     b20:	851eb852 	.word	0x851eb852
     b24:	3ff051eb 	.word	0x3ff051eb
     b28:	0801baa4 	.word	0x0801baa4
     b2c:	20000670 	.word	0x20000670
     b30:	20000660 	.word	0x20000660
     b34:	000f4240 	.word	0x000f4240
     b38:	0801baf4 	.word	0x0801baf4
     b3c:	10624dd3 	.word	0x10624dd3
     b40:	0801bb20 	.word	0x0801bb20
     b44:	0801bb58 	.word	0x0801bb58
	} else {
		printf("Sweep period %.4g s is pretty much optimal for %lu POP samples per point\r\n", calc_sweep_time, mw_sweep_settings.pop_cycles_per_point);
     b48:	4b57      	ldr	r3, [pc, #348]	; (ca8 <calc_fixed_time_MW_sweep+0x418>)
     b4a:	695b      	ldr	r3, [r3, #20]
     b4c:	9300      	str	r3, [sp, #0]
     b4e:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
     b52:	4856      	ldr	r0, [pc, #344]	; (cac <calc_fixed_time_MW_sweep+0x41c>)
     b54:	f000 fd00 	bl	1558 <__printf_veneer>

	//Period of MW sweep isn't precise as it's based on measured average processing time
	//Steps are increased by up to 10% to increase the sweep period to guarantee horizontal scope sync
	//These are added to the end of the sweep so that the centre frequency is still central
	//Sweep period will be increased by a maximum of 1s
	if (scope_sync_time) {
     b58:	79fb      	ldrb	r3, [r7, #7]
     b5a:	2b00      	cmp	r3, #0
     b5c:	d044      	beq.n	be8 <calc_fixed_time_MW_sweep+0x358>

		mw_sweep_settings.num_steps = mw_sweep_settings.num_steps * 1.1 + 0.5;
     b5e:	4b52      	ldr	r3, [pc, #328]	; (ca8 <calc_fixed_time_MW_sweep+0x418>)
     b60:	68db      	ldr	r3, [r3, #12]
     b62:	ee07 3a90 	vmov	s15, r3
     b66:	eeb8 7b67 	vcvt.f64.u32	d7, s15
     b6a:	ed9f 6b49 	vldr	d6, [pc, #292]	; c90 <calc_fixed_time_MW_sweep+0x400>
     b6e:	ee27 7b06 	vmul.f64	d7, d7, d6
     b72:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
     b76:	ee37 7b06 	vadd.f64	d7, d7, d6
     b7a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     b7e:	ee17 2a90 	vmov	r2, s15
     b82:	4b49      	ldr	r3, [pc, #292]	; (ca8 <calc_fixed_time_MW_sweep+0x418>)
     b84:	60da      	str	r2, [r3, #12]
//		printf("DEBUG #steps: %lu \r\n", mw_sweep_settings.num_steps);
		calc_sweep_time = point_period * (mw_sweep_settings.num_steps + 1);
     b86:	4b48      	ldr	r3, [pc, #288]	; (ca8 <calc_fixed_time_MW_sweep+0x418>)
     b88:	68db      	ldr	r3, [r3, #12]
     b8a:	3301      	adds	r3, #1
     b8c:	ee07 3a90 	vmov	s15, r3
     b90:	eeb8 7b67 	vcvt.f64.u32	d7, s15
     b94:	ed97 6b0c 	vldr	d6, [r7, #48]	; 0x30
     b98:	ee26 7b07 	vmul.f64	d7, d6, d7
     b9c:	ed87 7b18 	vstr	d7, [r7, #96]	; 0x60

		/* Decrease number of steps if additional 10% is >1s */
//		printf("DEBUG calc_sweep_time - requested_sweep_period: %f \r\n", calc_sweep_time - requested_sweep_period);
		if ((calc_sweep_time - requested_sweep_period) > 1){
     ba0:	ed97 6b18 	vldr	d6, [r7, #96]	; 0x60
     ba4:	ed97 7b02 	vldr	d7, [r7, #8]
     ba8:	ee36 7b47 	vsub.f64	d7, d6, d7
     bac:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
     bb0:	eeb4 7bc6 	vcmpe.f64	d7, d6
     bb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
     bb8:	dd11      	ble.n	bde <calc_fixed_time_MW_sweep+0x34e>
			mw_sweep_settings.num_steps--;
     bba:	4b3b      	ldr	r3, [pc, #236]	; (ca8 <calc_fixed_time_MW_sweep+0x418>)
     bbc:	68db      	ldr	r3, [r3, #12]
     bbe:	3b01      	subs	r3, #1
     bc0:	4a39      	ldr	r2, [pc, #228]	; (ca8 <calc_fixed_time_MW_sweep+0x418>)
     bc2:	60d3      	str	r3, [r2, #12]
			calc_sweep_time = point_period * (mw_sweep_settings.num_steps + 1);
     bc4:	4b38      	ldr	r3, [pc, #224]	; (ca8 <calc_fixed_time_MW_sweep+0x418>)
     bc6:	68db      	ldr	r3, [r3, #12]
     bc8:	3301      	adds	r3, #1
     bca:	ee07 3a90 	vmov	s15, r3
     bce:	eeb8 7b67 	vcvt.f64.u32	d7, s15
     bd2:	ed97 6b0c 	vldr	d6, [r7, #48]	; 0x30
     bd6:	ee26 7b07 	vmul.f64	d7, d6, d7
     bda:	ed87 7b18 	vstr	d7, [r7, #96]	; 0x60
		}
//		printf("DEBUG #steps: %lu \r\n", mw_sweep_settings.num_steps);

		//Double check of the sweep period selected
		printf("Final calculated sweep period, including scope sync: %.3g s\r\n", calc_sweep_time);
     bde:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
     be2:	4833      	ldr	r0, [pc, #204]	; (cb0 <calc_fixed_time_MW_sweep+0x420>)
     be4:	f000 fcb8 	bl	1558 <__printf_veneer>
	}

	/* Can avoid spurs if frequency requested can be encoded exactly  */
	start_freq = ((long)(start_freq/unit_step_size_Hz)) * unit_step_size_Hz;
     be8:	ed97 5b14 	vldr	d5, [r7, #80]	; 0x50
     bec:	ed97 6b12 	vldr	d6, [r7, #72]	; 0x48
     bf0:	ee85 7b06 	vdiv.f64	d7, d5, d6
     bf4:	eefd 7bc7 	vcvt.s32.f64	s15, d7
     bf8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
     bfc:	ed97 6b12 	vldr	d6, [r7, #72]	; 0x48
     c00:	ee26 7b07 	vmul.f64	d7, d6, d7
     c04:	ed87 7b14 	vstr	d7, [r7, #80]	; 0x50

	/* Calculate the N division ratio, extracting the fractional and integer parts */
	const double N = ((start_freq * mw_sweep_settings.k) / REF_FREQ);
     c08:	4b27      	ldr	r3, [pc, #156]	; (ca8 <calc_fixed_time_MW_sweep+0x418>)
     c0a:	785b      	ldrb	r3, [r3, #1]
     c0c:	ee07 3a90 	vmov	s15, r3
     c10:	eeb8 6be7 	vcvt.f64.s32	d6, s15
     c14:	ed97 7b14 	vldr	d7, [r7, #80]	; 0x50
     c18:	ee26 6b07 	vmul.f64	d6, d6, d7
     c1c:	ed9f 5b1e 	vldr	d5, [pc, #120]	; c98 <calc_fixed_time_MW_sweep+0x408>
     c20:	ee86 7b05 	vdiv.f64	d7, d6, d5
     c24:	ed87 7b08 	vstr	d7, [r7, #32]
	mw_sweep_settings.NINT = N;
     c28:	ed97 7b08 	vldr	d7, [r7, #32]
     c2c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     c30:	ee17 2a90 	vmov	r2, s15
     c34:	4b1c      	ldr	r3, [pc, #112]	; (ca8 <calc_fixed_time_MW_sweep+0x418>)
     c36:	605a      	str	r2, [r3, #4]
	mw_sweep_settings.NFRAC_start = ((N - mw_sweep_settings.NINT) * (1 << 24)) + 0.5;
     c38:	4b1b      	ldr	r3, [pc, #108]	; (ca8 <calc_fixed_time_MW_sweep+0x418>)
     c3a:	685b      	ldr	r3, [r3, #4]
     c3c:	ee07 3a90 	vmov	s15, r3
     c40:	eeb8 7b67 	vcvt.f64.u32	d7, s15
     c44:	ed97 6b08 	vldr	d6, [r7, #32]
     c48:	ee36 7b47 	vsub.f64	d7, d6, d7
     c4c:	ed9f 6b14 	vldr	d6, [pc, #80]	; ca0 <calc_fixed_time_MW_sweep+0x410>
     c50:	ee27 7b06 	vmul.f64	d7, d7, d6
     c54:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
     c58:	ee37 7b06 	vadd.f64	d7, d7, d6
     c5c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     c60:	ee17 2a90 	vmov	r2, s15
     c64:	4b10      	ldr	r3, [pc, #64]	; (ca8 <calc_fixed_time_MW_sweep+0x418>)
     c66:	609a      	str	r2, [r3, #8]
	mw_sweep_settings.current_point = 0;
     c68:	4b0f      	ldr	r3, [pc, #60]	; (ca8 <calc_fixed_time_MW_sweep+0x418>)
     c6a:	2200      	movs	r2, #0
     c6c:	625a      	str	r2, [r3, #36]	; 0x24
	mw_sweep_settings.sweep_period = calc_sweep_time;
     c6e:	490e      	ldr	r1, [pc, #56]	; (ca8 <calc_fixed_time_MW_sweep+0x418>)
     c70:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
     c74:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	mw_sweep_settings.stabilise_time = MW_STABILISE_TIME_US; //Global MW stabilisation time
     c78:	f241 3288 	movw	r2, #5000	; 0x1388
     c7c:	4b0a      	ldr	r3, [pc, #40]	; (ca8 <calc_fixed_time_MW_sweep+0x418>)
     c7e:	619a      	str	r2, [r3, #24]
//	print_mw_sweep_settings();
	return(true);
     c80:	2301      	movs	r3, #1
}
     c82:	4618      	mov	r0, r3
     c84:	3768      	adds	r7, #104	; 0x68
     c86:	46bd      	mov	sp, r7
     c88:	bd80      	pop	{r7, pc}
     c8a:	bf00      	nop
     c8c:	f3af 8000 	nop.w
     c90:	9999999a 	.word	0x9999999a
     c94:	3ff19999 	.word	0x3ff19999
     c98:	00000000 	.word	0x00000000
     c9c:	4187d784 	.word	0x4187d784
     ca0:	00000000 	.word	0x00000000
     ca4:	41700000 	.word	0x41700000
     ca8:	20000670 	.word	0x20000670
     cac:	0801bbb0 	.word	0x0801bbb0
     cb0:	0801bbfc 	.word	0x0801bbfc

00000cb4 <calculate_k>:

/**
  * @brief  Calculates k value
  * @retval k
  */
static const uint32_t calculate_k(const double frequency) {
     cb4:	b480      	push	{r7}
     cb6:	b085      	sub	sp, #20
     cb8:	af00      	add	r7, sp, #0
     cba:	ed87 0b00 	vstr	d0, [r7]
	uint32_t k = VCO_MAX_FREQ / frequency;
     cbe:	ed9f 5b10 	vldr	d5, [pc, #64]	; d00 <calculate_k+0x4c>
     cc2:	ed97 6b00 	vldr	d6, [r7]
     cc6:	ee85 7b06 	vdiv.f64	d7, d5, d6
     cca:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     cce:	ee17 3a90 	vmov	r3, s15
     cd2:	60fb      	str	r3, [r7, #12]

	if (k != 1) {
     cd4:	68fb      	ldr	r3, [r7, #12]
     cd6:	2b01      	cmp	r3, #1
     cd8:	d00b      	beq.n	cf2 <calculate_k+0x3e>
		while (k > 62 || k % 2) {
     cda:	e002      	b.n	ce2 <calculate_k+0x2e>
			k --;
     cdc:	68fb      	ldr	r3, [r7, #12]
     cde:	3b01      	subs	r3, #1
     ce0:	60fb      	str	r3, [r7, #12]
		while (k > 62 || k % 2) {
     ce2:	68fb      	ldr	r3, [r7, #12]
     ce4:	2b3e      	cmp	r3, #62	; 0x3e
     ce6:	d8f9      	bhi.n	cdc <calculate_k+0x28>
     ce8:	68fb      	ldr	r3, [r7, #12]
     cea:	f003 0301 	and.w	r3, r3, #1
     cee:	2b00      	cmp	r3, #0
     cf0:	d1f4      	bne.n	cdc <calculate_k+0x28>
		}
	}
	return (k);
     cf2:	68fb      	ldr	r3, [r7, #12]
}
     cf4:	4618      	mov	r0, r3
     cf6:	3714      	adds	r7, #20
     cf8:	46bd      	mov	sp, r7
     cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
     cfe:	4770      	bx	lr
     d00:	20000000 	.word	0x20000000
     d04:	41ee8c21 	.word	0x41ee8c21

00000d08 <start_POP_calibration>:

/**
  * @brief  Starts the process of measuring the POP period
  * @retval None
  */
void start_POP_calibration(const bool cal_only) {
     d08:	b580      	push	{r7, lr}
     d0a:	b082      	sub	sp, #8
     d0c:	af00      	add	r7, sp, #0
     d0e:	4603      	mov	r3, r0
     d10:	71fb      	strb	r3, [r7, #7]
	/* Requires ADC to be initialised and for HAL_ADC_ConvCpltCallback to be active */
	if (cal_only == true) {
     d12:	79fb      	ldrb	r3, [r7, #7]
     d14:	2b00      	cmp	r3, #0
     d16:	d003      	beq.n	d20 <start_POP_calibration+0x18>
		mw_sweep_settings.sweep_mode = POP_CAL_ONLY;
     d18:	4b0f      	ldr	r3, [pc, #60]	; (d58 <start_POP_calibration+0x50>)
     d1a:	2201      	movs	r2, #1
     d1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	}
	HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_SET); 	//Sets MW_invalid pin high to reset POP cycle
     d20:	2201      	movs	r2, #1
     d22:	2102      	movs	r1, #2
     d24:	480d      	ldr	r0, [pc, #52]	; (d5c <start_POP_calibration+0x54>)
     d26:	f000 fc03 	bl	1530 <__HAL_GPIO_WritePin_veneer>
	HAL_Delay(10); // 10ms in case ADC was part-way through a conversion
     d2a:	200a      	movs	r0, #10
     d2c:	f000 fbf8 	bl	1520 <__HAL_Delay_veneer>
	sample_count = 0; //reset sample count
     d30:	4b0b      	ldr	r3, [pc, #44]	; (d60 <start_POP_calibration+0x58>)
     d32:	2200      	movs	r2, #0
     d34:	801a      	strh	r2, [r3, #0]
	mw_sweep_settings.state = MW_CALIBRATE;
     d36:	4b08      	ldr	r3, [pc, #32]	; (d58 <start_POP_calibration+0x50>)
     d38:	2204      	movs	r2, #4
     d3a:	701a      	strb	r2, [r3, #0]
	start_timer(MW_TIMER); //reset MW_timer and start counting
     d3c:	4b09      	ldr	r3, [pc, #36]	; (d64 <start_POP_calibration+0x5c>)
     d3e:	681b      	ldr	r3, [r3, #0]
     d40:	4618      	mov	r0, r3
     d42:	f000 fac3 	bl	12cc <start_timer>
	HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_RESET); //Restart POP cycle
     d46:	2200      	movs	r2, #0
     d48:	2102      	movs	r1, #2
     d4a:	4804      	ldr	r0, [pc, #16]	; (d5c <start_POP_calibration+0x54>)
     d4c:	f000 fbf0 	bl	1530 <__HAL_GPIO_WritePin_veneer>
	#ifdef MW_VERBOSE
		printf("POP calibration started\r\n");
	#endif //MW_VERBOSE
}
     d50:	bf00      	nop
     d52:	3708      	adds	r7, #8
     d54:	46bd      	mov	sp, r7
     d56:	bd80      	pop	{r7, pc}
     d58:	20000670 	.word	0x20000670
     d5c:	58020400 	.word	0x58020400
     d60:	2000065e 	.word	0x2000065e
     d64:	2000001c 	.word	0x2000001c

00000d68 <start_MW_sweep>:

/**
  * @brief  Starts a MW sweep
  * @retval Success/failure
  */
static const bool start_MW_sweep(const bool single_sweep) {
     d68:	b580      	push	{r7, lr}
     d6a:	b082      	sub	sp, #8
     d6c:	af00      	add	r7, sp, #0
     d6e:	4603      	mov	r3, r0
     d70:	71fb      	strb	r3, [r7, #7]
	//uses settings from the mw_sweep_settings structure
	if (single_sweep == true) {
     d72:	79fb      	ldrb	r3, [r7, #7]
     d74:	2b00      	cmp	r3, #0
     d76:	d003      	beq.n	d80 <start_MW_sweep+0x18>
		mw_sweep_settings.sweep_mode = SWEEP_ONCE;
     d78:	4b1c      	ldr	r3, [pc, #112]	; (dec <start_MW_sweep+0x84>)
     d7a:	2202      	movs	r2, #2
     d7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	}
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET); // Assume MW lock, the LED will be disabled if lock fails.
     d80:	2201      	movs	r2, #1
     d82:	2102      	movs	r1, #2
     d84:	481a      	ldr	r0, [pc, #104]	; (df0 <start_MW_sweep+0x88>)
     d86:	f000 fbd3 	bl	1530 <__HAL_GPIO_WritePin_veneer>

	#ifdef MW_VERBOSE
		printf("Setting trigger output low \r\n");
	#endif //MW_VERBOSE

	HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_SET); //Sets MW_invalid pin high
     d8a:	2201      	movs	r2, #1
     d8c:	2102      	movs	r1, #2
     d8e:	4819      	ldr	r0, [pc, #100]	; (df4 <start_MW_sweep+0x8c>)
     d90:	f000 fbce 	bl	1530 <__HAL_GPIO_WritePin_veneer>
//	set_frequency(mw_sweep_settings.NINT, mw_sweep_settings.NFRAC_start, mw_sweep_settings.k, MANUAL_MUTE); //program initial MW frequency
	set_freq_regs(mw_sweep_settings.NINT, mw_sweep_settings.NFRAC_start, mw_sweep_settings.k); //program initial MW frequency
     d94:	4b15      	ldr	r3, [pc, #84]	; (dec <start_MW_sweep+0x84>)
     d96:	685b      	ldr	r3, [r3, #4]
     d98:	4a14      	ldr	r2, [pc, #80]	; (dec <start_MW_sweep+0x84>)
     d9a:	6891      	ldr	r1, [r2, #8]
     d9c:	4a13      	ldr	r2, [pc, #76]	; (dec <start_MW_sweep+0x84>)
     d9e:	7852      	ldrb	r2, [r2, #1]
     da0:	4618      	mov	r0, r3
     da2:	f7ff fb41 	bl	428 <set_freq_regs>
	mw_sweep_settings.state = MW_STABILISING; //waiting for MW output to stabilise
     da6:	4b11      	ldr	r3, [pc, #68]	; (dec <start_MW_sweep+0x84>)
     da8:	2202      	movs	r2, #2
     daa:	701a      	strb	r2, [r3, #0]
	mw_sweep_settings.current_point = 0; //currently on at start of ramp i.e. point 0
     dac:	4b0f      	ldr	r3, [pc, #60]	; (dec <start_MW_sweep+0x84>)
     dae:	2200      	movs	r2, #0
     db0:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_Delay(10); // 10ms in case ADC was part-way through a conversion
     db2:	200a      	movs	r0, #10
     db4:	f000 fbb4 	bl	1520 <__HAL_Delay_veneer>
	sample_count = 0; //reset sample count
     db8:	4b0f      	ldr	r3, [pc, #60]	; (df8 <start_MW_sweep+0x90>)
     dba:	2200      	movs	r2, #0
     dbc:	801a      	strh	r2, [r3, #0]
	/* Output used for triggering external scope */
	HAL_GPIO_WritePin(SCOPE_TRIG_OUT_GPIO_Port, SCOPE_TRIG_OUT_Pin, GPIO_PIN_RESET); // Sets trigger output low
     dbe:	2200      	movs	r2, #0
     dc0:	2101      	movs	r1, #1
     dc2:	480e      	ldr	r0, [pc, #56]	; (dfc <start_MW_sweep+0x94>)
     dc4:	f000 fbb4 	bl	1530 <__HAL_GPIO_WritePin_veneer>
	start_timer(MW_TIMER); //reset MW_timer (MW step timer) and start counting
     dc8:	4b0d      	ldr	r3, [pc, #52]	; (e00 <start_MW_sweep+0x98>)
     dca:	681b      	ldr	r3, [r3, #0]
     dcc:	4618      	mov	r0, r3
     dce:	f000 fa7d 	bl	12cc <start_timer>
	start_timer(SWEEP_TIMER); //reset general (sweep) timer and start counting
     dd2:	4b0c      	ldr	r3, [pc, #48]	; (e04 <start_MW_sweep+0x9c>)
     dd4:	681b      	ldr	r3, [r3, #0]
     dd6:	4618      	mov	r0, r3
     dd8:	f000 fa78 	bl	12cc <start_timer>
	sample_count = 0; //reset sample count
     ddc:	4b06      	ldr	r3, [pc, #24]	; (df8 <start_MW_sweep+0x90>)
     dde:	2200      	movs	r2, #0
     de0:	801a      	strh	r2, [r3, #0]
	//known limitation - if the ADC has been recently triggered and HAL_ADC_ConvCpltCallback will increment sample_count by 1
	return(true);
     de2:	2301      	movs	r3, #1
}
     de4:	4618      	mov	r0, r3
     de6:	3708      	adds	r7, #8
     de8:	46bd      	mov	sp, r7
     dea:	bd80      	pop	{r7, pc}
     dec:	20000670 	.word	0x20000670
     df0:	58021000 	.word	0x58021000
     df4:	58020400 	.word	0x58020400
     df8:	2000065e 	.word	0x2000065e
     dfc:	58021800 	.word	0x58021800
     e00:	2000001c 	.word	0x2000001c
     e04:	20000020 	.word	0x20000020

00000e08 <start_continuous_MW_sweep>:

/**
  * @brief  Starts a continuous MW calibrate/sweep cycle
  * @retval Success/failure
  */
void start_continuous_MW_sweep(void) {
     e08:	b580      	push	{r7, lr}
     e0a:	af00      	add	r7, sp, #0
	mw_sweep_settings.sweep_mode = CONTINUOUS_SWEEP;
     e0c:	4b04      	ldr	r3, [pc, #16]	; (e20 <start_continuous_MW_sweep+0x18>)
     e0e:	2200      	movs	r2, #0
     e10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	start_POP_calibration(false);
     e14:	2000      	movs	r0, #0
     e16:	f7ff ff77 	bl	d08 <start_POP_calibration>
}
     e1a:	bf00      	nop
     e1c:	bd80      	pop	{r7, pc}
     e1e:	bf00      	nop
     e20:	20000670 	.word	0x20000670

00000e24 <MW_update>:

/**
  * @brief  Checks MW status to see if a timer has elapsed and if frequency needs changing.
  * @retval True if an action was taken
  */
const bool MW_update(void) {
     e24:	b580      	push	{r7, lr}
     e26:	b08a      	sub	sp, #40	; 0x28
     e28:	af04      	add	r7, sp, #16
	uint8_t local_copy_of_MW_state = mw_sweep_settings.state; //hack to make switch statement behave
     e2a:	4b95      	ldr	r3, [pc, #596]	; (1080 <MW_update+0x25c>)
     e2c:	781b      	ldrb	r3, [r3, #0]
     e2e:	75bb      	strb	r3, [r7, #22]
	//switch (mw_sweep_settings.state)
	bool action_taken = false;
     e30:	2300      	movs	r3, #0
     e32:	75fb      	strb	r3, [r7, #23]
	uint32_t sweep_period_us;
	switch (local_copy_of_MW_state)
     e34:	7dbb      	ldrb	r3, [r7, #22]
     e36:	2b04      	cmp	r3, #4
     e38:	f200 8109 	bhi.w	104e <MW_update+0x22a>
     e3c:	a201      	add	r2, pc, #4	; (adr r2, e44 <MW_update+0x20>)
     e3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
     e42:	bf00      	nop
     e44:	00001067 	.word	0x00001067
     e48:	00001067 	.word	0x00001067
     e4c:	00000e59 	.word	0x00000e59
     e50:	00000e9b 	.word	0x00000e9b
     e54:	00000fdb 	.word	0x00000fdb
		case MW_STOPPED:
		case MW_FIXED_FREQ:
			break; //no action to take

		case MW_STABILISING: //waiting for MW output to stabilise
			if (check_timer(MW_TIMER) < MW_STABILISE_TIME_US) return(false); //Still waiting, no action taken
     e58:	4b8a      	ldr	r3, [pc, #552]	; (1084 <MW_update+0x260>)
     e5a:	681b      	ldr	r3, [r3, #0]
     e5c:	4618      	mov	r0, r3
     e5e:	f000 fa65 	bl	132c <check_timer>
     e62:	4603      	mov	r3, r0
     e64:	f241 3288 	movw	r2, #5000	; 0x1388
     e68:	4293      	cmp	r3, r2
     e6a:	d201      	bcs.n	e70 <MW_update+0x4c>
     e6c:	2300      	movs	r3, #0
     e6e:	e0fe      	b.n	106e <MW_update+0x24a>
			//Otherwise MW stabilisation timer has elapsed
			stop_timer(MW_TIMER);
     e70:	4b84      	ldr	r3, [pc, #528]	; (1084 <MW_update+0x260>)
     e72:	681b      	ldr	r3, [r3, #0]
     e74:	4618      	mov	r0, r3
     e76:	f000 fa47 	bl	1308 <stop_timer>
			HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_RESET); //Sets MW_invalid pin low as MW now stable
     e7a:	2200      	movs	r2, #0
     e7c:	2102      	movs	r1, #2
     e7e:	4882      	ldr	r0, [pc, #520]	; (1088 <MW_update+0x264>)
     e80:	f000 fb56 	bl	1530 <__HAL_GPIO_WritePin_veneer>
			mw_sweep_settings.state = MW_DWELL;
     e84:	4b7e      	ldr	r3, [pc, #504]	; (1080 <MW_update+0x25c>)
     e86:	2203      	movs	r2, #3
     e88:	701a      	strb	r2, [r3, #0]
			start_timer(MW_TIMER); //Restart timer for DWELL time
     e8a:	4b7e      	ldr	r3, [pc, #504]	; (1084 <MW_update+0x260>)
     e8c:	681b      	ldr	r3, [r3, #0]
     e8e:	4618      	mov	r0, r3
     e90:	f000 fa1c 	bl	12cc <start_timer>
			action_taken = true;
     e94:	2301      	movs	r3, #1
     e96:	75fb      	strb	r3, [r7, #23]
			break;
     e98:	e0e8      	b.n	106c <MW_update+0x248>

		case MW_DWELL: //valid MW output waiting for end of dwell time
			if (check_timer(MW_TIMER) < mw_sweep_settings.dwell_time) return(false); //Still waiting
     e9a:	4b7a      	ldr	r3, [pc, #488]	; (1084 <MW_update+0x260>)
     e9c:	681b      	ldr	r3, [r3, #0]
     e9e:	4618      	mov	r0, r3
     ea0:	f000 fa44 	bl	132c <check_timer>
     ea4:	4602      	mov	r2, r0
     ea6:	4b76      	ldr	r3, [pc, #472]	; (1080 <MW_update+0x25c>)
     ea8:	69db      	ldr	r3, [r3, #28]
     eaa:	429a      	cmp	r2, r3
     eac:	d201      	bcs.n	eb2 <MW_update+0x8e>
     eae:	2300      	movs	r3, #0
     eb0:	e0dd      	b.n	106e <MW_update+0x24a>
			//Otherwise dwell timer has elapsed
			action_taken = true;
     eb2:	2301      	movs	r3, #1
     eb4:	75fb      	strb	r3, [r7, #23]
			stop_timer(MW_TIMER);
     eb6:	4b73      	ldr	r3, [pc, #460]	; (1084 <MW_update+0x260>)
     eb8:	681b      	ldr	r3, [r3, #0]
     eba:	4618      	mov	r0, r3
     ebc:	f000 fa24 	bl	1308 <stop_timer>
			HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin); //toggles red LED
     ec0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
     ec4:	4870      	ldr	r0, [pc, #448]	; (1088 <MW_update+0x264>)
     ec6:	f000 fb27 	bl	1518 <__HAL_GPIO_TogglePin_veneer>
			HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_SET); //Sets MW_invalid pin high as about to change frequency
     eca:	2201      	movs	r2, #1
     ecc:	2102      	movs	r1, #2
     ece:	486e      	ldr	r0, [pc, #440]	; (1088 <MW_update+0x264>)
     ed0:	f000 fb2e 	bl	1530 <__HAL_GPIO_WritePin_veneer>
			mw_sweep_settings.state = MW_STABILISING;
     ed4:	4b6a      	ldr	r3, [pc, #424]	; (1080 <MW_update+0x25c>)
     ed6:	2202      	movs	r2, #2
     ed8:	701a      	strb	r2, [r3, #0]
			if (mw_sweep_settings.current_point == mw_sweep_settings.num_steps) { // All steps completed, tidy up and restart next sweep
     eda:	4b69      	ldr	r3, [pc, #420]	; (1080 <MW_update+0x25c>)
     edc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
     ede:	4b68      	ldr	r3, [pc, #416]	; (1080 <MW_update+0x25c>)
     ee0:	68db      	ldr	r3, [r3, #12]
     ee2:	429a      	cmp	r2, r3
     ee4:	d15c      	bne.n	fa0 <MW_update+0x17c>
				HAL_GPIO_WritePin(SCOPE_TRIG_OUT_GPIO_Port, SCOPE_TRIG_OUT_Pin, GPIO_PIN_SET); // Sets trigger output high
     ee6:	2201      	movs	r2, #1
     ee8:	2101      	movs	r1, #1
     eea:	4868      	ldr	r0, [pc, #416]	; (108c <MW_update+0x268>)
     eec:	f000 fb20 	bl	1530 <__HAL_GPIO_WritePin_veneer>
				sweep_period_us=check_timer(SWEEP_TIMER);
     ef0:	4b67      	ldr	r3, [pc, #412]	; (1090 <MW_update+0x26c>)
     ef2:	681b      	ldr	r3, [r3, #0]
     ef4:	4618      	mov	r0, r3
     ef6:	f000 fa19 	bl	132c <check_timer>
     efa:	60b8      	str	r0, [r7, #8]
				stop_timer(SWEEP_TIMER);
     efc:	4b64      	ldr	r3, [pc, #400]	; (1090 <MW_update+0x26c>)
     efe:	681b      	ldr	r3, [r3, #0]
     f00:	4618      	mov	r0, r3
     f02:	f000 fa01 	bl	1308 <stop_timer>
				printf("Sweep complete in %.4g s. Expected %.4g s. %u samples\r\n", (double)(sweep_period_us)/1000000, mw_sweep_settings.sweep_period, sample_count);
     f06:	68bb      	ldr	r3, [r7, #8]
     f08:	ee07 3a90 	vmov	s15, r3
     f0c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
     f10:	ed9f 6b59 	vldr	d6, [pc, #356]	; 1078 <MW_update+0x254>
     f14:	ee87 5b06 	vdiv.f64	d5, d7, d6
     f18:	4b59      	ldr	r3, [pc, #356]	; (1080 <MW_update+0x25c>)
     f1a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
     f1e:	495d      	ldr	r1, [pc, #372]	; (1094 <MW_update+0x270>)
     f20:	8809      	ldrh	r1, [r1, #0]
     f22:	b289      	uxth	r1, r1
     f24:	9102      	str	r1, [sp, #8]
     f26:	e9cd 2300 	strd	r2, r3, [sp]
     f2a:	ec53 2b15 	vmov	r2, r3, d5
     f2e:	485a      	ldr	r0, [pc, #360]	; (1098 <MW_update+0x274>)
     f30:	f000 fb12 	bl	1558 <__printf_veneer>
				/* Check if the ADC registered the correct number of samples */
				uint16_t expected_samples = mw_sweep_settings.pop_cycles_per_point * (mw_sweep_settings.num_steps + 1);
     f34:	4b52      	ldr	r3, [pc, #328]	; (1080 <MW_update+0x25c>)
     f36:	695b      	ldr	r3, [r3, #20]
     f38:	b29a      	uxth	r2, r3
     f3a:	4b51      	ldr	r3, [pc, #324]	; (1080 <MW_update+0x25c>)
     f3c:	68db      	ldr	r3, [r3, #12]
     f3e:	3301      	adds	r3, #1
     f40:	b29b      	uxth	r3, r3
     f42:	fb12 f303 	smulbb	r3, r2, r3
     f46:	80fb      	strh	r3, [r7, #6]
				uint16_t possible_samples = expected_samples + mw_sweep_settings.num_steps + 1;
     f48:	4b4d      	ldr	r3, [pc, #308]	; (1080 <MW_update+0x25c>)
     f4a:	68db      	ldr	r3, [r3, #12]
     f4c:	b29a      	uxth	r2, r3
     f4e:	88fb      	ldrh	r3, [r7, #6]
     f50:	4413      	add	r3, r2
     f52:	b29b      	uxth	r3, r3
     f54:	3301      	adds	r3, #1
     f56:	80bb      	strh	r3, [r7, #4]
//				printf("Sweep generated %u full POP cycles and registered %u samples\r\n", expected_samples, sample_count);
				if ((sample_count == expected_samples) || (sample_count == possible_samples)) {
     f58:	4b4e      	ldr	r3, [pc, #312]	; (1094 <MW_update+0x270>)
     f5a:	881b      	ldrh	r3, [r3, #0]
     f5c:	b29b      	uxth	r3, r3
     f5e:	88fa      	ldrh	r2, [r7, #6]
     f60:	429a      	cmp	r2, r3
     f62:	d010      	beq.n	f86 <MW_update+0x162>
     f64:	4b4b      	ldr	r3, [pc, #300]	; (1094 <MW_update+0x270>)
     f66:	881b      	ldrh	r3, [r3, #0]
     f68:	b29b      	uxth	r3, r3
     f6a:	88ba      	ldrh	r2, [r7, #4]
     f6c:	429a      	cmp	r2, r3
     f6e:	d00a      	beq.n	f86 <MW_update+0x162>
					#ifdef MW_VERBOSE
					printf("Sweep generated and successfully registered %u samples\r\n", sample_count);
					#endif //MW_VERBOSE
				} else {
					printf("Warning - sweep generated %u samples but %u registered\r\n", expected_samples, sample_count);
     f70:	88fb      	ldrh	r3, [r7, #6]
     f72:	4a48      	ldr	r2, [pc, #288]	; (1094 <MW_update+0x270>)
     f74:	8812      	ldrh	r2, [r2, #0]
     f76:	b292      	uxth	r2, r2
     f78:	4619      	mov	r1, r3
     f7a:	4848      	ldr	r0, [pc, #288]	; (109c <MW_update+0x278>)
     f7c:	f000 faec 	bl	1558 <__printf_veneer>
					printf("Timing of last sample is marginal\r\n");
     f80:	4847      	ldr	r0, [pc, #284]	; (10a0 <MW_update+0x27c>)
     f82:	f000 fad9 	bl	1538 <__puts_veneer>
//				printf("MW processing time: %lu us\r\n", measured_processing_time_us);
//				if ((double)(measured_processing_time_us)/MW_PROCESSING_TIME_US > 1.1) {
//					printf("Warning - measured MW processing time (%lu us)is larger than the %lu us expected\r\n", measured_processing_time_us, MW_PROCESSING_TIME_US);
//				}
				#endif //MW_VERBOSE
				if (mw_sweep_settings.sweep_mode == SWEEP_ONCE) {//have reached the end of a single sweep and should stop
     f86:	4b3e      	ldr	r3, [pc, #248]	; (1080 <MW_update+0x25c>)
     f88:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
     f8c:	2b02      	cmp	r3, #2
     f8e:	d103      	bne.n	f98 <MW_update+0x174>
					mw_sweep_settings.state = MW_STOPPED;
     f90:	4b3b      	ldr	r3, [pc, #236]	; (1080 <MW_update+0x25c>)
     f92:	2200      	movs	r2, #0
     f94:	701a      	strb	r2, [r3, #0]
						printf("Failure to program value to DAC \r\n");
						Error_Handler();
					}
				#endif //RAMP_DAC
			}
			break;
     f96:	e069      	b.n	106c <MW_update+0x248>
					start_MW_sweep(false); //restart the next MW sweep without updating mw_sweep_settings.sweep_mode
     f98:	2000      	movs	r0, #0
     f9a:	f7ff fee5 	bl	d68 <start_MW_sweep>
			break;
     f9e:	e065      	b.n	106c <MW_update+0x248>
				mw_sweep_settings.current_point++; //increment point counter
     fa0:	4b37      	ldr	r3, [pc, #220]	; (1080 <MW_update+0x25c>)
     fa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
     fa4:	3301      	adds	r3, #1
     fa6:	4a36      	ldr	r2, [pc, #216]	; (1080 <MW_update+0x25c>)
     fa8:	6253      	str	r3, [r2, #36]	; 0x24
				uint32_t local_NFRAC = mw_sweep_settings.NFRAC_start + mw_sweep_settings.step_size * mw_sweep_settings.current_point;
     faa:	4b35      	ldr	r3, [pc, #212]	; (1080 <MW_update+0x25c>)
     fac:	689a      	ldr	r2, [r3, #8]
     fae:	4b34      	ldr	r3, [pc, #208]	; (1080 <MW_update+0x25c>)
     fb0:	691b      	ldr	r3, [r3, #16]
     fb2:	4933      	ldr	r1, [pc, #204]	; (1080 <MW_update+0x25c>)
     fb4:	6a49      	ldr	r1, [r1, #36]	; 0x24
     fb6:	fb01 f303 	mul.w	r3, r1, r3
     fba:	4413      	add	r3, r2
     fbc:	60fb      	str	r3, [r7, #12]
				set_freq_regs(mw_sweep_settings.NINT, local_NFRAC, mw_sweep_settings.k); //program new MW frequency
     fbe:	4b30      	ldr	r3, [pc, #192]	; (1080 <MW_update+0x25c>)
     fc0:	685b      	ldr	r3, [r3, #4]
     fc2:	4a2f      	ldr	r2, [pc, #188]	; (1080 <MW_update+0x25c>)
     fc4:	7852      	ldrb	r2, [r2, #1]
     fc6:	68f9      	ldr	r1, [r7, #12]
     fc8:	4618      	mov	r0, r3
     fca:	f7ff fa2d 	bl	428 <set_freq_regs>
				start_timer(MW_TIMER); //Restart timer for MW stabilisation time
     fce:	4b2d      	ldr	r3, [pc, #180]	; (1084 <MW_update+0x260>)
     fd0:	681b      	ldr	r3, [r3, #0]
     fd2:	4618      	mov	r0, r3
     fd4:	f000 f97a 	bl	12cc <start_timer>
			break;
     fd8:	e048      	b.n	106c <MW_update+0x248>

		case MW_CALIBRATE: //Measures the elapsed time taken for 101 samples (100 POP cycles)
			if (sample_count >= 100) {//100 or more POP cycles have elapsed
     fda:	4b2e      	ldr	r3, [pc, #184]	; (1094 <MW_update+0x270>)
     fdc:	881b      	ldrh	r3, [r3, #0]
     fde:	b29b      	uxth	r3, r3
     fe0:	2b63      	cmp	r3, #99	; 0x63
     fe2:	d942      	bls.n	106a <MW_update+0x246>
				uint32_t total_POP_cal_period = check_timer(MW_TIMER);
     fe4:	4b27      	ldr	r3, [pc, #156]	; (1084 <MW_update+0x260>)
     fe6:	681b      	ldr	r3, [r3, #0]
     fe8:	4618      	mov	r0, r3
     fea:	f000 f99f 	bl	132c <check_timer>
     fee:	6138      	str	r0, [r7, #16]
				POP_period_us = (float)(total_POP_cal_period) / 100 + 0.5;
     ff0:	693b      	ldr	r3, [r7, #16]
     ff2:	ee07 3a90 	vmov	s15, r3
     ff6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
     ffa:	eddf 6a2a 	vldr	s13, [pc, #168]	; 10a4 <MW_update+0x280>
     ffe:	eec7 7a26 	vdiv.f32	s15, s14, s13
    1002:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
    1006:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
    100a:	ee37 7b06 	vadd.f64	d7, d7, d6
    100e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    1012:	ee17 2a90 	vmov	r2, s15
    1016:	4b24      	ldr	r3, [pc, #144]	; (10a8 <MW_update+0x284>)
    1018:	601a      	str	r2, [r3, #0]
				stop_timer(MW_TIMER);
    101a:	4b1a      	ldr	r3, [pc, #104]	; (1084 <MW_update+0x260>)
    101c:	681b      	ldr	r3, [r3, #0]
    101e:	4618      	mov	r0, r3
    1020:	f000 f972 	bl	1308 <stop_timer>
				printf("POP period, averaged over 100 cycles: %lu us\r\n", POP_period_us);
    1024:	4b20      	ldr	r3, [pc, #128]	; (10a8 <MW_update+0x284>)
    1026:	681b      	ldr	r3, [r3, #0]
    1028:	4619      	mov	r1, r3
    102a:	4820      	ldr	r0, [pc, #128]	; (10ac <MW_update+0x288>)
    102c:	f000 fa94 	bl	1558 <__printf_veneer>
				action_taken = true;
    1030:	2301      	movs	r3, #1
    1032:	75fb      	strb	r3, [r7, #23]
				if (mw_sweep_settings.sweep_mode == POP_CAL_ONLY) {//have reached the end of calibration and should stop
    1034:	4b12      	ldr	r3, [pc, #72]	; (1080 <MW_update+0x25c>)
    1036:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
    103a:	2b01      	cmp	r3, #1
    103c:	d103      	bne.n	1046 <MW_update+0x222>
					mw_sweep_settings.state = MW_STOPPED;
    103e:	4b10      	ldr	r3, [pc, #64]	; (1080 <MW_update+0x25c>)
    1040:	2200      	movs	r2, #0
    1042:	701a      	strb	r2, [r3, #0]
				} else {
						start_MW_sweep(false); //start MW_sweep without updating mw_sweep_settings.sweep_mode
				}
			}
			break;
    1044:	e011      	b.n	106a <MW_update+0x246>
						start_MW_sweep(false); //start MW_sweep without updating mw_sweep_settings.sweep_mode
    1046:	2000      	movs	r0, #0
    1048:	f7ff fe8e 	bl	d68 <start_MW_sweep>
			break;
    104c:	e00d      	b.n	106a <MW_update+0x246>

		default: // Other state
	       printf("MW_update has detected illegal state: %u \r\n", mw_sweep_settings.state);
    104e:	4b0c      	ldr	r3, [pc, #48]	; (1080 <MW_update+0x25c>)
    1050:	781b      	ldrb	r3, [r3, #0]
    1052:	4619      	mov	r1, r3
    1054:	4816      	ldr	r0, [pc, #88]	; (10b0 <MW_update+0x28c>)
    1056:	f000 fa7f 	bl	1558 <__printf_veneer>
	       printf("local version: %u \r\n", local_copy_of_MW_state);
    105a:	7dbb      	ldrb	r3, [r7, #22]
    105c:	4619      	mov	r1, r3
    105e:	4815      	ldr	r0, [pc, #84]	; (10b4 <MW_update+0x290>)
    1060:	f000 fa7a 	bl	1558 <__printf_veneer>
    1064:	e002      	b.n	106c <MW_update+0x248>
			break; //no action to take
    1066:	bf00      	nop
    1068:	e000      	b.n	106c <MW_update+0x248>
			break;
    106a:	bf00      	nop
	}
    return(action_taken);
    106c:	7dfb      	ldrb	r3, [r7, #23]
}
    106e:	4618      	mov	r0, r3
    1070:	3718      	adds	r7, #24
    1072:	46bd      	mov	sp, r7
    1074:	bd80      	pop	{r7, pc}
    1076:	bf00      	nop
    1078:	00000000 	.word	0x00000000
    107c:	412e8480 	.word	0x412e8480
    1080:	20000670 	.word	0x20000670
    1084:	2000001c 	.word	0x2000001c
    1088:	58020400 	.word	0x58020400
    108c:	58021800 	.word	0x58021800
    1090:	20000020 	.word	0x20000020
    1094:	2000065e 	.word	0x2000065e
    1098:	0801bc3c 	.word	0x0801bc3c
    109c:	0801bc74 	.word	0x0801bc74
    10a0:	0801bcb0 	.word	0x0801bcb0
    10a4:	42c80000 	.word	0x42c80000
    10a8:	20000660 	.word	0x20000660
    10ac:	0801bcd4 	.word	0x0801bcd4
    10b0:	0801bd04 	.word	0x0801bd04
    10b4:	0801bd30 	.word	0x0801bd30

000010b8 <MW_frequency_toggle>:
//}

/* Function to check MW settling time
 * Toggles between two MW frequencies
 */
void MW_frequency_toggle (const double f_one, const double f_two) {
    10b8:	b580      	push	{r7, lr}
    10ba:	b090      	sub	sp, #64	; 0x40
    10bc:	af02      	add	r7, sp, #8
    10be:	ed87 0b02 	vstr	d0, [r7, #8]
    10c2:	ed87 1b00 	vstr	d1, [r7]
	printf("MW frequency toggling experiment\r\n");
    10c6:	486a      	ldr	r0, [pc, #424]	; (1270 <MW_frequency_toggle+0x1b8>)
    10c8:	f000 fa36 	bl	1538 <__puts_veneer>
	printf("Toggling between %.10g and %.10g GHz\r\n", f_one/1000000000, f_two/1000000000);
    10cc:	ed97 7b02 	vldr	d7, [r7, #8]
    10d0:	ed9f 6b5f 	vldr	d6, [pc, #380]	; 1250 <MW_frequency_toggle+0x198>
    10d4:	ee87 4b06 	vdiv.f64	d4, d7, d6
    10d8:	ed97 6b00 	vldr	d6, [r7]
    10dc:	ed9f 5b5c 	vldr	d5, [pc, #368]	; 1250 <MW_frequency_toggle+0x198>
    10e0:	ee86 7b05 	vdiv.f64	d7, d6, d5
    10e4:	ed8d 7b00 	vstr	d7, [sp]
    10e8:	ec53 2b14 	vmov	r2, r3, d4
    10ec:	4861      	ldr	r0, [pc, #388]	; (1274 <MW_frequency_toggle+0x1bc>)
    10ee:	f000 fa33 	bl	1558 <__printf_veneer>

	/* For the k divider we need to find the smallest even integer or use a max of 62*/
	uint32_t k_one = VCO_MAX_FREQ / f_one;
    10f2:	ed9f 5b59 	vldr	d5, [pc, #356]	; 1258 <MW_frequency_toggle+0x1a0>
    10f6:	ed97 6b02 	vldr	d6, [r7, #8]
    10fa:	ee85 7b06 	vdiv.f64	d7, d5, d6
    10fe:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    1102:	ee17 3a90 	vmov	r3, s15
    1106:	637b      	str	r3, [r7, #52]	; 0x34
	if (k_one != 1) {
    1108:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    110a:	2b01      	cmp	r3, #1
    110c:	d00b      	beq.n	1126 <MW_frequency_toggle+0x6e>
		while (k_one > 62 || k_one % 2) {
    110e:	e002      	b.n	1116 <MW_frequency_toggle+0x5e>
			k_one--;
    1110:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1112:	3b01      	subs	r3, #1
    1114:	637b      	str	r3, [r7, #52]	; 0x34
		while (k_one > 62 || k_one % 2) {
    1116:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1118:	2b3e      	cmp	r3, #62	; 0x3e
    111a:	d8f9      	bhi.n	1110 <MW_frequency_toggle+0x58>
    111c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    111e:	f003 0301 	and.w	r3, r3, #1
    1122:	2b00      	cmp	r3, #0
    1124:	d1f4      	bne.n	1110 <MW_frequency_toggle+0x58>
		}
	}
	uint32_t k_two = VCO_MAX_FREQ / f_two;
    1126:	ed9f 5b4c 	vldr	d5, [pc, #304]	; 1258 <MW_frequency_toggle+0x1a0>
    112a:	ed97 6b00 	vldr	d6, [r7]
    112e:	ee85 7b06 	vdiv.f64	d7, d5, d6
    1132:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    1136:	ee17 3a90 	vmov	r3, s15
    113a:	633b      	str	r3, [r7, #48]	; 0x30
	if (k_two != 1) {
    113c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    113e:	2b01      	cmp	r3, #1
    1140:	d00b      	beq.n	115a <MW_frequency_toggle+0xa2>
		while (k_two > 62 || k_two % 2) {
    1142:	e002      	b.n	114a <MW_frequency_toggle+0x92>
			k_two--;
    1144:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1146:	3b01      	subs	r3, #1
    1148:	633b      	str	r3, [r7, #48]	; 0x30
		while (k_two > 62 || k_two % 2) {
    114a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    114c:	2b3e      	cmp	r3, #62	; 0x3e
    114e:	d8f9      	bhi.n	1144 <MW_frequency_toggle+0x8c>
    1150:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1152:	f003 0301 	and.w	r3, r3, #1
    1156:	2b00      	cmp	r3, #0
    1158:	d1f4      	bne.n	1144 <MW_frequency_toggle+0x8c>
		}
	}

	const double N_one = ((f_one * k_one) / REF_FREQ);
    115a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    115c:	ee07 3a90 	vmov	s15, r3
    1160:	eeb8 6b67 	vcvt.f64.u32	d6, s15
    1164:	ed97 7b02 	vldr	d7, [r7, #8]
    1168:	ee26 6b07 	vmul.f64	d6, d6, d7
    116c:	ed9f 5b3c 	vldr	d5, [pc, #240]	; 1260 <MW_frequency_toggle+0x1a8>
    1170:	ee86 7b05 	vdiv.f64	d7, d6, d5
    1174:	ed87 7b0a 	vstr	d7, [r7, #40]	; 0x28
	const double N_two = ((f_two * k_two) / REF_FREQ);
    1178:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    117a:	ee07 3a90 	vmov	s15, r3
    117e:	eeb8 6b67 	vcvt.f64.u32	d6, s15
    1182:	ed97 7b00 	vldr	d7, [r7]
    1186:	ee26 6b07 	vmul.f64	d6, d6, d7
    118a:	ed9f 5b35 	vldr	d5, [pc, #212]	; 1260 <MW_frequency_toggle+0x1a8>
    118e:	ee86 7b05 	vdiv.f64	d7, d6, d5
    1192:	ed87 7b08 	vstr	d7, [r7, #32]

	/* Extract the fractional and integer parts */
	const uint32_t N_one_INT = N_one;
    1196:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
    119a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    119e:	ee17 3a90 	vmov	r3, s15
    11a2:	61fb      	str	r3, [r7, #28]
	const uint32_t N_one_FRAC = ((N_one - N_one_INT) * (1 << 24)) + 0.5;
    11a4:	69fb      	ldr	r3, [r7, #28]
    11a6:	ee07 3a90 	vmov	s15, r3
    11aa:	eeb8 7b67 	vcvt.f64.u32	d7, s15
    11ae:	ed97 6b0a 	vldr	d6, [r7, #40]	; 0x28
    11b2:	ee36 7b47 	vsub.f64	d7, d6, d7
    11b6:	ed9f 6b2c 	vldr	d6, [pc, #176]	; 1268 <MW_frequency_toggle+0x1b0>
    11ba:	ee27 7b06 	vmul.f64	d7, d7, d6
    11be:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
    11c2:	ee37 7b06 	vadd.f64	d7, d7, d6
    11c6:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    11ca:	ee17 3a90 	vmov	r3, s15
    11ce:	61bb      	str	r3, [r7, #24]
	const uint32_t N_two_INT = N_two;
    11d0:	ed97 7b08 	vldr	d7, [r7, #32]
    11d4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    11d8:	ee17 3a90 	vmov	r3, s15
    11dc:	617b      	str	r3, [r7, #20]
	const uint32_t N_two_FRAC = ((N_two - N_two_INT) * (1 << 24)) + 0.5;
    11de:	697b      	ldr	r3, [r7, #20]
    11e0:	ee07 3a90 	vmov	s15, r3
    11e4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
    11e8:	ed97 6b08 	vldr	d6, [r7, #32]
    11ec:	ee36 7b47 	vsub.f64	d7, d6, d7
    11f0:	ed9f 6b1d 	vldr	d6, [pc, #116]	; 1268 <MW_frequency_toggle+0x1b0>
    11f4:	ee27 7b06 	vmul.f64	d7, d7, d6
    11f8:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
    11fc:	ee37 7b06 	vadd.f64	d7, d7, d6
    1200:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    1204:	ee17 3a90 	vmov	r3, s15
    1208:	613b      	str	r3, [r7, #16]

	while (1) {
	set_freq_regs(N_one_INT, N_one_FRAC, k_one); //Program necessary values for f_one
    120a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    120c:	69b9      	ldr	r1, [r7, #24]
    120e:	69f8      	ldr	r0, [r7, #28]
    1210:	f7ff f90a 	bl	428 <set_freq_regs>
	HAL_GPIO_WritePin(SCOPE_TRIG_OUT_GPIO_Port, SCOPE_TRIG_OUT_Pin, GPIO_PIN_RESET); // Sets trigger output low
    1214:	2200      	movs	r2, #0
    1216:	2101      	movs	r1, #1
    1218:	4817      	ldr	r0, [pc, #92]	; (1278 <MW_frequency_toggle+0x1c0>)
    121a:	f000 f989 	bl	1530 <__HAL_GPIO_WritePin_veneer>
	timer_delay(SLOW_TIMER, 100); //10ms delay
    121e:	4b17      	ldr	r3, [pc, #92]	; (127c <MW_frequency_toggle+0x1c4>)
    1220:	681b      	ldr	r3, [r3, #0]
    1222:	2164      	movs	r1, #100	; 0x64
    1224:	4618      	mov	r0, r3
    1226:	f000 f88d 	bl	1344 <timer_delay>
	set_freq_regs(N_two_INT, N_two_FRAC, k_two); //Program necessary values for f_two
    122a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    122c:	6939      	ldr	r1, [r7, #16]
    122e:	6978      	ldr	r0, [r7, #20]
    1230:	f7ff f8fa 	bl	428 <set_freq_regs>
	HAL_GPIO_WritePin(SCOPE_TRIG_OUT_GPIO_Port, SCOPE_TRIG_OUT_Pin, GPIO_PIN_SET); // Sets trigger output high
    1234:	2201      	movs	r2, #1
    1236:	2101      	movs	r1, #1
    1238:	480f      	ldr	r0, [pc, #60]	; (1278 <MW_frequency_toggle+0x1c0>)
    123a:	f000 f979 	bl	1530 <__HAL_GPIO_WritePin_veneer>
	timer_delay(SLOW_TIMER, 100); //10ms delay
    123e:	4b0f      	ldr	r3, [pc, #60]	; (127c <MW_frequency_toggle+0x1c4>)
    1240:	681b      	ldr	r3, [r3, #0]
    1242:	2164      	movs	r1, #100	; 0x64
    1244:	4618      	mov	r0, r3
    1246:	f000 f87d 	bl	1344 <timer_delay>
	set_freq_regs(N_one_INT, N_one_FRAC, k_one); //Program necessary values for f_one
    124a:	e7de      	b.n	120a <MW_frequency_toggle+0x152>
    124c:	f3af 8000 	nop.w
    1250:	00000000 	.word	0x00000000
    1254:	41cdcd65 	.word	0x41cdcd65
    1258:	20000000 	.word	0x20000000
    125c:	41ee8c21 	.word	0x41ee8c21
    1260:	00000000 	.word	0x00000000
    1264:	4187d784 	.word	0x4187d784
    1268:	00000000 	.word	0x00000000
    126c:	41700000 	.word	0x41700000
    1270:	0801bd48 	.word	0x0801bd48
    1274:	0801bd6c 	.word	0x0801bd6c
    1278:	58021800 	.word	0x58021800
    127c:	20000018 	.word	0x20000018

00001280 <set_SDO_output>:
/* Selects SDO pin connectivity/functionality
 * By default, the SDO pin will output 'Lock detect' but can be connected
 * to other internal signals. See table 2.15 of HMC835 datasheet (v04.1113)
 * for more details all options
 */
 void set_SDO_output(const uint32_t GPO_setting) {
    1280:	b580      	push	{r7, lr}
    1282:	b084      	sub	sp, #16
    1284:	af00      	add	r7, sp, #0
    1286:	6078      	str	r0, [r7, #4]
	//Default output on SDO pin is 'Lock detect output', value 0x01
	//VCO divider is 0x0A
	//See table 2.15 of HMC835 datasheet for more details (v04.1113)
	uint32_t read_data = 0x0;
    1288:	2300      	movs	r3, #0
    128a:	60fb      	str	r3, [r7, #12]

	if (GPO_setting > 31) {
    128c:	687b      	ldr	r3, [r7, #4]
    128e:	2b1f      	cmp	r3, #31
    1290:	d904      	bls.n	129c <set_SDO_output+0x1c>
		printf("SDO pin value must be less that 32\r\n");
    1292:	480d      	ldr	r0, [pc, #52]	; (12c8 <set_SDO_output+0x48>)
    1294:	f000 f950 	bl	1538 <__puts_veneer>
		Error_Handler();
    1298:	f000 f946 	bl	1528 <__Error_Handler_veneer>
	}
	read_data = synth_readreg(GPO_REGISTER); // Get the current value.
    129c:	200f      	movs	r0, #15
    129e:	f7fe ff29 	bl	f4 <synth_readreg>
    12a2:	60f8      	str	r0, [r7, #12]
	read_data &= 0xFFFFFFE0; // Zero the first 5 LSBs.
    12a4:	68fb      	ldr	r3, [r7, #12]
    12a6:	f023 031f 	bic.w	r3, r3, #31
    12aa:	60fb      	str	r3, [r7, #12]
	//read_data |= 0x0A; //Select VCO divider output
	read_data |= GPO_setting; //Select GPO output dependent on function input value
    12ac:	68fa      	ldr	r2, [r7, #12]
    12ae:	687b      	ldr	r3, [r7, #4]
    12b0:	4313      	orrs	r3, r2
    12b2:	60fb      	str	r3, [r7, #12]
	synth_writereg(read_data, GPO_REGISTER, 0x0, VERIFY); // Update the GPO register.
    12b4:	2301      	movs	r3, #1
    12b6:	2200      	movs	r2, #0
    12b8:	210f      	movs	r1, #15
    12ba:	68f8      	ldr	r0, [r7, #12]
    12bc:	f7fe fea0 	bl	0 <synth_writereg>
}
    12c0:	bf00      	nop
    12c2:	3710      	adds	r7, #16
    12c4:	46bd      	mov	sp, r7
    12c6:	bd80      	pop	{r7, pc}
    12c8:	0801bd94 	.word	0x0801bd94

000012cc <start_timer>:

/**
  * @brief  Starts a timer.
  * @retval uint32_t
  */
uint32_t start_timer(TIM_TypeDef * timer) {
    12cc:	b480      	push	{r7}
    12ce:	b083      	sub	sp, #12
    12d0:	af00      	add	r7, sp, #0
    12d2:	6078      	str	r0, [r7, #4]

	timer->CR1 &= ~(TIM_CR1_CEN);
    12d4:	687b      	ldr	r3, [r7, #4]
    12d6:	681b      	ldr	r3, [r3, #0]
    12d8:	f023 0201 	bic.w	r2, r3, #1
    12dc:	687b      	ldr	r3, [r7, #4]
    12de:	601a      	str	r2, [r3, #0]
	timer->EGR |= TIM_EGR_UG;  // Reset CNT and PSC
    12e0:	687b      	ldr	r3, [r7, #4]
    12e2:	695b      	ldr	r3, [r3, #20]
    12e4:	f043 0201 	orr.w	r2, r3, #1
    12e8:	687b      	ldr	r3, [r7, #4]
    12ea:	615a      	str	r2, [r3, #20]
	timer->CR1 |= TIM_CR1_CEN;
    12ec:	687b      	ldr	r3, [r7, #4]
    12ee:	681b      	ldr	r3, [r3, #0]
    12f0:	f043 0201 	orr.w	r2, r3, #1
    12f4:	687b      	ldr	r3, [r7, #4]
    12f6:	601a      	str	r2, [r3, #0]
	//printf("Started timer with returned CNT value: %ld \r\n", timer->CNT);
	return timer->CNT;
    12f8:	687b      	ldr	r3, [r7, #4]
    12fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
    12fc:	4618      	mov	r0, r3
    12fe:	370c      	adds	r7, #12
    1300:	46bd      	mov	sp, r7
    1302:	f85d 7b04 	ldr.w	r7, [sp], #4
    1306:	4770      	bx	lr

00001308 <stop_timer>:

/**
  * @brief  Stops a timer.
  * @retval uint32_t
  */
uint32_t stop_timer(TIM_TypeDef *timer) {
    1308:	b480      	push	{r7}
    130a:	b083      	sub	sp, #12
    130c:	af00      	add	r7, sp, #0
    130e:	6078      	str	r0, [r7, #4]

	timer->CR1 &= ~(TIM_CR1_CEN);
    1310:	687b      	ldr	r3, [r7, #4]
    1312:	681b      	ldr	r3, [r3, #0]
    1314:	f023 0201 	bic.w	r2, r3, #1
    1318:	687b      	ldr	r3, [r7, #4]
    131a:	601a      	str	r2, [r3, #0]
	return timer->CNT;
    131c:	687b      	ldr	r3, [r7, #4]
    131e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
    1320:	4618      	mov	r0, r3
    1322:	370c      	adds	r7, #12
    1324:	46bd      	mov	sp, r7
    1326:	f85d 7b04 	ldr.w	r7, [sp], #4
    132a:	4770      	bx	lr

0000132c <check_timer>:
/**
  * @brief  Returns timer counter value
  * @param  Timer
  * @retval Counter value
  */
uint32_t check_timer(TIM_TypeDef *timer) {
    132c:	b480      	push	{r7}
    132e:	b083      	sub	sp, #12
    1330:	af00      	add	r7, sp, #0
    1332:	6078      	str	r0, [r7, #4]

	return timer->CNT;
    1334:	687b      	ldr	r3, [r7, #4]
    1336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
    1338:	4618      	mov	r0, r3
    133a:	370c      	adds	r7, #12
    133c:	46bd      	mov	sp, r7
    133e:	f85d 7b04 	ldr.w	r7, [sp], #4
    1342:	4770      	bx	lr

00001344 <timer_delay>:

/**
  * @brief  Uses a H/W timer to loop for the cycle count requested.
  */
void timer_delay(TIM_TypeDef *timer, const uint32_t delay_count){
    1344:	b580      	push	{r7, lr}
    1346:	b084      	sub	sp, #16
    1348:	af00      	add	r7, sp, #0
    134a:	6078      	str	r0, [r7, #4]
    134c:	6039      	str	r1, [r7, #0]
	/* Note that we don't consider overflow.
	 * FAST_TIMER will take approximately 65 ms to overflow.
	 * SLOW_TIMER will take 650ms
	 * MW_TIMER and SWEEP_TIMER will take 71 minutes */

	uint32_t start = start_timer(timer);
    134e:	6878      	ldr	r0, [r7, #4]
    1350:	f7ff ffbc 	bl	12cc <start_timer>
    1354:	60f8      	str	r0, [r7, #12]
//	timer->EGR |= TIM_EGR_UG;  // Reset CNT and PSC
//	timer->CR1 |= TIM_CR1_CEN; // Enable the timer
//	uint32_t start = timer->CNT; // Get the start value of the timer

//	while((timer->CNT - start) < delay_count){} // Loop until delay_us has expired
	while(timer->CNT < delay_count){} // Loop until delay_us has expired
    1356:	bf00      	nop
    1358:	687b      	ldr	r3, [r7, #4]
    135a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    135c:	683a      	ldr	r2, [r7, #0]
    135e:	429a      	cmp	r2, r3
    1360:	d8fa      	bhi.n	1358 <timer_delay+0x14>

	stop_timer(timer);
    1362:	6878      	ldr	r0, [r7, #4]
    1364:	f7ff ffd0 	bl	1308 <stop_timer>
//	timer->CR1 &= ~(TIM_CR1_CEN); // Disable the timer

}
    1368:	bf00      	nop
    136a:	3710      	adds	r7, #16
    136c:	46bd      	mov	sp, r7
    136e:	bd80      	pop	{r7, pc}

00001370 <measure_POP_cycle>:
/**
  * @brief  Returns the measured period of a POP cycle as averaged over 20 cycles
  * @param  None
  * @retval Period expressed as an integer number of microseconds
  */
uint32_t measure_POP_cycle(void){
    1370:	b580      	push	{r7, lr}
    1372:	b086      	sub	sp, #24
    1374:	af00      	add	r7, sp, #0

	/* Measures the elapsed time taken for 20 POP cycles
	 * Relies on the ADC value changing every time a sample is taken
	 * ADC must be initialised before running
	 */
	uint32_t adc_value = 0;
    1376:	2300      	movs	r3, #0
    1378:	617b      	str	r3, [r7, #20]
	uint32_t last_adc_value = 9999;
    137a:	f242 730f 	movw	r3, #9999	; 0x270f
    137e:	613b      	str	r3, [r7, #16]
	uint8_t cycle_count = 0;
    1380:	2300      	movs	r3, #0
    1382:	73fb      	strb	r3, [r7, #15]
	uint32_t period;
	const uint8_t iterations = 20;
    1384:	2314      	movs	r3, #20
    1386:	73bb      	strb	r3, [r7, #14]

	HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_SET); 	//Sets MW_invalid pin high to reset POP cycle
    1388:	2201      	movs	r2, #1
    138a:	2102      	movs	r1, #2
    138c:	4826      	ldr	r0, [pc, #152]	; (1428 <measure_POP_cycle+0xb8>)
    138e:	f000 f8cf 	bl	1530 <__HAL_GPIO_WritePin_veneer>
	start_timer(MW_TIMER); //reset MW_timer and start counting
    1392:	4b26      	ldr	r3, [pc, #152]	; (142c <measure_POP_cycle+0xbc>)
    1394:	681b      	ldr	r3, [r3, #0]
    1396:	4618      	mov	r0, r3
    1398:	f7ff ff98 	bl	12cc <start_timer>
	HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_RESET); //Start POP cycle
    139c:	2200      	movs	r2, #0
    139e:	2102      	movs	r1, #2
    13a0:	4821      	ldr	r0, [pc, #132]	; (1428 <measure_POP_cycle+0xb8>)
    13a2:	f000 f8c5 	bl	1530 <__HAL_GPIO_WritePin_veneer>

	// get the ADC conversion value
	adc_value = HAL_ADC_GetValue(&hadc3);
    13a6:	4822      	ldr	r0, [pc, #136]	; (1430 <measure_POP_cycle+0xc0>)
    13a8:	f000 f8ae 	bl	1508 <__HAL_ADC_GetValue_veneer>
    13ac:	6178      	str	r0, [r7, #20]
	while (cycle_count < iterations) {
    13ae:	e00c      	b.n	13ca <measure_POP_cycle+0x5a>
		while (adc_value == last_adc_value) {
			adc_value = HAL_ADC_GetValue(&hadc3); //keep reading ADC until value changes
    13b0:	481f      	ldr	r0, [pc, #124]	; (1430 <measure_POP_cycle+0xc0>)
    13b2:	f000 f8a9 	bl	1508 <__HAL_ADC_GetValue_veneer>
    13b6:	6178      	str	r0, [r7, #20]
		while (adc_value == last_adc_value) {
    13b8:	697a      	ldr	r2, [r7, #20]
    13ba:	693b      	ldr	r3, [r7, #16]
    13bc:	429a      	cmp	r2, r3
    13be:	d0f7      	beq.n	13b0 <measure_POP_cycle+0x40>
		}
		last_adc_value = adc_value;
    13c0:	697b      	ldr	r3, [r7, #20]
    13c2:	613b      	str	r3, [r7, #16]
		cycle_count++;
    13c4:	7bfb      	ldrb	r3, [r7, #15]
    13c6:	3301      	adds	r3, #1
    13c8:	73fb      	strb	r3, [r7, #15]
	while (cycle_count < iterations) {
    13ca:	7bfa      	ldrb	r2, [r7, #15]
    13cc:	7bbb      	ldrb	r3, [r7, #14]
    13ce:	429a      	cmp	r2, r3
    13d0:	d3f2      	bcc.n	13b8 <measure_POP_cycle+0x48>
	}

	uint32_t total_period = check_timer(MW_TIMER);
    13d2:	4b16      	ldr	r3, [pc, #88]	; (142c <measure_POP_cycle+0xbc>)
    13d4:	681b      	ldr	r3, [r3, #0]
    13d6:	4618      	mov	r0, r3
    13d8:	f7ff ffa8 	bl	132c <check_timer>
    13dc:	60b8      	str	r0, [r7, #8]
	period = (float)(check_timer(MW_TIMER)) / iterations + 0.5;
    13de:	4b13      	ldr	r3, [pc, #76]	; (142c <measure_POP_cycle+0xbc>)
    13e0:	681b      	ldr	r3, [r3, #0]
    13e2:	4618      	mov	r0, r3
    13e4:	f7ff ffa2 	bl	132c <check_timer>
    13e8:	ee07 0a90 	vmov	s15, r0
    13ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
    13f0:	7bbb      	ldrb	r3, [r7, #14]
    13f2:	ee07 3a90 	vmov	s15, r3
    13f6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    13fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
    13fe:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
    1402:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
    1406:	ee37 7b06 	vadd.f64	d7, d7, d6
    140a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    140e:	ee17 3a90 	vmov	r3, s15
    1412:	607b      	str	r3, [r7, #4]
	stop_timer(MW_TIMER);
    1414:	4b05      	ldr	r3, [pc, #20]	; (142c <measure_POP_cycle+0xbc>)
    1416:	681b      	ldr	r3, [r3, #0]
    1418:	4618      	mov	r0, r3
    141a:	f7ff ff75 	bl	1308 <stop_timer>
	#ifdef TIMER_VERBOSE
		printf("Time for %u POP cycles: %lu us\r\n", iterations, total_period);
		printf("POP period: %lu us\r\n", period);
	#endif //TIMER_VERBOSE
	return (period);
    141e:	687b      	ldr	r3, [r7, #4]

}
    1420:	4618      	mov	r0, r3
    1422:	3718      	adds	r7, #24
    1424:	46bd      	mov	sp, r7
    1426:	bd80      	pop	{r7, pc}
    1428:	58020400 	.word	0x58020400
    142c:	2000001c 	.word	0x2000001c
    1430:	2000030c 	.word	0x2000030c

00001434 <start_pop>:

	printf("POP cycle stopped!\r\n");

}

void start_pop() {
    1434:	b580      	push	{r7, lr}
    1436:	af00      	add	r7, sp, #0

	/* Timer A is the LASER enable, Timer E is the microwave pulse */
	if (HAL_HRTIM_WaveformOutputStart(&hhrtim,
    1438:	f240 1103 	movw	r1, #259	; 0x103
    143c:	480f      	ldr	r0, [pc, #60]	; (147c <start_pop+0x48>)
    143e:	f000 f883 	bl	1548 <__HAL_HRTIM_WaveformOutputStart_veneer>
    1442:	4603      	mov	r3, r0
    1444:	2b00      	cmp	r3, #0
    1446:	d004      	beq.n	1452 <start_pop+0x1e>
	HRTIM_OUTPUT_TA1 | HRTIM_OUTPUT_TA2 | HRTIM_OUTPUT_TE1) != HAL_OK) {
		printf("Failed to start POP!\r\n");
    1448:	480d      	ldr	r0, [pc, #52]	; (1480 <start_pop+0x4c>)
    144a:	f000 f875 	bl	1538 <__puts_veneer>
		Error_Handler();
    144e:	f000 f86b 	bl	1528 <__Error_Handler_veneer>
		Error_Handler();
	}

#endif

	if (HAL_HRTIM_WaveformCounterStart_IT(&hhrtim,
    1452:	f44f 1108 	mov.w	r1, #2228224	; 0x220000
    1456:	4809      	ldr	r0, [pc, #36]	; (147c <start_pop+0x48>)
    1458:	f000 f882 	bl	1560 <__HAL_HRTIM_WaveformCountStart_IT_veneer>
    145c:	4603      	mov	r3, r0
    145e:	2b00      	cmp	r3, #0
    1460:	d004      	beq.n	146c <start_pop+0x38>
	HRTIM_TIMERID_TIMER_A | HRTIM_TIMERID_TIMER_E) != HAL_OK) {
		printf("POP failure point E!\r\n");
    1462:	4808      	ldr	r0, [pc, #32]	; (1484 <start_pop+0x50>)
    1464:	f000 f868 	bl	1538 <__puts_veneer>
		Error_Handler();
    1468:	f000 f85e 	bl	1528 <__Error_Handler_veneer>
	}

	pop_running = true;
    146c:	4b06      	ldr	r3, [pc, #24]	; (1488 <start_pop+0x54>)
    146e:	2201      	movs	r2, #1
    1470:	701a      	strb	r2, [r3, #0]

	printf("POP cycle running!\r\n");
    1472:	4806      	ldr	r0, [pc, #24]	; (148c <start_pop+0x58>)
    1474:	f000 f860 	bl	1538 <__puts_veneer>

}
    1478:	bf00      	nop
    147a:	bd80      	pop	{r7, pc}
    147c:	20000384 	.word	0x20000384
    1480:	0801bdb8 	.word	0x0801bdb8
    1484:	0801bdd0 	.word	0x0801bdd0
    1488:	200006c0 	.word	0x200006c0
    148c:	0801bde8 	.word	0x0801bde8

00001490 <stop_pop>:
void stop_pop() {
    1490:	b580      	push	{r7, lr}
    1492:	af00      	add	r7, sp, #0
	if (HAL_HRTIM_WaveformOutputStop(&hhrtim,
    1494:	f240 1103 	movw	r1, #259	; 0x103
    1498:	4813      	ldr	r0, [pc, #76]	; (14e8 <stop_pop+0x58>)
    149a:	f000 f839 	bl	1510 <__HAL_HRTIM_WaveformOutputStop_veneer>
    149e:	4603      	mov	r3, r0
    14a0:	2b00      	cmp	r3, #0
    14a2:	d004      	beq.n	14ae <stop_pop+0x1e>
		printf("POP failure point A!\r\n");
    14a4:	4811      	ldr	r0, [pc, #68]	; (14ec <stop_pop+0x5c>)
    14a6:	f000 f847 	bl	1538 <__puts_veneer>
		Error_Handler();
    14aa:	f000 f83d 	bl	1528 <__Error_Handler_veneer>
	if (HAL_HRTIM_WaveformCounterStop_IT(&hhrtim,
    14ae:	f44f 1108 	mov.w	r1, #2228224	; 0x220000
    14b2:	480d      	ldr	r0, [pc, #52]	; (14e8 <stop_pop+0x58>)
    14b4:	f000 f844 	bl	1540 <__HAL_HRTIM_WaveformCountStop_IT_veneer>
    14b8:	4603      	mov	r3, r0
    14ba:	2b00      	cmp	r3, #0
    14bc:	d004      	beq.n	14c8 <stop_pop+0x38>
		printf("POP failure point B!\r\n");
    14be:	480c      	ldr	r0, [pc, #48]	; (14f0 <stop_pop+0x60>)
    14c0:	f000 f83a 	bl	1538 <__puts_veneer>
		Error_Handler();
    14c4:	f000 f830 	bl	1528 <__Error_Handler_veneer>
	pop_cycle_count = 0;
    14c8:	4b0a      	ldr	r3, [pc, #40]	; (14f4 <stop_pop+0x64>)
    14ca:	2200      	movs	r2, #0
    14cc:	601a      	str	r2, [r3, #0]
	pop_running = false;
    14ce:	4b0a      	ldr	r3, [pc, #40]	; (14f8 <stop_pop+0x68>)
    14d0:	2200      	movs	r2, #0
    14d2:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0); //turn off amber LED
    14d4:	2200      	movs	r2, #0
    14d6:	2102      	movs	r1, #2
    14d8:	4808      	ldr	r0, [pc, #32]	; (14fc <stop_pop+0x6c>)
    14da:	f000 f829 	bl	1530 <__HAL_GPIO_WritePin_veneer>
	printf("POP cycle stopped!\r\n");
    14de:	4808      	ldr	r0, [pc, #32]	; (1500 <stop_pop+0x70>)
    14e0:	f000 f82a 	bl	1538 <__puts_veneer>
}
    14e4:	bf00      	nop
    14e6:	bd80      	pop	{r7, pc}
    14e8:	20000384 	.word	0x20000384
    14ec:	0801bdfc 	.word	0x0801bdfc
    14f0:	0801be14 	.word	0x0801be14
    14f4:	200006bc 	.word	0x200006bc
    14f8:	200006c0 	.word	0x200006c0
    14fc:	58021000 	.word	0x58021000
    1500:	0801be2c 	.word	0x0801be2c
    1504:	00000000 	.word	0x00000000

00001508 <__HAL_ADC_GetValue_veneer>:
    1508:	f85f f000 	ldr.w	pc, [pc]	; 150c <__HAL_ADC_GetValue_veneer+0x4>
    150c:	08004421 	.word	0x08004421

00001510 <__HAL_HRTIM_WaveformOutputStop_veneer>:
    1510:	f85f f000 	ldr.w	pc, [pc]	; 1514 <__HAL_HRTIM_WaveformOutputStop_veneer+0x4>
    1514:	08007b6d 	.word	0x08007b6d

00001518 <__HAL_GPIO_TogglePin_veneer>:
    1518:	f85f f000 	ldr.w	pc, [pc]	; 151c <__HAL_GPIO_TogglePin_veneer+0x4>
    151c:	08007483 	.word	0x08007483

00001520 <__HAL_Delay_veneer>:
    1520:	f85f f000 	ldr.w	pc, [pc]	; 1524 <__HAL_Delay_veneer+0x4>
    1524:	08003975 	.word	0x08003975

00001528 <__Error_Handler_veneer>:
    1528:	f85f f000 	ldr.w	pc, [pc]	; 152c <__Error_Handler_veneer+0x4>
    152c:	08002b2d 	.word	0x08002b2d

00001530 <__HAL_GPIO_WritePin_veneer>:
    1530:	f85f f000 	ldr.w	pc, [pc]	; 1534 <__HAL_GPIO_WritePin_veneer+0x4>
    1534:	08007451 	.word	0x08007451

00001538 <__puts_veneer>:
    1538:	f85f f000 	ldr.w	pc, [pc]	; 153c <__puts_veneer+0x4>
    153c:	080196ad 	.word	0x080196ad

00001540 <__HAL_HRTIM_WaveformCountStop_IT_veneer>:
    1540:	f85f f000 	ldr.w	pc, [pc]	; 1544 <__HAL_HRTIM_WaveformCountStop_IT_veneer+0x4>
    1544:	08007ca9 	.word	0x08007ca9

00001548 <__HAL_HRTIM_WaveformOutputStart_veneer>:
    1548:	f85f f000 	ldr.w	pc, [pc]	; 154c <__HAL_HRTIM_WaveformOutputStart_veneer+0x4>
    154c:	08007b13 	.word	0x08007b13

00001550 <__HAL_GPIO_ReadPin_veneer>:
    1550:	f85f f000 	ldr.w	pc, [pc]	; 1554 <__HAL_GPIO_ReadPin_veneer+0x4>
    1554:	08007421 	.word	0x08007421

00001558 <__printf_veneer>:
    1558:	f85f f000 	ldr.w	pc, [pc]	; 155c <__printf_veneer+0x4>
    155c:	080195e1 	.word	0x080195e1

00001560 <__HAL_HRTIM_WaveformCountStart_IT_veneer>:
    1560:	f85f f000 	ldr.w	pc, [pc]	; 1564 <__HAL_HRTIM_WaveformCountStart_IT_veneer+0x4>
    1564:	08007bc9 	.word	0x08007bc9

Disassembly of section .text:

08001800 <__do_global_dtors_aux>:
 8001800:	b510      	push	{r4, lr}
 8001802:	4c05      	ldr	r4, [pc, #20]	; (8001818 <__do_global_dtors_aux+0x18>)
 8001804:	7823      	ldrb	r3, [r4, #0]
 8001806:	b933      	cbnz	r3, 8001816 <__do_global_dtors_aux+0x16>
 8001808:	4b04      	ldr	r3, [pc, #16]	; (800181c <__do_global_dtors_aux+0x1c>)
 800180a:	b113      	cbz	r3, 8001812 <__do_global_dtors_aux+0x12>
 800180c:	4804      	ldr	r0, [pc, #16]	; (8001820 <__do_global_dtors_aux+0x20>)
 800180e:	f3af 8000 	nop.w
 8001812:	2301      	movs	r3, #1
 8001814:	7023      	strb	r3, [r4, #0]
 8001816:	bd10      	pop	{r4, pc}
 8001818:	200002f0 	.word	0x200002f0
 800181c:	00000000 	.word	0x00000000
 8001820:	0801b4e8 	.word	0x0801b4e8

08001824 <frame_dummy>:
 8001824:	b508      	push	{r3, lr}
 8001826:	4b03      	ldr	r3, [pc, #12]	; (8001834 <frame_dummy+0x10>)
 8001828:	b11b      	cbz	r3, 8001832 <frame_dummy+0xe>
 800182a:	4903      	ldr	r1, [pc, #12]	; (8001838 <frame_dummy+0x14>)
 800182c:	4803      	ldr	r0, [pc, #12]	; (800183c <frame_dummy+0x18>)
 800182e:	f3af 8000 	nop.w
 8001832:	bd08      	pop	{r3, pc}
 8001834:	00000000 	.word	0x00000000
 8001838:	200002f4 	.word	0x200002f4
 800183c:	0801b4e8 	.word	0x0801b4e8

08001840 <memchr>:
 8001840:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8001844:	2a10      	cmp	r2, #16
 8001846:	db2b      	blt.n	80018a0 <memchr+0x60>
 8001848:	f010 0f07 	tst.w	r0, #7
 800184c:	d008      	beq.n	8001860 <memchr+0x20>
 800184e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8001852:	3a01      	subs	r2, #1
 8001854:	428b      	cmp	r3, r1
 8001856:	d02d      	beq.n	80018b4 <memchr+0x74>
 8001858:	f010 0f07 	tst.w	r0, #7
 800185c:	b342      	cbz	r2, 80018b0 <memchr+0x70>
 800185e:	d1f6      	bne.n	800184e <memchr+0xe>
 8001860:	b4f0      	push	{r4, r5, r6, r7}
 8001862:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8001866:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800186a:	f022 0407 	bic.w	r4, r2, #7
 800186e:	f07f 0700 	mvns.w	r7, #0
 8001872:	2300      	movs	r3, #0
 8001874:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8001878:	3c08      	subs	r4, #8
 800187a:	ea85 0501 	eor.w	r5, r5, r1
 800187e:	ea86 0601 	eor.w	r6, r6, r1
 8001882:	fa85 f547 	uadd8	r5, r5, r7
 8001886:	faa3 f587 	sel	r5, r3, r7
 800188a:	fa86 f647 	uadd8	r6, r6, r7
 800188e:	faa5 f687 	sel	r6, r5, r7
 8001892:	b98e      	cbnz	r6, 80018b8 <memchr+0x78>
 8001894:	d1ee      	bne.n	8001874 <memchr+0x34>
 8001896:	bcf0      	pop	{r4, r5, r6, r7}
 8001898:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800189c:	f002 0207 	and.w	r2, r2, #7
 80018a0:	b132      	cbz	r2, 80018b0 <memchr+0x70>
 80018a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80018a6:	3a01      	subs	r2, #1
 80018a8:	ea83 0301 	eor.w	r3, r3, r1
 80018ac:	b113      	cbz	r3, 80018b4 <memchr+0x74>
 80018ae:	d1f8      	bne.n	80018a2 <memchr+0x62>
 80018b0:	2000      	movs	r0, #0
 80018b2:	4770      	bx	lr
 80018b4:	3801      	subs	r0, #1
 80018b6:	4770      	bx	lr
 80018b8:	2d00      	cmp	r5, #0
 80018ba:	bf06      	itte	eq
 80018bc:	4635      	moveq	r5, r6
 80018be:	3803      	subeq	r0, #3
 80018c0:	3807      	subne	r0, #7
 80018c2:	f015 0f01 	tst.w	r5, #1
 80018c6:	d107      	bne.n	80018d8 <memchr+0x98>
 80018c8:	3001      	adds	r0, #1
 80018ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80018ce:	bf02      	ittt	eq
 80018d0:	3001      	addeq	r0, #1
 80018d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80018d6:	3001      	addeq	r0, #1
 80018d8:	bcf0      	pop	{r4, r5, r6, r7}
 80018da:	3801      	subs	r0, #1
 80018dc:	4770      	bx	lr
 80018de:	bf00      	nop

080018e0 <strlen>:
 80018e0:	4603      	mov	r3, r0
 80018e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80018e6:	2a00      	cmp	r2, #0
 80018e8:	d1fb      	bne.n	80018e2 <strlen+0x2>
 80018ea:	1a18      	subs	r0, r3, r0
 80018ec:	3801      	subs	r0, #1
 80018ee:	4770      	bx	lr

080018f0 <__aeabi_uldivmod>:
 80018f0:	b953      	cbnz	r3, 8001908 <__aeabi_uldivmod+0x18>
 80018f2:	b94a      	cbnz	r2, 8001908 <__aeabi_uldivmod+0x18>
 80018f4:	2900      	cmp	r1, #0
 80018f6:	bf08      	it	eq
 80018f8:	2800      	cmpeq	r0, #0
 80018fa:	bf1c      	itt	ne
 80018fc:	f04f 31ff 	movne.w	r1, #4294967295
 8001900:	f04f 30ff 	movne.w	r0, #4294967295
 8001904:	f000 b970 	b.w	8001be8 <__aeabi_idiv0>
 8001908:	f1ad 0c08 	sub.w	ip, sp, #8
 800190c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001910:	f000 f806 	bl	8001920 <__udivmoddi4>
 8001914:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001918:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800191c:	b004      	add	sp, #16
 800191e:	4770      	bx	lr

08001920 <__udivmoddi4>:
 8001920:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001924:	9e08      	ldr	r6, [sp, #32]
 8001926:	460d      	mov	r5, r1
 8001928:	4604      	mov	r4, r0
 800192a:	460f      	mov	r7, r1
 800192c:	2b00      	cmp	r3, #0
 800192e:	d14a      	bne.n	80019c6 <__udivmoddi4+0xa6>
 8001930:	428a      	cmp	r2, r1
 8001932:	4694      	mov	ip, r2
 8001934:	d965      	bls.n	8001a02 <__udivmoddi4+0xe2>
 8001936:	fab2 f382 	clz	r3, r2
 800193a:	b143      	cbz	r3, 800194e <__udivmoddi4+0x2e>
 800193c:	fa02 fc03 	lsl.w	ip, r2, r3
 8001940:	f1c3 0220 	rsb	r2, r3, #32
 8001944:	409f      	lsls	r7, r3
 8001946:	fa20 f202 	lsr.w	r2, r0, r2
 800194a:	4317      	orrs	r7, r2
 800194c:	409c      	lsls	r4, r3
 800194e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8001952:	fa1f f58c 	uxth.w	r5, ip
 8001956:	fbb7 f1fe 	udiv	r1, r7, lr
 800195a:	0c22      	lsrs	r2, r4, #16
 800195c:	fb0e 7711 	mls	r7, lr, r1, r7
 8001960:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8001964:	fb01 f005 	mul.w	r0, r1, r5
 8001968:	4290      	cmp	r0, r2
 800196a:	d90a      	bls.n	8001982 <__udivmoddi4+0x62>
 800196c:	eb1c 0202 	adds.w	r2, ip, r2
 8001970:	f101 37ff 	add.w	r7, r1, #4294967295
 8001974:	f080 811c 	bcs.w	8001bb0 <__udivmoddi4+0x290>
 8001978:	4290      	cmp	r0, r2
 800197a:	f240 8119 	bls.w	8001bb0 <__udivmoddi4+0x290>
 800197e:	3902      	subs	r1, #2
 8001980:	4462      	add	r2, ip
 8001982:	1a12      	subs	r2, r2, r0
 8001984:	b2a4      	uxth	r4, r4
 8001986:	fbb2 f0fe 	udiv	r0, r2, lr
 800198a:	fb0e 2210 	mls	r2, lr, r0, r2
 800198e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8001992:	fb00 f505 	mul.w	r5, r0, r5
 8001996:	42a5      	cmp	r5, r4
 8001998:	d90a      	bls.n	80019b0 <__udivmoddi4+0x90>
 800199a:	eb1c 0404 	adds.w	r4, ip, r4
 800199e:	f100 32ff 	add.w	r2, r0, #4294967295
 80019a2:	f080 8107 	bcs.w	8001bb4 <__udivmoddi4+0x294>
 80019a6:	42a5      	cmp	r5, r4
 80019a8:	f240 8104 	bls.w	8001bb4 <__udivmoddi4+0x294>
 80019ac:	4464      	add	r4, ip
 80019ae:	3802      	subs	r0, #2
 80019b0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80019b4:	1b64      	subs	r4, r4, r5
 80019b6:	2100      	movs	r1, #0
 80019b8:	b11e      	cbz	r6, 80019c2 <__udivmoddi4+0xa2>
 80019ba:	40dc      	lsrs	r4, r3
 80019bc:	2300      	movs	r3, #0
 80019be:	e9c6 4300 	strd	r4, r3, [r6]
 80019c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80019c6:	428b      	cmp	r3, r1
 80019c8:	d908      	bls.n	80019dc <__udivmoddi4+0xbc>
 80019ca:	2e00      	cmp	r6, #0
 80019cc:	f000 80ed 	beq.w	8001baa <__udivmoddi4+0x28a>
 80019d0:	2100      	movs	r1, #0
 80019d2:	e9c6 0500 	strd	r0, r5, [r6]
 80019d6:	4608      	mov	r0, r1
 80019d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80019dc:	fab3 f183 	clz	r1, r3
 80019e0:	2900      	cmp	r1, #0
 80019e2:	d149      	bne.n	8001a78 <__udivmoddi4+0x158>
 80019e4:	42ab      	cmp	r3, r5
 80019e6:	d302      	bcc.n	80019ee <__udivmoddi4+0xce>
 80019e8:	4282      	cmp	r2, r0
 80019ea:	f200 80f8 	bhi.w	8001bde <__udivmoddi4+0x2be>
 80019ee:	1a84      	subs	r4, r0, r2
 80019f0:	eb65 0203 	sbc.w	r2, r5, r3
 80019f4:	2001      	movs	r0, #1
 80019f6:	4617      	mov	r7, r2
 80019f8:	2e00      	cmp	r6, #0
 80019fa:	d0e2      	beq.n	80019c2 <__udivmoddi4+0xa2>
 80019fc:	e9c6 4700 	strd	r4, r7, [r6]
 8001a00:	e7df      	b.n	80019c2 <__udivmoddi4+0xa2>
 8001a02:	b902      	cbnz	r2, 8001a06 <__udivmoddi4+0xe6>
 8001a04:	deff      	udf	#255	; 0xff
 8001a06:	fab2 f382 	clz	r3, r2
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	f040 8090 	bne.w	8001b30 <__udivmoddi4+0x210>
 8001a10:	1a8a      	subs	r2, r1, r2
 8001a12:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001a16:	fa1f fe8c 	uxth.w	lr, ip
 8001a1a:	2101      	movs	r1, #1
 8001a1c:	fbb2 f5f7 	udiv	r5, r2, r7
 8001a20:	fb07 2015 	mls	r0, r7, r5, r2
 8001a24:	0c22      	lsrs	r2, r4, #16
 8001a26:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8001a2a:	fb0e f005 	mul.w	r0, lr, r5
 8001a2e:	4290      	cmp	r0, r2
 8001a30:	d908      	bls.n	8001a44 <__udivmoddi4+0x124>
 8001a32:	eb1c 0202 	adds.w	r2, ip, r2
 8001a36:	f105 38ff 	add.w	r8, r5, #4294967295
 8001a3a:	d202      	bcs.n	8001a42 <__udivmoddi4+0x122>
 8001a3c:	4290      	cmp	r0, r2
 8001a3e:	f200 80cb 	bhi.w	8001bd8 <__udivmoddi4+0x2b8>
 8001a42:	4645      	mov	r5, r8
 8001a44:	1a12      	subs	r2, r2, r0
 8001a46:	b2a4      	uxth	r4, r4
 8001a48:	fbb2 f0f7 	udiv	r0, r2, r7
 8001a4c:	fb07 2210 	mls	r2, r7, r0, r2
 8001a50:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8001a54:	fb0e fe00 	mul.w	lr, lr, r0
 8001a58:	45a6      	cmp	lr, r4
 8001a5a:	d908      	bls.n	8001a6e <__udivmoddi4+0x14e>
 8001a5c:	eb1c 0404 	adds.w	r4, ip, r4
 8001a60:	f100 32ff 	add.w	r2, r0, #4294967295
 8001a64:	d202      	bcs.n	8001a6c <__udivmoddi4+0x14c>
 8001a66:	45a6      	cmp	lr, r4
 8001a68:	f200 80bb 	bhi.w	8001be2 <__udivmoddi4+0x2c2>
 8001a6c:	4610      	mov	r0, r2
 8001a6e:	eba4 040e 	sub.w	r4, r4, lr
 8001a72:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8001a76:	e79f      	b.n	80019b8 <__udivmoddi4+0x98>
 8001a78:	f1c1 0720 	rsb	r7, r1, #32
 8001a7c:	408b      	lsls	r3, r1
 8001a7e:	fa22 fc07 	lsr.w	ip, r2, r7
 8001a82:	ea4c 0c03 	orr.w	ip, ip, r3
 8001a86:	fa05 f401 	lsl.w	r4, r5, r1
 8001a8a:	fa20 f307 	lsr.w	r3, r0, r7
 8001a8e:	40fd      	lsrs	r5, r7
 8001a90:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8001a94:	4323      	orrs	r3, r4
 8001a96:	fbb5 f8f9 	udiv	r8, r5, r9
 8001a9a:	fa1f fe8c 	uxth.w	lr, ip
 8001a9e:	fb09 5518 	mls	r5, r9, r8, r5
 8001aa2:	0c1c      	lsrs	r4, r3, #16
 8001aa4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8001aa8:	fb08 f50e 	mul.w	r5, r8, lr
 8001aac:	42a5      	cmp	r5, r4
 8001aae:	fa02 f201 	lsl.w	r2, r2, r1
 8001ab2:	fa00 f001 	lsl.w	r0, r0, r1
 8001ab6:	d90b      	bls.n	8001ad0 <__udivmoddi4+0x1b0>
 8001ab8:	eb1c 0404 	adds.w	r4, ip, r4
 8001abc:	f108 3aff 	add.w	sl, r8, #4294967295
 8001ac0:	f080 8088 	bcs.w	8001bd4 <__udivmoddi4+0x2b4>
 8001ac4:	42a5      	cmp	r5, r4
 8001ac6:	f240 8085 	bls.w	8001bd4 <__udivmoddi4+0x2b4>
 8001aca:	f1a8 0802 	sub.w	r8, r8, #2
 8001ace:	4464      	add	r4, ip
 8001ad0:	1b64      	subs	r4, r4, r5
 8001ad2:	b29d      	uxth	r5, r3
 8001ad4:	fbb4 f3f9 	udiv	r3, r4, r9
 8001ad8:	fb09 4413 	mls	r4, r9, r3, r4
 8001adc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8001ae0:	fb03 fe0e 	mul.w	lr, r3, lr
 8001ae4:	45a6      	cmp	lr, r4
 8001ae6:	d908      	bls.n	8001afa <__udivmoddi4+0x1da>
 8001ae8:	eb1c 0404 	adds.w	r4, ip, r4
 8001aec:	f103 35ff 	add.w	r5, r3, #4294967295
 8001af0:	d26c      	bcs.n	8001bcc <__udivmoddi4+0x2ac>
 8001af2:	45a6      	cmp	lr, r4
 8001af4:	d96a      	bls.n	8001bcc <__udivmoddi4+0x2ac>
 8001af6:	3b02      	subs	r3, #2
 8001af8:	4464      	add	r4, ip
 8001afa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8001afe:	fba3 9502 	umull	r9, r5, r3, r2
 8001b02:	eba4 040e 	sub.w	r4, r4, lr
 8001b06:	42ac      	cmp	r4, r5
 8001b08:	46c8      	mov	r8, r9
 8001b0a:	46ae      	mov	lr, r5
 8001b0c:	d356      	bcc.n	8001bbc <__udivmoddi4+0x29c>
 8001b0e:	d053      	beq.n	8001bb8 <__udivmoddi4+0x298>
 8001b10:	b156      	cbz	r6, 8001b28 <__udivmoddi4+0x208>
 8001b12:	ebb0 0208 	subs.w	r2, r0, r8
 8001b16:	eb64 040e 	sbc.w	r4, r4, lr
 8001b1a:	fa04 f707 	lsl.w	r7, r4, r7
 8001b1e:	40ca      	lsrs	r2, r1
 8001b20:	40cc      	lsrs	r4, r1
 8001b22:	4317      	orrs	r7, r2
 8001b24:	e9c6 7400 	strd	r7, r4, [r6]
 8001b28:	4618      	mov	r0, r3
 8001b2a:	2100      	movs	r1, #0
 8001b2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001b30:	f1c3 0120 	rsb	r1, r3, #32
 8001b34:	fa02 fc03 	lsl.w	ip, r2, r3
 8001b38:	fa20 f201 	lsr.w	r2, r0, r1
 8001b3c:	fa25 f101 	lsr.w	r1, r5, r1
 8001b40:	409d      	lsls	r5, r3
 8001b42:	432a      	orrs	r2, r5
 8001b44:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001b48:	fa1f fe8c 	uxth.w	lr, ip
 8001b4c:	fbb1 f0f7 	udiv	r0, r1, r7
 8001b50:	fb07 1510 	mls	r5, r7, r0, r1
 8001b54:	0c11      	lsrs	r1, r2, #16
 8001b56:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8001b5a:	fb00 f50e 	mul.w	r5, r0, lr
 8001b5e:	428d      	cmp	r5, r1
 8001b60:	fa04 f403 	lsl.w	r4, r4, r3
 8001b64:	d908      	bls.n	8001b78 <__udivmoddi4+0x258>
 8001b66:	eb1c 0101 	adds.w	r1, ip, r1
 8001b6a:	f100 38ff 	add.w	r8, r0, #4294967295
 8001b6e:	d22f      	bcs.n	8001bd0 <__udivmoddi4+0x2b0>
 8001b70:	428d      	cmp	r5, r1
 8001b72:	d92d      	bls.n	8001bd0 <__udivmoddi4+0x2b0>
 8001b74:	3802      	subs	r0, #2
 8001b76:	4461      	add	r1, ip
 8001b78:	1b49      	subs	r1, r1, r5
 8001b7a:	b292      	uxth	r2, r2
 8001b7c:	fbb1 f5f7 	udiv	r5, r1, r7
 8001b80:	fb07 1115 	mls	r1, r7, r5, r1
 8001b84:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001b88:	fb05 f10e 	mul.w	r1, r5, lr
 8001b8c:	4291      	cmp	r1, r2
 8001b8e:	d908      	bls.n	8001ba2 <__udivmoddi4+0x282>
 8001b90:	eb1c 0202 	adds.w	r2, ip, r2
 8001b94:	f105 38ff 	add.w	r8, r5, #4294967295
 8001b98:	d216      	bcs.n	8001bc8 <__udivmoddi4+0x2a8>
 8001b9a:	4291      	cmp	r1, r2
 8001b9c:	d914      	bls.n	8001bc8 <__udivmoddi4+0x2a8>
 8001b9e:	3d02      	subs	r5, #2
 8001ba0:	4462      	add	r2, ip
 8001ba2:	1a52      	subs	r2, r2, r1
 8001ba4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8001ba8:	e738      	b.n	8001a1c <__udivmoddi4+0xfc>
 8001baa:	4631      	mov	r1, r6
 8001bac:	4630      	mov	r0, r6
 8001bae:	e708      	b.n	80019c2 <__udivmoddi4+0xa2>
 8001bb0:	4639      	mov	r1, r7
 8001bb2:	e6e6      	b.n	8001982 <__udivmoddi4+0x62>
 8001bb4:	4610      	mov	r0, r2
 8001bb6:	e6fb      	b.n	80019b0 <__udivmoddi4+0x90>
 8001bb8:	4548      	cmp	r0, r9
 8001bba:	d2a9      	bcs.n	8001b10 <__udivmoddi4+0x1f0>
 8001bbc:	ebb9 0802 	subs.w	r8, r9, r2
 8001bc0:	eb65 0e0c 	sbc.w	lr, r5, ip
 8001bc4:	3b01      	subs	r3, #1
 8001bc6:	e7a3      	b.n	8001b10 <__udivmoddi4+0x1f0>
 8001bc8:	4645      	mov	r5, r8
 8001bca:	e7ea      	b.n	8001ba2 <__udivmoddi4+0x282>
 8001bcc:	462b      	mov	r3, r5
 8001bce:	e794      	b.n	8001afa <__udivmoddi4+0x1da>
 8001bd0:	4640      	mov	r0, r8
 8001bd2:	e7d1      	b.n	8001b78 <__udivmoddi4+0x258>
 8001bd4:	46d0      	mov	r8, sl
 8001bd6:	e77b      	b.n	8001ad0 <__udivmoddi4+0x1b0>
 8001bd8:	3d02      	subs	r5, #2
 8001bda:	4462      	add	r2, ip
 8001bdc:	e732      	b.n	8001a44 <__udivmoddi4+0x124>
 8001bde:	4608      	mov	r0, r1
 8001be0:	e70a      	b.n	80019f8 <__udivmoddi4+0xd8>
 8001be2:	4464      	add	r4, ip
 8001be4:	3802      	subs	r0, #2
 8001be6:	e742      	b.n	8001a6e <__udivmoddi4+0x14e>

08001be8 <__aeabi_idiv0>:
 8001be8:	4770      	bx	lr
 8001bea:	bf00      	nop

08001bec <__io_putchar>:
/**
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE {
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b082      	sub	sp, #8
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*) &ch, 1, 0xFFFF);
 8001bf4:	1d39      	adds	r1, r7, #4
 8001bf6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	4803      	ldr	r0, [pc, #12]	; (8001c0c <__io_putchar+0x20>)
 8001bfe:	f00b fc97 	bl	800d530 <HAL_UART_Transmit>
	return ch;
 8001c02:	687b      	ldr	r3, [r7, #4]
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	3708      	adds	r7, #8
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	200005c8 	.word	0x200005c8

08001c10 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b084      	sub	sp, #16
 8001c14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* Copy from FLASH to itcm */
  memcpy(&_sitcm, &_siitcm, ((void*) &_eitcm - (void*) &_sitcm));
 8001c16:	4ab6      	ldr	r2, [pc, #728]	; (8001ef0 <main+0x2e0>)
 8001c18:	4bb6      	ldr	r3, [pc, #728]	; (8001ef4 <main+0x2e4>)
 8001c1a:	1ad3      	subs	r3, r2, r3
 8001c1c:	461a      	mov	r2, r3
 8001c1e:	49b6      	ldr	r1, [pc, #728]	; (8001ef8 <main+0x2e8>)
 8001c20:	48b4      	ldr	r0, [pc, #720]	; (8001ef4 <main+0x2e4>)
 8001c22:	f017 feac 	bl	801997e <memcpy>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001c26:	4bb5      	ldr	r3, [pc, #724]	; (8001efc <main+0x2ec>)
 8001c28:	695b      	ldr	r3, [r3, #20]
 8001c2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d11b      	bne.n	8001c6a <main+0x5a>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001c32:	f3bf 8f4f 	dsb	sy
}
 8001c36:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001c38:	f3bf 8f6f 	isb	sy
}
 8001c3c:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001c3e:	4baf      	ldr	r3, [pc, #700]	; (8001efc <main+0x2ec>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001c46:	f3bf 8f4f 	dsb	sy
}
 8001c4a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001c4c:	f3bf 8f6f 	isb	sy
}
 8001c50:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001c52:	4baa      	ldr	r3, [pc, #680]	; (8001efc <main+0x2ec>)
 8001c54:	695b      	ldr	r3, [r3, #20]
 8001c56:	4aa9      	ldr	r2, [pc, #676]	; (8001efc <main+0x2ec>)
 8001c58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c5c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001c5e:	f3bf 8f4f 	dsb	sy
}
 8001c62:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001c64:	f3bf 8f6f 	isb	sy
}
 8001c68:	e000      	b.n	8001c6c <main+0x5c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001c6a:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8001c6c:	4ba3      	ldr	r3, [pc, #652]	; (8001efc <main+0x2ec>)
 8001c6e:	695b      	ldr	r3, [r3, #20]
 8001c70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d138      	bne.n	8001cea <main+0xda>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8001c78:	4ba0      	ldr	r3, [pc, #640]	; (8001efc <main+0x2ec>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8001c80:	f3bf 8f4f 	dsb	sy
}
 8001c84:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8001c86:	4b9d      	ldr	r3, [pc, #628]	; (8001efc <main+0x2ec>)
 8001c88:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001c8c:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	0b5b      	lsrs	r3, r3, #13
 8001c92:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001c96:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	08db      	lsrs	r3, r3, #3
 8001c9c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001ca0:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001ca2:	68bb      	ldr	r3, [r7, #8]
 8001ca4:	015a      	lsls	r2, r3, #5
 8001ca6:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8001caa:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8001cac:	687a      	ldr	r2, [r7, #4]
 8001cae:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001cb0:	4992      	ldr	r1, [pc, #584]	; (8001efc <main+0x2ec>)
 8001cb2:	4313      	orrs	r3, r2
 8001cb4:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	1e5a      	subs	r2, r3, #1
 8001cbc:	607a      	str	r2, [r7, #4]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d1ef      	bne.n	8001ca2 <main+0x92>
    } while(sets-- != 0U);
 8001cc2:	68bb      	ldr	r3, [r7, #8]
 8001cc4:	1e5a      	subs	r2, r3, #1
 8001cc6:	60ba      	str	r2, [r7, #8]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d1e5      	bne.n	8001c98 <main+0x88>
  __ASM volatile ("dsb 0xF":::"memory");
 8001ccc:	f3bf 8f4f 	dsb	sy
}
 8001cd0:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8001cd2:	4b8a      	ldr	r3, [pc, #552]	; (8001efc <main+0x2ec>)
 8001cd4:	695b      	ldr	r3, [r3, #20]
 8001cd6:	4a89      	ldr	r2, [pc, #548]	; (8001efc <main+0x2ec>)
 8001cd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001cdc:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001cde:	f3bf 8f4f 	dsb	sy
}
 8001ce2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001ce4:	f3bf 8f6f 	isb	sy
}
 8001ce8:	e000      	b.n	8001cec <main+0xdc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8001cea:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001cec:	f001 fdb0 	bl	8003850 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001cf0:	f000 f936 	bl	8001f60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001cf4:	f000 fd92 	bl	800281c <MX_GPIO_Init>
  MX_LPTIM1_Init();
 8001cf8:	f000 fbd6 	bl	80024a8 <MX_LPTIM1_Init>
  MX_DAC1_Init();
 8001cfc:	f000 fa50 	bl	80021a0 <MX_DAC1_Init>
  MX_USART3_UART_Init();
 8001d00:	f000 fd3e 	bl	8002780 <MX_USART3_UART_Init>
  MX_TIM3_Init();
 8001d04:	f000 fca0 	bl	8002648 <MX_TIM3_Init>
  MX_TIM1_Init();
 8001d08:	f000 fbfc 	bl	8002504 <MX_TIM1_Init>
  MX_HRTIM_Init();
 8001d0c:	f000 fa7a 	bl	8002204 <MX_HRTIM_Init>
  MX_ADC3_Init();
 8001d10:	f000 f9e4 	bl	80020dc <MX_ADC3_Init>
  MX_LWIP_Init();
 8001d14:	f00c fd20 	bl	800e758 <MX_LWIP_Init>
  MX_TIM2_Init();
 8001d18:	f000 fc48 	bl	80025ac <MX_TIM2_Init>
  MX_TIM5_Init();
 8001d1c:	f000 fce2 	bl	80026e4 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  printf("\033c"); //clears screen
 8001d20:	4877      	ldr	r0, [pc, #476]	; (8001f00 <main+0x2f0>)
 8001d22:	f017 fc5d 	bl	80195e0 <iprintf>
  printf("Atomic Clock - Source __TIMESTAMP__: %s\r\n", __TIMESTAMP__);
 8001d26:	4977      	ldr	r1, [pc, #476]	; (8001f04 <main+0x2f4>)
 8001d28:	4877      	ldr	r0, [pc, #476]	; (8001f08 <main+0x2f8>)
 8001d2a:	f017 fc59 	bl	80195e0 <iprintf>

	#ifdef SYNTH_ENABLE
		if (init_synthesiser(MW_power) != SUCCESS) {
 8001d2e:	4b77      	ldr	r3, [pc, #476]	; (8001f0c <main+0x2fc>)
 8001d30:	781b      	ldrb	r3, [r3, #0]
 8001d32:	4618      	mov	r0, r3
 8001d34:	f019 fbe8 	bl	801b508 <__init_synthesiser_veneer>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d004      	beq.n	8001d48 <main+0x138>
			printf("Synthesiser initialisation failed!\r\n");
 8001d3e:	4874      	ldr	r0, [pc, #464]	; (8001f10 <main+0x300>)
 8001d40:	f017 fcb4 	bl	80196ac <puts>
			Error_Handler();
 8001d44:	f000 fef2 	bl	8002b2c <Error_Handler>
		}
		#ifdef MW_VERBOSE
			printf("MW power setting (LO2GAIN): 0x%x \r\n", MW_power);
 8001d48:	4b70      	ldr	r3, [pc, #448]	; (8001f0c <main+0x2fc>)
 8001d4a:	781b      	ldrb	r3, [r3, #0]
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	4871      	ldr	r0, [pc, #452]	; (8001f14 <main+0x304>)
 8001d50:	f017 fc46 	bl	80195e0 <iprintf>
		#endif	//MW_VERBOSE
	#endif //SYNTH_ENABLE

	/* Start a low power timer to flash an LED approximately every second */
	if (HAL_LPTIM_Counter_Start_IT(&hlptim1, 1024) != HAL_OK) {
 8001d54:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d58:	486f      	ldr	r0, [pc, #444]	; (8001f18 <main+0x308>)
 8001d5a:	f006 ff85 	bl	8008c68 <HAL_LPTIM_Counter_Start_IT>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d004      	beq.n	8001d6e <main+0x15e>
		printf("Failed to start slow flashing LED!\r\n");
 8001d64:	486d      	ldr	r0, [pc, #436]	; (8001f1c <main+0x30c>)
 8001d66:	f017 fca1 	bl	80196ac <puts>
		Error_Handler();
 8001d6a:	f000 fedf 	bl	8002b2c <Error_Handler>
	}

	/* Start the DAC and zero its output */
	if (HAL_DAC_Start(&hdac1, DAC_CHANNEL_1) != HAL_OK) {
 8001d6e:	2100      	movs	r1, #0
 8001d70:	486b      	ldr	r0, [pc, #428]	; (8001f20 <main+0x310>)
 8001d72:	f003 fcf0 	bl	8005756 <HAL_DAC_Start>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d004      	beq.n	8001d86 <main+0x176>
		printf("Failure to initialise DAC \r\n");
 8001d7c:	4869      	ldr	r0, [pc, #420]	; (8001f24 <main+0x314>)
 8001d7e:	f017 fc95 	bl	80196ac <puts>
		Error_Handler();
 8001d82:	f000 fed3 	bl	8002b2c <Error_Handler>
	}
	printf("Setting DAC output to 1.00V \r\n");
 8001d86:	4868      	ldr	r0, [pc, #416]	; (8001f28 <main+0x318>)
 8001d88:	f017 fc90 	bl	80196ac <puts>
	if(HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 1241) != HAL_OK){
 8001d8c:	f240 43d9 	movw	r3, #1241	; 0x4d9
 8001d90:	2200      	movs	r2, #0
 8001d92:	2100      	movs	r1, #0
 8001d94:	4862      	ldr	r0, [pc, #392]	; (8001f20 <main+0x310>)
 8001d96:	f003 fd30 	bl	80057fa <HAL_DAC_SetValue>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d004      	beq.n	8001daa <main+0x19a>
			printf("DAC setup failed!\r\n");
 8001da0:	4862      	ldr	r0, [pc, #392]	; (8001f2c <main+0x31c>)
 8001da2:	f017 fc83 	bl	80196ac <puts>
		Error_Handler();
 8001da6:	f000 fec1 	bl	8002b2c <Error_Handler>
	}

	HAL_GPIO_WritePin(LASER_TUNING_GPIO_Port, LASER_TUNING_Pin, GPIO_PIN_SET); // Laser_tuning output high
 8001daa:	2201      	movs	r2, #1
 8001dac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001db0:	485f      	ldr	r0, [pc, #380]	; (8001f30 <main+0x320>)
 8001db2:	f005 fb4d 	bl	8007450 <HAL_GPIO_WritePin>

	/* Fire up the ADC
	 * external trigger, single conversion selected in ioc file
	 * calibrate ADC for better accuracy and start it w/ interrupt
	 */
	if(HAL_ADCEx_Calibration_Start(&hadc3, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED) != HAL_OK){
 8001db6:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8001dba:	2100      	movs	r1, #0
 8001dbc:	485d      	ldr	r0, [pc, #372]	; (8001f34 <main+0x324>)
 8001dbe:	f003 fb03 	bl	80053c8 <HAL_ADCEx_Calibration_Start>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d004      	beq.n	8001dd2 <main+0x1c2>
		printf("ADC calibration failure \r\n");
 8001dc8:	485b      	ldr	r0, [pc, #364]	; (8001f38 <main+0x328>)
 8001dca:	f017 fc6f 	bl	80196ac <puts>
		Error_Handler();
 8001dce:	f000 fead 	bl	8002b2c <Error_Handler>
	}
	//Start the ADC with interrupts enabled
	if(HAL_ADC_Start_IT(&hadc3) != HAL_OK){
 8001dd2:	4858      	ldr	r0, [pc, #352]	; (8001f34 <main+0x324>)
 8001dd4:	f002 f9e6 	bl	80041a4 <HAL_ADC_Start_IT>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d004      	beq.n	8001de8 <main+0x1d8>
		printf("Failed to start ADC with interrupt capability \r\n");
 8001dde:	4857      	ldr	r0, [pc, #348]	; (8001f3c <main+0x32c>)
 8001de0:	f017 fc64 	bl	80196ac <puts>
	                Error_Handler();
 8001de4:	f000 fea2 	bl	8002b2c <Error_Handler>
	}
	printf("ADC calibrated successfully and interrupt callback enabled \r\n");
 8001de8:	4855      	ldr	r0, [pc, #340]	; (8001f40 <main+0x330>)
 8001dea:	f017 fc5f 	bl	80196ac <puts>
//	}

//	initiate_MW_calibration_sweep(POP_period);
//	calc_fixed_time_MW_sweep(3035735122, 1000, 20, ADD_SCOPE_SYNC_TIME); //1.5kHz sweep, 20s re-centred
//	calc_fixed_time_MW_sweep(HYPERFINE + MW_DELTA, 10, 3600, ADD_SCOPE_SYNC_TIME); //10Hz sweep, 1hr
	calc_fixed_time_MW_sweep(HYPERFINE + MW_DELTA, 10000, 50, ADD_SCOPE_SYNC_TIME); //10kHz sweep, 50s
 8001dee:	ed9f 6b38 	vldr	d6, [pc, #224]	; 8001ed0 <main+0x2c0>
 8001df2:	ed9f 7b39 	vldr	d7, [pc, #228]	; 8001ed8 <main+0x2c8>
 8001df6:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001dfa:	2000      	movs	r0, #0
 8001dfc:	ed9f 2b38 	vldr	d2, [pc, #224]	; 8001ee0 <main+0x2d0>
 8001e00:	ed9f 1b39 	vldr	d1, [pc, #228]	; 8001ee8 <main+0x2d8>
 8001e04:	eeb0 0b47 	vmov.f64	d0, d7
 8001e08:	f019 fb7a 	bl	801b500 <__calc_fixed_time_MW_sweep_veneer>
//		if (pin_status != last_pin_status) {
//			printf("Blue button status: %u \r\n", pin_status);
//			last_pin_status = pin_status;
//		}

		blue_button_status = HAL_GPIO_ReadPin(BLUE_BUTTON_GPIO_Port, BLUE_BUTTON_Pin);
 8001e0c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e10:	484c      	ldr	r0, [pc, #304]	; (8001f44 <main+0x334>)
 8001e12:	f005 fb05 	bl	8007420 <HAL_GPIO_ReadPin>
 8001e16:	4603      	mov	r3, r0
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	bf14      	ite	ne
 8001e1c:	2301      	movne	r3, #1
 8001e1e:	2300      	moveq	r3, #0
 8001e20:	b2da      	uxtb	r2, r3
 8001e22:	4b49      	ldr	r3, [pc, #292]	; (8001f48 <main+0x338>)
 8001e24:	701a      	strb	r2, [r3, #0]
		if (blue_button_status) {// If blue button is pressed
 8001e26:	4b48      	ldr	r3, [pc, #288]	; (8001f48 <main+0x338>)
 8001e28:	781b      	ldrb	r3, [r3, #0]
 8001e2a:	b2db      	uxtb	r3, r3
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d047      	beq.n	8001ec0 <main+0x2b0>
			printf("Blue button pressed....\r\n");
 8001e30:	4846      	ldr	r0, [pc, #280]	; (8001f4c <main+0x33c>)
 8001e32:	f017 fc3b 	bl	80196ac <puts>
			HAL_GPIO_WritePin(LASER_TUNING_GPIO_Port, LASER_TUNING_Pin, GPIO_PIN_RESET); // Laser_tuning SMA output low
 8001e36:	2200      	movs	r2, #0
 8001e38:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e3c:	483c      	ldr	r0, [pc, #240]	; (8001f30 <main+0x320>)
 8001e3e:	f005 fb07 	bl	8007450 <HAL_GPIO_WritePin>
			//set_MW_power(0x03); //set maximum MW power to improve contrast
			//MW_frequency_toggle (3035733689, 3035733789); //infinite loop toggling 100Hz on left of DR dip
			//MW_frequency_toggle (3035733689, 3035733699); //infinite loop toggling 10Hz on left of DR dip

			//change the MW power each time the button is pressed, unless it's the first time round this loop
			if (mw_sweep_started) {
 8001e42:	4b43      	ldr	r3, [pc, #268]	; (8001f50 <main+0x340>)
 8001e44:	781b      	ldrb	r3, [r3, #0]
 8001e46:	b2db      	uxtb	r3, r3
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d018      	beq.n	8001e7e <main+0x26e>
				++MW_power; //increase MW_power value by 1
 8001e4c:	4b2f      	ldr	r3, [pc, #188]	; (8001f0c <main+0x2fc>)
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	3301      	adds	r3, #1
 8001e52:	b2da      	uxtb	r2, r3
 8001e54:	4b2d      	ldr	r3, [pc, #180]	; (8001f0c <main+0x2fc>)
 8001e56:	701a      	strb	r2, [r3, #0]
				if (MW_power>3) { //Loop MW_power back round to 0 if above maximum permissible value i.e. 3
 8001e58:	4b2c      	ldr	r3, [pc, #176]	; (8001f0c <main+0x2fc>)
 8001e5a:	781b      	ldrb	r3, [r3, #0]
 8001e5c:	2b03      	cmp	r3, #3
 8001e5e:	d902      	bls.n	8001e66 <main+0x256>
					MW_power = 0;
 8001e60:	4b2a      	ldr	r3, [pc, #168]	; (8001f0c <main+0x2fc>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	701a      	strb	r2, [r3, #0]
				}
				set_MW_power(MW_power);
 8001e66:	4b29      	ldr	r3, [pc, #164]	; (8001f0c <main+0x2fc>)
 8001e68:	781b      	ldrb	r3, [r3, #0]
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f019 fb54 	bl	801b518 <__set_MW_power_veneer>
			#ifdef MW_VERBOSE
				printf("LO2GAIN changed to: 0x%x \r\n", MW_power);
 8001e70:	4b26      	ldr	r3, [pc, #152]	; (8001f0c <main+0x2fc>)
 8001e72:	781b      	ldrb	r3, [r3, #0]
 8001e74:	4619      	mov	r1, r3
 8001e76:	4837      	ldr	r0, [pc, #220]	; (8001f54 <main+0x344>)
 8001e78:	f017 fbb2 	bl	80195e0 <iprintf>
 8001e7c:	e01b      	b.n	8001eb6 <main+0x2a6>
			#endif //MW_VERBOSE
			} else {
				printf("Initiating sweep.\r\n");
 8001e7e:	4836      	ldr	r0, [pc, #216]	; (8001f58 <main+0x348>)
 8001e80:	f017 fc14 	bl	80196ac <puts>
				mw_sweep_started = true;
 8001e84:	4b32      	ldr	r3, [pc, #200]	; (8001f50 <main+0x340>)
 8001e86:	2201      	movs	r2, #1
 8001e88:	701a      	strb	r2, [r3, #0]
				start_continuous_MW_sweep();
 8001e8a:	f019 fb55 	bl	801b538 <__start_continuous_MW_sweep_veneer>
			}
			while(blue_button_status) {//remain here polling button until it is released
 8001e8e:	e012      	b.n	8001eb6 <main+0x2a6>
				timer_delay(SLOW_TIMER, 100); //10ms delay
 8001e90:	4b32      	ldr	r3, [pc, #200]	; (8001f5c <main+0x34c>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	2164      	movs	r1, #100	; 0x64
 8001e96:	4618      	mov	r0, r3
 8001e98:	f019 fb46 	bl	801b528 <__timer_delay_veneer>
				blue_button_status = HAL_GPIO_ReadPin(BLUE_BUTTON_GPIO_Port, BLUE_BUTTON_Pin);
 8001e9c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ea0:	4828      	ldr	r0, [pc, #160]	; (8001f44 <main+0x334>)
 8001ea2:	f005 fabd 	bl	8007420 <HAL_GPIO_ReadPin>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	bf14      	ite	ne
 8001eac:	2301      	movne	r3, #1
 8001eae:	2300      	moveq	r3, #0
 8001eb0:	b2da      	uxtb	r2, r3
 8001eb2:	4b25      	ldr	r3, [pc, #148]	; (8001f48 <main+0x338>)
 8001eb4:	701a      	strb	r2, [r3, #0]
			while(blue_button_status) {//remain here polling button until it is released
 8001eb6:	4b24      	ldr	r3, [pc, #144]	; (8001f48 <main+0x338>)
 8001eb8:	781b      	ldrb	r3, [r3, #0]
 8001eba:	b2db      	uxtb	r3, r3
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d1e7      	bne.n	8001e90 <main+0x280>
			}
		}

		if (mw_sweep_started) {//won't execute until the first time the blue button is pressed
 8001ec0:	4b23      	ldr	r3, [pc, #140]	; (8001f50 <main+0x340>)
 8001ec2:	781b      	ldrb	r3, [r3, #0]
//			run_sweep();
//			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET); //turn off red LED
			//printf("Sweep complete.\r\n");
			//printf("LO2GAIN: 0x%x \r\n", MW_power);
		}
		MW_update();
 8001ec4:	f019 fb2c 	bl	801b520 <__MW_update_veneer>
		blue_button_status = HAL_GPIO_ReadPin(BLUE_BUTTON_GPIO_Port, BLUE_BUTTON_Pin);
 8001ec8:	e7a0      	b.n	8001e0c <main+0x1fc>
 8001eca:	bf00      	nop
 8001ecc:	f3af 8000 	nop.w
 8001ed0:	6d600000 	.word	0x6d600000
 8001ed4:	41e69e35 	.word	0x41e69e35
 8001ed8:	00000000 	.word	0x00000000
 8001edc:	408f4000 	.word	0x408f4000
 8001ee0:	00000000 	.word	0x00000000
 8001ee4:	40490000 	.word	0x40490000
 8001ee8:	00000000 	.word	0x00000000
 8001eec:	40c38800 	.word	0x40c38800
 8001ef0:	00001568 	.word	0x00001568
 8001ef4:	00000000 	.word	0x00000000
 8001ef8:	08000298 	.word	0x08000298
 8001efc:	e000ed00 	.word	0xe000ed00
 8001f00:	0801b540 	.word	0x0801b540
 8001f04:	0801b544 	.word	0x0801b544
 8001f08:	0801b560 	.word	0x0801b560
 8001f0c:	20000000 	.word	0x20000000
 8001f10:	0801b58c 	.word	0x0801b58c
 8001f14:	0801b5b0 	.word	0x0801b5b0
 8001f18:	20000460 	.word	0x20000460
 8001f1c:	0801b5d4 	.word	0x0801b5d4
 8001f20:	20000370 	.word	0x20000370
 8001f24:	0801b5f8 	.word	0x0801b5f8
 8001f28:	0801b614 	.word	0x0801b614
 8001f2c:	0801b634 	.word	0x0801b634
 8001f30:	58020400 	.word	0x58020400
 8001f34:	2000030c 	.word	0x2000030c
 8001f38:	0801b648 	.word	0x0801b648
 8001f3c:	0801b664 	.word	0x0801b664
 8001f40:	0801b694 	.word	0x0801b694
 8001f44:	58020800 	.word	0x58020800
 8001f48:	2000065d 	.word	0x2000065d
 8001f4c:	0801b6d4 	.word	0x0801b6d4
 8001f50:	2000065c 	.word	0x2000065c
 8001f54:	0801b6f0 	.word	0x0801b6f0
 8001f58:	0801b70c 	.word	0x0801b70c
 8001f5c:	20000018 	.word	0x20000018

08001f60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b0a4      	sub	sp, #144	; 0x90
 8001f64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f66:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001f6a:	224c      	movs	r2, #76	; 0x4c
 8001f6c:	2100      	movs	r1, #0
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f017 fc8c 	bl	801988c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f78:	2220      	movs	r2, #32
 8001f7a:	2100      	movs	r1, #0
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f017 fc85 	bl	801988c <memset>
  RCC_CRSInitTypeDef RCC_CRSInitStruct = {0};
 8001f82:	f107 030c 	add.w	r3, r7, #12
 8001f86:	2200      	movs	r2, #0
 8001f88:	601a      	str	r2, [r3, #0]
 8001f8a:	605a      	str	r2, [r3, #4]
 8001f8c:	609a      	str	r2, [r3, #8]
 8001f8e:	60da      	str	r2, [r3, #12]
 8001f90:	611a      	str	r2, [r3, #16]
 8001f92:	615a      	str	r2, [r3, #20]

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001f94:	2002      	movs	r0, #2
 8001f96:	f007 f9c5 	bl	8009324 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	60bb      	str	r3, [r7, #8]
 8001f9e:	4b4c      	ldr	r3, [pc, #304]	; (80020d0 <SystemClock_Config+0x170>)
 8001fa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fa2:	4a4b      	ldr	r2, [pc, #300]	; (80020d0 <SystemClock_Config+0x170>)
 8001fa4:	f023 0301 	bic.w	r3, r3, #1
 8001fa8:	62d3      	str	r3, [r2, #44]	; 0x2c
 8001faa:	4b49      	ldr	r3, [pc, #292]	; (80020d0 <SystemClock_Config+0x170>)
 8001fac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fae:	f003 0301 	and.w	r3, r3, #1
 8001fb2:	60bb      	str	r3, [r7, #8]
 8001fb4:	4b47      	ldr	r3, [pc, #284]	; (80020d4 <SystemClock_Config+0x174>)
 8001fb6:	699b      	ldr	r3, [r3, #24]
 8001fb8:	4a46      	ldr	r2, [pc, #280]	; (80020d4 <SystemClock_Config+0x174>)
 8001fba:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001fbe:	6193      	str	r3, [r2, #24]
 8001fc0:	4b44      	ldr	r3, [pc, #272]	; (80020d4 <SystemClock_Config+0x174>)
 8001fc2:	699b      	ldr	r3, [r3, #24]
 8001fc4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001fc8:	60bb      	str	r3, [r7, #8]
 8001fca:	68bb      	ldr	r3, [r7, #8]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001fcc:	bf00      	nop
 8001fce:	4b41      	ldr	r3, [pc, #260]	; (80020d4 <SystemClock_Config+0x174>)
 8001fd0:	699b      	ldr	r3, [r3, #24]
 8001fd2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001fd6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001fda:	d1f8      	bne.n	8001fce <SystemClock_Config+0x6e>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001fdc:	f007 f992 	bl	8009304 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001fe0:	f001 fcec 	bl	80039bc <HAL_GetREVID>
 8001fe4:	4b3c      	ldr	r3, [pc, #240]	; (80020d8 <SystemClock_Config+0x178>)
 8001fe6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fe8:	4a3b      	ldr	r2, [pc, #236]	; (80020d8 <SystemClock_Config+0x178>)
 8001fea:	f023 0318 	bic.w	r3, r3, #24
 8001fee:	6713      	str	r3, [r2, #112]	; 0x70

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE
 8001ff0:	2325      	movs	r3, #37	; 0x25
 8001ff2:	647b      	str	r3, [r7, #68]	; 0x44
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001ff4:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001ff8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001ffe:	2301      	movs	r3, #1
 8002000:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002002:	2302      	movs	r3, #2
 8002004:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002006:	2302      	movs	r3, #2
 8002008:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800200a:	2301      	movs	r3, #1
 800200c:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLN = 80;
 800200e:	2350      	movs	r3, #80	; 0x50
 8002010:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLP = 2;
 8002012:	2302      	movs	r3, #2
 8002014:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002016:	2304      	movs	r3, #4
 8002018:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800201a:	2302      	movs	r3, #2
 800201c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8002020:	230c      	movs	r3, #12
 8002022:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8002026:	2300      	movs	r3, #0
 8002028:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800202c:	2300      	movs	r3, #0
 800202e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002032:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002036:	4618      	mov	r0, r3
 8002038:	f007 f9ae 	bl	8009398 <HAL_RCC_OscConfig>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d001      	beq.n	8002046 <SystemClock_Config+0xe6>
  {
    Error_Handler();
 8002042:	f000 fd73 	bl	8002b2c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002046:	233f      	movs	r3, #63	; 0x3f
 8002048:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800204a:	2303      	movs	r3, #3
 800204c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800204e:	2300      	movs	r3, #0
 8002050:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV4;
 8002052:	2309      	movs	r3, #9
 8002054:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8002056:	2300      	movs	r3, #0
 8002058:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 800205a:	2300      	movs	r3, #0
 800205c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV16;
 800205e:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002062:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8002064:	2300      	movs	r3, #0
 8002066:	643b      	str	r3, [r7, #64]	; 0x40

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002068:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800206c:	2101      	movs	r1, #1
 800206e:	4618      	mov	r0, r3
 8002070:	f007 fdec 	bl	8009c4c <HAL_RCC_ClockConfig>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d001      	beq.n	800207e <SystemClock_Config+0x11e>
  {
    Error_Handler();
 800207a:	f000 fd57 	bl	8002b2c <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 800207e:	f007 ff9b 	bl	8009fb8 <HAL_RCC_EnableCSS>

  /** Enable the SYSCFG APB clock
  */
  __HAL_RCC_CRS_CLK_ENABLE();
 8002082:	4b15      	ldr	r3, [pc, #84]	; (80020d8 <SystemClock_Config+0x178>)
 8002084:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8002088:	4a13      	ldr	r2, [pc, #76]	; (80020d8 <SystemClock_Config+0x178>)
 800208a:	f043 0302 	orr.w	r3, r3, #2
 800208e:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 8002092:	4b11      	ldr	r3, [pc, #68]	; (80020d8 <SystemClock_Config+0x178>)
 8002094:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8002098:	f003 0302 	and.w	r3, r3, #2
 800209c:	607b      	str	r3, [r7, #4]
 800209e:	687b      	ldr	r3, [r7, #4]

  /** Configures CRS
  */
  RCC_CRSInitStruct.Prescaler = RCC_CRS_SYNC_DIV1;
 80020a0:	2300      	movs	r3, #0
 80020a2:	60fb      	str	r3, [r7, #12]
  RCC_CRSInitStruct.Source = RCC_CRS_SYNC_SOURCE_LSE;
 80020a4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80020a8:	613b      	str	r3, [r7, #16]
  RCC_CRSInitStruct.Polarity = RCC_CRS_SYNC_POLARITY_RISING;
 80020aa:	2300      	movs	r3, #0
 80020ac:	617b      	str	r3, [r7, #20]
  RCC_CRSInitStruct.ReloadValue = __HAL_RCC_CRS_RELOADVALUE_CALCULATE(48000000,32768);
 80020ae:	f240 53b7 	movw	r3, #1463	; 0x5b7
 80020b2:	61bb      	str	r3, [r7, #24]
  RCC_CRSInitStruct.ErrorLimitValue = 34;
 80020b4:	2322      	movs	r3, #34	; 0x22
 80020b6:	61fb      	str	r3, [r7, #28]
  RCC_CRSInitStruct.HSI48CalibrationValue = 32;
 80020b8:	2320      	movs	r3, #32
 80020ba:	623b      	str	r3, [r7, #32]

  HAL_RCCEx_CRSConfig(&RCC_CRSInitStruct);
 80020bc:	f107 030c 	add.w	r3, r7, #12
 80020c0:	4618      	mov	r0, r3
 80020c2:	f00a fd15 	bl	800caf0 <HAL_RCCEx_CRSConfig>
}
 80020c6:	bf00      	nop
 80020c8:	3790      	adds	r7, #144	; 0x90
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	58000400 	.word	0x58000400
 80020d4:	58024800 	.word	0x58024800
 80020d8:	58024400 	.word	0x58024400

080020dc <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b088      	sub	sp, #32
 80020e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80020e2:	1d3b      	adds	r3, r7, #4
 80020e4:	2200      	movs	r2, #0
 80020e6:	601a      	str	r2, [r3, #0]
 80020e8:	605a      	str	r2, [r3, #4]
 80020ea:	609a      	str	r2, [r3, #8]
 80020ec:	60da      	str	r2, [r3, #12]
 80020ee:	611a      	str	r2, [r3, #16]
 80020f0:	615a      	str	r2, [r3, #20]
 80020f2:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 80020f4:	4b28      	ldr	r3, [pc, #160]	; (8002198 <MX_ADC3_Init+0xbc>)
 80020f6:	4a29      	ldr	r2, [pc, #164]	; (800219c <MX_ADC3_Init+0xc0>)
 80020f8:	601a      	str	r2, [r3, #0]
  hadc3.Init.Resolution = ADC_RESOLUTION_16B;
 80020fa:	4b27      	ldr	r3, [pc, #156]	; (8002198 <MX_ADC3_Init+0xbc>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002100:	4b25      	ldr	r3, [pc, #148]	; (8002198 <MX_ADC3_Init+0xbc>)
 8002102:	2200      	movs	r2, #0
 8002104:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002106:	4b24      	ldr	r3, [pc, #144]	; (8002198 <MX_ADC3_Init+0xbc>)
 8002108:	2204      	movs	r2, #4
 800210a:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800210c:	4b22      	ldr	r3, [pc, #136]	; (8002198 <MX_ADC3_Init+0xbc>)
 800210e:	2200      	movs	r2, #0
 8002110:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8002112:	4b21      	ldr	r3, [pc, #132]	; (8002198 <MX_ADC3_Init+0xbc>)
 8002114:	2200      	movs	r2, #0
 8002116:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 1;
 8002118:	4b1f      	ldr	r3, [pc, #124]	; (8002198 <MX_ADC3_Init+0xbc>)
 800211a:	2201      	movs	r2, #1
 800211c:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800211e:	4b1e      	ldr	r3, [pc, #120]	; (8002198 <MX_ADC3_Init+0xbc>)
 8002120:	2200      	movs	r2, #0
 8002122:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIG_EXT_IT11;
 8002124:	4b1c      	ldr	r3, [pc, #112]	; (8002198 <MX_ADC3_Init+0xbc>)
 8002126:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 800212a:	625a      	str	r2, [r3, #36]	; 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800212c:	4b1a      	ldr	r3, [pc, #104]	; (8002198 <MX_ADC3_Init+0xbc>)
 800212e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002132:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8002134:	4b18      	ldr	r3, [pc, #96]	; (8002198 <MX_ADC3_Init+0xbc>)
 8002136:	2200      	movs	r2, #0
 8002138:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800213a:	4b17      	ldr	r3, [pc, #92]	; (8002198 <MX_ADC3_Init+0xbc>)
 800213c:	2200      	movs	r2, #0
 800213e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8002140:	4b15      	ldr	r3, [pc, #84]	; (8002198 <MX_ADC3_Init+0xbc>)
 8002142:	2200      	movs	r2, #0
 8002144:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 8002146:	4b14      	ldr	r3, [pc, #80]	; (8002198 <MX_ADC3_Init+0xbc>)
 8002148:	2200      	movs	r2, #0
 800214a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800214e:	4812      	ldr	r0, [pc, #72]	; (8002198 <MX_ADC3_Init+0xbc>)
 8002150:	f001 fe86 	bl	8003e60 <HAL_ADC_Init>
 8002154:	4603      	mov	r3, r0
 8002156:	2b00      	cmp	r3, #0
 8002158:	d001      	beq.n	800215e <MX_ADC3_Init+0x82>
  {
    Error_Handler();
 800215a:	f000 fce7 	bl	8002b2c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800215e:	2301      	movs	r3, #1
 8002160:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002162:	2306      	movs	r3, #6
 8002164:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8002166:	2300      	movs	r3, #0
 8002168:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800216a:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800216e:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002170:	2304      	movs	r3, #4
 8002172:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8002174:	2300      	movs	r3, #0
 8002176:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8002178:	2300      	movs	r3, #0
 800217a:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800217c:	1d3b      	adds	r3, r7, #4
 800217e:	4619      	mov	r1, r3
 8002180:	4805      	ldr	r0, [pc, #20]	; (8002198 <MX_ADC3_Init+0xbc>)
 8002182:	f002 fba9 	bl	80048d8 <HAL_ADC_ConfigChannel>
 8002186:	4603      	mov	r3, r0
 8002188:	2b00      	cmp	r3, #0
 800218a:	d001      	beq.n	8002190 <MX_ADC3_Init+0xb4>
  {
    Error_Handler();
 800218c:	f000 fcce 	bl	8002b2c <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8002190:	bf00      	nop
 8002192:	3720      	adds	r7, #32
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}
 8002198:	2000030c 	.word	0x2000030c
 800219c:	58026000 	.word	0x58026000

080021a0 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b08a      	sub	sp, #40	; 0x28
 80021a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80021a6:	1d3b      	adds	r3, r7, #4
 80021a8:	2224      	movs	r2, #36	; 0x24
 80021aa:	2100      	movs	r1, #0
 80021ac:	4618      	mov	r0, r3
 80021ae:	f017 fb6d 	bl	801988c <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80021b2:	4b12      	ldr	r3, [pc, #72]	; (80021fc <MX_DAC1_Init+0x5c>)
 80021b4:	4a12      	ldr	r2, [pc, #72]	; (8002200 <MX_DAC1_Init+0x60>)
 80021b6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80021b8:	4810      	ldr	r0, [pc, #64]	; (80021fc <MX_DAC1_Init+0x5c>)
 80021ba:	f003 faaa 	bl	8005712 <HAL_DAC_Init>
 80021be:	4603      	mov	r3, r0
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d001      	beq.n	80021c8 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80021c4:	f000 fcb2 	bl	8002b2c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80021c8:	2300      	movs	r3, #0
 80021ca:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80021cc:	2300      	movs	r3, #0
 80021ce:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80021d0:	2300      	movs	r3, #0
 80021d2:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80021d4:	2301      	movs	r3, #1
 80021d6:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80021d8:	2300      	movs	r3, #0
 80021da:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80021dc:	1d3b      	adds	r3, r7, #4
 80021de:	2200      	movs	r2, #0
 80021e0:	4619      	mov	r1, r3
 80021e2:	4806      	ldr	r0, [pc, #24]	; (80021fc <MX_DAC1_Init+0x5c>)
 80021e4:	f003 fb2e 	bl	8005844 <HAL_DAC_ConfigChannel>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d001      	beq.n	80021f2 <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 80021ee:	f000 fc9d 	bl	8002b2c <Error_Handler>
//    Error_Handler();
//  }

  /* USER CODE END DAC1_Init 2 */

}
 80021f2:	bf00      	nop
 80021f4:	3728      	adds	r7, #40	; 0x28
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	20000370 	.word	0x20000370
 8002200:	40007400 	.word	0x40007400

08002204 <MX_HRTIM_Init>:
  * @brief HRTIM Initialization Function
  * @param None
  * @retval None
  */
static void MX_HRTIM_Init(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b0a4      	sub	sp, #144	; 0x90
 8002208:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN HRTIM_Init 0 */

  /* USER CODE END HRTIM_Init 0 */

  HRTIM_TimeBaseCfgTypeDef pTimeBaseCfg = {0};
 800220a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800220e:	2200      	movs	r2, #0
 8002210:	601a      	str	r2, [r3, #0]
 8002212:	605a      	str	r2, [r3, #4]
 8002214:	609a      	str	r2, [r3, #8]
 8002216:	60da      	str	r2, [r3, #12]
  HRTIM_TimerCfgTypeDef pTimerCfg = {0};
 8002218:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800221c:	2254      	movs	r2, #84	; 0x54
 800221e:	2100      	movs	r1, #0
 8002220:	4618      	mov	r0, r3
 8002222:	f017 fb33 	bl	801988c <memset>
  HRTIM_CompareCfgTypeDef pCompareCfg = {0};
 8002226:	f107 0320 	add.w	r3, r7, #32
 800222a:	2200      	movs	r2, #0
 800222c:	601a      	str	r2, [r3, #0]
 800222e:	605a      	str	r2, [r3, #4]
 8002230:	609a      	str	r2, [r3, #8]
  HRTIM_OutputCfgTypeDef pOutputCfg = {0};
 8002232:	463b      	mov	r3, r7
 8002234:	2220      	movs	r2, #32
 8002236:	2100      	movs	r1, #0
 8002238:	4618      	mov	r0, r3
 800223a:	f017 fb27 	bl	801988c <memset>

  /* USER CODE BEGIN HRTIM_Init 1 */

  /* USER CODE END HRTIM_Init 1 */
  hhrtim.Instance = HRTIM1;
 800223e:	4b98      	ldr	r3, [pc, #608]	; (80024a0 <MX_HRTIM_Init+0x29c>)
 8002240:	4a98      	ldr	r2, [pc, #608]	; (80024a4 <MX_HRTIM_Init+0x2a0>)
 8002242:	601a      	str	r2, [r3, #0]
  hhrtim.Init.HRTIMInterruptResquests = HRTIM_IT_NONE;
 8002244:	4b96      	ldr	r3, [pc, #600]	; (80024a0 <MX_HRTIM_Init+0x29c>)
 8002246:	2200      	movs	r2, #0
 8002248:	605a      	str	r2, [r3, #4]
  hhrtim.Init.SyncOptions = HRTIM_SYNCOPTION_NONE;
 800224a:	4b95      	ldr	r3, [pc, #596]	; (80024a0 <MX_HRTIM_Init+0x29c>)
 800224c:	2200      	movs	r2, #0
 800224e:	609a      	str	r2, [r3, #8]
  if (HAL_HRTIM_Init(&hhrtim) != HAL_OK)
 8002250:	4893      	ldr	r0, [pc, #588]	; (80024a0 <MX_HRTIM_Init+0x29c>)
 8002252:	f005 f955 	bl	8007500 <HAL_HRTIM_Init>
 8002256:	4603      	mov	r3, r0
 8002258:	2b00      	cmp	r3, #0
 800225a:	d001      	beq.n	8002260 <MX_HRTIM_Init+0x5c>
  {
    Error_Handler();
 800225c:	f000 fc66 	bl	8002b2c <Error_Handler>
  }
  pTimeBaseCfg.Period = PUMP_WIDTH+(2*MICROWAVE_DELAY)+(2*MICROWAVE_WIDTH)+RAMSEY_TIME+PROBE_WIDTH+POP_CYCLE_DELAY;
 8002260:	f24c 2318 	movw	r3, #49688	; 0xc218
 8002264:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  pTimeBaseCfg.RepetitionCounter = 0x00;
 8002268:	2300      	movs	r3, #0
 800226a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  pTimeBaseCfg.PrescalerRatio = HRTIM_PRESCALERRATIO_DIV4;
 800226e:	2307      	movs	r3, #7
 8002270:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  pTimeBaseCfg.Mode = HRTIM_MODE_CONTINUOUS;
 8002274:	2308      	movs	r3, #8
 8002276:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_A, &pTimeBaseCfg) != HAL_OK)
 800227a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800227e:	461a      	mov	r2, r3
 8002280:	2100      	movs	r1, #0
 8002282:	4887      	ldr	r0, [pc, #540]	; (80024a0 <MX_HRTIM_Init+0x29c>)
 8002284:	f005 fa0c 	bl	80076a0 <HAL_HRTIM_TimeBaseConfig>
 8002288:	4603      	mov	r3, r0
 800228a:	2b00      	cmp	r3, #0
 800228c:	d001      	beq.n	8002292 <MX_HRTIM_Init+0x8e>
  {
    Error_Handler();
 800228e:	f000 fc4d 	bl	8002b2c <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_TIM_IT_CMP3|HRTIM_TIM_IT_REP;
 8002292:	2314      	movs	r3, #20
 8002294:	62fb      	str	r3, [r7, #44]	; 0x2c
  pTimerCfg.DMARequests = HRTIM_TIM_DMA_NONE;
 8002296:	2300      	movs	r3, #0
 8002298:	633b      	str	r3, [r7, #48]	; 0x30
  pTimerCfg.DMASrcAddress = 0x0000;
 800229a:	2300      	movs	r3, #0
 800229c:	637b      	str	r3, [r7, #52]	; 0x34
  pTimerCfg.DMADstAddress = 0x0000;
 800229e:	2300      	movs	r3, #0
 80022a0:	63bb      	str	r3, [r7, #56]	; 0x38
  pTimerCfg.DMASize = 0x1;
 80022a2:	2301      	movs	r3, #1
 80022a4:	63fb      	str	r3, [r7, #60]	; 0x3c
  pTimerCfg.HalfModeEnable = HRTIM_HALFMODE_DISABLED;
 80022a6:	2300      	movs	r3, #0
 80022a8:	643b      	str	r3, [r7, #64]	; 0x40
  pTimerCfg.StartOnSync = HRTIM_SYNCSTART_DISABLED;
 80022aa:	2300      	movs	r3, #0
 80022ac:	647b      	str	r3, [r7, #68]	; 0x44
  pTimerCfg.ResetOnSync = HRTIM_SYNCRESET_DISABLED;
 80022ae:	2300      	movs	r3, #0
 80022b0:	64bb      	str	r3, [r7, #72]	; 0x48
  pTimerCfg.DACSynchro = HRTIM_DACSYNC_NONE;
 80022b2:	2300      	movs	r3, #0
 80022b4:	64fb      	str	r3, [r7, #76]	; 0x4c
  pTimerCfg.PreloadEnable = HRTIM_PRELOAD_DISABLED;
 80022b6:	2300      	movs	r3, #0
 80022b8:	653b      	str	r3, [r7, #80]	; 0x50
  pTimerCfg.UpdateGating = HRTIM_UPDATEGATING_INDEPENDENT;
 80022ba:	2300      	movs	r3, #0
 80022bc:	657b      	str	r3, [r7, #84]	; 0x54
  pTimerCfg.BurstMode = HRTIM_TIMERBURSTMODE_MAINTAINCLOCK;
 80022be:	2300      	movs	r3, #0
 80022c0:	65bb      	str	r3, [r7, #88]	; 0x58
  pTimerCfg.RepetitionUpdate = HRTIM_UPDATEONREPETITION_DISABLED;
 80022c2:	2300      	movs	r3, #0
 80022c4:	65fb      	str	r3, [r7, #92]	; 0x5c
  pTimerCfg.PushPull = HRTIM_TIMPUSHPULLMODE_DISABLED;
 80022c6:	2300      	movs	r3, #0
 80022c8:	663b      	str	r3, [r7, #96]	; 0x60
  pTimerCfg.FaultEnable = HRTIM_TIMFAULTENABLE_NONE;
 80022ca:	2300      	movs	r3, #0
 80022cc:	667b      	str	r3, [r7, #100]	; 0x64
  pTimerCfg.FaultLock = HRTIM_TIMFAULTLOCK_READWRITE;
 80022ce:	2300      	movs	r3, #0
 80022d0:	66bb      	str	r3, [r7, #104]	; 0x68
  pTimerCfg.DeadTimeInsertion = HRTIM_TIMDEADTIMEINSERTION_DISABLED;
 80022d2:	2300      	movs	r3, #0
 80022d4:	66fb      	str	r3, [r7, #108]	; 0x6c
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED;
 80022d6:	2300      	movs	r3, #0
 80022d8:	673b      	str	r3, [r7, #112]	; 0x70
  pTimerCfg.UpdateTrigger = HRTIM_TIMUPDATETRIGGER_NONE;
 80022da:	2300      	movs	r3, #0
 80022dc:	677b      	str	r3, [r7, #116]	; 0x74
  pTimerCfg.ResetTrigger = HRTIM_TIMRESETTRIGGER_NONE;
 80022de:	2300      	movs	r3, #0
 80022e0:	67bb      	str	r3, [r7, #120]	; 0x78
  pTimerCfg.ResetUpdate = HRTIM_TIMUPDATEONRESET_DISABLED;
 80022e2:	2300      	movs	r3, #0
 80022e4:	67fb      	str	r3, [r7, #124]	; 0x7c
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_A, &pTimerCfg) != HAL_OK)
 80022e6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80022ea:	461a      	mov	r2, r3
 80022ec:	2100      	movs	r1, #0
 80022ee:	486c      	ldr	r0, [pc, #432]	; (80024a0 <MX_HRTIM_Init+0x29c>)
 80022f0:	f005 f9fe 	bl	80076f0 <HAL_HRTIM_WaveformTimerConfig>
 80022f4:	4603      	mov	r3, r0
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d001      	beq.n	80022fe <MX_HRTIM_Init+0xfa>
  {
    Error_Handler();
 80022fa:	f000 fc17 	bl	8002b2c <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_TIM_IT_CMP2|HRTIM_TIM_IT_CMP3;
 80022fe:	2306      	movs	r3, #6
 8002300:	62fb      	str	r3, [r7, #44]	; 0x2c
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_D_E_DELAYEDPROTECTION_DISABLED;
 8002302:	2300      	movs	r3, #0
 8002304:	673b      	str	r3, [r7, #112]	; 0x70
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_E, &pTimerCfg) != HAL_OK)
 8002306:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800230a:	461a      	mov	r2, r3
 800230c:	2104      	movs	r1, #4
 800230e:	4864      	ldr	r0, [pc, #400]	; (80024a0 <MX_HRTIM_Init+0x29c>)
 8002310:	f005 f9ee 	bl	80076f0 <HAL_HRTIM_WaveformTimerConfig>
 8002314:	4603      	mov	r3, r0
 8002316:	2b00      	cmp	r3, #0
 8002318:	d001      	beq.n	800231e <MX_HRTIM_Init+0x11a>
  {
    Error_Handler();
 800231a:	f000 fc07 	bl	8002b2c <Error_Handler>
  }
  pCompareCfg.CompareValue = PUMP_WIDTH;
 800231e:	f240 631b 	movw	r3, #1563	; 0x61b
 8002322:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_A, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 8002324:	f107 0320 	add.w	r3, r7, #32
 8002328:	2201      	movs	r2, #1
 800232a:	2100      	movs	r1, #0
 800232c:	485c      	ldr	r0, [pc, #368]	; (80024a0 <MX_HRTIM_Init+0x29c>)
 800232e:	f005 fa51 	bl	80077d4 <HAL_HRTIM_WaveformCompareConfig>
 8002332:	4603      	mov	r3, r0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d001      	beq.n	800233c <MX_HRTIM_Init+0x138>
  {
    Error_Handler();
 8002338:	f000 fbf8 	bl	8002b2c <Error_Handler>
  }
  pCompareCfg.CompareValue = PUMP_WIDTH+(2*MICROWAVE_DELAY)+(2*MICROWAVE_WIDTH)+RAMSEY_TIME;
 800233c:	f244 5395 	movw	r3, #17813	; 0x4595
 8002340:	623b      	str	r3, [r7, #32]
  pCompareCfg.AutoDelayedMode = HRTIM_AUTODELAYEDMODE_REGULAR;
 8002342:	2300      	movs	r3, #0
 8002344:	627b      	str	r3, [r7, #36]	; 0x24
  pCompareCfg.AutoDelayedTimeout = 0x0000;
 8002346:	2300      	movs	r3, #0
 8002348:	62bb      	str	r3, [r7, #40]	; 0x28

  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_A, HRTIM_COMPAREUNIT_2, &pCompareCfg) != HAL_OK)
 800234a:	f107 0320 	add.w	r3, r7, #32
 800234e:	2202      	movs	r2, #2
 8002350:	2100      	movs	r1, #0
 8002352:	4853      	ldr	r0, [pc, #332]	; (80024a0 <MX_HRTIM_Init+0x29c>)
 8002354:	f005 fa3e 	bl	80077d4 <HAL_HRTIM_WaveformCompareConfig>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	d001      	beq.n	8002362 <MX_HRTIM_Init+0x15e>
  {
    Error_Handler();
 800235e:	f000 fbe5 	bl	8002b2c <Error_Handler>
  }
  pCompareCfg.CompareValue = PUMP_WIDTH+MICROWAVE_DELAY+MICROWAVE_WIDTH;
 8002362:	f640 536e 	movw	r3, #3438	; 0xd6e
 8002366:	623b      	str	r3, [r7, #32]

  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_E, HRTIM_COMPAREUNIT_2, &pCompareCfg) != HAL_OK)
 8002368:	f107 0320 	add.w	r3, r7, #32
 800236c:	2202      	movs	r2, #2
 800236e:	2104      	movs	r1, #4
 8002370:	484b      	ldr	r0, [pc, #300]	; (80024a0 <MX_HRTIM_Init+0x29c>)
 8002372:	f005 fa2f 	bl	80077d4 <HAL_HRTIM_WaveformCompareConfig>
 8002376:	4603      	mov	r3, r0
 8002378:	2b00      	cmp	r3, #0
 800237a:	d001      	beq.n	8002380 <MX_HRTIM_Init+0x17c>
  {
    Error_Handler();
 800237c:	f000 fbd6 	bl	8002b2c <Error_Handler>
  }
  pCompareCfg.CompareValue = PUMP_WIDTH+(2*MICROWAVE_DELAY)+(2*MICROWAVE_WIDTH)+RAMSEY_TIME+PROBE_WIDTH;
 8002380:	f644 0306 	movw	r3, #18438	; 0x4806
 8002384:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_A, HRTIM_COMPAREUNIT_3, &pCompareCfg) != HAL_OK)
 8002386:	f107 0320 	add.w	r3, r7, #32
 800238a:	2204      	movs	r2, #4
 800238c:	2100      	movs	r1, #0
 800238e:	4844      	ldr	r0, [pc, #272]	; (80024a0 <MX_HRTIM_Init+0x29c>)
 8002390:	f005 fa20 	bl	80077d4 <HAL_HRTIM_WaveformCompareConfig>
 8002394:	4603      	mov	r3, r0
 8002396:	2b00      	cmp	r3, #0
 8002398:	d001      	beq.n	800239e <MX_HRTIM_Init+0x19a>
  {
    Error_Handler();
 800239a:	f000 fbc7 	bl	8002b2c <Error_Handler>
  }
  pCompareCfg.CompareValue = PUMP_WIDTH+MICROWAVE_DELAY+MICROWAVE_WIDTH+RAMSEY_TIME+MICROWAVE_WIDTH;
 800239e:	f244 435d 	movw	r3, #17501	; 0x445d
 80023a2:	623b      	str	r3, [r7, #32]

  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_E, HRTIM_COMPAREUNIT_4, &pCompareCfg) != HAL_OK)
 80023a4:	f107 0320 	add.w	r3, r7, #32
 80023a8:	2208      	movs	r2, #8
 80023aa:	2104      	movs	r1, #4
 80023ac:	483c      	ldr	r0, [pc, #240]	; (80024a0 <MX_HRTIM_Init+0x29c>)
 80023ae:	f005 fa11 	bl	80077d4 <HAL_HRTIM_WaveformCompareConfig>
 80023b2:	4603      	mov	r3, r0
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d001      	beq.n	80023bc <MX_HRTIM_Init+0x1b8>
  {
    Error_Handler();
 80023b8:	f000 fbb8 	bl	8002b2c <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_LOW;
 80023bc:	2302      	movs	r3, #2
 80023be:	603b      	str	r3, [r7, #0]
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_TIMCMP1|HRTIM_OUTPUTSET_TIMCMP3;
 80023c0:	2328      	movs	r3, #40	; 0x28
 80023c2:	607b      	str	r3, [r7, #4]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_TIMCMP2|HRTIM_OUTPUTRESET_TIMPER;
 80023c4:	2314      	movs	r3, #20
 80023c6:	60bb      	str	r3, [r7, #8]
  pOutputCfg.IdleMode = HRTIM_OUTPUTIDLEMODE_NONE;
 80023c8:	2300      	movs	r3, #0
 80023ca:	60fb      	str	r3, [r7, #12]
  pOutputCfg.IdleLevel = HRTIM_OUTPUTIDLELEVEL_ACTIVE;
 80023cc:	2308      	movs	r3, #8
 80023ce:	613b      	str	r3, [r7, #16]
  pOutputCfg.FaultLevel = HRTIM_OUTPUTFAULTLEVEL_NONE;
 80023d0:	2300      	movs	r3, #0
 80023d2:	617b      	str	r3, [r7, #20]
  pOutputCfg.ChopperModeEnable = HRTIM_OUTPUTCHOPPERMODE_DISABLED;
 80023d4:	2300      	movs	r3, #0
 80023d6:	61bb      	str	r3, [r7, #24]
  pOutputCfg.BurstModeEntryDelayed = HRTIM_OUTPUTBURSTMODEENTRY_REGULAR;
 80023d8:	2300      	movs	r3, #0
 80023da:	61fb      	str	r3, [r7, #28]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA1, &pOutputCfg) != HAL_OK)
 80023dc:	463b      	mov	r3, r7
 80023de:	2201      	movs	r2, #1
 80023e0:	2100      	movs	r1, #0
 80023e2:	482f      	ldr	r0, [pc, #188]	; (80024a0 <MX_HRTIM_Init+0x29c>)
 80023e4:	f005 fb64 	bl	8007ab0 <HAL_HRTIM_WaveformOutputConfig>
 80023e8:	4603      	mov	r3, r0
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d001      	beq.n	80023f2 <MX_HRTIM_Init+0x1ee>
  {
    Error_Handler();
 80023ee:	f000 fb9d 	bl	8002b2c <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_HIGH;
 80023f2:	2300      	movs	r3, #0
 80023f4:	603b      	str	r3, [r7, #0]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_TIMCMP2|HRTIM_OUTPUTRESET_TIMCMP4;
 80023f6:	2350      	movs	r3, #80	; 0x50
 80023f8:	60bb      	str	r3, [r7, #8]
  pOutputCfg.IdleLevel = HRTIM_OUTPUTIDLELEVEL_INACTIVE;
 80023fa:	2300      	movs	r3, #0
 80023fc:	613b      	str	r3, [r7, #16]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_E, HRTIM_OUTPUT_TE1, &pOutputCfg) != HAL_OK)
 80023fe:	463b      	mov	r3, r7
 8002400:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002404:	2104      	movs	r1, #4
 8002406:	4826      	ldr	r0, [pc, #152]	; (80024a0 <MX_HRTIM_Init+0x29c>)
 8002408:	f005 fb52 	bl	8007ab0 <HAL_HRTIM_WaveformOutputConfig>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	d001      	beq.n	8002416 <MX_HRTIM_Init+0x212>
  {
    Error_Handler();
 8002412:	f000 fb8b 	bl	8002b2c <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_LOW;
 8002416:	2302      	movs	r3, #2
 8002418:	603b      	str	r3, [r7, #0]
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_TIMCMP3;
 800241a:	2320      	movs	r3, #32
 800241c:	607b      	str	r3, [r7, #4]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_TIMCMP2;
 800241e:	2310      	movs	r3, #16
 8002420:	60bb      	str	r3, [r7, #8]
  pOutputCfg.IdleLevel = HRTIM_OUTPUTIDLELEVEL_ACTIVE;
 8002422:	2308      	movs	r3, #8
 8002424:	613b      	str	r3, [r7, #16]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA2, &pOutputCfg) != HAL_OK)
 8002426:	463b      	mov	r3, r7
 8002428:	2202      	movs	r2, #2
 800242a:	2100      	movs	r1, #0
 800242c:	481c      	ldr	r0, [pc, #112]	; (80024a0 <MX_HRTIM_Init+0x29c>)
 800242e:	f005 fb3f 	bl	8007ab0 <HAL_HRTIM_WaveformOutputConfig>
 8002432:	4603      	mov	r3, r0
 8002434:	2b00      	cmp	r3, #0
 8002436:	d001      	beq.n	800243c <MX_HRTIM_Init+0x238>
  {
    Error_Handler();
 8002438:	f000 fb78 	bl	8002b2c <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_E, &pTimeBaseCfg) != HAL_OK)
 800243c:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002440:	461a      	mov	r2, r3
 8002442:	2104      	movs	r1, #4
 8002444:	4816      	ldr	r0, [pc, #88]	; (80024a0 <MX_HRTIM_Init+0x29c>)
 8002446:	f005 f92b 	bl	80076a0 <HAL_HRTIM_TimeBaseConfig>
 800244a:	4603      	mov	r3, r0
 800244c:	2b00      	cmp	r3, #0
 800244e:	d001      	beq.n	8002454 <MX_HRTIM_Init+0x250>
  {
    Error_Handler();
 8002450:	f000 fb6c 	bl	8002b2c <Error_Handler>
  }
  pCompareCfg.CompareValue = PUMP_WIDTH+MICROWAVE_DELAY;
 8002454:	f240 7353 	movw	r3, #1875	; 0x753
 8002458:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_E, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 800245a:	f107 0320 	add.w	r3, r7, #32
 800245e:	2201      	movs	r2, #1
 8002460:	2104      	movs	r1, #4
 8002462:	480f      	ldr	r0, [pc, #60]	; (80024a0 <MX_HRTIM_Init+0x29c>)
 8002464:	f005 f9b6 	bl	80077d4 <HAL_HRTIM_WaveformCompareConfig>
 8002468:	4603      	mov	r3, r0
 800246a:	2b00      	cmp	r3, #0
 800246c:	d001      	beq.n	8002472 <MX_HRTIM_Init+0x26e>
  {
    Error_Handler();
 800246e:	f000 fb5d 	bl	8002b2c <Error_Handler>
  }
  pCompareCfg.CompareValue = PUMP_WIDTH+MICROWAVE_DELAY+MICROWAVE_WIDTH+RAMSEY_TIME;
 8002472:	f643 6342 	movw	r3, #15938	; 0x3e42
 8002476:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_E, HRTIM_COMPAREUNIT_3, &pCompareCfg) != HAL_OK)
 8002478:	f107 0320 	add.w	r3, r7, #32
 800247c:	2204      	movs	r2, #4
 800247e:	2104      	movs	r1, #4
 8002480:	4807      	ldr	r0, [pc, #28]	; (80024a0 <MX_HRTIM_Init+0x29c>)
 8002482:	f005 f9a7 	bl	80077d4 <HAL_HRTIM_WaveformCompareConfig>
 8002486:	4603      	mov	r3, r0
 8002488:	2b00      	cmp	r3, #0
 800248a:	d001      	beq.n	8002490 <MX_HRTIM_Init+0x28c>
  {
    Error_Handler();
 800248c:	f000 fb4e 	bl	8002b2c <Error_Handler>
  }
  /* USER CODE BEGIN HRTIM_Init 2 */

  /* USER CODE END HRTIM_Init 2 */
  HAL_HRTIM_MspPostInit(&hhrtim);
 8002490:	4803      	ldr	r0, [pc, #12]	; (80024a0 <MX_HRTIM_Init+0x29c>)
 8002492:	f000 fc8d 	bl	8002db0 <HAL_HRTIM_MspPostInit>

}
 8002496:	bf00      	nop
 8002498:	3790      	adds	r7, #144	; 0x90
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	20000384 	.word	0x20000384
 80024a4:	40017400 	.word	0x40017400

080024a8 <MX_LPTIM1_Init>:
  * @brief LPTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPTIM1_Init(void)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 80024ac:	4b13      	ldr	r3, [pc, #76]	; (80024fc <MX_LPTIM1_Init+0x54>)
 80024ae:	4a14      	ldr	r2, [pc, #80]	; (8002500 <MX_LPTIM1_Init+0x58>)
 80024b0:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80024b2:	4b12      	ldr	r3, [pc, #72]	; (80024fc <MX_LPTIM1_Init+0x54>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV32;
 80024b8:	4b10      	ldr	r3, [pc, #64]	; (80024fc <MX_LPTIM1_Init+0x54>)
 80024ba:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 80024be:	609a      	str	r2, [r3, #8]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80024c0:	4b0e      	ldr	r3, [pc, #56]	; (80024fc <MX_LPTIM1_Init+0x54>)
 80024c2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80024c6:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 80024c8:	4b0c      	ldr	r3, [pc, #48]	; (80024fc <MX_LPTIM1_Init+0x54>)
 80024ca:	2200      	movs	r2, #0
 80024cc:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 80024ce:	4b0b      	ldr	r3, [pc, #44]	; (80024fc <MX_LPTIM1_Init+0x54>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	625a      	str	r2, [r3, #36]	; 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 80024d4:	4b09      	ldr	r3, [pc, #36]	; (80024fc <MX_LPTIM1_Init+0x54>)
 80024d6:	2200      	movs	r2, #0
 80024d8:	629a      	str	r2, [r3, #40]	; 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 80024da:	4b08      	ldr	r3, [pc, #32]	; (80024fc <MX_LPTIM1_Init+0x54>)
 80024dc:	2200      	movs	r2, #0
 80024de:	62da      	str	r2, [r3, #44]	; 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 80024e0:	4b06      	ldr	r3, [pc, #24]	; (80024fc <MX_LPTIM1_Init+0x54>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 80024e6:	4805      	ldr	r0, [pc, #20]	; (80024fc <MX_LPTIM1_Init+0x54>)
 80024e8:	f006 fb0e 	bl	8008b08 <HAL_LPTIM_Init>
 80024ec:	4603      	mov	r3, r0
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d001      	beq.n	80024f6 <MX_LPTIM1_Init+0x4e>
  {
    Error_Handler();
 80024f2:	f000 fb1b 	bl	8002b2c <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 80024f6:	bf00      	nop
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	20000460 	.word	0x20000460
 8002500:	40002400 	.word	0x40002400

08002504 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b088      	sub	sp, #32
 8002508:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800250a:	f107 0310 	add.w	r3, r7, #16
 800250e:	2200      	movs	r2, #0
 8002510:	601a      	str	r2, [r3, #0]
 8002512:	605a      	str	r2, [r3, #4]
 8002514:	609a      	str	r2, [r3, #8]
 8002516:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002518:	1d3b      	adds	r3, r7, #4
 800251a:	2200      	movs	r2, #0
 800251c:	601a      	str	r2, [r3, #0]
 800251e:	605a      	str	r2, [r3, #4]
 8002520:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002522:	4b20      	ldr	r3, [pc, #128]	; (80025a4 <MX_TIM1_Init+0xa0>)
 8002524:	4a20      	ldr	r2, [pc, #128]	; (80025a8 <MX_TIM1_Init+0xa4>)
 8002526:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1249;
 8002528:	4b1e      	ldr	r3, [pc, #120]	; (80025a4 <MX_TIM1_Init+0xa0>)
 800252a:	f240 42e1 	movw	r2, #1249	; 0x4e1
 800252e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002530:	4b1c      	ldr	r3, [pc, #112]	; (80025a4 <MX_TIM1_Init+0xa0>)
 8002532:	2200      	movs	r2, #0
 8002534:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002536:	4b1b      	ldr	r3, [pc, #108]	; (80025a4 <MX_TIM1_Init+0xa0>)
 8002538:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800253c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800253e:	4b19      	ldr	r3, [pc, #100]	; (80025a4 <MX_TIM1_Init+0xa0>)
 8002540:	2200      	movs	r2, #0
 8002542:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002544:	4b17      	ldr	r3, [pc, #92]	; (80025a4 <MX_TIM1_Init+0xa0>)
 8002546:	2200      	movs	r2, #0
 8002548:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800254a:	4b16      	ldr	r3, [pc, #88]	; (80025a4 <MX_TIM1_Init+0xa0>)
 800254c:	2200      	movs	r2, #0
 800254e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002550:	4814      	ldr	r0, [pc, #80]	; (80025a4 <MX_TIM1_Init+0xa0>)
 8002552:	f00a fc87 	bl	800ce64 <HAL_TIM_Base_Init>
 8002556:	4603      	mov	r3, r0
 8002558:	2b00      	cmp	r3, #0
 800255a:	d001      	beq.n	8002560 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 800255c:	f000 fae6 	bl	8002b2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002560:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002564:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002566:	f107 0310 	add.w	r3, r7, #16
 800256a:	4619      	mov	r1, r3
 800256c:	480d      	ldr	r0, [pc, #52]	; (80025a4 <MX_TIM1_Init+0xa0>)
 800256e:	f00a fcd1 	bl	800cf14 <HAL_TIM_ConfigClockSource>
 8002572:	4603      	mov	r3, r0
 8002574:	2b00      	cmp	r3, #0
 8002576:	d001      	beq.n	800257c <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8002578:	f000 fad8 	bl	8002b2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800257c:	2300      	movs	r3, #0
 800257e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002580:	2300      	movs	r3, #0
 8002582:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002584:	2300      	movs	r3, #0
 8002586:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002588:	1d3b      	adds	r3, r7, #4
 800258a:	4619      	mov	r1, r3
 800258c:	4805      	ldr	r0, [pc, #20]	; (80025a4 <MX_TIM1_Init+0xa0>)
 800258e:	f00a fef1 	bl	800d374 <HAL_TIMEx_MasterConfigSynchronization>
 8002592:	4603      	mov	r3, r0
 8002594:	2b00      	cmp	r3, #0
 8002596:	d001      	beq.n	800259c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8002598:	f000 fac8 	bl	8002b2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800259c:	bf00      	nop
 800259e:	3720      	adds	r7, #32
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}
 80025a4:	20000498 	.word	0x20000498
 80025a8:	40010000 	.word	0x40010000

080025ac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b088      	sub	sp, #32
 80025b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025b2:	f107 0310 	add.w	r3, r7, #16
 80025b6:	2200      	movs	r2, #0
 80025b8:	601a      	str	r2, [r3, #0]
 80025ba:	605a      	str	r2, [r3, #4]
 80025bc:	609a      	str	r2, [r3, #8]
 80025be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025c0:	1d3b      	adds	r3, r7, #4
 80025c2:	2200      	movs	r2, #0
 80025c4:	601a      	str	r2, [r3, #0]
 80025c6:	605a      	str	r2, [r3, #4]
 80025c8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80025ca:	4b1e      	ldr	r3, [pc, #120]	; (8002644 <MX_TIM2_Init+0x98>)
 80025cc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80025d0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 124;
 80025d2:	4b1c      	ldr	r3, [pc, #112]	; (8002644 <MX_TIM2_Init+0x98>)
 80025d4:	227c      	movs	r2, #124	; 0x7c
 80025d6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025d8:	4b1a      	ldr	r3, [pc, #104]	; (8002644 <MX_TIM2_Init+0x98>)
 80025da:	2200      	movs	r2, #0
 80025dc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80025de:	4b19      	ldr	r3, [pc, #100]	; (8002644 <MX_TIM2_Init+0x98>)
 80025e0:	f04f 32ff 	mov.w	r2, #4294967295
 80025e4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025e6:	4b17      	ldr	r3, [pc, #92]	; (8002644 <MX_TIM2_Init+0x98>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025ec:	4b15      	ldr	r3, [pc, #84]	; (8002644 <MX_TIM2_Init+0x98>)
 80025ee:	2200      	movs	r2, #0
 80025f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80025f2:	4814      	ldr	r0, [pc, #80]	; (8002644 <MX_TIM2_Init+0x98>)
 80025f4:	f00a fc36 	bl	800ce64 <HAL_TIM_Base_Init>
 80025f8:	4603      	mov	r3, r0
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d001      	beq.n	8002602 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80025fe:	f000 fa95 	bl	8002b2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002602:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002606:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002608:	f107 0310 	add.w	r3, r7, #16
 800260c:	4619      	mov	r1, r3
 800260e:	480d      	ldr	r0, [pc, #52]	; (8002644 <MX_TIM2_Init+0x98>)
 8002610:	f00a fc80 	bl	800cf14 <HAL_TIM_ConfigClockSource>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d001      	beq.n	800261e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800261a:	f000 fa87 	bl	8002b2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800261e:	2300      	movs	r3, #0
 8002620:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002622:	2300      	movs	r3, #0
 8002624:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002626:	1d3b      	adds	r3, r7, #4
 8002628:	4619      	mov	r1, r3
 800262a:	4806      	ldr	r0, [pc, #24]	; (8002644 <MX_TIM2_Init+0x98>)
 800262c:	f00a fea2 	bl	800d374 <HAL_TIMEx_MasterConfigSynchronization>
 8002630:	4603      	mov	r3, r0
 8002632:	2b00      	cmp	r3, #0
 8002634:	d001      	beq.n	800263a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002636:	f000 fa79 	bl	8002b2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800263a:	bf00      	nop
 800263c:	3720      	adds	r7, #32
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}
 8002642:	bf00      	nop
 8002644:	200004e4 	.word	0x200004e4

08002648 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b088      	sub	sp, #32
 800264c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800264e:	f107 0310 	add.w	r3, r7, #16
 8002652:	2200      	movs	r2, #0
 8002654:	601a      	str	r2, [r3, #0]
 8002656:	605a      	str	r2, [r3, #4]
 8002658:	609a      	str	r2, [r3, #8]
 800265a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800265c:	1d3b      	adds	r3, r7, #4
 800265e:	2200      	movs	r2, #0
 8002660:	601a      	str	r2, [r3, #0]
 8002662:	605a      	str	r2, [r3, #4]
 8002664:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002666:	4b1d      	ldr	r3, [pc, #116]	; (80026dc <MX_TIM3_Init+0x94>)
 8002668:	4a1d      	ldr	r2, [pc, #116]	; (80026e0 <MX_TIM3_Init+0x98>)
 800266a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 124;
 800266c:	4b1b      	ldr	r3, [pc, #108]	; (80026dc <MX_TIM3_Init+0x94>)
 800266e:	227c      	movs	r2, #124	; 0x7c
 8002670:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002672:	4b1a      	ldr	r3, [pc, #104]	; (80026dc <MX_TIM3_Init+0x94>)
 8002674:	2200      	movs	r2, #0
 8002676:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002678:	4b18      	ldr	r3, [pc, #96]	; (80026dc <MX_TIM3_Init+0x94>)
 800267a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800267e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002680:	4b16      	ldr	r3, [pc, #88]	; (80026dc <MX_TIM3_Init+0x94>)
 8002682:	2200      	movs	r2, #0
 8002684:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002686:	4b15      	ldr	r3, [pc, #84]	; (80026dc <MX_TIM3_Init+0x94>)
 8002688:	2200      	movs	r2, #0
 800268a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800268c:	4813      	ldr	r0, [pc, #76]	; (80026dc <MX_TIM3_Init+0x94>)
 800268e:	f00a fbe9 	bl	800ce64 <HAL_TIM_Base_Init>
 8002692:	4603      	mov	r3, r0
 8002694:	2b00      	cmp	r3, #0
 8002696:	d001      	beq.n	800269c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8002698:	f000 fa48 	bl	8002b2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800269c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80026a0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80026a2:	f107 0310 	add.w	r3, r7, #16
 80026a6:	4619      	mov	r1, r3
 80026a8:	480c      	ldr	r0, [pc, #48]	; (80026dc <MX_TIM3_Init+0x94>)
 80026aa:	f00a fc33 	bl	800cf14 <HAL_TIM_ConfigClockSource>
 80026ae:	4603      	mov	r3, r0
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d001      	beq.n	80026b8 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80026b4:	f000 fa3a 	bl	8002b2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026b8:	2300      	movs	r3, #0
 80026ba:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026bc:	2300      	movs	r3, #0
 80026be:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80026c0:	1d3b      	adds	r3, r7, #4
 80026c2:	4619      	mov	r1, r3
 80026c4:	4805      	ldr	r0, [pc, #20]	; (80026dc <MX_TIM3_Init+0x94>)
 80026c6:	f00a fe55 	bl	800d374 <HAL_TIMEx_MasterConfigSynchronization>
 80026ca:	4603      	mov	r3, r0
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d001      	beq.n	80026d4 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80026d0:	f000 fa2c 	bl	8002b2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80026d4:	bf00      	nop
 80026d6:	3720      	adds	r7, #32
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}
 80026dc:	20000530 	.word	0x20000530
 80026e0:	40000400 	.word	0x40000400

080026e4 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b088      	sub	sp, #32
 80026e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026ea:	f107 0310 	add.w	r3, r7, #16
 80026ee:	2200      	movs	r2, #0
 80026f0:	601a      	str	r2, [r3, #0]
 80026f2:	605a      	str	r2, [r3, #4]
 80026f4:	609a      	str	r2, [r3, #8]
 80026f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026f8:	1d3b      	adds	r3, r7, #4
 80026fa:	2200      	movs	r2, #0
 80026fc:	601a      	str	r2, [r3, #0]
 80026fe:	605a      	str	r2, [r3, #4]
 8002700:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002702:	4b1d      	ldr	r3, [pc, #116]	; (8002778 <MX_TIM5_Init+0x94>)
 8002704:	4a1d      	ldr	r2, [pc, #116]	; (800277c <MX_TIM5_Init+0x98>)
 8002706:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 124;
 8002708:	4b1b      	ldr	r3, [pc, #108]	; (8002778 <MX_TIM5_Init+0x94>)
 800270a:	227c      	movs	r2, #124	; 0x7c
 800270c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800270e:	4b1a      	ldr	r3, [pc, #104]	; (8002778 <MX_TIM5_Init+0x94>)
 8002710:	2200      	movs	r2, #0
 8002712:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8002714:	4b18      	ldr	r3, [pc, #96]	; (8002778 <MX_TIM5_Init+0x94>)
 8002716:	f04f 32ff 	mov.w	r2, #4294967295
 800271a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800271c:	4b16      	ldr	r3, [pc, #88]	; (8002778 <MX_TIM5_Init+0x94>)
 800271e:	2200      	movs	r2, #0
 8002720:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002722:	4b15      	ldr	r3, [pc, #84]	; (8002778 <MX_TIM5_Init+0x94>)
 8002724:	2200      	movs	r2, #0
 8002726:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002728:	4813      	ldr	r0, [pc, #76]	; (8002778 <MX_TIM5_Init+0x94>)
 800272a:	f00a fb9b 	bl	800ce64 <HAL_TIM_Base_Init>
 800272e:	4603      	mov	r3, r0
 8002730:	2b00      	cmp	r3, #0
 8002732:	d001      	beq.n	8002738 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8002734:	f000 f9fa 	bl	8002b2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002738:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800273c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800273e:	f107 0310 	add.w	r3, r7, #16
 8002742:	4619      	mov	r1, r3
 8002744:	480c      	ldr	r0, [pc, #48]	; (8002778 <MX_TIM5_Init+0x94>)
 8002746:	f00a fbe5 	bl	800cf14 <HAL_TIM_ConfigClockSource>
 800274a:	4603      	mov	r3, r0
 800274c:	2b00      	cmp	r3, #0
 800274e:	d001      	beq.n	8002754 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8002750:	f000 f9ec 	bl	8002b2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002754:	2300      	movs	r3, #0
 8002756:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002758:	2300      	movs	r3, #0
 800275a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800275c:	1d3b      	adds	r3, r7, #4
 800275e:	4619      	mov	r1, r3
 8002760:	4805      	ldr	r0, [pc, #20]	; (8002778 <MX_TIM5_Init+0x94>)
 8002762:	f00a fe07 	bl	800d374 <HAL_TIMEx_MasterConfigSynchronization>
 8002766:	4603      	mov	r3, r0
 8002768:	2b00      	cmp	r3, #0
 800276a:	d001      	beq.n	8002770 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 800276c:	f000 f9de 	bl	8002b2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002770:	bf00      	nop
 8002772:	3720      	adds	r7, #32
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}
 8002778:	2000057c 	.word	0x2000057c
 800277c:	40000c00 	.word	0x40000c00

08002780 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002784:	4b22      	ldr	r3, [pc, #136]	; (8002810 <MX_USART3_UART_Init+0x90>)
 8002786:	4a23      	ldr	r2, [pc, #140]	; (8002814 <MX_USART3_UART_Init+0x94>)
 8002788:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 1000000;
 800278a:	4b21      	ldr	r3, [pc, #132]	; (8002810 <MX_USART3_UART_Init+0x90>)
 800278c:	4a22      	ldr	r2, [pc, #136]	; (8002818 <MX_USART3_UART_Init+0x98>)
 800278e:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002790:	4b1f      	ldr	r3, [pc, #124]	; (8002810 <MX_USART3_UART_Init+0x90>)
 8002792:	2200      	movs	r2, #0
 8002794:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002796:	4b1e      	ldr	r3, [pc, #120]	; (8002810 <MX_USART3_UART_Init+0x90>)
 8002798:	2200      	movs	r2, #0
 800279a:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800279c:	4b1c      	ldr	r3, [pc, #112]	; (8002810 <MX_USART3_UART_Init+0x90>)
 800279e:	2200      	movs	r2, #0
 80027a0:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80027a2:	4b1b      	ldr	r3, [pc, #108]	; (8002810 <MX_USART3_UART_Init+0x90>)
 80027a4:	220c      	movs	r2, #12
 80027a6:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027a8:	4b19      	ldr	r3, [pc, #100]	; (8002810 <MX_USART3_UART_Init+0x90>)
 80027aa:	2200      	movs	r2, #0
 80027ac:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80027ae:	4b18      	ldr	r3, [pc, #96]	; (8002810 <MX_USART3_UART_Init+0x90>)
 80027b0:	2200      	movs	r2, #0
 80027b2:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80027b4:	4b16      	ldr	r3, [pc, #88]	; (8002810 <MX_USART3_UART_Init+0x90>)
 80027b6:	2200      	movs	r2, #0
 80027b8:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80027ba:	4b15      	ldr	r3, [pc, #84]	; (8002810 <MX_USART3_UART_Init+0x90>)
 80027bc:	2200      	movs	r2, #0
 80027be:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80027c0:	4b13      	ldr	r3, [pc, #76]	; (8002810 <MX_USART3_UART_Init+0x90>)
 80027c2:	2200      	movs	r2, #0
 80027c4:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80027c6:	4812      	ldr	r0, [pc, #72]	; (8002810 <MX_USART3_UART_Init+0x90>)
 80027c8:	f00a fe62 	bl	800d490 <HAL_UART_Init>
 80027cc:	4603      	mov	r3, r0
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d001      	beq.n	80027d6 <MX_USART3_UART_Init+0x56>
  {
    Error_Handler();
 80027d2:	f000 f9ab 	bl	8002b2c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80027d6:	2100      	movs	r1, #0
 80027d8:	480d      	ldr	r0, [pc, #52]	; (8002810 <MX_USART3_UART_Init+0x90>)
 80027da:	f00b fef2 	bl	800e5c2 <HAL_UARTEx_SetTxFifoThreshold>
 80027de:	4603      	mov	r3, r0
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d001      	beq.n	80027e8 <MX_USART3_UART_Init+0x68>
  {
    Error_Handler();
 80027e4:	f000 f9a2 	bl	8002b2c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80027e8:	2100      	movs	r1, #0
 80027ea:	4809      	ldr	r0, [pc, #36]	; (8002810 <MX_USART3_UART_Init+0x90>)
 80027ec:	f00b ff27 	bl	800e63e <HAL_UARTEx_SetRxFifoThreshold>
 80027f0:	4603      	mov	r3, r0
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d001      	beq.n	80027fa <MX_USART3_UART_Init+0x7a>
  {
    Error_Handler();
 80027f6:	f000 f999 	bl	8002b2c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80027fa:	4805      	ldr	r0, [pc, #20]	; (8002810 <MX_USART3_UART_Init+0x90>)
 80027fc:	f00b fea8 	bl	800e550 <HAL_UARTEx_DisableFifoMode>
 8002800:	4603      	mov	r3, r0
 8002802:	2b00      	cmp	r3, #0
 8002804:	d001      	beq.n	800280a <MX_USART3_UART_Init+0x8a>
  {
    Error_Handler();
 8002806:	f000 f991 	bl	8002b2c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800280a:	bf00      	nop
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	200005c8 	.word	0x200005c8
 8002814:	40004800 	.word	0x40004800
 8002818:	000f4240 	.word	0x000f4240

0800281c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b08e      	sub	sp, #56	; 0x38
 8002820:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002822:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002826:	2200      	movs	r2, #0
 8002828:	601a      	str	r2, [r3, #0]
 800282a:	605a      	str	r2, [r3, #4]
 800282c:	609a      	str	r2, [r3, #8]
 800282e:	60da      	str	r2, [r3, #12]
 8002830:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002832:	4ba0      	ldr	r3, [pc, #640]	; (8002ab4 <MX_GPIO_Init+0x298>)
 8002834:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002838:	4a9e      	ldr	r2, [pc, #632]	; (8002ab4 <MX_GPIO_Init+0x298>)
 800283a:	f043 0310 	orr.w	r3, r3, #16
 800283e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002842:	4b9c      	ldr	r3, [pc, #624]	; (8002ab4 <MX_GPIO_Init+0x298>)
 8002844:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002848:	f003 0310 	and.w	r3, r3, #16
 800284c:	623b      	str	r3, [r7, #32]
 800284e:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002850:	4b98      	ldr	r3, [pc, #608]	; (8002ab4 <MX_GPIO_Init+0x298>)
 8002852:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002856:	4a97      	ldr	r2, [pc, #604]	; (8002ab4 <MX_GPIO_Init+0x298>)
 8002858:	f043 0304 	orr.w	r3, r3, #4
 800285c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002860:	4b94      	ldr	r3, [pc, #592]	; (8002ab4 <MX_GPIO_Init+0x298>)
 8002862:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002866:	f003 0304 	and.w	r3, r3, #4
 800286a:	61fb      	str	r3, [r7, #28]
 800286c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800286e:	4b91      	ldr	r3, [pc, #580]	; (8002ab4 <MX_GPIO_Init+0x298>)
 8002870:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002874:	4a8f      	ldr	r2, [pc, #572]	; (8002ab4 <MX_GPIO_Init+0x298>)
 8002876:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800287a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800287e:	4b8d      	ldr	r3, [pc, #564]	; (8002ab4 <MX_GPIO_Init+0x298>)
 8002880:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002884:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002888:	61bb      	str	r3, [r7, #24]
 800288a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800288c:	4b89      	ldr	r3, [pc, #548]	; (8002ab4 <MX_GPIO_Init+0x298>)
 800288e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002892:	4a88      	ldr	r2, [pc, #544]	; (8002ab4 <MX_GPIO_Init+0x298>)
 8002894:	f043 0301 	orr.w	r3, r3, #1
 8002898:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800289c:	4b85      	ldr	r3, [pc, #532]	; (8002ab4 <MX_GPIO_Init+0x298>)
 800289e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80028a2:	f003 0301 	and.w	r3, r3, #1
 80028a6:	617b      	str	r3, [r7, #20]
 80028a8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028aa:	4b82      	ldr	r3, [pc, #520]	; (8002ab4 <MX_GPIO_Init+0x298>)
 80028ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80028b0:	4a80      	ldr	r2, [pc, #512]	; (8002ab4 <MX_GPIO_Init+0x298>)
 80028b2:	f043 0302 	orr.w	r3, r3, #2
 80028b6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80028ba:	4b7e      	ldr	r3, [pc, #504]	; (8002ab4 <MX_GPIO_Init+0x298>)
 80028bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80028c0:	f003 0302 	and.w	r3, r3, #2
 80028c4:	613b      	str	r3, [r7, #16]
 80028c6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80028c8:	4b7a      	ldr	r3, [pc, #488]	; (8002ab4 <MX_GPIO_Init+0x298>)
 80028ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80028ce:	4a79      	ldr	r2, [pc, #484]	; (8002ab4 <MX_GPIO_Init+0x298>)
 80028d0:	f043 0320 	orr.w	r3, r3, #32
 80028d4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80028d8:	4b76      	ldr	r3, [pc, #472]	; (8002ab4 <MX_GPIO_Init+0x298>)
 80028da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80028de:	f003 0320 	and.w	r3, r3, #32
 80028e2:	60fb      	str	r3, [r7, #12]
 80028e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80028e6:	4b73      	ldr	r3, [pc, #460]	; (8002ab4 <MX_GPIO_Init+0x298>)
 80028e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80028ec:	4a71      	ldr	r2, [pc, #452]	; (8002ab4 <MX_GPIO_Init+0x298>)
 80028ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80028f2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80028f6:	4b6f      	ldr	r3, [pc, #444]	; (8002ab4 <MX_GPIO_Init+0x298>)
 80028f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80028fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002900:	60bb      	str	r3, [r7, #8]
 8002902:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002904:	4b6b      	ldr	r3, [pc, #428]	; (8002ab4 <MX_GPIO_Init+0x298>)
 8002906:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800290a:	4a6a      	ldr	r2, [pc, #424]	; (8002ab4 <MX_GPIO_Init+0x298>)
 800290c:	f043 0308 	orr.w	r3, r3, #8
 8002910:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002914:	4b67      	ldr	r3, [pc, #412]	; (8002ab4 <MX_GPIO_Init+0x298>)
 8002916:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800291a:	f003 0308 	and.w	r3, r3, #8
 800291e:	607b      	str	r3, [r7, #4]
 8002920:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ATT_4_Pin|ATT_8_Pin|ATT_16_Pin, GPIO_PIN_SET);
 8002922:	2201      	movs	r2, #1
 8002924:	2134      	movs	r1, #52	; 0x34
 8002926:	4864      	ldr	r0, [pc, #400]	; (8002ab8 <MX_GPIO_Init+0x29c>)
 8002928:	f004 fd92 	bl	8007450 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|MW_INVALID_Pin|LASER_TUNING_Pin|LD3_Pin
 800292c:	2200      	movs	r2, #0
 800292e:	f245 1103 	movw	r1, #20739	; 0x5103
 8002932:	4862      	ldr	r0, [pc, #392]	; (8002abc <MX_GPIO_Init+0x2a0>)
 8002934:	f004 fd8c 	bl	8007450 <HAL_GPIO_WritePin>
                          |SPARE_OUT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SCOPE_TRIG_OUT_GPIO_Port, SCOPE_TRIG_OUT_Pin, GPIO_PIN_RESET);
 8002938:	2200      	movs	r2, #0
 800293a:	2101      	movs	r1, #1
 800293c:	4860      	ldr	r0, [pc, #384]	; (8002ac0 <MX_GPIO_Init+0x2a4>)
 800293e:	f004 fd87 	bl	8007450 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8002942:	2200      	movs	r2, #0
 8002944:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002948:	485e      	ldr	r0, [pc, #376]	; (8002ac4 <MX_GPIO_Init+0x2a8>)
 800294a:	f004 fd81 	bl	8007450 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SCLK_Pin|MOSI_Pin|REG_EN_Pin, GPIO_PIN_RESET);
 800294e:	2200      	movs	r2, #0
 8002950:	f44f 5198 	mov.w	r1, #4864	; 0x1300
 8002954:	485c      	ldr	r0, [pc, #368]	; (8002ac8 <MX_GPIO_Init+0x2ac>)
 8002956:	f004 fd7b 	bl	8007450 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SEN_GPIO_Port, SEN_Pin, GPIO_PIN_SET);
 800295a:	2201      	movs	r2, #1
 800295c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002960:	4859      	ldr	r0, [pc, #356]	; (8002ac8 <MX_GPIO_Init+0x2ac>)
 8002962:	f004 fd75 	bl	8007450 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, ATT_2_Pin|ATT_1_Pin|ATT_05_Pin|ATT_025_Pin
 8002966:	2201      	movs	r2, #1
 8002968:	21f8      	movs	r1, #248	; 0xf8
 800296a:	4856      	ldr	r0, [pc, #344]	; (8002ac4 <MX_GPIO_Init+0x2a8>)
 800296c:	f004 fd70 	bl	8007450 <HAL_GPIO_WritePin>
                          |ATT_LE_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002970:	2200      	movs	r2, #0
 8002972:	2102      	movs	r1, #2
 8002974:	4850      	ldr	r0, [pc, #320]	; (8002ab8 <MX_GPIO_Init+0x29c>)
 8002976:	f004 fd6b 	bl	8007450 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ATT_4_Pin ATT_8_Pin ATT_16_Pin LD2_Pin */
  GPIO_InitStruct.Pin = ATT_4_Pin|ATT_8_Pin|ATT_16_Pin|LD2_Pin;
 800297a:	2336      	movs	r3, #54	; 0x36
 800297c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800297e:	2301      	movs	r3, #1
 8002980:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002982:	2300      	movs	r3, #0
 8002984:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002986:	2300      	movs	r3, #0
 8002988:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800298a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800298e:	4619      	mov	r1, r3
 8002990:	4849      	ldr	r0, [pc, #292]	; (8002ab8 <MX_GPIO_Init+0x29c>)
 8002992:	f004 fb95 	bl	80070c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLUE_BUTTON_Pin */
  GPIO_InitStruct.Pin = BLUE_BUTTON_Pin;
 8002996:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800299a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800299c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80029a0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a2:	2300      	movs	r3, #0
 80029a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BLUE_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80029a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80029aa:	4619      	mov	r1, r3
 80029ac:	4846      	ldr	r0, [pc, #280]	; (8002ac8 <MX_GPIO_Init+0x2ac>)
 80029ae:	f004 fb87 	bl	80070c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin MW_INVALID_Pin LASER_TUNING_Pin LD3_Pin
                           SPARE_OUT_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|MW_INVALID_Pin|LASER_TUNING_Pin|LD3_Pin
 80029b2:	f245 1303 	movw	r3, #20739	; 0x5103
 80029b6:	627b      	str	r3, [r7, #36]	; 0x24
                          |SPARE_OUT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029b8:	2301      	movs	r3, #1
 80029ba:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029bc:	2300      	movs	r3, #0
 80029be:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029c0:	2300      	movs	r3, #0
 80029c2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80029c8:	4619      	mov	r1, r3
 80029ca:	483c      	ldr	r0, [pc, #240]	; (8002abc <MX_GPIO_Init+0x2a0>)
 80029cc:	f004 fb78 	bl	80070c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80029d0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80029d4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80029d6:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80029da:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029dc:	2300      	movs	r3, #0
 80029de:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80029e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80029e4:	4619      	mov	r1, r3
 80029e6:	4839      	ldr	r0, [pc, #228]	; (8002acc <MX_GPIO_Init+0x2b0>)
 80029e8:	f004 fb6a 	bl	80070c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SCOPE_TRIG_OUT_Pin */
  GPIO_InitStruct.Pin = SCOPE_TRIG_OUT_Pin;
 80029ec:	2301      	movs	r3, #1
 80029ee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029f0:	2301      	movs	r3, #1
 80029f2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f4:	2300      	movs	r3, #0
 80029f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029f8:	2300      	movs	r3, #0
 80029fa:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SCOPE_TRIG_OUT_GPIO_Port, &GPIO_InitStruct);
 80029fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a00:	4619      	mov	r1, r3
 8002a02:	482f      	ldr	r0, [pc, #188]	; (8002ac0 <MX_GPIO_Init+0x2a4>)
 8002a04:	f004 fb5c 	bl	80070c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin ATT_2_Pin ATT_1_Pin ATT_05_Pin
                           ATT_025_Pin ATT_LE_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|ATT_2_Pin|ATT_1_Pin|ATT_05_Pin
 8002a08:	f44f 639f 	mov.w	r3, #1272	; 0x4f8
 8002a0c:	627b      	str	r3, [r7, #36]	; 0x24
                          |ATT_025_Pin|ATT_LE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a12:	2300      	movs	r3, #0
 8002a14:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a16:	2300      	movs	r3, #0
 8002a18:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a1a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a1e:	4619      	mov	r1, r3
 8002a20:	4828      	ldr	r0, [pc, #160]	; (8002ac4 <MX_GPIO_Init+0x2a8>)
 8002a22:	f004 fb4d 	bl	80070c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 8002a26:	2380      	movs	r3, #128	; 0x80
 8002a28:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002a2a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002a2e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a30:	2300      	movs	r3, #0
 8002a32:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8002a34:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a38:	4619      	mov	r1, r3
 8002a3a:	4821      	ldr	r0, [pc, #132]	; (8002ac0 <MX_GPIO_Init+0x2a4>)
 8002a3c:	f004 fb40 	bl	80070c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SCLK_Pin MOSI_Pin SEN_Pin REG_EN_Pin */
  GPIO_InitStruct.Pin = SCLK_Pin|MOSI_Pin|SEN_Pin|REG_EN_Pin;
 8002a40:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8002a44:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a46:	2301      	movs	r3, #1
 8002a48:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002a4a:	2302      	movs	r3, #2
 8002a4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a56:	4619      	mov	r1, r3
 8002a58:	481b      	ldr	r0, [pc, #108]	; (8002ac8 <MX_GPIO_Init+0x2ac>)
 8002a5a:	f004 fb31 	bl	80070c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8002a5e:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8002a62:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a64:	2302      	movs	r3, #2
 8002a66:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8002a70:	230a      	movs	r3, #10
 8002a72:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a78:	4619      	mov	r1, r3
 8002a7a:	4815      	ldr	r0, [pc, #84]	; (8002ad0 <MX_GPIO_Init+0x2b4>)
 8002a7c:	f004 fb20 	bl	80070c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MISO_Pin */
  GPIO_InitStruct.Pin = MISO_Pin;
 8002a80:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a84:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a86:	2300      	movs	r3, #0
 8002a88:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(MISO_GPIO_Port, &GPIO_InitStruct);
 8002a8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a92:	4619      	mov	r1, r3
 8002a94:	480c      	ldr	r0, [pc, #48]	; (8002ac8 <MX_GPIO_Init+0x2ac>)
 8002a96:	f004 fb13 	bl	80070c0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	2100      	movs	r1, #0
 8002a9e:	2028      	movs	r0, #40	; 0x28
 8002aa0:	f002 fe03 	bl	80056aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002aa4:	2028      	movs	r0, #40	; 0x28
 8002aa6:	f002 fe1a 	bl	80056de <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002aaa:	bf00      	nop
 8002aac:	3738      	adds	r7, #56	; 0x38
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	58024400 	.word	0x58024400
 8002ab8:	58021000 	.word	0x58021000
 8002abc:	58020400 	.word	0x58020400
 8002ac0:	58021800 	.word	0x58021800
 8002ac4:	58020c00 	.word	0x58020c00
 8002ac8:	58020800 	.word	0x58020800
 8002acc:	58021400 	.word	0x58021400
 8002ad0:	58020000 	.word	0x58020000

08002ad4 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b082      	sub	sp, #8
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
  adc_val = HAL_ADC_GetValue(&hadc3);
 8002adc:	480e      	ldr	r0, [pc, #56]	; (8002b18 <HAL_ADC_ConvCpltCallback+0x44>)
 8002ade:	f001 fc9f 	bl	8004420 <HAL_ADC_GetValue>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	4a0d      	ldr	r2, [pc, #52]	; (8002b1c <HAL_ADC_ConvCpltCallback+0x48>)
 8002ae6:	6013      	str	r3, [r2, #0]
  //printf("ADC value: %lu \r\n", adc_val);
  dac_val = adc_val >> 4;
 8002ae8:	4b0c      	ldr	r3, [pc, #48]	; (8002b1c <HAL_ADC_ConvCpltCallback+0x48>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	091b      	lsrs	r3, r3, #4
 8002aee:	4a0c      	ldr	r2, [pc, #48]	; (8002b20 <HAL_ADC_ConvCpltCallback+0x4c>)
 8002af0:	6013      	str	r3, [r2, #0]
  sample_count++;
 8002af2:	4b0c      	ldr	r3, [pc, #48]	; (8002b24 <HAL_ADC_ConvCpltCallback+0x50>)
 8002af4:	881b      	ldrh	r3, [r3, #0]
 8002af6:	b29b      	uxth	r3, r3
 8002af8:	3301      	adds	r3, #1
 8002afa:	b29a      	uxth	r2, r3
 8002afc:	4b09      	ldr	r3, [pc, #36]	; (8002b24 <HAL_ADC_ConvCpltCallback+0x50>)
 8002afe:	801a      	strh	r2, [r3, #0]
	  printf("ADC reading: %lu, max: %lu, min: %lu \r\n", adc_val, adc_max, adc_min);
  }
  //printf("ADC reading: %lu, max: %lu, min: %lu \r\n", adc_val, adc_max, adc_min);
#endif //QUANTIFY_ADC_NOISE
  //printf("ADC value: %lu, DAC value: %lu \r\n", adc_val, dac_val);
  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dac_val);
 8002b00:	4b07      	ldr	r3, [pc, #28]	; (8002b20 <HAL_ADC_ConvCpltCallback+0x4c>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	2200      	movs	r2, #0
 8002b06:	2100      	movs	r1, #0
 8002b08:	4807      	ldr	r0, [pc, #28]	; (8002b28 <HAL_ADC_ConvCpltCallback+0x54>)
 8002b0a:	f002 fe76 	bl	80057fa <HAL_DAC_SetValue>
  //HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 2048);
}
 8002b0e:	bf00      	nop
 8002b10:	3708      	adds	r7, #8
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	2000030c 	.word	0x2000030c
 8002b1c:	20000664 	.word	0x20000664
 8002b20:	20000668 	.word	0x20000668
 8002b24:	2000065e 	.word	0x2000065e
 8002b28:	20000370 	.word	0x20000370

08002b2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002b30:	b672      	cpsid	i
}
 8002b32:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	__disable_irq();

	printf("Error handler routine called\r\n");
 8002b34:	4810      	ldr	r0, [pc, #64]	; (8002b78 <Error_Handler+0x4c>)
 8002b36:	f016 fdb9 	bl	80196ac <puts>

	/* Disable the AOM */
	HAL_HRTIM_WaveformOutputStop(&hhrtim, HRTIM_OUTPUT_TA1 | HRTIM_OUTPUT_TA2 | HRTIM_OUTPUT_TE1);
 8002b3a:	f240 1103 	movw	r1, #259	; 0x103
 8002b3e:	480f      	ldr	r0, [pc, #60]	; (8002b7c <Error_Handler+0x50>)
 8002b40:	f005 f814 	bl	8007b6c <HAL_HRTIM_WaveformOutputStop>
	HAL_HRTIM_WaveformCounterStop_IT(&hhrtim, HRTIM_TIMERID_TIMER_A | HRTIM_TIMERID_TIMER_E);
 8002b44:	f44f 1108 	mov.w	r1, #2228224	; 0x220000
 8002b48:	480c      	ldr	r0, [pc, #48]	; (8002b7c <Error_Handler+0x50>)
 8002b4a:	f005 f8ad 	bl	8007ca8 <HAL_HRTIM_WaveformCountStop_IT>

	/* Power down the synthesiser */
	HAL_GPIO_WritePin(REG_EN_GPIO_Port, REG_EN_Pin, 0);
 8002b4e:	2200      	movs	r2, #0
 8002b50:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002b54:	480a      	ldr	r0, [pc, #40]	; (8002b80 <Error_Handler+0x54>)
 8002b56:	f004 fc7b 	bl	8007450 <HAL_GPIO_WritePin>

	while (1) {
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin); //toggle red LED
 8002b5a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002b5e:	4809      	ldr	r0, [pc, #36]	; (8002b84 <Error_Handler+0x58>)
 8002b60:	f004 fc8f 	bl	8007482 <HAL_GPIO_TogglePin>
		timer_delay(SLOW_TIMER, ERROR_LED_DELAY);
 8002b64:	4b08      	ldr	r3, [pc, #32]	; (8002b88 <Error_Handler+0x5c>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002b6c:	4611      	mov	r1, r2
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f018 fcda 	bl	801b528 <__timer_delay_veneer>
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin); //toggle red LED
 8002b74:	e7f1      	b.n	8002b5a <Error_Handler+0x2e>
 8002b76:	bf00      	nop
 8002b78:	0801b720 	.word	0x0801b720
 8002b7c:	20000384 	.word	0x20000384
 8002b80:	58020800 	.word	0x58020800
 8002b84:	58020400 	.word	0x58020400
 8002b88:	20000018 	.word	0x20000018

08002b8c <HAL_MspInit>:
void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef *hhrtim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b083      	sub	sp, #12
 8002b90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b92:	4b0a      	ldr	r3, [pc, #40]	; (8002bbc <HAL_MspInit+0x30>)
 8002b94:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002b98:	4a08      	ldr	r2, [pc, #32]	; (8002bbc <HAL_MspInit+0x30>)
 8002b9a:	f043 0302 	orr.w	r3, r3, #2
 8002b9e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8002ba2:	4b06      	ldr	r3, [pc, #24]	; (8002bbc <HAL_MspInit+0x30>)
 8002ba4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002ba8:	f003 0302 	and.w	r3, r3, #2
 8002bac:	607b      	str	r3, [r7, #4]
 8002bae:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002bb0:	bf00      	nop
 8002bb2:	370c      	adds	r7, #12
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bba:	4770      	bx	lr
 8002bbc:	58024400 	.word	0x58024400

08002bc0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b0b4      	sub	sp, #208	; 0xd0
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002bc8:	f107 0310 	add.w	r3, r7, #16
 8002bcc:	22c0      	movs	r2, #192	; 0xc0
 8002bce:	2100      	movs	r1, #0
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	f016 fe5b 	bl	801988c <memset>
  if(hadc->Instance==ADC3)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4a2b      	ldr	r2, [pc, #172]	; (8002c88 <HAL_ADC_MspInit+0xc8>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d14e      	bne.n	8002c7e <HAL_ADC_MspInit+0xbe>

  /* USER CODE END ADC3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002be0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8002be4:	f04f 0300 	mov.w	r3, #0
 8002be8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 8002bec:	2301      	movs	r3, #1
 8002bee:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 19;
 8002bf0:	2313      	movs	r3, #19
 8002bf2:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 79;
 8002bf4:	234f      	movs	r3, #79	; 0x4f
 8002bf6:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8002bf8:	2302      	movs	r3, #2
 8002bfa:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8002bfc:	2302      	movs	r3, #2
 8002bfe:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8002c00:	23c0      	movs	r3, #192	; 0xc0
 8002c02:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8002c04:	2320      	movs	r3, #32
 8002c06:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002c12:	f107 0310 	add.w	r3, r7, #16
 8002c16:	4618      	mov	r0, r3
 8002c18:	f007 fbd0 	bl	800a3bc <HAL_RCCEx_PeriphCLKConfig>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d001      	beq.n	8002c26 <HAL_ADC_MspInit+0x66>
    {
      Error_Handler();
 8002c22:	f7ff ff83 	bl	8002b2c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8002c26:	4b19      	ldr	r3, [pc, #100]	; (8002c8c <HAL_ADC_MspInit+0xcc>)
 8002c28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002c2c:	4a17      	ldr	r2, [pc, #92]	; (8002c8c <HAL_ADC_MspInit+0xcc>)
 8002c2e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c32:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002c36:	4b15      	ldr	r3, [pc, #84]	; (8002c8c <HAL_ADC_MspInit+0xcc>)
 8002c38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002c3c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002c40:	60fb      	str	r3, [r7, #12]
 8002c42:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c44:	4b11      	ldr	r3, [pc, #68]	; (8002c8c <HAL_ADC_MspInit+0xcc>)
 8002c46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002c4a:	4a10      	ldr	r2, [pc, #64]	; (8002c8c <HAL_ADC_MspInit+0xcc>)
 8002c4c:	f043 0304 	orr.w	r3, r3, #4
 8002c50:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002c54:	4b0d      	ldr	r3, [pc, #52]	; (8002c8c <HAL_ADC_MspInit+0xcc>)
 8002c56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002c5a:	f003 0304 	and.w	r3, r3, #4
 8002c5e:	60bb      	str	r3, [r7, #8]
 8002c60:	68bb      	ldr	r3, [r7, #8]
    /**ADC3 GPIO Configuration
    PC2_C     ------> ADC3_INP0
    */
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 8002c62:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
 8002c66:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8002c6a:	f000 fec7 	bl	80039fc <HAL_SYSCFG_AnalogSwitchConfig>

    /* ADC3 interrupt Init */
    HAL_NVIC_SetPriority(ADC3_IRQn, 0, 0);
 8002c6e:	2200      	movs	r2, #0
 8002c70:	2100      	movs	r1, #0
 8002c72:	207f      	movs	r0, #127	; 0x7f
 8002c74:	f002 fd19 	bl	80056aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
 8002c78:	207f      	movs	r0, #127	; 0x7f
 8002c7a:	f002 fd30 	bl	80056de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8002c7e:	bf00      	nop
 8002c80:	37d0      	adds	r7, #208	; 0xd0
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	58026000 	.word	0x58026000
 8002c8c:	58024400 	.word	0x58024400

08002c90 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b08a      	sub	sp, #40	; 0x28
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c98:	f107 0314 	add.w	r3, r7, #20
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	601a      	str	r2, [r3, #0]
 8002ca0:	605a      	str	r2, [r3, #4]
 8002ca2:	609a      	str	r2, [r3, #8]
 8002ca4:	60da      	str	r2, [r3, #12]
 8002ca6:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a18      	ldr	r2, [pc, #96]	; (8002d10 <HAL_DAC_MspInit+0x80>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d129      	bne.n	8002d06 <HAL_DAC_MspInit+0x76>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 8002cb2:	4b18      	ldr	r3, [pc, #96]	; (8002d14 <HAL_DAC_MspInit+0x84>)
 8002cb4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002cb8:	4a16      	ldr	r2, [pc, #88]	; (8002d14 <HAL_DAC_MspInit+0x84>)
 8002cba:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002cbe:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002cc2:	4b14      	ldr	r3, [pc, #80]	; (8002d14 <HAL_DAC_MspInit+0x84>)
 8002cc4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002cc8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002ccc:	613b      	str	r3, [r7, #16]
 8002cce:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cd0:	4b10      	ldr	r3, [pc, #64]	; (8002d14 <HAL_DAC_MspInit+0x84>)
 8002cd2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002cd6:	4a0f      	ldr	r2, [pc, #60]	; (8002d14 <HAL_DAC_MspInit+0x84>)
 8002cd8:	f043 0301 	orr.w	r3, r3, #1
 8002cdc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002ce0:	4b0c      	ldr	r3, [pc, #48]	; (8002d14 <HAL_DAC_MspInit+0x84>)
 8002ce2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002ce6:	f003 0301 	and.w	r3, r3, #1
 8002cea:	60fb      	str	r3, [r7, #12]
 8002cec:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002cee:	2310      	movs	r3, #16
 8002cf0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002cf2:	2303      	movs	r3, #3
 8002cf4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cfa:	f107 0314 	add.w	r3, r7, #20
 8002cfe:	4619      	mov	r1, r3
 8002d00:	4805      	ldr	r0, [pc, #20]	; (8002d18 <HAL_DAC_MspInit+0x88>)
 8002d02:	f004 f9dd 	bl	80070c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8002d06:	bf00      	nop
 8002d08:	3728      	adds	r7, #40	; 0x28
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	bf00      	nop
 8002d10:	40007400 	.word	0x40007400
 8002d14:	58024400 	.word	0x58024400
 8002d18:	58020000 	.word	0x58020000

08002d1c <HAL_HRTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hhrtim: HRTIM handle pointer
* @retval None
*/
void HAL_HRTIM_MspInit(HRTIM_HandleTypeDef* hhrtim)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b0b4      	sub	sp, #208	; 0xd0
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002d24:	f107 0310 	add.w	r3, r7, #16
 8002d28:	22c0      	movs	r2, #192	; 0xc0
 8002d2a:	2100      	movs	r1, #0
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	f016 fdad 	bl	801988c <memset>
  if(hhrtim->Instance==HRTIM1)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4a1c      	ldr	r2, [pc, #112]	; (8002da8 <HAL_HRTIM_MspInit+0x8c>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d131      	bne.n	8002da0 <HAL_HRTIM_MspInit+0x84>

  /* USER CODE END HRTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_HRTIM1;
 8002d3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d40:	f04f 0300 	mov.w	r3, #0
 8002d44:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Hrtim1ClockSelection = RCC_HRTIM1CLK_TIMCLK;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002d4e:	f107 0310 	add.w	r3, r7, #16
 8002d52:	4618      	mov	r0, r3
 8002d54:	f007 fb32 	bl	800a3bc <HAL_RCCEx_PeriphCLKConfig>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d001      	beq.n	8002d62 <HAL_HRTIM_MspInit+0x46>
    {
      Error_Handler();
 8002d5e:	f7ff fee5 	bl	8002b2c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_HRTIM1_CLK_ENABLE();
 8002d62:	4b12      	ldr	r3, [pc, #72]	; (8002dac <HAL_HRTIM_MspInit+0x90>)
 8002d64:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002d68:	4a10      	ldr	r2, [pc, #64]	; (8002dac <HAL_HRTIM_MspInit+0x90>)
 8002d6a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002d6e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8002d72:	4b0e      	ldr	r3, [pc, #56]	; (8002dac <HAL_HRTIM_MspInit+0x90>)
 8002d74:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002d78:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002d7c:	60fb      	str	r3, [r7, #12]
 8002d7e:	68fb      	ldr	r3, [r7, #12]
    /* HRTIM1 interrupt Init */
    HAL_NVIC_SetPriority(HRTIM1_TIMA_IRQn, 0, 0);
 8002d80:	2200      	movs	r2, #0
 8002d82:	2100      	movs	r1, #0
 8002d84:	2068      	movs	r0, #104	; 0x68
 8002d86:	f002 fc90 	bl	80056aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(HRTIM1_TIMA_IRQn);
 8002d8a:	2068      	movs	r0, #104	; 0x68
 8002d8c:	f002 fca7 	bl	80056de <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(HRTIM1_TIME_IRQn, 0, 0);
 8002d90:	2200      	movs	r2, #0
 8002d92:	2100      	movs	r1, #0
 8002d94:	206c      	movs	r0, #108	; 0x6c
 8002d96:	f002 fc88 	bl	80056aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(HRTIM1_TIME_IRQn);
 8002d9a:	206c      	movs	r0, #108	; 0x6c
 8002d9c:	f002 fc9f 	bl	80056de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN HRTIM1_MspInit 1 */

  /* USER CODE END HRTIM1_MspInit 1 */
  }

}
 8002da0:	bf00      	nop
 8002da2:	37d0      	adds	r7, #208	; 0xd0
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}
 8002da8:	40017400 	.word	0x40017400
 8002dac:	58024400 	.word	0x58024400

08002db0 <HAL_HRTIM_MspPostInit>:

void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef* hhrtim)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b08a      	sub	sp, #40	; 0x28
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002db8:	f107 0314 	add.w	r3, r7, #20
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	601a      	str	r2, [r3, #0]
 8002dc0:	605a      	str	r2, [r3, #4]
 8002dc2:	609a      	str	r2, [r3, #8]
 8002dc4:	60da      	str	r2, [r3, #12]
 8002dc6:	611a      	str	r2, [r3, #16]
  if(hhrtim->Instance==HRTIM1)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a22      	ldr	r2, [pc, #136]	; (8002e58 <HAL_HRTIM_MspPostInit+0xa8>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d13d      	bne.n	8002e4e <HAL_HRTIM_MspPostInit+0x9e>
  {
  /* USER CODE BEGIN HRTIM1_MspPostInit 0 */

  /* USER CODE END HRTIM1_MspPostInit 0 */

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002dd2:	4b22      	ldr	r3, [pc, #136]	; (8002e5c <HAL_HRTIM_MspPostInit+0xac>)
 8002dd4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002dd8:	4a20      	ldr	r2, [pc, #128]	; (8002e5c <HAL_HRTIM_MspPostInit+0xac>)
 8002dda:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002dde:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002de2:	4b1e      	ldr	r3, [pc, #120]	; (8002e5c <HAL_HRTIM_MspPostInit+0xac>)
 8002de4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002de8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dec:	613b      	str	r3, [r7, #16]
 8002dee:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002df0:	4b1a      	ldr	r3, [pc, #104]	; (8002e5c <HAL_HRTIM_MspPostInit+0xac>)
 8002df2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002df6:	4a19      	ldr	r2, [pc, #100]	; (8002e5c <HAL_HRTIM_MspPostInit+0xac>)
 8002df8:	f043 0304 	orr.w	r3, r3, #4
 8002dfc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002e00:	4b16      	ldr	r3, [pc, #88]	; (8002e5c <HAL_HRTIM_MspPostInit+0xac>)
 8002e02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002e06:	f003 0304 	and.w	r3, r3, #4
 8002e0a:	60fb      	str	r3, [r7, #12]
 8002e0c:	68fb      	ldr	r3, [r7, #12]
    /**HRTIM GPIO Configuration
    PG6     ------> HRTIM_CHE1
    PC6     ------> HRTIM_CHA1
    PC7     ------> HRTIM_CHA2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002e0e:	2340      	movs	r3, #64	; 0x40
 8002e10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e12:	2302      	movs	r3, #2
 8002e14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e16:	2300      	movs	r3, #0
 8002e18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e1a:	2303      	movs	r3, #3
 8002e1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_HRTIM1;
 8002e1e:	2302      	movs	r3, #2
 8002e20:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002e22:	f107 0314 	add.w	r3, r7, #20
 8002e26:	4619      	mov	r1, r3
 8002e28:	480d      	ldr	r0, [pc, #52]	; (8002e60 <HAL_HRTIM_MspPostInit+0xb0>)
 8002e2a:	f004 f949 	bl	80070c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002e2e:	23c0      	movs	r3, #192	; 0xc0
 8002e30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e32:	2302      	movs	r3, #2
 8002e34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e36:	2300      	movs	r3, #0
 8002e38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e3a:	2303      	movs	r3, #3
 8002e3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_HRTIM1;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e42:	f107 0314 	add.w	r3, r7, #20
 8002e46:	4619      	mov	r1, r3
 8002e48:	4806      	ldr	r0, [pc, #24]	; (8002e64 <HAL_HRTIM_MspPostInit+0xb4>)
 8002e4a:	f004 f939 	bl	80070c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN HRTIM1_MspPostInit 1 */

  /* USER CODE END HRTIM1_MspPostInit 1 */
  }

}
 8002e4e:	bf00      	nop
 8002e50:	3728      	adds	r7, #40	; 0x28
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bd80      	pop	{r7, pc}
 8002e56:	bf00      	nop
 8002e58:	40017400 	.word	0x40017400
 8002e5c:	58024400 	.word	0x58024400
 8002e60:	58021800 	.word	0x58021800
 8002e64:	58020800 	.word	0x58020800

08002e68 <HAL_LPTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hlptim: LPTIM handle pointer
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b0b4      	sub	sp, #208	; 0xd0
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002e70:	f107 0310 	add.w	r3, r7, #16
 8002e74:	22c0      	movs	r2, #192	; 0xc0
 8002e76:	2100      	movs	r1, #0
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f016 fd07 	bl	801988c <memset>
  if(hlptim->Instance==LPTIM1)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4a19      	ldr	r2, [pc, #100]	; (8002ee8 <HAL_LPTIM_MspInit+0x80>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d12a      	bne.n	8002ede <HAL_LPTIM_MspInit+0x76>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 8002e88:	f04f 0220 	mov.w	r2, #32
 8002e8c:	f04f 0300 	mov.w	r3, #0
 8002e90:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_LSE;
 8002e94:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8002e98:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002e9c:	f107 0310 	add.w	r3, r7, #16
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f007 fa8b 	bl	800a3bc <HAL_RCCEx_PeriphCLKConfig>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d001      	beq.n	8002eb0 <HAL_LPTIM_MspInit+0x48>
    {
      Error_Handler();
 8002eac:	f7ff fe3e 	bl	8002b2c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8002eb0:	4b0e      	ldr	r3, [pc, #56]	; (8002eec <HAL_LPTIM_MspInit+0x84>)
 8002eb2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002eb6:	4a0d      	ldr	r2, [pc, #52]	; (8002eec <HAL_LPTIM_MspInit+0x84>)
 8002eb8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ebc:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002ec0:	4b0a      	ldr	r3, [pc, #40]	; (8002eec <HAL_LPTIM_MspInit+0x84>)
 8002ec2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002ec6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002eca:	60fb      	str	r3, [r7, #12]
 8002ecc:	68fb      	ldr	r3, [r7, #12]
    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 0, 0);
 8002ece:	2200      	movs	r2, #0
 8002ed0:	2100      	movs	r1, #0
 8002ed2:	205d      	movs	r0, #93	; 0x5d
 8002ed4:	f002 fbe9 	bl	80056aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 8002ed8:	205d      	movs	r0, #93	; 0x5d
 8002eda:	f002 fc00 	bl	80056de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }

}
 8002ede:	bf00      	nop
 8002ee0:	37d0      	adds	r7, #208	; 0xd0
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	bf00      	nop
 8002ee8:	40002400 	.word	0x40002400
 8002eec:	58024400 	.word	0x58024400

08002ef0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b087      	sub	sp, #28
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a2b      	ldr	r2, [pc, #172]	; (8002fac <HAL_TIM_Base_MspInit+0xbc>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d10f      	bne.n	8002f22 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002f02:	4b2b      	ldr	r3, [pc, #172]	; (8002fb0 <HAL_TIM_Base_MspInit+0xc0>)
 8002f04:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002f08:	4a29      	ldr	r2, [pc, #164]	; (8002fb0 <HAL_TIM_Base_MspInit+0xc0>)
 8002f0a:	f043 0301 	orr.w	r3, r3, #1
 8002f0e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8002f12:	4b27      	ldr	r3, [pc, #156]	; (8002fb0 <HAL_TIM_Base_MspInit+0xc0>)
 8002f14:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002f18:	f003 0301 	and.w	r3, r3, #1
 8002f1c:	617b      	str	r3, [r7, #20]
 8002f1e:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8002f20:	e03d      	b.n	8002f9e <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM2)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f2a:	d10f      	bne.n	8002f4c <HAL_TIM_Base_MspInit+0x5c>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002f2c:	4b20      	ldr	r3, [pc, #128]	; (8002fb0 <HAL_TIM_Base_MspInit+0xc0>)
 8002f2e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002f32:	4a1f      	ldr	r2, [pc, #124]	; (8002fb0 <HAL_TIM_Base_MspInit+0xc0>)
 8002f34:	f043 0301 	orr.w	r3, r3, #1
 8002f38:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002f3c:	4b1c      	ldr	r3, [pc, #112]	; (8002fb0 <HAL_TIM_Base_MspInit+0xc0>)
 8002f3e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002f42:	f003 0301 	and.w	r3, r3, #1
 8002f46:	613b      	str	r3, [r7, #16]
 8002f48:	693b      	ldr	r3, [r7, #16]
}
 8002f4a:	e028      	b.n	8002f9e <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM3)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4a18      	ldr	r2, [pc, #96]	; (8002fb4 <HAL_TIM_Base_MspInit+0xc4>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d10f      	bne.n	8002f76 <HAL_TIM_Base_MspInit+0x86>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002f56:	4b16      	ldr	r3, [pc, #88]	; (8002fb0 <HAL_TIM_Base_MspInit+0xc0>)
 8002f58:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002f5c:	4a14      	ldr	r2, [pc, #80]	; (8002fb0 <HAL_TIM_Base_MspInit+0xc0>)
 8002f5e:	f043 0302 	orr.w	r3, r3, #2
 8002f62:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002f66:	4b12      	ldr	r3, [pc, #72]	; (8002fb0 <HAL_TIM_Base_MspInit+0xc0>)
 8002f68:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002f6c:	f003 0302 	and.w	r3, r3, #2
 8002f70:	60fb      	str	r3, [r7, #12]
 8002f72:	68fb      	ldr	r3, [r7, #12]
}
 8002f74:	e013      	b.n	8002f9e <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM5)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4a0f      	ldr	r2, [pc, #60]	; (8002fb8 <HAL_TIM_Base_MspInit+0xc8>)
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d10e      	bne.n	8002f9e <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002f80:	4b0b      	ldr	r3, [pc, #44]	; (8002fb0 <HAL_TIM_Base_MspInit+0xc0>)
 8002f82:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002f86:	4a0a      	ldr	r2, [pc, #40]	; (8002fb0 <HAL_TIM_Base_MspInit+0xc0>)
 8002f88:	f043 0308 	orr.w	r3, r3, #8
 8002f8c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002f90:	4b07      	ldr	r3, [pc, #28]	; (8002fb0 <HAL_TIM_Base_MspInit+0xc0>)
 8002f92:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002f96:	f003 0308 	and.w	r3, r3, #8
 8002f9a:	60bb      	str	r3, [r7, #8]
 8002f9c:	68bb      	ldr	r3, [r7, #8]
}
 8002f9e:	bf00      	nop
 8002fa0:	371c      	adds	r7, #28
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr
 8002faa:	bf00      	nop
 8002fac:	40010000 	.word	0x40010000
 8002fb0:	58024400 	.word	0x58024400
 8002fb4:	40000400 	.word	0x40000400
 8002fb8:	40000c00 	.word	0x40000c00

08002fbc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b0ba      	sub	sp, #232	; 0xe8
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fc4:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002fc8:	2200      	movs	r2, #0
 8002fca:	601a      	str	r2, [r3, #0]
 8002fcc:	605a      	str	r2, [r3, #4]
 8002fce:	609a      	str	r2, [r3, #8]
 8002fd0:	60da      	str	r2, [r3, #12]
 8002fd2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002fd4:	f107 0310 	add.w	r3, r7, #16
 8002fd8:	22c0      	movs	r2, #192	; 0xc0
 8002fda:	2100      	movs	r1, #0
 8002fdc:	4618      	mov	r0, r3
 8002fde:	f016 fc55 	bl	801988c <memset>
  if(huart->Instance==USART3)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4a27      	ldr	r2, [pc, #156]	; (8003084 <HAL_UART_MspInit+0xc8>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d146      	bne.n	800307a <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002fec:	f04f 0202 	mov.w	r2, #2
 8002ff0:	f04f 0300 	mov.w	r3, #0
 8002ff4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002ffe:	f107 0310 	add.w	r3, r7, #16
 8003002:	4618      	mov	r0, r3
 8003004:	f007 f9da 	bl	800a3bc <HAL_RCCEx_PeriphCLKConfig>
 8003008:	4603      	mov	r3, r0
 800300a:	2b00      	cmp	r3, #0
 800300c:	d001      	beq.n	8003012 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800300e:	f7ff fd8d 	bl	8002b2c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003012:	4b1d      	ldr	r3, [pc, #116]	; (8003088 <HAL_UART_MspInit+0xcc>)
 8003014:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003018:	4a1b      	ldr	r2, [pc, #108]	; (8003088 <HAL_UART_MspInit+0xcc>)
 800301a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800301e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003022:	4b19      	ldr	r3, [pc, #100]	; (8003088 <HAL_UART_MspInit+0xcc>)
 8003024:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003028:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800302c:	60fb      	str	r3, [r7, #12]
 800302e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003030:	4b15      	ldr	r3, [pc, #84]	; (8003088 <HAL_UART_MspInit+0xcc>)
 8003032:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003036:	4a14      	ldr	r2, [pc, #80]	; (8003088 <HAL_UART_MspInit+0xcc>)
 8003038:	f043 0308 	orr.w	r3, r3, #8
 800303c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003040:	4b11      	ldr	r3, [pc, #68]	; (8003088 <HAL_UART_MspInit+0xcc>)
 8003042:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003046:	f003 0308 	and.w	r3, r3, #8
 800304a:	60bb      	str	r3, [r7, #8]
 800304c:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 800304e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003052:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003056:	2302      	movs	r3, #2
 8003058:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800305c:	2300      	movs	r3, #0
 800305e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003062:	2300      	movs	r3, #0
 8003064:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003068:	2307      	movs	r3, #7
 800306a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800306e:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003072:	4619      	mov	r1, r3
 8003074:	4805      	ldr	r0, [pc, #20]	; (800308c <HAL_UART_MspInit+0xd0>)
 8003076:	f004 f823 	bl	80070c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800307a:	bf00      	nop
 800307c:	37e8      	adds	r7, #232	; 0xe8
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}
 8003082:	bf00      	nop
 8003084:	40004800 	.word	0x40004800
 8003088:	58024400 	.word	0x58024400
 800308c:	58020c00 	.word	0x58020c00

08003090 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8003094:	f007 f976 	bl	800a384 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
		Error_Handler();
 8003098:	f7ff fd48 	bl	8002b2c <Error_Handler>
 800309c:	e7fc      	b.n	8003098 <NMI_Handler+0x8>

0800309e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800309e:	b580      	push	{r7, lr}
 80030a0:	af00      	add	r7, sp, #0

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  Error_Handler();
 80030a2:	f7ff fd43 	bl	8002b2c <Error_Handler>
 80030a6:	e7fc      	b.n	80030a2 <HardFault_Handler+0x4>

080030a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	af00      	add	r7, sp, #0

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
	  Error_Handler();
 80030ac:	f7ff fd3e 	bl	8002b2c <Error_Handler>
 80030b0:	e7fc      	b.n	80030ac <MemManage_Handler+0x4>

080030b2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80030b2:	b580      	push	{r7, lr}
 80030b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */
  /* USER CODE END BusFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_BusFault_IRQn 0 */
	  Error_Handler();
 80030b6:	f7ff fd39 	bl	8002b2c <Error_Handler>
 80030ba:	e7fc      	b.n	80030b6 <BusFault_Handler+0x4>

080030bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	af00      	add	r7, sp, #0

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
	  Error_Handler();
 80030c0:	f7ff fd34 	bl	8002b2c <Error_Handler>
 80030c4:	e7fc      	b.n	80030c0 <UsageFault_Handler+0x4>

080030c6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80030c6:	b480      	push	{r7}
 80030c8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80030ca:	bf00      	nop
 80030cc:	46bd      	mov	sp, r7
 80030ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d2:	4770      	bx	lr

080030d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80030d4:	b480      	push	{r7}
 80030d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80030d8:	bf00      	nop
 80030da:	46bd      	mov	sp, r7
 80030dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e0:	4770      	bx	lr

080030e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80030e2:	b480      	push	{r7}
 80030e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80030e6:	bf00      	nop
 80030e8:	46bd      	mov	sp, r7
 80030ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ee:	4770      	bx	lr

080030f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80030f4:	f000 fc1e 	bl	8003934 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80030f8:	bf00      	nop
 80030fa:	bd80      	pop	{r7, pc}

080030fc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8003100:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003104:	f004 f9d7 	bl	80074b6 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BLUE_BUTTON_Pin);
 8003108:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800310c:	f004 f9d3 	bl	80074b6 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003110:	bf00      	nop
 8003112:	bd80      	pop	{r7, pc}

08003114 <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt.
  */
void LPTIM1_IRQHandler(void)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */
  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 8003118:	4802      	ldr	r0, [pc, #8]	; (8003124 <LPTIM1_IRQHandler+0x10>)
 800311a:	f005 fe0c 	bl	8008d36 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */
  /* USER CODE END LPTIM1_IRQn 1 */
}
 800311e:	bf00      	nop
 8003120:	bd80      	pop	{r7, pc}
 8003122:	bf00      	nop
 8003124:	20000460 	.word	0x20000460

08003128 <HRTIM1_TIMA_IRQHandler>:

/**
  * @brief This function handles HRTIM timer A global interrupt.
  */
void HRTIM1_TIMA_IRQHandler(void)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HRTIM1_TIMA_IRQn 0 */

  /* USER CODE END HRTIM1_TIMA_IRQn 0 */
  HAL_HRTIM_IRQHandler(&hhrtim,HRTIM_TIMERINDEX_TIMER_A);
 800312c:	2100      	movs	r1, #0
 800312e:	4802      	ldr	r0, [pc, #8]	; (8003138 <HRTIM1_TIMA_IRQHandler+0x10>)
 8003130:	f004 fe38 	bl	8007da4 <HAL_HRTIM_IRQHandler>
  /* USER CODE BEGIN HRTIM1_TIMA_IRQn 1 */

  /* USER CODE END HRTIM1_TIMA_IRQn 1 */
}
 8003134:	bf00      	nop
 8003136:	bd80      	pop	{r7, pc}
 8003138:	20000384 	.word	0x20000384

0800313c <HRTIM1_TIME_IRQHandler>:

/**
  * @brief This function handles HRTIM timer E global interrupt.
  */
void HRTIM1_TIME_IRQHandler(void)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HRTIM1_TIME_IRQn 0 */

  /* USER CODE END HRTIM1_TIME_IRQn 0 */
  HAL_HRTIM_IRQHandler(&hhrtim,HRTIM_TIMERINDEX_TIMER_E);
 8003140:	2104      	movs	r1, #4
 8003142:	4802      	ldr	r0, [pc, #8]	; (800314c <HRTIM1_TIME_IRQHandler+0x10>)
 8003144:	f004 fe2e 	bl	8007da4 <HAL_HRTIM_IRQHandler>
  /* USER CODE BEGIN HRTIM1_TIME_IRQn 1 */

  /* USER CODE END HRTIM1_TIME_IRQn 1 */
}
 8003148:	bf00      	nop
 800314a:	bd80      	pop	{r7, pc}
 800314c:	20000384 	.word	0x20000384

08003150 <ADC3_IRQHandler>:

/**
  * @brief This function handles ADC3 global interrupt.
  */
void ADC3_IRQHandler(void)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC3_IRQn 0 */

  /* USER CODE END ADC3_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 8003154:	4802      	ldr	r0, [pc, #8]	; (8003160 <ADC3_IRQHandler+0x10>)
 8003156:	f001 f971 	bl	800443c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC3_IRQn 1 */

  /* USER CODE END ADC3_IRQn 1 */
}
 800315a:	bf00      	nop
 800315c:	bd80      	pop	{r7, pc}
 800315e:	bf00      	nop
 8003160:	2000030c 	.word	0x2000030c

08003164 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003164:	b480      	push	{r7}
 8003166:	af00      	add	r7, sp, #0
	return 1;
 8003168:	2301      	movs	r3, #1
}
 800316a:	4618      	mov	r0, r3
 800316c:	46bd      	mov	sp, r7
 800316e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003172:	4770      	bx	lr

08003174 <_kill>:

int _kill(int pid, int sig)
{
 8003174:	b480      	push	{r7}
 8003176:	b083      	sub	sp, #12
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
 800317c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800317e:	4b05      	ldr	r3, [pc, #20]	; (8003194 <_kill+0x20>)
 8003180:	2216      	movs	r2, #22
 8003182:	601a      	str	r2, [r3, #0]
	return -1;
 8003184:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003188:	4618      	mov	r0, r3
 800318a:	370c      	adds	r7, #12
 800318c:	46bd      	mov	sp, r7
 800318e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003192:	4770      	bx	lr
 8003194:	20008360 	.word	0x20008360

08003198 <_exit>:

void _exit (int status)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b082      	sub	sp, #8
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80031a0:	f04f 31ff 	mov.w	r1, #4294967295
 80031a4:	6878      	ldr	r0, [r7, #4]
 80031a6:	f7ff ffe5 	bl	8003174 <_kill>
	while (1) {}		/* Make sure we hang here */
 80031aa:	e7fe      	b.n	80031aa <_exit+0x12>

080031ac <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b086      	sub	sp, #24
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	60f8      	str	r0, [r7, #12]
 80031b4:	60b9      	str	r1, [r7, #8]
 80031b6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031b8:	2300      	movs	r3, #0
 80031ba:	617b      	str	r3, [r7, #20]
 80031bc:	e00a      	b.n	80031d4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80031be:	f3af 8000 	nop.w
 80031c2:	4601      	mov	r1, r0
 80031c4:	68bb      	ldr	r3, [r7, #8]
 80031c6:	1c5a      	adds	r2, r3, #1
 80031c8:	60ba      	str	r2, [r7, #8]
 80031ca:	b2ca      	uxtb	r2, r1
 80031cc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031ce:	697b      	ldr	r3, [r7, #20]
 80031d0:	3301      	adds	r3, #1
 80031d2:	617b      	str	r3, [r7, #20]
 80031d4:	697a      	ldr	r2, [r7, #20]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	429a      	cmp	r2, r3
 80031da:	dbf0      	blt.n	80031be <_read+0x12>
	}

return len;
 80031dc:	687b      	ldr	r3, [r7, #4]
}
 80031de:	4618      	mov	r0, r3
 80031e0:	3718      	adds	r7, #24
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bd80      	pop	{r7, pc}

080031e6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80031e6:	b580      	push	{r7, lr}
 80031e8:	b086      	sub	sp, #24
 80031ea:	af00      	add	r7, sp, #0
 80031ec:	60f8      	str	r0, [r7, #12]
 80031ee:	60b9      	str	r1, [r7, #8]
 80031f0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031f2:	2300      	movs	r3, #0
 80031f4:	617b      	str	r3, [r7, #20]
 80031f6:	e009      	b.n	800320c <_write+0x26>
	{
		__io_putchar(*ptr++);
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	1c5a      	adds	r2, r3, #1
 80031fc:	60ba      	str	r2, [r7, #8]
 80031fe:	781b      	ldrb	r3, [r3, #0]
 8003200:	4618      	mov	r0, r3
 8003202:	f7fe fcf3 	bl	8001bec <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	3301      	adds	r3, #1
 800320a:	617b      	str	r3, [r7, #20]
 800320c:	697a      	ldr	r2, [r7, #20]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	429a      	cmp	r2, r3
 8003212:	dbf1      	blt.n	80031f8 <_write+0x12>
	}
	return len;
 8003214:	687b      	ldr	r3, [r7, #4]
}
 8003216:	4618      	mov	r0, r3
 8003218:	3718      	adds	r7, #24
 800321a:	46bd      	mov	sp, r7
 800321c:	bd80      	pop	{r7, pc}

0800321e <_close>:

int _close(int file)
{
 800321e:	b480      	push	{r7}
 8003220:	b083      	sub	sp, #12
 8003222:	af00      	add	r7, sp, #0
 8003224:	6078      	str	r0, [r7, #4]
	return -1;
 8003226:	f04f 33ff 	mov.w	r3, #4294967295
}
 800322a:	4618      	mov	r0, r3
 800322c:	370c      	adds	r7, #12
 800322e:	46bd      	mov	sp, r7
 8003230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003234:	4770      	bx	lr

08003236 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003236:	b480      	push	{r7}
 8003238:	b083      	sub	sp, #12
 800323a:	af00      	add	r7, sp, #0
 800323c:	6078      	str	r0, [r7, #4]
 800323e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003246:	605a      	str	r2, [r3, #4]
	return 0;
 8003248:	2300      	movs	r3, #0
}
 800324a:	4618      	mov	r0, r3
 800324c:	370c      	adds	r7, #12
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr

08003256 <_isatty>:

int _isatty(int file)
{
 8003256:	b480      	push	{r7}
 8003258:	b083      	sub	sp, #12
 800325a:	af00      	add	r7, sp, #0
 800325c:	6078      	str	r0, [r7, #4]
	return 1;
 800325e:	2301      	movs	r3, #1
}
 8003260:	4618      	mov	r0, r3
 8003262:	370c      	adds	r7, #12
 8003264:	46bd      	mov	sp, r7
 8003266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326a:	4770      	bx	lr

0800326c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800326c:	b480      	push	{r7}
 800326e:	b085      	sub	sp, #20
 8003270:	af00      	add	r7, sp, #0
 8003272:	60f8      	str	r0, [r7, #12]
 8003274:	60b9      	str	r1, [r7, #8]
 8003276:	607a      	str	r2, [r7, #4]
	return 0;
 8003278:	2300      	movs	r3, #0
}
 800327a:	4618      	mov	r0, r3
 800327c:	3714      	adds	r7, #20
 800327e:	46bd      	mov	sp, r7
 8003280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003284:	4770      	bx	lr
	...

08003288 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003288:	b480      	push	{r7}
 800328a:	b087      	sub	sp, #28
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003290:	4a14      	ldr	r2, [pc, #80]	; (80032e4 <_sbrk+0x5c>)
 8003292:	4b15      	ldr	r3, [pc, #84]	; (80032e8 <_sbrk+0x60>)
 8003294:	1ad3      	subs	r3, r2, r3
 8003296:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003298:	697b      	ldr	r3, [r7, #20]
 800329a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800329c:	4b13      	ldr	r3, [pc, #76]	; (80032ec <_sbrk+0x64>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d102      	bne.n	80032aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80032a4:	4b11      	ldr	r3, [pc, #68]	; (80032ec <_sbrk+0x64>)
 80032a6:	4a12      	ldr	r2, [pc, #72]	; (80032f0 <_sbrk+0x68>)
 80032a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80032aa:	4b10      	ldr	r3, [pc, #64]	; (80032ec <_sbrk+0x64>)
 80032ac:	681a      	ldr	r2, [r3, #0]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	4413      	add	r3, r2
 80032b2:	693a      	ldr	r2, [r7, #16]
 80032b4:	429a      	cmp	r2, r3
 80032b6:	d205      	bcs.n	80032c4 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 80032b8:	4b0e      	ldr	r3, [pc, #56]	; (80032f4 <_sbrk+0x6c>)
 80032ba:	220c      	movs	r2, #12
 80032bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80032be:	f04f 33ff 	mov.w	r3, #4294967295
 80032c2:	e009      	b.n	80032d8 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 80032c4:	4b09      	ldr	r3, [pc, #36]	; (80032ec <_sbrk+0x64>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80032ca:	4b08      	ldr	r3, [pc, #32]	; (80032ec <_sbrk+0x64>)
 80032cc:	681a      	ldr	r2, [r3, #0]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	4413      	add	r3, r2
 80032d2:	4a06      	ldr	r2, [pc, #24]	; (80032ec <_sbrk+0x64>)
 80032d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80032d6:	68fb      	ldr	r3, [r7, #12]
}
 80032d8:	4618      	mov	r0, r3
 80032da:	371c      	adds	r7, #28
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr
 80032e4:	20020000 	.word	0x20020000
 80032e8:	00000400 	.word	0x00000400
 80032ec:	200006b8 	.word	0x200006b8
 80032f0:	20008370 	.word	0x20008370
 80032f4:	20008360 	.word	0x20008360

080032f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80032f8:	b480      	push	{r7}
 80032fa:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80032fc:	4b37      	ldr	r3, [pc, #220]	; (80033dc <SystemInit+0xe4>)
 80032fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003302:	4a36      	ldr	r2, [pc, #216]	; (80033dc <SystemInit+0xe4>)
 8003304:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003308:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800330c:	4b34      	ldr	r3, [pc, #208]	; (80033e0 <SystemInit+0xe8>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f003 030f 	and.w	r3, r3, #15
 8003314:	2b06      	cmp	r3, #6
 8003316:	d807      	bhi.n	8003328 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */

	  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003318:	4b31      	ldr	r3, [pc, #196]	; (80033e0 <SystemInit+0xe8>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f023 030f 	bic.w	r3, r3, #15
 8003320:	4a2f      	ldr	r2, [pc, #188]	; (80033e0 <SystemInit+0xe8>)
 8003322:	f043 0307 	orr.w	r3, r3, #7
 8003326:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8003328:	4b2e      	ldr	r3, [pc, #184]	; (80033e4 <SystemInit+0xec>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4a2d      	ldr	r2, [pc, #180]	; (80033e4 <SystemInit+0xec>)
 800332e:	f043 0301 	orr.w	r3, r3, #1
 8003332:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003334:	4b2b      	ldr	r3, [pc, #172]	; (80033e4 <SystemInit+0xec>)
 8003336:	2200      	movs	r2, #0
 8003338:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800333a:	4b2a      	ldr	r3, [pc, #168]	; (80033e4 <SystemInit+0xec>)
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	4929      	ldr	r1, [pc, #164]	; (80033e4 <SystemInit+0xec>)
 8003340:	4b29      	ldr	r3, [pc, #164]	; (80033e8 <SystemInit+0xf0>)
 8003342:	4013      	ands	r3, r2
 8003344:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003346:	4b26      	ldr	r3, [pc, #152]	; (80033e0 <SystemInit+0xe8>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f003 0308 	and.w	r3, r3, #8
 800334e:	2b00      	cmp	r3, #0
 8003350:	d007      	beq.n	8003362 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003352:	4b23      	ldr	r3, [pc, #140]	; (80033e0 <SystemInit+0xe8>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f023 030f 	bic.w	r3, r3, #15
 800335a:	4a21      	ldr	r2, [pc, #132]	; (80033e0 <SystemInit+0xe8>)
 800335c:	f043 0307 	orr.w	r3, r3, #7
 8003360:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8003362:	4b20      	ldr	r3, [pc, #128]	; (80033e4 <SystemInit+0xec>)
 8003364:	2200      	movs	r2, #0
 8003366:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8003368:	4b1e      	ldr	r3, [pc, #120]	; (80033e4 <SystemInit+0xec>)
 800336a:	2200      	movs	r2, #0
 800336c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800336e:	4b1d      	ldr	r3, [pc, #116]	; (80033e4 <SystemInit+0xec>)
 8003370:	2200      	movs	r2, #0
 8003372:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8003374:	4b1b      	ldr	r3, [pc, #108]	; (80033e4 <SystemInit+0xec>)
 8003376:	4a1d      	ldr	r2, [pc, #116]	; (80033ec <SystemInit+0xf4>)
 8003378:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800337a:	4b1a      	ldr	r3, [pc, #104]	; (80033e4 <SystemInit+0xec>)
 800337c:	4a1c      	ldr	r2, [pc, #112]	; (80033f0 <SystemInit+0xf8>)
 800337e:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8003380:	4b18      	ldr	r3, [pc, #96]	; (80033e4 <SystemInit+0xec>)
 8003382:	4a1c      	ldr	r2, [pc, #112]	; (80033f4 <SystemInit+0xfc>)
 8003384:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8003386:	4b17      	ldr	r3, [pc, #92]	; (80033e4 <SystemInit+0xec>)
 8003388:	2200      	movs	r2, #0
 800338a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800338c:	4b15      	ldr	r3, [pc, #84]	; (80033e4 <SystemInit+0xec>)
 800338e:	4a19      	ldr	r2, [pc, #100]	; (80033f4 <SystemInit+0xfc>)
 8003390:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8003392:	4b14      	ldr	r3, [pc, #80]	; (80033e4 <SystemInit+0xec>)
 8003394:	2200      	movs	r2, #0
 8003396:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8003398:	4b12      	ldr	r3, [pc, #72]	; (80033e4 <SystemInit+0xec>)
 800339a:	4a16      	ldr	r2, [pc, #88]	; (80033f4 <SystemInit+0xfc>)
 800339c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800339e:	4b11      	ldr	r3, [pc, #68]	; (80033e4 <SystemInit+0xec>)
 80033a0:	2200      	movs	r2, #0
 80033a2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80033a4:	4b0f      	ldr	r3, [pc, #60]	; (80033e4 <SystemInit+0xec>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a0e      	ldr	r2, [pc, #56]	; (80033e4 <SystemInit+0xec>)
 80033aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80033ae:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80033b0:	4b0c      	ldr	r3, [pc, #48]	; (80033e4 <SystemInit+0xec>)
 80033b2:	2200      	movs	r2, #0
 80033b4:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80033b6:	4b10      	ldr	r3, [pc, #64]	; (80033f8 <SystemInit+0x100>)
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	4b10      	ldr	r3, [pc, #64]	; (80033fc <SystemInit+0x104>)
 80033bc:	4013      	ands	r3, r2
 80033be:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80033c2:	d202      	bcs.n	80033ca <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80033c4:	4b0e      	ldr	r3, [pc, #56]	; (8003400 <SystemInit+0x108>)
 80033c6:	2201      	movs	r2, #1
 80033c8:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80033ca:	4b0e      	ldr	r3, [pc, #56]	; (8003404 <SystemInit+0x10c>)
 80033cc:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80033d0:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80033d2:	bf00      	nop
 80033d4:	46bd      	mov	sp, r7
 80033d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033da:	4770      	bx	lr
 80033dc:	e000ed00 	.word	0xe000ed00
 80033e0:	52002000 	.word	0x52002000
 80033e4:	58024400 	.word	0x58024400
 80033e8:	eaf6ed7f 	.word	0xeaf6ed7f
 80033ec:	02020200 	.word	0x02020200
 80033f0:	01ff0000 	.word	0x01ff0000
 80033f4:	01010280 	.word	0x01010280
 80033f8:	5c001000 	.word	0x5c001000
 80033fc:	ffff0000 	.word	0xffff0000
 8003400:	51008108 	.word	0x51008108
 8003404:	52004000 	.word	0x52004000

08003408 <HAL_LPTIM_AutoReloadMatchCallback>:
//		}
//
//	}
//}

void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim){
 8003408:	b580      	push	{r7, lr}
 800340a:	b082      	sub	sp, #8
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin); //toggle green LED
 8003410:	2101      	movs	r1, #1
 8003412:	4803      	ldr	r0, [pc, #12]	; (8003420 <HAL_LPTIM_AutoReloadMatchCallback+0x18>)
 8003414:	f004 f835 	bl	8007482 <HAL_GPIO_TogglePin>
}
 8003418:	bf00      	nop
 800341a:	3708      	adds	r7, #8
 800341c:	46bd      	mov	sp, r7
 800341e:	bd80      	pop	{r7, pc}
 8003420:	58020400 	.word	0x58020400

08003424 <HAL_HRTIM_Compare2EventCallback>:

void HAL_HRTIM_Compare2EventCallback(HRTIM_HandleTypeDef *hhrtim, uint32_t TimerIdx) {
 8003424:	b480      	push	{r7}
 8003426:	b083      	sub	sp, #12
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
 800342c:	6039      	str	r1, [r7, #0]
		const struct AttenuatorSettings a = {0,0,0,0,0,1,0}; // 8 dB
		set_aom_atten(a);
#endif //ATTENUATOR_CODE
	}

}
 800342e:	bf00      	nop
 8003430:	370c      	adds	r7, #12
 8003432:	46bd      	mov	sp, r7
 8003434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003438:	4770      	bx	lr
	...

0800343c <HAL_HRTIM_Compare3EventCallback>:

void HAL_HRTIM_Compare3EventCallback(HRTIM_HandleTypeDef *hhrtim, uint32_t TimerIdx) {
 800343c:	b580      	push	{r7, lr}
 800343e:	b088      	sub	sp, #32
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
 8003444:	6039      	str	r1, [r7, #0]

	/* Called at the end of a POP cycle */
	if (TimerIdx == HRTIM_TIMERINDEX_TIMER_A) {
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d15d      	bne.n	8003508 <HAL_HRTIM_Compare3EventCallback+0xcc>
		/* Reset the attenuator to 0 dB */
		const struct AttenuatorSettings a = { 0, 0, 0, 0, 0, 0, 0 }; // 0 dB
		set_aom_atten(a);
#endif //ATTENUATOR_CODE

		const double start_freq = ((long)(sweep_settings.req_start_freq/sweep_settings.step_size)) * sweep_settings.step_size;
 800344c:	4b30      	ldr	r3, [pc, #192]	; (8003510 <HAL_HRTIM_Compare3EventCallback+0xd4>)
 800344e:	ed93 5b00 	vldr	d5, [r3]
 8003452:	4b2f      	ldr	r3, [pc, #188]	; (8003510 <HAL_HRTIM_Compare3EventCallback+0xd4>)
 8003454:	ed93 6b04 	vldr	d6, [r3, #16]
 8003458:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800345c:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8003460:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8003464:	4b2a      	ldr	r3, [pc, #168]	; (8003510 <HAL_HRTIM_Compare3EventCallback+0xd4>)
 8003466:	ed93 7b04 	vldr	d7, [r3, #16]
 800346a:	ee26 7b07 	vmul.f64	d7, d6, d7
 800346e:	ed87 7b06 	vstr	d7, [r7, #24]
		const double stop_freq = ((long)((sweep_settings.req_stop_freq/sweep_settings.step_size) + 0.5)) * sweep_settings.step_size;
 8003472:	4b27      	ldr	r3, [pc, #156]	; (8003510 <HAL_HRTIM_Compare3EventCallback+0xd4>)
 8003474:	ed93 5b02 	vldr	d5, [r3, #8]
 8003478:	4b25      	ldr	r3, [pc, #148]	; (8003510 <HAL_HRTIM_Compare3EventCallback+0xd4>)
 800347a:	ed93 6b04 	vldr	d6, [r3, #16]
 800347e:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8003482:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 8003486:	ee37 7b06 	vadd.f64	d7, d7, d6
 800348a:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800348e:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8003492:	4b1f      	ldr	r3, [pc, #124]	; (8003510 <HAL_HRTIM_Compare3EventCallback+0xd4>)
 8003494:	ed93 7b04 	vldr	d7, [r3, #16]
 8003498:	ee26 7b07 	vmul.f64	d7, d6, d7
 800349c:	ed87 7b04 	vstr	d7, [r7, #16]
		const uint32_t num_points = ((stop_freq - start_freq)/sweep_settings.step_size) + 1;
 80034a0:	ed97 6b04 	vldr	d6, [r7, #16]
 80034a4:	ed97 7b06 	vldr	d7, [r7, #24]
 80034a8:	ee36 5b47 	vsub.f64	d5, d6, d7
 80034ac:	4b18      	ldr	r3, [pc, #96]	; (8003510 <HAL_HRTIM_Compare3EventCallback+0xd4>)
 80034ae:	ed93 6b04 	vldr	d6, [r3, #16]
 80034b2:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80034b6:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80034ba:	ee37 7b06 	vadd.f64	d7, d7, d6
 80034be:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80034c2:	ee17 3a90 	vmov	r3, s15
 80034c6:	60fb      	str	r3, [r7, #12]
		static uint32_t i = 0;

		/* Configure the Microwave frequency */
		if (i == num_points) {
 80034c8:	4b12      	ldr	r3, [pc, #72]	; (8003514 <HAL_HRTIM_Compare3EventCallback+0xd8>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	68fa      	ldr	r2, [r7, #12]
 80034ce:	429a      	cmp	r2, r3
 80034d0:	d106      	bne.n	80034e0 <HAL_HRTIM_Compare3EventCallback+0xa4>
			stop_pop();
 80034d2:	f018 f82d 	bl	801b530 <__stop_pop_veneer>
			i = 0;
 80034d6:	4b0f      	ldr	r3, [pc, #60]	; (8003514 <HAL_HRTIM_Compare3EventCallback+0xd8>)
 80034d8:	2200      	movs	r2, #0
 80034da:	601a      	str	r2, [r3, #0]
			start_pop();
 80034dc:	f018 f818 	bl	801b510 <__start_pop_veneer>

#ifdef SYNTH_ENABLE
		set_frequency_hz(start_freq + (i * sweep_settings.step_size));
#endif

		i = i + 1;
 80034e0:	4b0c      	ldr	r3, [pc, #48]	; (8003514 <HAL_HRTIM_Compare3EventCallback+0xd8>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	3301      	adds	r3, #1
 80034e6:	4a0b      	ldr	r2, [pc, #44]	; (8003514 <HAL_HRTIM_Compare3EventCallback+0xd8>)
 80034e8:	6013      	str	r3, [r2, #0]

		pop_cycle_count = pop_cycle_count + 1;
 80034ea:	4b0b      	ldr	r3, [pc, #44]	; (8003518 <HAL_HRTIM_Compare3EventCallback+0xdc>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	3301      	adds	r3, #1
 80034f0:	4a09      	ldr	r2, [pc, #36]	; (8003518 <HAL_HRTIM_Compare3EventCallback+0xdc>)
 80034f2:	6013      	str	r3, [r2, #0]
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin); //toggle amber LED
 80034f4:	2102      	movs	r1, #2
 80034f6:	4809      	ldr	r0, [pc, #36]	; (800351c <HAL_HRTIM_Compare3EventCallback+0xe0>)
 80034f8:	f003 ffc3 	bl	8007482 <HAL_GPIO_TogglePin>
		printf("POP Cycle %lu done.\r\n", pop_cycle_count);
 80034fc:	4b06      	ldr	r3, [pc, #24]	; (8003518 <HAL_HRTIM_Compare3EventCallback+0xdc>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4619      	mov	r1, r3
 8003502:	4807      	ldr	r0, [pc, #28]	; (8003520 <HAL_HRTIM_Compare3EventCallback+0xe4>)
 8003504:	f016 f86c 	bl	80195e0 <iprintf>

	/* Called when the second microwave pulse goes high */
	if (TimerIdx == HRTIM_TIMERINDEX_TIMER_E) {
	}

}
 8003508:	bf00      	nop
 800350a:	3720      	adds	r7, #32
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}
 8003510:	0801e840 	.word	0x0801e840
 8003514:	200006c4 	.word	0x200006c4
 8003518:	200006bc 	.word	0x200006bc
 800351c:	58021000 	.word	0x58021000
 8003520:	0801be40 	.word	0x0801be40

08003524 <HAL_HRTIM_RepetitionEventCallback>:

void HAL_HRTIM_RepetitionEventCallback(HRTIM_HandleTypeDef *hhrtim,
		uint32_t TimerIdx) {
 8003524:	b480      	push	{r7}
 8003526:	b083      	sub	sp, #12
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
 800352c:	6039      	str	r1, [r7, #0]

	/* Called at the start of the next POP cycle */
	if (TimerIdx == HRTIM_TIMERINDEX_TIMER_A) {
	}
}
 800352e:	bf00      	nop
 8003530:	370c      	adds	r7, #12
 8003532:	46bd      	mov	sp, r7
 8003534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003538:	4770      	bx	lr
	...

0800353c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800353c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003574 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003540:	f7ff feda 	bl	80032f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003544:	480c      	ldr	r0, [pc, #48]	; (8003578 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003546:	490d      	ldr	r1, [pc, #52]	; (800357c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003548:	4a0d      	ldr	r2, [pc, #52]	; (8003580 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800354a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800354c:	e002      	b.n	8003554 <LoopCopyDataInit>

0800354e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800354e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003550:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003552:	3304      	adds	r3, #4

08003554 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003554:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003556:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003558:	d3f9      	bcc.n	800354e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800355a:	4a0a      	ldr	r2, [pc, #40]	; (8003584 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800355c:	4c0a      	ldr	r4, [pc, #40]	; (8003588 <LoopFillZerobss+0x22>)
  movs r3, #0
 800355e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003560:	e001      	b.n	8003566 <LoopFillZerobss>

08003562 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003562:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003564:	3204      	adds	r2, #4

08003566 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003566:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003568:	d3fb      	bcc.n	8003562 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800356a:	f016 f9e1 	bl	8019930 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800356e:	f7fe fb4f 	bl	8001c10 <main>
  bx  lr
 8003572:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003574:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003578:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800357c:	2000022c 	.word	0x2000022c
  ldr r2, =_sidata
 8003580:	0801ed58 	.word	0x0801ed58
  ldr r2, =_sbss
 8003584:	200002f0 	.word	0x200002f0
  ldr r4, =_ebss
 8003588:	20008370 	.word	0x20008370

0800358c <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800358c:	e7fe      	b.n	800358c <ADC_IRQHandler>

0800358e <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.  
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 800358e:	b480      	push	{r7}
 8003590:	b083      	sub	sp, #12
 8003592:	af00      	add	r7, sp, #0
 8003594:	6078      	str	r0, [r7, #4]
 8003596:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d00b      	beq.n	80035b6 <LAN8742_RegisterBusIO+0x28>
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	68db      	ldr	r3, [r3, #12]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d007      	beq.n	80035b6 <LAN8742_RegisterBusIO+0x28>
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	689b      	ldr	r3, [r3, #8]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d003      	beq.n	80035b6 <LAN8742_RegisterBusIO+0x28>
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	691b      	ldr	r3, [r3, #16]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d102      	bne.n	80035bc <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 80035b6:	f04f 33ff 	mov.w	r3, #4294967295
 80035ba:	e014      	b.n	80035e6 <LAN8742_RegisterBusIO+0x58>
  }
  
  pObj->IO.Init = ioctx->Init;
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	681a      	ldr	r2, [r3, #0]
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	685a      	ldr	r2, [r3, #4]
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	68da      	ldr	r2, [r3, #12]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	689a      	ldr	r2, [r3, #8]
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	691a      	ldr	r2, [r3, #16]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	619a      	str	r2, [r3, #24]
  
  return LAN8742_STATUS_OK;
 80035e4:	2300      	movs	r3, #0
}
 80035e6:	4618      	mov	r0, r3
 80035e8:	370c      	adds	r7, #12
 80035ea:	46bd      	mov	sp, r7
 80035ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f0:	4770      	bx	lr

080035f2 <LAN8742_Init>:
  *         LAN8742_STATUS_READ_ERROR if connot read register
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  *         LAN8742_STATUS_RESET_TIMEOUT if cannot perform a software reset
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 80035f2:	b580      	push	{r7, lr}
 80035f4:	b086      	sub	sp, #24
 80035f6:	af00      	add	r7, sp, #0
 80035f8:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0, regvalue = 0, addr = 0;
 80035fa:	2300      	movs	r3, #0
 80035fc:	60fb      	str	r3, [r7, #12]
 80035fe:	2300      	movs	r3, #0
 8003600:	60bb      	str	r3, [r7, #8]
 8003602:	2300      	movs	r3, #0
 8003604:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 8003606:	2300      	movs	r3, #0
 8003608:	613b      	str	r3, [r7, #16]
   
   if(pObj->Is_Initialized == 0)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d17c      	bne.n	800370c <LAN8742_Init+0x11a>
   {
     if(pObj->IO.Init != 0)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	689b      	ldr	r3, [r3, #8]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d002      	beq.n	8003620 <LAN8742_Init+0x2e>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	689b      	ldr	r3, [r3, #8]
 800361e:	4798      	blx	r3
     }
   
     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2220      	movs	r2, #32
 8003624:	601a      	str	r2, [r3, #0]
   
     /* Get the device address from special mode register */  
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8003626:	2300      	movs	r3, #0
 8003628:	617b      	str	r3, [r7, #20]
 800362a:	e01c      	b.n	8003666 <LAN8742_Init+0x74>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	695b      	ldr	r3, [r3, #20]
 8003630:	f107 0208 	add.w	r2, r7, #8
 8003634:	2112      	movs	r1, #18
 8003636:	6978      	ldr	r0, [r7, #20]
 8003638:	4798      	blx	r3
 800363a:	4603      	mov	r3, r0
 800363c:	2b00      	cmp	r3, #0
 800363e:	da03      	bge.n	8003648 <LAN8742_Init+0x56>
       { 
         status = LAN8742_STATUS_READ_ERROR;
 8003640:	f06f 0304 	mvn.w	r3, #4
 8003644:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address 
            continue with next address */
         continue;
 8003646:	e00b      	b.n	8003660 <LAN8742_Init+0x6e>
       }
     
       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	f003 031f 	and.w	r3, r3, #31
 800364e:	697a      	ldr	r2, [r7, #20]
 8003650:	429a      	cmp	r2, r3
 8003652:	d105      	bne.n	8003660 <LAN8742_Init+0x6e>
       {
         pObj->DevAddr = addr;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	697a      	ldr	r2, [r7, #20]
 8003658:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 800365a:	2300      	movs	r3, #0
 800365c:	613b      	str	r3, [r7, #16]
         break;
 800365e:	e005      	b.n	800366c <LAN8742_Init+0x7a>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8003660:	697b      	ldr	r3, [r7, #20]
 8003662:	3301      	adds	r3, #1
 8003664:	617b      	str	r3, [r7, #20]
 8003666:	697b      	ldr	r3, [r7, #20]
 8003668:	2b1f      	cmp	r3, #31
 800366a:	d9df      	bls.n	800362c <LAN8742_Init+0x3a>
       }
     }
   
     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	2b1f      	cmp	r3, #31
 8003672:	d902      	bls.n	800367a <LAN8742_Init+0x88>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8003674:	f06f 0302 	mvn.w	r3, #2
 8003678:	613b      	str	r3, [r7, #16]
     }
     
     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 800367a:	693b      	ldr	r3, [r7, #16]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d145      	bne.n	800370c <LAN8742_Init+0x11a>
     {
       /* set a software reset  */
       if(pObj->IO.WriteReg(pObj->DevAddr, LAN8742_BCR, LAN8742_BCR_SOFT_RESET) >= 0)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	691b      	ldr	r3, [r3, #16]
 8003684:	687a      	ldr	r2, [r7, #4]
 8003686:	6810      	ldr	r0, [r2, #0]
 8003688:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800368c:	2100      	movs	r1, #0
 800368e:	4798      	blx	r3
 8003690:	4603      	mov	r3, r0
 8003692:	2b00      	cmp	r3, #0
 8003694:	db37      	blt.n	8003706 <LAN8742_Init+0x114>
       { 
         /* get software reset status */
         if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) >= 0)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	695b      	ldr	r3, [r3, #20]
 800369a:	687a      	ldr	r2, [r7, #4]
 800369c:	6810      	ldr	r0, [r2, #0]
 800369e:	f107 0208 	add.w	r2, r7, #8
 80036a2:	2100      	movs	r1, #0
 80036a4:	4798      	blx	r3
 80036a6:	4603      	mov	r3, r0
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	db28      	blt.n	80036fe <LAN8742_Init+0x10c>
         { 
           tickstart = pObj->IO.GetTick();
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	699b      	ldr	r3, [r3, #24]
 80036b0:	4798      	blx	r3
 80036b2:	4603      	mov	r3, r0
 80036b4:	60fb      	str	r3, [r7, #12]
           
           /* wait until software reset is done or timeout occured  */
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 80036b6:	e01c      	b.n	80036f2 <LAN8742_Init+0x100>
           {
             if((pObj->IO.GetTick() - tickstart) <= LAN8742_SW_RESET_TO)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	699b      	ldr	r3, [r3, #24]
 80036bc:	4798      	blx	r3
 80036be:	4603      	mov	r3, r0
 80036c0:	461a      	mov	r2, r3
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	1ad3      	subs	r3, r2, r3
 80036c6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80036ca:	d80e      	bhi.n	80036ea <LAN8742_Init+0xf8>
             {
               if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) < 0)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	695b      	ldr	r3, [r3, #20]
 80036d0:	687a      	ldr	r2, [r7, #4]
 80036d2:	6810      	ldr	r0, [r2, #0]
 80036d4:	f107 0208 	add.w	r2, r7, #8
 80036d8:	2100      	movs	r1, #0
 80036da:	4798      	blx	r3
 80036dc:	4603      	mov	r3, r0
 80036de:	2b00      	cmp	r3, #0
 80036e0:	da07      	bge.n	80036f2 <LAN8742_Init+0x100>
               { 
                 status = LAN8742_STATUS_READ_ERROR;
 80036e2:	f06f 0304 	mvn.w	r3, #4
 80036e6:	613b      	str	r3, [r7, #16]
                 break;
 80036e8:	e010      	b.n	800370c <LAN8742_Init+0x11a>
               }
             }
             else
             {
               status = LAN8742_STATUS_RESET_TIMEOUT;
 80036ea:	f06f 0301 	mvn.w	r3, #1
 80036ee:	613b      	str	r3, [r7, #16]
               break;
 80036f0:	e00c      	b.n	800370c <LAN8742_Init+0x11a>
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 80036f2:	68bb      	ldr	r3, [r7, #8]
 80036f4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d1dd      	bne.n	80036b8 <LAN8742_Init+0xc6>
 80036fc:	e006      	b.n	800370c <LAN8742_Init+0x11a>
             }
           } 
         }
         else
         {
           status = LAN8742_STATUS_READ_ERROR;
 80036fe:	f06f 0304 	mvn.w	r3, #4
 8003702:	613b      	str	r3, [r7, #16]
 8003704:	e002      	b.n	800370c <LAN8742_Init+0x11a>
         }
       }
       else
       {
         status = LAN8742_STATUS_WRITE_ERROR;
 8003706:	f06f 0303 	mvn.w	r3, #3
 800370a:	613b      	str	r3, [r7, #16]
       }
     }
   }
      
   if(status == LAN8742_STATUS_OK)
 800370c:	693b      	ldr	r3, [r7, #16]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d112      	bne.n	8003738 <LAN8742_Init+0x146>
   {
     tickstart =  pObj->IO.GetTick();
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	699b      	ldr	r3, [r3, #24]
 8003716:	4798      	blx	r3
 8003718:	4603      	mov	r3, r0
 800371a:	60fb      	str	r3, [r7, #12]
     
     /* Wait for 2s to perform initialization */
     while((pObj->IO.GetTick() - tickstart) <= LAN8742_INIT_TO)
 800371c:	bf00      	nop
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	699b      	ldr	r3, [r3, #24]
 8003722:	4798      	blx	r3
 8003724:	4603      	mov	r3, r0
 8003726:	461a      	mov	r2, r3
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	1ad3      	subs	r3, r2, r3
 800372c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003730:	d9f5      	bls.n	800371e <LAN8742_Init+0x12c>
     {
     }
     pObj->Is_Initialized = 1;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2201      	movs	r2, #1
 8003736:	605a      	str	r2, [r3, #4]
   }
   
   return status;
 8003738:	693b      	ldr	r3, [r7, #16]
 }
 800373a:	4618      	mov	r0, r3
 800373c:	3718      	adds	r7, #24
 800373e:	46bd      	mov	sp, r7
 8003740:	bd80      	pop	{r7, pc}

08003742 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD       
  *         LAN8742_STATUS_READ_ERROR if connot read register
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8003742:	b580      	push	{r7, lr}
 8003744:	b084      	sub	sp, #16
 8003746:	af00      	add	r7, sp, #0
 8003748:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 800374a:	2300      	movs	r3, #0
 800374c:	60fb      	str	r3, [r7, #12]
  
  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	695b      	ldr	r3, [r3, #20]
 8003752:	687a      	ldr	r2, [r7, #4]
 8003754:	6810      	ldr	r0, [r2, #0]
 8003756:	f107 020c 	add.w	r2, r7, #12
 800375a:	2101      	movs	r1, #1
 800375c:	4798      	blx	r3
 800375e:	4603      	mov	r3, r0
 8003760:	2b00      	cmp	r3, #0
 8003762:	da02      	bge.n	800376a <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 8003764:	f06f 0304 	mvn.w	r3, #4
 8003768:	e06e      	b.n	8003848 <LAN8742_GetLinkState+0x106>
  }
  
  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	695b      	ldr	r3, [r3, #20]
 800376e:	687a      	ldr	r2, [r7, #4]
 8003770:	6810      	ldr	r0, [r2, #0]
 8003772:	f107 020c 	add.w	r2, r7, #12
 8003776:	2101      	movs	r1, #1
 8003778:	4798      	blx	r3
 800377a:	4603      	mov	r3, r0
 800377c:	2b00      	cmp	r3, #0
 800377e:	da02      	bge.n	8003786 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 8003780:	f06f 0304 	mvn.w	r3, #4
 8003784:	e060      	b.n	8003848 <LAN8742_GetLinkState+0x106>
  }
  
  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	f003 0304 	and.w	r3, r3, #4
 800378c:	2b00      	cmp	r3, #0
 800378e:	d101      	bne.n	8003794 <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;    
 8003790:	2301      	movs	r3, #1
 8003792:	e059      	b.n	8003848 <LAN8742_GetLinkState+0x106>
  }
  
  /* Check Auto negotiaition */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	695b      	ldr	r3, [r3, #20]
 8003798:	687a      	ldr	r2, [r7, #4]
 800379a:	6810      	ldr	r0, [r2, #0]
 800379c:	f107 020c 	add.w	r2, r7, #12
 80037a0:	2100      	movs	r1, #0
 80037a2:	4798      	blx	r3
 80037a4:	4603      	mov	r3, r0
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	da02      	bge.n	80037b0 <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 80037aa:	f06f 0304 	mvn.w	r3, #4
 80037ae:	e04b      	b.n	8003848 <LAN8742_GetLinkState+0x106>
  }
  
  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d11b      	bne.n	80037f2 <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)) 
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d006      	beq.n	80037d2 <LAN8742_GetLinkState+0x90>
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d001      	beq.n	80037d2 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 80037ce:	2302      	movs	r3, #2
 80037d0:	e03a      	b.n	8003848 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d001      	beq.n	80037e0 <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 80037dc:	2303      	movs	r3, #3
 80037de:	e033      	b.n	8003848 <LAN8742_GetLinkState+0x106>
    }        
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d001      	beq.n	80037ee <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 80037ea:	2304      	movs	r3, #4
 80037ec:	e02c      	b.n	8003848 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 80037ee:	2305      	movs	r3, #5
 80037f0:	e02a      	b.n	8003848 <LAN8742_GetLinkState+0x106>
    }  		
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	695b      	ldr	r3, [r3, #20]
 80037f6:	687a      	ldr	r2, [r7, #4]
 80037f8:	6810      	ldr	r0, [r2, #0]
 80037fa:	f107 020c 	add.w	r2, r7, #12
 80037fe:	211f      	movs	r1, #31
 8003800:	4798      	blx	r3
 8003802:	4603      	mov	r3, r0
 8003804:	2b00      	cmp	r3, #0
 8003806:	da02      	bge.n	800380e <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 8003808:	f06f 0304 	mvn.w	r3, #4
 800380c:	e01c      	b.n	8003848 <LAN8742_GetLinkState+0x106>
    }
    
    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003814:	2b00      	cmp	r3, #0
 8003816:	d101      	bne.n	800381c <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 8003818:	2306      	movs	r3, #6
 800381a:	e015      	b.n	8003848 <LAN8742_GetLinkState+0x106>
    }
    
    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	f003 031c 	and.w	r3, r3, #28
 8003822:	2b18      	cmp	r3, #24
 8003824:	d101      	bne.n	800382a <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8003826:	2302      	movs	r3, #2
 8003828:	e00e      	b.n	8003848 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	f003 031c 	and.w	r3, r3, #28
 8003830:	2b08      	cmp	r3, #8
 8003832:	d101      	bne.n	8003838 <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8003834:	2303      	movs	r3, #3
 8003836:	e007      	b.n	8003848 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	f003 031c 	and.w	r3, r3, #28
 800383e:	2b14      	cmp	r3, #20
 8003840:	d101      	bne.n	8003846 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8003842:	2304      	movs	r3, #4
 8003844:	e000      	b.n	8003848 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8003846:	2305      	movs	r3, #5
    }				
  }
}
 8003848:	4618      	mov	r0, r3
 800384a:	3710      	adds	r7, #16
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}

08003850 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b082      	sub	sp, #8
 8003854:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003856:	2003      	movs	r0, #3
 8003858:	f001 ff1c 	bl	8005694 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800385c:	f006 fbbc 	bl	8009fd8 <HAL_RCC_GetSysClockFreq>
 8003860:	4602      	mov	r2, r0
 8003862:	4b15      	ldr	r3, [pc, #84]	; (80038b8 <HAL_Init+0x68>)
 8003864:	699b      	ldr	r3, [r3, #24]
 8003866:	0a1b      	lsrs	r3, r3, #8
 8003868:	f003 030f 	and.w	r3, r3, #15
 800386c:	4913      	ldr	r1, [pc, #76]	; (80038bc <HAL_Init+0x6c>)
 800386e:	5ccb      	ldrb	r3, [r1, r3]
 8003870:	f003 031f 	and.w	r3, r3, #31
 8003874:	fa22 f303 	lsr.w	r3, r2, r3
 8003878:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800387a:	4b0f      	ldr	r3, [pc, #60]	; (80038b8 <HAL_Init+0x68>)
 800387c:	699b      	ldr	r3, [r3, #24]
 800387e:	f003 030f 	and.w	r3, r3, #15
 8003882:	4a0e      	ldr	r2, [pc, #56]	; (80038bc <HAL_Init+0x6c>)
 8003884:	5cd3      	ldrb	r3, [r2, r3]
 8003886:	f003 031f 	and.w	r3, r3, #31
 800388a:	687a      	ldr	r2, [r7, #4]
 800388c:	fa22 f303 	lsr.w	r3, r2, r3
 8003890:	4a0b      	ldr	r2, [pc, #44]	; (80038c0 <HAL_Init+0x70>)
 8003892:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003894:	4a0b      	ldr	r2, [pc, #44]	; (80038c4 <HAL_Init+0x74>)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800389a:	2000      	movs	r0, #0
 800389c:	f000 f814 	bl	80038c8 <HAL_InitTick>
 80038a0:	4603      	mov	r3, r0
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d001      	beq.n	80038aa <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	e002      	b.n	80038b0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80038aa:	f7ff f96f 	bl	8002b8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80038ae:	2300      	movs	r3, #0
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	3708      	adds	r7, #8
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bd80      	pop	{r7, pc}
 80038b8:	58024400 	.word	0x58024400
 80038bc:	0801e858 	.word	0x0801e858
 80038c0:	20000014 	.word	0x20000014
 80038c4:	20000010 	.word	0x20000010

080038c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b082      	sub	sp, #8
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80038d0:	4b15      	ldr	r3, [pc, #84]	; (8003928 <HAL_InitTick+0x60>)
 80038d2:	781b      	ldrb	r3, [r3, #0]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d101      	bne.n	80038dc <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80038d8:	2301      	movs	r3, #1
 80038da:	e021      	b.n	8003920 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80038dc:	4b13      	ldr	r3, [pc, #76]	; (800392c <HAL_InitTick+0x64>)
 80038de:	681a      	ldr	r2, [r3, #0]
 80038e0:	4b11      	ldr	r3, [pc, #68]	; (8003928 <HAL_InitTick+0x60>)
 80038e2:	781b      	ldrb	r3, [r3, #0]
 80038e4:	4619      	mov	r1, r3
 80038e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80038ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80038ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80038f2:	4618      	mov	r0, r3
 80038f4:	f001 ff01 	bl	80056fa <HAL_SYSTICK_Config>
 80038f8:	4603      	mov	r3, r0
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d001      	beq.n	8003902 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80038fe:	2301      	movs	r3, #1
 8003900:	e00e      	b.n	8003920 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2b0f      	cmp	r3, #15
 8003906:	d80a      	bhi.n	800391e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003908:	2200      	movs	r2, #0
 800390a:	6879      	ldr	r1, [r7, #4]
 800390c:	f04f 30ff 	mov.w	r0, #4294967295
 8003910:	f001 fecb 	bl	80056aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003914:	4a06      	ldr	r2, [pc, #24]	; (8003930 <HAL_InitTick+0x68>)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800391a:	2300      	movs	r3, #0
 800391c:	e000      	b.n	8003920 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800391e:	2301      	movs	r3, #1
}
 8003920:	4618      	mov	r0, r3
 8003922:	3708      	adds	r7, #8
 8003924:	46bd      	mov	sp, r7
 8003926:	bd80      	pop	{r7, pc}
 8003928:	20000028 	.word	0x20000028
 800392c:	20000010 	.word	0x20000010
 8003930:	20000024 	.word	0x20000024

08003934 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003934:	b480      	push	{r7}
 8003936:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003938:	4b06      	ldr	r3, [pc, #24]	; (8003954 <HAL_IncTick+0x20>)
 800393a:	781b      	ldrb	r3, [r3, #0]
 800393c:	461a      	mov	r2, r3
 800393e:	4b06      	ldr	r3, [pc, #24]	; (8003958 <HAL_IncTick+0x24>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4413      	add	r3, r2
 8003944:	4a04      	ldr	r2, [pc, #16]	; (8003958 <HAL_IncTick+0x24>)
 8003946:	6013      	str	r3, [r2, #0]
}
 8003948:	bf00      	nop
 800394a:	46bd      	mov	sp, r7
 800394c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003950:	4770      	bx	lr
 8003952:	bf00      	nop
 8003954:	20000028 	.word	0x20000028
 8003958:	200006c8 	.word	0x200006c8

0800395c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800395c:	b480      	push	{r7}
 800395e:	af00      	add	r7, sp, #0
  return uwTick;
 8003960:	4b03      	ldr	r3, [pc, #12]	; (8003970 <HAL_GetTick+0x14>)
 8003962:	681b      	ldr	r3, [r3, #0]
}
 8003964:	4618      	mov	r0, r3
 8003966:	46bd      	mov	sp, r7
 8003968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396c:	4770      	bx	lr
 800396e:	bf00      	nop
 8003970:	200006c8 	.word	0x200006c8

08003974 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b084      	sub	sp, #16
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800397c:	f7ff ffee 	bl	800395c <HAL_GetTick>
 8003980:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	f1b3 3fff 	cmp.w	r3, #4294967295
 800398c:	d005      	beq.n	800399a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800398e:	4b0a      	ldr	r3, [pc, #40]	; (80039b8 <HAL_Delay+0x44>)
 8003990:	781b      	ldrb	r3, [r3, #0]
 8003992:	461a      	mov	r2, r3
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	4413      	add	r3, r2
 8003998:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800399a:	bf00      	nop
 800399c:	f7ff ffde 	bl	800395c <HAL_GetTick>
 80039a0:	4602      	mov	r2, r0
 80039a2:	68bb      	ldr	r3, [r7, #8]
 80039a4:	1ad3      	subs	r3, r2, r3
 80039a6:	68fa      	ldr	r2, [r7, #12]
 80039a8:	429a      	cmp	r2, r3
 80039aa:	d8f7      	bhi.n	800399c <HAL_Delay+0x28>
  {
  }
}
 80039ac:	bf00      	nop
 80039ae:	bf00      	nop
 80039b0:	3710      	adds	r7, #16
 80039b2:	46bd      	mov	sp, r7
 80039b4:	bd80      	pop	{r7, pc}
 80039b6:	bf00      	nop
 80039b8:	20000028 	.word	0x20000028

080039bc <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80039bc:	b480      	push	{r7}
 80039be:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80039c0:	4b03      	ldr	r3, [pc, #12]	; (80039d0 <HAL_GetREVID+0x14>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	0c1b      	lsrs	r3, r3, #16
}
 80039c6:	4618      	mov	r0, r3
 80039c8:	46bd      	mov	sp, r7
 80039ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ce:	4770      	bx	lr
 80039d0:	5c001000 	.word	0x5c001000

080039d4 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 80039d4:	b480      	push	{r7}
 80039d6:	b083      	sub	sp, #12
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 80039dc:	4b06      	ldr	r3, [pc, #24]	; (80039f8 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 80039de:	685b      	ldr	r3, [r3, #4]
 80039e0:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80039e4:	4904      	ldr	r1, [pc, #16]	; (80039f8 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	4313      	orrs	r3, r2
 80039ea:	604b      	str	r3, [r1, #4]
}
 80039ec:	bf00      	nop
 80039ee:	370c      	adds	r7, #12
 80039f0:	46bd      	mov	sp, r7
 80039f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f6:	4770      	bx	lr
 80039f8:	58000400 	.word	0x58000400

080039fc <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 80039fc:	b480      	push	{r7}
 80039fe:	b083      	sub	sp, #12
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
 8003a04:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8003a06:	4b07      	ldr	r3, [pc, #28]	; (8003a24 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8003a08:	685a      	ldr	r2, [r3, #4]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	43db      	mvns	r3, r3
 8003a0e:	401a      	ands	r2, r3
 8003a10:	4904      	ldr	r1, [pc, #16]	; (8003a24 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	4313      	orrs	r3, r2
 8003a16:	604b      	str	r3, [r1, #4]
}
 8003a18:	bf00      	nop
 8003a1a:	370c      	adds	r7, #12
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a22:	4770      	bx	lr
 8003a24:	58000400 	.word	0x58000400

08003a28 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003a28:	b480      	push	{r7}
 8003a2a:	b083      	sub	sp, #12
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
 8003a30:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	431a      	orrs	r2, r3
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	609a      	str	r2, [r3, #8]
}
 8003a42:	bf00      	nop
 8003a44:	370c      	adds	r7, #12
 8003a46:	46bd      	mov	sp, r7
 8003a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4c:	4770      	bx	lr

08003a4e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003a4e:	b480      	push	{r7}
 8003a50:	b083      	sub	sp, #12
 8003a52:	af00      	add	r7, sp, #0
 8003a54:	6078      	str	r0, [r7, #4]
 8003a56:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	689b      	ldr	r3, [r3, #8]
 8003a5c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	431a      	orrs	r2, r3
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	609a      	str	r2, [r3, #8]
}
 8003a68:	bf00      	nop
 8003a6a:	370c      	adds	r7, #12
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a72:	4770      	bx	lr

08003a74 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b083      	sub	sp, #12
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	689b      	ldr	r3, [r3, #8]
 8003a80:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003a84:	4618      	mov	r0, r3
 8003a86:	370c      	adds	r7, #12
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8e:	4770      	bx	lr

08003a90 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b087      	sub	sp, #28
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	60f8      	str	r0, [r7, #12]
 8003a98:	60b9      	str	r1, [r7, #8]
 8003a9a:	607a      	str	r2, [r7, #4]
 8003a9c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	3360      	adds	r3, #96	; 0x60
 8003aa2:	461a      	mov	r2, r3
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	009b      	lsls	r3, r3, #2
 8003aa8:	4413      	add	r3, r2
 8003aaa:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	430b      	orrs	r3, r1
 8003abe:	431a      	orrs	r2, r3
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8003ac4:	bf00      	nop
 8003ac6:	371c      	adds	r7, #28
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ace:	4770      	bx	lr

08003ad0 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	b085      	sub	sp, #20
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	60f8      	str	r0, [r7, #12]
 8003ad8:	60b9      	str	r1, [r7, #8]
 8003ada:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	691b      	ldr	r3, [r3, #16]
 8003ae0:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8003ae4:	68bb      	ldr	r3, [r7, #8]
 8003ae6:	f003 031f 	and.w	r3, r3, #31
 8003aea:	6879      	ldr	r1, [r7, #4]
 8003aec:	fa01 f303 	lsl.w	r3, r1, r3
 8003af0:	431a      	orrs	r2, r3
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	611a      	str	r2, [r3, #16]
}
 8003af6:	bf00      	nop
 8003af8:	3714      	adds	r7, #20
 8003afa:	46bd      	mov	sp, r7
 8003afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b00:	4770      	bx	lr

08003b02 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8003b02:	b480      	push	{r7}
 8003b04:	b087      	sub	sp, #28
 8003b06:	af00      	add	r7, sp, #0
 8003b08:	60f8      	str	r0, [r7, #12]
 8003b0a:	60b9      	str	r1, [r7, #8]
 8003b0c:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	3360      	adds	r3, #96	; 0x60
 8003b12:	461a      	mov	r2, r3
 8003b14:	68bb      	ldr	r3, [r7, #8]
 8003b16:	009b      	lsls	r3, r3, #2
 8003b18:	4413      	add	r3, r2
 8003b1a:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	431a      	orrs	r2, r3
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	601a      	str	r2, [r3, #0]
  }
}
 8003b2c:	bf00      	nop
 8003b2e:	371c      	adds	r7, #28
 8003b30:	46bd      	mov	sp, r7
 8003b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b36:	4770      	bx	lr

08003b38 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b083      	sub	sp, #12
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	68db      	ldr	r3, [r3, #12]
 8003b44:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d101      	bne.n	8003b50 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	e000      	b.n	8003b52 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003b50:	2300      	movs	r3, #0
}
 8003b52:	4618      	mov	r0, r3
 8003b54:	370c      	adds	r7, #12
 8003b56:	46bd      	mov	sp, r7
 8003b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5c:	4770      	bx	lr

08003b5e <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003b5e:	b480      	push	{r7}
 8003b60:	b087      	sub	sp, #28
 8003b62:	af00      	add	r7, sp, #0
 8003b64:	60f8      	str	r0, [r7, #12]
 8003b66:	60b9      	str	r1, [r7, #8]
 8003b68:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	3330      	adds	r3, #48	; 0x30
 8003b6e:	461a      	mov	r2, r3
 8003b70:	68bb      	ldr	r3, [r7, #8]
 8003b72:	0a1b      	lsrs	r3, r3, #8
 8003b74:	009b      	lsls	r3, r3, #2
 8003b76:	f003 030c 	and.w	r3, r3, #12
 8003b7a:	4413      	add	r3, r2
 8003b7c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003b7e:	697b      	ldr	r3, [r7, #20]
 8003b80:	681a      	ldr	r2, [r3, #0]
 8003b82:	68bb      	ldr	r3, [r7, #8]
 8003b84:	f003 031f 	and.w	r3, r3, #31
 8003b88:	211f      	movs	r1, #31
 8003b8a:	fa01 f303 	lsl.w	r3, r1, r3
 8003b8e:	43db      	mvns	r3, r3
 8003b90:	401a      	ands	r2, r3
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	0e9b      	lsrs	r3, r3, #26
 8003b96:	f003 011f 	and.w	r1, r3, #31
 8003b9a:	68bb      	ldr	r3, [r7, #8]
 8003b9c:	f003 031f 	and.w	r3, r3, #31
 8003ba0:	fa01 f303 	lsl.w	r3, r1, r3
 8003ba4:	431a      	orrs	r2, r3
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003baa:	bf00      	nop
 8003bac:	371c      	adds	r7, #28
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb4:	4770      	bx	lr

08003bb6 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003bb6:	b480      	push	{r7}
 8003bb8:	b083      	sub	sp, #12
 8003bba:	af00      	add	r7, sp, #0
 8003bbc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bc2:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d101      	bne.n	8003bce <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e000      	b.n	8003bd0 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8003bce:	2300      	movs	r3, #0
}
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	370c      	adds	r7, #12
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bda:	4770      	bx	lr

08003bdc <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b087      	sub	sp, #28
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	60f8      	str	r0, [r7, #12]
 8003be4:	60b9      	str	r1, [r7, #8]
 8003be6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	3314      	adds	r3, #20
 8003bec:	461a      	mov	r2, r3
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	0e5b      	lsrs	r3, r3, #25
 8003bf2:	009b      	lsls	r3, r3, #2
 8003bf4:	f003 0304 	and.w	r3, r3, #4
 8003bf8:	4413      	add	r3, r2
 8003bfa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003bfc:	697b      	ldr	r3, [r7, #20]
 8003bfe:	681a      	ldr	r2, [r3, #0]
 8003c00:	68bb      	ldr	r3, [r7, #8]
 8003c02:	0d1b      	lsrs	r3, r3, #20
 8003c04:	f003 031f 	and.w	r3, r3, #31
 8003c08:	2107      	movs	r1, #7
 8003c0a:	fa01 f303 	lsl.w	r3, r1, r3
 8003c0e:	43db      	mvns	r3, r3
 8003c10:	401a      	ands	r2, r3
 8003c12:	68bb      	ldr	r3, [r7, #8]
 8003c14:	0d1b      	lsrs	r3, r3, #20
 8003c16:	f003 031f 	and.w	r3, r3, #31
 8003c1a:	6879      	ldr	r1, [r7, #4]
 8003c1c:	fa01 f303 	lsl.w	r3, r1, r3
 8003c20:	431a      	orrs	r2, r3
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003c26:	bf00      	nop
 8003c28:	371c      	adds	r7, #28
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c30:	4770      	bx	lr
	...

08003c34 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b085      	sub	sp, #20
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	60f8      	str	r0, [r7, #12]
 8003c3c:	60b9      	str	r1, [r7, #8]
 8003c3e:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8003c46:	68bb      	ldr	r3, [r7, #8]
 8003c48:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003c4c:	43db      	mvns	r3, r3
 8003c4e:	401a      	ands	r2, r3
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	f003 0318 	and.w	r3, r3, #24
 8003c56:	4908      	ldr	r1, [pc, #32]	; (8003c78 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003c58:	40d9      	lsrs	r1, r3
 8003c5a:	68bb      	ldr	r3, [r7, #8]
 8003c5c:	400b      	ands	r3, r1
 8003c5e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003c62:	431a      	orrs	r2, r3
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8003c6a:	bf00      	nop
 8003c6c:	3714      	adds	r7, #20
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c74:	4770      	bx	lr
 8003c76:	bf00      	nop
 8003c78:	000fffff 	.word	0x000fffff

08003c7c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b083      	sub	sp, #12
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	689b      	ldr	r3, [r3, #8]
 8003c88:	f003 031f 	and.w	r3, r3, #31
}
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	370c      	adds	r7, #12
 8003c90:	46bd      	mov	sp, r7
 8003c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c96:	4770      	bx	lr

08003c98 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b083      	sub	sp, #12
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	689b      	ldr	r3, [r3, #8]
 8003ca4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
}
 8003ca8:	4618      	mov	r0, r3
 8003caa:	370c      	adds	r7, #12
 8003cac:	46bd      	mov	sp, r7
 8003cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb2:	4770      	bx	lr

08003cb4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b083      	sub	sp, #12
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	689a      	ldr	r2, [r3, #8]
 8003cc0:	4b04      	ldr	r3, [pc, #16]	; (8003cd4 <LL_ADC_DisableDeepPowerDown+0x20>)
 8003cc2:	4013      	ands	r3, r2
 8003cc4:	687a      	ldr	r2, [r7, #4]
 8003cc6:	6093      	str	r3, [r2, #8]
}
 8003cc8:	bf00      	nop
 8003cca:	370c      	adds	r7, #12
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd2:	4770      	bx	lr
 8003cd4:	5fffffc0 	.word	0x5fffffc0

08003cd8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b083      	sub	sp, #12
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	689b      	ldr	r3, [r3, #8]
 8003ce4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003ce8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003cec:	d101      	bne.n	8003cf2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e000      	b.n	8003cf4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003cf2:	2300      	movs	r3, #0
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	370c      	adds	r7, #12
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfe:	4770      	bx	lr

08003d00 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b083      	sub	sp, #12
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	689a      	ldr	r2, [r3, #8]
 8003d0c:	4b05      	ldr	r3, [pc, #20]	; (8003d24 <LL_ADC_EnableInternalRegulator+0x24>)
 8003d0e:	4013      	ands	r3, r2
 8003d10:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003d18:	bf00      	nop
 8003d1a:	370c      	adds	r7, #12
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d22:	4770      	bx	lr
 8003d24:	6fffffc0 	.word	0x6fffffc0

08003d28 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b083      	sub	sp, #12
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	689b      	ldr	r3, [r3, #8]
 8003d34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d38:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003d3c:	d101      	bne.n	8003d42 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e000      	b.n	8003d44 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003d42:	2300      	movs	r3, #0
}
 8003d44:	4618      	mov	r0, r3
 8003d46:	370c      	adds	r7, #12
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4e:	4770      	bx	lr

08003d50 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b083      	sub	sp, #12
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	689a      	ldr	r2, [r3, #8]
 8003d5c:	4b05      	ldr	r3, [pc, #20]	; (8003d74 <LL_ADC_Enable+0x24>)
 8003d5e:	4013      	ands	r3, r2
 8003d60:	f043 0201 	orr.w	r2, r3, #1
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003d68:	bf00      	nop
 8003d6a:	370c      	adds	r7, #12
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d72:	4770      	bx	lr
 8003d74:	7fffffc0 	.word	0x7fffffc0

08003d78 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b083      	sub	sp, #12
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	689a      	ldr	r2, [r3, #8]
 8003d84:	4b05      	ldr	r3, [pc, #20]	; (8003d9c <LL_ADC_Disable+0x24>)
 8003d86:	4013      	ands	r3, r2
 8003d88:	f043 0202 	orr.w	r2, r3, #2
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003d90:	bf00      	nop
 8003d92:	370c      	adds	r7, #12
 8003d94:	46bd      	mov	sp, r7
 8003d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9a:	4770      	bx	lr
 8003d9c:	7fffffc0 	.word	0x7fffffc0

08003da0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b083      	sub	sp, #12
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	f003 0301 	and.w	r3, r3, #1
 8003db0:	2b01      	cmp	r3, #1
 8003db2:	d101      	bne.n	8003db8 <LL_ADC_IsEnabled+0x18>
 8003db4:	2301      	movs	r3, #1
 8003db6:	e000      	b.n	8003dba <LL_ADC_IsEnabled+0x1a>
 8003db8:	2300      	movs	r3, #0
}
 8003dba:	4618      	mov	r0, r3
 8003dbc:	370c      	adds	r7, #12
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc4:	4770      	bx	lr

08003dc6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8003dc6:	b480      	push	{r7}
 8003dc8:	b083      	sub	sp, #12
 8003dca:	af00      	add	r7, sp, #0
 8003dcc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	689b      	ldr	r3, [r3, #8]
 8003dd2:	f003 0302 	and.w	r3, r3, #2
 8003dd6:	2b02      	cmp	r3, #2
 8003dd8:	d101      	bne.n	8003dde <LL_ADC_IsDisableOngoing+0x18>
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e000      	b.n	8003de0 <LL_ADC_IsDisableOngoing+0x1a>
 8003dde:	2300      	movs	r3, #0
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	370c      	adds	r7, #12
 8003de4:	46bd      	mov	sp, r7
 8003de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dea:	4770      	bx	lr

08003dec <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003dec:	b480      	push	{r7}
 8003dee:	b083      	sub	sp, #12
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	689a      	ldr	r2, [r3, #8]
 8003df8:	4b05      	ldr	r3, [pc, #20]	; (8003e10 <LL_ADC_REG_StartConversion+0x24>)
 8003dfa:	4013      	ands	r3, r2
 8003dfc:	f043 0204 	orr.w	r2, r3, #4
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003e04:	bf00      	nop
 8003e06:	370c      	adds	r7, #12
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0e:	4770      	bx	lr
 8003e10:	7fffffc0 	.word	0x7fffffc0

08003e14 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003e14:	b480      	push	{r7}
 8003e16:	b083      	sub	sp, #12
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	689b      	ldr	r3, [r3, #8]
 8003e20:	f003 0304 	and.w	r3, r3, #4
 8003e24:	2b04      	cmp	r3, #4
 8003e26:	d101      	bne.n	8003e2c <LL_ADC_REG_IsConversionOngoing+0x18>
 8003e28:	2301      	movs	r3, #1
 8003e2a:	e000      	b.n	8003e2e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003e2c:	2300      	movs	r3, #0
}
 8003e2e:	4618      	mov	r0, r3
 8003e30:	370c      	adds	r7, #12
 8003e32:	46bd      	mov	sp, r7
 8003e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e38:	4770      	bx	lr

08003e3a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003e3a:	b480      	push	{r7}
 8003e3c:	b083      	sub	sp, #12
 8003e3e:	af00      	add	r7, sp, #0
 8003e40:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	689b      	ldr	r3, [r3, #8]
 8003e46:	f003 0308 	and.w	r3, r3, #8
 8003e4a:	2b08      	cmp	r3, #8
 8003e4c:	d101      	bne.n	8003e52 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003e4e:	2301      	movs	r3, #1
 8003e50:	e000      	b.n	8003e54 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003e52:	2300      	movs	r3, #0
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	370c      	adds	r7, #12
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5e:	4770      	bx	lr

08003e60 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003e60:	b590      	push	{r4, r7, lr}
 8003e62:	b089      	sub	sp, #36	; 0x24
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e68:	2300      	movs	r3, #0
 8003e6a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d101      	bne.n	8003e7a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003e76:	2301      	movs	r3, #1
 8003e78:	e18f      	b.n	800419a <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	68db      	ldr	r3, [r3, #12]
 8003e7e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d109      	bne.n	8003e9c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003e88:	6878      	ldr	r0, [r7, #4]
 8003e8a:	f7fe fe99 	bl	8002bc0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2200      	movs	r2, #0
 8003e92:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2200      	movs	r2, #0
 8003e98:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	f7ff ff19 	bl	8003cd8 <LL_ADC_IsDeepPowerDownEnabled>
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d004      	beq.n	8003eb6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	f7ff feff 	bl	8003cb4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4618      	mov	r0, r3
 8003ebc:	f7ff ff34 	bl	8003d28 <LL_ADC_IsInternalRegulatorEnabled>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d114      	bne.n	8003ef0 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4618      	mov	r0, r3
 8003ecc:	f7ff ff18 	bl	8003d00 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003ed0:	4b87      	ldr	r3, [pc, #540]	; (80040f0 <HAL_ADC_Init+0x290>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	099b      	lsrs	r3, r3, #6
 8003ed6:	4a87      	ldr	r2, [pc, #540]	; (80040f4 <HAL_ADC_Init+0x294>)
 8003ed8:	fba2 2303 	umull	r2, r3, r2, r3
 8003edc:	099b      	lsrs	r3, r3, #6
 8003ede:	3301      	adds	r3, #1
 8003ee0:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003ee2:	e002      	b.n	8003eea <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8003ee4:	68bb      	ldr	r3, [r7, #8]
 8003ee6:	3b01      	subs	r3, #1
 8003ee8:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003eea:	68bb      	ldr	r3, [r7, #8]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d1f9      	bne.n	8003ee4 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f7ff ff17 	bl	8003d28 <LL_ADC_IsInternalRegulatorEnabled>
 8003efa:	4603      	mov	r3, r0
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d10d      	bne.n	8003f1c <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f04:	f043 0210 	orr.w	r2, r3, #16
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f10:	f043 0201 	orr.w	r2, r3, #1
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003f18:	2301      	movs	r3, #1
 8003f1a:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	4618      	mov	r0, r3
 8003f22:	f7ff ff77 	bl	8003e14 <LL_ADC_REG_IsConversionOngoing>
 8003f26:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f2c:	f003 0310 	and.w	r3, r3, #16
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	f040 8129 	bne.w	8004188 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003f36:	697b      	ldr	r3, [r7, #20]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	f040 8125 	bne.w	8004188 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f42:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003f46:	f043 0202 	orr.w	r2, r3, #2
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4618      	mov	r0, r3
 8003f54:	f7ff ff24 	bl	8003da0 <LL_ADC_IsEnabled>
 8003f58:	4603      	mov	r3, r0
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d136      	bne.n	8003fcc <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a65      	ldr	r2, [pc, #404]	; (80040f8 <HAL_ADC_Init+0x298>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d004      	beq.n	8003f72 <HAL_ADC_Init+0x112>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a63      	ldr	r2, [pc, #396]	; (80040fc <HAL_ADC_Init+0x29c>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d10e      	bne.n	8003f90 <HAL_ADC_Init+0x130>
 8003f72:	4861      	ldr	r0, [pc, #388]	; (80040f8 <HAL_ADC_Init+0x298>)
 8003f74:	f7ff ff14 	bl	8003da0 <LL_ADC_IsEnabled>
 8003f78:	4604      	mov	r4, r0
 8003f7a:	4860      	ldr	r0, [pc, #384]	; (80040fc <HAL_ADC_Init+0x29c>)
 8003f7c:	f7ff ff10 	bl	8003da0 <LL_ADC_IsEnabled>
 8003f80:	4603      	mov	r3, r0
 8003f82:	4323      	orrs	r3, r4
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	bf0c      	ite	eq
 8003f88:	2301      	moveq	r3, #1
 8003f8a:	2300      	movne	r3, #0
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	e008      	b.n	8003fa2 <HAL_ADC_Init+0x142>
 8003f90:	485b      	ldr	r0, [pc, #364]	; (8004100 <HAL_ADC_Init+0x2a0>)
 8003f92:	f7ff ff05 	bl	8003da0 <LL_ADC_IsEnabled>
 8003f96:	4603      	mov	r3, r0
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	bf0c      	ite	eq
 8003f9c:	2301      	moveq	r3, #1
 8003f9e:	2300      	movne	r3, #0
 8003fa0:	b2db      	uxtb	r3, r3
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d012      	beq.n	8003fcc <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	4a53      	ldr	r2, [pc, #332]	; (80040f8 <HAL_ADC_Init+0x298>)
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d004      	beq.n	8003fba <HAL_ADC_Init+0x15a>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a51      	ldr	r2, [pc, #324]	; (80040fc <HAL_ADC_Init+0x29c>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d101      	bne.n	8003fbe <HAL_ADC_Init+0x15e>
 8003fba:	4a52      	ldr	r2, [pc, #328]	; (8004104 <HAL_ADC_Init+0x2a4>)
 8003fbc:	e000      	b.n	8003fc0 <HAL_ADC_Init+0x160>
 8003fbe:	4a52      	ldr	r2, [pc, #328]	; (8004108 <HAL_ADC_Init+0x2a8>)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	4619      	mov	r1, r3
 8003fc6:	4610      	mov	r0, r2
 8003fc8:	f7ff fd2e 	bl	8003a28 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8003fcc:	f7ff fcf6 	bl	80039bc <HAL_GetREVID>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	f241 0203 	movw	r2, #4099	; 0x1003
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d914      	bls.n	8004004 <HAL_ADC_Init+0x1a4>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	689b      	ldr	r3, [r3, #8]
 8003fde:	2b10      	cmp	r3, #16
 8003fe0:	d110      	bne.n	8004004 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	7d5b      	ldrb	r3, [r3, #21]
 8003fe6:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003fec:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8003ff2:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	7f1b      	ldrb	r3, [r3, #28]
 8003ff8:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8003ffa:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003ffc:	f043 030c 	orr.w	r3, r3, #12
 8004000:	61bb      	str	r3, [r7, #24]
 8004002:	e00d      	b.n	8004020 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	7d5b      	ldrb	r3, [r3, #21]
 8004008:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800400e:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8004014:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	7f1b      	ldrb	r3, [r3, #28]
 800401a:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800401c:	4313      	orrs	r3, r2
 800401e:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	7f1b      	ldrb	r3, [r3, #28]
 8004024:	2b01      	cmp	r3, #1
 8004026:	d106      	bne.n	8004036 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6a1b      	ldr	r3, [r3, #32]
 800402c:	3b01      	subs	r3, #1
 800402e:	045b      	lsls	r3, r3, #17
 8004030:	69ba      	ldr	r2, [r7, #24]
 8004032:	4313      	orrs	r3, r2
 8004034:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800403a:	2b00      	cmp	r3, #0
 800403c:	d009      	beq.n	8004052 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004042:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800404a:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800404c:	69ba      	ldr	r2, [r7, #24]
 800404e:	4313      	orrs	r3, r2
 8004050:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	68da      	ldr	r2, [r3, #12]
 8004058:	4b2c      	ldr	r3, [pc, #176]	; (800410c <HAL_ADC_Init+0x2ac>)
 800405a:	4013      	ands	r3, r2
 800405c:	687a      	ldr	r2, [r7, #4]
 800405e:	6812      	ldr	r2, [r2, #0]
 8004060:	69b9      	ldr	r1, [r7, #24]
 8004062:	430b      	orrs	r3, r1
 8004064:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4618      	mov	r0, r3
 800406c:	f7ff fed2 	bl	8003e14 <LL_ADC_REG_IsConversionOngoing>
 8004070:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4618      	mov	r0, r3
 8004078:	f7ff fedf 	bl	8003e3a <LL_ADC_INJ_IsConversionOngoing>
 800407c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800407e:	693b      	ldr	r3, [r7, #16]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d15f      	bne.n	8004144 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d15c      	bne.n	8004144 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	7d1b      	ldrb	r3, [r3, #20]
 800408e:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 8004094:	4313      	orrs	r3, r2
 8004096:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	68da      	ldr	r2, [r3, #12]
 800409e:	4b1c      	ldr	r3, [pc, #112]	; (8004110 <HAL_ADC_Init+0x2b0>)
 80040a0:	4013      	ands	r3, r2
 80040a2:	687a      	ldr	r2, [r7, #4]
 80040a4:	6812      	ldr	r2, [r2, #0]
 80040a6:	69b9      	ldr	r1, [r7, #24]
 80040a8:	430b      	orrs	r3, r1
 80040aa:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80040b2:	2b01      	cmp	r3, #1
 80040b4:	d130      	bne.n	8004118 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ba:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	691a      	ldr	r2, [r3, #16]
 80040c2:	4b14      	ldr	r3, [pc, #80]	; (8004114 <HAL_ADC_Init+0x2b4>)
 80040c4:	4013      	ands	r3, r2
 80040c6:	687a      	ldr	r2, [r7, #4]
 80040c8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80040ca:	3a01      	subs	r2, #1
 80040cc:	0411      	lsls	r1, r2, #16
 80040ce:	687a      	ldr	r2, [r7, #4]
 80040d0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80040d2:	4311      	orrs	r1, r2
 80040d4:	687a      	ldr	r2, [r7, #4]
 80040d6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80040d8:	4311      	orrs	r1, r2
 80040da:	687a      	ldr	r2, [r7, #4]
 80040dc:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80040de:	430a      	orrs	r2, r1
 80040e0:	431a      	orrs	r2, r3
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f042 0201 	orr.w	r2, r2, #1
 80040ea:	611a      	str	r2, [r3, #16]
 80040ec:	e01c      	b.n	8004128 <HAL_ADC_Init+0x2c8>
 80040ee:	bf00      	nop
 80040f0:	20000010 	.word	0x20000010
 80040f4:	053e2d63 	.word	0x053e2d63
 80040f8:	40022000 	.word	0x40022000
 80040fc:	40022100 	.word	0x40022100
 8004100:	58026000 	.word	0x58026000
 8004104:	40022300 	.word	0x40022300
 8004108:	58026300 	.word	0x58026300
 800410c:	fff0c003 	.word	0xfff0c003
 8004110:	ffffbffc 	.word	0xffffbffc
 8004114:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	691a      	ldr	r2, [r3, #16]
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f022 0201 	bic.w	r2, r2, #1
 8004126:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	691b      	ldr	r3, [r3, #16]
 800412e:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	430a      	orrs	r2, r1
 800413c:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 800413e:	6878      	ldr	r0, [r7, #4]
 8004140:	f001 f804 	bl	800514c <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	68db      	ldr	r3, [r3, #12]
 8004148:	2b01      	cmp	r3, #1
 800414a:	d10c      	bne.n	8004166 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004152:	f023 010f 	bic.w	r1, r3, #15
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	699b      	ldr	r3, [r3, #24]
 800415a:	1e5a      	subs	r2, r3, #1
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	430a      	orrs	r2, r1
 8004162:	631a      	str	r2, [r3, #48]	; 0x30
 8004164:	e007      	b.n	8004176 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f022 020f 	bic.w	r2, r2, #15
 8004174:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800417a:	f023 0303 	bic.w	r3, r3, #3
 800417e:	f043 0201 	orr.w	r2, r3, #1
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	655a      	str	r2, [r3, #84]	; 0x54
 8004186:	e007      	b.n	8004198 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800418c:	f043 0210 	orr.w	r2, r3, #16
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004194:	2301      	movs	r3, #1
 8004196:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004198:	7ffb      	ldrb	r3, [r7, #31]
}
 800419a:	4618      	mov	r0, r3
 800419c:	3724      	adds	r7, #36	; 0x24
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd90      	pop	{r4, r7, pc}
 80041a2:	bf00      	nop

080041a4 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b086      	sub	sp, #24
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a92      	ldr	r2, [pc, #584]	; (80043fc <HAL_ADC_Start_IT+0x258>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d004      	beq.n	80041c0 <HAL_ADC_Start_IT+0x1c>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4a91      	ldr	r2, [pc, #580]	; (8004400 <HAL_ADC_Start_IT+0x25c>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d101      	bne.n	80041c4 <HAL_ADC_Start_IT+0x20>
 80041c0:	4b90      	ldr	r3, [pc, #576]	; (8004404 <HAL_ADC_Start_IT+0x260>)
 80041c2:	e000      	b.n	80041c6 <HAL_ADC_Start_IT+0x22>
 80041c4:	4b90      	ldr	r3, [pc, #576]	; (8004408 <HAL_ADC_Start_IT+0x264>)
 80041c6:	4618      	mov	r0, r3
 80041c8:	f7ff fd58 	bl	8003c7c <LL_ADC_GetMultimode>
 80041cc:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	4618      	mov	r0, r3
 80041d4:	f7ff fe1e 	bl	8003e14 <LL_ADC_REG_IsConversionOngoing>
 80041d8:	4603      	mov	r3, r0
 80041da:	2b00      	cmp	r3, #0
 80041dc:	f040 8118 	bne.w	8004410 <HAL_ADC_Start_IT+0x26c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80041e6:	2b01      	cmp	r3, #1
 80041e8:	d101      	bne.n	80041ee <HAL_ADC_Start_IT+0x4a>
 80041ea:	2302      	movs	r3, #2
 80041ec:	e113      	b.n	8004416 <HAL_ADC_Start_IT+0x272>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	2201      	movs	r2, #1
 80041f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80041f6:	6878      	ldr	r0, [r7, #4]
 80041f8:	f000 febe 	bl	8004f78 <ADC_Enable>
 80041fc:	4603      	mov	r3, r0
 80041fe:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004200:	7dfb      	ldrb	r3, [r7, #23]
 8004202:	2b00      	cmp	r3, #0
 8004204:	f040 80f5 	bne.w	80043f2 <HAL_ADC_Start_IT+0x24e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800420c:	4b7f      	ldr	r3, [pc, #508]	; (800440c <HAL_ADC_Start_IT+0x268>)
 800420e:	4013      	ands	r3, r2
 8004210:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4a78      	ldr	r2, [pc, #480]	; (8004400 <HAL_ADC_Start_IT+0x25c>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d002      	beq.n	8004228 <HAL_ADC_Start_IT+0x84>
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	e000      	b.n	800422a <HAL_ADC_Start_IT+0x86>
 8004228:	4b74      	ldr	r3, [pc, #464]	; (80043fc <HAL_ADC_Start_IT+0x258>)
 800422a:	687a      	ldr	r2, [r7, #4]
 800422c:	6812      	ldr	r2, [r2, #0]
 800422e:	4293      	cmp	r3, r2
 8004230:	d002      	beq.n	8004238 <HAL_ADC_Start_IT+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004232:	693b      	ldr	r3, [r7, #16]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d105      	bne.n	8004244 <HAL_ADC_Start_IT+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800423c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	655a      	str	r2, [r3, #84]	; 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004248:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800424c:	2b00      	cmp	r3, #0
 800424e:	d006      	beq.n	800425e <HAL_ADC_Start_IT+0xba>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004254:	f023 0206 	bic.w	r2, r3, #6
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	659a      	str	r2, [r3, #88]	; 0x58
 800425c:	e002      	b.n	8004264 <HAL_ADC_Start_IT+0xc0>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2200      	movs	r2, #0
 8004262:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	221c      	movs	r2, #28
 800426a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2200      	movs	r2, #0
 8004270:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	685a      	ldr	r2, [r3, #4]
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f022 021c 	bic.w	r2, r2, #28
 8004282:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	691b      	ldr	r3, [r3, #16]
 8004288:	2b08      	cmp	r3, #8
 800428a:	d108      	bne.n	800429e <HAL_ADC_Start_IT+0xfa>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	685a      	ldr	r2, [r3, #4]
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f042 0208 	orr.w	r2, r2, #8
 800429a:	605a      	str	r2, [r3, #4]
          break;
 800429c:	e008      	b.n	80042b0 <HAL_ADC_Start_IT+0x10c>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	685a      	ldr	r2, [r3, #4]
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f042 0204 	orr.w	r2, r2, #4
 80042ac:	605a      	str	r2, [r3, #4]
          break;
 80042ae:	bf00      	nop

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d107      	bne.n	80042c8 <HAL_ADC_Start_IT+0x124>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	685a      	ldr	r2, [r3, #4]
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f042 0210 	orr.w	r2, r2, #16
 80042c6:	605a      	str	r2, [r3, #4]
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a4c      	ldr	r2, [pc, #304]	; (8004400 <HAL_ADC_Start_IT+0x25c>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d002      	beq.n	80042d8 <HAL_ADC_Start_IT+0x134>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	e000      	b.n	80042da <HAL_ADC_Start_IT+0x136>
 80042d8:	4b48      	ldr	r3, [pc, #288]	; (80043fc <HAL_ADC_Start_IT+0x258>)
 80042da:	687a      	ldr	r2, [r7, #4]
 80042dc:	6812      	ldr	r2, [r2, #0]
 80042de:	4293      	cmp	r3, r2
 80042e0:	d008      	beq.n	80042f4 <HAL_ADC_Start_IT+0x150>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80042e2:	693b      	ldr	r3, [r7, #16]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d005      	beq.n	80042f4 <HAL_ADC_Start_IT+0x150>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80042e8:	693b      	ldr	r3, [r7, #16]
 80042ea:	2b05      	cmp	r3, #5
 80042ec:	d002      	beq.n	80042f4 <HAL_ADC_Start_IT+0x150>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	2b09      	cmp	r3, #9
 80042f2:	d13a      	bne.n	800436a <HAL_ADC_Start_IT+0x1c6>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	68db      	ldr	r3, [r3, #12]
 80042fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d02d      	beq.n	800435e <HAL_ADC_Start_IT+0x1ba>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004306:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800430a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	655a      	str	r2, [r3, #84]	; 0x54

          /* Enable as well injected interruptions in case
           HAL_ADCEx_InjectedStart_IT() has not been called beforehand. This
           allows to start regular and injected conversions when JAUTO is
           set with a single call to HAL_ADC_Start_IT() */
          switch (hadc->Init.EOCSelection)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	691b      	ldr	r3, [r3, #16]
 8004316:	2b08      	cmp	r3, #8
 8004318:	d110      	bne.n	800433c <HAL_ADC_Start_IT+0x198>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	685a      	ldr	r2, [r3, #4]
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f022 0220 	bic.w	r2, r2, #32
 8004328:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	685a      	ldr	r2, [r3, #4]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004338:	605a      	str	r2, [r3, #4]
              break;
 800433a:	e010      	b.n	800435e <HAL_ADC_Start_IT+0x1ba>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	685a      	ldr	r2, [r3, #4]
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800434a:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	685a      	ldr	r2, [r3, #4]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f042 0220 	orr.w	r2, r2, #32
 800435a:	605a      	str	r2, [r3, #4]
              break;
 800435c:	bf00      	nop
          }
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4618      	mov	r0, r3
 8004364:	f7ff fd42 	bl	8003dec <LL_ADC_REG_StartConversion>
 8004368:	e054      	b.n	8004414 <HAL_ADC_Start_IT+0x270>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800436e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, Slave injected interruptions
           are enabled nevertheless (for same reason as above) */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	4a21      	ldr	r2, [pc, #132]	; (8004400 <HAL_ADC_Start_IT+0x25c>)
 800437c:	4293      	cmp	r3, r2
 800437e:	d002      	beq.n	8004386 <HAL_ADC_Start_IT+0x1e2>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	e000      	b.n	8004388 <HAL_ADC_Start_IT+0x1e4>
 8004386:	4b1d      	ldr	r3, [pc, #116]	; (80043fc <HAL_ADC_Start_IT+0x258>)
 8004388:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	68db      	ldr	r3, [r3, #12]
 800438e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004392:	2b00      	cmp	r3, #0
 8004394:	d03e      	beq.n	8004414 <HAL_ADC_Start_IT+0x270>
        {
          /* First, update Slave State in setting HAL_ADC_STATE_INJ_BUSY bit
             and in resetting HAL_ADC_STATE_INJ_EOC bit */
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800439a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800439e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	655a      	str	r2, [r3, #84]	; 0x54
          /* Next, set Slave injected interruptions */
          switch (hadc->Init.EOCSelection)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	691b      	ldr	r3, [r3, #16]
 80043aa:	2b08      	cmp	r3, #8
 80043ac:	d110      	bne.n	80043d0 <HAL_ADC_Start_IT+0x22c>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	685a      	ldr	r2, [r3, #4]
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f022 0220 	bic.w	r2, r2, #32
 80043bc:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	685a      	ldr	r2, [r3, #4]
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80043cc:	605a      	str	r2, [r3, #4]
              break;
 80043ce:	e021      	b.n	8004414 <HAL_ADC_Start_IT+0x270>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	685a      	ldr	r2, [r3, #4]
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80043de:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	685a      	ldr	r2, [r3, #4]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f042 0220 	orr.w	r2, r2, #32
 80043ee:	605a      	str	r2, [r3, #4]
              break;
 80043f0:	e010      	b.n	8004414 <HAL_ADC_Start_IT+0x270>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2200      	movs	r2, #0
 80043f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80043fa:	e00b      	b.n	8004414 <HAL_ADC_Start_IT+0x270>
 80043fc:	40022000 	.word	0x40022000
 8004400:	40022100 	.word	0x40022100
 8004404:	40022300 	.word	0x40022300
 8004408:	58026300 	.word	0x58026300
 800440c:	fffff0fe 	.word	0xfffff0fe
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004410:	2302      	movs	r3, #2
 8004412:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004414:	7dfb      	ldrb	r3, [r7, #23]
}
 8004416:	4618      	mov	r0, r3
 8004418:	3718      	adds	r7, #24
 800441a:	46bd      	mov	sp, r7
 800441c:	bd80      	pop	{r7, pc}
 800441e:	bf00      	nop

08004420 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8004420:	b480      	push	{r7}
 8004422:	b083      	sub	sp, #12
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800442e:	4618      	mov	r0, r3
 8004430:	370c      	adds	r7, #12
 8004432:	46bd      	mov	sp, r7
 8004434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004438:	4770      	bx	lr
	...

0800443c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b08a      	sub	sp, #40	; 0x28
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8004444:	2300      	movs	r3, #0
 8004446:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	4a87      	ldr	r2, [pc, #540]	; (800467c <HAL_ADC_IRQHandler+0x240>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d004      	beq.n	800446c <HAL_ADC_IRQHandler+0x30>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	4a86      	ldr	r2, [pc, #536]	; (8004680 <HAL_ADC_IRQHandler+0x244>)
 8004468:	4293      	cmp	r3, r2
 800446a:	d101      	bne.n	8004470 <HAL_ADC_IRQHandler+0x34>
 800446c:	4b85      	ldr	r3, [pc, #532]	; (8004684 <HAL_ADC_IRQHandler+0x248>)
 800446e:	e000      	b.n	8004472 <HAL_ADC_IRQHandler+0x36>
 8004470:	4b85      	ldr	r3, [pc, #532]	; (8004688 <HAL_ADC_IRQHandler+0x24c>)
 8004472:	4618      	mov	r0, r3
 8004474:	f7ff fc02 	bl	8003c7c <LL_ADC_GetMultimode>
 8004478:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800447a:	69fb      	ldr	r3, [r7, #28]
 800447c:	f003 0302 	and.w	r3, r3, #2
 8004480:	2b00      	cmp	r3, #0
 8004482:	d017      	beq.n	80044b4 <HAL_ADC_IRQHandler+0x78>
 8004484:	69bb      	ldr	r3, [r7, #24]
 8004486:	f003 0302 	and.w	r3, r3, #2
 800448a:	2b00      	cmp	r3, #0
 800448c:	d012      	beq.n	80044b4 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004492:	f003 0310 	and.w	r3, r3, #16
 8004496:	2b00      	cmp	r3, #0
 8004498:	d105      	bne.n	80044a6 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800449e:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	655a      	str	r2, [r3, #84]	; 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80044a6:	6878      	ldr	r0, [r7, #4]
 80044a8:	f001 f81a 	bl	80054e0 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	2202      	movs	r2, #2
 80044b2:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80044b4:	69fb      	ldr	r3, [r7, #28]
 80044b6:	f003 0304 	and.w	r3, r3, #4
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d004      	beq.n	80044c8 <HAL_ADC_IRQHandler+0x8c>
 80044be:	69bb      	ldr	r3, [r7, #24]
 80044c0:	f003 0304 	and.w	r3, r3, #4
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d10a      	bne.n	80044de <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80044c8:	69fb      	ldr	r3, [r7, #28]
 80044ca:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	f000 8083 	beq.w	80045da <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80044d4:	69bb      	ldr	r3, [r7, #24]
 80044d6:	f003 0308 	and.w	r3, r3, #8
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d07d      	beq.n	80045da <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044e2:	f003 0310 	and.w	r3, r3, #16
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d105      	bne.n	80044f6 <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044ee:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4618      	mov	r0, r3
 80044fc:	f7ff fb1c 	bl	8003b38 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004500:	4603      	mov	r3, r0
 8004502:	2b00      	cmp	r3, #0
 8004504:	d062      	beq.n	80045cc <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a5d      	ldr	r2, [pc, #372]	; (8004680 <HAL_ADC_IRQHandler+0x244>)
 800450c:	4293      	cmp	r3, r2
 800450e:	d002      	beq.n	8004516 <HAL_ADC_IRQHandler+0xda>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	e000      	b.n	8004518 <HAL_ADC_IRQHandler+0xdc>
 8004516:	4b59      	ldr	r3, [pc, #356]	; (800467c <HAL_ADC_IRQHandler+0x240>)
 8004518:	687a      	ldr	r2, [r7, #4]
 800451a:	6812      	ldr	r2, [r2, #0]
 800451c:	4293      	cmp	r3, r2
 800451e:	d008      	beq.n	8004532 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d005      	beq.n	8004532 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004526:	697b      	ldr	r3, [r7, #20]
 8004528:	2b05      	cmp	r3, #5
 800452a:	d002      	beq.n	8004532 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800452c:	697b      	ldr	r3, [r7, #20]
 800452e:	2b09      	cmp	r3, #9
 8004530:	d104      	bne.n	800453c <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	68db      	ldr	r3, [r3, #12]
 8004538:	623b      	str	r3, [r7, #32]
 800453a:	e00c      	b.n	8004556 <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4a4f      	ldr	r2, [pc, #316]	; (8004680 <HAL_ADC_IRQHandler+0x244>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d002      	beq.n	800454c <HAL_ADC_IRQHandler+0x110>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	e000      	b.n	800454e <HAL_ADC_IRQHandler+0x112>
 800454c:	4b4b      	ldr	r3, [pc, #300]	; (800467c <HAL_ADC_IRQHandler+0x240>)
 800454e:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	68db      	ldr	r3, [r3, #12]
 8004554:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8004556:	6a3b      	ldr	r3, [r7, #32]
 8004558:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800455c:	2b00      	cmp	r3, #0
 800455e:	d135      	bne.n	80045cc <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f003 0308 	and.w	r3, r3, #8
 800456a:	2b08      	cmp	r3, #8
 800456c:	d12e      	bne.n	80045cc <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4618      	mov	r0, r3
 8004574:	f7ff fc4e 	bl	8003e14 <LL_ADC_REG_IsConversionOngoing>
 8004578:	4603      	mov	r3, r0
 800457a:	2b00      	cmp	r3, #0
 800457c:	d11a      	bne.n	80045b4 <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	685a      	ldr	r2, [r3, #4]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f022 020c 	bic.w	r2, r2, #12
 800458c:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004592:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800459e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d112      	bne.n	80045cc <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045aa:	f043 0201 	orr.w	r2, r3, #1
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	655a      	str	r2, [r3, #84]	; 0x54
 80045b2:	e00b      	b.n	80045cc <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045b8:	f043 0210 	orr.w	r2, r3, #16
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045c4:	f043 0201 	orr.w	r2, r3, #1
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	659a      	str	r2, [r3, #88]	; 0x58
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80045cc:	6878      	ldr	r0, [r7, #4]
 80045ce:	f7fe fa81 	bl	8002ad4 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	220c      	movs	r2, #12
 80045d8:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80045da:	69fb      	ldr	r3, [r7, #28]
 80045dc:	f003 0320 	and.w	r3, r3, #32
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d004      	beq.n	80045ee <HAL_ADC_IRQHandler+0x1b2>
 80045e4:	69bb      	ldr	r3, [r7, #24]
 80045e6:	f003 0320 	and.w	r3, r3, #32
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d10b      	bne.n	8004606 <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80045ee:	69fb      	ldr	r3, [r7, #28]
 80045f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	f000 80a0 	beq.w	800473a <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80045fa:	69bb      	ldr	r3, [r7, #24]
 80045fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004600:	2b00      	cmp	r3, #0
 8004602:	f000 809a 	beq.w	800473a <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800460a:	f003 0310 	and.w	r3, r3, #16
 800460e:	2b00      	cmp	r3, #0
 8004610:	d105      	bne.n	800461e <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004616:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4618      	mov	r0, r3
 8004624:	f7ff fac7 	bl	8003bb6 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8004628:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4618      	mov	r0, r3
 8004630:	f7ff fa82 	bl	8003b38 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004634:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4a11      	ldr	r2, [pc, #68]	; (8004680 <HAL_ADC_IRQHandler+0x244>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d002      	beq.n	8004646 <HAL_ADC_IRQHandler+0x20a>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	e000      	b.n	8004648 <HAL_ADC_IRQHandler+0x20c>
 8004646:	4b0d      	ldr	r3, [pc, #52]	; (800467c <HAL_ADC_IRQHandler+0x240>)
 8004648:	687a      	ldr	r2, [r7, #4]
 800464a:	6812      	ldr	r2, [r2, #0]
 800464c:	4293      	cmp	r3, r2
 800464e:	d008      	beq.n	8004662 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004650:	697b      	ldr	r3, [r7, #20]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d005      	beq.n	8004662 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8004656:	697b      	ldr	r3, [r7, #20]
 8004658:	2b06      	cmp	r3, #6
 800465a:	d002      	beq.n	8004662 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800465c:	697b      	ldr	r3, [r7, #20]
 800465e:	2b07      	cmp	r3, #7
 8004660:	d104      	bne.n	800466c <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	68db      	ldr	r3, [r3, #12]
 8004668:	623b      	str	r3, [r7, #32]
 800466a:	e014      	b.n	8004696 <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4a03      	ldr	r2, [pc, #12]	; (8004680 <HAL_ADC_IRQHandler+0x244>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d00a      	beq.n	800468c <HAL_ADC_IRQHandler+0x250>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	e008      	b.n	800468e <HAL_ADC_IRQHandler+0x252>
 800467c:	40022000 	.word	0x40022000
 8004680:	40022100 	.word	0x40022100
 8004684:	40022300 	.word	0x40022300
 8004688:	58026300 	.word	0x58026300
 800468c:	4b84      	ldr	r3, [pc, #528]	; (80048a0 <HAL_ADC_IRQHandler+0x464>)
 800468e:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004690:	693b      	ldr	r3, [r7, #16]
 8004692:	68db      	ldr	r3, [r3, #12]
 8004694:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d047      	beq.n	800472c <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 800469c:	6a3b      	ldr	r3, [r7, #32]
 800469e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d007      	beq.n	80046b6 <HAL_ADC_IRQHandler+0x27a>
 80046a6:	68bb      	ldr	r3, [r7, #8]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d03f      	beq.n	800472c <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80046ac:	6a3b      	ldr	r3, [r7, #32]
 80046ae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d13a      	bne.n	800472c <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046c0:	2b40      	cmp	r3, #64	; 0x40
 80046c2:	d133      	bne.n	800472c <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80046c4:	6a3b      	ldr	r3, [r7, #32]
 80046c6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d12e      	bne.n	800472c <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	4618      	mov	r0, r3
 80046d4:	f7ff fbb1 	bl	8003e3a <LL_ADC_INJ_IsConversionOngoing>
 80046d8:	4603      	mov	r3, r0
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d11a      	bne.n	8004714 <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	685a      	ldr	r2, [r3, #4]
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80046ec:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046f2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	655a      	str	r2, [r3, #84]	; 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004702:	2b00      	cmp	r3, #0
 8004704:	d112      	bne.n	800472c <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800470a:	f043 0201 	orr.w	r2, r3, #1
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	655a      	str	r2, [r3, #84]	; 0x54
 8004712:	e00b      	b.n	800472c <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004718:	f043 0210 	orr.w	r2, r3, #16
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	655a      	str	r2, [r3, #84]	; 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004724:	f043 0201 	orr.w	r2, r3, #1
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	659a      	str	r2, [r3, #88]	; 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800472c:	6878      	ldr	r0, [r7, #4]
 800472e:	f000 feaf 	bl	8005490 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	2260      	movs	r2, #96	; 0x60
 8004738:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800473a:	69fb      	ldr	r3, [r7, #28]
 800473c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004740:	2b00      	cmp	r3, #0
 8004742:	d011      	beq.n	8004768 <HAL_ADC_IRQHandler+0x32c>
 8004744:	69bb      	ldr	r3, [r7, #24]
 8004746:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800474a:	2b00      	cmp	r3, #0
 800474c:	d00c      	beq.n	8004768 <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004752:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800475a:	6878      	ldr	r0, [r7, #4]
 800475c:	f000 f8a8 	bl	80048b0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	2280      	movs	r2, #128	; 0x80
 8004766:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8004768:	69fb      	ldr	r3, [r7, #28]
 800476a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800476e:	2b00      	cmp	r3, #0
 8004770:	d012      	beq.n	8004798 <HAL_ADC_IRQHandler+0x35c>
 8004772:	69bb      	ldr	r3, [r7, #24]
 8004774:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004778:	2b00      	cmp	r3, #0
 800477a:	d00d      	beq.n	8004798 <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004780:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8004788:	6878      	ldr	r0, [r7, #4]
 800478a:	f000 fe95 	bl	80054b8 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004796:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8004798:	69fb      	ldr	r3, [r7, #28]
 800479a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d012      	beq.n	80047c8 <HAL_ADC_IRQHandler+0x38c>
 80047a2:	69bb      	ldr	r3, [r7, #24]
 80047a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d00d      	beq.n	80047c8 <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047b0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80047b8:	6878      	ldr	r0, [r7, #4]
 80047ba:	f000 fe87 	bl	80054cc <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80047c6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80047c8:	69fb      	ldr	r3, [r7, #28]
 80047ca:	f003 0310 	and.w	r3, r3, #16
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d043      	beq.n	800485a <HAL_ADC_IRQHandler+0x41e>
 80047d2:	69bb      	ldr	r3, [r7, #24]
 80047d4:	f003 0310 	and.w	r3, r3, #16
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d03e      	beq.n	800485a <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d102      	bne.n	80047ea <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 80047e4:	2301      	movs	r3, #1
 80047e6:	627b      	str	r3, [r7, #36]	; 0x24
 80047e8:	e021      	b.n	800482e <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d015      	beq.n	800481c <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4a2a      	ldr	r2, [pc, #168]	; (80048a0 <HAL_ADC_IRQHandler+0x464>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d004      	beq.n	8004804 <HAL_ADC_IRQHandler+0x3c8>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4a29      	ldr	r2, [pc, #164]	; (80048a4 <HAL_ADC_IRQHandler+0x468>)
 8004800:	4293      	cmp	r3, r2
 8004802:	d101      	bne.n	8004808 <HAL_ADC_IRQHandler+0x3cc>
 8004804:	4b28      	ldr	r3, [pc, #160]	; (80048a8 <HAL_ADC_IRQHandler+0x46c>)
 8004806:	e000      	b.n	800480a <HAL_ADC_IRQHandler+0x3ce>
 8004808:	4b28      	ldr	r3, [pc, #160]	; (80048ac <HAL_ADC_IRQHandler+0x470>)
 800480a:	4618      	mov	r0, r3
 800480c:	f7ff fa44 	bl	8003c98 <LL_ADC_GetMultiDMATransfer>
 8004810:	4603      	mov	r3, r0
 8004812:	2b00      	cmp	r3, #0
 8004814:	d00b      	beq.n	800482e <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8004816:	2301      	movs	r3, #1
 8004818:	627b      	str	r3, [r7, #36]	; 0x24
 800481a:	e008      	b.n	800482e <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	68db      	ldr	r3, [r3, #12]
 8004822:	f003 0303 	and.w	r3, r3, #3
 8004826:	2b00      	cmp	r3, #0
 8004828:	d001      	beq.n	800482e <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 800482a:	2301      	movs	r3, #1
 800482c:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 800482e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004830:	2b01      	cmp	r3, #1
 8004832:	d10e      	bne.n	8004852 <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004838:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004844:	f043 0202 	orr.w	r2, r3, #2
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	659a      	str	r2, [r3, #88]	; 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800484c:	6878      	ldr	r0, [r7, #4]
 800484e:	f000 f839 	bl	80048c4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	2210      	movs	r2, #16
 8004858:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800485a:	69fb      	ldr	r3, [r7, #28]
 800485c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004860:	2b00      	cmp	r3, #0
 8004862:	d018      	beq.n	8004896 <HAL_ADC_IRQHandler+0x45a>
 8004864:	69bb      	ldr	r3, [r7, #24]
 8004866:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800486a:	2b00      	cmp	r3, #0
 800486c:	d013      	beq.n	8004896 <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004872:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800487e:	f043 0208 	orr.w	r2, r3, #8
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800488e:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8004890:	6878      	ldr	r0, [r7, #4]
 8004892:	f000 fe07 	bl	80054a4 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8004896:	bf00      	nop
 8004898:	3728      	adds	r7, #40	; 0x28
 800489a:	46bd      	mov	sp, r7
 800489c:	bd80      	pop	{r7, pc}
 800489e:	bf00      	nop
 80048a0:	40022000 	.word	0x40022000
 80048a4:	40022100 	.word	0x40022100
 80048a8:	40022300 	.word	0x40022300
 80048ac:	58026300 	.word	0x58026300

080048b0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b083      	sub	sp, #12
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80048b8:	bf00      	nop
 80048ba:	370c      	adds	r7, #12
 80048bc:	46bd      	mov	sp, r7
 80048be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c2:	4770      	bx	lr

080048c4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80048c4:	b480      	push	{r7}
 80048c6:	b083      	sub	sp, #12
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80048cc:	bf00      	nop
 80048ce:	370c      	adds	r7, #12
 80048d0:	46bd      	mov	sp, r7
 80048d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d6:	4770      	bx	lr

080048d8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80048d8:	b590      	push	{r4, r7, lr}
 80048da:	b0a1      	sub	sp, #132	; 0x84
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
 80048e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80048e2:	2300      	movs	r3, #0
 80048e4:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80048e8:	2300      	movs	r3, #0
 80048ea:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	68db      	ldr	r3, [r3, #12]
 80048f0:	4a9d      	ldr	r2, [pc, #628]	; (8004b68 <HAL_ADC_ConfigChannel+0x290>)
 80048f2:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80048fa:	2b01      	cmp	r3, #1
 80048fc:	d101      	bne.n	8004902 <HAL_ADC_ConfigChannel+0x2a>
 80048fe:	2302      	movs	r3, #2
 8004900:	e321      	b.n	8004f46 <HAL_ADC_ConfigChannel+0x66e>
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2201      	movs	r2, #1
 8004906:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	4618      	mov	r0, r3
 8004910:	f7ff fa80 	bl	8003e14 <LL_ADC_REG_IsConversionOngoing>
 8004914:	4603      	mov	r3, r0
 8004916:	2b00      	cmp	r3, #0
 8004918:	f040 8306 	bne.w	8004f28 <HAL_ADC_ConfigChannel+0x650>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004924:	2b00      	cmp	r3, #0
 8004926:	d108      	bne.n	800493a <HAL_ADC_ConfigChannel+0x62>
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	0e9b      	lsrs	r3, r3, #26
 800492e:	f003 031f 	and.w	r3, r3, #31
 8004932:	2201      	movs	r2, #1
 8004934:	fa02 f303 	lsl.w	r3, r2, r3
 8004938:	e016      	b.n	8004968 <HAL_ADC_ConfigChannel+0x90>
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004940:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004942:	fa93 f3a3 	rbit	r3, r3
 8004946:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004948:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800494a:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800494c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800494e:	2b00      	cmp	r3, #0
 8004950:	d101      	bne.n	8004956 <HAL_ADC_ConfigChannel+0x7e>
  {
    return 32U;
 8004952:	2320      	movs	r3, #32
 8004954:	e003      	b.n	800495e <HAL_ADC_ConfigChannel+0x86>
  }
  return __builtin_clz(value);
 8004956:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004958:	fab3 f383 	clz	r3, r3
 800495c:	b2db      	uxtb	r3, r3
 800495e:	f003 031f 	and.w	r3, r3, #31
 8004962:	2201      	movs	r2, #1
 8004964:	fa02 f303 	lsl.w	r3, r2, r3
 8004968:	687a      	ldr	r2, [r7, #4]
 800496a:	6812      	ldr	r2, [r2, #0]
 800496c:	69d1      	ldr	r1, [r2, #28]
 800496e:	687a      	ldr	r2, [r7, #4]
 8004970:	6812      	ldr	r2, [r2, #0]
 8004972:	430b      	orrs	r3, r1
 8004974:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6818      	ldr	r0, [r3, #0]
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	6859      	ldr	r1, [r3, #4]
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	461a      	mov	r2, r3
 8004984:	f7ff f8eb 	bl	8003b5e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	4618      	mov	r0, r3
 800498e:	f7ff fa41 	bl	8003e14 <LL_ADC_REG_IsConversionOngoing>
 8004992:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4618      	mov	r0, r3
 800499a:	f7ff fa4e 	bl	8003e3a <LL_ADC_INJ_IsConversionOngoing>
 800499e:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80049a0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	f040 80b3 	bne.w	8004b0e <HAL_ADC_ConfigChannel+0x236>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80049a8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	f040 80af 	bne.w	8004b0e <HAL_ADC_ConfigChannel+0x236>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6818      	ldr	r0, [r3, #0]
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	6819      	ldr	r1, [r3, #0]
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	689b      	ldr	r3, [r3, #8]
 80049bc:	461a      	mov	r2, r3
 80049be:	f7ff f90d 	bl	8003bdc <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80049c2:	4b6a      	ldr	r3, [pc, #424]	; (8004b6c <HAL_ADC_ConfigChannel+0x294>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80049ca:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80049ce:	d10b      	bne.n	80049e8 <HAL_ADC_ConfigChannel+0x110>
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	695a      	ldr	r2, [r3, #20]
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	68db      	ldr	r3, [r3, #12]
 80049da:	089b      	lsrs	r3, r3, #2
 80049dc:	f003 0307 	and.w	r3, r3, #7
 80049e0:	005b      	lsls	r3, r3, #1
 80049e2:	fa02 f303 	lsl.w	r3, r2, r3
 80049e6:	e01d      	b.n	8004a24 <HAL_ADC_ConfigChannel+0x14c>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	68db      	ldr	r3, [r3, #12]
 80049ee:	f003 0310 	and.w	r3, r3, #16
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d10b      	bne.n	8004a0e <HAL_ADC_ConfigChannel+0x136>
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	695a      	ldr	r2, [r3, #20]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	68db      	ldr	r3, [r3, #12]
 8004a00:	089b      	lsrs	r3, r3, #2
 8004a02:	f003 0307 	and.w	r3, r3, #7
 8004a06:	005b      	lsls	r3, r3, #1
 8004a08:	fa02 f303 	lsl.w	r3, r2, r3
 8004a0c:	e00a      	b.n	8004a24 <HAL_ADC_ConfigChannel+0x14c>
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	695a      	ldr	r2, [r3, #20]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	68db      	ldr	r3, [r3, #12]
 8004a18:	089b      	lsrs	r3, r3, #2
 8004a1a:	f003 0304 	and.w	r3, r3, #4
 8004a1e:	005b      	lsls	r3, r3, #1
 8004a20:	fa02 f303 	lsl.w	r3, r2, r3
 8004a24:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	691b      	ldr	r3, [r3, #16]
 8004a2a:	2b04      	cmp	r3, #4
 8004a2c:	d027      	beq.n	8004a7e <HAL_ADC_ConfigChannel+0x1a6>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6818      	ldr	r0, [r3, #0]
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	6919      	ldr	r1, [r3, #16]
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	681a      	ldr	r2, [r3, #0]
 8004a3a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004a3c:	f7ff f828 	bl	8003a90 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6818      	ldr	r0, [r3, #0]
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	6919      	ldr	r1, [r3, #16]
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	7e5b      	ldrb	r3, [r3, #25]
 8004a4c:	2b01      	cmp	r3, #1
 8004a4e:	d102      	bne.n	8004a56 <HAL_ADC_ConfigChannel+0x17e>
 8004a50:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004a54:	e000      	b.n	8004a58 <HAL_ADC_ConfigChannel+0x180>
 8004a56:	2300      	movs	r3, #0
 8004a58:	461a      	mov	r2, r3
 8004a5a:	f7ff f852 	bl	8003b02 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6818      	ldr	r0, [r3, #0]
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	6919      	ldr	r1, [r3, #16]
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	7e1b      	ldrb	r3, [r3, #24]
 8004a6a:	2b01      	cmp	r3, #1
 8004a6c:	d102      	bne.n	8004a74 <HAL_ADC_ConfigChannel+0x19c>
 8004a6e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004a72:	e000      	b.n	8004a76 <HAL_ADC_ConfigChannel+0x19e>
 8004a74:	2300      	movs	r3, #0
 8004a76:	461a      	mov	r2, r3
 8004a78:	f7ff f82a 	bl	8003ad0 <LL_ADC_SetDataRightShift>
 8004a7c:	e047      	b.n	8004b0e <HAL_ADC_ConfigChannel+0x236>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a84:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	069b      	lsls	r3, r3, #26
 8004a8e:	429a      	cmp	r2, r3
 8004a90:	d107      	bne.n	8004aa2 <HAL_ADC_ConfigChannel+0x1ca>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004aa0:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004aa8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	069b      	lsls	r3, r3, #26
 8004ab2:	429a      	cmp	r2, r3
 8004ab4:	d107      	bne.n	8004ac6 <HAL_ADC_ConfigChannel+0x1ee>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004ac4:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004acc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	069b      	lsls	r3, r3, #26
 8004ad6:	429a      	cmp	r2, r3
 8004ad8:	d107      	bne.n	8004aea <HAL_ADC_ConfigChannel+0x212>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004ae8:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004af0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	069b      	lsls	r3, r3, #26
 8004afa:	429a      	cmp	r2, r3
 8004afc:	d107      	bne.n	8004b0e <HAL_ADC_ConfigChannel+0x236>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004b0c:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	4618      	mov	r0, r3
 8004b14:	f7ff f944 	bl	8003da0 <LL_ADC_IsEnabled>
 8004b18:	4603      	mov	r3, r0
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	f040 820d 	bne.w	8004f3a <HAL_ADC_ConfigChannel+0x662>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6818      	ldr	r0, [r3, #0]
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	6819      	ldr	r1, [r3, #0]
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	68db      	ldr	r3, [r3, #12]
 8004b2c:	461a      	mov	r2, r3
 8004b2e:	f7ff f881 	bl	8003c34 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	68db      	ldr	r3, [r3, #12]
 8004b36:	4a0c      	ldr	r2, [pc, #48]	; (8004b68 <HAL_ADC_ConfigChannel+0x290>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	f040 8133 	bne.w	8004da4 <HAL_ADC_ConfigChannel+0x4cc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d110      	bne.n	8004b70 <HAL_ADC_ConfigChannel+0x298>
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	0e9b      	lsrs	r3, r3, #26
 8004b54:	3301      	adds	r3, #1
 8004b56:	f003 031f 	and.w	r3, r3, #31
 8004b5a:	2b09      	cmp	r3, #9
 8004b5c:	bf94      	ite	ls
 8004b5e:	2301      	movls	r3, #1
 8004b60:	2300      	movhi	r3, #0
 8004b62:	b2db      	uxtb	r3, r3
 8004b64:	e01e      	b.n	8004ba4 <HAL_ADC_ConfigChannel+0x2cc>
 8004b66:	bf00      	nop
 8004b68:	47ff0000 	.word	0x47ff0000
 8004b6c:	5c001000 	.word	0x5c001000
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b76:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004b78:	fa93 f3a3 	rbit	r3, r3
 8004b7c:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8004b7e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b80:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8004b82:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d101      	bne.n	8004b8c <HAL_ADC_ConfigChannel+0x2b4>
    return 32U;
 8004b88:	2320      	movs	r3, #32
 8004b8a:	e003      	b.n	8004b94 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 8004b8c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b8e:	fab3 f383 	clz	r3, r3
 8004b92:	b2db      	uxtb	r3, r3
 8004b94:	3301      	adds	r3, #1
 8004b96:	f003 031f 	and.w	r3, r3, #31
 8004b9a:	2b09      	cmp	r3, #9
 8004b9c:	bf94      	ite	ls
 8004b9e:	2301      	movls	r3, #1
 8004ba0:	2300      	movhi	r3, #0
 8004ba2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d079      	beq.n	8004c9c <HAL_ADC_ConfigChannel+0x3c4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d107      	bne.n	8004bc4 <HAL_ADC_ConfigChannel+0x2ec>
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	0e9b      	lsrs	r3, r3, #26
 8004bba:	3301      	adds	r3, #1
 8004bbc:	069b      	lsls	r3, r3, #26
 8004bbe:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004bc2:	e015      	b.n	8004bf0 <HAL_ADC_ConfigChannel+0x318>
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004bcc:	fa93 f3a3 	rbit	r3, r3
 8004bd0:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8004bd2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004bd4:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8004bd6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d101      	bne.n	8004be0 <HAL_ADC_ConfigChannel+0x308>
    return 32U;
 8004bdc:	2320      	movs	r3, #32
 8004bde:	e003      	b.n	8004be8 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8004be0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004be2:	fab3 f383 	clz	r3, r3
 8004be6:	b2db      	uxtb	r3, r3
 8004be8:	3301      	adds	r3, #1
 8004bea:	069b      	lsls	r3, r3, #26
 8004bec:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d109      	bne.n	8004c10 <HAL_ADC_ConfigChannel+0x338>
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	0e9b      	lsrs	r3, r3, #26
 8004c02:	3301      	adds	r3, #1
 8004c04:	f003 031f 	and.w	r3, r3, #31
 8004c08:	2101      	movs	r1, #1
 8004c0a:	fa01 f303 	lsl.w	r3, r1, r3
 8004c0e:	e017      	b.n	8004c40 <HAL_ADC_ConfigChannel+0x368>
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c16:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c18:	fa93 f3a3 	rbit	r3, r3
 8004c1c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8004c1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c20:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8004c22:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d101      	bne.n	8004c2c <HAL_ADC_ConfigChannel+0x354>
    return 32U;
 8004c28:	2320      	movs	r3, #32
 8004c2a:	e003      	b.n	8004c34 <HAL_ADC_ConfigChannel+0x35c>
  return __builtin_clz(value);
 8004c2c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c2e:	fab3 f383 	clz	r3, r3
 8004c32:	b2db      	uxtb	r3, r3
 8004c34:	3301      	adds	r3, #1
 8004c36:	f003 031f 	and.w	r3, r3, #31
 8004c3a:	2101      	movs	r1, #1
 8004c3c:	fa01 f303 	lsl.w	r3, r1, r3
 8004c40:	ea42 0103 	orr.w	r1, r2, r3
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d10a      	bne.n	8004c66 <HAL_ADC_ConfigChannel+0x38e>
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	0e9b      	lsrs	r3, r3, #26
 8004c56:	3301      	adds	r3, #1
 8004c58:	f003 021f 	and.w	r2, r3, #31
 8004c5c:	4613      	mov	r3, r2
 8004c5e:	005b      	lsls	r3, r3, #1
 8004c60:	4413      	add	r3, r2
 8004c62:	051b      	lsls	r3, r3, #20
 8004c64:	e018      	b.n	8004c98 <HAL_ADC_ConfigChannel+0x3c0>
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c6e:	fa93 f3a3 	rbit	r3, r3
 8004c72:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8004c74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c76:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8004c78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d101      	bne.n	8004c82 <HAL_ADC_ConfigChannel+0x3aa>
    return 32U;
 8004c7e:	2320      	movs	r3, #32
 8004c80:	e003      	b.n	8004c8a <HAL_ADC_ConfigChannel+0x3b2>
  return __builtin_clz(value);
 8004c82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c84:	fab3 f383 	clz	r3, r3
 8004c88:	b2db      	uxtb	r3, r3
 8004c8a:	3301      	adds	r3, #1
 8004c8c:	f003 021f 	and.w	r2, r3, #31
 8004c90:	4613      	mov	r3, r2
 8004c92:	005b      	lsls	r3, r3, #1
 8004c94:	4413      	add	r3, r2
 8004c96:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004c98:	430b      	orrs	r3, r1
 8004c9a:	e07e      	b.n	8004d9a <HAL_ADC_ConfigChannel+0x4c2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d107      	bne.n	8004cb8 <HAL_ADC_ConfigChannel+0x3e0>
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	0e9b      	lsrs	r3, r3, #26
 8004cae:	3301      	adds	r3, #1
 8004cb0:	069b      	lsls	r3, r3, #26
 8004cb2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004cb6:	e015      	b.n	8004ce4 <HAL_ADC_ConfigChannel+0x40c>
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cc0:	fa93 f3a3 	rbit	r3, r3
 8004cc4:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8004cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cc8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8004cca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d101      	bne.n	8004cd4 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8004cd0:	2320      	movs	r3, #32
 8004cd2:	e003      	b.n	8004cdc <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8004cd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cd6:	fab3 f383 	clz	r3, r3
 8004cda:	b2db      	uxtb	r3, r3
 8004cdc:	3301      	adds	r3, #1
 8004cde:	069b      	lsls	r3, r3, #26
 8004ce0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d109      	bne.n	8004d04 <HAL_ADC_ConfigChannel+0x42c>
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	0e9b      	lsrs	r3, r3, #26
 8004cf6:	3301      	adds	r3, #1
 8004cf8:	f003 031f 	and.w	r3, r3, #31
 8004cfc:	2101      	movs	r1, #1
 8004cfe:	fa01 f303 	lsl.w	r3, r1, r3
 8004d02:	e017      	b.n	8004d34 <HAL_ADC_ConfigChannel+0x45c>
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d0a:	69fb      	ldr	r3, [r7, #28]
 8004d0c:	fa93 f3a3 	rbit	r3, r3
 8004d10:	61bb      	str	r3, [r7, #24]
  return result;
 8004d12:	69bb      	ldr	r3, [r7, #24]
 8004d14:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8004d16:	6a3b      	ldr	r3, [r7, #32]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d101      	bne.n	8004d20 <HAL_ADC_ConfigChannel+0x448>
    return 32U;
 8004d1c:	2320      	movs	r3, #32
 8004d1e:	e003      	b.n	8004d28 <HAL_ADC_ConfigChannel+0x450>
  return __builtin_clz(value);
 8004d20:	6a3b      	ldr	r3, [r7, #32]
 8004d22:	fab3 f383 	clz	r3, r3
 8004d26:	b2db      	uxtb	r3, r3
 8004d28:	3301      	adds	r3, #1
 8004d2a:	f003 031f 	and.w	r3, r3, #31
 8004d2e:	2101      	movs	r1, #1
 8004d30:	fa01 f303 	lsl.w	r3, r1, r3
 8004d34:	ea42 0103 	orr.w	r1, r2, r3
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d10d      	bne.n	8004d60 <HAL_ADC_ConfigChannel+0x488>
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	0e9b      	lsrs	r3, r3, #26
 8004d4a:	3301      	adds	r3, #1
 8004d4c:	f003 021f 	and.w	r2, r3, #31
 8004d50:	4613      	mov	r3, r2
 8004d52:	005b      	lsls	r3, r3, #1
 8004d54:	4413      	add	r3, r2
 8004d56:	3b1e      	subs	r3, #30
 8004d58:	051b      	lsls	r3, r3, #20
 8004d5a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004d5e:	e01b      	b.n	8004d98 <HAL_ADC_ConfigChannel+0x4c0>
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d66:	693b      	ldr	r3, [r7, #16]
 8004d68:	fa93 f3a3 	rbit	r3, r3
 8004d6c:	60fb      	str	r3, [r7, #12]
  return result;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d101      	bne.n	8004d7c <HAL_ADC_ConfigChannel+0x4a4>
    return 32U;
 8004d78:	2320      	movs	r3, #32
 8004d7a:	e003      	b.n	8004d84 <HAL_ADC_ConfigChannel+0x4ac>
  return __builtin_clz(value);
 8004d7c:	697b      	ldr	r3, [r7, #20]
 8004d7e:	fab3 f383 	clz	r3, r3
 8004d82:	b2db      	uxtb	r3, r3
 8004d84:	3301      	adds	r3, #1
 8004d86:	f003 021f 	and.w	r2, r3, #31
 8004d8a:	4613      	mov	r3, r2
 8004d8c:	005b      	lsls	r3, r3, #1
 8004d8e:	4413      	add	r3, r2
 8004d90:	3b1e      	subs	r3, #30
 8004d92:	051b      	lsls	r3, r3, #20
 8004d94:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004d98:	430b      	orrs	r3, r1
 8004d9a:	683a      	ldr	r2, [r7, #0]
 8004d9c:	6892      	ldr	r2, [r2, #8]
 8004d9e:	4619      	mov	r1, r3
 8004da0:	f7fe ff1c 	bl	8003bdc <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	f280 80c6 	bge.w	8004f3a <HAL_ADC_ConfigChannel+0x662>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	4a67      	ldr	r2, [pc, #412]	; (8004f50 <HAL_ADC_ConfigChannel+0x678>)
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d004      	beq.n	8004dc2 <HAL_ADC_ConfigChannel+0x4ea>
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4a65      	ldr	r2, [pc, #404]	; (8004f54 <HAL_ADC_ConfigChannel+0x67c>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d101      	bne.n	8004dc6 <HAL_ADC_ConfigChannel+0x4ee>
 8004dc2:	4b65      	ldr	r3, [pc, #404]	; (8004f58 <HAL_ADC_ConfigChannel+0x680>)
 8004dc4:	e000      	b.n	8004dc8 <HAL_ADC_ConfigChannel+0x4f0>
 8004dc6:	4b65      	ldr	r3, [pc, #404]	; (8004f5c <HAL_ADC_ConfigChannel+0x684>)
 8004dc8:	4618      	mov	r0, r3
 8004dca:	f7fe fe53 	bl	8003a74 <LL_ADC_GetCommonPathInternalCh>
 8004dce:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4a5e      	ldr	r2, [pc, #376]	; (8004f50 <HAL_ADC_ConfigChannel+0x678>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d004      	beq.n	8004de4 <HAL_ADC_ConfigChannel+0x50c>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	4a5d      	ldr	r2, [pc, #372]	; (8004f54 <HAL_ADC_ConfigChannel+0x67c>)
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d10e      	bne.n	8004e02 <HAL_ADC_ConfigChannel+0x52a>
 8004de4:	485a      	ldr	r0, [pc, #360]	; (8004f50 <HAL_ADC_ConfigChannel+0x678>)
 8004de6:	f7fe ffdb 	bl	8003da0 <LL_ADC_IsEnabled>
 8004dea:	4604      	mov	r4, r0
 8004dec:	4859      	ldr	r0, [pc, #356]	; (8004f54 <HAL_ADC_ConfigChannel+0x67c>)
 8004dee:	f7fe ffd7 	bl	8003da0 <LL_ADC_IsEnabled>
 8004df2:	4603      	mov	r3, r0
 8004df4:	4323      	orrs	r3, r4
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	bf0c      	ite	eq
 8004dfa:	2301      	moveq	r3, #1
 8004dfc:	2300      	movne	r3, #0
 8004dfe:	b2db      	uxtb	r3, r3
 8004e00:	e008      	b.n	8004e14 <HAL_ADC_ConfigChannel+0x53c>
 8004e02:	4857      	ldr	r0, [pc, #348]	; (8004f60 <HAL_ADC_ConfigChannel+0x688>)
 8004e04:	f7fe ffcc 	bl	8003da0 <LL_ADC_IsEnabled>
 8004e08:	4603      	mov	r3, r0
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	bf0c      	ite	eq
 8004e0e:	2301      	moveq	r3, #1
 8004e10:	2300      	movne	r3, #0
 8004e12:	b2db      	uxtb	r3, r3
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d07d      	beq.n	8004f14 <HAL_ADC_ConfigChannel+0x63c>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	4a51      	ldr	r2, [pc, #324]	; (8004f64 <HAL_ADC_ConfigChannel+0x68c>)
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	d130      	bne.n	8004e84 <HAL_ADC_ConfigChannel+0x5ac>
 8004e22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004e24:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d12b      	bne.n	8004e84 <HAL_ADC_ConfigChannel+0x5ac>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	4a4b      	ldr	r2, [pc, #300]	; (8004f60 <HAL_ADC_ConfigChannel+0x688>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	f040 8081 	bne.w	8004f3a <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4a44      	ldr	r2, [pc, #272]	; (8004f50 <HAL_ADC_ConfigChannel+0x678>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d004      	beq.n	8004e4c <HAL_ADC_ConfigChannel+0x574>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4a43      	ldr	r2, [pc, #268]	; (8004f54 <HAL_ADC_ConfigChannel+0x67c>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d101      	bne.n	8004e50 <HAL_ADC_ConfigChannel+0x578>
 8004e4c:	4a42      	ldr	r2, [pc, #264]	; (8004f58 <HAL_ADC_ConfigChannel+0x680>)
 8004e4e:	e000      	b.n	8004e52 <HAL_ADC_ConfigChannel+0x57a>
 8004e50:	4a42      	ldr	r2, [pc, #264]	; (8004f5c <HAL_ADC_ConfigChannel+0x684>)
 8004e52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004e54:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004e58:	4619      	mov	r1, r3
 8004e5a:	4610      	mov	r0, r2
 8004e5c:	f7fe fdf7 	bl	8003a4e <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004e60:	4b41      	ldr	r3, [pc, #260]	; (8004f68 <HAL_ADC_ConfigChannel+0x690>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	099b      	lsrs	r3, r3, #6
 8004e66:	4a41      	ldr	r2, [pc, #260]	; (8004f6c <HAL_ADC_ConfigChannel+0x694>)
 8004e68:	fba2 2303 	umull	r2, r3, r2, r3
 8004e6c:	099b      	lsrs	r3, r3, #6
 8004e6e:	3301      	adds	r3, #1
 8004e70:	005b      	lsls	r3, r3, #1
 8004e72:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8004e74:	e002      	b.n	8004e7c <HAL_ADC_ConfigChannel+0x5a4>
              {
                wait_loop_index--;
 8004e76:	68bb      	ldr	r3, [r7, #8]
 8004e78:	3b01      	subs	r3, #1
 8004e7a:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8004e7c:	68bb      	ldr	r3, [r7, #8]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d1f9      	bne.n	8004e76 <HAL_ADC_ConfigChannel+0x59e>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004e82:	e05a      	b.n	8004f3a <HAL_ADC_ConfigChannel+0x662>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	4a39      	ldr	r2, [pc, #228]	; (8004f70 <HAL_ADC_ConfigChannel+0x698>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d11e      	bne.n	8004ecc <HAL_ADC_ConfigChannel+0x5f4>
 8004e8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004e90:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d119      	bne.n	8004ecc <HAL_ADC_ConfigChannel+0x5f4>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	4a30      	ldr	r2, [pc, #192]	; (8004f60 <HAL_ADC_ConfigChannel+0x688>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d14b      	bne.n	8004f3a <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	4a2a      	ldr	r2, [pc, #168]	; (8004f50 <HAL_ADC_ConfigChannel+0x678>)
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	d004      	beq.n	8004eb6 <HAL_ADC_ConfigChannel+0x5de>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	4a28      	ldr	r2, [pc, #160]	; (8004f54 <HAL_ADC_ConfigChannel+0x67c>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d101      	bne.n	8004eba <HAL_ADC_ConfigChannel+0x5e2>
 8004eb6:	4a28      	ldr	r2, [pc, #160]	; (8004f58 <HAL_ADC_ConfigChannel+0x680>)
 8004eb8:	e000      	b.n	8004ebc <HAL_ADC_ConfigChannel+0x5e4>
 8004eba:	4a28      	ldr	r2, [pc, #160]	; (8004f5c <HAL_ADC_ConfigChannel+0x684>)
 8004ebc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ebe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004ec2:	4619      	mov	r1, r3
 8004ec4:	4610      	mov	r0, r2
 8004ec6:	f7fe fdc2 	bl	8003a4e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004eca:	e036      	b.n	8004f3a <HAL_ADC_ConfigChannel+0x662>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a28      	ldr	r2, [pc, #160]	; (8004f74 <HAL_ADC_ConfigChannel+0x69c>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d131      	bne.n	8004f3a <HAL_ADC_ConfigChannel+0x662>
 8004ed6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ed8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d12c      	bne.n	8004f3a <HAL_ADC_ConfigChannel+0x662>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a1e      	ldr	r2, [pc, #120]	; (8004f60 <HAL_ADC_ConfigChannel+0x688>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d127      	bne.n	8004f3a <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4a18      	ldr	r2, [pc, #96]	; (8004f50 <HAL_ADC_ConfigChannel+0x678>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d004      	beq.n	8004efe <HAL_ADC_ConfigChannel+0x626>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a16      	ldr	r2, [pc, #88]	; (8004f54 <HAL_ADC_ConfigChannel+0x67c>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d101      	bne.n	8004f02 <HAL_ADC_ConfigChannel+0x62a>
 8004efe:	4a16      	ldr	r2, [pc, #88]	; (8004f58 <HAL_ADC_ConfigChannel+0x680>)
 8004f00:	e000      	b.n	8004f04 <HAL_ADC_ConfigChannel+0x62c>
 8004f02:	4a16      	ldr	r2, [pc, #88]	; (8004f5c <HAL_ADC_ConfigChannel+0x684>)
 8004f04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f06:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004f0a:	4619      	mov	r1, r3
 8004f0c:	4610      	mov	r0, r2
 8004f0e:	f7fe fd9e 	bl	8003a4e <LL_ADC_SetCommonPathInternalCh>
 8004f12:	e012      	b.n	8004f3a <HAL_ADC_ConfigChannel+0x662>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f18:	f043 0220 	orr.w	r2, r3, #32
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 8004f20:	2301      	movs	r3, #1
 8004f22:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8004f26:	e008      	b.n	8004f3a <HAL_ADC_ConfigChannel+0x662>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f2c:	f043 0220 	orr.w	r2, r3, #32
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004f34:	2301      	movs	r3, #1
 8004f36:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004f42:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8004f46:	4618      	mov	r0, r3
 8004f48:	3784      	adds	r7, #132	; 0x84
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bd90      	pop	{r4, r7, pc}
 8004f4e:	bf00      	nop
 8004f50:	40022000 	.word	0x40022000
 8004f54:	40022100 	.word	0x40022100
 8004f58:	40022300 	.word	0x40022300
 8004f5c:	58026300 	.word	0x58026300
 8004f60:	58026000 	.word	0x58026000
 8004f64:	cb840000 	.word	0xcb840000
 8004f68:	20000010 	.word	0x20000010
 8004f6c:	053e2d63 	.word	0x053e2d63
 8004f70:	c7520000 	.word	0xc7520000
 8004f74:	cfb80000 	.word	0xcfb80000

08004f78 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b084      	sub	sp, #16
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4618      	mov	r0, r3
 8004f86:	f7fe ff0b 	bl	8003da0 <LL_ADC_IsEnabled>
 8004f8a:	4603      	mov	r3, r0
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d16e      	bne.n	800506e <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	689a      	ldr	r2, [r3, #8]
 8004f96:	4b38      	ldr	r3, [pc, #224]	; (8005078 <ADC_Enable+0x100>)
 8004f98:	4013      	ands	r3, r2
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d00d      	beq.n	8004fba <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fa2:	f043 0210 	orr.w	r2, r3, #16
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fae:	f043 0201 	orr.w	r2, r3, #1
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	e05a      	b.n	8005070 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	f7fe fec6 	bl	8003d50 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004fc4:	f7fe fcca 	bl	800395c <HAL_GetTick>
 8004fc8:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	4a2b      	ldr	r2, [pc, #172]	; (800507c <ADC_Enable+0x104>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d004      	beq.n	8004fde <ADC_Enable+0x66>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4a29      	ldr	r2, [pc, #164]	; (8005080 <ADC_Enable+0x108>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d101      	bne.n	8004fe2 <ADC_Enable+0x6a>
 8004fde:	4b29      	ldr	r3, [pc, #164]	; (8005084 <ADC_Enable+0x10c>)
 8004fe0:	e000      	b.n	8004fe4 <ADC_Enable+0x6c>
 8004fe2:	4b29      	ldr	r3, [pc, #164]	; (8005088 <ADC_Enable+0x110>)
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	f7fe fe49 	bl	8003c7c <LL_ADC_GetMultimode>
 8004fea:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a23      	ldr	r2, [pc, #140]	; (8005080 <ADC_Enable+0x108>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d002      	beq.n	8004ffc <ADC_Enable+0x84>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	e000      	b.n	8004ffe <ADC_Enable+0x86>
 8004ffc:	4b1f      	ldr	r3, [pc, #124]	; (800507c <ADC_Enable+0x104>)
 8004ffe:	687a      	ldr	r2, [r7, #4]
 8005000:	6812      	ldr	r2, [r2, #0]
 8005002:	4293      	cmp	r3, r2
 8005004:	d02c      	beq.n	8005060 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005006:	68bb      	ldr	r3, [r7, #8]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d130      	bne.n	800506e <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800500c:	e028      	b.n	8005060 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	4618      	mov	r0, r3
 8005014:	f7fe fec4 	bl	8003da0 <LL_ADC_IsEnabled>
 8005018:	4603      	mov	r3, r0
 800501a:	2b00      	cmp	r3, #0
 800501c:	d104      	bne.n	8005028 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4618      	mov	r0, r3
 8005024:	f7fe fe94 	bl	8003d50 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005028:	f7fe fc98 	bl	800395c <HAL_GetTick>
 800502c:	4602      	mov	r2, r0
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	1ad3      	subs	r3, r2, r3
 8005032:	2b02      	cmp	r3, #2
 8005034:	d914      	bls.n	8005060 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f003 0301 	and.w	r3, r3, #1
 8005040:	2b01      	cmp	r3, #1
 8005042:	d00d      	beq.n	8005060 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005048:	f043 0210 	orr.w	r2, r3, #16
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005054:	f043 0201 	orr.w	r2, r3, #1
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	659a      	str	r2, [r3, #88]	; 0x58

            return HAL_ERROR;
 800505c:	2301      	movs	r3, #1
 800505e:	e007      	b.n	8005070 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f003 0301 	and.w	r3, r3, #1
 800506a:	2b01      	cmp	r3, #1
 800506c:	d1cf      	bne.n	800500e <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800506e:	2300      	movs	r3, #0
}
 8005070:	4618      	mov	r0, r3
 8005072:	3710      	adds	r7, #16
 8005074:	46bd      	mov	sp, r7
 8005076:	bd80      	pop	{r7, pc}
 8005078:	8000003f 	.word	0x8000003f
 800507c:	40022000 	.word	0x40022000
 8005080:	40022100 	.word	0x40022100
 8005084:	40022300 	.word	0x40022300
 8005088:	58026300 	.word	0x58026300

0800508c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b084      	sub	sp, #16
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4618      	mov	r0, r3
 800509a:	f7fe fe94 	bl	8003dc6 <LL_ADC_IsDisableOngoing>
 800509e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	4618      	mov	r0, r3
 80050a6:	f7fe fe7b 	bl	8003da0 <LL_ADC_IsEnabled>
 80050aa:	4603      	mov	r3, r0
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d047      	beq.n	8005140 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d144      	bne.n	8005140 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	689b      	ldr	r3, [r3, #8]
 80050bc:	f003 030d 	and.w	r3, r3, #13
 80050c0:	2b01      	cmp	r3, #1
 80050c2:	d10c      	bne.n	80050de <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	4618      	mov	r0, r3
 80050ca:	f7fe fe55 	bl	8003d78 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	2203      	movs	r2, #3
 80050d4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80050d6:	f7fe fc41 	bl	800395c <HAL_GetTick>
 80050da:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80050dc:	e029      	b.n	8005132 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050e2:	f043 0210 	orr.w	r2, r3, #16
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050ee:	f043 0201 	orr.w	r2, r3, #1
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 80050f6:	2301      	movs	r3, #1
 80050f8:	e023      	b.n	8005142 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80050fa:	f7fe fc2f 	bl	800395c <HAL_GetTick>
 80050fe:	4602      	mov	r2, r0
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	1ad3      	subs	r3, r2, r3
 8005104:	2b02      	cmp	r3, #2
 8005106:	d914      	bls.n	8005132 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	689b      	ldr	r3, [r3, #8]
 800510e:	f003 0301 	and.w	r3, r3, #1
 8005112:	2b00      	cmp	r3, #0
 8005114:	d00d      	beq.n	8005132 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800511a:	f043 0210 	orr.w	r2, r3, #16
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005126:	f043 0201 	orr.w	r2, r3, #1
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800512e:	2301      	movs	r3, #1
 8005130:	e007      	b.n	8005142 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	689b      	ldr	r3, [r3, #8]
 8005138:	f003 0301 	and.w	r3, r3, #1
 800513c:	2b00      	cmp	r3, #0
 800513e:	d1dc      	bne.n	80050fa <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005140:	2300      	movs	r3, #0
}
 8005142:	4618      	mov	r0, r3
 8005144:	3710      	adds	r7, #16
 8005146:	46bd      	mov	sp, r7
 8005148:	bd80      	pop	{r7, pc}
	...

0800514c <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 800514c:	b580      	push	{r7, lr}
 800514e:	b084      	sub	sp, #16
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	4a7a      	ldr	r2, [pc, #488]	; (8005344 <ADC_ConfigureBoostMode+0x1f8>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d004      	beq.n	8005168 <ADC_ConfigureBoostMode+0x1c>
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	4a79      	ldr	r2, [pc, #484]	; (8005348 <ADC_ConfigureBoostMode+0x1fc>)
 8005164:	4293      	cmp	r3, r2
 8005166:	d109      	bne.n	800517c <ADC_ConfigureBoostMode+0x30>
 8005168:	4b78      	ldr	r3, [pc, #480]	; (800534c <ADC_ConfigureBoostMode+0x200>)
 800516a:	689b      	ldr	r3, [r3, #8]
 800516c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005170:	2b00      	cmp	r3, #0
 8005172:	bf14      	ite	ne
 8005174:	2301      	movne	r3, #1
 8005176:	2300      	moveq	r3, #0
 8005178:	b2db      	uxtb	r3, r3
 800517a:	e008      	b.n	800518e <ADC_ConfigureBoostMode+0x42>
 800517c:	4b74      	ldr	r3, [pc, #464]	; (8005350 <ADC_ConfigureBoostMode+0x204>)
 800517e:	689b      	ldr	r3, [r3, #8]
 8005180:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005184:	2b00      	cmp	r3, #0
 8005186:	bf14      	ite	ne
 8005188:	2301      	movne	r3, #1
 800518a:	2300      	moveq	r3, #0
 800518c:	b2db      	uxtb	r3, r3
 800518e:	2b00      	cmp	r3, #0
 8005190:	d01c      	beq.n	80051cc <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8005192:	f005 f89b 	bl	800a2cc <HAL_RCC_GetHCLKFreq>
 8005196:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	685b      	ldr	r3, [r3, #4]
 800519c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80051a0:	d010      	beq.n	80051c4 <ADC_ConfigureBoostMode+0x78>
 80051a2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80051a6:	d873      	bhi.n	8005290 <ADC_ConfigureBoostMode+0x144>
 80051a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051ac:	d002      	beq.n	80051b4 <ADC_ConfigureBoostMode+0x68>
 80051ae:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80051b2:	d16d      	bne.n	8005290 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	685b      	ldr	r3, [r3, #4]
 80051b8:	0c1b      	lsrs	r3, r3, #16
 80051ba:	68fa      	ldr	r2, [r7, #12]
 80051bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80051c0:	60fb      	str	r3, [r7, #12]
        break;
 80051c2:	e068      	b.n	8005296 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	089b      	lsrs	r3, r3, #2
 80051c8:	60fb      	str	r3, [r7, #12]
        break;
 80051ca:	e064      	b.n	8005296 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80051cc:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80051d0:	f04f 0100 	mov.w	r1, #0
 80051d4:	f006 fafc 	bl	800b7d0 <HAL_RCCEx_GetPeriphCLKFreq>
 80051d8:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	685b      	ldr	r3, [r3, #4]
 80051de:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 80051e2:	d051      	beq.n	8005288 <ADC_ConfigureBoostMode+0x13c>
 80051e4:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 80051e8:	d854      	bhi.n	8005294 <ADC_ConfigureBoostMode+0x148>
 80051ea:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 80051ee:	d047      	beq.n	8005280 <ADC_ConfigureBoostMode+0x134>
 80051f0:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 80051f4:	d84e      	bhi.n	8005294 <ADC_ConfigureBoostMode+0x148>
 80051f6:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 80051fa:	d03d      	beq.n	8005278 <ADC_ConfigureBoostMode+0x12c>
 80051fc:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8005200:	d848      	bhi.n	8005294 <ADC_ConfigureBoostMode+0x148>
 8005202:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005206:	d033      	beq.n	8005270 <ADC_ConfigureBoostMode+0x124>
 8005208:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800520c:	d842      	bhi.n	8005294 <ADC_ConfigureBoostMode+0x148>
 800520e:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8005212:	d029      	beq.n	8005268 <ADC_ConfigureBoostMode+0x11c>
 8005214:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8005218:	d83c      	bhi.n	8005294 <ADC_ConfigureBoostMode+0x148>
 800521a:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 800521e:	d01a      	beq.n	8005256 <ADC_ConfigureBoostMode+0x10a>
 8005220:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8005224:	d836      	bhi.n	8005294 <ADC_ConfigureBoostMode+0x148>
 8005226:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 800522a:	d014      	beq.n	8005256 <ADC_ConfigureBoostMode+0x10a>
 800522c:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8005230:	d830      	bhi.n	8005294 <ADC_ConfigureBoostMode+0x148>
 8005232:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005236:	d00e      	beq.n	8005256 <ADC_ConfigureBoostMode+0x10a>
 8005238:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800523c:	d82a      	bhi.n	8005294 <ADC_ConfigureBoostMode+0x148>
 800523e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8005242:	d008      	beq.n	8005256 <ADC_ConfigureBoostMode+0x10a>
 8005244:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8005248:	d824      	bhi.n	8005294 <ADC_ConfigureBoostMode+0x148>
 800524a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800524e:	d002      	beq.n	8005256 <ADC_ConfigureBoostMode+0x10a>
 8005250:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005254:	d11e      	bne.n	8005294 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	685b      	ldr	r3, [r3, #4]
 800525a:	0c9b      	lsrs	r3, r3, #18
 800525c:	005b      	lsls	r3, r3, #1
 800525e:	68fa      	ldr	r2, [r7, #12]
 8005260:	fbb2 f3f3 	udiv	r3, r2, r3
 8005264:	60fb      	str	r3, [r7, #12]
        break;
 8005266:	e016      	b.n	8005296 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	091b      	lsrs	r3, r3, #4
 800526c:	60fb      	str	r3, [r7, #12]
        break;
 800526e:	e012      	b.n	8005296 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	095b      	lsrs	r3, r3, #5
 8005274:	60fb      	str	r3, [r7, #12]
        break;
 8005276:	e00e      	b.n	8005296 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	099b      	lsrs	r3, r3, #6
 800527c:	60fb      	str	r3, [r7, #12]
        break;
 800527e:	e00a      	b.n	8005296 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	09db      	lsrs	r3, r3, #7
 8005284:	60fb      	str	r3, [r7, #12]
        break;
 8005286:	e006      	b.n	8005296 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	0a1b      	lsrs	r3, r3, #8
 800528c:	60fb      	str	r3, [r7, #12]
        break;
 800528e:	e002      	b.n	8005296 <ADC_ConfigureBoostMode+0x14a>
        break;
 8005290:	bf00      	nop
 8005292:	e000      	b.n	8005296 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8005294:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8005296:	f7fe fb91 	bl	80039bc <HAL_GetREVID>
 800529a:	4603      	mov	r3, r0
 800529c:	f241 0203 	movw	r2, #4099	; 0x1003
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d815      	bhi.n	80052d0 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	4a2b      	ldr	r2, [pc, #172]	; (8005354 <ADC_ConfigureBoostMode+0x208>)
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d908      	bls.n	80052be <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	689a      	ldr	r2, [r3, #8]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80052ba:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80052bc:	e03e      	b.n	800533c <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	689a      	ldr	r2, [r3, #8]
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80052cc:	609a      	str	r2, [r3, #8]
}
 80052ce:	e035      	b.n	800533c <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	085b      	lsrs	r3, r3, #1
 80052d4:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	4a1f      	ldr	r2, [pc, #124]	; (8005358 <ADC_ConfigureBoostMode+0x20c>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d808      	bhi.n	80052f0 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	689a      	ldr	r2, [r3, #8]
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80052ec:	609a      	str	r2, [r3, #8]
}
 80052ee:	e025      	b.n	800533c <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	4a1a      	ldr	r2, [pc, #104]	; (800535c <ADC_ConfigureBoostMode+0x210>)
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d80a      	bhi.n	800530e <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	689b      	ldr	r3, [r3, #8]
 80052fe:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800530a:	609a      	str	r2, [r3, #8]
}
 800530c:	e016      	b.n	800533c <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	4a13      	ldr	r2, [pc, #76]	; (8005360 <ADC_ConfigureBoostMode+0x214>)
 8005312:	4293      	cmp	r3, r2
 8005314:	d80a      	bhi.n	800532c <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	689b      	ldr	r3, [r3, #8]
 800531c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005328:	609a      	str	r2, [r3, #8]
}
 800532a:	e007      	b.n	800533c <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	689a      	ldr	r2, [r3, #8]
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800533a:	609a      	str	r2, [r3, #8]
}
 800533c:	bf00      	nop
 800533e:	3710      	adds	r7, #16
 8005340:	46bd      	mov	sp, r7
 8005342:	bd80      	pop	{r7, pc}
 8005344:	40022000 	.word	0x40022000
 8005348:	40022100 	.word	0x40022100
 800534c:	40022300 	.word	0x40022300
 8005350:	58026300 	.word	0x58026300
 8005354:	01312d00 	.word	0x01312d00
 8005358:	005f5e10 	.word	0x005f5e10
 800535c:	00bebc20 	.word	0x00bebc20
 8005360:	017d7840 	.word	0x017d7840

08005364 <LL_ADC_StartCalibration>:
{
 8005364:	b480      	push	{r7}
 8005366:	b085      	sub	sp, #20
 8005368:	af00      	add	r7, sp, #0
 800536a:	60f8      	str	r0, [r7, #12]
 800536c:	60b9      	str	r1, [r7, #8]
 800536e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	689a      	ldr	r2, [r3, #8]
 8005374:	4b09      	ldr	r3, [pc, #36]	; (800539c <LL_ADC_StartCalibration+0x38>)
 8005376:	4013      	ands	r3, r2
 8005378:	68ba      	ldr	r2, [r7, #8]
 800537a:	f402 3180 	and.w	r1, r2, #65536	; 0x10000
 800537e:	687a      	ldr	r2, [r7, #4]
 8005380:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8005384:	430a      	orrs	r2, r1
 8005386:	4313      	orrs	r3, r2
 8005388:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	609a      	str	r2, [r3, #8]
}
 8005390:	bf00      	nop
 8005392:	3714      	adds	r7, #20
 8005394:	46bd      	mov	sp, r7
 8005396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539a:	4770      	bx	lr
 800539c:	3ffeffc0 	.word	0x3ffeffc0

080053a0 <LL_ADC_IsCalibrationOnGoing>:
{
 80053a0:	b480      	push	{r7}
 80053a2:	b083      	sub	sp, #12
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	689b      	ldr	r3, [r3, #8]
 80053ac:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80053b0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80053b4:	d101      	bne.n	80053ba <LL_ADC_IsCalibrationOnGoing+0x1a>
 80053b6:	2301      	movs	r3, #1
 80053b8:	e000      	b.n	80053bc <LL_ADC_IsCalibrationOnGoing+0x1c>
 80053ba:	2300      	movs	r3, #0
}
 80053bc:	4618      	mov	r0, r3
 80053be:	370c      	adds	r7, #12
 80053c0:	46bd      	mov	sp, r7
 80053c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c6:	4770      	bx	lr

080053c8 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b086      	sub	sp, #24
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	60f8      	str	r0, [r7, #12]
 80053d0:	60b9      	str	r1, [r7, #8]
 80053d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80053d4:	2300      	movs	r3, #0
 80053d6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80053de:	2b01      	cmp	r3, #1
 80053e0:	d101      	bne.n	80053e6 <HAL_ADCEx_Calibration_Start+0x1e>
 80053e2:	2302      	movs	r3, #2
 80053e4:	e04c      	b.n	8005480 <HAL_ADCEx_Calibration_Start+0xb8>
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	2201      	movs	r2, #1
 80053ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80053ee:	68f8      	ldr	r0, [r7, #12]
 80053f0:	f7ff fe4c 	bl	800508c <ADC_Disable>
 80053f4:	4603      	mov	r3, r0
 80053f6:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80053f8:	7dfb      	ldrb	r3, [r7, #23]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d135      	bne.n	800546a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005402:	4b21      	ldr	r3, [pc, #132]	; (8005488 <HAL_ADCEx_Calibration_Start+0xc0>)
 8005404:	4013      	ands	r3, r2
 8005406:	f043 0202 	orr.w	r2, r3, #2
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	687a      	ldr	r2, [r7, #4]
 8005414:	68b9      	ldr	r1, [r7, #8]
 8005416:	4618      	mov	r0, r3
 8005418:	f7ff ffa4 	bl	8005364 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800541c:	e014      	b.n	8005448 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800541e:	693b      	ldr	r3, [r7, #16]
 8005420:	3301      	adds	r3, #1
 8005422:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005424:	693b      	ldr	r3, [r7, #16]
 8005426:	4a19      	ldr	r2, [pc, #100]	; (800548c <HAL_ADCEx_Calibration_Start+0xc4>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d30d      	bcc.n	8005448 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005430:	f023 0312 	bic.w	r3, r3, #18
 8005434:	f043 0210 	orr.w	r2, r3, #16
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	2200      	movs	r2, #0
 8005440:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8005444:	2301      	movs	r3, #1
 8005446:	e01b      	b.n	8005480 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4618      	mov	r0, r3
 800544e:	f7ff ffa7 	bl	80053a0 <LL_ADC_IsCalibrationOnGoing>
 8005452:	4603      	mov	r3, r0
 8005454:	2b00      	cmp	r3, #0
 8005456:	d1e2      	bne.n	800541e <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800545c:	f023 0303 	bic.w	r3, r3, #3
 8005460:	f043 0201 	orr.w	r2, r3, #1
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	655a      	str	r2, [r3, #84]	; 0x54
 8005468:	e005      	b.n	8005476 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800546e:	f043 0210 	orr.w	r2, r3, #16
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	2200      	movs	r2, #0
 800547a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800547e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005480:	4618      	mov	r0, r3
 8005482:	3718      	adds	r7, #24
 8005484:	46bd      	mov	sp, r7
 8005486:	bd80      	pop	{r7, pc}
 8005488:	ffffeefd 	.word	0xffffeefd
 800548c:	25c3f800 	.word	0x25c3f800

08005490 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005490:	b480      	push	{r7}
 8005492:	b083      	sub	sp, #12
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8005498:	bf00      	nop
 800549a:	370c      	adds	r7, #12
 800549c:	46bd      	mov	sp, r7
 800549e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a2:	4770      	bx	lr

080054a4 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80054a4:	b480      	push	{r7}
 80054a6:	b083      	sub	sp, #12
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80054ac:	bf00      	nop
 80054ae:	370c      	adds	r7, #12
 80054b0:	46bd      	mov	sp, r7
 80054b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b6:	4770      	bx	lr

080054b8 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80054b8:	b480      	push	{r7}
 80054ba:	b083      	sub	sp, #12
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80054c0:	bf00      	nop
 80054c2:	370c      	adds	r7, #12
 80054c4:	46bd      	mov	sp, r7
 80054c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ca:	4770      	bx	lr

080054cc <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b083      	sub	sp, #12
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80054d4:	bf00      	nop
 80054d6:	370c      	adds	r7, #12
 80054d8:	46bd      	mov	sp, r7
 80054da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054de:	4770      	bx	lr

080054e0 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80054e0:	b480      	push	{r7}
 80054e2:	b083      	sub	sp, #12
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80054e8:	bf00      	nop
 80054ea:	370c      	adds	r7, #12
 80054ec:	46bd      	mov	sp, r7
 80054ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f2:	4770      	bx	lr

080054f4 <__NVIC_SetPriorityGrouping>:
{
 80054f4:	b480      	push	{r7}
 80054f6:	b085      	sub	sp, #20
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	f003 0307 	and.w	r3, r3, #7
 8005502:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005504:	4b0b      	ldr	r3, [pc, #44]	; (8005534 <__NVIC_SetPriorityGrouping+0x40>)
 8005506:	68db      	ldr	r3, [r3, #12]
 8005508:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800550a:	68ba      	ldr	r2, [r7, #8]
 800550c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005510:	4013      	ands	r3, r2
 8005512:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800551c:	4b06      	ldr	r3, [pc, #24]	; (8005538 <__NVIC_SetPriorityGrouping+0x44>)
 800551e:	4313      	orrs	r3, r2
 8005520:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005522:	4a04      	ldr	r2, [pc, #16]	; (8005534 <__NVIC_SetPriorityGrouping+0x40>)
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	60d3      	str	r3, [r2, #12]
}
 8005528:	bf00      	nop
 800552a:	3714      	adds	r7, #20
 800552c:	46bd      	mov	sp, r7
 800552e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005532:	4770      	bx	lr
 8005534:	e000ed00 	.word	0xe000ed00
 8005538:	05fa0000 	.word	0x05fa0000

0800553c <__NVIC_GetPriorityGrouping>:
{
 800553c:	b480      	push	{r7}
 800553e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005540:	4b04      	ldr	r3, [pc, #16]	; (8005554 <__NVIC_GetPriorityGrouping+0x18>)
 8005542:	68db      	ldr	r3, [r3, #12]
 8005544:	0a1b      	lsrs	r3, r3, #8
 8005546:	f003 0307 	and.w	r3, r3, #7
}
 800554a:	4618      	mov	r0, r3
 800554c:	46bd      	mov	sp, r7
 800554e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005552:	4770      	bx	lr
 8005554:	e000ed00 	.word	0xe000ed00

08005558 <__NVIC_EnableIRQ>:
{
 8005558:	b480      	push	{r7}
 800555a:	b083      	sub	sp, #12
 800555c:	af00      	add	r7, sp, #0
 800555e:	4603      	mov	r3, r0
 8005560:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005562:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005566:	2b00      	cmp	r3, #0
 8005568:	db0b      	blt.n	8005582 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800556a:	88fb      	ldrh	r3, [r7, #6]
 800556c:	f003 021f 	and.w	r2, r3, #31
 8005570:	4907      	ldr	r1, [pc, #28]	; (8005590 <__NVIC_EnableIRQ+0x38>)
 8005572:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005576:	095b      	lsrs	r3, r3, #5
 8005578:	2001      	movs	r0, #1
 800557a:	fa00 f202 	lsl.w	r2, r0, r2
 800557e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005582:	bf00      	nop
 8005584:	370c      	adds	r7, #12
 8005586:	46bd      	mov	sp, r7
 8005588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558c:	4770      	bx	lr
 800558e:	bf00      	nop
 8005590:	e000e100 	.word	0xe000e100

08005594 <__NVIC_SetPriority>:
{
 8005594:	b480      	push	{r7}
 8005596:	b083      	sub	sp, #12
 8005598:	af00      	add	r7, sp, #0
 800559a:	4603      	mov	r3, r0
 800559c:	6039      	str	r1, [r7, #0]
 800559e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80055a0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	db0a      	blt.n	80055be <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	b2da      	uxtb	r2, r3
 80055ac:	490c      	ldr	r1, [pc, #48]	; (80055e0 <__NVIC_SetPriority+0x4c>)
 80055ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80055b2:	0112      	lsls	r2, r2, #4
 80055b4:	b2d2      	uxtb	r2, r2
 80055b6:	440b      	add	r3, r1
 80055b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80055bc:	e00a      	b.n	80055d4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	b2da      	uxtb	r2, r3
 80055c2:	4908      	ldr	r1, [pc, #32]	; (80055e4 <__NVIC_SetPriority+0x50>)
 80055c4:	88fb      	ldrh	r3, [r7, #6]
 80055c6:	f003 030f 	and.w	r3, r3, #15
 80055ca:	3b04      	subs	r3, #4
 80055cc:	0112      	lsls	r2, r2, #4
 80055ce:	b2d2      	uxtb	r2, r2
 80055d0:	440b      	add	r3, r1
 80055d2:	761a      	strb	r2, [r3, #24]
}
 80055d4:	bf00      	nop
 80055d6:	370c      	adds	r7, #12
 80055d8:	46bd      	mov	sp, r7
 80055da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055de:	4770      	bx	lr
 80055e0:	e000e100 	.word	0xe000e100
 80055e4:	e000ed00 	.word	0xe000ed00

080055e8 <NVIC_EncodePriority>:
{
 80055e8:	b480      	push	{r7}
 80055ea:	b089      	sub	sp, #36	; 0x24
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	60f8      	str	r0, [r7, #12]
 80055f0:	60b9      	str	r1, [r7, #8]
 80055f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	f003 0307 	and.w	r3, r3, #7
 80055fa:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80055fc:	69fb      	ldr	r3, [r7, #28]
 80055fe:	f1c3 0307 	rsb	r3, r3, #7
 8005602:	2b04      	cmp	r3, #4
 8005604:	bf28      	it	cs
 8005606:	2304      	movcs	r3, #4
 8005608:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800560a:	69fb      	ldr	r3, [r7, #28]
 800560c:	3304      	adds	r3, #4
 800560e:	2b06      	cmp	r3, #6
 8005610:	d902      	bls.n	8005618 <NVIC_EncodePriority+0x30>
 8005612:	69fb      	ldr	r3, [r7, #28]
 8005614:	3b03      	subs	r3, #3
 8005616:	e000      	b.n	800561a <NVIC_EncodePriority+0x32>
 8005618:	2300      	movs	r3, #0
 800561a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800561c:	f04f 32ff 	mov.w	r2, #4294967295
 8005620:	69bb      	ldr	r3, [r7, #24]
 8005622:	fa02 f303 	lsl.w	r3, r2, r3
 8005626:	43da      	mvns	r2, r3
 8005628:	68bb      	ldr	r3, [r7, #8]
 800562a:	401a      	ands	r2, r3
 800562c:	697b      	ldr	r3, [r7, #20]
 800562e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005630:	f04f 31ff 	mov.w	r1, #4294967295
 8005634:	697b      	ldr	r3, [r7, #20]
 8005636:	fa01 f303 	lsl.w	r3, r1, r3
 800563a:	43d9      	mvns	r1, r3
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005640:	4313      	orrs	r3, r2
}
 8005642:	4618      	mov	r0, r3
 8005644:	3724      	adds	r7, #36	; 0x24
 8005646:	46bd      	mov	sp, r7
 8005648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564c:	4770      	bx	lr
	...

08005650 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b082      	sub	sp, #8
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	3b01      	subs	r3, #1
 800565c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005660:	d301      	bcc.n	8005666 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005662:	2301      	movs	r3, #1
 8005664:	e00f      	b.n	8005686 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005666:	4a0a      	ldr	r2, [pc, #40]	; (8005690 <SysTick_Config+0x40>)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	3b01      	subs	r3, #1
 800566c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800566e:	210f      	movs	r1, #15
 8005670:	f04f 30ff 	mov.w	r0, #4294967295
 8005674:	f7ff ff8e 	bl	8005594 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005678:	4b05      	ldr	r3, [pc, #20]	; (8005690 <SysTick_Config+0x40>)
 800567a:	2200      	movs	r2, #0
 800567c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800567e:	4b04      	ldr	r3, [pc, #16]	; (8005690 <SysTick_Config+0x40>)
 8005680:	2207      	movs	r2, #7
 8005682:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005684:	2300      	movs	r3, #0
}
 8005686:	4618      	mov	r0, r3
 8005688:	3708      	adds	r7, #8
 800568a:	46bd      	mov	sp, r7
 800568c:	bd80      	pop	{r7, pc}
 800568e:	bf00      	nop
 8005690:	e000e010 	.word	0xe000e010

08005694 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b082      	sub	sp, #8
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800569c:	6878      	ldr	r0, [r7, #4]
 800569e:	f7ff ff29 	bl	80054f4 <__NVIC_SetPriorityGrouping>
}
 80056a2:	bf00      	nop
 80056a4:	3708      	adds	r7, #8
 80056a6:	46bd      	mov	sp, r7
 80056a8:	bd80      	pop	{r7, pc}

080056aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80056aa:	b580      	push	{r7, lr}
 80056ac:	b086      	sub	sp, #24
 80056ae:	af00      	add	r7, sp, #0
 80056b0:	4603      	mov	r3, r0
 80056b2:	60b9      	str	r1, [r7, #8]
 80056b4:	607a      	str	r2, [r7, #4]
 80056b6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80056b8:	f7ff ff40 	bl	800553c <__NVIC_GetPriorityGrouping>
 80056bc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80056be:	687a      	ldr	r2, [r7, #4]
 80056c0:	68b9      	ldr	r1, [r7, #8]
 80056c2:	6978      	ldr	r0, [r7, #20]
 80056c4:	f7ff ff90 	bl	80055e8 <NVIC_EncodePriority>
 80056c8:	4602      	mov	r2, r0
 80056ca:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80056ce:	4611      	mov	r1, r2
 80056d0:	4618      	mov	r0, r3
 80056d2:	f7ff ff5f 	bl	8005594 <__NVIC_SetPriority>
}
 80056d6:	bf00      	nop
 80056d8:	3718      	adds	r7, #24
 80056da:	46bd      	mov	sp, r7
 80056dc:	bd80      	pop	{r7, pc}

080056de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80056de:	b580      	push	{r7, lr}
 80056e0:	b082      	sub	sp, #8
 80056e2:	af00      	add	r7, sp, #0
 80056e4:	4603      	mov	r3, r0
 80056e6:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80056e8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80056ec:	4618      	mov	r0, r3
 80056ee:	f7ff ff33 	bl	8005558 <__NVIC_EnableIRQ>
}
 80056f2:	bf00      	nop
 80056f4:	3708      	adds	r7, #8
 80056f6:	46bd      	mov	sp, r7
 80056f8:	bd80      	pop	{r7, pc}

080056fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80056fa:	b580      	push	{r7, lr}
 80056fc:	b082      	sub	sp, #8
 80056fe:	af00      	add	r7, sp, #0
 8005700:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005702:	6878      	ldr	r0, [r7, #4]
 8005704:	f7ff ffa4 	bl	8005650 <SysTick_Config>
 8005708:	4603      	mov	r3, r0
}
 800570a:	4618      	mov	r0, r3
 800570c:	3708      	adds	r7, #8
 800570e:	46bd      	mov	sp, r7
 8005710:	bd80      	pop	{r7, pc}

08005712 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8005712:	b580      	push	{r7, lr}
 8005714:	b082      	sub	sp, #8
 8005716:	af00      	add	r7, sp, #0
 8005718:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d101      	bne.n	8005724 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8005720:	2301      	movs	r3, #1
 8005722:	e014      	b.n	800574e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	791b      	ldrb	r3, [r3, #4]
 8005728:	b2db      	uxtb	r3, r3
 800572a:	2b00      	cmp	r3, #0
 800572c:	d105      	bne.n	800573a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2200      	movs	r2, #0
 8005732:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8005734:	6878      	ldr	r0, [r7, #4]
 8005736:	f7fd faab 	bl	8002c90 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2202      	movs	r2, #2
 800573e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2200      	movs	r2, #0
 8005744:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2201      	movs	r2, #1
 800574a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800574c:	2300      	movs	r3, #0
}
 800574e:	4618      	mov	r0, r3
 8005750:	3708      	adds	r7, #8
 8005752:	46bd      	mov	sp, r7
 8005754:	bd80      	pop	{r7, pc}

08005756 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8005756:	b480      	push	{r7}
 8005758:	b083      	sub	sp, #12
 800575a:	af00      	add	r7, sp, #0
 800575c:	6078      	str	r0, [r7, #4]
 800575e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	795b      	ldrb	r3, [r3, #5]
 8005764:	2b01      	cmp	r3, #1
 8005766:	d101      	bne.n	800576c <HAL_DAC_Start+0x16>
 8005768:	2302      	movs	r3, #2
 800576a:	e040      	b.n	80057ee <HAL_DAC_Start+0x98>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2201      	movs	r2, #1
 8005770:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2202      	movs	r2, #2
 8005776:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	6819      	ldr	r1, [r3, #0]
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	f003 0310 	and.w	r3, r3, #16
 8005784:	2201      	movs	r2, #1
 8005786:	409a      	lsls	r2, r3
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	430a      	orrs	r2, r1
 800578e:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d10f      	bne.n	80057b6 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80057a0:	2b02      	cmp	r3, #2
 80057a2:	d11d      	bne.n	80057e0 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	685a      	ldr	r2, [r3, #4]
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f042 0201 	orr.w	r2, r2, #1
 80057b2:	605a      	str	r2, [r3, #4]
 80057b4:	e014      	b.n	80057e0 <HAL_DAC_Start+0x8a>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	f003 0310 	and.w	r3, r3, #16
 80057c6:	2102      	movs	r1, #2
 80057c8:	fa01 f303 	lsl.w	r3, r1, r3
 80057cc:	429a      	cmp	r2, r3
 80057ce:	d107      	bne.n	80057e0 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	685a      	ldr	r2, [r3, #4]
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f042 0202 	orr.w	r2, r2, #2
 80057de:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2201      	movs	r2, #1
 80057e4:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2200      	movs	r2, #0
 80057ea:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80057ec:	2300      	movs	r3, #0
}
 80057ee:	4618      	mov	r0, r3
 80057f0:	370c      	adds	r7, #12
 80057f2:	46bd      	mov	sp, r7
 80057f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f8:	4770      	bx	lr

080057fa <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80057fa:	b480      	push	{r7}
 80057fc:	b087      	sub	sp, #28
 80057fe:	af00      	add	r7, sp, #0
 8005800:	60f8      	str	r0, [r7, #12]
 8005802:	60b9      	str	r1, [r7, #8]
 8005804:	607a      	str	r2, [r7, #4]
 8005806:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8005808:	2300      	movs	r3, #0
 800580a:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d105      	bne.n	8005824 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8005818:	697a      	ldr	r2, [r7, #20]
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	4413      	add	r3, r2
 800581e:	3308      	adds	r3, #8
 8005820:	617b      	str	r3, [r7, #20]
 8005822:	e004      	b.n	800582e <HAL_DAC_SetValue+0x34>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8005824:	697a      	ldr	r2, [r7, #20]
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	4413      	add	r3, r2
 800582a:	3314      	adds	r3, #20
 800582c:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800582e:	697b      	ldr	r3, [r7, #20]
 8005830:	461a      	mov	r2, r3
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8005836:	2300      	movs	r3, #0
}
 8005838:	4618      	mov	r0, r3
 800583a:	371c      	adds	r7, #28
 800583c:	46bd      	mov	sp, r7
 800583e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005842:	4770      	bx	lr

08005844 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b088      	sub	sp, #32
 8005848:	af00      	add	r7, sp, #0
 800584a:	60f8      	str	r0, [r7, #12]
 800584c:	60b9      	str	r1, [r7, #8]
 800584e:	607a      	str	r2, [r7, #4]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	795b      	ldrb	r3, [r3, #5]
 8005854:	2b01      	cmp	r3, #1
 8005856:	d101      	bne.n	800585c <HAL_DAC_ConfigChannel+0x18>
 8005858:	2302      	movs	r3, #2
 800585a:	e12a      	b.n	8005ab2 <HAL_DAC_ConfigChannel+0x26e>
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	2201      	movs	r2, #1
 8005860:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	2202      	movs	r2, #2
 8005866:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	2b04      	cmp	r3, #4
 800586e:	f040 8081 	bne.w	8005974 <HAL_DAC_ConfigChannel+0x130>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8005872:	f7fe f873 	bl	800395c <HAL_GetTick>
 8005876:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d140      	bne.n	8005900 <HAL_DAC_ConfigChannel+0xbc>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800587e:	e018      	b.n	80058b2 <HAL_DAC_ConfigChannel+0x6e>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005880:	f7fe f86c 	bl	800395c <HAL_GetTick>
 8005884:	4602      	mov	r2, r0
 8005886:	69bb      	ldr	r3, [r7, #24]
 8005888:	1ad3      	subs	r3, r2, r3
 800588a:	2b01      	cmp	r3, #1
 800588c:	d911      	bls.n	80058b2 <HAL_DAC_ConfigChannel+0x6e>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005894:	4b89      	ldr	r3, [pc, #548]	; (8005abc <HAL_DAC_ConfigChannel+0x278>)
 8005896:	4013      	ands	r3, r2
 8005898:	2b00      	cmp	r3, #0
 800589a:	d00a      	beq.n	80058b2 <HAL_DAC_ConfigChannel+0x6e>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	691b      	ldr	r3, [r3, #16]
 80058a0:	f043 0208 	orr.w	r2, r3, #8
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	2203      	movs	r2, #3
 80058ac:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80058ae:	2303      	movs	r3, #3
 80058b0:	e0ff      	b.n	8005ab2 <HAL_DAC_ConfigChannel+0x26e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80058b8:	4b80      	ldr	r3, [pc, #512]	; (8005abc <HAL_DAC_ConfigChannel+0x278>)
 80058ba:	4013      	ands	r3, r2
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d1df      	bne.n	8005880 <HAL_DAC_ConfigChannel+0x3c>
          }
        }
      }
      HAL_Delay(1);
 80058c0:	2001      	movs	r0, #1
 80058c2:	f7fe f857 	bl	8003974 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	68ba      	ldr	r2, [r7, #8]
 80058cc:	6992      	ldr	r2, [r2, #24]
 80058ce:	641a      	str	r2, [r3, #64]	; 0x40
 80058d0:	e023      	b.n	800591a <HAL_DAC_ConfigChannel+0xd6>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80058d2:	f7fe f843 	bl	800395c <HAL_GetTick>
 80058d6:	4602      	mov	r2, r0
 80058d8:	69bb      	ldr	r3, [r7, #24]
 80058da:	1ad3      	subs	r3, r2, r3
 80058dc:	2b01      	cmp	r3, #1
 80058de:	d90f      	bls.n	8005900 <HAL_DAC_ConfigChannel+0xbc>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	da0a      	bge.n	8005900 <HAL_DAC_ConfigChannel+0xbc>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	691b      	ldr	r3, [r3, #16]
 80058ee:	f043 0208 	orr.w	r2, r3, #8
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	2203      	movs	r2, #3
 80058fa:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80058fc:	2303      	movs	r3, #3
 80058fe:	e0d8      	b.n	8005ab2 <HAL_DAC_ConfigChannel+0x26e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005906:	2b00      	cmp	r3, #0
 8005908:	dbe3      	blt.n	80058d2 <HAL_DAC_ConfigChannel+0x8e>
          }
        }
      }
      HAL_Delay(1U);
 800590a:	2001      	movs	r0, #1
 800590c:	f7fe f832 	bl	8003974 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	68ba      	ldr	r2, [r7, #8]
 8005916:	6992      	ldr	r2, [r2, #24]
 8005918:	645a      	str	r2, [r3, #68]	; 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	f003 0310 	and.w	r3, r3, #16
 8005926:	f240 31ff 	movw	r1, #1023	; 0x3ff
 800592a:	fa01 f303 	lsl.w	r3, r1, r3
 800592e:	43db      	mvns	r3, r3
 8005930:	ea02 0103 	and.w	r1, r2, r3
 8005934:	68bb      	ldr	r3, [r7, #8]
 8005936:	69da      	ldr	r2, [r3, #28]
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	f003 0310 	and.w	r3, r3, #16
 800593e:	409a      	lsls	r2, r3
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	430a      	orrs	r2, r1
 8005946:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	f003 0310 	and.w	r3, r3, #16
 8005954:	21ff      	movs	r1, #255	; 0xff
 8005956:	fa01 f303 	lsl.w	r3, r1, r3
 800595a:	43db      	mvns	r3, r3
 800595c:	ea02 0103 	and.w	r1, r2, r3
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	6a1a      	ldr	r2, [r3, #32]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	f003 0310 	and.w	r3, r3, #16
 800596a:	409a      	lsls	r2, r3
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	430a      	orrs	r2, r1
 8005972:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	691b      	ldr	r3, [r3, #16]
 8005978:	2b01      	cmp	r3, #1
 800597a:	d11d      	bne.n	80059b8 <HAL_DAC_ConfigChannel+0x174>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005982:	617b      	str	r3, [r7, #20]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	f003 0310 	and.w	r3, r3, #16
 800598a:	221f      	movs	r2, #31
 800598c:	fa02 f303 	lsl.w	r3, r2, r3
 8005990:	43db      	mvns	r3, r3
 8005992:	697a      	ldr	r2, [r7, #20]
 8005994:	4013      	ands	r3, r2
 8005996:	617b      	str	r3, [r7, #20]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	695b      	ldr	r3, [r3, #20]
 800599c:	613b      	str	r3, [r7, #16]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	f003 0310 	and.w	r3, r3, #16
 80059a4:	693a      	ldr	r2, [r7, #16]
 80059a6:	fa02 f303 	lsl.w	r3, r2, r3
 80059aa:	697a      	ldr	r2, [r7, #20]
 80059ac:	4313      	orrs	r3, r2
 80059ae:	617b      	str	r3, [r7, #20]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	697a      	ldr	r2, [r7, #20]
 80059b6:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059be:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	f003 0310 	and.w	r3, r3, #16
 80059c6:	2207      	movs	r2, #7
 80059c8:	fa02 f303 	lsl.w	r3, r2, r3
 80059cc:	43db      	mvns	r3, r3
 80059ce:	697a      	ldr	r2, [r7, #20]
 80059d0:	4013      	ands	r3, r2
 80059d2:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80059d4:	68bb      	ldr	r3, [r7, #8]
 80059d6:	68db      	ldr	r3, [r3, #12]
 80059d8:	2b01      	cmp	r3, #1
 80059da:	d102      	bne.n	80059e2 <HAL_DAC_ConfigChannel+0x19e>
  {
    connectOnChip = 0x00000000UL;
 80059dc:	2300      	movs	r3, #0
 80059de:	61fb      	str	r3, [r7, #28]
 80059e0:	e00f      	b.n	8005a02 <HAL_DAC_ConfigChannel+0x1be>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80059e2:	68bb      	ldr	r3, [r7, #8]
 80059e4:	68db      	ldr	r3, [r3, #12]
 80059e6:	2b02      	cmp	r3, #2
 80059e8:	d102      	bne.n	80059f0 <HAL_DAC_ConfigChannel+0x1ac>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80059ea:	2301      	movs	r3, #1
 80059ec:	61fb      	str	r3, [r7, #28]
 80059ee:	e008      	b.n	8005a02 <HAL_DAC_ConfigChannel+0x1be>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	689b      	ldr	r3, [r3, #8]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d102      	bne.n	80059fe <HAL_DAC_ConfigChannel+0x1ba>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80059f8:	2301      	movs	r3, #1
 80059fa:	61fb      	str	r3, [r7, #28]
 80059fc:	e001      	b.n	8005a02 <HAL_DAC_ConfigChannel+0x1be>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 80059fe:	2300      	movs	r3, #0
 8005a00:	61fb      	str	r3, [r7, #28]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8005a02:	68bb      	ldr	r3, [r7, #8]
 8005a04:	681a      	ldr	r2, [r3, #0]
 8005a06:	68bb      	ldr	r3, [r7, #8]
 8005a08:	689b      	ldr	r3, [r3, #8]
 8005a0a:	4313      	orrs	r3, r2
 8005a0c:	69fa      	ldr	r2, [r7, #28]
 8005a0e:	4313      	orrs	r3, r2
 8005a10:	613b      	str	r3, [r7, #16]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	f003 0310 	and.w	r3, r3, #16
 8005a18:	693a      	ldr	r2, [r7, #16]
 8005a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8005a1e:	697a      	ldr	r2, [r7, #20]
 8005a20:	4313      	orrs	r3, r2
 8005a22:	617b      	str	r3, [r7, #20]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	697a      	ldr	r2, [r7, #20]
 8005a2a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	6819      	ldr	r1, [r3, #0]
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	f003 0310 	and.w	r3, r3, #16
 8005a38:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a40:	43da      	mvns	r2, r3
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	400a      	ands	r2, r1
 8005a48:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	617b      	str	r3, [r7, #20]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	f003 0310 	and.w	r3, r3, #16
 8005a58:	f640 72fe 	movw	r2, #4094	; 0xffe
 8005a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a60:	43db      	mvns	r3, r3
 8005a62:	697a      	ldr	r2, [r7, #20]
 8005a64:	4013      	ands	r3, r2
 8005a66:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8005a68:	68bb      	ldr	r3, [r7, #8]
 8005a6a:	685b      	ldr	r3, [r3, #4]
 8005a6c:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	f003 0310 	and.w	r3, r3, #16
 8005a74:	693a      	ldr	r2, [r7, #16]
 8005a76:	fa02 f303 	lsl.w	r3, r2, r3
 8005a7a:	697a      	ldr	r2, [r7, #20]
 8005a7c:	4313      	orrs	r3, r2
 8005a7e:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	697a      	ldr	r2, [r7, #20]
 8005a86:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	6819      	ldr	r1, [r3, #0]
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	f003 0310 	and.w	r3, r3, #16
 8005a94:	22c0      	movs	r2, #192	; 0xc0
 8005a96:	fa02 f303 	lsl.w	r3, r2, r3
 8005a9a:	43da      	mvns	r2, r3
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	400a      	ands	r2, r1
 8005aa2:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	2201      	movs	r2, #1
 8005aa8:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	2200      	movs	r2, #0
 8005aae:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005ab0:	2300      	movs	r3, #0
}
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	3720      	adds	r7, #32
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	bd80      	pop	{r7, pc}
 8005aba:	bf00      	nop
 8005abc:	20008000 	.word	0x20008000

08005ac0 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b084      	sub	sp, #16
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d101      	bne.n	8005ad2 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	e0cf      	b.n	8005c72 <HAL_ETH_Init+0x1b2>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d106      	bne.n	8005aea <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2223      	movs	r2, #35	; 0x23
 8005ae0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8005ae4:	6878      	ldr	r0, [r7, #4]
 8005ae6:	f009 f8db 	bl	800eca0 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005aea:	4b64      	ldr	r3, [pc, #400]	; (8005c7c <HAL_ETH_Init+0x1bc>)
 8005aec:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005af0:	4a62      	ldr	r2, [pc, #392]	; (8005c7c <HAL_ETH_Init+0x1bc>)
 8005af2:	f043 0302 	orr.w	r3, r3, #2
 8005af6:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8005afa:	4b60      	ldr	r3, [pc, #384]	; (8005c7c <HAL_ETH_Init+0x1bc>)
 8005afc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005b00:	f003 0302 	and.w	r3, r3, #2
 8005b04:	60bb      	str	r3, [r7, #8]
 8005b06:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	7a1b      	ldrb	r3, [r3, #8]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d103      	bne.n	8005b18 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8005b10:	2000      	movs	r0, #0
 8005b12:	f7fd ff5f 	bl	80039d4 <HAL_SYSCFG_ETHInterfaceSelect>
 8005b16:	e003      	b.n	8005b20 <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8005b18:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8005b1c:	f7fd ff5a 	bl	80039d4 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 8005b20:	4b57      	ldr	r3, [pc, #348]	; (8005c80 <HAL_ETH_Init+0x1c0>)
 8005b22:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	687a      	ldr	r2, [r7, #4]
 8005b30:	6812      	ldr	r2, [r2, #0]
 8005b32:	f043 0301 	orr.w	r3, r3, #1
 8005b36:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005b3a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005b3c:	f7fd ff0e 	bl	800395c <HAL_GetTick>
 8005b40:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8005b42:	e011      	b.n	8005b68 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8005b44:	f7fd ff0a 	bl	800395c <HAL_GetTick>
 8005b48:	4602      	mov	r2, r0
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	1ad3      	subs	r3, r2, r3
 8005b4e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8005b52:	d909      	bls.n	8005b68 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2204      	movs	r2, #4
 8005b58:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	22e0      	movs	r2, #224	; 0xe0
 8005b60:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8005b64:	2301      	movs	r3, #1
 8005b66:	e084      	b.n	8005c72 <HAL_ETH_Init+0x1b2>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f003 0301 	and.w	r3, r3, #1
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d1e4      	bne.n	8005b44 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 8005b7a:	6878      	ldr	r0, [r7, #4]
 8005b7c:	f000 fcd4 	bl	8006528 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8005b80:	f004 fba4 	bl	800a2cc <HAL_RCC_GetHCLKFreq>
 8005b84:	4603      	mov	r3, r0
 8005b86:	4a3f      	ldr	r2, [pc, #252]	; (8005c84 <HAL_ETH_Init+0x1c4>)
 8005b88:	fba2 2303 	umull	r2, r3, r2, r3
 8005b8c:	0c9a      	lsrs	r2, r3, #18
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	3a01      	subs	r2, #1
 8005b94:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8005b98:	6878      	ldr	r0, [r7, #4]
 8005b9a:	f000 febf 	bl	800691c <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ba6:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8005baa:	f423 13e0 	bic.w	r3, r3, #1835008	; 0x1c0000
 8005bae:	687a      	ldr	r2, [r7, #4]
 8005bb0:	6812      	ldr	r2, [r2, #0]
 8005bb2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005bb6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005bba:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	695b      	ldr	r3, [r3, #20]
 8005bc2:	f003 0303 	and.w	r3, r3, #3
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d009      	beq.n	8005bde <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2201      	movs	r2, #1
 8005bce:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	22e0      	movs	r2, #224	; 0xe0
 8005bd6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    /* Return Error */
    return HAL_ERROR;
 8005bda:	2301      	movs	r3, #1
 8005bdc:	e049      	b.n	8005c72 <HAL_ETH_Init+0x1b2>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005be6:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8005bea:	4b27      	ldr	r3, [pc, #156]	; (8005c88 <HAL_ETH_Init+0x1c8>)
 8005bec:	4013      	ands	r3, r2
 8005bee:	687a      	ldr	r2, [r7, #4]
 8005bf0:	6952      	ldr	r2, [r2, #20]
 8005bf2:	0051      	lsls	r1, r2, #1
 8005bf4:	687a      	ldr	r2, [r7, #4]
 8005bf6:	6812      	ldr	r2, [r2, #0]
 8005bf8:	430b      	orrs	r3, r1
 8005bfa:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005bfe:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8005c02:	6878      	ldr	r0, [r7, #4]
 8005c04:	f000 ff27 	bl	8006a56 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8005c08:	6878      	ldr	r0, [r7, #4]
 8005c0a:	f000 ff6d 	bl	8006ae8 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	685b      	ldr	r3, [r3, #4]
 8005c12:	3305      	adds	r3, #5
 8005c14:	781b      	ldrb	r3, [r3, #0]
 8005c16:	021a      	lsls	r2, r3, #8
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	685b      	ldr	r3, [r3, #4]
 8005c1c:	3304      	adds	r3, #4
 8005c1e:	781b      	ldrb	r3, [r3, #0]
 8005c20:	4619      	mov	r1, r3
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	430a      	orrs	r2, r1
 8005c28:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	685b      	ldr	r3, [r3, #4]
 8005c30:	3303      	adds	r3, #3
 8005c32:	781b      	ldrb	r3, [r3, #0]
 8005c34:	061a      	lsls	r2, r3, #24
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	685b      	ldr	r3, [r3, #4]
 8005c3a:	3302      	adds	r3, #2
 8005c3c:	781b      	ldrb	r3, [r3, #0]
 8005c3e:	041b      	lsls	r3, r3, #16
 8005c40:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	685b      	ldr	r3, [r3, #4]
 8005c46:	3301      	adds	r3, #1
 8005c48:	781b      	ldrb	r3, [r3, #0]
 8005c4a:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8005c4c:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	685b      	ldr	r3, [r3, #4]
 8005c52:	781b      	ldrb	r3, [r3, #0]
 8005c54:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8005c5a:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8005c5c:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2200      	movs	r2, #0
 8005c64:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2210      	movs	r2, #16
 8005c6c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005c70:	2300      	movs	r3, #0
}
 8005c72:	4618      	mov	r0, r3
 8005c74:	3710      	adds	r7, #16
 8005c76:	46bd      	mov	sp, r7
 8005c78:	bd80      	pop	{r7, pc}
 8005c7a:	bf00      	nop
 8005c7c:	58024400 	.word	0x58024400
 8005c80:	58000400 	.word	0x58000400
 8005c84:	431bde83 	.word	0x431bde83
 8005c88:	ffff8001 	.word	0xffff8001

08005c8c <HAL_ETH_Start>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b082      	sub	sp, #8
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
  if (heth->gState == HAL_ETH_STATE_READY)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005c9a:	2b10      	cmp	r3, #16
 8005c9c:	d153      	bne.n	8005d46 <HAL_ETH_Start+0xba>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	2223      	movs	r2, #35	; 0x23
 8005ca2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Set nombre of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2204      	movs	r2, #4
 8005caa:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 8005cac:	6878      	ldr	r0, [r7, #4]
 8005cae:	f000 f936 	bl	8005f1e <ETH_UpdateDescriptor>

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	681a      	ldr	r2, [r3, #0]
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f042 0202 	orr.w	r2, r2, #2
 8005cc0:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	681a      	ldr	r2, [r3, #0]
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f042 0201 	orr.w	r2, r2, #1
 8005cd0:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	; 0xd00
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f042 0201 	orr.w	r2, r2, #1
 8005ce2:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005cee:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8005cf2:	687a      	ldr	r2, [r7, #4]
 8005cf4:	6812      	ldr	r2, [r2, #0]
 8005cf6:	f043 0301 	orr.w	r3, r3, #1
 8005cfa:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005cfe:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005d0a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005d0e:	687a      	ldr	r2, [r7, #4]
 8005d10:	6812      	ldr	r2, [r2, #0]
 8005d12:	f043 0301 	orr.w	r3, r3, #1
 8005d16:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005d1a:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108

    /* Clear Tx and Rx process stopped flags */
    heth->Instance->DMACSR |= (ETH_DMACSR_TPS | ETH_DMACSR_RPS);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005d26:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8005d2a:	687a      	ldr	r2, [r7, #4]
 8005d2c:	6812      	ldr	r2, [r2, #0]
 8005d2e:	f443 7381 	orr.w	r3, r3, #258	; 0x102
 8005d32:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005d36:	f8c2 3160 	str.w	r3, [r2, #352]	; 0x160

    heth->gState = HAL_ETH_STATE_STARTED;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2223      	movs	r2, #35	; 0x23
 8005d3e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8005d42:	2300      	movs	r3, #0
 8005d44:	e000      	b.n	8005d48 <HAL_ETH_Start+0xbc>
  }
  else
  {
    return HAL_ERROR;
 8005d46:	2301      	movs	r3, #1
  }
}
 8005d48:	4618      	mov	r0, r3
 8005d4a:	3708      	adds	r7, #8
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	bd80      	pop	{r7, pc}

08005d50 <HAL_ETH_Stop>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{
 8005d50:	b480      	push	{r7}
 8005d52:	b083      	sub	sp, #12
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
  if (heth->gState == HAL_ETH_STATE_STARTED)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005d5e:	2b23      	cmp	r3, #35	; 0x23
 8005d60:	d13f      	bne.n	8005de2 <HAL_ETH_Stop+0x92>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2223      	movs	r2, #35	; 0x23
 8005d66:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005d72:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8005d76:	687a      	ldr	r2, [r7, #4]
 8005d78:	6812      	ldr	r2, [r2, #0]
 8005d7a:	f023 0301 	bic.w	r3, r3, #1
 8005d7e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005d82:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005d8e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005d92:	687a      	ldr	r2, [r7, #4]
 8005d94:	6812      	ldr	r2, [r2, #0]
 8005d96:	f023 0301 	bic.w	r3, r3, #1
 8005d9a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005d9e:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	681a      	ldr	r2, [r3, #0]
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f022 0201 	bic.w	r2, r2, #1
 8005db0:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	; 0xd00
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f042 0201 	orr.w	r2, r2, #1
 8005dc2:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	681a      	ldr	r2, [r3, #0]
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f022 0202 	bic.w	r2, r2, #2
 8005dd4:	601a      	str	r2, [r3, #0]

    heth->gState = HAL_ETH_STATE_READY;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2210      	movs	r2, #16
 8005dda:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Return function status */
    return HAL_OK;
 8005dde:	2300      	movs	r3, #0
 8005de0:	e000      	b.n	8005de4 <HAL_ETH_Stop+0x94>
  }
  else
  {
    return HAL_ERROR;
 8005de2:	2301      	movs	r3, #1
  }
}
 8005de4:	4618      	mov	r0, r3
 8005de6:	370c      	adds	r7, #12
 8005de8:	46bd      	mov	sp, r7
 8005dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dee:	4770      	bx	lr

08005df0 <HAL_ETH_Transmit>:
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @param  Timeout: timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t Timeout)
{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	b086      	sub	sp, #24
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	60f8      	str	r0, [r7, #12]
 8005df8:	60b9      	str	r1, [r7, #8]
 8005dfa:	607a      	str	r2, [r7, #4]
  uint32_t tickstart;
  ETH_DMADescTypeDef *dmatxdesc;

  if (pTxConfig == NULL)
 8005dfc:	68bb      	ldr	r3, [r7, #8]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d109      	bne.n	8005e16 <HAL_ETH_Transmit+0x26>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e08:	f043 0201 	orr.w	r2, r3, #1
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    return HAL_ERROR;
 8005e12:	2301      	movs	r3, #1
 8005e14:	e07f      	b.n	8005f16 <HAL_ETH_Transmit+0x126>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005e1c:	2b23      	cmp	r3, #35	; 0x23
 8005e1e:	d179      	bne.n	8005f14 <HAL_ETH_Transmit+0x124>
  {
    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 0) != HAL_ETH_ERROR_NONE)
 8005e20:	2200      	movs	r2, #0
 8005e22:	68b9      	ldr	r1, [r7, #8]
 8005e24:	68f8      	ldr	r0, [r7, #12]
 8005e26:	f000 febd 	bl	8006ba4 <ETH_Prepare_Tx_Descriptors>
 8005e2a:	4603      	mov	r3, r0
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d009      	beq.n	8005e44 <HAL_ETH_Transmit+0x54>
    {
      /* Set the ETH error code */
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e36:	f043 0202 	orr.w	r2, r3, #2
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      return HAL_ERROR;
 8005e40:	2301      	movs	r3, #1
 8005e42:	e068      	b.n	8005f16 <HAL_ETH_Transmit+0x126>
  __ASM volatile ("dsb 0xF":::"memory");
 8005e44:	f3bf 8f4f 	dsb	sy
}
 8005e48:	bf00      	nop
    }

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    dmatxdesc = (ETH_DMADescTypeDef *)(&heth->TxDescList)->TxDesc[heth->TxDescList.CurTxDesc];
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	3206      	adds	r2, #6
 8005e52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e56:	617b      	str	r3, [r7, #20]

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e5c:	1c5a      	adds	r2, r3, #1
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	629a      	str	r2, [r3, #40]	; 0x28
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e66:	2b03      	cmp	r3, #3
 8005e68:	d904      	bls.n	8005e74 <HAL_ETH_Transmit+0x84>
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e6e:	1f1a      	subs	r2, r3, #4
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	629a      	str	r2, [r3, #40]	; 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681a      	ldr	r2, [r3, #0]
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	3106      	adds	r1, #6
 8005e80:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8005e84:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005e88:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120

    tickstart = HAL_GetTick();
 8005e8c:	f7fd fd66 	bl	800395c <HAL_GetTick>
 8005e90:	6138      	str	r0, [r7, #16]

    /* Wait for data to be transmitted or timeout occurred */
    while ((dmatxdesc->DESC3 & ETH_DMATXNDESCWBF_OWN) != (uint32_t)RESET)
 8005e92:	e039      	b.n	8005f08 <HAL_ETH_Transmit+0x118>
    {
      if ((heth->Instance->DMACSR & ETH_DMACSR_FBE) != (uint32_t)RESET)
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005e9c:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8005ea0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d012      	beq.n	8005ece <HAL_ETH_Transmit+0xde>
      {
        heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005eae:	f043 0208 	orr.w	r2, r3, #8
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        heth->DMAErrorCode = heth->Instance->DMACSR;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ec0:	f8d3 2160 	ldr.w	r2, [r3, #352]	; 0x160
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        /* Return function status */
        return HAL_ERROR;
 8005eca:	2301      	movs	r3, #1
 8005ecc:	e023      	b.n	8005f16 <HAL_ETH_Transmit+0x126>
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ed4:	d018      	beq.n	8005f08 <HAL_ETH_Transmit+0x118>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005ed6:	f7fd fd41 	bl	800395c <HAL_GetTick>
 8005eda:	4602      	mov	r2, r0
 8005edc:	693b      	ldr	r3, [r7, #16]
 8005ede:	1ad3      	subs	r3, r2, r3
 8005ee0:	687a      	ldr	r2, [r7, #4]
 8005ee2:	429a      	cmp	r2, r3
 8005ee4:	d302      	bcc.n	8005eec <HAL_ETH_Transmit+0xfc>
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d10d      	bne.n	8005f08 <HAL_ETH_Transmit+0x118>
        {
          heth->ErrorCode |= HAL_ETH_ERROR_TIMEOUT;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ef2:	f043 0204 	orr.w	r2, r3, #4
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          /* Clear TX descriptor so that we can proceed */
          dmatxdesc->DESC3 = (ETH_DMATXNDESCWBF_FD | ETH_DMATXNDESCWBF_LD);
 8005efc:	697b      	ldr	r3, [r7, #20]
 8005efe:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
 8005f02:	60da      	str	r2, [r3, #12]
          return HAL_ERROR;
 8005f04:	2301      	movs	r3, #1
 8005f06:	e006      	b.n	8005f16 <HAL_ETH_Transmit+0x126>
    while ((dmatxdesc->DESC3 & ETH_DMATXNDESCWBF_OWN) != (uint32_t)RESET)
 8005f08:	697b      	ldr	r3, [r7, #20]
 8005f0a:	68db      	ldr	r3, [r3, #12]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	dbc1      	blt.n	8005e94 <HAL_ETH_Transmit+0xa4>
        }
      }
    }

    /* Return function status */
    return HAL_OK;
 8005f10:	2300      	movs	r3, #0
 8005f12:	e000      	b.n	8005f16 <HAL_ETH_Transmit+0x126>
  }
  else
  {
    return HAL_ERROR;
 8005f14:	2301      	movs	r3, #1
  }
}
 8005f16:	4618      	mov	r0, r3
 8005f18:	3718      	adds	r7, #24
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	bd80      	pop	{r7, pc}

08005f1e <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8005f1e:	b580      	push	{r7, lr}
 8005f20:	b088      	sub	sp, #32
 8005f22:	af00      	add	r7, sp, #0
 8005f24:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 8005f26:	2300      	movs	r3, #0
 8005f28:	60fb      	str	r3, [r7, #12]
  uint8_t allocStatus = 1U;
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f32:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	69fa      	ldr	r2, [r7, #28]
 8005f38:	3212      	adds	r2, #18
 8005f3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f3e:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005f44:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 8005f46:	e03b      	b.n	8005fc0 <ETH_UpdateDescriptor+0xa2>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 8005f48:	697b      	ldr	r3, [r7, #20]
 8005f4a:	691b      	ldr	r3, [r3, #16]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d112      	bne.n	8005f76 <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 8005f50:	f107 030c 	add.w	r3, r7, #12
 8005f54:	4618      	mov	r0, r3
 8005f56:	f009 f84b 	bl	800eff0 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d102      	bne.n	8005f66 <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 8005f60:	2300      	movs	r3, #0
 8005f62:	74fb      	strb	r3, [r7, #19]
 8005f64:	e007      	b.n	8005f76 <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	461a      	mov	r2, r3
 8005f6a:	697b      	ldr	r3, [r7, #20]
 8005f6c:	611a      	str	r2, [r3, #16]
        WRITE_REG(dmarxdesc->DESC0, (uint32_t)buff);
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	461a      	mov	r2, r3
 8005f72:	697b      	ldr	r3, [r7, #20]
 8005f74:	601a      	str	r2, [r3, #0]
      }
    }

    if (allocStatus != 0U)
 8005f76:	7cfb      	ldrb	r3, [r7, #19]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d021      	beq.n	8005fc0 <ETH_UpdateDescriptor+0xa2>
  __ASM volatile ("dmb 0xF":::"memory");
 8005f7c:	f3bf 8f5f 	dmb	sy
}
 8005f80:	bf00      	nop
    {
      /* Ensure rest of descriptor is written to RAM before the OWN bit */
      __DMB();

      if (heth->RxDescList.ItMode != 0U)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d004      	beq.n	8005f94 <ETH_UpdateDescriptor+0x76>
      {
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V | ETH_DMARXNDESCRF_IOC);
 8005f8a:	697b      	ldr	r3, [r7, #20]
 8005f8c:	f04f 4241 	mov.w	r2, #3238002688	; 0xc1000000
 8005f90:	60da      	str	r2, [r3, #12]
 8005f92:	e003      	b.n	8005f9c <ETH_UpdateDescriptor+0x7e>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V);
 8005f94:	697b      	ldr	r3, [r7, #20]
 8005f96:	f04f 4201 	mov.w	r2, #2164260864	; 0x81000000
 8005f9a:	60da      	str	r2, [r3, #12]
      }

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8005f9c:	69fb      	ldr	r3, [r7, #28]
 8005f9e:	3301      	adds	r3, #1
 8005fa0:	61fb      	str	r3, [r7, #28]
 8005fa2:	69fb      	ldr	r3, [r7, #28]
 8005fa4:	2b03      	cmp	r3, #3
 8005fa6:	d902      	bls.n	8005fae <ETH_UpdateDescriptor+0x90>
 8005fa8:	69fb      	ldr	r3, [r7, #28]
 8005faa:	3b04      	subs	r3, #4
 8005fac:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	69fa      	ldr	r2, [r7, #28]
 8005fb2:	3212      	adds	r2, #18
 8005fb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005fb8:	617b      	str	r3, [r7, #20]
      desccount--;
 8005fba:	69bb      	ldr	r3, [r7, #24]
 8005fbc:	3b01      	subs	r3, #1
 8005fbe:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 8005fc0:	69bb      	ldr	r3, [r7, #24]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d002      	beq.n	8005fcc <ETH_UpdateDescriptor+0xae>
 8005fc6:	7cfb      	ldrb	r3, [r7, #19]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d1bd      	bne.n	8005f48 <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005fd0:	69ba      	ldr	r2, [r7, #24]
 8005fd2:	429a      	cmp	r2, r3
 8005fd4:	d00d      	beq.n	8005ff2 <ETH_UpdateDescriptor+0xd4>
  {
    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMACRDTPR, 0);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005fde:	461a      	mov	r2, r3
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	f8c2 3128 	str.w	r3, [r2, #296]	; 0x128

    heth->RxDescList.RxBuildDescIdx = descidx;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	69fa      	ldr	r2, [r7, #28]
 8005fea:	669a      	str	r2, [r3, #104]	; 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	69ba      	ldr	r2, [r7, #24]
 8005ff0:	66da      	str	r2, [r3, #108]	; 0x6c
  }
}
 8005ff2:	bf00      	nop
 8005ff4:	3720      	adds	r7, #32
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	bd80      	pop	{r7, pc}

08005ffa <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8005ffa:	b580      	push	{r7, lr}
 8005ffc:	b086      	sub	sp, #24
 8005ffe:	af00      	add	r7, sp, #0
 8006000:	60f8      	str	r0, [r7, #12]
 8006002:	60b9      	str	r1, [r7, #8]
 8006004:	607a      	str	r2, [r7, #4]
 8006006:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t tmpreg;

  /* Check for the Busy flag */
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006010:	f003 0301 	and.w	r3, r3, #1
 8006014:	2b00      	cmp	r3, #0
 8006016:	d001      	beq.n	800601c <HAL_ETH_ReadPHYRegister+0x22>
  {
    return HAL_ERROR;
 8006018:	2301      	movs	r3, #1
 800601a:	e03e      	b.n	800609a <HAL_ETH_ReadPHYRegister+0xa0>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006024:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the read mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 8006026:	697b      	ldr	r3, [r7, #20]
 8006028:	f023 7278 	bic.w	r2, r3, #65011712	; 0x3e00000
 800602c:	68bb      	ldr	r3, [r7, #8]
 800602e:	055b      	lsls	r3, r3, #21
 8006030:	4313      	orrs	r3, r2
 8006032:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8006034:	697b      	ldr	r3, [r7, #20]
 8006036:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	041b      	lsls	r3, r3, #16
 800603e:	4313      	orrs	r3, r2
 8006040:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_RD);
 8006042:	697b      	ldr	r3, [r7, #20]
 8006044:	f043 030c 	orr.w	r3, r3, #12
 8006048:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 800604a:	697b      	ldr	r3, [r7, #20]
 800604c:	f043 0301 	orr.w	r3, r3, #1
 8006050:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MDII Address register */
  WRITE_REG(heth->Instance->MACMDIOAR, tmpreg);
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	697a      	ldr	r2, [r7, #20]
 8006058:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

  tickstart = HAL_GetTick();
 800605c:	f7fd fc7e 	bl	800395c <HAL_GetTick>
 8006060:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8006062:	e009      	b.n	8006078 <HAL_ETH_ReadPHYRegister+0x7e>
  {
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 8006064:	f7fd fc7a 	bl	800395c <HAL_GetTick>
 8006068:	4602      	mov	r2, r0
 800606a:	693b      	ldr	r3, [r7, #16]
 800606c:	1ad3      	subs	r3, r2, r3
 800606e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006072:	d901      	bls.n	8006078 <HAL_ETH_ReadPHYRegister+0x7e>
    {
      return HAL_ERROR;
 8006074:	2301      	movs	r3, #1
 8006076:	e010      	b.n	800609a <HAL_ETH_ReadPHYRegister+0xa0>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006080:	f003 0301 	and.w	r3, r3, #1
 8006084:	2b00      	cmp	r3, #0
 8006086:	d1ed      	bne.n	8006064 <HAL_ETH_ReadPHYRegister+0x6a>
    }
  }

  /* Get MACMIIDR value */
  WRITE_REG(*pRegValue, (uint16_t)heth->Instance->MACMDIODR);
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8006090:	b29b      	uxth	r3, r3
 8006092:	461a      	mov	r2, r3
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8006098:	2300      	movs	r3, #0
}
 800609a:	4618      	mov	r0, r3
 800609c:	3718      	adds	r7, #24
 800609e:	46bd      	mov	sp, r7
 80060a0:	bd80      	pop	{r7, pc}
	...

080060a4 <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b086      	sub	sp, #24
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	60f8      	str	r0, [r7, #12]
 80060ac:	60b9      	str	r1, [r7, #8]
 80060ae:	607a      	str	r2, [r7, #4]
 80060b0:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t tmpreg;

  /* Check for the Busy flag */
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80060ba:	f003 0301 	and.w	r3, r3, #1
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d001      	beq.n	80060c6 <HAL_ETH_WritePHYRegister+0x22>
  {
    return HAL_ERROR;
 80060c2:	2301      	movs	r3, #1
 80060c4:	e03c      	b.n	8006140 <HAL_ETH_WritePHYRegister+0x9c>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80060ce:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the write mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 80060d0:	697b      	ldr	r3, [r7, #20]
 80060d2:	f023 7278 	bic.w	r2, r3, #65011712	; 0x3e00000
 80060d6:	68bb      	ldr	r3, [r7, #8]
 80060d8:	055b      	lsls	r3, r3, #21
 80060da:	4313      	orrs	r3, r2
 80060dc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 80060de:	697b      	ldr	r3, [r7, #20]
 80060e0:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	041b      	lsls	r3, r3, #16
 80060e8:	4313      	orrs	r3, r2
 80060ea:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_WR);
 80060ec:	697b      	ldr	r3, [r7, #20]
 80060ee:	f023 030c 	bic.w	r3, r3, #12
 80060f2:	f043 0304 	orr.w	r3, r3, #4
 80060f6:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 80060f8:	697b      	ldr	r3, [r7, #20]
 80060fa:	f043 0301 	orr.w	r3, r3, #1
 80060fe:	617b      	str	r3, [r7, #20]


  /* Give the value to the MII data register */
  WRITE_REG(ETH->MACMDIODR, (uint16_t)RegValue);
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	b29a      	uxth	r2, r3
 8006104:	4b10      	ldr	r3, [pc, #64]	; (8006148 <HAL_ETH_WritePHYRegister+0xa4>)
 8006106:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Write the result value into the MII Address register */
  WRITE_REG(ETH->MACMDIOAR, tmpreg);
 800610a:	4a0f      	ldr	r2, [pc, #60]	; (8006148 <HAL_ETH_WritePHYRegister+0xa4>)
 800610c:	697b      	ldr	r3, [r7, #20]
 800610e:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

  tickstart = HAL_GetTick();
 8006112:	f7fd fc23 	bl	800395c <HAL_GetTick>
 8006116:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8006118:	e009      	b.n	800612e <HAL_ETH_WritePHYRegister+0x8a>
  {
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 800611a:	f7fd fc1f 	bl	800395c <HAL_GetTick>
 800611e:	4602      	mov	r2, r0
 8006120:	693b      	ldr	r3, [r7, #16]
 8006122:	1ad3      	subs	r3, r2, r3
 8006124:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006128:	d901      	bls.n	800612e <HAL_ETH_WritePHYRegister+0x8a>
    {
      return HAL_ERROR;
 800612a:	2301      	movs	r3, #1
 800612c:	e008      	b.n	8006140 <HAL_ETH_WritePHYRegister+0x9c>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006136:	f003 0301 	and.w	r3, r3, #1
 800613a:	2b00      	cmp	r3, #0
 800613c:	d1ed      	bne.n	800611a <HAL_ETH_WritePHYRegister+0x76>
    }
  }

  return HAL_OK;
 800613e:	2300      	movs	r3, #0
}
 8006140:	4618      	mov	r0, r3
 8006142:	3718      	adds	r7, #24
 8006144:	46bd      	mov	sp, r7
 8006146:	bd80      	pop	{r7, pc}
 8006148:	40028000 	.word	0x40028000

0800614c <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 800614c:	b480      	push	{r7}
 800614e:	b083      	sub	sp, #12
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
 8006154:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8006156:	683b      	ldr	r3, [r7, #0]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d101      	bne.n	8006160 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 800615c:	2301      	movs	r3, #1
 800615e:	e1c3      	b.n	80064e8 <HAL_ETH_GetMACConfig+0x39c>
  }

  /* Get MAC parameters */
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f003 020c 	and.w	r2, r3, #12
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	62da      	str	r2, [r3, #44]	; 0x2c
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f003 0310 	and.w	r3, r3, #16
 8006178:	2b00      	cmp	r3, #0
 800617a:	bf14      	ite	ne
 800617c:	2301      	movne	r3, #1
 800617e:	2300      	moveq	r3, #0
 8006180:	b2db      	uxtb	r3, r3
 8006182:	461a      	mov	r2, r3
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f003 0260 	and.w	r2, r3, #96	; 0x60
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	625a      	str	r2, [r3, #36]	; 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DR) >> 8) == 0U) ? ENABLE : DISABLE;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	bf0c      	ite	eq
 80061a6:	2301      	moveq	r3, #1
 80061a8:	2300      	movne	r3, #0
 80061aa:	b2db      	uxtb	r3, r3
 80061ac:	461a      	mov	r2, r3
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f403 7300 	and.w	r3, r3, #512	; 0x200
                                        ? ENABLE : DISABLE;
 80061be:	2b00      	cmp	r3, #0
 80061c0:	bf14      	ite	ne
 80061c2:	2301      	movne	r3, #1
 80061c4:	2300      	moveq	r3, #0
 80061c6:	b2db      	uxtb	r3, r3
 80061c8:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DO) >> 10) == 0U) ? ENABLE : DISABLE;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80061d8:	2b00      	cmp	r3, #0
 80061da:	bf0c      	ite	eq
 80061dc:	2301      	moveq	r3, #1
 80061de:	2300      	movne	r3, #0
 80061e0:	b2db      	uxtb	r3, r3
 80061e2:	461a      	mov	r2, r3
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	779a      	strb	r2, [r3, #30]
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	681b      	ldr	r3, [r3, #0]
                                                   ETH_MACCR_ECRSFD) >> 11) > 0U) ? ENABLE : DISABLE;
 80061ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	bf14      	ite	ne
 80061f6:	2301      	movne	r3, #1
 80061f8:	2300      	moveq	r3, #0
 80061fa:	b2db      	uxtb	r3, r3
 80061fc:	461a      	mov	r2, r3
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	775a      	strb	r2, [r3, #29]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800620c:	2b00      	cmp	r3, #0
 800620e:	bf14      	ite	ne
 8006210:	2301      	movne	r3, #1
 8006212:	2300      	moveq	r3, #0
 8006214:	b2db      	uxtb	r3, r3
 8006216:	461a      	mov	r2, r3
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006226:	683b      	ldr	r3, [r7, #0]
 8006228:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	615a      	str	r2, [r3, #20]
  macconf->JumboPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JE) >> 16) > 0U) ? ENABLE : DISABLE;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006242:	2b00      	cmp	r3, #0
 8006244:	bf14      	ite	ne
 8006246:	2301      	movne	r3, #1
 8006248:	2300      	moveq	r3, #0
 800624a:	b2db      	uxtb	r3, r3
 800624c:	461a      	mov	r2, r3
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	749a      	strb	r2, [r3, #18]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 17) == 0U) ? ENABLE : DISABLE;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800625c:	2b00      	cmp	r3, #0
 800625e:	bf0c      	ite	eq
 8006260:	2301      	moveq	r3, #1
 8006262:	2300      	movne	r3, #0
 8006264:	b2db      	uxtb	r3, r3
 8006266:	461a      	mov	r2, r3
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 19) == 0U) ? ENABLE : DISABLE;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006276:	2b00      	cmp	r3, #0
 8006278:	bf0c      	ite	eq
 800627a:	2301      	moveq	r3, #1
 800627c:	2300      	movne	r3, #0
 800627e:	b2db      	uxtb	r3, r3
 8006280:	461a      	mov	r2, r3
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ACS) >> 20) > 0U) ? ENABLE : DISABLE;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006290:	2b00      	cmp	r3, #0
 8006292:	bf14      	ite	ne
 8006294:	2301      	movne	r3, #1
 8006296:	2300      	moveq	r3, #0
 8006298:	b2db      	uxtb	r3, r3
 800629a:	461a      	mov	r2, r3
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	73da      	strb	r2, [r3, #15]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CST) >> 21) > 0U) ? ENABLE : DISABLE;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	bf14      	ite	ne
 80062ae:	2301      	movne	r3, #1
 80062b0:	2300      	moveq	r3, #0
 80062b2:	b2db      	uxtb	r3, r3
 80062b4:	461a      	mov	r2, r3
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	739a      	strb	r2, [r3, #14]
  macconf->Support2KPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_S2KP) >> 22) > 0U) ? ENABLE : DISABLE;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	bf14      	ite	ne
 80062c8:	2301      	movne	r3, #1
 80062ca:	2300      	moveq	r3, #0
 80062cc:	b2db      	uxtb	r3, r3
 80062ce:	461a      	mov	r2, r3
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	735a      	strb	r2, [r3, #13]
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	681b      	ldr	r3, [r3, #0]
                                                    ETH_MACCR_GPSLCE) >> 23) > 0U) ? ENABLE : DISABLE;
 80062da:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80062de:	2b00      	cmp	r3, #0
 80062e0:	bf14      	ite	ne
 80062e2:	2301      	movne	r3, #1
 80062e4:	2300      	moveq	r3, #0
 80062e6:	b2db      	uxtb	r3, r3
 80062e8:	461a      	mov	r2, r3
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	731a      	strb	r2, [r3, #12]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f003 62e0 	and.w	r2, r3, #117440512	; 0x7000000
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006306:	2b00      	cmp	r3, #0
 8006308:	bf14      	ite	ne
 800630a:	2301      	movne	r3, #1
 800630c:	2300      	moveq	r3, #0
 800630e:	b2db      	uxtb	r3, r3
 8006310:	461a      	mov	r2, r3
 8006312:	683b      	ldr	r3, [r7, #0]
 8006314:	711a      	strb	r2, [r3, #4]
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	601a      	str	r2, [r3, #0]

  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	685b      	ldr	r3, [r3, #4]
 800632a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	635a      	str	r2, [r3, #52]	; 0x34
  macconf->CRCCheckingRxPackets = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_DCRCC) >> 16) == 0U) ? ENABLE : DISABLE;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	685b      	ldr	r3, [r3, #4]
 8006338:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800633c:	2b00      	cmp	r3, #0
 800633e:	bf0c      	ite	eq
 8006340:	2301      	moveq	r3, #1
 8006342:	2300      	movne	r3, #0
 8006344:	b2db      	uxtb	r3, r3
 8006346:	461a      	mov	r2, r3
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  macconf->SlowProtocolDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_SPEN) >> 17) > 0U) ? ENABLE : DISABLE;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	685b      	ldr	r3, [r3, #4]
 8006354:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006358:	2b00      	cmp	r3, #0
 800635a:	bf14      	ite	ne
 800635c:	2301      	movne	r3, #1
 800635e:	2300      	moveq	r3, #0
 8006360:	b2db      	uxtb	r3, r3
 8006362:	461a      	mov	r2, r3
 8006364:	683b      	ldr	r3, [r7, #0]
 8006366:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	685b      	ldr	r3, [r3, #4]
                                                        ETH_MACECR_USP) >> 18) > 0U) ? ENABLE : DISABLE;
 8006370:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006374:	2b00      	cmp	r3, #0
 8006376:	bf14      	ite	ne
 8006378:	2301      	movne	r3, #1
 800637a:	2300      	moveq	r3, #0
 800637c:	b2db      	uxtb	r3, r3
 800637e:	461a      	mov	r2, r3
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	685b      	ldr	r3, [r3, #4]
 800638c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
                                    ? ENABLE : DISABLE;
 8006390:	2b00      	cmp	r3, #0
 8006392:	bf14      	ite	ne
 8006394:	2301      	movne	r3, #1
 8006396:	2300      	moveq	r3, #0
 8006398:	b2db      	uxtb	r3, r3
 800639a:	461a      	mov	r2, r3
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	685b      	ldr	r3, [r3, #4]
 80063a8:	0e5b      	lsrs	r3, r3, #25
 80063aa:	f003 021f 	and.w	r2, r3, #31
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	63da      	str	r2, [r3, #60]	; 0x3c


  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	68db      	ldr	r3, [r3, #12]
 80063b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063bc:	2b00      	cmp	r3, #0
 80063be:	bf14      	ite	ne
 80063c0:	2301      	movne	r3, #1
 80063c2:	2300      	moveq	r3, #0
 80063c4:	b2db      	uxtb	r3, r3
 80063c6:	461a      	mov	r2, r3
 80063c8:	683b      	ldr	r3, [r7, #0]
 80063ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	68db      	ldr	r3, [r3, #12]
 80063d4:	f003 020f 	and.w	r2, r3, #15
 80063d8:	683b      	ldr	r3, [r7, #0]
 80063da:	645a      	str	r2, [r3, #68]	; 0x44

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063e2:	f003 0302 	and.w	r3, r3, #2
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	bf14      	ite	ne
 80063ea:	2301      	movne	r3, #1
 80063ec:	2300      	moveq	r3, #0
 80063ee:	b2db      	uxtb	r3, r3
 80063f0:	461a      	mov	r2, r3
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_DZPQ) >> 7) == 0U) ? ENABLE : DISABLE;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006402:	2b00      	cmp	r3, #0
 8006404:	bf0c      	ite	eq
 8006406:	2301      	moveq	r3, #1
 8006408:	2300      	movne	r3, #0
 800640a:	b2db      	uxtb	r3, r3
 800640c:	461a      	mov	r2, r3
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800641a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	651a      	str	r2, [r3, #80]	; 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006428:	0c1b      	lsrs	r3, r3, #16
 800642a:	b29a      	uxth	r2, r3
 800642c:	683b      	ldr	r3, [r7, #0]
 800642e:	649a      	str	r2, [r3, #72]	; 0x48


  macconf->ReceiveFlowControl = (READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_RFE) > 0U) ? ENABLE : DISABLE;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006438:	f003 0301 	and.w	r3, r3, #1
 800643c:	2b00      	cmp	r3, #0
 800643e:	bf14      	ite	ne
 8006440:	2301      	movne	r3, #1
 8006442:	2300      	moveq	r3, #0
 8006444:	b2db      	uxtb	r3, r3
 8006446:	461a      	mov	r2, r3
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006456:	f003 0302 	and.w	r3, r3, #2
                                      ? ENABLE : DISABLE;
 800645a:	2b00      	cmp	r3, #0
 800645c:	bf14      	ite	ne
 800645e:	2301      	movne	r3, #1
 8006460:	2300      	moveq	r3, #0
 8006462:	b2db      	uxtb	r3, r3
 8006464:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 8006466:	683b      	ldr	r3, [r7, #0]
 8006468:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55

  macconf->TransmitQueueMode = READ_BIT(heth->Instance->MTLTQOMR, (ETH_MTLTQOMR_TTC | ETH_MTLTQOMR_TSF));
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 8006474:	f003 0272 	and.w	r2, r3, #114	; 0x72
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	659a      	str	r2, [r3, #88]	; 0x58

  macconf->ReceiveQueueMode = READ_BIT(heth->Instance->MTLRQOMR, (ETH_MTLRQOMR_RTC | ETH_MTLRQOMR_RSF));
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8006484:	f003 0223 	and.w	r2, r3, #35	; 0x23
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	65da      	str	r2, [r3, #92]	; 0x5c
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
                                                      ETH_MTLRQOMR_FUP) >> 3) > 0U) ? ENABLE : DISABLE;
 8006494:	f003 0308 	and.w	r3, r3, #8
 8006498:	2b00      	cmp	r3, #0
 800649a:	bf14      	ite	ne
 800649c:	2301      	movne	r3, #1
 800649e:	2300      	moveq	r3, #0
 80064a0:	b2db      	uxtb	r3, r3
 80064a2:	461a      	mov	r2, r3
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
  macconf->ForwardRxErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FEP) >> 4) > 0U) ? ENABLE : DISABLE;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 80064b2:	f003 0310 	and.w	r3, r3, #16
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	bf14      	ite	ne
 80064ba:	2301      	movne	r3, #1
 80064bc:	2300      	moveq	r3, #0
 80064be:	b2db      	uxtb	r3, r3
 80064c0:	461a      	mov	r2, r3
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
                                                     ETH_MTLRQOMR_DISTCPEF) >> 6) == 0U) ? ENABLE : DISABLE;
 80064d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	bf0c      	ite	eq
 80064d8:	2301      	moveq	r3, #1
 80064da:	2300      	movne	r3, #0
 80064dc:	b2db      	uxtb	r3, r3
 80064de:	461a      	mov	r2, r3
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

  return HAL_OK;
 80064e6:	2300      	movs	r3, #0
}
 80064e8:	4618      	mov	r0, r3
 80064ea:	370c      	adds	r7, #12
 80064ec:	46bd      	mov	sp, r7
 80064ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f2:	4770      	bx	lr

080064f4 <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80064f4:	b580      	push	{r7, lr}
 80064f6:	b082      	sub	sp, #8
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
 80064fc:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d101      	bne.n	8006508 <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 8006504:	2301      	movs	r3, #1
 8006506:	e00b      	b.n	8006520 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800650e:	2b10      	cmp	r3, #16
 8006510:	d105      	bne.n	800651e <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 8006512:	6839      	ldr	r1, [r7, #0]
 8006514:	6878      	ldr	r0, [r7, #4]
 8006516:	f000 f85f 	bl	80065d8 <ETH_SetMACConfig>

    return HAL_OK;
 800651a:	2300      	movs	r3, #0
 800651c:	e000      	b.n	8006520 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 800651e:	2301      	movs	r3, #1
  }
}
 8006520:	4618      	mov	r0, r3
 8006522:	3708      	adds	r7, #8
 8006524:	46bd      	mov	sp, r7
 8006526:	bd80      	pop	{r7, pc}

08006528 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b084      	sub	sp, #16
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006538:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006540:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8006542:	f003 fec3 	bl	800a2cc <HAL_RCC_GetHCLKFreq>
 8006546:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	4a1e      	ldr	r2, [pc, #120]	; (80065c4 <HAL_ETH_SetMDIOClockRange+0x9c>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d908      	bls.n	8006562 <HAL_ETH_SetMDIOClockRange+0x3a>
 8006550:	68bb      	ldr	r3, [r7, #8]
 8006552:	4a1d      	ldr	r2, [pc, #116]	; (80065c8 <HAL_ETH_SetMDIOClockRange+0xa0>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d804      	bhi.n	8006562 <HAL_ETH_SetMDIOClockRange+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800655e:	60fb      	str	r3, [r7, #12]
 8006560:	e027      	b.n	80065b2 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 8006562:	68bb      	ldr	r3, [r7, #8]
 8006564:	4a18      	ldr	r2, [pc, #96]	; (80065c8 <HAL_ETH_SetMDIOClockRange+0xa0>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d908      	bls.n	800657c <HAL_ETH_SetMDIOClockRange+0x54>
 800656a:	68bb      	ldr	r3, [r7, #8]
 800656c:	4a17      	ldr	r2, [pc, #92]	; (80065cc <HAL_ETH_SetMDIOClockRange+0xa4>)
 800656e:	4293      	cmp	r3, r2
 8006570:	d204      	bcs.n	800657c <HAL_ETH_SetMDIOClockRange+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8006578:	60fb      	str	r3, [r7, #12]
 800657a:	e01a      	b.n	80065b2 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 800657c:	68bb      	ldr	r3, [r7, #8]
 800657e:	4a13      	ldr	r2, [pc, #76]	; (80065cc <HAL_ETH_SetMDIOClockRange+0xa4>)
 8006580:	4293      	cmp	r3, r2
 8006582:	d303      	bcc.n	800658c <HAL_ETH_SetMDIOClockRange+0x64>
 8006584:	68bb      	ldr	r3, [r7, #8]
 8006586:	4a12      	ldr	r2, [pc, #72]	; (80065d0 <HAL_ETH_SetMDIOClockRange+0xa8>)
 8006588:	4293      	cmp	r3, r2
 800658a:	d911      	bls.n	80065b0 <HAL_ETH_SetMDIOClockRange+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if ((hclk >= 100000000U) && (hclk < 150000000U))
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	4a10      	ldr	r2, [pc, #64]	; (80065d0 <HAL_ETH_SetMDIOClockRange+0xa8>)
 8006590:	4293      	cmp	r3, r2
 8006592:	d908      	bls.n	80065a6 <HAL_ETH_SetMDIOClockRange+0x7e>
 8006594:	68bb      	ldr	r3, [r7, #8]
 8006596:	4a0f      	ldr	r2, [pc, #60]	; (80065d4 <HAL_ETH_SetMDIOClockRange+0xac>)
 8006598:	4293      	cmp	r3, r2
 800659a:	d804      	bhi.n	80065a6 <HAL_ETH_SetMDIOClockRange+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80065a2:	60fb      	str	r3, [r7, #12]
 80065a4:	e005      	b.n	80065b2 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80065ac:	60fb      	str	r3, [r7, #12]
 80065ae:	e000      	b.n	80065b2 <HAL_ETH_SetMDIOClockRange+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 80065b0:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	68fa      	ldr	r2, [r7, #12]
 80065b8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 80065bc:	bf00      	nop
 80065be:	3710      	adds	r7, #16
 80065c0:	46bd      	mov	sp, r7
 80065c2:	bd80      	pop	{r7, pc}
 80065c4:	01312cff 	.word	0x01312cff
 80065c8:	02160ebf 	.word	0x02160ebf
 80065cc:	03938700 	.word	0x03938700
 80065d0:	05f5e0ff 	.word	0x05f5e0ff
 80065d4:	08f0d17f 	.word	0x08f0d17f

080065d8 <ETH_SetMACConfig>:
  * @{
  */


static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80065d8:	b480      	push	{r7}
 80065da:	b085      	sub	sp, #20
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
 80065e0:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 80065ea:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	791b      	ldrb	r3, [r3, #4]
 80065f0:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 80065f2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 80065f4:	683b      	ldr	r3, [r7, #0]
 80065f6:	7b1b      	ldrb	r3, [r3, #12]
 80065f8:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 80065fa:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	7b5b      	ldrb	r3, [r3, #13]
 8006600:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8006602:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	7b9b      	ldrb	r3, [r3, #14]
 8006608:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 800660a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	7bdb      	ldrb	r3, [r3, #15]
 8006610:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8006612:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8006614:	683a      	ldr	r2, [r7, #0]
 8006616:	7c12      	ldrb	r2, [r2, #16]
 8006618:	2a00      	cmp	r2, #0
 800661a:	d102      	bne.n	8006622 <ETH_SetMACConfig+0x4a>
 800661c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8006620:	e000      	b.n	8006624 <ETH_SetMACConfig+0x4c>
 8006622:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8006624:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8006626:	683a      	ldr	r2, [r7, #0]
 8006628:	7c52      	ldrb	r2, [r2, #17]
 800662a:	2a00      	cmp	r2, #0
 800662c:	d102      	bne.n	8006634 <ETH_SetMACConfig+0x5c>
 800662e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006632:	e000      	b.n	8006636 <ETH_SetMACConfig+0x5e>
 8006634:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8006636:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	7c9b      	ldrb	r3, [r3, #18]
 800663c:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 800663e:	431a      	orrs	r2, r3
               macconf->Speed |
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 8006644:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 800664a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	7f1b      	ldrb	r3, [r3, #28]
 8006650:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 8006652:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	7f5b      	ldrb	r3, [r3, #29]
 8006658:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 800665a:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 800665c:	683a      	ldr	r2, [r7, #0]
 800665e:	7f92      	ldrb	r2, [r2, #30]
 8006660:	2a00      	cmp	r2, #0
 8006662:	d102      	bne.n	800666a <ETH_SetMACConfig+0x92>
 8006664:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006668:	e000      	b.n	800666c <ETH_SetMACConfig+0x94>
 800666a:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 800666c:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 800666e:	683b      	ldr	r3, [r7, #0]
 8006670:	7fdb      	ldrb	r3, [r3, #31]
 8006672:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8006674:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8006676:	683a      	ldr	r2, [r7, #0]
 8006678:	f892 2020 	ldrb.w	r2, [r2, #32]
 800667c:	2a00      	cmp	r2, #0
 800667e:	d102      	bne.n	8006686 <ETH_SetMACConfig+0xae>
 8006680:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006684:	e000      	b.n	8006688 <ETH_SetMACConfig+0xb0>
 8006686:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8006688:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 800668a:	683b      	ldr	r3, [r7, #0]
 800668c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 800668e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006696:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 8006698:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval = (macconf->InterPacketGapVal |
 800669e:	4313      	orrs	r3, r2
 80066a0:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	681a      	ldr	r2, [r3, #0]
 80066a8:	4b56      	ldr	r3, [pc, #344]	; (8006804 <ETH_SetMACConfig+0x22c>)
 80066aa:	4013      	ands	r3, r2
 80066ac:	687a      	ldr	r2, [r7, #4]
 80066ae:	6812      	ldr	r2, [r2, #0]
 80066b0:	68f9      	ldr	r1, [r7, #12]
 80066b2:	430b      	orrs	r3, r1
 80066b4:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066ba:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80066c2:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 80066c4:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80066cc:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 80066ce:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 80066d0:	683b      	ldr	r3, [r7, #0]
 80066d2:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80066d6:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 80066d8:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 80066da:	683a      	ldr	r2, [r7, #0]
 80066dc:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 80066e0:	2a00      	cmp	r2, #0
 80066e2:	d102      	bne.n	80066ea <ETH_SetMACConfig+0x112>
 80066e4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80066e8:	e000      	b.n	80066ec <ETH_SetMACConfig+0x114>
 80066ea:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 80066ec:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 80066f2:	4313      	orrs	r3, r2
 80066f4:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	685a      	ldr	r2, [r3, #4]
 80066fc:	4b42      	ldr	r3, [pc, #264]	; (8006808 <ETH_SetMACConfig+0x230>)
 80066fe:	4013      	ands	r3, r2
 8006700:	687a      	ldr	r2, [r7, #4]
 8006702:	6812      	ldr	r2, [r2, #0]
 8006704:	68f9      	ldr	r1, [r7, #12]
 8006706:	430b      	orrs	r3, r1
 8006708:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006710:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8006716:	4313      	orrs	r3, r2
 8006718:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	68da      	ldr	r2, [r3, #12]
 8006720:	4b3a      	ldr	r3, [pc, #232]	; (800680c <ETH_SetMACConfig+0x234>)
 8006722:	4013      	ands	r3, r2
 8006724:	687a      	ldr	r2, [r7, #4]
 8006726:	6812      	ldr	r2, [r2, #0]
 8006728:	68f9      	ldr	r1, [r7, #12]
 800672a:	430b      	orrs	r3, r1
 800672c:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800672e:	683b      	ldr	r3, [r7, #0]
 8006730:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8006734:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800673a:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 800673c:	683a      	ldr	r2, [r7, #0]
 800673e:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8006742:	2a00      	cmp	r2, #0
 8006744:	d101      	bne.n	800674a <ETH_SetMACConfig+0x172>
 8006746:	2280      	movs	r2, #128	; 0x80
 8006748:	e000      	b.n	800674c <ETH_SetMACConfig+0x174>
 800674a:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 800674c:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006752:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8006754:	4313      	orrs	r3, r2
 8006756:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800675e:	f64f 730d 	movw	r3, #65293	; 0xff0d
 8006762:	4013      	ands	r3, r2
 8006764:	687a      	ldr	r2, [r7, #4]
 8006766:	6812      	ldr	r2, [r2, #0]
 8006768:	68f9      	ldr	r1, [r7, #12]
 800676a:	430b      	orrs	r3, r1
 800676c:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8006774:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800677c:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 800677e:	4313      	orrs	r3, r2
 8006780:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800678a:	f023 0103 	bic.w	r1, r3, #3
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	68fa      	ldr	r2, [r7, #12]
 8006794:	430a      	orrs	r2, r1
 8006796:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 80067a2:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	430a      	orrs	r2, r1
 80067b0:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 80067b4:	683b      	ldr	r3, [r7, #0]
 80067b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80067b8:	683a      	ldr	r2, [r7, #0]
 80067ba:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 80067be:	2a00      	cmp	r2, #0
 80067c0:	d101      	bne.n	80067c6 <ETH_SetMACConfig+0x1ee>
 80067c2:	2240      	movs	r2, #64	; 0x40
 80067c4:	e000      	b.n	80067c8 <ETH_SetMACConfig+0x1f0>
 80067c6:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 80067c8:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 80067d0:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80067d2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 80067d4:	683b      	ldr	r3, [r7, #0]
 80067d6:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 80067da:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 80067dc:	4313      	orrs	r3, r2
 80067de:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 80067e8:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	68fa      	ldr	r2, [r7, #12]
 80067f2:	430a      	orrs	r2, r1
 80067f4:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 80067f8:	bf00      	nop
 80067fa:	3714      	adds	r7, #20
 80067fc:	46bd      	mov	sp, r7
 80067fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006802:	4770      	bx	lr
 8006804:	00048083 	.word	0x00048083
 8006808:	c0f88000 	.word	0xc0f88000
 800680c:	fffffef0 	.word	0xfffffef0

08006810 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8006810:	b480      	push	{r7}
 8006812:	b085      	sub	sp, #20
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
 8006818:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006822:	681a      	ldr	r2, [r3, #0]
 8006824:	4b38      	ldr	r3, [pc, #224]	; (8006908 <ETH_SetDMAConfig+0xf8>)
 8006826:	4013      	ands	r3, r2
 8006828:	683a      	ldr	r2, [r7, #0]
 800682a:	6811      	ldr	r1, [r2, #0]
 800682c:	687a      	ldr	r2, [r7, #4]
 800682e:	6812      	ldr	r2, [r2, #0]
 8006830:	430b      	orrs	r3, r1
 8006832:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006836:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	791b      	ldrb	r3, [r3, #4]
 800683c:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8006842:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	7b1b      	ldrb	r3, [r3, #12]
 8006848:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800684a:	4313      	orrs	r3, r2
 800684c:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006856:	685a      	ldr	r2, [r3, #4]
 8006858:	4b2c      	ldr	r3, [pc, #176]	; (800690c <ETH_SetDMAConfig+0xfc>)
 800685a:	4013      	ands	r3, r2
 800685c:	687a      	ldr	r2, [r7, #4]
 800685e:	6812      	ldr	r2, [r2, #0]
 8006860:	68f9      	ldr	r1, [r7, #12]
 8006862:	430b      	orrs	r3, r1
 8006864:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006868:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	7b5b      	ldrb	r3, [r3, #13]
 800686e:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8006874:	4313      	orrs	r3, r2
 8006876:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006880:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8006884:	4b22      	ldr	r3, [pc, #136]	; (8006910 <ETH_SetDMAConfig+0x100>)
 8006886:	4013      	ands	r3, r2
 8006888:	687a      	ldr	r2, [r7, #4]
 800688a:	6812      	ldr	r2, [r2, #0]
 800688c:	68f9      	ldr	r1, [r7, #12]
 800688e:	430b      	orrs	r3, r1
 8006890:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006894:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	7d1b      	ldrb	r3, [r3, #20]
 80068a0:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 80068a2:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	7f5b      	ldrb	r3, [r3, #29]
 80068a8:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 80068aa:	4313      	orrs	r3, r2
 80068ac:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80068b6:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 80068ba:	4b16      	ldr	r3, [pc, #88]	; (8006914 <ETH_SetDMAConfig+0x104>)
 80068bc:	4013      	ands	r3, r2
 80068be:	687a      	ldr	r2, [r7, #4]
 80068c0:	6812      	ldr	r2, [r2, #0]
 80068c2:	68f9      	ldr	r1, [r7, #12]
 80068c4:	430b      	orrs	r3, r1
 80068c6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80068ca:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	7f1b      	ldrb	r3, [r3, #28]
 80068d2:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80068d8:	4313      	orrs	r3, r2
 80068da:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80068e4:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80068e8:	4b0b      	ldr	r3, [pc, #44]	; (8006918 <ETH_SetDMAConfig+0x108>)
 80068ea:	4013      	ands	r3, r2
 80068ec:	687a      	ldr	r2, [r7, #4]
 80068ee:	6812      	ldr	r2, [r2, #0]
 80068f0:	68f9      	ldr	r1, [r7, #12]
 80068f2:	430b      	orrs	r3, r1
 80068f4:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80068f8:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
}
 80068fc:	bf00      	nop
 80068fe:	3714      	adds	r7, #20
 8006900:	46bd      	mov	sp, r7
 8006902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006906:	4770      	bx	lr
 8006908:	ffff87fd 	.word	0xffff87fd
 800690c:	ffff2ffe 	.word	0xffff2ffe
 8006910:	fffec000 	.word	0xfffec000
 8006914:	ffc0efef 	.word	0xffc0efef
 8006918:	7fc0ffff 	.word	0x7fc0ffff

0800691c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 800691c:	b580      	push	{r7, lr}
 800691e:	b0a4      	sub	sp, #144	; 0x90
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8006924:	2301      	movs	r3, #1
 8006926:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800692a:	2300      	movs	r3, #0
 800692c:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 800692e:	2300      	movs	r3, #0
 8006930:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8006934:	2300      	movs	r3, #0
 8006936:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 800693a:	2301      	movs	r3, #1
 800693c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8006940:	2301      	movs	r3, #1
 8006942:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8006946:	2301      	movs	r3, #1
 8006948:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 800694c:	2300      	movs	r3, #0
 800694e:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8006952:	2301      	movs	r3, #1
 8006954:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8006958:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800695c:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 800695e:	2300      	movs	r3, #0
 8006960:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 8006964:	2300      	movs	r3, #0
 8006966:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8006968:	2300      	movs	r3, #0
 800696a:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 800696e:	2300      	movs	r3, #0
 8006970:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 8006974:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 8006978:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 800697a:	2300      	movs	r3, #0
 800697c:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8006980:	2300      	movs	r3, #0
 8006982:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 8006984:	2301      	movs	r3, #1
 8006986:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 800698a:	2300      	movs	r3, #0
 800698c:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8006990:	2300      	movs	r3, #0
 8006992:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8006996:	2300      	movs	r3, #0
 8006998:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 800699a:	2300      	movs	r3, #0
 800699c:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 800699e:	2300      	movs	r3, #0
 80069a0:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 80069a2:	2300      	movs	r3, #0
 80069a4:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80069a8:	2300      	movs	r3, #0
 80069aa:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 80069ae:	2301      	movs	r3, #1
 80069b0:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 80069b4:	2320      	movs	r3, #32
 80069b6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 80069ba:	2301      	movs	r3, #1
 80069bc:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 80069c0:	2300      	movs	r3, #0
 80069c2:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 80069c6:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 80069ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 80069cc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80069d0:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 80069d2:	2300      	movs	r3, #0
 80069d4:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 80069d8:	2302      	movs	r3, #2
 80069da:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 80069de:	2300      	movs	r3, #0
 80069e0:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80069e4:	2300      	movs	r3, #0
 80069e6:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 80069ea:	2300      	movs	r3, #0
 80069ec:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 80069f0:	2301      	movs	r3, #1
 80069f2:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 80069f6:	2300      	movs	r3, #0
 80069f8:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 80069fa:	2301      	movs	r3, #1
 80069fc:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8006a00:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006a04:	4619      	mov	r1, r3
 8006a06:	6878      	ldr	r0, [r7, #4]
 8006a08:	f7ff fde6 	bl	80065d8 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8006a0c:	2301      	movs	r3, #1
 8006a0e:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8006a10:	2301      	movs	r3, #1
 8006a12:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8006a14:	2300      	movs	r3, #0
 8006a16:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8006a18:	2300      	movs	r3, #0
 8006a1a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8006a1e:	2300      	movs	r3, #0
 8006a20:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8006a22:	2300      	movs	r3, #0
 8006a24:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8006a26:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8006a2a:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8006a30:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8006a34:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8006a36:	2300      	movs	r3, #0
 8006a38:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8006a3c:	f44f 7306 	mov.w	r3, #536	; 0x218
 8006a40:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8006a42:	f107 0308 	add.w	r3, r7, #8
 8006a46:	4619      	mov	r1, r3
 8006a48:	6878      	ldr	r0, [r7, #4]
 8006a4a:	f7ff fee1 	bl	8006810 <ETH_SetDMAConfig>
}
 8006a4e:	bf00      	nop
 8006a50:	3790      	adds	r7, #144	; 0x90
 8006a52:	46bd      	mov	sp, r7
 8006a54:	bd80      	pop	{r7, pc}

08006a56 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8006a56:	b480      	push	{r7}
 8006a58:	b085      	sub	sp, #20
 8006a5a:	af00      	add	r7, sp, #0
 8006a5c:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8006a5e:	2300      	movs	r3, #0
 8006a60:	60fb      	str	r3, [r7, #12]
 8006a62:	e01d      	b.n	8006aa0 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	68d9      	ldr	r1, [r3, #12]
 8006a68:	68fa      	ldr	r2, [r7, #12]
 8006a6a:	4613      	mov	r3, r2
 8006a6c:	005b      	lsls	r3, r3, #1
 8006a6e:	4413      	add	r3, r2
 8006a70:	00db      	lsls	r3, r3, #3
 8006a72:	440b      	add	r3, r1
 8006a74:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8006a76:	68bb      	ldr	r3, [r7, #8]
 8006a78:	2200      	movs	r2, #0
 8006a7a:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8006a7c:	68bb      	ldr	r3, [r7, #8]
 8006a7e:	2200      	movs	r2, #0
 8006a80:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	2200      	movs	r2, #0
 8006a86:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8006a88:	68bb      	ldr	r3, [r7, #8]
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8006a8e:	68b9      	ldr	r1, [r7, #8]
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	68fa      	ldr	r2, [r7, #12]
 8006a94:	3206      	adds	r2, #6
 8006a96:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	3301      	adds	r3, #1
 8006a9e:	60fb      	str	r3, [r7, #12]
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	2b03      	cmp	r3, #3
 8006aa4:	d9de      	bls.n	8006a64 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006ab4:	461a      	mov	r2, r3
 8006ab6:	2303      	movs	r3, #3
 8006ab8:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	68da      	ldr	r2, [r3, #12]
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006ac8:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	68da      	ldr	r2, [r3, #12]
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006ad8:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
}
 8006adc:	bf00      	nop
 8006ade:	3714      	adds	r7, #20
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae6:	4770      	bx	lr

08006ae8 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8006ae8:	b480      	push	{r7}
 8006aea:	b085      	sub	sp, #20
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8006af0:	2300      	movs	r3, #0
 8006af2:	60fb      	str	r3, [r7, #12]
 8006af4:	e023      	b.n	8006b3e <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	6919      	ldr	r1, [r3, #16]
 8006afa:	68fa      	ldr	r2, [r7, #12]
 8006afc:	4613      	mov	r3, r2
 8006afe:	005b      	lsls	r3, r3, #1
 8006b00:	4413      	add	r3, r2
 8006b02:	00db      	lsls	r3, r3, #3
 8006b04:	440b      	add	r3, r1
 8006b06:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8006b0e:	68bb      	ldr	r3, [r7, #8]
 8006b10:	2200      	movs	r2, #0
 8006b12:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8006b14:	68bb      	ldr	r3, [r7, #8]
 8006b16:	2200      	movs	r2, #0
 8006b18:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8006b1a:	68bb      	ldr	r3, [r7, #8]
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8006b20:	68bb      	ldr	r3, [r7, #8]
 8006b22:	2200      	movs	r2, #0
 8006b24:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8006b26:	68bb      	ldr	r3, [r7, #8]
 8006b28:	2200      	movs	r2, #0
 8006b2a:	615a      	str	r2, [r3, #20]


    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8006b2c:	68b9      	ldr	r1, [r7, #8]
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	68fa      	ldr	r2, [r7, #12]
 8006b32:	3212      	adds	r2, #18
 8006b34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	3301      	adds	r3, #1
 8006b3c:	60fb      	str	r3, [r7, #12]
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	2b03      	cmp	r3, #3
 8006b42:	d9d8      	bls.n	8006af6 <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2200      	movs	r2, #0
 8006b48:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2200      	movs	r2, #0
 8006b54:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	2200      	movs	r2, #0
 8006b5a:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2200      	movs	r2, #0
 8006b60:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006b6a:	461a      	mov	r2, r3
 8006b6c:	2303      	movs	r3, #3
 8006b6e:	f8c2 3130 	str.w	r3, [r2, #304]	; 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	691a      	ldr	r2, [r3, #16]
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006b7e:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	691b      	ldr	r3, [r3, #16]
 8006b86:	f103 0248 	add.w	r2, r3, #72	; 0x48
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006b92:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
}
 8006b96:	bf00      	nop
 8006b98:	3714      	adds	r7, #20
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba0:	4770      	bx	lr
	...

08006ba4 <ETH_Prepare_Tx_Descriptors>:
  * @param  pTxConfig: Tx packet configuration
  * @param  ItMode: Enable or disable Tx EOT interrept
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t ItMode)
{
 8006ba4:	b480      	push	{r7}
 8006ba6:	b08d      	sub	sp, #52	; 0x34
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	60f8      	str	r0, [r7, #12]
 8006bac:	60b9      	str	r1, [r7, #8]
 8006bae:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	3318      	adds	r3, #24
 8006bb4:	617b      	str	r3, [r7, #20]
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 8006bb6:	697b      	ldr	r3, [r7, #20]
 8006bb8:	691b      	ldr	r3, [r3, #16]
 8006bba:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8006bbc:	697b      	ldr	r3, [r7, #20]
 8006bbe:	691b      	ldr	r3, [r3, #16]
 8006bc0:	613b      	str	r3, [r7, #16]
  uint32_t idx;
  uint32_t descnbr = 0;
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	627b      	str	r3, [r7, #36]	; 0x24
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8006bc6:	697b      	ldr	r3, [r7, #20]
 8006bc8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006bca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bce:	623b      	str	r3, [r7, #32]

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8006bd0:	68bb      	ldr	r3, [r7, #8]
 8006bd2:	689b      	ldr	r3, [r3, #8]
 8006bd4:	61fb      	str	r3, [r7, #28]
  uint32_t           bd_count = 0;
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	61bb      	str	r3, [r7, #24]

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 8006bda:	6a3b      	ldr	r3, [r7, #32]
 8006bdc:	68db      	ldr	r3, [r3, #12]
 8006bde:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006be2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006be6:	d007      	beq.n	8006bf8 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8006be8:	697a      	ldr	r2, [r7, #20]
 8006bea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bec:	3304      	adds	r3, #4
 8006bee:	009b      	lsls	r3, r3, #2
 8006bf0:	4413      	add	r3, r2
 8006bf2:	685b      	ldr	r3, [r3, #4]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d001      	beq.n	8006bfc <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 8006bf8:	2302      	movs	r3, #2
 8006bfa:	e259      	b.n	80070b0 <ETH_Prepare_Tx_Descriptors+0x50c>

  /***************************************************************************/
  /*****************    Context descriptor configuration (Optional) **********/
  /***************************************************************************/
  /* If VLAN tag is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 8006bfc:	68bb      	ldr	r3, [r7, #8]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f003 0304 	and.w	r3, r3, #4
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d044      	beq.n	8006c92 <ETH_Prepare_Tx_Descriptors+0xee>
  {
    /* Set vlan tag value */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_VT, pTxConfig->VlanTag);
 8006c08:	6a3b      	ldr	r3, [r7, #32]
 8006c0a:	68da      	ldr	r2, [r3, #12]
 8006c0c:	4b75      	ldr	r3, [pc, #468]	; (8006de4 <ETH_Prepare_Tx_Descriptors+0x240>)
 8006c0e:	4013      	ands	r3, r2
 8006c10:	68ba      	ldr	r2, [r7, #8]
 8006c12:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006c14:	431a      	orrs	r2, r3
 8006c16:	6a3b      	ldr	r3, [r7, #32]
 8006c18:	60da      	str	r2, [r3, #12]
    /* Set vlan tag valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_VLTV);
 8006c1a:	6a3b      	ldr	r3, [r7, #32]
 8006c1c:	68db      	ldr	r3, [r3, #12]
 8006c1e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006c22:	6a3b      	ldr	r3, [r7, #32]
 8006c24:	60da      	str	r2, [r3, #12]
    /* Set the descriptor as the vlan input source */
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8006c34:	661a      	str	r2, [r3, #96]	; 0x60

    /* if inner VLAN is enabled */
    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_INNERVLANTAG) != (uint32_t)RESET)
 8006c36:	68bb      	ldr	r3, [r7, #8]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f003 0308 	and.w	r3, r3, #8
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d027      	beq.n	8006c92 <ETH_Prepare_Tx_Descriptors+0xee>
    {
      /* Set inner vlan tag value */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_IVT, (pTxConfig->InnerVlanTag << 16));
 8006c42:	6a3b      	ldr	r3, [r7, #32]
 8006c44:	689b      	ldr	r3, [r3, #8]
 8006c46:	b29a      	uxth	r2, r3
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c4c:	041b      	lsls	r3, r3, #16
 8006c4e:	431a      	orrs	r2, r3
 8006c50:	6a3b      	ldr	r3, [r7, #32]
 8006c52:	609a      	str	r2, [r3, #8]
      /* Set inner vlan tag valid bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_IVLTV);
 8006c54:	6a3b      	ldr	r3, [r7, #32]
 8006c56:	68db      	ldr	r3, [r3, #12]
 8006c58:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8006c5c:	6a3b      	ldr	r3, [r7, #32]
 8006c5e:	60da      	str	r2, [r3, #12]

      /* Set Vlan Tag control */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_IVTIR, pTxConfig->InnerVlanCtrl);
 8006c60:	6a3b      	ldr	r3, [r7, #32]
 8006c62:	68db      	ldr	r3, [r3, #12]
 8006c64:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006c68:	68bb      	ldr	r3, [r7, #8]
 8006c6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c6c:	431a      	orrs	r2, r3
 8006c6e:	6a3b      	ldr	r3, [r7, #32]
 8006c70:	60da      	str	r2, [r3, #12]

      /* Set the descriptor as the inner vlan input source */
      SET_BIT(heth->Instance->MACIVIR, ETH_MACIVIR_VLTI);
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8006c80:	665a      	str	r2, [r3, #100]	; 0x64
      /* Enable double VLAN processing */
      SET_BIT(heth->Instance->MACVTR, ETH_MACVTR_EDVLP);
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8006c90:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }

  /* if tcp segmentation is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8006c92:	68bb      	ldr	r3, [r7, #8]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	f003 0310 	and.w	r3, r3, #16
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d00e      	beq.n	8006cbc <ETH_Prepare_Tx_Descriptors+0x118>
  {
    /* Set MSS value */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_MSS, pTxConfig->MaxSegmentSize);
 8006c9e:	6a3b      	ldr	r3, [r7, #32]
 8006ca0:	689a      	ldr	r2, [r3, #8]
 8006ca2:	4b51      	ldr	r3, [pc, #324]	; (8006de8 <ETH_Prepare_Tx_Descriptors+0x244>)
 8006ca4:	4013      	ands	r3, r2
 8006ca6:	68ba      	ldr	r2, [r7, #8]
 8006ca8:	6992      	ldr	r2, [r2, #24]
 8006caa:	431a      	orrs	r2, r3
 8006cac:	6a3b      	ldr	r3, [r7, #32]
 8006cae:	609a      	str	r2, [r3, #8]
    /* Set MSS valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_TCMSSV);
 8006cb0:	6a3b      	ldr	r3, [r7, #32]
 8006cb2:	68db      	ldr	r3, [r3, #12]
 8006cb4:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8006cb8:	6a3b      	ldr	r3, [r7, #32]
 8006cba:	60da      	str	r2, [r3, #12]
  }

  if ((READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 8006cbc:	68bb      	ldr	r3, [r7, #8]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f003 0304 	and.w	r3, r3, #4
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d105      	bne.n	8006cd4 <ETH_Prepare_Tx_Descriptors+0x130>
      || (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET))
 8006cc8:	68bb      	ldr	r3, [r7, #8]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f003 0310 	and.w	r3, r3, #16
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d036      	beq.n	8006d42 <ETH_Prepare_Tx_Descriptors+0x19e>
  {
    /* Set as context descriptor */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_CTXT);
 8006cd4:	6a3b      	ldr	r3, [r7, #32]
 8006cd6:	68db      	ldr	r3, [r3, #12]
 8006cd8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006cdc:	6a3b      	ldr	r3, [r7, #32]
 8006cde:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8006ce0:	f3bf 8f5f 	dmb	sy
}
 8006ce4:	bf00      	nop
    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 8006ce6:	6a3b      	ldr	r3, [r7, #32]
 8006ce8:	68db      	ldr	r3, [r3, #12]
 8006cea:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006cee:	6a3b      	ldr	r3, [r7, #32]
 8006cf0:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8006cf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cf4:	3301      	adds	r3, #1
 8006cf6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006cf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cfa:	2b03      	cmp	r3, #3
 8006cfc:	d902      	bls.n	8006d04 <ETH_Prepare_Tx_Descriptors+0x160>
 8006cfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d00:	3b04      	subs	r3, #4
 8006d02:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8006d04:	697b      	ldr	r3, [r7, #20]
 8006d06:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006d08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d0c:	623b      	str	r3, [r7, #32]

    descnbr += 1U;
 8006d0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d10:	3301      	adds	r3, #1
 8006d12:	627b      	str	r3, [r7, #36]	; 0x24

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if (READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 8006d14:	6a3b      	ldr	r3, [r7, #32]
 8006d16:	68db      	ldr	r3, [r3, #12]
 8006d18:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006d1c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006d20:	d10f      	bne.n	8006d42 <ETH_Prepare_Tx_Descriptors+0x19e>
    {
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8006d22:	697b      	ldr	r3, [r7, #20]
 8006d24:	693a      	ldr	r2, [r7, #16]
 8006d26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d2a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("dmb 0xF":::"memory");
 8006d2c:	f3bf 8f5f 	dmb	sy
}
 8006d30:	bf00      	nop
      /* Ensure rest of descriptor is written to RAM before the OWN bit */
      __DMB();
      /* Clear own bit */
      CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 8006d32:	6a3b      	ldr	r3, [r7, #32]
 8006d34:	68db      	ldr	r3, [r3, #12]
 8006d36:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006d3a:	6a3b      	ldr	r3, [r7, #32]
 8006d3c:	60da      	str	r2, [r3, #12]

      return HAL_ETH_ERROR_BUSY;
 8006d3e:	2302      	movs	r3, #2
 8006d40:	e1b6      	b.n	80070b0 <ETH_Prepare_Tx_Descriptors+0x50c>

  /***************************************************************************/
  /*****************    Normal descriptors configuration     *****************/
  /***************************************************************************/

  descnbr += 1U;
 8006d42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d44:	3301      	adds	r3, #1
 8006d46:	627b      	str	r3, [r7, #36]	; 0x24

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8006d48:	69fb      	ldr	r3, [r7, #28]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	461a      	mov	r2, r3
 8006d4e:	6a3b      	ldr	r3, [r7, #32]
 8006d50:	601a      	str	r2, [r3, #0]
  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8006d52:	6a3b      	ldr	r3, [r7, #32]
 8006d54:	689a      	ldr	r2, [r3, #8]
 8006d56:	4b24      	ldr	r3, [pc, #144]	; (8006de8 <ETH_Prepare_Tx_Descriptors+0x244>)
 8006d58:	4013      	ands	r3, r2
 8006d5a:	69fa      	ldr	r2, [r7, #28]
 8006d5c:	6852      	ldr	r2, [r2, #4]
 8006d5e:	431a      	orrs	r2, r3
 8006d60:	6a3b      	ldr	r3, [r7, #32]
 8006d62:	609a      	str	r2, [r3, #8]

  if (txbuffer->next != NULL)
 8006d64:	69fb      	ldr	r3, [r7, #28]
 8006d66:	689b      	ldr	r3, [r3, #8]
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d012      	beq.n	8006d92 <ETH_Prepare_Tx_Descriptors+0x1ee>
  {
    txbuffer = txbuffer->next;
 8006d6c:	69fb      	ldr	r3, [r7, #28]
 8006d6e:	689b      	ldr	r3, [r3, #8]
 8006d70:	61fb      	str	r3, [r7, #28]
    /* Set buffer 2 address */
    WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8006d72:	69fb      	ldr	r3, [r7, #28]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	461a      	mov	r2, r3
 8006d78:	6a3b      	ldr	r3, [r7, #32]
 8006d7a:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8006d7c:	6a3b      	ldr	r3, [r7, #32]
 8006d7e:	689a      	ldr	r2, [r3, #8]
 8006d80:	4b1a      	ldr	r3, [pc, #104]	; (8006dec <ETH_Prepare_Tx_Descriptors+0x248>)
 8006d82:	4013      	ands	r3, r2
 8006d84:	69fa      	ldr	r2, [r7, #28]
 8006d86:	6852      	ldr	r2, [r2, #4]
 8006d88:	0412      	lsls	r2, r2, #16
 8006d8a:	431a      	orrs	r2, r3
 8006d8c:	6a3b      	ldr	r3, [r7, #32]
 8006d8e:	609a      	str	r2, [r3, #8]
 8006d90:	e008      	b.n	8006da4 <ETH_Prepare_Tx_Descriptors+0x200>
  }
  else
  {
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8006d92:	6a3b      	ldr	r3, [r7, #32]
 8006d94:	2200      	movs	r2, #0
 8006d96:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8006d98:	6a3b      	ldr	r3, [r7, #32]
 8006d9a:	689a      	ldr	r2, [r3, #8]
 8006d9c:	4b13      	ldr	r3, [pc, #76]	; (8006dec <ETH_Prepare_Tx_Descriptors+0x248>)
 8006d9e:	4013      	ands	r3, r2
 8006da0:	6a3a      	ldr	r2, [r7, #32]
 8006da2:	6093      	str	r3, [r2, #8]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8006da4:	68bb      	ldr	r3, [r7, #8]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	f003 0310 	and.w	r3, r3, #16
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d021      	beq.n	8006df4 <ETH_Prepare_Tx_Descriptors+0x250>
  {
    /* Set TCP Header length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 8006db0:	6a3b      	ldr	r3, [r7, #32]
 8006db2:	68db      	ldr	r3, [r3, #12]
 8006db4:	f423 02f0 	bic.w	r2, r3, #7864320	; 0x780000
 8006db8:	68bb      	ldr	r3, [r7, #8]
 8006dba:	6a1b      	ldr	r3, [r3, #32]
 8006dbc:	04db      	lsls	r3, r3, #19
 8006dbe:	431a      	orrs	r2, r3
 8006dc0:	6a3b      	ldr	r3, [r7, #32]
 8006dc2:	60da      	str	r2, [r3, #12]
    /* Set TCP payload length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8006dc4:	6a3b      	ldr	r3, [r7, #32]
 8006dc6:	68da      	ldr	r2, [r3, #12]
 8006dc8:	4b09      	ldr	r3, [pc, #36]	; (8006df0 <ETH_Prepare_Tx_Descriptors+0x24c>)
 8006dca:	4013      	ands	r3, r2
 8006dcc:	68ba      	ldr	r2, [r7, #8]
 8006dce:	69d2      	ldr	r2, [r2, #28]
 8006dd0:	431a      	orrs	r2, r3
 8006dd2:	6a3b      	ldr	r3, [r7, #32]
 8006dd4:	60da      	str	r2, [r3, #12]
    /* Set TCP Segmentation Enabled bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8006dd6:	6a3b      	ldr	r3, [r7, #32]
 8006dd8:	68db      	ldr	r3, [r3, #12]
 8006dda:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8006dde:	6a3b      	ldr	r3, [r7, #32]
 8006de0:	60da      	str	r2, [r3, #12]
 8006de2:	e02e      	b.n	8006e42 <ETH_Prepare_Tx_Descriptors+0x29e>
 8006de4:	ffff0000 	.word	0xffff0000
 8006de8:	ffffc000 	.word	0xffffc000
 8006dec:	c000ffff 	.word	0xc000ffff
 8006df0:	fffc0000 	.word	0xfffc0000
  }
  else
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8006df4:	6a3b      	ldr	r3, [r7, #32]
 8006df6:	68da      	ldr	r2, [r3, #12]
 8006df8:	4b7b      	ldr	r3, [pc, #492]	; (8006fe8 <ETH_Prepare_Tx_Descriptors+0x444>)
 8006dfa:	4013      	ands	r3, r2
 8006dfc:	68ba      	ldr	r2, [r7, #8]
 8006dfe:	6852      	ldr	r2, [r2, #4]
 8006e00:	431a      	orrs	r2, r3
 8006e02:	6a3b      	ldr	r3, [r7, #32]
 8006e04:	60da      	str	r2, [r3, #12]

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 8006e06:	68bb      	ldr	r3, [r7, #8]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f003 0301 	and.w	r3, r3, #1
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d008      	beq.n	8006e24 <ETH_Prepare_Tx_Descriptors+0x280>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8006e12:	6a3b      	ldr	r3, [r7, #32]
 8006e14:	68db      	ldr	r3, [r3, #12]
 8006e16:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006e1a:	68bb      	ldr	r3, [r7, #8]
 8006e1c:	695b      	ldr	r3, [r3, #20]
 8006e1e:	431a      	orrs	r2, r3
 8006e20:	6a3b      	ldr	r3, [r7, #32]
 8006e22:	60da      	str	r2, [r3, #12]
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != (uint32_t)RESET)
 8006e24:	68bb      	ldr	r3, [r7, #8]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f003 0320 	and.w	r3, r3, #32
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d008      	beq.n	8006e42 <ETH_Prepare_Tx_Descriptors+0x29e>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CPC, pTxConfig->CRCPadCtrl);
 8006e30:	6a3b      	ldr	r3, [r7, #32]
 8006e32:	68db      	ldr	r3, [r3, #12]
 8006e34:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006e38:	68bb      	ldr	r3, [r7, #8]
 8006e3a:	691b      	ldr	r3, [r3, #16]
 8006e3c:	431a      	orrs	r2, r3
 8006e3e:	6a3b      	ldr	r3, [r7, #32]
 8006e40:	60da      	str	r2, [r3, #12]
    }
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 8006e42:	68bb      	ldr	r3, [r7, #8]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f003 0304 	and.w	r3, r3, #4
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d008      	beq.n	8006e60 <ETH_Prepare_Tx_Descriptors+0x2bc>
  {
    /* Set Vlan Tag control */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_VTIR, pTxConfig->VlanCtrl);
 8006e4e:	6a3b      	ldr	r3, [r7, #32]
 8006e50:	689b      	ldr	r3, [r3, #8]
 8006e52:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006e56:	68bb      	ldr	r3, [r7, #8]
 8006e58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e5a:	431a      	orrs	r2, r3
 8006e5c:	6a3b      	ldr	r3, [r7, #32]
 8006e5e:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8006e60:	6a3b      	ldr	r3, [r7, #32]
 8006e62:	68db      	ldr	r3, [r3, #12]
 8006e64:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006e68:	6a3b      	ldr	r3, [r7, #32]
 8006e6a:	60da      	str	r2, [r3, #12]
  /* Mark it as NORMAL descriptor */
  CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8006e6c:	6a3b      	ldr	r3, [r7, #32]
 8006e6e:	68db      	ldr	r3, [r3, #12]
 8006e70:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8006e74:	6a3b      	ldr	r3, [r7, #32]
 8006e76:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8006e78:	f3bf 8f5f 	dmb	sy
}
 8006e7c:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8006e7e:	6a3b      	ldr	r3, [r7, #32]
 8006e80:	68db      	ldr	r3, [r3, #12]
 8006e82:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006e86:	6a3b      	ldr	r3, [r7, #32]
 8006e88:	60da      	str	r2, [r3, #12]

  /* If source address insertion/replacement is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_SAIC) != (uint32_t)RESET)
 8006e8a:	68bb      	ldr	r3, [r7, #8]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	f003 0302 	and.w	r3, r3, #2
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	f000 80da 	beq.w	800704c <ETH_Prepare_Tx_Descriptors+0x4a8>
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_SAIC, pTxConfig->SrcAddrCtrl);
 8006e98:	6a3b      	ldr	r3, [r7, #32]
 8006e9a:	68db      	ldr	r3, [r3, #12]
 8006e9c:	f023 7260 	bic.w	r2, r3, #58720256	; 0x3800000
 8006ea0:	68bb      	ldr	r3, [r7, #8]
 8006ea2:	68db      	ldr	r3, [r3, #12]
 8006ea4:	431a      	orrs	r2, r3
 8006ea6:	6a3b      	ldr	r3, [r7, #32]
 8006ea8:	60da      	str	r2, [r3, #12]
  }

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 8006eaa:	e0cf      	b.n	800704c <ETH_Prepare_Tx_Descriptors+0x4a8>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8006eac:	6a3b      	ldr	r3, [r7, #32]
 8006eae:	68db      	ldr	r3, [r3, #12]
 8006eb0:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8006eb4:	6a3b      	ldr	r3, [r7, #32]
 8006eb6:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8006eb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006eba:	3301      	adds	r3, #1
 8006ebc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006ebe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ec0:	2b03      	cmp	r3, #3
 8006ec2:	d902      	bls.n	8006eca <ETH_Prepare_Tx_Descriptors+0x326>
 8006ec4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ec6:	3b04      	subs	r3, #4
 8006ec8:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8006eca:	697b      	ldr	r3, [r7, #20]
 8006ecc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006ece:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ed2:	623b      	str	r3, [r7, #32]

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8006ed4:	6a3b      	ldr	r3, [r7, #32]
 8006ed6:	68db      	ldr	r3, [r3, #12]
 8006ed8:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8006edc:	6a3b      	ldr	r3, [r7, #32]
 8006ede:	60da      	str	r2, [r3, #12]

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN) == ETH_DMATXNDESCRF_OWN)
 8006ee0:	6a3b      	ldr	r3, [r7, #32]
 8006ee2:	68db      	ldr	r3, [r3, #12]
 8006ee4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006ee8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006eec:	d007      	beq.n	8006efe <ETH_Prepare_Tx_Descriptors+0x35a>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8006eee:	697a      	ldr	r2, [r7, #20]
 8006ef0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ef2:	3304      	adds	r3, #4
 8006ef4:	009b      	lsls	r3, r3, #2
 8006ef6:	4413      	add	r3, r2
 8006ef8:	685b      	ldr	r3, [r3, #4]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d029      	beq.n	8006f52 <ETH_Prepare_Tx_Descriptors+0x3ae>
    {
      descidx = firstdescidx;
 8006efe:	693b      	ldr	r3, [r7, #16]
 8006f00:	62fb      	str	r3, [r7, #44]	; 0x2c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8006f02:	697b      	ldr	r3, [r7, #20]
 8006f04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006f06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f0a:	623b      	str	r3, [r7, #32]

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 8006f0c:	2300      	movs	r3, #0
 8006f0e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006f10:	e019      	b.n	8006f46 <ETH_Prepare_Tx_Descriptors+0x3a2>
  __ASM volatile ("dmb 0xF":::"memory");
 8006f12:	f3bf 8f5f 	dmb	sy
}
 8006f16:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8006f18:	6a3b      	ldr	r3, [r7, #32]
 8006f1a:	68db      	ldr	r3, [r3, #12]
 8006f1c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006f20:	6a3b      	ldr	r3, [r7, #32]
 8006f22:	60da      	str	r2, [r3, #12]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8006f24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f26:	3301      	adds	r3, #1
 8006f28:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006f2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f2c:	2b03      	cmp	r3, #3
 8006f2e:	d902      	bls.n	8006f36 <ETH_Prepare_Tx_Descriptors+0x392>
 8006f30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f32:	3b04      	subs	r3, #4
 8006f34:	62fb      	str	r3, [r7, #44]	; 0x2c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8006f36:	697b      	ldr	r3, [r7, #20]
 8006f38:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006f3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f3e:	623b      	str	r3, [r7, #32]
      for (idx = 0; idx < descnbr; idx ++)
 8006f40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f42:	3301      	adds	r3, #1
 8006f44:	62bb      	str	r3, [r7, #40]	; 0x28
 8006f46:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f4a:	429a      	cmp	r2, r3
 8006f4c:	d3e1      	bcc.n	8006f12 <ETH_Prepare_Tx_Descriptors+0x36e>
      }

      return HAL_ETH_ERROR_BUSY;
 8006f4e:	2302      	movs	r3, #2
 8006f50:	e0ae      	b.n	80070b0 <ETH_Prepare_Tx_Descriptors+0x50c>
    }

    descnbr += 1U;
 8006f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f54:	3301      	adds	r3, #1
 8006f56:	627b      	str	r3, [r7, #36]	; 0x24

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8006f58:	69fb      	ldr	r3, [r7, #28]
 8006f5a:	689b      	ldr	r3, [r3, #8]
 8006f5c:	61fb      	str	r3, [r7, #28]

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8006f5e:	69fb      	ldr	r3, [r7, #28]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	461a      	mov	r2, r3
 8006f64:	6a3b      	ldr	r3, [r7, #32]
 8006f66:	601a      	str	r2, [r3, #0]
    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8006f68:	6a3b      	ldr	r3, [r7, #32]
 8006f6a:	689a      	ldr	r2, [r3, #8]
 8006f6c:	4b1f      	ldr	r3, [pc, #124]	; (8006fec <ETH_Prepare_Tx_Descriptors+0x448>)
 8006f6e:	4013      	ands	r3, r2
 8006f70:	69fa      	ldr	r2, [r7, #28]
 8006f72:	6852      	ldr	r2, [r2, #4]
 8006f74:	431a      	orrs	r2, r3
 8006f76:	6a3b      	ldr	r3, [r7, #32]
 8006f78:	609a      	str	r2, [r3, #8]

    if (txbuffer->next != NULL)
 8006f7a:	69fb      	ldr	r3, [r7, #28]
 8006f7c:	689b      	ldr	r3, [r3, #8]
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d012      	beq.n	8006fa8 <ETH_Prepare_Tx_Descriptors+0x404>
    {
      /* Get the next Tx buffer in the list */
      txbuffer = txbuffer->next;
 8006f82:	69fb      	ldr	r3, [r7, #28]
 8006f84:	689b      	ldr	r3, [r3, #8]
 8006f86:	61fb      	str	r3, [r7, #28]
      /* Set buffer 2 address */
      WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8006f88:	69fb      	ldr	r3, [r7, #28]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	461a      	mov	r2, r3
 8006f8e:	6a3b      	ldr	r3, [r7, #32]
 8006f90:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8006f92:	6a3b      	ldr	r3, [r7, #32]
 8006f94:	689a      	ldr	r2, [r3, #8]
 8006f96:	4b16      	ldr	r3, [pc, #88]	; (8006ff0 <ETH_Prepare_Tx_Descriptors+0x44c>)
 8006f98:	4013      	ands	r3, r2
 8006f9a:	69fa      	ldr	r2, [r7, #28]
 8006f9c:	6852      	ldr	r2, [r2, #4]
 8006f9e:	0412      	lsls	r2, r2, #16
 8006fa0:	431a      	orrs	r2, r3
 8006fa2:	6a3b      	ldr	r3, [r7, #32]
 8006fa4:	609a      	str	r2, [r3, #8]
 8006fa6:	e008      	b.n	8006fba <ETH_Prepare_Tx_Descriptors+0x416>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC1, 0x0);
 8006fa8:	6a3b      	ldr	r3, [r7, #32]
 8006faa:	2200      	movs	r2, #0
 8006fac:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8006fae:	6a3b      	ldr	r3, [r7, #32]
 8006fb0:	689a      	ldr	r2, [r3, #8]
 8006fb2:	4b0f      	ldr	r3, [pc, #60]	; (8006ff0 <ETH_Prepare_Tx_Descriptors+0x44c>)
 8006fb4:	4013      	ands	r3, r2
 8006fb6:	6a3a      	ldr	r2, [r7, #32]
 8006fb8:	6093      	str	r3, [r2, #8]
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8006fba:	68bb      	ldr	r3, [r7, #8]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f003 0310 	and.w	r3, r3, #16
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d018      	beq.n	8006ff8 <ETH_Prepare_Tx_Descriptors+0x454>
    {
      /* Set TCP payload length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8006fc6:	6a3b      	ldr	r3, [r7, #32]
 8006fc8:	68da      	ldr	r2, [r3, #12]
 8006fca:	4b0a      	ldr	r3, [pc, #40]	; (8006ff4 <ETH_Prepare_Tx_Descriptors+0x450>)
 8006fcc:	4013      	ands	r3, r2
 8006fce:	68ba      	ldr	r2, [r7, #8]
 8006fd0:	69d2      	ldr	r2, [r2, #28]
 8006fd2:	431a      	orrs	r2, r3
 8006fd4:	6a3b      	ldr	r3, [r7, #32]
 8006fd6:	60da      	str	r2, [r3, #12]
      /* Set TCP Segmentation Enabled bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8006fd8:	6a3b      	ldr	r3, [r7, #32]
 8006fda:	68db      	ldr	r3, [r3, #12]
 8006fdc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8006fe0:	6a3b      	ldr	r3, [r7, #32]
 8006fe2:	60da      	str	r2, [r3, #12]
 8006fe4:	e020      	b.n	8007028 <ETH_Prepare_Tx_Descriptors+0x484>
 8006fe6:	bf00      	nop
 8006fe8:	ffff8000 	.word	0xffff8000
 8006fec:	ffffc000 	.word	0xffffc000
 8006ff0:	c000ffff 	.word	0xc000ffff
 8006ff4:	fffc0000 	.word	0xfffc0000
    }
    else
    {
      /* Set the packet length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8006ff8:	6a3b      	ldr	r3, [r7, #32]
 8006ffa:	68da      	ldr	r2, [r3, #12]
 8006ffc:	4b2f      	ldr	r3, [pc, #188]	; (80070bc <ETH_Prepare_Tx_Descriptors+0x518>)
 8006ffe:	4013      	ands	r3, r2
 8007000:	68ba      	ldr	r2, [r7, #8]
 8007002:	6852      	ldr	r2, [r2, #4]
 8007004:	431a      	orrs	r2, r3
 8007006:	6a3b      	ldr	r3, [r7, #32]
 8007008:	60da      	str	r2, [r3, #12]

      if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 800700a:	68bb      	ldr	r3, [r7, #8]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	f003 0301 	and.w	r3, r3, #1
 8007012:	2b00      	cmp	r3, #0
 8007014:	d008      	beq.n	8007028 <ETH_Prepare_Tx_Descriptors+0x484>
      {
        /* Checksum Insertion Control */
        MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8007016:	6a3b      	ldr	r3, [r7, #32]
 8007018:	68db      	ldr	r3, [r3, #12]
 800701a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800701e:	68bb      	ldr	r3, [r7, #8]
 8007020:	695b      	ldr	r3, [r3, #20]
 8007022:	431a      	orrs	r2, r3
 8007024:	6a3b      	ldr	r3, [r7, #32]
 8007026:	60da      	str	r2, [r3, #12]
      }
    }

    bd_count += 1U;
 8007028:	69bb      	ldr	r3, [r7, #24]
 800702a:	3301      	adds	r3, #1
 800702c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("dmb 0xF":::"memory");
 800702e:	f3bf 8f5f 	dmb	sy
}
 8007032:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8007034:	6a3b      	ldr	r3, [r7, #32]
 8007036:	68db      	ldr	r3, [r3, #12]
 8007038:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800703c:	6a3b      	ldr	r3, [r7, #32]
 800703e:	60da      	str	r2, [r3, #12]
    /* Mark it as NORMAL descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8007040:	6a3b      	ldr	r3, [r7, #32]
 8007042:	68db      	ldr	r3, [r3, #12]
 8007044:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8007048:	6a3b      	ldr	r3, [r7, #32]
 800704a:	60da      	str	r2, [r3, #12]
  while (txbuffer->next != NULL)
 800704c:	69fb      	ldr	r3, [r7, #28]
 800704e:	689b      	ldr	r3, [r3, #8]
 8007050:	2b00      	cmp	r3, #0
 8007052:	f47f af2b 	bne.w	8006eac <ETH_Prepare_Tx_Descriptors+0x308>
  }

  if (ItMode != ((uint32_t)RESET))
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	2b00      	cmp	r3, #0
 800705a:	d006      	beq.n	800706a <ETH_Prepare_Tx_Descriptors+0x4c6>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 800705c:	6a3b      	ldr	r3, [r7, #32]
 800705e:	689b      	ldr	r3, [r3, #8]
 8007060:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8007064:	6a3b      	ldr	r3, [r7, #32]
 8007066:	609a      	str	r2, [r3, #8]
 8007068:	e005      	b.n	8007076 <ETH_Prepare_Tx_Descriptors+0x4d2>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 800706a:	6a3b      	ldr	r3, [r7, #32]
 800706c:	689b      	ldr	r3, [r3, #8]
 800706e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007072:	6a3b      	ldr	r3, [r7, #32]
 8007074:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8007076:	6a3b      	ldr	r3, [r7, #32]
 8007078:	68db      	ldr	r3, [r3, #12]
 800707a:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800707e:	6a3b      	ldr	r3, [r7, #32]
 8007080:	60da      	str	r2, [r3, #12]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8007082:	697b      	ldr	r3, [r7, #20]
 8007084:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007086:	6979      	ldr	r1, [r7, #20]
 8007088:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800708a:	3304      	adds	r3, #4
 800708c:	009b      	lsls	r3, r3, #2
 800708e:	440b      	add	r3, r1
 8007090:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 8007092:	697b      	ldr	r3, [r7, #20]
 8007094:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007096:	611a      	str	r2, [r3, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8007098:	b672      	cpsid	i
}
 800709a:	bf00      	nop

  /* disable the interrupt */
  __disable_irq();

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 800709c:	697b      	ldr	r3, [r7, #20]
 800709e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80070a0:	69bb      	ldr	r3, [r7, #24]
 80070a2:	4413      	add	r3, r2
 80070a4:	1c5a      	adds	r2, r3, #1
 80070a6:	697b      	ldr	r3, [r7, #20]
 80070a8:	629a      	str	r2, [r3, #40]	; 0x28
  __ASM volatile ("cpsie i" : : : "memory");
 80070aa:	b662      	cpsie	i
}
 80070ac:	bf00      	nop
  /* Enable interrupts back */
  __enable_irq();


  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 80070ae:	2300      	movs	r3, #0
}
 80070b0:	4618      	mov	r0, r3
 80070b2:	3734      	adds	r7, #52	; 0x34
 80070b4:	46bd      	mov	sp, r7
 80070b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ba:	4770      	bx	lr
 80070bc:	ffff8000 	.word	0xffff8000

080070c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80070c0:	b480      	push	{r7}
 80070c2:	b089      	sub	sp, #36	; 0x24
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
 80070c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80070ca:	2300      	movs	r3, #0
 80070cc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80070ce:	4b89      	ldr	r3, [pc, #548]	; (80072f4 <HAL_GPIO_Init+0x234>)
 80070d0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80070d2:	e194      	b.n	80073fe <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	681a      	ldr	r2, [r3, #0]
 80070d8:	2101      	movs	r1, #1
 80070da:	69fb      	ldr	r3, [r7, #28]
 80070dc:	fa01 f303 	lsl.w	r3, r1, r3
 80070e0:	4013      	ands	r3, r2
 80070e2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80070e4:	693b      	ldr	r3, [r7, #16]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	f000 8186 	beq.w	80073f8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	685b      	ldr	r3, [r3, #4]
 80070f0:	f003 0303 	and.w	r3, r3, #3
 80070f4:	2b01      	cmp	r3, #1
 80070f6:	d005      	beq.n	8007104 <HAL_GPIO_Init+0x44>
 80070f8:	683b      	ldr	r3, [r7, #0]
 80070fa:	685b      	ldr	r3, [r3, #4]
 80070fc:	f003 0303 	and.w	r3, r3, #3
 8007100:	2b02      	cmp	r3, #2
 8007102:	d130      	bne.n	8007166 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	689b      	ldr	r3, [r3, #8]
 8007108:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800710a:	69fb      	ldr	r3, [r7, #28]
 800710c:	005b      	lsls	r3, r3, #1
 800710e:	2203      	movs	r2, #3
 8007110:	fa02 f303 	lsl.w	r3, r2, r3
 8007114:	43db      	mvns	r3, r3
 8007116:	69ba      	ldr	r2, [r7, #24]
 8007118:	4013      	ands	r3, r2
 800711a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800711c:	683b      	ldr	r3, [r7, #0]
 800711e:	68da      	ldr	r2, [r3, #12]
 8007120:	69fb      	ldr	r3, [r7, #28]
 8007122:	005b      	lsls	r3, r3, #1
 8007124:	fa02 f303 	lsl.w	r3, r2, r3
 8007128:	69ba      	ldr	r2, [r7, #24]
 800712a:	4313      	orrs	r3, r2
 800712c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	69ba      	ldr	r2, [r7, #24]
 8007132:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	685b      	ldr	r3, [r3, #4]
 8007138:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800713a:	2201      	movs	r2, #1
 800713c:	69fb      	ldr	r3, [r7, #28]
 800713e:	fa02 f303 	lsl.w	r3, r2, r3
 8007142:	43db      	mvns	r3, r3
 8007144:	69ba      	ldr	r2, [r7, #24]
 8007146:	4013      	ands	r3, r2
 8007148:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800714a:	683b      	ldr	r3, [r7, #0]
 800714c:	685b      	ldr	r3, [r3, #4]
 800714e:	091b      	lsrs	r3, r3, #4
 8007150:	f003 0201 	and.w	r2, r3, #1
 8007154:	69fb      	ldr	r3, [r7, #28]
 8007156:	fa02 f303 	lsl.w	r3, r2, r3
 800715a:	69ba      	ldr	r2, [r7, #24]
 800715c:	4313      	orrs	r3, r2
 800715e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	69ba      	ldr	r2, [r7, #24]
 8007164:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007166:	683b      	ldr	r3, [r7, #0]
 8007168:	685b      	ldr	r3, [r3, #4]
 800716a:	f003 0303 	and.w	r3, r3, #3
 800716e:	2b03      	cmp	r3, #3
 8007170:	d017      	beq.n	80071a2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	68db      	ldr	r3, [r3, #12]
 8007176:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007178:	69fb      	ldr	r3, [r7, #28]
 800717a:	005b      	lsls	r3, r3, #1
 800717c:	2203      	movs	r2, #3
 800717e:	fa02 f303 	lsl.w	r3, r2, r3
 8007182:	43db      	mvns	r3, r3
 8007184:	69ba      	ldr	r2, [r7, #24]
 8007186:	4013      	ands	r3, r2
 8007188:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800718a:	683b      	ldr	r3, [r7, #0]
 800718c:	689a      	ldr	r2, [r3, #8]
 800718e:	69fb      	ldr	r3, [r7, #28]
 8007190:	005b      	lsls	r3, r3, #1
 8007192:	fa02 f303 	lsl.w	r3, r2, r3
 8007196:	69ba      	ldr	r2, [r7, #24]
 8007198:	4313      	orrs	r3, r2
 800719a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	69ba      	ldr	r2, [r7, #24]
 80071a0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80071a2:	683b      	ldr	r3, [r7, #0]
 80071a4:	685b      	ldr	r3, [r3, #4]
 80071a6:	f003 0303 	and.w	r3, r3, #3
 80071aa:	2b02      	cmp	r3, #2
 80071ac:	d123      	bne.n	80071f6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80071ae:	69fb      	ldr	r3, [r7, #28]
 80071b0:	08da      	lsrs	r2, r3, #3
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	3208      	adds	r2, #8
 80071b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80071ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80071bc:	69fb      	ldr	r3, [r7, #28]
 80071be:	f003 0307 	and.w	r3, r3, #7
 80071c2:	009b      	lsls	r3, r3, #2
 80071c4:	220f      	movs	r2, #15
 80071c6:	fa02 f303 	lsl.w	r3, r2, r3
 80071ca:	43db      	mvns	r3, r3
 80071cc:	69ba      	ldr	r2, [r7, #24]
 80071ce:	4013      	ands	r3, r2
 80071d0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	691a      	ldr	r2, [r3, #16]
 80071d6:	69fb      	ldr	r3, [r7, #28]
 80071d8:	f003 0307 	and.w	r3, r3, #7
 80071dc:	009b      	lsls	r3, r3, #2
 80071de:	fa02 f303 	lsl.w	r3, r2, r3
 80071e2:	69ba      	ldr	r2, [r7, #24]
 80071e4:	4313      	orrs	r3, r2
 80071e6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80071e8:	69fb      	ldr	r3, [r7, #28]
 80071ea:	08da      	lsrs	r2, r3, #3
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	3208      	adds	r2, #8
 80071f0:	69b9      	ldr	r1, [r7, #24]
 80071f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80071fc:	69fb      	ldr	r3, [r7, #28]
 80071fe:	005b      	lsls	r3, r3, #1
 8007200:	2203      	movs	r2, #3
 8007202:	fa02 f303 	lsl.w	r3, r2, r3
 8007206:	43db      	mvns	r3, r3
 8007208:	69ba      	ldr	r2, [r7, #24]
 800720a:	4013      	ands	r3, r2
 800720c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800720e:	683b      	ldr	r3, [r7, #0]
 8007210:	685b      	ldr	r3, [r3, #4]
 8007212:	f003 0203 	and.w	r2, r3, #3
 8007216:	69fb      	ldr	r3, [r7, #28]
 8007218:	005b      	lsls	r3, r3, #1
 800721a:	fa02 f303 	lsl.w	r3, r2, r3
 800721e:	69ba      	ldr	r2, [r7, #24]
 8007220:	4313      	orrs	r3, r2
 8007222:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	69ba      	ldr	r2, [r7, #24]
 8007228:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	685b      	ldr	r3, [r3, #4]
 800722e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007232:	2b00      	cmp	r3, #0
 8007234:	f000 80e0 	beq.w	80073f8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007238:	4b2f      	ldr	r3, [pc, #188]	; (80072f8 <HAL_GPIO_Init+0x238>)
 800723a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800723e:	4a2e      	ldr	r2, [pc, #184]	; (80072f8 <HAL_GPIO_Init+0x238>)
 8007240:	f043 0302 	orr.w	r3, r3, #2
 8007244:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8007248:	4b2b      	ldr	r3, [pc, #172]	; (80072f8 <HAL_GPIO_Init+0x238>)
 800724a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800724e:	f003 0302 	and.w	r3, r3, #2
 8007252:	60fb      	str	r3, [r7, #12]
 8007254:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007256:	4a29      	ldr	r2, [pc, #164]	; (80072fc <HAL_GPIO_Init+0x23c>)
 8007258:	69fb      	ldr	r3, [r7, #28]
 800725a:	089b      	lsrs	r3, r3, #2
 800725c:	3302      	adds	r3, #2
 800725e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007262:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007264:	69fb      	ldr	r3, [r7, #28]
 8007266:	f003 0303 	and.w	r3, r3, #3
 800726a:	009b      	lsls	r3, r3, #2
 800726c:	220f      	movs	r2, #15
 800726e:	fa02 f303 	lsl.w	r3, r2, r3
 8007272:	43db      	mvns	r3, r3
 8007274:	69ba      	ldr	r2, [r7, #24]
 8007276:	4013      	ands	r3, r2
 8007278:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	4a20      	ldr	r2, [pc, #128]	; (8007300 <HAL_GPIO_Init+0x240>)
 800727e:	4293      	cmp	r3, r2
 8007280:	d052      	beq.n	8007328 <HAL_GPIO_Init+0x268>
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	4a1f      	ldr	r2, [pc, #124]	; (8007304 <HAL_GPIO_Init+0x244>)
 8007286:	4293      	cmp	r3, r2
 8007288:	d031      	beq.n	80072ee <HAL_GPIO_Init+0x22e>
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	4a1e      	ldr	r2, [pc, #120]	; (8007308 <HAL_GPIO_Init+0x248>)
 800728e:	4293      	cmp	r3, r2
 8007290:	d02b      	beq.n	80072ea <HAL_GPIO_Init+0x22a>
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	4a1d      	ldr	r2, [pc, #116]	; (800730c <HAL_GPIO_Init+0x24c>)
 8007296:	4293      	cmp	r3, r2
 8007298:	d025      	beq.n	80072e6 <HAL_GPIO_Init+0x226>
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	4a1c      	ldr	r2, [pc, #112]	; (8007310 <HAL_GPIO_Init+0x250>)
 800729e:	4293      	cmp	r3, r2
 80072a0:	d01f      	beq.n	80072e2 <HAL_GPIO_Init+0x222>
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	4a1b      	ldr	r2, [pc, #108]	; (8007314 <HAL_GPIO_Init+0x254>)
 80072a6:	4293      	cmp	r3, r2
 80072a8:	d019      	beq.n	80072de <HAL_GPIO_Init+0x21e>
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	4a1a      	ldr	r2, [pc, #104]	; (8007318 <HAL_GPIO_Init+0x258>)
 80072ae:	4293      	cmp	r3, r2
 80072b0:	d013      	beq.n	80072da <HAL_GPIO_Init+0x21a>
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	4a19      	ldr	r2, [pc, #100]	; (800731c <HAL_GPIO_Init+0x25c>)
 80072b6:	4293      	cmp	r3, r2
 80072b8:	d00d      	beq.n	80072d6 <HAL_GPIO_Init+0x216>
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	4a18      	ldr	r2, [pc, #96]	; (8007320 <HAL_GPIO_Init+0x260>)
 80072be:	4293      	cmp	r3, r2
 80072c0:	d007      	beq.n	80072d2 <HAL_GPIO_Init+0x212>
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	4a17      	ldr	r2, [pc, #92]	; (8007324 <HAL_GPIO_Init+0x264>)
 80072c6:	4293      	cmp	r3, r2
 80072c8:	d101      	bne.n	80072ce <HAL_GPIO_Init+0x20e>
 80072ca:	2309      	movs	r3, #9
 80072cc:	e02d      	b.n	800732a <HAL_GPIO_Init+0x26a>
 80072ce:	230a      	movs	r3, #10
 80072d0:	e02b      	b.n	800732a <HAL_GPIO_Init+0x26a>
 80072d2:	2308      	movs	r3, #8
 80072d4:	e029      	b.n	800732a <HAL_GPIO_Init+0x26a>
 80072d6:	2307      	movs	r3, #7
 80072d8:	e027      	b.n	800732a <HAL_GPIO_Init+0x26a>
 80072da:	2306      	movs	r3, #6
 80072dc:	e025      	b.n	800732a <HAL_GPIO_Init+0x26a>
 80072de:	2305      	movs	r3, #5
 80072e0:	e023      	b.n	800732a <HAL_GPIO_Init+0x26a>
 80072e2:	2304      	movs	r3, #4
 80072e4:	e021      	b.n	800732a <HAL_GPIO_Init+0x26a>
 80072e6:	2303      	movs	r3, #3
 80072e8:	e01f      	b.n	800732a <HAL_GPIO_Init+0x26a>
 80072ea:	2302      	movs	r3, #2
 80072ec:	e01d      	b.n	800732a <HAL_GPIO_Init+0x26a>
 80072ee:	2301      	movs	r3, #1
 80072f0:	e01b      	b.n	800732a <HAL_GPIO_Init+0x26a>
 80072f2:	bf00      	nop
 80072f4:	58000080 	.word	0x58000080
 80072f8:	58024400 	.word	0x58024400
 80072fc:	58000400 	.word	0x58000400
 8007300:	58020000 	.word	0x58020000
 8007304:	58020400 	.word	0x58020400
 8007308:	58020800 	.word	0x58020800
 800730c:	58020c00 	.word	0x58020c00
 8007310:	58021000 	.word	0x58021000
 8007314:	58021400 	.word	0x58021400
 8007318:	58021800 	.word	0x58021800
 800731c:	58021c00 	.word	0x58021c00
 8007320:	58022000 	.word	0x58022000
 8007324:	58022400 	.word	0x58022400
 8007328:	2300      	movs	r3, #0
 800732a:	69fa      	ldr	r2, [r7, #28]
 800732c:	f002 0203 	and.w	r2, r2, #3
 8007330:	0092      	lsls	r2, r2, #2
 8007332:	4093      	lsls	r3, r2
 8007334:	69ba      	ldr	r2, [r7, #24]
 8007336:	4313      	orrs	r3, r2
 8007338:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800733a:	4938      	ldr	r1, [pc, #224]	; (800741c <HAL_GPIO_Init+0x35c>)
 800733c:	69fb      	ldr	r3, [r7, #28]
 800733e:	089b      	lsrs	r3, r3, #2
 8007340:	3302      	adds	r3, #2
 8007342:	69ba      	ldr	r2, [r7, #24]
 8007344:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007348:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007350:	693b      	ldr	r3, [r7, #16]
 8007352:	43db      	mvns	r3, r3
 8007354:	69ba      	ldr	r2, [r7, #24]
 8007356:	4013      	ands	r3, r2
 8007358:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800735a:	683b      	ldr	r3, [r7, #0]
 800735c:	685b      	ldr	r3, [r3, #4]
 800735e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007362:	2b00      	cmp	r3, #0
 8007364:	d003      	beq.n	800736e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8007366:	69ba      	ldr	r2, [r7, #24]
 8007368:	693b      	ldr	r3, [r7, #16]
 800736a:	4313      	orrs	r3, r2
 800736c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800736e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007372:	69bb      	ldr	r3, [r7, #24]
 8007374:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8007376:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800737a:	685b      	ldr	r3, [r3, #4]
 800737c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800737e:	693b      	ldr	r3, [r7, #16]
 8007380:	43db      	mvns	r3, r3
 8007382:	69ba      	ldr	r2, [r7, #24]
 8007384:	4013      	ands	r3, r2
 8007386:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	685b      	ldr	r3, [r3, #4]
 800738c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007390:	2b00      	cmp	r3, #0
 8007392:	d003      	beq.n	800739c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8007394:	69ba      	ldr	r2, [r7, #24]
 8007396:	693b      	ldr	r3, [r7, #16]
 8007398:	4313      	orrs	r3, r2
 800739a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800739c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80073a0:	69bb      	ldr	r3, [r7, #24]
 80073a2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80073a4:	697b      	ldr	r3, [r7, #20]
 80073a6:	685b      	ldr	r3, [r3, #4]
 80073a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80073aa:	693b      	ldr	r3, [r7, #16]
 80073ac:	43db      	mvns	r3, r3
 80073ae:	69ba      	ldr	r2, [r7, #24]
 80073b0:	4013      	ands	r3, r2
 80073b2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	685b      	ldr	r3, [r3, #4]
 80073b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d003      	beq.n	80073c8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80073c0:	69ba      	ldr	r2, [r7, #24]
 80073c2:	693b      	ldr	r3, [r7, #16]
 80073c4:	4313      	orrs	r3, r2
 80073c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80073c8:	697b      	ldr	r3, [r7, #20]
 80073ca:	69ba      	ldr	r2, [r7, #24]
 80073cc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80073ce:	697b      	ldr	r3, [r7, #20]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80073d4:	693b      	ldr	r3, [r7, #16]
 80073d6:	43db      	mvns	r3, r3
 80073d8:	69ba      	ldr	r2, [r7, #24]
 80073da:	4013      	ands	r3, r2
 80073dc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80073de:	683b      	ldr	r3, [r7, #0]
 80073e0:	685b      	ldr	r3, [r3, #4]
 80073e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d003      	beq.n	80073f2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80073ea:	69ba      	ldr	r2, [r7, #24]
 80073ec:	693b      	ldr	r3, [r7, #16]
 80073ee:	4313      	orrs	r3, r2
 80073f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80073f2:	697b      	ldr	r3, [r7, #20]
 80073f4:	69ba      	ldr	r2, [r7, #24]
 80073f6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80073f8:	69fb      	ldr	r3, [r7, #28]
 80073fa:	3301      	adds	r3, #1
 80073fc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80073fe:	683b      	ldr	r3, [r7, #0]
 8007400:	681a      	ldr	r2, [r3, #0]
 8007402:	69fb      	ldr	r3, [r7, #28]
 8007404:	fa22 f303 	lsr.w	r3, r2, r3
 8007408:	2b00      	cmp	r3, #0
 800740a:	f47f ae63 	bne.w	80070d4 <HAL_GPIO_Init+0x14>
  }
}
 800740e:	bf00      	nop
 8007410:	bf00      	nop
 8007412:	3724      	adds	r7, #36	; 0x24
 8007414:	46bd      	mov	sp, r7
 8007416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741a:	4770      	bx	lr
 800741c:	58000400 	.word	0x58000400

08007420 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007420:	b480      	push	{r7}
 8007422:	b085      	sub	sp, #20
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
 8007428:	460b      	mov	r3, r1
 800742a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	691a      	ldr	r2, [r3, #16]
 8007430:	887b      	ldrh	r3, [r7, #2]
 8007432:	4013      	ands	r3, r2
 8007434:	2b00      	cmp	r3, #0
 8007436:	d002      	beq.n	800743e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007438:	2301      	movs	r3, #1
 800743a:	73fb      	strb	r3, [r7, #15]
 800743c:	e001      	b.n	8007442 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800743e:	2300      	movs	r3, #0
 8007440:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007442:	7bfb      	ldrb	r3, [r7, #15]
}
 8007444:	4618      	mov	r0, r3
 8007446:	3714      	adds	r7, #20
 8007448:	46bd      	mov	sp, r7
 800744a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744e:	4770      	bx	lr

08007450 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007450:	b480      	push	{r7}
 8007452:	b083      	sub	sp, #12
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
 8007458:	460b      	mov	r3, r1
 800745a:	807b      	strh	r3, [r7, #2]
 800745c:	4613      	mov	r3, r2
 800745e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007460:	787b      	ldrb	r3, [r7, #1]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d003      	beq.n	800746e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007466:	887a      	ldrh	r2, [r7, #2]
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800746c:	e003      	b.n	8007476 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800746e:	887b      	ldrh	r3, [r7, #2]
 8007470:	041a      	lsls	r2, r3, #16
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	619a      	str	r2, [r3, #24]
}
 8007476:	bf00      	nop
 8007478:	370c      	adds	r7, #12
 800747a:	46bd      	mov	sp, r7
 800747c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007480:	4770      	bx	lr

08007482 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007482:	b480      	push	{r7}
 8007484:	b085      	sub	sp, #20
 8007486:	af00      	add	r7, sp, #0
 8007488:	6078      	str	r0, [r7, #4]
 800748a:	460b      	mov	r3, r1
 800748c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	695b      	ldr	r3, [r3, #20]
 8007492:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007494:	887a      	ldrh	r2, [r7, #2]
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	4013      	ands	r3, r2
 800749a:	041a      	lsls	r2, r3, #16
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	43d9      	mvns	r1, r3
 80074a0:	887b      	ldrh	r3, [r7, #2]
 80074a2:	400b      	ands	r3, r1
 80074a4:	431a      	orrs	r2, r3
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	619a      	str	r2, [r3, #24]
}
 80074aa:	bf00      	nop
 80074ac:	3714      	adds	r7, #20
 80074ae:	46bd      	mov	sp, r7
 80074b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b4:	4770      	bx	lr

080074b6 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80074b6:	b580      	push	{r7, lr}
 80074b8:	b082      	sub	sp, #8
 80074ba:	af00      	add	r7, sp, #0
 80074bc:	4603      	mov	r3, r0
 80074be:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 80074c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80074c4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80074c8:	88fb      	ldrh	r3, [r7, #6]
 80074ca:	4013      	ands	r3, r2
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d008      	beq.n	80074e2 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80074d0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80074d4:	88fb      	ldrh	r3, [r7, #6]
 80074d6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80074da:	88fb      	ldrh	r3, [r7, #6]
 80074dc:	4618      	mov	r0, r3
 80074de:	f000 f804 	bl	80074ea <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 80074e2:	bf00      	nop
 80074e4:	3708      	adds	r7, #8
 80074e6:	46bd      	mov	sp, r7
 80074e8:	bd80      	pop	{r7, pc}

080074ea <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80074ea:	b480      	push	{r7}
 80074ec:	b083      	sub	sp, #12
 80074ee:	af00      	add	r7, sp, #0
 80074f0:	4603      	mov	r3, r0
 80074f2:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80074f4:	bf00      	nop
 80074f6:	370c      	adds	r7, #12
 80074f8:	46bd      	mov	sp, r7
 80074fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fe:	4770      	bx	lr

08007500 <HAL_HRTIM_Init>:
  * @brief  Initialize a HRTIM instance
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_Init(HRTIM_HandleTypeDef * hhrtim)
{
 8007500:	b580      	push	{r7, lr}
 8007502:	b086      	sub	sp, #24
 8007504:	af00      	add	r7, sp, #0
 8007506:	6078      	str	r0, [r7, #4]
  uint8_t timer_idx;
  uint32_t hrtim_mcr;

  /* Check the HRTIM handle allocation */
  if(hhrtim == NULL)
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	2b00      	cmp	r3, #0
 800750c:	d101      	bne.n	8007512 <HAL_HRTIM_Init+0x12>
  {
    return HAL_ERROR;
 800750e:	2301      	movs	r3, #1
 8007510:	e0bd      	b.n	800768e <HAL_HRTIM_Init+0x18e>
    }
  }
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	2202      	movs	r2, #2
 8007516:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Initialize the DMA handles */
  hhrtim->hdmaMaster = (DMA_HandleTypeDef *)NULL;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	2200      	movs	r2, #0
 800751e:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  hhrtim->hdmaTimerA = (DMA_HandleTypeDef *)NULL;
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	2200      	movs	r2, #0
 8007526:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  hhrtim->hdmaTimerB = (DMA_HandleTypeDef *)NULL;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	2200      	movs	r2, #0
 800752e:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
  hhrtim->hdmaTimerC = (DMA_HandleTypeDef *)NULL;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2200      	movs	r2, #0
 8007536:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  hhrtim->hdmaTimerD = (DMA_HandleTypeDef *)NULL;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	2200      	movs	r2, #0
 800753e:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  hhrtim->hdmaTimerE = (DMA_HandleTypeDef *)NULL;
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	2200      	movs	r2, #0
 8007546:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8

  /* HRTIM output synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_MASTER) != (uint32_t)RESET)
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	689b      	ldr	r3, [r3, #8]
 800754e:	f003 0301 	and.w	r3, r3, #1
 8007552:	2b00      	cmp	r3, #0
 8007554:	d031      	beq.n	80075ba <HAL_HRTIM_Init+0xba>
    assert_param(IS_HRTIM_SYNCOUTPUTPOLARITY(hhrtim->Init.SyncOutputPolarity));

    /* The synchronization output initialization procedure must be done prior
       to the configuration of the MCU outputs (done within HAL_HRTIM_MspInit)
    */
    if (hhrtim->Instance == HRTIM1)
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	4a4f      	ldr	r2, [pc, #316]	; (8007698 <HAL_HRTIM_Init+0x198>)
 800755c:	4293      	cmp	r3, r2
 800755e:	d10e      	bne.n	800757e <HAL_HRTIM_Init+0x7e>
    {
      /* Enable the HRTIM peripheral clock */
      __HAL_RCC_HRTIM1_CLK_ENABLE();
 8007560:	4b4e      	ldr	r3, [pc, #312]	; (800769c <HAL_HRTIM_Init+0x19c>)
 8007562:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8007566:	4a4d      	ldr	r2, [pc, #308]	; (800769c <HAL_HRTIM_Init+0x19c>)
 8007568:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800756c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8007570:	4b4a      	ldr	r3, [pc, #296]	; (800769c <HAL_HRTIM_Init+0x19c>)
 8007572:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8007576:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800757a:	60fb      	str	r3, [r7, #12]
 800757c:	68fb      	ldr	r3, [r7, #12]
    }

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	613b      	str	r3, [r7, #16]

    /* Set the event to be sent on the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_SRC);
 8007586:	693b      	ldr	r3, [r7, #16]
 8007588:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800758c:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputSource & HRTIM_MCR_SYNC_SRC);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	691b      	ldr	r3, [r3, #16]
 8007592:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007596:	693a      	ldr	r2, [r7, #16]
 8007598:	4313      	orrs	r3, r2
 800759a:	613b      	str	r3, [r7, #16]

    /* Set the polarity of the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_OUT);
 800759c:	693b      	ldr	r3, [r7, #16]
 800759e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80075a2:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputPolarity & HRTIM_MCR_SYNC_OUT);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	695b      	ldr	r3, [r3, #20]
 80075a8:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80075ac:	693a      	ldr	r2, [r7, #16]
 80075ae:	4313      	orrs	r3, r2
 80075b0:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	693a      	ldr	r2, [r7, #16]
 80075b8:	601a      	str	r2, [r3, #0]

  /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
  hhrtim->MspInitCallback(hhrtim);
#else
  HAL_HRTIM_MspInit(hhrtim);
 80075ba:	6878      	ldr	r0, [r7, #4]
 80075bc:	f7fb fbae 	bl	8002d1c <HAL_HRTIM_MspInit>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* HRTIM input synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_SLAVE) != (uint32_t)RESET)
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	689b      	ldr	r3, [r3, #8]
 80075c4:	f003 0302 	and.w	r3, r3, #2
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d012      	beq.n	80075f2 <HAL_HRTIM_Init+0xf2>
  {
    /* Check parameters */
    assert_param(IS_HRTIM_SYNCINPUTSOURCE(hhrtim->Init.SyncInputSource));

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	613b      	str	r3, [r7, #16]

    /* Set the synchronization input source */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_IN);
 80075d4:	693b      	ldr	r3, [r7, #16]
 80075d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80075da:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncInputSource & HRTIM_MCR_SYNC_IN);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	68db      	ldr	r3, [r3, #12]
 80075e0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80075e4:	693a      	ldr	r2, [r7, #16]
 80075e6:	4313      	orrs	r3, r2
 80075e8:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	693a      	ldr	r2, [r7, #16]
 80075f0:	601a      	str	r2, [r3, #0]
  }

  /* Initialize the HRTIM state*/
  hhrtim->State = HAL_HRTIM_STATE_READY;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	2201      	movs	r2, #1
 80075f6:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Initialize the lock status of the HRTIM HAL API */
  __HAL_UNLOCK(hhrtim);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	2200      	movs	r2, #0
 80075fe:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  /* Initialize timer related parameters */
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 8007602:	2300      	movs	r3, #0
 8007604:	75fb      	strb	r3, [r7, #23]
 8007606:	e03e      	b.n	8007686 <HAL_HRTIM_Init+0x186>
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
       timer_idx++)
  {
    hhrtim->TimerParam[timer_idx].CaptureTrigger1 = HRTIM_CAPTURETRIGGER_NONE;
 8007608:	7dfa      	ldrb	r2, [r7, #23]
 800760a:	6879      	ldr	r1, [r7, #4]
 800760c:	4613      	mov	r3, r2
 800760e:	00db      	lsls	r3, r3, #3
 8007610:	1a9b      	subs	r3, r3, r2
 8007612:	009b      	lsls	r3, r3, #2
 8007614:	440b      	add	r3, r1
 8007616:	3318      	adds	r3, #24
 8007618:	2200      	movs	r2, #0
 800761a:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].CaptureTrigger2 = HRTIM_CAPTURETRIGGER_NONE;
 800761c:	7dfa      	ldrb	r2, [r7, #23]
 800761e:	6879      	ldr	r1, [r7, #4]
 8007620:	4613      	mov	r3, r2
 8007622:	00db      	lsls	r3, r3, #3
 8007624:	1a9b      	subs	r3, r3, r2
 8007626:	009b      	lsls	r3, r3, #2
 8007628:	440b      	add	r3, r1
 800762a:	331c      	adds	r3, #28
 800762c:	2200      	movs	r2, #0
 800762e:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].InterruptRequests = HRTIM_IT_NONE;
 8007630:	7dfa      	ldrb	r2, [r7, #23]
 8007632:	6879      	ldr	r1, [r7, #4]
 8007634:	4613      	mov	r3, r2
 8007636:	00db      	lsls	r3, r3, #3
 8007638:	1a9b      	subs	r3, r3, r2
 800763a:	009b      	lsls	r3, r3, #2
 800763c:	440b      	add	r3, r1
 800763e:	3320      	adds	r3, #32
 8007640:	2200      	movs	r2, #0
 8007642:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMARequests = HRTIM_IT_NONE;
 8007644:	7dfa      	ldrb	r2, [r7, #23]
 8007646:	6879      	ldr	r1, [r7, #4]
 8007648:	4613      	mov	r3, r2
 800764a:	00db      	lsls	r3, r3, #3
 800764c:	1a9b      	subs	r3, r3, r2
 800764e:	009b      	lsls	r3, r3, #2
 8007650:	440b      	add	r3, r1
 8007652:	3324      	adds	r3, #36	; 0x24
 8007654:	2200      	movs	r2, #0
 8007656:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASrcAddress = 0U;
 8007658:	7dfa      	ldrb	r2, [r7, #23]
 800765a:	6879      	ldr	r1, [r7, #4]
 800765c:	4613      	mov	r3, r2
 800765e:	00db      	lsls	r3, r3, #3
 8007660:	1a9b      	subs	r3, r3, r2
 8007662:	009b      	lsls	r3, r3, #2
 8007664:	440b      	add	r3, r1
 8007666:	3328      	adds	r3, #40	; 0x28
 8007668:	2200      	movs	r2, #0
 800766a:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASize = 0U;
 800766c:	7dfa      	ldrb	r2, [r7, #23]
 800766e:	6879      	ldr	r1, [r7, #4]
 8007670:	4613      	mov	r3, r2
 8007672:	00db      	lsls	r3, r3, #3
 8007674:	1a9b      	subs	r3, r3, r2
 8007676:	009b      	lsls	r3, r3, #2
 8007678:	440b      	add	r3, r1
 800767a:	3330      	adds	r3, #48	; 0x30
 800767c:	2200      	movs	r2, #0
 800767e:	601a      	str	r2, [r3, #0]
       timer_idx++)
 8007680:	7dfb      	ldrb	r3, [r7, #23]
 8007682:	3301      	adds	r3, #1
 8007684:	75fb      	strb	r3, [r7, #23]
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
 8007686:	7dfb      	ldrb	r3, [r7, #23]
 8007688:	2b05      	cmp	r3, #5
 800768a:	d9bd      	bls.n	8007608 <HAL_HRTIM_Init+0x108>
  }

  return HAL_OK;
 800768c:	2300      	movs	r3, #0
}
 800768e:	4618      	mov	r0, r3
 8007690:	3718      	adds	r7, #24
 8007692:	46bd      	mov	sp, r7
 8007694:	bd80      	pop	{r7, pc}
 8007696:	bf00      	nop
 8007698:	40017400 	.word	0x40017400
 800769c:	58024400 	.word	0x58024400

080076a0 <HAL_HRTIM_TimeBaseConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_TimeBaseConfig(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx,
                                           const HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b084      	sub	sp, #16
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	60f8      	str	r0, [r7, #12]
 80076a8:	60b9      	str	r1, [r7, #8]
 80076aa:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));
  assert_param(IS_HRTIM_PRESCALERRATIO(pTimeBaseCfg->PrescalerRatio));
  assert_param(IS_HRTIM_MODE(pTimeBaseCfg->Mode));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 80076b2:	b2db      	uxtb	r3, r3
 80076b4:	2b02      	cmp	r3, #2
 80076b6:	d101      	bne.n	80076bc <HAL_HRTIM_TimeBaseConfig+0x1c>
  {
     return HAL_BUSY;
 80076b8:	2302      	movs	r3, #2
 80076ba:	e015      	b.n	80076e8 <HAL_HRTIM_TimeBaseConfig+0x48>
  }

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	2202      	movs	r2, #2
 80076c0:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 80076c4:	68bb      	ldr	r3, [r7, #8]
 80076c6:	2b05      	cmp	r3, #5
 80076c8:	d104      	bne.n	80076d4 <HAL_HRTIM_TimeBaseConfig+0x34>
  {
    /* Configure master timer time base unit */
    HRTIM_MasterBase_Config(hhrtim, pTimeBaseCfg);
 80076ca:	6879      	ldr	r1, [r7, #4]
 80076cc:	68f8      	ldr	r0, [r7, #12]
 80076ce:	f000 fc4d 	bl	8007f6c <HRTIM_MasterBase_Config>
 80076d2:	e004      	b.n	80076de <HAL_HRTIM_TimeBaseConfig+0x3e>
  }
  else
  {
    /* Configure timing unit time base unit */
    HRTIM_TimingUnitBase_Config(hhrtim, TimerIdx, pTimeBaseCfg);
 80076d4:	687a      	ldr	r2, [r7, #4]
 80076d6:	68b9      	ldr	r1, [r7, #8]
 80076d8:	68f8      	ldr	r0, [r7, #12]
 80076da:	f000 fc76 	bl	8007fca <HRTIM_TimingUnitBase_Config>
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	2201      	movs	r2, #1
 80076e2:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  return HAL_OK;
 80076e6:	2300      	movs	r3, #0
}
 80076e8:	4618      	mov	r0, r3
 80076ea:	3710      	adds	r7, #16
 80076ec:	46bd      	mov	sp, r7
 80076ee:	bd80      	pop	{r7, pc}

080076f0 <HAL_HRTIM_WaveformTimerConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerConfig(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t TimerIdx,
                                                const HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 80076f0:	b580      	push	{r7, lr}
 80076f2:	b084      	sub	sp, #16
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	60f8      	str	r0, [r7, #12]
 80076f8:	60b9      	str	r1, [r7, #8]
 80076fa:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_DACSYNC(pTimerCfg->DACSynchro));
  assert_param(IS_HRTIM_PRELOAD(pTimerCfg->PreloadEnable));
  assert_param(IS_HRTIM_TIMERBURSTMODE(pTimerCfg->BurstMode));
  assert_param(IS_HRTIM_UPDATEONREPETITION(pTimerCfg->RepetitionUpdate));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8007702:	b2db      	uxtb	r3, r3
 8007704:	2b02      	cmp	r3, #2
 8007706:	d101      	bne.n	800770c <HAL_HRTIM_WaveformTimerConfig+0x1c>
  {
     return HAL_BUSY;
 8007708:	2302      	movs	r3, #2
 800770a:	e05f      	b.n	80077cc <HAL_HRTIM_WaveformTimerConfig+0xdc>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8007712:	2b01      	cmp	r3, #1
 8007714:	d101      	bne.n	800771a <HAL_HRTIM_WaveformTimerConfig+0x2a>
 8007716:	2302      	movs	r3, #2
 8007718:	e058      	b.n	80077cc <HAL_HRTIM_WaveformTimerConfig+0xdc>
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	2201      	movs	r2, #1
 800771e:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	2202      	movs	r2, #2
 8007726:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 800772a:	68bb      	ldr	r3, [r7, #8]
 800772c:	2b05      	cmp	r3, #5
 800772e:	d104      	bne.n	800773a <HAL_HRTIM_WaveformTimerConfig+0x4a>
    assert_param(IS_HRTIM_UPDATEGATING_MASTER(pTimerCfg->UpdateGating));
    assert_param(IS_HRTIM_MASTER_IT(pTimerCfg->InterruptRequests));
    assert_param(IS_HRTIM_MASTER_DMA(pTimerCfg->DMARequests));

    /* Configure master timer */
    HRTIM_MasterWaveform_Config(hhrtim, pTimerCfg);
 8007730:	6879      	ldr	r1, [r7, #4]
 8007732:	68f8      	ldr	r0, [r7, #12]
 8007734:	f000 fc89 	bl	800804a <HRTIM_MasterWaveform_Config>
 8007738:	e004      	b.n	8007744 <HAL_HRTIM_WaveformTimerConfig+0x54>
    assert_param(IS_HRTIM_TIMUPDATETRIGGER(pTimerCfg->UpdateTrigger));
    assert_param(IS_HRTIM_TIMRESETTRIGGER(pTimerCfg->ResetTrigger));
    assert_param(IS_HRTIM_TIMUPDATEONRESET(pTimerCfg->ResetUpdate));

    /* Configure timing unit */
    HRTIM_TimingUnitWaveform_Config(hhrtim, TimerIdx, pTimerCfg);
 800773a:	687a      	ldr	r2, [r7, #4]
 800773c:	68b9      	ldr	r1, [r7, #8]
 800773e:	68f8      	ldr	r0, [r7, #12]
 8007740:	f000 fcea 	bl	8008118 <HRTIM_TimingUnitWaveform_Config>
  }

  /* Update timer parameters */
  hhrtim->TimerParam[TimerIdx].InterruptRequests = pTimerCfg->InterruptRequests;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	6819      	ldr	r1, [r3, #0]
 8007748:	68f8      	ldr	r0, [r7, #12]
 800774a:	68ba      	ldr	r2, [r7, #8]
 800774c:	4613      	mov	r3, r2
 800774e:	00db      	lsls	r3, r3, #3
 8007750:	1a9b      	subs	r3, r3, r2
 8007752:	009b      	lsls	r3, r3, #2
 8007754:	4403      	add	r3, r0
 8007756:	3320      	adds	r3, #32
 8007758:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMARequests = pTimerCfg->DMARequests;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	6859      	ldr	r1, [r3, #4]
 800775e:	68f8      	ldr	r0, [r7, #12]
 8007760:	68ba      	ldr	r2, [r7, #8]
 8007762:	4613      	mov	r3, r2
 8007764:	00db      	lsls	r3, r3, #3
 8007766:	1a9b      	subs	r3, r3, r2
 8007768:	009b      	lsls	r3, r3, #2
 800776a:	4403      	add	r3, r0
 800776c:	3324      	adds	r3, #36	; 0x24
 800776e:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASrcAddress = pTimerCfg->DMASrcAddress;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	6899      	ldr	r1, [r3, #8]
 8007774:	68f8      	ldr	r0, [r7, #12]
 8007776:	68ba      	ldr	r2, [r7, #8]
 8007778:	4613      	mov	r3, r2
 800777a:	00db      	lsls	r3, r3, #3
 800777c:	1a9b      	subs	r3, r3, r2
 800777e:	009b      	lsls	r3, r3, #2
 8007780:	4403      	add	r3, r0
 8007782:	3328      	adds	r3, #40	; 0x28
 8007784:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMADstAddress = pTimerCfg->DMADstAddress;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	68d9      	ldr	r1, [r3, #12]
 800778a:	68f8      	ldr	r0, [r7, #12]
 800778c:	68ba      	ldr	r2, [r7, #8]
 800778e:	4613      	mov	r3, r2
 8007790:	00db      	lsls	r3, r3, #3
 8007792:	1a9b      	subs	r3, r3, r2
 8007794:	009b      	lsls	r3, r3, #2
 8007796:	4403      	add	r3, r0
 8007798:	332c      	adds	r3, #44	; 0x2c
 800779a:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASize = pTimerCfg->DMASize;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	6919      	ldr	r1, [r3, #16]
 80077a0:	68f8      	ldr	r0, [r7, #12]
 80077a2:	68ba      	ldr	r2, [r7, #8]
 80077a4:	4613      	mov	r3, r2
 80077a6:	00db      	lsls	r3, r3, #3
 80077a8:	1a9b      	subs	r3, r3, r2
 80077aa:	009b      	lsls	r3, r3, #2
 80077ac:	4403      	add	r3, r0
 80077ae:	3330      	adds	r3, #48	; 0x30
 80077b0:	6019      	str	r1, [r3, #0]

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 80077b2:	68b9      	ldr	r1, [r7, #8]
 80077b4:	68f8      	ldr	r0, [r7, #12]
 80077b6:	f000 fec7 	bl	8008548 <HRTIM_ForceRegistersUpdate>

  hhrtim->State = HAL_HRTIM_STATE_READY;
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	2201      	movs	r2, #1
 80077be:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	2200      	movs	r2, #0
 80077c6:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 80077ca:	2300      	movs	r3, #0
}
 80077cc:	4618      	mov	r0, r3
 80077ce:	3710      	adds	r7, #16
 80077d0:	46bd      	mov	sp, r7
 80077d2:	bd80      	pop	{r7, pc}

080077d4 <HAL_HRTIM_WaveformCompareConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCompareConfig(HRTIM_HandleTypeDef * hhrtim,
                                                  uint32_t TimerIdx,
                                                  uint32_t CompareUnit,
                                                  const HRTIM_CompareCfgTypeDef* pCompareCfg)
{
 80077d4:	b480      	push	{r7}
 80077d6:	b085      	sub	sp, #20
 80077d8:	af00      	add	r7, sp, #0
 80077da:	60f8      	str	r0, [r7, #12]
 80077dc:	60b9      	str	r1, [r7, #8]
 80077de:	607a      	str	r2, [r7, #4]
 80077e0:	603b      	str	r3, [r7, #0]
  /* Check parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 80077e8:	b2db      	uxtb	r3, r3
 80077ea:	2b02      	cmp	r3, #2
 80077ec:	d101      	bne.n	80077f2 <HAL_HRTIM_WaveformCompareConfig+0x1e>
  {
     return HAL_BUSY;
 80077ee:	2302      	movs	r3, #2
 80077f0:	e157      	b.n	8007aa2 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 80077f8:	2b01      	cmp	r3, #1
 80077fa:	d101      	bne.n	8007800 <HAL_HRTIM_WaveformCompareConfig+0x2c>
 80077fc:	2302      	movs	r3, #2
 80077fe:	e150      	b.n	8007aa2 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	2201      	movs	r2, #1
 8007804:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	2202      	movs	r2, #2
 800780c:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Configure the compare unit */
  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8007810:	68bb      	ldr	r3, [r7, #8]
 8007812:	2b05      	cmp	r3, #5
 8007814:	d140      	bne.n	8007898 <HAL_HRTIM_WaveformCompareConfig+0xc4>
  {
    switch (CompareUnit)
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	3b01      	subs	r3, #1
 800781a:	2b07      	cmp	r3, #7
 800781c:	d82a      	bhi.n	8007874 <HAL_HRTIM_WaveformCompareConfig+0xa0>
 800781e:	a201      	add	r2, pc, #4	; (adr r2, 8007824 <HAL_HRTIM_WaveformCompareConfig+0x50>)
 8007820:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007824:	08007845 	.word	0x08007845
 8007828:	08007851 	.word	0x08007851
 800782c:	08007875 	.word	0x08007875
 8007830:	0800785d 	.word	0x0800785d
 8007834:	08007875 	.word	0x08007875
 8007838:	08007875 	.word	0x08007875
 800783c:	08007875 	.word	0x08007875
 8007840:	08007869 	.word	0x08007869
    {
      case HRTIM_COMPAREUNIT_1:
        {
        hhrtim->Instance->sMasterRegs.MCMP1R = pCompareCfg->CompareValue;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	683a      	ldr	r2, [r7, #0]
 800784a:	6812      	ldr	r2, [r2, #0]
 800784c:	61da      	str	r2, [r3, #28]
        break;
 800784e:	e01a      	b.n	8007886 <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_2:
        {
        hhrtim->Instance->sMasterRegs.MCMP2R = pCompareCfg->CompareValue;
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	683a      	ldr	r2, [r7, #0]
 8007856:	6812      	ldr	r2, [r2, #0]
 8007858:	625a      	str	r2, [r3, #36]	; 0x24
        break;
 800785a:	e014      	b.n	8007886 <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_3:
        {
        hhrtim->Instance->sMasterRegs.MCMP3R = pCompareCfg->CompareValue;
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	683a      	ldr	r2, [r7, #0]
 8007862:	6812      	ldr	r2, [r2, #0]
 8007864:	629a      	str	r2, [r3, #40]	; 0x28
        break;
 8007866:	e00e      	b.n	8007886 <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_4:
        {
        hhrtim->Instance->sMasterRegs.MCMP4R = pCompareCfg->CompareValue;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	683a      	ldr	r2, [r7, #0]
 800786e:	6812      	ldr	r2, [r2, #0]
 8007870:	62da      	str	r2, [r3, #44]	; 0x2c
        break;
 8007872:	e008      	b.n	8007886 <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      default:
        {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	2207      	movs	r2, #7
 8007878:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

        /* Process Unlocked */
        __HAL_UNLOCK(hhrtim);
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	2200      	movs	r2, #0
 8007880:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

        break;
 8007884:	bf00      	nop
        }
    }

    if(hhrtim->State == HAL_HRTIM_STATE_ERROR)
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 800788c:	b2db      	uxtb	r3, r3
 800788e:	2b07      	cmp	r3, #7
 8007890:	f040 80fe 	bne.w	8007a90 <HAL_HRTIM_WaveformCompareConfig+0x2bc>
    {
     return HAL_ERROR;
 8007894:	2301      	movs	r3, #1
 8007896:	e104      	b.n	8007aa2 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
    }

  }
  else
  {
    switch (CompareUnit)
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	3b01      	subs	r3, #1
 800789c:	2b07      	cmp	r3, #7
 800789e:	f200 80e3 	bhi.w	8007a68 <HAL_HRTIM_WaveformCompareConfig+0x294>
 80078a2:	a201      	add	r2, pc, #4	; (adr r2, 80078a8 <HAL_HRTIM_WaveformCompareConfig+0xd4>)
 80078a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078a8:	080078c9 	.word	0x080078c9
 80078ac:	080078dd 	.word	0x080078dd
 80078b0:	08007a69 	.word	0x08007a69
 80078b4:	08007999 	.word	0x08007999
 80078b8:	08007a69 	.word	0x08007a69
 80078bc:	08007a69 	.word	0x08007a69
 80078c0:	08007a69 	.word	0x08007a69
 80078c4:	080079ad 	.word	0x080079ad
    {
    case HRTIM_COMPAREUNIT_1:
      {
        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->CompareValue;
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	6819      	ldr	r1, [r3, #0]
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	681a      	ldr	r2, [r3, #0]
 80078d0:	68bb      	ldr	r3, [r7, #8]
 80078d2:	01db      	lsls	r3, r3, #7
 80078d4:	440b      	add	r3, r1
 80078d6:	339c      	adds	r3, #156	; 0x9c
 80078d8:	601a      	str	r2, [r3, #0]
        break;
 80078da:	e0d1      	b.n	8007a80 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
      {
        /* Check parameters */
        assert_param(IS_HRTIM_COMPAREUNIT_AUTODELAYEDMODE(CompareUnit, pCompareCfg->AutoDelayedMode));

        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP2xR = pCompareCfg->CompareValue;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	6819      	ldr	r1, [r3, #0]
 80078e0:	683b      	ldr	r3, [r7, #0]
 80078e2:	681a      	ldr	r2, [r3, #0]
 80078e4:	68bb      	ldr	r3, [r7, #8]
 80078e6:	01db      	lsls	r3, r3, #7
 80078e8:	440b      	add	r3, r1
 80078ea:	33a4      	adds	r3, #164	; 0xa4
 80078ec:	601a      	str	r2, [r3, #0]

        if (pCompareCfg->AutoDelayedMode != HRTIM_AUTODELAYEDMODE_REGULAR)
 80078ee:	683b      	ldr	r3, [r7, #0]
 80078f0:	685b      	ldr	r3, [r3, #4]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d03f      	beq.n	8007976 <HAL_HRTIM_WaveformCompareConfig+0x1a2>
        {
          /* Configure auto-delayed mode */
          /* DELCMP2 bitfield must be reset when reprogrammed from one value */
          /* to the other to reinitialize properly the auto-delayed mechanism */
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~HRTIM_TIMCR_DELCMP2;
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	681a      	ldr	r2, [r3, #0]
 80078fa:	68bb      	ldr	r3, [r7, #8]
 80078fc:	3301      	adds	r3, #1
 80078fe:	01db      	lsls	r3, r3, #7
 8007900:	4413      	add	r3, r2
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	68fa      	ldr	r2, [r7, #12]
 8007906:	6811      	ldr	r1, [r2, #0]
 8007908:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800790c:	68bb      	ldr	r3, [r7, #8]
 800790e:	3301      	adds	r3, #1
 8007910:	01db      	lsls	r3, r3, #7
 8007912:	440b      	add	r3, r1
 8007914:	601a      	str	r2, [r3, #0]
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR |= pCompareCfg->AutoDelayedMode;
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	681a      	ldr	r2, [r3, #0]
 800791a:	68bb      	ldr	r3, [r7, #8]
 800791c:	3301      	adds	r3, #1
 800791e:	01db      	lsls	r3, r3, #7
 8007920:	4413      	add	r3, r2
 8007922:	681a      	ldr	r2, [r3, #0]
 8007924:	683b      	ldr	r3, [r7, #0]
 8007926:	685b      	ldr	r3, [r3, #4]
 8007928:	68f9      	ldr	r1, [r7, #12]
 800792a:	6809      	ldr	r1, [r1, #0]
 800792c:	431a      	orrs	r2, r3
 800792e:	68bb      	ldr	r3, [r7, #8]
 8007930:	3301      	adds	r3, #1
 8007932:	01db      	lsls	r3, r3, #7
 8007934:	440b      	add	r3, r1
 8007936:	601a      	str	r2, [r3, #0]

          /* Set the compare value for timeout compare unit (if any) */
          if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1)
 8007938:	683b      	ldr	r3, [r7, #0]
 800793a:	685b      	ldr	r3, [r3, #4]
 800793c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007940:	d109      	bne.n	8007956 <HAL_HRTIM_WaveformCompareConfig+0x182>
          {
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->AutoDelayedTimeout;
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	6819      	ldr	r1, [r3, #0]
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	689a      	ldr	r2, [r3, #8]
 800794a:	68bb      	ldr	r3, [r7, #8]
 800794c:	01db      	lsls	r3, r3, #7
 800794e:	440b      	add	r3, r1
 8007950:	339c      	adds	r3, #156	; 0x9c
 8007952:	601a      	str	r2, [r3, #0]
        else
        {
          /* Clear HRTIM_TIMxCR.DELCMP2 bitfield */
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP2, 0U);
        }
         break;
 8007954:	e091      	b.n	8007a7a <HAL_HRTIM_WaveformCompareConfig+0x2a6>
          else if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3)
 8007956:	683b      	ldr	r3, [r7, #0]
 8007958:	685b      	ldr	r3, [r3, #4]
 800795a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800795e:	f040 808c 	bne.w	8007a7a <HAL_HRTIM_WaveformCompareConfig+0x2a6>
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->AutoDelayedTimeout;
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	6819      	ldr	r1, [r3, #0]
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	689a      	ldr	r2, [r3, #8]
 800796a:	68bb      	ldr	r3, [r7, #8]
 800796c:	01db      	lsls	r3, r3, #7
 800796e:	440b      	add	r3, r1
 8007970:	33a8      	adds	r3, #168	; 0xa8
 8007972:	601a      	str	r2, [r3, #0]
         break;
 8007974:	e081      	b.n	8007a7a <HAL_HRTIM_WaveformCompareConfig+0x2a6>
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP2, 0U);
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681a      	ldr	r2, [r3, #0]
 800797a:	68bb      	ldr	r3, [r7, #8]
 800797c:	3301      	adds	r3, #1
 800797e:	01db      	lsls	r3, r3, #7
 8007980:	4413      	add	r3, r2
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	68fa      	ldr	r2, [r7, #12]
 8007986:	6811      	ldr	r1, [r2, #0]
 8007988:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800798c:	68bb      	ldr	r3, [r7, #8]
 800798e:	3301      	adds	r3, #1
 8007990:	01db      	lsls	r3, r3, #7
 8007992:	440b      	add	r3, r1
 8007994:	601a      	str	r2, [r3, #0]
         break;
 8007996:	e070      	b.n	8007a7a <HAL_HRTIM_WaveformCompareConfig+0x2a6>
      }

    case HRTIM_COMPAREUNIT_3:
      {
        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->CompareValue;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	6819      	ldr	r1, [r3, #0]
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	681a      	ldr	r2, [r3, #0]
 80079a0:	68bb      	ldr	r3, [r7, #8]
 80079a2:	01db      	lsls	r3, r3, #7
 80079a4:	440b      	add	r3, r1
 80079a6:	33a8      	adds	r3, #168	; 0xa8
 80079a8:	601a      	str	r2, [r3, #0]
        break;
 80079aa:	e069      	b.n	8007a80 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
      {
        /* Check parameters */
        assert_param(IS_HRTIM_COMPAREUNIT_AUTODELAYEDMODE(CompareUnit, pCompareCfg->AutoDelayedMode));

        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP4xR = pCompareCfg->CompareValue;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	6819      	ldr	r1, [r3, #0]
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	681a      	ldr	r2, [r3, #0]
 80079b4:	68bb      	ldr	r3, [r7, #8]
 80079b6:	01db      	lsls	r3, r3, #7
 80079b8:	440b      	add	r3, r1
 80079ba:	33ac      	adds	r3, #172	; 0xac
 80079bc:	601a      	str	r2, [r3, #0]

        if (pCompareCfg->AutoDelayedMode != HRTIM_AUTODELAYEDMODE_REGULAR)
 80079be:	683b      	ldr	r3, [r7, #0]
 80079c0:	685b      	ldr	r3, [r3, #4]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d03f      	beq.n	8007a46 <HAL_HRTIM_WaveformCompareConfig+0x272>
        {
          /* Configure auto-delayed mode */
          /* DELCMP4 bitfield must be reset when reprogrammed from one value */
          /* to the other to reinitialize properly the auto-delayed mechanism */
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~HRTIM_TIMCR_DELCMP4;
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	681a      	ldr	r2, [r3, #0]
 80079ca:	68bb      	ldr	r3, [r7, #8]
 80079cc:	3301      	adds	r3, #1
 80079ce:	01db      	lsls	r3, r3, #7
 80079d0:	4413      	add	r3, r2
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	68fa      	ldr	r2, [r7, #12]
 80079d6:	6811      	ldr	r1, [r2, #0]
 80079d8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80079dc:	68bb      	ldr	r3, [r7, #8]
 80079de:	3301      	adds	r3, #1
 80079e0:	01db      	lsls	r3, r3, #7
 80079e2:	440b      	add	r3, r1
 80079e4:	601a      	str	r2, [r3, #0]
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR |= (pCompareCfg->AutoDelayedMode << 2U);
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	681a      	ldr	r2, [r3, #0]
 80079ea:	68bb      	ldr	r3, [r7, #8]
 80079ec:	3301      	adds	r3, #1
 80079ee:	01db      	lsls	r3, r3, #7
 80079f0:	4413      	add	r3, r2
 80079f2:	681a      	ldr	r2, [r3, #0]
 80079f4:	683b      	ldr	r3, [r7, #0]
 80079f6:	685b      	ldr	r3, [r3, #4]
 80079f8:	009b      	lsls	r3, r3, #2
 80079fa:	68f9      	ldr	r1, [r7, #12]
 80079fc:	6809      	ldr	r1, [r1, #0]
 80079fe:	431a      	orrs	r2, r3
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	3301      	adds	r3, #1
 8007a04:	01db      	lsls	r3, r3, #7
 8007a06:	440b      	add	r3, r1
 8007a08:	601a      	str	r2, [r3, #0]

          /* Set the compare value for timeout compare unit (if any) */
          if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1)
 8007a0a:	683b      	ldr	r3, [r7, #0]
 8007a0c:	685b      	ldr	r3, [r3, #4]
 8007a0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a12:	d109      	bne.n	8007a28 <HAL_HRTIM_WaveformCompareConfig+0x254>
          {
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->AutoDelayedTimeout;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	6819      	ldr	r1, [r3, #0]
 8007a18:	683b      	ldr	r3, [r7, #0]
 8007a1a:	689a      	ldr	r2, [r3, #8]
 8007a1c:	68bb      	ldr	r3, [r7, #8]
 8007a1e:	01db      	lsls	r3, r3, #7
 8007a20:	440b      	add	r3, r1
 8007a22:	339c      	adds	r3, #156	; 0x9c
 8007a24:	601a      	str	r2, [r3, #0]
        else
        {
          /* Clear HRTIM_TIMxCR.DELCMP4 bitfield */
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP4, 0U);
        }
         break;
 8007a26:	e02a      	b.n	8007a7e <HAL_HRTIM_WaveformCompareConfig+0x2aa>
          else if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3)
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	685b      	ldr	r3, [r3, #4]
 8007a2c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007a30:	d125      	bne.n	8007a7e <HAL_HRTIM_WaveformCompareConfig+0x2aa>
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->AutoDelayedTimeout;
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	6819      	ldr	r1, [r3, #0]
 8007a36:	683b      	ldr	r3, [r7, #0]
 8007a38:	689a      	ldr	r2, [r3, #8]
 8007a3a:	68bb      	ldr	r3, [r7, #8]
 8007a3c:	01db      	lsls	r3, r3, #7
 8007a3e:	440b      	add	r3, r1
 8007a40:	33a8      	adds	r3, #168	; 0xa8
 8007a42:	601a      	str	r2, [r3, #0]
         break;
 8007a44:	e01b      	b.n	8007a7e <HAL_HRTIM_WaveformCompareConfig+0x2aa>
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP4, 0U);
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	681a      	ldr	r2, [r3, #0]
 8007a4a:	68bb      	ldr	r3, [r7, #8]
 8007a4c:	3301      	adds	r3, #1
 8007a4e:	01db      	lsls	r3, r3, #7
 8007a50:	4413      	add	r3, r2
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	68fa      	ldr	r2, [r7, #12]
 8007a56:	6811      	ldr	r1, [r2, #0]
 8007a58:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007a5c:	68bb      	ldr	r3, [r7, #8]
 8007a5e:	3301      	adds	r3, #1
 8007a60:	01db      	lsls	r3, r3, #7
 8007a62:	440b      	add	r3, r1
 8007a64:	601a      	str	r2, [r3, #0]
         break;
 8007a66:	e00a      	b.n	8007a7e <HAL_HRTIM_WaveformCompareConfig+0x2aa>
      }

  default:
     {
      hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	2207      	movs	r2, #7
 8007a6c:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

      /* Process Unlocked */
      __HAL_UNLOCK(hhrtim);
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	2200      	movs	r2, #0
 8007a74:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

      break;
 8007a78:	e002      	b.n	8007a80 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
         break;
 8007a7a:	bf00      	nop
 8007a7c:	e000      	b.n	8007a80 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
         break;
 8007a7e:	bf00      	nop
     }
   }

   if(hhrtim->State == HAL_HRTIM_STATE_ERROR)
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8007a86:	b2db      	uxtb	r3, r3
 8007a88:	2b07      	cmp	r3, #7
 8007a8a:	d101      	bne.n	8007a90 <HAL_HRTIM_WaveformCompareConfig+0x2bc>
   {
     return HAL_ERROR;
 8007a8c:	2301      	movs	r3, #1
 8007a8e:	e008      	b.n	8007aa2 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
   }

  }
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	2201      	movs	r2, #1
 8007a94:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 8007aa0:	2300      	movs	r3, #0
}
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	3714      	adds	r7, #20
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aac:	4770      	bx	lr
 8007aae:	bf00      	nop

08007ab0 <HAL_HRTIM_WaveformOutputConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputConfig(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t TimerIdx,
                                                uint32_t Output,
                                                const HRTIM_OutputCfgTypeDef * pOutputCfg)
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b084      	sub	sp, #16
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	60f8      	str	r0, [r7, #12]
 8007ab8:	60b9      	str	r1, [r7, #8]
 8007aba:	607a      	str	r2, [r7, #4]
 8007abc:	603b      	str	r3, [r7, #0]
  assert_param(IS_HRTIM_OUTPUTIDLEMODE(pOutputCfg->IdleMode));
  assert_param(IS_HRTIM_OUTPUTFAULTLEVEL(pOutputCfg->FaultLevel));
  assert_param(IS_HRTIM_OUTPUTCHOPPERMODE(pOutputCfg->ChopperModeEnable));
  assert_param(IS_HRTIM_OUTPUTBURSTMODEENTRY(pOutputCfg->BurstModeEntryDelayed));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8007ac4:	b2db      	uxtb	r3, r3
 8007ac6:	2b02      	cmp	r3, #2
 8007ac8:	d101      	bne.n	8007ace <HAL_HRTIM_WaveformOutputConfig+0x1e>
  {
     return HAL_BUSY;
 8007aca:	2302      	movs	r3, #2
 8007acc:	e01d      	b.n	8007b0a <HAL_HRTIM_WaveformOutputConfig+0x5a>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8007ad4:	2b01      	cmp	r3, #1
 8007ad6:	d101      	bne.n	8007adc <HAL_HRTIM_WaveformOutputConfig+0x2c>
 8007ad8:	2302      	movs	r3, #2
 8007ada:	e016      	b.n	8007b0a <HAL_HRTIM_WaveformOutputConfig+0x5a>
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	2201      	movs	r2, #1
 8007ae0:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	2202      	movs	r2, #2
 8007ae8:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Configure the timer output */
  HRTIM_OutputConfig(hhrtim,
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	687a      	ldr	r2, [r7, #4]
 8007af0:	68b9      	ldr	r1, [r7, #8]
 8007af2:	68f8      	ldr	r0, [r7, #12]
 8007af4:	f000 fc50 	bl	8008398 <HRTIM_OutputConfig>
                     TimerIdx,
                     Output,
                     pOutputCfg);

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	2201      	movs	r2, #1
 8007afc:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	2200      	movs	r2, #0
 8007b04:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 8007b08:	2300      	movs	r3, #0
}
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	3710      	adds	r7, #16
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	bd80      	pop	{r7, pc}

08007b12 <HAL_HRTIM_WaveformOutputStart>:
  *                    @arg HRTIM_OUTPUT_TE2: Timer E - Output 2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputStart(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t OutputsToStart)
{
 8007b12:	b480      	push	{r7}
 8007b14:	b083      	sub	sp, #12
 8007b16:	af00      	add	r7, sp, #0
 8007b18:	6078      	str	r0, [r7, #4]
 8007b1a:	6039      	str	r1, [r7, #0]
   /* Check the parameters */
  assert_param(IS_HRTIM_OUTPUT(OutputsToStart));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8007b22:	2b01      	cmp	r3, #1
 8007b24:	d101      	bne.n	8007b2a <HAL_HRTIM_WaveformOutputStart+0x18>
 8007b26:	2302      	movs	r3, #2
 8007b28:	e01a      	b.n	8007b60 <HAL_HRTIM_WaveformOutputStart+0x4e>
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	2201      	movs	r2, #1
 8007b2e:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	2202      	movs	r2, #2
 8007b36:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Enable the HRTIM outputs */
  hhrtim->Instance->sCommonRegs.OENR |= (OutputsToStart);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	f8d3 1394 	ldr.w	r1, [r3, #916]	; 0x394
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	683a      	ldr	r2, [r7, #0]
 8007b48:	430a      	orrs	r2, r1
 8007b4a:	f8c3 2394 	str.w	r2, [r3, #916]	; 0x394

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	2201      	movs	r2, #1
 8007b52:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	2200      	movs	r2, #0
 8007b5a:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 8007b5e:	2300      	movs	r3, #0
}
 8007b60:	4618      	mov	r0, r3
 8007b62:	370c      	adds	r7, #12
 8007b64:	46bd      	mov	sp, r7
 8007b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6a:	4770      	bx	lr

08007b6c <HAL_HRTIM_WaveformOutputStop>:
  *                    @arg HRTIM_OUTPUT_TE2: Timer E - Output 2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputStop(HRTIM_HandleTypeDef * hhrtim,
                                               uint32_t OutputsToStop)
{
 8007b6c:	b480      	push	{r7}
 8007b6e:	b083      	sub	sp, #12
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	6078      	str	r0, [r7, #4]
 8007b74:	6039      	str	r1, [r7, #0]
   /* Check the parameters */
  assert_param(IS_HRTIM_OUTPUT(OutputsToStop));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8007b7c:	2b01      	cmp	r3, #1
 8007b7e:	d101      	bne.n	8007b84 <HAL_HRTIM_WaveformOutputStop+0x18>
 8007b80:	2302      	movs	r3, #2
 8007b82:	e01a      	b.n	8007bba <HAL_HRTIM_WaveformOutputStop+0x4e>
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2201      	movs	r2, #1
 8007b88:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	2202      	movs	r2, #2
 8007b90:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Enable the HRTIM outputs */
  hhrtim->Instance->sCommonRegs.ODISR |= (OutputsToStop);
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	f8d3 1398 	ldr.w	r1, [r3, #920]	; 0x398
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	683a      	ldr	r2, [r7, #0]
 8007ba2:	430a      	orrs	r2, r1
 8007ba4:	f8c3 2398 	str.w	r2, [r3, #920]	; 0x398

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	2201      	movs	r2, #1
 8007bac:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 8007bb8:	2300      	movs	r3, #0
}
 8007bba:	4618      	mov	r0, r3
 8007bbc:	370c      	adds	r7, #12
 8007bbe:	46bd      	mov	sp, r7
 8007bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc4:	4770      	bx	lr
	...

08007bc8 <HAL_HRTIM_WaveformCountStart_IT>:
  *       function.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCountStart_IT(HRTIM_HandleTypeDef * hhrtim,
                                                    uint32_t Timers)
{
 8007bc8:	b480      	push	{r7}
 8007bca:	b085      	sub	sp, #20
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]
 8007bd0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERID(Timers));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8007bd8:	2b01      	cmp	r3, #1
 8007bda:	d101      	bne.n	8007be0 <HAL_HRTIM_WaveformCountStart_IT+0x18>
 8007bdc:	2302      	movs	r3, #2
 8007bde:	e05b      	b.n	8007c98 <HAL_HRTIM_WaveformCountStart_IT+0xd0>
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2201      	movs	r2, #1
 8007be4:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2202      	movs	r2, #2
 8007bec:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Enable HRTIM interrupts (if required) */
  __HAL_HRTIM_ENABLE_IT(hhrtim, hhrtim->Init.HRTIMInterruptResquests);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	f8d3 1390 	ldr.w	r1, [r3, #912]	; 0x390
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	685a      	ldr	r2, [r3, #4]
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	430a      	orrs	r2, r1
 8007c02:	f8c3 2390 	str.w	r2, [r3, #912]	; 0x390

  /* Enable master timer related interrupts (if required) */
  if ((Timers & HRTIM_TIMERID_MASTER) != 0U)
 8007c06:	683b      	ldr	r3, [r7, #0]
 8007c08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d009      	beq.n	8007c24 <HAL_HRTIM_WaveformCountStart_IT+0x5c>
  {
    __HAL_HRTIM_MASTER_ENABLE_IT(hhrtim,
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	68d9      	ldr	r1, [r3, #12]
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	430a      	orrs	r2, r1
 8007c22:	60da      	str	r2, [r3, #12]
                                 hhrtim->TimerParam[HRTIM_TIMERINDEX_MASTER].InterruptRequests);
  }

  /* Enable timing unit related interrupts (if required) */
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 8007c24:	2300      	movs	r3, #0
 8007c26:	73fb      	strb	r3, [r7, #15]
 8007c28:	e022      	b.n	8007c70 <HAL_HRTIM_WaveformCountStart_IT+0xa8>
       timer_idx < HRTIM_TIMERINDEX_MASTER ;
       timer_idx++)
  {
    if ((Timers & TimerIdxToTimerId[timer_idx]) != 0U)
 8007c2a:	7bfb      	ldrb	r3, [r7, #15]
 8007c2c:	4a1d      	ldr	r2, [pc, #116]	; (8007ca4 <HAL_HRTIM_WaveformCountStart_IT+0xdc>)
 8007c2e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8007c32:	683b      	ldr	r3, [r7, #0]
 8007c34:	4013      	ands	r3, r2
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d017      	beq.n	8007c6a <HAL_HRTIM_WaveformCountStart_IT+0xa2>
    {
      __HAL_HRTIM_TIMER_ENABLE_IT(hhrtim,
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681a      	ldr	r2, [r3, #0]
 8007c3e:	7bfb      	ldrb	r3, [r7, #15]
 8007c40:	01db      	lsls	r3, r3, #7
 8007c42:	4413      	add	r3, r2
 8007c44:	338c      	adds	r3, #140	; 0x8c
 8007c46:	6818      	ldr	r0, [r3, #0]
 8007c48:	7bfa      	ldrb	r2, [r7, #15]
 8007c4a:	6879      	ldr	r1, [r7, #4]
 8007c4c:	4613      	mov	r3, r2
 8007c4e:	00db      	lsls	r3, r3, #3
 8007c50:	1a9b      	subs	r3, r3, r2
 8007c52:	009b      	lsls	r3, r3, #2
 8007c54:	440b      	add	r3, r1
 8007c56:	3320      	adds	r3, #32
 8007c58:	681a      	ldr	r2, [r3, #0]
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	6819      	ldr	r1, [r3, #0]
 8007c5e:	7bfb      	ldrb	r3, [r7, #15]
 8007c60:	4302      	orrs	r2, r0
 8007c62:	01db      	lsls	r3, r3, #7
 8007c64:	440b      	add	r3, r1
 8007c66:	338c      	adds	r3, #140	; 0x8c
 8007c68:	601a      	str	r2, [r3, #0]
       timer_idx++)
 8007c6a:	7bfb      	ldrb	r3, [r7, #15]
 8007c6c:	3301      	adds	r3, #1
 8007c6e:	73fb      	strb	r3, [r7, #15]
       timer_idx < HRTIM_TIMERINDEX_MASTER ;
 8007c70:	7bfb      	ldrb	r3, [r7, #15]
 8007c72:	2b04      	cmp	r3, #4
 8007c74:	d9d9      	bls.n	8007c2a <HAL_HRTIM_WaveformCountStart_IT+0x62>
                                  hhrtim->TimerParam[timer_idx].InterruptRequests);
    }
  }

  /* Enable timer(s) counter */
  hhrtim->Instance->sMasterRegs.MCR |= (Timers);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	6819      	ldr	r1, [r3, #0]
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	683a      	ldr	r2, [r7, #0]
 8007c82:	430a      	orrs	r2, r1
 8007c84:	601a      	str	r2, [r3, #0]

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	2201      	movs	r2, #1
 8007c8a:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	2200      	movs	r2, #0
 8007c92:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;}
 8007c96:	2300      	movs	r3, #0
 8007c98:	4618      	mov	r0, r3
 8007c9a:	3714      	adds	r7, #20
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca2:	4770      	bx	lr
 8007ca4:	2000002c 	.word	0x2000002c

08007ca8 <HAL_HRTIM_WaveformCountStop_IT>:
  * @note The counter of a timer is stopped only if all timer outputs are disabled
  * @note All enabled timer related interrupts are disabled.
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCountStop_IT(HRTIM_HandleTypeDef * hhrtim,
                                                   uint32_t Timers)
{
 8007ca8:	b480      	push	{r7}
 8007caa:	b085      	sub	sp, #20
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
 8007cb0:	6039      	str	r1, [r7, #0]
  /* ++ WA */
  __IO uint32_t delai = (uint32_t)(0x17FU);
 8007cb2:	f240 137f 	movw	r3, #383	; 0x17f
 8007cb6:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERID(Timers));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8007cbe:	2b01      	cmp	r3, #1
 8007cc0:	d101      	bne.n	8007cc6 <HAL_HRTIM_WaveformCountStop_IT+0x1e>
 8007cc2:	2302      	movs	r3, #2
 8007cc4:	e065      	b.n	8007d92 <HAL_HRTIM_WaveformCountStop_IT+0xea>
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	2201      	movs	r2, #1
 8007cca:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	2202      	movs	r2, #2
 8007cd2:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Disable HRTIM interrupts (if required) */
  __HAL_HRTIM_DISABLE_IT(hhrtim, hhrtim->Init.HRTIMInterruptResquests);
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	f8d3 1390 	ldr.w	r1, [r3, #912]	; 0x390
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	685b      	ldr	r3, [r3, #4]
 8007ce2:	43da      	mvns	r2, r3
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	400a      	ands	r2, r1
 8007cea:	f8c3 2390 	str.w	r2, [r3, #912]	; 0x390

  /* Disable master timer related interrupts (if required) */
  if ((Timers & HRTIM_TIMERID_MASTER) != 0U)
 8007cee:	683b      	ldr	r3, [r7, #0]
 8007cf0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d00a      	beq.n	8007d0e <HAL_HRTIM_WaveformCountStop_IT+0x66>
  {
    /* Interrupts enable flag must be cleared one by one */
    __HAL_HRTIM_MASTER_DISABLE_IT(hhrtim, hhrtim->TimerParam[HRTIM_TIMERINDEX_MASTER].InterruptRequests);
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	68d9      	ldr	r1, [r3, #12]
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8007d04:	43da      	mvns	r2, r3
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	400a      	ands	r2, r1
 8007d0c:	60da      	str	r2, [r3, #12]
  }

  /* Disable timing unit related interrupts (if required) */
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 8007d0e:	2300      	movs	r3, #0
 8007d10:	73fb      	strb	r3, [r7, #15]
 8007d12:	e023      	b.n	8007d5c <HAL_HRTIM_WaveformCountStop_IT+0xb4>
       timer_idx < HRTIM_TIMERINDEX_MASTER ;
       timer_idx++)
  {
    if ((Timers & TimerIdxToTimerId[timer_idx]) != 0U)
 8007d14:	7bfb      	ldrb	r3, [r7, #15]
 8007d16:	4a22      	ldr	r2, [pc, #136]	; (8007da0 <HAL_HRTIM_WaveformCountStop_IT+0xf8>)
 8007d18:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	4013      	ands	r3, r2
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d018      	beq.n	8007d56 <HAL_HRTIM_WaveformCountStop_IT+0xae>
    {
      __HAL_HRTIM_TIMER_DISABLE_IT(hhrtim, timer_idx, hhrtim->TimerParam[timer_idx].InterruptRequests);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681a      	ldr	r2, [r3, #0]
 8007d28:	7bfb      	ldrb	r3, [r7, #15]
 8007d2a:	01db      	lsls	r3, r3, #7
 8007d2c:	4413      	add	r3, r2
 8007d2e:	338c      	adds	r3, #140	; 0x8c
 8007d30:	6818      	ldr	r0, [r3, #0]
 8007d32:	7bfa      	ldrb	r2, [r7, #15]
 8007d34:	6879      	ldr	r1, [r7, #4]
 8007d36:	4613      	mov	r3, r2
 8007d38:	00db      	lsls	r3, r3, #3
 8007d3a:	1a9b      	subs	r3, r3, r2
 8007d3c:	009b      	lsls	r3, r3, #2
 8007d3e:	440b      	add	r3, r1
 8007d40:	3320      	adds	r3, #32
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	43da      	mvns	r2, r3
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	6819      	ldr	r1, [r3, #0]
 8007d4a:	7bfb      	ldrb	r3, [r7, #15]
 8007d4c:	4002      	ands	r2, r0
 8007d4e:	01db      	lsls	r3, r3, #7
 8007d50:	440b      	add	r3, r1
 8007d52:	338c      	adds	r3, #140	; 0x8c
 8007d54:	601a      	str	r2, [r3, #0]
       timer_idx++)
 8007d56:	7bfb      	ldrb	r3, [r7, #15]
 8007d58:	3301      	adds	r3, #1
 8007d5a:	73fb      	strb	r3, [r7, #15]
       timer_idx < HRTIM_TIMERINDEX_MASTER ;
 8007d5c:	7bfb      	ldrb	r3, [r7, #15]
 8007d5e:	2b04      	cmp	r3, #4
 8007d60:	d9d8      	bls.n	8007d14 <HAL_HRTIM_WaveformCountStop_IT+0x6c>
    }
  }

  /* ++ WA */
  do { delai--; } while (delai != 0U);
 8007d62:	68bb      	ldr	r3, [r7, #8]
 8007d64:	3b01      	subs	r3, #1
 8007d66:	60bb      	str	r3, [r7, #8]
 8007d68:	68bb      	ldr	r3, [r7, #8]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d1f9      	bne.n	8007d62 <HAL_HRTIM_WaveformCountStop_IT+0xba>
  /* -- WA */

  /* Disable timer(s) counter */
  hhrtim->Instance->sMasterRegs.MCR &= ~(Timers);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	6819      	ldr	r1, [r3, #0]
 8007d74:	683b      	ldr	r3, [r7, #0]
 8007d76:	43da      	mvns	r2, r3
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	400a      	ands	r2, r1
 8007d7e:	601a      	str	r2, [r3, #0]

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	2201      	movs	r2, #1
 8007d84:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2200      	movs	r2, #0
 8007d8c:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 8007d90:	2300      	movs	r3, #0
}
 8007d92:	4618      	mov	r0, r3
 8007d94:	3714      	adds	r7, #20
 8007d96:	46bd      	mov	sp, r7
 8007d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d9c:	4770      	bx	lr
 8007d9e:	bf00      	nop
 8007da0:	2000002c 	.word	0x2000002c

08007da4 <HAL_HRTIM_IRQHandler>:
  *                   This parameter can be any value of HRTIM_Timer_Index
  * @retval None
  */
void HAL_HRTIM_IRQHandler(HRTIM_HandleTypeDef * hhrtim,
                          uint32_t TimerIdx)
{
 8007da4:	b580      	push	{r7, lr}
 8007da6:	b082      	sub	sp, #8
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	6078      	str	r0, [r7, #4]
 8007dac:	6039      	str	r1, [r7, #0]
  /* HRTIM interrupts handling */
  if (TimerIdx == HRTIM_TIMERINDEX_COMMON)
 8007dae:	683b      	ldr	r3, [r7, #0]
 8007db0:	2bff      	cmp	r3, #255	; 0xff
 8007db2:	d103      	bne.n	8007dbc <HAL_HRTIM_IRQHandler+0x18>
  {
    HRTIM_HRTIM_ISR(hhrtim);
 8007db4:	6878      	ldr	r0, [r7, #4]
 8007db6:	f000 fc29 	bl	800860c <HRTIM_HRTIM_ISR>
  {
    /* Timing unit related interrupts handling */
    HRTIM_Timer_ISR(hhrtim, TimerIdx);
  }

}
 8007dba:	e00a      	b.n	8007dd2 <HAL_HRTIM_IRQHandler+0x2e>
  else if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	2b05      	cmp	r3, #5
 8007dc0:	d103      	bne.n	8007dca <HAL_HRTIM_IRQHandler+0x26>
    HRTIM_Master_ISR(hhrtim);
 8007dc2:	6878      	ldr	r0, [r7, #4]
 8007dc4:	f000 fca0 	bl	8008708 <HRTIM_Master_ISR>
}
 8007dc8:	e003      	b.n	8007dd2 <HAL_HRTIM_IRQHandler+0x2e>
    HRTIM_Timer_ISR(hhrtim, TimerIdx);
 8007dca:	6839      	ldr	r1, [r7, #0]
 8007dcc:	6878      	ldr	r0, [r7, #4]
 8007dce:	f000 fd45 	bl	800885c <HRTIM_Timer_ISR>
}
 8007dd2:	bf00      	nop
 8007dd4:	3708      	adds	r7, #8
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	bd80      	pop	{r7, pc}

08007dda <HAL_HRTIM_Fault1Callback>:
  * @brief  Callback function invoked when a fault 1 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle  * @retval None
  * @retval None
  */
__weak void HAL_HRTIM_Fault1Callback(HRTIM_HandleTypeDef * hhrtim)
{
 8007dda:	b480      	push	{r7}
 8007ddc:	b083      	sub	sp, #12
 8007dde:	af00      	add	r7, sp, #0
 8007de0:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault1Callback could be implemented in the user file
   */
}
 8007de2:	bf00      	nop
 8007de4:	370c      	adds	r7, #12
 8007de6:	46bd      	mov	sp, r7
 8007de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dec:	4770      	bx	lr

08007dee <HAL_HRTIM_Fault2Callback>:
  * @brief  Callback function invoked when a fault 2 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault2Callback(HRTIM_HandleTypeDef * hhrtim)
{
 8007dee:	b480      	push	{r7}
 8007df0:	b083      	sub	sp, #12
 8007df2:	af00      	add	r7, sp, #0
 8007df4:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault2Callback could be implemented in the user file
   */
}
 8007df6:	bf00      	nop
 8007df8:	370c      	adds	r7, #12
 8007dfa:	46bd      	mov	sp, r7
 8007dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e00:	4770      	bx	lr

08007e02 <HAL_HRTIM_Fault3Callback>:
  * @brief  Callback function invoked when a fault 3 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault3Callback(HRTIM_HandleTypeDef * hhrtim)
{
 8007e02:	b480      	push	{r7}
 8007e04:	b083      	sub	sp, #12
 8007e06:	af00      	add	r7, sp, #0
 8007e08:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault3Callback could be implemented in the user file
   */
}
 8007e0a:	bf00      	nop
 8007e0c:	370c      	adds	r7, #12
 8007e0e:	46bd      	mov	sp, r7
 8007e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e14:	4770      	bx	lr

08007e16 <HAL_HRTIM_Fault4Callback>:
  * @brief  Callback function invoked when a fault 4 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault4Callback(HRTIM_HandleTypeDef * hhrtim)
{
 8007e16:	b480      	push	{r7}
 8007e18:	b083      	sub	sp, #12
 8007e1a:	af00      	add	r7, sp, #0
 8007e1c:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault4Callback could be implemented in the user file
   */
}
 8007e1e:	bf00      	nop
 8007e20:	370c      	adds	r7, #12
 8007e22:	46bd      	mov	sp, r7
 8007e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e28:	4770      	bx	lr

08007e2a <HAL_HRTIM_Fault5Callback>:
  * @brief  Callback function invoked when a fault 5 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault5Callback(HRTIM_HandleTypeDef * hhrtim)
{
 8007e2a:	b480      	push	{r7}
 8007e2c:	b083      	sub	sp, #12
 8007e2e:	af00      	add	r7, sp, #0
 8007e30:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault5Callback could be implemented in the user file
   */
}
 8007e32:	bf00      	nop
 8007e34:	370c      	adds	r7, #12
 8007e36:	46bd      	mov	sp, r7
 8007e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e3c:	4770      	bx	lr

08007e3e <HAL_HRTIM_SystemFaultCallback>:
  * @brief  Callback function invoked when a system fault interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_SystemFaultCallback(HRTIM_HandleTypeDef * hhrtim)
{
 8007e3e:	b480      	push	{r7}
 8007e40:	b083      	sub	sp, #12
 8007e42:	af00      	add	r7, sp, #0
 8007e44:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_SystemFaultCallback could be implemented in the user file
   */
}
 8007e46:	bf00      	nop
 8007e48:	370c      	adds	r7, #12
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e50:	4770      	bx	lr

08007e52 <HAL_HRTIM_BurstModePeriodCallback>:
  * @brief  Callback function invoked when the end of the burst mode period is reached
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_BurstModePeriodCallback(HRTIM_HandleTypeDef * hhrtim)
{
 8007e52:	b480      	push	{r7}
 8007e54:	b083      	sub	sp, #12
 8007e56:	af00      	add	r7, sp, #0
 8007e58:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_BurstModeCallback could be implemented in the user file
   */
}
 8007e5a:	bf00      	nop
 8007e5c:	370c      	adds	r7, #12
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e64:	4770      	bx	lr

08007e66 <HAL_HRTIM_SynchronizationEventCallback>:
  * @brief  Callback function invoked when a synchronization input event is received
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_SynchronizationEventCallback(HRTIM_HandleTypeDef * hhrtim)
{
 8007e66:	b480      	push	{r7}
 8007e68:	b083      	sub	sp, #12
 8007e6a:	af00      	add	r7, sp, #0
 8007e6c:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_SynchronizationEventCallback could be implemented in the user file
   */
}
 8007e6e:	bf00      	nop
 8007e70:	370c      	adds	r7, #12
 8007e72:	46bd      	mov	sp, r7
 8007e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e78:	4770      	bx	lr

08007e7a <HAL_HRTIM_RegistersUpdateCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_RegistersUpdateCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 8007e7a:	b480      	push	{r7}
 8007e7c:	b083      	sub	sp, #12
 8007e7e:	af00      	add	r7, sp, #0
 8007e80:	6078      	str	r0, [r7, #4]
 8007e82:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_RegistersUpdateCallback could be implemented in the user file
   */
}
 8007e84:	bf00      	nop
 8007e86:	370c      	adds	r7, #12
 8007e88:	46bd      	mov	sp, r7
 8007e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e8e:	4770      	bx	lr

08007e90 <HAL_HRTIM_Compare1EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_Compare1EventCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 8007e90:	b480      	push	{r7}
 8007e92:	b083      	sub	sp, #12
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	6078      	str	r0, [r7, #4]
 8007e98:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare1EventCallback could be implemented in the user file
   */
}
 8007e9a:	bf00      	nop
 8007e9c:	370c      	adds	r7, #12
 8007e9e:	46bd      	mov	sp, r7
 8007ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea4:	4770      	bx	lr

08007ea6 <HAL_HRTIM_Compare4EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_Compare4EventCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 8007ea6:	b480      	push	{r7}
 8007ea8:	b083      	sub	sp, #12
 8007eaa:	af00      	add	r7, sp, #0
 8007eac:	6078      	str	r0, [r7, #4]
 8007eae:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare4EventCallback could be implemented in the user file
   */
}
 8007eb0:	bf00      	nop
 8007eb2:	370c      	adds	r7, #12
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eba:	4770      	bx	lr

08007ebc <HAL_HRTIM_Capture1EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_Capture1EventCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 8007ebc:	b480      	push	{r7}
 8007ebe:	b083      	sub	sp, #12
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]
 8007ec4:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Capture1EventCallback could be implemented in the user file
   */
}
 8007ec6:	bf00      	nop
 8007ec8:	370c      	adds	r7, #12
 8007eca:	46bd      	mov	sp, r7
 8007ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed0:	4770      	bx	lr

08007ed2 <HAL_HRTIM_Capture2EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_Capture2EventCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 8007ed2:	b480      	push	{r7}
 8007ed4:	b083      	sub	sp, #12
 8007ed6:	af00      	add	r7, sp, #0
 8007ed8:	6078      	str	r0, [r7, #4]
 8007eda:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Capture2EventCallback could be implemented in the user file
   */
}
 8007edc:	bf00      	nop
 8007ede:	370c      	adds	r7, #12
 8007ee0:	46bd      	mov	sp, r7
 8007ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee6:	4770      	bx	lr

08007ee8 <HAL_HRTIM_DelayedProtectionCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_DelayedProtectionCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 8007ee8:	b480      	push	{r7}
 8007eea:	b083      	sub	sp, #12
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	6078      	str	r0, [r7, #4]
 8007ef0:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_DelayedProtectionCallback could be implemented in the user file
   */
}
 8007ef2:	bf00      	nop
 8007ef4:	370c      	adds	r7, #12
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efc:	4770      	bx	lr

08007efe <HAL_HRTIM_CounterResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_CounterResetCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 8007efe:	b480      	push	{r7}
 8007f00:	b083      	sub	sp, #12
 8007f02:	af00      	add	r7, sp, #0
 8007f04:	6078      	str	r0, [r7, #4]
 8007f06:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_CounterResetCallback could be implemented in the user file
   */
}
 8007f08:	bf00      	nop
 8007f0a:	370c      	adds	r7, #12
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f12:	4770      	bx	lr

08007f14 <HAL_HRTIM_Output1SetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_Output1SetCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 8007f14:	b480      	push	{r7}
 8007f16:	b083      	sub	sp, #12
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
 8007f1c:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output1SetCallback could be implemented in the user file
   */
}
 8007f1e:	bf00      	nop
 8007f20:	370c      	adds	r7, #12
 8007f22:	46bd      	mov	sp, r7
 8007f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f28:	4770      	bx	lr

08007f2a <HAL_HRTIM_Output1ResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_Output1ResetCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 8007f2a:	b480      	push	{r7}
 8007f2c:	b083      	sub	sp, #12
 8007f2e:	af00      	add	r7, sp, #0
 8007f30:	6078      	str	r0, [r7, #4]
 8007f32:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output1ResetCallback could be implemented in the user file
   */
}
 8007f34:	bf00      	nop
 8007f36:	370c      	adds	r7, #12
 8007f38:	46bd      	mov	sp, r7
 8007f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f3e:	4770      	bx	lr

08007f40 <HAL_HRTIM_Output2SetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_Output2SetCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 8007f40:	b480      	push	{r7}
 8007f42:	b083      	sub	sp, #12
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	6078      	str	r0, [r7, #4]
 8007f48:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output2SetCallback could be implemented in the user file
   */
}
 8007f4a:	bf00      	nop
 8007f4c:	370c      	adds	r7, #12
 8007f4e:	46bd      	mov	sp, r7
 8007f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f54:	4770      	bx	lr

08007f56 <HAL_HRTIM_Output2ResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_Output2ResetCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 8007f56:	b480      	push	{r7}
 8007f58:	b083      	sub	sp, #12
 8007f5a:	af00      	add	r7, sp, #0
 8007f5c:	6078      	str	r0, [r7, #4]
 8007f5e:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output2ResetCallback could be implemented in the user file
   */
}
 8007f60:	bf00      	nop
 8007f62:	370c      	adds	r7, #12
 8007f64:	46bd      	mov	sp, r7
 8007f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6a:	4770      	bx	lr

08007f6c <HRTIM_MasterBase_Config>:
  * @param  pTimeBaseCfg pointer to the time base configuration structure
  * @retval None
  */
static void HRTIM_MasterBase_Config(HRTIM_HandleTypeDef * hhrtim,
                                    const HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 8007f6c:	b480      	push	{r7}
 8007f6e:	b085      	sub	sp, #20
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
 8007f74:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	60fb      	str	r3, [r7, #12]

  /* Set the prescaler ratio */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CK_PSC);
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	f023 0307 	bic.w	r3, r3, #7
 8007f84:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 8007f86:	683b      	ldr	r3, [r7, #0]
 8007f88:	689b      	ldr	r3, [r3, #8]
 8007f8a:	68fa      	ldr	r2, [r7, #12]
 8007f8c:	4313      	orrs	r3, r2
 8007f8e:	60fb      	str	r3, [r7, #12]

  /* Set the operating mode */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CONT | HRTIM_MCR_RETRIG);
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	f023 0318 	bic.w	r3, r3, #24
 8007f96:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->Mode;
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	68db      	ldr	r3, [r3, #12]
 8007f9c:	68fa      	ldr	r2, [r7, #12]
 8007f9e:	4313      	orrs	r3, r2
 8007fa0:	60fb      	str	r3, [r7, #12]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	68fa      	ldr	r2, [r7, #12]
 8007fa8:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sMasterRegs.MPER = pTimeBaseCfg->Period;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	683a      	ldr	r2, [r7, #0]
 8007fb0:	6812      	ldr	r2, [r2, #0]
 8007fb2:	615a      	str	r2, [r3, #20]
  hhrtim->Instance->sMasterRegs.MREP = pTimeBaseCfg->RepetitionCounter;
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	683a      	ldr	r2, [r7, #0]
 8007fba:	6852      	ldr	r2, [r2, #4]
 8007fbc:	619a      	str	r2, [r3, #24]
}
 8007fbe:	bf00      	nop
 8007fc0:	3714      	adds	r7, #20
 8007fc2:	46bd      	mov	sp, r7
 8007fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc8:	4770      	bx	lr

08007fca <HRTIM_TimingUnitBase_Config>:
  * @retval None
  */
static void HRTIM_TimingUnitBase_Config(HRTIM_HandleTypeDef * hhrtim,
                                        uint32_t TimerIdx ,
                                        const HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 8007fca:	b480      	push	{r7}
 8007fcc:	b087      	sub	sp, #28
 8007fce:	af00      	add	r7, sp, #0
 8007fd0:	60f8      	str	r0, [r7, #12]
 8007fd2:	60b9      	str	r1, [r7, #8]
 8007fd4:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr;

  /* Configure master timing unit */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	681a      	ldr	r2, [r3, #0]
 8007fda:	68bb      	ldr	r3, [r7, #8]
 8007fdc:	3301      	adds	r3, #1
 8007fde:	01db      	lsls	r3, r3, #7
 8007fe0:	4413      	add	r3, r2
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	617b      	str	r3, [r7, #20]

  /* Set the prescaler ratio */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CK_PSC);
 8007fe6:	697b      	ldr	r3, [r7, #20]
 8007fe8:	f023 0307 	bic.w	r3, r3, #7
 8007fec:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	689b      	ldr	r3, [r3, #8]
 8007ff2:	697a      	ldr	r2, [r7, #20]
 8007ff4:	4313      	orrs	r3, r2
 8007ff6:	617b      	str	r3, [r7, #20]

  /* Set the operating mode */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CONT | HRTIM_TIMCR_RETRIG);
 8007ff8:	697b      	ldr	r3, [r7, #20]
 8007ffa:	f023 0318 	bic.w	r3, r3, #24
 8007ffe:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->Mode;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	68db      	ldr	r3, [r3, #12]
 8008004:	697a      	ldr	r2, [r7, #20]
 8008006:	4313      	orrs	r3, r2
 8008008:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	681a      	ldr	r2, [r3, #0]
 800800e:	68bb      	ldr	r3, [r7, #8]
 8008010:	3301      	adds	r3, #1
 8008012:	01db      	lsls	r3, r3, #7
 8008014:	4413      	add	r3, r2
 8008016:	697a      	ldr	r2, [r7, #20]
 8008018:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].PERxR = pTimeBaseCfg->Period;
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	6819      	ldr	r1, [r3, #0]
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681a      	ldr	r2, [r3, #0]
 8008022:	68bb      	ldr	r3, [r7, #8]
 8008024:	01db      	lsls	r3, r3, #7
 8008026:	440b      	add	r3, r1
 8008028:	3394      	adds	r3, #148	; 0x94
 800802a:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].REPxR = pTimeBaseCfg->RepetitionCounter;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	6819      	ldr	r1, [r3, #0]
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	685a      	ldr	r2, [r3, #4]
 8008034:	68bb      	ldr	r3, [r7, #8]
 8008036:	01db      	lsls	r3, r3, #7
 8008038:	440b      	add	r3, r1
 800803a:	3398      	adds	r3, #152	; 0x98
 800803c:	601a      	str	r2, [r3, #0]
}
 800803e:	bf00      	nop
 8008040:	371c      	adds	r7, #28
 8008042:	46bd      	mov	sp, r7
 8008044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008048:	4770      	bx	lr

0800804a <HRTIM_MasterWaveform_Config>:
  * @param  pTimerCfg pointer to the timer configuration data structure
  * @retval None
  */
static void HRTIM_MasterWaveform_Config(HRTIM_HandleTypeDef * hhrtim,
                                        const HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 800804a:	b480      	push	{r7}
 800804c:	b085      	sub	sp, #20
 800804e:	af00      	add	r7, sp, #0
 8008050:	6078      	str	r0, [r7, #4]
 8008052:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;
  uint32_t hrtim_bmcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	60fb      	str	r3, [r7, #12]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	f8d3 33a0 	ldr.w	r3, [r3, #928]	; 0x3a0
 8008064:	60bb      	str	r3, [r7, #8]

  /* Enable/Disable the half mode */
  hrtim_mcr &= ~(HRTIM_MCR_HALF);
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	f023 0320 	bic.w	r3, r3, #32
 800806c:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->HalfModeEnable;
 800806e:	683b      	ldr	r3, [r7, #0]
 8008070:	695b      	ldr	r3, [r3, #20]
 8008072:	68fa      	ldr	r2, [r7, #12]
 8008074:	4313      	orrs	r3, r2
 8008076:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCSTRTM);
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800807e:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->StartOnSync;
 8008080:	683b      	ldr	r3, [r7, #0]
 8008082:	699b      	ldr	r3, [r3, #24]
 8008084:	68fa      	ldr	r2, [r7, #12]
 8008086:	4313      	orrs	r3, r2
 8008088:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCRSTM);
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008090:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->ResetOnSync;
 8008092:	683b      	ldr	r3, [r7, #0]
 8008094:	69db      	ldr	r3, [r3, #28]
 8008096:	68fa      	ldr	r2, [r7, #12]
 8008098:	4313      	orrs	r3, r2
 800809a:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_mcr &= ~(HRTIM_MCR_DACSYNC);
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80080a2:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->DACSynchro;
 80080a4:	683b      	ldr	r3, [r7, #0]
 80080a6:	6a1b      	ldr	r3, [r3, #32]
 80080a8:	68fa      	ldr	r2, [r7, #12]
 80080aa:	4313      	orrs	r3, r2
 80080ac:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_mcr &= ~(HRTIM_MCR_PREEN);
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 80080b4:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->PreloadEnable;
 80080b6:	683b      	ldr	r3, [r7, #0]
 80080b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080ba:	68fa      	ldr	r2, [r7, #12]
 80080bc:	4313      	orrs	r3, r2
 80080be:	60fb      	str	r3, [r7, #12]

  /* Master timer registers update handling */
  hrtim_mcr &= ~(HRTIM_MCR_BRSTDMA);
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80080c6:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (pTimerCfg->UpdateGating << 2U);
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080cc:	009b      	lsls	r3, r3, #2
 80080ce:	68fa      	ldr	r2, [r7, #12]
 80080d0:	4313      	orrs	r3, r2
 80080d2:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable registers update on repetition */
  hrtim_mcr &= ~(HRTIM_MCR_MREPU);
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80080da:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->RepetitionUpdate;
 80080dc:	683b      	ldr	r3, [r7, #0]
 80080de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80080e0:	68fa      	ldr	r2, [r7, #12]
 80080e2:	4313      	orrs	r3, r2
 80080e4:	60fb      	str	r3, [r7, #12]

  /* Set the timer burst mode */
  hrtim_bmcr &= ~(HRTIM_BMCR_MTBM);
 80080e6:	68bb      	ldr	r3, [r7, #8]
 80080e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80080ec:	60bb      	str	r3, [r7, #8]
  hrtim_bmcr |= pTimerCfg->BurstMode;
 80080ee:	683b      	ldr	r3, [r7, #0]
 80080f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080f2:	68ba      	ldr	r2, [r7, #8]
 80080f4:	4313      	orrs	r3, r2
 80080f6:	60bb      	str	r3, [r7, #8]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	68fa      	ldr	r2, [r7, #12]
 80080fe:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	68ba      	ldr	r2, [r7, #8]
 8008106:	f8c3 23a0 	str.w	r2, [r3, #928]	; 0x3a0
}
 800810a:	bf00      	nop
 800810c:	3714      	adds	r7, #20
 800810e:	46bd      	mov	sp, r7
 8008110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008114:	4770      	bx	lr
	...

08008118 <HRTIM_TimingUnitWaveform_Config>:
  * @retval None
  */
static void  HRTIM_TimingUnitWaveform_Config(HRTIM_HandleTypeDef * hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 8008118:	b480      	push	{r7}
 800811a:	b08b      	sub	sp, #44	; 0x2c
 800811c:	af00      	add	r7, sp, #0
 800811e:	60f8      	str	r0, [r7, #12]
 8008120:	60b9      	str	r1, [r7, #8]
 8008122:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timoutr;
  uint32_t hrtim_timrstr;
  uint32_t hrtim_bmcr;

  /* UPDGAT bitfield must be reset before programming a new value */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~(HRTIM_TIMCR_UPDGAT);
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	681a      	ldr	r2, [r3, #0]
 8008128:	68bb      	ldr	r3, [r7, #8]
 800812a:	3301      	adds	r3, #1
 800812c:	01db      	lsls	r3, r3, #7
 800812e:	4413      	add	r3, r2
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	68fa      	ldr	r2, [r7, #12]
 8008134:	6811      	ldr	r1, [r2, #0]
 8008136:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 800813a:	68bb      	ldr	r3, [r7, #8]
 800813c:	3301      	adds	r3, #1
 800813e:	01db      	lsls	r3, r3, #7
 8008140:	440b      	add	r3, r1
 8008142:	601a      	str	r2, [r3, #0]

  /* Configure timing unit (Timer A to Timer E) */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	681a      	ldr	r2, [r3, #0]
 8008148:	68bb      	ldr	r3, [r7, #8]
 800814a:	3301      	adds	r3, #1
 800814c:	01db      	lsls	r3, r3, #7
 800814e:	4413      	add	r3, r2
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timfltr = hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	681a      	ldr	r2, [r3, #0]
 8008158:	68bb      	ldr	r3, [r7, #8]
 800815a:	01db      	lsls	r3, r3, #7
 800815c:	4413      	add	r3, r2
 800815e:	33e8      	adds	r3, #232	; 0xe8
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	61bb      	str	r3, [r7, #24]
  hrtim_timoutr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	681a      	ldr	r2, [r3, #0]
 8008168:	68bb      	ldr	r3, [r7, #8]
 800816a:	01db      	lsls	r3, r3, #7
 800816c:	4413      	add	r3, r2
 800816e:	33e4      	adds	r3, #228	; 0xe4
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	623b      	str	r3, [r7, #32]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	f8d3 33a0 	ldr.w	r3, [r3, #928]	; 0x3a0
 800817c:	61fb      	str	r3, [r7, #28]

  /* Enable/Disable the half mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 800817e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008180:	f023 0320 	bic.w	r3, r3, #32
 8008184:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->HalfModeEnable;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	695b      	ldr	r3, [r3, #20]
 800818a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800818c:	4313      	orrs	r3, r2
 800818e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCSTRT);
 8008190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008192:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008196:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->StartOnSync;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	699b      	ldr	r3, [r3, #24]
 800819c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800819e:	4313      	orrs	r3, r2
 80081a0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCRST);
 80081a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081a4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80081a8:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->ResetOnSync;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	69db      	ldr	r3, [r3, #28]
 80081ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081b0:	4313      	orrs	r3, r2
 80081b2:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_timcr &= ~(HRTIM_TIMCR_DACSYNC);
 80081b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081b6:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80081ba:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->DACSynchro;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	6a1b      	ldr	r3, [r3, #32]
 80081c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081c2:	4313      	orrs	r3, r2
 80081c4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_timcr &= ~(HRTIM_TIMCR_PREEN);
 80081c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081c8:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 80081cc:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->PreloadEnable;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081d4:	4313      	orrs	r3, r2
 80081d6:	627b      	str	r3, [r7, #36]	; 0x24

  /* Timing unit registers update handling */
  hrtim_timcr &= ~(HRTIM_TIMCR_UPDGAT);
 80081d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081da:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80081de:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->UpdateGating;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081e6:	4313      	orrs	r3, r2
 80081e8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable registers update on repetition */
  hrtim_timcr &= ~(HRTIM_TIMCR_TREPU);
 80081ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081ec:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80081f0:	627b      	str	r3, [r7, #36]	; 0x24
  if (pTimerCfg->RepetitionUpdate == HRTIM_UPDATEONREPETITION_ENABLED)
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081f6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80081fa:	d103      	bne.n	8008204 <HRTIM_TimingUnitWaveform_Config+0xec>
  {
    hrtim_timcr |= HRTIM_TIMCR_TREPU;
 80081fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008202:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Set the push-pull mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_PSHPLL);
 8008204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008206:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800820a:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->PushPull;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008210:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008212:	4313      	orrs	r3, r2
 8008214:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable registers update on timer counter reset */
  hrtim_timcr &= ~(HRTIM_TIMCR_TRSTU);
 8008216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008218:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800821c:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->ResetUpdate;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008222:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008224:	4313      	orrs	r3, r2
 8008226:	627b      	str	r3, [r7, #36]	; 0x24

  /* Set the timer update trigger */
  hrtim_timcr &= ~(HRTIM_TIMCR_TIMUPDATETRIGGER);
 8008228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800822a:	f023 73fc 	bic.w	r3, r3, #33030144	; 0x1f80000
 800822e:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->UpdateTrigger;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008234:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008236:	4313      	orrs	r3, r2
 8008238:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable the fault channel at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTxEN);
 800823a:	69bb      	ldr	r3, [r7, #24]
 800823c:	f023 031f 	bic.w	r3, r3, #31
 8008240:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= (pTimerCfg->FaultEnable & HRTIM_FLTR_FLTxEN);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008246:	f003 031f 	and.w	r3, r3, #31
 800824a:	69ba      	ldr	r2, [r7, #24]
 800824c:	4313      	orrs	r3, r2
 800824e:	61bb      	str	r3, [r7, #24]

  /* Lock/Unlock fault sources at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTLCK);
 8008250:	69bb      	ldr	r3, [r7, #24]
 8008252:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008256:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= pTimerCfg->FaultLock;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800825c:	69ba      	ldr	r2, [r7, #24]
 800825e:	4313      	orrs	r3, r2
 8008260:	61bb      	str	r3, [r7, #24]

  /* The deadtime cannot be used simultaneously with the push-pull mode */
  if (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_DISABLED)
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008266:	2b00      	cmp	r3, #0
 8008268:	d108      	bne.n	800827c <HRTIM_TimingUnitWaveform_Config+0x164>
  {
    /* Enable/Disable dead time insertion at timer level */
    hrtim_timoutr &= ~(HRTIM_OUTR_DTEN);
 800826a:	6a3b      	ldr	r3, [r7, #32]
 800826c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008270:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DeadTimeInsertion;
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008276:	6a3a      	ldr	r2, [r7, #32]
 8008278:	4313      	orrs	r3, r2
 800827a:	623b      	str	r3, [r7, #32]

  /* Enable/Disable delayed protection at timer level
     Delayed Idle is available whatever the timer operating mode (regular, push-pull)
     Balanced Idle is only available in push-pull mode
  */
  if ( ((pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6)
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008280:	f5b3 6f60 	cmp.w	r3, #3584	; 0xe00
 8008284:	d004      	beq.n	8008290 <HRTIM_TimingUnitWaveform_Config+0x178>
       && (pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7))
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800828a:	f5b3 5ff0 	cmp.w	r3, #7680	; 0x1e00
 800828e:	d103      	bne.n	8008298 <HRTIM_TimingUnitWaveform_Config+0x180>
       || (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_ENABLED))
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008294:	2b40      	cmp	r3, #64	; 0x40
 8008296:	d108      	bne.n	80082aa <HRTIM_TimingUnitWaveform_Config+0x192>
  {
    hrtim_timoutr &= ~(HRTIM_OUTR_DLYPRT| HRTIM_OUTR_DLYPRTEN);
 8008298:	6a3b      	ldr	r3, [r7, #32]
 800829a:	f423 53f0 	bic.w	r3, r3, #7680	; 0x1e00
 800829e:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DelayedProtectionMode;
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082a4:	6a3a      	ldr	r2, [r7, #32]
 80082a6:	4313      	orrs	r3, r2
 80082a8:	623b      	str	r3, [r7, #32]
  }

  /* Set the timer counter reset trigger */
  hrtim_timrstr = pTimerCfg->ResetTrigger;
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80082ae:	617b      	str	r3, [r7, #20]

  /* Set the timer burst mode */
  switch (TimerIdx)
 80082b0:	68bb      	ldr	r3, [r7, #8]
 80082b2:	2b04      	cmp	r3, #4
 80082b4:	d843      	bhi.n	800833e <HRTIM_TimingUnitWaveform_Config+0x226>
 80082b6:	a201      	add	r2, pc, #4	; (adr r2, 80082bc <HRTIM_TimingUnitWaveform_Config+0x1a4>)
 80082b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082bc:	080082d1 	.word	0x080082d1
 80082c0:	080082e7 	.word	0x080082e7
 80082c4:	080082fd 	.word	0x080082fd
 80082c8:	08008313 	.word	0x08008313
 80082cc:	08008329 	.word	0x08008329
  {
  case HRTIM_TIMERINDEX_TIMER_A:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TABM);
 80082d0:	69fb      	ldr	r3, [r7, #28]
 80082d2:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80082d6:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 1U);
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082dc:	005b      	lsls	r3, r3, #1
 80082de:	69fa      	ldr	r2, [r7, #28]
 80082e0:	4313      	orrs	r3, r2
 80082e2:	61fb      	str	r3, [r7, #28]
      break;
 80082e4:	e02c      	b.n	8008340 <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_B:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TBBM);
 80082e6:	69fb      	ldr	r3, [r7, #28]
 80082e8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80082ec:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 2U);
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082f2:	009b      	lsls	r3, r3, #2
 80082f4:	69fa      	ldr	r2, [r7, #28]
 80082f6:	4313      	orrs	r3, r2
 80082f8:	61fb      	str	r3, [r7, #28]
      break;
 80082fa:	e021      	b.n	8008340 <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_C:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TCBM);
 80082fc:	69fb      	ldr	r3, [r7, #28]
 80082fe:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8008302:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 3U);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008308:	00db      	lsls	r3, r3, #3
 800830a:	69fa      	ldr	r2, [r7, #28]
 800830c:	4313      	orrs	r3, r2
 800830e:	61fb      	str	r3, [r7, #28]
      break;
 8008310:	e016      	b.n	8008340 <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_D:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TDBM);
 8008312:	69fb      	ldr	r3, [r7, #28]
 8008314:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008318:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 4U);
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800831e:	011b      	lsls	r3, r3, #4
 8008320:	69fa      	ldr	r2, [r7, #28]
 8008322:	4313      	orrs	r3, r2
 8008324:	61fb      	str	r3, [r7, #28]
      break;
 8008326:	e00b      	b.n	8008340 <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_E:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TEBM);
 8008328:	69fb      	ldr	r3, [r7, #28]
 800832a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800832e:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 5U);
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008334:	015b      	lsls	r3, r3, #5
 8008336:	69fa      	ldr	r2, [r7, #28]
 8008338:	4313      	orrs	r3, r2
 800833a:	61fb      	str	r3, [r7, #28]
      break;
 800833c:	e000      	b.n	8008340 <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  default:
    break;
 800833e:	bf00      	nop
  }

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	681a      	ldr	r2, [r3, #0]
 8008344:	68bb      	ldr	r3, [r7, #8]
 8008346:	3301      	adds	r3, #1
 8008348:	01db      	lsls	r3, r3, #7
 800834a:	4413      	add	r3, r2
 800834c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800834e:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR = hrtim_timfltr;
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	681a      	ldr	r2, [r3, #0]
 8008354:	68bb      	ldr	r3, [r7, #8]
 8008356:	01db      	lsls	r3, r3, #7
 8008358:	4413      	add	r3, r2
 800835a:	33e8      	adds	r3, #232	; 0xe8
 800835c:	69ba      	ldr	r2, [r7, #24]
 800835e:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_timoutr;
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	681a      	ldr	r2, [r3, #0]
 8008364:	68bb      	ldr	r3, [r7, #8]
 8008366:	01db      	lsls	r3, r3, #7
 8008368:	4413      	add	r3, r2
 800836a:	33e4      	adds	r3, #228	; 0xe4
 800836c:	6a3a      	ldr	r2, [r7, #32]
 800836e:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].RSTxR = hrtim_timrstr;
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	681a      	ldr	r2, [r3, #0]
 8008374:	68bb      	ldr	r3, [r7, #8]
 8008376:	01db      	lsls	r3, r3, #7
 8008378:	4413      	add	r3, r2
 800837a:	33d4      	adds	r3, #212	; 0xd4
 800837c:	697a      	ldr	r2, [r7, #20]
 800837e:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	69fa      	ldr	r2, [r7, #28]
 8008386:	f8c3 23a0 	str.w	r2, [r3, #928]	; 0x3a0
}
 800838a:	bf00      	nop
 800838c:	372c      	adds	r7, #44	; 0x2c
 800838e:	46bd      	mov	sp, r7
 8008390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008394:	4770      	bx	lr
 8008396:	bf00      	nop

08008398 <HRTIM_OutputConfig>:
  */
static void  HRTIM_OutputConfig(HRTIM_HandleTypeDef * hhrtim,
                                uint32_t TimerIdx,
                                uint32_t Output,
                                const HRTIM_OutputCfgTypeDef * pOutputCfg)
{
 8008398:	b480      	push	{r7}
 800839a:	b089      	sub	sp, #36	; 0x24
 800839c:	af00      	add	r7, sp, #0
 800839e:	60f8      	str	r0, [r7, #12]
 80083a0:	60b9      	str	r1, [r7, #8]
 80083a2:	607a      	str	r2, [r7, #4]
 80083a4:	603b      	str	r3, [r7, #0]
  uint32_t hrtim_outr;
  uint32_t hrtim_dtr;

  uint32_t shift = 0U;
 80083a6:	2300      	movs	r3, #0
 80083a8:	61bb      	str	r3, [r7, #24]

  hrtim_outr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	681a      	ldr	r2, [r3, #0]
 80083ae:	68bb      	ldr	r3, [r7, #8]
 80083b0:	01db      	lsls	r3, r3, #7
 80083b2:	4413      	add	r3, r2
 80083b4:	33e4      	adds	r3, #228	; 0xe4
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	61fb      	str	r3, [r7, #28]
  hrtim_dtr = hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR;
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	681a      	ldr	r2, [r3, #0]
 80083be:	68bb      	ldr	r3, [r7, #8]
 80083c0:	01db      	lsls	r3, r3, #7
 80083c2:	4413      	add	r3, r2
 80083c4:	33b8      	adds	r3, #184	; 0xb8
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	617b      	str	r3, [r7, #20]

  switch (Output)
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80083d0:	d04d      	beq.n	800846e <HRTIM_OutputConfig+0xd6>
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80083d8:	d85e      	bhi.n	8008498 <HRTIM_OutputConfig+0x100>
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80083e0:	d032      	beq.n	8008448 <HRTIM_OutputConfig+0xb0>
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80083e8:	d856      	bhi.n	8008498 <HRTIM_OutputConfig+0x100>
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	2b80      	cmp	r3, #128	; 0x80
 80083ee:	d03e      	beq.n	800846e <HRTIM_OutputConfig+0xd6>
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	2b80      	cmp	r3, #128	; 0x80
 80083f4:	d850      	bhi.n	8008498 <HRTIM_OutputConfig+0x100>
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	2b40      	cmp	r3, #64	; 0x40
 80083fa:	d025      	beq.n	8008448 <HRTIM_OutputConfig+0xb0>
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2b40      	cmp	r3, #64	; 0x40
 8008400:	d84a      	bhi.n	8008498 <HRTIM_OutputConfig+0x100>
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	2b01      	cmp	r3, #1
 8008406:	d01f      	beq.n	8008448 <HRTIM_OutputConfig+0xb0>
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	2b00      	cmp	r3, #0
 800840c:	d044      	beq.n	8008498 <HRTIM_OutputConfig+0x100>
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	2b20      	cmp	r3, #32
 8008412:	d841      	bhi.n	8008498 <HRTIM_OutputConfig+0x100>
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	2b02      	cmp	r3, #2
 8008418:	d33e      	bcc.n	8008498 <HRTIM_OutputConfig+0x100>
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	3b02      	subs	r3, #2
 800841e:	2201      	movs	r2, #1
 8008420:	409a      	lsls	r2, r3
 8008422:	4b48      	ldr	r3, [pc, #288]	; (8008544 <HRTIM_OutputConfig+0x1ac>)
 8008424:	4013      	ands	r3, r2
 8008426:	2b00      	cmp	r3, #0
 8008428:	bf14      	ite	ne
 800842a:	2301      	movne	r3, #1
 800842c:	2300      	moveq	r3, #0
 800842e:	b2db      	uxtb	r3, r3
 8008430:	2b00      	cmp	r3, #0
 8008432:	d11c      	bne.n	800846e <HRTIM_OutputConfig+0xd6>
 8008434:	f244 0304 	movw	r3, #16388	; 0x4004
 8008438:	4013      	ands	r3, r2
 800843a:	2b00      	cmp	r3, #0
 800843c:	bf14      	ite	ne
 800843e:	2301      	movne	r3, #1
 8008440:	2300      	moveq	r3, #0
 8008442:	b2db      	uxtb	r3, r3
 8008444:	2b00      	cmp	r3, #0
 8008446:	d027      	beq.n	8008498 <HRTIM_OutputConfig+0x100>
  case HRTIM_OUTPUT_TC1:
  case HRTIM_OUTPUT_TD1:
  case HRTIM_OUTPUT_TE1:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx1R = pOutputCfg->SetSource;
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	6819      	ldr	r1, [r3, #0]
 800844c:	683b      	ldr	r3, [r7, #0]
 800844e:	685a      	ldr	r2, [r3, #4]
 8008450:	68bb      	ldr	r3, [r7, #8]
 8008452:	01db      	lsls	r3, r3, #7
 8008454:	440b      	add	r3, r1
 8008456:	33bc      	adds	r3, #188	; 0xbc
 8008458:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx1R = pOutputCfg->ResetSource;
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	6819      	ldr	r1, [r3, #0]
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	689a      	ldr	r2, [r3, #8]
 8008462:	68bb      	ldr	r3, [r7, #8]
 8008464:	01db      	lsls	r3, r3, #7
 8008466:	440b      	add	r3, r1
 8008468:	33c0      	adds	r3, #192	; 0xc0
 800846a:	601a      	str	r2, [r3, #0]
      break;
 800846c:	e015      	b.n	800849a <HRTIM_OutputConfig+0x102>
  case HRTIM_OUTPUT_TC2:
  case HRTIM_OUTPUT_TD2:
  case HRTIM_OUTPUT_TE2:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx2R = pOutputCfg->SetSource;
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	6819      	ldr	r1, [r3, #0]
 8008472:	683b      	ldr	r3, [r7, #0]
 8008474:	685a      	ldr	r2, [r3, #4]
 8008476:	68bb      	ldr	r3, [r7, #8]
 8008478:	01db      	lsls	r3, r3, #7
 800847a:	440b      	add	r3, r1
 800847c:	33c4      	adds	r3, #196	; 0xc4
 800847e:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx2R = pOutputCfg->ResetSource;
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	6819      	ldr	r1, [r3, #0]
 8008484:	683b      	ldr	r3, [r7, #0]
 8008486:	689a      	ldr	r2, [r3, #8]
 8008488:	68bb      	ldr	r3, [r7, #8]
 800848a:	01db      	lsls	r3, r3, #7
 800848c:	440b      	add	r3, r1
 800848e:	33c8      	adds	r3, #200	; 0xc8
 8008490:	601a      	str	r2, [r3, #0]
      shift = 16U;
 8008492:	2310      	movs	r3, #16
 8008494:	61bb      	str	r3, [r7, #24]
      break;
 8008496:	e000      	b.n	800849a <HRTIM_OutputConfig+0x102>
    }

  default:
    break;
 8008498:	bf00      	nop
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
                   HRTIM_OUTR_IDLM1 |
                   HRTIM_OUTR_IDLES1|
                   HRTIM_OUTR_FAULT1|
                   HRTIM_OUTR_CHP1 |
                   HRTIM_OUTR_DIDL1) << shift);
 800849a:	22fe      	movs	r2, #254	; 0xfe
 800849c:	69bb      	ldr	r3, [r7, #24]
 800849e:	fa02 f303 	lsl.w	r3, r2, r3
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
 80084a2:	43db      	mvns	r3, r3
 80084a4:	69fa      	ldr	r2, [r7, #28]
 80084a6:	4013      	ands	r3, r2
 80084a8:	61fb      	str	r3, [r7, #28]

  /* Set the polarity */
  hrtim_outr |= (pOutputCfg->Polarity << shift);
 80084aa:	683b      	ldr	r3, [r7, #0]
 80084ac:	681a      	ldr	r2, [r3, #0]
 80084ae:	69bb      	ldr	r3, [r7, #24]
 80084b0:	fa02 f303 	lsl.w	r3, r2, r3
 80084b4:	69fa      	ldr	r2, [r7, #28]
 80084b6:	4313      	orrs	r3, r2
 80084b8:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE mode */
  hrtim_outr |= (pOutputCfg->IdleMode << shift);
 80084ba:	683b      	ldr	r3, [r7, #0]
 80084bc:	68da      	ldr	r2, [r3, #12]
 80084be:	69bb      	ldr	r3, [r7, #24]
 80084c0:	fa02 f303 	lsl.w	r3, r2, r3
 80084c4:	69fa      	ldr	r2, [r7, #28]
 80084c6:	4313      	orrs	r3, r2
 80084c8:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE state */
  hrtim_outr |= (pOutputCfg->IdleLevel << shift);
 80084ca:	683b      	ldr	r3, [r7, #0]
 80084cc:	691a      	ldr	r2, [r3, #16]
 80084ce:	69bb      	ldr	r3, [r7, #24]
 80084d0:	fa02 f303 	lsl.w	r3, r2, r3
 80084d4:	69fa      	ldr	r2, [r7, #28]
 80084d6:	4313      	orrs	r3, r2
 80084d8:	61fb      	str	r3, [r7, #28]

  /* Set the FAULT state */
  hrtim_outr |= (pOutputCfg->FaultLevel << shift);
 80084da:	683b      	ldr	r3, [r7, #0]
 80084dc:	695a      	ldr	r2, [r3, #20]
 80084de:	69bb      	ldr	r3, [r7, #24]
 80084e0:	fa02 f303 	lsl.w	r3, r2, r3
 80084e4:	69fa      	ldr	r2, [r7, #28]
 80084e6:	4313      	orrs	r3, r2
 80084e8:	61fb      	str	r3, [r7, #28]

  /* Set the chopper mode */
  hrtim_outr |= (pOutputCfg->ChopperModeEnable << shift);
 80084ea:	683b      	ldr	r3, [r7, #0]
 80084ec:	699a      	ldr	r2, [r3, #24]
 80084ee:	69bb      	ldr	r3, [r7, #24]
 80084f0:	fa02 f303 	lsl.w	r3, r2, r3
 80084f4:	69fa      	ldr	r2, [r7, #28]
 80084f6:	4313      	orrs	r3, r2
 80084f8:	61fb      	str	r3, [r7, #28]
     state during a burst mode operation is allowed only under the following
     conditions:
     - the outputs is active during the burst mode (IDLES=1U)
     - positive deadtimes (SDTR/SDTF set to 0U)
  */
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 80084fa:	683b      	ldr	r3, [r7, #0]
 80084fc:	691b      	ldr	r3, [r3, #16]
 80084fe:	2b08      	cmp	r3, #8
 8008500:	d111      	bne.n	8008526 <HRTIM_OutputConfig+0x18e>
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 8008502:	697b      	ldr	r3, [r7, #20]
 8008504:	f403 7300 	and.w	r3, r3, #512	; 0x200
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 8008508:	2b00      	cmp	r3, #0
 800850a:	d10c      	bne.n	8008526 <HRTIM_OutputConfig+0x18e>
      ((hrtim_dtr & HRTIM_DTR_SDTF) == (uint32_t)RESET))
 800850c:	697b      	ldr	r3, [r7, #20]
 800850e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 8008512:	2b00      	cmp	r3, #0
 8008514:	d107      	bne.n	8008526 <HRTIM_OutputConfig+0x18e>
  {
    hrtim_outr |= (pOutputCfg->BurstModeEntryDelayed << shift);
 8008516:	683b      	ldr	r3, [r7, #0]
 8008518:	69da      	ldr	r2, [r3, #28]
 800851a:	69bb      	ldr	r3, [r7, #24]
 800851c:	fa02 f303 	lsl.w	r3, r2, r3
 8008520:	69fa      	ldr	r2, [r7, #28]
 8008522:	4313      	orrs	r3, r2
 8008524:	61fb      	str	r3, [r7, #28]
  }

  /* Update HRTIM register */
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_outr;
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	681a      	ldr	r2, [r3, #0]
 800852a:	68bb      	ldr	r3, [r7, #8]
 800852c:	01db      	lsls	r3, r3, #7
 800852e:	4413      	add	r3, r2
 8008530:	33e4      	adds	r3, #228	; 0xe4
 8008532:	69fa      	ldr	r2, [r7, #28]
 8008534:	601a      	str	r2, [r3, #0]
}
 8008536:	bf00      	nop
 8008538:	3724      	adds	r7, #36	; 0x24
 800853a:	46bd      	mov	sp, r7
 800853c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008540:	4770      	bx	lr
 8008542:	bf00      	nop
 8008544:	40000041 	.word	0x40000041

08008548 <HRTIM_ForceRegistersUpdate>:
  * @param  TimerIdx Timer index
  * @retval None
  */
static void HRTIM_ForceRegistersUpdate(HRTIM_HandleTypeDef * hhrtim,
                                       uint32_t TimerIdx)
{
 8008548:	b480      	push	{r7}
 800854a:	b083      	sub	sp, #12
 800854c:	af00      	add	r7, sp, #0
 800854e:	6078      	str	r0, [r7, #4]
 8008550:	6039      	str	r1, [r7, #0]
  switch (TimerIdx)
 8008552:	683b      	ldr	r3, [r7, #0]
 8008554:	2b05      	cmp	r3, #5
 8008556:	d851      	bhi.n	80085fc <HRTIM_ForceRegistersUpdate+0xb4>
 8008558:	a201      	add	r2, pc, #4	; (adr r2, 8008560 <HRTIM_ForceRegistersUpdate+0x18>)
 800855a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800855e:	bf00      	nop
 8008560:	0800858f 	.word	0x0800858f
 8008564:	080085a5 	.word	0x080085a5
 8008568:	080085bb 	.word	0x080085bb
 800856c:	080085d1 	.word	0x080085d1
 8008570:	080085e7 	.word	0x080085e7
 8008574:	08008579 	.word	0x08008579
  {
  case HRTIM_TIMERINDEX_MASTER:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_MSWU;
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	f042 0201 	orr.w	r2, r2, #1
 8008588:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 800858c:	e037      	b.n	80085fe <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_A:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TASWU;
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	f042 0202 	orr.w	r2, r2, #2
 800859e:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 80085a2:	e02c      	b.n	80085fe <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_B:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TBSWU;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	f042 0204 	orr.w	r2, r2, #4
 80085b4:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 80085b8:	e021      	b.n	80085fe <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_C:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TCSWU;
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	f042 0208 	orr.w	r2, r2, #8
 80085ca:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 80085ce:	e016      	b.n	80085fe <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_D:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TDSWU;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	f042 0210 	orr.w	r2, r2, #16
 80085e0:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 80085e4:	e00b      	b.n	80085fe <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_E:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TESWU;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	f042 0220 	orr.w	r2, r2, #32
 80085f6:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 80085fa:	e000      	b.n	80085fe <HRTIM_ForceRegistersUpdate+0xb6>
    }

  default:
    break;
 80085fc:	bf00      	nop
  }
}
 80085fe:	bf00      	nop
 8008600:	370c      	adds	r7, #12
 8008602:	46bd      	mov	sp, r7
 8008604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008608:	4770      	bx	lr
 800860a:	bf00      	nop

0800860c <HRTIM_HRTIM_ISR>:
  * @brief  HRTIM interrupts service routine
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
static void HRTIM_HRTIM_ISR(HRTIM_HandleTypeDef * hhrtim)
{
 800860c:	b580      	push	{r7, lr}
 800860e:	b084      	sub	sp, #16
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hhrtim->Instance->sCommonRegs.ISR);
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	f8d3 3388 	ldr.w	r3, [r3, #904]	; 0x388
 800861c:	60fb      	str	r3, [r7, #12]
  uint32_t ierits   = READ_REG(hhrtim->Instance->sCommonRegs.IER);
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	f8d3 3390 	ldr.w	r3, [r3, #912]	; 0x390
 8008626:	60bb      	str	r3, [r7, #8]

  /* Fault 1 event */
  if((uint32_t)(isrflags & HRTIM_FLAG_FLT1) != (uint32_t)RESET)
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	f003 0301 	and.w	r3, r3, #1
 800862e:	2b00      	cmp	r3, #0
 8008630:	d00c      	beq.n	800864c <HRTIM_HRTIM_ISR+0x40>
  {
    if((uint32_t)(ierits & HRTIM_IT_FLT1) != (uint32_t)RESET)
 8008632:	68bb      	ldr	r3, [r7, #8]
 8008634:	f003 0301 	and.w	r3, r3, #1
 8008638:	2b00      	cmp	r3, #0
 800863a:	d007      	beq.n	800864c <HRTIM_HRTIM_ISR+0x40>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT1);
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	2201      	movs	r2, #1
 8008642:	f8c3 238c 	str.w	r2, [r3, #908]	; 0x38c

      /* Invoke Fault 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault1Callback(hhrtim);
#else
      HAL_HRTIM_Fault1Callback(hhrtim);
 8008646:	6878      	ldr	r0, [r7, #4]
 8008648:	f7ff fbc7 	bl	8007dda <HAL_HRTIM_Fault1Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 2 event */
  if((uint32_t)(isrflags & HRTIM_FLAG_FLT2) != (uint32_t)RESET)
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	f003 0302 	and.w	r3, r3, #2
 8008652:	2b00      	cmp	r3, #0
 8008654:	d00c      	beq.n	8008670 <HRTIM_HRTIM_ISR+0x64>
  {
    if((uint32_t)(ierits & HRTIM_IT_FLT2) != (uint32_t)RESET)
 8008656:	68bb      	ldr	r3, [r7, #8]
 8008658:	f003 0302 	and.w	r3, r3, #2
 800865c:	2b00      	cmp	r3, #0
 800865e:	d007      	beq.n	8008670 <HRTIM_HRTIM_ISR+0x64>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT2);
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	2202      	movs	r2, #2
 8008666:	f8c3 238c 	str.w	r2, [r3, #908]	; 0x38c

      /* Invoke Fault 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault2Callback(hhrtim);
#else
      HAL_HRTIM_Fault2Callback(hhrtim);
 800866a:	6878      	ldr	r0, [r7, #4]
 800866c:	f7ff fbbf 	bl	8007dee <HAL_HRTIM_Fault2Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 3 event */
  if((uint32_t)(isrflags & HRTIM_FLAG_FLT3) != (uint32_t)RESET)
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	f003 0304 	and.w	r3, r3, #4
 8008676:	2b00      	cmp	r3, #0
 8008678:	d00c      	beq.n	8008694 <HRTIM_HRTIM_ISR+0x88>
  {
    if((uint32_t)(ierits & HRTIM_IT_FLT3) != (uint32_t)RESET)
 800867a:	68bb      	ldr	r3, [r7, #8]
 800867c:	f003 0304 	and.w	r3, r3, #4
 8008680:	2b00      	cmp	r3, #0
 8008682:	d007      	beq.n	8008694 <HRTIM_HRTIM_ISR+0x88>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT3);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	2204      	movs	r2, #4
 800868a:	f8c3 238c 	str.w	r2, [r3, #908]	; 0x38c

      /* Invoke Fault 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault3Callback(hhrtim);
#else
      HAL_HRTIM_Fault3Callback(hhrtim);
 800868e:	6878      	ldr	r0, [r7, #4]
 8008690:	f7ff fbb7 	bl	8007e02 <HAL_HRTIM_Fault3Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 4 event */
  if((uint32_t)(isrflags & HRTIM_FLAG_FLT4) != (uint32_t)RESET)
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	f003 0308 	and.w	r3, r3, #8
 800869a:	2b00      	cmp	r3, #0
 800869c:	d00c      	beq.n	80086b8 <HRTIM_HRTIM_ISR+0xac>
  {
    if((uint32_t)(ierits & HRTIM_IT_FLT4) != (uint32_t)RESET)
 800869e:	68bb      	ldr	r3, [r7, #8]
 80086a0:	f003 0308 	and.w	r3, r3, #8
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d007      	beq.n	80086b8 <HRTIM_HRTIM_ISR+0xac>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT4);
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	2208      	movs	r2, #8
 80086ae:	f8c3 238c 	str.w	r2, [r3, #908]	; 0x38c

      /* Invoke Fault 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault4Callback(hhrtim);
#else
      HAL_HRTIM_Fault4Callback(hhrtim);
 80086b2:	6878      	ldr	r0, [r7, #4]
 80086b4:	f7ff fbaf 	bl	8007e16 <HAL_HRTIM_Fault4Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 5 event */
  if((uint32_t)(isrflags & HRTIM_FLAG_FLT5) != (uint32_t)RESET)
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	f003 0310 	and.w	r3, r3, #16
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d00c      	beq.n	80086dc <HRTIM_HRTIM_ISR+0xd0>
  {
    if((uint32_t)(ierits & HRTIM_IT_FLT5) != (uint32_t)RESET)
 80086c2:	68bb      	ldr	r3, [r7, #8]
 80086c4:	f003 0310 	and.w	r3, r3, #16
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d007      	beq.n	80086dc <HRTIM_HRTIM_ISR+0xd0>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT5);
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	2210      	movs	r2, #16
 80086d2:	f8c3 238c 	str.w	r2, [r3, #908]	; 0x38c

      /* Invoke Fault 5 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault5Callback(hhrtim);
#else
      HAL_HRTIM_Fault5Callback(hhrtim);
 80086d6:	6878      	ldr	r0, [r7, #4]
 80086d8:	f7ff fba7 	bl	8007e2a <HAL_HRTIM_Fault5Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* System fault event */
  if((uint32_t)(isrflags & HRTIM_FLAG_SYSFLT) != (uint32_t)RESET)
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	f003 0320 	and.w	r3, r3, #32
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d00c      	beq.n	8008700 <HRTIM_HRTIM_ISR+0xf4>
  {
    if((uint32_t)(ierits & HRTIM_IT_SYSFLT) != (uint32_t)RESET)
 80086e6:	68bb      	ldr	r3, [r7, #8]
 80086e8:	f003 0320 	and.w	r3, r3, #32
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d007      	beq.n	8008700 <HRTIM_HRTIM_ISR+0xf4>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_SYSFLT);
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	2220      	movs	r2, #32
 80086f6:	f8c3 238c 	str.w	r2, [r3, #908]	; 0x38c

      /* Invoke System fault event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->SystemFaultCallback(hhrtim);
#else
      HAL_HRTIM_SystemFaultCallback(hhrtim);
 80086fa:	6878      	ldr	r0, [r7, #4]
 80086fc:	f7ff fb9f 	bl	8007e3e <HAL_HRTIM_SystemFaultCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 8008700:	bf00      	nop
 8008702:	3710      	adds	r7, #16
 8008704:	46bd      	mov	sp, r7
 8008706:	bd80      	pop	{r7, pc}

08008708 <HRTIM_Master_ISR>:
* @brief  Master timer interrupts service routine
* @param  hhrtim pointer to HAL HRTIM handle
* @retval None
*/
static void HRTIM_Master_ISR(HRTIM_HandleTypeDef * hhrtim)
{
 8008708:	b580      	push	{r7, lr}
 800870a:	b086      	sub	sp, #24
 800870c:	af00      	add	r7, sp, #0
 800870e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hhrtim->Instance->sCommonRegs.ISR);
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	f8d3 3388 	ldr.w	r3, [r3, #904]	; 0x388
 8008718:	617b      	str	r3, [r7, #20]
  uint32_t ierits    = READ_REG(hhrtim->Instance->sCommonRegs.IER);
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	f8d3 3390 	ldr.w	r3, [r3, #912]	; 0x390
 8008722:	613b      	str	r3, [r7, #16]
  uint32_t misrflags = READ_REG(hhrtim->Instance->sMasterRegs.MISR);
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	685b      	ldr	r3, [r3, #4]
 800872a:	60fb      	str	r3, [r7, #12]
  uint32_t mdierits  = READ_REG(hhrtim->Instance->sMasterRegs.MDIER);
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	68db      	ldr	r3, [r3, #12]
 8008732:	60bb      	str	r3, [r7, #8]

  /* Burst mode period event */
  if((uint32_t)(isrflags & HRTIM_FLAG_BMPER) != (uint32_t)RESET)
 8008734:	697b      	ldr	r3, [r7, #20]
 8008736:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800873a:	2b00      	cmp	r3, #0
 800873c:	d00d      	beq.n	800875a <HRTIM_Master_ISR+0x52>
  {
    if((uint32_t)(ierits & HRTIM_IT_BMPER) != (uint32_t)RESET)
 800873e:	693b      	ldr	r3, [r7, #16]
 8008740:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008744:	2b00      	cmp	r3, #0
 8008746:	d008      	beq.n	800875a <HRTIM_Master_ISR+0x52>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_BMPER);
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8008750:	f8c3 238c 	str.w	r2, [r3, #908]	; 0x38c

      /* Invoke Burst mode period event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->BurstModePeriodCallback(hhrtim);
#else
      HAL_HRTIM_BurstModePeriodCallback(hhrtim);
 8008754:	6878      	ldr	r0, [r7, #4]
 8008756:	f7ff fb7c 	bl	8007e52 <HAL_HRTIM_BurstModePeriodCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 1 event */
  if((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP1) != (uint32_t)RESET)
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	f003 0301 	and.w	r3, r3, #1
 8008760:	2b00      	cmp	r3, #0
 8008762:	d00c      	beq.n	800877e <HRTIM_Master_ISR+0x76>
  {
    if((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP1) != (uint32_t)RESET)
 8008764:	68bb      	ldr	r3, [r7, #8]
 8008766:	f003 0301 	and.w	r3, r3, #1
 800876a:	2b00      	cmp	r3, #0
 800876c:	d007      	beq.n	800877e <HRTIM_Master_ISR+0x76>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP1);
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	2201      	movs	r2, #1
 8008774:	609a      	str	r2, [r3, #8]

      /* Invoke compare 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare1EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare1EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8008776:	2105      	movs	r1, #5
 8008778:	6878      	ldr	r0, [r7, #4]
 800877a:	f7ff fb89 	bl	8007e90 <HAL_HRTIM_Compare1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 2 event */
  if((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP2) != (uint32_t)RESET)
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	f003 0302 	and.w	r3, r3, #2
 8008784:	2b00      	cmp	r3, #0
 8008786:	d00c      	beq.n	80087a2 <HRTIM_Master_ISR+0x9a>
  {
    if((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP2) != (uint32_t)RESET)
 8008788:	68bb      	ldr	r3, [r7, #8]
 800878a:	f003 0302 	and.w	r3, r3, #2
 800878e:	2b00      	cmp	r3, #0
 8008790:	d007      	beq.n	80087a2 <HRTIM_Master_ISR+0x9a>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP2);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	2202      	movs	r2, #2
 8008798:	609a      	str	r2, [r3, #8]

      /* Invoke compare 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare2EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare2EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 800879a:	2105      	movs	r1, #5
 800879c:	6878      	ldr	r0, [r7, #4]
 800879e:	f7fa fe41 	bl	8003424 <HAL_HRTIM_Compare2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 3 event */
  if((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP3) != (uint32_t)RESET)
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	f003 0304 	and.w	r3, r3, #4
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d00c      	beq.n	80087c6 <HRTIM_Master_ISR+0xbe>
  {
    if((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP3) != (uint32_t)RESET)
 80087ac:	68bb      	ldr	r3, [r7, #8]
 80087ae:	f003 0304 	and.w	r3, r3, #4
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d007      	beq.n	80087c6 <HRTIM_Master_ISR+0xbe>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP3);
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	2204      	movs	r2, #4
 80087bc:	609a      	str	r2, [r3, #8]

      /* Invoke compare 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare3EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare3EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 80087be:	2105      	movs	r1, #5
 80087c0:	6878      	ldr	r0, [r7, #4]
 80087c2:	f7fa fe3b 	bl	800343c <HAL_HRTIM_Compare3EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 4 event */
  if((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP4) != (uint32_t)RESET)
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	f003 0308 	and.w	r3, r3, #8
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d00c      	beq.n	80087ea <HRTIM_Master_ISR+0xe2>
  {
    if((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP4) != (uint32_t)RESET)
 80087d0:	68bb      	ldr	r3, [r7, #8]
 80087d2:	f003 0308 	and.w	r3, r3, #8
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d007      	beq.n	80087ea <HRTIM_Master_ISR+0xe2>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP4);
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	2208      	movs	r2, #8
 80087e0:	609a      	str	r2, [r3, #8]

      /* Invoke compare 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare4EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare4EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 80087e2:	2105      	movs	r1, #5
 80087e4:	6878      	ldr	r0, [r7, #4]
 80087e6:	f7ff fb5e 	bl	8007ea6 <HAL_HRTIM_Compare4EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer repetition event */
  if((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MREP) != (uint32_t)RESET)
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	f003 0310 	and.w	r3, r3, #16
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d00c      	beq.n	800880e <HRTIM_Master_ISR+0x106>
  {
    if((uint32_t)(mdierits & HRTIM_MASTER_IT_MREP) != (uint32_t)RESET)
 80087f4:	68bb      	ldr	r3, [r7, #8]
 80087f6:	f003 0310 	and.w	r3, r3, #16
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d007      	beq.n	800880e <HRTIM_Master_ISR+0x106>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MREP);
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	2210      	movs	r2, #16
 8008804:	609a      	str	r2, [r3, #8]

      /* Invoke repetition event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RepetitionEventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_RepetitionEventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8008806:	2105      	movs	r1, #5
 8008808:	6878      	ldr	r0, [r7, #4]
 800880a:	f7fa fe8b 	bl	8003524 <HAL_HRTIM_RepetitionEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Synchronization input event */
  if((uint32_t)(misrflags & HRTIM_MASTER_FLAG_SYNC) != (uint32_t)RESET)
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	f003 0320 	and.w	r3, r3, #32
 8008814:	2b00      	cmp	r3, #0
 8008816:	d00b      	beq.n	8008830 <HRTIM_Master_ISR+0x128>
  {
    if((uint32_t)(mdierits & HRTIM_MASTER_IT_SYNC) != (uint32_t)RESET)
 8008818:	68bb      	ldr	r3, [r7, #8]
 800881a:	f003 0320 	and.w	r3, r3, #32
 800881e:	2b00      	cmp	r3, #0
 8008820:	d006      	beq.n	8008830 <HRTIM_Master_ISR+0x128>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_SYNC);
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	2220      	movs	r2, #32
 8008828:	609a      	str	r2, [r3, #8]

      /* Invoke synchronization event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->SynchronizationEventCallback(hhrtim);
#else
      HAL_HRTIM_SynchronizationEventCallback(hhrtim);
 800882a:	6878      	ldr	r0, [r7, #4]
 800882c:	f7ff fb1b 	bl	8007e66 <HAL_HRTIM_SynchronizationEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer registers update event */
  if((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MUPD) != (uint32_t)RESET)
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008836:	2b00      	cmp	r3, #0
 8008838:	d00c      	beq.n	8008854 <HRTIM_Master_ISR+0x14c>
  {
    if((uint32_t)(mdierits & HRTIM_MASTER_IT_MUPD) != (uint32_t)RESET)
 800883a:	68bb      	ldr	r3, [r7, #8]
 800883c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008840:	2b00      	cmp	r3, #0
 8008842:	d007      	beq.n	8008854 <HRTIM_Master_ISR+0x14c>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MUPD);
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	2240      	movs	r2, #64	; 0x40
 800884a:	609a      	str	r2, [r3, #8]

      /* Invoke registers update event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RegistersUpdateCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_RegistersUpdateCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 800884c:	2105      	movs	r1, #5
 800884e:	6878      	ldr	r0, [r7, #4]
 8008850:	f7ff fb13 	bl	8007e7a <HAL_HRTIM_RegistersUpdateCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 8008854:	bf00      	nop
 8008856:	3718      	adds	r7, #24
 8008858:	46bd      	mov	sp, r7
 800885a:	bd80      	pop	{r7, pc}

0800885c <HRTIM_Timer_ISR>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
*/
static void HRTIM_Timer_ISR(HRTIM_HandleTypeDef * hhrtim,
                     uint32_t TimerIdx)
{
 800885c:	b580      	push	{r7, lr}
 800885e:	b084      	sub	sp, #16
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
 8008864:	6039      	str	r1, [r7, #0]
  uint32_t tisrflags = READ_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxISR);
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681a      	ldr	r2, [r3, #0]
 800886a:	683b      	ldr	r3, [r7, #0]
 800886c:	3301      	adds	r3, #1
 800886e:	01db      	lsls	r3, r3, #7
 8008870:	4413      	add	r3, r2
 8008872:	3304      	adds	r3, #4
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	60fb      	str	r3, [r7, #12]
  uint32_t tdierits  = READ_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxDIER);
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681a      	ldr	r2, [r3, #0]
 800887c:	683b      	ldr	r3, [r7, #0]
 800887e:	01db      	lsls	r3, r3, #7
 8008880:	4413      	add	r3, r2
 8008882:	338c      	adds	r3, #140	; 0x8c
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	60bb      	str	r3, [r7, #8]

  /* Timer compare 1 event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP1) != (uint32_t)RESET)
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	f003 0301 	and.w	r3, r3, #1
 800888e:	2b00      	cmp	r3, #0
 8008890:	d010      	beq.n	80088b4 <HRTIM_Timer_ISR+0x58>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_CMP1) != (uint32_t)RESET)
 8008892:	68bb      	ldr	r3, [r7, #8]
 8008894:	f003 0301 	and.w	r3, r3, #1
 8008898:	2b00      	cmp	r3, #0
 800889a:	d00b      	beq.n	80088b4 <HRTIM_Timer_ISR+0x58>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP1);
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681a      	ldr	r2, [r3, #0]
 80088a0:	683b      	ldr	r3, [r7, #0]
 80088a2:	01db      	lsls	r3, r3, #7
 80088a4:	4413      	add	r3, r2
 80088a6:	3388      	adds	r3, #136	; 0x88
 80088a8:	2201      	movs	r2, #1
 80088aa:	601a      	str	r2, [r3, #0]

      /* Invoke compare 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare1EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare1EventCallback(hhrtim, TimerIdx);
 80088ac:	6839      	ldr	r1, [r7, #0]
 80088ae:	6878      	ldr	r0, [r7, #4]
 80088b0:	f7ff faee 	bl	8007e90 <HAL_HRTIM_Compare1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 2 event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP2) != (uint32_t)RESET)
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	f003 0302 	and.w	r3, r3, #2
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d010      	beq.n	80088e0 <HRTIM_Timer_ISR+0x84>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_CMP2) != (uint32_t)RESET)
 80088be:	68bb      	ldr	r3, [r7, #8]
 80088c0:	f003 0302 	and.w	r3, r3, #2
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d00b      	beq.n	80088e0 <HRTIM_Timer_ISR+0x84>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP2);
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681a      	ldr	r2, [r3, #0]
 80088cc:	683b      	ldr	r3, [r7, #0]
 80088ce:	01db      	lsls	r3, r3, #7
 80088d0:	4413      	add	r3, r2
 80088d2:	3388      	adds	r3, #136	; 0x88
 80088d4:	2202      	movs	r2, #2
 80088d6:	601a      	str	r2, [r3, #0]

      /* Invoke compare 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare2EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare2EventCallback(hhrtim, TimerIdx);
 80088d8:	6839      	ldr	r1, [r7, #0]
 80088da:	6878      	ldr	r0, [r7, #4]
 80088dc:	f7fa fda2 	bl	8003424 <HAL_HRTIM_Compare2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 3 event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP3) != (uint32_t)RESET)
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	f003 0304 	and.w	r3, r3, #4
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d010      	beq.n	800890c <HRTIM_Timer_ISR+0xb0>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_CMP3) != (uint32_t)RESET)
 80088ea:	68bb      	ldr	r3, [r7, #8]
 80088ec:	f003 0304 	and.w	r3, r3, #4
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d00b      	beq.n	800890c <HRTIM_Timer_ISR+0xb0>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP3);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681a      	ldr	r2, [r3, #0]
 80088f8:	683b      	ldr	r3, [r7, #0]
 80088fa:	01db      	lsls	r3, r3, #7
 80088fc:	4413      	add	r3, r2
 80088fe:	3388      	adds	r3, #136	; 0x88
 8008900:	2204      	movs	r2, #4
 8008902:	601a      	str	r2, [r3, #0]

      /* Invoke compare 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare3EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare3EventCallback(hhrtim, TimerIdx);
 8008904:	6839      	ldr	r1, [r7, #0]
 8008906:	6878      	ldr	r0, [r7, #4]
 8008908:	f7fa fd98 	bl	800343c <HAL_HRTIM_Compare3EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 4 event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP4) != (uint32_t)RESET)
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	f003 0308 	and.w	r3, r3, #8
 8008912:	2b00      	cmp	r3, #0
 8008914:	d010      	beq.n	8008938 <HRTIM_Timer_ISR+0xdc>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_CMP4) != (uint32_t)RESET)
 8008916:	68bb      	ldr	r3, [r7, #8]
 8008918:	f003 0308 	and.w	r3, r3, #8
 800891c:	2b00      	cmp	r3, #0
 800891e:	d00b      	beq.n	8008938 <HRTIM_Timer_ISR+0xdc>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP4);
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681a      	ldr	r2, [r3, #0]
 8008924:	683b      	ldr	r3, [r7, #0]
 8008926:	01db      	lsls	r3, r3, #7
 8008928:	4413      	add	r3, r2
 800892a:	3388      	adds	r3, #136	; 0x88
 800892c:	2208      	movs	r2, #8
 800892e:	601a      	str	r2, [r3, #0]

      /* Invoke compare 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare4EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare4EventCallback(hhrtim, TimerIdx);
 8008930:	6839      	ldr	r1, [r7, #0]
 8008932:	6878      	ldr	r0, [r7, #4]
 8008934:	f7ff fab7 	bl	8007ea6 <HAL_HRTIM_Compare4EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer repetition event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_REP) != (uint32_t)RESET)
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	f003 0310 	and.w	r3, r3, #16
 800893e:	2b00      	cmp	r3, #0
 8008940:	d010      	beq.n	8008964 <HRTIM_Timer_ISR+0x108>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_REP) != (uint32_t)RESET)
 8008942:	68bb      	ldr	r3, [r7, #8]
 8008944:	f003 0310 	and.w	r3, r3, #16
 8008948:	2b00      	cmp	r3, #0
 800894a:	d00b      	beq.n	8008964 <HRTIM_Timer_ISR+0x108>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_REP);
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681a      	ldr	r2, [r3, #0]
 8008950:	683b      	ldr	r3, [r7, #0]
 8008952:	01db      	lsls	r3, r3, #7
 8008954:	4413      	add	r3, r2
 8008956:	3388      	adds	r3, #136	; 0x88
 8008958:	2210      	movs	r2, #16
 800895a:	601a      	str	r2, [r3, #0]

      /* Invoke repetition event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RepetitionEventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_RepetitionEventCallback(hhrtim, TimerIdx);
 800895c:	6839      	ldr	r1, [r7, #0]
 800895e:	6878      	ldr	r0, [r7, #4]
 8008960:	f7fa fde0 	bl	8003524 <HAL_HRTIM_RepetitionEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer registers update event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_UPD) != (uint32_t)RESET)
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800896a:	2b00      	cmp	r3, #0
 800896c:	d010      	beq.n	8008990 <HRTIM_Timer_ISR+0x134>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_UPD) != (uint32_t)RESET)
 800896e:	68bb      	ldr	r3, [r7, #8]
 8008970:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008974:	2b00      	cmp	r3, #0
 8008976:	d00b      	beq.n	8008990 <HRTIM_Timer_ISR+0x134>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_UPD);
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681a      	ldr	r2, [r3, #0]
 800897c:	683b      	ldr	r3, [r7, #0]
 800897e:	01db      	lsls	r3, r3, #7
 8008980:	4413      	add	r3, r2
 8008982:	3388      	adds	r3, #136	; 0x88
 8008984:	2240      	movs	r2, #64	; 0x40
 8008986:	601a      	str	r2, [r3, #0]

      /* Invoke registers update event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RegistersUpdateCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_RegistersUpdateCallback(hhrtim, TimerIdx);
 8008988:	6839      	ldr	r1, [r7, #0]
 800898a:	6878      	ldr	r0, [r7, #4]
 800898c:	f7ff fa75 	bl	8007e7a <HAL_HRTIM_RegistersUpdateCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer capture 1 event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CPT1) != (uint32_t)RESET)
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008996:	2b00      	cmp	r3, #0
 8008998:	d010      	beq.n	80089bc <HRTIM_Timer_ISR+0x160>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_CPT1) != (uint32_t)RESET)
 800899a:	68bb      	ldr	r3, [r7, #8]
 800899c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d00b      	beq.n	80089bc <HRTIM_Timer_ISR+0x160>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CPT1);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681a      	ldr	r2, [r3, #0]
 80089a8:	683b      	ldr	r3, [r7, #0]
 80089aa:	01db      	lsls	r3, r3, #7
 80089ac:	4413      	add	r3, r2
 80089ae:	3388      	adds	r3, #136	; 0x88
 80089b0:	2280      	movs	r2, #128	; 0x80
 80089b2:	601a      	str	r2, [r3, #0]

      /* Invoke capture 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Capture1EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Capture1EventCallback(hhrtim, TimerIdx);
 80089b4:	6839      	ldr	r1, [r7, #0]
 80089b6:	6878      	ldr	r0, [r7, #4]
 80089b8:	f7ff fa80 	bl	8007ebc <HAL_HRTIM_Capture1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer capture 2 event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CPT2) != (uint32_t)RESET)
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d011      	beq.n	80089ea <HRTIM_Timer_ISR+0x18e>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_CPT2) != (uint32_t)RESET)
 80089c6:	68bb      	ldr	r3, [r7, #8]
 80089c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d00c      	beq.n	80089ea <HRTIM_Timer_ISR+0x18e>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CPT2);
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681a      	ldr	r2, [r3, #0]
 80089d4:	683b      	ldr	r3, [r7, #0]
 80089d6:	01db      	lsls	r3, r3, #7
 80089d8:	4413      	add	r3, r2
 80089da:	3388      	adds	r3, #136	; 0x88
 80089dc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80089e0:	601a      	str	r2, [r3, #0]

      /* Invoke capture 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Capture2EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Capture2EventCallback(hhrtim, TimerIdx);
 80089e2:	6839      	ldr	r1, [r7, #0]
 80089e4:	6878      	ldr	r0, [r7, #4]
 80089e6:	f7ff fa74 	bl	8007ed2 <HAL_HRTIM_Capture2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 1 set event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_SET1) != (uint32_t)RESET)
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d011      	beq.n	8008a18 <HRTIM_Timer_ISR+0x1bc>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_SET1) != (uint32_t)RESET)
 80089f4:	68bb      	ldr	r3, [r7, #8]
 80089f6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d00c      	beq.n	8008a18 <HRTIM_Timer_ISR+0x1bc>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_SET1);
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681a      	ldr	r2, [r3, #0]
 8008a02:	683b      	ldr	r3, [r7, #0]
 8008a04:	01db      	lsls	r3, r3, #7
 8008a06:	4413      	add	r3, r2
 8008a08:	3388      	adds	r3, #136	; 0x88
 8008a0a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008a0e:	601a      	str	r2, [r3, #0]

      /* Invoke output 1 set event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output1SetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output1SetCallback(hhrtim, TimerIdx);
 8008a10:	6839      	ldr	r1, [r7, #0]
 8008a12:	6878      	ldr	r0, [r7, #4]
 8008a14:	f7ff fa7e 	bl	8007f14 <HAL_HRTIM_Output1SetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 1 reset event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST1) != (uint32_t)RESET)
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d011      	beq.n	8008a46 <HRTIM_Timer_ISR+0x1ea>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_RST1) != (uint32_t)RESET)
 8008a22:	68bb      	ldr	r3, [r7, #8]
 8008a24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d00c      	beq.n	8008a46 <HRTIM_Timer_ISR+0x1ea>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST1);
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681a      	ldr	r2, [r3, #0]
 8008a30:	683b      	ldr	r3, [r7, #0]
 8008a32:	01db      	lsls	r3, r3, #7
 8008a34:	4413      	add	r3, r2
 8008a36:	3388      	adds	r3, #136	; 0x88
 8008a38:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008a3c:	601a      	str	r2, [r3, #0]

      /* Invoke output 1 reset event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output1ResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output1ResetCallback(hhrtim, TimerIdx);
 8008a3e:	6839      	ldr	r1, [r7, #0]
 8008a40:	6878      	ldr	r0, [r7, #4]
 8008a42:	f7ff fa72 	bl	8007f2a <HAL_HRTIM_Output1ResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 2 set event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_SET2) != (uint32_t)RESET)
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d011      	beq.n	8008a74 <HRTIM_Timer_ISR+0x218>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_SET2) != (uint32_t)RESET)
 8008a50:	68bb      	ldr	r3, [r7, #8]
 8008a52:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d00c      	beq.n	8008a74 <HRTIM_Timer_ISR+0x218>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_SET2);
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681a      	ldr	r2, [r3, #0]
 8008a5e:	683b      	ldr	r3, [r7, #0]
 8008a60:	01db      	lsls	r3, r3, #7
 8008a62:	4413      	add	r3, r2
 8008a64:	3388      	adds	r3, #136	; 0x88
 8008a66:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008a6a:	601a      	str	r2, [r3, #0]

      /* Invoke output 2 set event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output2SetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output2SetCallback(hhrtim, TimerIdx);
 8008a6c:	6839      	ldr	r1, [r7, #0]
 8008a6e:	6878      	ldr	r0, [r7, #4]
 8008a70:	f7ff fa66 	bl	8007f40 <HAL_HRTIM_Output2SetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 2 reset event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST2) != (uint32_t)RESET)
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d011      	beq.n	8008aa2 <HRTIM_Timer_ISR+0x246>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_RST2) != (uint32_t)RESET)
 8008a7e:	68bb      	ldr	r3, [r7, #8]
 8008a80:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d00c      	beq.n	8008aa2 <HRTIM_Timer_ISR+0x246>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST2);
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681a      	ldr	r2, [r3, #0]
 8008a8c:	683b      	ldr	r3, [r7, #0]
 8008a8e:	01db      	lsls	r3, r3, #7
 8008a90:	4413      	add	r3, r2
 8008a92:	3388      	adds	r3, #136	; 0x88
 8008a94:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008a98:	601a      	str	r2, [r3, #0]

      /* Invoke output 2 reset event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output2ResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output2ResetCallback(hhrtim, TimerIdx);
 8008a9a:	6839      	ldr	r1, [r7, #0]
 8008a9c:	6878      	ldr	r0, [r7, #4]
 8008a9e:	f7ff fa5a 	bl	8007f56 <HAL_HRTIM_Output2ResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer reset event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST) != (uint32_t)RESET)
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d011      	beq.n	8008ad0 <HRTIM_Timer_ISR+0x274>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_RST) != (uint32_t)RESET)
 8008aac:	68bb      	ldr	r3, [r7, #8]
 8008aae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d00c      	beq.n	8008ad0 <HRTIM_Timer_ISR+0x274>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST);
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681a      	ldr	r2, [r3, #0]
 8008aba:	683b      	ldr	r3, [r7, #0]
 8008abc:	01db      	lsls	r3, r3, #7
 8008abe:	4413      	add	r3, r2
 8008ac0:	3388      	adds	r3, #136	; 0x88
 8008ac2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8008ac6:	601a      	str	r2, [r3, #0]

      /* Invoke timer reset callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->CounterResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_CounterResetCallback(hhrtim, TimerIdx);
 8008ac8:	6839      	ldr	r1, [r7, #0]
 8008aca:	6878      	ldr	r0, [r7, #4]
 8008acc:	f7ff fa17 	bl	8007efe <HAL_HRTIM_CounterResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Delayed protection event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_DLYPRT) != (uint32_t)RESET)
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d011      	beq.n	8008afe <HRTIM_Timer_ISR+0x2a2>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_DLYPRT) != (uint32_t)RESET)
 8008ada:	68bb      	ldr	r3, [r7, #8]
 8008adc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d00c      	beq.n	8008afe <HRTIM_Timer_ISR+0x2a2>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_DLYPRT);
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681a      	ldr	r2, [r3, #0]
 8008ae8:	683b      	ldr	r3, [r7, #0]
 8008aea:	01db      	lsls	r3, r3, #7
 8008aec:	4413      	add	r3, r2
 8008aee:	3388      	adds	r3, #136	; 0x88
 8008af0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8008af4:	601a      	str	r2, [r3, #0]

      /* Invoke delayed protection callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->DelayedProtectionCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_DelayedProtectionCallback(hhrtim, TimerIdx);
 8008af6:	6839      	ldr	r1, [r7, #0]
 8008af8:	6878      	ldr	r0, [r7, #4]
 8008afa:	f7ff f9f5 	bl	8007ee8 <HAL_HRTIM_DelayedProtectionCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 8008afe:	bf00      	nop
 8008b00:	3710      	adds	r7, #16
 8008b02:	46bd      	mov	sp, r7
 8008b04:	bd80      	pop	{r7, pc}
	...

08008b08 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8008b08:	b580      	push	{r7, lr}
 8008b0a:	b084      	sub	sp, #16
 8008b0c:	af00      	add	r7, sp, #0
 8008b0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d101      	bne.n	8008b1a <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8008b16:	2301      	movs	r3, #1
 8008b18:	e097      	b.n	8008c4a <HAL_LPTIM_Init+0x142>
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	685b      	ldr	r3, [r3, #4]
 8008b1e:	2b01      	cmp	r3, #1
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8008b26:	b2db      	uxtb	r3, r3
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d106      	bne.n	8008b3a <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	2200      	movs	r2, #0
 8008b30:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8008b34:	6878      	ldr	r0, [r7, #4]
 8008b36:	f7fa f997 	bl	8002e68 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	2202      	movs	r2, #2
 8008b3e:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	68db      	ldr	r3, [r3, #12]
 8008b48:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	685b      	ldr	r3, [r3, #4]
 8008b4e:	2b01      	cmp	r3, #1
 8008b50:	d004      	beq.n	8008b5c <HAL_LPTIM_Init+0x54>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b56:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008b5a:	d103      	bne.n	8008b64 <HAL_LPTIM_Init+0x5c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	f023 031e 	bic.w	r3, r3, #30
 8008b62:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	695b      	ldr	r3, [r3, #20]
 8008b68:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008b6c:	4293      	cmp	r3, r2
 8008b6e:	d003      	beq.n	8008b78 <HAL_LPTIM_Init+0x70>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8008b70:	68fa      	ldr	r2, [r7, #12]
 8008b72:	4b38      	ldr	r3, [pc, #224]	; (8008c54 <HAL_LPTIM_Init+0x14c>)
 8008b74:	4013      	ands	r3, r2
 8008b76:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8008b78:	68fa      	ldr	r2, [r7, #12]
 8008b7a:	4b37      	ldr	r3, [pc, #220]	; (8008c58 <HAL_LPTIM_Init+0x150>)
 8008b7c:	4013      	ands	r3, r2
 8008b7e:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8008b88:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 8008b8e:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              hlptim->Init.OutputPolarity  |
 8008b94:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              hlptim->Init.UpdateMode      |
 8008b9a:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8008b9c:	68fa      	ldr	r2, [r7, #12]
 8008b9e:	4313      	orrs	r3, r2
 8008ba0:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	685b      	ldr	r3, [r3, #4]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d107      	bne.n	8008bba <HAL_LPTIM_Init+0xb2>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8008bb2:	4313      	orrs	r3, r2
 8008bb4:	68fa      	ldr	r2, [r7, #12]
 8008bb6:	4313      	orrs	r3, r2
 8008bb8:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	685b      	ldr	r3, [r3, #4]
 8008bbe:	2b01      	cmp	r3, #1
 8008bc0:	d004      	beq.n	8008bcc <HAL_LPTIM_Init+0xc4>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bc6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008bca:	d107      	bne.n	8008bdc <HAL_LPTIM_Init+0xd4>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8008bd4:	4313      	orrs	r3, r2
 8008bd6:	68fa      	ldr	r2, [r7, #12]
 8008bd8:	4313      	orrs	r3, r2
 8008bda:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	695b      	ldr	r3, [r3, #20]
 8008be0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008be4:	4293      	cmp	r3, r2
 8008be6:	d00a      	beq.n	8008bfe <HAL_LPTIM_Init+0xf6>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8008bf0:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 8008bf6:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8008bf8:	68fa      	ldr	r2, [r7, #12]
 8008bfa:	4313      	orrs	r3, r2
 8008bfc:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	68fa      	ldr	r2, [r7, #12]
 8008c04:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	4a14      	ldr	r2, [pc, #80]	; (8008c5c <HAL_LPTIM_Init+0x154>)
 8008c0c:	4293      	cmp	r3, r2
 8008c0e:	d004      	beq.n	8008c1a <HAL_LPTIM_Init+0x112>
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	4a12      	ldr	r2, [pc, #72]	; (8008c60 <HAL_LPTIM_Init+0x158>)
 8008c16:	4293      	cmp	r3, r2
 8008c18:	d108      	bne.n	8008c2c <HAL_LPTIM_Init+0x124>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	430a      	orrs	r2, r1
 8008c28:	625a      	str	r2, [r3, #36]	; 0x24
 8008c2a:	e009      	b.n	8008c40 <HAL_LPTIM_Init+0x138>
  }
  else
  {
    if (hlptim->Instance == LPTIM3)
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	4a0c      	ldr	r2, [pc, #48]	; (8008c64 <HAL_LPTIM_Init+0x15c>)
 8008c32:	4293      	cmp	r3, r2
 8008c34:	d104      	bne.n	8008c40 <HAL_LPTIM_Init+0x138>
    {
      /* Check LPTIM3 Input1 source */
      assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

      /* Configure LPTIM3 Input1 source */
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	687a      	ldr	r2, [r7, #4]
 8008c3c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8008c3e:	625a      	str	r2, [r3, #36]	; 0x24
    }
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	2201      	movs	r2, #1
 8008c44:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  /* Return function status */
  return HAL_OK;
 8008c48:	2300      	movs	r3, #0
}
 8008c4a:	4618      	mov	r0, r3
 8008c4c:	3710      	adds	r7, #16
 8008c4e:	46bd      	mov	sp, r7
 8008c50:	bd80      	pop	{r7, pc}
 8008c52:	bf00      	nop
 8008c54:	ffff1f3f 	.word	0xffff1f3f
 8008c58:	ff19f1fe 	.word	0xff19f1fe
 8008c5c:	40002400 	.word	0x40002400
 8008c60:	58002400 	.word	0x58002400
 8008c64:	58002800 	.word	0x58002800

08008c68 <HAL_LPTIM_Counter_Start_IT>:
  * @param  Period Specifies the Autoreload value.
  *         This parameter must be a value between 0x0001 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
{
 8008c68:	b580      	push	{r7, lr}
 8008c6a:	b082      	sub	sp, #8
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	6078      	str	r0, [r7, #4]
 8008c70:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(Period));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	2202      	movs	r2, #2
 8008c76:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  /* If clock source is not ULPTIM clock and counter source is external, then it must not be prescaled */
  if ((hlptim->Init.Clock.Source != LPTIM_CLOCKSOURCE_ULPTIM)
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	685b      	ldr	r3, [r3, #4]
 8008c7e:	2b01      	cmp	r3, #1
 8008c80:	d00c      	beq.n	8008c9c <HAL_LPTIM_Counter_Start_IT+0x34>
      && (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c86:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008c8a:	d107      	bne.n	8008c9c <HAL_LPTIM_Counter_Start_IT+0x34>
  {
    /* Check if clock is prescaled */
    assert_param(IS_LPTIM_CLOCK_PRESCALERDIV1(hlptim->Init.Clock.Prescaler));
    /* Set clock prescaler to 0 */
    hlptim->Instance->CFGR &= ~LPTIM_CFGR_PRESC;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	68da      	ldr	r2, [r3, #12]
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	f422 6260 	bic.w	r2, r2, #3584	; 0xe00
 8008c9a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	691a      	ldr	r2, [r3, #16]
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	f042 0201 	orr.w	r2, r2, #1
 8008caa:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	2210      	movs	r2, #16
 8008cb2:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	683a      	ldr	r2, [r7, #0]
 8008cba:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8008cbc:	2110      	movs	r1, #16
 8008cbe:	6878      	ldr	r0, [r7, #4]
 8008cc0:	f000 f91e 	bl	8008f00 <LPTIM_WaitForFlag>
 8008cc4:	4603      	mov	r3, r0
 8008cc6:	2b03      	cmp	r3, #3
 8008cc8:	d101      	bne.n	8008cce <HAL_LPTIM_Counter_Start_IT+0x66>
  {
    return HAL_TIMEOUT;
 8008cca:	2303      	movs	r3, #3
 8008ccc:	e02f      	b.n	8008d2e <HAL_LPTIM_Counter_Start_IT+0xc6>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8008cce:	6878      	ldr	r0, [r7, #4]
 8008cd0:	f000 f946 	bl	8008f60 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 8008cd4:	6878      	ldr	r0, [r7, #4]
 8008cd6:	f000 f905 	bl	8008ee4 <HAL_LPTIM_GetState>
 8008cda:	4603      	mov	r3, r0
 8008cdc:	2b03      	cmp	r3, #3
 8008cde:	d101      	bne.n	8008ce4 <HAL_LPTIM_Counter_Start_IT+0x7c>
  {
    return HAL_TIMEOUT;
 8008ce0:	2303      	movs	r3, #3
 8008ce2:	e024      	b.n	8008d2e <HAL_LPTIM_Counter_Start_IT+0xc6>
  }

  /* Enable Autoreload write complete interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARROK);
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	689a      	ldr	r2, [r3, #8]
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	f042 0210 	orr.w	r2, r2, #16
 8008cf2:	609a      	str	r2, [r3, #8]

  /* Enable Autoreload match interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARRM);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	689a      	ldr	r2, [r3, #8]
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	f042 0202 	orr.w	r2, r2, #2
 8008d02:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	691a      	ldr	r2, [r3, #16]
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	f042 0201 	orr.w	r2, r2, #1
 8008d12:	611a      	str	r2, [r3, #16]

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	691a      	ldr	r2, [r3, #16]
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	f042 0204 	orr.w	r2, r2, #4
 8008d22:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	2201      	movs	r2, #1
 8008d28:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  /* Return function status */
  return HAL_OK;
 8008d2c:	2300      	movs	r3, #0
}
 8008d2e:	4618      	mov	r0, r3
 8008d30:	3708      	adds	r7, #8
 8008d32:	46bd      	mov	sp, r7
 8008d34:	bd80      	pop	{r7, pc}

08008d36 <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 8008d36:	b580      	push	{r7, lr}
 8008d38:	b082      	sub	sp, #8
 8008d3a:	af00      	add	r7, sp, #0
 8008d3c:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	f003 0301 	and.w	r3, r3, #1
 8008d48:	2b01      	cmp	r3, #1
 8008d4a:	d10d      	bne.n	8008d68 <HAL_LPTIM_IRQHandler+0x32>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	689b      	ldr	r3, [r3, #8]
 8008d52:	f003 0301 	and.w	r3, r3, #1
 8008d56:	2b01      	cmp	r3, #1
 8008d58:	d106      	bne.n	8008d68 <HAL_LPTIM_IRQHandler+0x32>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	2201      	movs	r2, #1
 8008d60:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 8008d62:	6878      	ldr	r0, [r7, #4]
 8008d64:	f000 f882 	bl	8008e6c <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	f003 0302 	and.w	r3, r3, #2
 8008d72:	2b02      	cmp	r3, #2
 8008d74:	d10d      	bne.n	8008d92 <HAL_LPTIM_IRQHandler+0x5c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	689b      	ldr	r3, [r3, #8]
 8008d7c:	f003 0302 	and.w	r3, r3, #2
 8008d80:	2b02      	cmp	r3, #2
 8008d82:	d106      	bne.n	8008d92 <HAL_LPTIM_IRQHandler+0x5c>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	2202      	movs	r2, #2
 8008d8a:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 8008d8c:	6878      	ldr	r0, [r7, #4]
 8008d8e:	f7fa fb3b 	bl	8003408 <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	f003 0304 	and.w	r3, r3, #4
 8008d9c:	2b04      	cmp	r3, #4
 8008d9e:	d10d      	bne.n	8008dbc <HAL_LPTIM_IRQHandler+0x86>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	689b      	ldr	r3, [r3, #8]
 8008da6:	f003 0304 	and.w	r3, r3, #4
 8008daa:	2b04      	cmp	r3, #4
 8008dac:	d106      	bne.n	8008dbc <HAL_LPTIM_IRQHandler+0x86>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	2204      	movs	r2, #4
 8008db4:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 8008db6:	6878      	ldr	r0, [r7, #4]
 8008db8:	f000 f862 	bl	8008e80 <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	f003 0308 	and.w	r3, r3, #8
 8008dc6:	2b08      	cmp	r3, #8
 8008dc8:	d10d      	bne.n	8008de6 <HAL_LPTIM_IRQHandler+0xb0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	689b      	ldr	r3, [r3, #8]
 8008dd0:	f003 0308 	and.w	r3, r3, #8
 8008dd4:	2b08      	cmp	r3, #8
 8008dd6:	d106      	bne.n	8008de6 <HAL_LPTIM_IRQHandler+0xb0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	2208      	movs	r2, #8
 8008dde:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8008de0:	6878      	ldr	r0, [r7, #4]
 8008de2:	f000 f857 	bl	8008e94 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	f003 0310 	and.w	r3, r3, #16
 8008df0:	2b10      	cmp	r3, #16
 8008df2:	d10d      	bne.n	8008e10 <HAL_LPTIM_IRQHandler+0xda>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	689b      	ldr	r3, [r3, #8]
 8008dfa:	f003 0310 	and.w	r3, r3, #16
 8008dfe:	2b10      	cmp	r3, #16
 8008e00:	d106      	bne.n	8008e10 <HAL_LPTIM_IRQHandler+0xda>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	2210      	movs	r2, #16
 8008e08:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8008e0a:	6878      	ldr	r0, [r7, #4]
 8008e0c:	f000 f84c 	bl	8008ea8 <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	f003 0320 	and.w	r3, r3, #32
 8008e1a:	2b20      	cmp	r3, #32
 8008e1c:	d10d      	bne.n	8008e3a <HAL_LPTIM_IRQHandler+0x104>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	689b      	ldr	r3, [r3, #8]
 8008e24:	f003 0320 	and.w	r3, r3, #32
 8008e28:	2b20      	cmp	r3, #32
 8008e2a:	d106      	bne.n	8008e3a <HAL_LPTIM_IRQHandler+0x104>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	2220      	movs	r2, #32
 8008e32:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 8008e34:	6878      	ldr	r0, [r7, #4]
 8008e36:	f000 f841 	bl	8008ebc <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e44:	2b40      	cmp	r3, #64	; 0x40
 8008e46:	d10d      	bne.n	8008e64 <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	689b      	ldr	r3, [r3, #8]
 8008e4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e52:	2b40      	cmp	r3, #64	; 0x40
 8008e54:	d106      	bne.n	8008e64 <HAL_LPTIM_IRQHandler+0x12e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	2240      	movs	r2, #64	; 0x40
 8008e5c:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 8008e5e:	6878      	ldr	r0, [r7, #4]
 8008e60:	f000 f836 	bl	8008ed0 <HAL_LPTIM_DirectionDownCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
}
 8008e64:	bf00      	nop
 8008e66:	3708      	adds	r7, #8
 8008e68:	46bd      	mov	sp, r7
 8008e6a:	bd80      	pop	{r7, pc}

08008e6c <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8008e6c:	b480      	push	{r7}
 8008e6e:	b083      	sub	sp, #12
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 8008e74:	bf00      	nop
 8008e76:	370c      	adds	r7, #12
 8008e78:	46bd      	mov	sp, r7
 8008e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7e:	4770      	bx	lr

08008e80 <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 8008e80:	b480      	push	{r7}
 8008e82:	b083      	sub	sp, #12
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 8008e88:	bf00      	nop
 8008e8a:	370c      	adds	r7, #12
 8008e8c:	46bd      	mov	sp, r7
 8008e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e92:	4770      	bx	lr

08008e94 <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8008e94:	b480      	push	{r7}
 8008e96:	b083      	sub	sp, #12
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 8008e9c:	bf00      	nop
 8008e9e:	370c      	adds	r7, #12
 8008ea0:	46bd      	mov	sp, r7
 8008ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea6:	4770      	bx	lr

08008ea8 <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8008ea8:	b480      	push	{r7}
 8008eaa:	b083      	sub	sp, #12
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 8008eb0:	bf00      	nop
 8008eb2:	370c      	adds	r7, #12
 8008eb4:	46bd      	mov	sp, r7
 8008eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eba:	4770      	bx	lr

08008ebc <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 8008ebc:	b480      	push	{r7}
 8008ebe:	b083      	sub	sp, #12
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 8008ec4:	bf00      	nop
 8008ec6:	370c      	adds	r7, #12
 8008ec8:	46bd      	mov	sp, r7
 8008eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ece:	4770      	bx	lr

08008ed0 <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 8008ed0:	b480      	push	{r7}
 8008ed2:	b083      	sub	sp, #12
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 8008ed8:	bf00      	nop
 8008eda:	370c      	adds	r7, #12
 8008edc:	46bd      	mov	sp, r7
 8008ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee2:	4770      	bx	lr

08008ee4 <HAL_LPTIM_GetState>:
  * @brief  Return the LPTIM handle state.
  * @param  hlptim LPTIM handle
  * @retval HAL state
  */
HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(LPTIM_HandleTypeDef *hlptim)
{
 8008ee4:	b480      	push	{r7}
 8008ee6:	b083      	sub	sp, #12
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	6078      	str	r0, [r7, #4]
  /* Return LPTIM handle state */
  return hlptim->State;
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8008ef2:	b2db      	uxtb	r3, r3
}
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	370c      	adds	r7, #12
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efe:	4770      	bx	lr

08008f00 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 8008f00:	b480      	push	{r7}
 8008f02:	b085      	sub	sp, #20
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	6078      	str	r0, [r7, #4]
 8008f08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 8008f0a:	2300      	movs	r3, #0
 8008f0c:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8008f0e:	4b12      	ldr	r3, [pc, #72]	; (8008f58 <LPTIM_WaitForFlag+0x58>)
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	4a12      	ldr	r2, [pc, #72]	; (8008f5c <LPTIM_WaitForFlag+0x5c>)
 8008f14:	fba2 2303 	umull	r2, r3, r2, r3
 8008f18:	0b9b      	lsrs	r3, r3, #14
 8008f1a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008f1e:	fb02 f303 	mul.w	r3, r2, r3
 8008f22:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 8008f24:	68bb      	ldr	r3, [r7, #8]
 8008f26:	3b01      	subs	r3, #1
 8008f28:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 8008f2a:	68bb      	ldr	r3, [r7, #8]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d101      	bne.n	8008f34 <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 8008f30:	2303      	movs	r3, #3
 8008f32:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	681a      	ldr	r2, [r3, #0]
 8008f3a:	683b      	ldr	r3, [r7, #0]
 8008f3c:	4013      	ands	r3, r2
 8008f3e:	683a      	ldr	r2, [r7, #0]
 8008f40:	429a      	cmp	r2, r3
 8008f42:	d002      	beq.n	8008f4a <LPTIM_WaitForFlag+0x4a>
 8008f44:	68bb      	ldr	r3, [r7, #8]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d1ec      	bne.n	8008f24 <LPTIM_WaitForFlag+0x24>

  return result;
 8008f4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f4c:	4618      	mov	r0, r3
 8008f4e:	3714      	adds	r7, #20
 8008f50:	46bd      	mov	sp, r7
 8008f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f56:	4770      	bx	lr
 8008f58:	20000010 	.word	0x20000010
 8008f5c:	d1b71759 	.word	0xd1b71759

08008f60 <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 8008f60:	b580      	push	{r7, lr}
 8008f62:	b08c      	sub	sp, #48	; 0x30
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	6078      	str	r0, [r7, #4]
  uint32_t tmpclksource = 0;
 8008f68:	2300      	movs	r3, #0
 8008f6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008f6c:	f3ef 8310 	mrs	r3, PRIMASK
 8008f70:	60fb      	str	r3, [r7, #12]
  return(result);
 8008f72:	68fb      	ldr	r3, [r7, #12]
  uint32_t tmpARR;
  uint32_t primask_bit;
  uint32_t tmpCFGR2;

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8008f74:	62bb      	str	r3, [r7, #40]	; 0x28
 8008f76:	2301      	movs	r3, #1
 8008f78:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f7a:	693b      	ldr	r3, [r7, #16]
 8008f7c:	f383 8810 	msr	PRIMASK, r3
}
 8008f80:	bf00      	nop
  __set_PRIMASK(1) ;

  /*********** Save LPTIM Config ***********/
  /* Save LPTIM source clock */
  switch ((uint32_t)hlptim->Instance)
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	4a81      	ldr	r2, [pc, #516]	; (800918c <LPTIM_Disable+0x22c>)
 8008f88:	4293      	cmp	r3, r2
 8008f8a:	d02d      	beq.n	8008fe8 <LPTIM_Disable+0x88>
 8008f8c:	4a7f      	ldr	r2, [pc, #508]	; (800918c <LPTIM_Disable+0x22c>)
 8008f8e:	4293      	cmp	r3, r2
 8008f90:	d830      	bhi.n	8008ff4 <LPTIM_Disable+0x94>
 8008f92:	4a7f      	ldr	r2, [pc, #508]	; (8009190 <LPTIM_Disable+0x230>)
 8008f94:	4293      	cmp	r3, r2
 8008f96:	d021      	beq.n	8008fdc <LPTIM_Disable+0x7c>
 8008f98:	4a7d      	ldr	r2, [pc, #500]	; (8009190 <LPTIM_Disable+0x230>)
 8008f9a:	4293      	cmp	r3, r2
 8008f9c:	d82a      	bhi.n	8008ff4 <LPTIM_Disable+0x94>
 8008f9e:	4a7d      	ldr	r2, [pc, #500]	; (8009194 <LPTIM_Disable+0x234>)
 8008fa0:	4293      	cmp	r3, r2
 8008fa2:	d015      	beq.n	8008fd0 <LPTIM_Disable+0x70>
 8008fa4:	4a7b      	ldr	r2, [pc, #492]	; (8009194 <LPTIM_Disable+0x234>)
 8008fa6:	4293      	cmp	r3, r2
 8008fa8:	d824      	bhi.n	8008ff4 <LPTIM_Disable+0x94>
 8008faa:	4a7b      	ldr	r2, [pc, #492]	; (8009198 <LPTIM_Disable+0x238>)
 8008fac:	4293      	cmp	r3, r2
 8008fae:	d003      	beq.n	8008fb8 <LPTIM_Disable+0x58>
 8008fb0:	4a7a      	ldr	r2, [pc, #488]	; (800919c <LPTIM_Disable+0x23c>)
 8008fb2:	4293      	cmp	r3, r2
 8008fb4:	d006      	beq.n	8008fc4 <LPTIM_Disable+0x64>
    case LPTIM5_BASE:
      tmpclksource = __HAL_RCC_GET_LPTIM5_SOURCE();
      break;
#endif /* LPTIM5 */
    default:
      break;
 8008fb6:	e01d      	b.n	8008ff4 <LPTIM_Disable+0x94>
      tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 8008fb8:	4b79      	ldr	r3, [pc, #484]	; (80091a0 <LPTIM_Disable+0x240>)
 8008fba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008fbc:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 8008fc0:	62fb      	str	r3, [r7, #44]	; 0x2c
      break;
 8008fc2:	e018      	b.n	8008ff6 <LPTIM_Disable+0x96>
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
 8008fc4:	4b76      	ldr	r3, [pc, #472]	; (80091a0 <LPTIM_Disable+0x240>)
 8008fc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008fc8:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8008fcc:	62fb      	str	r3, [r7, #44]	; 0x2c
      break;
 8008fce:	e012      	b.n	8008ff6 <LPTIM_Disable+0x96>
      tmpclksource = __HAL_RCC_GET_LPTIM3_SOURCE();
 8008fd0:	4b73      	ldr	r3, [pc, #460]	; (80091a0 <LPTIM_Disable+0x240>)
 8008fd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008fd4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8008fd8:	62fb      	str	r3, [r7, #44]	; 0x2c
      break;
 8008fda:	e00c      	b.n	8008ff6 <LPTIM_Disable+0x96>
      tmpclksource = __HAL_RCC_GET_LPTIM4_SOURCE();
 8008fdc:	4b70      	ldr	r3, [pc, #448]	; (80091a0 <LPTIM_Disable+0x240>)
 8008fde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008fe0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8008fe4:	62fb      	str	r3, [r7, #44]	; 0x2c
      break;
 8008fe6:	e006      	b.n	8008ff6 <LPTIM_Disable+0x96>
      tmpclksource = __HAL_RCC_GET_LPTIM5_SOURCE();
 8008fe8:	4b6d      	ldr	r3, [pc, #436]	; (80091a0 <LPTIM_Disable+0x240>)
 8008fea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008fec:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8008ff0:	62fb      	str	r3, [r7, #44]	; 0x2c
      break;
 8008ff2:	e000      	b.n	8008ff6 <LPTIM_Disable+0x96>
      break;
 8008ff4:	bf00      	nop
  }

  /* Save LPTIM configuration registers */
  tmpIER = hlptim->Instance->IER;
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	689b      	ldr	r3, [r3, #8]
 8008ffc:	627b      	str	r3, [r7, #36]	; 0x24
  tmpCFGR = hlptim->Instance->CFGR;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	68db      	ldr	r3, [r3, #12]
 8009004:	623b      	str	r3, [r7, #32]
  tmpCMP = hlptim->Instance->CMP;
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	695b      	ldr	r3, [r3, #20]
 800900c:	61fb      	str	r3, [r7, #28]
  tmpARR = hlptim->Instance->ARR;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	699b      	ldr	r3, [r3, #24]
 8009014:	61bb      	str	r3, [r7, #24]
  tmpCFGR2 = hlptim->Instance->CFGR2;
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800901c:	617b      	str	r3, [r7, #20]

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	4a5a      	ldr	r2, [pc, #360]	; (800918c <LPTIM_Disable+0x22c>)
 8009024:	4293      	cmp	r3, r2
 8009026:	d059      	beq.n	80090dc <LPTIM_Disable+0x17c>
 8009028:	4a58      	ldr	r2, [pc, #352]	; (800918c <LPTIM_Disable+0x22c>)
 800902a:	4293      	cmp	r3, r2
 800902c:	d867      	bhi.n	80090fe <LPTIM_Disable+0x19e>
 800902e:	4a58      	ldr	r2, [pc, #352]	; (8009190 <LPTIM_Disable+0x230>)
 8009030:	4293      	cmp	r3, r2
 8009032:	d042      	beq.n	80090ba <LPTIM_Disable+0x15a>
 8009034:	4a56      	ldr	r2, [pc, #344]	; (8009190 <LPTIM_Disable+0x230>)
 8009036:	4293      	cmp	r3, r2
 8009038:	d861      	bhi.n	80090fe <LPTIM_Disable+0x19e>
 800903a:	4a56      	ldr	r2, [pc, #344]	; (8009194 <LPTIM_Disable+0x234>)
 800903c:	4293      	cmp	r3, r2
 800903e:	d02b      	beq.n	8009098 <LPTIM_Disable+0x138>
 8009040:	4a54      	ldr	r2, [pc, #336]	; (8009194 <LPTIM_Disable+0x234>)
 8009042:	4293      	cmp	r3, r2
 8009044:	d85b      	bhi.n	80090fe <LPTIM_Disable+0x19e>
 8009046:	4a54      	ldr	r2, [pc, #336]	; (8009198 <LPTIM_Disable+0x238>)
 8009048:	4293      	cmp	r3, r2
 800904a:	d003      	beq.n	8009054 <LPTIM_Disable+0xf4>
 800904c:	4a53      	ldr	r2, [pc, #332]	; (800919c <LPTIM_Disable+0x23c>)
 800904e:	4293      	cmp	r3, r2
 8009050:	d011      	beq.n	8009076 <LPTIM_Disable+0x116>
      __HAL_RCC_LPTIM5_FORCE_RESET();
      __HAL_RCC_LPTIM5_RELEASE_RESET();
      break;
#endif /* LPTIM5 */
    default:
      break;
 8009052:	e054      	b.n	80090fe <LPTIM_Disable+0x19e>
      __HAL_RCC_LPTIM1_FORCE_RESET();
 8009054:	4b52      	ldr	r3, [pc, #328]	; (80091a0 <LPTIM_Disable+0x240>)
 8009056:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800905a:	4a51      	ldr	r2, [pc, #324]	; (80091a0 <LPTIM_Disable+0x240>)
 800905c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009060:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      __HAL_RCC_LPTIM1_RELEASE_RESET();
 8009064:	4b4e      	ldr	r3, [pc, #312]	; (80091a0 <LPTIM_Disable+0x240>)
 8009066:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800906a:	4a4d      	ldr	r2, [pc, #308]	; (80091a0 <LPTIM_Disable+0x240>)
 800906c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009070:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      break;
 8009074:	e044      	b.n	8009100 <LPTIM_Disable+0x1a0>
      __HAL_RCC_LPTIM2_FORCE_RESET();
 8009076:	4b4a      	ldr	r3, [pc, #296]	; (80091a0 <LPTIM_Disable+0x240>)
 8009078:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800907c:	4a48      	ldr	r2, [pc, #288]	; (80091a0 <LPTIM_Disable+0x240>)
 800907e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009082:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
      __HAL_RCC_LPTIM2_RELEASE_RESET();
 8009086:	4b46      	ldr	r3, [pc, #280]	; (80091a0 <LPTIM_Disable+0x240>)
 8009088:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800908c:	4a44      	ldr	r2, [pc, #272]	; (80091a0 <LPTIM_Disable+0x240>)
 800908e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009092:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
      break;
 8009096:	e033      	b.n	8009100 <LPTIM_Disable+0x1a0>
      __HAL_RCC_LPTIM3_FORCE_RESET();
 8009098:	4b41      	ldr	r3, [pc, #260]	; (80091a0 <LPTIM_Disable+0x240>)
 800909a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800909e:	4a40      	ldr	r2, [pc, #256]	; (80091a0 <LPTIM_Disable+0x240>)
 80090a0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80090a4:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
      __HAL_RCC_LPTIM3_RELEASE_RESET();
 80090a8:	4b3d      	ldr	r3, [pc, #244]	; (80091a0 <LPTIM_Disable+0x240>)
 80090aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80090ae:	4a3c      	ldr	r2, [pc, #240]	; (80091a0 <LPTIM_Disable+0x240>)
 80090b0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80090b4:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
      break;
 80090b8:	e022      	b.n	8009100 <LPTIM_Disable+0x1a0>
      __HAL_RCC_LPTIM4_FORCE_RESET();
 80090ba:	4b39      	ldr	r3, [pc, #228]	; (80091a0 <LPTIM_Disable+0x240>)
 80090bc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80090c0:	4a37      	ldr	r2, [pc, #220]	; (80091a0 <LPTIM_Disable+0x240>)
 80090c2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80090c6:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
      __HAL_RCC_LPTIM4_RELEASE_RESET();
 80090ca:	4b35      	ldr	r3, [pc, #212]	; (80091a0 <LPTIM_Disable+0x240>)
 80090cc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80090d0:	4a33      	ldr	r2, [pc, #204]	; (80091a0 <LPTIM_Disable+0x240>)
 80090d2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80090d6:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
      break;
 80090da:	e011      	b.n	8009100 <LPTIM_Disable+0x1a0>
      __HAL_RCC_LPTIM5_FORCE_RESET();
 80090dc:	4b30      	ldr	r3, [pc, #192]	; (80091a0 <LPTIM_Disable+0x240>)
 80090de:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80090e2:	4a2f      	ldr	r2, [pc, #188]	; (80091a0 <LPTIM_Disable+0x240>)
 80090e4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80090e8:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
      __HAL_RCC_LPTIM5_RELEASE_RESET();
 80090ec:	4b2c      	ldr	r3, [pc, #176]	; (80091a0 <LPTIM_Disable+0x240>)
 80090ee:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80090f2:	4a2b      	ldr	r2, [pc, #172]	; (80091a0 <LPTIM_Disable+0x240>)
 80090f4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80090f8:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
      break;
 80090fc:	e000      	b.n	8009100 <LPTIM_Disable+0x1a0>
      break;
 80090fe:	bf00      	nop
  }

  /*********** Restore LPTIM Config ***********/
  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
 8009100:	69fb      	ldr	r3, [r7, #28]
 8009102:	2b00      	cmp	r3, #0
 8009104:	d103      	bne.n	800910e <LPTIM_Disable+0x1ae>
 8009106:	69bb      	ldr	r3, [r7, #24]
 8009108:	2b00      	cmp	r3, #0
 800910a:	f000 80d1 	beq.w	80092b0 <LPTIM_Disable+0x350>
  {
    /* Force LPTIM source kernel clock from APB */
    switch ((uint32_t)hlptim->Instance)
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	4a1e      	ldr	r2, [pc, #120]	; (800918c <LPTIM_Disable+0x22c>)
 8009114:	4293      	cmp	r3, r2
 8009116:	d031      	beq.n	800917c <LPTIM_Disable+0x21c>
 8009118:	4a1c      	ldr	r2, [pc, #112]	; (800918c <LPTIM_Disable+0x22c>)
 800911a:	4293      	cmp	r3, r2
 800911c:	d842      	bhi.n	80091a4 <LPTIM_Disable+0x244>
 800911e:	4a1c      	ldr	r2, [pc, #112]	; (8009190 <LPTIM_Disable+0x230>)
 8009120:	4293      	cmp	r3, r2
 8009122:	d024      	beq.n	800916e <LPTIM_Disable+0x20e>
 8009124:	4a1a      	ldr	r2, [pc, #104]	; (8009190 <LPTIM_Disable+0x230>)
 8009126:	4293      	cmp	r3, r2
 8009128:	d83c      	bhi.n	80091a4 <LPTIM_Disable+0x244>
 800912a:	4a1a      	ldr	r2, [pc, #104]	; (8009194 <LPTIM_Disable+0x234>)
 800912c:	4293      	cmp	r3, r2
 800912e:	d017      	beq.n	8009160 <LPTIM_Disable+0x200>
 8009130:	4a18      	ldr	r2, [pc, #96]	; (8009194 <LPTIM_Disable+0x234>)
 8009132:	4293      	cmp	r3, r2
 8009134:	d836      	bhi.n	80091a4 <LPTIM_Disable+0x244>
 8009136:	4a18      	ldr	r2, [pc, #96]	; (8009198 <LPTIM_Disable+0x238>)
 8009138:	4293      	cmp	r3, r2
 800913a:	d003      	beq.n	8009144 <LPTIM_Disable+0x1e4>
 800913c:	4a17      	ldr	r2, [pc, #92]	; (800919c <LPTIM_Disable+0x23c>)
 800913e:	4293      	cmp	r3, r2
 8009140:	d007      	beq.n	8009152 <LPTIM_Disable+0x1f2>
      case LPTIM5_BASE:
        __HAL_RCC_LPTIM5_CONFIG(RCC_LPTIM5CLKSOURCE_D3PCLK1);
        break;
#endif /* LPTIM5 */
      default:
        break;
 8009142:	e02f      	b.n	80091a4 <LPTIM_Disable+0x244>
        __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_D2PCLK1);
 8009144:	4b16      	ldr	r3, [pc, #88]	; (80091a0 <LPTIM_Disable+0x240>)
 8009146:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009148:	4a15      	ldr	r2, [pc, #84]	; (80091a0 <LPTIM_Disable+0x240>)
 800914a:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 800914e:	6553      	str	r3, [r2, #84]	; 0x54
        break;
 8009150:	e029      	b.n	80091a6 <LPTIM_Disable+0x246>
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_D3PCLK1);
 8009152:	4b13      	ldr	r3, [pc, #76]	; (80091a0 <LPTIM_Disable+0x240>)
 8009154:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009156:	4a12      	ldr	r2, [pc, #72]	; (80091a0 <LPTIM_Disable+0x240>)
 8009158:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 800915c:	6593      	str	r3, [r2, #88]	; 0x58
        break;
 800915e:	e022      	b.n	80091a6 <LPTIM_Disable+0x246>
        __HAL_RCC_LPTIM3_CONFIG(RCC_LPTIM3CLKSOURCE_D3PCLK1);
 8009160:	4b0f      	ldr	r3, [pc, #60]	; (80091a0 <LPTIM_Disable+0x240>)
 8009162:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009164:	4a0e      	ldr	r2, [pc, #56]	; (80091a0 <LPTIM_Disable+0x240>)
 8009166:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800916a:	6593      	str	r3, [r2, #88]	; 0x58
        break;
 800916c:	e01b      	b.n	80091a6 <LPTIM_Disable+0x246>
        __HAL_RCC_LPTIM4_CONFIG(RCC_LPTIM4CLKSOURCE_D3PCLK1);
 800916e:	4b0c      	ldr	r3, [pc, #48]	; (80091a0 <LPTIM_Disable+0x240>)
 8009170:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009172:	4a0b      	ldr	r2, [pc, #44]	; (80091a0 <LPTIM_Disable+0x240>)
 8009174:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8009178:	6593      	str	r3, [r2, #88]	; 0x58
        break;
 800917a:	e014      	b.n	80091a6 <LPTIM_Disable+0x246>
        __HAL_RCC_LPTIM5_CONFIG(RCC_LPTIM5CLKSOURCE_D3PCLK1);
 800917c:	4b08      	ldr	r3, [pc, #32]	; (80091a0 <LPTIM_Disable+0x240>)
 800917e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009180:	4a07      	ldr	r2, [pc, #28]	; (80091a0 <LPTIM_Disable+0x240>)
 8009182:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8009186:	6593      	str	r3, [r2, #88]	; 0x58
        break;
 8009188:	e00d      	b.n	80091a6 <LPTIM_Disable+0x246>
 800918a:	bf00      	nop
 800918c:	58003000 	.word	0x58003000
 8009190:	58002c00 	.word	0x58002c00
 8009194:	58002800 	.word	0x58002800
 8009198:	40002400 	.word	0x40002400
 800919c:	58002400 	.word	0x58002400
 80091a0:	58024400 	.word	0x58024400
        break;
 80091a4:	bf00      	nop
    }

    if (tmpCMP != 0UL)
 80091a6:	69fb      	ldr	r3, [r7, #28]
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d01a      	beq.n	80091e2 <LPTIM_Disable+0x282>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	691a      	ldr	r2, [r3, #16]
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	f042 0201 	orr.w	r2, r2, #1
 80091ba:	611a      	str	r2, [r3, #16]
      hlptim->Instance->CMP = tmpCMP;
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	69fa      	ldr	r2, [r7, #28]
 80091c2:	615a      	str	r2, [r3, #20]

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 80091c4:	2108      	movs	r1, #8
 80091c6:	6878      	ldr	r0, [r7, #4]
 80091c8:	f7ff fe9a 	bl	8008f00 <LPTIM_WaitForFlag>
 80091cc:	4603      	mov	r3, r0
 80091ce:	2b03      	cmp	r3, #3
 80091d0:	d103      	bne.n	80091da <LPTIM_Disable+0x27a>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	2203      	movs	r2, #3
 80091d6:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	2208      	movs	r2, #8
 80091e0:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 80091e2:	69bb      	ldr	r3, [r7, #24]
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d01a      	beq.n	800921e <LPTIM_Disable+0x2be>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	691a      	ldr	r2, [r3, #16]
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	f042 0201 	orr.w	r2, r2, #1
 80091f6:	611a      	str	r2, [r3, #16]
      hlptim->Instance->ARR = tmpARR;
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	69ba      	ldr	r2, [r7, #24]
 80091fe:	619a      	str	r2, [r3, #24]

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8009200:	2110      	movs	r1, #16
 8009202:	6878      	ldr	r0, [r7, #4]
 8009204:	f7ff fe7c 	bl	8008f00 <LPTIM_WaitForFlag>
 8009208:	4603      	mov	r3, r0
 800920a:	2b03      	cmp	r3, #3
 800920c:	d103      	bne.n	8009216 <LPTIM_Disable+0x2b6>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	2203      	movs	r2, #3
 8009212:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	2210      	movs	r2, #16
 800921c:	605a      	str	r2, [r3, #4]
    }

    /* Restore LPTIM source kernel clock */
    switch ((uint32_t)hlptim->Instance)
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	4a32      	ldr	r2, [pc, #200]	; (80092ec <LPTIM_Disable+0x38c>)
 8009224:	4293      	cmp	r3, r2
 8009226:	d039      	beq.n	800929c <LPTIM_Disable+0x33c>
 8009228:	4a30      	ldr	r2, [pc, #192]	; (80092ec <LPTIM_Disable+0x38c>)
 800922a:	4293      	cmp	r3, r2
 800922c:	d83f      	bhi.n	80092ae <LPTIM_Disable+0x34e>
 800922e:	4a30      	ldr	r2, [pc, #192]	; (80092f0 <LPTIM_Disable+0x390>)
 8009230:	4293      	cmp	r3, r2
 8009232:	d02a      	beq.n	800928a <LPTIM_Disable+0x32a>
 8009234:	4a2e      	ldr	r2, [pc, #184]	; (80092f0 <LPTIM_Disable+0x390>)
 8009236:	4293      	cmp	r3, r2
 8009238:	d839      	bhi.n	80092ae <LPTIM_Disable+0x34e>
 800923a:	4a2e      	ldr	r2, [pc, #184]	; (80092f4 <LPTIM_Disable+0x394>)
 800923c:	4293      	cmp	r3, r2
 800923e:	d01b      	beq.n	8009278 <LPTIM_Disable+0x318>
 8009240:	4a2c      	ldr	r2, [pc, #176]	; (80092f4 <LPTIM_Disable+0x394>)
 8009242:	4293      	cmp	r3, r2
 8009244:	d833      	bhi.n	80092ae <LPTIM_Disable+0x34e>
 8009246:	4a2c      	ldr	r2, [pc, #176]	; (80092f8 <LPTIM_Disable+0x398>)
 8009248:	4293      	cmp	r3, r2
 800924a:	d003      	beq.n	8009254 <LPTIM_Disable+0x2f4>
 800924c:	4a2b      	ldr	r2, [pc, #172]	; (80092fc <LPTIM_Disable+0x39c>)
 800924e:	4293      	cmp	r3, r2
 8009250:	d009      	beq.n	8009266 <LPTIM_Disable+0x306>
      case LPTIM5_BASE:
        __HAL_RCC_LPTIM5_CONFIG(tmpclksource);
        break;
#endif /* LPTIM5 */
      default:
        break;
 8009252:	e02c      	b.n	80092ae <LPTIM_Disable+0x34e>
        __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
 8009254:	4b2a      	ldr	r3, [pc, #168]	; (8009300 <LPTIM_Disable+0x3a0>)
 8009256:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009258:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800925c:	4928      	ldr	r1, [pc, #160]	; (8009300 <LPTIM_Disable+0x3a0>)
 800925e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009260:	4313      	orrs	r3, r2
 8009262:	654b      	str	r3, [r1, #84]	; 0x54
        break;
 8009264:	e024      	b.n	80092b0 <LPTIM_Disable+0x350>
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
 8009266:	4b26      	ldr	r3, [pc, #152]	; (8009300 <LPTIM_Disable+0x3a0>)
 8009268:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800926a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800926e:	4924      	ldr	r1, [pc, #144]	; (8009300 <LPTIM_Disable+0x3a0>)
 8009270:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009272:	4313      	orrs	r3, r2
 8009274:	658b      	str	r3, [r1, #88]	; 0x58
        break;
 8009276:	e01b      	b.n	80092b0 <LPTIM_Disable+0x350>
        __HAL_RCC_LPTIM3_CONFIG(tmpclksource);
 8009278:	4b21      	ldr	r3, [pc, #132]	; (8009300 <LPTIM_Disable+0x3a0>)
 800927a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800927c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009280:	491f      	ldr	r1, [pc, #124]	; (8009300 <LPTIM_Disable+0x3a0>)
 8009282:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009284:	4313      	orrs	r3, r2
 8009286:	658b      	str	r3, [r1, #88]	; 0x58
        break;
 8009288:	e012      	b.n	80092b0 <LPTIM_Disable+0x350>
        __HAL_RCC_LPTIM4_CONFIG(tmpclksource);
 800928a:	4b1d      	ldr	r3, [pc, #116]	; (8009300 <LPTIM_Disable+0x3a0>)
 800928c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800928e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009292:	491b      	ldr	r1, [pc, #108]	; (8009300 <LPTIM_Disable+0x3a0>)
 8009294:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009296:	4313      	orrs	r3, r2
 8009298:	658b      	str	r3, [r1, #88]	; 0x58
        break;
 800929a:	e009      	b.n	80092b0 <LPTIM_Disable+0x350>
        __HAL_RCC_LPTIM5_CONFIG(tmpclksource);
 800929c:	4b18      	ldr	r3, [pc, #96]	; (8009300 <LPTIM_Disable+0x3a0>)
 800929e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80092a0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80092a4:	4916      	ldr	r1, [pc, #88]	; (8009300 <LPTIM_Disable+0x3a0>)
 80092a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092a8:	4313      	orrs	r3, r2
 80092aa:	658b      	str	r3, [r1, #88]	; 0x58
        break;
 80092ac:	e000      	b.n	80092b0 <LPTIM_Disable+0x350>
        break;
 80092ae:	bf00      	nop
    }
  }

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	691a      	ldr	r2, [r3, #16]
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	f022 0201 	bic.w	r2, r2, #1
 80092be:	611a      	str	r2, [r3, #16]
  hlptim->Instance->IER = tmpIER;
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80092c6:	609a      	str	r2, [r3, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	6a3a      	ldr	r2, [r7, #32]
 80092ce:	60da      	str	r2, [r3, #12]
  hlptim->Instance->CFGR2 = tmpCFGR2;
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	697a      	ldr	r2, [r7, #20]
 80092d6:	625a      	str	r2, [r3, #36]	; 0x24
 80092d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092da:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80092dc:	68bb      	ldr	r3, [r7, #8]
 80092de:	f383 8810 	msr	PRIMASK, r3
}
 80092e2:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 80092e4:	bf00      	nop
 80092e6:	3730      	adds	r7, #48	; 0x30
 80092e8:	46bd      	mov	sp, r7
 80092ea:	bd80      	pop	{r7, pc}
 80092ec:	58003000 	.word	0x58003000
 80092f0:	58002c00 	.word	0x58002c00
 80092f4:	58002800 	.word	0x58002800
 80092f8:	40002400 	.word	0x40002400
 80092fc:	58002400 	.word	0x58002400
 8009300:	58024400 	.word	0x58024400

08009304 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 3, ..31 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None.
  */
void HAL_PWR_EnableBkUpAccess (void)
{
 8009304:	b480      	push	{r7}
 8009306:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT (PWR->CR1, PWR_CR1_DBP);
 8009308:	4b05      	ldr	r3, [pc, #20]	; (8009320 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	4a04      	ldr	r2, [pc, #16]	; (8009320 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800930e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009312:	6013      	str	r3, [r2, #0]
}
 8009314:	bf00      	nop
 8009316:	46bd      	mov	sp, r7
 8009318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800931c:	4770      	bx	lr
 800931e:	bf00      	nop
 8009320:	58024800 	.word	0x58024800

08009324 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8009324:	b580      	push	{r7, lr}
 8009326:	b084      	sub	sp, #16
 8009328:	af00      	add	r7, sp, #0
 800932a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800932c:	4b19      	ldr	r3, [pc, #100]	; (8009394 <HAL_PWREx_ConfigSupply+0x70>)
 800932e:	68db      	ldr	r3, [r3, #12]
 8009330:	f003 0304 	and.w	r3, r3, #4
 8009334:	2b04      	cmp	r3, #4
 8009336:	d00a      	beq.n	800934e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8009338:	4b16      	ldr	r3, [pc, #88]	; (8009394 <HAL_PWREx_ConfigSupply+0x70>)
 800933a:	68db      	ldr	r3, [r3, #12]
 800933c:	f003 0307 	and.w	r3, r3, #7
 8009340:	687a      	ldr	r2, [r7, #4]
 8009342:	429a      	cmp	r2, r3
 8009344:	d001      	beq.n	800934a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8009346:	2301      	movs	r3, #1
 8009348:	e01f      	b.n	800938a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800934a:	2300      	movs	r3, #0
 800934c:	e01d      	b.n	800938a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800934e:	4b11      	ldr	r3, [pc, #68]	; (8009394 <HAL_PWREx_ConfigSupply+0x70>)
 8009350:	68db      	ldr	r3, [r3, #12]
 8009352:	f023 0207 	bic.w	r2, r3, #7
 8009356:	490f      	ldr	r1, [pc, #60]	; (8009394 <HAL_PWREx_ConfigSupply+0x70>)
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	4313      	orrs	r3, r2
 800935c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800935e:	f7fa fafd 	bl	800395c <HAL_GetTick>
 8009362:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8009364:	e009      	b.n	800937a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8009366:	f7fa faf9 	bl	800395c <HAL_GetTick>
 800936a:	4602      	mov	r2, r0
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	1ad3      	subs	r3, r2, r3
 8009370:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009374:	d901      	bls.n	800937a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8009376:	2301      	movs	r3, #1
 8009378:	e007      	b.n	800938a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800937a:	4b06      	ldr	r3, [pc, #24]	; (8009394 <HAL_PWREx_ConfigSupply+0x70>)
 800937c:	685b      	ldr	r3, [r3, #4]
 800937e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009382:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009386:	d1ee      	bne.n	8009366 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8009388:	2300      	movs	r3, #0
}
 800938a:	4618      	mov	r0, r3
 800938c:	3710      	adds	r7, #16
 800938e:	46bd      	mov	sp, r7
 8009390:	bd80      	pop	{r7, pc}
 8009392:	bf00      	nop
 8009394:	58024800 	.word	0x58024800

08009398 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009398:	b580      	push	{r7, lr}
 800939a:	b08c      	sub	sp, #48	; 0x30
 800939c:	af00      	add	r7, sp, #0
 800939e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d102      	bne.n	80093ac <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80093a6:	2301      	movs	r3, #1
 80093a8:	f000 bc48 	b.w	8009c3c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	f003 0301 	and.w	r3, r3, #1
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	f000 8088 	beq.w	80094ca <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80093ba:	4b99      	ldr	r3, [pc, #612]	; (8009620 <HAL_RCC_OscConfig+0x288>)
 80093bc:	691b      	ldr	r3, [r3, #16]
 80093be:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80093c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80093c4:	4b96      	ldr	r3, [pc, #600]	; (8009620 <HAL_RCC_OscConfig+0x288>)
 80093c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80093c8:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80093ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093cc:	2b10      	cmp	r3, #16
 80093ce:	d007      	beq.n	80093e0 <HAL_RCC_OscConfig+0x48>
 80093d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093d2:	2b18      	cmp	r3, #24
 80093d4:	d111      	bne.n	80093fa <HAL_RCC_OscConfig+0x62>
 80093d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093d8:	f003 0303 	and.w	r3, r3, #3
 80093dc:	2b02      	cmp	r3, #2
 80093de:	d10c      	bne.n	80093fa <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80093e0:	4b8f      	ldr	r3, [pc, #572]	; (8009620 <HAL_RCC_OscConfig+0x288>)
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d06d      	beq.n	80094c8 <HAL_RCC_OscConfig+0x130>
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	685b      	ldr	r3, [r3, #4]
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d169      	bne.n	80094c8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80093f4:	2301      	movs	r3, #1
 80093f6:	f000 bc21 	b.w	8009c3c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	685b      	ldr	r3, [r3, #4]
 80093fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009402:	d106      	bne.n	8009412 <HAL_RCC_OscConfig+0x7a>
 8009404:	4b86      	ldr	r3, [pc, #536]	; (8009620 <HAL_RCC_OscConfig+0x288>)
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	4a85      	ldr	r2, [pc, #532]	; (8009620 <HAL_RCC_OscConfig+0x288>)
 800940a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800940e:	6013      	str	r3, [r2, #0]
 8009410:	e02e      	b.n	8009470 <HAL_RCC_OscConfig+0xd8>
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	685b      	ldr	r3, [r3, #4]
 8009416:	2b00      	cmp	r3, #0
 8009418:	d10c      	bne.n	8009434 <HAL_RCC_OscConfig+0x9c>
 800941a:	4b81      	ldr	r3, [pc, #516]	; (8009620 <HAL_RCC_OscConfig+0x288>)
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	4a80      	ldr	r2, [pc, #512]	; (8009620 <HAL_RCC_OscConfig+0x288>)
 8009420:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009424:	6013      	str	r3, [r2, #0]
 8009426:	4b7e      	ldr	r3, [pc, #504]	; (8009620 <HAL_RCC_OscConfig+0x288>)
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	4a7d      	ldr	r2, [pc, #500]	; (8009620 <HAL_RCC_OscConfig+0x288>)
 800942c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009430:	6013      	str	r3, [r2, #0]
 8009432:	e01d      	b.n	8009470 <HAL_RCC_OscConfig+0xd8>
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	685b      	ldr	r3, [r3, #4]
 8009438:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800943c:	d10c      	bne.n	8009458 <HAL_RCC_OscConfig+0xc0>
 800943e:	4b78      	ldr	r3, [pc, #480]	; (8009620 <HAL_RCC_OscConfig+0x288>)
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	4a77      	ldr	r2, [pc, #476]	; (8009620 <HAL_RCC_OscConfig+0x288>)
 8009444:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009448:	6013      	str	r3, [r2, #0]
 800944a:	4b75      	ldr	r3, [pc, #468]	; (8009620 <HAL_RCC_OscConfig+0x288>)
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	4a74      	ldr	r2, [pc, #464]	; (8009620 <HAL_RCC_OscConfig+0x288>)
 8009450:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009454:	6013      	str	r3, [r2, #0]
 8009456:	e00b      	b.n	8009470 <HAL_RCC_OscConfig+0xd8>
 8009458:	4b71      	ldr	r3, [pc, #452]	; (8009620 <HAL_RCC_OscConfig+0x288>)
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	4a70      	ldr	r2, [pc, #448]	; (8009620 <HAL_RCC_OscConfig+0x288>)
 800945e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009462:	6013      	str	r3, [r2, #0]
 8009464:	4b6e      	ldr	r3, [pc, #440]	; (8009620 <HAL_RCC_OscConfig+0x288>)
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	4a6d      	ldr	r2, [pc, #436]	; (8009620 <HAL_RCC_OscConfig+0x288>)
 800946a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800946e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	685b      	ldr	r3, [r3, #4]
 8009474:	2b00      	cmp	r3, #0
 8009476:	d013      	beq.n	80094a0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009478:	f7fa fa70 	bl	800395c <HAL_GetTick>
 800947c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800947e:	e008      	b.n	8009492 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009480:	f7fa fa6c 	bl	800395c <HAL_GetTick>
 8009484:	4602      	mov	r2, r0
 8009486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009488:	1ad3      	subs	r3, r2, r3
 800948a:	2b64      	cmp	r3, #100	; 0x64
 800948c:	d901      	bls.n	8009492 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800948e:	2303      	movs	r3, #3
 8009490:	e3d4      	b.n	8009c3c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009492:	4b63      	ldr	r3, [pc, #396]	; (8009620 <HAL_RCC_OscConfig+0x288>)
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800949a:	2b00      	cmp	r3, #0
 800949c:	d0f0      	beq.n	8009480 <HAL_RCC_OscConfig+0xe8>
 800949e:	e014      	b.n	80094ca <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80094a0:	f7fa fa5c 	bl	800395c <HAL_GetTick>
 80094a4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80094a6:	e008      	b.n	80094ba <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80094a8:	f7fa fa58 	bl	800395c <HAL_GetTick>
 80094ac:	4602      	mov	r2, r0
 80094ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094b0:	1ad3      	subs	r3, r2, r3
 80094b2:	2b64      	cmp	r3, #100	; 0x64
 80094b4:	d901      	bls.n	80094ba <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80094b6:	2303      	movs	r3, #3
 80094b8:	e3c0      	b.n	8009c3c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80094ba:	4b59      	ldr	r3, [pc, #356]	; (8009620 <HAL_RCC_OscConfig+0x288>)
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d1f0      	bne.n	80094a8 <HAL_RCC_OscConfig+0x110>
 80094c6:	e000      	b.n	80094ca <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80094c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	f003 0302 	and.w	r3, r3, #2
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	f000 80ca 	beq.w	800966c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80094d8:	4b51      	ldr	r3, [pc, #324]	; (8009620 <HAL_RCC_OscConfig+0x288>)
 80094da:	691b      	ldr	r3, [r3, #16]
 80094dc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80094e0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80094e2:	4b4f      	ldr	r3, [pc, #316]	; (8009620 <HAL_RCC_OscConfig+0x288>)
 80094e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094e6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80094e8:	6a3b      	ldr	r3, [r7, #32]
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d007      	beq.n	80094fe <HAL_RCC_OscConfig+0x166>
 80094ee:	6a3b      	ldr	r3, [r7, #32]
 80094f0:	2b18      	cmp	r3, #24
 80094f2:	d156      	bne.n	80095a2 <HAL_RCC_OscConfig+0x20a>
 80094f4:	69fb      	ldr	r3, [r7, #28]
 80094f6:	f003 0303 	and.w	r3, r3, #3
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d151      	bne.n	80095a2 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80094fe:	4b48      	ldr	r3, [pc, #288]	; (8009620 <HAL_RCC_OscConfig+0x288>)
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	f003 0304 	and.w	r3, r3, #4
 8009506:	2b00      	cmp	r3, #0
 8009508:	d005      	beq.n	8009516 <HAL_RCC_OscConfig+0x17e>
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	68db      	ldr	r3, [r3, #12]
 800950e:	2b00      	cmp	r3, #0
 8009510:	d101      	bne.n	8009516 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8009512:	2301      	movs	r3, #1
 8009514:	e392      	b.n	8009c3c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8009516:	4b42      	ldr	r3, [pc, #264]	; (8009620 <HAL_RCC_OscConfig+0x288>)
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	f023 0219 	bic.w	r2, r3, #25
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	68db      	ldr	r3, [r3, #12]
 8009522:	493f      	ldr	r1, [pc, #252]	; (8009620 <HAL_RCC_OscConfig+0x288>)
 8009524:	4313      	orrs	r3, r2
 8009526:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009528:	f7fa fa18 	bl	800395c <HAL_GetTick>
 800952c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800952e:	e008      	b.n	8009542 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009530:	f7fa fa14 	bl	800395c <HAL_GetTick>
 8009534:	4602      	mov	r2, r0
 8009536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009538:	1ad3      	subs	r3, r2, r3
 800953a:	2b02      	cmp	r3, #2
 800953c:	d901      	bls.n	8009542 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800953e:	2303      	movs	r3, #3
 8009540:	e37c      	b.n	8009c3c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009542:	4b37      	ldr	r3, [pc, #220]	; (8009620 <HAL_RCC_OscConfig+0x288>)
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	f003 0304 	and.w	r3, r3, #4
 800954a:	2b00      	cmp	r3, #0
 800954c:	d0f0      	beq.n	8009530 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800954e:	f7fa fa35 	bl	80039bc <HAL_GetREVID>
 8009552:	4603      	mov	r3, r0
 8009554:	f241 0203 	movw	r2, #4099	; 0x1003
 8009558:	4293      	cmp	r3, r2
 800955a:	d817      	bhi.n	800958c <HAL_RCC_OscConfig+0x1f4>
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	691b      	ldr	r3, [r3, #16]
 8009560:	2b40      	cmp	r3, #64	; 0x40
 8009562:	d108      	bne.n	8009576 <HAL_RCC_OscConfig+0x1de>
 8009564:	4b2e      	ldr	r3, [pc, #184]	; (8009620 <HAL_RCC_OscConfig+0x288>)
 8009566:	685b      	ldr	r3, [r3, #4]
 8009568:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800956c:	4a2c      	ldr	r2, [pc, #176]	; (8009620 <HAL_RCC_OscConfig+0x288>)
 800956e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009572:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009574:	e07a      	b.n	800966c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009576:	4b2a      	ldr	r3, [pc, #168]	; (8009620 <HAL_RCC_OscConfig+0x288>)
 8009578:	685b      	ldr	r3, [r3, #4]
 800957a:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	691b      	ldr	r3, [r3, #16]
 8009582:	031b      	lsls	r3, r3, #12
 8009584:	4926      	ldr	r1, [pc, #152]	; (8009620 <HAL_RCC_OscConfig+0x288>)
 8009586:	4313      	orrs	r3, r2
 8009588:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800958a:	e06f      	b.n	800966c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800958c:	4b24      	ldr	r3, [pc, #144]	; (8009620 <HAL_RCC_OscConfig+0x288>)
 800958e:	685b      	ldr	r3, [r3, #4]
 8009590:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	691b      	ldr	r3, [r3, #16]
 8009598:	061b      	lsls	r3, r3, #24
 800959a:	4921      	ldr	r1, [pc, #132]	; (8009620 <HAL_RCC_OscConfig+0x288>)
 800959c:	4313      	orrs	r3, r2
 800959e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80095a0:	e064      	b.n	800966c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	68db      	ldr	r3, [r3, #12]
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d047      	beq.n	800963a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80095aa:	4b1d      	ldr	r3, [pc, #116]	; (8009620 <HAL_RCC_OscConfig+0x288>)
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	f023 0219 	bic.w	r2, r3, #25
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	68db      	ldr	r3, [r3, #12]
 80095b6:	491a      	ldr	r1, [pc, #104]	; (8009620 <HAL_RCC_OscConfig+0x288>)
 80095b8:	4313      	orrs	r3, r2
 80095ba:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80095bc:	f7fa f9ce 	bl	800395c <HAL_GetTick>
 80095c0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80095c2:	e008      	b.n	80095d6 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80095c4:	f7fa f9ca 	bl	800395c <HAL_GetTick>
 80095c8:	4602      	mov	r2, r0
 80095ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095cc:	1ad3      	subs	r3, r2, r3
 80095ce:	2b02      	cmp	r3, #2
 80095d0:	d901      	bls.n	80095d6 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80095d2:	2303      	movs	r3, #3
 80095d4:	e332      	b.n	8009c3c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80095d6:	4b12      	ldr	r3, [pc, #72]	; (8009620 <HAL_RCC_OscConfig+0x288>)
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	f003 0304 	and.w	r3, r3, #4
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d0f0      	beq.n	80095c4 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80095e2:	f7fa f9eb 	bl	80039bc <HAL_GetREVID>
 80095e6:	4603      	mov	r3, r0
 80095e8:	f241 0203 	movw	r2, #4099	; 0x1003
 80095ec:	4293      	cmp	r3, r2
 80095ee:	d819      	bhi.n	8009624 <HAL_RCC_OscConfig+0x28c>
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	691b      	ldr	r3, [r3, #16]
 80095f4:	2b40      	cmp	r3, #64	; 0x40
 80095f6:	d108      	bne.n	800960a <HAL_RCC_OscConfig+0x272>
 80095f8:	4b09      	ldr	r3, [pc, #36]	; (8009620 <HAL_RCC_OscConfig+0x288>)
 80095fa:	685b      	ldr	r3, [r3, #4]
 80095fc:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8009600:	4a07      	ldr	r2, [pc, #28]	; (8009620 <HAL_RCC_OscConfig+0x288>)
 8009602:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009606:	6053      	str	r3, [r2, #4]
 8009608:	e030      	b.n	800966c <HAL_RCC_OscConfig+0x2d4>
 800960a:	4b05      	ldr	r3, [pc, #20]	; (8009620 <HAL_RCC_OscConfig+0x288>)
 800960c:	685b      	ldr	r3, [r3, #4]
 800960e:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	691b      	ldr	r3, [r3, #16]
 8009616:	031b      	lsls	r3, r3, #12
 8009618:	4901      	ldr	r1, [pc, #4]	; (8009620 <HAL_RCC_OscConfig+0x288>)
 800961a:	4313      	orrs	r3, r2
 800961c:	604b      	str	r3, [r1, #4]
 800961e:	e025      	b.n	800966c <HAL_RCC_OscConfig+0x2d4>
 8009620:	58024400 	.word	0x58024400
 8009624:	4b9a      	ldr	r3, [pc, #616]	; (8009890 <HAL_RCC_OscConfig+0x4f8>)
 8009626:	685b      	ldr	r3, [r3, #4]
 8009628:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	691b      	ldr	r3, [r3, #16]
 8009630:	061b      	lsls	r3, r3, #24
 8009632:	4997      	ldr	r1, [pc, #604]	; (8009890 <HAL_RCC_OscConfig+0x4f8>)
 8009634:	4313      	orrs	r3, r2
 8009636:	604b      	str	r3, [r1, #4]
 8009638:	e018      	b.n	800966c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800963a:	4b95      	ldr	r3, [pc, #596]	; (8009890 <HAL_RCC_OscConfig+0x4f8>)
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	4a94      	ldr	r2, [pc, #592]	; (8009890 <HAL_RCC_OscConfig+0x4f8>)
 8009640:	f023 0301 	bic.w	r3, r3, #1
 8009644:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009646:	f7fa f989 	bl	800395c <HAL_GetTick>
 800964a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800964c:	e008      	b.n	8009660 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800964e:	f7fa f985 	bl	800395c <HAL_GetTick>
 8009652:	4602      	mov	r2, r0
 8009654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009656:	1ad3      	subs	r3, r2, r3
 8009658:	2b02      	cmp	r3, #2
 800965a:	d901      	bls.n	8009660 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800965c:	2303      	movs	r3, #3
 800965e:	e2ed      	b.n	8009c3c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8009660:	4b8b      	ldr	r3, [pc, #556]	; (8009890 <HAL_RCC_OscConfig+0x4f8>)
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	f003 0304 	and.w	r3, r3, #4
 8009668:	2b00      	cmp	r3, #0
 800966a:	d1f0      	bne.n	800964e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	f003 0310 	and.w	r3, r3, #16
 8009674:	2b00      	cmp	r3, #0
 8009676:	f000 80a9 	beq.w	80097cc <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800967a:	4b85      	ldr	r3, [pc, #532]	; (8009890 <HAL_RCC_OscConfig+0x4f8>)
 800967c:	691b      	ldr	r3, [r3, #16]
 800967e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009682:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009684:	4b82      	ldr	r3, [pc, #520]	; (8009890 <HAL_RCC_OscConfig+0x4f8>)
 8009686:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009688:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800968a:	69bb      	ldr	r3, [r7, #24]
 800968c:	2b08      	cmp	r3, #8
 800968e:	d007      	beq.n	80096a0 <HAL_RCC_OscConfig+0x308>
 8009690:	69bb      	ldr	r3, [r7, #24]
 8009692:	2b18      	cmp	r3, #24
 8009694:	d13a      	bne.n	800970c <HAL_RCC_OscConfig+0x374>
 8009696:	697b      	ldr	r3, [r7, #20]
 8009698:	f003 0303 	and.w	r3, r3, #3
 800969c:	2b01      	cmp	r3, #1
 800969e:	d135      	bne.n	800970c <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80096a0:	4b7b      	ldr	r3, [pc, #492]	; (8009890 <HAL_RCC_OscConfig+0x4f8>)
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d005      	beq.n	80096b8 <HAL_RCC_OscConfig+0x320>
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	69db      	ldr	r3, [r3, #28]
 80096b0:	2b80      	cmp	r3, #128	; 0x80
 80096b2:	d001      	beq.n	80096b8 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80096b4:	2301      	movs	r3, #1
 80096b6:	e2c1      	b.n	8009c3c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80096b8:	f7fa f980 	bl	80039bc <HAL_GetREVID>
 80096bc:	4603      	mov	r3, r0
 80096be:	f241 0203 	movw	r2, #4099	; 0x1003
 80096c2:	4293      	cmp	r3, r2
 80096c4:	d817      	bhi.n	80096f6 <HAL_RCC_OscConfig+0x35e>
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	6a1b      	ldr	r3, [r3, #32]
 80096ca:	2b20      	cmp	r3, #32
 80096cc:	d108      	bne.n	80096e0 <HAL_RCC_OscConfig+0x348>
 80096ce:	4b70      	ldr	r3, [pc, #448]	; (8009890 <HAL_RCC_OscConfig+0x4f8>)
 80096d0:	685b      	ldr	r3, [r3, #4]
 80096d2:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80096d6:	4a6e      	ldr	r2, [pc, #440]	; (8009890 <HAL_RCC_OscConfig+0x4f8>)
 80096d8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80096dc:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80096de:	e075      	b.n	80097cc <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80096e0:	4b6b      	ldr	r3, [pc, #428]	; (8009890 <HAL_RCC_OscConfig+0x4f8>)
 80096e2:	685b      	ldr	r3, [r3, #4]
 80096e4:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	6a1b      	ldr	r3, [r3, #32]
 80096ec:	069b      	lsls	r3, r3, #26
 80096ee:	4968      	ldr	r1, [pc, #416]	; (8009890 <HAL_RCC_OscConfig+0x4f8>)
 80096f0:	4313      	orrs	r3, r2
 80096f2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80096f4:	e06a      	b.n	80097cc <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80096f6:	4b66      	ldr	r3, [pc, #408]	; (8009890 <HAL_RCC_OscConfig+0x4f8>)
 80096f8:	68db      	ldr	r3, [r3, #12]
 80096fa:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	6a1b      	ldr	r3, [r3, #32]
 8009702:	061b      	lsls	r3, r3, #24
 8009704:	4962      	ldr	r1, [pc, #392]	; (8009890 <HAL_RCC_OscConfig+0x4f8>)
 8009706:	4313      	orrs	r3, r2
 8009708:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800970a:	e05f      	b.n	80097cc <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	69db      	ldr	r3, [r3, #28]
 8009710:	2b00      	cmp	r3, #0
 8009712:	d042      	beq.n	800979a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8009714:	4b5e      	ldr	r3, [pc, #376]	; (8009890 <HAL_RCC_OscConfig+0x4f8>)
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	4a5d      	ldr	r2, [pc, #372]	; (8009890 <HAL_RCC_OscConfig+0x4f8>)
 800971a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800971e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009720:	f7fa f91c 	bl	800395c <HAL_GetTick>
 8009724:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009726:	e008      	b.n	800973a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8009728:	f7fa f918 	bl	800395c <HAL_GetTick>
 800972c:	4602      	mov	r2, r0
 800972e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009730:	1ad3      	subs	r3, r2, r3
 8009732:	2b02      	cmp	r3, #2
 8009734:	d901      	bls.n	800973a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8009736:	2303      	movs	r3, #3
 8009738:	e280      	b.n	8009c3c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800973a:	4b55      	ldr	r3, [pc, #340]	; (8009890 <HAL_RCC_OscConfig+0x4f8>)
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009742:	2b00      	cmp	r3, #0
 8009744:	d0f0      	beq.n	8009728 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009746:	f7fa f939 	bl	80039bc <HAL_GetREVID>
 800974a:	4603      	mov	r3, r0
 800974c:	f241 0203 	movw	r2, #4099	; 0x1003
 8009750:	4293      	cmp	r3, r2
 8009752:	d817      	bhi.n	8009784 <HAL_RCC_OscConfig+0x3ec>
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	6a1b      	ldr	r3, [r3, #32]
 8009758:	2b20      	cmp	r3, #32
 800975a:	d108      	bne.n	800976e <HAL_RCC_OscConfig+0x3d6>
 800975c:	4b4c      	ldr	r3, [pc, #304]	; (8009890 <HAL_RCC_OscConfig+0x4f8>)
 800975e:	685b      	ldr	r3, [r3, #4]
 8009760:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8009764:	4a4a      	ldr	r2, [pc, #296]	; (8009890 <HAL_RCC_OscConfig+0x4f8>)
 8009766:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800976a:	6053      	str	r3, [r2, #4]
 800976c:	e02e      	b.n	80097cc <HAL_RCC_OscConfig+0x434>
 800976e:	4b48      	ldr	r3, [pc, #288]	; (8009890 <HAL_RCC_OscConfig+0x4f8>)
 8009770:	685b      	ldr	r3, [r3, #4]
 8009772:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	6a1b      	ldr	r3, [r3, #32]
 800977a:	069b      	lsls	r3, r3, #26
 800977c:	4944      	ldr	r1, [pc, #272]	; (8009890 <HAL_RCC_OscConfig+0x4f8>)
 800977e:	4313      	orrs	r3, r2
 8009780:	604b      	str	r3, [r1, #4]
 8009782:	e023      	b.n	80097cc <HAL_RCC_OscConfig+0x434>
 8009784:	4b42      	ldr	r3, [pc, #264]	; (8009890 <HAL_RCC_OscConfig+0x4f8>)
 8009786:	68db      	ldr	r3, [r3, #12]
 8009788:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	6a1b      	ldr	r3, [r3, #32]
 8009790:	061b      	lsls	r3, r3, #24
 8009792:	493f      	ldr	r1, [pc, #252]	; (8009890 <HAL_RCC_OscConfig+0x4f8>)
 8009794:	4313      	orrs	r3, r2
 8009796:	60cb      	str	r3, [r1, #12]
 8009798:	e018      	b.n	80097cc <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800979a:	4b3d      	ldr	r3, [pc, #244]	; (8009890 <HAL_RCC_OscConfig+0x4f8>)
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	4a3c      	ldr	r2, [pc, #240]	; (8009890 <HAL_RCC_OscConfig+0x4f8>)
 80097a0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80097a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80097a6:	f7fa f8d9 	bl	800395c <HAL_GetTick>
 80097aa:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80097ac:	e008      	b.n	80097c0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80097ae:	f7fa f8d5 	bl	800395c <HAL_GetTick>
 80097b2:	4602      	mov	r2, r0
 80097b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097b6:	1ad3      	subs	r3, r2, r3
 80097b8:	2b02      	cmp	r3, #2
 80097ba:	d901      	bls.n	80097c0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80097bc:	2303      	movs	r3, #3
 80097be:	e23d      	b.n	8009c3c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80097c0:	4b33      	ldr	r3, [pc, #204]	; (8009890 <HAL_RCC_OscConfig+0x4f8>)
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d1f0      	bne.n	80097ae <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	f003 0308 	and.w	r3, r3, #8
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d036      	beq.n	8009846 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	695b      	ldr	r3, [r3, #20]
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d019      	beq.n	8009814 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80097e0:	4b2b      	ldr	r3, [pc, #172]	; (8009890 <HAL_RCC_OscConfig+0x4f8>)
 80097e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80097e4:	4a2a      	ldr	r2, [pc, #168]	; (8009890 <HAL_RCC_OscConfig+0x4f8>)
 80097e6:	f043 0301 	orr.w	r3, r3, #1
 80097ea:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80097ec:	f7fa f8b6 	bl	800395c <HAL_GetTick>
 80097f0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80097f2:	e008      	b.n	8009806 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80097f4:	f7fa f8b2 	bl	800395c <HAL_GetTick>
 80097f8:	4602      	mov	r2, r0
 80097fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097fc:	1ad3      	subs	r3, r2, r3
 80097fe:	2b02      	cmp	r3, #2
 8009800:	d901      	bls.n	8009806 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8009802:	2303      	movs	r3, #3
 8009804:	e21a      	b.n	8009c3c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8009806:	4b22      	ldr	r3, [pc, #136]	; (8009890 <HAL_RCC_OscConfig+0x4f8>)
 8009808:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800980a:	f003 0302 	and.w	r3, r3, #2
 800980e:	2b00      	cmp	r3, #0
 8009810:	d0f0      	beq.n	80097f4 <HAL_RCC_OscConfig+0x45c>
 8009812:	e018      	b.n	8009846 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009814:	4b1e      	ldr	r3, [pc, #120]	; (8009890 <HAL_RCC_OscConfig+0x4f8>)
 8009816:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009818:	4a1d      	ldr	r2, [pc, #116]	; (8009890 <HAL_RCC_OscConfig+0x4f8>)
 800981a:	f023 0301 	bic.w	r3, r3, #1
 800981e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009820:	f7fa f89c 	bl	800395c <HAL_GetTick>
 8009824:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8009826:	e008      	b.n	800983a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009828:	f7fa f898 	bl	800395c <HAL_GetTick>
 800982c:	4602      	mov	r2, r0
 800982e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009830:	1ad3      	subs	r3, r2, r3
 8009832:	2b02      	cmp	r3, #2
 8009834:	d901      	bls.n	800983a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8009836:	2303      	movs	r3, #3
 8009838:	e200      	b.n	8009c3c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800983a:	4b15      	ldr	r3, [pc, #84]	; (8009890 <HAL_RCC_OscConfig+0x4f8>)
 800983c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800983e:	f003 0302 	and.w	r3, r3, #2
 8009842:	2b00      	cmp	r3, #0
 8009844:	d1f0      	bne.n	8009828 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	f003 0320 	and.w	r3, r3, #32
 800984e:	2b00      	cmp	r3, #0
 8009850:	d039      	beq.n	80098c6 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	699b      	ldr	r3, [r3, #24]
 8009856:	2b00      	cmp	r3, #0
 8009858:	d01c      	beq.n	8009894 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800985a:	4b0d      	ldr	r3, [pc, #52]	; (8009890 <HAL_RCC_OscConfig+0x4f8>)
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	4a0c      	ldr	r2, [pc, #48]	; (8009890 <HAL_RCC_OscConfig+0x4f8>)
 8009860:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009864:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8009866:	f7fa f879 	bl	800395c <HAL_GetTick>
 800986a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800986c:	e008      	b.n	8009880 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800986e:	f7fa f875 	bl	800395c <HAL_GetTick>
 8009872:	4602      	mov	r2, r0
 8009874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009876:	1ad3      	subs	r3, r2, r3
 8009878:	2b02      	cmp	r3, #2
 800987a:	d901      	bls.n	8009880 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800987c:	2303      	movs	r3, #3
 800987e:	e1dd      	b.n	8009c3c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8009880:	4b03      	ldr	r3, [pc, #12]	; (8009890 <HAL_RCC_OscConfig+0x4f8>)
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009888:	2b00      	cmp	r3, #0
 800988a:	d0f0      	beq.n	800986e <HAL_RCC_OscConfig+0x4d6>
 800988c:	e01b      	b.n	80098c6 <HAL_RCC_OscConfig+0x52e>
 800988e:	bf00      	nop
 8009890:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009894:	4b9b      	ldr	r3, [pc, #620]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	4a9a      	ldr	r2, [pc, #616]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 800989a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800989e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80098a0:	f7fa f85c 	bl	800395c <HAL_GetTick>
 80098a4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80098a6:	e008      	b.n	80098ba <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80098a8:	f7fa f858 	bl	800395c <HAL_GetTick>
 80098ac:	4602      	mov	r2, r0
 80098ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098b0:	1ad3      	subs	r3, r2, r3
 80098b2:	2b02      	cmp	r3, #2
 80098b4:	d901      	bls.n	80098ba <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80098b6:	2303      	movs	r3, #3
 80098b8:	e1c0      	b.n	8009c3c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80098ba:	4b92      	ldr	r3, [pc, #584]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d1f0      	bne.n	80098a8 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	f003 0304 	and.w	r3, r3, #4
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	f000 8081 	beq.w	80099d6 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80098d4:	4b8c      	ldr	r3, [pc, #560]	; (8009b08 <HAL_RCC_OscConfig+0x770>)
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	4a8b      	ldr	r2, [pc, #556]	; (8009b08 <HAL_RCC_OscConfig+0x770>)
 80098da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80098de:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80098e0:	f7fa f83c 	bl	800395c <HAL_GetTick>
 80098e4:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80098e6:	e008      	b.n	80098fa <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80098e8:	f7fa f838 	bl	800395c <HAL_GetTick>
 80098ec:	4602      	mov	r2, r0
 80098ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098f0:	1ad3      	subs	r3, r2, r3
 80098f2:	2b64      	cmp	r3, #100	; 0x64
 80098f4:	d901      	bls.n	80098fa <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80098f6:	2303      	movs	r3, #3
 80098f8:	e1a0      	b.n	8009c3c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80098fa:	4b83      	ldr	r3, [pc, #524]	; (8009b08 <HAL_RCC_OscConfig+0x770>)
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009902:	2b00      	cmp	r3, #0
 8009904:	d0f0      	beq.n	80098e8 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	689b      	ldr	r3, [r3, #8]
 800990a:	2b01      	cmp	r3, #1
 800990c:	d106      	bne.n	800991c <HAL_RCC_OscConfig+0x584>
 800990e:	4b7d      	ldr	r3, [pc, #500]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 8009910:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009912:	4a7c      	ldr	r2, [pc, #496]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 8009914:	f043 0301 	orr.w	r3, r3, #1
 8009918:	6713      	str	r3, [r2, #112]	; 0x70
 800991a:	e02d      	b.n	8009978 <HAL_RCC_OscConfig+0x5e0>
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	689b      	ldr	r3, [r3, #8]
 8009920:	2b00      	cmp	r3, #0
 8009922:	d10c      	bne.n	800993e <HAL_RCC_OscConfig+0x5a6>
 8009924:	4b77      	ldr	r3, [pc, #476]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 8009926:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009928:	4a76      	ldr	r2, [pc, #472]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 800992a:	f023 0301 	bic.w	r3, r3, #1
 800992e:	6713      	str	r3, [r2, #112]	; 0x70
 8009930:	4b74      	ldr	r3, [pc, #464]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 8009932:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009934:	4a73      	ldr	r2, [pc, #460]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 8009936:	f023 0304 	bic.w	r3, r3, #4
 800993a:	6713      	str	r3, [r2, #112]	; 0x70
 800993c:	e01c      	b.n	8009978 <HAL_RCC_OscConfig+0x5e0>
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	689b      	ldr	r3, [r3, #8]
 8009942:	2b05      	cmp	r3, #5
 8009944:	d10c      	bne.n	8009960 <HAL_RCC_OscConfig+0x5c8>
 8009946:	4b6f      	ldr	r3, [pc, #444]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 8009948:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800994a:	4a6e      	ldr	r2, [pc, #440]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 800994c:	f043 0304 	orr.w	r3, r3, #4
 8009950:	6713      	str	r3, [r2, #112]	; 0x70
 8009952:	4b6c      	ldr	r3, [pc, #432]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 8009954:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009956:	4a6b      	ldr	r2, [pc, #428]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 8009958:	f043 0301 	orr.w	r3, r3, #1
 800995c:	6713      	str	r3, [r2, #112]	; 0x70
 800995e:	e00b      	b.n	8009978 <HAL_RCC_OscConfig+0x5e0>
 8009960:	4b68      	ldr	r3, [pc, #416]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 8009962:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009964:	4a67      	ldr	r2, [pc, #412]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 8009966:	f023 0301 	bic.w	r3, r3, #1
 800996a:	6713      	str	r3, [r2, #112]	; 0x70
 800996c:	4b65      	ldr	r3, [pc, #404]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 800996e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009970:	4a64      	ldr	r2, [pc, #400]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 8009972:	f023 0304 	bic.w	r3, r3, #4
 8009976:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	689b      	ldr	r3, [r3, #8]
 800997c:	2b00      	cmp	r3, #0
 800997e:	d015      	beq.n	80099ac <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009980:	f7f9 ffec 	bl	800395c <HAL_GetTick>
 8009984:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009986:	e00a      	b.n	800999e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009988:	f7f9 ffe8 	bl	800395c <HAL_GetTick>
 800998c:	4602      	mov	r2, r0
 800998e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009990:	1ad3      	subs	r3, r2, r3
 8009992:	f241 3288 	movw	r2, #5000	; 0x1388
 8009996:	4293      	cmp	r3, r2
 8009998:	d901      	bls.n	800999e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800999a:	2303      	movs	r3, #3
 800999c:	e14e      	b.n	8009c3c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800999e:	4b59      	ldr	r3, [pc, #356]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 80099a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80099a2:	f003 0302 	and.w	r3, r3, #2
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d0ee      	beq.n	8009988 <HAL_RCC_OscConfig+0x5f0>
 80099aa:	e014      	b.n	80099d6 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80099ac:	f7f9 ffd6 	bl	800395c <HAL_GetTick>
 80099b0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80099b2:	e00a      	b.n	80099ca <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80099b4:	f7f9 ffd2 	bl	800395c <HAL_GetTick>
 80099b8:	4602      	mov	r2, r0
 80099ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099bc:	1ad3      	subs	r3, r2, r3
 80099be:	f241 3288 	movw	r2, #5000	; 0x1388
 80099c2:	4293      	cmp	r3, r2
 80099c4:	d901      	bls.n	80099ca <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80099c6:	2303      	movs	r3, #3
 80099c8:	e138      	b.n	8009c3c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80099ca:	4b4e      	ldr	r3, [pc, #312]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 80099cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80099ce:	f003 0302 	and.w	r3, r3, #2
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d1ee      	bne.n	80099b4 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099da:	2b00      	cmp	r3, #0
 80099dc:	f000 812d 	beq.w	8009c3a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80099e0:	4b48      	ldr	r3, [pc, #288]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 80099e2:	691b      	ldr	r3, [r3, #16]
 80099e4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80099e8:	2b18      	cmp	r3, #24
 80099ea:	f000 80bd 	beq.w	8009b68 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099f2:	2b02      	cmp	r3, #2
 80099f4:	f040 809e 	bne.w	8009b34 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80099f8:	4b42      	ldr	r3, [pc, #264]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	4a41      	ldr	r2, [pc, #260]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 80099fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009a02:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a04:	f7f9 ffaa 	bl	800395c <HAL_GetTick>
 8009a08:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009a0a:	e008      	b.n	8009a1e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009a0c:	f7f9 ffa6 	bl	800395c <HAL_GetTick>
 8009a10:	4602      	mov	r2, r0
 8009a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a14:	1ad3      	subs	r3, r2, r3
 8009a16:	2b02      	cmp	r3, #2
 8009a18:	d901      	bls.n	8009a1e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8009a1a:	2303      	movs	r3, #3
 8009a1c:	e10e      	b.n	8009c3c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009a1e:	4b39      	ldr	r3, [pc, #228]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d1f0      	bne.n	8009a0c <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009a2a:	4b36      	ldr	r3, [pc, #216]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 8009a2c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009a2e:	4b37      	ldr	r3, [pc, #220]	; (8009b0c <HAL_RCC_OscConfig+0x774>)
 8009a30:	4013      	ands	r3, r2
 8009a32:	687a      	ldr	r2, [r7, #4]
 8009a34:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8009a36:	687a      	ldr	r2, [r7, #4]
 8009a38:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8009a3a:	0112      	lsls	r2, r2, #4
 8009a3c:	430a      	orrs	r2, r1
 8009a3e:	4931      	ldr	r1, [pc, #196]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 8009a40:	4313      	orrs	r3, r2
 8009a42:	628b      	str	r3, [r1, #40]	; 0x28
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a48:	3b01      	subs	r3, #1
 8009a4a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009a52:	3b01      	subs	r3, #1
 8009a54:	025b      	lsls	r3, r3, #9
 8009a56:	b29b      	uxth	r3, r3
 8009a58:	431a      	orrs	r2, r3
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a5e:	3b01      	subs	r3, #1
 8009a60:	041b      	lsls	r3, r3, #16
 8009a62:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8009a66:	431a      	orrs	r2, r3
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a6c:	3b01      	subs	r3, #1
 8009a6e:	061b      	lsls	r3, r3, #24
 8009a70:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8009a74:	4923      	ldr	r1, [pc, #140]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 8009a76:	4313      	orrs	r3, r2
 8009a78:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8009a7a:	4b22      	ldr	r3, [pc, #136]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 8009a7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a7e:	4a21      	ldr	r2, [pc, #132]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 8009a80:	f023 0301 	bic.w	r3, r3, #1
 8009a84:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8009a86:	4b1f      	ldr	r3, [pc, #124]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 8009a88:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009a8a:	4b21      	ldr	r3, [pc, #132]	; (8009b10 <HAL_RCC_OscConfig+0x778>)
 8009a8c:	4013      	ands	r3, r2
 8009a8e:	687a      	ldr	r2, [r7, #4]
 8009a90:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8009a92:	00d2      	lsls	r2, r2, #3
 8009a94:	491b      	ldr	r1, [pc, #108]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 8009a96:	4313      	orrs	r3, r2
 8009a98:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8009a9a:	4b1a      	ldr	r3, [pc, #104]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 8009a9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a9e:	f023 020c 	bic.w	r2, r3, #12
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009aa6:	4917      	ldr	r1, [pc, #92]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 8009aa8:	4313      	orrs	r3, r2
 8009aaa:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8009aac:	4b15      	ldr	r3, [pc, #84]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 8009aae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ab0:	f023 0202 	bic.w	r2, r3, #2
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009ab8:	4912      	ldr	r1, [pc, #72]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 8009aba:	4313      	orrs	r3, r2
 8009abc:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009abe:	4b11      	ldr	r3, [pc, #68]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 8009ac0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ac2:	4a10      	ldr	r2, [pc, #64]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 8009ac4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009ac8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009aca:	4b0e      	ldr	r3, [pc, #56]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 8009acc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ace:	4a0d      	ldr	r2, [pc, #52]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 8009ad0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009ad4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8009ad6:	4b0b      	ldr	r3, [pc, #44]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 8009ad8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ada:	4a0a      	ldr	r2, [pc, #40]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 8009adc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009ae0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8009ae2:	4b08      	ldr	r3, [pc, #32]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 8009ae4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ae6:	4a07      	ldr	r2, [pc, #28]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 8009ae8:	f043 0301 	orr.w	r3, r3, #1
 8009aec:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009aee:	4b05      	ldr	r3, [pc, #20]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	4a04      	ldr	r2, [pc, #16]	; (8009b04 <HAL_RCC_OscConfig+0x76c>)
 8009af4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009af8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009afa:	f7f9 ff2f 	bl	800395c <HAL_GetTick>
 8009afe:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009b00:	e011      	b.n	8009b26 <HAL_RCC_OscConfig+0x78e>
 8009b02:	bf00      	nop
 8009b04:	58024400 	.word	0x58024400
 8009b08:	58024800 	.word	0x58024800
 8009b0c:	fffffc0c 	.word	0xfffffc0c
 8009b10:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009b14:	f7f9 ff22 	bl	800395c <HAL_GetTick>
 8009b18:	4602      	mov	r2, r0
 8009b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b1c:	1ad3      	subs	r3, r2, r3
 8009b1e:	2b02      	cmp	r3, #2
 8009b20:	d901      	bls.n	8009b26 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8009b22:	2303      	movs	r3, #3
 8009b24:	e08a      	b.n	8009c3c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009b26:	4b47      	ldr	r3, [pc, #284]	; (8009c44 <HAL_RCC_OscConfig+0x8ac>)
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d0f0      	beq.n	8009b14 <HAL_RCC_OscConfig+0x77c>
 8009b32:	e082      	b.n	8009c3a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009b34:	4b43      	ldr	r3, [pc, #268]	; (8009c44 <HAL_RCC_OscConfig+0x8ac>)
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	4a42      	ldr	r2, [pc, #264]	; (8009c44 <HAL_RCC_OscConfig+0x8ac>)
 8009b3a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009b3e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b40:	f7f9 ff0c 	bl	800395c <HAL_GetTick>
 8009b44:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009b46:	e008      	b.n	8009b5a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009b48:	f7f9 ff08 	bl	800395c <HAL_GetTick>
 8009b4c:	4602      	mov	r2, r0
 8009b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b50:	1ad3      	subs	r3, r2, r3
 8009b52:	2b02      	cmp	r3, #2
 8009b54:	d901      	bls.n	8009b5a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8009b56:	2303      	movs	r3, #3
 8009b58:	e070      	b.n	8009c3c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009b5a:	4b3a      	ldr	r3, [pc, #232]	; (8009c44 <HAL_RCC_OscConfig+0x8ac>)
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d1f0      	bne.n	8009b48 <HAL_RCC_OscConfig+0x7b0>
 8009b66:	e068      	b.n	8009c3a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8009b68:	4b36      	ldr	r3, [pc, #216]	; (8009c44 <HAL_RCC_OscConfig+0x8ac>)
 8009b6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b6c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8009b6e:	4b35      	ldr	r3, [pc, #212]	; (8009c44 <HAL_RCC_OscConfig+0x8ac>)
 8009b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b72:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b78:	2b01      	cmp	r3, #1
 8009b7a:	d031      	beq.n	8009be0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009b7c:	693b      	ldr	r3, [r7, #16]
 8009b7e:	f003 0203 	and.w	r2, r3, #3
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009b86:	429a      	cmp	r2, r3
 8009b88:	d12a      	bne.n	8009be0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8009b8a:	693b      	ldr	r3, [r7, #16]
 8009b8c:	091b      	lsrs	r3, r3, #4
 8009b8e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009b96:	429a      	cmp	r2, r3
 8009b98:	d122      	bne.n	8009be0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ba4:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8009ba6:	429a      	cmp	r2, r3
 8009ba8:	d11a      	bne.n	8009be0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	0a5b      	lsrs	r3, r3, #9
 8009bae:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009bb6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8009bb8:	429a      	cmp	r2, r3
 8009bba:	d111      	bne.n	8009be0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	0c1b      	lsrs	r3, r3, #16
 8009bc0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bc8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8009bca:	429a      	cmp	r2, r3
 8009bcc:	d108      	bne.n	8009be0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	0e1b      	lsrs	r3, r3, #24
 8009bd2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009bda:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8009bdc:	429a      	cmp	r2, r3
 8009bde:	d001      	beq.n	8009be4 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8009be0:	2301      	movs	r3, #1
 8009be2:	e02b      	b.n	8009c3c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8009be4:	4b17      	ldr	r3, [pc, #92]	; (8009c44 <HAL_RCC_OscConfig+0x8ac>)
 8009be6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009be8:	08db      	lsrs	r3, r3, #3
 8009bea:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009bee:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009bf4:	693a      	ldr	r2, [r7, #16]
 8009bf6:	429a      	cmp	r2, r3
 8009bf8:	d01f      	beq.n	8009c3a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8009bfa:	4b12      	ldr	r3, [pc, #72]	; (8009c44 <HAL_RCC_OscConfig+0x8ac>)
 8009bfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bfe:	4a11      	ldr	r2, [pc, #68]	; (8009c44 <HAL_RCC_OscConfig+0x8ac>)
 8009c00:	f023 0301 	bic.w	r3, r3, #1
 8009c04:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009c06:	f7f9 fea9 	bl	800395c <HAL_GetTick>
 8009c0a:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8009c0c:	bf00      	nop
 8009c0e:	f7f9 fea5 	bl	800395c <HAL_GetTick>
 8009c12:	4602      	mov	r2, r0
 8009c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c16:	4293      	cmp	r3, r2
 8009c18:	d0f9      	beq.n	8009c0e <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8009c1a:	4b0a      	ldr	r3, [pc, #40]	; (8009c44 <HAL_RCC_OscConfig+0x8ac>)
 8009c1c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009c1e:	4b0a      	ldr	r3, [pc, #40]	; (8009c48 <HAL_RCC_OscConfig+0x8b0>)
 8009c20:	4013      	ands	r3, r2
 8009c22:	687a      	ldr	r2, [r7, #4]
 8009c24:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8009c26:	00d2      	lsls	r2, r2, #3
 8009c28:	4906      	ldr	r1, [pc, #24]	; (8009c44 <HAL_RCC_OscConfig+0x8ac>)
 8009c2a:	4313      	orrs	r3, r2
 8009c2c:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8009c2e:	4b05      	ldr	r3, [pc, #20]	; (8009c44 <HAL_RCC_OscConfig+0x8ac>)
 8009c30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c32:	4a04      	ldr	r2, [pc, #16]	; (8009c44 <HAL_RCC_OscConfig+0x8ac>)
 8009c34:	f043 0301 	orr.w	r3, r3, #1
 8009c38:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8009c3a:	2300      	movs	r3, #0
}
 8009c3c:	4618      	mov	r0, r3
 8009c3e:	3730      	adds	r7, #48	; 0x30
 8009c40:	46bd      	mov	sp, r7
 8009c42:	bd80      	pop	{r7, pc}
 8009c44:	58024400 	.word	0x58024400
 8009c48:	ffff0007 	.word	0xffff0007

08009c4c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009c4c:	b580      	push	{r7, lr}
 8009c4e:	b086      	sub	sp, #24
 8009c50:	af00      	add	r7, sp, #0
 8009c52:	6078      	str	r0, [r7, #4]
 8009c54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d101      	bne.n	8009c60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009c5c:	2301      	movs	r3, #1
 8009c5e:	e19c      	b.n	8009f9a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009c60:	4b8a      	ldr	r3, [pc, #552]	; (8009e8c <HAL_RCC_ClockConfig+0x240>)
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	f003 030f 	and.w	r3, r3, #15
 8009c68:	683a      	ldr	r2, [r7, #0]
 8009c6a:	429a      	cmp	r2, r3
 8009c6c:	d910      	bls.n	8009c90 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009c6e:	4b87      	ldr	r3, [pc, #540]	; (8009e8c <HAL_RCC_ClockConfig+0x240>)
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	f023 020f 	bic.w	r2, r3, #15
 8009c76:	4985      	ldr	r1, [pc, #532]	; (8009e8c <HAL_RCC_ClockConfig+0x240>)
 8009c78:	683b      	ldr	r3, [r7, #0]
 8009c7a:	4313      	orrs	r3, r2
 8009c7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009c7e:	4b83      	ldr	r3, [pc, #524]	; (8009e8c <HAL_RCC_ClockConfig+0x240>)
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	f003 030f 	and.w	r3, r3, #15
 8009c86:	683a      	ldr	r2, [r7, #0]
 8009c88:	429a      	cmp	r2, r3
 8009c8a:	d001      	beq.n	8009c90 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8009c8c:	2301      	movs	r3, #1
 8009c8e:	e184      	b.n	8009f9a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	f003 0304 	and.w	r3, r3, #4
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d010      	beq.n	8009cbe <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	691a      	ldr	r2, [r3, #16]
 8009ca0:	4b7b      	ldr	r3, [pc, #492]	; (8009e90 <HAL_RCC_ClockConfig+0x244>)
 8009ca2:	699b      	ldr	r3, [r3, #24]
 8009ca4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8009ca8:	429a      	cmp	r2, r3
 8009caa:	d908      	bls.n	8009cbe <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8009cac:	4b78      	ldr	r3, [pc, #480]	; (8009e90 <HAL_RCC_ClockConfig+0x244>)
 8009cae:	699b      	ldr	r3, [r3, #24]
 8009cb0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	691b      	ldr	r3, [r3, #16]
 8009cb8:	4975      	ldr	r1, [pc, #468]	; (8009e90 <HAL_RCC_ClockConfig+0x244>)
 8009cba:	4313      	orrs	r3, r2
 8009cbc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	f003 0308 	and.w	r3, r3, #8
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d010      	beq.n	8009cec <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	695a      	ldr	r2, [r3, #20]
 8009cce:	4b70      	ldr	r3, [pc, #448]	; (8009e90 <HAL_RCC_ClockConfig+0x244>)
 8009cd0:	69db      	ldr	r3, [r3, #28]
 8009cd2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8009cd6:	429a      	cmp	r2, r3
 8009cd8:	d908      	bls.n	8009cec <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8009cda:	4b6d      	ldr	r3, [pc, #436]	; (8009e90 <HAL_RCC_ClockConfig+0x244>)
 8009cdc:	69db      	ldr	r3, [r3, #28]
 8009cde:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	695b      	ldr	r3, [r3, #20]
 8009ce6:	496a      	ldr	r1, [pc, #424]	; (8009e90 <HAL_RCC_ClockConfig+0x244>)
 8009ce8:	4313      	orrs	r3, r2
 8009cea:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	f003 0310 	and.w	r3, r3, #16
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d010      	beq.n	8009d1a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	699a      	ldr	r2, [r3, #24]
 8009cfc:	4b64      	ldr	r3, [pc, #400]	; (8009e90 <HAL_RCC_ClockConfig+0x244>)
 8009cfe:	69db      	ldr	r3, [r3, #28]
 8009d00:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009d04:	429a      	cmp	r2, r3
 8009d06:	d908      	bls.n	8009d1a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8009d08:	4b61      	ldr	r3, [pc, #388]	; (8009e90 <HAL_RCC_ClockConfig+0x244>)
 8009d0a:	69db      	ldr	r3, [r3, #28]
 8009d0c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	699b      	ldr	r3, [r3, #24]
 8009d14:	495e      	ldr	r1, [pc, #376]	; (8009e90 <HAL_RCC_ClockConfig+0x244>)
 8009d16:	4313      	orrs	r3, r2
 8009d18:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	f003 0320 	and.w	r3, r3, #32
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d010      	beq.n	8009d48 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	69da      	ldr	r2, [r3, #28]
 8009d2a:	4b59      	ldr	r3, [pc, #356]	; (8009e90 <HAL_RCC_ClockConfig+0x244>)
 8009d2c:	6a1b      	ldr	r3, [r3, #32]
 8009d2e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8009d32:	429a      	cmp	r2, r3
 8009d34:	d908      	bls.n	8009d48 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8009d36:	4b56      	ldr	r3, [pc, #344]	; (8009e90 <HAL_RCC_ClockConfig+0x244>)
 8009d38:	6a1b      	ldr	r3, [r3, #32]
 8009d3a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	69db      	ldr	r3, [r3, #28]
 8009d42:	4953      	ldr	r1, [pc, #332]	; (8009e90 <HAL_RCC_ClockConfig+0x244>)
 8009d44:	4313      	orrs	r3, r2
 8009d46:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	f003 0302 	and.w	r3, r3, #2
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d010      	beq.n	8009d76 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	68da      	ldr	r2, [r3, #12]
 8009d58:	4b4d      	ldr	r3, [pc, #308]	; (8009e90 <HAL_RCC_ClockConfig+0x244>)
 8009d5a:	699b      	ldr	r3, [r3, #24]
 8009d5c:	f003 030f 	and.w	r3, r3, #15
 8009d60:	429a      	cmp	r2, r3
 8009d62:	d908      	bls.n	8009d76 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009d64:	4b4a      	ldr	r3, [pc, #296]	; (8009e90 <HAL_RCC_ClockConfig+0x244>)
 8009d66:	699b      	ldr	r3, [r3, #24]
 8009d68:	f023 020f 	bic.w	r2, r3, #15
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	68db      	ldr	r3, [r3, #12]
 8009d70:	4947      	ldr	r1, [pc, #284]	; (8009e90 <HAL_RCC_ClockConfig+0x244>)
 8009d72:	4313      	orrs	r3, r2
 8009d74:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	f003 0301 	and.w	r3, r3, #1
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d055      	beq.n	8009e2e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8009d82:	4b43      	ldr	r3, [pc, #268]	; (8009e90 <HAL_RCC_ClockConfig+0x244>)
 8009d84:	699b      	ldr	r3, [r3, #24]
 8009d86:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	689b      	ldr	r3, [r3, #8]
 8009d8e:	4940      	ldr	r1, [pc, #256]	; (8009e90 <HAL_RCC_ClockConfig+0x244>)
 8009d90:	4313      	orrs	r3, r2
 8009d92:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	685b      	ldr	r3, [r3, #4]
 8009d98:	2b02      	cmp	r3, #2
 8009d9a:	d107      	bne.n	8009dac <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009d9c:	4b3c      	ldr	r3, [pc, #240]	; (8009e90 <HAL_RCC_ClockConfig+0x244>)
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d121      	bne.n	8009dec <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009da8:	2301      	movs	r3, #1
 8009daa:	e0f6      	b.n	8009f9a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	685b      	ldr	r3, [r3, #4]
 8009db0:	2b03      	cmp	r3, #3
 8009db2:	d107      	bne.n	8009dc4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009db4:	4b36      	ldr	r3, [pc, #216]	; (8009e90 <HAL_RCC_ClockConfig+0x244>)
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d115      	bne.n	8009dec <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009dc0:	2301      	movs	r3, #1
 8009dc2:	e0ea      	b.n	8009f9a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	685b      	ldr	r3, [r3, #4]
 8009dc8:	2b01      	cmp	r3, #1
 8009dca:	d107      	bne.n	8009ddc <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009dcc:	4b30      	ldr	r3, [pc, #192]	; (8009e90 <HAL_RCC_ClockConfig+0x244>)
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d109      	bne.n	8009dec <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009dd8:	2301      	movs	r3, #1
 8009dda:	e0de      	b.n	8009f9a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009ddc:	4b2c      	ldr	r3, [pc, #176]	; (8009e90 <HAL_RCC_ClockConfig+0x244>)
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	f003 0304 	and.w	r3, r3, #4
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d101      	bne.n	8009dec <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009de8:	2301      	movs	r3, #1
 8009dea:	e0d6      	b.n	8009f9a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009dec:	4b28      	ldr	r3, [pc, #160]	; (8009e90 <HAL_RCC_ClockConfig+0x244>)
 8009dee:	691b      	ldr	r3, [r3, #16]
 8009df0:	f023 0207 	bic.w	r2, r3, #7
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	685b      	ldr	r3, [r3, #4]
 8009df8:	4925      	ldr	r1, [pc, #148]	; (8009e90 <HAL_RCC_ClockConfig+0x244>)
 8009dfa:	4313      	orrs	r3, r2
 8009dfc:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009dfe:	f7f9 fdad 	bl	800395c <HAL_GetTick>
 8009e02:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009e04:	e00a      	b.n	8009e1c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009e06:	f7f9 fda9 	bl	800395c <HAL_GetTick>
 8009e0a:	4602      	mov	r2, r0
 8009e0c:	697b      	ldr	r3, [r7, #20]
 8009e0e:	1ad3      	subs	r3, r2, r3
 8009e10:	f241 3288 	movw	r2, #5000	; 0x1388
 8009e14:	4293      	cmp	r3, r2
 8009e16:	d901      	bls.n	8009e1c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8009e18:	2303      	movs	r3, #3
 8009e1a:	e0be      	b.n	8009f9a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009e1c:	4b1c      	ldr	r3, [pc, #112]	; (8009e90 <HAL_RCC_ClockConfig+0x244>)
 8009e1e:	691b      	ldr	r3, [r3, #16]
 8009e20:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	685b      	ldr	r3, [r3, #4]
 8009e28:	00db      	lsls	r3, r3, #3
 8009e2a:	429a      	cmp	r2, r3
 8009e2c:	d1eb      	bne.n	8009e06 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	f003 0302 	and.w	r3, r3, #2
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d010      	beq.n	8009e5c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	68da      	ldr	r2, [r3, #12]
 8009e3e:	4b14      	ldr	r3, [pc, #80]	; (8009e90 <HAL_RCC_ClockConfig+0x244>)
 8009e40:	699b      	ldr	r3, [r3, #24]
 8009e42:	f003 030f 	and.w	r3, r3, #15
 8009e46:	429a      	cmp	r2, r3
 8009e48:	d208      	bcs.n	8009e5c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009e4a:	4b11      	ldr	r3, [pc, #68]	; (8009e90 <HAL_RCC_ClockConfig+0x244>)
 8009e4c:	699b      	ldr	r3, [r3, #24]
 8009e4e:	f023 020f 	bic.w	r2, r3, #15
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	68db      	ldr	r3, [r3, #12]
 8009e56:	490e      	ldr	r1, [pc, #56]	; (8009e90 <HAL_RCC_ClockConfig+0x244>)
 8009e58:	4313      	orrs	r3, r2
 8009e5a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009e5c:	4b0b      	ldr	r3, [pc, #44]	; (8009e8c <HAL_RCC_ClockConfig+0x240>)
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	f003 030f 	and.w	r3, r3, #15
 8009e64:	683a      	ldr	r2, [r7, #0]
 8009e66:	429a      	cmp	r2, r3
 8009e68:	d214      	bcs.n	8009e94 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009e6a:	4b08      	ldr	r3, [pc, #32]	; (8009e8c <HAL_RCC_ClockConfig+0x240>)
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	f023 020f 	bic.w	r2, r3, #15
 8009e72:	4906      	ldr	r1, [pc, #24]	; (8009e8c <HAL_RCC_ClockConfig+0x240>)
 8009e74:	683b      	ldr	r3, [r7, #0]
 8009e76:	4313      	orrs	r3, r2
 8009e78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009e7a:	4b04      	ldr	r3, [pc, #16]	; (8009e8c <HAL_RCC_ClockConfig+0x240>)
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	f003 030f 	and.w	r3, r3, #15
 8009e82:	683a      	ldr	r2, [r7, #0]
 8009e84:	429a      	cmp	r2, r3
 8009e86:	d005      	beq.n	8009e94 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8009e88:	2301      	movs	r3, #1
 8009e8a:	e086      	b.n	8009f9a <HAL_RCC_ClockConfig+0x34e>
 8009e8c:	52002000 	.word	0x52002000
 8009e90:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	f003 0304 	and.w	r3, r3, #4
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d010      	beq.n	8009ec2 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	691a      	ldr	r2, [r3, #16]
 8009ea4:	4b3f      	ldr	r3, [pc, #252]	; (8009fa4 <HAL_RCC_ClockConfig+0x358>)
 8009ea6:	699b      	ldr	r3, [r3, #24]
 8009ea8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8009eac:	429a      	cmp	r2, r3
 8009eae:	d208      	bcs.n	8009ec2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8009eb0:	4b3c      	ldr	r3, [pc, #240]	; (8009fa4 <HAL_RCC_ClockConfig+0x358>)
 8009eb2:	699b      	ldr	r3, [r3, #24]
 8009eb4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	691b      	ldr	r3, [r3, #16]
 8009ebc:	4939      	ldr	r1, [pc, #228]	; (8009fa4 <HAL_RCC_ClockConfig+0x358>)
 8009ebe:	4313      	orrs	r3, r2
 8009ec0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	f003 0308 	and.w	r3, r3, #8
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d010      	beq.n	8009ef0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	695a      	ldr	r2, [r3, #20]
 8009ed2:	4b34      	ldr	r3, [pc, #208]	; (8009fa4 <HAL_RCC_ClockConfig+0x358>)
 8009ed4:	69db      	ldr	r3, [r3, #28]
 8009ed6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8009eda:	429a      	cmp	r2, r3
 8009edc:	d208      	bcs.n	8009ef0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8009ede:	4b31      	ldr	r3, [pc, #196]	; (8009fa4 <HAL_RCC_ClockConfig+0x358>)
 8009ee0:	69db      	ldr	r3, [r3, #28]
 8009ee2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	695b      	ldr	r3, [r3, #20]
 8009eea:	492e      	ldr	r1, [pc, #184]	; (8009fa4 <HAL_RCC_ClockConfig+0x358>)
 8009eec:	4313      	orrs	r3, r2
 8009eee:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	f003 0310 	and.w	r3, r3, #16
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d010      	beq.n	8009f1e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	699a      	ldr	r2, [r3, #24]
 8009f00:	4b28      	ldr	r3, [pc, #160]	; (8009fa4 <HAL_RCC_ClockConfig+0x358>)
 8009f02:	69db      	ldr	r3, [r3, #28]
 8009f04:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009f08:	429a      	cmp	r2, r3
 8009f0a:	d208      	bcs.n	8009f1e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8009f0c:	4b25      	ldr	r3, [pc, #148]	; (8009fa4 <HAL_RCC_ClockConfig+0x358>)
 8009f0e:	69db      	ldr	r3, [r3, #28]
 8009f10:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	699b      	ldr	r3, [r3, #24]
 8009f18:	4922      	ldr	r1, [pc, #136]	; (8009fa4 <HAL_RCC_ClockConfig+0x358>)
 8009f1a:	4313      	orrs	r3, r2
 8009f1c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	f003 0320 	and.w	r3, r3, #32
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d010      	beq.n	8009f4c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	69da      	ldr	r2, [r3, #28]
 8009f2e:	4b1d      	ldr	r3, [pc, #116]	; (8009fa4 <HAL_RCC_ClockConfig+0x358>)
 8009f30:	6a1b      	ldr	r3, [r3, #32]
 8009f32:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8009f36:	429a      	cmp	r2, r3
 8009f38:	d208      	bcs.n	8009f4c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8009f3a:	4b1a      	ldr	r3, [pc, #104]	; (8009fa4 <HAL_RCC_ClockConfig+0x358>)
 8009f3c:	6a1b      	ldr	r3, [r3, #32]
 8009f3e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	69db      	ldr	r3, [r3, #28]
 8009f46:	4917      	ldr	r1, [pc, #92]	; (8009fa4 <HAL_RCC_ClockConfig+0x358>)
 8009f48:	4313      	orrs	r3, r2
 8009f4a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8009f4c:	f000 f844 	bl	8009fd8 <HAL_RCC_GetSysClockFreq>
 8009f50:	4602      	mov	r2, r0
 8009f52:	4b14      	ldr	r3, [pc, #80]	; (8009fa4 <HAL_RCC_ClockConfig+0x358>)
 8009f54:	699b      	ldr	r3, [r3, #24]
 8009f56:	0a1b      	lsrs	r3, r3, #8
 8009f58:	f003 030f 	and.w	r3, r3, #15
 8009f5c:	4912      	ldr	r1, [pc, #72]	; (8009fa8 <HAL_RCC_ClockConfig+0x35c>)
 8009f5e:	5ccb      	ldrb	r3, [r1, r3]
 8009f60:	f003 031f 	and.w	r3, r3, #31
 8009f64:	fa22 f303 	lsr.w	r3, r2, r3
 8009f68:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8009f6a:	4b0e      	ldr	r3, [pc, #56]	; (8009fa4 <HAL_RCC_ClockConfig+0x358>)
 8009f6c:	699b      	ldr	r3, [r3, #24]
 8009f6e:	f003 030f 	and.w	r3, r3, #15
 8009f72:	4a0d      	ldr	r2, [pc, #52]	; (8009fa8 <HAL_RCC_ClockConfig+0x35c>)
 8009f74:	5cd3      	ldrb	r3, [r2, r3]
 8009f76:	f003 031f 	and.w	r3, r3, #31
 8009f7a:	693a      	ldr	r2, [r7, #16]
 8009f7c:	fa22 f303 	lsr.w	r3, r2, r3
 8009f80:	4a0a      	ldr	r2, [pc, #40]	; (8009fac <HAL_RCC_ClockConfig+0x360>)
 8009f82:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8009f84:	4a0a      	ldr	r2, [pc, #40]	; (8009fb0 <HAL_RCC_ClockConfig+0x364>)
 8009f86:	693b      	ldr	r3, [r7, #16]
 8009f88:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8009f8a:	4b0a      	ldr	r3, [pc, #40]	; (8009fb4 <HAL_RCC_ClockConfig+0x368>)
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	4618      	mov	r0, r3
 8009f90:	f7f9 fc9a 	bl	80038c8 <HAL_InitTick>
 8009f94:	4603      	mov	r3, r0
 8009f96:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8009f98:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f9a:	4618      	mov	r0, r3
 8009f9c:	3718      	adds	r7, #24
 8009f9e:	46bd      	mov	sp, r7
 8009fa0:	bd80      	pop	{r7, pc}
 8009fa2:	bf00      	nop
 8009fa4:	58024400 	.word	0x58024400
 8009fa8:	0801e858 	.word	0x0801e858
 8009fac:	20000014 	.word	0x20000014
 8009fb0:	20000010 	.word	0x20000010
 8009fb4:	20000024 	.word	0x20000024

08009fb8 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M NMI (Non-Mask-able Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8009fb8:	b480      	push	{r7}
 8009fba:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSHSEON) ;
 8009fbc:	4b05      	ldr	r3, [pc, #20]	; (8009fd4 <HAL_RCC_EnableCSS+0x1c>)
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	4a04      	ldr	r2, [pc, #16]	; (8009fd4 <HAL_RCC_EnableCSS+0x1c>)
 8009fc2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009fc6:	6013      	str	r3, [r2, #0]
}
 8009fc8:	bf00      	nop
 8009fca:	46bd      	mov	sp, r7
 8009fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fd0:	4770      	bx	lr
 8009fd2:	bf00      	nop
 8009fd4:	58024400 	.word	0x58024400

08009fd8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009fd8:	b480      	push	{r7}
 8009fda:	b089      	sub	sp, #36	; 0x24
 8009fdc:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009fde:	4bb3      	ldr	r3, [pc, #716]	; (800a2ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009fe0:	691b      	ldr	r3, [r3, #16]
 8009fe2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009fe6:	2b18      	cmp	r3, #24
 8009fe8:	f200 8155 	bhi.w	800a296 <HAL_RCC_GetSysClockFreq+0x2be>
 8009fec:	a201      	add	r2, pc, #4	; (adr r2, 8009ff4 <HAL_RCC_GetSysClockFreq+0x1c>)
 8009fee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ff2:	bf00      	nop
 8009ff4:	0800a059 	.word	0x0800a059
 8009ff8:	0800a297 	.word	0x0800a297
 8009ffc:	0800a297 	.word	0x0800a297
 800a000:	0800a297 	.word	0x0800a297
 800a004:	0800a297 	.word	0x0800a297
 800a008:	0800a297 	.word	0x0800a297
 800a00c:	0800a297 	.word	0x0800a297
 800a010:	0800a297 	.word	0x0800a297
 800a014:	0800a07f 	.word	0x0800a07f
 800a018:	0800a297 	.word	0x0800a297
 800a01c:	0800a297 	.word	0x0800a297
 800a020:	0800a297 	.word	0x0800a297
 800a024:	0800a297 	.word	0x0800a297
 800a028:	0800a297 	.word	0x0800a297
 800a02c:	0800a297 	.word	0x0800a297
 800a030:	0800a297 	.word	0x0800a297
 800a034:	0800a085 	.word	0x0800a085
 800a038:	0800a297 	.word	0x0800a297
 800a03c:	0800a297 	.word	0x0800a297
 800a040:	0800a297 	.word	0x0800a297
 800a044:	0800a297 	.word	0x0800a297
 800a048:	0800a297 	.word	0x0800a297
 800a04c:	0800a297 	.word	0x0800a297
 800a050:	0800a297 	.word	0x0800a297
 800a054:	0800a08b 	.word	0x0800a08b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a058:	4b94      	ldr	r3, [pc, #592]	; (800a2ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	f003 0320 	and.w	r3, r3, #32
 800a060:	2b00      	cmp	r3, #0
 800a062:	d009      	beq.n	800a078 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a064:	4b91      	ldr	r3, [pc, #580]	; (800a2ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	08db      	lsrs	r3, r3, #3
 800a06a:	f003 0303 	and.w	r3, r3, #3
 800a06e:	4a90      	ldr	r2, [pc, #576]	; (800a2b0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a070:	fa22 f303 	lsr.w	r3, r2, r3
 800a074:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800a076:	e111      	b.n	800a29c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800a078:	4b8d      	ldr	r3, [pc, #564]	; (800a2b0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a07a:	61bb      	str	r3, [r7, #24]
      break;
 800a07c:	e10e      	b.n	800a29c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800a07e:	4b8d      	ldr	r3, [pc, #564]	; (800a2b4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800a080:	61bb      	str	r3, [r7, #24]
      break;
 800a082:	e10b      	b.n	800a29c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800a084:	4b8c      	ldr	r3, [pc, #560]	; (800a2b8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800a086:	61bb      	str	r3, [r7, #24]
      break;
 800a088:	e108      	b.n	800a29c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a08a:	4b88      	ldr	r3, [pc, #544]	; (800a2ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a08c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a08e:	f003 0303 	and.w	r3, r3, #3
 800a092:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800a094:	4b85      	ldr	r3, [pc, #532]	; (800a2ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a096:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a098:	091b      	lsrs	r3, r3, #4
 800a09a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a09e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800a0a0:	4b82      	ldr	r3, [pc, #520]	; (800a2ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a0a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a0a4:	f003 0301 	and.w	r3, r3, #1
 800a0a8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a0aa:	4b80      	ldr	r3, [pc, #512]	; (800a2ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a0ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a0ae:	08db      	lsrs	r3, r3, #3
 800a0b0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a0b4:	68fa      	ldr	r2, [r7, #12]
 800a0b6:	fb02 f303 	mul.w	r3, r2, r3
 800a0ba:	ee07 3a90 	vmov	s15, r3
 800a0be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a0c2:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800a0c6:	693b      	ldr	r3, [r7, #16]
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	f000 80e1 	beq.w	800a290 <HAL_RCC_GetSysClockFreq+0x2b8>
 800a0ce:	697b      	ldr	r3, [r7, #20]
 800a0d0:	2b02      	cmp	r3, #2
 800a0d2:	f000 8083 	beq.w	800a1dc <HAL_RCC_GetSysClockFreq+0x204>
 800a0d6:	697b      	ldr	r3, [r7, #20]
 800a0d8:	2b02      	cmp	r3, #2
 800a0da:	f200 80a1 	bhi.w	800a220 <HAL_RCC_GetSysClockFreq+0x248>
 800a0de:	697b      	ldr	r3, [r7, #20]
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d003      	beq.n	800a0ec <HAL_RCC_GetSysClockFreq+0x114>
 800a0e4:	697b      	ldr	r3, [r7, #20]
 800a0e6:	2b01      	cmp	r3, #1
 800a0e8:	d056      	beq.n	800a198 <HAL_RCC_GetSysClockFreq+0x1c0>
 800a0ea:	e099      	b.n	800a220 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a0ec:	4b6f      	ldr	r3, [pc, #444]	; (800a2ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	f003 0320 	and.w	r3, r3, #32
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d02d      	beq.n	800a154 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a0f8:	4b6c      	ldr	r3, [pc, #432]	; (800a2ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	08db      	lsrs	r3, r3, #3
 800a0fe:	f003 0303 	and.w	r3, r3, #3
 800a102:	4a6b      	ldr	r2, [pc, #428]	; (800a2b0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a104:	fa22 f303 	lsr.w	r3, r2, r3
 800a108:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	ee07 3a90 	vmov	s15, r3
 800a110:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a114:	693b      	ldr	r3, [r7, #16]
 800a116:	ee07 3a90 	vmov	s15, r3
 800a11a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a11e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a122:	4b62      	ldr	r3, [pc, #392]	; (800a2ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a126:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a12a:	ee07 3a90 	vmov	s15, r3
 800a12e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a132:	ed97 6a02 	vldr	s12, [r7, #8]
 800a136:	eddf 5a61 	vldr	s11, [pc, #388]	; 800a2bc <HAL_RCC_GetSysClockFreq+0x2e4>
 800a13a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a13e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a142:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a146:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a14a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a14e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800a152:	e087      	b.n	800a264 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a154:	693b      	ldr	r3, [r7, #16]
 800a156:	ee07 3a90 	vmov	s15, r3
 800a15a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a15e:	eddf 6a58 	vldr	s13, [pc, #352]	; 800a2c0 <HAL_RCC_GetSysClockFreq+0x2e8>
 800a162:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a166:	4b51      	ldr	r3, [pc, #324]	; (800a2ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a16a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a16e:	ee07 3a90 	vmov	s15, r3
 800a172:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a176:	ed97 6a02 	vldr	s12, [r7, #8]
 800a17a:	eddf 5a50 	vldr	s11, [pc, #320]	; 800a2bc <HAL_RCC_GetSysClockFreq+0x2e4>
 800a17e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a182:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a186:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a18a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a18e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a192:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a196:	e065      	b.n	800a264 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a198:	693b      	ldr	r3, [r7, #16]
 800a19a:	ee07 3a90 	vmov	s15, r3
 800a19e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a1a2:	eddf 6a48 	vldr	s13, [pc, #288]	; 800a2c4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800a1a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a1aa:	4b40      	ldr	r3, [pc, #256]	; (800a2ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a1ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a1b2:	ee07 3a90 	vmov	s15, r3
 800a1b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a1ba:	ed97 6a02 	vldr	s12, [r7, #8]
 800a1be:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800a2bc <HAL_RCC_GetSysClockFreq+0x2e4>
 800a1c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a1c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a1ca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a1ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a1d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a1d6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a1da:	e043      	b.n	800a264 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a1dc:	693b      	ldr	r3, [r7, #16]
 800a1de:	ee07 3a90 	vmov	s15, r3
 800a1e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a1e6:	eddf 6a38 	vldr	s13, [pc, #224]	; 800a2c8 <HAL_RCC_GetSysClockFreq+0x2f0>
 800a1ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a1ee:	4b2f      	ldr	r3, [pc, #188]	; (800a2ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a1f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a1f6:	ee07 3a90 	vmov	s15, r3
 800a1fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a1fe:	ed97 6a02 	vldr	s12, [r7, #8]
 800a202:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800a2bc <HAL_RCC_GetSysClockFreq+0x2e4>
 800a206:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a20a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a20e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a212:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a216:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a21a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a21e:	e021      	b.n	800a264 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a220:	693b      	ldr	r3, [r7, #16]
 800a222:	ee07 3a90 	vmov	s15, r3
 800a226:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a22a:	eddf 6a26 	vldr	s13, [pc, #152]	; 800a2c4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800a22e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a232:	4b1e      	ldr	r3, [pc, #120]	; (800a2ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a236:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a23a:	ee07 3a90 	vmov	s15, r3
 800a23e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a242:	ed97 6a02 	vldr	s12, [r7, #8]
 800a246:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800a2bc <HAL_RCC_GetSysClockFreq+0x2e4>
 800a24a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a24e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a252:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a256:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a25a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a25e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a262:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800a264:	4b11      	ldr	r3, [pc, #68]	; (800a2ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a266:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a268:	0a5b      	lsrs	r3, r3, #9
 800a26a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a26e:	3301      	adds	r3, #1
 800a270:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800a272:	683b      	ldr	r3, [r7, #0]
 800a274:	ee07 3a90 	vmov	s15, r3
 800a278:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800a27c:	edd7 6a07 	vldr	s13, [r7, #28]
 800a280:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a284:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a288:	ee17 3a90 	vmov	r3, s15
 800a28c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800a28e:	e005      	b.n	800a29c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800a290:	2300      	movs	r3, #0
 800a292:	61bb      	str	r3, [r7, #24]
      break;
 800a294:	e002      	b.n	800a29c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800a296:	4b07      	ldr	r3, [pc, #28]	; (800a2b4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800a298:	61bb      	str	r3, [r7, #24]
      break;
 800a29a:	bf00      	nop
  }

  return sysclockfreq;
 800a29c:	69bb      	ldr	r3, [r7, #24]
}
 800a29e:	4618      	mov	r0, r3
 800a2a0:	3724      	adds	r7, #36	; 0x24
 800a2a2:	46bd      	mov	sp, r7
 800a2a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a8:	4770      	bx	lr
 800a2aa:	bf00      	nop
 800a2ac:	58024400 	.word	0x58024400
 800a2b0:	03d09000 	.word	0x03d09000
 800a2b4:	003d0900 	.word	0x003d0900
 800a2b8:	00989680 	.word	0x00989680
 800a2bc:	46000000 	.word	0x46000000
 800a2c0:	4c742400 	.word	0x4c742400
 800a2c4:	4a742400 	.word	0x4a742400
 800a2c8:	4b189680 	.word	0x4b189680

0800a2cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a2cc:	b580      	push	{r7, lr}
 800a2ce:	b082      	sub	sp, #8
 800a2d0:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800a2d2:	f7ff fe81 	bl	8009fd8 <HAL_RCC_GetSysClockFreq>
 800a2d6:	4602      	mov	r2, r0
 800a2d8:	4b10      	ldr	r3, [pc, #64]	; (800a31c <HAL_RCC_GetHCLKFreq+0x50>)
 800a2da:	699b      	ldr	r3, [r3, #24]
 800a2dc:	0a1b      	lsrs	r3, r3, #8
 800a2de:	f003 030f 	and.w	r3, r3, #15
 800a2e2:	490f      	ldr	r1, [pc, #60]	; (800a320 <HAL_RCC_GetHCLKFreq+0x54>)
 800a2e4:	5ccb      	ldrb	r3, [r1, r3]
 800a2e6:	f003 031f 	and.w	r3, r3, #31
 800a2ea:	fa22 f303 	lsr.w	r3, r2, r3
 800a2ee:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a2f0:	4b0a      	ldr	r3, [pc, #40]	; (800a31c <HAL_RCC_GetHCLKFreq+0x50>)
 800a2f2:	699b      	ldr	r3, [r3, #24]
 800a2f4:	f003 030f 	and.w	r3, r3, #15
 800a2f8:	4a09      	ldr	r2, [pc, #36]	; (800a320 <HAL_RCC_GetHCLKFreq+0x54>)
 800a2fa:	5cd3      	ldrb	r3, [r2, r3]
 800a2fc:	f003 031f 	and.w	r3, r3, #31
 800a300:	687a      	ldr	r2, [r7, #4]
 800a302:	fa22 f303 	lsr.w	r3, r2, r3
 800a306:	4a07      	ldr	r2, [pc, #28]	; (800a324 <HAL_RCC_GetHCLKFreq+0x58>)
 800a308:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800a30a:	4a07      	ldr	r2, [pc, #28]	; (800a328 <HAL_RCC_GetHCLKFreq+0x5c>)
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800a310:	4b04      	ldr	r3, [pc, #16]	; (800a324 <HAL_RCC_GetHCLKFreq+0x58>)
 800a312:	681b      	ldr	r3, [r3, #0]
}
 800a314:	4618      	mov	r0, r3
 800a316:	3708      	adds	r7, #8
 800a318:	46bd      	mov	sp, r7
 800a31a:	bd80      	pop	{r7, pc}
 800a31c:	58024400 	.word	0x58024400
 800a320:	0801e858 	.word	0x0801e858
 800a324:	20000014 	.word	0x20000014
 800a328:	20000010 	.word	0x20000010

0800a32c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a32c:	b580      	push	{r7, lr}
 800a32e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800a330:	f7ff ffcc 	bl	800a2cc <HAL_RCC_GetHCLKFreq>
 800a334:	4602      	mov	r2, r0
 800a336:	4b06      	ldr	r3, [pc, #24]	; (800a350 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a338:	69db      	ldr	r3, [r3, #28]
 800a33a:	091b      	lsrs	r3, r3, #4
 800a33c:	f003 0307 	and.w	r3, r3, #7
 800a340:	4904      	ldr	r1, [pc, #16]	; (800a354 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a342:	5ccb      	ldrb	r3, [r1, r3]
 800a344:	f003 031f 	and.w	r3, r3, #31
 800a348:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800a34c:	4618      	mov	r0, r3
 800a34e:	bd80      	pop	{r7, pc}
 800a350:	58024400 	.word	0x58024400
 800a354:	0801e858 	.word	0x0801e858

0800a358 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a358:	b580      	push	{r7, lr}
 800a35a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800a35c:	f7ff ffb6 	bl	800a2cc <HAL_RCC_GetHCLKFreq>
 800a360:	4602      	mov	r2, r0
 800a362:	4b06      	ldr	r3, [pc, #24]	; (800a37c <HAL_RCC_GetPCLK2Freq+0x24>)
 800a364:	69db      	ldr	r3, [r3, #28]
 800a366:	0a1b      	lsrs	r3, r3, #8
 800a368:	f003 0307 	and.w	r3, r3, #7
 800a36c:	4904      	ldr	r1, [pc, #16]	; (800a380 <HAL_RCC_GetPCLK2Freq+0x28>)
 800a36e:	5ccb      	ldrb	r3, [r1, r3]
 800a370:	f003 031f 	and.w	r3, r3, #31
 800a374:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800a378:	4618      	mov	r0, r3
 800a37a:	bd80      	pop	{r7, pc}
 800a37c:	58024400 	.word	0x58024400
 800a380:	0801e858 	.word	0x0801e858

0800a384 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 800a384:	b580      	push	{r7, lr}
 800a386:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 800a388:	4b07      	ldr	r3, [pc, #28]	; (800a3a8 <HAL_RCC_NMI_IRQHandler+0x24>)
 800a38a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a38c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a390:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a394:	d105      	bne.n	800a3a2 <HAL_RCC_NMI_IRQHandler+0x1e>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 800a396:	f000 f809 	bl	800a3ac <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 800a39a:	4b03      	ldr	r3, [pc, #12]	; (800a3a8 <HAL_RCC_NMI_IRQHandler+0x24>)
 800a39c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a3a0:	669a      	str	r2, [r3, #104]	; 0x68
  }
}
 800a3a2:	bf00      	nop
 800a3a4:	bd80      	pop	{r7, pc}
 800a3a6:	bf00      	nop
 800a3a8:	58024400 	.word	0x58024400

0800a3ac <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 800a3ac:	b480      	push	{r7}
 800a3ae:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 800a3b0:	bf00      	nop
 800a3b2:	46bd      	mov	sp, r7
 800a3b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3b8:	4770      	bx	lr
	...

0800a3bc <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a3bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a3c0:	b0ca      	sub	sp, #296	; 0x128
 800a3c2:	af00      	add	r7, sp, #0
 800a3c4:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a3c8:	2300      	movs	r3, #0
 800a3ca:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a3ce:	2300      	movs	r3, #0
 800a3d0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800a3d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a3d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3dc:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 800a3e0:	2500      	movs	r5, #0
 800a3e2:	ea54 0305 	orrs.w	r3, r4, r5
 800a3e6:	d049      	beq.n	800a47c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800a3e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a3ec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a3ee:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a3f2:	d02f      	beq.n	800a454 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800a3f4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a3f8:	d828      	bhi.n	800a44c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800a3fa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a3fe:	d01a      	beq.n	800a436 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800a400:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a404:	d822      	bhi.n	800a44c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800a406:	2b00      	cmp	r3, #0
 800a408:	d003      	beq.n	800a412 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800a40a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a40e:	d007      	beq.n	800a420 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800a410:	e01c      	b.n	800a44c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a412:	4bb8      	ldr	r3, [pc, #736]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a414:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a416:	4ab7      	ldr	r2, [pc, #732]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a418:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a41c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a41e:	e01a      	b.n	800a456 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a420:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a424:	3308      	adds	r3, #8
 800a426:	2102      	movs	r1, #2
 800a428:	4618      	mov	r0, r3
 800a42a:	f002 fbb7 	bl	800cb9c <RCCEx_PLL2_Config>
 800a42e:	4603      	mov	r3, r0
 800a430:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a434:	e00f      	b.n	800a456 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a436:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a43a:	3328      	adds	r3, #40	; 0x28
 800a43c:	2102      	movs	r1, #2
 800a43e:	4618      	mov	r0, r3
 800a440:	f002 fc5e 	bl	800cd00 <RCCEx_PLL3_Config>
 800a444:	4603      	mov	r3, r0
 800a446:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a44a:	e004      	b.n	800a456 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a44c:	2301      	movs	r3, #1
 800a44e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800a452:	e000      	b.n	800a456 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800a454:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a456:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d10a      	bne.n	800a474 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800a45e:	4ba5      	ldr	r3, [pc, #660]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a460:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a462:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800a466:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a46a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a46c:	4aa1      	ldr	r2, [pc, #644]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a46e:	430b      	orrs	r3, r1
 800a470:	6513      	str	r3, [r2, #80]	; 0x50
 800a472:	e003      	b.n	800a47c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a474:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a478:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800a47c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a480:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a484:	f402 7880 	and.w	r8, r2, #256	; 0x100
 800a488:	f04f 0900 	mov.w	r9, #0
 800a48c:	ea58 0309 	orrs.w	r3, r8, r9
 800a490:	d047      	beq.n	800a522 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800a492:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a496:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a498:	2b04      	cmp	r3, #4
 800a49a:	d82a      	bhi.n	800a4f2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800a49c:	a201      	add	r2, pc, #4	; (adr r2, 800a4a4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800a49e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4a2:	bf00      	nop
 800a4a4:	0800a4b9 	.word	0x0800a4b9
 800a4a8:	0800a4c7 	.word	0x0800a4c7
 800a4ac:	0800a4dd 	.word	0x0800a4dd
 800a4b0:	0800a4fb 	.word	0x0800a4fb
 800a4b4:	0800a4fb 	.word	0x0800a4fb
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a4b8:	4b8e      	ldr	r3, [pc, #568]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a4ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4bc:	4a8d      	ldr	r2, [pc, #564]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a4be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a4c2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a4c4:	e01a      	b.n	800a4fc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a4c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a4ca:	3308      	adds	r3, #8
 800a4cc:	2100      	movs	r1, #0
 800a4ce:	4618      	mov	r0, r3
 800a4d0:	f002 fb64 	bl	800cb9c <RCCEx_PLL2_Config>
 800a4d4:	4603      	mov	r3, r0
 800a4d6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a4da:	e00f      	b.n	800a4fc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a4dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a4e0:	3328      	adds	r3, #40	; 0x28
 800a4e2:	2100      	movs	r1, #0
 800a4e4:	4618      	mov	r0, r3
 800a4e6:	f002 fc0b 	bl	800cd00 <RCCEx_PLL3_Config>
 800a4ea:	4603      	mov	r3, r0
 800a4ec:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a4f0:	e004      	b.n	800a4fc <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a4f2:	2301      	movs	r3, #1
 800a4f4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800a4f8:	e000      	b.n	800a4fc <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800a4fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a4fc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a500:	2b00      	cmp	r3, #0
 800a502:	d10a      	bne.n	800a51a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a504:	4b7b      	ldr	r3, [pc, #492]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a506:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a508:	f023 0107 	bic.w	r1, r3, #7
 800a50c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a510:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a512:	4a78      	ldr	r2, [pc, #480]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a514:	430b      	orrs	r3, r1
 800a516:	6513      	str	r3, [r2, #80]	; 0x50
 800a518:	e003      	b.n	800a522 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a51a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a51e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800a522:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a52a:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 800a52e:	f04f 0b00 	mov.w	fp, #0
 800a532:	ea5a 030b 	orrs.w	r3, sl, fp
 800a536:	d04c      	beq.n	800a5d2 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800a538:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a53c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a53e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a542:	d030      	beq.n	800a5a6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800a544:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a548:	d829      	bhi.n	800a59e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800a54a:	2bc0      	cmp	r3, #192	; 0xc0
 800a54c:	d02d      	beq.n	800a5aa <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800a54e:	2bc0      	cmp	r3, #192	; 0xc0
 800a550:	d825      	bhi.n	800a59e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800a552:	2b80      	cmp	r3, #128	; 0x80
 800a554:	d018      	beq.n	800a588 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800a556:	2b80      	cmp	r3, #128	; 0x80
 800a558:	d821      	bhi.n	800a59e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d002      	beq.n	800a564 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800a55e:	2b40      	cmp	r3, #64	; 0x40
 800a560:	d007      	beq.n	800a572 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800a562:	e01c      	b.n	800a59e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a564:	4b63      	ldr	r3, [pc, #396]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a568:	4a62      	ldr	r2, [pc, #392]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a56a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a56e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800a570:	e01c      	b.n	800a5ac <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a572:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a576:	3308      	adds	r3, #8
 800a578:	2100      	movs	r1, #0
 800a57a:	4618      	mov	r0, r3
 800a57c:	f002 fb0e 	bl	800cb9c <RCCEx_PLL2_Config>
 800a580:	4603      	mov	r3, r0
 800a582:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800a586:	e011      	b.n	800a5ac <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a588:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a58c:	3328      	adds	r3, #40	; 0x28
 800a58e:	2100      	movs	r1, #0
 800a590:	4618      	mov	r0, r3
 800a592:	f002 fbb5 	bl	800cd00 <RCCEx_PLL3_Config>
 800a596:	4603      	mov	r3, r0
 800a598:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800a59c:	e006      	b.n	800a5ac <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a59e:	2301      	movs	r3, #1
 800a5a0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800a5a4:	e002      	b.n	800a5ac <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800a5a6:	bf00      	nop
 800a5a8:	e000      	b.n	800a5ac <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800a5aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a5ac:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d10a      	bne.n	800a5ca <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800a5b4:	4b4f      	ldr	r3, [pc, #316]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a5b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a5b8:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 800a5bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a5c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a5c2:	4a4c      	ldr	r2, [pc, #304]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a5c4:	430b      	orrs	r3, r1
 800a5c6:	6513      	str	r3, [r2, #80]	; 0x50
 800a5c8:	e003      	b.n	800a5d2 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a5ca:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a5ce:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800a5d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a5d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5da:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 800a5de:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800a5e8:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
 800a5ec:	460b      	mov	r3, r1
 800a5ee:	4313      	orrs	r3, r2
 800a5f0:	d053      	beq.n	800a69a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800a5f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a5f6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800a5fa:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a5fe:	d035      	beq.n	800a66c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800a600:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a604:	d82e      	bhi.n	800a664 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800a606:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800a60a:	d031      	beq.n	800a670 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800a60c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800a610:	d828      	bhi.n	800a664 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800a612:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a616:	d01a      	beq.n	800a64e <HAL_RCCEx_PeriphCLKConfig+0x292>
 800a618:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a61c:	d822      	bhi.n	800a664 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d003      	beq.n	800a62a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800a622:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a626:	d007      	beq.n	800a638 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800a628:	e01c      	b.n	800a664 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a62a:	4b32      	ldr	r3, [pc, #200]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a62c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a62e:	4a31      	ldr	r2, [pc, #196]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a630:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a634:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a636:	e01c      	b.n	800a672 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a638:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a63c:	3308      	adds	r3, #8
 800a63e:	2100      	movs	r1, #0
 800a640:	4618      	mov	r0, r3
 800a642:	f002 faab 	bl	800cb9c <RCCEx_PLL2_Config>
 800a646:	4603      	mov	r3, r0
 800a648:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800a64c:	e011      	b.n	800a672 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a64e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a652:	3328      	adds	r3, #40	; 0x28
 800a654:	2100      	movs	r1, #0
 800a656:	4618      	mov	r0, r3
 800a658:	f002 fb52 	bl	800cd00 <RCCEx_PLL3_Config>
 800a65c:	4603      	mov	r3, r0
 800a65e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a662:	e006      	b.n	800a672 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800a664:	2301      	movs	r3, #1
 800a666:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800a66a:	e002      	b.n	800a672 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800a66c:	bf00      	nop
 800a66e:	e000      	b.n	800a672 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800a670:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a672:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a676:	2b00      	cmp	r3, #0
 800a678:	d10b      	bne.n	800a692 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800a67a:	4b1e      	ldr	r3, [pc, #120]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a67c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a67e:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 800a682:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a686:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800a68a:	4a1a      	ldr	r2, [pc, #104]	; (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a68c:	430b      	orrs	r3, r1
 800a68e:	6593      	str	r3, [r2, #88]	; 0x58
 800a690:	e003      	b.n	800a69a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a692:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a696:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800a69a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a69e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6a2:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 800a6a6:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800a6aa:	2300      	movs	r3, #0
 800a6ac:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800a6b0:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 800a6b4:	460b      	mov	r3, r1
 800a6b6:	4313      	orrs	r3, r2
 800a6b8:	d056      	beq.n	800a768 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800a6ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a6be:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800a6c2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a6c6:	d038      	beq.n	800a73a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800a6c8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a6cc:	d831      	bhi.n	800a732 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800a6ce:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800a6d2:	d034      	beq.n	800a73e <HAL_RCCEx_PeriphCLKConfig+0x382>
 800a6d4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800a6d8:	d82b      	bhi.n	800a732 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800a6da:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a6de:	d01d      	beq.n	800a71c <HAL_RCCEx_PeriphCLKConfig+0x360>
 800a6e0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a6e4:	d825      	bhi.n	800a732 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d006      	beq.n	800a6f8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800a6ea:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a6ee:	d00a      	beq.n	800a706 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800a6f0:	e01f      	b.n	800a732 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800a6f2:	bf00      	nop
 800a6f4:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a6f8:	4ba2      	ldr	r3, [pc, #648]	; (800a984 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a6fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6fc:	4aa1      	ldr	r2, [pc, #644]	; (800a984 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a6fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a702:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a704:	e01c      	b.n	800a740 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a706:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a70a:	3308      	adds	r3, #8
 800a70c:	2100      	movs	r1, #0
 800a70e:	4618      	mov	r0, r3
 800a710:	f002 fa44 	bl	800cb9c <RCCEx_PLL2_Config>
 800a714:	4603      	mov	r3, r0
 800a716:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800a71a:	e011      	b.n	800a740 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a71c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a720:	3328      	adds	r3, #40	; 0x28
 800a722:	2100      	movs	r1, #0
 800a724:	4618      	mov	r0, r3
 800a726:	f002 faeb 	bl	800cd00 <RCCEx_PLL3_Config>
 800a72a:	4603      	mov	r3, r0
 800a72c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a730:	e006      	b.n	800a740 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800a732:	2301      	movs	r3, #1
 800a734:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800a738:	e002      	b.n	800a740 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800a73a:	bf00      	nop
 800a73c:	e000      	b.n	800a740 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800a73e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a740:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a744:	2b00      	cmp	r3, #0
 800a746:	d10b      	bne.n	800a760 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800a748:	4b8e      	ldr	r3, [pc, #568]	; (800a984 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a74a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a74c:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 800a750:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a754:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800a758:	4a8a      	ldr	r2, [pc, #552]	; (800a984 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a75a:	430b      	orrs	r3, r1
 800a75c:	6593      	str	r3, [r2, #88]	; 0x58
 800a75e:	e003      	b.n	800a768 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a760:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a764:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800a768:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a76c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a770:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 800a774:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800a778:	2300      	movs	r3, #0
 800a77a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800a77e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 800a782:	460b      	mov	r3, r1
 800a784:	4313      	orrs	r3, r2
 800a786:	d03a      	beq.n	800a7fe <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800a788:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a78c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a78e:	2b30      	cmp	r3, #48	; 0x30
 800a790:	d01f      	beq.n	800a7d2 <HAL_RCCEx_PeriphCLKConfig+0x416>
 800a792:	2b30      	cmp	r3, #48	; 0x30
 800a794:	d819      	bhi.n	800a7ca <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800a796:	2b20      	cmp	r3, #32
 800a798:	d00c      	beq.n	800a7b4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800a79a:	2b20      	cmp	r3, #32
 800a79c:	d815      	bhi.n	800a7ca <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d019      	beq.n	800a7d6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800a7a2:	2b10      	cmp	r3, #16
 800a7a4:	d111      	bne.n	800a7ca <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a7a6:	4b77      	ldr	r3, [pc, #476]	; (800a984 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a7a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7aa:	4a76      	ldr	r2, [pc, #472]	; (800a984 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a7ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a7b0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800a7b2:	e011      	b.n	800a7d8 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a7b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a7b8:	3308      	adds	r3, #8
 800a7ba:	2102      	movs	r1, #2
 800a7bc:	4618      	mov	r0, r3
 800a7be:	f002 f9ed 	bl	800cb9c <RCCEx_PLL2_Config>
 800a7c2:	4603      	mov	r3, r0
 800a7c4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800a7c8:	e006      	b.n	800a7d8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800a7ca:	2301      	movs	r3, #1
 800a7cc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800a7d0:	e002      	b.n	800a7d8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800a7d2:	bf00      	nop
 800a7d4:	e000      	b.n	800a7d8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800a7d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a7d8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d10a      	bne.n	800a7f6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800a7e0:	4b68      	ldr	r3, [pc, #416]	; (800a984 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a7e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a7e4:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 800a7e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a7ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a7ee:	4a65      	ldr	r2, [pc, #404]	; (800a984 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a7f0:	430b      	orrs	r3, r1
 800a7f2:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a7f4:	e003      	b.n	800a7fe <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a7f6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a7fa:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800a7fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a802:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a806:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800a80a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800a80e:	2300      	movs	r3, #0
 800a810:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800a814:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 800a818:	460b      	mov	r3, r1
 800a81a:	4313      	orrs	r3, r2
 800a81c:	d051      	beq.n	800a8c2 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800a81e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a822:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a824:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a828:	d035      	beq.n	800a896 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800a82a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a82e:	d82e      	bhi.n	800a88e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800a830:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a834:	d031      	beq.n	800a89a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800a836:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a83a:	d828      	bhi.n	800a88e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800a83c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a840:	d01a      	beq.n	800a878 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800a842:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a846:	d822      	bhi.n	800a88e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d003      	beq.n	800a854 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800a84c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a850:	d007      	beq.n	800a862 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800a852:	e01c      	b.n	800a88e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a854:	4b4b      	ldr	r3, [pc, #300]	; (800a984 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a856:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a858:	4a4a      	ldr	r2, [pc, #296]	; (800a984 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a85a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a85e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800a860:	e01c      	b.n	800a89c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a862:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a866:	3308      	adds	r3, #8
 800a868:	2100      	movs	r1, #0
 800a86a:	4618      	mov	r0, r3
 800a86c:	f002 f996 	bl	800cb9c <RCCEx_PLL2_Config>
 800a870:	4603      	mov	r3, r0
 800a872:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800a876:	e011      	b.n	800a89c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a878:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a87c:	3328      	adds	r3, #40	; 0x28
 800a87e:	2100      	movs	r1, #0
 800a880:	4618      	mov	r0, r3
 800a882:	f002 fa3d 	bl	800cd00 <RCCEx_PLL3_Config>
 800a886:	4603      	mov	r3, r0
 800a888:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800a88c:	e006      	b.n	800a89c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a88e:	2301      	movs	r3, #1
 800a890:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800a894:	e002      	b.n	800a89c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800a896:	bf00      	nop
 800a898:	e000      	b.n	800a89c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800a89a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a89c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d10a      	bne.n	800a8ba <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800a8a4:	4b37      	ldr	r3, [pc, #220]	; (800a984 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a8a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a8a8:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 800a8ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a8b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a8b2:	4a34      	ldr	r2, [pc, #208]	; (800a984 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a8b4:	430b      	orrs	r3, r1
 800a8b6:	6513      	str	r3, [r2, #80]	; 0x50
 800a8b8:	e003      	b.n	800a8c2 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a8ba:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a8be:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800a8c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a8c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8ca:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 800a8ce:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a8d2:	2300      	movs	r3, #0
 800a8d4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800a8d8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 800a8dc:	460b      	mov	r3, r1
 800a8de:	4313      	orrs	r3, r2
 800a8e0:	d056      	beq.n	800a990 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800a8e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a8e6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a8e8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a8ec:	d033      	beq.n	800a956 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800a8ee:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a8f2:	d82c      	bhi.n	800a94e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800a8f4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800a8f8:	d02f      	beq.n	800a95a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800a8fa:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800a8fe:	d826      	bhi.n	800a94e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800a900:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800a904:	d02b      	beq.n	800a95e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800a906:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800a90a:	d820      	bhi.n	800a94e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800a90c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a910:	d012      	beq.n	800a938 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800a912:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a916:	d81a      	bhi.n	800a94e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d022      	beq.n	800a962 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800a91c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a920:	d115      	bne.n	800a94e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a922:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a926:	3308      	adds	r3, #8
 800a928:	2101      	movs	r1, #1
 800a92a:	4618      	mov	r0, r3
 800a92c:	f002 f936 	bl	800cb9c <RCCEx_PLL2_Config>
 800a930:	4603      	mov	r3, r0
 800a932:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800a936:	e015      	b.n	800a964 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a938:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a93c:	3328      	adds	r3, #40	; 0x28
 800a93e:	2101      	movs	r1, #1
 800a940:	4618      	mov	r0, r3
 800a942:	f002 f9dd 	bl	800cd00 <RCCEx_PLL3_Config>
 800a946:	4603      	mov	r3, r0
 800a948:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800a94c:	e00a      	b.n	800a964 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a94e:	2301      	movs	r3, #1
 800a950:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800a954:	e006      	b.n	800a964 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800a956:	bf00      	nop
 800a958:	e004      	b.n	800a964 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800a95a:	bf00      	nop
 800a95c:	e002      	b.n	800a964 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800a95e:	bf00      	nop
 800a960:	e000      	b.n	800a964 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800a962:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a964:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d10d      	bne.n	800a988 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800a96c:	4b05      	ldr	r3, [pc, #20]	; (800a984 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a96e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a970:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 800a974:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a978:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a97a:	4a02      	ldr	r2, [pc, #8]	; (800a984 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a97c:	430b      	orrs	r3, r1
 800a97e:	6513      	str	r3, [r2, #80]	; 0x50
 800a980:	e006      	b.n	800a990 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800a982:	bf00      	nop
 800a984:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a988:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a98c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800a990:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a994:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a998:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 800a99c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a9a0:	2300      	movs	r3, #0
 800a9a2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a9a6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 800a9aa:	460b      	mov	r3, r1
 800a9ac:	4313      	orrs	r3, r2
 800a9ae:	d055      	beq.n	800aa5c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800a9b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a9b4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800a9b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a9bc:	d033      	beq.n	800aa26 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800a9be:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a9c2:	d82c      	bhi.n	800aa1e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800a9c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a9c8:	d02f      	beq.n	800aa2a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800a9ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a9ce:	d826      	bhi.n	800aa1e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800a9d0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800a9d4:	d02b      	beq.n	800aa2e <HAL_RCCEx_PeriphCLKConfig+0x672>
 800a9d6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800a9da:	d820      	bhi.n	800aa1e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800a9dc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a9e0:	d012      	beq.n	800aa08 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800a9e2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a9e6:	d81a      	bhi.n	800aa1e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d022      	beq.n	800aa32 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800a9ec:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a9f0:	d115      	bne.n	800aa1e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a9f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a9f6:	3308      	adds	r3, #8
 800a9f8:	2101      	movs	r1, #1
 800a9fa:	4618      	mov	r0, r3
 800a9fc:	f002 f8ce 	bl	800cb9c <RCCEx_PLL2_Config>
 800aa00:	4603      	mov	r3, r0
 800aa02:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800aa06:	e015      	b.n	800aa34 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800aa08:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aa0c:	3328      	adds	r3, #40	; 0x28
 800aa0e:	2101      	movs	r1, #1
 800aa10:	4618      	mov	r0, r3
 800aa12:	f002 f975 	bl	800cd00 <RCCEx_PLL3_Config>
 800aa16:	4603      	mov	r3, r0
 800aa18:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800aa1c:	e00a      	b.n	800aa34 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800aa1e:	2301      	movs	r3, #1
 800aa20:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800aa24:	e006      	b.n	800aa34 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800aa26:	bf00      	nop
 800aa28:	e004      	b.n	800aa34 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800aa2a:	bf00      	nop
 800aa2c:	e002      	b.n	800aa34 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800aa2e:	bf00      	nop
 800aa30:	e000      	b.n	800aa34 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800aa32:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aa34:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d10b      	bne.n	800aa54 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800aa3c:	4ba3      	ldr	r3, [pc, #652]	; (800accc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800aa3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aa40:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800aa44:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aa48:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800aa4c:	4a9f      	ldr	r2, [pc, #636]	; (800accc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800aa4e:	430b      	orrs	r3, r1
 800aa50:	6593      	str	r3, [r2, #88]	; 0x58
 800aa52:	e003      	b.n	800aa5c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aa54:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800aa58:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800aa5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aa60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa64:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 800aa68:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800aa6c:	2300      	movs	r3, #0
 800aa6e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800aa72:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800aa76:	460b      	mov	r3, r1
 800aa78:	4313      	orrs	r3, r2
 800aa7a:	d037      	beq.n	800aaec <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800aa7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aa80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aa82:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800aa86:	d00e      	beq.n	800aaa6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800aa88:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800aa8c:	d816      	bhi.n	800aabc <HAL_RCCEx_PeriphCLKConfig+0x700>
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d018      	beq.n	800aac4 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800aa92:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800aa96:	d111      	bne.n	800aabc <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800aa98:	4b8c      	ldr	r3, [pc, #560]	; (800accc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800aa9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa9c:	4a8b      	ldr	r2, [pc, #556]	; (800accc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800aa9e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800aaa2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800aaa4:	e00f      	b.n	800aac6 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800aaa6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aaaa:	3308      	adds	r3, #8
 800aaac:	2101      	movs	r1, #1
 800aaae:	4618      	mov	r0, r3
 800aab0:	f002 f874 	bl	800cb9c <RCCEx_PLL2_Config>
 800aab4:	4603      	mov	r3, r0
 800aab6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800aaba:	e004      	b.n	800aac6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800aabc:	2301      	movs	r3, #1
 800aabe:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800aac2:	e000      	b.n	800aac6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800aac4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aac6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d10a      	bne.n	800aae4 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800aace:	4b7f      	ldr	r3, [pc, #508]	; (800accc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800aad0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aad2:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800aad6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aada:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aadc:	4a7b      	ldr	r2, [pc, #492]	; (800accc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800aade:	430b      	orrs	r3, r1
 800aae0:	6513      	str	r3, [r2, #80]	; 0x50
 800aae2:	e003      	b.n	800aaec <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aae4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800aae8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800aaec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aaf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaf4:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 800aaf8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800aafc:	2300      	movs	r3, #0
 800aafe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800ab02:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 800ab06:	460b      	mov	r3, r1
 800ab08:	4313      	orrs	r3, r2
 800ab0a:	d039      	beq.n	800ab80 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800ab0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ab10:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ab12:	2b03      	cmp	r3, #3
 800ab14:	d81c      	bhi.n	800ab50 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800ab16:	a201      	add	r2, pc, #4	; (adr r2, 800ab1c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800ab18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab1c:	0800ab59 	.word	0x0800ab59
 800ab20:	0800ab2d 	.word	0x0800ab2d
 800ab24:	0800ab3b 	.word	0x0800ab3b
 800ab28:	0800ab59 	.word	0x0800ab59
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ab2c:	4b67      	ldr	r3, [pc, #412]	; (800accc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ab2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab30:	4a66      	ldr	r2, [pc, #408]	; (800accc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ab32:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ab36:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800ab38:	e00f      	b.n	800ab5a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ab3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ab3e:	3308      	adds	r3, #8
 800ab40:	2102      	movs	r1, #2
 800ab42:	4618      	mov	r0, r3
 800ab44:	f002 f82a 	bl	800cb9c <RCCEx_PLL2_Config>
 800ab48:	4603      	mov	r3, r0
 800ab4a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800ab4e:	e004      	b.n	800ab5a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800ab50:	2301      	movs	r3, #1
 800ab52:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800ab56:	e000      	b.n	800ab5a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800ab58:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ab5a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d10a      	bne.n	800ab78 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800ab62:	4b5a      	ldr	r3, [pc, #360]	; (800accc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ab64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ab66:	f023 0103 	bic.w	r1, r3, #3
 800ab6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ab6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ab70:	4a56      	ldr	r2, [pc, #344]	; (800accc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ab72:	430b      	orrs	r3, r1
 800ab74:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ab76:	e003      	b.n	800ab80 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ab78:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ab7c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800ab80:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ab84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab88:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 800ab8c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800ab90:	2300      	movs	r3, #0
 800ab92:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800ab96:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 800ab9a:	460b      	mov	r3, r1
 800ab9c:	4313      	orrs	r3, r2
 800ab9e:	f000 809f 	beq.w	800ace0 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800aba2:	4b4b      	ldr	r3, [pc, #300]	; (800acd0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	4a4a      	ldr	r2, [pc, #296]	; (800acd0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800aba8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800abac:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800abae:	f7f8 fed5 	bl	800395c <HAL_GetTick>
 800abb2:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800abb6:	e00b      	b.n	800abd0 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800abb8:	f7f8 fed0 	bl	800395c <HAL_GetTick>
 800abbc:	4602      	mov	r2, r0
 800abbe:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800abc2:	1ad3      	subs	r3, r2, r3
 800abc4:	2b64      	cmp	r3, #100	; 0x64
 800abc6:	d903      	bls.n	800abd0 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800abc8:	2303      	movs	r3, #3
 800abca:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800abce:	e005      	b.n	800abdc <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800abd0:	4b3f      	ldr	r3, [pc, #252]	; (800acd0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d0ed      	beq.n	800abb8 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800abdc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d179      	bne.n	800acd8 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800abe4:	4b39      	ldr	r3, [pc, #228]	; (800accc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800abe6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800abe8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800abec:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800abf0:	4053      	eors	r3, r2
 800abf2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d015      	beq.n	800ac26 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800abfa:	4b34      	ldr	r3, [pc, #208]	; (800accc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800abfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800abfe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ac02:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800ac06:	4b31      	ldr	r3, [pc, #196]	; (800accc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ac08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ac0a:	4a30      	ldr	r2, [pc, #192]	; (800accc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ac0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ac10:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800ac12:	4b2e      	ldr	r3, [pc, #184]	; (800accc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ac14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ac16:	4a2d      	ldr	r2, [pc, #180]	; (800accc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ac18:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ac1c:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800ac1e:	4a2b      	ldr	r2, [pc, #172]	; (800accc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ac20:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800ac24:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800ac26:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ac2a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800ac2e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ac32:	d118      	bne.n	800ac66 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ac34:	f7f8 fe92 	bl	800395c <HAL_GetTick>
 800ac38:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ac3c:	e00d      	b.n	800ac5a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ac3e:	f7f8 fe8d 	bl	800395c <HAL_GetTick>
 800ac42:	4602      	mov	r2, r0
 800ac44:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800ac48:	1ad2      	subs	r2, r2, r3
 800ac4a:	f241 3388 	movw	r3, #5000	; 0x1388
 800ac4e:	429a      	cmp	r2, r3
 800ac50:	d903      	bls.n	800ac5a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800ac52:	2303      	movs	r3, #3
 800ac54:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
            break;
 800ac58:	e005      	b.n	800ac66 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ac5a:	4b1c      	ldr	r3, [pc, #112]	; (800accc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ac5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ac5e:	f003 0302 	and.w	r3, r3, #2
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d0eb      	beq.n	800ac3e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800ac66:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d129      	bne.n	800acc2 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800ac6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ac72:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800ac76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ac7a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ac7e:	d10e      	bne.n	800ac9e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800ac80:	4b12      	ldr	r3, [pc, #72]	; (800accc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ac82:	691b      	ldr	r3, [r3, #16]
 800ac84:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 800ac88:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ac8c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800ac90:	091a      	lsrs	r2, r3, #4
 800ac92:	4b10      	ldr	r3, [pc, #64]	; (800acd4 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800ac94:	4013      	ands	r3, r2
 800ac96:	4a0d      	ldr	r2, [pc, #52]	; (800accc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ac98:	430b      	orrs	r3, r1
 800ac9a:	6113      	str	r3, [r2, #16]
 800ac9c:	e005      	b.n	800acaa <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800ac9e:	4b0b      	ldr	r3, [pc, #44]	; (800accc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800aca0:	691b      	ldr	r3, [r3, #16]
 800aca2:	4a0a      	ldr	r2, [pc, #40]	; (800accc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800aca4:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800aca8:	6113      	str	r3, [r2, #16]
 800acaa:	4b08      	ldr	r3, [pc, #32]	; (800accc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800acac:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800acae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800acb2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800acb6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800acba:	4a04      	ldr	r2, [pc, #16]	; (800accc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800acbc:	430b      	orrs	r3, r1
 800acbe:	6713      	str	r3, [r2, #112]	; 0x70
 800acc0:	e00e      	b.n	800ace0 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800acc2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800acc6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 800acca:	e009      	b.n	800ace0 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800accc:	58024400 	.word	0x58024400
 800acd0:	58024800 	.word	0x58024800
 800acd4:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800acd8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800acdc:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800ace0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ace4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ace8:	f002 0301 	and.w	r3, r2, #1
 800acec:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800acf0:	2300      	movs	r3, #0
 800acf2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800acf6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800acfa:	460b      	mov	r3, r1
 800acfc:	4313      	orrs	r3, r2
 800acfe:	f000 8089 	beq.w	800ae14 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800ad02:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ad06:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ad08:	2b28      	cmp	r3, #40	; 0x28
 800ad0a:	d86b      	bhi.n	800ade4 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800ad0c:	a201      	add	r2, pc, #4	; (adr r2, 800ad14 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800ad0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad12:	bf00      	nop
 800ad14:	0800aded 	.word	0x0800aded
 800ad18:	0800ade5 	.word	0x0800ade5
 800ad1c:	0800ade5 	.word	0x0800ade5
 800ad20:	0800ade5 	.word	0x0800ade5
 800ad24:	0800ade5 	.word	0x0800ade5
 800ad28:	0800ade5 	.word	0x0800ade5
 800ad2c:	0800ade5 	.word	0x0800ade5
 800ad30:	0800ade5 	.word	0x0800ade5
 800ad34:	0800adb9 	.word	0x0800adb9
 800ad38:	0800ade5 	.word	0x0800ade5
 800ad3c:	0800ade5 	.word	0x0800ade5
 800ad40:	0800ade5 	.word	0x0800ade5
 800ad44:	0800ade5 	.word	0x0800ade5
 800ad48:	0800ade5 	.word	0x0800ade5
 800ad4c:	0800ade5 	.word	0x0800ade5
 800ad50:	0800ade5 	.word	0x0800ade5
 800ad54:	0800adcf 	.word	0x0800adcf
 800ad58:	0800ade5 	.word	0x0800ade5
 800ad5c:	0800ade5 	.word	0x0800ade5
 800ad60:	0800ade5 	.word	0x0800ade5
 800ad64:	0800ade5 	.word	0x0800ade5
 800ad68:	0800ade5 	.word	0x0800ade5
 800ad6c:	0800ade5 	.word	0x0800ade5
 800ad70:	0800ade5 	.word	0x0800ade5
 800ad74:	0800aded 	.word	0x0800aded
 800ad78:	0800ade5 	.word	0x0800ade5
 800ad7c:	0800ade5 	.word	0x0800ade5
 800ad80:	0800ade5 	.word	0x0800ade5
 800ad84:	0800ade5 	.word	0x0800ade5
 800ad88:	0800ade5 	.word	0x0800ade5
 800ad8c:	0800ade5 	.word	0x0800ade5
 800ad90:	0800ade5 	.word	0x0800ade5
 800ad94:	0800aded 	.word	0x0800aded
 800ad98:	0800ade5 	.word	0x0800ade5
 800ad9c:	0800ade5 	.word	0x0800ade5
 800ada0:	0800ade5 	.word	0x0800ade5
 800ada4:	0800ade5 	.word	0x0800ade5
 800ada8:	0800ade5 	.word	0x0800ade5
 800adac:	0800ade5 	.word	0x0800ade5
 800adb0:	0800ade5 	.word	0x0800ade5
 800adb4:	0800aded 	.word	0x0800aded
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800adb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800adbc:	3308      	adds	r3, #8
 800adbe:	2101      	movs	r1, #1
 800adc0:	4618      	mov	r0, r3
 800adc2:	f001 feeb 	bl	800cb9c <RCCEx_PLL2_Config>
 800adc6:	4603      	mov	r3, r0
 800adc8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800adcc:	e00f      	b.n	800adee <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800adce:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800add2:	3328      	adds	r3, #40	; 0x28
 800add4:	2101      	movs	r1, #1
 800add6:	4618      	mov	r0, r3
 800add8:	f001 ff92 	bl	800cd00 <RCCEx_PLL3_Config>
 800addc:	4603      	mov	r3, r0
 800adde:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800ade2:	e004      	b.n	800adee <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ade4:	2301      	movs	r3, #1
 800ade6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800adea:	e000      	b.n	800adee <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800adec:	bf00      	nop
    }

    if (ret == HAL_OK)
 800adee:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d10a      	bne.n	800ae0c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800adf6:	4bbf      	ldr	r3, [pc, #764]	; (800b0f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800adf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800adfa:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 800adfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ae02:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ae04:	4abb      	ldr	r2, [pc, #748]	; (800b0f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800ae06:	430b      	orrs	r3, r1
 800ae08:	6553      	str	r3, [r2, #84]	; 0x54
 800ae0a:	e003      	b.n	800ae14 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ae0c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ae10:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800ae14:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ae18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae1c:	f002 0302 	and.w	r3, r2, #2
 800ae20:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800ae24:	2300      	movs	r3, #0
 800ae26:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800ae2a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 800ae2e:	460b      	mov	r3, r1
 800ae30:	4313      	orrs	r3, r2
 800ae32:	d041      	beq.n	800aeb8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800ae34:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ae38:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ae3a:	2b05      	cmp	r3, #5
 800ae3c:	d824      	bhi.n	800ae88 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800ae3e:	a201      	add	r2, pc, #4	; (adr r2, 800ae44 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800ae40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae44:	0800ae91 	.word	0x0800ae91
 800ae48:	0800ae5d 	.word	0x0800ae5d
 800ae4c:	0800ae73 	.word	0x0800ae73
 800ae50:	0800ae91 	.word	0x0800ae91
 800ae54:	0800ae91 	.word	0x0800ae91
 800ae58:	0800ae91 	.word	0x0800ae91
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ae5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ae60:	3308      	adds	r3, #8
 800ae62:	2101      	movs	r1, #1
 800ae64:	4618      	mov	r0, r3
 800ae66:	f001 fe99 	bl	800cb9c <RCCEx_PLL2_Config>
 800ae6a:	4603      	mov	r3, r0
 800ae6c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800ae70:	e00f      	b.n	800ae92 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ae72:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ae76:	3328      	adds	r3, #40	; 0x28
 800ae78:	2101      	movs	r1, #1
 800ae7a:	4618      	mov	r0, r3
 800ae7c:	f001 ff40 	bl	800cd00 <RCCEx_PLL3_Config>
 800ae80:	4603      	mov	r3, r0
 800ae82:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800ae86:	e004      	b.n	800ae92 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ae88:	2301      	movs	r3, #1
 800ae8a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800ae8e:	e000      	b.n	800ae92 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800ae90:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ae92:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d10a      	bne.n	800aeb0 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800ae9a:	4b96      	ldr	r3, [pc, #600]	; (800b0f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800ae9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ae9e:	f023 0107 	bic.w	r1, r3, #7
 800aea2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aea6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800aea8:	4a92      	ldr	r2, [pc, #584]	; (800b0f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800aeaa:	430b      	orrs	r3, r1
 800aeac:	6553      	str	r3, [r2, #84]	; 0x54
 800aeae:	e003      	b.n	800aeb8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aeb0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800aeb4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800aeb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aec0:	f002 0304 	and.w	r3, r2, #4
 800aec4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800aec8:	2300      	movs	r3, #0
 800aeca:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800aece:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 800aed2:	460b      	mov	r3, r1
 800aed4:	4313      	orrs	r3, r2
 800aed6:	d044      	beq.n	800af62 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800aed8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aedc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800aee0:	2b05      	cmp	r3, #5
 800aee2:	d825      	bhi.n	800af30 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800aee4:	a201      	add	r2, pc, #4	; (adr r2, 800aeec <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800aee6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aeea:	bf00      	nop
 800aeec:	0800af39 	.word	0x0800af39
 800aef0:	0800af05 	.word	0x0800af05
 800aef4:	0800af1b 	.word	0x0800af1b
 800aef8:	0800af39 	.word	0x0800af39
 800aefc:	0800af39 	.word	0x0800af39
 800af00:	0800af39 	.word	0x0800af39
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800af04:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800af08:	3308      	adds	r3, #8
 800af0a:	2101      	movs	r1, #1
 800af0c:	4618      	mov	r0, r3
 800af0e:	f001 fe45 	bl	800cb9c <RCCEx_PLL2_Config>
 800af12:	4603      	mov	r3, r0
 800af14:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800af18:	e00f      	b.n	800af3a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800af1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800af1e:	3328      	adds	r3, #40	; 0x28
 800af20:	2101      	movs	r1, #1
 800af22:	4618      	mov	r0, r3
 800af24:	f001 feec 	bl	800cd00 <RCCEx_PLL3_Config>
 800af28:	4603      	mov	r3, r0
 800af2a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800af2e:	e004      	b.n	800af3a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800af30:	2301      	movs	r3, #1
 800af32:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800af36:	e000      	b.n	800af3a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800af38:	bf00      	nop
    }

    if (ret == HAL_OK)
 800af3a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800af3e:	2b00      	cmp	r3, #0
 800af40:	d10b      	bne.n	800af5a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800af42:	4b6c      	ldr	r3, [pc, #432]	; (800b0f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800af44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800af46:	f023 0107 	bic.w	r1, r3, #7
 800af4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800af4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800af52:	4a68      	ldr	r2, [pc, #416]	; (800b0f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800af54:	430b      	orrs	r3, r1
 800af56:	6593      	str	r3, [r2, #88]	; 0x58
 800af58:	e003      	b.n	800af62 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800af5a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800af5e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800af62:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800af66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af6a:	f002 0320 	and.w	r3, r2, #32
 800af6e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800af72:	2300      	movs	r3, #0
 800af74:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800af78:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800af7c:	460b      	mov	r3, r1
 800af7e:	4313      	orrs	r3, r2
 800af80:	d055      	beq.n	800b02e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800af82:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800af86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800af8a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800af8e:	d033      	beq.n	800aff8 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800af90:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800af94:	d82c      	bhi.n	800aff0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800af96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800af9a:	d02f      	beq.n	800affc <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800af9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800afa0:	d826      	bhi.n	800aff0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800afa2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800afa6:	d02b      	beq.n	800b000 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800afa8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800afac:	d820      	bhi.n	800aff0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800afae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800afb2:	d012      	beq.n	800afda <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800afb4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800afb8:	d81a      	bhi.n	800aff0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d022      	beq.n	800b004 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800afbe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800afc2:	d115      	bne.n	800aff0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800afc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800afc8:	3308      	adds	r3, #8
 800afca:	2100      	movs	r1, #0
 800afcc:	4618      	mov	r0, r3
 800afce:	f001 fde5 	bl	800cb9c <RCCEx_PLL2_Config>
 800afd2:	4603      	mov	r3, r0
 800afd4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800afd8:	e015      	b.n	800b006 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800afda:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800afde:	3328      	adds	r3, #40	; 0x28
 800afe0:	2102      	movs	r1, #2
 800afe2:	4618      	mov	r0, r3
 800afe4:	f001 fe8c 	bl	800cd00 <RCCEx_PLL3_Config>
 800afe8:	4603      	mov	r3, r0
 800afea:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800afee:	e00a      	b.n	800b006 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800aff0:	2301      	movs	r3, #1
 800aff2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800aff6:	e006      	b.n	800b006 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800aff8:	bf00      	nop
 800affa:	e004      	b.n	800b006 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800affc:	bf00      	nop
 800affe:	e002      	b.n	800b006 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800b000:	bf00      	nop
 800b002:	e000      	b.n	800b006 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800b004:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b006:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d10b      	bne.n	800b026 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b00e:	4b39      	ldr	r3, [pc, #228]	; (800b0f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b010:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b012:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800b016:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b01a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b01e:	4a35      	ldr	r2, [pc, #212]	; (800b0f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b020:	430b      	orrs	r3, r1
 800b022:	6553      	str	r3, [r2, #84]	; 0x54
 800b024:	e003      	b.n	800b02e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b026:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b02a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800b02e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b032:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b036:	f002 0340 	and.w	r3, r2, #64	; 0x40
 800b03a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800b03e:	2300      	movs	r3, #0
 800b040:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800b044:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 800b048:	460b      	mov	r3, r1
 800b04a:	4313      	orrs	r3, r2
 800b04c:	d058      	beq.n	800b100 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800b04e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b052:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b056:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800b05a:	d033      	beq.n	800b0c4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800b05c:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800b060:	d82c      	bhi.n	800b0bc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800b062:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b066:	d02f      	beq.n	800b0c8 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800b068:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b06c:	d826      	bhi.n	800b0bc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800b06e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b072:	d02b      	beq.n	800b0cc <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800b074:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b078:	d820      	bhi.n	800b0bc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800b07a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b07e:	d012      	beq.n	800b0a6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800b080:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b084:	d81a      	bhi.n	800b0bc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800b086:	2b00      	cmp	r3, #0
 800b088:	d022      	beq.n	800b0d0 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800b08a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b08e:	d115      	bne.n	800b0bc <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b090:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b094:	3308      	adds	r3, #8
 800b096:	2100      	movs	r1, #0
 800b098:	4618      	mov	r0, r3
 800b09a:	f001 fd7f 	bl	800cb9c <RCCEx_PLL2_Config>
 800b09e:	4603      	mov	r3, r0
 800b0a0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800b0a4:	e015      	b.n	800b0d2 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b0a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b0aa:	3328      	adds	r3, #40	; 0x28
 800b0ac:	2102      	movs	r1, #2
 800b0ae:	4618      	mov	r0, r3
 800b0b0:	f001 fe26 	bl	800cd00 <RCCEx_PLL3_Config>
 800b0b4:	4603      	mov	r3, r0
 800b0b6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800b0ba:	e00a      	b.n	800b0d2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b0bc:	2301      	movs	r3, #1
 800b0be:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b0c2:	e006      	b.n	800b0d2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800b0c4:	bf00      	nop
 800b0c6:	e004      	b.n	800b0d2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800b0c8:	bf00      	nop
 800b0ca:	e002      	b.n	800b0d2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800b0cc:	bf00      	nop
 800b0ce:	e000      	b.n	800b0d2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800b0d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b0d2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d10e      	bne.n	800b0f8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b0da:	4b06      	ldr	r3, [pc, #24]	; (800b0f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b0dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b0de:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 800b0e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b0e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b0ea:	4a02      	ldr	r2, [pc, #8]	; (800b0f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b0ec:	430b      	orrs	r3, r1
 800b0ee:	6593      	str	r3, [r2, #88]	; 0x58
 800b0f0:	e006      	b.n	800b100 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800b0f2:	bf00      	nop
 800b0f4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b0f8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b0fc:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800b100:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b104:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b108:	f002 0380 	and.w	r3, r2, #128	; 0x80
 800b10c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800b110:	2300      	movs	r3, #0
 800b112:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b116:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 800b11a:	460b      	mov	r3, r1
 800b11c:	4313      	orrs	r3, r2
 800b11e:	d055      	beq.n	800b1cc <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800b120:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b124:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800b128:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800b12c:	d033      	beq.n	800b196 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800b12e:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800b132:	d82c      	bhi.n	800b18e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800b134:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b138:	d02f      	beq.n	800b19a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800b13a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b13e:	d826      	bhi.n	800b18e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800b140:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800b144:	d02b      	beq.n	800b19e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800b146:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800b14a:	d820      	bhi.n	800b18e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800b14c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b150:	d012      	beq.n	800b178 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800b152:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b156:	d81a      	bhi.n	800b18e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d022      	beq.n	800b1a2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800b15c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b160:	d115      	bne.n	800b18e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b162:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b166:	3308      	adds	r3, #8
 800b168:	2100      	movs	r1, #0
 800b16a:	4618      	mov	r0, r3
 800b16c:	f001 fd16 	bl	800cb9c <RCCEx_PLL2_Config>
 800b170:	4603      	mov	r3, r0
 800b172:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800b176:	e015      	b.n	800b1a4 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b178:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b17c:	3328      	adds	r3, #40	; 0x28
 800b17e:	2102      	movs	r1, #2
 800b180:	4618      	mov	r0, r3
 800b182:	f001 fdbd 	bl	800cd00 <RCCEx_PLL3_Config>
 800b186:	4603      	mov	r3, r0
 800b188:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800b18c:	e00a      	b.n	800b1a4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b18e:	2301      	movs	r3, #1
 800b190:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b194:	e006      	b.n	800b1a4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800b196:	bf00      	nop
 800b198:	e004      	b.n	800b1a4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800b19a:	bf00      	nop
 800b19c:	e002      	b.n	800b1a4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800b19e:	bf00      	nop
 800b1a0:	e000      	b.n	800b1a4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800b1a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b1a4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d10b      	bne.n	800b1c4 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800b1ac:	4ba1      	ldr	r3, [pc, #644]	; (800b434 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b1ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b1b0:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 800b1b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b1b8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800b1bc:	4a9d      	ldr	r2, [pc, #628]	; (800b434 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b1be:	430b      	orrs	r3, r1
 800b1c0:	6593      	str	r3, [r2, #88]	; 0x58
 800b1c2:	e003      	b.n	800b1cc <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b1c4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b1c8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800b1cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b1d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1d4:	f002 0308 	and.w	r3, r2, #8
 800b1d8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800b1dc:	2300      	movs	r3, #0
 800b1de:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800b1e2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 800b1e6:	460b      	mov	r3, r1
 800b1e8:	4313      	orrs	r3, r2
 800b1ea:	d01e      	beq.n	800b22a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800b1ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b1f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b1f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b1f8:	d10c      	bne.n	800b214 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b1fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b1fe:	3328      	adds	r3, #40	; 0x28
 800b200:	2102      	movs	r1, #2
 800b202:	4618      	mov	r0, r3
 800b204:	f001 fd7c 	bl	800cd00 <RCCEx_PLL3_Config>
 800b208:	4603      	mov	r3, r0
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d002      	beq.n	800b214 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800b20e:	2301      	movs	r3, #1
 800b210:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800b214:	4b87      	ldr	r3, [pc, #540]	; (800b434 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b216:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b218:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800b21c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b220:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b224:	4a83      	ldr	r2, [pc, #524]	; (800b434 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b226:	430b      	orrs	r3, r1
 800b228:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b22a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b22e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b232:	f002 0310 	and.w	r3, r2, #16
 800b236:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800b23a:	2300      	movs	r3, #0
 800b23c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800b240:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 800b244:	460b      	mov	r3, r1
 800b246:	4313      	orrs	r3, r2
 800b248:	d01e      	beq.n	800b288 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800b24a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b24e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b252:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b256:	d10c      	bne.n	800b272 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b258:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b25c:	3328      	adds	r3, #40	; 0x28
 800b25e:	2102      	movs	r1, #2
 800b260:	4618      	mov	r0, r3
 800b262:	f001 fd4d 	bl	800cd00 <RCCEx_PLL3_Config>
 800b266:	4603      	mov	r3, r0
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d002      	beq.n	800b272 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800b26c:	2301      	movs	r3, #1
 800b26e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b272:	4b70      	ldr	r3, [pc, #448]	; (800b434 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b274:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b276:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800b27a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b27e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b282:	4a6c      	ldr	r2, [pc, #432]	; (800b434 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b284:	430b      	orrs	r3, r1
 800b286:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b288:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b28c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b290:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 800b294:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800b298:	2300      	movs	r3, #0
 800b29a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b29e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 800b2a2:	460b      	mov	r3, r1
 800b2a4:	4313      	orrs	r3, r2
 800b2a6:	d03e      	beq.n	800b326 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800b2a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b2ac:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800b2b0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b2b4:	d022      	beq.n	800b2fc <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800b2b6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b2ba:	d81b      	bhi.n	800b2f4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d003      	beq.n	800b2c8 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800b2c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b2c4:	d00b      	beq.n	800b2de <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800b2c6:	e015      	b.n	800b2f4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b2c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b2cc:	3308      	adds	r3, #8
 800b2ce:	2100      	movs	r1, #0
 800b2d0:	4618      	mov	r0, r3
 800b2d2:	f001 fc63 	bl	800cb9c <RCCEx_PLL2_Config>
 800b2d6:	4603      	mov	r3, r0
 800b2d8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800b2dc:	e00f      	b.n	800b2fe <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b2de:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b2e2:	3328      	adds	r3, #40	; 0x28
 800b2e4:	2102      	movs	r1, #2
 800b2e6:	4618      	mov	r0, r3
 800b2e8:	f001 fd0a 	bl	800cd00 <RCCEx_PLL3_Config>
 800b2ec:	4603      	mov	r3, r0
 800b2ee:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800b2f2:	e004      	b.n	800b2fe <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b2f4:	2301      	movs	r3, #1
 800b2f6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b2fa:	e000      	b.n	800b2fe <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800b2fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b2fe:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b302:	2b00      	cmp	r3, #0
 800b304:	d10b      	bne.n	800b31e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b306:	4b4b      	ldr	r3, [pc, #300]	; (800b434 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b308:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b30a:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800b30e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b312:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800b316:	4a47      	ldr	r2, [pc, #284]	; (800b434 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b318:	430b      	orrs	r3, r1
 800b31a:	6593      	str	r3, [r2, #88]	; 0x58
 800b31c:	e003      	b.n	800b326 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b31e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b322:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800b326:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b32a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b32e:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 800b332:	67bb      	str	r3, [r7, #120]	; 0x78
 800b334:	2300      	movs	r3, #0
 800b336:	67fb      	str	r3, [r7, #124]	; 0x7c
 800b338:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 800b33c:	460b      	mov	r3, r1
 800b33e:	4313      	orrs	r3, r2
 800b340:	d03b      	beq.n	800b3ba <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800b342:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b346:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b34a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b34e:	d01f      	beq.n	800b390 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800b350:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b354:	d818      	bhi.n	800b388 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800b356:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b35a:	d003      	beq.n	800b364 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800b35c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b360:	d007      	beq.n	800b372 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800b362:	e011      	b.n	800b388 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b364:	4b33      	ldr	r3, [pc, #204]	; (800b434 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b366:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b368:	4a32      	ldr	r2, [pc, #200]	; (800b434 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b36a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b36e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800b370:	e00f      	b.n	800b392 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b372:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b376:	3328      	adds	r3, #40	; 0x28
 800b378:	2101      	movs	r1, #1
 800b37a:	4618      	mov	r0, r3
 800b37c:	f001 fcc0 	bl	800cd00 <RCCEx_PLL3_Config>
 800b380:	4603      	mov	r3, r0
 800b382:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800b386:	e004      	b.n	800b392 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b388:	2301      	movs	r3, #1
 800b38a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b38e:	e000      	b.n	800b392 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800b390:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b392:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b396:	2b00      	cmp	r3, #0
 800b398:	d10b      	bne.n	800b3b2 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b39a:	4b26      	ldr	r3, [pc, #152]	; (800b434 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b39c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b39e:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800b3a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b3a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b3aa:	4a22      	ldr	r2, [pc, #136]	; (800b434 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b3ac:	430b      	orrs	r3, r1
 800b3ae:	6553      	str	r3, [r2, #84]	; 0x54
 800b3b0:	e003      	b.n	800b3ba <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b3b2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b3b6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800b3ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b3be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3c2:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 800b3c6:	673b      	str	r3, [r7, #112]	; 0x70
 800b3c8:	2300      	movs	r3, #0
 800b3ca:	677b      	str	r3, [r7, #116]	; 0x74
 800b3cc:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 800b3d0:	460b      	mov	r3, r1
 800b3d2:	4313      	orrs	r3, r2
 800b3d4:	d034      	beq.n	800b440 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800b3d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b3da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	d003      	beq.n	800b3e8 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800b3e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b3e4:	d007      	beq.n	800b3f6 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800b3e6:	e011      	b.n	800b40c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b3e8:	4b12      	ldr	r3, [pc, #72]	; (800b434 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b3ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3ec:	4a11      	ldr	r2, [pc, #68]	; (800b434 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b3ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b3f2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800b3f4:	e00e      	b.n	800b414 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b3f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b3fa:	3308      	adds	r3, #8
 800b3fc:	2102      	movs	r1, #2
 800b3fe:	4618      	mov	r0, r3
 800b400:	f001 fbcc 	bl	800cb9c <RCCEx_PLL2_Config>
 800b404:	4603      	mov	r3, r0
 800b406:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800b40a:	e003      	b.n	800b414 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800b40c:	2301      	movs	r3, #1
 800b40e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b412:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b414:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d10d      	bne.n	800b438 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800b41c:	4b05      	ldr	r3, [pc, #20]	; (800b434 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b41e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b420:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800b424:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b428:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b42a:	4a02      	ldr	r2, [pc, #8]	; (800b434 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b42c:	430b      	orrs	r3, r1
 800b42e:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b430:	e006      	b.n	800b440 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800b432:	bf00      	nop
 800b434:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b438:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b43c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800b440:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b444:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b448:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 800b44c:	66bb      	str	r3, [r7, #104]	; 0x68
 800b44e:	2300      	movs	r3, #0
 800b450:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b452:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 800b456:	460b      	mov	r3, r1
 800b458:	4313      	orrs	r3, r2
 800b45a:	d00c      	beq.n	800b476 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b45c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b460:	3328      	adds	r3, #40	; 0x28
 800b462:	2102      	movs	r1, #2
 800b464:	4618      	mov	r0, r3
 800b466:	f001 fc4b 	bl	800cd00 <RCCEx_PLL3_Config>
 800b46a:	4603      	mov	r3, r0
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	d002      	beq.n	800b476 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800b470:	2301      	movs	r3, #1
 800b472:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800b476:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b47a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b47e:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 800b482:	663b      	str	r3, [r7, #96]	; 0x60
 800b484:	2300      	movs	r3, #0
 800b486:	667b      	str	r3, [r7, #100]	; 0x64
 800b488:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 800b48c:	460b      	mov	r3, r1
 800b48e:	4313      	orrs	r3, r2
 800b490:	d038      	beq.n	800b504 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800b492:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b496:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b49a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b49e:	d018      	beq.n	800b4d2 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800b4a0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b4a4:	d811      	bhi.n	800b4ca <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800b4a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b4aa:	d014      	beq.n	800b4d6 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800b4ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b4b0:	d80b      	bhi.n	800b4ca <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d011      	beq.n	800b4da <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800b4b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b4ba:	d106      	bne.n	800b4ca <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b4bc:	4bc3      	ldr	r3, [pc, #780]	; (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b4be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b4c0:	4ac2      	ldr	r2, [pc, #776]	; (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b4c2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b4c6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800b4c8:	e008      	b.n	800b4dc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b4ca:	2301      	movs	r3, #1
 800b4cc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b4d0:	e004      	b.n	800b4dc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800b4d2:	bf00      	nop
 800b4d4:	e002      	b.n	800b4dc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800b4d6:	bf00      	nop
 800b4d8:	e000      	b.n	800b4dc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800b4da:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b4dc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d10b      	bne.n	800b4fc <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b4e4:	4bb9      	ldr	r3, [pc, #740]	; (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b4e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b4e8:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800b4ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b4f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b4f4:	4ab5      	ldr	r2, [pc, #724]	; (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b4f6:	430b      	orrs	r3, r1
 800b4f8:	6553      	str	r3, [r2, #84]	; 0x54
 800b4fa:	e003      	b.n	800b504 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b4fc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b500:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800b504:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b50c:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 800b510:	65bb      	str	r3, [r7, #88]	; 0x58
 800b512:	2300      	movs	r3, #0
 800b514:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b516:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 800b51a:	460b      	mov	r3, r1
 800b51c:	4313      	orrs	r3, r2
 800b51e:	d009      	beq.n	800b534 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800b520:	4baa      	ldr	r3, [pc, #680]	; (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b522:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b524:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800b528:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b52c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b52e:	4aa7      	ldr	r2, [pc, #668]	; (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b530:	430b      	orrs	r3, r1
 800b532:	6513      	str	r3, [r2, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800b534:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b53c:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 800b540:	653b      	str	r3, [r7, #80]	; 0x50
 800b542:	2300      	movs	r3, #0
 800b544:	657b      	str	r3, [r7, #84]	; 0x54
 800b546:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800b54a:	460b      	mov	r3, r1
 800b54c:	4313      	orrs	r3, r2
 800b54e:	d00a      	beq.n	800b566 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800b550:	4b9e      	ldr	r3, [pc, #632]	; (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b552:	691b      	ldr	r3, [r3, #16]
 800b554:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 800b558:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b55c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800b560:	4a9a      	ldr	r2, [pc, #616]	; (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b562:	430b      	orrs	r3, r1
 800b564:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800b566:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b56a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b56e:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 800b572:	64bb      	str	r3, [r7, #72]	; 0x48
 800b574:	2300      	movs	r3, #0
 800b576:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b578:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 800b57c:	460b      	mov	r3, r1
 800b57e:	4313      	orrs	r3, r2
 800b580:	d009      	beq.n	800b596 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800b582:	4b92      	ldr	r3, [pc, #584]	; (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b584:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b586:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 800b58a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b58e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b590:	4a8e      	ldr	r2, [pc, #568]	; (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b592:	430b      	orrs	r3, r1
 800b594:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800b596:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b59a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b59e:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 800b5a2:	643b      	str	r3, [r7, #64]	; 0x40
 800b5a4:	2300      	movs	r3, #0
 800b5a6:	647b      	str	r3, [r7, #68]	; 0x44
 800b5a8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 800b5ac:	460b      	mov	r3, r1
 800b5ae:	4313      	orrs	r3, r2
 800b5b0:	d00e      	beq.n	800b5d0 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800b5b2:	4b86      	ldr	r3, [pc, #536]	; (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b5b4:	691b      	ldr	r3, [r3, #16]
 800b5b6:	4a85      	ldr	r2, [pc, #532]	; (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b5b8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b5bc:	6113      	str	r3, [r2, #16]
 800b5be:	4b83      	ldr	r3, [pc, #524]	; (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b5c0:	6919      	ldr	r1, [r3, #16]
 800b5c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b5c6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800b5ca:	4a80      	ldr	r2, [pc, #512]	; (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b5cc:	430b      	orrs	r3, r1
 800b5ce:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800b5d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b5d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5d8:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 800b5dc:	63bb      	str	r3, [r7, #56]	; 0x38
 800b5de:	2300      	movs	r3, #0
 800b5e0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b5e2:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 800b5e6:	460b      	mov	r3, r1
 800b5e8:	4313      	orrs	r3, r2
 800b5ea:	d009      	beq.n	800b600 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800b5ec:	4b77      	ldr	r3, [pc, #476]	; (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b5ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b5f0:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800b5f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b5f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b5fa:	4a74      	ldr	r2, [pc, #464]	; (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b5fc:	430b      	orrs	r3, r1
 800b5fe:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800b600:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b604:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b608:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 800b60c:	633b      	str	r3, [r7, #48]	; 0x30
 800b60e:	2300      	movs	r3, #0
 800b610:	637b      	str	r3, [r7, #52]	; 0x34
 800b612:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 800b616:	460b      	mov	r3, r1
 800b618:	4313      	orrs	r3, r2
 800b61a:	d00a      	beq.n	800b632 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800b61c:	4b6b      	ldr	r3, [pc, #428]	; (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b61e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b620:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 800b624:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b628:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b62c:	4a67      	ldr	r2, [pc, #412]	; (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b62e:	430b      	orrs	r3, r1
 800b630:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800b632:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b63a:	2100      	movs	r1, #0
 800b63c:	62b9      	str	r1, [r7, #40]	; 0x28
 800b63e:	f003 0301 	and.w	r3, r3, #1
 800b642:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b644:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 800b648:	460b      	mov	r3, r1
 800b64a:	4313      	orrs	r3, r2
 800b64c:	d011      	beq.n	800b672 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b64e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b652:	3308      	adds	r3, #8
 800b654:	2100      	movs	r1, #0
 800b656:	4618      	mov	r0, r3
 800b658:	f001 faa0 	bl	800cb9c <RCCEx_PLL2_Config>
 800b65c:	4603      	mov	r3, r0
 800b65e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800b662:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b666:	2b00      	cmp	r3, #0
 800b668:	d003      	beq.n	800b672 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b66a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b66e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800b672:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b67a:	2100      	movs	r1, #0
 800b67c:	6239      	str	r1, [r7, #32]
 800b67e:	f003 0302 	and.w	r3, r3, #2
 800b682:	627b      	str	r3, [r7, #36]	; 0x24
 800b684:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800b688:	460b      	mov	r3, r1
 800b68a:	4313      	orrs	r3, r2
 800b68c:	d011      	beq.n	800b6b2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b68e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b692:	3308      	adds	r3, #8
 800b694:	2101      	movs	r1, #1
 800b696:	4618      	mov	r0, r3
 800b698:	f001 fa80 	bl	800cb9c <RCCEx_PLL2_Config>
 800b69c:	4603      	mov	r3, r0
 800b69e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800b6a2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d003      	beq.n	800b6b2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b6aa:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b6ae:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800b6b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b6b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6ba:	2100      	movs	r1, #0
 800b6bc:	61b9      	str	r1, [r7, #24]
 800b6be:	f003 0304 	and.w	r3, r3, #4
 800b6c2:	61fb      	str	r3, [r7, #28]
 800b6c4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800b6c8:	460b      	mov	r3, r1
 800b6ca:	4313      	orrs	r3, r2
 800b6cc:	d011      	beq.n	800b6f2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b6ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b6d2:	3308      	adds	r3, #8
 800b6d4:	2102      	movs	r1, #2
 800b6d6:	4618      	mov	r0, r3
 800b6d8:	f001 fa60 	bl	800cb9c <RCCEx_PLL2_Config>
 800b6dc:	4603      	mov	r3, r0
 800b6de:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800b6e2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d003      	beq.n	800b6f2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b6ea:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b6ee:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800b6f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b6f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6fa:	2100      	movs	r1, #0
 800b6fc:	6139      	str	r1, [r7, #16]
 800b6fe:	f003 0308 	and.w	r3, r3, #8
 800b702:	617b      	str	r3, [r7, #20]
 800b704:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800b708:	460b      	mov	r3, r1
 800b70a:	4313      	orrs	r3, r2
 800b70c:	d011      	beq.n	800b732 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b70e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b712:	3328      	adds	r3, #40	; 0x28
 800b714:	2100      	movs	r1, #0
 800b716:	4618      	mov	r0, r3
 800b718:	f001 faf2 	bl	800cd00 <RCCEx_PLL3_Config>
 800b71c:	4603      	mov	r3, r0
 800b71e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  
    if (ret == HAL_OK)
 800b722:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b726:	2b00      	cmp	r3, #0
 800b728:	d003      	beq.n	800b732 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b72a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b72e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800b732:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b73a:	2100      	movs	r1, #0
 800b73c:	60b9      	str	r1, [r7, #8]
 800b73e:	f003 0310 	and.w	r3, r3, #16
 800b742:	60fb      	str	r3, [r7, #12]
 800b744:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800b748:	460b      	mov	r3, r1
 800b74a:	4313      	orrs	r3, r2
 800b74c:	d011      	beq.n	800b772 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b74e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b752:	3328      	adds	r3, #40	; 0x28
 800b754:	2101      	movs	r1, #1
 800b756:	4618      	mov	r0, r3
 800b758:	f001 fad2 	bl	800cd00 <RCCEx_PLL3_Config>
 800b75c:	4603      	mov	r3, r0
 800b75e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800b762:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b766:	2b00      	cmp	r3, #0
 800b768:	d003      	beq.n	800b772 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b76a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b76e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800b772:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b77a:	2100      	movs	r1, #0
 800b77c:	6039      	str	r1, [r7, #0]
 800b77e:	f003 0320 	and.w	r3, r3, #32
 800b782:	607b      	str	r3, [r7, #4]
 800b784:	e9d7 1200 	ldrd	r1, r2, [r7]
 800b788:	460b      	mov	r3, r1
 800b78a:	4313      	orrs	r3, r2
 800b78c:	d011      	beq.n	800b7b2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b78e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b792:	3328      	adds	r3, #40	; 0x28
 800b794:	2102      	movs	r1, #2
 800b796:	4618      	mov	r0, r3
 800b798:	f001 fab2 	bl	800cd00 <RCCEx_PLL3_Config>
 800b79c:	4603      	mov	r3, r0
 800b79e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800b7a2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	d003      	beq.n	800b7b2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b7aa:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b7ae:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }

  if (status == HAL_OK)
 800b7b2:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d101      	bne.n	800b7be <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800b7ba:	2300      	movs	r3, #0
 800b7bc:	e000      	b.n	800b7c0 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800b7be:	2301      	movs	r3, #1
}
 800b7c0:	4618      	mov	r0, r3
 800b7c2:	f507 7794 	add.w	r7, r7, #296	; 0x128
 800b7c6:	46bd      	mov	sp, r7
 800b7c8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b7cc:	58024400 	.word	0x58024400

0800b7d0 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800b7d0:	b580      	push	{r7, lr}
 800b7d2:	b090      	sub	sp, #64	; 0x40
 800b7d4:	af00      	add	r7, sp, #0
 800b7d6:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800b7da:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b7de:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 800b7e2:	430b      	orrs	r3, r1
 800b7e4:	f040 8094 	bne.w	800b910 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800b7e8:	4b9e      	ldr	r3, [pc, #632]	; (800ba64 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b7ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b7ec:	f003 0307 	and.w	r3, r3, #7
 800b7f0:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800b7f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7f4:	2b04      	cmp	r3, #4
 800b7f6:	f200 8087 	bhi.w	800b908 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800b7fa:	a201      	add	r2, pc, #4	; (adr r2, 800b800 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800b7fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b800:	0800b815 	.word	0x0800b815
 800b804:	0800b83d 	.word	0x0800b83d
 800b808:	0800b865 	.word	0x0800b865
 800b80c:	0800b901 	.word	0x0800b901
 800b810:	0800b88d 	.word	0x0800b88d
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b814:	4b93      	ldr	r3, [pc, #588]	; (800ba64 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b81c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b820:	d108      	bne.n	800b834 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b822:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b826:	4618      	mov	r0, r3
 800b828:	f001 f810 	bl	800c84c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b82c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b82e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b830:	f000 bd45 	b.w	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b834:	2300      	movs	r3, #0
 800b836:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b838:	f000 bd41 	b.w	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b83c:	4b89      	ldr	r3, [pc, #548]	; (800ba64 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b844:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b848:	d108      	bne.n	800b85c <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b84a:	f107 0318 	add.w	r3, r7, #24
 800b84e:	4618      	mov	r0, r3
 800b850:	f000 fd54 	bl	800c2fc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800b854:	69bb      	ldr	r3, [r7, #24]
 800b856:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b858:	f000 bd31 	b.w	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b85c:	2300      	movs	r3, #0
 800b85e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b860:	f000 bd2d 	b.w	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b864:	4b7f      	ldr	r3, [pc, #508]	; (800ba64 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b86c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b870:	d108      	bne.n	800b884 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b872:	f107 030c 	add.w	r3, r7, #12
 800b876:	4618      	mov	r0, r3
 800b878:	f000 fe94 	bl	800c5a4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800b87c:	68fb      	ldr	r3, [r7, #12]
 800b87e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b880:	f000 bd1d 	b.w	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b884:	2300      	movs	r3, #0
 800b886:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b888:	f000 bd19 	b.w	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b88c:	4b75      	ldr	r3, [pc, #468]	; (800ba64 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b88e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b890:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800b894:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b896:	4b73      	ldr	r3, [pc, #460]	; (800ba64 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	f003 0304 	and.w	r3, r3, #4
 800b89e:	2b04      	cmp	r3, #4
 800b8a0:	d10c      	bne.n	800b8bc <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800b8a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d109      	bne.n	800b8bc <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b8a8:	4b6e      	ldr	r3, [pc, #440]	; (800ba64 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	08db      	lsrs	r3, r3, #3
 800b8ae:	f003 0303 	and.w	r3, r3, #3
 800b8b2:	4a6d      	ldr	r2, [pc, #436]	; (800ba68 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800b8b4:	fa22 f303 	lsr.w	r3, r2, r3
 800b8b8:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b8ba:	e01f      	b.n	800b8fc <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b8bc:	4b69      	ldr	r3, [pc, #420]	; (800ba64 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b8be:	681b      	ldr	r3, [r3, #0]
 800b8c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b8c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b8c8:	d106      	bne.n	800b8d8 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800b8ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b8cc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b8d0:	d102      	bne.n	800b8d8 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800b8d2:	4b66      	ldr	r3, [pc, #408]	; (800ba6c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800b8d4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b8d6:	e011      	b.n	800b8fc <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b8d8:	4b62      	ldr	r3, [pc, #392]	; (800ba64 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b8da:	681b      	ldr	r3, [r3, #0]
 800b8dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b8e0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b8e4:	d106      	bne.n	800b8f4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800b8e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b8e8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b8ec:	d102      	bne.n	800b8f4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800b8ee:	4b60      	ldr	r3, [pc, #384]	; (800ba70 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800b8f0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b8f2:	e003      	b.n	800b8fc <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800b8f4:	2300      	movs	r3, #0
 800b8f6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800b8f8:	f000 bce1 	b.w	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800b8fc:	f000 bcdf 	b.w	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800b900:	4b5c      	ldr	r3, [pc, #368]	; (800ba74 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800b902:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b904:	f000 bcdb 	b.w	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800b908:	2300      	movs	r3, #0
 800b90a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b90c:	f000 bcd7 	b.w	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800b910:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b914:	f5a2 7100 	sub.w	r1, r2, #512	; 0x200
 800b918:	430b      	orrs	r3, r1
 800b91a:	f040 80ad 	bne.w	800ba78 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800b91e:	4b51      	ldr	r3, [pc, #324]	; (800ba64 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b920:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b922:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 800b926:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800b928:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b92a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b92e:	d056      	beq.n	800b9de <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800b930:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b932:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b936:	f200 8090 	bhi.w	800ba5a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800b93a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b93c:	2bc0      	cmp	r3, #192	; 0xc0
 800b93e:	f000 8088 	beq.w	800ba52 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800b942:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b944:	2bc0      	cmp	r3, #192	; 0xc0
 800b946:	f200 8088 	bhi.w	800ba5a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800b94a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b94c:	2b80      	cmp	r3, #128	; 0x80
 800b94e:	d032      	beq.n	800b9b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800b950:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b952:	2b80      	cmp	r3, #128	; 0x80
 800b954:	f200 8081 	bhi.w	800ba5a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800b958:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d003      	beq.n	800b966 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800b95e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b960:	2b40      	cmp	r3, #64	; 0x40
 800b962:	d014      	beq.n	800b98e <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800b964:	e079      	b.n	800ba5a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b966:	4b3f      	ldr	r3, [pc, #252]	; (800ba64 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b96e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b972:	d108      	bne.n	800b986 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b974:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b978:	4618      	mov	r0, r3
 800b97a:	f000 ff67 	bl	800c84c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b97e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b980:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b982:	f000 bc9c 	b.w	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b986:	2300      	movs	r3, #0
 800b988:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b98a:	f000 bc98 	b.w	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b98e:	4b35      	ldr	r3, [pc, #212]	; (800ba64 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b996:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b99a:	d108      	bne.n	800b9ae <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b99c:	f107 0318 	add.w	r3, r7, #24
 800b9a0:	4618      	mov	r0, r3
 800b9a2:	f000 fcab 	bl	800c2fc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800b9a6:	69bb      	ldr	r3, [r7, #24]
 800b9a8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b9aa:	f000 bc88 	b.w	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b9ae:	2300      	movs	r3, #0
 800b9b0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b9b2:	f000 bc84 	b.w	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b9b6:	4b2b      	ldr	r3, [pc, #172]	; (800ba64 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b9be:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b9c2:	d108      	bne.n	800b9d6 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b9c4:	f107 030c 	add.w	r3, r7, #12
 800b9c8:	4618      	mov	r0, r3
 800b9ca:	f000 fdeb 	bl	800c5a4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800b9ce:	68fb      	ldr	r3, [r7, #12]
 800b9d0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b9d2:	f000 bc74 	b.w	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b9d6:	2300      	movs	r3, #0
 800b9d8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b9da:	f000 bc70 	b.w	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b9de:	4b21      	ldr	r3, [pc, #132]	; (800ba64 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b9e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b9e2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800b9e6:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b9e8:	4b1e      	ldr	r3, [pc, #120]	; (800ba64 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b9ea:	681b      	ldr	r3, [r3, #0]
 800b9ec:	f003 0304 	and.w	r3, r3, #4
 800b9f0:	2b04      	cmp	r3, #4
 800b9f2:	d10c      	bne.n	800ba0e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800b9f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d109      	bne.n	800ba0e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b9fa:	4b1a      	ldr	r3, [pc, #104]	; (800ba64 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	08db      	lsrs	r3, r3, #3
 800ba00:	f003 0303 	and.w	r3, r3, #3
 800ba04:	4a18      	ldr	r2, [pc, #96]	; (800ba68 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800ba06:	fa22 f303 	lsr.w	r3, r2, r3
 800ba0a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ba0c:	e01f      	b.n	800ba4e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ba0e:	4b15      	ldr	r3, [pc, #84]	; (800ba64 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ba16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ba1a:	d106      	bne.n	800ba2a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800ba1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ba1e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ba22:	d102      	bne.n	800ba2a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ba24:	4b11      	ldr	r3, [pc, #68]	; (800ba6c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800ba26:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ba28:	e011      	b.n	800ba4e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ba2a:	4b0e      	ldr	r3, [pc, #56]	; (800ba64 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ba32:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ba36:	d106      	bne.n	800ba46 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800ba38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ba3a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ba3e:	d102      	bne.n	800ba46 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ba40:	4b0b      	ldr	r3, [pc, #44]	; (800ba70 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800ba42:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ba44:	e003      	b.n	800ba4e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ba46:	2300      	movs	r3, #0
 800ba48:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800ba4a:	f000 bc38 	b.w	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ba4e:	f000 bc36 	b.w	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ba52:	4b08      	ldr	r3, [pc, #32]	; (800ba74 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800ba54:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ba56:	f000 bc32 	b.w	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800ba5a:	2300      	movs	r3, #0
 800ba5c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ba5e:	f000 bc2e 	b.w	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ba62:	bf00      	nop
 800ba64:	58024400 	.word	0x58024400
 800ba68:	03d09000 	.word	0x03d09000
 800ba6c:	003d0900 	.word	0x003d0900
 800ba70:	00989680 	.word	0x00989680
 800ba74:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800ba78:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ba7c:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 800ba80:	430b      	orrs	r3, r1
 800ba82:	f040 809c 	bne.w	800bbbe <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800ba86:	4b9e      	ldr	r3, [pc, #632]	; (800bd00 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ba88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ba8a:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 800ba8e:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800ba90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba92:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800ba96:	d054      	beq.n	800bb42 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800ba98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba9a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800ba9e:	f200 808b 	bhi.w	800bbb8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800baa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800baa4:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800baa8:	f000 8083 	beq.w	800bbb2 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800baac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800baae:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800bab2:	f200 8081 	bhi.w	800bbb8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800bab6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bab8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800babc:	d02f      	beq.n	800bb1e <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800babe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bac0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800bac4:	d878      	bhi.n	800bbb8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800bac6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d004      	beq.n	800bad6 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800bacc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bace:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800bad2:	d012      	beq.n	800bafa <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800bad4:	e070      	b.n	800bbb8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bad6:	4b8a      	ldr	r3, [pc, #552]	; (800bd00 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bade:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bae2:	d107      	bne.n	800baf4 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bae4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bae8:	4618      	mov	r0, r3
 800baea:	f000 feaf 	bl	800c84c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800baee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800baf0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800baf2:	e3e4      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800baf4:	2300      	movs	r3, #0
 800baf6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800baf8:	e3e1      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bafa:	4b81      	ldr	r3, [pc, #516]	; (800bd00 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bb02:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bb06:	d107      	bne.n	800bb18 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bb08:	f107 0318 	add.w	r3, r7, #24
 800bb0c:	4618      	mov	r0, r3
 800bb0e:	f000 fbf5 	bl	800c2fc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800bb12:	69bb      	ldr	r3, [r7, #24]
 800bb14:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bb16:	e3d2      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bb18:	2300      	movs	r3, #0
 800bb1a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bb1c:	e3cf      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bb1e:	4b78      	ldr	r3, [pc, #480]	; (800bd00 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800bb26:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bb2a:	d107      	bne.n	800bb3c <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bb2c:	f107 030c 	add.w	r3, r7, #12
 800bb30:	4618      	mov	r0, r3
 800bb32:	f000 fd37 	bl	800c5a4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800bb36:	68fb      	ldr	r3, [r7, #12]
 800bb38:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bb3a:	e3c0      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bb3c:	2300      	movs	r3, #0
 800bb3e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bb40:	e3bd      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800bb42:	4b6f      	ldr	r3, [pc, #444]	; (800bd00 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bb44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bb46:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800bb4a:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bb4c:	4b6c      	ldr	r3, [pc, #432]	; (800bd00 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	f003 0304 	and.w	r3, r3, #4
 800bb54:	2b04      	cmp	r3, #4
 800bb56:	d10c      	bne.n	800bb72 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800bb58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d109      	bne.n	800bb72 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bb5e:	4b68      	ldr	r3, [pc, #416]	; (800bd00 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	08db      	lsrs	r3, r3, #3
 800bb64:	f003 0303 	and.w	r3, r3, #3
 800bb68:	4a66      	ldr	r2, [pc, #408]	; (800bd04 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800bb6a:	fa22 f303 	lsr.w	r3, r2, r3
 800bb6e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bb70:	e01e      	b.n	800bbb0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800bb72:	4b63      	ldr	r3, [pc, #396]	; (800bd00 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bb7a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bb7e:	d106      	bne.n	800bb8e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800bb80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bb82:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bb86:	d102      	bne.n	800bb8e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800bb88:	4b5f      	ldr	r3, [pc, #380]	; (800bd08 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800bb8a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bb8c:	e010      	b.n	800bbb0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bb8e:	4b5c      	ldr	r3, [pc, #368]	; (800bd00 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bb90:	681b      	ldr	r3, [r3, #0]
 800bb92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bb96:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bb9a:	d106      	bne.n	800bbaa <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800bb9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bb9e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bba2:	d102      	bne.n	800bbaa <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800bba4:	4b59      	ldr	r3, [pc, #356]	; (800bd0c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800bba6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bba8:	e002      	b.n	800bbb0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800bbaa:	2300      	movs	r3, #0
 800bbac:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800bbae:	e386      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800bbb0:	e385      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800bbb2:	4b57      	ldr	r3, [pc, #348]	; (800bd10 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800bbb4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bbb6:	e382      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800bbb8:	2300      	movs	r3, #0
 800bbba:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bbbc:	e37f      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800bbbe:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bbc2:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 800bbc6:	430b      	orrs	r3, r1
 800bbc8:	f040 80a7 	bne.w	800bd1a <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800bbcc:	4b4c      	ldr	r3, [pc, #304]	; (800bd00 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bbce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bbd0:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800bbd4:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800bbd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbd8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800bbdc:	d055      	beq.n	800bc8a <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800bbde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbe0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800bbe4:	f200 8096 	bhi.w	800bd14 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800bbe8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbea:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800bbee:	f000 8084 	beq.w	800bcfa <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800bbf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbf4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800bbf8:	f200 808c 	bhi.w	800bd14 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800bbfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbfe:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bc02:	d030      	beq.n	800bc66 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800bc04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc06:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bc0a:	f200 8083 	bhi.w	800bd14 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800bc0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d004      	beq.n	800bc1e <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800bc14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc16:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800bc1a:	d012      	beq.n	800bc42 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800bc1c:	e07a      	b.n	800bd14 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bc1e:	4b38      	ldr	r3, [pc, #224]	; (800bd00 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bc26:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bc2a:	d107      	bne.n	800bc3c <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bc2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bc30:	4618      	mov	r0, r3
 800bc32:	f000 fe0b 	bl	800c84c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bc36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc38:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bc3a:	e340      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bc3c:	2300      	movs	r3, #0
 800bc3e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bc40:	e33d      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bc42:	4b2f      	ldr	r3, [pc, #188]	; (800bd00 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bc4a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bc4e:	d107      	bne.n	800bc60 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bc50:	f107 0318 	add.w	r3, r7, #24
 800bc54:	4618      	mov	r0, r3
 800bc56:	f000 fb51 	bl	800c2fc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800bc5a:	69bb      	ldr	r3, [r7, #24]
 800bc5c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bc5e:	e32e      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bc60:	2300      	movs	r3, #0
 800bc62:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bc64:	e32b      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bc66:	4b26      	ldr	r3, [pc, #152]	; (800bd00 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800bc6e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bc72:	d107      	bne.n	800bc84 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bc74:	f107 030c 	add.w	r3, r7, #12
 800bc78:	4618      	mov	r0, r3
 800bc7a:	f000 fc93 	bl	800c5a4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800bc7e:	68fb      	ldr	r3, [r7, #12]
 800bc80:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bc82:	e31c      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bc84:	2300      	movs	r3, #0
 800bc86:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bc88:	e319      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800bc8a:	4b1d      	ldr	r3, [pc, #116]	; (800bd00 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bc8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bc8e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800bc92:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bc94:	4b1a      	ldr	r3, [pc, #104]	; (800bd00 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	f003 0304 	and.w	r3, r3, #4
 800bc9c:	2b04      	cmp	r3, #4
 800bc9e:	d10c      	bne.n	800bcba <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800bca0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d109      	bne.n	800bcba <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bca6:	4b16      	ldr	r3, [pc, #88]	; (800bd00 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	08db      	lsrs	r3, r3, #3
 800bcac:	f003 0303 	and.w	r3, r3, #3
 800bcb0:	4a14      	ldr	r2, [pc, #80]	; (800bd04 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800bcb2:	fa22 f303 	lsr.w	r3, r2, r3
 800bcb6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bcb8:	e01e      	b.n	800bcf8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800bcba:	4b11      	ldr	r3, [pc, #68]	; (800bd00 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bcc2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bcc6:	d106      	bne.n	800bcd6 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800bcc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bcca:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bcce:	d102      	bne.n	800bcd6 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800bcd0:	4b0d      	ldr	r3, [pc, #52]	; (800bd08 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800bcd2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bcd4:	e010      	b.n	800bcf8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bcd6:	4b0a      	ldr	r3, [pc, #40]	; (800bd00 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bcde:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bce2:	d106      	bne.n	800bcf2 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800bce4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bce6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bcea:	d102      	bne.n	800bcf2 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800bcec:	4b07      	ldr	r3, [pc, #28]	; (800bd0c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800bcee:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bcf0:	e002      	b.n	800bcf8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800bcf2:	2300      	movs	r3, #0
 800bcf4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800bcf6:	e2e2      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800bcf8:	e2e1      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800bcfa:	4b05      	ldr	r3, [pc, #20]	; (800bd10 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800bcfc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bcfe:	e2de      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800bd00:	58024400 	.word	0x58024400
 800bd04:	03d09000 	.word	0x03d09000
 800bd08:	003d0900 	.word	0x003d0900
 800bd0c:	00989680 	.word	0x00989680
 800bd10:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800bd14:	2300      	movs	r3, #0
 800bd16:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bd18:	e2d1      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800bd1a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bd1e:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 800bd22:	430b      	orrs	r3, r1
 800bd24:	f040 809c 	bne.w	800be60 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800bd28:	4b93      	ldr	r3, [pc, #588]	; (800bf78 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800bd2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bd2c:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800bd30:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800bd32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bd34:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bd38:	d054      	beq.n	800bde4 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800bd3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bd3c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bd40:	f200 808b 	bhi.w	800be5a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800bd44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bd46:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800bd4a:	f000 8083 	beq.w	800be54 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800bd4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bd50:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800bd54:	f200 8081 	bhi.w	800be5a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800bd58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bd5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bd5e:	d02f      	beq.n	800bdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800bd60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bd62:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bd66:	d878      	bhi.n	800be5a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800bd68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	d004      	beq.n	800bd78 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800bd6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bd70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bd74:	d012      	beq.n	800bd9c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800bd76:	e070      	b.n	800be5a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bd78:	4b7f      	ldr	r3, [pc, #508]	; (800bf78 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bd80:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bd84:	d107      	bne.n	800bd96 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bd86:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bd8a:	4618      	mov	r0, r3
 800bd8c:	f000 fd5e 	bl	800c84c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bd90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd92:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bd94:	e293      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bd96:	2300      	movs	r3, #0
 800bd98:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bd9a:	e290      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bd9c:	4b76      	ldr	r3, [pc, #472]	; (800bf78 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bda4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bda8:	d107      	bne.n	800bdba <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bdaa:	f107 0318 	add.w	r3, r7, #24
 800bdae:	4618      	mov	r0, r3
 800bdb0:	f000 faa4 	bl	800c2fc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800bdb4:	69bb      	ldr	r3, [r7, #24]
 800bdb6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bdb8:	e281      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bdba:	2300      	movs	r3, #0
 800bdbc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bdbe:	e27e      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bdc0:	4b6d      	ldr	r3, [pc, #436]	; (800bf78 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800bdc8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bdcc:	d107      	bne.n	800bdde <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bdce:	f107 030c 	add.w	r3, r7, #12
 800bdd2:	4618      	mov	r0, r3
 800bdd4:	f000 fbe6 	bl	800c5a4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800bdd8:	68fb      	ldr	r3, [r7, #12]
 800bdda:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bddc:	e26f      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bdde:	2300      	movs	r3, #0
 800bde0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bde2:	e26c      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800bde4:	4b64      	ldr	r3, [pc, #400]	; (800bf78 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800bde6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bde8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800bdec:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bdee:	4b62      	ldr	r3, [pc, #392]	; (800bf78 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	f003 0304 	and.w	r3, r3, #4
 800bdf6:	2b04      	cmp	r3, #4
 800bdf8:	d10c      	bne.n	800be14 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800bdfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	d109      	bne.n	800be14 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800be00:	4b5d      	ldr	r3, [pc, #372]	; (800bf78 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	08db      	lsrs	r3, r3, #3
 800be06:	f003 0303 	and.w	r3, r3, #3
 800be0a:	4a5c      	ldr	r2, [pc, #368]	; (800bf7c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800be0c:	fa22 f303 	lsr.w	r3, r2, r3
 800be10:	63fb      	str	r3, [r7, #60]	; 0x3c
 800be12:	e01e      	b.n	800be52 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800be14:	4b58      	ldr	r3, [pc, #352]	; (800bf78 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800be1c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800be20:	d106      	bne.n	800be30 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800be22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800be24:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800be28:	d102      	bne.n	800be30 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800be2a:	4b55      	ldr	r3, [pc, #340]	; (800bf80 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800be2c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800be2e:	e010      	b.n	800be52 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800be30:	4b51      	ldr	r3, [pc, #324]	; (800bf78 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800be38:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800be3c:	d106      	bne.n	800be4c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800be3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800be40:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800be44:	d102      	bne.n	800be4c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800be46:	4b4f      	ldr	r3, [pc, #316]	; (800bf84 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800be48:	63fb      	str	r3, [r7, #60]	; 0x3c
 800be4a:	e002      	b.n	800be52 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800be4c:	2300      	movs	r3, #0
 800be4e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800be50:	e235      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800be52:	e234      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800be54:	4b4c      	ldr	r3, [pc, #304]	; (800bf88 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800be56:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800be58:	e231      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800be5a:	2300      	movs	r3, #0
 800be5c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800be5e:	e22e      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800be60:	e9d7 2300 	ldrd	r2, r3, [r7]
 800be64:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 800be68:	430b      	orrs	r3, r1
 800be6a:	f040 808f 	bne.w	800bf8c <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800be6e:	4b42      	ldr	r3, [pc, #264]	; (800bf78 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800be70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800be72:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 800be76:	63bb      	str	r3, [r7, #56]	; 0x38
    switch (srcclk)
 800be78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be7a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800be7e:	d06b      	beq.n	800bf58 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800be80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be82:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800be86:	d874      	bhi.n	800bf72 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800be88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be8a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800be8e:	d056      	beq.n	800bf3e <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800be90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be92:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800be96:	d86c      	bhi.n	800bf72 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800be98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be9a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800be9e:	d03b      	beq.n	800bf18 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800bea0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bea2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800bea6:	d864      	bhi.n	800bf72 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800bea8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800beaa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800beae:	d021      	beq.n	800bef4 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800beb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800beb2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800beb6:	d85c      	bhi.n	800bf72 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800beb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800beba:	2b00      	cmp	r3, #0
 800bebc:	d004      	beq.n	800bec8 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800bebe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bec0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bec4:	d004      	beq.n	800bed0 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800bec6:	e054      	b.n	800bf72 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800bec8:	f7fe fa30 	bl	800a32c <HAL_RCC_GetPCLK1Freq>
 800becc:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800bece:	e1f6      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bed0:	4b29      	ldr	r3, [pc, #164]	; (800bf78 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800bed2:	681b      	ldr	r3, [r3, #0]
 800bed4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bed8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bedc:	d107      	bne.n	800beee <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bede:	f107 0318 	add.w	r3, r7, #24
 800bee2:	4618      	mov	r0, r3
 800bee4:	f000 fa0a 	bl	800c2fc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800bee8:	69fb      	ldr	r3, [r7, #28]
 800beea:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800beec:	e1e7      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800beee:	2300      	movs	r3, #0
 800bef0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bef2:	e1e4      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bef4:	4b20      	ldr	r3, [pc, #128]	; (800bf78 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800befc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bf00:	d107      	bne.n	800bf12 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bf02:	f107 030c 	add.w	r3, r7, #12
 800bf06:	4618      	mov	r0, r3
 800bf08:	f000 fb4c 	bl	800c5a4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800bf0c:	693b      	ldr	r3, [r7, #16]
 800bf0e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf10:	e1d5      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bf12:	2300      	movs	r3, #0
 800bf14:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bf16:	e1d2      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800bf18:	4b17      	ldr	r3, [pc, #92]	; (800bf78 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800bf1a:	681b      	ldr	r3, [r3, #0]
 800bf1c:	f003 0304 	and.w	r3, r3, #4
 800bf20:	2b04      	cmp	r3, #4
 800bf22:	d109      	bne.n	800bf38 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bf24:	4b14      	ldr	r3, [pc, #80]	; (800bf78 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	08db      	lsrs	r3, r3, #3
 800bf2a:	f003 0303 	and.w	r3, r3, #3
 800bf2e:	4a13      	ldr	r2, [pc, #76]	; (800bf7c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800bf30:	fa22 f303 	lsr.w	r3, r2, r3
 800bf34:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf36:	e1c2      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bf38:	2300      	movs	r3, #0
 800bf3a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bf3c:	e1bf      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800bf3e:	4b0e      	ldr	r3, [pc, #56]	; (800bf78 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bf46:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bf4a:	d102      	bne.n	800bf52 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800bf4c:	4b0c      	ldr	r3, [pc, #48]	; (800bf80 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800bf4e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf50:	e1b5      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bf52:	2300      	movs	r3, #0
 800bf54:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bf56:	e1b2      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800bf58:	4b07      	ldr	r3, [pc, #28]	; (800bf78 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800bf5a:	681b      	ldr	r3, [r3, #0]
 800bf5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bf60:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bf64:	d102      	bne.n	800bf6c <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800bf66:	4b07      	ldr	r3, [pc, #28]	; (800bf84 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800bf68:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf6a:	e1a8      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bf6c:	2300      	movs	r3, #0
 800bf6e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bf70:	e1a5      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800bf72:	2300      	movs	r3, #0
 800bf74:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bf76:	e1a2      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800bf78:	58024400 	.word	0x58024400
 800bf7c:	03d09000 	.word	0x03d09000
 800bf80:	003d0900 	.word	0x003d0900
 800bf84:	00989680 	.word	0x00989680
 800bf88:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800bf8c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bf90:	f5a2 2100 	sub.w	r1, r2, #524288	; 0x80000
 800bf94:	430b      	orrs	r3, r1
 800bf96:	d173      	bne.n	800c080 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800bf98:	4b9c      	ldr	r3, [pc, #624]	; (800c20c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800bf9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bf9c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800bfa0:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800bfa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfa4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bfa8:	d02f      	beq.n	800c00a <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800bfaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfac:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bfb0:	d863      	bhi.n	800c07a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800bfb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d004      	beq.n	800bfc2 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800bfb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bfbe:	d012      	beq.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800bfc0:	e05b      	b.n	800c07a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bfc2:	4b92      	ldr	r3, [pc, #584]	; (800c20c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bfca:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bfce:	d107      	bne.n	800bfe0 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bfd0:	f107 0318 	add.w	r3, r7, #24
 800bfd4:	4618      	mov	r0, r3
 800bfd6:	f000 f991 	bl	800c2fc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800bfda:	69bb      	ldr	r3, [r7, #24]
 800bfdc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bfde:	e16e      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bfe0:	2300      	movs	r3, #0
 800bfe2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bfe4:	e16b      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bfe6:	4b89      	ldr	r3, [pc, #548]	; (800c20c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800bfee:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bff2:	d107      	bne.n	800c004 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bff4:	f107 030c 	add.w	r3, r7, #12
 800bff8:	4618      	mov	r0, r3
 800bffa:	f000 fad3 	bl	800c5a4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800bffe:	697b      	ldr	r3, [r7, #20]
 800c000:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c002:	e15c      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c004:	2300      	movs	r3, #0
 800c006:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c008:	e159      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c00a:	4b80      	ldr	r3, [pc, #512]	; (800c20c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c00c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c00e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c012:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c014:	4b7d      	ldr	r3, [pc, #500]	; (800c20c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	f003 0304 	and.w	r3, r3, #4
 800c01c:	2b04      	cmp	r3, #4
 800c01e:	d10c      	bne.n	800c03a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800c020:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c022:	2b00      	cmp	r3, #0
 800c024:	d109      	bne.n	800c03a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c026:	4b79      	ldr	r3, [pc, #484]	; (800c20c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c028:	681b      	ldr	r3, [r3, #0]
 800c02a:	08db      	lsrs	r3, r3, #3
 800c02c:	f003 0303 	and.w	r3, r3, #3
 800c030:	4a77      	ldr	r2, [pc, #476]	; (800c210 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800c032:	fa22 f303 	lsr.w	r3, r2, r3
 800c036:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c038:	e01e      	b.n	800c078 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c03a:	4b74      	ldr	r3, [pc, #464]	; (800c20c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c042:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c046:	d106      	bne.n	800c056 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800c048:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c04a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c04e:	d102      	bne.n	800c056 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c050:	4b70      	ldr	r3, [pc, #448]	; (800c214 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800c052:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c054:	e010      	b.n	800c078 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c056:	4b6d      	ldr	r3, [pc, #436]	; (800c20c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c058:	681b      	ldr	r3, [r3, #0]
 800c05a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c05e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c062:	d106      	bne.n	800c072 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800c064:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c066:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c06a:	d102      	bne.n	800c072 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c06c:	4b6a      	ldr	r3, [pc, #424]	; (800c218 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800c06e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c070:	e002      	b.n	800c078 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c072:	2300      	movs	r3, #0
 800c074:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c076:	e122      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c078:	e121      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800c07a:	2300      	movs	r3, #0
 800c07c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c07e:	e11e      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800c080:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c084:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 800c088:	430b      	orrs	r3, r1
 800c08a:	d133      	bne.n	800c0f4 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800c08c:	4b5f      	ldr	r3, [pc, #380]	; (800c20c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c08e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c090:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c094:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800c096:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d004      	beq.n	800c0a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800c09c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c09e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c0a2:	d012      	beq.n	800c0ca <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800c0a4:	e023      	b.n	800c0ee <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c0a6:	4b59      	ldr	r3, [pc, #356]	; (800c20c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c0ae:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c0b2:	d107      	bne.n	800c0c4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c0b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c0b8:	4618      	mov	r0, r3
 800c0ba:	f000 fbc7 	bl	800c84c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c0be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c0c0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c0c2:	e0fc      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c0c4:	2300      	movs	r3, #0
 800c0c6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c0c8:	e0f9      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c0ca:	4b50      	ldr	r3, [pc, #320]	; (800c20c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c0d2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c0d6:	d107      	bne.n	800c0e8 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c0d8:	f107 0318 	add.w	r3, r7, #24
 800c0dc:	4618      	mov	r0, r3
 800c0de:	f000 f90d 	bl	800c2fc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800c0e2:	6a3b      	ldr	r3, [r7, #32]
 800c0e4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c0e6:	e0ea      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c0e8:	2300      	movs	r3, #0
 800c0ea:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c0ec:	e0e7      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800c0ee:	2300      	movs	r3, #0
 800c0f0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c0f2:	e0e4      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800c0f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c0f8:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 800c0fc:	430b      	orrs	r3, r1
 800c0fe:	f040 808d 	bne.w	800c21c <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800c102:	4b42      	ldr	r3, [pc, #264]	; (800c20c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c104:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c106:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 800c10a:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800c10c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c10e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c112:	d06b      	beq.n	800c1ec <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800c114:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c116:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c11a:	d874      	bhi.n	800c206 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800c11c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c11e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c122:	d056      	beq.n	800c1d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800c124:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c126:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c12a:	d86c      	bhi.n	800c206 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800c12c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c12e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c132:	d03b      	beq.n	800c1ac <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800c134:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c136:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c13a:	d864      	bhi.n	800c206 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800c13c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c13e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c142:	d021      	beq.n	800c188 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800c144:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c146:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c14a:	d85c      	bhi.n	800c206 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800c14c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c14e:	2b00      	cmp	r3, #0
 800c150:	d004      	beq.n	800c15c <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800c152:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c154:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c158:	d004      	beq.n	800c164 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800c15a:	e054      	b.n	800c206 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800c15c:	f000 f8b8 	bl	800c2d0 <HAL_RCCEx_GetD3PCLK1Freq>
 800c160:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800c162:	e0ac      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c164:	4b29      	ldr	r3, [pc, #164]	; (800c20c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c166:	681b      	ldr	r3, [r3, #0]
 800c168:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c16c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c170:	d107      	bne.n	800c182 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c172:	f107 0318 	add.w	r3, r7, #24
 800c176:	4618      	mov	r0, r3
 800c178:	f000 f8c0 	bl	800c2fc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c17c:	69fb      	ldr	r3, [r7, #28]
 800c17e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c180:	e09d      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c182:	2300      	movs	r3, #0
 800c184:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c186:	e09a      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c188:	4b20      	ldr	r3, [pc, #128]	; (800c20c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c190:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c194:	d107      	bne.n	800c1a6 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c196:	f107 030c 	add.w	r3, r7, #12
 800c19a:	4618      	mov	r0, r3
 800c19c:	f000 fa02 	bl	800c5a4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800c1a0:	693b      	ldr	r3, [r7, #16]
 800c1a2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c1a4:	e08b      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c1a6:	2300      	movs	r3, #0
 800c1a8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c1aa:	e088      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c1ac:	4b17      	ldr	r3, [pc, #92]	; (800c20c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	f003 0304 	and.w	r3, r3, #4
 800c1b4:	2b04      	cmp	r3, #4
 800c1b6:	d109      	bne.n	800c1cc <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c1b8:	4b14      	ldr	r3, [pc, #80]	; (800c20c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c1ba:	681b      	ldr	r3, [r3, #0]
 800c1bc:	08db      	lsrs	r3, r3, #3
 800c1be:	f003 0303 	and.w	r3, r3, #3
 800c1c2:	4a13      	ldr	r2, [pc, #76]	; (800c210 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800c1c4:	fa22 f303 	lsr.w	r3, r2, r3
 800c1c8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c1ca:	e078      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c1cc:	2300      	movs	r3, #0
 800c1ce:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c1d0:	e075      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800c1d2:	4b0e      	ldr	r3, [pc, #56]	; (800c20c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c1da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c1de:	d102      	bne.n	800c1e6 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800c1e0:	4b0c      	ldr	r3, [pc, #48]	; (800c214 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800c1e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c1e4:	e06b      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c1e6:	2300      	movs	r3, #0
 800c1e8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c1ea:	e068      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c1ec:	4b07      	ldr	r3, [pc, #28]	; (800c20c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c1f4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c1f8:	d102      	bne.n	800c200 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800c1fa:	4b07      	ldr	r3, [pc, #28]	; (800c218 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800c1fc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c1fe:	e05e      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c200:	2300      	movs	r3, #0
 800c202:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c204:	e05b      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800c206:	2300      	movs	r3, #0
 800c208:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c20a:	e058      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c20c:	58024400 	.word	0x58024400
 800c210:	03d09000 	.word	0x03d09000
 800c214:	003d0900 	.word	0x003d0900
 800c218:	00989680 	.word	0x00989680
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800c21c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c220:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 800c224:	430b      	orrs	r3, r1
 800c226:	d148      	bne.n	800c2ba <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800c228:	4b27      	ldr	r3, [pc, #156]	; (800c2c8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800c22a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c22c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c230:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800c232:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c234:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c238:	d02a      	beq.n	800c290 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800c23a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c23c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c240:	d838      	bhi.n	800c2b4 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800c242:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c244:	2b00      	cmp	r3, #0
 800c246:	d004      	beq.n	800c252 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800c248:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c24a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c24e:	d00d      	beq.n	800c26c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800c250:	e030      	b.n	800c2b4 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c252:	4b1d      	ldr	r3, [pc, #116]	; (800c2c8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c25a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c25e:	d102      	bne.n	800c266 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800c260:	4b1a      	ldr	r3, [pc, #104]	; (800c2cc <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800c262:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c264:	e02b      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c266:	2300      	movs	r3, #0
 800c268:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c26a:	e028      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c26c:	4b16      	ldr	r3, [pc, #88]	; (800c2c8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800c26e:	681b      	ldr	r3, [r3, #0]
 800c270:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c274:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c278:	d107      	bne.n	800c28a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c27a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c27e:	4618      	mov	r0, r3
 800c280:	f000 fae4 	bl	800c84c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c284:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c286:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c288:	e019      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c28a:	2300      	movs	r3, #0
 800c28c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c28e:	e016      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c290:	4b0d      	ldr	r3, [pc, #52]	; (800c2c8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c298:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c29c:	d107      	bne.n	800c2ae <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c29e:	f107 0318 	add.w	r3, r7, #24
 800c2a2:	4618      	mov	r0, r3
 800c2a4:	f000 f82a 	bl	800c2fc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c2a8:	69fb      	ldr	r3, [r7, #28]
 800c2aa:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c2ac:	e007      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c2ae:	2300      	movs	r3, #0
 800c2b0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c2b2:	e004      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800c2b4:	2300      	movs	r3, #0
 800c2b6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c2b8:	e001      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800c2ba:	2300      	movs	r3, #0
 800c2bc:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  return frequency;
 800c2be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800c2c0:	4618      	mov	r0, r3
 800c2c2:	3740      	adds	r7, #64	; 0x40
 800c2c4:	46bd      	mov	sp, r7
 800c2c6:	bd80      	pop	{r7, pc}
 800c2c8:	58024400 	.word	0x58024400
 800c2cc:	00989680 	.word	0x00989680

0800c2d0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800c2d0:	b580      	push	{r7, lr}
 800c2d2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800c2d4:	f7fd fffa 	bl	800a2cc <HAL_RCC_GetHCLKFreq>
 800c2d8:	4602      	mov	r2, r0
 800c2da:	4b06      	ldr	r3, [pc, #24]	; (800c2f4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800c2dc:	6a1b      	ldr	r3, [r3, #32]
 800c2de:	091b      	lsrs	r3, r3, #4
 800c2e0:	f003 0307 	and.w	r3, r3, #7
 800c2e4:	4904      	ldr	r1, [pc, #16]	; (800c2f8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800c2e6:	5ccb      	ldrb	r3, [r1, r3]
 800c2e8:	f003 031f 	and.w	r3, r3, #31
 800c2ec:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800c2f0:	4618      	mov	r0, r3
 800c2f2:	bd80      	pop	{r7, pc}
 800c2f4:	58024400 	.word	0x58024400
 800c2f8:	0801e858 	.word	0x0801e858

0800c2fc <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800c2fc:	b480      	push	{r7}
 800c2fe:	b089      	sub	sp, #36	; 0x24
 800c300:	af00      	add	r7, sp, #0
 800c302:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c304:	4ba1      	ldr	r3, [pc, #644]	; (800c58c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c306:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c308:	f003 0303 	and.w	r3, r3, #3
 800c30c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800c30e:	4b9f      	ldr	r3, [pc, #636]	; (800c58c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c310:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c312:	0b1b      	lsrs	r3, r3, #12
 800c314:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c318:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800c31a:	4b9c      	ldr	r3, [pc, #624]	; (800c58c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c31c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c31e:	091b      	lsrs	r3, r3, #4
 800c320:	f003 0301 	and.w	r3, r3, #1
 800c324:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800c326:	4b99      	ldr	r3, [pc, #612]	; (800c58c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c328:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c32a:	08db      	lsrs	r3, r3, #3
 800c32c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c330:	693a      	ldr	r2, [r7, #16]
 800c332:	fb02 f303 	mul.w	r3, r2, r3
 800c336:	ee07 3a90 	vmov	s15, r3
 800c33a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c33e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800c342:	697b      	ldr	r3, [r7, #20]
 800c344:	2b00      	cmp	r3, #0
 800c346:	f000 8111 	beq.w	800c56c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800c34a:	69bb      	ldr	r3, [r7, #24]
 800c34c:	2b02      	cmp	r3, #2
 800c34e:	f000 8083 	beq.w	800c458 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800c352:	69bb      	ldr	r3, [r7, #24]
 800c354:	2b02      	cmp	r3, #2
 800c356:	f200 80a1 	bhi.w	800c49c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800c35a:	69bb      	ldr	r3, [r7, #24]
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	d003      	beq.n	800c368 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800c360:	69bb      	ldr	r3, [r7, #24]
 800c362:	2b01      	cmp	r3, #1
 800c364:	d056      	beq.n	800c414 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800c366:	e099      	b.n	800c49c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c368:	4b88      	ldr	r3, [pc, #544]	; (800c58c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c36a:	681b      	ldr	r3, [r3, #0]
 800c36c:	f003 0320 	and.w	r3, r3, #32
 800c370:	2b00      	cmp	r3, #0
 800c372:	d02d      	beq.n	800c3d0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c374:	4b85      	ldr	r3, [pc, #532]	; (800c58c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	08db      	lsrs	r3, r3, #3
 800c37a:	f003 0303 	and.w	r3, r3, #3
 800c37e:	4a84      	ldr	r2, [pc, #528]	; (800c590 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800c380:	fa22 f303 	lsr.w	r3, r2, r3
 800c384:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c386:	68bb      	ldr	r3, [r7, #8]
 800c388:	ee07 3a90 	vmov	s15, r3
 800c38c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c390:	697b      	ldr	r3, [r7, #20]
 800c392:	ee07 3a90 	vmov	s15, r3
 800c396:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c39a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c39e:	4b7b      	ldr	r3, [pc, #492]	; (800c58c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c3a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c3a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c3a6:	ee07 3a90 	vmov	s15, r3
 800c3aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c3ae:	ed97 6a03 	vldr	s12, [r7, #12]
 800c3b2:	eddf 5a78 	vldr	s11, [pc, #480]	; 800c594 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c3b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c3ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c3be:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c3c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c3c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c3ca:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800c3ce:	e087      	b.n	800c4e0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c3d0:	697b      	ldr	r3, [r7, #20]
 800c3d2:	ee07 3a90 	vmov	s15, r3
 800c3d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c3da:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800c598 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800c3de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c3e2:	4b6a      	ldr	r3, [pc, #424]	; (800c58c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c3e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c3e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c3ea:	ee07 3a90 	vmov	s15, r3
 800c3ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c3f2:	ed97 6a03 	vldr	s12, [r7, #12]
 800c3f6:	eddf 5a67 	vldr	s11, [pc, #412]	; 800c594 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c3fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c3fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c402:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c406:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c40a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c40e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c412:	e065      	b.n	800c4e0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c414:	697b      	ldr	r3, [r7, #20]
 800c416:	ee07 3a90 	vmov	s15, r3
 800c41a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c41e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800c59c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800c422:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c426:	4b59      	ldr	r3, [pc, #356]	; (800c58c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c428:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c42a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c42e:	ee07 3a90 	vmov	s15, r3
 800c432:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c436:	ed97 6a03 	vldr	s12, [r7, #12]
 800c43a:	eddf 5a56 	vldr	s11, [pc, #344]	; 800c594 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c43e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c442:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c446:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c44a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c44e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c452:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c456:	e043      	b.n	800c4e0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c458:	697b      	ldr	r3, [r7, #20]
 800c45a:	ee07 3a90 	vmov	s15, r3
 800c45e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c462:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800c5a0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800c466:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c46a:	4b48      	ldr	r3, [pc, #288]	; (800c58c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c46c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c46e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c472:	ee07 3a90 	vmov	s15, r3
 800c476:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c47a:	ed97 6a03 	vldr	s12, [r7, #12]
 800c47e:	eddf 5a45 	vldr	s11, [pc, #276]	; 800c594 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c482:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c486:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c48a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c48e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c492:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c496:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c49a:	e021      	b.n	800c4e0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c49c:	697b      	ldr	r3, [r7, #20]
 800c49e:	ee07 3a90 	vmov	s15, r3
 800c4a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c4a6:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800c59c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800c4aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c4ae:	4b37      	ldr	r3, [pc, #220]	; (800c58c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c4b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c4b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c4b6:	ee07 3a90 	vmov	s15, r3
 800c4ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c4be:	ed97 6a03 	vldr	s12, [r7, #12]
 800c4c2:	eddf 5a34 	vldr	s11, [pc, #208]	; 800c594 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c4c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c4ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c4ce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c4d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c4d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c4da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c4de:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800c4e0:	4b2a      	ldr	r3, [pc, #168]	; (800c58c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c4e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c4e4:	0a5b      	lsrs	r3, r3, #9
 800c4e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c4ea:	ee07 3a90 	vmov	s15, r3
 800c4ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c4f2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c4f6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c4fa:	edd7 6a07 	vldr	s13, [r7, #28]
 800c4fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c502:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c506:	ee17 2a90 	vmov	r2, s15
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800c50e:	4b1f      	ldr	r3, [pc, #124]	; (800c58c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c510:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c512:	0c1b      	lsrs	r3, r3, #16
 800c514:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c518:	ee07 3a90 	vmov	s15, r3
 800c51c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c520:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c524:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c528:	edd7 6a07 	vldr	s13, [r7, #28]
 800c52c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c530:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c534:	ee17 2a90 	vmov	r2, s15
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800c53c:	4b13      	ldr	r3, [pc, #76]	; (800c58c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c53e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c540:	0e1b      	lsrs	r3, r3, #24
 800c542:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c546:	ee07 3a90 	vmov	s15, r3
 800c54a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c54e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c552:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c556:	edd7 6a07 	vldr	s13, [r7, #28]
 800c55a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c55e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c562:	ee17 2a90 	vmov	r2, s15
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800c56a:	e008      	b.n	800c57e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	2200      	movs	r2, #0
 800c570:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	2200      	movs	r2, #0
 800c576:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	2200      	movs	r2, #0
 800c57c:	609a      	str	r2, [r3, #8]
}
 800c57e:	bf00      	nop
 800c580:	3724      	adds	r7, #36	; 0x24
 800c582:	46bd      	mov	sp, r7
 800c584:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c588:	4770      	bx	lr
 800c58a:	bf00      	nop
 800c58c:	58024400 	.word	0x58024400
 800c590:	03d09000 	.word	0x03d09000
 800c594:	46000000 	.word	0x46000000
 800c598:	4c742400 	.word	0x4c742400
 800c59c:	4a742400 	.word	0x4a742400
 800c5a0:	4b189680 	.word	0x4b189680

0800c5a4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800c5a4:	b480      	push	{r7}
 800c5a6:	b089      	sub	sp, #36	; 0x24
 800c5a8:	af00      	add	r7, sp, #0
 800c5aa:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c5ac:	4ba1      	ldr	r3, [pc, #644]	; (800c834 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c5ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c5b0:	f003 0303 	and.w	r3, r3, #3
 800c5b4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800c5b6:	4b9f      	ldr	r3, [pc, #636]	; (800c834 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c5b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c5ba:	0d1b      	lsrs	r3, r3, #20
 800c5bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c5c0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800c5c2:	4b9c      	ldr	r3, [pc, #624]	; (800c834 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c5c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5c6:	0a1b      	lsrs	r3, r3, #8
 800c5c8:	f003 0301 	and.w	r3, r3, #1
 800c5cc:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800c5ce:	4b99      	ldr	r3, [pc, #612]	; (800c834 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c5d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c5d2:	08db      	lsrs	r3, r3, #3
 800c5d4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c5d8:	693a      	ldr	r2, [r7, #16]
 800c5da:	fb02 f303 	mul.w	r3, r2, r3
 800c5de:	ee07 3a90 	vmov	s15, r3
 800c5e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c5e6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800c5ea:	697b      	ldr	r3, [r7, #20]
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	f000 8111 	beq.w	800c814 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800c5f2:	69bb      	ldr	r3, [r7, #24]
 800c5f4:	2b02      	cmp	r3, #2
 800c5f6:	f000 8083 	beq.w	800c700 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800c5fa:	69bb      	ldr	r3, [r7, #24]
 800c5fc:	2b02      	cmp	r3, #2
 800c5fe:	f200 80a1 	bhi.w	800c744 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800c602:	69bb      	ldr	r3, [r7, #24]
 800c604:	2b00      	cmp	r3, #0
 800c606:	d003      	beq.n	800c610 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800c608:	69bb      	ldr	r3, [r7, #24]
 800c60a:	2b01      	cmp	r3, #1
 800c60c:	d056      	beq.n	800c6bc <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800c60e:	e099      	b.n	800c744 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c610:	4b88      	ldr	r3, [pc, #544]	; (800c834 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c612:	681b      	ldr	r3, [r3, #0]
 800c614:	f003 0320 	and.w	r3, r3, #32
 800c618:	2b00      	cmp	r3, #0
 800c61a:	d02d      	beq.n	800c678 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c61c:	4b85      	ldr	r3, [pc, #532]	; (800c834 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c61e:	681b      	ldr	r3, [r3, #0]
 800c620:	08db      	lsrs	r3, r3, #3
 800c622:	f003 0303 	and.w	r3, r3, #3
 800c626:	4a84      	ldr	r2, [pc, #528]	; (800c838 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800c628:	fa22 f303 	lsr.w	r3, r2, r3
 800c62c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c62e:	68bb      	ldr	r3, [r7, #8]
 800c630:	ee07 3a90 	vmov	s15, r3
 800c634:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c638:	697b      	ldr	r3, [r7, #20]
 800c63a:	ee07 3a90 	vmov	s15, r3
 800c63e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c642:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c646:	4b7b      	ldr	r3, [pc, #492]	; (800c834 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c64a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c64e:	ee07 3a90 	vmov	s15, r3
 800c652:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c656:	ed97 6a03 	vldr	s12, [r7, #12]
 800c65a:	eddf 5a78 	vldr	s11, [pc, #480]	; 800c83c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c65e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c662:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c666:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c66a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c66e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c672:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800c676:	e087      	b.n	800c788 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c678:	697b      	ldr	r3, [r7, #20]
 800c67a:	ee07 3a90 	vmov	s15, r3
 800c67e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c682:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800c840 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800c686:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c68a:	4b6a      	ldr	r3, [pc, #424]	; (800c834 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c68c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c68e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c692:	ee07 3a90 	vmov	s15, r3
 800c696:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c69a:	ed97 6a03 	vldr	s12, [r7, #12]
 800c69e:	eddf 5a67 	vldr	s11, [pc, #412]	; 800c83c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c6a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c6a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c6aa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c6ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c6b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c6b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c6ba:	e065      	b.n	800c788 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c6bc:	697b      	ldr	r3, [r7, #20]
 800c6be:	ee07 3a90 	vmov	s15, r3
 800c6c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c6c6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800c844 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800c6ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c6ce:	4b59      	ldr	r3, [pc, #356]	; (800c834 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c6d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c6d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c6d6:	ee07 3a90 	vmov	s15, r3
 800c6da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c6de:	ed97 6a03 	vldr	s12, [r7, #12]
 800c6e2:	eddf 5a56 	vldr	s11, [pc, #344]	; 800c83c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c6e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c6ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c6ee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c6f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c6f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c6fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c6fe:	e043      	b.n	800c788 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c700:	697b      	ldr	r3, [r7, #20]
 800c702:	ee07 3a90 	vmov	s15, r3
 800c706:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c70a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800c848 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800c70e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c712:	4b48      	ldr	r3, [pc, #288]	; (800c834 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c716:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c71a:	ee07 3a90 	vmov	s15, r3
 800c71e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c722:	ed97 6a03 	vldr	s12, [r7, #12]
 800c726:	eddf 5a45 	vldr	s11, [pc, #276]	; 800c83c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c72a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c72e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c732:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c736:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c73a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c73e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c742:	e021      	b.n	800c788 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c744:	697b      	ldr	r3, [r7, #20]
 800c746:	ee07 3a90 	vmov	s15, r3
 800c74a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c74e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800c844 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800c752:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c756:	4b37      	ldr	r3, [pc, #220]	; (800c834 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c75a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c75e:	ee07 3a90 	vmov	s15, r3
 800c762:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c766:	ed97 6a03 	vldr	s12, [r7, #12]
 800c76a:	eddf 5a34 	vldr	s11, [pc, #208]	; 800c83c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c76e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c772:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c776:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c77a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c77e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c782:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c786:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800c788:	4b2a      	ldr	r3, [pc, #168]	; (800c834 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c78a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c78c:	0a5b      	lsrs	r3, r3, #9
 800c78e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c792:	ee07 3a90 	vmov	s15, r3
 800c796:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c79a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c79e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c7a2:	edd7 6a07 	vldr	s13, [r7, #28]
 800c7a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c7aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c7ae:	ee17 2a90 	vmov	r2, s15
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800c7b6:	4b1f      	ldr	r3, [pc, #124]	; (800c834 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c7b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c7ba:	0c1b      	lsrs	r3, r3, #16
 800c7bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c7c0:	ee07 3a90 	vmov	s15, r3
 800c7c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c7c8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c7cc:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c7d0:	edd7 6a07 	vldr	s13, [r7, #28]
 800c7d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c7d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c7dc:	ee17 2a90 	vmov	r2, s15
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800c7e4:	4b13      	ldr	r3, [pc, #76]	; (800c834 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c7e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c7e8:	0e1b      	lsrs	r3, r3, #24
 800c7ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c7ee:	ee07 3a90 	vmov	s15, r3
 800c7f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c7f6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c7fa:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c7fe:	edd7 6a07 	vldr	s13, [r7, #28]
 800c802:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c806:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c80a:	ee17 2a90 	vmov	r2, s15
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800c812:	e008      	b.n	800c826 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	2200      	movs	r2, #0
 800c818:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	2200      	movs	r2, #0
 800c81e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	2200      	movs	r2, #0
 800c824:	609a      	str	r2, [r3, #8]
}
 800c826:	bf00      	nop
 800c828:	3724      	adds	r7, #36	; 0x24
 800c82a:	46bd      	mov	sp, r7
 800c82c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c830:	4770      	bx	lr
 800c832:	bf00      	nop
 800c834:	58024400 	.word	0x58024400
 800c838:	03d09000 	.word	0x03d09000
 800c83c:	46000000 	.word	0x46000000
 800c840:	4c742400 	.word	0x4c742400
 800c844:	4a742400 	.word	0x4a742400
 800c848:	4b189680 	.word	0x4b189680

0800c84c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800c84c:	b480      	push	{r7}
 800c84e:	b089      	sub	sp, #36	; 0x24
 800c850:	af00      	add	r7, sp, #0
 800c852:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c854:	4ba0      	ldr	r3, [pc, #640]	; (800cad8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c856:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c858:	f003 0303 	and.w	r3, r3, #3
 800c85c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800c85e:	4b9e      	ldr	r3, [pc, #632]	; (800cad8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c860:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c862:	091b      	lsrs	r3, r3, #4
 800c864:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c868:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800c86a:	4b9b      	ldr	r3, [pc, #620]	; (800cad8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c86c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c86e:	f003 0301 	and.w	r3, r3, #1
 800c872:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800c874:	4b98      	ldr	r3, [pc, #608]	; (800cad8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c876:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c878:	08db      	lsrs	r3, r3, #3
 800c87a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c87e:	693a      	ldr	r2, [r7, #16]
 800c880:	fb02 f303 	mul.w	r3, r2, r3
 800c884:	ee07 3a90 	vmov	s15, r3
 800c888:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c88c:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800c890:	697b      	ldr	r3, [r7, #20]
 800c892:	2b00      	cmp	r3, #0
 800c894:	f000 8111 	beq.w	800caba <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800c898:	69bb      	ldr	r3, [r7, #24]
 800c89a:	2b02      	cmp	r3, #2
 800c89c:	f000 8083 	beq.w	800c9a6 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800c8a0:	69bb      	ldr	r3, [r7, #24]
 800c8a2:	2b02      	cmp	r3, #2
 800c8a4:	f200 80a1 	bhi.w	800c9ea <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800c8a8:	69bb      	ldr	r3, [r7, #24]
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d003      	beq.n	800c8b6 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800c8ae:	69bb      	ldr	r3, [r7, #24]
 800c8b0:	2b01      	cmp	r3, #1
 800c8b2:	d056      	beq.n	800c962 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800c8b4:	e099      	b.n	800c9ea <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c8b6:	4b88      	ldr	r3, [pc, #544]	; (800cad8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c8b8:	681b      	ldr	r3, [r3, #0]
 800c8ba:	f003 0320 	and.w	r3, r3, #32
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d02d      	beq.n	800c91e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c8c2:	4b85      	ldr	r3, [pc, #532]	; (800cad8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	08db      	lsrs	r3, r3, #3
 800c8c8:	f003 0303 	and.w	r3, r3, #3
 800c8cc:	4a83      	ldr	r2, [pc, #524]	; (800cadc <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800c8ce:	fa22 f303 	lsr.w	r3, r2, r3
 800c8d2:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c8d4:	68bb      	ldr	r3, [r7, #8]
 800c8d6:	ee07 3a90 	vmov	s15, r3
 800c8da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c8de:	697b      	ldr	r3, [r7, #20]
 800c8e0:	ee07 3a90 	vmov	s15, r3
 800c8e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c8e8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c8ec:	4b7a      	ldr	r3, [pc, #488]	; (800cad8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c8ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c8f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c8f4:	ee07 3a90 	vmov	s15, r3
 800c8f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c8fc:	ed97 6a03 	vldr	s12, [r7, #12]
 800c900:	eddf 5a77 	vldr	s11, [pc, #476]	; 800cae0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800c904:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c908:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c90c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c910:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c914:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c918:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800c91c:	e087      	b.n	800ca2e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c91e:	697b      	ldr	r3, [r7, #20]
 800c920:	ee07 3a90 	vmov	s15, r3
 800c924:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c928:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800cae4 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800c92c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c930:	4b69      	ldr	r3, [pc, #420]	; (800cad8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c932:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c934:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c938:	ee07 3a90 	vmov	s15, r3
 800c93c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c940:	ed97 6a03 	vldr	s12, [r7, #12]
 800c944:	eddf 5a66 	vldr	s11, [pc, #408]	; 800cae0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800c948:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c94c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c950:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c954:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c958:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c95c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c960:	e065      	b.n	800ca2e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c962:	697b      	ldr	r3, [r7, #20]
 800c964:	ee07 3a90 	vmov	s15, r3
 800c968:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c96c:	eddf 6a5e 	vldr	s13, [pc, #376]	; 800cae8 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800c970:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c974:	4b58      	ldr	r3, [pc, #352]	; (800cad8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c976:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c978:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c97c:	ee07 3a90 	vmov	s15, r3
 800c980:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c984:	ed97 6a03 	vldr	s12, [r7, #12]
 800c988:	eddf 5a55 	vldr	s11, [pc, #340]	; 800cae0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800c98c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c990:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c994:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c998:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c99c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c9a0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c9a4:	e043      	b.n	800ca2e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c9a6:	697b      	ldr	r3, [r7, #20]
 800c9a8:	ee07 3a90 	vmov	s15, r3
 800c9ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c9b0:	eddf 6a4e 	vldr	s13, [pc, #312]	; 800caec <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800c9b4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c9b8:	4b47      	ldr	r3, [pc, #284]	; (800cad8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c9ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c9bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c9c0:	ee07 3a90 	vmov	s15, r3
 800c9c4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c9c8:	ed97 6a03 	vldr	s12, [r7, #12]
 800c9cc:	eddf 5a44 	vldr	s11, [pc, #272]	; 800cae0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800c9d0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c9d4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c9d8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c9dc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c9e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c9e4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c9e8:	e021      	b.n	800ca2e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c9ea:	697b      	ldr	r3, [r7, #20]
 800c9ec:	ee07 3a90 	vmov	s15, r3
 800c9f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c9f4:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800cae4 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800c9f8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c9fc:	4b36      	ldr	r3, [pc, #216]	; (800cad8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c9fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca04:	ee07 3a90 	vmov	s15, r3
 800ca08:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ca0c:	ed97 6a03 	vldr	s12, [r7, #12]
 800ca10:	eddf 5a33 	vldr	s11, [pc, #204]	; 800cae0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ca14:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ca18:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ca1c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ca20:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ca24:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ca28:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ca2c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800ca2e:	4b2a      	ldr	r3, [pc, #168]	; (800cad8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ca30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca32:	0a5b      	lsrs	r3, r3, #9
 800ca34:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ca38:	ee07 3a90 	vmov	s15, r3
 800ca3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca40:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ca44:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ca48:	edd7 6a07 	vldr	s13, [r7, #28]
 800ca4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ca50:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ca54:	ee17 2a90 	vmov	r2, s15
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800ca5c:	4b1e      	ldr	r3, [pc, #120]	; (800cad8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ca5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca60:	0c1b      	lsrs	r3, r3, #16
 800ca62:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ca66:	ee07 3a90 	vmov	s15, r3
 800ca6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca6e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ca72:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ca76:	edd7 6a07 	vldr	s13, [r7, #28]
 800ca7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ca7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ca82:	ee17 2a90 	vmov	r2, s15
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800ca8a:	4b13      	ldr	r3, [pc, #76]	; (800cad8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ca8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca8e:	0e1b      	lsrs	r3, r3, #24
 800ca90:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ca94:	ee07 3a90 	vmov	s15, r3
 800ca98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca9c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800caa0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800caa4:	edd7 6a07 	vldr	s13, [r7, #28]
 800caa8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800caac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cab0:	ee17 2a90 	vmov	r2, s15
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800cab8:	e008      	b.n	800cacc <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	2200      	movs	r2, #0
 800cabe:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	2200      	movs	r2, #0
 800cac4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	2200      	movs	r2, #0
 800caca:	609a      	str	r2, [r3, #8]
}
 800cacc:	bf00      	nop
 800cace:	3724      	adds	r7, #36	; 0x24
 800cad0:	46bd      	mov	sp, r7
 800cad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cad6:	4770      	bx	lr
 800cad8:	58024400 	.word	0x58024400
 800cadc:	03d09000 	.word	0x03d09000
 800cae0:	46000000 	.word	0x46000000
 800cae4:	4c742400 	.word	0x4c742400
 800cae8:	4a742400 	.word	0x4a742400
 800caec:	4b189680 	.word	0x4b189680

0800caf0 <HAL_RCCEx_CRSConfig>:
  * @brief  Start automatic synchronization for polling mode
  * @param  pInit Pointer on RCC_CRSInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit)
{
 800caf0:	b580      	push	{r7, lr}
 800caf2:	b084      	sub	sp, #16
 800caf4:	af00      	add	r7, sp, #0
 800caf6:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));

  /* CONFIGURATION */

  /* Before configuration, reset CRS registers to their default values*/
  __HAL_RCC_CRS_FORCE_RESET();
 800caf8:	4b26      	ldr	r3, [pc, #152]	; (800cb94 <HAL_RCCEx_CRSConfig+0xa4>)
 800cafa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800cafe:	4a25      	ldr	r2, [pc, #148]	; (800cb94 <HAL_RCCEx_CRSConfig+0xa4>)
 800cb00:	f043 0302 	orr.w	r3, r3, #2
 800cb04:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  __HAL_RCC_CRS_RELEASE_RESET();
 800cb08:	4b22      	ldr	r3, [pc, #136]	; (800cb94 <HAL_RCCEx_CRSConfig+0xa4>)
 800cb0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800cb0e:	4a21      	ldr	r2, [pc, #132]	; (800cb94 <HAL_RCCEx_CRSConfig+0xa4>)
 800cb10:	f023 0302 	bic.w	r3, r3, #2
 800cb14:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

  /* Set the SYNCDIV[2:0] bits according to Pre-scaler value */
  /* Set the SYNCSRC[1:0] bits according to Source value */
  /* Set the SYNCSPOL bit according to Polarity value */
  if ((HAL_GetREVID() <= REV_ID_Y) && (pInit->Source == RCC_CRS_SYNC_SOURCE_USB2))
 800cb18:	f7f6 ff50 	bl	80039bc <HAL_GetREVID>
 800cb1c:	4603      	mov	r3, r0
 800cb1e:	f241 0203 	movw	r2, #4099	; 0x1003
 800cb22:	4293      	cmp	r3, r2
 800cb24:	d80b      	bhi.n	800cb3e <HAL_RCCEx_CRSConfig+0x4e>
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	685b      	ldr	r3, [r3, #4]
 800cb2a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800cb2e:	d106      	bne.n	800cb3e <HAL_RCCEx_CRSConfig+0x4e>
  {
    /* Use Rev.Y value of USB2 */
    value = (pInit->Prescaler | RCC_CRS_SYNC_SOURCE_PIN | pInit->Polarity);
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	681a      	ldr	r2, [r3, #0]
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	689b      	ldr	r3, [r3, #8]
 800cb38:	4313      	orrs	r3, r2
 800cb3a:	60fb      	str	r3, [r7, #12]
 800cb3c:	e008      	b.n	800cb50 <HAL_RCCEx_CRSConfig+0x60>
  }
  else
  {
    value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	681a      	ldr	r2, [r3, #0]
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	685b      	ldr	r3, [r3, #4]
 800cb46:	431a      	orrs	r2, r3
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	689b      	ldr	r3, [r3, #8]
 800cb4c:	4313      	orrs	r3, r2
 800cb4e:	60fb      	str	r3, [r7, #12]
  }
  /* Set the RELOAD[15:0] bits according to ReloadValue value */
  value |= pInit->ReloadValue;
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	68db      	ldr	r3, [r3, #12]
 800cb54:	68fa      	ldr	r2, [r7, #12]
 800cb56:	4313      	orrs	r3, r2
 800cb58:	60fb      	str	r3, [r7, #12]
  /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
  value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	691b      	ldr	r3, [r3, #16]
 800cb5e:	041b      	lsls	r3, r3, #16
 800cb60:	68fa      	ldr	r2, [r7, #12]
 800cb62:	4313      	orrs	r3, r2
 800cb64:	60fb      	str	r3, [r7, #12]
  WRITE_REG(CRS->CFGR, value);
 800cb66:	4a0c      	ldr	r2, [pc, #48]	; (800cb98 <HAL_RCCEx_CRSConfig+0xa8>)
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	6053      	str	r3, [r2, #4]

  /* Adjust HSI48 oscillator smooth trimming */
  /* Set the TRIM[5:0] bits according to RCC_CRS_HSI48CalibrationValue value */
  MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
 800cb6c:	4b0a      	ldr	r3, [pc, #40]	; (800cb98 <HAL_RCCEx_CRSConfig+0xa8>)
 800cb6e:	681b      	ldr	r3, [r3, #0]
 800cb70:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	695b      	ldr	r3, [r3, #20]
 800cb78:	021b      	lsls	r3, r3, #8
 800cb7a:	4907      	ldr	r1, [pc, #28]	; (800cb98 <HAL_RCCEx_CRSConfig+0xa8>)
 800cb7c:	4313      	orrs	r3, r2
 800cb7e:	600b      	str	r3, [r1, #0]

  /* START AUTOMATIC SYNCHRONIZATION*/

  /* Enable Automatic trimming & Frequency error counter */
  SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
 800cb80:	4b05      	ldr	r3, [pc, #20]	; (800cb98 <HAL_RCCEx_CRSConfig+0xa8>)
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	4a04      	ldr	r2, [pc, #16]	; (800cb98 <HAL_RCCEx_CRSConfig+0xa8>)
 800cb86:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800cb8a:	6013      	str	r3, [r2, #0]
}
 800cb8c:	bf00      	nop
 800cb8e:	3710      	adds	r7, #16
 800cb90:	46bd      	mov	sp, r7
 800cb92:	bd80      	pop	{r7, pc}
 800cb94:	58024400 	.word	0x58024400
 800cb98:	40008400 	.word	0x40008400

0800cb9c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800cb9c:	b580      	push	{r7, lr}
 800cb9e:	b084      	sub	sp, #16
 800cba0:	af00      	add	r7, sp, #0
 800cba2:	6078      	str	r0, [r7, #4]
 800cba4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800cba6:	2300      	movs	r3, #0
 800cba8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800cbaa:	4b53      	ldr	r3, [pc, #332]	; (800ccf8 <RCCEx_PLL2_Config+0x15c>)
 800cbac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cbae:	f003 0303 	and.w	r3, r3, #3
 800cbb2:	2b03      	cmp	r3, #3
 800cbb4:	d101      	bne.n	800cbba <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800cbb6:	2301      	movs	r3, #1
 800cbb8:	e099      	b.n	800ccee <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800cbba:	4b4f      	ldr	r3, [pc, #316]	; (800ccf8 <RCCEx_PLL2_Config+0x15c>)
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	4a4e      	ldr	r2, [pc, #312]	; (800ccf8 <RCCEx_PLL2_Config+0x15c>)
 800cbc0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800cbc4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cbc6:	f7f6 fec9 	bl	800395c <HAL_GetTick>
 800cbca:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800cbcc:	e008      	b.n	800cbe0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800cbce:	f7f6 fec5 	bl	800395c <HAL_GetTick>
 800cbd2:	4602      	mov	r2, r0
 800cbd4:	68bb      	ldr	r3, [r7, #8]
 800cbd6:	1ad3      	subs	r3, r2, r3
 800cbd8:	2b02      	cmp	r3, #2
 800cbda:	d901      	bls.n	800cbe0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800cbdc:	2303      	movs	r3, #3
 800cbde:	e086      	b.n	800ccee <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800cbe0:	4b45      	ldr	r3, [pc, #276]	; (800ccf8 <RCCEx_PLL2_Config+0x15c>)
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cbe8:	2b00      	cmp	r3, #0
 800cbea:	d1f0      	bne.n	800cbce <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800cbec:	4b42      	ldr	r3, [pc, #264]	; (800ccf8 <RCCEx_PLL2_Config+0x15c>)
 800cbee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cbf0:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	681b      	ldr	r3, [r3, #0]
 800cbf8:	031b      	lsls	r3, r3, #12
 800cbfa:	493f      	ldr	r1, [pc, #252]	; (800ccf8 <RCCEx_PLL2_Config+0x15c>)
 800cbfc:	4313      	orrs	r3, r2
 800cbfe:	628b      	str	r3, [r1, #40]	; 0x28
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	685b      	ldr	r3, [r3, #4]
 800cc04:	3b01      	subs	r3, #1
 800cc06:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	689b      	ldr	r3, [r3, #8]
 800cc0e:	3b01      	subs	r3, #1
 800cc10:	025b      	lsls	r3, r3, #9
 800cc12:	b29b      	uxth	r3, r3
 800cc14:	431a      	orrs	r2, r3
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	68db      	ldr	r3, [r3, #12]
 800cc1a:	3b01      	subs	r3, #1
 800cc1c:	041b      	lsls	r3, r3, #16
 800cc1e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800cc22:	431a      	orrs	r2, r3
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	691b      	ldr	r3, [r3, #16]
 800cc28:	3b01      	subs	r3, #1
 800cc2a:	061b      	lsls	r3, r3, #24
 800cc2c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800cc30:	4931      	ldr	r1, [pc, #196]	; (800ccf8 <RCCEx_PLL2_Config+0x15c>)
 800cc32:	4313      	orrs	r3, r2
 800cc34:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800cc36:	4b30      	ldr	r3, [pc, #192]	; (800ccf8 <RCCEx_PLL2_Config+0x15c>)
 800cc38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc3a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	695b      	ldr	r3, [r3, #20]
 800cc42:	492d      	ldr	r1, [pc, #180]	; (800ccf8 <RCCEx_PLL2_Config+0x15c>)
 800cc44:	4313      	orrs	r3, r2
 800cc46:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800cc48:	4b2b      	ldr	r3, [pc, #172]	; (800ccf8 <RCCEx_PLL2_Config+0x15c>)
 800cc4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc4c:	f023 0220 	bic.w	r2, r3, #32
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	699b      	ldr	r3, [r3, #24]
 800cc54:	4928      	ldr	r1, [pc, #160]	; (800ccf8 <RCCEx_PLL2_Config+0x15c>)
 800cc56:	4313      	orrs	r3, r2
 800cc58:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800cc5a:	4b27      	ldr	r3, [pc, #156]	; (800ccf8 <RCCEx_PLL2_Config+0x15c>)
 800cc5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc5e:	4a26      	ldr	r2, [pc, #152]	; (800ccf8 <RCCEx_PLL2_Config+0x15c>)
 800cc60:	f023 0310 	bic.w	r3, r3, #16
 800cc64:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800cc66:	4b24      	ldr	r3, [pc, #144]	; (800ccf8 <RCCEx_PLL2_Config+0x15c>)
 800cc68:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800cc6a:	4b24      	ldr	r3, [pc, #144]	; (800ccfc <RCCEx_PLL2_Config+0x160>)
 800cc6c:	4013      	ands	r3, r2
 800cc6e:	687a      	ldr	r2, [r7, #4]
 800cc70:	69d2      	ldr	r2, [r2, #28]
 800cc72:	00d2      	lsls	r2, r2, #3
 800cc74:	4920      	ldr	r1, [pc, #128]	; (800ccf8 <RCCEx_PLL2_Config+0x15c>)
 800cc76:	4313      	orrs	r3, r2
 800cc78:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800cc7a:	4b1f      	ldr	r3, [pc, #124]	; (800ccf8 <RCCEx_PLL2_Config+0x15c>)
 800cc7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc7e:	4a1e      	ldr	r2, [pc, #120]	; (800ccf8 <RCCEx_PLL2_Config+0x15c>)
 800cc80:	f043 0310 	orr.w	r3, r3, #16
 800cc84:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800cc86:	683b      	ldr	r3, [r7, #0]
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	d106      	bne.n	800cc9a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800cc8c:	4b1a      	ldr	r3, [pc, #104]	; (800ccf8 <RCCEx_PLL2_Config+0x15c>)
 800cc8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc90:	4a19      	ldr	r2, [pc, #100]	; (800ccf8 <RCCEx_PLL2_Config+0x15c>)
 800cc92:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800cc96:	62d3      	str	r3, [r2, #44]	; 0x2c
 800cc98:	e00f      	b.n	800ccba <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800cc9a:	683b      	ldr	r3, [r7, #0]
 800cc9c:	2b01      	cmp	r3, #1
 800cc9e:	d106      	bne.n	800ccae <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800cca0:	4b15      	ldr	r3, [pc, #84]	; (800ccf8 <RCCEx_PLL2_Config+0x15c>)
 800cca2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cca4:	4a14      	ldr	r2, [pc, #80]	; (800ccf8 <RCCEx_PLL2_Config+0x15c>)
 800cca6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ccaa:	62d3      	str	r3, [r2, #44]	; 0x2c
 800ccac:	e005      	b.n	800ccba <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800ccae:	4b12      	ldr	r3, [pc, #72]	; (800ccf8 <RCCEx_PLL2_Config+0x15c>)
 800ccb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ccb2:	4a11      	ldr	r2, [pc, #68]	; (800ccf8 <RCCEx_PLL2_Config+0x15c>)
 800ccb4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ccb8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800ccba:	4b0f      	ldr	r3, [pc, #60]	; (800ccf8 <RCCEx_PLL2_Config+0x15c>)
 800ccbc:	681b      	ldr	r3, [r3, #0]
 800ccbe:	4a0e      	ldr	r2, [pc, #56]	; (800ccf8 <RCCEx_PLL2_Config+0x15c>)
 800ccc0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800ccc4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ccc6:	f7f6 fe49 	bl	800395c <HAL_GetTick>
 800ccca:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800cccc:	e008      	b.n	800cce0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800ccce:	f7f6 fe45 	bl	800395c <HAL_GetTick>
 800ccd2:	4602      	mov	r2, r0
 800ccd4:	68bb      	ldr	r3, [r7, #8]
 800ccd6:	1ad3      	subs	r3, r2, r3
 800ccd8:	2b02      	cmp	r3, #2
 800ccda:	d901      	bls.n	800cce0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800ccdc:	2303      	movs	r3, #3
 800ccde:	e006      	b.n	800ccee <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800cce0:	4b05      	ldr	r3, [pc, #20]	; (800ccf8 <RCCEx_PLL2_Config+0x15c>)
 800cce2:	681b      	ldr	r3, [r3, #0]
 800cce4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	d0f0      	beq.n	800ccce <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800ccec:	7bfb      	ldrb	r3, [r7, #15]
}
 800ccee:	4618      	mov	r0, r3
 800ccf0:	3710      	adds	r7, #16
 800ccf2:	46bd      	mov	sp, r7
 800ccf4:	bd80      	pop	{r7, pc}
 800ccf6:	bf00      	nop
 800ccf8:	58024400 	.word	0x58024400
 800ccfc:	ffff0007 	.word	0xffff0007

0800cd00 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800cd00:	b580      	push	{r7, lr}
 800cd02:	b084      	sub	sp, #16
 800cd04:	af00      	add	r7, sp, #0
 800cd06:	6078      	str	r0, [r7, #4]
 800cd08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800cd0a:	2300      	movs	r3, #0
 800cd0c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800cd0e:	4b53      	ldr	r3, [pc, #332]	; (800ce5c <RCCEx_PLL3_Config+0x15c>)
 800cd10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cd12:	f003 0303 	and.w	r3, r3, #3
 800cd16:	2b03      	cmp	r3, #3
 800cd18:	d101      	bne.n	800cd1e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800cd1a:	2301      	movs	r3, #1
 800cd1c:	e099      	b.n	800ce52 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800cd1e:	4b4f      	ldr	r3, [pc, #316]	; (800ce5c <RCCEx_PLL3_Config+0x15c>)
 800cd20:	681b      	ldr	r3, [r3, #0]
 800cd22:	4a4e      	ldr	r2, [pc, #312]	; (800ce5c <RCCEx_PLL3_Config+0x15c>)
 800cd24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800cd28:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cd2a:	f7f6 fe17 	bl	800395c <HAL_GetTick>
 800cd2e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800cd30:	e008      	b.n	800cd44 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800cd32:	f7f6 fe13 	bl	800395c <HAL_GetTick>
 800cd36:	4602      	mov	r2, r0
 800cd38:	68bb      	ldr	r3, [r7, #8]
 800cd3a:	1ad3      	subs	r3, r2, r3
 800cd3c:	2b02      	cmp	r3, #2
 800cd3e:	d901      	bls.n	800cd44 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800cd40:	2303      	movs	r3, #3
 800cd42:	e086      	b.n	800ce52 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800cd44:	4b45      	ldr	r3, [pc, #276]	; (800ce5c <RCCEx_PLL3_Config+0x15c>)
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800cd4c:	2b00      	cmp	r3, #0
 800cd4e:	d1f0      	bne.n	800cd32 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800cd50:	4b42      	ldr	r3, [pc, #264]	; (800ce5c <RCCEx_PLL3_Config+0x15c>)
 800cd52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cd54:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	051b      	lsls	r3, r3, #20
 800cd5e:	493f      	ldr	r1, [pc, #252]	; (800ce5c <RCCEx_PLL3_Config+0x15c>)
 800cd60:	4313      	orrs	r3, r2
 800cd62:	628b      	str	r3, [r1, #40]	; 0x28
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	685b      	ldr	r3, [r3, #4]
 800cd68:	3b01      	subs	r3, #1
 800cd6a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	689b      	ldr	r3, [r3, #8]
 800cd72:	3b01      	subs	r3, #1
 800cd74:	025b      	lsls	r3, r3, #9
 800cd76:	b29b      	uxth	r3, r3
 800cd78:	431a      	orrs	r2, r3
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	68db      	ldr	r3, [r3, #12]
 800cd7e:	3b01      	subs	r3, #1
 800cd80:	041b      	lsls	r3, r3, #16
 800cd82:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800cd86:	431a      	orrs	r2, r3
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	691b      	ldr	r3, [r3, #16]
 800cd8c:	3b01      	subs	r3, #1
 800cd8e:	061b      	lsls	r3, r3, #24
 800cd90:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800cd94:	4931      	ldr	r1, [pc, #196]	; (800ce5c <RCCEx_PLL3_Config+0x15c>)
 800cd96:	4313      	orrs	r3, r2
 800cd98:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800cd9a:	4b30      	ldr	r3, [pc, #192]	; (800ce5c <RCCEx_PLL3_Config+0x15c>)
 800cd9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd9e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	695b      	ldr	r3, [r3, #20]
 800cda6:	492d      	ldr	r1, [pc, #180]	; (800ce5c <RCCEx_PLL3_Config+0x15c>)
 800cda8:	4313      	orrs	r3, r2
 800cdaa:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800cdac:	4b2b      	ldr	r3, [pc, #172]	; (800ce5c <RCCEx_PLL3_Config+0x15c>)
 800cdae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cdb0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	699b      	ldr	r3, [r3, #24]
 800cdb8:	4928      	ldr	r1, [pc, #160]	; (800ce5c <RCCEx_PLL3_Config+0x15c>)
 800cdba:	4313      	orrs	r3, r2
 800cdbc:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800cdbe:	4b27      	ldr	r3, [pc, #156]	; (800ce5c <RCCEx_PLL3_Config+0x15c>)
 800cdc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cdc2:	4a26      	ldr	r2, [pc, #152]	; (800ce5c <RCCEx_PLL3_Config+0x15c>)
 800cdc4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800cdc8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800cdca:	4b24      	ldr	r3, [pc, #144]	; (800ce5c <RCCEx_PLL3_Config+0x15c>)
 800cdcc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cdce:	4b24      	ldr	r3, [pc, #144]	; (800ce60 <RCCEx_PLL3_Config+0x160>)
 800cdd0:	4013      	ands	r3, r2
 800cdd2:	687a      	ldr	r2, [r7, #4]
 800cdd4:	69d2      	ldr	r2, [r2, #28]
 800cdd6:	00d2      	lsls	r2, r2, #3
 800cdd8:	4920      	ldr	r1, [pc, #128]	; (800ce5c <RCCEx_PLL3_Config+0x15c>)
 800cdda:	4313      	orrs	r3, r2
 800cddc:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800cdde:	4b1f      	ldr	r3, [pc, #124]	; (800ce5c <RCCEx_PLL3_Config+0x15c>)
 800cde0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cde2:	4a1e      	ldr	r2, [pc, #120]	; (800ce5c <RCCEx_PLL3_Config+0x15c>)
 800cde4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cde8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800cdea:	683b      	ldr	r3, [r7, #0]
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	d106      	bne.n	800cdfe <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800cdf0:	4b1a      	ldr	r3, [pc, #104]	; (800ce5c <RCCEx_PLL3_Config+0x15c>)
 800cdf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cdf4:	4a19      	ldr	r2, [pc, #100]	; (800ce5c <RCCEx_PLL3_Config+0x15c>)
 800cdf6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800cdfa:	62d3      	str	r3, [r2, #44]	; 0x2c
 800cdfc:	e00f      	b.n	800ce1e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800cdfe:	683b      	ldr	r3, [r7, #0]
 800ce00:	2b01      	cmp	r3, #1
 800ce02:	d106      	bne.n	800ce12 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800ce04:	4b15      	ldr	r3, [pc, #84]	; (800ce5c <RCCEx_PLL3_Config+0x15c>)
 800ce06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce08:	4a14      	ldr	r2, [pc, #80]	; (800ce5c <RCCEx_PLL3_Config+0x15c>)
 800ce0a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800ce0e:	62d3      	str	r3, [r2, #44]	; 0x2c
 800ce10:	e005      	b.n	800ce1e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800ce12:	4b12      	ldr	r3, [pc, #72]	; (800ce5c <RCCEx_PLL3_Config+0x15c>)
 800ce14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce16:	4a11      	ldr	r2, [pc, #68]	; (800ce5c <RCCEx_PLL3_Config+0x15c>)
 800ce18:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800ce1c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800ce1e:	4b0f      	ldr	r3, [pc, #60]	; (800ce5c <RCCEx_PLL3_Config+0x15c>)
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	4a0e      	ldr	r2, [pc, #56]	; (800ce5c <RCCEx_PLL3_Config+0x15c>)
 800ce24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ce28:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ce2a:	f7f6 fd97 	bl	800395c <HAL_GetTick>
 800ce2e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800ce30:	e008      	b.n	800ce44 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800ce32:	f7f6 fd93 	bl	800395c <HAL_GetTick>
 800ce36:	4602      	mov	r2, r0
 800ce38:	68bb      	ldr	r3, [r7, #8]
 800ce3a:	1ad3      	subs	r3, r2, r3
 800ce3c:	2b02      	cmp	r3, #2
 800ce3e:	d901      	bls.n	800ce44 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800ce40:	2303      	movs	r3, #3
 800ce42:	e006      	b.n	800ce52 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800ce44:	4b05      	ldr	r3, [pc, #20]	; (800ce5c <RCCEx_PLL3_Config+0x15c>)
 800ce46:	681b      	ldr	r3, [r3, #0]
 800ce48:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ce4c:	2b00      	cmp	r3, #0
 800ce4e:	d0f0      	beq.n	800ce32 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800ce50:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce52:	4618      	mov	r0, r3
 800ce54:	3710      	adds	r7, #16
 800ce56:	46bd      	mov	sp, r7
 800ce58:	bd80      	pop	{r7, pc}
 800ce5a:	bf00      	nop
 800ce5c:	58024400 	.word	0x58024400
 800ce60:	ffff0007 	.word	0xffff0007

0800ce64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ce64:	b580      	push	{r7, lr}
 800ce66:	b082      	sub	sp, #8
 800ce68:	af00      	add	r7, sp, #0
 800ce6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	2b00      	cmp	r3, #0
 800ce70:	d101      	bne.n	800ce76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ce72:	2301      	movs	r3, #1
 800ce74:	e049      	b.n	800cf0a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ce7c:	b2db      	uxtb	r3, r3
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	d106      	bne.n	800ce90 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	2200      	movs	r2, #0
 800ce86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ce8a:	6878      	ldr	r0, [r7, #4]
 800ce8c:	f7f6 f830 	bl	8002ef0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	2202      	movs	r2, #2
 800ce94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	681a      	ldr	r2, [r3, #0]
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	3304      	adds	r3, #4
 800cea0:	4619      	mov	r1, r3
 800cea2:	4610      	mov	r0, r2
 800cea4:	f000 f92e 	bl	800d104 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	2201      	movs	r2, #1
 800ceac:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	2201      	movs	r2, #1
 800ceb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	2201      	movs	r2, #1
 800cebc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	2201      	movs	r2, #1
 800cec4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	2201      	movs	r2, #1
 800cecc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	2201      	movs	r2, #1
 800ced4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	2201      	movs	r2, #1
 800cedc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	2201      	movs	r2, #1
 800cee4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	2201      	movs	r2, #1
 800ceec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	2201      	movs	r2, #1
 800cef4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	2201      	movs	r2, #1
 800cefc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	2201      	movs	r2, #1
 800cf04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800cf08:	2300      	movs	r3, #0
}
 800cf0a:	4618      	mov	r0, r3
 800cf0c:	3708      	adds	r7, #8
 800cf0e:	46bd      	mov	sp, r7
 800cf10:	bd80      	pop	{r7, pc}
	...

0800cf14 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800cf14:	b580      	push	{r7, lr}
 800cf16:	b084      	sub	sp, #16
 800cf18:	af00      	add	r7, sp, #0
 800cf1a:	6078      	str	r0, [r7, #4]
 800cf1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800cf1e:	2300      	movs	r3, #0
 800cf20:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cf28:	2b01      	cmp	r3, #1
 800cf2a:	d101      	bne.n	800cf30 <HAL_TIM_ConfigClockSource+0x1c>
 800cf2c:	2302      	movs	r3, #2
 800cf2e:	e0dc      	b.n	800d0ea <HAL_TIM_ConfigClockSource+0x1d6>
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	2201      	movs	r2, #1
 800cf34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	2202      	movs	r2, #2
 800cf3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	681b      	ldr	r3, [r3, #0]
 800cf44:	689b      	ldr	r3, [r3, #8]
 800cf46:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800cf48:	68ba      	ldr	r2, [r7, #8]
 800cf4a:	4b6a      	ldr	r3, [pc, #424]	; (800d0f4 <HAL_TIM_ConfigClockSource+0x1e0>)
 800cf4c:	4013      	ands	r3, r2
 800cf4e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cf50:	68bb      	ldr	r3, [r7, #8]
 800cf52:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800cf56:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	68ba      	ldr	r2, [r7, #8]
 800cf5e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800cf60:	683b      	ldr	r3, [r7, #0]
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	4a64      	ldr	r2, [pc, #400]	; (800d0f8 <HAL_TIM_ConfigClockSource+0x1e4>)
 800cf66:	4293      	cmp	r3, r2
 800cf68:	f000 80a9 	beq.w	800d0be <HAL_TIM_ConfigClockSource+0x1aa>
 800cf6c:	4a62      	ldr	r2, [pc, #392]	; (800d0f8 <HAL_TIM_ConfigClockSource+0x1e4>)
 800cf6e:	4293      	cmp	r3, r2
 800cf70:	f200 80ae 	bhi.w	800d0d0 <HAL_TIM_ConfigClockSource+0x1bc>
 800cf74:	4a61      	ldr	r2, [pc, #388]	; (800d0fc <HAL_TIM_ConfigClockSource+0x1e8>)
 800cf76:	4293      	cmp	r3, r2
 800cf78:	f000 80a1 	beq.w	800d0be <HAL_TIM_ConfigClockSource+0x1aa>
 800cf7c:	4a5f      	ldr	r2, [pc, #380]	; (800d0fc <HAL_TIM_ConfigClockSource+0x1e8>)
 800cf7e:	4293      	cmp	r3, r2
 800cf80:	f200 80a6 	bhi.w	800d0d0 <HAL_TIM_ConfigClockSource+0x1bc>
 800cf84:	4a5e      	ldr	r2, [pc, #376]	; (800d100 <HAL_TIM_ConfigClockSource+0x1ec>)
 800cf86:	4293      	cmp	r3, r2
 800cf88:	f000 8099 	beq.w	800d0be <HAL_TIM_ConfigClockSource+0x1aa>
 800cf8c:	4a5c      	ldr	r2, [pc, #368]	; (800d100 <HAL_TIM_ConfigClockSource+0x1ec>)
 800cf8e:	4293      	cmp	r3, r2
 800cf90:	f200 809e 	bhi.w	800d0d0 <HAL_TIM_ConfigClockSource+0x1bc>
 800cf94:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800cf98:	f000 8091 	beq.w	800d0be <HAL_TIM_ConfigClockSource+0x1aa>
 800cf9c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800cfa0:	f200 8096 	bhi.w	800d0d0 <HAL_TIM_ConfigClockSource+0x1bc>
 800cfa4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800cfa8:	f000 8089 	beq.w	800d0be <HAL_TIM_ConfigClockSource+0x1aa>
 800cfac:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800cfb0:	f200 808e 	bhi.w	800d0d0 <HAL_TIM_ConfigClockSource+0x1bc>
 800cfb4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cfb8:	d03e      	beq.n	800d038 <HAL_TIM_ConfigClockSource+0x124>
 800cfba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cfbe:	f200 8087 	bhi.w	800d0d0 <HAL_TIM_ConfigClockSource+0x1bc>
 800cfc2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cfc6:	f000 8086 	beq.w	800d0d6 <HAL_TIM_ConfigClockSource+0x1c2>
 800cfca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cfce:	d87f      	bhi.n	800d0d0 <HAL_TIM_ConfigClockSource+0x1bc>
 800cfd0:	2b70      	cmp	r3, #112	; 0x70
 800cfd2:	d01a      	beq.n	800d00a <HAL_TIM_ConfigClockSource+0xf6>
 800cfd4:	2b70      	cmp	r3, #112	; 0x70
 800cfd6:	d87b      	bhi.n	800d0d0 <HAL_TIM_ConfigClockSource+0x1bc>
 800cfd8:	2b60      	cmp	r3, #96	; 0x60
 800cfda:	d050      	beq.n	800d07e <HAL_TIM_ConfigClockSource+0x16a>
 800cfdc:	2b60      	cmp	r3, #96	; 0x60
 800cfde:	d877      	bhi.n	800d0d0 <HAL_TIM_ConfigClockSource+0x1bc>
 800cfe0:	2b50      	cmp	r3, #80	; 0x50
 800cfe2:	d03c      	beq.n	800d05e <HAL_TIM_ConfigClockSource+0x14a>
 800cfe4:	2b50      	cmp	r3, #80	; 0x50
 800cfe6:	d873      	bhi.n	800d0d0 <HAL_TIM_ConfigClockSource+0x1bc>
 800cfe8:	2b40      	cmp	r3, #64	; 0x40
 800cfea:	d058      	beq.n	800d09e <HAL_TIM_ConfigClockSource+0x18a>
 800cfec:	2b40      	cmp	r3, #64	; 0x40
 800cfee:	d86f      	bhi.n	800d0d0 <HAL_TIM_ConfigClockSource+0x1bc>
 800cff0:	2b30      	cmp	r3, #48	; 0x30
 800cff2:	d064      	beq.n	800d0be <HAL_TIM_ConfigClockSource+0x1aa>
 800cff4:	2b30      	cmp	r3, #48	; 0x30
 800cff6:	d86b      	bhi.n	800d0d0 <HAL_TIM_ConfigClockSource+0x1bc>
 800cff8:	2b20      	cmp	r3, #32
 800cffa:	d060      	beq.n	800d0be <HAL_TIM_ConfigClockSource+0x1aa>
 800cffc:	2b20      	cmp	r3, #32
 800cffe:	d867      	bhi.n	800d0d0 <HAL_TIM_ConfigClockSource+0x1bc>
 800d000:	2b00      	cmp	r3, #0
 800d002:	d05c      	beq.n	800d0be <HAL_TIM_ConfigClockSource+0x1aa>
 800d004:	2b10      	cmp	r3, #16
 800d006:	d05a      	beq.n	800d0be <HAL_TIM_ConfigClockSource+0x1aa>
 800d008:	e062      	b.n	800d0d0 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800d00e:	683b      	ldr	r3, [r7, #0]
 800d010:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800d012:	683b      	ldr	r3, [r7, #0]
 800d014:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800d016:	683b      	ldr	r3, [r7, #0]
 800d018:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800d01a:	f000 f98b 	bl	800d334 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	681b      	ldr	r3, [r3, #0]
 800d022:	689b      	ldr	r3, [r3, #8]
 800d024:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d026:	68bb      	ldr	r3, [r7, #8]
 800d028:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800d02c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	681b      	ldr	r3, [r3, #0]
 800d032:	68ba      	ldr	r2, [r7, #8]
 800d034:	609a      	str	r2, [r3, #8]
      break;
 800d036:	e04f      	b.n	800d0d8 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800d03c:	683b      	ldr	r3, [r7, #0]
 800d03e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800d040:	683b      	ldr	r3, [r7, #0]
 800d042:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800d044:	683b      	ldr	r3, [r7, #0]
 800d046:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800d048:	f000 f974 	bl	800d334 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	681b      	ldr	r3, [r3, #0]
 800d050:	689a      	ldr	r2, [r3, #8]
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	681b      	ldr	r3, [r3, #0]
 800d056:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800d05a:	609a      	str	r2, [r3, #8]
      break;
 800d05c:	e03c      	b.n	800d0d8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d062:	683b      	ldr	r3, [r7, #0]
 800d064:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d066:	683b      	ldr	r3, [r7, #0]
 800d068:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d06a:	461a      	mov	r2, r3
 800d06c:	f000 f8e4 	bl	800d238 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	681b      	ldr	r3, [r3, #0]
 800d074:	2150      	movs	r1, #80	; 0x50
 800d076:	4618      	mov	r0, r3
 800d078:	f000 f93e 	bl	800d2f8 <TIM_ITRx_SetConfig>
      break;
 800d07c:	e02c      	b.n	800d0d8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d082:	683b      	ldr	r3, [r7, #0]
 800d084:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d086:	683b      	ldr	r3, [r7, #0]
 800d088:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800d08a:	461a      	mov	r2, r3
 800d08c:	f000 f903 	bl	800d296 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	681b      	ldr	r3, [r3, #0]
 800d094:	2160      	movs	r1, #96	; 0x60
 800d096:	4618      	mov	r0, r3
 800d098:	f000 f92e 	bl	800d2f8 <TIM_ITRx_SetConfig>
      break;
 800d09c:	e01c      	b.n	800d0d8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d0a2:	683b      	ldr	r3, [r7, #0]
 800d0a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d0a6:	683b      	ldr	r3, [r7, #0]
 800d0a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d0aa:	461a      	mov	r2, r3
 800d0ac:	f000 f8c4 	bl	800d238 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	2140      	movs	r1, #64	; 0x40
 800d0b6:	4618      	mov	r0, r3
 800d0b8:	f000 f91e 	bl	800d2f8 <TIM_ITRx_SetConfig>
      break;
 800d0bc:	e00c      	b.n	800d0d8 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	681a      	ldr	r2, [r3, #0]
 800d0c2:	683b      	ldr	r3, [r7, #0]
 800d0c4:	681b      	ldr	r3, [r3, #0]
 800d0c6:	4619      	mov	r1, r3
 800d0c8:	4610      	mov	r0, r2
 800d0ca:	f000 f915 	bl	800d2f8 <TIM_ITRx_SetConfig>
      break;
 800d0ce:	e003      	b.n	800d0d8 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800d0d0:	2301      	movs	r3, #1
 800d0d2:	73fb      	strb	r3, [r7, #15]
      break;
 800d0d4:	e000      	b.n	800d0d8 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800d0d6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	2201      	movs	r2, #1
 800d0dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	2200      	movs	r2, #0
 800d0e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800d0e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0ea:	4618      	mov	r0, r3
 800d0ec:	3710      	adds	r7, #16
 800d0ee:	46bd      	mov	sp, r7
 800d0f0:	bd80      	pop	{r7, pc}
 800d0f2:	bf00      	nop
 800d0f4:	ffceff88 	.word	0xffceff88
 800d0f8:	00100040 	.word	0x00100040
 800d0fc:	00100030 	.word	0x00100030
 800d100:	00100020 	.word	0x00100020

0800d104 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800d104:	b480      	push	{r7}
 800d106:	b085      	sub	sp, #20
 800d108:	af00      	add	r7, sp, #0
 800d10a:	6078      	str	r0, [r7, #4]
 800d10c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	681b      	ldr	r3, [r3, #0]
 800d112:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	4a40      	ldr	r2, [pc, #256]	; (800d218 <TIM_Base_SetConfig+0x114>)
 800d118:	4293      	cmp	r3, r2
 800d11a:	d013      	beq.n	800d144 <TIM_Base_SetConfig+0x40>
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d122:	d00f      	beq.n	800d144 <TIM_Base_SetConfig+0x40>
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	4a3d      	ldr	r2, [pc, #244]	; (800d21c <TIM_Base_SetConfig+0x118>)
 800d128:	4293      	cmp	r3, r2
 800d12a:	d00b      	beq.n	800d144 <TIM_Base_SetConfig+0x40>
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	4a3c      	ldr	r2, [pc, #240]	; (800d220 <TIM_Base_SetConfig+0x11c>)
 800d130:	4293      	cmp	r3, r2
 800d132:	d007      	beq.n	800d144 <TIM_Base_SetConfig+0x40>
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	4a3b      	ldr	r2, [pc, #236]	; (800d224 <TIM_Base_SetConfig+0x120>)
 800d138:	4293      	cmp	r3, r2
 800d13a:	d003      	beq.n	800d144 <TIM_Base_SetConfig+0x40>
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	4a3a      	ldr	r2, [pc, #232]	; (800d228 <TIM_Base_SetConfig+0x124>)
 800d140:	4293      	cmp	r3, r2
 800d142:	d108      	bne.n	800d156 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d144:	68fb      	ldr	r3, [r7, #12]
 800d146:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d14a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d14c:	683b      	ldr	r3, [r7, #0]
 800d14e:	685b      	ldr	r3, [r3, #4]
 800d150:	68fa      	ldr	r2, [r7, #12]
 800d152:	4313      	orrs	r3, r2
 800d154:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	4a2f      	ldr	r2, [pc, #188]	; (800d218 <TIM_Base_SetConfig+0x114>)
 800d15a:	4293      	cmp	r3, r2
 800d15c:	d01f      	beq.n	800d19e <TIM_Base_SetConfig+0x9a>
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d164:	d01b      	beq.n	800d19e <TIM_Base_SetConfig+0x9a>
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	4a2c      	ldr	r2, [pc, #176]	; (800d21c <TIM_Base_SetConfig+0x118>)
 800d16a:	4293      	cmp	r3, r2
 800d16c:	d017      	beq.n	800d19e <TIM_Base_SetConfig+0x9a>
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	4a2b      	ldr	r2, [pc, #172]	; (800d220 <TIM_Base_SetConfig+0x11c>)
 800d172:	4293      	cmp	r3, r2
 800d174:	d013      	beq.n	800d19e <TIM_Base_SetConfig+0x9a>
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	4a2a      	ldr	r2, [pc, #168]	; (800d224 <TIM_Base_SetConfig+0x120>)
 800d17a:	4293      	cmp	r3, r2
 800d17c:	d00f      	beq.n	800d19e <TIM_Base_SetConfig+0x9a>
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	4a29      	ldr	r2, [pc, #164]	; (800d228 <TIM_Base_SetConfig+0x124>)
 800d182:	4293      	cmp	r3, r2
 800d184:	d00b      	beq.n	800d19e <TIM_Base_SetConfig+0x9a>
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	4a28      	ldr	r2, [pc, #160]	; (800d22c <TIM_Base_SetConfig+0x128>)
 800d18a:	4293      	cmp	r3, r2
 800d18c:	d007      	beq.n	800d19e <TIM_Base_SetConfig+0x9a>
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	4a27      	ldr	r2, [pc, #156]	; (800d230 <TIM_Base_SetConfig+0x12c>)
 800d192:	4293      	cmp	r3, r2
 800d194:	d003      	beq.n	800d19e <TIM_Base_SetConfig+0x9a>
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	4a26      	ldr	r2, [pc, #152]	; (800d234 <TIM_Base_SetConfig+0x130>)
 800d19a:	4293      	cmp	r3, r2
 800d19c:	d108      	bne.n	800d1b0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d19e:	68fb      	ldr	r3, [r7, #12]
 800d1a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d1a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d1a6:	683b      	ldr	r3, [r7, #0]
 800d1a8:	68db      	ldr	r3, [r3, #12]
 800d1aa:	68fa      	ldr	r2, [r7, #12]
 800d1ac:	4313      	orrs	r3, r2
 800d1ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d1b0:	68fb      	ldr	r3, [r7, #12]
 800d1b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d1b6:	683b      	ldr	r3, [r7, #0]
 800d1b8:	695b      	ldr	r3, [r3, #20]
 800d1ba:	4313      	orrs	r3, r2
 800d1bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	68fa      	ldr	r2, [r7, #12]
 800d1c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d1c4:	683b      	ldr	r3, [r7, #0]
 800d1c6:	689a      	ldr	r2, [r3, #8]
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d1cc:	683b      	ldr	r3, [r7, #0]
 800d1ce:	681a      	ldr	r2, [r3, #0]
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	4a10      	ldr	r2, [pc, #64]	; (800d218 <TIM_Base_SetConfig+0x114>)
 800d1d8:	4293      	cmp	r3, r2
 800d1da:	d00f      	beq.n	800d1fc <TIM_Base_SetConfig+0xf8>
 800d1dc:	687b      	ldr	r3, [r7, #4]
 800d1de:	4a12      	ldr	r2, [pc, #72]	; (800d228 <TIM_Base_SetConfig+0x124>)
 800d1e0:	4293      	cmp	r3, r2
 800d1e2:	d00b      	beq.n	800d1fc <TIM_Base_SetConfig+0xf8>
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	4a11      	ldr	r2, [pc, #68]	; (800d22c <TIM_Base_SetConfig+0x128>)
 800d1e8:	4293      	cmp	r3, r2
 800d1ea:	d007      	beq.n	800d1fc <TIM_Base_SetConfig+0xf8>
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	4a10      	ldr	r2, [pc, #64]	; (800d230 <TIM_Base_SetConfig+0x12c>)
 800d1f0:	4293      	cmp	r3, r2
 800d1f2:	d003      	beq.n	800d1fc <TIM_Base_SetConfig+0xf8>
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	4a0f      	ldr	r2, [pc, #60]	; (800d234 <TIM_Base_SetConfig+0x130>)
 800d1f8:	4293      	cmp	r3, r2
 800d1fa:	d103      	bne.n	800d204 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d1fc:	683b      	ldr	r3, [r7, #0]
 800d1fe:	691a      	ldr	r2, [r3, #16]
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	2201      	movs	r2, #1
 800d208:	615a      	str	r2, [r3, #20]
}
 800d20a:	bf00      	nop
 800d20c:	3714      	adds	r7, #20
 800d20e:	46bd      	mov	sp, r7
 800d210:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d214:	4770      	bx	lr
 800d216:	bf00      	nop
 800d218:	40010000 	.word	0x40010000
 800d21c:	40000400 	.word	0x40000400
 800d220:	40000800 	.word	0x40000800
 800d224:	40000c00 	.word	0x40000c00
 800d228:	40010400 	.word	0x40010400
 800d22c:	40014000 	.word	0x40014000
 800d230:	40014400 	.word	0x40014400
 800d234:	40014800 	.word	0x40014800

0800d238 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d238:	b480      	push	{r7}
 800d23a:	b087      	sub	sp, #28
 800d23c:	af00      	add	r7, sp, #0
 800d23e:	60f8      	str	r0, [r7, #12]
 800d240:	60b9      	str	r1, [r7, #8]
 800d242:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d244:	68fb      	ldr	r3, [r7, #12]
 800d246:	6a1b      	ldr	r3, [r3, #32]
 800d248:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d24a:	68fb      	ldr	r3, [r7, #12]
 800d24c:	6a1b      	ldr	r3, [r3, #32]
 800d24e:	f023 0201 	bic.w	r2, r3, #1
 800d252:	68fb      	ldr	r3, [r7, #12]
 800d254:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	699b      	ldr	r3, [r3, #24]
 800d25a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d25c:	693b      	ldr	r3, [r7, #16]
 800d25e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d262:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	011b      	lsls	r3, r3, #4
 800d268:	693a      	ldr	r2, [r7, #16]
 800d26a:	4313      	orrs	r3, r2
 800d26c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d26e:	697b      	ldr	r3, [r7, #20]
 800d270:	f023 030a 	bic.w	r3, r3, #10
 800d274:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d276:	697a      	ldr	r2, [r7, #20]
 800d278:	68bb      	ldr	r3, [r7, #8]
 800d27a:	4313      	orrs	r3, r2
 800d27c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d27e:	68fb      	ldr	r3, [r7, #12]
 800d280:	693a      	ldr	r2, [r7, #16]
 800d282:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d284:	68fb      	ldr	r3, [r7, #12]
 800d286:	697a      	ldr	r2, [r7, #20]
 800d288:	621a      	str	r2, [r3, #32]
}
 800d28a:	bf00      	nop
 800d28c:	371c      	adds	r7, #28
 800d28e:	46bd      	mov	sp, r7
 800d290:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d294:	4770      	bx	lr

0800d296 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d296:	b480      	push	{r7}
 800d298:	b087      	sub	sp, #28
 800d29a:	af00      	add	r7, sp, #0
 800d29c:	60f8      	str	r0, [r7, #12]
 800d29e:	60b9      	str	r1, [r7, #8]
 800d2a0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d2a2:	68fb      	ldr	r3, [r7, #12]
 800d2a4:	6a1b      	ldr	r3, [r3, #32]
 800d2a6:	f023 0210 	bic.w	r2, r3, #16
 800d2aa:	68fb      	ldr	r3, [r7, #12]
 800d2ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d2ae:	68fb      	ldr	r3, [r7, #12]
 800d2b0:	699b      	ldr	r3, [r3, #24]
 800d2b2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800d2b4:	68fb      	ldr	r3, [r7, #12]
 800d2b6:	6a1b      	ldr	r3, [r3, #32]
 800d2b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d2ba:	697b      	ldr	r3, [r7, #20]
 800d2bc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800d2c0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	031b      	lsls	r3, r3, #12
 800d2c6:	697a      	ldr	r2, [r7, #20]
 800d2c8:	4313      	orrs	r3, r2
 800d2ca:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d2cc:	693b      	ldr	r3, [r7, #16]
 800d2ce:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800d2d2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d2d4:	68bb      	ldr	r3, [r7, #8]
 800d2d6:	011b      	lsls	r3, r3, #4
 800d2d8:	693a      	ldr	r2, [r7, #16]
 800d2da:	4313      	orrs	r3, r2
 800d2dc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d2de:	68fb      	ldr	r3, [r7, #12]
 800d2e0:	697a      	ldr	r2, [r7, #20]
 800d2e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d2e4:	68fb      	ldr	r3, [r7, #12]
 800d2e6:	693a      	ldr	r2, [r7, #16]
 800d2e8:	621a      	str	r2, [r3, #32]
}
 800d2ea:	bf00      	nop
 800d2ec:	371c      	adds	r7, #28
 800d2ee:	46bd      	mov	sp, r7
 800d2f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2f4:	4770      	bx	lr
	...

0800d2f8 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d2f8:	b480      	push	{r7}
 800d2fa:	b085      	sub	sp, #20
 800d2fc:	af00      	add	r7, sp, #0
 800d2fe:	6078      	str	r0, [r7, #4]
 800d300:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	689b      	ldr	r3, [r3, #8]
 800d306:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d308:	68fa      	ldr	r2, [r7, #12]
 800d30a:	4b09      	ldr	r3, [pc, #36]	; (800d330 <TIM_ITRx_SetConfig+0x38>)
 800d30c:	4013      	ands	r3, r2
 800d30e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d310:	683a      	ldr	r2, [r7, #0]
 800d312:	68fb      	ldr	r3, [r7, #12]
 800d314:	4313      	orrs	r3, r2
 800d316:	f043 0307 	orr.w	r3, r3, #7
 800d31a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	68fa      	ldr	r2, [r7, #12]
 800d320:	609a      	str	r2, [r3, #8]
}
 800d322:	bf00      	nop
 800d324:	3714      	adds	r7, #20
 800d326:	46bd      	mov	sp, r7
 800d328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d32c:	4770      	bx	lr
 800d32e:	bf00      	nop
 800d330:	ffcfff8f 	.word	0xffcfff8f

0800d334 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d334:	b480      	push	{r7}
 800d336:	b087      	sub	sp, #28
 800d338:	af00      	add	r7, sp, #0
 800d33a:	60f8      	str	r0, [r7, #12]
 800d33c:	60b9      	str	r1, [r7, #8]
 800d33e:	607a      	str	r2, [r7, #4]
 800d340:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d342:	68fb      	ldr	r3, [r7, #12]
 800d344:	689b      	ldr	r3, [r3, #8]
 800d346:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d348:	697b      	ldr	r3, [r7, #20]
 800d34a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d34e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d350:	683b      	ldr	r3, [r7, #0]
 800d352:	021a      	lsls	r2, r3, #8
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	431a      	orrs	r2, r3
 800d358:	68bb      	ldr	r3, [r7, #8]
 800d35a:	4313      	orrs	r3, r2
 800d35c:	697a      	ldr	r2, [r7, #20]
 800d35e:	4313      	orrs	r3, r2
 800d360:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d362:	68fb      	ldr	r3, [r7, #12]
 800d364:	697a      	ldr	r2, [r7, #20]
 800d366:	609a      	str	r2, [r3, #8]
}
 800d368:	bf00      	nop
 800d36a:	371c      	adds	r7, #28
 800d36c:	46bd      	mov	sp, r7
 800d36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d372:	4770      	bx	lr

0800d374 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d374:	b480      	push	{r7}
 800d376:	b085      	sub	sp, #20
 800d378:	af00      	add	r7, sp, #0
 800d37a:	6078      	str	r0, [r7, #4]
 800d37c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d384:	2b01      	cmp	r3, #1
 800d386:	d101      	bne.n	800d38c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d388:	2302      	movs	r3, #2
 800d38a:	e06d      	b.n	800d468 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	2201      	movs	r2, #1
 800d390:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	2202      	movs	r2, #2
 800d398:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	685b      	ldr	r3, [r3, #4]
 800d3a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	681b      	ldr	r3, [r3, #0]
 800d3a8:	689b      	ldr	r3, [r3, #8]
 800d3aa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	4a30      	ldr	r2, [pc, #192]	; (800d474 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800d3b2:	4293      	cmp	r3, r2
 800d3b4:	d004      	beq.n	800d3c0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	4a2f      	ldr	r2, [pc, #188]	; (800d478 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800d3bc:	4293      	cmp	r3, r2
 800d3be:	d108      	bne.n	800d3d2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d3c0:	68fb      	ldr	r3, [r7, #12]
 800d3c2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800d3c6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d3c8:	683b      	ldr	r3, [r7, #0]
 800d3ca:	685b      	ldr	r3, [r3, #4]
 800d3cc:	68fa      	ldr	r2, [r7, #12]
 800d3ce:	4313      	orrs	r3, r2
 800d3d0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d3d2:	68fb      	ldr	r3, [r7, #12]
 800d3d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d3d8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d3da:	683b      	ldr	r3, [r7, #0]
 800d3dc:	681b      	ldr	r3, [r3, #0]
 800d3de:	68fa      	ldr	r2, [r7, #12]
 800d3e0:	4313      	orrs	r3, r2
 800d3e2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	68fa      	ldr	r2, [r7, #12]
 800d3ea:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	681b      	ldr	r3, [r3, #0]
 800d3f0:	4a20      	ldr	r2, [pc, #128]	; (800d474 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800d3f2:	4293      	cmp	r3, r2
 800d3f4:	d022      	beq.n	800d43c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	681b      	ldr	r3, [r3, #0]
 800d3fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d3fe:	d01d      	beq.n	800d43c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	681b      	ldr	r3, [r3, #0]
 800d404:	4a1d      	ldr	r2, [pc, #116]	; (800d47c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800d406:	4293      	cmp	r3, r2
 800d408:	d018      	beq.n	800d43c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	681b      	ldr	r3, [r3, #0]
 800d40e:	4a1c      	ldr	r2, [pc, #112]	; (800d480 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800d410:	4293      	cmp	r3, r2
 800d412:	d013      	beq.n	800d43c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	681b      	ldr	r3, [r3, #0]
 800d418:	4a1a      	ldr	r2, [pc, #104]	; (800d484 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800d41a:	4293      	cmp	r3, r2
 800d41c:	d00e      	beq.n	800d43c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	681b      	ldr	r3, [r3, #0]
 800d422:	4a15      	ldr	r2, [pc, #84]	; (800d478 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800d424:	4293      	cmp	r3, r2
 800d426:	d009      	beq.n	800d43c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	681b      	ldr	r3, [r3, #0]
 800d42c:	4a16      	ldr	r2, [pc, #88]	; (800d488 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800d42e:	4293      	cmp	r3, r2
 800d430:	d004      	beq.n	800d43c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	681b      	ldr	r3, [r3, #0]
 800d436:	4a15      	ldr	r2, [pc, #84]	; (800d48c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800d438:	4293      	cmp	r3, r2
 800d43a:	d10c      	bne.n	800d456 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d43c:	68bb      	ldr	r3, [r7, #8]
 800d43e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d442:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d444:	683b      	ldr	r3, [r7, #0]
 800d446:	689b      	ldr	r3, [r3, #8]
 800d448:	68ba      	ldr	r2, [r7, #8]
 800d44a:	4313      	orrs	r3, r2
 800d44c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	681b      	ldr	r3, [r3, #0]
 800d452:	68ba      	ldr	r2, [r7, #8]
 800d454:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	2201      	movs	r2, #1
 800d45a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	2200      	movs	r2, #0
 800d462:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d466:	2300      	movs	r3, #0
}
 800d468:	4618      	mov	r0, r3
 800d46a:	3714      	adds	r7, #20
 800d46c:	46bd      	mov	sp, r7
 800d46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d472:	4770      	bx	lr
 800d474:	40010000 	.word	0x40010000
 800d478:	40010400 	.word	0x40010400
 800d47c:	40000400 	.word	0x40000400
 800d480:	40000800 	.word	0x40000800
 800d484:	40000c00 	.word	0x40000c00
 800d488:	40001800 	.word	0x40001800
 800d48c:	40014000 	.word	0x40014000

0800d490 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d490:	b580      	push	{r7, lr}
 800d492:	b082      	sub	sp, #8
 800d494:	af00      	add	r7, sp, #0
 800d496:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	d101      	bne.n	800d4a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d49e:	2301      	movs	r3, #1
 800d4a0:	e042      	b.n	800d528 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d4a8:	2b00      	cmp	r3, #0
 800d4aa:	d106      	bne.n	800d4ba <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	2200      	movs	r2, #0
 800d4b0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d4b4:	6878      	ldr	r0, [r7, #4]
 800d4b6:	f7f5 fd81 	bl	8002fbc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	2224      	movs	r2, #36	; 0x24
 800d4be:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	681b      	ldr	r3, [r3, #0]
 800d4c6:	681a      	ldr	r2, [r3, #0]
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	681b      	ldr	r3, [r3, #0]
 800d4cc:	f022 0201 	bic.w	r2, r2, #1
 800d4d0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d4d2:	6878      	ldr	r0, [r7, #4]
 800d4d4:	f000 f8ba 	bl	800d64c <UART_SetConfig>
 800d4d8:	4603      	mov	r3, r0
 800d4da:	2b01      	cmp	r3, #1
 800d4dc:	d101      	bne.n	800d4e2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800d4de:	2301      	movs	r3, #1
 800d4e0:	e022      	b.n	800d528 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d002      	beq.n	800d4f0 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800d4ea:	6878      	ldr	r0, [r7, #4]
 800d4ec:	f000 fe16 	bl	800e11c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	681b      	ldr	r3, [r3, #0]
 800d4f4:	685a      	ldr	r2, [r3, #4]
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	681b      	ldr	r3, [r3, #0]
 800d4fa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800d4fe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	681b      	ldr	r3, [r3, #0]
 800d504:	689a      	ldr	r2, [r3, #8]
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	681b      	ldr	r3, [r3, #0]
 800d50a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800d50e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	681b      	ldr	r3, [r3, #0]
 800d514:	681a      	ldr	r2, [r3, #0]
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	f042 0201 	orr.w	r2, r2, #1
 800d51e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d520:	6878      	ldr	r0, [r7, #4]
 800d522:	f000 fe9d 	bl	800e260 <UART_CheckIdleState>
 800d526:	4603      	mov	r3, r0
}
 800d528:	4618      	mov	r0, r3
 800d52a:	3708      	adds	r7, #8
 800d52c:	46bd      	mov	sp, r7
 800d52e:	bd80      	pop	{r7, pc}

0800d530 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d530:	b580      	push	{r7, lr}
 800d532:	b08a      	sub	sp, #40	; 0x28
 800d534:	af02      	add	r7, sp, #8
 800d536:	60f8      	str	r0, [r7, #12]
 800d538:	60b9      	str	r1, [r7, #8]
 800d53a:	603b      	str	r3, [r7, #0]
 800d53c:	4613      	mov	r3, r2
 800d53e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d540:	68fb      	ldr	r3, [r7, #12]
 800d542:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d546:	2b20      	cmp	r3, #32
 800d548:	d17b      	bne.n	800d642 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800d54a:	68bb      	ldr	r3, [r7, #8]
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	d002      	beq.n	800d556 <HAL_UART_Transmit+0x26>
 800d550:	88fb      	ldrh	r3, [r7, #6]
 800d552:	2b00      	cmp	r3, #0
 800d554:	d101      	bne.n	800d55a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800d556:	2301      	movs	r3, #1
 800d558:	e074      	b.n	800d644 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d55a:	68fb      	ldr	r3, [r7, #12]
 800d55c:	2200      	movs	r2, #0
 800d55e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d562:	68fb      	ldr	r3, [r7, #12]
 800d564:	2221      	movs	r2, #33	; 0x21
 800d566:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d56a:	f7f6 f9f7 	bl	800395c <HAL_GetTick>
 800d56e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800d570:	68fb      	ldr	r3, [r7, #12]
 800d572:	88fa      	ldrh	r2, [r7, #6]
 800d574:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800d578:	68fb      	ldr	r3, [r7, #12]
 800d57a:	88fa      	ldrh	r2, [r7, #6]
 800d57c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d580:	68fb      	ldr	r3, [r7, #12]
 800d582:	689b      	ldr	r3, [r3, #8]
 800d584:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d588:	d108      	bne.n	800d59c <HAL_UART_Transmit+0x6c>
 800d58a:	68fb      	ldr	r3, [r7, #12]
 800d58c:	691b      	ldr	r3, [r3, #16]
 800d58e:	2b00      	cmp	r3, #0
 800d590:	d104      	bne.n	800d59c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800d592:	2300      	movs	r3, #0
 800d594:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800d596:	68bb      	ldr	r3, [r7, #8]
 800d598:	61bb      	str	r3, [r7, #24]
 800d59a:	e003      	b.n	800d5a4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800d59c:	68bb      	ldr	r3, [r7, #8]
 800d59e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d5a0:	2300      	movs	r3, #0
 800d5a2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800d5a4:	e030      	b.n	800d608 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800d5a6:	683b      	ldr	r3, [r7, #0]
 800d5a8:	9300      	str	r3, [sp, #0]
 800d5aa:	697b      	ldr	r3, [r7, #20]
 800d5ac:	2200      	movs	r2, #0
 800d5ae:	2180      	movs	r1, #128	; 0x80
 800d5b0:	68f8      	ldr	r0, [r7, #12]
 800d5b2:	f000 feff 	bl	800e3b4 <UART_WaitOnFlagUntilTimeout>
 800d5b6:	4603      	mov	r3, r0
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	d005      	beq.n	800d5c8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800d5bc:	68fb      	ldr	r3, [r7, #12]
 800d5be:	2220      	movs	r2, #32
 800d5c0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 800d5c4:	2303      	movs	r3, #3
 800d5c6:	e03d      	b.n	800d644 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800d5c8:	69fb      	ldr	r3, [r7, #28]
 800d5ca:	2b00      	cmp	r3, #0
 800d5cc:	d10b      	bne.n	800d5e6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800d5ce:	69bb      	ldr	r3, [r7, #24]
 800d5d0:	881b      	ldrh	r3, [r3, #0]
 800d5d2:	461a      	mov	r2, r3
 800d5d4:	68fb      	ldr	r3, [r7, #12]
 800d5d6:	681b      	ldr	r3, [r3, #0]
 800d5d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d5dc:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800d5de:	69bb      	ldr	r3, [r7, #24]
 800d5e0:	3302      	adds	r3, #2
 800d5e2:	61bb      	str	r3, [r7, #24]
 800d5e4:	e007      	b.n	800d5f6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800d5e6:	69fb      	ldr	r3, [r7, #28]
 800d5e8:	781a      	ldrb	r2, [r3, #0]
 800d5ea:	68fb      	ldr	r3, [r7, #12]
 800d5ec:	681b      	ldr	r3, [r3, #0]
 800d5ee:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800d5f0:	69fb      	ldr	r3, [r7, #28]
 800d5f2:	3301      	adds	r3, #1
 800d5f4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800d5f6:	68fb      	ldr	r3, [r7, #12]
 800d5f8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800d5fc:	b29b      	uxth	r3, r3
 800d5fe:	3b01      	subs	r3, #1
 800d600:	b29a      	uxth	r2, r3
 800d602:	68fb      	ldr	r3, [r7, #12]
 800d604:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800d60e:	b29b      	uxth	r3, r3
 800d610:	2b00      	cmp	r3, #0
 800d612:	d1c8      	bne.n	800d5a6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800d614:	683b      	ldr	r3, [r7, #0]
 800d616:	9300      	str	r3, [sp, #0]
 800d618:	697b      	ldr	r3, [r7, #20]
 800d61a:	2200      	movs	r2, #0
 800d61c:	2140      	movs	r1, #64	; 0x40
 800d61e:	68f8      	ldr	r0, [r7, #12]
 800d620:	f000 fec8 	bl	800e3b4 <UART_WaitOnFlagUntilTimeout>
 800d624:	4603      	mov	r3, r0
 800d626:	2b00      	cmp	r3, #0
 800d628:	d005      	beq.n	800d636 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800d62a:	68fb      	ldr	r3, [r7, #12]
 800d62c:	2220      	movs	r2, #32
 800d62e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 800d632:	2303      	movs	r3, #3
 800d634:	e006      	b.n	800d644 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800d636:	68fb      	ldr	r3, [r7, #12]
 800d638:	2220      	movs	r2, #32
 800d63a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 800d63e:	2300      	movs	r3, #0
 800d640:	e000      	b.n	800d644 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800d642:	2302      	movs	r3, #2
  }
}
 800d644:	4618      	mov	r0, r3
 800d646:	3720      	adds	r7, #32
 800d648:	46bd      	mov	sp, r7
 800d64a:	bd80      	pop	{r7, pc}

0800d64c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d64c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d650:	b092      	sub	sp, #72	; 0x48
 800d652:	af00      	add	r7, sp, #0
 800d654:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800d656:	2300      	movs	r3, #0
 800d658:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d65c:	697b      	ldr	r3, [r7, #20]
 800d65e:	689a      	ldr	r2, [r3, #8]
 800d660:	697b      	ldr	r3, [r7, #20]
 800d662:	691b      	ldr	r3, [r3, #16]
 800d664:	431a      	orrs	r2, r3
 800d666:	697b      	ldr	r3, [r7, #20]
 800d668:	695b      	ldr	r3, [r3, #20]
 800d66a:	431a      	orrs	r2, r3
 800d66c:	697b      	ldr	r3, [r7, #20]
 800d66e:	69db      	ldr	r3, [r3, #28]
 800d670:	4313      	orrs	r3, r2
 800d672:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d674:	697b      	ldr	r3, [r7, #20]
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	681a      	ldr	r2, [r3, #0]
 800d67a:	4bbe      	ldr	r3, [pc, #760]	; (800d974 <UART_SetConfig+0x328>)
 800d67c:	4013      	ands	r3, r2
 800d67e:	697a      	ldr	r2, [r7, #20]
 800d680:	6812      	ldr	r2, [r2, #0]
 800d682:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d684:	430b      	orrs	r3, r1
 800d686:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d688:	697b      	ldr	r3, [r7, #20]
 800d68a:	681b      	ldr	r3, [r3, #0]
 800d68c:	685b      	ldr	r3, [r3, #4]
 800d68e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800d692:	697b      	ldr	r3, [r7, #20]
 800d694:	68da      	ldr	r2, [r3, #12]
 800d696:	697b      	ldr	r3, [r7, #20]
 800d698:	681b      	ldr	r3, [r3, #0]
 800d69a:	430a      	orrs	r2, r1
 800d69c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d69e:	697b      	ldr	r3, [r7, #20]
 800d6a0:	699b      	ldr	r3, [r3, #24]
 800d6a2:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d6a4:	697b      	ldr	r3, [r7, #20]
 800d6a6:	681b      	ldr	r3, [r3, #0]
 800d6a8:	4ab3      	ldr	r2, [pc, #716]	; (800d978 <UART_SetConfig+0x32c>)
 800d6aa:	4293      	cmp	r3, r2
 800d6ac:	d004      	beq.n	800d6b8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800d6ae:	697b      	ldr	r3, [r7, #20]
 800d6b0:	6a1b      	ldr	r3, [r3, #32]
 800d6b2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d6b4:	4313      	orrs	r3, r2
 800d6b6:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d6b8:	697b      	ldr	r3, [r7, #20]
 800d6ba:	681b      	ldr	r3, [r3, #0]
 800d6bc:	689a      	ldr	r2, [r3, #8]
 800d6be:	4baf      	ldr	r3, [pc, #700]	; (800d97c <UART_SetConfig+0x330>)
 800d6c0:	4013      	ands	r3, r2
 800d6c2:	697a      	ldr	r2, [r7, #20]
 800d6c4:	6812      	ldr	r2, [r2, #0]
 800d6c6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d6c8:	430b      	orrs	r3, r1
 800d6ca:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800d6cc:	697b      	ldr	r3, [r7, #20]
 800d6ce:	681b      	ldr	r3, [r3, #0]
 800d6d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d6d2:	f023 010f 	bic.w	r1, r3, #15
 800d6d6:	697b      	ldr	r3, [r7, #20]
 800d6d8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d6da:	697b      	ldr	r3, [r7, #20]
 800d6dc:	681b      	ldr	r3, [r3, #0]
 800d6de:	430a      	orrs	r2, r1
 800d6e0:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d6e2:	697b      	ldr	r3, [r7, #20]
 800d6e4:	681b      	ldr	r3, [r3, #0]
 800d6e6:	4aa6      	ldr	r2, [pc, #664]	; (800d980 <UART_SetConfig+0x334>)
 800d6e8:	4293      	cmp	r3, r2
 800d6ea:	d177      	bne.n	800d7dc <UART_SetConfig+0x190>
 800d6ec:	4ba5      	ldr	r3, [pc, #660]	; (800d984 <UART_SetConfig+0x338>)
 800d6ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d6f0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800d6f4:	2b28      	cmp	r3, #40	; 0x28
 800d6f6:	d86d      	bhi.n	800d7d4 <UART_SetConfig+0x188>
 800d6f8:	a201      	add	r2, pc, #4	; (adr r2, 800d700 <UART_SetConfig+0xb4>)
 800d6fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d6fe:	bf00      	nop
 800d700:	0800d7a5 	.word	0x0800d7a5
 800d704:	0800d7d5 	.word	0x0800d7d5
 800d708:	0800d7d5 	.word	0x0800d7d5
 800d70c:	0800d7d5 	.word	0x0800d7d5
 800d710:	0800d7d5 	.word	0x0800d7d5
 800d714:	0800d7d5 	.word	0x0800d7d5
 800d718:	0800d7d5 	.word	0x0800d7d5
 800d71c:	0800d7d5 	.word	0x0800d7d5
 800d720:	0800d7ad 	.word	0x0800d7ad
 800d724:	0800d7d5 	.word	0x0800d7d5
 800d728:	0800d7d5 	.word	0x0800d7d5
 800d72c:	0800d7d5 	.word	0x0800d7d5
 800d730:	0800d7d5 	.word	0x0800d7d5
 800d734:	0800d7d5 	.word	0x0800d7d5
 800d738:	0800d7d5 	.word	0x0800d7d5
 800d73c:	0800d7d5 	.word	0x0800d7d5
 800d740:	0800d7b5 	.word	0x0800d7b5
 800d744:	0800d7d5 	.word	0x0800d7d5
 800d748:	0800d7d5 	.word	0x0800d7d5
 800d74c:	0800d7d5 	.word	0x0800d7d5
 800d750:	0800d7d5 	.word	0x0800d7d5
 800d754:	0800d7d5 	.word	0x0800d7d5
 800d758:	0800d7d5 	.word	0x0800d7d5
 800d75c:	0800d7d5 	.word	0x0800d7d5
 800d760:	0800d7bd 	.word	0x0800d7bd
 800d764:	0800d7d5 	.word	0x0800d7d5
 800d768:	0800d7d5 	.word	0x0800d7d5
 800d76c:	0800d7d5 	.word	0x0800d7d5
 800d770:	0800d7d5 	.word	0x0800d7d5
 800d774:	0800d7d5 	.word	0x0800d7d5
 800d778:	0800d7d5 	.word	0x0800d7d5
 800d77c:	0800d7d5 	.word	0x0800d7d5
 800d780:	0800d7c5 	.word	0x0800d7c5
 800d784:	0800d7d5 	.word	0x0800d7d5
 800d788:	0800d7d5 	.word	0x0800d7d5
 800d78c:	0800d7d5 	.word	0x0800d7d5
 800d790:	0800d7d5 	.word	0x0800d7d5
 800d794:	0800d7d5 	.word	0x0800d7d5
 800d798:	0800d7d5 	.word	0x0800d7d5
 800d79c:	0800d7d5 	.word	0x0800d7d5
 800d7a0:	0800d7cd 	.word	0x0800d7cd
 800d7a4:	2301      	movs	r3, #1
 800d7a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d7aa:	e222      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800d7ac:	2304      	movs	r3, #4
 800d7ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d7b2:	e21e      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800d7b4:	2308      	movs	r3, #8
 800d7b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d7ba:	e21a      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800d7bc:	2310      	movs	r3, #16
 800d7be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d7c2:	e216      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800d7c4:	2320      	movs	r3, #32
 800d7c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d7ca:	e212      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800d7cc:	2340      	movs	r3, #64	; 0x40
 800d7ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d7d2:	e20e      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800d7d4:	2380      	movs	r3, #128	; 0x80
 800d7d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d7da:	e20a      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800d7dc:	697b      	ldr	r3, [r7, #20]
 800d7de:	681b      	ldr	r3, [r3, #0]
 800d7e0:	4a69      	ldr	r2, [pc, #420]	; (800d988 <UART_SetConfig+0x33c>)
 800d7e2:	4293      	cmp	r3, r2
 800d7e4:	d130      	bne.n	800d848 <UART_SetConfig+0x1fc>
 800d7e6:	4b67      	ldr	r3, [pc, #412]	; (800d984 <UART_SetConfig+0x338>)
 800d7e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d7ea:	f003 0307 	and.w	r3, r3, #7
 800d7ee:	2b05      	cmp	r3, #5
 800d7f0:	d826      	bhi.n	800d840 <UART_SetConfig+0x1f4>
 800d7f2:	a201      	add	r2, pc, #4	; (adr r2, 800d7f8 <UART_SetConfig+0x1ac>)
 800d7f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d7f8:	0800d811 	.word	0x0800d811
 800d7fc:	0800d819 	.word	0x0800d819
 800d800:	0800d821 	.word	0x0800d821
 800d804:	0800d829 	.word	0x0800d829
 800d808:	0800d831 	.word	0x0800d831
 800d80c:	0800d839 	.word	0x0800d839
 800d810:	2300      	movs	r3, #0
 800d812:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d816:	e1ec      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800d818:	2304      	movs	r3, #4
 800d81a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d81e:	e1e8      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800d820:	2308      	movs	r3, #8
 800d822:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d826:	e1e4      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800d828:	2310      	movs	r3, #16
 800d82a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d82e:	e1e0      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800d830:	2320      	movs	r3, #32
 800d832:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d836:	e1dc      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800d838:	2340      	movs	r3, #64	; 0x40
 800d83a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d83e:	e1d8      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800d840:	2380      	movs	r3, #128	; 0x80
 800d842:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d846:	e1d4      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800d848:	697b      	ldr	r3, [r7, #20]
 800d84a:	681b      	ldr	r3, [r3, #0]
 800d84c:	4a4f      	ldr	r2, [pc, #316]	; (800d98c <UART_SetConfig+0x340>)
 800d84e:	4293      	cmp	r3, r2
 800d850:	d130      	bne.n	800d8b4 <UART_SetConfig+0x268>
 800d852:	4b4c      	ldr	r3, [pc, #304]	; (800d984 <UART_SetConfig+0x338>)
 800d854:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d856:	f003 0307 	and.w	r3, r3, #7
 800d85a:	2b05      	cmp	r3, #5
 800d85c:	d826      	bhi.n	800d8ac <UART_SetConfig+0x260>
 800d85e:	a201      	add	r2, pc, #4	; (adr r2, 800d864 <UART_SetConfig+0x218>)
 800d860:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d864:	0800d87d 	.word	0x0800d87d
 800d868:	0800d885 	.word	0x0800d885
 800d86c:	0800d88d 	.word	0x0800d88d
 800d870:	0800d895 	.word	0x0800d895
 800d874:	0800d89d 	.word	0x0800d89d
 800d878:	0800d8a5 	.word	0x0800d8a5
 800d87c:	2300      	movs	r3, #0
 800d87e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d882:	e1b6      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800d884:	2304      	movs	r3, #4
 800d886:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d88a:	e1b2      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800d88c:	2308      	movs	r3, #8
 800d88e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d892:	e1ae      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800d894:	2310      	movs	r3, #16
 800d896:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d89a:	e1aa      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800d89c:	2320      	movs	r3, #32
 800d89e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d8a2:	e1a6      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800d8a4:	2340      	movs	r3, #64	; 0x40
 800d8a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d8aa:	e1a2      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800d8ac:	2380      	movs	r3, #128	; 0x80
 800d8ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d8b2:	e19e      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800d8b4:	697b      	ldr	r3, [r7, #20]
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	4a35      	ldr	r2, [pc, #212]	; (800d990 <UART_SetConfig+0x344>)
 800d8ba:	4293      	cmp	r3, r2
 800d8bc:	d130      	bne.n	800d920 <UART_SetConfig+0x2d4>
 800d8be:	4b31      	ldr	r3, [pc, #196]	; (800d984 <UART_SetConfig+0x338>)
 800d8c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d8c2:	f003 0307 	and.w	r3, r3, #7
 800d8c6:	2b05      	cmp	r3, #5
 800d8c8:	d826      	bhi.n	800d918 <UART_SetConfig+0x2cc>
 800d8ca:	a201      	add	r2, pc, #4	; (adr r2, 800d8d0 <UART_SetConfig+0x284>)
 800d8cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d8d0:	0800d8e9 	.word	0x0800d8e9
 800d8d4:	0800d8f1 	.word	0x0800d8f1
 800d8d8:	0800d8f9 	.word	0x0800d8f9
 800d8dc:	0800d901 	.word	0x0800d901
 800d8e0:	0800d909 	.word	0x0800d909
 800d8e4:	0800d911 	.word	0x0800d911
 800d8e8:	2300      	movs	r3, #0
 800d8ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d8ee:	e180      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800d8f0:	2304      	movs	r3, #4
 800d8f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d8f6:	e17c      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800d8f8:	2308      	movs	r3, #8
 800d8fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d8fe:	e178      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800d900:	2310      	movs	r3, #16
 800d902:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d906:	e174      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800d908:	2320      	movs	r3, #32
 800d90a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d90e:	e170      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800d910:	2340      	movs	r3, #64	; 0x40
 800d912:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d916:	e16c      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800d918:	2380      	movs	r3, #128	; 0x80
 800d91a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d91e:	e168      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800d920:	697b      	ldr	r3, [r7, #20]
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	4a1b      	ldr	r2, [pc, #108]	; (800d994 <UART_SetConfig+0x348>)
 800d926:	4293      	cmp	r3, r2
 800d928:	d142      	bne.n	800d9b0 <UART_SetConfig+0x364>
 800d92a:	4b16      	ldr	r3, [pc, #88]	; (800d984 <UART_SetConfig+0x338>)
 800d92c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d92e:	f003 0307 	and.w	r3, r3, #7
 800d932:	2b05      	cmp	r3, #5
 800d934:	d838      	bhi.n	800d9a8 <UART_SetConfig+0x35c>
 800d936:	a201      	add	r2, pc, #4	; (adr r2, 800d93c <UART_SetConfig+0x2f0>)
 800d938:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d93c:	0800d955 	.word	0x0800d955
 800d940:	0800d95d 	.word	0x0800d95d
 800d944:	0800d965 	.word	0x0800d965
 800d948:	0800d96d 	.word	0x0800d96d
 800d94c:	0800d999 	.word	0x0800d999
 800d950:	0800d9a1 	.word	0x0800d9a1
 800d954:	2300      	movs	r3, #0
 800d956:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d95a:	e14a      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800d95c:	2304      	movs	r3, #4
 800d95e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d962:	e146      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800d964:	2308      	movs	r3, #8
 800d966:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d96a:	e142      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800d96c:	2310      	movs	r3, #16
 800d96e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d972:	e13e      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800d974:	cfff69f3 	.word	0xcfff69f3
 800d978:	58000c00 	.word	0x58000c00
 800d97c:	11fff4ff 	.word	0x11fff4ff
 800d980:	40011000 	.word	0x40011000
 800d984:	58024400 	.word	0x58024400
 800d988:	40004400 	.word	0x40004400
 800d98c:	40004800 	.word	0x40004800
 800d990:	40004c00 	.word	0x40004c00
 800d994:	40005000 	.word	0x40005000
 800d998:	2320      	movs	r3, #32
 800d99a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d99e:	e128      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800d9a0:	2340      	movs	r3, #64	; 0x40
 800d9a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d9a6:	e124      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800d9a8:	2380      	movs	r3, #128	; 0x80
 800d9aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d9ae:	e120      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800d9b0:	697b      	ldr	r3, [r7, #20]
 800d9b2:	681b      	ldr	r3, [r3, #0]
 800d9b4:	4acb      	ldr	r2, [pc, #812]	; (800dce4 <UART_SetConfig+0x698>)
 800d9b6:	4293      	cmp	r3, r2
 800d9b8:	d176      	bne.n	800daa8 <UART_SetConfig+0x45c>
 800d9ba:	4bcb      	ldr	r3, [pc, #812]	; (800dce8 <UART_SetConfig+0x69c>)
 800d9bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d9be:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800d9c2:	2b28      	cmp	r3, #40	; 0x28
 800d9c4:	d86c      	bhi.n	800daa0 <UART_SetConfig+0x454>
 800d9c6:	a201      	add	r2, pc, #4	; (adr r2, 800d9cc <UART_SetConfig+0x380>)
 800d9c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d9cc:	0800da71 	.word	0x0800da71
 800d9d0:	0800daa1 	.word	0x0800daa1
 800d9d4:	0800daa1 	.word	0x0800daa1
 800d9d8:	0800daa1 	.word	0x0800daa1
 800d9dc:	0800daa1 	.word	0x0800daa1
 800d9e0:	0800daa1 	.word	0x0800daa1
 800d9e4:	0800daa1 	.word	0x0800daa1
 800d9e8:	0800daa1 	.word	0x0800daa1
 800d9ec:	0800da79 	.word	0x0800da79
 800d9f0:	0800daa1 	.word	0x0800daa1
 800d9f4:	0800daa1 	.word	0x0800daa1
 800d9f8:	0800daa1 	.word	0x0800daa1
 800d9fc:	0800daa1 	.word	0x0800daa1
 800da00:	0800daa1 	.word	0x0800daa1
 800da04:	0800daa1 	.word	0x0800daa1
 800da08:	0800daa1 	.word	0x0800daa1
 800da0c:	0800da81 	.word	0x0800da81
 800da10:	0800daa1 	.word	0x0800daa1
 800da14:	0800daa1 	.word	0x0800daa1
 800da18:	0800daa1 	.word	0x0800daa1
 800da1c:	0800daa1 	.word	0x0800daa1
 800da20:	0800daa1 	.word	0x0800daa1
 800da24:	0800daa1 	.word	0x0800daa1
 800da28:	0800daa1 	.word	0x0800daa1
 800da2c:	0800da89 	.word	0x0800da89
 800da30:	0800daa1 	.word	0x0800daa1
 800da34:	0800daa1 	.word	0x0800daa1
 800da38:	0800daa1 	.word	0x0800daa1
 800da3c:	0800daa1 	.word	0x0800daa1
 800da40:	0800daa1 	.word	0x0800daa1
 800da44:	0800daa1 	.word	0x0800daa1
 800da48:	0800daa1 	.word	0x0800daa1
 800da4c:	0800da91 	.word	0x0800da91
 800da50:	0800daa1 	.word	0x0800daa1
 800da54:	0800daa1 	.word	0x0800daa1
 800da58:	0800daa1 	.word	0x0800daa1
 800da5c:	0800daa1 	.word	0x0800daa1
 800da60:	0800daa1 	.word	0x0800daa1
 800da64:	0800daa1 	.word	0x0800daa1
 800da68:	0800daa1 	.word	0x0800daa1
 800da6c:	0800da99 	.word	0x0800da99
 800da70:	2301      	movs	r3, #1
 800da72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800da76:	e0bc      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800da78:	2304      	movs	r3, #4
 800da7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800da7e:	e0b8      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800da80:	2308      	movs	r3, #8
 800da82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800da86:	e0b4      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800da88:	2310      	movs	r3, #16
 800da8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800da8e:	e0b0      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800da90:	2320      	movs	r3, #32
 800da92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800da96:	e0ac      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800da98:	2340      	movs	r3, #64	; 0x40
 800da9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800da9e:	e0a8      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800daa0:	2380      	movs	r3, #128	; 0x80
 800daa2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800daa6:	e0a4      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800daa8:	697b      	ldr	r3, [r7, #20]
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	4a8f      	ldr	r2, [pc, #572]	; (800dcec <UART_SetConfig+0x6a0>)
 800daae:	4293      	cmp	r3, r2
 800dab0:	d130      	bne.n	800db14 <UART_SetConfig+0x4c8>
 800dab2:	4b8d      	ldr	r3, [pc, #564]	; (800dce8 <UART_SetConfig+0x69c>)
 800dab4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dab6:	f003 0307 	and.w	r3, r3, #7
 800daba:	2b05      	cmp	r3, #5
 800dabc:	d826      	bhi.n	800db0c <UART_SetConfig+0x4c0>
 800dabe:	a201      	add	r2, pc, #4	; (adr r2, 800dac4 <UART_SetConfig+0x478>)
 800dac0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dac4:	0800dadd 	.word	0x0800dadd
 800dac8:	0800dae5 	.word	0x0800dae5
 800dacc:	0800daed 	.word	0x0800daed
 800dad0:	0800daf5 	.word	0x0800daf5
 800dad4:	0800dafd 	.word	0x0800dafd
 800dad8:	0800db05 	.word	0x0800db05
 800dadc:	2300      	movs	r3, #0
 800dade:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dae2:	e086      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800dae4:	2304      	movs	r3, #4
 800dae6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800daea:	e082      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800daec:	2308      	movs	r3, #8
 800daee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800daf2:	e07e      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800daf4:	2310      	movs	r3, #16
 800daf6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dafa:	e07a      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800dafc:	2320      	movs	r3, #32
 800dafe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800db02:	e076      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800db04:	2340      	movs	r3, #64	; 0x40
 800db06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800db0a:	e072      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800db0c:	2380      	movs	r3, #128	; 0x80
 800db0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800db12:	e06e      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800db14:	697b      	ldr	r3, [r7, #20]
 800db16:	681b      	ldr	r3, [r3, #0]
 800db18:	4a75      	ldr	r2, [pc, #468]	; (800dcf0 <UART_SetConfig+0x6a4>)
 800db1a:	4293      	cmp	r3, r2
 800db1c:	d130      	bne.n	800db80 <UART_SetConfig+0x534>
 800db1e:	4b72      	ldr	r3, [pc, #456]	; (800dce8 <UART_SetConfig+0x69c>)
 800db20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800db22:	f003 0307 	and.w	r3, r3, #7
 800db26:	2b05      	cmp	r3, #5
 800db28:	d826      	bhi.n	800db78 <UART_SetConfig+0x52c>
 800db2a:	a201      	add	r2, pc, #4	; (adr r2, 800db30 <UART_SetConfig+0x4e4>)
 800db2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db30:	0800db49 	.word	0x0800db49
 800db34:	0800db51 	.word	0x0800db51
 800db38:	0800db59 	.word	0x0800db59
 800db3c:	0800db61 	.word	0x0800db61
 800db40:	0800db69 	.word	0x0800db69
 800db44:	0800db71 	.word	0x0800db71
 800db48:	2300      	movs	r3, #0
 800db4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800db4e:	e050      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800db50:	2304      	movs	r3, #4
 800db52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800db56:	e04c      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800db58:	2308      	movs	r3, #8
 800db5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800db5e:	e048      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800db60:	2310      	movs	r3, #16
 800db62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800db66:	e044      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800db68:	2320      	movs	r3, #32
 800db6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800db6e:	e040      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800db70:	2340      	movs	r3, #64	; 0x40
 800db72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800db76:	e03c      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800db78:	2380      	movs	r3, #128	; 0x80
 800db7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800db7e:	e038      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800db80:	697b      	ldr	r3, [r7, #20]
 800db82:	681b      	ldr	r3, [r3, #0]
 800db84:	4a5b      	ldr	r2, [pc, #364]	; (800dcf4 <UART_SetConfig+0x6a8>)
 800db86:	4293      	cmp	r3, r2
 800db88:	d130      	bne.n	800dbec <UART_SetConfig+0x5a0>
 800db8a:	4b57      	ldr	r3, [pc, #348]	; (800dce8 <UART_SetConfig+0x69c>)
 800db8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800db8e:	f003 0307 	and.w	r3, r3, #7
 800db92:	2b05      	cmp	r3, #5
 800db94:	d826      	bhi.n	800dbe4 <UART_SetConfig+0x598>
 800db96:	a201      	add	r2, pc, #4	; (adr r2, 800db9c <UART_SetConfig+0x550>)
 800db98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db9c:	0800dbb5 	.word	0x0800dbb5
 800dba0:	0800dbbd 	.word	0x0800dbbd
 800dba4:	0800dbc5 	.word	0x0800dbc5
 800dba8:	0800dbcd 	.word	0x0800dbcd
 800dbac:	0800dbd5 	.word	0x0800dbd5
 800dbb0:	0800dbdd 	.word	0x0800dbdd
 800dbb4:	2302      	movs	r3, #2
 800dbb6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dbba:	e01a      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800dbbc:	2304      	movs	r3, #4
 800dbbe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dbc2:	e016      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800dbc4:	2308      	movs	r3, #8
 800dbc6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dbca:	e012      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800dbcc:	2310      	movs	r3, #16
 800dbce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dbd2:	e00e      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800dbd4:	2320      	movs	r3, #32
 800dbd6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dbda:	e00a      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800dbdc:	2340      	movs	r3, #64	; 0x40
 800dbde:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dbe2:	e006      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800dbe4:	2380      	movs	r3, #128	; 0x80
 800dbe6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dbea:	e002      	b.n	800dbf2 <UART_SetConfig+0x5a6>
 800dbec:	2380      	movs	r3, #128	; 0x80
 800dbee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800dbf2:	697b      	ldr	r3, [r7, #20]
 800dbf4:	681b      	ldr	r3, [r3, #0]
 800dbf6:	4a3f      	ldr	r2, [pc, #252]	; (800dcf4 <UART_SetConfig+0x6a8>)
 800dbf8:	4293      	cmp	r3, r2
 800dbfa:	f040 80f8 	bne.w	800ddee <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800dbfe:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800dc02:	2b20      	cmp	r3, #32
 800dc04:	dc46      	bgt.n	800dc94 <UART_SetConfig+0x648>
 800dc06:	2b02      	cmp	r3, #2
 800dc08:	f2c0 8082 	blt.w	800dd10 <UART_SetConfig+0x6c4>
 800dc0c:	3b02      	subs	r3, #2
 800dc0e:	2b1e      	cmp	r3, #30
 800dc10:	d87e      	bhi.n	800dd10 <UART_SetConfig+0x6c4>
 800dc12:	a201      	add	r2, pc, #4	; (adr r2, 800dc18 <UART_SetConfig+0x5cc>)
 800dc14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc18:	0800dc9b 	.word	0x0800dc9b
 800dc1c:	0800dd11 	.word	0x0800dd11
 800dc20:	0800dca3 	.word	0x0800dca3
 800dc24:	0800dd11 	.word	0x0800dd11
 800dc28:	0800dd11 	.word	0x0800dd11
 800dc2c:	0800dd11 	.word	0x0800dd11
 800dc30:	0800dcb3 	.word	0x0800dcb3
 800dc34:	0800dd11 	.word	0x0800dd11
 800dc38:	0800dd11 	.word	0x0800dd11
 800dc3c:	0800dd11 	.word	0x0800dd11
 800dc40:	0800dd11 	.word	0x0800dd11
 800dc44:	0800dd11 	.word	0x0800dd11
 800dc48:	0800dd11 	.word	0x0800dd11
 800dc4c:	0800dd11 	.word	0x0800dd11
 800dc50:	0800dcc3 	.word	0x0800dcc3
 800dc54:	0800dd11 	.word	0x0800dd11
 800dc58:	0800dd11 	.word	0x0800dd11
 800dc5c:	0800dd11 	.word	0x0800dd11
 800dc60:	0800dd11 	.word	0x0800dd11
 800dc64:	0800dd11 	.word	0x0800dd11
 800dc68:	0800dd11 	.word	0x0800dd11
 800dc6c:	0800dd11 	.word	0x0800dd11
 800dc70:	0800dd11 	.word	0x0800dd11
 800dc74:	0800dd11 	.word	0x0800dd11
 800dc78:	0800dd11 	.word	0x0800dd11
 800dc7c:	0800dd11 	.word	0x0800dd11
 800dc80:	0800dd11 	.word	0x0800dd11
 800dc84:	0800dd11 	.word	0x0800dd11
 800dc88:	0800dd11 	.word	0x0800dd11
 800dc8c:	0800dd11 	.word	0x0800dd11
 800dc90:	0800dd03 	.word	0x0800dd03
 800dc94:	2b40      	cmp	r3, #64	; 0x40
 800dc96:	d037      	beq.n	800dd08 <UART_SetConfig+0x6bc>
 800dc98:	e03a      	b.n	800dd10 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800dc9a:	f7fe fb19 	bl	800c2d0 <HAL_RCCEx_GetD3PCLK1Freq>
 800dc9e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800dca0:	e03c      	b.n	800dd1c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800dca2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800dca6:	4618      	mov	r0, r3
 800dca8:	f7fe fb28 	bl	800c2fc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800dcac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dcae:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800dcb0:	e034      	b.n	800dd1c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800dcb2:	f107 0318 	add.w	r3, r7, #24
 800dcb6:	4618      	mov	r0, r3
 800dcb8:	f7fe fc74 	bl	800c5a4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800dcbc:	69fb      	ldr	r3, [r7, #28]
 800dcbe:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800dcc0:	e02c      	b.n	800dd1c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800dcc2:	4b09      	ldr	r3, [pc, #36]	; (800dce8 <UART_SetConfig+0x69c>)
 800dcc4:	681b      	ldr	r3, [r3, #0]
 800dcc6:	f003 0320 	and.w	r3, r3, #32
 800dcca:	2b00      	cmp	r3, #0
 800dccc:	d016      	beq.n	800dcfc <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800dcce:	4b06      	ldr	r3, [pc, #24]	; (800dce8 <UART_SetConfig+0x69c>)
 800dcd0:	681b      	ldr	r3, [r3, #0]
 800dcd2:	08db      	lsrs	r3, r3, #3
 800dcd4:	f003 0303 	and.w	r3, r3, #3
 800dcd8:	4a07      	ldr	r2, [pc, #28]	; (800dcf8 <UART_SetConfig+0x6ac>)
 800dcda:	fa22 f303 	lsr.w	r3, r2, r3
 800dcde:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800dce0:	e01c      	b.n	800dd1c <UART_SetConfig+0x6d0>
 800dce2:	bf00      	nop
 800dce4:	40011400 	.word	0x40011400
 800dce8:	58024400 	.word	0x58024400
 800dcec:	40007800 	.word	0x40007800
 800dcf0:	40007c00 	.word	0x40007c00
 800dcf4:	58000c00 	.word	0x58000c00
 800dcf8:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800dcfc:	4b9d      	ldr	r3, [pc, #628]	; (800df74 <UART_SetConfig+0x928>)
 800dcfe:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800dd00:	e00c      	b.n	800dd1c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800dd02:	4b9d      	ldr	r3, [pc, #628]	; (800df78 <UART_SetConfig+0x92c>)
 800dd04:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800dd06:	e009      	b.n	800dd1c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800dd08:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800dd0c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800dd0e:	e005      	b.n	800dd1c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800dd10:	2300      	movs	r3, #0
 800dd12:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800dd14:	2301      	movs	r3, #1
 800dd16:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800dd1a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800dd1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dd1e:	2b00      	cmp	r3, #0
 800dd20:	f000 81de 	beq.w	800e0e0 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800dd24:	697b      	ldr	r3, [r7, #20]
 800dd26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dd28:	4a94      	ldr	r2, [pc, #592]	; (800df7c <UART_SetConfig+0x930>)
 800dd2a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800dd2e:	461a      	mov	r2, r3
 800dd30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dd32:	fbb3 f3f2 	udiv	r3, r3, r2
 800dd36:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800dd38:	697b      	ldr	r3, [r7, #20]
 800dd3a:	685a      	ldr	r2, [r3, #4]
 800dd3c:	4613      	mov	r3, r2
 800dd3e:	005b      	lsls	r3, r3, #1
 800dd40:	4413      	add	r3, r2
 800dd42:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dd44:	429a      	cmp	r2, r3
 800dd46:	d305      	bcc.n	800dd54 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800dd48:	697b      	ldr	r3, [r7, #20]
 800dd4a:	685b      	ldr	r3, [r3, #4]
 800dd4c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800dd4e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dd50:	429a      	cmp	r2, r3
 800dd52:	d903      	bls.n	800dd5c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800dd54:	2301      	movs	r3, #1
 800dd56:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800dd5a:	e1c1      	b.n	800e0e0 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800dd5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dd5e:	2200      	movs	r2, #0
 800dd60:	60bb      	str	r3, [r7, #8]
 800dd62:	60fa      	str	r2, [r7, #12]
 800dd64:	697b      	ldr	r3, [r7, #20]
 800dd66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dd68:	4a84      	ldr	r2, [pc, #528]	; (800df7c <UART_SetConfig+0x930>)
 800dd6a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800dd6e:	b29b      	uxth	r3, r3
 800dd70:	2200      	movs	r2, #0
 800dd72:	603b      	str	r3, [r7, #0]
 800dd74:	607a      	str	r2, [r7, #4]
 800dd76:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dd7a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800dd7e:	f7f3 fdb7 	bl	80018f0 <__aeabi_uldivmod>
 800dd82:	4602      	mov	r2, r0
 800dd84:	460b      	mov	r3, r1
 800dd86:	4610      	mov	r0, r2
 800dd88:	4619      	mov	r1, r3
 800dd8a:	f04f 0200 	mov.w	r2, #0
 800dd8e:	f04f 0300 	mov.w	r3, #0
 800dd92:	020b      	lsls	r3, r1, #8
 800dd94:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800dd98:	0202      	lsls	r2, r0, #8
 800dd9a:	6979      	ldr	r1, [r7, #20]
 800dd9c:	6849      	ldr	r1, [r1, #4]
 800dd9e:	0849      	lsrs	r1, r1, #1
 800dda0:	2000      	movs	r0, #0
 800dda2:	460c      	mov	r4, r1
 800dda4:	4605      	mov	r5, r0
 800dda6:	eb12 0804 	adds.w	r8, r2, r4
 800ddaa:	eb43 0905 	adc.w	r9, r3, r5
 800ddae:	697b      	ldr	r3, [r7, #20]
 800ddb0:	685b      	ldr	r3, [r3, #4]
 800ddb2:	2200      	movs	r2, #0
 800ddb4:	469a      	mov	sl, r3
 800ddb6:	4693      	mov	fp, r2
 800ddb8:	4652      	mov	r2, sl
 800ddba:	465b      	mov	r3, fp
 800ddbc:	4640      	mov	r0, r8
 800ddbe:	4649      	mov	r1, r9
 800ddc0:	f7f3 fd96 	bl	80018f0 <__aeabi_uldivmod>
 800ddc4:	4602      	mov	r2, r0
 800ddc6:	460b      	mov	r3, r1
 800ddc8:	4613      	mov	r3, r2
 800ddca:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ddcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ddd2:	d308      	bcc.n	800dde6 <UART_SetConfig+0x79a>
 800ddd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddd6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ddda:	d204      	bcs.n	800dde6 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800dddc:	697b      	ldr	r3, [r7, #20]
 800ddde:	681b      	ldr	r3, [r3, #0]
 800dde0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dde2:	60da      	str	r2, [r3, #12]
 800dde4:	e17c      	b.n	800e0e0 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800dde6:	2301      	movs	r3, #1
 800dde8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800ddec:	e178      	b.n	800e0e0 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ddee:	697b      	ldr	r3, [r7, #20]
 800ddf0:	69db      	ldr	r3, [r3, #28]
 800ddf2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ddf6:	f040 80c5 	bne.w	800df84 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800ddfa:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800ddfe:	2b20      	cmp	r3, #32
 800de00:	dc48      	bgt.n	800de94 <UART_SetConfig+0x848>
 800de02:	2b00      	cmp	r3, #0
 800de04:	db7b      	blt.n	800defe <UART_SetConfig+0x8b2>
 800de06:	2b20      	cmp	r3, #32
 800de08:	d879      	bhi.n	800defe <UART_SetConfig+0x8b2>
 800de0a:	a201      	add	r2, pc, #4	; (adr r2, 800de10 <UART_SetConfig+0x7c4>)
 800de0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de10:	0800de9b 	.word	0x0800de9b
 800de14:	0800dea3 	.word	0x0800dea3
 800de18:	0800deff 	.word	0x0800deff
 800de1c:	0800deff 	.word	0x0800deff
 800de20:	0800deab 	.word	0x0800deab
 800de24:	0800deff 	.word	0x0800deff
 800de28:	0800deff 	.word	0x0800deff
 800de2c:	0800deff 	.word	0x0800deff
 800de30:	0800debb 	.word	0x0800debb
 800de34:	0800deff 	.word	0x0800deff
 800de38:	0800deff 	.word	0x0800deff
 800de3c:	0800deff 	.word	0x0800deff
 800de40:	0800deff 	.word	0x0800deff
 800de44:	0800deff 	.word	0x0800deff
 800de48:	0800deff 	.word	0x0800deff
 800de4c:	0800deff 	.word	0x0800deff
 800de50:	0800decb 	.word	0x0800decb
 800de54:	0800deff 	.word	0x0800deff
 800de58:	0800deff 	.word	0x0800deff
 800de5c:	0800deff 	.word	0x0800deff
 800de60:	0800deff 	.word	0x0800deff
 800de64:	0800deff 	.word	0x0800deff
 800de68:	0800deff 	.word	0x0800deff
 800de6c:	0800deff 	.word	0x0800deff
 800de70:	0800deff 	.word	0x0800deff
 800de74:	0800deff 	.word	0x0800deff
 800de78:	0800deff 	.word	0x0800deff
 800de7c:	0800deff 	.word	0x0800deff
 800de80:	0800deff 	.word	0x0800deff
 800de84:	0800deff 	.word	0x0800deff
 800de88:	0800deff 	.word	0x0800deff
 800de8c:	0800deff 	.word	0x0800deff
 800de90:	0800def1 	.word	0x0800def1
 800de94:	2b40      	cmp	r3, #64	; 0x40
 800de96:	d02e      	beq.n	800def6 <UART_SetConfig+0x8aa>
 800de98:	e031      	b.n	800defe <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800de9a:	f7fc fa47 	bl	800a32c <HAL_RCC_GetPCLK1Freq>
 800de9e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800dea0:	e033      	b.n	800df0a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800dea2:	f7fc fa59 	bl	800a358 <HAL_RCC_GetPCLK2Freq>
 800dea6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800dea8:	e02f      	b.n	800df0a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800deaa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800deae:	4618      	mov	r0, r3
 800deb0:	f7fe fa24 	bl	800c2fc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800deb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800deb6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800deb8:	e027      	b.n	800df0a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800deba:	f107 0318 	add.w	r3, r7, #24
 800debe:	4618      	mov	r0, r3
 800dec0:	f7fe fb70 	bl	800c5a4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800dec4:	69fb      	ldr	r3, [r7, #28]
 800dec6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800dec8:	e01f      	b.n	800df0a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800deca:	4b2d      	ldr	r3, [pc, #180]	; (800df80 <UART_SetConfig+0x934>)
 800decc:	681b      	ldr	r3, [r3, #0]
 800dece:	f003 0320 	and.w	r3, r3, #32
 800ded2:	2b00      	cmp	r3, #0
 800ded4:	d009      	beq.n	800deea <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ded6:	4b2a      	ldr	r3, [pc, #168]	; (800df80 <UART_SetConfig+0x934>)
 800ded8:	681b      	ldr	r3, [r3, #0]
 800deda:	08db      	lsrs	r3, r3, #3
 800dedc:	f003 0303 	and.w	r3, r3, #3
 800dee0:	4a24      	ldr	r2, [pc, #144]	; (800df74 <UART_SetConfig+0x928>)
 800dee2:	fa22 f303 	lsr.w	r3, r2, r3
 800dee6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800dee8:	e00f      	b.n	800df0a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800deea:	4b22      	ldr	r3, [pc, #136]	; (800df74 <UART_SetConfig+0x928>)
 800deec:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800deee:	e00c      	b.n	800df0a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800def0:	4b21      	ldr	r3, [pc, #132]	; (800df78 <UART_SetConfig+0x92c>)
 800def2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800def4:	e009      	b.n	800df0a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800def6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800defa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800defc:	e005      	b.n	800df0a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800defe:	2300      	movs	r3, #0
 800df00:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800df02:	2301      	movs	r3, #1
 800df04:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800df08:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800df0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800df0c:	2b00      	cmp	r3, #0
 800df0e:	f000 80e7 	beq.w	800e0e0 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800df12:	697b      	ldr	r3, [r7, #20]
 800df14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800df16:	4a19      	ldr	r2, [pc, #100]	; (800df7c <UART_SetConfig+0x930>)
 800df18:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800df1c:	461a      	mov	r2, r3
 800df1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800df20:	fbb3 f3f2 	udiv	r3, r3, r2
 800df24:	005a      	lsls	r2, r3, #1
 800df26:	697b      	ldr	r3, [r7, #20]
 800df28:	685b      	ldr	r3, [r3, #4]
 800df2a:	085b      	lsrs	r3, r3, #1
 800df2c:	441a      	add	r2, r3
 800df2e:	697b      	ldr	r3, [r7, #20]
 800df30:	685b      	ldr	r3, [r3, #4]
 800df32:	fbb2 f3f3 	udiv	r3, r2, r3
 800df36:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800df38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df3a:	2b0f      	cmp	r3, #15
 800df3c:	d916      	bls.n	800df6c <UART_SetConfig+0x920>
 800df3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800df44:	d212      	bcs.n	800df6c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800df46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df48:	b29b      	uxth	r3, r3
 800df4a:	f023 030f 	bic.w	r3, r3, #15
 800df4e:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800df50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df52:	085b      	lsrs	r3, r3, #1
 800df54:	b29b      	uxth	r3, r3
 800df56:	f003 0307 	and.w	r3, r3, #7
 800df5a:	b29a      	uxth	r2, r3
 800df5c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800df5e:	4313      	orrs	r3, r2
 800df60:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 800df62:	697b      	ldr	r3, [r7, #20]
 800df64:	681b      	ldr	r3, [r3, #0]
 800df66:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800df68:	60da      	str	r2, [r3, #12]
 800df6a:	e0b9      	b.n	800e0e0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800df6c:	2301      	movs	r3, #1
 800df6e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800df72:	e0b5      	b.n	800e0e0 <UART_SetConfig+0xa94>
 800df74:	03d09000 	.word	0x03d09000
 800df78:	003d0900 	.word	0x003d0900
 800df7c:	0801e868 	.word	0x0801e868
 800df80:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800df84:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800df88:	2b20      	cmp	r3, #32
 800df8a:	dc49      	bgt.n	800e020 <UART_SetConfig+0x9d4>
 800df8c:	2b00      	cmp	r3, #0
 800df8e:	db7c      	blt.n	800e08a <UART_SetConfig+0xa3e>
 800df90:	2b20      	cmp	r3, #32
 800df92:	d87a      	bhi.n	800e08a <UART_SetConfig+0xa3e>
 800df94:	a201      	add	r2, pc, #4	; (adr r2, 800df9c <UART_SetConfig+0x950>)
 800df96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df9a:	bf00      	nop
 800df9c:	0800e027 	.word	0x0800e027
 800dfa0:	0800e02f 	.word	0x0800e02f
 800dfa4:	0800e08b 	.word	0x0800e08b
 800dfa8:	0800e08b 	.word	0x0800e08b
 800dfac:	0800e037 	.word	0x0800e037
 800dfb0:	0800e08b 	.word	0x0800e08b
 800dfb4:	0800e08b 	.word	0x0800e08b
 800dfb8:	0800e08b 	.word	0x0800e08b
 800dfbc:	0800e047 	.word	0x0800e047
 800dfc0:	0800e08b 	.word	0x0800e08b
 800dfc4:	0800e08b 	.word	0x0800e08b
 800dfc8:	0800e08b 	.word	0x0800e08b
 800dfcc:	0800e08b 	.word	0x0800e08b
 800dfd0:	0800e08b 	.word	0x0800e08b
 800dfd4:	0800e08b 	.word	0x0800e08b
 800dfd8:	0800e08b 	.word	0x0800e08b
 800dfdc:	0800e057 	.word	0x0800e057
 800dfe0:	0800e08b 	.word	0x0800e08b
 800dfe4:	0800e08b 	.word	0x0800e08b
 800dfe8:	0800e08b 	.word	0x0800e08b
 800dfec:	0800e08b 	.word	0x0800e08b
 800dff0:	0800e08b 	.word	0x0800e08b
 800dff4:	0800e08b 	.word	0x0800e08b
 800dff8:	0800e08b 	.word	0x0800e08b
 800dffc:	0800e08b 	.word	0x0800e08b
 800e000:	0800e08b 	.word	0x0800e08b
 800e004:	0800e08b 	.word	0x0800e08b
 800e008:	0800e08b 	.word	0x0800e08b
 800e00c:	0800e08b 	.word	0x0800e08b
 800e010:	0800e08b 	.word	0x0800e08b
 800e014:	0800e08b 	.word	0x0800e08b
 800e018:	0800e08b 	.word	0x0800e08b
 800e01c:	0800e07d 	.word	0x0800e07d
 800e020:	2b40      	cmp	r3, #64	; 0x40
 800e022:	d02e      	beq.n	800e082 <UART_SetConfig+0xa36>
 800e024:	e031      	b.n	800e08a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e026:	f7fc f981 	bl	800a32c <HAL_RCC_GetPCLK1Freq>
 800e02a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800e02c:	e033      	b.n	800e096 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e02e:	f7fc f993 	bl	800a358 <HAL_RCC_GetPCLK2Freq>
 800e032:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800e034:	e02f      	b.n	800e096 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e036:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e03a:	4618      	mov	r0, r3
 800e03c:	f7fe f95e 	bl	800c2fc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800e040:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e042:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e044:	e027      	b.n	800e096 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e046:	f107 0318 	add.w	r3, r7, #24
 800e04a:	4618      	mov	r0, r3
 800e04c:	f7fe faaa 	bl	800c5a4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800e050:	69fb      	ldr	r3, [r7, #28]
 800e052:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e054:	e01f      	b.n	800e096 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e056:	4b2d      	ldr	r3, [pc, #180]	; (800e10c <UART_SetConfig+0xac0>)
 800e058:	681b      	ldr	r3, [r3, #0]
 800e05a:	f003 0320 	and.w	r3, r3, #32
 800e05e:	2b00      	cmp	r3, #0
 800e060:	d009      	beq.n	800e076 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800e062:	4b2a      	ldr	r3, [pc, #168]	; (800e10c <UART_SetConfig+0xac0>)
 800e064:	681b      	ldr	r3, [r3, #0]
 800e066:	08db      	lsrs	r3, r3, #3
 800e068:	f003 0303 	and.w	r3, r3, #3
 800e06c:	4a28      	ldr	r2, [pc, #160]	; (800e110 <UART_SetConfig+0xac4>)
 800e06e:	fa22 f303 	lsr.w	r3, r2, r3
 800e072:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800e074:	e00f      	b.n	800e096 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800e076:	4b26      	ldr	r3, [pc, #152]	; (800e110 <UART_SetConfig+0xac4>)
 800e078:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e07a:	e00c      	b.n	800e096 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800e07c:	4b25      	ldr	r3, [pc, #148]	; (800e114 <UART_SetConfig+0xac8>)
 800e07e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e080:	e009      	b.n	800e096 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e082:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e086:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e088:	e005      	b.n	800e096 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800e08a:	2300      	movs	r3, #0
 800e08c:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800e08e:	2301      	movs	r3, #1
 800e090:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800e094:	bf00      	nop
    }

    if (pclk != 0U)
 800e096:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e098:	2b00      	cmp	r3, #0
 800e09a:	d021      	beq.n	800e0e0 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e09c:	697b      	ldr	r3, [r7, #20]
 800e09e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e0a0:	4a1d      	ldr	r2, [pc, #116]	; (800e118 <UART_SetConfig+0xacc>)
 800e0a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e0a6:	461a      	mov	r2, r3
 800e0a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e0aa:	fbb3 f2f2 	udiv	r2, r3, r2
 800e0ae:	697b      	ldr	r3, [r7, #20]
 800e0b0:	685b      	ldr	r3, [r3, #4]
 800e0b2:	085b      	lsrs	r3, r3, #1
 800e0b4:	441a      	add	r2, r3
 800e0b6:	697b      	ldr	r3, [r7, #20]
 800e0b8:	685b      	ldr	r3, [r3, #4]
 800e0ba:	fbb2 f3f3 	udiv	r3, r2, r3
 800e0be:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e0c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0c2:	2b0f      	cmp	r3, #15
 800e0c4:	d909      	bls.n	800e0da <UART_SetConfig+0xa8e>
 800e0c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e0cc:	d205      	bcs.n	800e0da <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800e0ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0d0:	b29a      	uxth	r2, r3
 800e0d2:	697b      	ldr	r3, [r7, #20]
 800e0d4:	681b      	ldr	r3, [r3, #0]
 800e0d6:	60da      	str	r2, [r3, #12]
 800e0d8:	e002      	b.n	800e0e0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800e0da:	2301      	movs	r3, #1
 800e0dc:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800e0e0:	697b      	ldr	r3, [r7, #20]
 800e0e2:	2201      	movs	r2, #1
 800e0e4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800e0e8:	697b      	ldr	r3, [r7, #20]
 800e0ea:	2201      	movs	r2, #1
 800e0ec:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800e0f0:	697b      	ldr	r3, [r7, #20]
 800e0f2:	2200      	movs	r2, #0
 800e0f4:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800e0f6:	697b      	ldr	r3, [r7, #20]
 800e0f8:	2200      	movs	r2, #0
 800e0fa:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800e0fc:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 800e100:	4618      	mov	r0, r3
 800e102:	3748      	adds	r7, #72	; 0x48
 800e104:	46bd      	mov	sp, r7
 800e106:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e10a:	bf00      	nop
 800e10c:	58024400 	.word	0x58024400
 800e110:	03d09000 	.word	0x03d09000
 800e114:	003d0900 	.word	0x003d0900
 800e118:	0801e868 	.word	0x0801e868

0800e11c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800e11c:	b480      	push	{r7}
 800e11e:	b083      	sub	sp, #12
 800e120:	af00      	add	r7, sp, #0
 800e122:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e128:	f003 0301 	and.w	r3, r3, #1
 800e12c:	2b00      	cmp	r3, #0
 800e12e:	d00a      	beq.n	800e146 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	681b      	ldr	r3, [r3, #0]
 800e134:	685b      	ldr	r3, [r3, #4]
 800e136:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e13e:	687b      	ldr	r3, [r7, #4]
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	430a      	orrs	r2, r1
 800e144:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e14a:	f003 0302 	and.w	r3, r3, #2
 800e14e:	2b00      	cmp	r3, #0
 800e150:	d00a      	beq.n	800e168 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	681b      	ldr	r3, [r3, #0]
 800e156:	685b      	ldr	r3, [r3, #4]
 800e158:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	681b      	ldr	r3, [r3, #0]
 800e164:	430a      	orrs	r2, r1
 800e166:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e16c:	f003 0304 	and.w	r3, r3, #4
 800e170:	2b00      	cmp	r3, #0
 800e172:	d00a      	beq.n	800e18a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	681b      	ldr	r3, [r3, #0]
 800e178:	685b      	ldr	r3, [r3, #4]
 800e17a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	681b      	ldr	r3, [r3, #0]
 800e186:	430a      	orrs	r2, r1
 800e188:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e18e:	f003 0308 	and.w	r3, r3, #8
 800e192:	2b00      	cmp	r3, #0
 800e194:	d00a      	beq.n	800e1ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	681b      	ldr	r3, [r3, #0]
 800e19a:	685b      	ldr	r3, [r3, #4]
 800e19c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	681b      	ldr	r3, [r3, #0]
 800e1a8:	430a      	orrs	r2, r1
 800e1aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e1b0:	f003 0310 	and.w	r3, r3, #16
 800e1b4:	2b00      	cmp	r3, #0
 800e1b6:	d00a      	beq.n	800e1ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	681b      	ldr	r3, [r3, #0]
 800e1bc:	689b      	ldr	r3, [r3, #8]
 800e1be:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	681b      	ldr	r3, [r3, #0]
 800e1ca:	430a      	orrs	r2, r1
 800e1cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e1d2:	f003 0320 	and.w	r3, r3, #32
 800e1d6:	2b00      	cmp	r3, #0
 800e1d8:	d00a      	beq.n	800e1f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	681b      	ldr	r3, [r3, #0]
 800e1de:	689b      	ldr	r3, [r3, #8]
 800e1e0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e1e8:	687b      	ldr	r3, [r7, #4]
 800e1ea:	681b      	ldr	r3, [r3, #0]
 800e1ec:	430a      	orrs	r2, r1
 800e1ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e1f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e1f8:	2b00      	cmp	r3, #0
 800e1fa:	d01a      	beq.n	800e232 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	681b      	ldr	r3, [r3, #0]
 800e200:	685b      	ldr	r3, [r3, #4]
 800e202:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e20a:	687b      	ldr	r3, [r7, #4]
 800e20c:	681b      	ldr	r3, [r3, #0]
 800e20e:	430a      	orrs	r2, r1
 800e210:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800e212:	687b      	ldr	r3, [r7, #4]
 800e214:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e216:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e21a:	d10a      	bne.n	800e232 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800e21c:	687b      	ldr	r3, [r7, #4]
 800e21e:	681b      	ldr	r3, [r3, #0]
 800e220:	685b      	ldr	r3, [r3, #4]
 800e222:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800e226:	687b      	ldr	r3, [r7, #4]
 800e228:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	681b      	ldr	r3, [r3, #0]
 800e22e:	430a      	orrs	r2, r1
 800e230:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e236:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e23a:	2b00      	cmp	r3, #0
 800e23c:	d00a      	beq.n	800e254 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800e23e:	687b      	ldr	r3, [r7, #4]
 800e240:	681b      	ldr	r3, [r3, #0]
 800e242:	685b      	ldr	r3, [r3, #4]
 800e244:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	681b      	ldr	r3, [r3, #0]
 800e250:	430a      	orrs	r2, r1
 800e252:	605a      	str	r2, [r3, #4]
  }
}
 800e254:	bf00      	nop
 800e256:	370c      	adds	r7, #12
 800e258:	46bd      	mov	sp, r7
 800e25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e25e:	4770      	bx	lr

0800e260 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800e260:	b580      	push	{r7, lr}
 800e262:	b098      	sub	sp, #96	; 0x60
 800e264:	af02      	add	r7, sp, #8
 800e266:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e268:	687b      	ldr	r3, [r7, #4]
 800e26a:	2200      	movs	r2, #0
 800e26c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800e270:	f7f5 fb74 	bl	800395c <HAL_GetTick>
 800e274:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e276:	687b      	ldr	r3, [r7, #4]
 800e278:	681b      	ldr	r3, [r3, #0]
 800e27a:	681b      	ldr	r3, [r3, #0]
 800e27c:	f003 0308 	and.w	r3, r3, #8
 800e280:	2b08      	cmp	r3, #8
 800e282:	d12f      	bne.n	800e2e4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e284:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e288:	9300      	str	r3, [sp, #0]
 800e28a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e28c:	2200      	movs	r2, #0
 800e28e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800e292:	6878      	ldr	r0, [r7, #4]
 800e294:	f000 f88e 	bl	800e3b4 <UART_WaitOnFlagUntilTimeout>
 800e298:	4603      	mov	r3, r0
 800e29a:	2b00      	cmp	r3, #0
 800e29c:	d022      	beq.n	800e2e4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	681b      	ldr	r3, [r3, #0]
 800e2a2:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e2a6:	e853 3f00 	ldrex	r3, [r3]
 800e2aa:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800e2ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e2ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e2b2:	653b      	str	r3, [r7, #80]	; 0x50
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	681b      	ldr	r3, [r3, #0]
 800e2b8:	461a      	mov	r2, r3
 800e2ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e2bc:	647b      	str	r3, [r7, #68]	; 0x44
 800e2be:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2c0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e2c2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e2c4:	e841 2300 	strex	r3, r2, [r1]
 800e2c8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800e2ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e2cc:	2b00      	cmp	r3, #0
 800e2ce:	d1e6      	bne.n	800e29e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	2220      	movs	r2, #32
 800e2d4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 800e2d8:	687b      	ldr	r3, [r7, #4]
 800e2da:	2200      	movs	r2, #0
 800e2dc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e2e0:	2303      	movs	r3, #3
 800e2e2:	e063      	b.n	800e3ac <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	681b      	ldr	r3, [r3, #0]
 800e2e8:	681b      	ldr	r3, [r3, #0]
 800e2ea:	f003 0304 	and.w	r3, r3, #4
 800e2ee:	2b04      	cmp	r3, #4
 800e2f0:	d149      	bne.n	800e386 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e2f2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e2f6:	9300      	str	r3, [sp, #0]
 800e2f8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e2fa:	2200      	movs	r2, #0
 800e2fc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800e300:	6878      	ldr	r0, [r7, #4]
 800e302:	f000 f857 	bl	800e3b4 <UART_WaitOnFlagUntilTimeout>
 800e306:	4603      	mov	r3, r0
 800e308:	2b00      	cmp	r3, #0
 800e30a:	d03c      	beq.n	800e386 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	681b      	ldr	r3, [r3, #0]
 800e310:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e314:	e853 3f00 	ldrex	r3, [r3]
 800e318:	623b      	str	r3, [r7, #32]
   return(result);
 800e31a:	6a3b      	ldr	r3, [r7, #32]
 800e31c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800e320:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e322:	687b      	ldr	r3, [r7, #4]
 800e324:	681b      	ldr	r3, [r3, #0]
 800e326:	461a      	mov	r2, r3
 800e328:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e32a:	633b      	str	r3, [r7, #48]	; 0x30
 800e32c:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e32e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e330:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e332:	e841 2300 	strex	r3, r2, [r1]
 800e336:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800e338:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e33a:	2b00      	cmp	r3, #0
 800e33c:	d1e6      	bne.n	800e30c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	681b      	ldr	r3, [r3, #0]
 800e342:	3308      	adds	r3, #8
 800e344:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e346:	693b      	ldr	r3, [r7, #16]
 800e348:	e853 3f00 	ldrex	r3, [r3]
 800e34c:	60fb      	str	r3, [r7, #12]
   return(result);
 800e34e:	68fb      	ldr	r3, [r7, #12]
 800e350:	f023 0301 	bic.w	r3, r3, #1
 800e354:	64bb      	str	r3, [r7, #72]	; 0x48
 800e356:	687b      	ldr	r3, [r7, #4]
 800e358:	681b      	ldr	r3, [r3, #0]
 800e35a:	3308      	adds	r3, #8
 800e35c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e35e:	61fa      	str	r2, [r7, #28]
 800e360:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e362:	69b9      	ldr	r1, [r7, #24]
 800e364:	69fa      	ldr	r2, [r7, #28]
 800e366:	e841 2300 	strex	r3, r2, [r1]
 800e36a:	617b      	str	r3, [r7, #20]
   return(result);
 800e36c:	697b      	ldr	r3, [r7, #20]
 800e36e:	2b00      	cmp	r3, #0
 800e370:	d1e5      	bne.n	800e33e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	2220      	movs	r2, #32
 800e376:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800e37a:	687b      	ldr	r3, [r7, #4]
 800e37c:	2200      	movs	r2, #0
 800e37e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e382:	2303      	movs	r3, #3
 800e384:	e012      	b.n	800e3ac <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	2220      	movs	r2, #32
 800e38a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	2220      	movs	r2, #32
 800e392:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	2200      	movs	r2, #0
 800e39a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	2200      	movs	r2, #0
 800e3a0:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800e3a2:	687b      	ldr	r3, [r7, #4]
 800e3a4:	2200      	movs	r2, #0
 800e3a6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800e3aa:	2300      	movs	r3, #0
}
 800e3ac:	4618      	mov	r0, r3
 800e3ae:	3758      	adds	r7, #88	; 0x58
 800e3b0:	46bd      	mov	sp, r7
 800e3b2:	bd80      	pop	{r7, pc}

0800e3b4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800e3b4:	b580      	push	{r7, lr}
 800e3b6:	b084      	sub	sp, #16
 800e3b8:	af00      	add	r7, sp, #0
 800e3ba:	60f8      	str	r0, [r7, #12]
 800e3bc:	60b9      	str	r1, [r7, #8]
 800e3be:	603b      	str	r3, [r7, #0]
 800e3c0:	4613      	mov	r3, r2
 800e3c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e3c4:	e049      	b.n	800e45a <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e3c6:	69bb      	ldr	r3, [r7, #24]
 800e3c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e3cc:	d045      	beq.n	800e45a <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e3ce:	f7f5 fac5 	bl	800395c <HAL_GetTick>
 800e3d2:	4602      	mov	r2, r0
 800e3d4:	683b      	ldr	r3, [r7, #0]
 800e3d6:	1ad3      	subs	r3, r2, r3
 800e3d8:	69ba      	ldr	r2, [r7, #24]
 800e3da:	429a      	cmp	r2, r3
 800e3dc:	d302      	bcc.n	800e3e4 <UART_WaitOnFlagUntilTimeout+0x30>
 800e3de:	69bb      	ldr	r3, [r7, #24]
 800e3e0:	2b00      	cmp	r3, #0
 800e3e2:	d101      	bne.n	800e3e8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800e3e4:	2303      	movs	r3, #3
 800e3e6:	e048      	b.n	800e47a <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800e3e8:	68fb      	ldr	r3, [r7, #12]
 800e3ea:	681b      	ldr	r3, [r3, #0]
 800e3ec:	681b      	ldr	r3, [r3, #0]
 800e3ee:	f003 0304 	and.w	r3, r3, #4
 800e3f2:	2b00      	cmp	r3, #0
 800e3f4:	d031      	beq.n	800e45a <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800e3f6:	68fb      	ldr	r3, [r7, #12]
 800e3f8:	681b      	ldr	r3, [r3, #0]
 800e3fa:	69db      	ldr	r3, [r3, #28]
 800e3fc:	f003 0308 	and.w	r3, r3, #8
 800e400:	2b08      	cmp	r3, #8
 800e402:	d110      	bne.n	800e426 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e404:	68fb      	ldr	r3, [r7, #12]
 800e406:	681b      	ldr	r3, [r3, #0]
 800e408:	2208      	movs	r2, #8
 800e40a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800e40c:	68f8      	ldr	r0, [r7, #12]
 800e40e:	f000 f839 	bl	800e484 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800e412:	68fb      	ldr	r3, [r7, #12]
 800e414:	2208      	movs	r2, #8
 800e416:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800e41a:	68fb      	ldr	r3, [r7, #12]
 800e41c:	2200      	movs	r2, #0
 800e41e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 800e422:	2301      	movs	r3, #1
 800e424:	e029      	b.n	800e47a <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e426:	68fb      	ldr	r3, [r7, #12]
 800e428:	681b      	ldr	r3, [r3, #0]
 800e42a:	69db      	ldr	r3, [r3, #28]
 800e42c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e430:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e434:	d111      	bne.n	800e45a <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e436:	68fb      	ldr	r3, [r7, #12]
 800e438:	681b      	ldr	r3, [r3, #0]
 800e43a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e43e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e440:	68f8      	ldr	r0, [r7, #12]
 800e442:	f000 f81f 	bl	800e484 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e446:	68fb      	ldr	r3, [r7, #12]
 800e448:	2220      	movs	r2, #32
 800e44a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e44e:	68fb      	ldr	r3, [r7, #12]
 800e450:	2200      	movs	r2, #0
 800e452:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800e456:	2303      	movs	r3, #3
 800e458:	e00f      	b.n	800e47a <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e45a:	68fb      	ldr	r3, [r7, #12]
 800e45c:	681b      	ldr	r3, [r3, #0]
 800e45e:	69da      	ldr	r2, [r3, #28]
 800e460:	68bb      	ldr	r3, [r7, #8]
 800e462:	4013      	ands	r3, r2
 800e464:	68ba      	ldr	r2, [r7, #8]
 800e466:	429a      	cmp	r2, r3
 800e468:	bf0c      	ite	eq
 800e46a:	2301      	moveq	r3, #1
 800e46c:	2300      	movne	r3, #0
 800e46e:	b2db      	uxtb	r3, r3
 800e470:	461a      	mov	r2, r3
 800e472:	79fb      	ldrb	r3, [r7, #7]
 800e474:	429a      	cmp	r2, r3
 800e476:	d0a6      	beq.n	800e3c6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e478:	2300      	movs	r3, #0
}
 800e47a:	4618      	mov	r0, r3
 800e47c:	3710      	adds	r7, #16
 800e47e:	46bd      	mov	sp, r7
 800e480:	bd80      	pop	{r7, pc}
	...

0800e484 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e484:	b480      	push	{r7}
 800e486:	b095      	sub	sp, #84	; 0x54
 800e488:	af00      	add	r7, sp, #0
 800e48a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	681b      	ldr	r3, [r3, #0]
 800e490:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e492:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e494:	e853 3f00 	ldrex	r3, [r3]
 800e498:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800e49a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e49c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800e4a0:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e4a2:	687b      	ldr	r3, [r7, #4]
 800e4a4:	681b      	ldr	r3, [r3, #0]
 800e4a6:	461a      	mov	r2, r3
 800e4a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e4aa:	643b      	str	r3, [r7, #64]	; 0x40
 800e4ac:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4ae:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800e4b0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800e4b2:	e841 2300 	strex	r3, r2, [r1]
 800e4b6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800e4b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e4ba:	2b00      	cmp	r3, #0
 800e4bc:	d1e6      	bne.n	800e48c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	681b      	ldr	r3, [r3, #0]
 800e4c2:	3308      	adds	r3, #8
 800e4c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4c6:	6a3b      	ldr	r3, [r7, #32]
 800e4c8:	e853 3f00 	ldrex	r3, [r3]
 800e4cc:	61fb      	str	r3, [r7, #28]
   return(result);
 800e4ce:	69fa      	ldr	r2, [r7, #28]
 800e4d0:	4b1e      	ldr	r3, [pc, #120]	; (800e54c <UART_EndRxTransfer+0xc8>)
 800e4d2:	4013      	ands	r3, r2
 800e4d4:	64bb      	str	r3, [r7, #72]	; 0x48
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	681b      	ldr	r3, [r3, #0]
 800e4da:	3308      	adds	r3, #8
 800e4dc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e4de:	62fa      	str	r2, [r7, #44]	; 0x2c
 800e4e0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4e2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e4e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e4e6:	e841 2300 	strex	r3, r2, [r1]
 800e4ea:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e4ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4ee:	2b00      	cmp	r3, #0
 800e4f0:	d1e5      	bne.n	800e4be <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e4f2:	687b      	ldr	r3, [r7, #4]
 800e4f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e4f6:	2b01      	cmp	r3, #1
 800e4f8:	d118      	bne.n	800e52c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e4fa:	687b      	ldr	r3, [r7, #4]
 800e4fc:	681b      	ldr	r3, [r3, #0]
 800e4fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e500:	68fb      	ldr	r3, [r7, #12]
 800e502:	e853 3f00 	ldrex	r3, [r3]
 800e506:	60bb      	str	r3, [r7, #8]
   return(result);
 800e508:	68bb      	ldr	r3, [r7, #8]
 800e50a:	f023 0310 	bic.w	r3, r3, #16
 800e50e:	647b      	str	r3, [r7, #68]	; 0x44
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	681b      	ldr	r3, [r3, #0]
 800e514:	461a      	mov	r2, r3
 800e516:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e518:	61bb      	str	r3, [r7, #24]
 800e51a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e51c:	6979      	ldr	r1, [r7, #20]
 800e51e:	69ba      	ldr	r2, [r7, #24]
 800e520:	e841 2300 	strex	r3, r2, [r1]
 800e524:	613b      	str	r3, [r7, #16]
   return(result);
 800e526:	693b      	ldr	r3, [r7, #16]
 800e528:	2b00      	cmp	r3, #0
 800e52a:	d1e6      	bne.n	800e4fa <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	2220      	movs	r2, #32
 800e530:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	2200      	movs	r2, #0
 800e538:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	2200      	movs	r2, #0
 800e53e:	675a      	str	r2, [r3, #116]	; 0x74
}
 800e540:	bf00      	nop
 800e542:	3754      	adds	r7, #84	; 0x54
 800e544:	46bd      	mov	sp, r7
 800e546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e54a:	4770      	bx	lr
 800e54c:	effffffe 	.word	0xeffffffe

0800e550 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800e550:	b480      	push	{r7}
 800e552:	b085      	sub	sp, #20
 800e554:	af00      	add	r7, sp, #0
 800e556:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800e55e:	2b01      	cmp	r3, #1
 800e560:	d101      	bne.n	800e566 <HAL_UARTEx_DisableFifoMode+0x16>
 800e562:	2302      	movs	r3, #2
 800e564:	e027      	b.n	800e5b6 <HAL_UARTEx_DisableFifoMode+0x66>
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	2201      	movs	r2, #1
 800e56a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e56e:	687b      	ldr	r3, [r7, #4]
 800e570:	2224      	movs	r2, #36	; 0x24
 800e572:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e576:	687b      	ldr	r3, [r7, #4]
 800e578:	681b      	ldr	r3, [r3, #0]
 800e57a:	681b      	ldr	r3, [r3, #0]
 800e57c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	681b      	ldr	r3, [r3, #0]
 800e582:	681a      	ldr	r2, [r3, #0]
 800e584:	687b      	ldr	r3, [r7, #4]
 800e586:	681b      	ldr	r3, [r3, #0]
 800e588:	f022 0201 	bic.w	r2, r2, #1
 800e58c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800e58e:	68fb      	ldr	r3, [r7, #12]
 800e590:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800e594:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	2200      	movs	r2, #0
 800e59a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e59c:	687b      	ldr	r3, [r7, #4]
 800e59e:	681b      	ldr	r3, [r3, #0]
 800e5a0:	68fa      	ldr	r2, [r7, #12]
 800e5a2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e5a4:	687b      	ldr	r3, [r7, #4]
 800e5a6:	2220      	movs	r2, #32
 800e5a8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e5ac:	687b      	ldr	r3, [r7, #4]
 800e5ae:	2200      	movs	r2, #0
 800e5b0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800e5b4:	2300      	movs	r3, #0
}
 800e5b6:	4618      	mov	r0, r3
 800e5b8:	3714      	adds	r7, #20
 800e5ba:	46bd      	mov	sp, r7
 800e5bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5c0:	4770      	bx	lr

0800e5c2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e5c2:	b580      	push	{r7, lr}
 800e5c4:	b084      	sub	sp, #16
 800e5c6:	af00      	add	r7, sp, #0
 800e5c8:	6078      	str	r0, [r7, #4]
 800e5ca:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e5cc:	687b      	ldr	r3, [r7, #4]
 800e5ce:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800e5d2:	2b01      	cmp	r3, #1
 800e5d4:	d101      	bne.n	800e5da <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800e5d6:	2302      	movs	r3, #2
 800e5d8:	e02d      	b.n	800e636 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	2201      	movs	r2, #1
 800e5de:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e5e2:	687b      	ldr	r3, [r7, #4]
 800e5e4:	2224      	movs	r2, #36	; 0x24
 800e5e6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e5ea:	687b      	ldr	r3, [r7, #4]
 800e5ec:	681b      	ldr	r3, [r3, #0]
 800e5ee:	681b      	ldr	r3, [r3, #0]
 800e5f0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e5f2:	687b      	ldr	r3, [r7, #4]
 800e5f4:	681b      	ldr	r3, [r3, #0]
 800e5f6:	681a      	ldr	r2, [r3, #0]
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	681b      	ldr	r3, [r3, #0]
 800e5fc:	f022 0201 	bic.w	r2, r2, #1
 800e600:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	681b      	ldr	r3, [r3, #0]
 800e606:	689b      	ldr	r3, [r3, #8]
 800e608:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	681b      	ldr	r3, [r3, #0]
 800e610:	683a      	ldr	r2, [r7, #0]
 800e612:	430a      	orrs	r2, r1
 800e614:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e616:	6878      	ldr	r0, [r7, #4]
 800e618:	f000 f850 	bl	800e6bc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	681b      	ldr	r3, [r3, #0]
 800e620:	68fa      	ldr	r2, [r7, #12]
 800e622:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	2220      	movs	r2, #32
 800e628:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	2200      	movs	r2, #0
 800e630:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800e634:	2300      	movs	r3, #0
}
 800e636:	4618      	mov	r0, r3
 800e638:	3710      	adds	r7, #16
 800e63a:	46bd      	mov	sp, r7
 800e63c:	bd80      	pop	{r7, pc}

0800e63e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e63e:	b580      	push	{r7, lr}
 800e640:	b084      	sub	sp, #16
 800e642:	af00      	add	r7, sp, #0
 800e644:	6078      	str	r0, [r7, #4]
 800e646:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800e64e:	2b01      	cmp	r3, #1
 800e650:	d101      	bne.n	800e656 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800e652:	2302      	movs	r3, #2
 800e654:	e02d      	b.n	800e6b2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800e656:	687b      	ldr	r3, [r7, #4]
 800e658:	2201      	movs	r2, #1
 800e65a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e65e:	687b      	ldr	r3, [r7, #4]
 800e660:	2224      	movs	r2, #36	; 0x24
 800e662:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e666:	687b      	ldr	r3, [r7, #4]
 800e668:	681b      	ldr	r3, [r3, #0]
 800e66a:	681b      	ldr	r3, [r3, #0]
 800e66c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	681b      	ldr	r3, [r3, #0]
 800e672:	681a      	ldr	r2, [r3, #0]
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	681b      	ldr	r3, [r3, #0]
 800e678:	f022 0201 	bic.w	r2, r2, #1
 800e67c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	681b      	ldr	r3, [r3, #0]
 800e682:	689b      	ldr	r3, [r3, #8]
 800e684:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	681b      	ldr	r3, [r3, #0]
 800e68c:	683a      	ldr	r2, [r7, #0]
 800e68e:	430a      	orrs	r2, r1
 800e690:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e692:	6878      	ldr	r0, [r7, #4]
 800e694:	f000 f812 	bl	800e6bc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	681b      	ldr	r3, [r3, #0]
 800e69c:	68fa      	ldr	r2, [r7, #12]
 800e69e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e6a0:	687b      	ldr	r3, [r7, #4]
 800e6a2:	2220      	movs	r2, #32
 800e6a4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	2200      	movs	r2, #0
 800e6ac:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800e6b0:	2300      	movs	r3, #0
}
 800e6b2:	4618      	mov	r0, r3
 800e6b4:	3710      	adds	r7, #16
 800e6b6:	46bd      	mov	sp, r7
 800e6b8:	bd80      	pop	{r7, pc}
	...

0800e6bc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800e6bc:	b480      	push	{r7}
 800e6be:	b085      	sub	sp, #20
 800e6c0:	af00      	add	r7, sp, #0
 800e6c2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800e6c4:	687b      	ldr	r3, [r7, #4]
 800e6c6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e6c8:	2b00      	cmp	r3, #0
 800e6ca:	d108      	bne.n	800e6de <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	2201      	movs	r2, #1
 800e6d0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800e6d4:	687b      	ldr	r3, [r7, #4]
 800e6d6:	2201      	movs	r2, #1
 800e6d8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800e6dc:	e031      	b.n	800e742 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800e6de:	2310      	movs	r3, #16
 800e6e0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800e6e2:	2310      	movs	r3, #16
 800e6e4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	681b      	ldr	r3, [r3, #0]
 800e6ea:	689b      	ldr	r3, [r3, #8]
 800e6ec:	0e5b      	lsrs	r3, r3, #25
 800e6ee:	b2db      	uxtb	r3, r3
 800e6f0:	f003 0307 	and.w	r3, r3, #7
 800e6f4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	681b      	ldr	r3, [r3, #0]
 800e6fa:	689b      	ldr	r3, [r3, #8]
 800e6fc:	0f5b      	lsrs	r3, r3, #29
 800e6fe:	b2db      	uxtb	r3, r3
 800e700:	f003 0307 	and.w	r3, r3, #7
 800e704:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e706:	7bbb      	ldrb	r3, [r7, #14]
 800e708:	7b3a      	ldrb	r2, [r7, #12]
 800e70a:	4911      	ldr	r1, [pc, #68]	; (800e750 <UARTEx_SetNbDataToProcess+0x94>)
 800e70c:	5c8a      	ldrb	r2, [r1, r2]
 800e70e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800e712:	7b3a      	ldrb	r2, [r7, #12]
 800e714:	490f      	ldr	r1, [pc, #60]	; (800e754 <UARTEx_SetNbDataToProcess+0x98>)
 800e716:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e718:	fb93 f3f2 	sdiv	r3, r3, r2
 800e71c:	b29a      	uxth	r2, r3
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e724:	7bfb      	ldrb	r3, [r7, #15]
 800e726:	7b7a      	ldrb	r2, [r7, #13]
 800e728:	4909      	ldr	r1, [pc, #36]	; (800e750 <UARTEx_SetNbDataToProcess+0x94>)
 800e72a:	5c8a      	ldrb	r2, [r1, r2]
 800e72c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800e730:	7b7a      	ldrb	r2, [r7, #13]
 800e732:	4908      	ldr	r1, [pc, #32]	; (800e754 <UARTEx_SetNbDataToProcess+0x98>)
 800e734:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e736:	fb93 f3f2 	sdiv	r3, r3, r2
 800e73a:	b29a      	uxth	r2, r3
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800e742:	bf00      	nop
 800e744:	3714      	adds	r7, #20
 800e746:	46bd      	mov	sp, r7
 800e748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e74c:	4770      	bx	lr
 800e74e:	bf00      	nop
 800e750:	0801e880 	.word	0x0801e880
 800e754:	0801e888 	.word	0x0801e888

0800e758 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800e758:	b580      	push	{r7, lr}
 800e75a:	b084      	sub	sp, #16
 800e75c:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800e75e:	4b8d      	ldr	r3, [pc, #564]	; (800e994 <MX_LWIP_Init+0x23c>)
 800e760:	22c0      	movs	r2, #192	; 0xc0
 800e762:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800e764:	4b8b      	ldr	r3, [pc, #556]	; (800e994 <MX_LWIP_Init+0x23c>)
 800e766:	22a8      	movs	r2, #168	; 0xa8
 800e768:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 0;
 800e76a:	4b8a      	ldr	r3, [pc, #552]	; (800e994 <MX_LWIP_Init+0x23c>)
 800e76c:	2200      	movs	r2, #0
 800e76e:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 10;
 800e770:	4b88      	ldr	r3, [pc, #544]	; (800e994 <MX_LWIP_Init+0x23c>)
 800e772:	220a      	movs	r2, #10
 800e774:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800e776:	4b88      	ldr	r3, [pc, #544]	; (800e998 <MX_LWIP_Init+0x240>)
 800e778:	22ff      	movs	r2, #255	; 0xff
 800e77a:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800e77c:	4b86      	ldr	r3, [pc, #536]	; (800e998 <MX_LWIP_Init+0x240>)
 800e77e:	22ff      	movs	r2, #255	; 0xff
 800e780:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 0;
 800e782:	4b85      	ldr	r3, [pc, #532]	; (800e998 <MX_LWIP_Init+0x240>)
 800e784:	2200      	movs	r2, #0
 800e786:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800e788:	4b83      	ldr	r3, [pc, #524]	; (800e998 <MX_LWIP_Init+0x240>)
 800e78a:	2200      	movs	r2, #0
 800e78c:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 800e78e:	4b83      	ldr	r3, [pc, #524]	; (800e99c <MX_LWIP_Init+0x244>)
 800e790:	22c0      	movs	r2, #192	; 0xc0
 800e792:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 800e794:	4b81      	ldr	r3, [pc, #516]	; (800e99c <MX_LWIP_Init+0x244>)
 800e796:	22a8      	movs	r2, #168	; 0xa8
 800e798:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 0;
 800e79a:	4b80      	ldr	r3, [pc, #512]	; (800e99c <MX_LWIP_Init+0x244>)
 800e79c:	2200      	movs	r2, #0
 800e79e:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 800e7a0:	4b7e      	ldr	r3, [pc, #504]	; (800e99c <MX_LWIP_Init+0x244>)
 800e7a2:	2201      	movs	r2, #1
 800e7a4:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initilialize the LwIP stack without RTOS */
  lwip_init();
 800e7a6:	f000 fd3d 	bl	800f224 <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800e7aa:	4b7a      	ldr	r3, [pc, #488]	; (800e994 <MX_LWIP_Init+0x23c>)
 800e7ac:	781b      	ldrb	r3, [r3, #0]
 800e7ae:	061a      	lsls	r2, r3, #24
 800e7b0:	4b78      	ldr	r3, [pc, #480]	; (800e994 <MX_LWIP_Init+0x23c>)
 800e7b2:	785b      	ldrb	r3, [r3, #1]
 800e7b4:	041b      	lsls	r3, r3, #16
 800e7b6:	431a      	orrs	r2, r3
 800e7b8:	4b76      	ldr	r3, [pc, #472]	; (800e994 <MX_LWIP_Init+0x23c>)
 800e7ba:	789b      	ldrb	r3, [r3, #2]
 800e7bc:	021b      	lsls	r3, r3, #8
 800e7be:	4313      	orrs	r3, r2
 800e7c0:	4a74      	ldr	r2, [pc, #464]	; (800e994 <MX_LWIP_Init+0x23c>)
 800e7c2:	78d2      	ldrb	r2, [r2, #3]
 800e7c4:	4313      	orrs	r3, r2
 800e7c6:	061a      	lsls	r2, r3, #24
 800e7c8:	4b72      	ldr	r3, [pc, #456]	; (800e994 <MX_LWIP_Init+0x23c>)
 800e7ca:	781b      	ldrb	r3, [r3, #0]
 800e7cc:	0619      	lsls	r1, r3, #24
 800e7ce:	4b71      	ldr	r3, [pc, #452]	; (800e994 <MX_LWIP_Init+0x23c>)
 800e7d0:	785b      	ldrb	r3, [r3, #1]
 800e7d2:	041b      	lsls	r3, r3, #16
 800e7d4:	4319      	orrs	r1, r3
 800e7d6:	4b6f      	ldr	r3, [pc, #444]	; (800e994 <MX_LWIP_Init+0x23c>)
 800e7d8:	789b      	ldrb	r3, [r3, #2]
 800e7da:	021b      	lsls	r3, r3, #8
 800e7dc:	430b      	orrs	r3, r1
 800e7de:	496d      	ldr	r1, [pc, #436]	; (800e994 <MX_LWIP_Init+0x23c>)
 800e7e0:	78c9      	ldrb	r1, [r1, #3]
 800e7e2:	430b      	orrs	r3, r1
 800e7e4:	021b      	lsls	r3, r3, #8
 800e7e6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800e7ea:	431a      	orrs	r2, r3
 800e7ec:	4b69      	ldr	r3, [pc, #420]	; (800e994 <MX_LWIP_Init+0x23c>)
 800e7ee:	781b      	ldrb	r3, [r3, #0]
 800e7f0:	0619      	lsls	r1, r3, #24
 800e7f2:	4b68      	ldr	r3, [pc, #416]	; (800e994 <MX_LWIP_Init+0x23c>)
 800e7f4:	785b      	ldrb	r3, [r3, #1]
 800e7f6:	041b      	lsls	r3, r3, #16
 800e7f8:	4319      	orrs	r1, r3
 800e7fa:	4b66      	ldr	r3, [pc, #408]	; (800e994 <MX_LWIP_Init+0x23c>)
 800e7fc:	789b      	ldrb	r3, [r3, #2]
 800e7fe:	021b      	lsls	r3, r3, #8
 800e800:	430b      	orrs	r3, r1
 800e802:	4964      	ldr	r1, [pc, #400]	; (800e994 <MX_LWIP_Init+0x23c>)
 800e804:	78c9      	ldrb	r1, [r1, #3]
 800e806:	430b      	orrs	r3, r1
 800e808:	0a1b      	lsrs	r3, r3, #8
 800e80a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800e80e:	431a      	orrs	r2, r3
 800e810:	4b60      	ldr	r3, [pc, #384]	; (800e994 <MX_LWIP_Init+0x23c>)
 800e812:	781b      	ldrb	r3, [r3, #0]
 800e814:	0619      	lsls	r1, r3, #24
 800e816:	4b5f      	ldr	r3, [pc, #380]	; (800e994 <MX_LWIP_Init+0x23c>)
 800e818:	785b      	ldrb	r3, [r3, #1]
 800e81a:	041b      	lsls	r3, r3, #16
 800e81c:	4319      	orrs	r1, r3
 800e81e:	4b5d      	ldr	r3, [pc, #372]	; (800e994 <MX_LWIP_Init+0x23c>)
 800e820:	789b      	ldrb	r3, [r3, #2]
 800e822:	021b      	lsls	r3, r3, #8
 800e824:	430b      	orrs	r3, r1
 800e826:	495b      	ldr	r1, [pc, #364]	; (800e994 <MX_LWIP_Init+0x23c>)
 800e828:	78c9      	ldrb	r1, [r1, #3]
 800e82a:	430b      	orrs	r3, r1
 800e82c:	0e1b      	lsrs	r3, r3, #24
 800e82e:	4313      	orrs	r3, r2
 800e830:	4a5b      	ldr	r2, [pc, #364]	; (800e9a0 <MX_LWIP_Init+0x248>)
 800e832:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800e834:	4b58      	ldr	r3, [pc, #352]	; (800e998 <MX_LWIP_Init+0x240>)
 800e836:	781b      	ldrb	r3, [r3, #0]
 800e838:	061a      	lsls	r2, r3, #24
 800e83a:	4b57      	ldr	r3, [pc, #348]	; (800e998 <MX_LWIP_Init+0x240>)
 800e83c:	785b      	ldrb	r3, [r3, #1]
 800e83e:	041b      	lsls	r3, r3, #16
 800e840:	431a      	orrs	r2, r3
 800e842:	4b55      	ldr	r3, [pc, #340]	; (800e998 <MX_LWIP_Init+0x240>)
 800e844:	789b      	ldrb	r3, [r3, #2]
 800e846:	021b      	lsls	r3, r3, #8
 800e848:	4313      	orrs	r3, r2
 800e84a:	4a53      	ldr	r2, [pc, #332]	; (800e998 <MX_LWIP_Init+0x240>)
 800e84c:	78d2      	ldrb	r2, [r2, #3]
 800e84e:	4313      	orrs	r3, r2
 800e850:	061a      	lsls	r2, r3, #24
 800e852:	4b51      	ldr	r3, [pc, #324]	; (800e998 <MX_LWIP_Init+0x240>)
 800e854:	781b      	ldrb	r3, [r3, #0]
 800e856:	0619      	lsls	r1, r3, #24
 800e858:	4b4f      	ldr	r3, [pc, #316]	; (800e998 <MX_LWIP_Init+0x240>)
 800e85a:	785b      	ldrb	r3, [r3, #1]
 800e85c:	041b      	lsls	r3, r3, #16
 800e85e:	4319      	orrs	r1, r3
 800e860:	4b4d      	ldr	r3, [pc, #308]	; (800e998 <MX_LWIP_Init+0x240>)
 800e862:	789b      	ldrb	r3, [r3, #2]
 800e864:	021b      	lsls	r3, r3, #8
 800e866:	430b      	orrs	r3, r1
 800e868:	494b      	ldr	r1, [pc, #300]	; (800e998 <MX_LWIP_Init+0x240>)
 800e86a:	78c9      	ldrb	r1, [r1, #3]
 800e86c:	430b      	orrs	r3, r1
 800e86e:	021b      	lsls	r3, r3, #8
 800e870:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800e874:	431a      	orrs	r2, r3
 800e876:	4b48      	ldr	r3, [pc, #288]	; (800e998 <MX_LWIP_Init+0x240>)
 800e878:	781b      	ldrb	r3, [r3, #0]
 800e87a:	0619      	lsls	r1, r3, #24
 800e87c:	4b46      	ldr	r3, [pc, #280]	; (800e998 <MX_LWIP_Init+0x240>)
 800e87e:	785b      	ldrb	r3, [r3, #1]
 800e880:	041b      	lsls	r3, r3, #16
 800e882:	4319      	orrs	r1, r3
 800e884:	4b44      	ldr	r3, [pc, #272]	; (800e998 <MX_LWIP_Init+0x240>)
 800e886:	789b      	ldrb	r3, [r3, #2]
 800e888:	021b      	lsls	r3, r3, #8
 800e88a:	430b      	orrs	r3, r1
 800e88c:	4942      	ldr	r1, [pc, #264]	; (800e998 <MX_LWIP_Init+0x240>)
 800e88e:	78c9      	ldrb	r1, [r1, #3]
 800e890:	430b      	orrs	r3, r1
 800e892:	0a1b      	lsrs	r3, r3, #8
 800e894:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800e898:	431a      	orrs	r2, r3
 800e89a:	4b3f      	ldr	r3, [pc, #252]	; (800e998 <MX_LWIP_Init+0x240>)
 800e89c:	781b      	ldrb	r3, [r3, #0]
 800e89e:	0619      	lsls	r1, r3, #24
 800e8a0:	4b3d      	ldr	r3, [pc, #244]	; (800e998 <MX_LWIP_Init+0x240>)
 800e8a2:	785b      	ldrb	r3, [r3, #1]
 800e8a4:	041b      	lsls	r3, r3, #16
 800e8a6:	4319      	orrs	r1, r3
 800e8a8:	4b3b      	ldr	r3, [pc, #236]	; (800e998 <MX_LWIP_Init+0x240>)
 800e8aa:	789b      	ldrb	r3, [r3, #2]
 800e8ac:	021b      	lsls	r3, r3, #8
 800e8ae:	430b      	orrs	r3, r1
 800e8b0:	4939      	ldr	r1, [pc, #228]	; (800e998 <MX_LWIP_Init+0x240>)
 800e8b2:	78c9      	ldrb	r1, [r1, #3]
 800e8b4:	430b      	orrs	r3, r1
 800e8b6:	0e1b      	lsrs	r3, r3, #24
 800e8b8:	4313      	orrs	r3, r2
 800e8ba:	4a3a      	ldr	r2, [pc, #232]	; (800e9a4 <MX_LWIP_Init+0x24c>)
 800e8bc:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800e8be:	4b37      	ldr	r3, [pc, #220]	; (800e99c <MX_LWIP_Init+0x244>)
 800e8c0:	781b      	ldrb	r3, [r3, #0]
 800e8c2:	061a      	lsls	r2, r3, #24
 800e8c4:	4b35      	ldr	r3, [pc, #212]	; (800e99c <MX_LWIP_Init+0x244>)
 800e8c6:	785b      	ldrb	r3, [r3, #1]
 800e8c8:	041b      	lsls	r3, r3, #16
 800e8ca:	431a      	orrs	r2, r3
 800e8cc:	4b33      	ldr	r3, [pc, #204]	; (800e99c <MX_LWIP_Init+0x244>)
 800e8ce:	789b      	ldrb	r3, [r3, #2]
 800e8d0:	021b      	lsls	r3, r3, #8
 800e8d2:	4313      	orrs	r3, r2
 800e8d4:	4a31      	ldr	r2, [pc, #196]	; (800e99c <MX_LWIP_Init+0x244>)
 800e8d6:	78d2      	ldrb	r2, [r2, #3]
 800e8d8:	4313      	orrs	r3, r2
 800e8da:	061a      	lsls	r2, r3, #24
 800e8dc:	4b2f      	ldr	r3, [pc, #188]	; (800e99c <MX_LWIP_Init+0x244>)
 800e8de:	781b      	ldrb	r3, [r3, #0]
 800e8e0:	0619      	lsls	r1, r3, #24
 800e8e2:	4b2e      	ldr	r3, [pc, #184]	; (800e99c <MX_LWIP_Init+0x244>)
 800e8e4:	785b      	ldrb	r3, [r3, #1]
 800e8e6:	041b      	lsls	r3, r3, #16
 800e8e8:	4319      	orrs	r1, r3
 800e8ea:	4b2c      	ldr	r3, [pc, #176]	; (800e99c <MX_LWIP_Init+0x244>)
 800e8ec:	789b      	ldrb	r3, [r3, #2]
 800e8ee:	021b      	lsls	r3, r3, #8
 800e8f0:	430b      	orrs	r3, r1
 800e8f2:	492a      	ldr	r1, [pc, #168]	; (800e99c <MX_LWIP_Init+0x244>)
 800e8f4:	78c9      	ldrb	r1, [r1, #3]
 800e8f6:	430b      	orrs	r3, r1
 800e8f8:	021b      	lsls	r3, r3, #8
 800e8fa:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800e8fe:	431a      	orrs	r2, r3
 800e900:	4b26      	ldr	r3, [pc, #152]	; (800e99c <MX_LWIP_Init+0x244>)
 800e902:	781b      	ldrb	r3, [r3, #0]
 800e904:	0619      	lsls	r1, r3, #24
 800e906:	4b25      	ldr	r3, [pc, #148]	; (800e99c <MX_LWIP_Init+0x244>)
 800e908:	785b      	ldrb	r3, [r3, #1]
 800e90a:	041b      	lsls	r3, r3, #16
 800e90c:	4319      	orrs	r1, r3
 800e90e:	4b23      	ldr	r3, [pc, #140]	; (800e99c <MX_LWIP_Init+0x244>)
 800e910:	789b      	ldrb	r3, [r3, #2]
 800e912:	021b      	lsls	r3, r3, #8
 800e914:	430b      	orrs	r3, r1
 800e916:	4921      	ldr	r1, [pc, #132]	; (800e99c <MX_LWIP_Init+0x244>)
 800e918:	78c9      	ldrb	r1, [r1, #3]
 800e91a:	430b      	orrs	r3, r1
 800e91c:	0a1b      	lsrs	r3, r3, #8
 800e91e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800e922:	431a      	orrs	r2, r3
 800e924:	4b1d      	ldr	r3, [pc, #116]	; (800e99c <MX_LWIP_Init+0x244>)
 800e926:	781b      	ldrb	r3, [r3, #0]
 800e928:	0619      	lsls	r1, r3, #24
 800e92a:	4b1c      	ldr	r3, [pc, #112]	; (800e99c <MX_LWIP_Init+0x244>)
 800e92c:	785b      	ldrb	r3, [r3, #1]
 800e92e:	041b      	lsls	r3, r3, #16
 800e930:	4319      	orrs	r1, r3
 800e932:	4b1a      	ldr	r3, [pc, #104]	; (800e99c <MX_LWIP_Init+0x244>)
 800e934:	789b      	ldrb	r3, [r3, #2]
 800e936:	021b      	lsls	r3, r3, #8
 800e938:	430b      	orrs	r3, r1
 800e93a:	4918      	ldr	r1, [pc, #96]	; (800e99c <MX_LWIP_Init+0x244>)
 800e93c:	78c9      	ldrb	r1, [r1, #3]
 800e93e:	430b      	orrs	r3, r1
 800e940:	0e1b      	lsrs	r3, r3, #24
 800e942:	4313      	orrs	r3, r2
 800e944:	4a18      	ldr	r2, [pc, #96]	; (800e9a8 <MX_LWIP_Init+0x250>)
 800e946:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 800e948:	4b18      	ldr	r3, [pc, #96]	; (800e9ac <MX_LWIP_Init+0x254>)
 800e94a:	9302      	str	r3, [sp, #8]
 800e94c:	4b18      	ldr	r3, [pc, #96]	; (800e9b0 <MX_LWIP_Init+0x258>)
 800e94e:	9301      	str	r3, [sp, #4]
 800e950:	2300      	movs	r3, #0
 800e952:	9300      	str	r3, [sp, #0]
 800e954:	4b14      	ldr	r3, [pc, #80]	; (800e9a8 <MX_LWIP_Init+0x250>)
 800e956:	4a13      	ldr	r2, [pc, #76]	; (800e9a4 <MX_LWIP_Init+0x24c>)
 800e958:	4911      	ldr	r1, [pc, #68]	; (800e9a0 <MX_LWIP_Init+0x248>)
 800e95a:	4816      	ldr	r0, [pc, #88]	; (800e9b4 <MX_LWIP_Init+0x25c>)
 800e95c:	f001 f94a 	bl	800fbf4 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800e960:	4814      	ldr	r0, [pc, #80]	; (800e9b4 <MX_LWIP_Init+0x25c>)
 800e962:	f001 faf9 	bl	800ff58 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800e966:	4b13      	ldr	r3, [pc, #76]	; (800e9b4 <MX_LWIP_Init+0x25c>)
 800e968:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800e96c:	089b      	lsrs	r3, r3, #2
 800e96e:	f003 0301 	and.w	r3, r3, #1
 800e972:	b2db      	uxtb	r3, r3
 800e974:	2b00      	cmp	r3, #0
 800e976:	d003      	beq.n	800e980 <MX_LWIP_Init+0x228>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800e978:	480e      	ldr	r0, [pc, #56]	; (800e9b4 <MX_LWIP_Init+0x25c>)
 800e97a:	f001 fafd 	bl	800ff78 <netif_set_up>
 800e97e:	e002      	b.n	800e986 <MX_LWIP_Init+0x22e>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800e980:	480c      	ldr	r0, [pc, #48]	; (800e9b4 <MX_LWIP_Init+0x25c>)
 800e982:	f001 fb65 	bl	8010050 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 800e986:	490c      	ldr	r1, [pc, #48]	; (800e9b8 <MX_LWIP_Init+0x260>)
 800e988:	480a      	ldr	r0, [pc, #40]	; (800e9b4 <MX_LWIP_Init+0x25c>)
 800e98a:	f001 fbf7 	bl	801017c <netif_set_link_callback>
  /* Create the Ethernet link handler thread */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800e98e:	bf00      	nop
 800e990:	46bd      	mov	sp, r7
 800e992:	bd80      	pop	{r7, pc}
 800e994:	2000070c 	.word	0x2000070c
 800e998:	20000710 	.word	0x20000710
 800e99c:	20000714 	.word	0x20000714
 800e9a0:	20000700 	.word	0x20000700
 800e9a4:	20000704 	.word	0x20000704
 800e9a8:	20000708 	.word	0x20000708
 800e9ac:	080189c1 	.word	0x080189c1
 800e9b0:	0800ec01 	.word	0x0800ec01
 800e9b4:	200006cc 	.word	0x200006cc
 800e9b8:	0800e9bd 	.word	0x0800e9bd

0800e9bc <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 800e9bc:	b480      	push	{r7}
 800e9be:	b083      	sub	sp, #12
 800e9c0:	af00      	add	r7, sp, #0
 800e9c2:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 800e9c4:	bf00      	nop
 800e9c6:	370c      	adds	r7, #12
 800e9c8:	46bd      	mov	sp, r7
 800e9ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9ce:	4770      	bx	lr

0800e9d0 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800e9d0:	b580      	push	{r7, lr}
 800e9d2:	b084      	sub	sp, #16
 800e9d4:	af00      	add	r7, sp, #0
 800e9d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 800e9d8:	2300      	movs	r3, #0
 800e9da:	73fb      	strb	r3, [r7, #15]
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800e9dc:	4b3f      	ldr	r3, [pc, #252]	; (800eadc <low_level_init+0x10c>)
 800e9de:	4a40      	ldr	r2, [pc, #256]	; (800eae0 <low_level_init+0x110>)
 800e9e0:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800e9e2:	2300      	movs	r3, #0
 800e9e4:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 800e9e6:	2380      	movs	r3, #128	; 0x80
 800e9e8:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 800e9ea:	23e1      	movs	r3, #225	; 0xe1
 800e9ec:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800e9ee:	2300      	movs	r3, #0
 800e9f0:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800e9f2:	2300      	movs	r3, #0
 800e9f4:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800e9f6:	2300      	movs	r3, #0
 800e9f8:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800e9fa:	4a38      	ldr	r2, [pc, #224]	; (800eadc <low_level_init+0x10c>)
 800e9fc:	f107 0308 	add.w	r3, r7, #8
 800ea00:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800ea02:	4b36      	ldr	r3, [pc, #216]	; (800eadc <low_level_init+0x10c>)
 800ea04:	2201      	movs	r2, #1
 800ea06:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800ea08:	4b34      	ldr	r3, [pc, #208]	; (800eadc <low_level_init+0x10c>)
 800ea0a:	4a36      	ldr	r2, [pc, #216]	; (800eae4 <low_level_init+0x114>)
 800ea0c:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800ea0e:	4b33      	ldr	r3, [pc, #204]	; (800eadc <low_level_init+0x10c>)
 800ea10:	4a35      	ldr	r2, [pc, #212]	; (800eae8 <low_level_init+0x118>)
 800ea12:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 800ea14:	4b31      	ldr	r3, [pc, #196]	; (800eadc <low_level_init+0x10c>)
 800ea16:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800ea1a:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800ea1c:	482f      	ldr	r0, [pc, #188]	; (800eadc <low_level_init+0x10c>)
 800ea1e:	f7f7 f84f 	bl	8005ac0 <HAL_ETH_Init>
 800ea22:	4603      	mov	r3, r0
 800ea24:	73fb      	strb	r3, [r7, #15]

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800ea26:	2238      	movs	r2, #56	; 0x38
 800ea28:	2100      	movs	r1, #0
 800ea2a:	4830      	ldr	r0, [pc, #192]	; (800eaec <low_level_init+0x11c>)
 800ea2c:	f00a ff2e 	bl	801988c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800ea30:	4b2e      	ldr	r3, [pc, #184]	; (800eaec <low_level_init+0x11c>)
 800ea32:	2221      	movs	r2, #33	; 0x21
 800ea34:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800ea36:	4b2d      	ldr	r3, [pc, #180]	; (800eaec <low_level_init+0x11c>)
 800ea38:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800ea3c:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800ea3e:	4b2b      	ldr	r3, [pc, #172]	; (800eaec <low_level_init+0x11c>)
 800ea40:	2200      	movs	r2, #0
 800ea42:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 800ea44:	482a      	ldr	r0, [pc, #168]	; (800eaf0 <low_level_init+0x120>)
 800ea46:	f000 ff9d 	bl	800f984 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	2206      	movs	r2, #6
 800ea4e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800ea52:	4b22      	ldr	r3, [pc, #136]	; (800eadc <low_level_init+0x10c>)
 800ea54:	685b      	ldr	r3, [r3, #4]
 800ea56:	781a      	ldrb	r2, [r3, #0]
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800ea5e:	4b1f      	ldr	r3, [pc, #124]	; (800eadc <low_level_init+0x10c>)
 800ea60:	685b      	ldr	r3, [r3, #4]
 800ea62:	785a      	ldrb	r2, [r3, #1]
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800ea6a:	4b1c      	ldr	r3, [pc, #112]	; (800eadc <low_level_init+0x10c>)
 800ea6c:	685b      	ldr	r3, [r3, #4]
 800ea6e:	789a      	ldrb	r2, [r3, #2]
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800ea76:	4b19      	ldr	r3, [pc, #100]	; (800eadc <low_level_init+0x10c>)
 800ea78:	685b      	ldr	r3, [r3, #4]
 800ea7a:	78da      	ldrb	r2, [r3, #3]
 800ea7c:	687b      	ldr	r3, [r7, #4]
 800ea7e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800ea82:	4b16      	ldr	r3, [pc, #88]	; (800eadc <low_level_init+0x10c>)
 800ea84:	685b      	ldr	r3, [r3, #4]
 800ea86:	791a      	ldrb	r2, [r3, #4]
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800ea8e:	4b13      	ldr	r3, [pc, #76]	; (800eadc <low_level_init+0x10c>)
 800ea90:	685b      	ldr	r3, [r3, #4]
 800ea92:	795a      	ldrb	r2, [r3, #5]
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 800ea9a:	687b      	ldr	r3, [r7, #4]
 800ea9c:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800eaa0:	849a      	strh	r2, [r3, #36]	; 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800eaa2:	687b      	ldr	r3, [r7, #4]
 800eaa4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800eaa8:	f043 030a 	orr.w	r3, r3, #10
 800eaac:	b2da      	uxtb	r2, r3
 800eaae:	687b      	ldr	r3, [r7, #4]
 800eab0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 800eab4:	490f      	ldr	r1, [pc, #60]	; (800eaf4 <low_level_init+0x124>)
 800eab6:	4810      	ldr	r0, [pc, #64]	; (800eaf8 <low_level_init+0x128>)
 800eab8:	f7f4 fd69 	bl	800358e <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  LAN8742_Init(&LAN8742);
 800eabc:	480e      	ldr	r0, [pc, #56]	; (800eaf8 <low_level_init+0x128>)
 800eabe:	f7f4 fd98 	bl	80035f2 <LAN8742_Init>

  if (hal_eth_init_status == HAL_OK)
 800eac2:	7bfb      	ldrb	r3, [r7, #15]
 800eac4:	2b00      	cmp	r3, #0
 800eac6:	d103      	bne.n	800ead0 <low_level_init+0x100>
  {
  /* Get link state */
  ethernet_link_check_state(netif);
 800eac8:	6878      	ldr	r0, [r7, #4]
 800eaca:	f000 fa05 	bl	800eed8 <ethernet_link_check_state>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800eace:	e001      	b.n	800ead4 <low_level_init+0x104>
    Error_Handler();
 800ead0:	f7f4 f82c 	bl	8002b2c <Error_Handler>
}
 800ead4:	bf00      	nop
 800ead6:	3710      	adds	r7, #16
 800ead8:	46bd      	mov	sp, r7
 800eada:	bd80      	pop	{r7, pc}
 800eadc:	200050a4 	.word	0x200050a4
 800eae0:	40028000 	.word	0x40028000
 800eae4:	2000028c 	.word	0x2000028c
 800eae8:	2000022c 	.word	0x2000022c
 800eaec:	20005154 	.word	0x20005154
 800eaf0:	0801e890 	.word	0x0801e890
 800eaf4:	20000044 	.word	0x20000044
 800eaf8:	2000518c 	.word	0x2000518c

0800eafc <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800eafc:	b580      	push	{r7, lr}
 800eafe:	b092      	sub	sp, #72	; 0x48
 800eb00:	af00      	add	r7, sp, #0
 800eb02:	6078      	str	r0, [r7, #4]
 800eb04:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 800eb06:	2300      	movs	r3, #0
 800eb08:	647b      	str	r3, [r7, #68]	; 0x44
  struct pbuf *q = NULL;
 800eb0a:	2300      	movs	r3, #0
 800eb0c:	643b      	str	r3, [r7, #64]	; 0x40
  err_t errval = ERR_OK;
 800eb0e:	2300      	movs	r3, #0
 800eb10:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 800eb14:	f107 030c 	add.w	r3, r7, #12
 800eb18:	2230      	movs	r2, #48	; 0x30
 800eb1a:	2100      	movs	r1, #0
 800eb1c:	4618      	mov	r0, r3
 800eb1e:	f00a feb5 	bl	801988c <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800eb22:	f107 030c 	add.w	r3, r7, #12
 800eb26:	2230      	movs	r2, #48	; 0x30
 800eb28:	2100      	movs	r1, #0
 800eb2a:	4618      	mov	r0, r3
 800eb2c:	f00a feae 	bl	801988c <memset>

  for(q = p; q != NULL; q = q->next)
 800eb30:	683b      	ldr	r3, [r7, #0]
 800eb32:	643b      	str	r3, [r7, #64]	; 0x40
 800eb34:	e045      	b.n	800ebc2 <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 800eb36:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800eb38:	2b03      	cmp	r3, #3
 800eb3a:	d902      	bls.n	800eb42 <low_level_output+0x46>
      return ERR_IF;
 800eb3c:	f06f 030b 	mvn.w	r3, #11
 800eb40:	e055      	b.n	800ebee <low_level_output+0xf2>

    Txbuffer[i].buffer = q->payload;
 800eb42:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eb44:	6859      	ldr	r1, [r3, #4]
 800eb46:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800eb48:	4613      	mov	r3, r2
 800eb4a:	005b      	lsls	r3, r3, #1
 800eb4c:	4413      	add	r3, r2
 800eb4e:	009b      	lsls	r3, r3, #2
 800eb50:	3348      	adds	r3, #72	; 0x48
 800eb52:	443b      	add	r3, r7
 800eb54:	3b3c      	subs	r3, #60	; 0x3c
 800eb56:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800eb58:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eb5a:	895b      	ldrh	r3, [r3, #10]
 800eb5c:	4619      	mov	r1, r3
 800eb5e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800eb60:	4613      	mov	r3, r2
 800eb62:	005b      	lsls	r3, r3, #1
 800eb64:	4413      	add	r3, r2
 800eb66:	009b      	lsls	r3, r3, #2
 800eb68:	3348      	adds	r3, #72	; 0x48
 800eb6a:	443b      	add	r3, r7
 800eb6c:	3b38      	subs	r3, #56	; 0x38
 800eb6e:	6019      	str	r1, [r3, #0]

    if(i>0)
 800eb70:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	d011      	beq.n	800eb9a <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800eb76:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800eb78:	1e5a      	subs	r2, r3, #1
 800eb7a:	f107 000c 	add.w	r0, r7, #12
 800eb7e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800eb80:	460b      	mov	r3, r1
 800eb82:	005b      	lsls	r3, r3, #1
 800eb84:	440b      	add	r3, r1
 800eb86:	009b      	lsls	r3, r3, #2
 800eb88:	18c1      	adds	r1, r0, r3
 800eb8a:	4613      	mov	r3, r2
 800eb8c:	005b      	lsls	r3, r3, #1
 800eb8e:	4413      	add	r3, r2
 800eb90:	009b      	lsls	r3, r3, #2
 800eb92:	3348      	adds	r3, #72	; 0x48
 800eb94:	443b      	add	r3, r7
 800eb96:	3b34      	subs	r3, #52	; 0x34
 800eb98:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 800eb9a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eb9c:	681b      	ldr	r3, [r3, #0]
 800eb9e:	2b00      	cmp	r3, #0
 800eba0:	d109      	bne.n	800ebb6 <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 800eba2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800eba4:	4613      	mov	r3, r2
 800eba6:	005b      	lsls	r3, r3, #1
 800eba8:	4413      	add	r3, r2
 800ebaa:	009b      	lsls	r3, r3, #2
 800ebac:	3348      	adds	r3, #72	; 0x48
 800ebae:	443b      	add	r3, r7
 800ebb0:	3b34      	subs	r3, #52	; 0x34
 800ebb2:	2200      	movs	r2, #0
 800ebb4:	601a      	str	r2, [r3, #0]
    }

    i++;
 800ebb6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ebb8:	3301      	adds	r3, #1
 800ebba:	647b      	str	r3, [r7, #68]	; 0x44
  for(q = p; q != NULL; q = q->next)
 800ebbc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ebbe:	681b      	ldr	r3, [r3, #0]
 800ebc0:	643b      	str	r3, [r7, #64]	; 0x40
 800ebc2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ebc4:	2b00      	cmp	r3, #0
 800ebc6:	d1b6      	bne.n	800eb36 <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 800ebc8:	683b      	ldr	r3, [r7, #0]
 800ebca:	891b      	ldrh	r3, [r3, #8]
 800ebcc:	461a      	mov	r2, r3
 800ebce:	4b0a      	ldr	r3, [pc, #40]	; (800ebf8 <low_level_output+0xfc>)
 800ebd0:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800ebd2:	4a09      	ldr	r2, [pc, #36]	; (800ebf8 <low_level_output+0xfc>)
 800ebd4:	f107 030c 	add.w	r3, r7, #12
 800ebd8:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 800ebda:	4a07      	ldr	r2, [pc, #28]	; (800ebf8 <low_level_output+0xfc>)
 800ebdc:	683b      	ldr	r3, [r7, #0]
 800ebde:	6353      	str	r3, [r2, #52]	; 0x34

  HAL_ETH_Transmit(&heth, &TxConfig, ETH_DMA_TRANSMIT_TIMEOUT);
 800ebe0:	2214      	movs	r2, #20
 800ebe2:	4905      	ldr	r1, [pc, #20]	; (800ebf8 <low_level_output+0xfc>)
 800ebe4:	4805      	ldr	r0, [pc, #20]	; (800ebfc <low_level_output+0x100>)
 800ebe6:	f7f7 f903 	bl	8005df0 <HAL_ETH_Transmit>

  return errval;
 800ebea:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800ebee:	4618      	mov	r0, r3
 800ebf0:	3748      	adds	r7, #72	; 0x48
 800ebf2:	46bd      	mov	sp, r7
 800ebf4:	bd80      	pop	{r7, pc}
 800ebf6:	bf00      	nop
 800ebf8:	20005154 	.word	0x20005154
 800ebfc:	200050a4 	.word	0x200050a4

0800ec00 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800ec00:	b580      	push	{r7, lr}
 800ec02:	b082      	sub	sp, #8
 800ec04:	af00      	add	r7, sp, #0
 800ec06:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	2b00      	cmp	r3, #0
 800ec0c:	d106      	bne.n	800ec1c <ethernetif_init+0x1c>
 800ec0e:	4b0e      	ldr	r3, [pc, #56]	; (800ec48 <ethernetif_init+0x48>)
 800ec10:	f240 127b 	movw	r2, #379	; 0x17b
 800ec14:	490d      	ldr	r1, [pc, #52]	; (800ec4c <ethernetif_init+0x4c>)
 800ec16:	480e      	ldr	r0, [pc, #56]	; (800ec50 <ethernetif_init+0x50>)
 800ec18:	f00a fce2 	bl	80195e0 <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	2273      	movs	r2, #115	; 0x73
 800ec20:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->name[1] = IFNAME1;
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	2274      	movs	r2, #116	; 0x74
 800ec28:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	4a09      	ldr	r2, [pc, #36]	; (800ec54 <ethernetif_init+0x54>)
 800ec30:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	4a08      	ldr	r2, [pc, #32]	; (800ec58 <ethernetif_init+0x58>)
 800ec36:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800ec38:	6878      	ldr	r0, [r7, #4]
 800ec3a:	f7ff fec9 	bl	800e9d0 <low_level_init>

  return ERR_OK;
 800ec3e:	2300      	movs	r3, #0
}
 800ec40:	4618      	mov	r0, r3
 800ec42:	3708      	adds	r7, #8
 800ec44:	46bd      	mov	sp, r7
 800ec46:	bd80      	pop	{r7, pc}
 800ec48:	0801be58 	.word	0x0801be58
 800ec4c:	0801be74 	.word	0x0801be74
 800ec50:	0801be84 	.word	0x0801be84
 800ec54:	08016e2d 	.word	0x08016e2d
 800ec58:	0800eafd 	.word	0x0800eafd

0800ec5c <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800ec5c:	b580      	push	{r7, lr}
 800ec5e:	b084      	sub	sp, #16
 800ec60:	af00      	add	r7, sp, #0
 800ec62:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800ec68:	68f9      	ldr	r1, [r7, #12]
 800ec6a:	4807      	ldr	r0, [pc, #28]	; (800ec88 <pbuf_free_custom+0x2c>)
 800ec6c:	f000 ff6c 	bl	800fb48 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 800ec70:	4b06      	ldr	r3, [pc, #24]	; (800ec8c <pbuf_free_custom+0x30>)
 800ec72:	781b      	ldrb	r3, [r3, #0]
 800ec74:	2b01      	cmp	r3, #1
 800ec76:	d102      	bne.n	800ec7e <pbuf_free_custom+0x22>
  {
    RxAllocStatus = RX_ALLOC_OK;
 800ec78:	4b04      	ldr	r3, [pc, #16]	; (800ec8c <pbuf_free_custom+0x30>)
 800ec7a:	2200      	movs	r2, #0
 800ec7c:	701a      	strb	r2, [r3, #0]
  }
}
 800ec7e:	bf00      	nop
 800ec80:	3710      	adds	r7, #16
 800ec82:	46bd      	mov	sp, r7
 800ec84:	bd80      	pop	{r7, pc}
 800ec86:	bf00      	nop
 800ec88:	0801e890 	.word	0x0801e890
 800ec8c:	200050a0 	.word	0x200050a0

0800ec90 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 800ec90:	b580      	push	{r7, lr}
 800ec92:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800ec94:	f7f4 fe62 	bl	800395c <HAL_GetTick>
 800ec98:	4603      	mov	r3, r0
}
 800ec9a:	4618      	mov	r0, r3
 800ec9c:	bd80      	pop	{r7, pc}
	...

0800eca0 <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800eca0:	b580      	push	{r7, lr}
 800eca2:	b08e      	sub	sp, #56	; 0x38
 800eca4:	af00      	add	r7, sp, #0
 800eca6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800eca8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ecac:	2200      	movs	r2, #0
 800ecae:	601a      	str	r2, [r3, #0]
 800ecb0:	605a      	str	r2, [r3, #4]
 800ecb2:	609a      	str	r2, [r3, #8]
 800ecb4:	60da      	str	r2, [r3, #12]
 800ecb6:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800ecb8:	687b      	ldr	r3, [r7, #4]
 800ecba:	681b      	ldr	r3, [r3, #0]
 800ecbc:	4a59      	ldr	r2, [pc, #356]	; (800ee24 <HAL_ETH_MspInit+0x184>)
 800ecbe:	4293      	cmp	r3, r2
 800ecc0:	f040 80ab 	bne.w	800ee1a <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 800ecc4:	4b58      	ldr	r3, [pc, #352]	; (800ee28 <HAL_ETH_MspInit+0x188>)
 800ecc6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800ecca:	4a57      	ldr	r2, [pc, #348]	; (800ee28 <HAL_ETH_MspInit+0x188>)
 800eccc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ecd0:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800ecd4:	4b54      	ldr	r3, [pc, #336]	; (800ee28 <HAL_ETH_MspInit+0x188>)
 800ecd6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800ecda:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ecde:	623b      	str	r3, [r7, #32]
 800ece0:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 800ece2:	4b51      	ldr	r3, [pc, #324]	; (800ee28 <HAL_ETH_MspInit+0x188>)
 800ece4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800ece8:	4a4f      	ldr	r2, [pc, #316]	; (800ee28 <HAL_ETH_MspInit+0x188>)
 800ecea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ecee:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800ecf2:	4b4d      	ldr	r3, [pc, #308]	; (800ee28 <HAL_ETH_MspInit+0x188>)
 800ecf4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800ecf8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ecfc:	61fb      	str	r3, [r7, #28]
 800ecfe:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 800ed00:	4b49      	ldr	r3, [pc, #292]	; (800ee28 <HAL_ETH_MspInit+0x188>)
 800ed02:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800ed06:	4a48      	ldr	r2, [pc, #288]	; (800ee28 <HAL_ETH_MspInit+0x188>)
 800ed08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ed0c:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800ed10:	4b45      	ldr	r3, [pc, #276]	; (800ee28 <HAL_ETH_MspInit+0x188>)
 800ed12:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800ed16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ed1a:	61bb      	str	r3, [r7, #24]
 800ed1c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800ed1e:	4b42      	ldr	r3, [pc, #264]	; (800ee28 <HAL_ETH_MspInit+0x188>)
 800ed20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ed24:	4a40      	ldr	r2, [pc, #256]	; (800ee28 <HAL_ETH_MspInit+0x188>)
 800ed26:	f043 0304 	orr.w	r3, r3, #4
 800ed2a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800ed2e:	4b3e      	ldr	r3, [pc, #248]	; (800ee28 <HAL_ETH_MspInit+0x188>)
 800ed30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ed34:	f003 0304 	and.w	r3, r3, #4
 800ed38:	617b      	str	r3, [r7, #20]
 800ed3a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ed3c:	4b3a      	ldr	r3, [pc, #232]	; (800ee28 <HAL_ETH_MspInit+0x188>)
 800ed3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ed42:	4a39      	ldr	r2, [pc, #228]	; (800ee28 <HAL_ETH_MspInit+0x188>)
 800ed44:	f043 0301 	orr.w	r3, r3, #1
 800ed48:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800ed4c:	4b36      	ldr	r3, [pc, #216]	; (800ee28 <HAL_ETH_MspInit+0x188>)
 800ed4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ed52:	f003 0301 	and.w	r3, r3, #1
 800ed56:	613b      	str	r3, [r7, #16]
 800ed58:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800ed5a:	4b33      	ldr	r3, [pc, #204]	; (800ee28 <HAL_ETH_MspInit+0x188>)
 800ed5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ed60:	4a31      	ldr	r2, [pc, #196]	; (800ee28 <HAL_ETH_MspInit+0x188>)
 800ed62:	f043 0302 	orr.w	r3, r3, #2
 800ed66:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800ed6a:	4b2f      	ldr	r3, [pc, #188]	; (800ee28 <HAL_ETH_MspInit+0x188>)
 800ed6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ed70:	f003 0302 	and.w	r3, r3, #2
 800ed74:	60fb      	str	r3, [r7, #12]
 800ed76:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800ed78:	4b2b      	ldr	r3, [pc, #172]	; (800ee28 <HAL_ETH_MspInit+0x188>)
 800ed7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ed7e:	4a2a      	ldr	r2, [pc, #168]	; (800ee28 <HAL_ETH_MspInit+0x188>)
 800ed80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ed84:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800ed88:	4b27      	ldr	r3, [pc, #156]	; (800ee28 <HAL_ETH_MspInit+0x188>)
 800ed8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ed8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ed92:	60bb      	str	r3, [r7, #8]
 800ed94:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800ed96:	2332      	movs	r3, #50	; 0x32
 800ed98:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ed9a:	2302      	movs	r3, #2
 800ed9c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ed9e:	2300      	movs	r3, #0
 800eda0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800eda2:	2300      	movs	r3, #0
 800eda4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800eda6:	230b      	movs	r3, #11
 800eda8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800edaa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800edae:	4619      	mov	r1, r3
 800edb0:	481e      	ldr	r0, [pc, #120]	; (800ee2c <HAL_ETH_MspInit+0x18c>)
 800edb2:	f7f8 f985 	bl	80070c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800edb6:	2386      	movs	r3, #134	; 0x86
 800edb8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800edba:	2302      	movs	r3, #2
 800edbc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800edbe:	2300      	movs	r3, #0
 800edc0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800edc2:	2300      	movs	r3, #0
 800edc4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800edc6:	230b      	movs	r3, #11
 800edc8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800edca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800edce:	4619      	mov	r1, r3
 800edd0:	4817      	ldr	r0, [pc, #92]	; (800ee30 <HAL_ETH_MspInit+0x190>)
 800edd2:	f7f8 f975 	bl	80070c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800edd6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800edda:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800eddc:	2302      	movs	r3, #2
 800edde:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ede0:	2300      	movs	r3, #0
 800ede2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ede4:	2300      	movs	r3, #0
 800ede6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800ede8:	230b      	movs	r3, #11
 800edea:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800edec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800edf0:	4619      	mov	r1, r3
 800edf2:	4810      	ldr	r0, [pc, #64]	; (800ee34 <HAL_ETH_MspInit+0x194>)
 800edf4:	f7f8 f964 	bl	80070c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 800edf8:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800edfc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800edfe:	2302      	movs	r3, #2
 800ee00:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ee02:	2300      	movs	r3, #0
 800ee04:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ee06:	2300      	movs	r3, #0
 800ee08:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800ee0a:	230b      	movs	r3, #11
 800ee0c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800ee0e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ee12:	4619      	mov	r1, r3
 800ee14:	4808      	ldr	r0, [pc, #32]	; (800ee38 <HAL_ETH_MspInit+0x198>)
 800ee16:	f7f8 f953 	bl	80070c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800ee1a:	bf00      	nop
 800ee1c:	3738      	adds	r7, #56	; 0x38
 800ee1e:	46bd      	mov	sp, r7
 800ee20:	bd80      	pop	{r7, pc}
 800ee22:	bf00      	nop
 800ee24:	40028000 	.word	0x40028000
 800ee28:	58024400 	.word	0x58024400
 800ee2c:	58020800 	.word	0x58020800
 800ee30:	58020000 	.word	0x58020000
 800ee34:	58020400 	.word	0x58020400
 800ee38:	58021800 	.word	0x58021800

0800ee3c <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 800ee3c:	b580      	push	{r7, lr}
 800ee3e:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 800ee40:	4802      	ldr	r0, [pc, #8]	; (800ee4c <ETH_PHY_IO_Init+0x10>)
 800ee42:	f7f7 fb71 	bl	8006528 <HAL_ETH_SetMDIOClockRange>

  return 0;
 800ee46:	2300      	movs	r3, #0
}
 800ee48:	4618      	mov	r0, r3
 800ee4a:	bd80      	pop	{r7, pc}
 800ee4c:	200050a4 	.word	0x200050a4

0800ee50 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 800ee50:	b480      	push	{r7}
 800ee52:	af00      	add	r7, sp, #0
  return 0;
 800ee54:	2300      	movs	r3, #0
}
 800ee56:	4618      	mov	r0, r3
 800ee58:	46bd      	mov	sp, r7
 800ee5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee5e:	4770      	bx	lr

0800ee60 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 800ee60:	b580      	push	{r7, lr}
 800ee62:	b084      	sub	sp, #16
 800ee64:	af00      	add	r7, sp, #0
 800ee66:	60f8      	str	r0, [r7, #12]
 800ee68:	60b9      	str	r1, [r7, #8]
 800ee6a:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800ee6c:	687b      	ldr	r3, [r7, #4]
 800ee6e:	68ba      	ldr	r2, [r7, #8]
 800ee70:	68f9      	ldr	r1, [r7, #12]
 800ee72:	4807      	ldr	r0, [pc, #28]	; (800ee90 <ETH_PHY_IO_ReadReg+0x30>)
 800ee74:	f7f7 f8c1 	bl	8005ffa <HAL_ETH_ReadPHYRegister>
 800ee78:	4603      	mov	r3, r0
 800ee7a:	2b00      	cmp	r3, #0
 800ee7c:	d002      	beq.n	800ee84 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800ee7e:	f04f 33ff 	mov.w	r3, #4294967295
 800ee82:	e000      	b.n	800ee86 <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 800ee84:	2300      	movs	r3, #0
}
 800ee86:	4618      	mov	r0, r3
 800ee88:	3710      	adds	r7, #16
 800ee8a:	46bd      	mov	sp, r7
 800ee8c:	bd80      	pop	{r7, pc}
 800ee8e:	bf00      	nop
 800ee90:	200050a4 	.word	0x200050a4

0800ee94 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 800ee94:	b580      	push	{r7, lr}
 800ee96:	b084      	sub	sp, #16
 800ee98:	af00      	add	r7, sp, #0
 800ee9a:	60f8      	str	r0, [r7, #12]
 800ee9c:	60b9      	str	r1, [r7, #8]
 800ee9e:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 800eea0:	687b      	ldr	r3, [r7, #4]
 800eea2:	68ba      	ldr	r2, [r7, #8]
 800eea4:	68f9      	ldr	r1, [r7, #12]
 800eea6:	4807      	ldr	r0, [pc, #28]	; (800eec4 <ETH_PHY_IO_WriteReg+0x30>)
 800eea8:	f7f7 f8fc 	bl	80060a4 <HAL_ETH_WritePHYRegister>
 800eeac:	4603      	mov	r3, r0
 800eeae:	2b00      	cmp	r3, #0
 800eeb0:	d002      	beq.n	800eeb8 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800eeb2:	f04f 33ff 	mov.w	r3, #4294967295
 800eeb6:	e000      	b.n	800eeba <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 800eeb8:	2300      	movs	r3, #0
}
 800eeba:	4618      	mov	r0, r3
 800eebc:	3710      	adds	r7, #16
 800eebe:	46bd      	mov	sp, r7
 800eec0:	bd80      	pop	{r7, pc}
 800eec2:	bf00      	nop
 800eec4:	200050a4 	.word	0x200050a4

0800eec8 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 800eec8:	b580      	push	{r7, lr}
 800eeca:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800eecc:	f7f4 fd46 	bl	800395c <HAL_GetTick>
 800eed0:	4603      	mov	r3, r0
}
 800eed2:	4618      	mov	r0, r3
 800eed4:	bd80      	pop	{r7, pc}
	...

0800eed8 <ethernet_link_check_state>:
/**
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */
void ethernet_link_check_state(struct netif *netif)
{
 800eed8:	b580      	push	{r7, lr}
 800eeda:	b0a0      	sub	sp, #128	; 0x80
 800eedc:	af00      	add	r7, sp, #0
 800eede:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 800eee0:	f107 030c 	add.w	r3, r7, #12
 800eee4:	2264      	movs	r2, #100	; 0x64
 800eee6:	2100      	movs	r1, #0
 800eee8:	4618      	mov	r0, r3
 800eeea:	f00a fccf 	bl	801988c <memset>
  int32_t PHYLinkState = 0;
 800eeee:	2300      	movs	r3, #0
 800eef0:	673b      	str	r3, [r7, #112]	; 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 800eef2:	2300      	movs	r3, #0
 800eef4:	67fb      	str	r3, [r7, #124]	; 0x7c
 800eef6:	2300      	movs	r3, #0
 800eef8:	67bb      	str	r3, [r7, #120]	; 0x78
 800eefa:	2300      	movs	r3, #0
 800eefc:	677b      	str	r3, [r7, #116]	; 0x74

  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800eefe:	483a      	ldr	r0, [pc, #232]	; (800efe8 <ethernet_link_check_state+0x110>)
 800ef00:	f7f4 fc1f 	bl	8003742 <LAN8742_GetLinkState>
 800ef04:	6738      	str	r0, [r7, #112]	; 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 800ef06:	687b      	ldr	r3, [r7, #4]
 800ef08:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800ef0c:	089b      	lsrs	r3, r3, #2
 800ef0e:	f003 0301 	and.w	r3, r3, #1
 800ef12:	b2db      	uxtb	r3, r3
 800ef14:	2b00      	cmp	r3, #0
 800ef16:	d00c      	beq.n	800ef32 <ethernet_link_check_state+0x5a>
 800ef18:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ef1a:	2b01      	cmp	r3, #1
 800ef1c:	dc09      	bgt.n	800ef32 <ethernet_link_check_state+0x5a>
  {
    HAL_ETH_Stop(&heth);
 800ef1e:	4833      	ldr	r0, [pc, #204]	; (800efec <ethernet_link_check_state+0x114>)
 800ef20:	f7f6 ff16 	bl	8005d50 <HAL_ETH_Stop>
    netif_set_down(netif);
 800ef24:	6878      	ldr	r0, [r7, #4]
 800ef26:	f001 f893 	bl	8010050 <netif_set_down>
    netif_set_link_down(netif);
 800ef2a:	6878      	ldr	r0, [r7, #4]
 800ef2c:	f001 f8f6 	bl	801011c <netif_set_link_down>
      netif_set_up(netif);
      netif_set_link_up(netif);
    }
  }

}
 800ef30:	e055      	b.n	800efde <ethernet_link_check_state+0x106>
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 800ef32:	687b      	ldr	r3, [r7, #4]
 800ef34:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800ef38:	f003 0304 	and.w	r3, r3, #4
 800ef3c:	2b00      	cmp	r3, #0
 800ef3e:	d14e      	bne.n	800efde <ethernet_link_check_state+0x106>
 800ef40:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ef42:	2b01      	cmp	r3, #1
 800ef44:	dd4b      	ble.n	800efde <ethernet_link_check_state+0x106>
    switch (PHYLinkState)
 800ef46:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ef48:	3b02      	subs	r3, #2
 800ef4a:	2b03      	cmp	r3, #3
 800ef4c:	d82a      	bhi.n	800efa4 <ethernet_link_check_state+0xcc>
 800ef4e:	a201      	add	r2, pc, #4	; (adr r2, 800ef54 <ethernet_link_check_state+0x7c>)
 800ef50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef54:	0800ef65 	.word	0x0800ef65
 800ef58:	0800ef77 	.word	0x0800ef77
 800ef5c:	0800ef87 	.word	0x0800ef87
 800ef60:	0800ef97 	.word	0x0800ef97
      duplex = ETH_FULLDUPLEX_MODE;
 800ef64:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800ef68:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_100M;
 800ef6a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800ef6e:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800ef70:	2301      	movs	r3, #1
 800ef72:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800ef74:	e017      	b.n	800efa6 <ethernet_link_check_state+0xce>
      duplex = ETH_HALFDUPLEX_MODE;
 800ef76:	2300      	movs	r3, #0
 800ef78:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_100M;
 800ef7a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800ef7e:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800ef80:	2301      	movs	r3, #1
 800ef82:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800ef84:	e00f      	b.n	800efa6 <ethernet_link_check_state+0xce>
      duplex = ETH_FULLDUPLEX_MODE;
 800ef86:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800ef8a:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_10M;
 800ef8c:	2300      	movs	r3, #0
 800ef8e:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800ef90:	2301      	movs	r3, #1
 800ef92:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800ef94:	e007      	b.n	800efa6 <ethernet_link_check_state+0xce>
      duplex = ETH_HALFDUPLEX_MODE;
 800ef96:	2300      	movs	r3, #0
 800ef98:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_10M;
 800ef9a:	2300      	movs	r3, #0
 800ef9c:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800ef9e:	2301      	movs	r3, #1
 800efa0:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800efa2:	e000      	b.n	800efa6 <ethernet_link_check_state+0xce>
      break;
 800efa4:	bf00      	nop
    if(linkchanged)
 800efa6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800efa8:	2b00      	cmp	r3, #0
 800efaa:	d018      	beq.n	800efde <ethernet_link_check_state+0x106>
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 800efac:	f107 030c 	add.w	r3, r7, #12
 800efb0:	4619      	mov	r1, r3
 800efb2:	480e      	ldr	r0, [pc, #56]	; (800efec <ethernet_link_check_state+0x114>)
 800efb4:	f7f7 f8ca 	bl	800614c <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 800efb8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800efba:	627b      	str	r3, [r7, #36]	; 0x24
      MACConf.Speed = speed;
 800efbc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800efbe:	623b      	str	r3, [r7, #32]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 800efc0:	f107 030c 	add.w	r3, r7, #12
 800efc4:	4619      	mov	r1, r3
 800efc6:	4809      	ldr	r0, [pc, #36]	; (800efec <ethernet_link_check_state+0x114>)
 800efc8:	f7f7 fa94 	bl	80064f4 <HAL_ETH_SetMACConfig>
      HAL_ETH_Start(&heth);
 800efcc:	4807      	ldr	r0, [pc, #28]	; (800efec <ethernet_link_check_state+0x114>)
 800efce:	f7f6 fe5d 	bl	8005c8c <HAL_ETH_Start>
      netif_set_up(netif);
 800efd2:	6878      	ldr	r0, [r7, #4]
 800efd4:	f000 ffd0 	bl	800ff78 <netif_set_up>
      netif_set_link_up(netif);
 800efd8:	6878      	ldr	r0, [r7, #4]
 800efda:	f001 f86b 	bl	80100b4 <netif_set_link_up>
}
 800efde:	bf00      	nop
 800efe0:	3780      	adds	r7, #128	; 0x80
 800efe2:	46bd      	mov	sp, r7
 800efe4:	bd80      	pop	{r7, pc}
 800efe6:	bf00      	nop
 800efe8:	2000518c 	.word	0x2000518c
 800efec:	200050a4 	.word	0x200050a4

0800eff0 <HAL_ETH_RxAllocateCallback>:

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 800eff0:	b580      	push	{r7, lr}
 800eff2:	b086      	sub	sp, #24
 800eff4:	af02      	add	r7, sp, #8
 800eff6:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 800eff8:	4812      	ldr	r0, [pc, #72]	; (800f044 <HAL_ETH_RxAllocateCallback+0x54>)
 800effa:	f000 fd37 	bl	800fa6c <memp_malloc_pool>
 800effe:	60f8      	str	r0, [r7, #12]
  if (p)
 800f000:	68fb      	ldr	r3, [r7, #12]
 800f002:	2b00      	cmp	r3, #0
 800f004:	d014      	beq.n	800f030 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 800f006:	68fb      	ldr	r3, [r7, #12]
 800f008:	f103 0220 	add.w	r2, r3, #32
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 800f010:	68fb      	ldr	r3, [r7, #12]
 800f012:	4a0d      	ldr	r2, [pc, #52]	; (800f048 <HAL_ETH_RxAllocateCallback+0x58>)
 800f014:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUFFER_SIZE);
 800f016:	687b      	ldr	r3, [r7, #4]
 800f018:	681b      	ldr	r3, [r3, #0]
 800f01a:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800f01e:	9201      	str	r2, [sp, #4]
 800f020:	9300      	str	r3, [sp, #0]
 800f022:	68fb      	ldr	r3, [r7, #12]
 800f024:	2241      	movs	r2, #65	; 0x41
 800f026:	2100      	movs	r1, #0
 800f028:	2000      	movs	r0, #0
 800f02a:	f001 fa4d 	bl	80104c8 <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 800f02e:	e005      	b.n	800f03c <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 800f030:	4b06      	ldr	r3, [pc, #24]	; (800f04c <HAL_ETH_RxAllocateCallback+0x5c>)
 800f032:	2201      	movs	r2, #1
 800f034:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 800f036:	687b      	ldr	r3, [r7, #4]
 800f038:	2200      	movs	r2, #0
 800f03a:	601a      	str	r2, [r3, #0]
}
 800f03c:	bf00      	nop
 800f03e:	3710      	adds	r7, #16
 800f040:	46bd      	mov	sp, r7
 800f042:	bd80      	pop	{r7, pc}
 800f044:	0801e890 	.word	0x0801e890
 800f048:	0800ec5d 	.word	0x0800ec5d
 800f04c:	200050a0 	.word	0x200050a0

0800f050 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800f050:	b480      	push	{r7}
 800f052:	b083      	sub	sp, #12
 800f054:	af00      	add	r7, sp, #0
 800f056:	4603      	mov	r3, r0
 800f058:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800f05a:	88fb      	ldrh	r3, [r7, #6]
 800f05c:	021b      	lsls	r3, r3, #8
 800f05e:	b21a      	sxth	r2, r3
 800f060:	88fb      	ldrh	r3, [r7, #6]
 800f062:	0a1b      	lsrs	r3, r3, #8
 800f064:	b29b      	uxth	r3, r3
 800f066:	b21b      	sxth	r3, r3
 800f068:	4313      	orrs	r3, r2
 800f06a:	b21b      	sxth	r3, r3
 800f06c:	b29b      	uxth	r3, r3
}
 800f06e:	4618      	mov	r0, r3
 800f070:	370c      	adds	r7, #12
 800f072:	46bd      	mov	sp, r7
 800f074:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f078:	4770      	bx	lr

0800f07a <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800f07a:	b480      	push	{r7}
 800f07c:	b083      	sub	sp, #12
 800f07e:	af00      	add	r7, sp, #0
 800f080:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800f082:	687b      	ldr	r3, [r7, #4]
 800f084:	061a      	lsls	r2, r3, #24
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	021b      	lsls	r3, r3, #8
 800f08a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800f08e:	431a      	orrs	r2, r3
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	0a1b      	lsrs	r3, r3, #8
 800f094:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800f098:	431a      	orrs	r2, r3
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	0e1b      	lsrs	r3, r3, #24
 800f09e:	4313      	orrs	r3, r2
}
 800f0a0:	4618      	mov	r0, r3
 800f0a2:	370c      	adds	r7, #12
 800f0a4:	46bd      	mov	sp, r7
 800f0a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0aa:	4770      	bx	lr

0800f0ac <lwip_standard_chksum>:
 * @param len length of data to be summed
 * @return host order (!) lwip checksum (non-inverted Internet sum)
 */
u16_t
lwip_standard_chksum(const void *dataptr, int len)
{
 800f0ac:	b480      	push	{r7}
 800f0ae:	b089      	sub	sp, #36	; 0x24
 800f0b0:	af00      	add	r7, sp, #0
 800f0b2:	6078      	str	r0, [r7, #4]
 800f0b4:	6039      	str	r1, [r7, #0]
  const u8_t *pb = (const u8_t *)dataptr;
 800f0b6:	687b      	ldr	r3, [r7, #4]
 800f0b8:	61fb      	str	r3, [r7, #28]
  const u16_t *ps;
  u16_t t = 0;
 800f0ba:	2300      	movs	r3, #0
 800f0bc:	81fb      	strh	r3, [r7, #14]
  u32_t sum = 0;
 800f0be:	2300      	movs	r3, #0
 800f0c0:	617b      	str	r3, [r7, #20]
  int odd = ((mem_ptr_t)pb & 1);
 800f0c2:	69fb      	ldr	r3, [r7, #28]
 800f0c4:	f003 0301 	and.w	r3, r3, #1
 800f0c8:	613b      	str	r3, [r7, #16]

  /* Get aligned to u16_t */
  if (odd && len > 0) {
 800f0ca:	693b      	ldr	r3, [r7, #16]
 800f0cc:	2b00      	cmp	r3, #0
 800f0ce:	d00d      	beq.n	800f0ec <lwip_standard_chksum+0x40>
 800f0d0:	683b      	ldr	r3, [r7, #0]
 800f0d2:	2b00      	cmp	r3, #0
 800f0d4:	dd0a      	ble.n	800f0ec <lwip_standard_chksum+0x40>
    ((u8_t *)&t)[1] = *pb++;
 800f0d6:	69fa      	ldr	r2, [r7, #28]
 800f0d8:	1c53      	adds	r3, r2, #1
 800f0da:	61fb      	str	r3, [r7, #28]
 800f0dc:	f107 030e 	add.w	r3, r7, #14
 800f0e0:	3301      	adds	r3, #1
 800f0e2:	7812      	ldrb	r2, [r2, #0]
 800f0e4:	701a      	strb	r2, [r3, #0]
    len--;
 800f0e6:	683b      	ldr	r3, [r7, #0]
 800f0e8:	3b01      	subs	r3, #1
 800f0ea:	603b      	str	r3, [r7, #0]
  }

  /* Add the bulk of the data */
  ps = (const u16_t *)(const void *)pb;
 800f0ec:	69fb      	ldr	r3, [r7, #28]
 800f0ee:	61bb      	str	r3, [r7, #24]
  while (len > 1) {
 800f0f0:	e00a      	b.n	800f108 <lwip_standard_chksum+0x5c>
    sum += *ps++;
 800f0f2:	69bb      	ldr	r3, [r7, #24]
 800f0f4:	1c9a      	adds	r2, r3, #2
 800f0f6:	61ba      	str	r2, [r7, #24]
 800f0f8:	881b      	ldrh	r3, [r3, #0]
 800f0fa:	461a      	mov	r2, r3
 800f0fc:	697b      	ldr	r3, [r7, #20]
 800f0fe:	4413      	add	r3, r2
 800f100:	617b      	str	r3, [r7, #20]
    len -= 2;
 800f102:	683b      	ldr	r3, [r7, #0]
 800f104:	3b02      	subs	r3, #2
 800f106:	603b      	str	r3, [r7, #0]
  while (len > 1) {
 800f108:	683b      	ldr	r3, [r7, #0]
 800f10a:	2b01      	cmp	r3, #1
 800f10c:	dcf1      	bgt.n	800f0f2 <lwip_standard_chksum+0x46>
  }

  /* Consume left-over byte, if any */
  if (len > 0) {
 800f10e:	683b      	ldr	r3, [r7, #0]
 800f110:	2b00      	cmp	r3, #0
 800f112:	dd04      	ble.n	800f11e <lwip_standard_chksum+0x72>
    ((u8_t *)&t)[0] = *(const u8_t *)ps;
 800f114:	f107 030e 	add.w	r3, r7, #14
 800f118:	69ba      	ldr	r2, [r7, #24]
 800f11a:	7812      	ldrb	r2, [r2, #0]
 800f11c:	701a      	strb	r2, [r3, #0]
  }

  /* Add end bytes */
  sum += t;
 800f11e:	89fb      	ldrh	r3, [r7, #14]
 800f120:	461a      	mov	r2, r3
 800f122:	697b      	ldr	r3, [r7, #20]
 800f124:	4413      	add	r3, r2
 800f126:	617b      	str	r3, [r7, #20]

  /* Fold 32-bit sum to 16 bits
     calling this twice is probably faster than if statements... */
  sum = FOLD_U32T(sum);
 800f128:	697b      	ldr	r3, [r7, #20]
 800f12a:	0c1a      	lsrs	r2, r3, #16
 800f12c:	697b      	ldr	r3, [r7, #20]
 800f12e:	b29b      	uxth	r3, r3
 800f130:	4413      	add	r3, r2
 800f132:	617b      	str	r3, [r7, #20]
  sum = FOLD_U32T(sum);
 800f134:	697b      	ldr	r3, [r7, #20]
 800f136:	0c1a      	lsrs	r2, r3, #16
 800f138:	697b      	ldr	r3, [r7, #20]
 800f13a:	b29b      	uxth	r3, r3
 800f13c:	4413      	add	r3, r2
 800f13e:	617b      	str	r3, [r7, #20]

  /* Swap if alignment was odd */
  if (odd) {
 800f140:	693b      	ldr	r3, [r7, #16]
 800f142:	2b00      	cmp	r3, #0
 800f144:	d007      	beq.n	800f156 <lwip_standard_chksum+0xaa>
    sum = SWAP_BYTES_IN_WORD(sum);
 800f146:	697b      	ldr	r3, [r7, #20]
 800f148:	021b      	lsls	r3, r3, #8
 800f14a:	b29a      	uxth	r2, r3
 800f14c:	697b      	ldr	r3, [r7, #20]
 800f14e:	0a1b      	lsrs	r3, r3, #8
 800f150:	b2db      	uxtb	r3, r3
 800f152:	4313      	orrs	r3, r2
 800f154:	617b      	str	r3, [r7, #20]
  }

  return (u16_t)sum;
 800f156:	697b      	ldr	r3, [r7, #20]
 800f158:	b29b      	uxth	r3, r3
}
 800f15a:	4618      	mov	r0, r3
 800f15c:	3724      	adds	r7, #36	; 0x24
 800f15e:	46bd      	mov	sp, r7
 800f160:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f164:	4770      	bx	lr

0800f166 <inet_chksum>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */

u16_t
inet_chksum(const void *dataptr, u16_t len)
{
 800f166:	b580      	push	{r7, lr}
 800f168:	b082      	sub	sp, #8
 800f16a:	af00      	add	r7, sp, #0
 800f16c:	6078      	str	r0, [r7, #4]
 800f16e:	460b      	mov	r3, r1
 800f170:	807b      	strh	r3, [r7, #2]
  return (u16_t)~(unsigned int)LWIP_CHKSUM(dataptr, len);
 800f172:	887b      	ldrh	r3, [r7, #2]
 800f174:	4619      	mov	r1, r3
 800f176:	6878      	ldr	r0, [r7, #4]
 800f178:	f7ff ff98 	bl	800f0ac <lwip_standard_chksum>
 800f17c:	4603      	mov	r3, r0
 800f17e:	43db      	mvns	r3, r3
 800f180:	b29b      	uxth	r3, r3
}
 800f182:	4618      	mov	r0, r3
 800f184:	3708      	adds	r7, #8
 800f186:	46bd      	mov	sp, r7
 800f188:	bd80      	pop	{r7, pc}

0800f18a <inet_chksum_pbuf>:
 * @param p pbuf chain over that the checksum should be calculated
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */
u16_t
inet_chksum_pbuf(struct pbuf *p)
{
 800f18a:	b580      	push	{r7, lr}
 800f18c:	b086      	sub	sp, #24
 800f18e:	af00      	add	r7, sp, #0
 800f190:	6078      	str	r0, [r7, #4]
  u32_t acc;
  struct pbuf *q;
  int swapped = 0;
 800f192:	2300      	movs	r3, #0
 800f194:	60fb      	str	r3, [r7, #12]

  acc = 0;
 800f196:	2300      	movs	r3, #0
 800f198:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	613b      	str	r3, [r7, #16]
 800f19e:	e02b      	b.n	800f1f8 <inet_chksum_pbuf+0x6e>
    acc += LWIP_CHKSUM(q->payload, q->len);
 800f1a0:	693b      	ldr	r3, [r7, #16]
 800f1a2:	685a      	ldr	r2, [r3, #4]
 800f1a4:	693b      	ldr	r3, [r7, #16]
 800f1a6:	895b      	ldrh	r3, [r3, #10]
 800f1a8:	4619      	mov	r1, r3
 800f1aa:	4610      	mov	r0, r2
 800f1ac:	f7ff ff7e 	bl	800f0ac <lwip_standard_chksum>
 800f1b0:	4603      	mov	r3, r0
 800f1b2:	461a      	mov	r2, r3
 800f1b4:	697b      	ldr	r3, [r7, #20]
 800f1b6:	4413      	add	r3, r2
 800f1b8:	617b      	str	r3, [r7, #20]
    acc = FOLD_U32T(acc);
 800f1ba:	697b      	ldr	r3, [r7, #20]
 800f1bc:	0c1a      	lsrs	r2, r3, #16
 800f1be:	697b      	ldr	r3, [r7, #20]
 800f1c0:	b29b      	uxth	r3, r3
 800f1c2:	4413      	add	r3, r2
 800f1c4:	617b      	str	r3, [r7, #20]
    if (q->len % 2 != 0) {
 800f1c6:	693b      	ldr	r3, [r7, #16]
 800f1c8:	895b      	ldrh	r3, [r3, #10]
 800f1ca:	f003 0301 	and.w	r3, r3, #1
 800f1ce:	b29b      	uxth	r3, r3
 800f1d0:	2b00      	cmp	r3, #0
 800f1d2:	d00e      	beq.n	800f1f2 <inet_chksum_pbuf+0x68>
      swapped = !swapped;
 800f1d4:	68fb      	ldr	r3, [r7, #12]
 800f1d6:	2b00      	cmp	r3, #0
 800f1d8:	bf0c      	ite	eq
 800f1da:	2301      	moveq	r3, #1
 800f1dc:	2300      	movne	r3, #0
 800f1de:	b2db      	uxtb	r3, r3
 800f1e0:	60fb      	str	r3, [r7, #12]
      acc = SWAP_BYTES_IN_WORD(acc);
 800f1e2:	697b      	ldr	r3, [r7, #20]
 800f1e4:	021b      	lsls	r3, r3, #8
 800f1e6:	b29a      	uxth	r2, r3
 800f1e8:	697b      	ldr	r3, [r7, #20]
 800f1ea:	0a1b      	lsrs	r3, r3, #8
 800f1ec:	b2db      	uxtb	r3, r3
 800f1ee:	4313      	orrs	r3, r2
 800f1f0:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 800f1f2:	693b      	ldr	r3, [r7, #16]
 800f1f4:	681b      	ldr	r3, [r3, #0]
 800f1f6:	613b      	str	r3, [r7, #16]
 800f1f8:	693b      	ldr	r3, [r7, #16]
 800f1fa:	2b00      	cmp	r3, #0
 800f1fc:	d1d0      	bne.n	800f1a0 <inet_chksum_pbuf+0x16>
    }
  }

  if (swapped) {
 800f1fe:	68fb      	ldr	r3, [r7, #12]
 800f200:	2b00      	cmp	r3, #0
 800f202:	d007      	beq.n	800f214 <inet_chksum_pbuf+0x8a>
    acc = SWAP_BYTES_IN_WORD(acc);
 800f204:	697b      	ldr	r3, [r7, #20]
 800f206:	021b      	lsls	r3, r3, #8
 800f208:	b29a      	uxth	r2, r3
 800f20a:	697b      	ldr	r3, [r7, #20]
 800f20c:	0a1b      	lsrs	r3, r3, #8
 800f20e:	b2db      	uxtb	r3, r3
 800f210:	4313      	orrs	r3, r2
 800f212:	617b      	str	r3, [r7, #20]
  }
  return (u16_t)~(acc & 0xffffUL);
 800f214:	697b      	ldr	r3, [r7, #20]
 800f216:	b29b      	uxth	r3, r3
 800f218:	43db      	mvns	r3, r3
 800f21a:	b29b      	uxth	r3, r3
}
 800f21c:	4618      	mov	r0, r3
 800f21e:	3718      	adds	r7, #24
 800f220:	46bd      	mov	sp, r7
 800f222:	bd80      	pop	{r7, pc}

0800f224 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800f224:	b580      	push	{r7, lr}
 800f226:	b082      	sub	sp, #8
 800f228:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800f22a:	2300      	movs	r3, #0
 800f22c:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 800f22e:	f000 f8d5 	bl	800f3dc <mem_init>
  memp_init();
 800f232:	f000 fbd7 	bl	800f9e4 <memp_init>
  pbuf_init();
  netif_init();
 800f236:	f000 fcd5 	bl	800fbe4 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800f23a:	f006 fff1 	bl	8016220 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800f23e:	f001 fd8b 	bl	8010d58 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800f242:	f006 ffa5 	bl	8016190 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800f246:	bf00      	nop
 800f248:	3708      	adds	r7, #8
 800f24a:	46bd      	mov	sp, r7
 800f24c:	bd80      	pop	{r7, pc}
	...

0800f250 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800f250:	b480      	push	{r7}
 800f252:	b083      	sub	sp, #12
 800f254:	af00      	add	r7, sp, #0
 800f256:	4603      	mov	r3, r0
 800f258:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800f25a:	4b05      	ldr	r3, [pc, #20]	; (800f270 <ptr_to_mem+0x20>)
 800f25c:	681a      	ldr	r2, [r3, #0]
 800f25e:	88fb      	ldrh	r3, [r7, #6]
 800f260:	4413      	add	r3, r2
}
 800f262:	4618      	mov	r0, r3
 800f264:	370c      	adds	r7, #12
 800f266:	46bd      	mov	sp, r7
 800f268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f26c:	4770      	bx	lr
 800f26e:	bf00      	nop
 800f270:	200051c4 	.word	0x200051c4

0800f274 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800f274:	b480      	push	{r7}
 800f276:	b083      	sub	sp, #12
 800f278:	af00      	add	r7, sp, #0
 800f27a:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800f27c:	4b05      	ldr	r3, [pc, #20]	; (800f294 <mem_to_ptr+0x20>)
 800f27e:	681b      	ldr	r3, [r3, #0]
 800f280:	687a      	ldr	r2, [r7, #4]
 800f282:	1ad3      	subs	r3, r2, r3
 800f284:	b29b      	uxth	r3, r3
}
 800f286:	4618      	mov	r0, r3
 800f288:	370c      	adds	r7, #12
 800f28a:	46bd      	mov	sp, r7
 800f28c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f290:	4770      	bx	lr
 800f292:	bf00      	nop
 800f294:	200051c4 	.word	0x200051c4

0800f298 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800f298:	b590      	push	{r4, r7, lr}
 800f29a:	b085      	sub	sp, #20
 800f29c:	af00      	add	r7, sp, #0
 800f29e:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800f2a0:	4b45      	ldr	r3, [pc, #276]	; (800f3b8 <plug_holes+0x120>)
 800f2a2:	681b      	ldr	r3, [r3, #0]
 800f2a4:	687a      	ldr	r2, [r7, #4]
 800f2a6:	429a      	cmp	r2, r3
 800f2a8:	d206      	bcs.n	800f2b8 <plug_holes+0x20>
 800f2aa:	4b44      	ldr	r3, [pc, #272]	; (800f3bc <plug_holes+0x124>)
 800f2ac:	f240 12df 	movw	r2, #479	; 0x1df
 800f2b0:	4943      	ldr	r1, [pc, #268]	; (800f3c0 <plug_holes+0x128>)
 800f2b2:	4844      	ldr	r0, [pc, #272]	; (800f3c4 <plug_holes+0x12c>)
 800f2b4:	f00a f994 	bl	80195e0 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800f2b8:	4b43      	ldr	r3, [pc, #268]	; (800f3c8 <plug_holes+0x130>)
 800f2ba:	681b      	ldr	r3, [r3, #0]
 800f2bc:	687a      	ldr	r2, [r7, #4]
 800f2be:	429a      	cmp	r2, r3
 800f2c0:	d306      	bcc.n	800f2d0 <plug_holes+0x38>
 800f2c2:	4b3e      	ldr	r3, [pc, #248]	; (800f3bc <plug_holes+0x124>)
 800f2c4:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800f2c8:	4940      	ldr	r1, [pc, #256]	; (800f3cc <plug_holes+0x134>)
 800f2ca:	483e      	ldr	r0, [pc, #248]	; (800f3c4 <plug_holes+0x12c>)
 800f2cc:	f00a f988 	bl	80195e0 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800f2d0:	687b      	ldr	r3, [r7, #4]
 800f2d2:	791b      	ldrb	r3, [r3, #4]
 800f2d4:	2b00      	cmp	r3, #0
 800f2d6:	d006      	beq.n	800f2e6 <plug_holes+0x4e>
 800f2d8:	4b38      	ldr	r3, [pc, #224]	; (800f3bc <plug_holes+0x124>)
 800f2da:	f240 12e1 	movw	r2, #481	; 0x1e1
 800f2de:	493c      	ldr	r1, [pc, #240]	; (800f3d0 <plug_holes+0x138>)
 800f2e0:	4838      	ldr	r0, [pc, #224]	; (800f3c4 <plug_holes+0x12c>)
 800f2e2:	f00a f97d 	bl	80195e0 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	881b      	ldrh	r3, [r3, #0]
 800f2ea:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f2ee:	d906      	bls.n	800f2fe <plug_holes+0x66>
 800f2f0:	4b32      	ldr	r3, [pc, #200]	; (800f3bc <plug_holes+0x124>)
 800f2f2:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 800f2f6:	4937      	ldr	r1, [pc, #220]	; (800f3d4 <plug_holes+0x13c>)
 800f2f8:	4832      	ldr	r0, [pc, #200]	; (800f3c4 <plug_holes+0x12c>)
 800f2fa:	f00a f971 	bl	80195e0 <iprintf>

  nmem = ptr_to_mem(mem->next);
 800f2fe:	687b      	ldr	r3, [r7, #4]
 800f300:	881b      	ldrh	r3, [r3, #0]
 800f302:	4618      	mov	r0, r3
 800f304:	f7ff ffa4 	bl	800f250 <ptr_to_mem>
 800f308:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800f30a:	687a      	ldr	r2, [r7, #4]
 800f30c:	68fb      	ldr	r3, [r7, #12]
 800f30e:	429a      	cmp	r2, r3
 800f310:	d024      	beq.n	800f35c <plug_holes+0xc4>
 800f312:	68fb      	ldr	r3, [r7, #12]
 800f314:	791b      	ldrb	r3, [r3, #4]
 800f316:	2b00      	cmp	r3, #0
 800f318:	d120      	bne.n	800f35c <plug_holes+0xc4>
 800f31a:	4b2b      	ldr	r3, [pc, #172]	; (800f3c8 <plug_holes+0x130>)
 800f31c:	681b      	ldr	r3, [r3, #0]
 800f31e:	68fa      	ldr	r2, [r7, #12]
 800f320:	429a      	cmp	r2, r3
 800f322:	d01b      	beq.n	800f35c <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800f324:	4b2c      	ldr	r3, [pc, #176]	; (800f3d8 <plug_holes+0x140>)
 800f326:	681b      	ldr	r3, [r3, #0]
 800f328:	68fa      	ldr	r2, [r7, #12]
 800f32a:	429a      	cmp	r2, r3
 800f32c:	d102      	bne.n	800f334 <plug_holes+0x9c>
      lfree = mem;
 800f32e:	4a2a      	ldr	r2, [pc, #168]	; (800f3d8 <plug_holes+0x140>)
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800f334:	68fb      	ldr	r3, [r7, #12]
 800f336:	881a      	ldrh	r2, [r3, #0]
 800f338:	687b      	ldr	r3, [r7, #4]
 800f33a:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800f33c:	68fb      	ldr	r3, [r7, #12]
 800f33e:	881b      	ldrh	r3, [r3, #0]
 800f340:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f344:	d00a      	beq.n	800f35c <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800f346:	68fb      	ldr	r3, [r7, #12]
 800f348:	881b      	ldrh	r3, [r3, #0]
 800f34a:	4618      	mov	r0, r3
 800f34c:	f7ff ff80 	bl	800f250 <ptr_to_mem>
 800f350:	4604      	mov	r4, r0
 800f352:	6878      	ldr	r0, [r7, #4]
 800f354:	f7ff ff8e 	bl	800f274 <mem_to_ptr>
 800f358:	4603      	mov	r3, r0
 800f35a:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	885b      	ldrh	r3, [r3, #2]
 800f360:	4618      	mov	r0, r3
 800f362:	f7ff ff75 	bl	800f250 <ptr_to_mem>
 800f366:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800f368:	68ba      	ldr	r2, [r7, #8]
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	429a      	cmp	r2, r3
 800f36e:	d01f      	beq.n	800f3b0 <plug_holes+0x118>
 800f370:	68bb      	ldr	r3, [r7, #8]
 800f372:	791b      	ldrb	r3, [r3, #4]
 800f374:	2b00      	cmp	r3, #0
 800f376:	d11b      	bne.n	800f3b0 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800f378:	4b17      	ldr	r3, [pc, #92]	; (800f3d8 <plug_holes+0x140>)
 800f37a:	681b      	ldr	r3, [r3, #0]
 800f37c:	687a      	ldr	r2, [r7, #4]
 800f37e:	429a      	cmp	r2, r3
 800f380:	d102      	bne.n	800f388 <plug_holes+0xf0>
      lfree = pmem;
 800f382:	4a15      	ldr	r2, [pc, #84]	; (800f3d8 <plug_holes+0x140>)
 800f384:	68bb      	ldr	r3, [r7, #8]
 800f386:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800f388:	687b      	ldr	r3, [r7, #4]
 800f38a:	881a      	ldrh	r2, [r3, #0]
 800f38c:	68bb      	ldr	r3, [r7, #8]
 800f38e:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	881b      	ldrh	r3, [r3, #0]
 800f394:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f398:	d00a      	beq.n	800f3b0 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	881b      	ldrh	r3, [r3, #0]
 800f39e:	4618      	mov	r0, r3
 800f3a0:	f7ff ff56 	bl	800f250 <ptr_to_mem>
 800f3a4:	4604      	mov	r4, r0
 800f3a6:	68b8      	ldr	r0, [r7, #8]
 800f3a8:	f7ff ff64 	bl	800f274 <mem_to_ptr>
 800f3ac:	4603      	mov	r3, r0
 800f3ae:	8063      	strh	r3, [r4, #2]
    }
  }
}
 800f3b0:	bf00      	nop
 800f3b2:	3714      	adds	r7, #20
 800f3b4:	46bd      	mov	sp, r7
 800f3b6:	bd90      	pop	{r4, r7, pc}
 800f3b8:	200051c4 	.word	0x200051c4
 800f3bc:	0801beac 	.word	0x0801beac
 800f3c0:	0801bedc 	.word	0x0801bedc
 800f3c4:	0801bef4 	.word	0x0801bef4
 800f3c8:	200051c8 	.word	0x200051c8
 800f3cc:	0801bf1c 	.word	0x0801bf1c
 800f3d0:	0801bf38 	.word	0x0801bf38
 800f3d4:	0801bf54 	.word	0x0801bf54
 800f3d8:	200051cc 	.word	0x200051cc

0800f3dc <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800f3dc:	b580      	push	{r7, lr}
 800f3de:	b082      	sub	sp, #8
 800f3e0:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800f3e2:	4b16      	ldr	r3, [pc, #88]	; (800f43c <mem_init+0x60>)
 800f3e4:	4a16      	ldr	r2, [pc, #88]	; (800f440 <mem_init+0x64>)
 800f3e6:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800f3e8:	4b14      	ldr	r3, [pc, #80]	; (800f43c <mem_init+0x60>)
 800f3ea:	681b      	ldr	r3, [r3, #0]
 800f3ec:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800f3f4:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	2200      	movs	r2, #0
 800f3fa:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	2200      	movs	r2, #0
 800f400:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800f402:	f44f 60c8 	mov.w	r0, #1600	; 0x640
 800f406:	f7ff ff23 	bl	800f250 <ptr_to_mem>
 800f40a:	4603      	mov	r3, r0
 800f40c:	4a0d      	ldr	r2, [pc, #52]	; (800f444 <mem_init+0x68>)
 800f40e:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800f410:	4b0c      	ldr	r3, [pc, #48]	; (800f444 <mem_init+0x68>)
 800f412:	681b      	ldr	r3, [r3, #0]
 800f414:	2201      	movs	r2, #1
 800f416:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800f418:	4b0a      	ldr	r3, [pc, #40]	; (800f444 <mem_init+0x68>)
 800f41a:	681b      	ldr	r3, [r3, #0]
 800f41c:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800f420:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800f422:	4b08      	ldr	r3, [pc, #32]	; (800f444 <mem_init+0x68>)
 800f424:	681b      	ldr	r3, [r3, #0]
 800f426:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800f42a:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800f42c:	4b03      	ldr	r3, [pc, #12]	; (800f43c <mem_init+0x60>)
 800f42e:	681b      	ldr	r3, [r3, #0]
 800f430:	4a05      	ldr	r2, [pc, #20]	; (800f448 <mem_init+0x6c>)
 800f432:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 800f434:	bf00      	nop
 800f436:	3708      	adds	r7, #8
 800f438:	46bd      	mov	sp, r7
 800f43a:	bd80      	pop	{r7, pc}
 800f43c:	200051c4 	.word	0x200051c4
 800f440:	30044000 	.word	0x30044000
 800f444:	200051c8 	.word	0x200051c8
 800f448:	200051cc 	.word	0x200051cc

0800f44c <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800f44c:	b580      	push	{r7, lr}
 800f44e:	b086      	sub	sp, #24
 800f450:	af00      	add	r7, sp, #0
 800f452:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800f454:	6878      	ldr	r0, [r7, #4]
 800f456:	f7ff ff0d 	bl	800f274 <mem_to_ptr>
 800f45a:	4603      	mov	r3, r0
 800f45c:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800f45e:	687b      	ldr	r3, [r7, #4]
 800f460:	881b      	ldrh	r3, [r3, #0]
 800f462:	4618      	mov	r0, r3
 800f464:	f7ff fef4 	bl	800f250 <ptr_to_mem>
 800f468:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800f46a:	687b      	ldr	r3, [r7, #4]
 800f46c:	885b      	ldrh	r3, [r3, #2]
 800f46e:	4618      	mov	r0, r3
 800f470:	f7ff feee 	bl	800f250 <ptr_to_mem>
 800f474:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	881b      	ldrh	r3, [r3, #0]
 800f47a:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f47e:	d818      	bhi.n	800f4b2 <mem_link_valid+0x66>
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	885b      	ldrh	r3, [r3, #2]
 800f484:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f488:	d813      	bhi.n	800f4b2 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800f48a:	687b      	ldr	r3, [r7, #4]
 800f48c:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800f48e:	8afa      	ldrh	r2, [r7, #22]
 800f490:	429a      	cmp	r2, r3
 800f492:	d004      	beq.n	800f49e <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800f494:	68fb      	ldr	r3, [r7, #12]
 800f496:	881b      	ldrh	r3, [r3, #0]
 800f498:	8afa      	ldrh	r2, [r7, #22]
 800f49a:	429a      	cmp	r2, r3
 800f49c:	d109      	bne.n	800f4b2 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800f49e:	4b08      	ldr	r3, [pc, #32]	; (800f4c0 <mem_link_valid+0x74>)
 800f4a0:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800f4a2:	693a      	ldr	r2, [r7, #16]
 800f4a4:	429a      	cmp	r2, r3
 800f4a6:	d006      	beq.n	800f4b6 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800f4a8:	693b      	ldr	r3, [r7, #16]
 800f4aa:	885b      	ldrh	r3, [r3, #2]
 800f4ac:	8afa      	ldrh	r2, [r7, #22]
 800f4ae:	429a      	cmp	r2, r3
 800f4b0:	d001      	beq.n	800f4b6 <mem_link_valid+0x6a>
    return 0;
 800f4b2:	2300      	movs	r3, #0
 800f4b4:	e000      	b.n	800f4b8 <mem_link_valid+0x6c>
  }
  return 1;
 800f4b6:	2301      	movs	r3, #1
}
 800f4b8:	4618      	mov	r0, r3
 800f4ba:	3718      	adds	r7, #24
 800f4bc:	46bd      	mov	sp, r7
 800f4be:	bd80      	pop	{r7, pc}
 800f4c0:	200051c8 	.word	0x200051c8

0800f4c4 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800f4c4:	b580      	push	{r7, lr}
 800f4c6:	b084      	sub	sp, #16
 800f4c8:	af00      	add	r7, sp, #0
 800f4ca:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	2b00      	cmp	r3, #0
 800f4d0:	d04c      	beq.n	800f56c <mem_free+0xa8>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	f003 0303 	and.w	r3, r3, #3
 800f4d8:	2b00      	cmp	r3, #0
 800f4da:	d007      	beq.n	800f4ec <mem_free+0x28>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800f4dc:	4b25      	ldr	r3, [pc, #148]	; (800f574 <mem_free+0xb0>)
 800f4de:	f240 2273 	movw	r2, #627	; 0x273
 800f4e2:	4925      	ldr	r1, [pc, #148]	; (800f578 <mem_free+0xb4>)
 800f4e4:	4825      	ldr	r0, [pc, #148]	; (800f57c <mem_free+0xb8>)
 800f4e6:	f00a f87b 	bl	80195e0 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800f4ea:	e040      	b.n	800f56e <mem_free+0xaa>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800f4ec:	687b      	ldr	r3, [r7, #4]
 800f4ee:	3b08      	subs	r3, #8
 800f4f0:	60fb      	str	r3, [r7, #12]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800f4f2:	4b23      	ldr	r3, [pc, #140]	; (800f580 <mem_free+0xbc>)
 800f4f4:	681b      	ldr	r3, [r3, #0]
 800f4f6:	68fa      	ldr	r2, [r7, #12]
 800f4f8:	429a      	cmp	r2, r3
 800f4fa:	d306      	bcc.n	800f50a <mem_free+0x46>
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	f103 020c 	add.w	r2, r3, #12
 800f502:	4b20      	ldr	r3, [pc, #128]	; (800f584 <mem_free+0xc0>)
 800f504:	681b      	ldr	r3, [r3, #0]
 800f506:	429a      	cmp	r2, r3
 800f508:	d907      	bls.n	800f51a <mem_free+0x56>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800f50a:	4b1a      	ldr	r3, [pc, #104]	; (800f574 <mem_free+0xb0>)
 800f50c:	f240 227f 	movw	r2, #639	; 0x27f
 800f510:	491d      	ldr	r1, [pc, #116]	; (800f588 <mem_free+0xc4>)
 800f512:	481a      	ldr	r0, [pc, #104]	; (800f57c <mem_free+0xb8>)
 800f514:	f00a f864 	bl	80195e0 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800f518:	e029      	b.n	800f56e <mem_free+0xaa>
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* mem has to be in a used state */
  if (!mem->used) {
 800f51a:	68fb      	ldr	r3, [r7, #12]
 800f51c:	791b      	ldrb	r3, [r3, #4]
 800f51e:	2b00      	cmp	r3, #0
 800f520:	d107      	bne.n	800f532 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800f522:	4b14      	ldr	r3, [pc, #80]	; (800f574 <mem_free+0xb0>)
 800f524:	f44f 7223 	mov.w	r2, #652	; 0x28c
 800f528:	4918      	ldr	r1, [pc, #96]	; (800f58c <mem_free+0xc8>)
 800f52a:	4814      	ldr	r0, [pc, #80]	; (800f57c <mem_free+0xb8>)
 800f52c:	f00a f858 	bl	80195e0 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800f530:	e01d      	b.n	800f56e <mem_free+0xaa>
  }

  if (!mem_link_valid(mem)) {
 800f532:	68f8      	ldr	r0, [r7, #12]
 800f534:	f7ff ff8a 	bl	800f44c <mem_link_valid>
 800f538:	4603      	mov	r3, r0
 800f53a:	2b00      	cmp	r3, #0
 800f53c:	d107      	bne.n	800f54e <mem_free+0x8a>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800f53e:	4b0d      	ldr	r3, [pc, #52]	; (800f574 <mem_free+0xb0>)
 800f540:	f240 2295 	movw	r2, #661	; 0x295
 800f544:	4912      	ldr	r1, [pc, #72]	; (800f590 <mem_free+0xcc>)
 800f546:	480d      	ldr	r0, [pc, #52]	; (800f57c <mem_free+0xb8>)
 800f548:	f00a f84a 	bl	80195e0 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800f54c:	e00f      	b.n	800f56e <mem_free+0xaa>
  }

  /* mem is now unused. */
  mem->used = 0;
 800f54e:	68fb      	ldr	r3, [r7, #12]
 800f550:	2200      	movs	r2, #0
 800f552:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800f554:	4b0f      	ldr	r3, [pc, #60]	; (800f594 <mem_free+0xd0>)
 800f556:	681b      	ldr	r3, [r3, #0]
 800f558:	68fa      	ldr	r2, [r7, #12]
 800f55a:	429a      	cmp	r2, r3
 800f55c:	d202      	bcs.n	800f564 <mem_free+0xa0>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800f55e:	4a0d      	ldr	r2, [pc, #52]	; (800f594 <mem_free+0xd0>)
 800f560:	68fb      	ldr	r3, [r7, #12]
 800f562:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800f564:	68f8      	ldr	r0, [r7, #12]
 800f566:	f7ff fe97 	bl	800f298 <plug_holes>
 800f56a:	e000      	b.n	800f56e <mem_free+0xaa>
    return;
 800f56c:	bf00      	nop
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 800f56e:	3710      	adds	r7, #16
 800f570:	46bd      	mov	sp, r7
 800f572:	bd80      	pop	{r7, pc}
 800f574:	0801beac 	.word	0x0801beac
 800f578:	0801bf80 	.word	0x0801bf80
 800f57c:	0801bef4 	.word	0x0801bef4
 800f580:	200051c4 	.word	0x200051c4
 800f584:	200051c8 	.word	0x200051c8
 800f588:	0801bfa4 	.word	0x0801bfa4
 800f58c:	0801bfc0 	.word	0x0801bfc0
 800f590:	0801bfe8 	.word	0x0801bfe8
 800f594:	200051cc 	.word	0x200051cc

0800f598 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800f598:	b580      	push	{r7, lr}
 800f59a:	b088      	sub	sp, #32
 800f59c:	af00      	add	r7, sp, #0
 800f59e:	6078      	str	r0, [r7, #4]
 800f5a0:	460b      	mov	r3, r1
 800f5a2:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800f5a4:	887b      	ldrh	r3, [r7, #2]
 800f5a6:	3303      	adds	r3, #3
 800f5a8:	b29b      	uxth	r3, r3
 800f5aa:	f023 0303 	bic.w	r3, r3, #3
 800f5ae:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 800f5b0:	8bfb      	ldrh	r3, [r7, #30]
 800f5b2:	2b0b      	cmp	r3, #11
 800f5b4:	d801      	bhi.n	800f5ba <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800f5b6:	230c      	movs	r3, #12
 800f5b8:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800f5ba:	8bfb      	ldrh	r3, [r7, #30]
 800f5bc:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f5c0:	d803      	bhi.n	800f5ca <mem_trim+0x32>
 800f5c2:	8bfa      	ldrh	r2, [r7, #30]
 800f5c4:	887b      	ldrh	r3, [r7, #2]
 800f5c6:	429a      	cmp	r2, r3
 800f5c8:	d201      	bcs.n	800f5ce <mem_trim+0x36>
    return NULL;
 800f5ca:	2300      	movs	r3, #0
 800f5cc:	e0cc      	b.n	800f768 <mem_trim+0x1d0>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800f5ce:	4b68      	ldr	r3, [pc, #416]	; (800f770 <mem_trim+0x1d8>)
 800f5d0:	681b      	ldr	r3, [r3, #0]
 800f5d2:	687a      	ldr	r2, [r7, #4]
 800f5d4:	429a      	cmp	r2, r3
 800f5d6:	d304      	bcc.n	800f5e2 <mem_trim+0x4a>
 800f5d8:	4b66      	ldr	r3, [pc, #408]	; (800f774 <mem_trim+0x1dc>)
 800f5da:	681b      	ldr	r3, [r3, #0]
 800f5dc:	687a      	ldr	r2, [r7, #4]
 800f5de:	429a      	cmp	r2, r3
 800f5e0:	d306      	bcc.n	800f5f0 <mem_trim+0x58>
 800f5e2:	4b65      	ldr	r3, [pc, #404]	; (800f778 <mem_trim+0x1e0>)
 800f5e4:	f240 22d1 	movw	r2, #721	; 0x2d1
 800f5e8:	4964      	ldr	r1, [pc, #400]	; (800f77c <mem_trim+0x1e4>)
 800f5ea:	4865      	ldr	r0, [pc, #404]	; (800f780 <mem_trim+0x1e8>)
 800f5ec:	f009 fff8 	bl	80195e0 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800f5f0:	4b5f      	ldr	r3, [pc, #380]	; (800f770 <mem_trim+0x1d8>)
 800f5f2:	681b      	ldr	r3, [r3, #0]
 800f5f4:	687a      	ldr	r2, [r7, #4]
 800f5f6:	429a      	cmp	r2, r3
 800f5f8:	d304      	bcc.n	800f604 <mem_trim+0x6c>
 800f5fa:	4b5e      	ldr	r3, [pc, #376]	; (800f774 <mem_trim+0x1dc>)
 800f5fc:	681b      	ldr	r3, [r3, #0]
 800f5fe:	687a      	ldr	r2, [r7, #4]
 800f600:	429a      	cmp	r2, r3
 800f602:	d301      	bcc.n	800f608 <mem_trim+0x70>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return rmem;
 800f604:	687b      	ldr	r3, [r7, #4]
 800f606:	e0af      	b.n	800f768 <mem_trim+0x1d0>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800f608:	687b      	ldr	r3, [r7, #4]
 800f60a:	3b08      	subs	r3, #8
 800f60c:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800f60e:	69b8      	ldr	r0, [r7, #24]
 800f610:	f7ff fe30 	bl	800f274 <mem_to_ptr>
 800f614:	4603      	mov	r3, r0
 800f616:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800f618:	69bb      	ldr	r3, [r7, #24]
 800f61a:	881a      	ldrh	r2, [r3, #0]
 800f61c:	8afb      	ldrh	r3, [r7, #22]
 800f61e:	1ad3      	subs	r3, r2, r3
 800f620:	b29b      	uxth	r3, r3
 800f622:	3b08      	subs	r3, #8
 800f624:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800f626:	8bfa      	ldrh	r2, [r7, #30]
 800f628:	8abb      	ldrh	r3, [r7, #20]
 800f62a:	429a      	cmp	r2, r3
 800f62c:	d906      	bls.n	800f63c <mem_trim+0xa4>
 800f62e:	4b52      	ldr	r3, [pc, #328]	; (800f778 <mem_trim+0x1e0>)
 800f630:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 800f634:	4953      	ldr	r1, [pc, #332]	; (800f784 <mem_trim+0x1ec>)
 800f636:	4852      	ldr	r0, [pc, #328]	; (800f780 <mem_trim+0x1e8>)
 800f638:	f009 ffd2 	bl	80195e0 <iprintf>
  if (newsize > size) {
 800f63c:	8bfa      	ldrh	r2, [r7, #30]
 800f63e:	8abb      	ldrh	r3, [r7, #20]
 800f640:	429a      	cmp	r2, r3
 800f642:	d901      	bls.n	800f648 <mem_trim+0xb0>
    /* not supported */
    return NULL;
 800f644:	2300      	movs	r3, #0
 800f646:	e08f      	b.n	800f768 <mem_trim+0x1d0>
  }
  if (newsize == size) {
 800f648:	8bfa      	ldrh	r2, [r7, #30]
 800f64a:	8abb      	ldrh	r3, [r7, #20]
 800f64c:	429a      	cmp	r2, r3
 800f64e:	d101      	bne.n	800f654 <mem_trim+0xbc>
    /* No change in size, simply return */
    return rmem;
 800f650:	687b      	ldr	r3, [r7, #4]
 800f652:	e089      	b.n	800f768 <mem_trim+0x1d0>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = ptr_to_mem(mem->next);
 800f654:	69bb      	ldr	r3, [r7, #24]
 800f656:	881b      	ldrh	r3, [r3, #0]
 800f658:	4618      	mov	r0, r3
 800f65a:	f7ff fdf9 	bl	800f250 <ptr_to_mem>
 800f65e:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 800f660:	693b      	ldr	r3, [r7, #16]
 800f662:	791b      	ldrb	r3, [r3, #4]
 800f664:	2b00      	cmp	r3, #0
 800f666:	d13f      	bne.n	800f6e8 <mem_trim+0x150>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800f668:	69bb      	ldr	r3, [r7, #24]
 800f66a:	881b      	ldrh	r3, [r3, #0]
 800f66c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f670:	d106      	bne.n	800f680 <mem_trim+0xe8>
 800f672:	4b41      	ldr	r3, [pc, #260]	; (800f778 <mem_trim+0x1e0>)
 800f674:	f240 22f5 	movw	r2, #757	; 0x2f5
 800f678:	4943      	ldr	r1, [pc, #268]	; (800f788 <mem_trim+0x1f0>)
 800f67a:	4841      	ldr	r0, [pc, #260]	; (800f780 <mem_trim+0x1e8>)
 800f67c:	f009 ffb0 	bl	80195e0 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800f680:	693b      	ldr	r3, [r7, #16]
 800f682:	881b      	ldrh	r3, [r3, #0]
 800f684:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800f686:	8afa      	ldrh	r2, [r7, #22]
 800f688:	8bfb      	ldrh	r3, [r7, #30]
 800f68a:	4413      	add	r3, r2
 800f68c:	b29b      	uxth	r3, r3
 800f68e:	3308      	adds	r3, #8
 800f690:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 800f692:	4b3e      	ldr	r3, [pc, #248]	; (800f78c <mem_trim+0x1f4>)
 800f694:	681b      	ldr	r3, [r3, #0]
 800f696:	693a      	ldr	r2, [r7, #16]
 800f698:	429a      	cmp	r2, r3
 800f69a:	d106      	bne.n	800f6aa <mem_trim+0x112>
      lfree = ptr_to_mem(ptr2);
 800f69c:	89fb      	ldrh	r3, [r7, #14]
 800f69e:	4618      	mov	r0, r3
 800f6a0:	f7ff fdd6 	bl	800f250 <ptr_to_mem>
 800f6a4:	4603      	mov	r3, r0
 800f6a6:	4a39      	ldr	r2, [pc, #228]	; (800f78c <mem_trim+0x1f4>)
 800f6a8:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800f6aa:	89fb      	ldrh	r3, [r7, #14]
 800f6ac:	4618      	mov	r0, r3
 800f6ae:	f7ff fdcf 	bl	800f250 <ptr_to_mem>
 800f6b2:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 800f6b4:	693b      	ldr	r3, [r7, #16]
 800f6b6:	2200      	movs	r2, #0
 800f6b8:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800f6ba:	693b      	ldr	r3, [r7, #16]
 800f6bc:	89ba      	ldrh	r2, [r7, #12]
 800f6be:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800f6c0:	693b      	ldr	r3, [r7, #16]
 800f6c2:	8afa      	ldrh	r2, [r7, #22]
 800f6c4:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800f6c6:	69bb      	ldr	r3, [r7, #24]
 800f6c8:	89fa      	ldrh	r2, [r7, #14]
 800f6ca:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800f6cc:	693b      	ldr	r3, [r7, #16]
 800f6ce:	881b      	ldrh	r3, [r3, #0]
 800f6d0:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f6d4:	d047      	beq.n	800f766 <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800f6d6:	693b      	ldr	r3, [r7, #16]
 800f6d8:	881b      	ldrh	r3, [r3, #0]
 800f6da:	4618      	mov	r0, r3
 800f6dc:	f7ff fdb8 	bl	800f250 <ptr_to_mem>
 800f6e0:	4602      	mov	r2, r0
 800f6e2:	89fb      	ldrh	r3, [r7, #14]
 800f6e4:	8053      	strh	r3, [r2, #2]
 800f6e6:	e03e      	b.n	800f766 <mem_trim+0x1ce>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800f6e8:	8bfb      	ldrh	r3, [r7, #30]
 800f6ea:	f103 0214 	add.w	r2, r3, #20
 800f6ee:	8abb      	ldrh	r3, [r7, #20]
 800f6f0:	429a      	cmp	r2, r3
 800f6f2:	d838      	bhi.n	800f766 <mem_trim+0x1ce>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800f6f4:	8afa      	ldrh	r2, [r7, #22]
 800f6f6:	8bfb      	ldrh	r3, [r7, #30]
 800f6f8:	4413      	add	r3, r2
 800f6fa:	b29b      	uxth	r3, r3
 800f6fc:	3308      	adds	r3, #8
 800f6fe:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800f700:	69bb      	ldr	r3, [r7, #24]
 800f702:	881b      	ldrh	r3, [r3, #0]
 800f704:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f708:	d106      	bne.n	800f718 <mem_trim+0x180>
 800f70a:	4b1b      	ldr	r3, [pc, #108]	; (800f778 <mem_trim+0x1e0>)
 800f70c:	f240 3216 	movw	r2, #790	; 0x316
 800f710:	491d      	ldr	r1, [pc, #116]	; (800f788 <mem_trim+0x1f0>)
 800f712:	481b      	ldr	r0, [pc, #108]	; (800f780 <mem_trim+0x1e8>)
 800f714:	f009 ff64 	bl	80195e0 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800f718:	89fb      	ldrh	r3, [r7, #14]
 800f71a:	4618      	mov	r0, r3
 800f71c:	f7ff fd98 	bl	800f250 <ptr_to_mem>
 800f720:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 800f722:	4b1a      	ldr	r3, [pc, #104]	; (800f78c <mem_trim+0x1f4>)
 800f724:	681b      	ldr	r3, [r3, #0]
 800f726:	693a      	ldr	r2, [r7, #16]
 800f728:	429a      	cmp	r2, r3
 800f72a:	d202      	bcs.n	800f732 <mem_trim+0x19a>
      lfree = mem2;
 800f72c:	4a17      	ldr	r2, [pc, #92]	; (800f78c <mem_trim+0x1f4>)
 800f72e:	693b      	ldr	r3, [r7, #16]
 800f730:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800f732:	693b      	ldr	r3, [r7, #16]
 800f734:	2200      	movs	r2, #0
 800f736:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800f738:	69bb      	ldr	r3, [r7, #24]
 800f73a:	881a      	ldrh	r2, [r3, #0]
 800f73c:	693b      	ldr	r3, [r7, #16]
 800f73e:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800f740:	693b      	ldr	r3, [r7, #16]
 800f742:	8afa      	ldrh	r2, [r7, #22]
 800f744:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800f746:	69bb      	ldr	r3, [r7, #24]
 800f748:	89fa      	ldrh	r2, [r7, #14]
 800f74a:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800f74c:	693b      	ldr	r3, [r7, #16]
 800f74e:	881b      	ldrh	r3, [r3, #0]
 800f750:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f754:	d007      	beq.n	800f766 <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800f756:	693b      	ldr	r3, [r7, #16]
 800f758:	881b      	ldrh	r3, [r3, #0]
 800f75a:	4618      	mov	r0, r3
 800f75c:	f7ff fd78 	bl	800f250 <ptr_to_mem>
 800f760:	4602      	mov	r2, r0
 800f762:	89fb      	ldrh	r3, [r7, #14]
 800f764:	8053      	strh	r3, [r2, #2]
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 800f766:	687b      	ldr	r3, [r7, #4]
}
 800f768:	4618      	mov	r0, r3
 800f76a:	3720      	adds	r7, #32
 800f76c:	46bd      	mov	sp, r7
 800f76e:	bd80      	pop	{r7, pc}
 800f770:	200051c4 	.word	0x200051c4
 800f774:	200051c8 	.word	0x200051c8
 800f778:	0801beac 	.word	0x0801beac
 800f77c:	0801c01c 	.word	0x0801c01c
 800f780:	0801bef4 	.word	0x0801bef4
 800f784:	0801c034 	.word	0x0801c034
 800f788:	0801c054 	.word	0x0801c054
 800f78c:	200051cc 	.word	0x200051cc

0800f790 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800f790:	b580      	push	{r7, lr}
 800f792:	b088      	sub	sp, #32
 800f794:	af00      	add	r7, sp, #0
 800f796:	4603      	mov	r3, r0
 800f798:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800f79a:	88fb      	ldrh	r3, [r7, #6]
 800f79c:	2b00      	cmp	r3, #0
 800f79e:	d101      	bne.n	800f7a4 <mem_malloc+0x14>
    return NULL;
 800f7a0:	2300      	movs	r3, #0
 800f7a2:	e0d9      	b.n	800f958 <mem_malloc+0x1c8>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800f7a4:	88fb      	ldrh	r3, [r7, #6]
 800f7a6:	3303      	adds	r3, #3
 800f7a8:	b29b      	uxth	r3, r3
 800f7aa:	f023 0303 	bic.w	r3, r3, #3
 800f7ae:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 800f7b0:	8bbb      	ldrh	r3, [r7, #28]
 800f7b2:	2b0b      	cmp	r3, #11
 800f7b4:	d801      	bhi.n	800f7ba <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800f7b6:	230c      	movs	r3, #12
 800f7b8:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800f7ba:	8bbb      	ldrh	r3, [r7, #28]
 800f7bc:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f7c0:	d803      	bhi.n	800f7ca <mem_malloc+0x3a>
 800f7c2:	8bba      	ldrh	r2, [r7, #28]
 800f7c4:	88fb      	ldrh	r3, [r7, #6]
 800f7c6:	429a      	cmp	r2, r3
 800f7c8:	d201      	bcs.n	800f7ce <mem_malloc+0x3e>
    return NULL;
 800f7ca:	2300      	movs	r3, #0
 800f7cc:	e0c4      	b.n	800f958 <mem_malloc+0x1c8>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800f7ce:	4b64      	ldr	r3, [pc, #400]	; (800f960 <mem_malloc+0x1d0>)
 800f7d0:	681b      	ldr	r3, [r3, #0]
 800f7d2:	4618      	mov	r0, r3
 800f7d4:	f7ff fd4e 	bl	800f274 <mem_to_ptr>
 800f7d8:	4603      	mov	r3, r0
 800f7da:	83fb      	strh	r3, [r7, #30]
 800f7dc:	e0b4      	b.n	800f948 <mem_malloc+0x1b8>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800f7de:	8bfb      	ldrh	r3, [r7, #30]
 800f7e0:	4618      	mov	r0, r3
 800f7e2:	f7ff fd35 	bl	800f250 <ptr_to_mem>
 800f7e6:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800f7e8:	697b      	ldr	r3, [r7, #20]
 800f7ea:	791b      	ldrb	r3, [r3, #4]
 800f7ec:	2b00      	cmp	r3, #0
 800f7ee:	f040 80a4 	bne.w	800f93a <mem_malloc+0x1aa>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800f7f2:	697b      	ldr	r3, [r7, #20]
 800f7f4:	881b      	ldrh	r3, [r3, #0]
 800f7f6:	461a      	mov	r2, r3
 800f7f8:	8bfb      	ldrh	r3, [r7, #30]
 800f7fa:	1ad3      	subs	r3, r2, r3
 800f7fc:	f1a3 0208 	sub.w	r2, r3, #8
 800f800:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 800f802:	429a      	cmp	r2, r3
 800f804:	f0c0 8099 	bcc.w	800f93a <mem_malloc+0x1aa>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800f808:	697b      	ldr	r3, [r7, #20]
 800f80a:	881b      	ldrh	r3, [r3, #0]
 800f80c:	461a      	mov	r2, r3
 800f80e:	8bfb      	ldrh	r3, [r7, #30]
 800f810:	1ad3      	subs	r3, r2, r3
 800f812:	f1a3 0208 	sub.w	r2, r3, #8
 800f816:	8bbb      	ldrh	r3, [r7, #28]
 800f818:	3314      	adds	r3, #20
 800f81a:	429a      	cmp	r2, r3
 800f81c:	d333      	bcc.n	800f886 <mem_malloc+0xf6>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800f81e:	8bfa      	ldrh	r2, [r7, #30]
 800f820:	8bbb      	ldrh	r3, [r7, #28]
 800f822:	4413      	add	r3, r2
 800f824:	b29b      	uxth	r3, r3
 800f826:	3308      	adds	r3, #8
 800f828:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800f82a:	8a7b      	ldrh	r3, [r7, #18]
 800f82c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f830:	d106      	bne.n	800f840 <mem_malloc+0xb0>
 800f832:	4b4c      	ldr	r3, [pc, #304]	; (800f964 <mem_malloc+0x1d4>)
 800f834:	f240 3287 	movw	r2, #903	; 0x387
 800f838:	494b      	ldr	r1, [pc, #300]	; (800f968 <mem_malloc+0x1d8>)
 800f83a:	484c      	ldr	r0, [pc, #304]	; (800f96c <mem_malloc+0x1dc>)
 800f83c:	f009 fed0 	bl	80195e0 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800f840:	8a7b      	ldrh	r3, [r7, #18]
 800f842:	4618      	mov	r0, r3
 800f844:	f7ff fd04 	bl	800f250 <ptr_to_mem>
 800f848:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 800f84a:	68fb      	ldr	r3, [r7, #12]
 800f84c:	2200      	movs	r2, #0
 800f84e:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800f850:	697b      	ldr	r3, [r7, #20]
 800f852:	881a      	ldrh	r2, [r3, #0]
 800f854:	68fb      	ldr	r3, [r7, #12]
 800f856:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800f858:	68fb      	ldr	r3, [r7, #12]
 800f85a:	8bfa      	ldrh	r2, [r7, #30]
 800f85c:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800f85e:	697b      	ldr	r3, [r7, #20]
 800f860:	8a7a      	ldrh	r2, [r7, #18]
 800f862:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800f864:	697b      	ldr	r3, [r7, #20]
 800f866:	2201      	movs	r2, #1
 800f868:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800f86a:	68fb      	ldr	r3, [r7, #12]
 800f86c:	881b      	ldrh	r3, [r3, #0]
 800f86e:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f872:	d00b      	beq.n	800f88c <mem_malloc+0xfc>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800f874:	68fb      	ldr	r3, [r7, #12]
 800f876:	881b      	ldrh	r3, [r3, #0]
 800f878:	4618      	mov	r0, r3
 800f87a:	f7ff fce9 	bl	800f250 <ptr_to_mem>
 800f87e:	4602      	mov	r2, r0
 800f880:	8a7b      	ldrh	r3, [r7, #18]
 800f882:	8053      	strh	r3, [r2, #2]
 800f884:	e002      	b.n	800f88c <mem_malloc+0xfc>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800f886:	697b      	ldr	r3, [r7, #20]
 800f888:	2201      	movs	r2, #1
 800f88a:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800f88c:	4b34      	ldr	r3, [pc, #208]	; (800f960 <mem_malloc+0x1d0>)
 800f88e:	681b      	ldr	r3, [r3, #0]
 800f890:	697a      	ldr	r2, [r7, #20]
 800f892:	429a      	cmp	r2, r3
 800f894:	d127      	bne.n	800f8e6 <mem_malloc+0x156>
          struct mem *cur = lfree;
 800f896:	4b32      	ldr	r3, [pc, #200]	; (800f960 <mem_malloc+0x1d0>)
 800f898:	681b      	ldr	r3, [r3, #0]
 800f89a:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800f89c:	e005      	b.n	800f8aa <mem_malloc+0x11a>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800f89e:	69bb      	ldr	r3, [r7, #24]
 800f8a0:	881b      	ldrh	r3, [r3, #0]
 800f8a2:	4618      	mov	r0, r3
 800f8a4:	f7ff fcd4 	bl	800f250 <ptr_to_mem>
 800f8a8:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 800f8aa:	69bb      	ldr	r3, [r7, #24]
 800f8ac:	791b      	ldrb	r3, [r3, #4]
 800f8ae:	2b00      	cmp	r3, #0
 800f8b0:	d004      	beq.n	800f8bc <mem_malloc+0x12c>
 800f8b2:	4b2f      	ldr	r3, [pc, #188]	; (800f970 <mem_malloc+0x1e0>)
 800f8b4:	681b      	ldr	r3, [r3, #0]
 800f8b6:	69ba      	ldr	r2, [r7, #24]
 800f8b8:	429a      	cmp	r2, r3
 800f8ba:	d1f0      	bne.n	800f89e <mem_malloc+0x10e>
          }
          lfree = cur;
 800f8bc:	4a28      	ldr	r2, [pc, #160]	; (800f960 <mem_malloc+0x1d0>)
 800f8be:	69bb      	ldr	r3, [r7, #24]
 800f8c0:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800f8c2:	4b27      	ldr	r3, [pc, #156]	; (800f960 <mem_malloc+0x1d0>)
 800f8c4:	681a      	ldr	r2, [r3, #0]
 800f8c6:	4b2a      	ldr	r3, [pc, #168]	; (800f970 <mem_malloc+0x1e0>)
 800f8c8:	681b      	ldr	r3, [r3, #0]
 800f8ca:	429a      	cmp	r2, r3
 800f8cc:	d00b      	beq.n	800f8e6 <mem_malloc+0x156>
 800f8ce:	4b24      	ldr	r3, [pc, #144]	; (800f960 <mem_malloc+0x1d0>)
 800f8d0:	681b      	ldr	r3, [r3, #0]
 800f8d2:	791b      	ldrb	r3, [r3, #4]
 800f8d4:	2b00      	cmp	r3, #0
 800f8d6:	d006      	beq.n	800f8e6 <mem_malloc+0x156>
 800f8d8:	4b22      	ldr	r3, [pc, #136]	; (800f964 <mem_malloc+0x1d4>)
 800f8da:	f240 32b5 	movw	r2, #949	; 0x3b5
 800f8de:	4925      	ldr	r1, [pc, #148]	; (800f974 <mem_malloc+0x1e4>)
 800f8e0:	4822      	ldr	r0, [pc, #136]	; (800f96c <mem_malloc+0x1dc>)
 800f8e2:	f009 fe7d 	bl	80195e0 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800f8e6:	8bba      	ldrh	r2, [r7, #28]
 800f8e8:	697b      	ldr	r3, [r7, #20]
 800f8ea:	4413      	add	r3, r2
 800f8ec:	3308      	adds	r3, #8
 800f8ee:	4a20      	ldr	r2, [pc, #128]	; (800f970 <mem_malloc+0x1e0>)
 800f8f0:	6812      	ldr	r2, [r2, #0]
 800f8f2:	4293      	cmp	r3, r2
 800f8f4:	d906      	bls.n	800f904 <mem_malloc+0x174>
 800f8f6:	4b1b      	ldr	r3, [pc, #108]	; (800f964 <mem_malloc+0x1d4>)
 800f8f8:	f240 32b9 	movw	r2, #953	; 0x3b9
 800f8fc:	491e      	ldr	r1, [pc, #120]	; (800f978 <mem_malloc+0x1e8>)
 800f8fe:	481b      	ldr	r0, [pc, #108]	; (800f96c <mem_malloc+0x1dc>)
 800f900:	f009 fe6e 	bl	80195e0 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800f904:	697b      	ldr	r3, [r7, #20]
 800f906:	f003 0303 	and.w	r3, r3, #3
 800f90a:	2b00      	cmp	r3, #0
 800f90c:	d006      	beq.n	800f91c <mem_malloc+0x18c>
 800f90e:	4b15      	ldr	r3, [pc, #84]	; (800f964 <mem_malloc+0x1d4>)
 800f910:	f240 32bb 	movw	r2, #955	; 0x3bb
 800f914:	4919      	ldr	r1, [pc, #100]	; (800f97c <mem_malloc+0x1ec>)
 800f916:	4815      	ldr	r0, [pc, #84]	; (800f96c <mem_malloc+0x1dc>)
 800f918:	f009 fe62 	bl	80195e0 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800f91c:	697b      	ldr	r3, [r7, #20]
 800f91e:	f003 0303 	and.w	r3, r3, #3
 800f922:	2b00      	cmp	r3, #0
 800f924:	d006      	beq.n	800f934 <mem_malloc+0x1a4>
 800f926:	4b0f      	ldr	r3, [pc, #60]	; (800f964 <mem_malloc+0x1d4>)
 800f928:	f240 32bd 	movw	r2, #957	; 0x3bd
 800f92c:	4914      	ldr	r1, [pc, #80]	; (800f980 <mem_malloc+0x1f0>)
 800f92e:	480f      	ldr	r0, [pc, #60]	; (800f96c <mem_malloc+0x1dc>)
 800f930:	f009 fe56 	bl	80195e0 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800f934:	697b      	ldr	r3, [r7, #20]
 800f936:	3308      	adds	r3, #8
 800f938:	e00e      	b.n	800f958 <mem_malloc+0x1c8>
         ptr = ptr_to_mem(ptr)->next) {
 800f93a:	8bfb      	ldrh	r3, [r7, #30]
 800f93c:	4618      	mov	r0, r3
 800f93e:	f7ff fc87 	bl	800f250 <ptr_to_mem>
 800f942:	4603      	mov	r3, r0
 800f944:	881b      	ldrh	r3, [r3, #0]
 800f946:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800f948:	8bfa      	ldrh	r2, [r7, #30]
 800f94a:	8bbb      	ldrh	r3, [r7, #28]
 800f94c:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 800f950:	429a      	cmp	r2, r3
 800f952:	f4ff af44 	bcc.w	800f7de <mem_malloc+0x4e>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800f956:	2300      	movs	r3, #0
}
 800f958:	4618      	mov	r0, r3
 800f95a:	3720      	adds	r7, #32
 800f95c:	46bd      	mov	sp, r7
 800f95e:	bd80      	pop	{r7, pc}
 800f960:	200051cc 	.word	0x200051cc
 800f964:	0801beac 	.word	0x0801beac
 800f968:	0801c054 	.word	0x0801c054
 800f96c:	0801bef4 	.word	0x0801bef4
 800f970:	200051c8 	.word	0x200051c8
 800f974:	0801c068 	.word	0x0801c068
 800f978:	0801c084 	.word	0x0801c084
 800f97c:	0801c0b4 	.word	0x0801c0b4
 800f980:	0801c0e4 	.word	0x0801c0e4

0800f984 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800f984:	b480      	push	{r7}
 800f986:	b085      	sub	sp, #20
 800f988:	af00      	add	r7, sp, #0
 800f98a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800f98c:	687b      	ldr	r3, [r7, #4]
 800f98e:	689b      	ldr	r3, [r3, #8]
 800f990:	2200      	movs	r2, #0
 800f992:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	685b      	ldr	r3, [r3, #4]
 800f998:	3303      	adds	r3, #3
 800f99a:	f023 0303 	bic.w	r3, r3, #3
 800f99e:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800f9a0:	2300      	movs	r3, #0
 800f9a2:	60fb      	str	r3, [r7, #12]
 800f9a4:	e011      	b.n	800f9ca <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800f9a6:	687b      	ldr	r3, [r7, #4]
 800f9a8:	689b      	ldr	r3, [r3, #8]
 800f9aa:	681a      	ldr	r2, [r3, #0]
 800f9ac:	68bb      	ldr	r3, [r7, #8]
 800f9ae:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800f9b0:	687b      	ldr	r3, [r7, #4]
 800f9b2:	689b      	ldr	r3, [r3, #8]
 800f9b4:	68ba      	ldr	r2, [r7, #8]
 800f9b6:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800f9b8:	687b      	ldr	r3, [r7, #4]
 800f9ba:	881b      	ldrh	r3, [r3, #0]
 800f9bc:	461a      	mov	r2, r3
 800f9be:	68bb      	ldr	r3, [r7, #8]
 800f9c0:	4413      	add	r3, r2
 800f9c2:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800f9c4:	68fb      	ldr	r3, [r7, #12]
 800f9c6:	3301      	adds	r3, #1
 800f9c8:	60fb      	str	r3, [r7, #12]
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	885b      	ldrh	r3, [r3, #2]
 800f9ce:	461a      	mov	r2, r3
 800f9d0:	68fb      	ldr	r3, [r7, #12]
 800f9d2:	4293      	cmp	r3, r2
 800f9d4:	dbe7      	blt.n	800f9a6 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800f9d6:	bf00      	nop
 800f9d8:	bf00      	nop
 800f9da:	3714      	adds	r7, #20
 800f9dc:	46bd      	mov	sp, r7
 800f9de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9e2:	4770      	bx	lr

0800f9e4 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800f9e4:	b580      	push	{r7, lr}
 800f9e6:	b082      	sub	sp, #8
 800f9e8:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800f9ea:	2300      	movs	r3, #0
 800f9ec:	80fb      	strh	r3, [r7, #6]
 800f9ee:	e009      	b.n	800fa04 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800f9f0:	88fb      	ldrh	r3, [r7, #6]
 800f9f2:	4a08      	ldr	r2, [pc, #32]	; (800fa14 <memp_init+0x30>)
 800f9f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f9f8:	4618      	mov	r0, r3
 800f9fa:	f7ff ffc3 	bl	800f984 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800f9fe:	88fb      	ldrh	r3, [r7, #6]
 800fa00:	3301      	adds	r3, #1
 800fa02:	80fb      	strh	r3, [r7, #6]
 800fa04:	88fb      	ldrh	r3, [r7, #6]
 800fa06:	2b08      	cmp	r3, #8
 800fa08:	d9f2      	bls.n	800f9f0 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800fa0a:	bf00      	nop
 800fa0c:	bf00      	nop
 800fa0e:	3708      	adds	r7, #8
 800fa10:	46bd      	mov	sp, r7
 800fa12:	bd80      	pop	{r7, pc}
 800fa14:	0801e908 	.word	0x0801e908

0800fa18 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800fa18:	b580      	push	{r7, lr}
 800fa1a:	b084      	sub	sp, #16
 800fa1c:	af00      	add	r7, sp, #0
 800fa1e:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 800fa20:	687b      	ldr	r3, [r7, #4]
 800fa22:	689b      	ldr	r3, [r3, #8]
 800fa24:	681b      	ldr	r3, [r3, #0]
 800fa26:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800fa28:	68fb      	ldr	r3, [r7, #12]
 800fa2a:	2b00      	cmp	r3, #0
 800fa2c:	d012      	beq.n	800fa54 <do_memp_malloc_pool+0x3c>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800fa2e:	687b      	ldr	r3, [r7, #4]
 800fa30:	689b      	ldr	r3, [r3, #8]
 800fa32:	68fa      	ldr	r2, [r7, #12]
 800fa34:	6812      	ldr	r2, [r2, #0]
 800fa36:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800fa38:	68fb      	ldr	r3, [r7, #12]
 800fa3a:	f003 0303 	and.w	r3, r3, #3
 800fa3e:	2b00      	cmp	r3, #0
 800fa40:	d006      	beq.n	800fa50 <do_memp_malloc_pool+0x38>
 800fa42:	4b07      	ldr	r3, [pc, #28]	; (800fa60 <do_memp_malloc_pool+0x48>)
 800fa44:	f44f 728c 	mov.w	r2, #280	; 0x118
 800fa48:	4906      	ldr	r1, [pc, #24]	; (800fa64 <do_memp_malloc_pool+0x4c>)
 800fa4a:	4807      	ldr	r0, [pc, #28]	; (800fa68 <do_memp_malloc_pool+0x50>)
 800fa4c:	f009 fdc8 	bl	80195e0 <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800fa50:	68fb      	ldr	r3, [r7, #12]
 800fa52:	e000      	b.n	800fa56 <do_memp_malloc_pool+0x3e>
#endif
    SYS_ARCH_UNPROTECT(old_level);
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800fa54:	2300      	movs	r3, #0
}
 800fa56:	4618      	mov	r0, r3
 800fa58:	3710      	adds	r7, #16
 800fa5a:	46bd      	mov	sp, r7
 800fa5c:	bd80      	pop	{r7, pc}
 800fa5e:	bf00      	nop
 800fa60:	0801c108 	.word	0x0801c108
 800fa64:	0801c138 	.word	0x0801c138
 800fa68:	0801c15c 	.word	0x0801c15c

0800fa6c <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800fa6c:	b580      	push	{r7, lr}
 800fa6e:	b082      	sub	sp, #8
 800fa70:	af00      	add	r7, sp, #0
 800fa72:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800fa74:	687b      	ldr	r3, [r7, #4]
 800fa76:	2b00      	cmp	r3, #0
 800fa78:	d106      	bne.n	800fa88 <memp_malloc_pool+0x1c>
 800fa7a:	4b0a      	ldr	r3, [pc, #40]	; (800faa4 <memp_malloc_pool+0x38>)
 800fa7c:	f44f 729e 	mov.w	r2, #316	; 0x13c
 800fa80:	4909      	ldr	r1, [pc, #36]	; (800faa8 <memp_malloc_pool+0x3c>)
 800fa82:	480a      	ldr	r0, [pc, #40]	; (800faac <memp_malloc_pool+0x40>)
 800fa84:	f009 fdac 	bl	80195e0 <iprintf>
  if (desc == NULL) {
 800fa88:	687b      	ldr	r3, [r7, #4]
 800fa8a:	2b00      	cmp	r3, #0
 800fa8c:	d101      	bne.n	800fa92 <memp_malloc_pool+0x26>
    return NULL;
 800fa8e:	2300      	movs	r3, #0
 800fa90:	e003      	b.n	800fa9a <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 800fa92:	6878      	ldr	r0, [r7, #4]
 800fa94:	f7ff ffc0 	bl	800fa18 <do_memp_malloc_pool>
 800fa98:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 800fa9a:	4618      	mov	r0, r3
 800fa9c:	3708      	adds	r7, #8
 800fa9e:	46bd      	mov	sp, r7
 800faa0:	bd80      	pop	{r7, pc}
 800faa2:	bf00      	nop
 800faa4:	0801c108 	.word	0x0801c108
 800faa8:	0801c184 	.word	0x0801c184
 800faac:	0801c15c 	.word	0x0801c15c

0800fab0 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800fab0:	b580      	push	{r7, lr}
 800fab2:	b084      	sub	sp, #16
 800fab4:	af00      	add	r7, sp, #0
 800fab6:	4603      	mov	r3, r0
 800fab8:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800faba:	79fb      	ldrb	r3, [r7, #7]
 800fabc:	2b08      	cmp	r3, #8
 800fabe:	d908      	bls.n	800fad2 <memp_malloc+0x22>
 800fac0:	4b0a      	ldr	r3, [pc, #40]	; (800faec <memp_malloc+0x3c>)
 800fac2:	f240 1257 	movw	r2, #343	; 0x157
 800fac6:	490a      	ldr	r1, [pc, #40]	; (800faf0 <memp_malloc+0x40>)
 800fac8:	480a      	ldr	r0, [pc, #40]	; (800faf4 <memp_malloc+0x44>)
 800faca:	f009 fd89 	bl	80195e0 <iprintf>
 800face:	2300      	movs	r3, #0
 800fad0:	e008      	b.n	800fae4 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800fad2:	79fb      	ldrb	r3, [r7, #7]
 800fad4:	4a08      	ldr	r2, [pc, #32]	; (800faf8 <memp_malloc+0x48>)
 800fad6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fada:	4618      	mov	r0, r3
 800fadc:	f7ff ff9c 	bl	800fa18 <do_memp_malloc_pool>
 800fae0:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800fae2:	68fb      	ldr	r3, [r7, #12]
}
 800fae4:	4618      	mov	r0, r3
 800fae6:	3710      	adds	r7, #16
 800fae8:	46bd      	mov	sp, r7
 800faea:	bd80      	pop	{r7, pc}
 800faec:	0801c108 	.word	0x0801c108
 800faf0:	0801c198 	.word	0x0801c198
 800faf4:	0801c15c 	.word	0x0801c15c
 800faf8:	0801e908 	.word	0x0801e908

0800fafc <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800fafc:	b580      	push	{r7, lr}
 800fafe:	b084      	sub	sp, #16
 800fb00:	af00      	add	r7, sp, #0
 800fb02:	6078      	str	r0, [r7, #4]
 800fb04:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800fb06:	683b      	ldr	r3, [r7, #0]
 800fb08:	f003 0303 	and.w	r3, r3, #3
 800fb0c:	2b00      	cmp	r3, #0
 800fb0e:	d006      	beq.n	800fb1e <do_memp_free_pool+0x22>
 800fb10:	4b0a      	ldr	r3, [pc, #40]	; (800fb3c <do_memp_free_pool+0x40>)
 800fb12:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 800fb16:	490a      	ldr	r1, [pc, #40]	; (800fb40 <do_memp_free_pool+0x44>)
 800fb18:	480a      	ldr	r0, [pc, #40]	; (800fb44 <do_memp_free_pool+0x48>)
 800fb1a:	f009 fd61 	bl	80195e0 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800fb1e:	683b      	ldr	r3, [r7, #0]
 800fb20:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800fb22:	687b      	ldr	r3, [r7, #4]
 800fb24:	689b      	ldr	r3, [r3, #8]
 800fb26:	681a      	ldr	r2, [r3, #0]
 800fb28:	68fb      	ldr	r3, [r7, #12]
 800fb2a:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800fb2c:	687b      	ldr	r3, [r7, #4]
 800fb2e:	689b      	ldr	r3, [r3, #8]
 800fb30:	68fa      	ldr	r2, [r7, #12]
 800fb32:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 800fb34:	bf00      	nop
 800fb36:	3710      	adds	r7, #16
 800fb38:	46bd      	mov	sp, r7
 800fb3a:	bd80      	pop	{r7, pc}
 800fb3c:	0801c108 	.word	0x0801c108
 800fb40:	0801c1b8 	.word	0x0801c1b8
 800fb44:	0801c15c 	.word	0x0801c15c

0800fb48 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800fb48:	b580      	push	{r7, lr}
 800fb4a:	b082      	sub	sp, #8
 800fb4c:	af00      	add	r7, sp, #0
 800fb4e:	6078      	str	r0, [r7, #4]
 800fb50:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800fb52:	687b      	ldr	r3, [r7, #4]
 800fb54:	2b00      	cmp	r3, #0
 800fb56:	d106      	bne.n	800fb66 <memp_free_pool+0x1e>
 800fb58:	4b0a      	ldr	r3, [pc, #40]	; (800fb84 <memp_free_pool+0x3c>)
 800fb5a:	f240 1295 	movw	r2, #405	; 0x195
 800fb5e:	490a      	ldr	r1, [pc, #40]	; (800fb88 <memp_free_pool+0x40>)
 800fb60:	480a      	ldr	r0, [pc, #40]	; (800fb8c <memp_free_pool+0x44>)
 800fb62:	f009 fd3d 	bl	80195e0 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 800fb66:	687b      	ldr	r3, [r7, #4]
 800fb68:	2b00      	cmp	r3, #0
 800fb6a:	d007      	beq.n	800fb7c <memp_free_pool+0x34>
 800fb6c:	683b      	ldr	r3, [r7, #0]
 800fb6e:	2b00      	cmp	r3, #0
 800fb70:	d004      	beq.n	800fb7c <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 800fb72:	6839      	ldr	r1, [r7, #0]
 800fb74:	6878      	ldr	r0, [r7, #4]
 800fb76:	f7ff ffc1 	bl	800fafc <do_memp_free_pool>
 800fb7a:	e000      	b.n	800fb7e <memp_free_pool+0x36>
    return;
 800fb7c:	bf00      	nop
}
 800fb7e:	3708      	adds	r7, #8
 800fb80:	46bd      	mov	sp, r7
 800fb82:	bd80      	pop	{r7, pc}
 800fb84:	0801c108 	.word	0x0801c108
 800fb88:	0801c184 	.word	0x0801c184
 800fb8c:	0801c15c 	.word	0x0801c15c

0800fb90 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800fb90:	b580      	push	{r7, lr}
 800fb92:	b082      	sub	sp, #8
 800fb94:	af00      	add	r7, sp, #0
 800fb96:	4603      	mov	r3, r0
 800fb98:	6039      	str	r1, [r7, #0]
 800fb9a:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800fb9c:	79fb      	ldrb	r3, [r7, #7]
 800fb9e:	2b08      	cmp	r3, #8
 800fba0:	d907      	bls.n	800fbb2 <memp_free+0x22>
 800fba2:	4b0c      	ldr	r3, [pc, #48]	; (800fbd4 <memp_free+0x44>)
 800fba4:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 800fba8:	490b      	ldr	r1, [pc, #44]	; (800fbd8 <memp_free+0x48>)
 800fbaa:	480c      	ldr	r0, [pc, #48]	; (800fbdc <memp_free+0x4c>)
 800fbac:	f009 fd18 	bl	80195e0 <iprintf>
 800fbb0:	e00c      	b.n	800fbcc <memp_free+0x3c>

  if (mem == NULL) {
 800fbb2:	683b      	ldr	r3, [r7, #0]
 800fbb4:	2b00      	cmp	r3, #0
 800fbb6:	d008      	beq.n	800fbca <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800fbb8:	79fb      	ldrb	r3, [r7, #7]
 800fbba:	4a09      	ldr	r2, [pc, #36]	; (800fbe0 <memp_free+0x50>)
 800fbbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fbc0:	6839      	ldr	r1, [r7, #0]
 800fbc2:	4618      	mov	r0, r3
 800fbc4:	f7ff ff9a 	bl	800fafc <do_memp_free_pool>
 800fbc8:	e000      	b.n	800fbcc <memp_free+0x3c>
    return;
 800fbca:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800fbcc:	3708      	adds	r7, #8
 800fbce:	46bd      	mov	sp, r7
 800fbd0:	bd80      	pop	{r7, pc}
 800fbd2:	bf00      	nop
 800fbd4:	0801c108 	.word	0x0801c108
 800fbd8:	0801c1d8 	.word	0x0801c1d8
 800fbdc:	0801c15c 	.word	0x0801c15c
 800fbe0:	0801e908 	.word	0x0801e908

0800fbe4 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800fbe4:	b480      	push	{r7}
 800fbe6:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800fbe8:	bf00      	nop
 800fbea:	46bd      	mov	sp, r7
 800fbec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbf0:	4770      	bx	lr
	...

0800fbf4 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800fbf4:	b580      	push	{r7, lr}
 800fbf6:	b086      	sub	sp, #24
 800fbf8:	af00      	add	r7, sp, #0
 800fbfa:	60f8      	str	r0, [r7, #12]
 800fbfc:	60b9      	str	r1, [r7, #8]
 800fbfe:	607a      	str	r2, [r7, #4]
 800fc00:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800fc02:	68fb      	ldr	r3, [r7, #12]
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	d108      	bne.n	800fc1a <netif_add+0x26>
 800fc08:	4b57      	ldr	r3, [pc, #348]	; (800fd68 <netif_add+0x174>)
 800fc0a:	f240 1227 	movw	r2, #295	; 0x127
 800fc0e:	4957      	ldr	r1, [pc, #348]	; (800fd6c <netif_add+0x178>)
 800fc10:	4857      	ldr	r0, [pc, #348]	; (800fd70 <netif_add+0x17c>)
 800fc12:	f009 fce5 	bl	80195e0 <iprintf>
 800fc16:	2300      	movs	r3, #0
 800fc18:	e0a2      	b.n	800fd60 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800fc1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc1c:	2b00      	cmp	r3, #0
 800fc1e:	d108      	bne.n	800fc32 <netif_add+0x3e>
 800fc20:	4b51      	ldr	r3, [pc, #324]	; (800fd68 <netif_add+0x174>)
 800fc22:	f44f 7294 	mov.w	r2, #296	; 0x128
 800fc26:	4953      	ldr	r1, [pc, #332]	; (800fd74 <netif_add+0x180>)
 800fc28:	4851      	ldr	r0, [pc, #324]	; (800fd70 <netif_add+0x17c>)
 800fc2a:	f009 fcd9 	bl	80195e0 <iprintf>
 800fc2e:	2300      	movs	r3, #0
 800fc30:	e096      	b.n	800fd60 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 800fc32:	68bb      	ldr	r3, [r7, #8]
 800fc34:	2b00      	cmp	r3, #0
 800fc36:	d101      	bne.n	800fc3c <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800fc38:	4b4f      	ldr	r3, [pc, #316]	; (800fd78 <netif_add+0x184>)
 800fc3a:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800fc3c:	687b      	ldr	r3, [r7, #4]
 800fc3e:	2b00      	cmp	r3, #0
 800fc40:	d101      	bne.n	800fc46 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800fc42:	4b4d      	ldr	r3, [pc, #308]	; (800fd78 <netif_add+0x184>)
 800fc44:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800fc46:	683b      	ldr	r3, [r7, #0]
 800fc48:	2b00      	cmp	r3, #0
 800fc4a:	d101      	bne.n	800fc50 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800fc4c:	4b4a      	ldr	r3, [pc, #296]	; (800fd78 <netif_add+0x184>)
 800fc4e:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800fc50:	68fb      	ldr	r3, [r7, #12]
 800fc52:	2200      	movs	r2, #0
 800fc54:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800fc56:	68fb      	ldr	r3, [r7, #12]
 800fc58:	2200      	movs	r2, #0
 800fc5a:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800fc5c:	68fb      	ldr	r3, [r7, #12]
 800fc5e:	2200      	movs	r2, #0
 800fc60:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 800fc62:	68fb      	ldr	r3, [r7, #12]
 800fc64:	4a45      	ldr	r2, [pc, #276]	; (800fd7c <netif_add+0x188>)
 800fc66:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 800fc68:	68fb      	ldr	r3, [r7, #12]
 800fc6a:	2200      	movs	r2, #0
 800fc6c:	849a      	strh	r2, [r3, #36]	; 0x24
  netif->flags = 0;
 800fc6e:	68fb      	ldr	r3, [r7, #12]
 800fc70:	2200      	movs	r2, #0
 800fc72:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800fc76:	68fb      	ldr	r3, [r7, #12]
 800fc78:	2200      	movs	r2, #0
 800fc7a:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800fc7c:	68fb      	ldr	r3, [r7, #12]
 800fc7e:	6a3a      	ldr	r2, [r7, #32]
 800fc80:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 800fc82:	4b3f      	ldr	r3, [pc, #252]	; (800fd80 <netif_add+0x18c>)
 800fc84:	781a      	ldrb	r2, [r3, #0]
 800fc86:	68fb      	ldr	r3, [r7, #12]
 800fc88:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->input = input;
 800fc8c:	68fb      	ldr	r3, [r7, #12]
 800fc8e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800fc90:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800fc92:	683b      	ldr	r3, [r7, #0]
 800fc94:	687a      	ldr	r2, [r7, #4]
 800fc96:	68b9      	ldr	r1, [r7, #8]
 800fc98:	68f8      	ldr	r0, [r7, #12]
 800fc9a:	f000 f913 	bl	800fec4 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800fc9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fca0:	68f8      	ldr	r0, [r7, #12]
 800fca2:	4798      	blx	r3
 800fca4:	4603      	mov	r3, r0
 800fca6:	2b00      	cmp	r3, #0
 800fca8:	d001      	beq.n	800fcae <netif_add+0xba>
    return NULL;
 800fcaa:	2300      	movs	r3, #0
 800fcac:	e058      	b.n	800fd60 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800fcae:	68fb      	ldr	r3, [r7, #12]
 800fcb0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800fcb4:	2bff      	cmp	r3, #255	; 0xff
 800fcb6:	d103      	bne.n	800fcc0 <netif_add+0xcc>
        netif->num = 0;
 800fcb8:	68fb      	ldr	r3, [r7, #12]
 800fcba:	2200      	movs	r2, #0
 800fcbc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      }
      num_netifs = 0;
 800fcc0:	2300      	movs	r3, #0
 800fcc2:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800fcc4:	4b2f      	ldr	r3, [pc, #188]	; (800fd84 <netif_add+0x190>)
 800fcc6:	681b      	ldr	r3, [r3, #0]
 800fcc8:	617b      	str	r3, [r7, #20]
 800fcca:	e02b      	b.n	800fd24 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800fccc:	697a      	ldr	r2, [r7, #20]
 800fcce:	68fb      	ldr	r3, [r7, #12]
 800fcd0:	429a      	cmp	r2, r3
 800fcd2:	d106      	bne.n	800fce2 <netif_add+0xee>
 800fcd4:	4b24      	ldr	r3, [pc, #144]	; (800fd68 <netif_add+0x174>)
 800fcd6:	f240 128b 	movw	r2, #395	; 0x18b
 800fcda:	492b      	ldr	r1, [pc, #172]	; (800fd88 <netif_add+0x194>)
 800fcdc:	4824      	ldr	r0, [pc, #144]	; (800fd70 <netif_add+0x17c>)
 800fcde:	f009 fc7f 	bl	80195e0 <iprintf>
        num_netifs++;
 800fce2:	693b      	ldr	r3, [r7, #16]
 800fce4:	3301      	adds	r3, #1
 800fce6:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800fce8:	693b      	ldr	r3, [r7, #16]
 800fcea:	2bff      	cmp	r3, #255	; 0xff
 800fcec:	dd06      	ble.n	800fcfc <netif_add+0x108>
 800fcee:	4b1e      	ldr	r3, [pc, #120]	; (800fd68 <netif_add+0x174>)
 800fcf0:	f240 128d 	movw	r2, #397	; 0x18d
 800fcf4:	4925      	ldr	r1, [pc, #148]	; (800fd8c <netif_add+0x198>)
 800fcf6:	481e      	ldr	r0, [pc, #120]	; (800fd70 <netif_add+0x17c>)
 800fcf8:	f009 fc72 	bl	80195e0 <iprintf>
        if (netif2->num == netif->num) {
 800fcfc:	697b      	ldr	r3, [r7, #20]
 800fcfe:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800fd02:	68fb      	ldr	r3, [r7, #12]
 800fd04:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800fd08:	429a      	cmp	r2, r3
 800fd0a:	d108      	bne.n	800fd1e <netif_add+0x12a>
          netif->num++;
 800fd0c:	68fb      	ldr	r3, [r7, #12]
 800fd0e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800fd12:	3301      	adds	r3, #1
 800fd14:	b2da      	uxtb	r2, r3
 800fd16:	68fb      	ldr	r3, [r7, #12]
 800fd18:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
          break;
 800fd1c:	e005      	b.n	800fd2a <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800fd1e:	697b      	ldr	r3, [r7, #20]
 800fd20:	681b      	ldr	r3, [r3, #0]
 800fd22:	617b      	str	r3, [r7, #20]
 800fd24:	697b      	ldr	r3, [r7, #20]
 800fd26:	2b00      	cmp	r3, #0
 800fd28:	d1d0      	bne.n	800fccc <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 800fd2a:	697b      	ldr	r3, [r7, #20]
 800fd2c:	2b00      	cmp	r3, #0
 800fd2e:	d1be      	bne.n	800fcae <netif_add+0xba>
  }
  if (netif->num == 254) {
 800fd30:	68fb      	ldr	r3, [r7, #12]
 800fd32:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800fd36:	2bfe      	cmp	r3, #254	; 0xfe
 800fd38:	d103      	bne.n	800fd42 <netif_add+0x14e>
    netif_num = 0;
 800fd3a:	4b11      	ldr	r3, [pc, #68]	; (800fd80 <netif_add+0x18c>)
 800fd3c:	2200      	movs	r2, #0
 800fd3e:	701a      	strb	r2, [r3, #0]
 800fd40:	e006      	b.n	800fd50 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 800fd42:	68fb      	ldr	r3, [r7, #12]
 800fd44:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800fd48:	3301      	adds	r3, #1
 800fd4a:	b2da      	uxtb	r2, r3
 800fd4c:	4b0c      	ldr	r3, [pc, #48]	; (800fd80 <netif_add+0x18c>)
 800fd4e:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800fd50:	4b0c      	ldr	r3, [pc, #48]	; (800fd84 <netif_add+0x190>)
 800fd52:	681a      	ldr	r2, [r3, #0]
 800fd54:	68fb      	ldr	r3, [r7, #12]
 800fd56:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800fd58:	4a0a      	ldr	r2, [pc, #40]	; (800fd84 <netif_add+0x190>)
 800fd5a:	68fb      	ldr	r3, [r7, #12]
 800fd5c:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800fd5e:	68fb      	ldr	r3, [r7, #12]
}
 800fd60:	4618      	mov	r0, r3
 800fd62:	3718      	adds	r7, #24
 800fd64:	46bd      	mov	sp, r7
 800fd66:	bd80      	pop	{r7, pc}
 800fd68:	0801c1f4 	.word	0x0801c1f4
 800fd6c:	0801c288 	.word	0x0801c288
 800fd70:	0801c244 	.word	0x0801c244
 800fd74:	0801c2a4 	.word	0x0801c2a4
 800fd78:	0801e96c 	.word	0x0801e96c
 800fd7c:	0801019f 	.word	0x0801019f
 800fd80:	200080c4 	.word	0x200080c4
 800fd84:	200080bc 	.word	0x200080bc
 800fd88:	0801c2c8 	.word	0x0801c2c8
 800fd8c:	0801c2dc 	.word	0x0801c2dc

0800fd90 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800fd90:	b580      	push	{r7, lr}
 800fd92:	b082      	sub	sp, #8
 800fd94:	af00      	add	r7, sp, #0
 800fd96:	6078      	str	r0, [r7, #4]
 800fd98:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800fd9a:	6839      	ldr	r1, [r7, #0]
 800fd9c:	6878      	ldr	r0, [r7, #4]
 800fd9e:	f002 fb23 	bl	80123e8 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800fda2:	6839      	ldr	r1, [r7, #0]
 800fda4:	6878      	ldr	r0, [r7, #4]
 800fda6:	f006 fbc5 	bl	8016534 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 800fdaa:	bf00      	nop
 800fdac:	3708      	adds	r7, #8
 800fdae:	46bd      	mov	sp, r7
 800fdb0:	bd80      	pop	{r7, pc}
	...

0800fdb4 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800fdb4:	b580      	push	{r7, lr}
 800fdb6:	b086      	sub	sp, #24
 800fdb8:	af00      	add	r7, sp, #0
 800fdba:	60f8      	str	r0, [r7, #12]
 800fdbc:	60b9      	str	r1, [r7, #8]
 800fdbe:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800fdc0:	68bb      	ldr	r3, [r7, #8]
 800fdc2:	2b00      	cmp	r3, #0
 800fdc4:	d106      	bne.n	800fdd4 <netif_do_set_ipaddr+0x20>
 800fdc6:	4b1d      	ldr	r3, [pc, #116]	; (800fe3c <netif_do_set_ipaddr+0x88>)
 800fdc8:	f240 12cb 	movw	r2, #459	; 0x1cb
 800fdcc:	491c      	ldr	r1, [pc, #112]	; (800fe40 <netif_do_set_ipaddr+0x8c>)
 800fdce:	481d      	ldr	r0, [pc, #116]	; (800fe44 <netif_do_set_ipaddr+0x90>)
 800fdd0:	f009 fc06 	bl	80195e0 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800fdd4:	687b      	ldr	r3, [r7, #4]
 800fdd6:	2b00      	cmp	r3, #0
 800fdd8:	d106      	bne.n	800fde8 <netif_do_set_ipaddr+0x34>
 800fdda:	4b18      	ldr	r3, [pc, #96]	; (800fe3c <netif_do_set_ipaddr+0x88>)
 800fddc:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 800fde0:	4917      	ldr	r1, [pc, #92]	; (800fe40 <netif_do_set_ipaddr+0x8c>)
 800fde2:	4818      	ldr	r0, [pc, #96]	; (800fe44 <netif_do_set_ipaddr+0x90>)
 800fde4:	f009 fbfc 	bl	80195e0 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800fde8:	68bb      	ldr	r3, [r7, #8]
 800fdea:	681a      	ldr	r2, [r3, #0]
 800fdec:	68fb      	ldr	r3, [r7, #12]
 800fdee:	3304      	adds	r3, #4
 800fdf0:	681b      	ldr	r3, [r3, #0]
 800fdf2:	429a      	cmp	r2, r3
 800fdf4:	d01c      	beq.n	800fe30 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800fdf6:	68bb      	ldr	r3, [r7, #8]
 800fdf8:	681b      	ldr	r3, [r3, #0]
 800fdfa:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800fdfc:	68fb      	ldr	r3, [r7, #12]
 800fdfe:	3304      	adds	r3, #4
 800fe00:	681a      	ldr	r2, [r3, #0]
 800fe02:	687b      	ldr	r3, [r7, #4]
 800fe04:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800fe06:	f107 0314 	add.w	r3, r7, #20
 800fe0a:	4619      	mov	r1, r3
 800fe0c:	6878      	ldr	r0, [r7, #4]
 800fe0e:	f7ff ffbf 	bl	800fd90 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800fe12:	68bb      	ldr	r3, [r7, #8]
 800fe14:	2b00      	cmp	r3, #0
 800fe16:	d002      	beq.n	800fe1e <netif_do_set_ipaddr+0x6a>
 800fe18:	68bb      	ldr	r3, [r7, #8]
 800fe1a:	681b      	ldr	r3, [r3, #0]
 800fe1c:	e000      	b.n	800fe20 <netif_do_set_ipaddr+0x6c>
 800fe1e:	2300      	movs	r3, #0
 800fe20:	68fa      	ldr	r2, [r7, #12]
 800fe22:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800fe24:	2101      	movs	r1, #1
 800fe26:	68f8      	ldr	r0, [r7, #12]
 800fe28:	f000 f8d2 	bl	800ffd0 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800fe2c:	2301      	movs	r3, #1
 800fe2e:	e000      	b.n	800fe32 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 800fe30:	2300      	movs	r3, #0
}
 800fe32:	4618      	mov	r0, r3
 800fe34:	3718      	adds	r7, #24
 800fe36:	46bd      	mov	sp, r7
 800fe38:	bd80      	pop	{r7, pc}
 800fe3a:	bf00      	nop
 800fe3c:	0801c1f4 	.word	0x0801c1f4
 800fe40:	0801c30c 	.word	0x0801c30c
 800fe44:	0801c244 	.word	0x0801c244

0800fe48 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 800fe48:	b480      	push	{r7}
 800fe4a:	b085      	sub	sp, #20
 800fe4c:	af00      	add	r7, sp, #0
 800fe4e:	60f8      	str	r0, [r7, #12]
 800fe50:	60b9      	str	r1, [r7, #8]
 800fe52:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800fe54:	68bb      	ldr	r3, [r7, #8]
 800fe56:	681a      	ldr	r2, [r3, #0]
 800fe58:	68fb      	ldr	r3, [r7, #12]
 800fe5a:	3308      	adds	r3, #8
 800fe5c:	681b      	ldr	r3, [r3, #0]
 800fe5e:	429a      	cmp	r2, r3
 800fe60:	d00a      	beq.n	800fe78 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800fe62:	68bb      	ldr	r3, [r7, #8]
 800fe64:	2b00      	cmp	r3, #0
 800fe66:	d002      	beq.n	800fe6e <netif_do_set_netmask+0x26>
 800fe68:	68bb      	ldr	r3, [r7, #8]
 800fe6a:	681b      	ldr	r3, [r3, #0]
 800fe6c:	e000      	b.n	800fe70 <netif_do_set_netmask+0x28>
 800fe6e:	2300      	movs	r3, #0
 800fe70:	68fa      	ldr	r2, [r7, #12]
 800fe72:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 800fe74:	2301      	movs	r3, #1
 800fe76:	e000      	b.n	800fe7a <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 800fe78:	2300      	movs	r3, #0
}
 800fe7a:	4618      	mov	r0, r3
 800fe7c:	3714      	adds	r7, #20
 800fe7e:	46bd      	mov	sp, r7
 800fe80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe84:	4770      	bx	lr

0800fe86 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 800fe86:	b480      	push	{r7}
 800fe88:	b085      	sub	sp, #20
 800fe8a:	af00      	add	r7, sp, #0
 800fe8c:	60f8      	str	r0, [r7, #12]
 800fe8e:	60b9      	str	r1, [r7, #8]
 800fe90:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800fe92:	68bb      	ldr	r3, [r7, #8]
 800fe94:	681a      	ldr	r2, [r3, #0]
 800fe96:	68fb      	ldr	r3, [r7, #12]
 800fe98:	330c      	adds	r3, #12
 800fe9a:	681b      	ldr	r3, [r3, #0]
 800fe9c:	429a      	cmp	r2, r3
 800fe9e:	d00a      	beq.n	800feb6 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800fea0:	68bb      	ldr	r3, [r7, #8]
 800fea2:	2b00      	cmp	r3, #0
 800fea4:	d002      	beq.n	800feac <netif_do_set_gw+0x26>
 800fea6:	68bb      	ldr	r3, [r7, #8]
 800fea8:	681b      	ldr	r3, [r3, #0]
 800feaa:	e000      	b.n	800feae <netif_do_set_gw+0x28>
 800feac:	2300      	movs	r3, #0
 800feae:	68fa      	ldr	r2, [r7, #12]
 800feb0:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 800feb2:	2301      	movs	r3, #1
 800feb4:	e000      	b.n	800feb8 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800feb6:	2300      	movs	r3, #0
}
 800feb8:	4618      	mov	r0, r3
 800feba:	3714      	adds	r7, #20
 800febc:	46bd      	mov	sp, r7
 800febe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fec2:	4770      	bx	lr

0800fec4 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 800fec4:	b580      	push	{r7, lr}
 800fec6:	b088      	sub	sp, #32
 800fec8:	af00      	add	r7, sp, #0
 800feca:	60f8      	str	r0, [r7, #12]
 800fecc:	60b9      	str	r1, [r7, #8]
 800fece:	607a      	str	r2, [r7, #4]
 800fed0:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 800fed2:	2300      	movs	r3, #0
 800fed4:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800fed6:	2300      	movs	r3, #0
 800fed8:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800feda:	68bb      	ldr	r3, [r7, #8]
 800fedc:	2b00      	cmp	r3, #0
 800fede:	d101      	bne.n	800fee4 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 800fee0:	4b1c      	ldr	r3, [pc, #112]	; (800ff54 <netif_set_addr+0x90>)
 800fee2:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800fee4:	687b      	ldr	r3, [r7, #4]
 800fee6:	2b00      	cmp	r3, #0
 800fee8:	d101      	bne.n	800feee <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 800feea:	4b1a      	ldr	r3, [pc, #104]	; (800ff54 <netif_set_addr+0x90>)
 800feec:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800feee:	683b      	ldr	r3, [r7, #0]
 800fef0:	2b00      	cmp	r3, #0
 800fef2:	d101      	bne.n	800fef8 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 800fef4:	4b17      	ldr	r3, [pc, #92]	; (800ff54 <netif_set_addr+0x90>)
 800fef6:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 800fef8:	68bb      	ldr	r3, [r7, #8]
 800fefa:	2b00      	cmp	r3, #0
 800fefc:	d003      	beq.n	800ff06 <netif_set_addr+0x42>
 800fefe:	68bb      	ldr	r3, [r7, #8]
 800ff00:	681b      	ldr	r3, [r3, #0]
 800ff02:	2b00      	cmp	r3, #0
 800ff04:	d101      	bne.n	800ff0a <netif_set_addr+0x46>
 800ff06:	2301      	movs	r3, #1
 800ff08:	e000      	b.n	800ff0c <netif_set_addr+0x48>
 800ff0a:	2300      	movs	r3, #0
 800ff0c:	617b      	str	r3, [r7, #20]
  if (remove) {
 800ff0e:	697b      	ldr	r3, [r7, #20]
 800ff10:	2b00      	cmp	r3, #0
 800ff12:	d006      	beq.n	800ff22 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800ff14:	f107 0310 	add.w	r3, r7, #16
 800ff18:	461a      	mov	r2, r3
 800ff1a:	68b9      	ldr	r1, [r7, #8]
 800ff1c:	68f8      	ldr	r0, [r7, #12]
 800ff1e:	f7ff ff49 	bl	800fdb4 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 800ff22:	69fa      	ldr	r2, [r7, #28]
 800ff24:	6879      	ldr	r1, [r7, #4]
 800ff26:	68f8      	ldr	r0, [r7, #12]
 800ff28:	f7ff ff8e 	bl	800fe48 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 800ff2c:	69ba      	ldr	r2, [r7, #24]
 800ff2e:	6839      	ldr	r1, [r7, #0]
 800ff30:	68f8      	ldr	r0, [r7, #12]
 800ff32:	f7ff ffa8 	bl	800fe86 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 800ff36:	697b      	ldr	r3, [r7, #20]
 800ff38:	2b00      	cmp	r3, #0
 800ff3a:	d106      	bne.n	800ff4a <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800ff3c:	f107 0310 	add.w	r3, r7, #16
 800ff40:	461a      	mov	r2, r3
 800ff42:	68b9      	ldr	r1, [r7, #8]
 800ff44:	68f8      	ldr	r0, [r7, #12]
 800ff46:	f7ff ff35 	bl	800fdb4 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 800ff4a:	bf00      	nop
 800ff4c:	3720      	adds	r7, #32
 800ff4e:	46bd      	mov	sp, r7
 800ff50:	bd80      	pop	{r7, pc}
 800ff52:	bf00      	nop
 800ff54:	0801e96c 	.word	0x0801e96c

0800ff58 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800ff58:	b480      	push	{r7}
 800ff5a:	b083      	sub	sp, #12
 800ff5c:	af00      	add	r7, sp, #0
 800ff5e:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800ff60:	4a04      	ldr	r2, [pc, #16]	; (800ff74 <netif_set_default+0x1c>)
 800ff62:	687b      	ldr	r3, [r7, #4]
 800ff64:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800ff66:	bf00      	nop
 800ff68:	370c      	adds	r7, #12
 800ff6a:	46bd      	mov	sp, r7
 800ff6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff70:	4770      	bx	lr
 800ff72:	bf00      	nop
 800ff74:	200080c0 	.word	0x200080c0

0800ff78 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800ff78:	b580      	push	{r7, lr}
 800ff7a:	b082      	sub	sp, #8
 800ff7c:	af00      	add	r7, sp, #0
 800ff7e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800ff80:	687b      	ldr	r3, [r7, #4]
 800ff82:	2b00      	cmp	r3, #0
 800ff84:	d107      	bne.n	800ff96 <netif_set_up+0x1e>
 800ff86:	4b0f      	ldr	r3, [pc, #60]	; (800ffc4 <netif_set_up+0x4c>)
 800ff88:	f44f 7254 	mov.w	r2, #848	; 0x350
 800ff8c:	490e      	ldr	r1, [pc, #56]	; (800ffc8 <netif_set_up+0x50>)
 800ff8e:	480f      	ldr	r0, [pc, #60]	; (800ffcc <netif_set_up+0x54>)
 800ff90:	f009 fb26 	bl	80195e0 <iprintf>
 800ff94:	e013      	b.n	800ffbe <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800ff96:	687b      	ldr	r3, [r7, #4]
 800ff98:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800ff9c:	f003 0301 	and.w	r3, r3, #1
 800ffa0:	2b00      	cmp	r3, #0
 800ffa2:	d10c      	bne.n	800ffbe <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800ffa4:	687b      	ldr	r3, [r7, #4]
 800ffa6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800ffaa:	f043 0301 	orr.w	r3, r3, #1
 800ffae:	b2da      	uxtb	r2, r3
 800ffb0:	687b      	ldr	r3, [r7, #4]
 800ffb2:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800ffb6:	2103      	movs	r1, #3
 800ffb8:	6878      	ldr	r0, [r7, #4]
 800ffba:	f000 f809 	bl	800ffd0 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 800ffbe:	3708      	adds	r7, #8
 800ffc0:	46bd      	mov	sp, r7
 800ffc2:	bd80      	pop	{r7, pc}
 800ffc4:	0801c1f4 	.word	0x0801c1f4
 800ffc8:	0801c37c 	.word	0x0801c37c
 800ffcc:	0801c244 	.word	0x0801c244

0800ffd0 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 800ffd0:	b580      	push	{r7, lr}
 800ffd2:	b082      	sub	sp, #8
 800ffd4:	af00      	add	r7, sp, #0
 800ffd6:	6078      	str	r0, [r7, #4]
 800ffd8:	460b      	mov	r3, r1
 800ffda:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800ffdc:	687b      	ldr	r3, [r7, #4]
 800ffde:	2b00      	cmp	r3, #0
 800ffe0:	d106      	bne.n	800fff0 <netif_issue_reports+0x20>
 800ffe2:	4b18      	ldr	r3, [pc, #96]	; (8010044 <netif_issue_reports+0x74>)
 800ffe4:	f240 326d 	movw	r2, #877	; 0x36d
 800ffe8:	4917      	ldr	r1, [pc, #92]	; (8010048 <netif_issue_reports+0x78>)
 800ffea:	4818      	ldr	r0, [pc, #96]	; (801004c <netif_issue_reports+0x7c>)
 800ffec:	f009 faf8 	bl	80195e0 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800fff0:	687b      	ldr	r3, [r7, #4]
 800fff2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800fff6:	f003 0304 	and.w	r3, r3, #4
 800fffa:	2b00      	cmp	r3, #0
 800fffc:	d01e      	beq.n	801003c <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 800fffe:	687b      	ldr	r3, [r7, #4]
 8010000:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010004:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8010008:	2b00      	cmp	r3, #0
 801000a:	d017      	beq.n	801003c <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 801000c:	78fb      	ldrb	r3, [r7, #3]
 801000e:	f003 0301 	and.w	r3, r3, #1
 8010012:	2b00      	cmp	r3, #0
 8010014:	d013      	beq.n	801003e <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8010016:	687b      	ldr	r3, [r7, #4]
 8010018:	3304      	adds	r3, #4
 801001a:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 801001c:	2b00      	cmp	r3, #0
 801001e:	d00e      	beq.n	801003e <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8010020:	687b      	ldr	r3, [r7, #4]
 8010022:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010026:	f003 0308 	and.w	r3, r3, #8
 801002a:	2b00      	cmp	r3, #0
 801002c:	d007      	beq.n	801003e <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 801002e:	687b      	ldr	r3, [r7, #4]
 8010030:	3304      	adds	r3, #4
 8010032:	4619      	mov	r1, r3
 8010034:	6878      	ldr	r0, [r7, #4]
 8010036:	f007 f9e7 	bl	8017408 <etharp_request>
 801003a:	e000      	b.n	801003e <netif_issue_reports+0x6e>
    return;
 801003c:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 801003e:	3708      	adds	r7, #8
 8010040:	46bd      	mov	sp, r7
 8010042:	bd80      	pop	{r7, pc}
 8010044:	0801c1f4 	.word	0x0801c1f4
 8010048:	0801c398 	.word	0x0801c398
 801004c:	0801c244 	.word	0x0801c244

08010050 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8010050:	b580      	push	{r7, lr}
 8010052:	b082      	sub	sp, #8
 8010054:	af00      	add	r7, sp, #0
 8010056:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8010058:	687b      	ldr	r3, [r7, #4]
 801005a:	2b00      	cmp	r3, #0
 801005c:	d107      	bne.n	801006e <netif_set_down+0x1e>
 801005e:	4b12      	ldr	r3, [pc, #72]	; (80100a8 <netif_set_down+0x58>)
 8010060:	f240 329b 	movw	r2, #923	; 0x39b
 8010064:	4911      	ldr	r1, [pc, #68]	; (80100ac <netif_set_down+0x5c>)
 8010066:	4812      	ldr	r0, [pc, #72]	; (80100b0 <netif_set_down+0x60>)
 8010068:	f009 faba 	bl	80195e0 <iprintf>
 801006c:	e019      	b.n	80100a2 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 801006e:	687b      	ldr	r3, [r7, #4]
 8010070:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010074:	f003 0301 	and.w	r3, r3, #1
 8010078:	2b00      	cmp	r3, #0
 801007a:	d012      	beq.n	80100a2 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 801007c:	687b      	ldr	r3, [r7, #4]
 801007e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010082:	f023 0301 	bic.w	r3, r3, #1
 8010086:	b2da      	uxtb	r2, r3
 8010088:	687b      	ldr	r3, [r7, #4]
 801008a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 801008e:	687b      	ldr	r3, [r7, #4]
 8010090:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010094:	f003 0308 	and.w	r3, r3, #8
 8010098:	2b00      	cmp	r3, #0
 801009a:	d002      	beq.n	80100a2 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 801009c:	6878      	ldr	r0, [r7, #4]
 801009e:	f006 fd71 	bl	8016b84 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 80100a2:	3708      	adds	r7, #8
 80100a4:	46bd      	mov	sp, r7
 80100a6:	bd80      	pop	{r7, pc}
 80100a8:	0801c1f4 	.word	0x0801c1f4
 80100ac:	0801c3bc 	.word	0x0801c3bc
 80100b0:	0801c244 	.word	0x0801c244

080100b4 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 80100b4:	b580      	push	{r7, lr}
 80100b6:	b082      	sub	sp, #8
 80100b8:	af00      	add	r7, sp, #0
 80100ba:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 80100bc:	687b      	ldr	r3, [r7, #4]
 80100be:	2b00      	cmp	r3, #0
 80100c0:	d107      	bne.n	80100d2 <netif_set_link_up+0x1e>
 80100c2:	4b13      	ldr	r3, [pc, #76]	; (8010110 <netif_set_link_up+0x5c>)
 80100c4:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 80100c8:	4912      	ldr	r1, [pc, #72]	; (8010114 <netif_set_link_up+0x60>)
 80100ca:	4813      	ldr	r0, [pc, #76]	; (8010118 <netif_set_link_up+0x64>)
 80100cc:	f009 fa88 	bl	80195e0 <iprintf>
 80100d0:	e01b      	b.n	801010a <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 80100d2:	687b      	ldr	r3, [r7, #4]
 80100d4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80100d8:	f003 0304 	and.w	r3, r3, #4
 80100dc:	2b00      	cmp	r3, #0
 80100de:	d114      	bne.n	801010a <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 80100e0:	687b      	ldr	r3, [r7, #4]
 80100e2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80100e6:	f043 0304 	orr.w	r3, r3, #4
 80100ea:	b2da      	uxtb	r2, r3
 80100ec:	687b      	ldr	r3, [r7, #4]
 80100ee:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 80100f2:	2103      	movs	r1, #3
 80100f4:	6878      	ldr	r0, [r7, #4]
 80100f6:	f7ff ff6b 	bl	800ffd0 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 80100fa:	687b      	ldr	r3, [r7, #4]
 80100fc:	69db      	ldr	r3, [r3, #28]
 80100fe:	2b00      	cmp	r3, #0
 8010100:	d003      	beq.n	801010a <netif_set_link_up+0x56>
 8010102:	687b      	ldr	r3, [r7, #4]
 8010104:	69db      	ldr	r3, [r3, #28]
 8010106:	6878      	ldr	r0, [r7, #4]
 8010108:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 801010a:	3708      	adds	r7, #8
 801010c:	46bd      	mov	sp, r7
 801010e:	bd80      	pop	{r7, pc}
 8010110:	0801c1f4 	.word	0x0801c1f4
 8010114:	0801c3dc 	.word	0x0801c3dc
 8010118:	0801c244 	.word	0x0801c244

0801011c <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 801011c:	b580      	push	{r7, lr}
 801011e:	b082      	sub	sp, #8
 8010120:	af00      	add	r7, sp, #0
 8010122:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 8010124:	687b      	ldr	r3, [r7, #4]
 8010126:	2b00      	cmp	r3, #0
 8010128:	d107      	bne.n	801013a <netif_set_link_down+0x1e>
 801012a:	4b11      	ldr	r3, [pc, #68]	; (8010170 <netif_set_link_down+0x54>)
 801012c:	f240 4206 	movw	r2, #1030	; 0x406
 8010130:	4910      	ldr	r1, [pc, #64]	; (8010174 <netif_set_link_down+0x58>)
 8010132:	4811      	ldr	r0, [pc, #68]	; (8010178 <netif_set_link_down+0x5c>)
 8010134:	f009 fa54 	bl	80195e0 <iprintf>
 8010138:	e017      	b.n	801016a <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 801013a:	687b      	ldr	r3, [r7, #4]
 801013c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010140:	f003 0304 	and.w	r3, r3, #4
 8010144:	2b00      	cmp	r3, #0
 8010146:	d010      	beq.n	801016a <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8010148:	687b      	ldr	r3, [r7, #4]
 801014a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801014e:	f023 0304 	bic.w	r3, r3, #4
 8010152:	b2da      	uxtb	r2, r3
 8010154:	687b      	ldr	r3, [r7, #4]
 8010156:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    NETIF_LINK_CALLBACK(netif);
 801015a:	687b      	ldr	r3, [r7, #4]
 801015c:	69db      	ldr	r3, [r3, #28]
 801015e:	2b00      	cmp	r3, #0
 8010160:	d003      	beq.n	801016a <netif_set_link_down+0x4e>
 8010162:	687b      	ldr	r3, [r7, #4]
 8010164:	69db      	ldr	r3, [r3, #28]
 8010166:	6878      	ldr	r0, [r7, #4]
 8010168:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 801016a:	3708      	adds	r7, #8
 801016c:	46bd      	mov	sp, r7
 801016e:	bd80      	pop	{r7, pc}
 8010170:	0801c1f4 	.word	0x0801c1f4
 8010174:	0801c400 	.word	0x0801c400
 8010178:	0801c244 	.word	0x0801c244

0801017c <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 801017c:	b480      	push	{r7}
 801017e:	b083      	sub	sp, #12
 8010180:	af00      	add	r7, sp, #0
 8010182:	6078      	str	r0, [r7, #4]
 8010184:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 8010186:	687b      	ldr	r3, [r7, #4]
 8010188:	2b00      	cmp	r3, #0
 801018a:	d002      	beq.n	8010192 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 801018c:	687b      	ldr	r3, [r7, #4]
 801018e:	683a      	ldr	r2, [r7, #0]
 8010190:	61da      	str	r2, [r3, #28]
  }
}
 8010192:	bf00      	nop
 8010194:	370c      	adds	r7, #12
 8010196:	46bd      	mov	sp, r7
 8010198:	f85d 7b04 	ldr.w	r7, [sp], #4
 801019c:	4770      	bx	lr

0801019e <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 801019e:	b480      	push	{r7}
 80101a0:	b085      	sub	sp, #20
 80101a2:	af00      	add	r7, sp, #0
 80101a4:	60f8      	str	r0, [r7, #12]
 80101a6:	60b9      	str	r1, [r7, #8]
 80101a8:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 80101aa:	f06f 030b 	mvn.w	r3, #11
}
 80101ae:	4618      	mov	r0, r3
 80101b0:	3714      	adds	r7, #20
 80101b2:	46bd      	mov	sp, r7
 80101b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101b8:	4770      	bx	lr
	...

080101bc <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 80101bc:	b480      	push	{r7}
 80101be:	b085      	sub	sp, #20
 80101c0:	af00      	add	r7, sp, #0
 80101c2:	4603      	mov	r3, r0
 80101c4:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 80101c6:	79fb      	ldrb	r3, [r7, #7]
 80101c8:	2b00      	cmp	r3, #0
 80101ca:	d013      	beq.n	80101f4 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 80101cc:	4b0d      	ldr	r3, [pc, #52]	; (8010204 <netif_get_by_index+0x48>)
 80101ce:	681b      	ldr	r3, [r3, #0]
 80101d0:	60fb      	str	r3, [r7, #12]
 80101d2:	e00c      	b.n	80101ee <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 80101d4:	68fb      	ldr	r3, [r7, #12]
 80101d6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80101da:	3301      	adds	r3, #1
 80101dc:	b2db      	uxtb	r3, r3
 80101de:	79fa      	ldrb	r2, [r7, #7]
 80101e0:	429a      	cmp	r2, r3
 80101e2:	d101      	bne.n	80101e8 <netif_get_by_index+0x2c>
        return netif; /* found! */
 80101e4:	68fb      	ldr	r3, [r7, #12]
 80101e6:	e006      	b.n	80101f6 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 80101e8:	68fb      	ldr	r3, [r7, #12]
 80101ea:	681b      	ldr	r3, [r3, #0]
 80101ec:	60fb      	str	r3, [r7, #12]
 80101ee:	68fb      	ldr	r3, [r7, #12]
 80101f0:	2b00      	cmp	r3, #0
 80101f2:	d1ef      	bne.n	80101d4 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 80101f4:	2300      	movs	r3, #0
}
 80101f6:	4618      	mov	r0, r3
 80101f8:	3714      	adds	r7, #20
 80101fa:	46bd      	mov	sp, r7
 80101fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010200:	4770      	bx	lr
 8010202:	bf00      	nop
 8010204:	200080bc 	.word	0x200080bc

08010208 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8010208:	b480      	push	{r7}
 801020a:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
 801020c:	4b03      	ldr	r3, [pc, #12]	; (801021c <pbuf_pool_is_empty+0x14>)
 801020e:	2201      	movs	r2, #1
 8010210:	701a      	strb	r2, [r3, #0]
  if (!queued) {
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 8010212:	bf00      	nop
 8010214:	46bd      	mov	sp, r7
 8010216:	f85d 7b04 	ldr.w	r7, [sp], #4
 801021a:	4770      	bx	lr
 801021c:	200080c5 	.word	0x200080c5

08010220 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 8010220:	b480      	push	{r7}
 8010222:	b085      	sub	sp, #20
 8010224:	af00      	add	r7, sp, #0
 8010226:	60f8      	str	r0, [r7, #12]
 8010228:	60b9      	str	r1, [r7, #8]
 801022a:	4611      	mov	r1, r2
 801022c:	461a      	mov	r2, r3
 801022e:	460b      	mov	r3, r1
 8010230:	80fb      	strh	r3, [r7, #6]
 8010232:	4613      	mov	r3, r2
 8010234:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 8010236:	68fb      	ldr	r3, [r7, #12]
 8010238:	2200      	movs	r2, #0
 801023a:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 801023c:	68fb      	ldr	r3, [r7, #12]
 801023e:	68ba      	ldr	r2, [r7, #8]
 8010240:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 8010242:	68fb      	ldr	r3, [r7, #12]
 8010244:	88fa      	ldrh	r2, [r7, #6]
 8010246:	811a      	strh	r2, [r3, #8]
  p->len = len;
 8010248:	68fb      	ldr	r3, [r7, #12]
 801024a:	88ba      	ldrh	r2, [r7, #4]
 801024c:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 801024e:	8b3b      	ldrh	r3, [r7, #24]
 8010250:	b2da      	uxtb	r2, r3
 8010252:	68fb      	ldr	r3, [r7, #12]
 8010254:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 8010256:	68fb      	ldr	r3, [r7, #12]
 8010258:	7f3a      	ldrb	r2, [r7, #28]
 801025a:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 801025c:	68fb      	ldr	r3, [r7, #12]
 801025e:	2201      	movs	r2, #1
 8010260:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 8010262:	68fb      	ldr	r3, [r7, #12]
 8010264:	2200      	movs	r2, #0
 8010266:	73da      	strb	r2, [r3, #15]
}
 8010268:	bf00      	nop
 801026a:	3714      	adds	r7, #20
 801026c:	46bd      	mov	sp, r7
 801026e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010272:	4770      	bx	lr

08010274 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8010274:	b580      	push	{r7, lr}
 8010276:	b08c      	sub	sp, #48	; 0x30
 8010278:	af02      	add	r7, sp, #8
 801027a:	4603      	mov	r3, r0
 801027c:	71fb      	strb	r3, [r7, #7]
 801027e:	460b      	mov	r3, r1
 8010280:	80bb      	strh	r3, [r7, #4]
 8010282:	4613      	mov	r3, r2
 8010284:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 8010286:	79fb      	ldrb	r3, [r7, #7]
 8010288:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 801028a:	887b      	ldrh	r3, [r7, #2]
 801028c:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 8010290:	d07f      	beq.n	8010392 <pbuf_alloc+0x11e>
 8010292:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 8010296:	f300 80c8 	bgt.w	801042a <pbuf_alloc+0x1b6>
 801029a:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 801029e:	d010      	beq.n	80102c2 <pbuf_alloc+0x4e>
 80102a0:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 80102a4:	f300 80c1 	bgt.w	801042a <pbuf_alloc+0x1b6>
 80102a8:	2b01      	cmp	r3, #1
 80102aa:	d002      	beq.n	80102b2 <pbuf_alloc+0x3e>
 80102ac:	2b41      	cmp	r3, #65	; 0x41
 80102ae:	f040 80bc 	bne.w	801042a <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 80102b2:	887a      	ldrh	r2, [r7, #2]
 80102b4:	88bb      	ldrh	r3, [r7, #4]
 80102b6:	4619      	mov	r1, r3
 80102b8:	2000      	movs	r0, #0
 80102ba:	f000 f8d1 	bl	8010460 <pbuf_alloc_reference>
 80102be:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 80102c0:	e0bd      	b.n	801043e <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 80102c2:	2300      	movs	r3, #0
 80102c4:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 80102c6:	2300      	movs	r3, #0
 80102c8:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 80102ca:	88bb      	ldrh	r3, [r7, #4]
 80102cc:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 80102ce:	2008      	movs	r0, #8
 80102d0:	f7ff fbee 	bl	800fab0 <memp_malloc>
 80102d4:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 80102d6:	693b      	ldr	r3, [r7, #16]
 80102d8:	2b00      	cmp	r3, #0
 80102da:	d109      	bne.n	80102f0 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 80102dc:	f7ff ff94 	bl	8010208 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 80102e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80102e2:	2b00      	cmp	r3, #0
 80102e4:	d002      	beq.n	80102ec <pbuf_alloc+0x78>
            pbuf_free(p);
 80102e6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80102e8:	f000 faa8 	bl	801083c <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 80102ec:	2300      	movs	r3, #0
 80102ee:	e0a7      	b.n	8010440 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 80102f0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80102f2:	3303      	adds	r3, #3
 80102f4:	b29b      	uxth	r3, r3
 80102f6:	f023 0303 	bic.w	r3, r3, #3
 80102fa:	b29b      	uxth	r3, r3
 80102fc:	f5c3 7314 	rsb	r3, r3, #592	; 0x250
 8010300:	b29b      	uxth	r3, r3
 8010302:	8b7a      	ldrh	r2, [r7, #26]
 8010304:	4293      	cmp	r3, r2
 8010306:	bf28      	it	cs
 8010308:	4613      	movcs	r3, r2
 801030a:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 801030c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801030e:	3310      	adds	r3, #16
 8010310:	693a      	ldr	r2, [r7, #16]
 8010312:	4413      	add	r3, r2
 8010314:	3303      	adds	r3, #3
 8010316:	f023 0303 	bic.w	r3, r3, #3
 801031a:	4618      	mov	r0, r3
 801031c:	89f9      	ldrh	r1, [r7, #14]
 801031e:	8b7a      	ldrh	r2, [r7, #26]
 8010320:	2300      	movs	r3, #0
 8010322:	9301      	str	r3, [sp, #4]
 8010324:	887b      	ldrh	r3, [r7, #2]
 8010326:	9300      	str	r3, [sp, #0]
 8010328:	460b      	mov	r3, r1
 801032a:	4601      	mov	r1, r0
 801032c:	6938      	ldr	r0, [r7, #16]
 801032e:	f7ff ff77 	bl	8010220 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 8010332:	693b      	ldr	r3, [r7, #16]
 8010334:	685b      	ldr	r3, [r3, #4]
 8010336:	f003 0303 	and.w	r3, r3, #3
 801033a:	2b00      	cmp	r3, #0
 801033c:	d006      	beq.n	801034c <pbuf_alloc+0xd8>
 801033e:	4b42      	ldr	r3, [pc, #264]	; (8010448 <pbuf_alloc+0x1d4>)
 8010340:	f44f 7280 	mov.w	r2, #256	; 0x100
 8010344:	4941      	ldr	r1, [pc, #260]	; (801044c <pbuf_alloc+0x1d8>)
 8010346:	4842      	ldr	r0, [pc, #264]	; (8010450 <pbuf_alloc+0x1dc>)
 8010348:	f009 f94a 	bl	80195e0 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 801034c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801034e:	3303      	adds	r3, #3
 8010350:	f023 0303 	bic.w	r3, r3, #3
 8010354:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 8010358:	d106      	bne.n	8010368 <pbuf_alloc+0xf4>
 801035a:	4b3b      	ldr	r3, [pc, #236]	; (8010448 <pbuf_alloc+0x1d4>)
 801035c:	f44f 7281 	mov.w	r2, #258	; 0x102
 8010360:	493c      	ldr	r1, [pc, #240]	; (8010454 <pbuf_alloc+0x1e0>)
 8010362:	483b      	ldr	r0, [pc, #236]	; (8010450 <pbuf_alloc+0x1dc>)
 8010364:	f009 f93c 	bl	80195e0 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 8010368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801036a:	2b00      	cmp	r3, #0
 801036c:	d102      	bne.n	8010374 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 801036e:	693b      	ldr	r3, [r7, #16]
 8010370:	627b      	str	r3, [r7, #36]	; 0x24
 8010372:	e002      	b.n	801037a <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 8010374:	69fb      	ldr	r3, [r7, #28]
 8010376:	693a      	ldr	r2, [r7, #16]
 8010378:	601a      	str	r2, [r3, #0]
        }
        last = q;
 801037a:	693b      	ldr	r3, [r7, #16]
 801037c:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 801037e:	8b7a      	ldrh	r2, [r7, #26]
 8010380:	89fb      	ldrh	r3, [r7, #14]
 8010382:	1ad3      	subs	r3, r2, r3
 8010384:	837b      	strh	r3, [r7, #26]
        offset = 0;
 8010386:	2300      	movs	r3, #0
 8010388:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 801038a:	8b7b      	ldrh	r3, [r7, #26]
 801038c:	2b00      	cmp	r3, #0
 801038e:	d19e      	bne.n	80102ce <pbuf_alloc+0x5a>
      break;
 8010390:	e055      	b.n	801043e <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 8010392:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010394:	3303      	adds	r3, #3
 8010396:	b29b      	uxth	r3, r3
 8010398:	f023 0303 	bic.w	r3, r3, #3
 801039c:	b29a      	uxth	r2, r3
 801039e:	88bb      	ldrh	r3, [r7, #4]
 80103a0:	3303      	adds	r3, #3
 80103a2:	b29b      	uxth	r3, r3
 80103a4:	f023 0303 	bic.w	r3, r3, #3
 80103a8:	b29b      	uxth	r3, r3
 80103aa:	4413      	add	r3, r2
 80103ac:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 80103ae:	8b3b      	ldrh	r3, [r7, #24]
 80103b0:	3310      	adds	r3, #16
 80103b2:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 80103b4:	8b3a      	ldrh	r2, [r7, #24]
 80103b6:	88bb      	ldrh	r3, [r7, #4]
 80103b8:	3303      	adds	r3, #3
 80103ba:	f023 0303 	bic.w	r3, r3, #3
 80103be:	429a      	cmp	r2, r3
 80103c0:	d306      	bcc.n	80103d0 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 80103c2:	8afa      	ldrh	r2, [r7, #22]
 80103c4:	88bb      	ldrh	r3, [r7, #4]
 80103c6:	3303      	adds	r3, #3
 80103c8:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 80103cc:	429a      	cmp	r2, r3
 80103ce:	d201      	bcs.n	80103d4 <pbuf_alloc+0x160>
        return NULL;
 80103d0:	2300      	movs	r3, #0
 80103d2:	e035      	b.n	8010440 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 80103d4:	8afb      	ldrh	r3, [r7, #22]
 80103d6:	4618      	mov	r0, r3
 80103d8:	f7ff f9da 	bl	800f790 <mem_malloc>
 80103dc:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 80103de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80103e0:	2b00      	cmp	r3, #0
 80103e2:	d101      	bne.n	80103e8 <pbuf_alloc+0x174>
        return NULL;
 80103e4:	2300      	movs	r3, #0
 80103e6:	e02b      	b.n	8010440 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 80103e8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80103ea:	3310      	adds	r3, #16
 80103ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80103ee:	4413      	add	r3, r2
 80103f0:	3303      	adds	r3, #3
 80103f2:	f023 0303 	bic.w	r3, r3, #3
 80103f6:	4618      	mov	r0, r3
 80103f8:	88b9      	ldrh	r1, [r7, #4]
 80103fa:	88ba      	ldrh	r2, [r7, #4]
 80103fc:	2300      	movs	r3, #0
 80103fe:	9301      	str	r3, [sp, #4]
 8010400:	887b      	ldrh	r3, [r7, #2]
 8010402:	9300      	str	r3, [sp, #0]
 8010404:	460b      	mov	r3, r1
 8010406:	4601      	mov	r1, r0
 8010408:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801040a:	f7ff ff09 	bl	8010220 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 801040e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010410:	685b      	ldr	r3, [r3, #4]
 8010412:	f003 0303 	and.w	r3, r3, #3
 8010416:	2b00      	cmp	r3, #0
 8010418:	d010      	beq.n	801043c <pbuf_alloc+0x1c8>
 801041a:	4b0b      	ldr	r3, [pc, #44]	; (8010448 <pbuf_alloc+0x1d4>)
 801041c:	f44f 7291 	mov.w	r2, #290	; 0x122
 8010420:	490d      	ldr	r1, [pc, #52]	; (8010458 <pbuf_alloc+0x1e4>)
 8010422:	480b      	ldr	r0, [pc, #44]	; (8010450 <pbuf_alloc+0x1dc>)
 8010424:	f009 f8dc 	bl	80195e0 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 8010428:	e008      	b.n	801043c <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 801042a:	4b07      	ldr	r3, [pc, #28]	; (8010448 <pbuf_alloc+0x1d4>)
 801042c:	f240 1227 	movw	r2, #295	; 0x127
 8010430:	490a      	ldr	r1, [pc, #40]	; (801045c <pbuf_alloc+0x1e8>)
 8010432:	4807      	ldr	r0, [pc, #28]	; (8010450 <pbuf_alloc+0x1dc>)
 8010434:	f009 f8d4 	bl	80195e0 <iprintf>
      return NULL;
 8010438:	2300      	movs	r3, #0
 801043a:	e001      	b.n	8010440 <pbuf_alloc+0x1cc>
      break;
 801043c:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 801043e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8010440:	4618      	mov	r0, r3
 8010442:	3728      	adds	r7, #40	; 0x28
 8010444:	46bd      	mov	sp, r7
 8010446:	bd80      	pop	{r7, pc}
 8010448:	0801c424 	.word	0x0801c424
 801044c:	0801c454 	.word	0x0801c454
 8010450:	0801c484 	.word	0x0801c484
 8010454:	0801c4ac 	.word	0x0801c4ac
 8010458:	0801c4e0 	.word	0x0801c4e0
 801045c:	0801c50c 	.word	0x0801c50c

08010460 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 8010460:	b580      	push	{r7, lr}
 8010462:	b086      	sub	sp, #24
 8010464:	af02      	add	r7, sp, #8
 8010466:	6078      	str	r0, [r7, #4]
 8010468:	460b      	mov	r3, r1
 801046a:	807b      	strh	r3, [r7, #2]
 801046c:	4613      	mov	r3, r2
 801046e:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8010470:	883b      	ldrh	r3, [r7, #0]
 8010472:	2b41      	cmp	r3, #65	; 0x41
 8010474:	d009      	beq.n	801048a <pbuf_alloc_reference+0x2a>
 8010476:	883b      	ldrh	r3, [r7, #0]
 8010478:	2b01      	cmp	r3, #1
 801047a:	d006      	beq.n	801048a <pbuf_alloc_reference+0x2a>
 801047c:	4b0f      	ldr	r3, [pc, #60]	; (80104bc <pbuf_alloc_reference+0x5c>)
 801047e:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 8010482:	490f      	ldr	r1, [pc, #60]	; (80104c0 <pbuf_alloc_reference+0x60>)
 8010484:	480f      	ldr	r0, [pc, #60]	; (80104c4 <pbuf_alloc_reference+0x64>)
 8010486:	f009 f8ab 	bl	80195e0 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 801048a:	2007      	movs	r0, #7
 801048c:	f7ff fb10 	bl	800fab0 <memp_malloc>
 8010490:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 8010492:	68fb      	ldr	r3, [r7, #12]
 8010494:	2b00      	cmp	r3, #0
 8010496:	d101      	bne.n	801049c <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8010498:	2300      	movs	r3, #0
 801049a:	e00b      	b.n	80104b4 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 801049c:	8879      	ldrh	r1, [r7, #2]
 801049e:	887a      	ldrh	r2, [r7, #2]
 80104a0:	2300      	movs	r3, #0
 80104a2:	9301      	str	r3, [sp, #4]
 80104a4:	883b      	ldrh	r3, [r7, #0]
 80104a6:	9300      	str	r3, [sp, #0]
 80104a8:	460b      	mov	r3, r1
 80104aa:	6879      	ldr	r1, [r7, #4]
 80104ac:	68f8      	ldr	r0, [r7, #12]
 80104ae:	f7ff feb7 	bl	8010220 <pbuf_init_alloced_pbuf>
  return p;
 80104b2:	68fb      	ldr	r3, [r7, #12]
}
 80104b4:	4618      	mov	r0, r3
 80104b6:	3710      	adds	r7, #16
 80104b8:	46bd      	mov	sp, r7
 80104ba:	bd80      	pop	{r7, pc}
 80104bc:	0801c424 	.word	0x0801c424
 80104c0:	0801c528 	.word	0x0801c528
 80104c4:	0801c484 	.word	0x0801c484

080104c8 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 80104c8:	b580      	push	{r7, lr}
 80104ca:	b088      	sub	sp, #32
 80104cc:	af02      	add	r7, sp, #8
 80104ce:	607b      	str	r3, [r7, #4]
 80104d0:	4603      	mov	r3, r0
 80104d2:	73fb      	strb	r3, [r7, #15]
 80104d4:	460b      	mov	r3, r1
 80104d6:	81bb      	strh	r3, [r7, #12]
 80104d8:	4613      	mov	r3, r2
 80104da:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 80104dc:	7bfb      	ldrb	r3, [r7, #15]
 80104de:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 80104e0:	8a7b      	ldrh	r3, [r7, #18]
 80104e2:	3303      	adds	r3, #3
 80104e4:	f023 0203 	bic.w	r2, r3, #3
 80104e8:	89bb      	ldrh	r3, [r7, #12]
 80104ea:	441a      	add	r2, r3
 80104ec:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80104ee:	429a      	cmp	r2, r3
 80104f0:	d901      	bls.n	80104f6 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 80104f2:	2300      	movs	r3, #0
 80104f4:	e018      	b.n	8010528 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 80104f6:	6a3b      	ldr	r3, [r7, #32]
 80104f8:	2b00      	cmp	r3, #0
 80104fa:	d007      	beq.n	801050c <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 80104fc:	8a7b      	ldrh	r3, [r7, #18]
 80104fe:	3303      	adds	r3, #3
 8010500:	f023 0303 	bic.w	r3, r3, #3
 8010504:	6a3a      	ldr	r2, [r7, #32]
 8010506:	4413      	add	r3, r2
 8010508:	617b      	str	r3, [r7, #20]
 801050a:	e001      	b.n	8010510 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 801050c:	2300      	movs	r3, #0
 801050e:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 8010510:	6878      	ldr	r0, [r7, #4]
 8010512:	89b9      	ldrh	r1, [r7, #12]
 8010514:	89ba      	ldrh	r2, [r7, #12]
 8010516:	2302      	movs	r3, #2
 8010518:	9301      	str	r3, [sp, #4]
 801051a:	897b      	ldrh	r3, [r7, #10]
 801051c:	9300      	str	r3, [sp, #0]
 801051e:	460b      	mov	r3, r1
 8010520:	6979      	ldr	r1, [r7, #20]
 8010522:	f7ff fe7d 	bl	8010220 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 8010526:	687b      	ldr	r3, [r7, #4]
}
 8010528:	4618      	mov	r0, r3
 801052a:	3718      	adds	r7, #24
 801052c:	46bd      	mov	sp, r7
 801052e:	bd80      	pop	{r7, pc}

08010530 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8010530:	b580      	push	{r7, lr}
 8010532:	b084      	sub	sp, #16
 8010534:	af00      	add	r7, sp, #0
 8010536:	6078      	str	r0, [r7, #4]
 8010538:	460b      	mov	r3, r1
 801053a:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 801053c:	687b      	ldr	r3, [r7, #4]
 801053e:	2b00      	cmp	r3, #0
 8010540:	d106      	bne.n	8010550 <pbuf_realloc+0x20>
 8010542:	4b3a      	ldr	r3, [pc, #232]	; (801062c <pbuf_realloc+0xfc>)
 8010544:	f44f 72cc 	mov.w	r2, #408	; 0x198
 8010548:	4939      	ldr	r1, [pc, #228]	; (8010630 <pbuf_realloc+0x100>)
 801054a:	483a      	ldr	r0, [pc, #232]	; (8010634 <pbuf_realloc+0x104>)
 801054c:	f009 f848 	bl	80195e0 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 8010550:	687b      	ldr	r3, [r7, #4]
 8010552:	891b      	ldrh	r3, [r3, #8]
 8010554:	887a      	ldrh	r2, [r7, #2]
 8010556:	429a      	cmp	r2, r3
 8010558:	d263      	bcs.n	8010622 <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 801055a:	687b      	ldr	r3, [r7, #4]
 801055c:	891a      	ldrh	r2, [r3, #8]
 801055e:	887b      	ldrh	r3, [r7, #2]
 8010560:	1ad3      	subs	r3, r2, r3
 8010562:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8010564:	887b      	ldrh	r3, [r7, #2]
 8010566:	817b      	strh	r3, [r7, #10]
  q = p;
 8010568:	687b      	ldr	r3, [r7, #4]
 801056a:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 801056c:	e018      	b.n	80105a0 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 801056e:	68fb      	ldr	r3, [r7, #12]
 8010570:	895b      	ldrh	r3, [r3, #10]
 8010572:	897a      	ldrh	r2, [r7, #10]
 8010574:	1ad3      	subs	r3, r2, r3
 8010576:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8010578:	68fb      	ldr	r3, [r7, #12]
 801057a:	891a      	ldrh	r2, [r3, #8]
 801057c:	893b      	ldrh	r3, [r7, #8]
 801057e:	1ad3      	subs	r3, r2, r3
 8010580:	b29a      	uxth	r2, r3
 8010582:	68fb      	ldr	r3, [r7, #12]
 8010584:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 8010586:	68fb      	ldr	r3, [r7, #12]
 8010588:	681b      	ldr	r3, [r3, #0]
 801058a:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 801058c:	68fb      	ldr	r3, [r7, #12]
 801058e:	2b00      	cmp	r3, #0
 8010590:	d106      	bne.n	80105a0 <pbuf_realloc+0x70>
 8010592:	4b26      	ldr	r3, [pc, #152]	; (801062c <pbuf_realloc+0xfc>)
 8010594:	f240 12af 	movw	r2, #431	; 0x1af
 8010598:	4927      	ldr	r1, [pc, #156]	; (8010638 <pbuf_realloc+0x108>)
 801059a:	4826      	ldr	r0, [pc, #152]	; (8010634 <pbuf_realloc+0x104>)
 801059c:	f009 f820 	bl	80195e0 <iprintf>
  while (rem_len > q->len) {
 80105a0:	68fb      	ldr	r3, [r7, #12]
 80105a2:	895b      	ldrh	r3, [r3, #10]
 80105a4:	897a      	ldrh	r2, [r7, #10]
 80105a6:	429a      	cmp	r2, r3
 80105a8:	d8e1      	bhi.n	801056e <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 80105aa:	68fb      	ldr	r3, [r7, #12]
 80105ac:	7b1b      	ldrb	r3, [r3, #12]
 80105ae:	f003 030f 	and.w	r3, r3, #15
 80105b2:	2b00      	cmp	r3, #0
 80105b4:	d121      	bne.n	80105fa <pbuf_realloc+0xca>
 80105b6:	68fb      	ldr	r3, [r7, #12]
 80105b8:	895b      	ldrh	r3, [r3, #10]
 80105ba:	897a      	ldrh	r2, [r7, #10]
 80105bc:	429a      	cmp	r2, r3
 80105be:	d01c      	beq.n	80105fa <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 80105c0:	68fb      	ldr	r3, [r7, #12]
 80105c2:	7b5b      	ldrb	r3, [r3, #13]
 80105c4:	f003 0302 	and.w	r3, r3, #2
 80105c8:	2b00      	cmp	r3, #0
 80105ca:	d116      	bne.n	80105fa <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 80105cc:	68fb      	ldr	r3, [r7, #12]
 80105ce:	685a      	ldr	r2, [r3, #4]
 80105d0:	68fb      	ldr	r3, [r7, #12]
 80105d2:	1ad3      	subs	r3, r2, r3
 80105d4:	b29a      	uxth	r2, r3
 80105d6:	897b      	ldrh	r3, [r7, #10]
 80105d8:	4413      	add	r3, r2
 80105da:	b29b      	uxth	r3, r3
 80105dc:	4619      	mov	r1, r3
 80105de:	68f8      	ldr	r0, [r7, #12]
 80105e0:	f7fe ffda 	bl	800f598 <mem_trim>
 80105e4:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 80105e6:	68fb      	ldr	r3, [r7, #12]
 80105e8:	2b00      	cmp	r3, #0
 80105ea:	d106      	bne.n	80105fa <pbuf_realloc+0xca>
 80105ec:	4b0f      	ldr	r3, [pc, #60]	; (801062c <pbuf_realloc+0xfc>)
 80105ee:	f240 12bd 	movw	r2, #445	; 0x1bd
 80105f2:	4912      	ldr	r1, [pc, #72]	; (801063c <pbuf_realloc+0x10c>)
 80105f4:	480f      	ldr	r0, [pc, #60]	; (8010634 <pbuf_realloc+0x104>)
 80105f6:	f008 fff3 	bl	80195e0 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 80105fa:	68fb      	ldr	r3, [r7, #12]
 80105fc:	897a      	ldrh	r2, [r7, #10]
 80105fe:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8010600:	68fb      	ldr	r3, [r7, #12]
 8010602:	895a      	ldrh	r2, [r3, #10]
 8010604:	68fb      	ldr	r3, [r7, #12]
 8010606:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 8010608:	68fb      	ldr	r3, [r7, #12]
 801060a:	681b      	ldr	r3, [r3, #0]
 801060c:	2b00      	cmp	r3, #0
 801060e:	d004      	beq.n	801061a <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8010610:	68fb      	ldr	r3, [r7, #12]
 8010612:	681b      	ldr	r3, [r3, #0]
 8010614:	4618      	mov	r0, r3
 8010616:	f000 f911 	bl	801083c <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 801061a:	68fb      	ldr	r3, [r7, #12]
 801061c:	2200      	movs	r2, #0
 801061e:	601a      	str	r2, [r3, #0]
 8010620:	e000      	b.n	8010624 <pbuf_realloc+0xf4>
    return;
 8010622:	bf00      	nop

}
 8010624:	3710      	adds	r7, #16
 8010626:	46bd      	mov	sp, r7
 8010628:	bd80      	pop	{r7, pc}
 801062a:	bf00      	nop
 801062c:	0801c424 	.word	0x0801c424
 8010630:	0801c53c 	.word	0x0801c53c
 8010634:	0801c484 	.word	0x0801c484
 8010638:	0801c554 	.word	0x0801c554
 801063c:	0801c56c 	.word	0x0801c56c

08010640 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 8010640:	b580      	push	{r7, lr}
 8010642:	b086      	sub	sp, #24
 8010644:	af00      	add	r7, sp, #0
 8010646:	60f8      	str	r0, [r7, #12]
 8010648:	60b9      	str	r1, [r7, #8]
 801064a:	4613      	mov	r3, r2
 801064c:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 801064e:	68fb      	ldr	r3, [r7, #12]
 8010650:	2b00      	cmp	r3, #0
 8010652:	d106      	bne.n	8010662 <pbuf_add_header_impl+0x22>
 8010654:	4b2b      	ldr	r3, [pc, #172]	; (8010704 <pbuf_add_header_impl+0xc4>)
 8010656:	f240 12df 	movw	r2, #479	; 0x1df
 801065a:	492b      	ldr	r1, [pc, #172]	; (8010708 <pbuf_add_header_impl+0xc8>)
 801065c:	482b      	ldr	r0, [pc, #172]	; (801070c <pbuf_add_header_impl+0xcc>)
 801065e:	f008 ffbf 	bl	80195e0 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 8010662:	68fb      	ldr	r3, [r7, #12]
 8010664:	2b00      	cmp	r3, #0
 8010666:	d003      	beq.n	8010670 <pbuf_add_header_impl+0x30>
 8010668:	68bb      	ldr	r3, [r7, #8]
 801066a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801066e:	d301      	bcc.n	8010674 <pbuf_add_header_impl+0x34>
    return 1;
 8010670:	2301      	movs	r3, #1
 8010672:	e043      	b.n	80106fc <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8010674:	68bb      	ldr	r3, [r7, #8]
 8010676:	2b00      	cmp	r3, #0
 8010678:	d101      	bne.n	801067e <pbuf_add_header_impl+0x3e>
    return 0;
 801067a:	2300      	movs	r3, #0
 801067c:	e03e      	b.n	80106fc <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 801067e:	68bb      	ldr	r3, [r7, #8]
 8010680:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 8010682:	68fb      	ldr	r3, [r7, #12]
 8010684:	891a      	ldrh	r2, [r3, #8]
 8010686:	8a7b      	ldrh	r3, [r7, #18]
 8010688:	4413      	add	r3, r2
 801068a:	b29b      	uxth	r3, r3
 801068c:	8a7a      	ldrh	r2, [r7, #18]
 801068e:	429a      	cmp	r2, r3
 8010690:	d901      	bls.n	8010696 <pbuf_add_header_impl+0x56>
    return 1;
 8010692:	2301      	movs	r3, #1
 8010694:	e032      	b.n	80106fc <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 8010696:	68fb      	ldr	r3, [r7, #12]
 8010698:	7b1b      	ldrb	r3, [r3, #12]
 801069a:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 801069c:	8a3b      	ldrh	r3, [r7, #16]
 801069e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80106a2:	2b00      	cmp	r3, #0
 80106a4:	d00c      	beq.n	80106c0 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 80106a6:	68fb      	ldr	r3, [r7, #12]
 80106a8:	685a      	ldr	r2, [r3, #4]
 80106aa:	68bb      	ldr	r3, [r7, #8]
 80106ac:	425b      	negs	r3, r3
 80106ae:	4413      	add	r3, r2
 80106b0:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 80106b2:	68fb      	ldr	r3, [r7, #12]
 80106b4:	3310      	adds	r3, #16
 80106b6:	697a      	ldr	r2, [r7, #20]
 80106b8:	429a      	cmp	r2, r3
 80106ba:	d20d      	bcs.n	80106d8 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 80106bc:	2301      	movs	r3, #1
 80106be:	e01d      	b.n	80106fc <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 80106c0:	79fb      	ldrb	r3, [r7, #7]
 80106c2:	2b00      	cmp	r3, #0
 80106c4:	d006      	beq.n	80106d4 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 80106c6:	68fb      	ldr	r3, [r7, #12]
 80106c8:	685a      	ldr	r2, [r3, #4]
 80106ca:	68bb      	ldr	r3, [r7, #8]
 80106cc:	425b      	negs	r3, r3
 80106ce:	4413      	add	r3, r2
 80106d0:	617b      	str	r3, [r7, #20]
 80106d2:	e001      	b.n	80106d8 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 80106d4:	2301      	movs	r3, #1
 80106d6:	e011      	b.n	80106fc <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 80106d8:	68fb      	ldr	r3, [r7, #12]
 80106da:	697a      	ldr	r2, [r7, #20]
 80106dc:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 80106de:	68fb      	ldr	r3, [r7, #12]
 80106e0:	895a      	ldrh	r2, [r3, #10]
 80106e2:	8a7b      	ldrh	r3, [r7, #18]
 80106e4:	4413      	add	r3, r2
 80106e6:	b29a      	uxth	r2, r3
 80106e8:	68fb      	ldr	r3, [r7, #12]
 80106ea:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 80106ec:	68fb      	ldr	r3, [r7, #12]
 80106ee:	891a      	ldrh	r2, [r3, #8]
 80106f0:	8a7b      	ldrh	r3, [r7, #18]
 80106f2:	4413      	add	r3, r2
 80106f4:	b29a      	uxth	r2, r3
 80106f6:	68fb      	ldr	r3, [r7, #12]
 80106f8:	811a      	strh	r2, [r3, #8]


  return 0;
 80106fa:	2300      	movs	r3, #0
}
 80106fc:	4618      	mov	r0, r3
 80106fe:	3718      	adds	r7, #24
 8010700:	46bd      	mov	sp, r7
 8010702:	bd80      	pop	{r7, pc}
 8010704:	0801c424 	.word	0x0801c424
 8010708:	0801c588 	.word	0x0801c588
 801070c:	0801c484 	.word	0x0801c484

08010710 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 8010710:	b580      	push	{r7, lr}
 8010712:	b082      	sub	sp, #8
 8010714:	af00      	add	r7, sp, #0
 8010716:	6078      	str	r0, [r7, #4]
 8010718:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 801071a:	2200      	movs	r2, #0
 801071c:	6839      	ldr	r1, [r7, #0]
 801071e:	6878      	ldr	r0, [r7, #4]
 8010720:	f7ff ff8e 	bl	8010640 <pbuf_add_header_impl>
 8010724:	4603      	mov	r3, r0
}
 8010726:	4618      	mov	r0, r3
 8010728:	3708      	adds	r7, #8
 801072a:	46bd      	mov	sp, r7
 801072c:	bd80      	pop	{r7, pc}
	...

08010730 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 8010730:	b580      	push	{r7, lr}
 8010732:	b084      	sub	sp, #16
 8010734:	af00      	add	r7, sp, #0
 8010736:	6078      	str	r0, [r7, #4]
 8010738:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 801073a:	687b      	ldr	r3, [r7, #4]
 801073c:	2b00      	cmp	r3, #0
 801073e:	d106      	bne.n	801074e <pbuf_remove_header+0x1e>
 8010740:	4b20      	ldr	r3, [pc, #128]	; (80107c4 <pbuf_remove_header+0x94>)
 8010742:	f240 224b 	movw	r2, #587	; 0x24b
 8010746:	4920      	ldr	r1, [pc, #128]	; (80107c8 <pbuf_remove_header+0x98>)
 8010748:	4820      	ldr	r0, [pc, #128]	; (80107cc <pbuf_remove_header+0x9c>)
 801074a:	f008 ff49 	bl	80195e0 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 801074e:	687b      	ldr	r3, [r7, #4]
 8010750:	2b00      	cmp	r3, #0
 8010752:	d003      	beq.n	801075c <pbuf_remove_header+0x2c>
 8010754:	683b      	ldr	r3, [r7, #0]
 8010756:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801075a:	d301      	bcc.n	8010760 <pbuf_remove_header+0x30>
    return 1;
 801075c:	2301      	movs	r3, #1
 801075e:	e02c      	b.n	80107ba <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 8010760:	683b      	ldr	r3, [r7, #0]
 8010762:	2b00      	cmp	r3, #0
 8010764:	d101      	bne.n	801076a <pbuf_remove_header+0x3a>
    return 0;
 8010766:	2300      	movs	r3, #0
 8010768:	e027      	b.n	80107ba <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 801076a:	683b      	ldr	r3, [r7, #0]
 801076c:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 801076e:	687b      	ldr	r3, [r7, #4]
 8010770:	895b      	ldrh	r3, [r3, #10]
 8010772:	89fa      	ldrh	r2, [r7, #14]
 8010774:	429a      	cmp	r2, r3
 8010776:	d908      	bls.n	801078a <pbuf_remove_header+0x5a>
 8010778:	4b12      	ldr	r3, [pc, #72]	; (80107c4 <pbuf_remove_header+0x94>)
 801077a:	f240 2255 	movw	r2, #597	; 0x255
 801077e:	4914      	ldr	r1, [pc, #80]	; (80107d0 <pbuf_remove_header+0xa0>)
 8010780:	4812      	ldr	r0, [pc, #72]	; (80107cc <pbuf_remove_header+0x9c>)
 8010782:	f008 ff2d 	bl	80195e0 <iprintf>
 8010786:	2301      	movs	r3, #1
 8010788:	e017      	b.n	80107ba <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 801078a:	687b      	ldr	r3, [r7, #4]
 801078c:	685b      	ldr	r3, [r3, #4]
 801078e:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8010790:	687b      	ldr	r3, [r7, #4]
 8010792:	685a      	ldr	r2, [r3, #4]
 8010794:	683b      	ldr	r3, [r7, #0]
 8010796:	441a      	add	r2, r3
 8010798:	687b      	ldr	r3, [r7, #4]
 801079a:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 801079c:	687b      	ldr	r3, [r7, #4]
 801079e:	895a      	ldrh	r2, [r3, #10]
 80107a0:	89fb      	ldrh	r3, [r7, #14]
 80107a2:	1ad3      	subs	r3, r2, r3
 80107a4:	b29a      	uxth	r2, r3
 80107a6:	687b      	ldr	r3, [r7, #4]
 80107a8:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 80107aa:	687b      	ldr	r3, [r7, #4]
 80107ac:	891a      	ldrh	r2, [r3, #8]
 80107ae:	89fb      	ldrh	r3, [r7, #14]
 80107b0:	1ad3      	subs	r3, r2, r3
 80107b2:	b29a      	uxth	r2, r3
 80107b4:	687b      	ldr	r3, [r7, #4]
 80107b6:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 80107b8:	2300      	movs	r3, #0
}
 80107ba:	4618      	mov	r0, r3
 80107bc:	3710      	adds	r7, #16
 80107be:	46bd      	mov	sp, r7
 80107c0:	bd80      	pop	{r7, pc}
 80107c2:	bf00      	nop
 80107c4:	0801c424 	.word	0x0801c424
 80107c8:	0801c588 	.word	0x0801c588
 80107cc:	0801c484 	.word	0x0801c484
 80107d0:	0801c594 	.word	0x0801c594

080107d4 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 80107d4:	b580      	push	{r7, lr}
 80107d6:	b082      	sub	sp, #8
 80107d8:	af00      	add	r7, sp, #0
 80107da:	6078      	str	r0, [r7, #4]
 80107dc:	460b      	mov	r3, r1
 80107de:	807b      	strh	r3, [r7, #2]
 80107e0:	4613      	mov	r3, r2
 80107e2:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 80107e4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80107e8:	2b00      	cmp	r3, #0
 80107ea:	da08      	bge.n	80107fe <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 80107ec:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80107f0:	425b      	negs	r3, r3
 80107f2:	4619      	mov	r1, r3
 80107f4:	6878      	ldr	r0, [r7, #4]
 80107f6:	f7ff ff9b 	bl	8010730 <pbuf_remove_header>
 80107fa:	4603      	mov	r3, r0
 80107fc:	e007      	b.n	801080e <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 80107fe:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010802:	787a      	ldrb	r2, [r7, #1]
 8010804:	4619      	mov	r1, r3
 8010806:	6878      	ldr	r0, [r7, #4]
 8010808:	f7ff ff1a 	bl	8010640 <pbuf_add_header_impl>
 801080c:	4603      	mov	r3, r0
  }
}
 801080e:	4618      	mov	r0, r3
 8010810:	3708      	adds	r7, #8
 8010812:	46bd      	mov	sp, r7
 8010814:	bd80      	pop	{r7, pc}

08010816 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 8010816:	b580      	push	{r7, lr}
 8010818:	b082      	sub	sp, #8
 801081a:	af00      	add	r7, sp, #0
 801081c:	6078      	str	r0, [r7, #4]
 801081e:	460b      	mov	r3, r1
 8010820:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 8010822:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010826:	2201      	movs	r2, #1
 8010828:	4619      	mov	r1, r3
 801082a:	6878      	ldr	r0, [r7, #4]
 801082c:	f7ff ffd2 	bl	80107d4 <pbuf_header_impl>
 8010830:	4603      	mov	r3, r0
}
 8010832:	4618      	mov	r0, r3
 8010834:	3708      	adds	r7, #8
 8010836:	46bd      	mov	sp, r7
 8010838:	bd80      	pop	{r7, pc}
	...

0801083c <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 801083c:	b580      	push	{r7, lr}
 801083e:	b086      	sub	sp, #24
 8010840:	af00      	add	r7, sp, #0
 8010842:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8010844:	687b      	ldr	r3, [r7, #4]
 8010846:	2b00      	cmp	r3, #0
 8010848:	d10b      	bne.n	8010862 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 801084a:	687b      	ldr	r3, [r7, #4]
 801084c:	2b00      	cmp	r3, #0
 801084e:	d106      	bne.n	801085e <pbuf_free+0x22>
 8010850:	4b38      	ldr	r3, [pc, #224]	; (8010934 <pbuf_free+0xf8>)
 8010852:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 8010856:	4938      	ldr	r1, [pc, #224]	; (8010938 <pbuf_free+0xfc>)
 8010858:	4838      	ldr	r0, [pc, #224]	; (801093c <pbuf_free+0x100>)
 801085a:	f008 fec1 	bl	80195e0 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 801085e:	2300      	movs	r3, #0
 8010860:	e063      	b.n	801092a <pbuf_free+0xee>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 8010862:	2300      	movs	r3, #0
 8010864:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8010866:	e05c      	b.n	8010922 <pbuf_free+0xe6>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8010868:	687b      	ldr	r3, [r7, #4]
 801086a:	7b9b      	ldrb	r3, [r3, #14]
 801086c:	2b00      	cmp	r3, #0
 801086e:	d106      	bne.n	801087e <pbuf_free+0x42>
 8010870:	4b30      	ldr	r3, [pc, #192]	; (8010934 <pbuf_free+0xf8>)
 8010872:	f240 22f1 	movw	r2, #753	; 0x2f1
 8010876:	4932      	ldr	r1, [pc, #200]	; (8010940 <pbuf_free+0x104>)
 8010878:	4830      	ldr	r0, [pc, #192]	; (801093c <pbuf_free+0x100>)
 801087a:	f008 feb1 	bl	80195e0 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 801087e:	687b      	ldr	r3, [r7, #4]
 8010880:	7b9b      	ldrb	r3, [r3, #14]
 8010882:	3b01      	subs	r3, #1
 8010884:	b2da      	uxtb	r2, r3
 8010886:	687b      	ldr	r3, [r7, #4]
 8010888:	739a      	strb	r2, [r3, #14]
 801088a:	687b      	ldr	r3, [r7, #4]
 801088c:	7b9b      	ldrb	r3, [r3, #14]
 801088e:	75bb      	strb	r3, [r7, #22]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8010890:	7dbb      	ldrb	r3, [r7, #22]
 8010892:	2b00      	cmp	r3, #0
 8010894:	d143      	bne.n	801091e <pbuf_free+0xe2>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8010896:	687b      	ldr	r3, [r7, #4]
 8010898:	681b      	ldr	r3, [r3, #0]
 801089a:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	7b1b      	ldrb	r3, [r3, #12]
 80108a0:	f003 030f 	and.w	r3, r3, #15
 80108a4:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 80108a6:	687b      	ldr	r3, [r7, #4]
 80108a8:	7b5b      	ldrb	r3, [r3, #13]
 80108aa:	f003 0302 	and.w	r3, r3, #2
 80108ae:	2b00      	cmp	r3, #0
 80108b0:	d011      	beq.n	80108d6 <pbuf_free+0x9a>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 80108b2:	687b      	ldr	r3, [r7, #4]
 80108b4:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 80108b6:	68bb      	ldr	r3, [r7, #8]
 80108b8:	691b      	ldr	r3, [r3, #16]
 80108ba:	2b00      	cmp	r3, #0
 80108bc:	d106      	bne.n	80108cc <pbuf_free+0x90>
 80108be:	4b1d      	ldr	r3, [pc, #116]	; (8010934 <pbuf_free+0xf8>)
 80108c0:	f240 22ff 	movw	r2, #767	; 0x2ff
 80108c4:	491f      	ldr	r1, [pc, #124]	; (8010944 <pbuf_free+0x108>)
 80108c6:	481d      	ldr	r0, [pc, #116]	; (801093c <pbuf_free+0x100>)
 80108c8:	f008 fe8a 	bl	80195e0 <iprintf>
        pc->custom_free_function(p);
 80108cc:	68bb      	ldr	r3, [r7, #8]
 80108ce:	691b      	ldr	r3, [r3, #16]
 80108d0:	6878      	ldr	r0, [r7, #4]
 80108d2:	4798      	blx	r3
 80108d4:	e01d      	b.n	8010912 <pbuf_free+0xd6>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 80108d6:	7bfb      	ldrb	r3, [r7, #15]
 80108d8:	2b02      	cmp	r3, #2
 80108da:	d104      	bne.n	80108e6 <pbuf_free+0xaa>
          memp_free(MEMP_PBUF_POOL, p);
 80108dc:	6879      	ldr	r1, [r7, #4]
 80108de:	2008      	movs	r0, #8
 80108e0:	f7ff f956 	bl	800fb90 <memp_free>
 80108e4:	e015      	b.n	8010912 <pbuf_free+0xd6>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 80108e6:	7bfb      	ldrb	r3, [r7, #15]
 80108e8:	2b01      	cmp	r3, #1
 80108ea:	d104      	bne.n	80108f6 <pbuf_free+0xba>
          memp_free(MEMP_PBUF, p);
 80108ec:	6879      	ldr	r1, [r7, #4]
 80108ee:	2007      	movs	r0, #7
 80108f0:	f7ff f94e 	bl	800fb90 <memp_free>
 80108f4:	e00d      	b.n	8010912 <pbuf_free+0xd6>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 80108f6:	7bfb      	ldrb	r3, [r7, #15]
 80108f8:	2b00      	cmp	r3, #0
 80108fa:	d103      	bne.n	8010904 <pbuf_free+0xc8>
          mem_free(p);
 80108fc:	6878      	ldr	r0, [r7, #4]
 80108fe:	f7fe fde1 	bl	800f4c4 <mem_free>
 8010902:	e006      	b.n	8010912 <pbuf_free+0xd6>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 8010904:	4b0b      	ldr	r3, [pc, #44]	; (8010934 <pbuf_free+0xf8>)
 8010906:	f240 320f 	movw	r2, #783	; 0x30f
 801090a:	490f      	ldr	r1, [pc, #60]	; (8010948 <pbuf_free+0x10c>)
 801090c:	480b      	ldr	r0, [pc, #44]	; (801093c <pbuf_free+0x100>)
 801090e:	f008 fe67 	bl	80195e0 <iprintf>
        }
      }
      count++;
 8010912:	7dfb      	ldrb	r3, [r7, #23]
 8010914:	3301      	adds	r3, #1
 8010916:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 8010918:	693b      	ldr	r3, [r7, #16]
 801091a:	607b      	str	r3, [r7, #4]
 801091c:	e001      	b.n	8010922 <pbuf_free+0xe6>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 801091e:	2300      	movs	r3, #0
 8010920:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8010922:	687b      	ldr	r3, [r7, #4]
 8010924:	2b00      	cmp	r3, #0
 8010926:	d19f      	bne.n	8010868 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8010928:	7dfb      	ldrb	r3, [r7, #23]
}
 801092a:	4618      	mov	r0, r3
 801092c:	3718      	adds	r7, #24
 801092e:	46bd      	mov	sp, r7
 8010930:	bd80      	pop	{r7, pc}
 8010932:	bf00      	nop
 8010934:	0801c424 	.word	0x0801c424
 8010938:	0801c588 	.word	0x0801c588
 801093c:	0801c484 	.word	0x0801c484
 8010940:	0801c5b4 	.word	0x0801c5b4
 8010944:	0801c5cc 	.word	0x0801c5cc
 8010948:	0801c5f0 	.word	0x0801c5f0

0801094c <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 801094c:	b480      	push	{r7}
 801094e:	b085      	sub	sp, #20
 8010950:	af00      	add	r7, sp, #0
 8010952:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8010954:	2300      	movs	r3, #0
 8010956:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8010958:	e005      	b.n	8010966 <pbuf_clen+0x1a>
    ++len;
 801095a:	89fb      	ldrh	r3, [r7, #14]
 801095c:	3301      	adds	r3, #1
 801095e:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	681b      	ldr	r3, [r3, #0]
 8010964:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8010966:	687b      	ldr	r3, [r7, #4]
 8010968:	2b00      	cmp	r3, #0
 801096a:	d1f6      	bne.n	801095a <pbuf_clen+0xe>
  }
  return len;
 801096c:	89fb      	ldrh	r3, [r7, #14]
}
 801096e:	4618      	mov	r0, r3
 8010970:	3714      	adds	r7, #20
 8010972:	46bd      	mov	sp, r7
 8010974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010978:	4770      	bx	lr
	...

0801097c <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 801097c:	b580      	push	{r7, lr}
 801097e:	b082      	sub	sp, #8
 8010980:	af00      	add	r7, sp, #0
 8010982:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8010984:	687b      	ldr	r3, [r7, #4]
 8010986:	2b00      	cmp	r3, #0
 8010988:	d010      	beq.n	80109ac <pbuf_ref+0x30>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 801098a:	687b      	ldr	r3, [r7, #4]
 801098c:	7b9b      	ldrb	r3, [r3, #14]
 801098e:	3301      	adds	r3, #1
 8010990:	b2da      	uxtb	r2, r3
 8010992:	687b      	ldr	r3, [r7, #4]
 8010994:	739a      	strb	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8010996:	687b      	ldr	r3, [r7, #4]
 8010998:	7b9b      	ldrb	r3, [r3, #14]
 801099a:	2b00      	cmp	r3, #0
 801099c:	d106      	bne.n	80109ac <pbuf_ref+0x30>
 801099e:	4b05      	ldr	r3, [pc, #20]	; (80109b4 <pbuf_ref+0x38>)
 80109a0:	f240 3242 	movw	r2, #834	; 0x342
 80109a4:	4904      	ldr	r1, [pc, #16]	; (80109b8 <pbuf_ref+0x3c>)
 80109a6:	4805      	ldr	r0, [pc, #20]	; (80109bc <pbuf_ref+0x40>)
 80109a8:	f008 fe1a 	bl	80195e0 <iprintf>
  }
}
 80109ac:	bf00      	nop
 80109ae:	3708      	adds	r7, #8
 80109b0:	46bd      	mov	sp, r7
 80109b2:	bd80      	pop	{r7, pc}
 80109b4:	0801c424 	.word	0x0801c424
 80109b8:	0801c604 	.word	0x0801c604
 80109bc:	0801c484 	.word	0x0801c484

080109c0 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 80109c0:	b580      	push	{r7, lr}
 80109c2:	b084      	sub	sp, #16
 80109c4:	af00      	add	r7, sp, #0
 80109c6:	6078      	str	r0, [r7, #4]
 80109c8:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 80109ca:	687b      	ldr	r3, [r7, #4]
 80109cc:	2b00      	cmp	r3, #0
 80109ce:	d002      	beq.n	80109d6 <pbuf_cat+0x16>
 80109d0:	683b      	ldr	r3, [r7, #0]
 80109d2:	2b00      	cmp	r3, #0
 80109d4:	d107      	bne.n	80109e6 <pbuf_cat+0x26>
 80109d6:	4b20      	ldr	r3, [pc, #128]	; (8010a58 <pbuf_cat+0x98>)
 80109d8:	f240 3259 	movw	r2, #857	; 0x359
 80109dc:	491f      	ldr	r1, [pc, #124]	; (8010a5c <pbuf_cat+0x9c>)
 80109de:	4820      	ldr	r0, [pc, #128]	; (8010a60 <pbuf_cat+0xa0>)
 80109e0:	f008 fdfe 	bl	80195e0 <iprintf>
 80109e4:	e034      	b.n	8010a50 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 80109e6:	687b      	ldr	r3, [r7, #4]
 80109e8:	60fb      	str	r3, [r7, #12]
 80109ea:	e00a      	b.n	8010a02 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 80109ec:	68fb      	ldr	r3, [r7, #12]
 80109ee:	891a      	ldrh	r2, [r3, #8]
 80109f0:	683b      	ldr	r3, [r7, #0]
 80109f2:	891b      	ldrh	r3, [r3, #8]
 80109f4:	4413      	add	r3, r2
 80109f6:	b29a      	uxth	r2, r3
 80109f8:	68fb      	ldr	r3, [r7, #12]
 80109fa:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 80109fc:	68fb      	ldr	r3, [r7, #12]
 80109fe:	681b      	ldr	r3, [r3, #0]
 8010a00:	60fb      	str	r3, [r7, #12]
 8010a02:	68fb      	ldr	r3, [r7, #12]
 8010a04:	681b      	ldr	r3, [r3, #0]
 8010a06:	2b00      	cmp	r3, #0
 8010a08:	d1f0      	bne.n	80109ec <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8010a0a:	68fb      	ldr	r3, [r7, #12]
 8010a0c:	891a      	ldrh	r2, [r3, #8]
 8010a0e:	68fb      	ldr	r3, [r7, #12]
 8010a10:	895b      	ldrh	r3, [r3, #10]
 8010a12:	429a      	cmp	r2, r3
 8010a14:	d006      	beq.n	8010a24 <pbuf_cat+0x64>
 8010a16:	4b10      	ldr	r3, [pc, #64]	; (8010a58 <pbuf_cat+0x98>)
 8010a18:	f240 3262 	movw	r2, #866	; 0x362
 8010a1c:	4911      	ldr	r1, [pc, #68]	; (8010a64 <pbuf_cat+0xa4>)
 8010a1e:	4810      	ldr	r0, [pc, #64]	; (8010a60 <pbuf_cat+0xa0>)
 8010a20:	f008 fdde 	bl	80195e0 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8010a24:	68fb      	ldr	r3, [r7, #12]
 8010a26:	681b      	ldr	r3, [r3, #0]
 8010a28:	2b00      	cmp	r3, #0
 8010a2a:	d006      	beq.n	8010a3a <pbuf_cat+0x7a>
 8010a2c:	4b0a      	ldr	r3, [pc, #40]	; (8010a58 <pbuf_cat+0x98>)
 8010a2e:	f240 3263 	movw	r2, #867	; 0x363
 8010a32:	490d      	ldr	r1, [pc, #52]	; (8010a68 <pbuf_cat+0xa8>)
 8010a34:	480a      	ldr	r0, [pc, #40]	; (8010a60 <pbuf_cat+0xa0>)
 8010a36:	f008 fdd3 	bl	80195e0 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8010a3a:	68fb      	ldr	r3, [r7, #12]
 8010a3c:	891a      	ldrh	r2, [r3, #8]
 8010a3e:	683b      	ldr	r3, [r7, #0]
 8010a40:	891b      	ldrh	r3, [r3, #8]
 8010a42:	4413      	add	r3, r2
 8010a44:	b29a      	uxth	r2, r3
 8010a46:	68fb      	ldr	r3, [r7, #12]
 8010a48:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8010a4a:	68fb      	ldr	r3, [r7, #12]
 8010a4c:	683a      	ldr	r2, [r7, #0]
 8010a4e:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8010a50:	3710      	adds	r7, #16
 8010a52:	46bd      	mov	sp, r7
 8010a54:	bd80      	pop	{r7, pc}
 8010a56:	bf00      	nop
 8010a58:	0801c424 	.word	0x0801c424
 8010a5c:	0801c618 	.word	0x0801c618
 8010a60:	0801c484 	.word	0x0801c484
 8010a64:	0801c650 	.word	0x0801c650
 8010a68:	0801c680 	.word	0x0801c680

08010a6c <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8010a6c:	b580      	push	{r7, lr}
 8010a6e:	b086      	sub	sp, #24
 8010a70:	af00      	add	r7, sp, #0
 8010a72:	6078      	str	r0, [r7, #4]
 8010a74:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 8010a76:	2300      	movs	r3, #0
 8010a78:	617b      	str	r3, [r7, #20]
 8010a7a:	2300      	movs	r3, #0
 8010a7c:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8010a7e:	687b      	ldr	r3, [r7, #4]
 8010a80:	2b00      	cmp	r3, #0
 8010a82:	d008      	beq.n	8010a96 <pbuf_copy+0x2a>
 8010a84:	683b      	ldr	r3, [r7, #0]
 8010a86:	2b00      	cmp	r3, #0
 8010a88:	d005      	beq.n	8010a96 <pbuf_copy+0x2a>
 8010a8a:	687b      	ldr	r3, [r7, #4]
 8010a8c:	891a      	ldrh	r2, [r3, #8]
 8010a8e:	683b      	ldr	r3, [r7, #0]
 8010a90:	891b      	ldrh	r3, [r3, #8]
 8010a92:	429a      	cmp	r2, r3
 8010a94:	d209      	bcs.n	8010aaa <pbuf_copy+0x3e>
 8010a96:	4b57      	ldr	r3, [pc, #348]	; (8010bf4 <pbuf_copy+0x188>)
 8010a98:	f240 32c9 	movw	r2, #969	; 0x3c9
 8010a9c:	4956      	ldr	r1, [pc, #344]	; (8010bf8 <pbuf_copy+0x18c>)
 8010a9e:	4857      	ldr	r0, [pc, #348]	; (8010bfc <pbuf_copy+0x190>)
 8010aa0:	f008 fd9e 	bl	80195e0 <iprintf>
 8010aa4:	f06f 030f 	mvn.w	r3, #15
 8010aa8:	e09f      	b.n	8010bea <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8010aaa:	687b      	ldr	r3, [r7, #4]
 8010aac:	895b      	ldrh	r3, [r3, #10]
 8010aae:	461a      	mov	r2, r3
 8010ab0:	697b      	ldr	r3, [r7, #20]
 8010ab2:	1ad2      	subs	r2, r2, r3
 8010ab4:	683b      	ldr	r3, [r7, #0]
 8010ab6:	895b      	ldrh	r3, [r3, #10]
 8010ab8:	4619      	mov	r1, r3
 8010aba:	693b      	ldr	r3, [r7, #16]
 8010abc:	1acb      	subs	r3, r1, r3
 8010abe:	429a      	cmp	r2, r3
 8010ac0:	d306      	bcc.n	8010ad0 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8010ac2:	683b      	ldr	r3, [r7, #0]
 8010ac4:	895b      	ldrh	r3, [r3, #10]
 8010ac6:	461a      	mov	r2, r3
 8010ac8:	693b      	ldr	r3, [r7, #16]
 8010aca:	1ad3      	subs	r3, r2, r3
 8010acc:	60fb      	str	r3, [r7, #12]
 8010ace:	e005      	b.n	8010adc <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8010ad0:	687b      	ldr	r3, [r7, #4]
 8010ad2:	895b      	ldrh	r3, [r3, #10]
 8010ad4:	461a      	mov	r2, r3
 8010ad6:	697b      	ldr	r3, [r7, #20]
 8010ad8:	1ad3      	subs	r3, r2, r3
 8010ada:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8010adc:	687b      	ldr	r3, [r7, #4]
 8010ade:	685a      	ldr	r2, [r3, #4]
 8010ae0:	697b      	ldr	r3, [r7, #20]
 8010ae2:	18d0      	adds	r0, r2, r3
 8010ae4:	683b      	ldr	r3, [r7, #0]
 8010ae6:	685a      	ldr	r2, [r3, #4]
 8010ae8:	693b      	ldr	r3, [r7, #16]
 8010aea:	4413      	add	r3, r2
 8010aec:	68fa      	ldr	r2, [r7, #12]
 8010aee:	4619      	mov	r1, r3
 8010af0:	f008 ff45 	bl	801997e <memcpy>
    offset_to += len;
 8010af4:	697a      	ldr	r2, [r7, #20]
 8010af6:	68fb      	ldr	r3, [r7, #12]
 8010af8:	4413      	add	r3, r2
 8010afa:	617b      	str	r3, [r7, #20]
    offset_from += len;
 8010afc:	693a      	ldr	r2, [r7, #16]
 8010afe:	68fb      	ldr	r3, [r7, #12]
 8010b00:	4413      	add	r3, r2
 8010b02:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8010b04:	687b      	ldr	r3, [r7, #4]
 8010b06:	895b      	ldrh	r3, [r3, #10]
 8010b08:	461a      	mov	r2, r3
 8010b0a:	697b      	ldr	r3, [r7, #20]
 8010b0c:	4293      	cmp	r3, r2
 8010b0e:	d906      	bls.n	8010b1e <pbuf_copy+0xb2>
 8010b10:	4b38      	ldr	r3, [pc, #224]	; (8010bf4 <pbuf_copy+0x188>)
 8010b12:	f240 32d9 	movw	r2, #985	; 0x3d9
 8010b16:	493a      	ldr	r1, [pc, #232]	; (8010c00 <pbuf_copy+0x194>)
 8010b18:	4838      	ldr	r0, [pc, #224]	; (8010bfc <pbuf_copy+0x190>)
 8010b1a:	f008 fd61 	bl	80195e0 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8010b1e:	683b      	ldr	r3, [r7, #0]
 8010b20:	895b      	ldrh	r3, [r3, #10]
 8010b22:	461a      	mov	r2, r3
 8010b24:	693b      	ldr	r3, [r7, #16]
 8010b26:	4293      	cmp	r3, r2
 8010b28:	d906      	bls.n	8010b38 <pbuf_copy+0xcc>
 8010b2a:	4b32      	ldr	r3, [pc, #200]	; (8010bf4 <pbuf_copy+0x188>)
 8010b2c:	f240 32da 	movw	r2, #986	; 0x3da
 8010b30:	4934      	ldr	r1, [pc, #208]	; (8010c04 <pbuf_copy+0x198>)
 8010b32:	4832      	ldr	r0, [pc, #200]	; (8010bfc <pbuf_copy+0x190>)
 8010b34:	f008 fd54 	bl	80195e0 <iprintf>
    if (offset_from >= p_from->len) {
 8010b38:	683b      	ldr	r3, [r7, #0]
 8010b3a:	895b      	ldrh	r3, [r3, #10]
 8010b3c:	461a      	mov	r2, r3
 8010b3e:	693b      	ldr	r3, [r7, #16]
 8010b40:	4293      	cmp	r3, r2
 8010b42:	d304      	bcc.n	8010b4e <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8010b44:	2300      	movs	r3, #0
 8010b46:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 8010b48:	683b      	ldr	r3, [r7, #0]
 8010b4a:	681b      	ldr	r3, [r3, #0]
 8010b4c:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8010b4e:	687b      	ldr	r3, [r7, #4]
 8010b50:	895b      	ldrh	r3, [r3, #10]
 8010b52:	461a      	mov	r2, r3
 8010b54:	697b      	ldr	r3, [r7, #20]
 8010b56:	4293      	cmp	r3, r2
 8010b58:	d114      	bne.n	8010b84 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 8010b5a:	2300      	movs	r3, #0
 8010b5c:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 8010b5e:	687b      	ldr	r3, [r7, #4]
 8010b60:	681b      	ldr	r3, [r3, #0]
 8010b62:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8010b64:	687b      	ldr	r3, [r7, #4]
 8010b66:	2b00      	cmp	r3, #0
 8010b68:	d10c      	bne.n	8010b84 <pbuf_copy+0x118>
 8010b6a:	683b      	ldr	r3, [r7, #0]
 8010b6c:	2b00      	cmp	r3, #0
 8010b6e:	d009      	beq.n	8010b84 <pbuf_copy+0x118>
 8010b70:	4b20      	ldr	r3, [pc, #128]	; (8010bf4 <pbuf_copy+0x188>)
 8010b72:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 8010b76:	4924      	ldr	r1, [pc, #144]	; (8010c08 <pbuf_copy+0x19c>)
 8010b78:	4820      	ldr	r0, [pc, #128]	; (8010bfc <pbuf_copy+0x190>)
 8010b7a:	f008 fd31 	bl	80195e0 <iprintf>
 8010b7e:	f06f 030f 	mvn.w	r3, #15
 8010b82:	e032      	b.n	8010bea <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8010b84:	683b      	ldr	r3, [r7, #0]
 8010b86:	2b00      	cmp	r3, #0
 8010b88:	d013      	beq.n	8010bb2 <pbuf_copy+0x146>
 8010b8a:	683b      	ldr	r3, [r7, #0]
 8010b8c:	895a      	ldrh	r2, [r3, #10]
 8010b8e:	683b      	ldr	r3, [r7, #0]
 8010b90:	891b      	ldrh	r3, [r3, #8]
 8010b92:	429a      	cmp	r2, r3
 8010b94:	d10d      	bne.n	8010bb2 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8010b96:	683b      	ldr	r3, [r7, #0]
 8010b98:	681b      	ldr	r3, [r3, #0]
 8010b9a:	2b00      	cmp	r3, #0
 8010b9c:	d009      	beq.n	8010bb2 <pbuf_copy+0x146>
 8010b9e:	4b15      	ldr	r3, [pc, #84]	; (8010bf4 <pbuf_copy+0x188>)
 8010ba0:	f240 32e9 	movw	r2, #1001	; 0x3e9
 8010ba4:	4919      	ldr	r1, [pc, #100]	; (8010c0c <pbuf_copy+0x1a0>)
 8010ba6:	4815      	ldr	r0, [pc, #84]	; (8010bfc <pbuf_copy+0x190>)
 8010ba8:	f008 fd1a 	bl	80195e0 <iprintf>
 8010bac:	f06f 0305 	mvn.w	r3, #5
 8010bb0:	e01b      	b.n	8010bea <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8010bb2:	687b      	ldr	r3, [r7, #4]
 8010bb4:	2b00      	cmp	r3, #0
 8010bb6:	d013      	beq.n	8010be0 <pbuf_copy+0x174>
 8010bb8:	687b      	ldr	r3, [r7, #4]
 8010bba:	895a      	ldrh	r2, [r3, #10]
 8010bbc:	687b      	ldr	r3, [r7, #4]
 8010bbe:	891b      	ldrh	r3, [r3, #8]
 8010bc0:	429a      	cmp	r2, r3
 8010bc2:	d10d      	bne.n	8010be0 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8010bc4:	687b      	ldr	r3, [r7, #4]
 8010bc6:	681b      	ldr	r3, [r3, #0]
 8010bc8:	2b00      	cmp	r3, #0
 8010bca:	d009      	beq.n	8010be0 <pbuf_copy+0x174>
 8010bcc:	4b09      	ldr	r3, [pc, #36]	; (8010bf4 <pbuf_copy+0x188>)
 8010bce:	f240 32ee 	movw	r2, #1006	; 0x3ee
 8010bd2:	490e      	ldr	r1, [pc, #56]	; (8010c0c <pbuf_copy+0x1a0>)
 8010bd4:	4809      	ldr	r0, [pc, #36]	; (8010bfc <pbuf_copy+0x190>)
 8010bd6:	f008 fd03 	bl	80195e0 <iprintf>
 8010bda:	f06f 0305 	mvn.w	r3, #5
 8010bde:	e004      	b.n	8010bea <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8010be0:	683b      	ldr	r3, [r7, #0]
 8010be2:	2b00      	cmp	r3, #0
 8010be4:	f47f af61 	bne.w	8010aaa <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8010be8:	2300      	movs	r3, #0
}
 8010bea:	4618      	mov	r0, r3
 8010bec:	3718      	adds	r7, #24
 8010bee:	46bd      	mov	sp, r7
 8010bf0:	bd80      	pop	{r7, pc}
 8010bf2:	bf00      	nop
 8010bf4:	0801c424 	.word	0x0801c424
 8010bf8:	0801c6cc 	.word	0x0801c6cc
 8010bfc:	0801c484 	.word	0x0801c484
 8010c00:	0801c6fc 	.word	0x0801c6fc
 8010c04:	0801c714 	.word	0x0801c714
 8010c08:	0801c730 	.word	0x0801c730
 8010c0c:	0801c740 	.word	0x0801c740

08010c10 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8010c10:	b580      	push	{r7, lr}
 8010c12:	b088      	sub	sp, #32
 8010c14:	af00      	add	r7, sp, #0
 8010c16:	60f8      	str	r0, [r7, #12]
 8010c18:	60b9      	str	r1, [r7, #8]
 8010c1a:	4611      	mov	r1, r2
 8010c1c:	461a      	mov	r2, r3
 8010c1e:	460b      	mov	r3, r1
 8010c20:	80fb      	strh	r3, [r7, #6]
 8010c22:	4613      	mov	r3, r2
 8010c24:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 8010c26:	2300      	movs	r3, #0
 8010c28:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 8010c2a:	2300      	movs	r3, #0
 8010c2c:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8010c2e:	68fb      	ldr	r3, [r7, #12]
 8010c30:	2b00      	cmp	r3, #0
 8010c32:	d108      	bne.n	8010c46 <pbuf_copy_partial+0x36>
 8010c34:	4b2b      	ldr	r3, [pc, #172]	; (8010ce4 <pbuf_copy_partial+0xd4>)
 8010c36:	f240 420a 	movw	r2, #1034	; 0x40a
 8010c3a:	492b      	ldr	r1, [pc, #172]	; (8010ce8 <pbuf_copy_partial+0xd8>)
 8010c3c:	482b      	ldr	r0, [pc, #172]	; (8010cec <pbuf_copy_partial+0xdc>)
 8010c3e:	f008 fccf 	bl	80195e0 <iprintf>
 8010c42:	2300      	movs	r3, #0
 8010c44:	e04a      	b.n	8010cdc <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8010c46:	68bb      	ldr	r3, [r7, #8]
 8010c48:	2b00      	cmp	r3, #0
 8010c4a:	d108      	bne.n	8010c5e <pbuf_copy_partial+0x4e>
 8010c4c:	4b25      	ldr	r3, [pc, #148]	; (8010ce4 <pbuf_copy_partial+0xd4>)
 8010c4e:	f240 420b 	movw	r2, #1035	; 0x40b
 8010c52:	4927      	ldr	r1, [pc, #156]	; (8010cf0 <pbuf_copy_partial+0xe0>)
 8010c54:	4825      	ldr	r0, [pc, #148]	; (8010cec <pbuf_copy_partial+0xdc>)
 8010c56:	f008 fcc3 	bl	80195e0 <iprintf>
 8010c5a:	2300      	movs	r3, #0
 8010c5c:	e03e      	b.n	8010cdc <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8010c5e:	68fb      	ldr	r3, [r7, #12]
 8010c60:	61fb      	str	r3, [r7, #28]
 8010c62:	e034      	b.n	8010cce <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8010c64:	88bb      	ldrh	r3, [r7, #4]
 8010c66:	2b00      	cmp	r3, #0
 8010c68:	d00a      	beq.n	8010c80 <pbuf_copy_partial+0x70>
 8010c6a:	69fb      	ldr	r3, [r7, #28]
 8010c6c:	895b      	ldrh	r3, [r3, #10]
 8010c6e:	88ba      	ldrh	r2, [r7, #4]
 8010c70:	429a      	cmp	r2, r3
 8010c72:	d305      	bcc.n	8010c80 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8010c74:	69fb      	ldr	r3, [r7, #28]
 8010c76:	895b      	ldrh	r3, [r3, #10]
 8010c78:	88ba      	ldrh	r2, [r7, #4]
 8010c7a:	1ad3      	subs	r3, r2, r3
 8010c7c:	80bb      	strh	r3, [r7, #4]
 8010c7e:	e023      	b.n	8010cc8 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 8010c80:	69fb      	ldr	r3, [r7, #28]
 8010c82:	895a      	ldrh	r2, [r3, #10]
 8010c84:	88bb      	ldrh	r3, [r7, #4]
 8010c86:	1ad3      	subs	r3, r2, r3
 8010c88:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 8010c8a:	8b3a      	ldrh	r2, [r7, #24]
 8010c8c:	88fb      	ldrh	r3, [r7, #6]
 8010c8e:	429a      	cmp	r2, r3
 8010c90:	d901      	bls.n	8010c96 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8010c92:	88fb      	ldrh	r3, [r7, #6]
 8010c94:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8010c96:	8b7b      	ldrh	r3, [r7, #26]
 8010c98:	68ba      	ldr	r2, [r7, #8]
 8010c9a:	18d0      	adds	r0, r2, r3
 8010c9c:	69fb      	ldr	r3, [r7, #28]
 8010c9e:	685a      	ldr	r2, [r3, #4]
 8010ca0:	88bb      	ldrh	r3, [r7, #4]
 8010ca2:	4413      	add	r3, r2
 8010ca4:	8b3a      	ldrh	r2, [r7, #24]
 8010ca6:	4619      	mov	r1, r3
 8010ca8:	f008 fe69 	bl	801997e <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8010cac:	8afa      	ldrh	r2, [r7, #22]
 8010cae:	8b3b      	ldrh	r3, [r7, #24]
 8010cb0:	4413      	add	r3, r2
 8010cb2:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8010cb4:	8b7a      	ldrh	r2, [r7, #26]
 8010cb6:	8b3b      	ldrh	r3, [r7, #24]
 8010cb8:	4413      	add	r3, r2
 8010cba:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 8010cbc:	88fa      	ldrh	r2, [r7, #6]
 8010cbe:	8b3b      	ldrh	r3, [r7, #24]
 8010cc0:	1ad3      	subs	r3, r2, r3
 8010cc2:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8010cc4:	2300      	movs	r3, #0
 8010cc6:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8010cc8:	69fb      	ldr	r3, [r7, #28]
 8010cca:	681b      	ldr	r3, [r3, #0]
 8010ccc:	61fb      	str	r3, [r7, #28]
 8010cce:	88fb      	ldrh	r3, [r7, #6]
 8010cd0:	2b00      	cmp	r3, #0
 8010cd2:	d002      	beq.n	8010cda <pbuf_copy_partial+0xca>
 8010cd4:	69fb      	ldr	r3, [r7, #28]
 8010cd6:	2b00      	cmp	r3, #0
 8010cd8:	d1c4      	bne.n	8010c64 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 8010cda:	8afb      	ldrh	r3, [r7, #22]
}
 8010cdc:	4618      	mov	r0, r3
 8010cde:	3720      	adds	r7, #32
 8010ce0:	46bd      	mov	sp, r7
 8010ce2:	bd80      	pop	{r7, pc}
 8010ce4:	0801c424 	.word	0x0801c424
 8010ce8:	0801c76c 	.word	0x0801c76c
 8010cec:	0801c484 	.word	0x0801c484
 8010cf0:	0801c78c 	.word	0x0801c78c

08010cf4 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8010cf4:	b580      	push	{r7, lr}
 8010cf6:	b084      	sub	sp, #16
 8010cf8:	af00      	add	r7, sp, #0
 8010cfa:	4603      	mov	r3, r0
 8010cfc:	603a      	str	r2, [r7, #0]
 8010cfe:	71fb      	strb	r3, [r7, #7]
 8010d00:	460b      	mov	r3, r1
 8010d02:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8010d04:	683b      	ldr	r3, [r7, #0]
 8010d06:	8919      	ldrh	r1, [r3, #8]
 8010d08:	88ba      	ldrh	r2, [r7, #4]
 8010d0a:	79fb      	ldrb	r3, [r7, #7]
 8010d0c:	4618      	mov	r0, r3
 8010d0e:	f7ff fab1 	bl	8010274 <pbuf_alloc>
 8010d12:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8010d14:	68fb      	ldr	r3, [r7, #12]
 8010d16:	2b00      	cmp	r3, #0
 8010d18:	d101      	bne.n	8010d1e <pbuf_clone+0x2a>
    return NULL;
 8010d1a:	2300      	movs	r3, #0
 8010d1c:	e011      	b.n	8010d42 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 8010d1e:	6839      	ldr	r1, [r7, #0]
 8010d20:	68f8      	ldr	r0, [r7, #12]
 8010d22:	f7ff fea3 	bl	8010a6c <pbuf_copy>
 8010d26:	4603      	mov	r3, r0
 8010d28:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 8010d2a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8010d2e:	2b00      	cmp	r3, #0
 8010d30:	d006      	beq.n	8010d40 <pbuf_clone+0x4c>
 8010d32:	4b06      	ldr	r3, [pc, #24]	; (8010d4c <pbuf_clone+0x58>)
 8010d34:	f240 5224 	movw	r2, #1316	; 0x524
 8010d38:	4905      	ldr	r1, [pc, #20]	; (8010d50 <pbuf_clone+0x5c>)
 8010d3a:	4806      	ldr	r0, [pc, #24]	; (8010d54 <pbuf_clone+0x60>)
 8010d3c:	f008 fc50 	bl	80195e0 <iprintf>
  return q;
 8010d40:	68fb      	ldr	r3, [r7, #12]
}
 8010d42:	4618      	mov	r0, r3
 8010d44:	3710      	adds	r7, #16
 8010d46:	46bd      	mov	sp, r7
 8010d48:	bd80      	pop	{r7, pc}
 8010d4a:	bf00      	nop
 8010d4c:	0801c424 	.word	0x0801c424
 8010d50:	0801c898 	.word	0x0801c898
 8010d54:	0801c484 	.word	0x0801c484

08010d58 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8010d58:	b580      	push	{r7, lr}
 8010d5a:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8010d5c:	f007 ff06 	bl	8018b6c <rand>
 8010d60:	4603      	mov	r3, r0
 8010d62:	b29b      	uxth	r3, r3
 8010d64:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8010d68:	b29b      	uxth	r3, r3
 8010d6a:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8010d6e:	b29a      	uxth	r2, r3
 8010d70:	4b01      	ldr	r3, [pc, #4]	; (8010d78 <tcp_init+0x20>)
 8010d72:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8010d74:	bf00      	nop
 8010d76:	bd80      	pop	{r7, pc}
 8010d78:	20000058 	.word	0x20000058

08010d7c <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 8010d7c:	b580      	push	{r7, lr}
 8010d7e:	b082      	sub	sp, #8
 8010d80:	af00      	add	r7, sp, #0
 8010d82:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8010d84:	687b      	ldr	r3, [r7, #4]
 8010d86:	7d1b      	ldrb	r3, [r3, #20]
 8010d88:	2b01      	cmp	r3, #1
 8010d8a:	d105      	bne.n	8010d98 <tcp_free+0x1c>
 8010d8c:	4b06      	ldr	r3, [pc, #24]	; (8010da8 <tcp_free+0x2c>)
 8010d8e:	22d4      	movs	r2, #212	; 0xd4
 8010d90:	4906      	ldr	r1, [pc, #24]	; (8010dac <tcp_free+0x30>)
 8010d92:	4807      	ldr	r0, [pc, #28]	; (8010db0 <tcp_free+0x34>)
 8010d94:	f008 fc24 	bl	80195e0 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 8010d98:	6879      	ldr	r1, [r7, #4]
 8010d9a:	2001      	movs	r0, #1
 8010d9c:	f7fe fef8 	bl	800fb90 <memp_free>
}
 8010da0:	bf00      	nop
 8010da2:	3708      	adds	r7, #8
 8010da4:	46bd      	mov	sp, r7
 8010da6:	bd80      	pop	{r7, pc}
 8010da8:	0801c924 	.word	0x0801c924
 8010dac:	0801c954 	.word	0x0801c954
 8010db0:	0801c968 	.word	0x0801c968

08010db4 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 8010db4:	b580      	push	{r7, lr}
 8010db6:	b082      	sub	sp, #8
 8010db8:	af00      	add	r7, sp, #0
 8010dba:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8010dbc:	687b      	ldr	r3, [r7, #4]
 8010dbe:	7d1b      	ldrb	r3, [r3, #20]
 8010dc0:	2b01      	cmp	r3, #1
 8010dc2:	d105      	bne.n	8010dd0 <tcp_free_listen+0x1c>
 8010dc4:	4b06      	ldr	r3, [pc, #24]	; (8010de0 <tcp_free_listen+0x2c>)
 8010dc6:	22df      	movs	r2, #223	; 0xdf
 8010dc8:	4906      	ldr	r1, [pc, #24]	; (8010de4 <tcp_free_listen+0x30>)
 8010dca:	4807      	ldr	r0, [pc, #28]	; (8010de8 <tcp_free_listen+0x34>)
 8010dcc:	f008 fc08 	bl	80195e0 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8010dd0:	6879      	ldr	r1, [r7, #4]
 8010dd2:	2002      	movs	r0, #2
 8010dd4:	f7fe fedc 	bl	800fb90 <memp_free>
}
 8010dd8:	bf00      	nop
 8010dda:	3708      	adds	r7, #8
 8010ddc:	46bd      	mov	sp, r7
 8010dde:	bd80      	pop	{r7, pc}
 8010de0:	0801c924 	.word	0x0801c924
 8010de4:	0801c990 	.word	0x0801c990
 8010de8:	0801c968 	.word	0x0801c968

08010dec <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8010dec:	b580      	push	{r7, lr}
 8010dee:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8010df0:	f000 fea2 	bl	8011b38 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8010df4:	4b07      	ldr	r3, [pc, #28]	; (8010e14 <tcp_tmr+0x28>)
 8010df6:	781b      	ldrb	r3, [r3, #0]
 8010df8:	3301      	adds	r3, #1
 8010dfa:	b2da      	uxtb	r2, r3
 8010dfc:	4b05      	ldr	r3, [pc, #20]	; (8010e14 <tcp_tmr+0x28>)
 8010dfe:	701a      	strb	r2, [r3, #0]
 8010e00:	4b04      	ldr	r3, [pc, #16]	; (8010e14 <tcp_tmr+0x28>)
 8010e02:	781b      	ldrb	r3, [r3, #0]
 8010e04:	f003 0301 	and.w	r3, r3, #1
 8010e08:	2b00      	cmp	r3, #0
 8010e0a:	d001      	beq.n	8010e10 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8010e0c:	f000 fb54 	bl	80114b8 <tcp_slowtmr>
  }
}
 8010e10:	bf00      	nop
 8010e12:	bd80      	pop	{r7, pc}
 8010e14:	200080dd 	.word	0x200080dd

08010e18 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8010e18:	b580      	push	{r7, lr}
 8010e1a:	b084      	sub	sp, #16
 8010e1c:	af00      	add	r7, sp, #0
 8010e1e:	6078      	str	r0, [r7, #4]
 8010e20:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 8010e22:	683b      	ldr	r3, [r7, #0]
 8010e24:	2b00      	cmp	r3, #0
 8010e26:	d105      	bne.n	8010e34 <tcp_remove_listener+0x1c>
 8010e28:	4b0d      	ldr	r3, [pc, #52]	; (8010e60 <tcp_remove_listener+0x48>)
 8010e2a:	22ff      	movs	r2, #255	; 0xff
 8010e2c:	490d      	ldr	r1, [pc, #52]	; (8010e64 <tcp_remove_listener+0x4c>)
 8010e2e:	480e      	ldr	r0, [pc, #56]	; (8010e68 <tcp_remove_listener+0x50>)
 8010e30:	f008 fbd6 	bl	80195e0 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8010e34:	687b      	ldr	r3, [r7, #4]
 8010e36:	60fb      	str	r3, [r7, #12]
 8010e38:	e00a      	b.n	8010e50 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 8010e3a:	68fb      	ldr	r3, [r7, #12]
 8010e3c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010e3e:	683a      	ldr	r2, [r7, #0]
 8010e40:	429a      	cmp	r2, r3
 8010e42:	d102      	bne.n	8010e4a <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 8010e44:	68fb      	ldr	r3, [r7, #12]
 8010e46:	2200      	movs	r2, #0
 8010e48:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8010e4a:	68fb      	ldr	r3, [r7, #12]
 8010e4c:	68db      	ldr	r3, [r3, #12]
 8010e4e:	60fb      	str	r3, [r7, #12]
 8010e50:	68fb      	ldr	r3, [r7, #12]
 8010e52:	2b00      	cmp	r3, #0
 8010e54:	d1f1      	bne.n	8010e3a <tcp_remove_listener+0x22>
    }
  }
}
 8010e56:	bf00      	nop
 8010e58:	bf00      	nop
 8010e5a:	3710      	adds	r7, #16
 8010e5c:	46bd      	mov	sp, r7
 8010e5e:	bd80      	pop	{r7, pc}
 8010e60:	0801c924 	.word	0x0801c924
 8010e64:	0801c9ac 	.word	0x0801c9ac
 8010e68:	0801c968 	.word	0x0801c968

08010e6c <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8010e6c:	b580      	push	{r7, lr}
 8010e6e:	b084      	sub	sp, #16
 8010e70:	af00      	add	r7, sp, #0
 8010e72:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8010e74:	687b      	ldr	r3, [r7, #4]
 8010e76:	2b00      	cmp	r3, #0
 8010e78:	d106      	bne.n	8010e88 <tcp_listen_closed+0x1c>
 8010e7a:	4b14      	ldr	r3, [pc, #80]	; (8010ecc <tcp_listen_closed+0x60>)
 8010e7c:	f240 1211 	movw	r2, #273	; 0x111
 8010e80:	4913      	ldr	r1, [pc, #76]	; (8010ed0 <tcp_listen_closed+0x64>)
 8010e82:	4814      	ldr	r0, [pc, #80]	; (8010ed4 <tcp_listen_closed+0x68>)
 8010e84:	f008 fbac 	bl	80195e0 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8010e88:	687b      	ldr	r3, [r7, #4]
 8010e8a:	7d1b      	ldrb	r3, [r3, #20]
 8010e8c:	2b01      	cmp	r3, #1
 8010e8e:	d006      	beq.n	8010e9e <tcp_listen_closed+0x32>
 8010e90:	4b0e      	ldr	r3, [pc, #56]	; (8010ecc <tcp_listen_closed+0x60>)
 8010e92:	f44f 7289 	mov.w	r2, #274	; 0x112
 8010e96:	4910      	ldr	r1, [pc, #64]	; (8010ed8 <tcp_listen_closed+0x6c>)
 8010e98:	480e      	ldr	r0, [pc, #56]	; (8010ed4 <tcp_listen_closed+0x68>)
 8010e9a:	f008 fba1 	bl	80195e0 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8010e9e:	2301      	movs	r3, #1
 8010ea0:	60fb      	str	r3, [r7, #12]
 8010ea2:	e00b      	b.n	8010ebc <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8010ea4:	4a0d      	ldr	r2, [pc, #52]	; (8010edc <tcp_listen_closed+0x70>)
 8010ea6:	68fb      	ldr	r3, [r7, #12]
 8010ea8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010eac:	681b      	ldr	r3, [r3, #0]
 8010eae:	6879      	ldr	r1, [r7, #4]
 8010eb0:	4618      	mov	r0, r3
 8010eb2:	f7ff ffb1 	bl	8010e18 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8010eb6:	68fb      	ldr	r3, [r7, #12]
 8010eb8:	3301      	adds	r3, #1
 8010eba:	60fb      	str	r3, [r7, #12]
 8010ebc:	68fb      	ldr	r3, [r7, #12]
 8010ebe:	2b03      	cmp	r3, #3
 8010ec0:	d9f0      	bls.n	8010ea4 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8010ec2:	bf00      	nop
 8010ec4:	bf00      	nop
 8010ec6:	3710      	adds	r7, #16
 8010ec8:	46bd      	mov	sp, r7
 8010eca:	bd80      	pop	{r7, pc}
 8010ecc:	0801c924 	.word	0x0801c924
 8010ed0:	0801c9d4 	.word	0x0801c9d4
 8010ed4:	0801c968 	.word	0x0801c968
 8010ed8:	0801c9e0 	.word	0x0801c9e0
 8010edc:	0801e944 	.word	0x0801e944

08010ee0 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8010ee0:	b5b0      	push	{r4, r5, r7, lr}
 8010ee2:	b088      	sub	sp, #32
 8010ee4:	af04      	add	r7, sp, #16
 8010ee6:	6078      	str	r0, [r7, #4]
 8010ee8:	460b      	mov	r3, r1
 8010eea:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8010eec:	687b      	ldr	r3, [r7, #4]
 8010eee:	2b00      	cmp	r3, #0
 8010ef0:	d106      	bne.n	8010f00 <tcp_close_shutdown+0x20>
 8010ef2:	4b63      	ldr	r3, [pc, #396]	; (8011080 <tcp_close_shutdown+0x1a0>)
 8010ef4:	f44f 72af 	mov.w	r2, #350	; 0x15e
 8010ef8:	4962      	ldr	r1, [pc, #392]	; (8011084 <tcp_close_shutdown+0x1a4>)
 8010efa:	4863      	ldr	r0, [pc, #396]	; (8011088 <tcp_close_shutdown+0x1a8>)
 8010efc:	f008 fb70 	bl	80195e0 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8010f00:	78fb      	ldrb	r3, [r7, #3]
 8010f02:	2b00      	cmp	r3, #0
 8010f04:	d066      	beq.n	8010fd4 <tcp_close_shutdown+0xf4>
 8010f06:	687b      	ldr	r3, [r7, #4]
 8010f08:	7d1b      	ldrb	r3, [r3, #20]
 8010f0a:	2b04      	cmp	r3, #4
 8010f0c:	d003      	beq.n	8010f16 <tcp_close_shutdown+0x36>
 8010f0e:	687b      	ldr	r3, [r7, #4]
 8010f10:	7d1b      	ldrb	r3, [r3, #20]
 8010f12:	2b07      	cmp	r3, #7
 8010f14:	d15e      	bne.n	8010fd4 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 8010f16:	687b      	ldr	r3, [r7, #4]
 8010f18:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8010f1a:	2b00      	cmp	r3, #0
 8010f1c:	d104      	bne.n	8010f28 <tcp_close_shutdown+0x48>
 8010f1e:	687b      	ldr	r3, [r7, #4]
 8010f20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8010f22:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8010f26:	d055      	beq.n	8010fd4 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8010f28:	687b      	ldr	r3, [r7, #4]
 8010f2a:	8b5b      	ldrh	r3, [r3, #26]
 8010f2c:	f003 0310 	and.w	r3, r3, #16
 8010f30:	2b00      	cmp	r3, #0
 8010f32:	d106      	bne.n	8010f42 <tcp_close_shutdown+0x62>
 8010f34:	4b52      	ldr	r3, [pc, #328]	; (8011080 <tcp_close_shutdown+0x1a0>)
 8010f36:	f44f 72b2 	mov.w	r2, #356	; 0x164
 8010f3a:	4954      	ldr	r1, [pc, #336]	; (801108c <tcp_close_shutdown+0x1ac>)
 8010f3c:	4852      	ldr	r0, [pc, #328]	; (8011088 <tcp_close_shutdown+0x1a8>)
 8010f3e:	f008 fb4f 	bl	80195e0 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8010f42:	687b      	ldr	r3, [r7, #4]
 8010f44:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8010f46:	687b      	ldr	r3, [r7, #4]
 8010f48:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8010f4a:	687d      	ldr	r5, [r7, #4]
 8010f4c:	687b      	ldr	r3, [r7, #4]
 8010f4e:	3304      	adds	r3, #4
 8010f50:	687a      	ldr	r2, [r7, #4]
 8010f52:	8ad2      	ldrh	r2, [r2, #22]
 8010f54:	6879      	ldr	r1, [r7, #4]
 8010f56:	8b09      	ldrh	r1, [r1, #24]
 8010f58:	9102      	str	r1, [sp, #8]
 8010f5a:	9201      	str	r2, [sp, #4]
 8010f5c:	9300      	str	r3, [sp, #0]
 8010f5e:	462b      	mov	r3, r5
 8010f60:	4622      	mov	r2, r4
 8010f62:	4601      	mov	r1, r0
 8010f64:	6878      	ldr	r0, [r7, #4]
 8010f66:	f004 fe91 	bl	8015c8c <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 8010f6a:	6878      	ldr	r0, [r7, #4]
 8010f6c:	f001 f8c6 	bl	80120fc <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8010f70:	4b47      	ldr	r3, [pc, #284]	; (8011090 <tcp_close_shutdown+0x1b0>)
 8010f72:	681b      	ldr	r3, [r3, #0]
 8010f74:	687a      	ldr	r2, [r7, #4]
 8010f76:	429a      	cmp	r2, r3
 8010f78:	d105      	bne.n	8010f86 <tcp_close_shutdown+0xa6>
 8010f7a:	4b45      	ldr	r3, [pc, #276]	; (8011090 <tcp_close_shutdown+0x1b0>)
 8010f7c:	681b      	ldr	r3, [r3, #0]
 8010f7e:	68db      	ldr	r3, [r3, #12]
 8010f80:	4a43      	ldr	r2, [pc, #268]	; (8011090 <tcp_close_shutdown+0x1b0>)
 8010f82:	6013      	str	r3, [r2, #0]
 8010f84:	e013      	b.n	8010fae <tcp_close_shutdown+0xce>
 8010f86:	4b42      	ldr	r3, [pc, #264]	; (8011090 <tcp_close_shutdown+0x1b0>)
 8010f88:	681b      	ldr	r3, [r3, #0]
 8010f8a:	60fb      	str	r3, [r7, #12]
 8010f8c:	e00c      	b.n	8010fa8 <tcp_close_shutdown+0xc8>
 8010f8e:	68fb      	ldr	r3, [r7, #12]
 8010f90:	68db      	ldr	r3, [r3, #12]
 8010f92:	687a      	ldr	r2, [r7, #4]
 8010f94:	429a      	cmp	r2, r3
 8010f96:	d104      	bne.n	8010fa2 <tcp_close_shutdown+0xc2>
 8010f98:	687b      	ldr	r3, [r7, #4]
 8010f9a:	68da      	ldr	r2, [r3, #12]
 8010f9c:	68fb      	ldr	r3, [r7, #12]
 8010f9e:	60da      	str	r2, [r3, #12]
 8010fa0:	e005      	b.n	8010fae <tcp_close_shutdown+0xce>
 8010fa2:	68fb      	ldr	r3, [r7, #12]
 8010fa4:	68db      	ldr	r3, [r3, #12]
 8010fa6:	60fb      	str	r3, [r7, #12]
 8010fa8:	68fb      	ldr	r3, [r7, #12]
 8010faa:	2b00      	cmp	r3, #0
 8010fac:	d1ef      	bne.n	8010f8e <tcp_close_shutdown+0xae>
 8010fae:	687b      	ldr	r3, [r7, #4]
 8010fb0:	2200      	movs	r2, #0
 8010fb2:	60da      	str	r2, [r3, #12]
 8010fb4:	4b37      	ldr	r3, [pc, #220]	; (8011094 <tcp_close_shutdown+0x1b4>)
 8010fb6:	2201      	movs	r2, #1
 8010fb8:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 8010fba:	4b37      	ldr	r3, [pc, #220]	; (8011098 <tcp_close_shutdown+0x1b8>)
 8010fbc:	681b      	ldr	r3, [r3, #0]
 8010fbe:	687a      	ldr	r2, [r7, #4]
 8010fc0:	429a      	cmp	r2, r3
 8010fc2:	d102      	bne.n	8010fca <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 8010fc4:	f003 fd5e 	bl	8014a84 <tcp_trigger_input_pcb_close>
 8010fc8:	e002      	b.n	8010fd0 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 8010fca:	6878      	ldr	r0, [r7, #4]
 8010fcc:	f7ff fed6 	bl	8010d7c <tcp_free>
      }
      return ERR_OK;
 8010fd0:	2300      	movs	r3, #0
 8010fd2:	e050      	b.n	8011076 <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8010fd4:	687b      	ldr	r3, [r7, #4]
 8010fd6:	7d1b      	ldrb	r3, [r3, #20]
 8010fd8:	2b02      	cmp	r3, #2
 8010fda:	d03b      	beq.n	8011054 <tcp_close_shutdown+0x174>
 8010fdc:	2b02      	cmp	r3, #2
 8010fde:	dc44      	bgt.n	801106a <tcp_close_shutdown+0x18a>
 8010fe0:	2b00      	cmp	r3, #0
 8010fe2:	d002      	beq.n	8010fea <tcp_close_shutdown+0x10a>
 8010fe4:	2b01      	cmp	r3, #1
 8010fe6:	d02a      	beq.n	801103e <tcp_close_shutdown+0x15e>
 8010fe8:	e03f      	b.n	801106a <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 8010fea:	687b      	ldr	r3, [r7, #4]
 8010fec:	8adb      	ldrh	r3, [r3, #22]
 8010fee:	2b00      	cmp	r3, #0
 8010ff0:	d021      	beq.n	8011036 <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8010ff2:	4b2a      	ldr	r3, [pc, #168]	; (801109c <tcp_close_shutdown+0x1bc>)
 8010ff4:	681b      	ldr	r3, [r3, #0]
 8010ff6:	687a      	ldr	r2, [r7, #4]
 8010ff8:	429a      	cmp	r2, r3
 8010ffa:	d105      	bne.n	8011008 <tcp_close_shutdown+0x128>
 8010ffc:	4b27      	ldr	r3, [pc, #156]	; (801109c <tcp_close_shutdown+0x1bc>)
 8010ffe:	681b      	ldr	r3, [r3, #0]
 8011000:	68db      	ldr	r3, [r3, #12]
 8011002:	4a26      	ldr	r2, [pc, #152]	; (801109c <tcp_close_shutdown+0x1bc>)
 8011004:	6013      	str	r3, [r2, #0]
 8011006:	e013      	b.n	8011030 <tcp_close_shutdown+0x150>
 8011008:	4b24      	ldr	r3, [pc, #144]	; (801109c <tcp_close_shutdown+0x1bc>)
 801100a:	681b      	ldr	r3, [r3, #0]
 801100c:	60bb      	str	r3, [r7, #8]
 801100e:	e00c      	b.n	801102a <tcp_close_shutdown+0x14a>
 8011010:	68bb      	ldr	r3, [r7, #8]
 8011012:	68db      	ldr	r3, [r3, #12]
 8011014:	687a      	ldr	r2, [r7, #4]
 8011016:	429a      	cmp	r2, r3
 8011018:	d104      	bne.n	8011024 <tcp_close_shutdown+0x144>
 801101a:	687b      	ldr	r3, [r7, #4]
 801101c:	68da      	ldr	r2, [r3, #12]
 801101e:	68bb      	ldr	r3, [r7, #8]
 8011020:	60da      	str	r2, [r3, #12]
 8011022:	e005      	b.n	8011030 <tcp_close_shutdown+0x150>
 8011024:	68bb      	ldr	r3, [r7, #8]
 8011026:	68db      	ldr	r3, [r3, #12]
 8011028:	60bb      	str	r3, [r7, #8]
 801102a:	68bb      	ldr	r3, [r7, #8]
 801102c:	2b00      	cmp	r3, #0
 801102e:	d1ef      	bne.n	8011010 <tcp_close_shutdown+0x130>
 8011030:	687b      	ldr	r3, [r7, #4]
 8011032:	2200      	movs	r2, #0
 8011034:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 8011036:	6878      	ldr	r0, [r7, #4]
 8011038:	f7ff fea0 	bl	8010d7c <tcp_free>
      break;
 801103c:	e01a      	b.n	8011074 <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 801103e:	6878      	ldr	r0, [r7, #4]
 8011040:	f7ff ff14 	bl	8010e6c <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8011044:	6879      	ldr	r1, [r7, #4]
 8011046:	4816      	ldr	r0, [pc, #88]	; (80110a0 <tcp_close_shutdown+0x1c0>)
 8011048:	f001 f8a8 	bl	801219c <tcp_pcb_remove>
      tcp_free_listen(pcb);
 801104c:	6878      	ldr	r0, [r7, #4]
 801104e:	f7ff feb1 	bl	8010db4 <tcp_free_listen>
      break;
 8011052:	e00f      	b.n	8011074 <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8011054:	6879      	ldr	r1, [r7, #4]
 8011056:	480e      	ldr	r0, [pc, #56]	; (8011090 <tcp_close_shutdown+0x1b0>)
 8011058:	f001 f8a0 	bl	801219c <tcp_pcb_remove>
 801105c:	4b0d      	ldr	r3, [pc, #52]	; (8011094 <tcp_close_shutdown+0x1b4>)
 801105e:	2201      	movs	r2, #1
 8011060:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 8011062:	6878      	ldr	r0, [r7, #4]
 8011064:	f7ff fe8a 	bl	8010d7c <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 8011068:	e004      	b.n	8011074 <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 801106a:	6878      	ldr	r0, [r7, #4]
 801106c:	f000 f81a 	bl	80110a4 <tcp_close_shutdown_fin>
 8011070:	4603      	mov	r3, r0
 8011072:	e000      	b.n	8011076 <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 8011074:	2300      	movs	r3, #0
}
 8011076:	4618      	mov	r0, r3
 8011078:	3710      	adds	r7, #16
 801107a:	46bd      	mov	sp, r7
 801107c:	bdb0      	pop	{r4, r5, r7, pc}
 801107e:	bf00      	nop
 8011080:	0801c924 	.word	0x0801c924
 8011084:	0801c9f8 	.word	0x0801c9f8
 8011088:	0801c968 	.word	0x0801c968
 801108c:	0801ca18 	.word	0x0801ca18
 8011090:	200080d4 	.word	0x200080d4
 8011094:	200080dc 	.word	0x200080dc
 8011098:	20008114 	.word	0x20008114
 801109c:	200080cc 	.word	0x200080cc
 80110a0:	200080d0 	.word	0x200080d0

080110a4 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 80110a4:	b580      	push	{r7, lr}
 80110a6:	b084      	sub	sp, #16
 80110a8:	af00      	add	r7, sp, #0
 80110aa:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 80110ac:	687b      	ldr	r3, [r7, #4]
 80110ae:	2b00      	cmp	r3, #0
 80110b0:	d106      	bne.n	80110c0 <tcp_close_shutdown_fin+0x1c>
 80110b2:	4b2e      	ldr	r3, [pc, #184]	; (801116c <tcp_close_shutdown_fin+0xc8>)
 80110b4:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 80110b8:	492d      	ldr	r1, [pc, #180]	; (8011170 <tcp_close_shutdown_fin+0xcc>)
 80110ba:	482e      	ldr	r0, [pc, #184]	; (8011174 <tcp_close_shutdown_fin+0xd0>)
 80110bc:	f008 fa90 	bl	80195e0 <iprintf>

  switch (pcb->state) {
 80110c0:	687b      	ldr	r3, [r7, #4]
 80110c2:	7d1b      	ldrb	r3, [r3, #20]
 80110c4:	2b07      	cmp	r3, #7
 80110c6:	d020      	beq.n	801110a <tcp_close_shutdown_fin+0x66>
 80110c8:	2b07      	cmp	r3, #7
 80110ca:	dc2b      	bgt.n	8011124 <tcp_close_shutdown_fin+0x80>
 80110cc:	2b03      	cmp	r3, #3
 80110ce:	d002      	beq.n	80110d6 <tcp_close_shutdown_fin+0x32>
 80110d0:	2b04      	cmp	r3, #4
 80110d2:	d00d      	beq.n	80110f0 <tcp_close_shutdown_fin+0x4c>
 80110d4:	e026      	b.n	8011124 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 80110d6:	6878      	ldr	r0, [r7, #4]
 80110d8:	f003 fee6 	bl	8014ea8 <tcp_send_fin>
 80110dc:	4603      	mov	r3, r0
 80110de:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 80110e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80110e4:	2b00      	cmp	r3, #0
 80110e6:	d11f      	bne.n	8011128 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 80110e8:	687b      	ldr	r3, [r7, #4]
 80110ea:	2205      	movs	r2, #5
 80110ec:	751a      	strb	r2, [r3, #20]
      }
      break;
 80110ee:	e01b      	b.n	8011128 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 80110f0:	6878      	ldr	r0, [r7, #4]
 80110f2:	f003 fed9 	bl	8014ea8 <tcp_send_fin>
 80110f6:	4603      	mov	r3, r0
 80110f8:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 80110fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80110fe:	2b00      	cmp	r3, #0
 8011100:	d114      	bne.n	801112c <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 8011102:	687b      	ldr	r3, [r7, #4]
 8011104:	2205      	movs	r2, #5
 8011106:	751a      	strb	r2, [r3, #20]
      }
      break;
 8011108:	e010      	b.n	801112c <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 801110a:	6878      	ldr	r0, [r7, #4]
 801110c:	f003 fecc 	bl	8014ea8 <tcp_send_fin>
 8011110:	4603      	mov	r3, r0
 8011112:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8011114:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011118:	2b00      	cmp	r3, #0
 801111a:	d109      	bne.n	8011130 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 801111c:	687b      	ldr	r3, [r7, #4]
 801111e:	2209      	movs	r2, #9
 8011120:	751a      	strb	r2, [r3, #20]
      }
      break;
 8011122:	e005      	b.n	8011130 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 8011124:	2300      	movs	r3, #0
 8011126:	e01c      	b.n	8011162 <tcp_close_shutdown_fin+0xbe>
      break;
 8011128:	bf00      	nop
 801112a:	e002      	b.n	8011132 <tcp_close_shutdown_fin+0x8e>
      break;
 801112c:	bf00      	nop
 801112e:	e000      	b.n	8011132 <tcp_close_shutdown_fin+0x8e>
      break;
 8011130:	bf00      	nop
  }

  if (err == ERR_OK) {
 8011132:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011136:	2b00      	cmp	r3, #0
 8011138:	d103      	bne.n	8011142 <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 801113a:	6878      	ldr	r0, [r7, #4]
 801113c:	f003 fff2 	bl	8015124 <tcp_output>
 8011140:	e00d      	b.n	801115e <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 8011142:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011146:	f1b3 3fff 	cmp.w	r3, #4294967295
 801114a:	d108      	bne.n	801115e <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 801114c:	687b      	ldr	r3, [r7, #4]
 801114e:	8b5b      	ldrh	r3, [r3, #26]
 8011150:	f043 0308 	orr.w	r3, r3, #8
 8011154:	b29a      	uxth	r2, r3
 8011156:	687b      	ldr	r3, [r7, #4]
 8011158:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 801115a:	2300      	movs	r3, #0
 801115c:	e001      	b.n	8011162 <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 801115e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8011162:	4618      	mov	r0, r3
 8011164:	3710      	adds	r7, #16
 8011166:	46bd      	mov	sp, r7
 8011168:	bd80      	pop	{r7, pc}
 801116a:	bf00      	nop
 801116c:	0801c924 	.word	0x0801c924
 8011170:	0801c9d4 	.word	0x0801c9d4
 8011174:	0801c968 	.word	0x0801c968

08011178 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 8011178:	b580      	push	{r7, lr}
 801117a:	b082      	sub	sp, #8
 801117c:	af00      	add	r7, sp, #0
 801117e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8011180:	687b      	ldr	r3, [r7, #4]
 8011182:	2b00      	cmp	r3, #0
 8011184:	d109      	bne.n	801119a <tcp_close+0x22>
 8011186:	4b0f      	ldr	r3, [pc, #60]	; (80111c4 <tcp_close+0x4c>)
 8011188:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 801118c:	490e      	ldr	r1, [pc, #56]	; (80111c8 <tcp_close+0x50>)
 801118e:	480f      	ldr	r0, [pc, #60]	; (80111cc <tcp_close+0x54>)
 8011190:	f008 fa26 	bl	80195e0 <iprintf>
 8011194:	f06f 030f 	mvn.w	r3, #15
 8011198:	e00f      	b.n	80111ba <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 801119a:	687b      	ldr	r3, [r7, #4]
 801119c:	7d1b      	ldrb	r3, [r3, #20]
 801119e:	2b01      	cmp	r3, #1
 80111a0:	d006      	beq.n	80111b0 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 80111a2:	687b      	ldr	r3, [r7, #4]
 80111a4:	8b5b      	ldrh	r3, [r3, #26]
 80111a6:	f043 0310 	orr.w	r3, r3, #16
 80111aa:	b29a      	uxth	r2, r3
 80111ac:	687b      	ldr	r3, [r7, #4]
 80111ae:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 80111b0:	2101      	movs	r1, #1
 80111b2:	6878      	ldr	r0, [r7, #4]
 80111b4:	f7ff fe94 	bl	8010ee0 <tcp_close_shutdown>
 80111b8:	4603      	mov	r3, r0
}
 80111ba:	4618      	mov	r0, r3
 80111bc:	3708      	adds	r7, #8
 80111be:	46bd      	mov	sp, r7
 80111c0:	bd80      	pop	{r7, pc}
 80111c2:	bf00      	nop
 80111c4:	0801c924 	.word	0x0801c924
 80111c8:	0801ca34 	.word	0x0801ca34
 80111cc:	0801c968 	.word	0x0801c968

080111d0 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 80111d0:	b580      	push	{r7, lr}
 80111d2:	b08e      	sub	sp, #56	; 0x38
 80111d4:	af04      	add	r7, sp, #16
 80111d6:	6078      	str	r0, [r7, #4]
 80111d8:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 80111da:	687b      	ldr	r3, [r7, #4]
 80111dc:	2b00      	cmp	r3, #0
 80111de:	d107      	bne.n	80111f0 <tcp_abandon+0x20>
 80111e0:	4b52      	ldr	r3, [pc, #328]	; (801132c <tcp_abandon+0x15c>)
 80111e2:	f240 223d 	movw	r2, #573	; 0x23d
 80111e6:	4952      	ldr	r1, [pc, #328]	; (8011330 <tcp_abandon+0x160>)
 80111e8:	4852      	ldr	r0, [pc, #328]	; (8011334 <tcp_abandon+0x164>)
 80111ea:	f008 f9f9 	bl	80195e0 <iprintf>
 80111ee:	e099      	b.n	8011324 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 80111f0:	687b      	ldr	r3, [r7, #4]
 80111f2:	7d1b      	ldrb	r3, [r3, #20]
 80111f4:	2b01      	cmp	r3, #1
 80111f6:	d106      	bne.n	8011206 <tcp_abandon+0x36>
 80111f8:	4b4c      	ldr	r3, [pc, #304]	; (801132c <tcp_abandon+0x15c>)
 80111fa:	f44f 7210 	mov.w	r2, #576	; 0x240
 80111fe:	494e      	ldr	r1, [pc, #312]	; (8011338 <tcp_abandon+0x168>)
 8011200:	484c      	ldr	r0, [pc, #304]	; (8011334 <tcp_abandon+0x164>)
 8011202:	f008 f9ed 	bl	80195e0 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8011206:	687b      	ldr	r3, [r7, #4]
 8011208:	7d1b      	ldrb	r3, [r3, #20]
 801120a:	2b0a      	cmp	r3, #10
 801120c:	d107      	bne.n	801121e <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 801120e:	6879      	ldr	r1, [r7, #4]
 8011210:	484a      	ldr	r0, [pc, #296]	; (801133c <tcp_abandon+0x16c>)
 8011212:	f000 ffc3 	bl	801219c <tcp_pcb_remove>
    tcp_free(pcb);
 8011216:	6878      	ldr	r0, [r7, #4]
 8011218:	f7ff fdb0 	bl	8010d7c <tcp_free>
 801121c:	e082      	b.n	8011324 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 801121e:	2300      	movs	r3, #0
 8011220:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 8011222:	2300      	movs	r3, #0
 8011224:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 8011226:	687b      	ldr	r3, [r7, #4]
 8011228:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801122a:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 801122c:	687b      	ldr	r3, [r7, #4]
 801122e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011230:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 8011232:	687b      	ldr	r3, [r7, #4]
 8011234:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011238:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 801123a:	687b      	ldr	r3, [r7, #4]
 801123c:	691b      	ldr	r3, [r3, #16]
 801123e:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 8011240:	687b      	ldr	r3, [r7, #4]
 8011242:	7d1b      	ldrb	r3, [r3, #20]
 8011244:	2b00      	cmp	r3, #0
 8011246:	d126      	bne.n	8011296 <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 8011248:	687b      	ldr	r3, [r7, #4]
 801124a:	8adb      	ldrh	r3, [r3, #22]
 801124c:	2b00      	cmp	r3, #0
 801124e:	d02e      	beq.n	80112ae <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8011250:	4b3b      	ldr	r3, [pc, #236]	; (8011340 <tcp_abandon+0x170>)
 8011252:	681b      	ldr	r3, [r3, #0]
 8011254:	687a      	ldr	r2, [r7, #4]
 8011256:	429a      	cmp	r2, r3
 8011258:	d105      	bne.n	8011266 <tcp_abandon+0x96>
 801125a:	4b39      	ldr	r3, [pc, #228]	; (8011340 <tcp_abandon+0x170>)
 801125c:	681b      	ldr	r3, [r3, #0]
 801125e:	68db      	ldr	r3, [r3, #12]
 8011260:	4a37      	ldr	r2, [pc, #220]	; (8011340 <tcp_abandon+0x170>)
 8011262:	6013      	str	r3, [r2, #0]
 8011264:	e013      	b.n	801128e <tcp_abandon+0xbe>
 8011266:	4b36      	ldr	r3, [pc, #216]	; (8011340 <tcp_abandon+0x170>)
 8011268:	681b      	ldr	r3, [r3, #0]
 801126a:	61fb      	str	r3, [r7, #28]
 801126c:	e00c      	b.n	8011288 <tcp_abandon+0xb8>
 801126e:	69fb      	ldr	r3, [r7, #28]
 8011270:	68db      	ldr	r3, [r3, #12]
 8011272:	687a      	ldr	r2, [r7, #4]
 8011274:	429a      	cmp	r2, r3
 8011276:	d104      	bne.n	8011282 <tcp_abandon+0xb2>
 8011278:	687b      	ldr	r3, [r7, #4]
 801127a:	68da      	ldr	r2, [r3, #12]
 801127c:	69fb      	ldr	r3, [r7, #28]
 801127e:	60da      	str	r2, [r3, #12]
 8011280:	e005      	b.n	801128e <tcp_abandon+0xbe>
 8011282:	69fb      	ldr	r3, [r7, #28]
 8011284:	68db      	ldr	r3, [r3, #12]
 8011286:	61fb      	str	r3, [r7, #28]
 8011288:	69fb      	ldr	r3, [r7, #28]
 801128a:	2b00      	cmp	r3, #0
 801128c:	d1ef      	bne.n	801126e <tcp_abandon+0x9e>
 801128e:	687b      	ldr	r3, [r7, #4]
 8011290:	2200      	movs	r2, #0
 8011292:	60da      	str	r2, [r3, #12]
 8011294:	e00b      	b.n	80112ae <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 8011296:	683b      	ldr	r3, [r7, #0]
 8011298:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 801129a:	687b      	ldr	r3, [r7, #4]
 801129c:	8adb      	ldrh	r3, [r3, #22]
 801129e:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 80112a0:	6879      	ldr	r1, [r7, #4]
 80112a2:	4828      	ldr	r0, [pc, #160]	; (8011344 <tcp_abandon+0x174>)
 80112a4:	f000 ff7a 	bl	801219c <tcp_pcb_remove>
 80112a8:	4b27      	ldr	r3, [pc, #156]	; (8011348 <tcp_abandon+0x178>)
 80112aa:	2201      	movs	r2, #1
 80112ac:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 80112ae:	687b      	ldr	r3, [r7, #4]
 80112b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80112b2:	2b00      	cmp	r3, #0
 80112b4:	d004      	beq.n	80112c0 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 80112b6:	687b      	ldr	r3, [r7, #4]
 80112b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80112ba:	4618      	mov	r0, r3
 80112bc:	f000 fd1c 	bl	8011cf8 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 80112c0:	687b      	ldr	r3, [r7, #4]
 80112c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80112c4:	2b00      	cmp	r3, #0
 80112c6:	d004      	beq.n	80112d2 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 80112c8:	687b      	ldr	r3, [r7, #4]
 80112ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80112cc:	4618      	mov	r0, r3
 80112ce:	f000 fd13 	bl	8011cf8 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 80112d2:	687b      	ldr	r3, [r7, #4]
 80112d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80112d6:	2b00      	cmp	r3, #0
 80112d8:	d004      	beq.n	80112e4 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 80112da:	687b      	ldr	r3, [r7, #4]
 80112dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80112de:	4618      	mov	r0, r3
 80112e0:	f000 fd0a 	bl	8011cf8 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 80112e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80112e6:	2b00      	cmp	r3, #0
 80112e8:	d00e      	beq.n	8011308 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 80112ea:	6879      	ldr	r1, [r7, #4]
 80112ec:	687b      	ldr	r3, [r7, #4]
 80112ee:	3304      	adds	r3, #4
 80112f0:	687a      	ldr	r2, [r7, #4]
 80112f2:	8b12      	ldrh	r2, [r2, #24]
 80112f4:	9202      	str	r2, [sp, #8]
 80112f6:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80112f8:	9201      	str	r2, [sp, #4]
 80112fa:	9300      	str	r3, [sp, #0]
 80112fc:	460b      	mov	r3, r1
 80112fe:	697a      	ldr	r2, [r7, #20]
 8011300:	69b9      	ldr	r1, [r7, #24]
 8011302:	6878      	ldr	r0, [r7, #4]
 8011304:	f004 fcc2 	bl	8015c8c <tcp_rst>
    }
    last_state = pcb->state;
 8011308:	687b      	ldr	r3, [r7, #4]
 801130a:	7d1b      	ldrb	r3, [r3, #20]
 801130c:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 801130e:	6878      	ldr	r0, [r7, #4]
 8011310:	f7ff fd34 	bl	8010d7c <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8011314:	693b      	ldr	r3, [r7, #16]
 8011316:	2b00      	cmp	r3, #0
 8011318:	d004      	beq.n	8011324 <tcp_abandon+0x154>
 801131a:	693b      	ldr	r3, [r7, #16]
 801131c:	f06f 010c 	mvn.w	r1, #12
 8011320:	68f8      	ldr	r0, [r7, #12]
 8011322:	4798      	blx	r3
  }
}
 8011324:	3728      	adds	r7, #40	; 0x28
 8011326:	46bd      	mov	sp, r7
 8011328:	bd80      	pop	{r7, pc}
 801132a:	bf00      	nop
 801132c:	0801c924 	.word	0x0801c924
 8011330:	0801ca68 	.word	0x0801ca68
 8011334:	0801c968 	.word	0x0801c968
 8011338:	0801ca84 	.word	0x0801ca84
 801133c:	200080d8 	.word	0x200080d8
 8011340:	200080cc 	.word	0x200080cc
 8011344:	200080d4 	.word	0x200080d4
 8011348:	200080dc 	.word	0x200080dc

0801134c <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 801134c:	b580      	push	{r7, lr}
 801134e:	b082      	sub	sp, #8
 8011350:	af00      	add	r7, sp, #0
 8011352:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 8011354:	2101      	movs	r1, #1
 8011356:	6878      	ldr	r0, [r7, #4]
 8011358:	f7ff ff3a 	bl	80111d0 <tcp_abandon>
}
 801135c:	bf00      	nop
 801135e:	3708      	adds	r7, #8
 8011360:	46bd      	mov	sp, r7
 8011362:	bd80      	pop	{r7, pc}

08011364 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 8011364:	b580      	push	{r7, lr}
 8011366:	b084      	sub	sp, #16
 8011368:	af00      	add	r7, sp, #0
 801136a:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 801136c:	687b      	ldr	r3, [r7, #4]
 801136e:	2b00      	cmp	r3, #0
 8011370:	d106      	bne.n	8011380 <tcp_update_rcv_ann_wnd+0x1c>
 8011372:	4b25      	ldr	r3, [pc, #148]	; (8011408 <tcp_update_rcv_ann_wnd+0xa4>)
 8011374:	f240 32a6 	movw	r2, #934	; 0x3a6
 8011378:	4924      	ldr	r1, [pc, #144]	; (801140c <tcp_update_rcv_ann_wnd+0xa8>)
 801137a:	4825      	ldr	r0, [pc, #148]	; (8011410 <tcp_update_rcv_ann_wnd+0xac>)
 801137c:	f008 f930 	bl	80195e0 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8011380:	687b      	ldr	r3, [r7, #4]
 8011382:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011384:	687a      	ldr	r2, [r7, #4]
 8011386:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8011388:	4413      	add	r3, r2
 801138a:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 801138c:	687b      	ldr	r3, [r7, #4]
 801138e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011390:	687a      	ldr	r2, [r7, #4]
 8011392:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 8011394:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 8011398:	bf28      	it	cs
 801139a:	f44f 6286 	movcs.w	r2, #1072	; 0x430
 801139e:	b292      	uxth	r2, r2
 80113a0:	4413      	add	r3, r2
 80113a2:	68fa      	ldr	r2, [r7, #12]
 80113a4:	1ad3      	subs	r3, r2, r3
 80113a6:	2b00      	cmp	r3, #0
 80113a8:	db08      	blt.n	80113bc <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 80113aa:	687b      	ldr	r3, [r7, #4]
 80113ac:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80113ae:	687b      	ldr	r3, [r7, #4]
 80113b0:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 80113b2:	687b      	ldr	r3, [r7, #4]
 80113b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80113b6:	68fa      	ldr	r2, [r7, #12]
 80113b8:	1ad3      	subs	r3, r2, r3
 80113ba:	e020      	b.n	80113fe <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 80113bc:	687b      	ldr	r3, [r7, #4]
 80113be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80113c0:	687b      	ldr	r3, [r7, #4]
 80113c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80113c4:	1ad3      	subs	r3, r2, r3
 80113c6:	2b00      	cmp	r3, #0
 80113c8:	dd03      	ble.n	80113d2 <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 80113ca:	687b      	ldr	r3, [r7, #4]
 80113cc:	2200      	movs	r2, #0
 80113ce:	855a      	strh	r2, [r3, #42]	; 0x2a
 80113d0:	e014      	b.n	80113fc <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 80113d2:	687b      	ldr	r3, [r7, #4]
 80113d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80113d6:	687b      	ldr	r3, [r7, #4]
 80113d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80113da:	1ad3      	subs	r3, r2, r3
 80113dc:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 80113de:	68bb      	ldr	r3, [r7, #8]
 80113e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80113e4:	d306      	bcc.n	80113f4 <tcp_update_rcv_ann_wnd+0x90>
 80113e6:	4b08      	ldr	r3, [pc, #32]	; (8011408 <tcp_update_rcv_ann_wnd+0xa4>)
 80113e8:	f240 32b6 	movw	r2, #950	; 0x3b6
 80113ec:	4909      	ldr	r1, [pc, #36]	; (8011414 <tcp_update_rcv_ann_wnd+0xb0>)
 80113ee:	4808      	ldr	r0, [pc, #32]	; (8011410 <tcp_update_rcv_ann_wnd+0xac>)
 80113f0:	f008 f8f6 	bl	80195e0 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 80113f4:	68bb      	ldr	r3, [r7, #8]
 80113f6:	b29a      	uxth	r2, r3
 80113f8:	687b      	ldr	r3, [r7, #4]
 80113fa:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 80113fc:	2300      	movs	r3, #0
  }
}
 80113fe:	4618      	mov	r0, r3
 8011400:	3710      	adds	r7, #16
 8011402:	46bd      	mov	sp, r7
 8011404:	bd80      	pop	{r7, pc}
 8011406:	bf00      	nop
 8011408:	0801c924 	.word	0x0801c924
 801140c:	0801cb80 	.word	0x0801cb80
 8011410:	0801c968 	.word	0x0801c968
 8011414:	0801cba4 	.word	0x0801cba4

08011418 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 8011418:	b580      	push	{r7, lr}
 801141a:	b084      	sub	sp, #16
 801141c:	af00      	add	r7, sp, #0
 801141e:	6078      	str	r0, [r7, #4]
 8011420:	460b      	mov	r3, r1
 8011422:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8011424:	687b      	ldr	r3, [r7, #4]
 8011426:	2b00      	cmp	r3, #0
 8011428:	d107      	bne.n	801143a <tcp_recved+0x22>
 801142a:	4b1f      	ldr	r3, [pc, #124]	; (80114a8 <tcp_recved+0x90>)
 801142c:	f240 32cf 	movw	r2, #975	; 0x3cf
 8011430:	491e      	ldr	r1, [pc, #120]	; (80114ac <tcp_recved+0x94>)
 8011432:	481f      	ldr	r0, [pc, #124]	; (80114b0 <tcp_recved+0x98>)
 8011434:	f008 f8d4 	bl	80195e0 <iprintf>
 8011438:	e032      	b.n	80114a0 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 801143a:	687b      	ldr	r3, [r7, #4]
 801143c:	7d1b      	ldrb	r3, [r3, #20]
 801143e:	2b01      	cmp	r3, #1
 8011440:	d106      	bne.n	8011450 <tcp_recved+0x38>
 8011442:	4b19      	ldr	r3, [pc, #100]	; (80114a8 <tcp_recved+0x90>)
 8011444:	f240 32d2 	movw	r2, #978	; 0x3d2
 8011448:	491a      	ldr	r1, [pc, #104]	; (80114b4 <tcp_recved+0x9c>)
 801144a:	4819      	ldr	r0, [pc, #100]	; (80114b0 <tcp_recved+0x98>)
 801144c:	f008 f8c8 	bl	80195e0 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8011450:	687b      	ldr	r3, [r7, #4]
 8011452:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8011454:	887b      	ldrh	r3, [r7, #2]
 8011456:	4413      	add	r3, r2
 8011458:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 801145a:	89fb      	ldrh	r3, [r7, #14]
 801145c:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8011460:	d804      	bhi.n	801146c <tcp_recved+0x54>
 8011462:	687b      	ldr	r3, [r7, #4]
 8011464:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011466:	89fa      	ldrh	r2, [r7, #14]
 8011468:	429a      	cmp	r2, r3
 801146a:	d204      	bcs.n	8011476 <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 801146c:	687b      	ldr	r3, [r7, #4]
 801146e:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8011472:	851a      	strh	r2, [r3, #40]	; 0x28
 8011474:	e002      	b.n	801147c <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 8011476:	687b      	ldr	r3, [r7, #4]
 8011478:	89fa      	ldrh	r2, [r7, #14]
 801147a:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 801147c:	6878      	ldr	r0, [r7, #4]
 801147e:	f7ff ff71 	bl	8011364 <tcp_update_rcv_ann_wnd>
 8011482:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 8011484:	68bb      	ldr	r3, [r7, #8]
 8011486:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 801148a:	d309      	bcc.n	80114a0 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 801148c:	687b      	ldr	r3, [r7, #4]
 801148e:	8b5b      	ldrh	r3, [r3, #26]
 8011490:	f043 0302 	orr.w	r3, r3, #2
 8011494:	b29a      	uxth	r2, r3
 8011496:	687b      	ldr	r3, [r7, #4]
 8011498:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 801149a:	6878      	ldr	r0, [r7, #4]
 801149c:	f003 fe42 	bl	8015124 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 80114a0:	3710      	adds	r7, #16
 80114a2:	46bd      	mov	sp, r7
 80114a4:	bd80      	pop	{r7, pc}
 80114a6:	bf00      	nop
 80114a8:	0801c924 	.word	0x0801c924
 80114ac:	0801cbc0 	.word	0x0801cbc0
 80114b0:	0801c968 	.word	0x0801c968
 80114b4:	0801cbd8 	.word	0x0801cbd8

080114b8 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 80114b8:	b5b0      	push	{r4, r5, r7, lr}
 80114ba:	b090      	sub	sp, #64	; 0x40
 80114bc:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 80114be:	2300      	movs	r3, #0
 80114c0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 80114c4:	4b94      	ldr	r3, [pc, #592]	; (8011718 <tcp_slowtmr+0x260>)
 80114c6:	681b      	ldr	r3, [r3, #0]
 80114c8:	3301      	adds	r3, #1
 80114ca:	4a93      	ldr	r2, [pc, #588]	; (8011718 <tcp_slowtmr+0x260>)
 80114cc:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 80114ce:	4b93      	ldr	r3, [pc, #588]	; (801171c <tcp_slowtmr+0x264>)
 80114d0:	781b      	ldrb	r3, [r3, #0]
 80114d2:	3301      	adds	r3, #1
 80114d4:	b2da      	uxtb	r2, r3
 80114d6:	4b91      	ldr	r3, [pc, #580]	; (801171c <tcp_slowtmr+0x264>)
 80114d8:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 80114da:	2300      	movs	r3, #0
 80114dc:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 80114de:	4b90      	ldr	r3, [pc, #576]	; (8011720 <tcp_slowtmr+0x268>)
 80114e0:	681b      	ldr	r3, [r3, #0]
 80114e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 80114e4:	e29d      	b.n	8011a22 <tcp_slowtmr+0x56a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 80114e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114e8:	7d1b      	ldrb	r3, [r3, #20]
 80114ea:	2b00      	cmp	r3, #0
 80114ec:	d106      	bne.n	80114fc <tcp_slowtmr+0x44>
 80114ee:	4b8d      	ldr	r3, [pc, #564]	; (8011724 <tcp_slowtmr+0x26c>)
 80114f0:	f240 42be 	movw	r2, #1214	; 0x4be
 80114f4:	498c      	ldr	r1, [pc, #560]	; (8011728 <tcp_slowtmr+0x270>)
 80114f6:	488d      	ldr	r0, [pc, #564]	; (801172c <tcp_slowtmr+0x274>)
 80114f8:	f008 f872 	bl	80195e0 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 80114fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114fe:	7d1b      	ldrb	r3, [r3, #20]
 8011500:	2b01      	cmp	r3, #1
 8011502:	d106      	bne.n	8011512 <tcp_slowtmr+0x5a>
 8011504:	4b87      	ldr	r3, [pc, #540]	; (8011724 <tcp_slowtmr+0x26c>)
 8011506:	f240 42bf 	movw	r2, #1215	; 0x4bf
 801150a:	4989      	ldr	r1, [pc, #548]	; (8011730 <tcp_slowtmr+0x278>)
 801150c:	4887      	ldr	r0, [pc, #540]	; (801172c <tcp_slowtmr+0x274>)
 801150e:	f008 f867 	bl	80195e0 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 8011512:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011514:	7d1b      	ldrb	r3, [r3, #20]
 8011516:	2b0a      	cmp	r3, #10
 8011518:	d106      	bne.n	8011528 <tcp_slowtmr+0x70>
 801151a:	4b82      	ldr	r3, [pc, #520]	; (8011724 <tcp_slowtmr+0x26c>)
 801151c:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 8011520:	4984      	ldr	r1, [pc, #528]	; (8011734 <tcp_slowtmr+0x27c>)
 8011522:	4882      	ldr	r0, [pc, #520]	; (801172c <tcp_slowtmr+0x274>)
 8011524:	f008 f85c 	bl	80195e0 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 8011528:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801152a:	7f9a      	ldrb	r2, [r3, #30]
 801152c:	4b7b      	ldr	r3, [pc, #492]	; (801171c <tcp_slowtmr+0x264>)
 801152e:	781b      	ldrb	r3, [r3, #0]
 8011530:	429a      	cmp	r2, r3
 8011532:	d105      	bne.n	8011540 <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 8011534:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011536:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8011538:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801153a:	68db      	ldr	r3, [r3, #12]
 801153c:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 801153e:	e270      	b.n	8011a22 <tcp_slowtmr+0x56a>
    }
    pcb->last_timer = tcp_timer_ctr;
 8011540:	4b76      	ldr	r3, [pc, #472]	; (801171c <tcp_slowtmr+0x264>)
 8011542:	781a      	ldrb	r2, [r3, #0]
 8011544:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011546:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 8011548:	2300      	movs	r3, #0
 801154a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 801154e:	2300      	movs	r3, #0
 8011550:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8011554:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011556:	7d1b      	ldrb	r3, [r3, #20]
 8011558:	2b02      	cmp	r3, #2
 801155a:	d10a      	bne.n	8011572 <tcp_slowtmr+0xba>
 801155c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801155e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8011562:	2b05      	cmp	r3, #5
 8011564:	d905      	bls.n	8011572 <tcp_slowtmr+0xba>
      ++pcb_remove;
 8011566:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801156a:	3301      	adds	r3, #1
 801156c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8011570:	e11e      	b.n	80117b0 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 8011572:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011574:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8011578:	2b0b      	cmp	r3, #11
 801157a:	d905      	bls.n	8011588 <tcp_slowtmr+0xd0>
      ++pcb_remove;
 801157c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011580:	3301      	adds	r3, #1
 8011582:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8011586:	e113      	b.n	80117b0 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 8011588:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801158a:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 801158e:	2b00      	cmp	r3, #0
 8011590:	d075      	beq.n	801167e <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 8011592:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011594:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011596:	2b00      	cmp	r3, #0
 8011598:	d006      	beq.n	80115a8 <tcp_slowtmr+0xf0>
 801159a:	4b62      	ldr	r3, [pc, #392]	; (8011724 <tcp_slowtmr+0x26c>)
 801159c:	f240 42d4 	movw	r2, #1236	; 0x4d4
 80115a0:	4965      	ldr	r1, [pc, #404]	; (8011738 <tcp_slowtmr+0x280>)
 80115a2:	4862      	ldr	r0, [pc, #392]	; (801172c <tcp_slowtmr+0x274>)
 80115a4:	f008 f81c 	bl	80195e0 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 80115a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80115aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80115ac:	2b00      	cmp	r3, #0
 80115ae:	d106      	bne.n	80115be <tcp_slowtmr+0x106>
 80115b0:	4b5c      	ldr	r3, [pc, #368]	; (8011724 <tcp_slowtmr+0x26c>)
 80115b2:	f240 42d5 	movw	r2, #1237	; 0x4d5
 80115b6:	4961      	ldr	r1, [pc, #388]	; (801173c <tcp_slowtmr+0x284>)
 80115b8:	485c      	ldr	r0, [pc, #368]	; (801172c <tcp_slowtmr+0x274>)
 80115ba:	f008 f811 	bl	80195e0 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 80115be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80115c0:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 80115c4:	2b0b      	cmp	r3, #11
 80115c6:	d905      	bls.n	80115d4 <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 80115c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80115cc:	3301      	adds	r3, #1
 80115ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80115d2:	e0ed      	b.n	80117b0 <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 80115d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80115d6:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80115da:	3b01      	subs	r3, #1
 80115dc:	4a58      	ldr	r2, [pc, #352]	; (8011740 <tcp_slowtmr+0x288>)
 80115de:	5cd3      	ldrb	r3, [r2, r3]
 80115e0:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 80115e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80115e4:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80115e8:	7c7a      	ldrb	r2, [r7, #17]
 80115ea:	429a      	cmp	r2, r3
 80115ec:	d907      	bls.n	80115fe <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 80115ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80115f0:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80115f4:	3301      	adds	r3, #1
 80115f6:	b2da      	uxtb	r2, r3
 80115f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80115fa:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 80115fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011600:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8011604:	7c7a      	ldrb	r2, [r7, #17]
 8011606:	429a      	cmp	r2, r3
 8011608:	f200 80d2 	bhi.w	80117b0 <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 801160c:	2301      	movs	r3, #1
 801160e:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 8011610:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011612:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8011616:	2b00      	cmp	r3, #0
 8011618:	d108      	bne.n	801162c <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 801161a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801161c:	f004 fc2a 	bl	8015e74 <tcp_zero_window_probe>
 8011620:	4603      	mov	r3, r0
 8011622:	2b00      	cmp	r3, #0
 8011624:	d014      	beq.n	8011650 <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 8011626:	2300      	movs	r3, #0
 8011628:	623b      	str	r3, [r7, #32]
 801162a:	e011      	b.n	8011650 <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 801162c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801162e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8011632:	4619      	mov	r1, r3
 8011634:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011636:	f003 faef 	bl	8014c18 <tcp_split_unsent_seg>
 801163a:	4603      	mov	r3, r0
 801163c:	2b00      	cmp	r3, #0
 801163e:	d107      	bne.n	8011650 <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 8011640:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011642:	f003 fd6f 	bl	8015124 <tcp_output>
 8011646:	4603      	mov	r3, r0
 8011648:	2b00      	cmp	r3, #0
 801164a:	d101      	bne.n	8011650 <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 801164c:	2300      	movs	r3, #0
 801164e:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 8011650:	6a3b      	ldr	r3, [r7, #32]
 8011652:	2b00      	cmp	r3, #0
 8011654:	f000 80ac 	beq.w	80117b0 <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 8011658:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801165a:	2200      	movs	r2, #0
 801165c:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8011660:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011662:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8011666:	2b06      	cmp	r3, #6
 8011668:	f200 80a2 	bhi.w	80117b0 <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 801166c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801166e:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8011672:	3301      	adds	r3, #1
 8011674:	b2da      	uxtb	r2, r3
 8011676:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011678:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 801167c:	e098      	b.n	80117b0 <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 801167e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011680:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8011684:	2b00      	cmp	r3, #0
 8011686:	db0f      	blt.n	80116a8 <tcp_slowtmr+0x1f0>
 8011688:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801168a:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801168e:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8011692:	4293      	cmp	r3, r2
 8011694:	d008      	beq.n	80116a8 <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 8011696:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011698:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801169c:	b29b      	uxth	r3, r3
 801169e:	3301      	adds	r3, #1
 80116a0:	b29b      	uxth	r3, r3
 80116a2:	b21a      	sxth	r2, r3
 80116a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116a6:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 80116a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116aa:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 80116ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116b0:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 80116b4:	429a      	cmp	r2, r3
 80116b6:	db7b      	blt.n	80117b0 <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 80116b8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80116ba:	f004 f827 	bl	801570c <tcp_rexmit_rto_prepare>
 80116be:	4603      	mov	r3, r0
 80116c0:	2b00      	cmp	r3, #0
 80116c2:	d007      	beq.n	80116d4 <tcp_slowtmr+0x21c>
 80116c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80116c8:	2b00      	cmp	r3, #0
 80116ca:	d171      	bne.n	80117b0 <tcp_slowtmr+0x2f8>
 80116cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80116d0:	2b00      	cmp	r3, #0
 80116d2:	d06d      	beq.n	80117b0 <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 80116d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116d6:	7d1b      	ldrb	r3, [r3, #20]
 80116d8:	2b02      	cmp	r3, #2
 80116da:	d03a      	beq.n	8011752 <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 80116dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116de:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80116e2:	2b0c      	cmp	r3, #12
 80116e4:	bf28      	it	cs
 80116e6:	230c      	movcs	r3, #12
 80116e8:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 80116ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116ec:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80116f0:	10db      	asrs	r3, r3, #3
 80116f2:	b21b      	sxth	r3, r3
 80116f4:	461a      	mov	r2, r3
 80116f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116f8:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 80116fc:	4413      	add	r3, r2
 80116fe:	7efa      	ldrb	r2, [r7, #27]
 8011700:	4910      	ldr	r1, [pc, #64]	; (8011744 <tcp_slowtmr+0x28c>)
 8011702:	5c8a      	ldrb	r2, [r1, r2]
 8011704:	4093      	lsls	r3, r2
 8011706:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8011708:	697b      	ldr	r3, [r7, #20]
 801170a:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 801170e:	4293      	cmp	r3, r2
 8011710:	dc1a      	bgt.n	8011748 <tcp_slowtmr+0x290>
 8011712:	697b      	ldr	r3, [r7, #20]
 8011714:	b21a      	sxth	r2, r3
 8011716:	e019      	b.n	801174c <tcp_slowtmr+0x294>
 8011718:	200080c8 	.word	0x200080c8
 801171c:	200080de 	.word	0x200080de
 8011720:	200080d4 	.word	0x200080d4
 8011724:	0801c924 	.word	0x0801c924
 8011728:	0801cc68 	.word	0x0801cc68
 801172c:	0801c968 	.word	0x0801c968
 8011730:	0801cc94 	.word	0x0801cc94
 8011734:	0801ccc0 	.word	0x0801ccc0
 8011738:	0801ccf0 	.word	0x0801ccf0
 801173c:	0801cd24 	.word	0x0801cd24
 8011740:	0801e93c 	.word	0x0801e93c
 8011744:	0801e92c 	.word	0x0801e92c
 8011748:	f647 72ff 	movw	r2, #32767	; 0x7fff
 801174c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801174e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 8011752:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011754:	2200      	movs	r2, #0
 8011756:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8011758:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801175a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801175e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011760:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8011764:	4293      	cmp	r3, r2
 8011766:	bf28      	it	cs
 8011768:	4613      	movcs	r3, r2
 801176a:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 801176c:	8a7b      	ldrh	r3, [r7, #18]
 801176e:	085b      	lsrs	r3, r3, #1
 8011770:	b29a      	uxth	r2, r3
 8011772:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011774:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8011778:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801177a:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 801177e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011780:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8011782:	005b      	lsls	r3, r3, #1
 8011784:	b29b      	uxth	r3, r3
 8011786:	429a      	cmp	r2, r3
 8011788:	d206      	bcs.n	8011798 <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 801178a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801178c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801178e:	005b      	lsls	r3, r3, #1
 8011790:	b29a      	uxth	r2, r3
 8011792:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011794:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 8011798:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801179a:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 801179c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801179e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 80117a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80117a4:	2200      	movs	r2, #0
 80117a6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 80117aa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80117ac:	f004 f81e 	bl	80157ec <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 80117b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80117b2:	7d1b      	ldrb	r3, [r3, #20]
 80117b4:	2b06      	cmp	r3, #6
 80117b6:	d111      	bne.n	80117dc <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 80117b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80117ba:	8b5b      	ldrh	r3, [r3, #26]
 80117bc:	f003 0310 	and.w	r3, r3, #16
 80117c0:	2b00      	cmp	r3, #0
 80117c2:	d00b      	beq.n	80117dc <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 80117c4:	4b9c      	ldr	r3, [pc, #624]	; (8011a38 <tcp_slowtmr+0x580>)
 80117c6:	681a      	ldr	r2, [r3, #0]
 80117c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80117ca:	6a1b      	ldr	r3, [r3, #32]
 80117cc:	1ad3      	subs	r3, r2, r3
 80117ce:	2b28      	cmp	r3, #40	; 0x28
 80117d0:	d904      	bls.n	80117dc <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 80117d2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80117d6:	3301      	adds	r3, #1
 80117d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80117dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80117de:	7a5b      	ldrb	r3, [r3, #9]
 80117e0:	f003 0308 	and.w	r3, r3, #8
 80117e4:	2b00      	cmp	r3, #0
 80117e6:	d04a      	beq.n	801187e <tcp_slowtmr+0x3c6>
        ((pcb->state == ESTABLISHED) ||
 80117e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80117ea:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80117ec:	2b04      	cmp	r3, #4
 80117ee:	d003      	beq.n	80117f8 <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 80117f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80117f2:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 80117f4:	2b07      	cmp	r3, #7
 80117f6:	d142      	bne.n	801187e <tcp_slowtmr+0x3c6>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80117f8:	4b8f      	ldr	r3, [pc, #572]	; (8011a38 <tcp_slowtmr+0x580>)
 80117fa:	681a      	ldr	r2, [r3, #0]
 80117fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80117fe:	6a1b      	ldr	r3, [r3, #32]
 8011800:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 8011802:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011804:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8011808:	4b8c      	ldr	r3, [pc, #560]	; (8011a3c <tcp_slowtmr+0x584>)
 801180a:	440b      	add	r3, r1
 801180c:	498c      	ldr	r1, [pc, #560]	; (8011a40 <tcp_slowtmr+0x588>)
 801180e:	fba1 1303 	umull	r1, r3, r1, r3
 8011812:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011814:	429a      	cmp	r2, r3
 8011816:	d90a      	bls.n	801182e <tcp_slowtmr+0x376>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 8011818:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801181c:	3301      	adds	r3, #1
 801181e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 8011822:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011826:	3301      	adds	r3, #1
 8011828:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 801182c:	e027      	b.n	801187e <tcp_slowtmr+0x3c6>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 801182e:	4b82      	ldr	r3, [pc, #520]	; (8011a38 <tcp_slowtmr+0x580>)
 8011830:	681a      	ldr	r2, [r3, #0]
 8011832:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011834:	6a1b      	ldr	r3, [r3, #32]
 8011836:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8011838:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801183a:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 801183e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011840:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 8011844:	4618      	mov	r0, r3
 8011846:	4b7f      	ldr	r3, [pc, #508]	; (8011a44 <tcp_slowtmr+0x58c>)
 8011848:	fb00 f303 	mul.w	r3, r0, r3
 801184c:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 801184e:	497c      	ldr	r1, [pc, #496]	; (8011a40 <tcp_slowtmr+0x588>)
 8011850:	fba1 1303 	umull	r1, r3, r1, r3
 8011854:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011856:	429a      	cmp	r2, r3
 8011858:	d911      	bls.n	801187e <tcp_slowtmr+0x3c6>
        err = tcp_keepalive(pcb);
 801185a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801185c:	f004 faca 	bl	8015df4 <tcp_keepalive>
 8011860:	4603      	mov	r3, r0
 8011862:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 8011866:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 801186a:	2b00      	cmp	r3, #0
 801186c:	d107      	bne.n	801187e <tcp_slowtmr+0x3c6>
          pcb->keep_cnt_sent++;
 801186e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011870:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 8011874:	3301      	adds	r3, #1
 8011876:	b2da      	uxtb	r2, r3
 8011878:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801187a:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 801187e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011880:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011882:	2b00      	cmp	r3, #0
 8011884:	d011      	beq.n	80118aa <tcp_slowtmr+0x3f2>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 8011886:	4b6c      	ldr	r3, [pc, #432]	; (8011a38 <tcp_slowtmr+0x580>)
 8011888:	681a      	ldr	r2, [r3, #0]
 801188a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801188c:	6a1b      	ldr	r3, [r3, #32]
 801188e:	1ad2      	subs	r2, r2, r3
 8011890:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011892:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8011896:	4619      	mov	r1, r3
 8011898:	460b      	mov	r3, r1
 801189a:	005b      	lsls	r3, r3, #1
 801189c:	440b      	add	r3, r1
 801189e:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 80118a0:	429a      	cmp	r2, r3
 80118a2:	d302      	bcc.n	80118aa <tcp_slowtmr+0x3f2>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 80118a4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80118a6:	f000 fddd 	bl	8012464 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 80118aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80118ac:	7d1b      	ldrb	r3, [r3, #20]
 80118ae:	2b03      	cmp	r3, #3
 80118b0:	d10b      	bne.n	80118ca <tcp_slowtmr+0x412>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80118b2:	4b61      	ldr	r3, [pc, #388]	; (8011a38 <tcp_slowtmr+0x580>)
 80118b4:	681a      	ldr	r2, [r3, #0]
 80118b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80118b8:	6a1b      	ldr	r3, [r3, #32]
 80118ba:	1ad3      	subs	r3, r2, r3
 80118bc:	2b28      	cmp	r3, #40	; 0x28
 80118be:	d904      	bls.n	80118ca <tcp_slowtmr+0x412>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 80118c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80118c4:	3301      	adds	r3, #1
 80118c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 80118ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80118cc:	7d1b      	ldrb	r3, [r3, #20]
 80118ce:	2b09      	cmp	r3, #9
 80118d0:	d10b      	bne.n	80118ea <tcp_slowtmr+0x432>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 80118d2:	4b59      	ldr	r3, [pc, #356]	; (8011a38 <tcp_slowtmr+0x580>)
 80118d4:	681a      	ldr	r2, [r3, #0]
 80118d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80118d8:	6a1b      	ldr	r3, [r3, #32]
 80118da:	1ad3      	subs	r3, r2, r3
 80118dc:	2bf0      	cmp	r3, #240	; 0xf0
 80118de:	d904      	bls.n	80118ea <tcp_slowtmr+0x432>
        ++pcb_remove;
 80118e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80118e4:	3301      	adds	r3, #1
 80118e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 80118ea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80118ee:	2b00      	cmp	r3, #0
 80118f0:	d060      	beq.n	80119b4 <tcp_slowtmr+0x4fc>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 80118f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80118f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80118f8:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 80118fa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80118fc:	f000 fbfe 	bl	80120fc <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 8011900:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011902:	2b00      	cmp	r3, #0
 8011904:	d010      	beq.n	8011928 <tcp_slowtmr+0x470>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8011906:	4b50      	ldr	r3, [pc, #320]	; (8011a48 <tcp_slowtmr+0x590>)
 8011908:	681b      	ldr	r3, [r3, #0]
 801190a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801190c:	429a      	cmp	r2, r3
 801190e:	d106      	bne.n	801191e <tcp_slowtmr+0x466>
 8011910:	4b4e      	ldr	r3, [pc, #312]	; (8011a4c <tcp_slowtmr+0x594>)
 8011912:	f240 526d 	movw	r2, #1389	; 0x56d
 8011916:	494e      	ldr	r1, [pc, #312]	; (8011a50 <tcp_slowtmr+0x598>)
 8011918:	484e      	ldr	r0, [pc, #312]	; (8011a54 <tcp_slowtmr+0x59c>)
 801191a:	f007 fe61 	bl	80195e0 <iprintf>
        prev->next = pcb->next;
 801191e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011920:	68da      	ldr	r2, [r3, #12]
 8011922:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011924:	60da      	str	r2, [r3, #12]
 8011926:	e00f      	b.n	8011948 <tcp_slowtmr+0x490>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8011928:	4b47      	ldr	r3, [pc, #284]	; (8011a48 <tcp_slowtmr+0x590>)
 801192a:	681b      	ldr	r3, [r3, #0]
 801192c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801192e:	429a      	cmp	r2, r3
 8011930:	d006      	beq.n	8011940 <tcp_slowtmr+0x488>
 8011932:	4b46      	ldr	r3, [pc, #280]	; (8011a4c <tcp_slowtmr+0x594>)
 8011934:	f240 5271 	movw	r2, #1393	; 0x571
 8011938:	4947      	ldr	r1, [pc, #284]	; (8011a58 <tcp_slowtmr+0x5a0>)
 801193a:	4846      	ldr	r0, [pc, #280]	; (8011a54 <tcp_slowtmr+0x59c>)
 801193c:	f007 fe50 	bl	80195e0 <iprintf>
        tcp_active_pcbs = pcb->next;
 8011940:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011942:	68db      	ldr	r3, [r3, #12]
 8011944:	4a40      	ldr	r2, [pc, #256]	; (8011a48 <tcp_slowtmr+0x590>)
 8011946:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 8011948:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801194c:	2b00      	cmp	r3, #0
 801194e:	d013      	beq.n	8011978 <tcp_slowtmr+0x4c0>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8011950:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011952:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8011954:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011956:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8011958:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 801195a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801195c:	3304      	adds	r3, #4
 801195e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011960:	8ad2      	ldrh	r2, [r2, #22]
 8011962:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011964:	8b09      	ldrh	r1, [r1, #24]
 8011966:	9102      	str	r1, [sp, #8]
 8011968:	9201      	str	r2, [sp, #4]
 801196a:	9300      	str	r3, [sp, #0]
 801196c:	462b      	mov	r3, r5
 801196e:	4622      	mov	r2, r4
 8011970:	4601      	mov	r1, r0
 8011972:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011974:	f004 f98a 	bl	8015c8c <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 8011978:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801197a:	691b      	ldr	r3, [r3, #16]
 801197c:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 801197e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011980:	7d1b      	ldrb	r3, [r3, #20]
 8011982:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 8011984:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011986:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8011988:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801198a:	68db      	ldr	r3, [r3, #12]
 801198c:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 801198e:	6838      	ldr	r0, [r7, #0]
 8011990:	f7ff f9f4 	bl	8010d7c <tcp_free>

      tcp_active_pcbs_changed = 0;
 8011994:	4b31      	ldr	r3, [pc, #196]	; (8011a5c <tcp_slowtmr+0x5a4>)
 8011996:	2200      	movs	r2, #0
 8011998:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 801199a:	68fb      	ldr	r3, [r7, #12]
 801199c:	2b00      	cmp	r3, #0
 801199e:	d004      	beq.n	80119aa <tcp_slowtmr+0x4f2>
 80119a0:	68fb      	ldr	r3, [r7, #12]
 80119a2:	f06f 010c 	mvn.w	r1, #12
 80119a6:	68b8      	ldr	r0, [r7, #8]
 80119a8:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 80119aa:	4b2c      	ldr	r3, [pc, #176]	; (8011a5c <tcp_slowtmr+0x5a4>)
 80119ac:	781b      	ldrb	r3, [r3, #0]
 80119ae:	2b00      	cmp	r3, #0
 80119b0:	d037      	beq.n	8011a22 <tcp_slowtmr+0x56a>
        goto tcp_slowtmr_start;
 80119b2:	e592      	b.n	80114da <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 80119b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119b6:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 80119b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119ba:	68db      	ldr	r3, [r3, #12]
 80119bc:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 80119be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80119c0:	7f1b      	ldrb	r3, [r3, #28]
 80119c2:	3301      	adds	r3, #1
 80119c4:	b2da      	uxtb	r2, r3
 80119c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80119c8:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 80119ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80119cc:	7f1a      	ldrb	r2, [r3, #28]
 80119ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80119d0:	7f5b      	ldrb	r3, [r3, #29]
 80119d2:	429a      	cmp	r2, r3
 80119d4:	d325      	bcc.n	8011a22 <tcp_slowtmr+0x56a>
        prev->polltmr = 0;
 80119d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80119d8:	2200      	movs	r2, #0
 80119da:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 80119dc:	4b1f      	ldr	r3, [pc, #124]	; (8011a5c <tcp_slowtmr+0x5a4>)
 80119de:	2200      	movs	r2, #0
 80119e0:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 80119e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80119e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80119e8:	2b00      	cmp	r3, #0
 80119ea:	d00b      	beq.n	8011a04 <tcp_slowtmr+0x54c>
 80119ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80119ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80119f2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80119f4:	6912      	ldr	r2, [r2, #16]
 80119f6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80119f8:	4610      	mov	r0, r2
 80119fa:	4798      	blx	r3
 80119fc:	4603      	mov	r3, r0
 80119fe:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8011a02:	e002      	b.n	8011a0a <tcp_slowtmr+0x552>
 8011a04:	2300      	movs	r3, #0
 8011a06:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 8011a0a:	4b14      	ldr	r3, [pc, #80]	; (8011a5c <tcp_slowtmr+0x5a4>)
 8011a0c:	781b      	ldrb	r3, [r3, #0]
 8011a0e:	2b00      	cmp	r3, #0
 8011a10:	d000      	beq.n	8011a14 <tcp_slowtmr+0x55c>
          goto tcp_slowtmr_start;
 8011a12:	e562      	b.n	80114da <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 8011a14:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8011a18:	2b00      	cmp	r3, #0
 8011a1a:	d102      	bne.n	8011a22 <tcp_slowtmr+0x56a>
          tcp_output(prev);
 8011a1c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011a1e:	f003 fb81 	bl	8015124 <tcp_output>
  while (pcb != NULL) {
 8011a22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a24:	2b00      	cmp	r3, #0
 8011a26:	f47f ad5e 	bne.w	80114e6 <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8011a2a:	2300      	movs	r3, #0
 8011a2c:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 8011a2e:	4b0c      	ldr	r3, [pc, #48]	; (8011a60 <tcp_slowtmr+0x5a8>)
 8011a30:	681b      	ldr	r3, [r3, #0]
 8011a32:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 8011a34:	e069      	b.n	8011b0a <tcp_slowtmr+0x652>
 8011a36:	bf00      	nop
 8011a38:	200080c8 	.word	0x200080c8
 8011a3c:	000a4cb8 	.word	0x000a4cb8
 8011a40:	10624dd3 	.word	0x10624dd3
 8011a44:	000124f8 	.word	0x000124f8
 8011a48:	200080d4 	.word	0x200080d4
 8011a4c:	0801c924 	.word	0x0801c924
 8011a50:	0801cd5c 	.word	0x0801cd5c
 8011a54:	0801c968 	.word	0x0801c968
 8011a58:	0801cd88 	.word	0x0801cd88
 8011a5c:	200080dc 	.word	0x200080dc
 8011a60:	200080d8 	.word	0x200080d8
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8011a64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a66:	7d1b      	ldrb	r3, [r3, #20]
 8011a68:	2b0a      	cmp	r3, #10
 8011a6a:	d006      	beq.n	8011a7a <tcp_slowtmr+0x5c2>
 8011a6c:	4b2b      	ldr	r3, [pc, #172]	; (8011b1c <tcp_slowtmr+0x664>)
 8011a6e:	f240 52a1 	movw	r2, #1441	; 0x5a1
 8011a72:	492b      	ldr	r1, [pc, #172]	; (8011b20 <tcp_slowtmr+0x668>)
 8011a74:	482b      	ldr	r0, [pc, #172]	; (8011b24 <tcp_slowtmr+0x66c>)
 8011a76:	f007 fdb3 	bl	80195e0 <iprintf>
    pcb_remove = 0;
 8011a7a:	2300      	movs	r3, #0
 8011a7c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8011a80:	4b29      	ldr	r3, [pc, #164]	; (8011b28 <tcp_slowtmr+0x670>)
 8011a82:	681a      	ldr	r2, [r3, #0]
 8011a84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a86:	6a1b      	ldr	r3, [r3, #32]
 8011a88:	1ad3      	subs	r3, r2, r3
 8011a8a:	2bf0      	cmp	r3, #240	; 0xf0
 8011a8c:	d904      	bls.n	8011a98 <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 8011a8e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011a92:	3301      	adds	r3, #1
 8011a94:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8011a98:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011a9c:	2b00      	cmp	r3, #0
 8011a9e:	d02f      	beq.n	8011b00 <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8011aa0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011aa2:	f000 fb2b 	bl	80120fc <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 8011aa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011aa8:	2b00      	cmp	r3, #0
 8011aaa:	d010      	beq.n	8011ace <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8011aac:	4b1f      	ldr	r3, [pc, #124]	; (8011b2c <tcp_slowtmr+0x674>)
 8011aae:	681b      	ldr	r3, [r3, #0]
 8011ab0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011ab2:	429a      	cmp	r2, r3
 8011ab4:	d106      	bne.n	8011ac4 <tcp_slowtmr+0x60c>
 8011ab6:	4b19      	ldr	r3, [pc, #100]	; (8011b1c <tcp_slowtmr+0x664>)
 8011ab8:	f240 52af 	movw	r2, #1455	; 0x5af
 8011abc:	491c      	ldr	r1, [pc, #112]	; (8011b30 <tcp_slowtmr+0x678>)
 8011abe:	4819      	ldr	r0, [pc, #100]	; (8011b24 <tcp_slowtmr+0x66c>)
 8011ac0:	f007 fd8e 	bl	80195e0 <iprintf>
        prev->next = pcb->next;
 8011ac4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ac6:	68da      	ldr	r2, [r3, #12]
 8011ac8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011aca:	60da      	str	r2, [r3, #12]
 8011acc:	e00f      	b.n	8011aee <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8011ace:	4b17      	ldr	r3, [pc, #92]	; (8011b2c <tcp_slowtmr+0x674>)
 8011ad0:	681b      	ldr	r3, [r3, #0]
 8011ad2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011ad4:	429a      	cmp	r2, r3
 8011ad6:	d006      	beq.n	8011ae6 <tcp_slowtmr+0x62e>
 8011ad8:	4b10      	ldr	r3, [pc, #64]	; (8011b1c <tcp_slowtmr+0x664>)
 8011ada:	f240 52b3 	movw	r2, #1459	; 0x5b3
 8011ade:	4915      	ldr	r1, [pc, #84]	; (8011b34 <tcp_slowtmr+0x67c>)
 8011ae0:	4810      	ldr	r0, [pc, #64]	; (8011b24 <tcp_slowtmr+0x66c>)
 8011ae2:	f007 fd7d 	bl	80195e0 <iprintf>
        tcp_tw_pcbs = pcb->next;
 8011ae6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ae8:	68db      	ldr	r3, [r3, #12]
 8011aea:	4a10      	ldr	r2, [pc, #64]	; (8011b2c <tcp_slowtmr+0x674>)
 8011aec:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 8011aee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011af0:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 8011af2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011af4:	68db      	ldr	r3, [r3, #12]
 8011af6:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8011af8:	69f8      	ldr	r0, [r7, #28]
 8011afa:	f7ff f93f 	bl	8010d7c <tcp_free>
 8011afe:	e004      	b.n	8011b0a <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 8011b00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b02:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8011b04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b06:	68db      	ldr	r3, [r3, #12]
 8011b08:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 8011b0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b0c:	2b00      	cmp	r3, #0
 8011b0e:	d1a9      	bne.n	8011a64 <tcp_slowtmr+0x5ac>
    }
  }
}
 8011b10:	bf00      	nop
 8011b12:	bf00      	nop
 8011b14:	3730      	adds	r7, #48	; 0x30
 8011b16:	46bd      	mov	sp, r7
 8011b18:	bdb0      	pop	{r4, r5, r7, pc}
 8011b1a:	bf00      	nop
 8011b1c:	0801c924 	.word	0x0801c924
 8011b20:	0801cdb4 	.word	0x0801cdb4
 8011b24:	0801c968 	.word	0x0801c968
 8011b28:	200080c8 	.word	0x200080c8
 8011b2c:	200080d8 	.word	0x200080d8
 8011b30:	0801cde4 	.word	0x0801cde4
 8011b34:	0801ce0c 	.word	0x0801ce0c

08011b38 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 8011b38:	b580      	push	{r7, lr}
 8011b3a:	b082      	sub	sp, #8
 8011b3c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8011b3e:	4b2d      	ldr	r3, [pc, #180]	; (8011bf4 <tcp_fasttmr+0xbc>)
 8011b40:	781b      	ldrb	r3, [r3, #0]
 8011b42:	3301      	adds	r3, #1
 8011b44:	b2da      	uxtb	r2, r3
 8011b46:	4b2b      	ldr	r3, [pc, #172]	; (8011bf4 <tcp_fasttmr+0xbc>)
 8011b48:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 8011b4a:	4b2b      	ldr	r3, [pc, #172]	; (8011bf8 <tcp_fasttmr+0xc0>)
 8011b4c:	681b      	ldr	r3, [r3, #0]
 8011b4e:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8011b50:	e048      	b.n	8011be4 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 8011b52:	687b      	ldr	r3, [r7, #4]
 8011b54:	7f9a      	ldrb	r2, [r3, #30]
 8011b56:	4b27      	ldr	r3, [pc, #156]	; (8011bf4 <tcp_fasttmr+0xbc>)
 8011b58:	781b      	ldrb	r3, [r3, #0]
 8011b5a:	429a      	cmp	r2, r3
 8011b5c:	d03f      	beq.n	8011bde <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8011b5e:	4b25      	ldr	r3, [pc, #148]	; (8011bf4 <tcp_fasttmr+0xbc>)
 8011b60:	781a      	ldrb	r2, [r3, #0]
 8011b62:	687b      	ldr	r3, [r7, #4]
 8011b64:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 8011b66:	687b      	ldr	r3, [r7, #4]
 8011b68:	8b5b      	ldrh	r3, [r3, #26]
 8011b6a:	f003 0301 	and.w	r3, r3, #1
 8011b6e:	2b00      	cmp	r3, #0
 8011b70:	d010      	beq.n	8011b94 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8011b72:	687b      	ldr	r3, [r7, #4]
 8011b74:	8b5b      	ldrh	r3, [r3, #26]
 8011b76:	f043 0302 	orr.w	r3, r3, #2
 8011b7a:	b29a      	uxth	r2, r3
 8011b7c:	687b      	ldr	r3, [r7, #4]
 8011b7e:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8011b80:	6878      	ldr	r0, [r7, #4]
 8011b82:	f003 facf 	bl	8015124 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8011b86:	687b      	ldr	r3, [r7, #4]
 8011b88:	8b5b      	ldrh	r3, [r3, #26]
 8011b8a:	f023 0303 	bic.w	r3, r3, #3
 8011b8e:	b29a      	uxth	r2, r3
 8011b90:	687b      	ldr	r3, [r7, #4]
 8011b92:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8011b94:	687b      	ldr	r3, [r7, #4]
 8011b96:	8b5b      	ldrh	r3, [r3, #26]
 8011b98:	f003 0308 	and.w	r3, r3, #8
 8011b9c:	2b00      	cmp	r3, #0
 8011b9e:	d009      	beq.n	8011bb4 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8011ba0:	687b      	ldr	r3, [r7, #4]
 8011ba2:	8b5b      	ldrh	r3, [r3, #26]
 8011ba4:	f023 0308 	bic.w	r3, r3, #8
 8011ba8:	b29a      	uxth	r2, r3
 8011baa:	687b      	ldr	r3, [r7, #4]
 8011bac:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8011bae:	6878      	ldr	r0, [r7, #4]
 8011bb0:	f7ff fa78 	bl	80110a4 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8011bb4:	687b      	ldr	r3, [r7, #4]
 8011bb6:	68db      	ldr	r3, [r3, #12]
 8011bb8:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 8011bba:	687b      	ldr	r3, [r7, #4]
 8011bbc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011bbe:	2b00      	cmp	r3, #0
 8011bc0:	d00a      	beq.n	8011bd8 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8011bc2:	4b0e      	ldr	r3, [pc, #56]	; (8011bfc <tcp_fasttmr+0xc4>)
 8011bc4:	2200      	movs	r2, #0
 8011bc6:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 8011bc8:	6878      	ldr	r0, [r7, #4]
 8011bca:	f000 f819 	bl	8011c00 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8011bce:	4b0b      	ldr	r3, [pc, #44]	; (8011bfc <tcp_fasttmr+0xc4>)
 8011bd0:	781b      	ldrb	r3, [r3, #0]
 8011bd2:	2b00      	cmp	r3, #0
 8011bd4:	d000      	beq.n	8011bd8 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 8011bd6:	e7b8      	b.n	8011b4a <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 8011bd8:	683b      	ldr	r3, [r7, #0]
 8011bda:	607b      	str	r3, [r7, #4]
 8011bdc:	e002      	b.n	8011be4 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 8011bde:	687b      	ldr	r3, [r7, #4]
 8011be0:	68db      	ldr	r3, [r3, #12]
 8011be2:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8011be4:	687b      	ldr	r3, [r7, #4]
 8011be6:	2b00      	cmp	r3, #0
 8011be8:	d1b3      	bne.n	8011b52 <tcp_fasttmr+0x1a>
    }
  }
}
 8011bea:	bf00      	nop
 8011bec:	bf00      	nop
 8011bee:	3708      	adds	r7, #8
 8011bf0:	46bd      	mov	sp, r7
 8011bf2:	bd80      	pop	{r7, pc}
 8011bf4:	200080de 	.word	0x200080de
 8011bf8:	200080d4 	.word	0x200080d4
 8011bfc:	200080dc 	.word	0x200080dc

08011c00 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8011c00:	b590      	push	{r4, r7, lr}
 8011c02:	b085      	sub	sp, #20
 8011c04:	af00      	add	r7, sp, #0
 8011c06:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 8011c08:	687b      	ldr	r3, [r7, #4]
 8011c0a:	2b00      	cmp	r3, #0
 8011c0c:	d109      	bne.n	8011c22 <tcp_process_refused_data+0x22>
 8011c0e:	4b37      	ldr	r3, [pc, #220]	; (8011cec <tcp_process_refused_data+0xec>)
 8011c10:	f240 6209 	movw	r2, #1545	; 0x609
 8011c14:	4936      	ldr	r1, [pc, #216]	; (8011cf0 <tcp_process_refused_data+0xf0>)
 8011c16:	4837      	ldr	r0, [pc, #220]	; (8011cf4 <tcp_process_refused_data+0xf4>)
 8011c18:	f007 fce2 	bl	80195e0 <iprintf>
 8011c1c:	f06f 030f 	mvn.w	r3, #15
 8011c20:	e060      	b.n	8011ce4 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8011c22:	687b      	ldr	r3, [r7, #4]
 8011c24:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011c26:	7b5b      	ldrb	r3, [r3, #13]
 8011c28:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 8011c2a:	687b      	ldr	r3, [r7, #4]
 8011c2c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011c2e:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8011c30:	687b      	ldr	r3, [r7, #4]
 8011c32:	2200      	movs	r2, #0
 8011c34:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8011c36:	687b      	ldr	r3, [r7, #4]
 8011c38:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8011c3c:	2b00      	cmp	r3, #0
 8011c3e:	d00b      	beq.n	8011c58 <tcp_process_refused_data+0x58>
 8011c40:	687b      	ldr	r3, [r7, #4]
 8011c42:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8011c46:	687b      	ldr	r3, [r7, #4]
 8011c48:	6918      	ldr	r0, [r3, #16]
 8011c4a:	2300      	movs	r3, #0
 8011c4c:	68ba      	ldr	r2, [r7, #8]
 8011c4e:	6879      	ldr	r1, [r7, #4]
 8011c50:	47a0      	blx	r4
 8011c52:	4603      	mov	r3, r0
 8011c54:	73fb      	strb	r3, [r7, #15]
 8011c56:	e007      	b.n	8011c68 <tcp_process_refused_data+0x68>
 8011c58:	2300      	movs	r3, #0
 8011c5a:	68ba      	ldr	r2, [r7, #8]
 8011c5c:	6879      	ldr	r1, [r7, #4]
 8011c5e:	2000      	movs	r0, #0
 8011c60:	f000 f8a4 	bl	8011dac <tcp_recv_null>
 8011c64:	4603      	mov	r3, r0
 8011c66:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8011c68:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011c6c:	2b00      	cmp	r3, #0
 8011c6e:	d12a      	bne.n	8011cc6 <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8011c70:	7bbb      	ldrb	r3, [r7, #14]
 8011c72:	f003 0320 	and.w	r3, r3, #32
 8011c76:	2b00      	cmp	r3, #0
 8011c78:	d033      	beq.n	8011ce2 <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8011c7a:	687b      	ldr	r3, [r7, #4]
 8011c7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011c7e:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8011c82:	d005      	beq.n	8011c90 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 8011c84:	687b      	ldr	r3, [r7, #4]
 8011c86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011c88:	3301      	adds	r3, #1
 8011c8a:	b29a      	uxth	r2, r3
 8011c8c:	687b      	ldr	r3, [r7, #4]
 8011c8e:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8011c90:	687b      	ldr	r3, [r7, #4]
 8011c92:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8011c96:	2b00      	cmp	r3, #0
 8011c98:	d00b      	beq.n	8011cb2 <tcp_process_refused_data+0xb2>
 8011c9a:	687b      	ldr	r3, [r7, #4]
 8011c9c:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8011ca0:	687b      	ldr	r3, [r7, #4]
 8011ca2:	6918      	ldr	r0, [r3, #16]
 8011ca4:	2300      	movs	r3, #0
 8011ca6:	2200      	movs	r2, #0
 8011ca8:	6879      	ldr	r1, [r7, #4]
 8011caa:	47a0      	blx	r4
 8011cac:	4603      	mov	r3, r0
 8011cae:	73fb      	strb	r3, [r7, #15]
 8011cb0:	e001      	b.n	8011cb6 <tcp_process_refused_data+0xb6>
 8011cb2:	2300      	movs	r3, #0
 8011cb4:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 8011cb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011cba:	f113 0f0d 	cmn.w	r3, #13
 8011cbe:	d110      	bne.n	8011ce2 <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 8011cc0:	f06f 030c 	mvn.w	r3, #12
 8011cc4:	e00e      	b.n	8011ce4 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 8011cc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011cca:	f113 0f0d 	cmn.w	r3, #13
 8011cce:	d102      	bne.n	8011cd6 <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8011cd0:	f06f 030c 	mvn.w	r3, #12
 8011cd4:	e006      	b.n	8011ce4 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 8011cd6:	687b      	ldr	r3, [r7, #4]
 8011cd8:	68ba      	ldr	r2, [r7, #8]
 8011cda:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 8011cdc:	f06f 0304 	mvn.w	r3, #4
 8011ce0:	e000      	b.n	8011ce4 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 8011ce2:	2300      	movs	r3, #0
}
 8011ce4:	4618      	mov	r0, r3
 8011ce6:	3714      	adds	r7, #20
 8011ce8:	46bd      	mov	sp, r7
 8011cea:	bd90      	pop	{r4, r7, pc}
 8011cec:	0801c924 	.word	0x0801c924
 8011cf0:	0801ce34 	.word	0x0801ce34
 8011cf4:	0801c968 	.word	0x0801c968

08011cf8 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 8011cf8:	b580      	push	{r7, lr}
 8011cfa:	b084      	sub	sp, #16
 8011cfc:	af00      	add	r7, sp, #0
 8011cfe:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 8011d00:	e007      	b.n	8011d12 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 8011d02:	687b      	ldr	r3, [r7, #4]
 8011d04:	681b      	ldr	r3, [r3, #0]
 8011d06:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 8011d08:	6878      	ldr	r0, [r7, #4]
 8011d0a:	f000 f80a 	bl	8011d22 <tcp_seg_free>
    seg = next;
 8011d0e:	68fb      	ldr	r3, [r7, #12]
 8011d10:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 8011d12:	687b      	ldr	r3, [r7, #4]
 8011d14:	2b00      	cmp	r3, #0
 8011d16:	d1f4      	bne.n	8011d02 <tcp_segs_free+0xa>
  }
}
 8011d18:	bf00      	nop
 8011d1a:	bf00      	nop
 8011d1c:	3710      	adds	r7, #16
 8011d1e:	46bd      	mov	sp, r7
 8011d20:	bd80      	pop	{r7, pc}

08011d22 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8011d22:	b580      	push	{r7, lr}
 8011d24:	b082      	sub	sp, #8
 8011d26:	af00      	add	r7, sp, #0
 8011d28:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 8011d2a:	687b      	ldr	r3, [r7, #4]
 8011d2c:	2b00      	cmp	r3, #0
 8011d2e:	d00c      	beq.n	8011d4a <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8011d30:	687b      	ldr	r3, [r7, #4]
 8011d32:	685b      	ldr	r3, [r3, #4]
 8011d34:	2b00      	cmp	r3, #0
 8011d36:	d004      	beq.n	8011d42 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8011d38:	687b      	ldr	r3, [r7, #4]
 8011d3a:	685b      	ldr	r3, [r3, #4]
 8011d3c:	4618      	mov	r0, r3
 8011d3e:	f7fe fd7d 	bl	801083c <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8011d42:	6879      	ldr	r1, [r7, #4]
 8011d44:	2003      	movs	r0, #3
 8011d46:	f7fd ff23 	bl	800fb90 <memp_free>
  }
}
 8011d4a:	bf00      	nop
 8011d4c:	3708      	adds	r7, #8
 8011d4e:	46bd      	mov	sp, r7
 8011d50:	bd80      	pop	{r7, pc}
	...

08011d54 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8011d54:	b580      	push	{r7, lr}
 8011d56:	b084      	sub	sp, #16
 8011d58:	af00      	add	r7, sp, #0
 8011d5a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8011d5c:	687b      	ldr	r3, [r7, #4]
 8011d5e:	2b00      	cmp	r3, #0
 8011d60:	d106      	bne.n	8011d70 <tcp_seg_copy+0x1c>
 8011d62:	4b0f      	ldr	r3, [pc, #60]	; (8011da0 <tcp_seg_copy+0x4c>)
 8011d64:	f240 6282 	movw	r2, #1666	; 0x682
 8011d68:	490e      	ldr	r1, [pc, #56]	; (8011da4 <tcp_seg_copy+0x50>)
 8011d6a:	480f      	ldr	r0, [pc, #60]	; (8011da8 <tcp_seg_copy+0x54>)
 8011d6c:	f007 fc38 	bl	80195e0 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8011d70:	2003      	movs	r0, #3
 8011d72:	f7fd fe9d 	bl	800fab0 <memp_malloc>
 8011d76:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8011d78:	68fb      	ldr	r3, [r7, #12]
 8011d7a:	2b00      	cmp	r3, #0
 8011d7c:	d101      	bne.n	8011d82 <tcp_seg_copy+0x2e>
    return NULL;
 8011d7e:	2300      	movs	r3, #0
 8011d80:	e00a      	b.n	8011d98 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8011d82:	2210      	movs	r2, #16
 8011d84:	6879      	ldr	r1, [r7, #4]
 8011d86:	68f8      	ldr	r0, [r7, #12]
 8011d88:	f007 fdf9 	bl	801997e <memcpy>
  pbuf_ref(cseg->p);
 8011d8c:	68fb      	ldr	r3, [r7, #12]
 8011d8e:	685b      	ldr	r3, [r3, #4]
 8011d90:	4618      	mov	r0, r3
 8011d92:	f7fe fdf3 	bl	801097c <pbuf_ref>
  return cseg;
 8011d96:	68fb      	ldr	r3, [r7, #12]
}
 8011d98:	4618      	mov	r0, r3
 8011d9a:	3710      	adds	r7, #16
 8011d9c:	46bd      	mov	sp, r7
 8011d9e:	bd80      	pop	{r7, pc}
 8011da0:	0801c924 	.word	0x0801c924
 8011da4:	0801ce78 	.word	0x0801ce78
 8011da8:	0801c968 	.word	0x0801c968

08011dac <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8011dac:	b580      	push	{r7, lr}
 8011dae:	b084      	sub	sp, #16
 8011db0:	af00      	add	r7, sp, #0
 8011db2:	60f8      	str	r0, [r7, #12]
 8011db4:	60b9      	str	r1, [r7, #8]
 8011db6:	607a      	str	r2, [r7, #4]
 8011db8:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 8011dba:	68bb      	ldr	r3, [r7, #8]
 8011dbc:	2b00      	cmp	r3, #0
 8011dbe:	d109      	bne.n	8011dd4 <tcp_recv_null+0x28>
 8011dc0:	4b12      	ldr	r3, [pc, #72]	; (8011e0c <tcp_recv_null+0x60>)
 8011dc2:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8011dc6:	4912      	ldr	r1, [pc, #72]	; (8011e10 <tcp_recv_null+0x64>)
 8011dc8:	4812      	ldr	r0, [pc, #72]	; (8011e14 <tcp_recv_null+0x68>)
 8011dca:	f007 fc09 	bl	80195e0 <iprintf>
 8011dce:	f06f 030f 	mvn.w	r3, #15
 8011dd2:	e016      	b.n	8011e02 <tcp_recv_null+0x56>

  if (p != NULL) {
 8011dd4:	687b      	ldr	r3, [r7, #4]
 8011dd6:	2b00      	cmp	r3, #0
 8011dd8:	d009      	beq.n	8011dee <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 8011dda:	687b      	ldr	r3, [r7, #4]
 8011ddc:	891b      	ldrh	r3, [r3, #8]
 8011dde:	4619      	mov	r1, r3
 8011de0:	68b8      	ldr	r0, [r7, #8]
 8011de2:	f7ff fb19 	bl	8011418 <tcp_recved>
    pbuf_free(p);
 8011de6:	6878      	ldr	r0, [r7, #4]
 8011de8:	f7fe fd28 	bl	801083c <pbuf_free>
 8011dec:	e008      	b.n	8011e00 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 8011dee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011df2:	2b00      	cmp	r3, #0
 8011df4:	d104      	bne.n	8011e00 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 8011df6:	68b8      	ldr	r0, [r7, #8]
 8011df8:	f7ff f9be 	bl	8011178 <tcp_close>
 8011dfc:	4603      	mov	r3, r0
 8011dfe:	e000      	b.n	8011e02 <tcp_recv_null+0x56>
  }
  return ERR_OK;
 8011e00:	2300      	movs	r3, #0
}
 8011e02:	4618      	mov	r0, r3
 8011e04:	3710      	adds	r7, #16
 8011e06:	46bd      	mov	sp, r7
 8011e08:	bd80      	pop	{r7, pc}
 8011e0a:	bf00      	nop
 8011e0c:	0801c924 	.word	0x0801c924
 8011e10:	0801ce94 	.word	0x0801ce94
 8011e14:	0801c968 	.word	0x0801c968

08011e18 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8011e18:	b580      	push	{r7, lr}
 8011e1a:	b086      	sub	sp, #24
 8011e1c:	af00      	add	r7, sp, #0
 8011e1e:	4603      	mov	r3, r0
 8011e20:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8011e22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8011e26:	2b00      	cmp	r3, #0
 8011e28:	db01      	blt.n	8011e2e <tcp_kill_prio+0x16>
 8011e2a:	79fb      	ldrb	r3, [r7, #7]
 8011e2c:	e000      	b.n	8011e30 <tcp_kill_prio+0x18>
 8011e2e:	237f      	movs	r3, #127	; 0x7f
 8011e30:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 8011e32:	7afb      	ldrb	r3, [r7, #11]
 8011e34:	2b00      	cmp	r3, #0
 8011e36:	d034      	beq.n	8011ea2 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 8011e38:	7afb      	ldrb	r3, [r7, #11]
 8011e3a:	3b01      	subs	r3, #1
 8011e3c:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 8011e3e:	2300      	movs	r3, #0
 8011e40:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8011e42:	2300      	movs	r3, #0
 8011e44:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8011e46:	4b19      	ldr	r3, [pc, #100]	; (8011eac <tcp_kill_prio+0x94>)
 8011e48:	681b      	ldr	r3, [r3, #0]
 8011e4a:	617b      	str	r3, [r7, #20]
 8011e4c:	e01f      	b.n	8011e8e <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 8011e4e:	697b      	ldr	r3, [r7, #20]
 8011e50:	7d5b      	ldrb	r3, [r3, #21]
 8011e52:	7afa      	ldrb	r2, [r7, #11]
 8011e54:	429a      	cmp	r2, r3
 8011e56:	d80c      	bhi.n	8011e72 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8011e58:	697b      	ldr	r3, [r7, #20]
 8011e5a:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8011e5c:	7afa      	ldrb	r2, [r7, #11]
 8011e5e:	429a      	cmp	r2, r3
 8011e60:	d112      	bne.n	8011e88 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8011e62:	4b13      	ldr	r3, [pc, #76]	; (8011eb0 <tcp_kill_prio+0x98>)
 8011e64:	681a      	ldr	r2, [r3, #0]
 8011e66:	697b      	ldr	r3, [r7, #20]
 8011e68:	6a1b      	ldr	r3, [r3, #32]
 8011e6a:	1ad3      	subs	r3, r2, r3
 8011e6c:	68fa      	ldr	r2, [r7, #12]
 8011e6e:	429a      	cmp	r2, r3
 8011e70:	d80a      	bhi.n	8011e88 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 8011e72:	4b0f      	ldr	r3, [pc, #60]	; (8011eb0 <tcp_kill_prio+0x98>)
 8011e74:	681a      	ldr	r2, [r3, #0]
 8011e76:	697b      	ldr	r3, [r7, #20]
 8011e78:	6a1b      	ldr	r3, [r3, #32]
 8011e7a:	1ad3      	subs	r3, r2, r3
 8011e7c:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 8011e7e:	697b      	ldr	r3, [r7, #20]
 8011e80:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8011e82:	697b      	ldr	r3, [r7, #20]
 8011e84:	7d5b      	ldrb	r3, [r3, #21]
 8011e86:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8011e88:	697b      	ldr	r3, [r7, #20]
 8011e8a:	68db      	ldr	r3, [r3, #12]
 8011e8c:	617b      	str	r3, [r7, #20]
 8011e8e:	697b      	ldr	r3, [r7, #20]
 8011e90:	2b00      	cmp	r3, #0
 8011e92:	d1dc      	bne.n	8011e4e <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8011e94:	693b      	ldr	r3, [r7, #16]
 8011e96:	2b00      	cmp	r3, #0
 8011e98:	d004      	beq.n	8011ea4 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8011e9a:	6938      	ldr	r0, [r7, #16]
 8011e9c:	f7ff fa56 	bl	801134c <tcp_abort>
 8011ea0:	e000      	b.n	8011ea4 <tcp_kill_prio+0x8c>
    return;
 8011ea2:	bf00      	nop
  }
}
 8011ea4:	3718      	adds	r7, #24
 8011ea6:	46bd      	mov	sp, r7
 8011ea8:	bd80      	pop	{r7, pc}
 8011eaa:	bf00      	nop
 8011eac:	200080d4 	.word	0x200080d4
 8011eb0:	200080c8 	.word	0x200080c8

08011eb4 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8011eb4:	b580      	push	{r7, lr}
 8011eb6:	b086      	sub	sp, #24
 8011eb8:	af00      	add	r7, sp, #0
 8011eba:	4603      	mov	r3, r0
 8011ebc:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8011ebe:	79fb      	ldrb	r3, [r7, #7]
 8011ec0:	2b08      	cmp	r3, #8
 8011ec2:	d009      	beq.n	8011ed8 <tcp_kill_state+0x24>
 8011ec4:	79fb      	ldrb	r3, [r7, #7]
 8011ec6:	2b09      	cmp	r3, #9
 8011ec8:	d006      	beq.n	8011ed8 <tcp_kill_state+0x24>
 8011eca:	4b1a      	ldr	r3, [pc, #104]	; (8011f34 <tcp_kill_state+0x80>)
 8011ecc:	f240 62dd 	movw	r2, #1757	; 0x6dd
 8011ed0:	4919      	ldr	r1, [pc, #100]	; (8011f38 <tcp_kill_state+0x84>)
 8011ed2:	481a      	ldr	r0, [pc, #104]	; (8011f3c <tcp_kill_state+0x88>)
 8011ed4:	f007 fb84 	bl	80195e0 <iprintf>

  inactivity = 0;
 8011ed8:	2300      	movs	r3, #0
 8011eda:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8011edc:	2300      	movs	r3, #0
 8011ede:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8011ee0:	4b17      	ldr	r3, [pc, #92]	; (8011f40 <tcp_kill_state+0x8c>)
 8011ee2:	681b      	ldr	r3, [r3, #0]
 8011ee4:	617b      	str	r3, [r7, #20]
 8011ee6:	e017      	b.n	8011f18 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 8011ee8:	697b      	ldr	r3, [r7, #20]
 8011eea:	7d1b      	ldrb	r3, [r3, #20]
 8011eec:	79fa      	ldrb	r2, [r7, #7]
 8011eee:	429a      	cmp	r2, r3
 8011ef0:	d10f      	bne.n	8011f12 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8011ef2:	4b14      	ldr	r3, [pc, #80]	; (8011f44 <tcp_kill_state+0x90>)
 8011ef4:	681a      	ldr	r2, [r3, #0]
 8011ef6:	697b      	ldr	r3, [r7, #20]
 8011ef8:	6a1b      	ldr	r3, [r3, #32]
 8011efa:	1ad3      	subs	r3, r2, r3
 8011efc:	68fa      	ldr	r2, [r7, #12]
 8011efe:	429a      	cmp	r2, r3
 8011f00:	d807      	bhi.n	8011f12 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 8011f02:	4b10      	ldr	r3, [pc, #64]	; (8011f44 <tcp_kill_state+0x90>)
 8011f04:	681a      	ldr	r2, [r3, #0]
 8011f06:	697b      	ldr	r3, [r7, #20]
 8011f08:	6a1b      	ldr	r3, [r3, #32]
 8011f0a:	1ad3      	subs	r3, r2, r3
 8011f0c:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8011f0e:	697b      	ldr	r3, [r7, #20]
 8011f10:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8011f12:	697b      	ldr	r3, [r7, #20]
 8011f14:	68db      	ldr	r3, [r3, #12]
 8011f16:	617b      	str	r3, [r7, #20]
 8011f18:	697b      	ldr	r3, [r7, #20]
 8011f1a:	2b00      	cmp	r3, #0
 8011f1c:	d1e4      	bne.n	8011ee8 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 8011f1e:	693b      	ldr	r3, [r7, #16]
 8011f20:	2b00      	cmp	r3, #0
 8011f22:	d003      	beq.n	8011f2c <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8011f24:	2100      	movs	r1, #0
 8011f26:	6938      	ldr	r0, [r7, #16]
 8011f28:	f7ff f952 	bl	80111d0 <tcp_abandon>
  }
}
 8011f2c:	bf00      	nop
 8011f2e:	3718      	adds	r7, #24
 8011f30:	46bd      	mov	sp, r7
 8011f32:	bd80      	pop	{r7, pc}
 8011f34:	0801c924 	.word	0x0801c924
 8011f38:	0801ceb0 	.word	0x0801ceb0
 8011f3c:	0801c968 	.word	0x0801c968
 8011f40:	200080d4 	.word	0x200080d4
 8011f44:	200080c8 	.word	0x200080c8

08011f48 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8011f48:	b580      	push	{r7, lr}
 8011f4a:	b084      	sub	sp, #16
 8011f4c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8011f4e:	2300      	movs	r3, #0
 8011f50:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8011f52:	2300      	movs	r3, #0
 8011f54:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8011f56:	4b12      	ldr	r3, [pc, #72]	; (8011fa0 <tcp_kill_timewait+0x58>)
 8011f58:	681b      	ldr	r3, [r3, #0]
 8011f5a:	60fb      	str	r3, [r7, #12]
 8011f5c:	e012      	b.n	8011f84 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8011f5e:	4b11      	ldr	r3, [pc, #68]	; (8011fa4 <tcp_kill_timewait+0x5c>)
 8011f60:	681a      	ldr	r2, [r3, #0]
 8011f62:	68fb      	ldr	r3, [r7, #12]
 8011f64:	6a1b      	ldr	r3, [r3, #32]
 8011f66:	1ad3      	subs	r3, r2, r3
 8011f68:	687a      	ldr	r2, [r7, #4]
 8011f6a:	429a      	cmp	r2, r3
 8011f6c:	d807      	bhi.n	8011f7e <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8011f6e:	4b0d      	ldr	r3, [pc, #52]	; (8011fa4 <tcp_kill_timewait+0x5c>)
 8011f70:	681a      	ldr	r2, [r3, #0]
 8011f72:	68fb      	ldr	r3, [r7, #12]
 8011f74:	6a1b      	ldr	r3, [r3, #32]
 8011f76:	1ad3      	subs	r3, r2, r3
 8011f78:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8011f7a:	68fb      	ldr	r3, [r7, #12]
 8011f7c:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8011f7e:	68fb      	ldr	r3, [r7, #12]
 8011f80:	68db      	ldr	r3, [r3, #12]
 8011f82:	60fb      	str	r3, [r7, #12]
 8011f84:	68fb      	ldr	r3, [r7, #12]
 8011f86:	2b00      	cmp	r3, #0
 8011f88:	d1e9      	bne.n	8011f5e <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8011f8a:	68bb      	ldr	r3, [r7, #8]
 8011f8c:	2b00      	cmp	r3, #0
 8011f8e:	d002      	beq.n	8011f96 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8011f90:	68b8      	ldr	r0, [r7, #8]
 8011f92:	f7ff f9db 	bl	801134c <tcp_abort>
  }
}
 8011f96:	bf00      	nop
 8011f98:	3710      	adds	r7, #16
 8011f9a:	46bd      	mov	sp, r7
 8011f9c:	bd80      	pop	{r7, pc}
 8011f9e:	bf00      	nop
 8011fa0:	200080d8 	.word	0x200080d8
 8011fa4:	200080c8 	.word	0x200080c8

08011fa8 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8011fa8:	b580      	push	{r7, lr}
 8011faa:	b082      	sub	sp, #8
 8011fac:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 8011fae:	4b10      	ldr	r3, [pc, #64]	; (8011ff0 <tcp_handle_closepend+0x48>)
 8011fb0:	681b      	ldr	r3, [r3, #0]
 8011fb2:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8011fb4:	e014      	b.n	8011fe0 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 8011fb6:	687b      	ldr	r3, [r7, #4]
 8011fb8:	68db      	ldr	r3, [r3, #12]
 8011fba:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 8011fbc:	687b      	ldr	r3, [r7, #4]
 8011fbe:	8b5b      	ldrh	r3, [r3, #26]
 8011fc0:	f003 0308 	and.w	r3, r3, #8
 8011fc4:	2b00      	cmp	r3, #0
 8011fc6:	d009      	beq.n	8011fdc <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8011fc8:	687b      	ldr	r3, [r7, #4]
 8011fca:	8b5b      	ldrh	r3, [r3, #26]
 8011fcc:	f023 0308 	bic.w	r3, r3, #8
 8011fd0:	b29a      	uxth	r2, r3
 8011fd2:	687b      	ldr	r3, [r7, #4]
 8011fd4:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 8011fd6:	6878      	ldr	r0, [r7, #4]
 8011fd8:	f7ff f864 	bl	80110a4 <tcp_close_shutdown_fin>
    }
    pcb = next;
 8011fdc:	683b      	ldr	r3, [r7, #0]
 8011fde:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8011fe0:	687b      	ldr	r3, [r7, #4]
 8011fe2:	2b00      	cmp	r3, #0
 8011fe4:	d1e7      	bne.n	8011fb6 <tcp_handle_closepend+0xe>
  }
}
 8011fe6:	bf00      	nop
 8011fe8:	bf00      	nop
 8011fea:	3708      	adds	r7, #8
 8011fec:	46bd      	mov	sp, r7
 8011fee:	bd80      	pop	{r7, pc}
 8011ff0:	200080d4 	.word	0x200080d4

08011ff4 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8011ff4:	b580      	push	{r7, lr}
 8011ff6:	b084      	sub	sp, #16
 8011ff8:	af00      	add	r7, sp, #0
 8011ffa:	4603      	mov	r3, r0
 8011ffc:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8011ffe:	2001      	movs	r0, #1
 8012000:	f7fd fd56 	bl	800fab0 <memp_malloc>
 8012004:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 8012006:	68fb      	ldr	r3, [r7, #12]
 8012008:	2b00      	cmp	r3, #0
 801200a:	d126      	bne.n	801205a <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 801200c:	f7ff ffcc 	bl	8011fa8 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 8012010:	f7ff ff9a 	bl	8011f48 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8012014:	2001      	movs	r0, #1
 8012016:	f7fd fd4b 	bl	800fab0 <memp_malloc>
 801201a:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 801201c:	68fb      	ldr	r3, [r7, #12]
 801201e:	2b00      	cmp	r3, #0
 8012020:	d11b      	bne.n	801205a <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 8012022:	2009      	movs	r0, #9
 8012024:	f7ff ff46 	bl	8011eb4 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8012028:	2001      	movs	r0, #1
 801202a:	f7fd fd41 	bl	800fab0 <memp_malloc>
 801202e:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 8012030:	68fb      	ldr	r3, [r7, #12]
 8012032:	2b00      	cmp	r3, #0
 8012034:	d111      	bne.n	801205a <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8012036:	2008      	movs	r0, #8
 8012038:	f7ff ff3c 	bl	8011eb4 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801203c:	2001      	movs	r0, #1
 801203e:	f7fd fd37 	bl	800fab0 <memp_malloc>
 8012042:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8012044:	68fb      	ldr	r3, [r7, #12]
 8012046:	2b00      	cmp	r3, #0
 8012048:	d107      	bne.n	801205a <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 801204a:	79fb      	ldrb	r3, [r7, #7]
 801204c:	4618      	mov	r0, r3
 801204e:	f7ff fee3 	bl	8011e18 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8012052:	2001      	movs	r0, #1
 8012054:	f7fd fd2c 	bl	800fab0 <memp_malloc>
 8012058:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 801205a:	68fb      	ldr	r3, [r7, #12]
 801205c:	2b00      	cmp	r3, #0
 801205e:	d03f      	beq.n	80120e0 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8012060:	229c      	movs	r2, #156	; 0x9c
 8012062:	2100      	movs	r1, #0
 8012064:	68f8      	ldr	r0, [r7, #12]
 8012066:	f007 fc11 	bl	801988c <memset>
    pcb->prio = prio;
 801206a:	68fb      	ldr	r3, [r7, #12]
 801206c:	79fa      	ldrb	r2, [r7, #7]
 801206e:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8012070:	68fb      	ldr	r3, [r7, #12]
 8012072:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8012076:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 801207a:	68fb      	ldr	r3, [r7, #12]
 801207c:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8012080:	855a      	strh	r2, [r3, #42]	; 0x2a
 8012082:	68fb      	ldr	r3, [r7, #12]
 8012084:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8012086:	68fb      	ldr	r3, [r7, #12]
 8012088:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 801208a:	68fb      	ldr	r3, [r7, #12]
 801208c:	22ff      	movs	r2, #255	; 0xff
 801208e:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8012090:	68fb      	ldr	r3, [r7, #12]
 8012092:	f44f 7206 	mov.w	r2, #536	; 0x218
 8012096:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8012098:	68fb      	ldr	r3, [r7, #12]
 801209a:	2206      	movs	r2, #6
 801209c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 80120a0:	68fb      	ldr	r3, [r7, #12]
 80120a2:	2206      	movs	r2, #6
 80120a4:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 80120a6:	68fb      	ldr	r3, [r7, #12]
 80120a8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80120ac:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 80120ae:	68fb      	ldr	r3, [r7, #12]
 80120b0:	2201      	movs	r2, #1
 80120b2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 80120b6:	4b0d      	ldr	r3, [pc, #52]	; (80120ec <tcp_alloc+0xf8>)
 80120b8:	681a      	ldr	r2, [r3, #0]
 80120ba:	68fb      	ldr	r3, [r7, #12]
 80120bc:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 80120be:	4b0c      	ldr	r3, [pc, #48]	; (80120f0 <tcp_alloc+0xfc>)
 80120c0:	781a      	ldrb	r2, [r3, #0]
 80120c2:	68fb      	ldr	r3, [r7, #12]
 80120c4:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 80120c6:	68fb      	ldr	r3, [r7, #12]
 80120c8:	f44f 6286 	mov.w	r2, #1072	; 0x430
 80120cc:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 80120d0:	68fb      	ldr	r3, [r7, #12]
 80120d2:	4a08      	ldr	r2, [pc, #32]	; (80120f4 <tcp_alloc+0x100>)
 80120d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 80120d8:	68fb      	ldr	r3, [r7, #12]
 80120da:	4a07      	ldr	r2, [pc, #28]	; (80120f8 <tcp_alloc+0x104>)
 80120dc:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 80120e0:	68fb      	ldr	r3, [r7, #12]
}
 80120e2:	4618      	mov	r0, r3
 80120e4:	3710      	adds	r7, #16
 80120e6:	46bd      	mov	sp, r7
 80120e8:	bd80      	pop	{r7, pc}
 80120ea:	bf00      	nop
 80120ec:	200080c8 	.word	0x200080c8
 80120f0:	200080de 	.word	0x200080de
 80120f4:	08011dad 	.word	0x08011dad
 80120f8:	006ddd00 	.word	0x006ddd00

080120fc <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 80120fc:	b580      	push	{r7, lr}
 80120fe:	b082      	sub	sp, #8
 8012100:	af00      	add	r7, sp, #0
 8012102:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8012104:	687b      	ldr	r3, [r7, #4]
 8012106:	2b00      	cmp	r3, #0
 8012108:	d107      	bne.n	801211a <tcp_pcb_purge+0x1e>
 801210a:	4b21      	ldr	r3, [pc, #132]	; (8012190 <tcp_pcb_purge+0x94>)
 801210c:	f640 0251 	movw	r2, #2129	; 0x851
 8012110:	4920      	ldr	r1, [pc, #128]	; (8012194 <tcp_pcb_purge+0x98>)
 8012112:	4821      	ldr	r0, [pc, #132]	; (8012198 <tcp_pcb_purge+0x9c>)
 8012114:	f007 fa64 	bl	80195e0 <iprintf>
 8012118:	e037      	b.n	801218a <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 801211a:	687b      	ldr	r3, [r7, #4]
 801211c:	7d1b      	ldrb	r3, [r3, #20]
 801211e:	2b00      	cmp	r3, #0
 8012120:	d033      	beq.n	801218a <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 8012122:	687b      	ldr	r3, [r7, #4]
 8012124:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8012126:	2b0a      	cmp	r3, #10
 8012128:	d02f      	beq.n	801218a <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 801212a:	687b      	ldr	r3, [r7, #4]
 801212c:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 801212e:	2b01      	cmp	r3, #1
 8012130:	d02b      	beq.n	801218a <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8012132:	687b      	ldr	r3, [r7, #4]
 8012134:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012136:	2b00      	cmp	r3, #0
 8012138:	d007      	beq.n	801214a <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 801213a:	687b      	ldr	r3, [r7, #4]
 801213c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801213e:	4618      	mov	r0, r3
 8012140:	f7fe fb7c 	bl	801083c <pbuf_free>
      pcb->refused_data = NULL;
 8012144:	687b      	ldr	r3, [r7, #4]
 8012146:	2200      	movs	r2, #0
 8012148:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 801214a:	687b      	ldr	r3, [r7, #4]
 801214c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801214e:	2b00      	cmp	r3, #0
 8012150:	d002      	beq.n	8012158 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 8012152:	6878      	ldr	r0, [r7, #4]
 8012154:	f000 f986 	bl	8012464 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8012158:	687b      	ldr	r3, [r7, #4]
 801215a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801215e:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 8012160:	687b      	ldr	r3, [r7, #4]
 8012162:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012164:	4618      	mov	r0, r3
 8012166:	f7ff fdc7 	bl	8011cf8 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 801216a:	687b      	ldr	r3, [r7, #4]
 801216c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801216e:	4618      	mov	r0, r3
 8012170:	f7ff fdc2 	bl	8011cf8 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8012174:	687b      	ldr	r3, [r7, #4]
 8012176:	2200      	movs	r2, #0
 8012178:	66da      	str	r2, [r3, #108]	; 0x6c
 801217a:	687b      	ldr	r3, [r7, #4]
 801217c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 801217e:	687b      	ldr	r3, [r7, #4]
 8012180:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8012182:	687b      	ldr	r3, [r7, #4]
 8012184:	2200      	movs	r2, #0
 8012186:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 801218a:	3708      	adds	r7, #8
 801218c:	46bd      	mov	sp, r7
 801218e:	bd80      	pop	{r7, pc}
 8012190:	0801c924 	.word	0x0801c924
 8012194:	0801cf70 	.word	0x0801cf70
 8012198:	0801c968 	.word	0x0801c968

0801219c <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 801219c:	b580      	push	{r7, lr}
 801219e:	b084      	sub	sp, #16
 80121a0:	af00      	add	r7, sp, #0
 80121a2:	6078      	str	r0, [r7, #4]
 80121a4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 80121a6:	683b      	ldr	r3, [r7, #0]
 80121a8:	2b00      	cmp	r3, #0
 80121aa:	d106      	bne.n	80121ba <tcp_pcb_remove+0x1e>
 80121ac:	4b3e      	ldr	r3, [pc, #248]	; (80122a8 <tcp_pcb_remove+0x10c>)
 80121ae:	f640 0283 	movw	r2, #2179	; 0x883
 80121b2:	493e      	ldr	r1, [pc, #248]	; (80122ac <tcp_pcb_remove+0x110>)
 80121b4:	483e      	ldr	r0, [pc, #248]	; (80122b0 <tcp_pcb_remove+0x114>)
 80121b6:	f007 fa13 	bl	80195e0 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 80121ba:	687b      	ldr	r3, [r7, #4]
 80121bc:	2b00      	cmp	r3, #0
 80121be:	d106      	bne.n	80121ce <tcp_pcb_remove+0x32>
 80121c0:	4b39      	ldr	r3, [pc, #228]	; (80122a8 <tcp_pcb_remove+0x10c>)
 80121c2:	f640 0284 	movw	r2, #2180	; 0x884
 80121c6:	493b      	ldr	r1, [pc, #236]	; (80122b4 <tcp_pcb_remove+0x118>)
 80121c8:	4839      	ldr	r0, [pc, #228]	; (80122b0 <tcp_pcb_remove+0x114>)
 80121ca:	f007 fa09 	bl	80195e0 <iprintf>

  TCP_RMV(pcblist, pcb);
 80121ce:	687b      	ldr	r3, [r7, #4]
 80121d0:	681b      	ldr	r3, [r3, #0]
 80121d2:	683a      	ldr	r2, [r7, #0]
 80121d4:	429a      	cmp	r2, r3
 80121d6:	d105      	bne.n	80121e4 <tcp_pcb_remove+0x48>
 80121d8:	687b      	ldr	r3, [r7, #4]
 80121da:	681b      	ldr	r3, [r3, #0]
 80121dc:	68da      	ldr	r2, [r3, #12]
 80121de:	687b      	ldr	r3, [r7, #4]
 80121e0:	601a      	str	r2, [r3, #0]
 80121e2:	e013      	b.n	801220c <tcp_pcb_remove+0x70>
 80121e4:	687b      	ldr	r3, [r7, #4]
 80121e6:	681b      	ldr	r3, [r3, #0]
 80121e8:	60fb      	str	r3, [r7, #12]
 80121ea:	e00c      	b.n	8012206 <tcp_pcb_remove+0x6a>
 80121ec:	68fb      	ldr	r3, [r7, #12]
 80121ee:	68db      	ldr	r3, [r3, #12]
 80121f0:	683a      	ldr	r2, [r7, #0]
 80121f2:	429a      	cmp	r2, r3
 80121f4:	d104      	bne.n	8012200 <tcp_pcb_remove+0x64>
 80121f6:	683b      	ldr	r3, [r7, #0]
 80121f8:	68da      	ldr	r2, [r3, #12]
 80121fa:	68fb      	ldr	r3, [r7, #12]
 80121fc:	60da      	str	r2, [r3, #12]
 80121fe:	e005      	b.n	801220c <tcp_pcb_remove+0x70>
 8012200:	68fb      	ldr	r3, [r7, #12]
 8012202:	68db      	ldr	r3, [r3, #12]
 8012204:	60fb      	str	r3, [r7, #12]
 8012206:	68fb      	ldr	r3, [r7, #12]
 8012208:	2b00      	cmp	r3, #0
 801220a:	d1ef      	bne.n	80121ec <tcp_pcb_remove+0x50>
 801220c:	683b      	ldr	r3, [r7, #0]
 801220e:	2200      	movs	r2, #0
 8012210:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 8012212:	6838      	ldr	r0, [r7, #0]
 8012214:	f7ff ff72 	bl	80120fc <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8012218:	683b      	ldr	r3, [r7, #0]
 801221a:	7d1b      	ldrb	r3, [r3, #20]
 801221c:	2b0a      	cmp	r3, #10
 801221e:	d013      	beq.n	8012248 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 8012220:	683b      	ldr	r3, [r7, #0]
 8012222:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8012224:	2b01      	cmp	r3, #1
 8012226:	d00f      	beq.n	8012248 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8012228:	683b      	ldr	r3, [r7, #0]
 801222a:	8b5b      	ldrh	r3, [r3, #26]
 801222c:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 8012230:	2b00      	cmp	r3, #0
 8012232:	d009      	beq.n	8012248 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8012234:	683b      	ldr	r3, [r7, #0]
 8012236:	8b5b      	ldrh	r3, [r3, #26]
 8012238:	f043 0302 	orr.w	r3, r3, #2
 801223c:	b29a      	uxth	r2, r3
 801223e:	683b      	ldr	r3, [r7, #0]
 8012240:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8012242:	6838      	ldr	r0, [r7, #0]
 8012244:	f002 ff6e 	bl	8015124 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8012248:	683b      	ldr	r3, [r7, #0]
 801224a:	7d1b      	ldrb	r3, [r3, #20]
 801224c:	2b01      	cmp	r3, #1
 801224e:	d020      	beq.n	8012292 <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8012250:	683b      	ldr	r3, [r7, #0]
 8012252:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012254:	2b00      	cmp	r3, #0
 8012256:	d006      	beq.n	8012266 <tcp_pcb_remove+0xca>
 8012258:	4b13      	ldr	r3, [pc, #76]	; (80122a8 <tcp_pcb_remove+0x10c>)
 801225a:	f640 0293 	movw	r2, #2195	; 0x893
 801225e:	4916      	ldr	r1, [pc, #88]	; (80122b8 <tcp_pcb_remove+0x11c>)
 8012260:	4813      	ldr	r0, [pc, #76]	; (80122b0 <tcp_pcb_remove+0x114>)
 8012262:	f007 f9bd 	bl	80195e0 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8012266:	683b      	ldr	r3, [r7, #0]
 8012268:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801226a:	2b00      	cmp	r3, #0
 801226c:	d006      	beq.n	801227c <tcp_pcb_remove+0xe0>
 801226e:	4b0e      	ldr	r3, [pc, #56]	; (80122a8 <tcp_pcb_remove+0x10c>)
 8012270:	f640 0294 	movw	r2, #2196	; 0x894
 8012274:	4911      	ldr	r1, [pc, #68]	; (80122bc <tcp_pcb_remove+0x120>)
 8012276:	480e      	ldr	r0, [pc, #56]	; (80122b0 <tcp_pcb_remove+0x114>)
 8012278:	f007 f9b2 	bl	80195e0 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 801227c:	683b      	ldr	r3, [r7, #0]
 801227e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012280:	2b00      	cmp	r3, #0
 8012282:	d006      	beq.n	8012292 <tcp_pcb_remove+0xf6>
 8012284:	4b08      	ldr	r3, [pc, #32]	; (80122a8 <tcp_pcb_remove+0x10c>)
 8012286:	f640 0296 	movw	r2, #2198	; 0x896
 801228a:	490d      	ldr	r1, [pc, #52]	; (80122c0 <tcp_pcb_remove+0x124>)
 801228c:	4808      	ldr	r0, [pc, #32]	; (80122b0 <tcp_pcb_remove+0x114>)
 801228e:	f007 f9a7 	bl	80195e0 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 8012292:	683b      	ldr	r3, [r7, #0]
 8012294:	2200      	movs	r2, #0
 8012296:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8012298:	683b      	ldr	r3, [r7, #0]
 801229a:	2200      	movs	r2, #0
 801229c:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 801229e:	bf00      	nop
 80122a0:	3710      	adds	r7, #16
 80122a2:	46bd      	mov	sp, r7
 80122a4:	bd80      	pop	{r7, pc}
 80122a6:	bf00      	nop
 80122a8:	0801c924 	.word	0x0801c924
 80122ac:	0801cf8c 	.word	0x0801cf8c
 80122b0:	0801c968 	.word	0x0801c968
 80122b4:	0801cfa8 	.word	0x0801cfa8
 80122b8:	0801cfc8 	.word	0x0801cfc8
 80122bc:	0801cfe0 	.word	0x0801cfe0
 80122c0:	0801cffc 	.word	0x0801cffc

080122c4 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 80122c4:	b580      	push	{r7, lr}
 80122c6:	b082      	sub	sp, #8
 80122c8:	af00      	add	r7, sp, #0
 80122ca:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 80122cc:	687b      	ldr	r3, [r7, #4]
 80122ce:	2b00      	cmp	r3, #0
 80122d0:	d106      	bne.n	80122e0 <tcp_next_iss+0x1c>
 80122d2:	4b0a      	ldr	r3, [pc, #40]	; (80122fc <tcp_next_iss+0x38>)
 80122d4:	f640 02af 	movw	r2, #2223	; 0x8af
 80122d8:	4909      	ldr	r1, [pc, #36]	; (8012300 <tcp_next_iss+0x3c>)
 80122da:	480a      	ldr	r0, [pc, #40]	; (8012304 <tcp_next_iss+0x40>)
 80122dc:	f007 f980 	bl	80195e0 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 80122e0:	4b09      	ldr	r3, [pc, #36]	; (8012308 <tcp_next_iss+0x44>)
 80122e2:	681a      	ldr	r2, [r3, #0]
 80122e4:	4b09      	ldr	r3, [pc, #36]	; (801230c <tcp_next_iss+0x48>)
 80122e6:	681b      	ldr	r3, [r3, #0]
 80122e8:	4413      	add	r3, r2
 80122ea:	4a07      	ldr	r2, [pc, #28]	; (8012308 <tcp_next_iss+0x44>)
 80122ec:	6013      	str	r3, [r2, #0]
  return iss;
 80122ee:	4b06      	ldr	r3, [pc, #24]	; (8012308 <tcp_next_iss+0x44>)
 80122f0:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 80122f2:	4618      	mov	r0, r3
 80122f4:	3708      	adds	r7, #8
 80122f6:	46bd      	mov	sp, r7
 80122f8:	bd80      	pop	{r7, pc}
 80122fa:	bf00      	nop
 80122fc:	0801c924 	.word	0x0801c924
 8012300:	0801d014 	.word	0x0801d014
 8012304:	0801c968 	.word	0x0801c968
 8012308:	2000005c 	.word	0x2000005c
 801230c:	200080c8 	.word	0x200080c8

08012310 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 8012310:	b580      	push	{r7, lr}
 8012312:	b086      	sub	sp, #24
 8012314:	af00      	add	r7, sp, #0
 8012316:	4603      	mov	r3, r0
 8012318:	60b9      	str	r1, [r7, #8]
 801231a:	607a      	str	r2, [r7, #4]
 801231c:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 801231e:	687b      	ldr	r3, [r7, #4]
 8012320:	2b00      	cmp	r3, #0
 8012322:	d106      	bne.n	8012332 <tcp_eff_send_mss_netif+0x22>
 8012324:	4b14      	ldr	r3, [pc, #80]	; (8012378 <tcp_eff_send_mss_netif+0x68>)
 8012326:	f640 02c5 	movw	r2, #2245	; 0x8c5
 801232a:	4914      	ldr	r1, [pc, #80]	; (801237c <tcp_eff_send_mss_netif+0x6c>)
 801232c:	4814      	ldr	r0, [pc, #80]	; (8012380 <tcp_eff_send_mss_netif+0x70>)
 801232e:	f007 f957 	bl	80195e0 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 8012332:	68bb      	ldr	r3, [r7, #8]
 8012334:	2b00      	cmp	r3, #0
 8012336:	d101      	bne.n	801233c <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8012338:	89fb      	ldrh	r3, [r7, #14]
 801233a:	e019      	b.n	8012370 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 801233c:	68bb      	ldr	r3, [r7, #8]
 801233e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8012340:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 8012342:	8afb      	ldrh	r3, [r7, #22]
 8012344:	2b00      	cmp	r3, #0
 8012346:	d012      	beq.n	801236e <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 8012348:	2328      	movs	r3, #40	; 0x28
 801234a:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 801234c:	8afa      	ldrh	r2, [r7, #22]
 801234e:	8abb      	ldrh	r3, [r7, #20]
 8012350:	429a      	cmp	r2, r3
 8012352:	d904      	bls.n	801235e <tcp_eff_send_mss_netif+0x4e>
 8012354:	8afa      	ldrh	r2, [r7, #22]
 8012356:	8abb      	ldrh	r3, [r7, #20]
 8012358:	1ad3      	subs	r3, r2, r3
 801235a:	b29b      	uxth	r3, r3
 801235c:	e000      	b.n	8012360 <tcp_eff_send_mss_netif+0x50>
 801235e:	2300      	movs	r3, #0
 8012360:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 8012362:	8a7a      	ldrh	r2, [r7, #18]
 8012364:	89fb      	ldrh	r3, [r7, #14]
 8012366:	4293      	cmp	r3, r2
 8012368:	bf28      	it	cs
 801236a:	4613      	movcs	r3, r2
 801236c:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 801236e:	89fb      	ldrh	r3, [r7, #14]
}
 8012370:	4618      	mov	r0, r3
 8012372:	3718      	adds	r7, #24
 8012374:	46bd      	mov	sp, r7
 8012376:	bd80      	pop	{r7, pc}
 8012378:	0801c924 	.word	0x0801c924
 801237c:	0801d030 	.word	0x0801d030
 8012380:	0801c968 	.word	0x0801c968

08012384 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8012384:	b580      	push	{r7, lr}
 8012386:	b084      	sub	sp, #16
 8012388:	af00      	add	r7, sp, #0
 801238a:	6078      	str	r0, [r7, #4]
 801238c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 801238e:	683b      	ldr	r3, [r7, #0]
 8012390:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8012392:	687b      	ldr	r3, [r7, #4]
 8012394:	2b00      	cmp	r3, #0
 8012396:	d119      	bne.n	80123cc <tcp_netif_ip_addr_changed_pcblist+0x48>
 8012398:	4b10      	ldr	r3, [pc, #64]	; (80123dc <tcp_netif_ip_addr_changed_pcblist+0x58>)
 801239a:	f44f 6210 	mov.w	r2, #2304	; 0x900
 801239e:	4910      	ldr	r1, [pc, #64]	; (80123e0 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 80123a0:	4810      	ldr	r0, [pc, #64]	; (80123e4 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 80123a2:	f007 f91d 	bl	80195e0 <iprintf>

  while (pcb != NULL) {
 80123a6:	e011      	b.n	80123cc <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 80123a8:	68fb      	ldr	r3, [r7, #12]
 80123aa:	681a      	ldr	r2, [r3, #0]
 80123ac:	687b      	ldr	r3, [r7, #4]
 80123ae:	681b      	ldr	r3, [r3, #0]
 80123b0:	429a      	cmp	r2, r3
 80123b2:	d108      	bne.n	80123c6 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 80123b4:	68fb      	ldr	r3, [r7, #12]
 80123b6:	68db      	ldr	r3, [r3, #12]
 80123b8:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 80123ba:	68f8      	ldr	r0, [r7, #12]
 80123bc:	f7fe ffc6 	bl	801134c <tcp_abort>
      pcb = next;
 80123c0:	68bb      	ldr	r3, [r7, #8]
 80123c2:	60fb      	str	r3, [r7, #12]
 80123c4:	e002      	b.n	80123cc <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 80123c6:	68fb      	ldr	r3, [r7, #12]
 80123c8:	68db      	ldr	r3, [r3, #12]
 80123ca:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 80123cc:	68fb      	ldr	r3, [r7, #12]
 80123ce:	2b00      	cmp	r3, #0
 80123d0:	d1ea      	bne.n	80123a8 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 80123d2:	bf00      	nop
 80123d4:	bf00      	nop
 80123d6:	3710      	adds	r7, #16
 80123d8:	46bd      	mov	sp, r7
 80123da:	bd80      	pop	{r7, pc}
 80123dc:	0801c924 	.word	0x0801c924
 80123e0:	0801d058 	.word	0x0801d058
 80123e4:	0801c968 	.word	0x0801c968

080123e8 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80123e8:	b580      	push	{r7, lr}
 80123ea:	b084      	sub	sp, #16
 80123ec:	af00      	add	r7, sp, #0
 80123ee:	6078      	str	r0, [r7, #4]
 80123f0:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 80123f2:	687b      	ldr	r3, [r7, #4]
 80123f4:	2b00      	cmp	r3, #0
 80123f6:	d02a      	beq.n	801244e <tcp_netif_ip_addr_changed+0x66>
 80123f8:	687b      	ldr	r3, [r7, #4]
 80123fa:	681b      	ldr	r3, [r3, #0]
 80123fc:	2b00      	cmp	r3, #0
 80123fe:	d026      	beq.n	801244e <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 8012400:	4b15      	ldr	r3, [pc, #84]	; (8012458 <tcp_netif_ip_addr_changed+0x70>)
 8012402:	681b      	ldr	r3, [r3, #0]
 8012404:	4619      	mov	r1, r3
 8012406:	6878      	ldr	r0, [r7, #4]
 8012408:	f7ff ffbc 	bl	8012384 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 801240c:	4b13      	ldr	r3, [pc, #76]	; (801245c <tcp_netif_ip_addr_changed+0x74>)
 801240e:	681b      	ldr	r3, [r3, #0]
 8012410:	4619      	mov	r1, r3
 8012412:	6878      	ldr	r0, [r7, #4]
 8012414:	f7ff ffb6 	bl	8012384 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8012418:	683b      	ldr	r3, [r7, #0]
 801241a:	2b00      	cmp	r3, #0
 801241c:	d017      	beq.n	801244e <tcp_netif_ip_addr_changed+0x66>
 801241e:	683b      	ldr	r3, [r7, #0]
 8012420:	681b      	ldr	r3, [r3, #0]
 8012422:	2b00      	cmp	r3, #0
 8012424:	d013      	beq.n	801244e <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8012426:	4b0e      	ldr	r3, [pc, #56]	; (8012460 <tcp_netif_ip_addr_changed+0x78>)
 8012428:	681b      	ldr	r3, [r3, #0]
 801242a:	60fb      	str	r3, [r7, #12]
 801242c:	e00c      	b.n	8012448 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 801242e:	68fb      	ldr	r3, [r7, #12]
 8012430:	681a      	ldr	r2, [r3, #0]
 8012432:	687b      	ldr	r3, [r7, #4]
 8012434:	681b      	ldr	r3, [r3, #0]
 8012436:	429a      	cmp	r2, r3
 8012438:	d103      	bne.n	8012442 <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 801243a:	683b      	ldr	r3, [r7, #0]
 801243c:	681a      	ldr	r2, [r3, #0]
 801243e:	68fb      	ldr	r3, [r7, #12]
 8012440:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8012442:	68fb      	ldr	r3, [r7, #12]
 8012444:	68db      	ldr	r3, [r3, #12]
 8012446:	60fb      	str	r3, [r7, #12]
 8012448:	68fb      	ldr	r3, [r7, #12]
 801244a:	2b00      	cmp	r3, #0
 801244c:	d1ef      	bne.n	801242e <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 801244e:	bf00      	nop
 8012450:	3710      	adds	r7, #16
 8012452:	46bd      	mov	sp, r7
 8012454:	bd80      	pop	{r7, pc}
 8012456:	bf00      	nop
 8012458:	200080d4 	.word	0x200080d4
 801245c:	200080cc 	.word	0x200080cc
 8012460:	200080d0 	.word	0x200080d0

08012464 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 8012464:	b580      	push	{r7, lr}
 8012466:	b082      	sub	sp, #8
 8012468:	af00      	add	r7, sp, #0
 801246a:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 801246c:	687b      	ldr	r3, [r7, #4]
 801246e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012470:	2b00      	cmp	r3, #0
 8012472:	d007      	beq.n	8012484 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8012474:	687b      	ldr	r3, [r7, #4]
 8012476:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012478:	4618      	mov	r0, r3
 801247a:	f7ff fc3d 	bl	8011cf8 <tcp_segs_free>
    pcb->ooseq = NULL;
 801247e:	687b      	ldr	r3, [r7, #4]
 8012480:	2200      	movs	r2, #0
 8012482:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8012484:	bf00      	nop
 8012486:	3708      	adds	r7, #8
 8012488:	46bd      	mov	sp, r7
 801248a:	bd80      	pop	{r7, pc}

0801248c <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 801248c:	b590      	push	{r4, r7, lr}
 801248e:	b08d      	sub	sp, #52	; 0x34
 8012490:	af04      	add	r7, sp, #16
 8012492:	6078      	str	r0, [r7, #4]
 8012494:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 8012496:	687b      	ldr	r3, [r7, #4]
 8012498:	2b00      	cmp	r3, #0
 801249a:	d105      	bne.n	80124a8 <tcp_input+0x1c>
 801249c:	4b9b      	ldr	r3, [pc, #620]	; (801270c <tcp_input+0x280>)
 801249e:	2283      	movs	r2, #131	; 0x83
 80124a0:	499b      	ldr	r1, [pc, #620]	; (8012710 <tcp_input+0x284>)
 80124a2:	489c      	ldr	r0, [pc, #624]	; (8012714 <tcp_input+0x288>)
 80124a4:	f007 f89c 	bl	80195e0 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 80124a8:	687b      	ldr	r3, [r7, #4]
 80124aa:	685b      	ldr	r3, [r3, #4]
 80124ac:	4a9a      	ldr	r2, [pc, #616]	; (8012718 <tcp_input+0x28c>)
 80124ae:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 80124b0:	687b      	ldr	r3, [r7, #4]
 80124b2:	895b      	ldrh	r3, [r3, #10]
 80124b4:	2b13      	cmp	r3, #19
 80124b6:	f240 83d1 	bls.w	8012c5c <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80124ba:	4b98      	ldr	r3, [pc, #608]	; (801271c <tcp_input+0x290>)
 80124bc:	695b      	ldr	r3, [r3, #20]
 80124be:	4a97      	ldr	r2, [pc, #604]	; (801271c <tcp_input+0x290>)
 80124c0:	6812      	ldr	r2, [r2, #0]
 80124c2:	4611      	mov	r1, r2
 80124c4:	4618      	mov	r0, r3
 80124c6:	f005 fbfb 	bl	8017cc0 <ip4_addr_isbroadcast_u32>
 80124ca:	4603      	mov	r3, r0
 80124cc:	2b00      	cmp	r3, #0
 80124ce:	f040 83c7 	bne.w	8012c60 <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 80124d2:	4b92      	ldr	r3, [pc, #584]	; (801271c <tcp_input+0x290>)
 80124d4:	695b      	ldr	r3, [r3, #20]
 80124d6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80124da:	2be0      	cmp	r3, #224	; 0xe0
 80124dc:	f000 83c0 	beq.w	8012c60 <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 80124e0:	4b8d      	ldr	r3, [pc, #564]	; (8012718 <tcp_input+0x28c>)
 80124e2:	681b      	ldr	r3, [r3, #0]
 80124e4:	899b      	ldrh	r3, [r3, #12]
 80124e6:	b29b      	uxth	r3, r3
 80124e8:	4618      	mov	r0, r3
 80124ea:	f7fc fdb1 	bl	800f050 <lwip_htons>
 80124ee:	4603      	mov	r3, r0
 80124f0:	0b1b      	lsrs	r3, r3, #12
 80124f2:	b29b      	uxth	r3, r3
 80124f4:	b2db      	uxtb	r3, r3
 80124f6:	009b      	lsls	r3, r3, #2
 80124f8:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 80124fa:	7cbb      	ldrb	r3, [r7, #18]
 80124fc:	2b13      	cmp	r3, #19
 80124fe:	f240 83b1 	bls.w	8012c64 <tcp_input+0x7d8>
 8012502:	7cbb      	ldrb	r3, [r7, #18]
 8012504:	b29a      	uxth	r2, r3
 8012506:	687b      	ldr	r3, [r7, #4]
 8012508:	891b      	ldrh	r3, [r3, #8]
 801250a:	429a      	cmp	r2, r3
 801250c:	f200 83aa 	bhi.w	8012c64 <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8012510:	7cbb      	ldrb	r3, [r7, #18]
 8012512:	b29b      	uxth	r3, r3
 8012514:	3b14      	subs	r3, #20
 8012516:	b29a      	uxth	r2, r3
 8012518:	4b81      	ldr	r3, [pc, #516]	; (8012720 <tcp_input+0x294>)
 801251a:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 801251c:	4b81      	ldr	r3, [pc, #516]	; (8012724 <tcp_input+0x298>)
 801251e:	2200      	movs	r2, #0
 8012520:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 8012522:	687b      	ldr	r3, [r7, #4]
 8012524:	895a      	ldrh	r2, [r3, #10]
 8012526:	7cbb      	ldrb	r3, [r7, #18]
 8012528:	b29b      	uxth	r3, r3
 801252a:	429a      	cmp	r2, r3
 801252c:	d309      	bcc.n	8012542 <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 801252e:	4b7c      	ldr	r3, [pc, #496]	; (8012720 <tcp_input+0x294>)
 8012530:	881a      	ldrh	r2, [r3, #0]
 8012532:	4b7d      	ldr	r3, [pc, #500]	; (8012728 <tcp_input+0x29c>)
 8012534:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 8012536:	7cbb      	ldrb	r3, [r7, #18]
 8012538:	4619      	mov	r1, r3
 801253a:	6878      	ldr	r0, [r7, #4]
 801253c:	f7fe f8f8 	bl	8010730 <pbuf_remove_header>
 8012540:	e04e      	b.n	80125e0 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 8012542:	687b      	ldr	r3, [r7, #4]
 8012544:	681b      	ldr	r3, [r3, #0]
 8012546:	2b00      	cmp	r3, #0
 8012548:	d105      	bne.n	8012556 <tcp_input+0xca>
 801254a:	4b70      	ldr	r3, [pc, #448]	; (801270c <tcp_input+0x280>)
 801254c:	22c2      	movs	r2, #194	; 0xc2
 801254e:	4977      	ldr	r1, [pc, #476]	; (801272c <tcp_input+0x2a0>)
 8012550:	4870      	ldr	r0, [pc, #448]	; (8012714 <tcp_input+0x288>)
 8012552:	f007 f845 	bl	80195e0 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 8012556:	2114      	movs	r1, #20
 8012558:	6878      	ldr	r0, [r7, #4]
 801255a:	f7fe f8e9 	bl	8010730 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 801255e:	687b      	ldr	r3, [r7, #4]
 8012560:	895a      	ldrh	r2, [r3, #10]
 8012562:	4b71      	ldr	r3, [pc, #452]	; (8012728 <tcp_input+0x29c>)
 8012564:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 8012566:	4b6e      	ldr	r3, [pc, #440]	; (8012720 <tcp_input+0x294>)
 8012568:	881a      	ldrh	r2, [r3, #0]
 801256a:	4b6f      	ldr	r3, [pc, #444]	; (8012728 <tcp_input+0x29c>)
 801256c:	881b      	ldrh	r3, [r3, #0]
 801256e:	1ad3      	subs	r3, r2, r3
 8012570:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 8012572:	4b6d      	ldr	r3, [pc, #436]	; (8012728 <tcp_input+0x29c>)
 8012574:	881b      	ldrh	r3, [r3, #0]
 8012576:	4619      	mov	r1, r3
 8012578:	6878      	ldr	r0, [r7, #4]
 801257a:	f7fe f8d9 	bl	8010730 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 801257e:	687b      	ldr	r3, [r7, #4]
 8012580:	681b      	ldr	r3, [r3, #0]
 8012582:	895b      	ldrh	r3, [r3, #10]
 8012584:	8a3a      	ldrh	r2, [r7, #16]
 8012586:	429a      	cmp	r2, r3
 8012588:	f200 836e 	bhi.w	8012c68 <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 801258c:	687b      	ldr	r3, [r7, #4]
 801258e:	681b      	ldr	r3, [r3, #0]
 8012590:	685b      	ldr	r3, [r3, #4]
 8012592:	4a64      	ldr	r2, [pc, #400]	; (8012724 <tcp_input+0x298>)
 8012594:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 8012596:	687b      	ldr	r3, [r7, #4]
 8012598:	681b      	ldr	r3, [r3, #0]
 801259a:	8a3a      	ldrh	r2, [r7, #16]
 801259c:	4611      	mov	r1, r2
 801259e:	4618      	mov	r0, r3
 80125a0:	f7fe f8c6 	bl	8010730 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 80125a4:	687b      	ldr	r3, [r7, #4]
 80125a6:	891a      	ldrh	r2, [r3, #8]
 80125a8:	8a3b      	ldrh	r3, [r7, #16]
 80125aa:	1ad3      	subs	r3, r2, r3
 80125ac:	b29a      	uxth	r2, r3
 80125ae:	687b      	ldr	r3, [r7, #4]
 80125b0:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 80125b2:	687b      	ldr	r3, [r7, #4]
 80125b4:	895b      	ldrh	r3, [r3, #10]
 80125b6:	2b00      	cmp	r3, #0
 80125b8:	d005      	beq.n	80125c6 <tcp_input+0x13a>
 80125ba:	4b54      	ldr	r3, [pc, #336]	; (801270c <tcp_input+0x280>)
 80125bc:	22df      	movs	r2, #223	; 0xdf
 80125be:	495c      	ldr	r1, [pc, #368]	; (8012730 <tcp_input+0x2a4>)
 80125c0:	4854      	ldr	r0, [pc, #336]	; (8012714 <tcp_input+0x288>)
 80125c2:	f007 f80d 	bl	80195e0 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 80125c6:	687b      	ldr	r3, [r7, #4]
 80125c8:	891a      	ldrh	r2, [r3, #8]
 80125ca:	687b      	ldr	r3, [r7, #4]
 80125cc:	681b      	ldr	r3, [r3, #0]
 80125ce:	891b      	ldrh	r3, [r3, #8]
 80125d0:	429a      	cmp	r2, r3
 80125d2:	d005      	beq.n	80125e0 <tcp_input+0x154>
 80125d4:	4b4d      	ldr	r3, [pc, #308]	; (801270c <tcp_input+0x280>)
 80125d6:	22e0      	movs	r2, #224	; 0xe0
 80125d8:	4956      	ldr	r1, [pc, #344]	; (8012734 <tcp_input+0x2a8>)
 80125da:	484e      	ldr	r0, [pc, #312]	; (8012714 <tcp_input+0x288>)
 80125dc:	f007 f800 	bl	80195e0 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 80125e0:	4b4d      	ldr	r3, [pc, #308]	; (8012718 <tcp_input+0x28c>)
 80125e2:	681b      	ldr	r3, [r3, #0]
 80125e4:	881b      	ldrh	r3, [r3, #0]
 80125e6:	b29b      	uxth	r3, r3
 80125e8:	4a4b      	ldr	r2, [pc, #300]	; (8012718 <tcp_input+0x28c>)
 80125ea:	6814      	ldr	r4, [r2, #0]
 80125ec:	4618      	mov	r0, r3
 80125ee:	f7fc fd2f 	bl	800f050 <lwip_htons>
 80125f2:	4603      	mov	r3, r0
 80125f4:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 80125f6:	4b48      	ldr	r3, [pc, #288]	; (8012718 <tcp_input+0x28c>)
 80125f8:	681b      	ldr	r3, [r3, #0]
 80125fa:	885b      	ldrh	r3, [r3, #2]
 80125fc:	b29b      	uxth	r3, r3
 80125fe:	4a46      	ldr	r2, [pc, #280]	; (8012718 <tcp_input+0x28c>)
 8012600:	6814      	ldr	r4, [r2, #0]
 8012602:	4618      	mov	r0, r3
 8012604:	f7fc fd24 	bl	800f050 <lwip_htons>
 8012608:	4603      	mov	r3, r0
 801260a:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 801260c:	4b42      	ldr	r3, [pc, #264]	; (8012718 <tcp_input+0x28c>)
 801260e:	681b      	ldr	r3, [r3, #0]
 8012610:	685b      	ldr	r3, [r3, #4]
 8012612:	4a41      	ldr	r2, [pc, #260]	; (8012718 <tcp_input+0x28c>)
 8012614:	6814      	ldr	r4, [r2, #0]
 8012616:	4618      	mov	r0, r3
 8012618:	f7fc fd2f 	bl	800f07a <lwip_htonl>
 801261c:	4603      	mov	r3, r0
 801261e:	6063      	str	r3, [r4, #4]
 8012620:	6863      	ldr	r3, [r4, #4]
 8012622:	4a45      	ldr	r2, [pc, #276]	; (8012738 <tcp_input+0x2ac>)
 8012624:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8012626:	4b3c      	ldr	r3, [pc, #240]	; (8012718 <tcp_input+0x28c>)
 8012628:	681b      	ldr	r3, [r3, #0]
 801262a:	689b      	ldr	r3, [r3, #8]
 801262c:	4a3a      	ldr	r2, [pc, #232]	; (8012718 <tcp_input+0x28c>)
 801262e:	6814      	ldr	r4, [r2, #0]
 8012630:	4618      	mov	r0, r3
 8012632:	f7fc fd22 	bl	800f07a <lwip_htonl>
 8012636:	4603      	mov	r3, r0
 8012638:	60a3      	str	r3, [r4, #8]
 801263a:	68a3      	ldr	r3, [r4, #8]
 801263c:	4a3f      	ldr	r2, [pc, #252]	; (801273c <tcp_input+0x2b0>)
 801263e:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8012640:	4b35      	ldr	r3, [pc, #212]	; (8012718 <tcp_input+0x28c>)
 8012642:	681b      	ldr	r3, [r3, #0]
 8012644:	89db      	ldrh	r3, [r3, #14]
 8012646:	b29b      	uxth	r3, r3
 8012648:	4a33      	ldr	r2, [pc, #204]	; (8012718 <tcp_input+0x28c>)
 801264a:	6814      	ldr	r4, [r2, #0]
 801264c:	4618      	mov	r0, r3
 801264e:	f7fc fcff 	bl	800f050 <lwip_htons>
 8012652:	4603      	mov	r3, r0
 8012654:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 8012656:	4b30      	ldr	r3, [pc, #192]	; (8012718 <tcp_input+0x28c>)
 8012658:	681b      	ldr	r3, [r3, #0]
 801265a:	899b      	ldrh	r3, [r3, #12]
 801265c:	b29b      	uxth	r3, r3
 801265e:	4618      	mov	r0, r3
 8012660:	f7fc fcf6 	bl	800f050 <lwip_htons>
 8012664:	4603      	mov	r3, r0
 8012666:	b2db      	uxtb	r3, r3
 8012668:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801266c:	b2da      	uxtb	r2, r3
 801266e:	4b34      	ldr	r3, [pc, #208]	; (8012740 <tcp_input+0x2b4>)
 8012670:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 8012672:	687b      	ldr	r3, [r7, #4]
 8012674:	891a      	ldrh	r2, [r3, #8]
 8012676:	4b33      	ldr	r3, [pc, #204]	; (8012744 <tcp_input+0x2b8>)
 8012678:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 801267a:	4b31      	ldr	r3, [pc, #196]	; (8012740 <tcp_input+0x2b4>)
 801267c:	781b      	ldrb	r3, [r3, #0]
 801267e:	f003 0303 	and.w	r3, r3, #3
 8012682:	2b00      	cmp	r3, #0
 8012684:	d00c      	beq.n	80126a0 <tcp_input+0x214>
    tcplen++;
 8012686:	4b2f      	ldr	r3, [pc, #188]	; (8012744 <tcp_input+0x2b8>)
 8012688:	881b      	ldrh	r3, [r3, #0]
 801268a:	3301      	adds	r3, #1
 801268c:	b29a      	uxth	r2, r3
 801268e:	4b2d      	ldr	r3, [pc, #180]	; (8012744 <tcp_input+0x2b8>)
 8012690:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 8012692:	687b      	ldr	r3, [r7, #4]
 8012694:	891a      	ldrh	r2, [r3, #8]
 8012696:	4b2b      	ldr	r3, [pc, #172]	; (8012744 <tcp_input+0x2b8>)
 8012698:	881b      	ldrh	r3, [r3, #0]
 801269a:	429a      	cmp	r2, r3
 801269c:	f200 82e6 	bhi.w	8012c6c <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 80126a0:	2300      	movs	r3, #0
 80126a2:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80126a4:	4b28      	ldr	r3, [pc, #160]	; (8012748 <tcp_input+0x2bc>)
 80126a6:	681b      	ldr	r3, [r3, #0]
 80126a8:	61fb      	str	r3, [r7, #28]
 80126aa:	e09d      	b.n	80127e8 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 80126ac:	69fb      	ldr	r3, [r7, #28]
 80126ae:	7d1b      	ldrb	r3, [r3, #20]
 80126b0:	2b00      	cmp	r3, #0
 80126b2:	d105      	bne.n	80126c0 <tcp_input+0x234>
 80126b4:	4b15      	ldr	r3, [pc, #84]	; (801270c <tcp_input+0x280>)
 80126b6:	22fb      	movs	r2, #251	; 0xfb
 80126b8:	4924      	ldr	r1, [pc, #144]	; (801274c <tcp_input+0x2c0>)
 80126ba:	4816      	ldr	r0, [pc, #88]	; (8012714 <tcp_input+0x288>)
 80126bc:	f006 ff90 	bl	80195e0 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 80126c0:	69fb      	ldr	r3, [r7, #28]
 80126c2:	7d1b      	ldrb	r3, [r3, #20]
 80126c4:	2b0a      	cmp	r3, #10
 80126c6:	d105      	bne.n	80126d4 <tcp_input+0x248>
 80126c8:	4b10      	ldr	r3, [pc, #64]	; (801270c <tcp_input+0x280>)
 80126ca:	22fc      	movs	r2, #252	; 0xfc
 80126cc:	4920      	ldr	r1, [pc, #128]	; (8012750 <tcp_input+0x2c4>)
 80126ce:	4811      	ldr	r0, [pc, #68]	; (8012714 <tcp_input+0x288>)
 80126d0:	f006 ff86 	bl	80195e0 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 80126d4:	69fb      	ldr	r3, [r7, #28]
 80126d6:	7d1b      	ldrb	r3, [r3, #20]
 80126d8:	2b01      	cmp	r3, #1
 80126da:	d105      	bne.n	80126e8 <tcp_input+0x25c>
 80126dc:	4b0b      	ldr	r3, [pc, #44]	; (801270c <tcp_input+0x280>)
 80126de:	22fd      	movs	r2, #253	; 0xfd
 80126e0:	491c      	ldr	r1, [pc, #112]	; (8012754 <tcp_input+0x2c8>)
 80126e2:	480c      	ldr	r0, [pc, #48]	; (8012714 <tcp_input+0x288>)
 80126e4:	f006 ff7c 	bl	80195e0 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80126e8:	69fb      	ldr	r3, [r7, #28]
 80126ea:	7a1b      	ldrb	r3, [r3, #8]
 80126ec:	2b00      	cmp	r3, #0
 80126ee:	d033      	beq.n	8012758 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80126f0:	69fb      	ldr	r3, [r7, #28]
 80126f2:	7a1a      	ldrb	r2, [r3, #8]
 80126f4:	4b09      	ldr	r3, [pc, #36]	; (801271c <tcp_input+0x290>)
 80126f6:	685b      	ldr	r3, [r3, #4]
 80126f8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80126fc:	3301      	adds	r3, #1
 80126fe:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012700:	429a      	cmp	r2, r3
 8012702:	d029      	beq.n	8012758 <tcp_input+0x2cc>
      prev = pcb;
 8012704:	69fb      	ldr	r3, [r7, #28]
 8012706:	61bb      	str	r3, [r7, #24]
      continue;
 8012708:	e06b      	b.n	80127e2 <tcp_input+0x356>
 801270a:	bf00      	nop
 801270c:	0801d08c 	.word	0x0801d08c
 8012710:	0801d0c0 	.word	0x0801d0c0
 8012714:	0801d0d8 	.word	0x0801d0d8
 8012718:	200080f0 	.word	0x200080f0
 801271c:	200051ac 	.word	0x200051ac
 8012720:	200080f4 	.word	0x200080f4
 8012724:	200080f8 	.word	0x200080f8
 8012728:	200080f6 	.word	0x200080f6
 801272c:	0801d100 	.word	0x0801d100
 8012730:	0801d110 	.word	0x0801d110
 8012734:	0801d11c 	.word	0x0801d11c
 8012738:	20008100 	.word	0x20008100
 801273c:	20008104 	.word	0x20008104
 8012740:	2000810c 	.word	0x2000810c
 8012744:	2000810a 	.word	0x2000810a
 8012748:	200080d4 	.word	0x200080d4
 801274c:	0801d13c 	.word	0x0801d13c
 8012750:	0801d164 	.word	0x0801d164
 8012754:	0801d190 	.word	0x0801d190
    }

    if (pcb->remote_port == tcphdr->src &&
 8012758:	69fb      	ldr	r3, [r7, #28]
 801275a:	8b1a      	ldrh	r2, [r3, #24]
 801275c:	4b72      	ldr	r3, [pc, #456]	; (8012928 <tcp_input+0x49c>)
 801275e:	681b      	ldr	r3, [r3, #0]
 8012760:	881b      	ldrh	r3, [r3, #0]
 8012762:	b29b      	uxth	r3, r3
 8012764:	429a      	cmp	r2, r3
 8012766:	d13a      	bne.n	80127de <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8012768:	69fb      	ldr	r3, [r7, #28]
 801276a:	8ada      	ldrh	r2, [r3, #22]
 801276c:	4b6e      	ldr	r3, [pc, #440]	; (8012928 <tcp_input+0x49c>)
 801276e:	681b      	ldr	r3, [r3, #0]
 8012770:	885b      	ldrh	r3, [r3, #2]
 8012772:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8012774:	429a      	cmp	r2, r3
 8012776:	d132      	bne.n	80127de <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8012778:	69fb      	ldr	r3, [r7, #28]
 801277a:	685a      	ldr	r2, [r3, #4]
 801277c:	4b6b      	ldr	r3, [pc, #428]	; (801292c <tcp_input+0x4a0>)
 801277e:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8012780:	429a      	cmp	r2, r3
 8012782:	d12c      	bne.n	80127de <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8012784:	69fb      	ldr	r3, [r7, #28]
 8012786:	681a      	ldr	r2, [r3, #0]
 8012788:	4b68      	ldr	r3, [pc, #416]	; (801292c <tcp_input+0x4a0>)
 801278a:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801278c:	429a      	cmp	r2, r3
 801278e:	d126      	bne.n	80127de <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8012790:	69fb      	ldr	r3, [r7, #28]
 8012792:	68db      	ldr	r3, [r3, #12]
 8012794:	69fa      	ldr	r2, [r7, #28]
 8012796:	429a      	cmp	r2, r3
 8012798:	d106      	bne.n	80127a8 <tcp_input+0x31c>
 801279a:	4b65      	ldr	r3, [pc, #404]	; (8012930 <tcp_input+0x4a4>)
 801279c:	f240 120d 	movw	r2, #269	; 0x10d
 80127a0:	4964      	ldr	r1, [pc, #400]	; (8012934 <tcp_input+0x4a8>)
 80127a2:	4865      	ldr	r0, [pc, #404]	; (8012938 <tcp_input+0x4ac>)
 80127a4:	f006 ff1c 	bl	80195e0 <iprintf>
      if (prev != NULL) {
 80127a8:	69bb      	ldr	r3, [r7, #24]
 80127aa:	2b00      	cmp	r3, #0
 80127ac:	d00a      	beq.n	80127c4 <tcp_input+0x338>
        prev->next = pcb->next;
 80127ae:	69fb      	ldr	r3, [r7, #28]
 80127b0:	68da      	ldr	r2, [r3, #12]
 80127b2:	69bb      	ldr	r3, [r7, #24]
 80127b4:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 80127b6:	4b61      	ldr	r3, [pc, #388]	; (801293c <tcp_input+0x4b0>)
 80127b8:	681a      	ldr	r2, [r3, #0]
 80127ba:	69fb      	ldr	r3, [r7, #28]
 80127bc:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 80127be:	4a5f      	ldr	r2, [pc, #380]	; (801293c <tcp_input+0x4b0>)
 80127c0:	69fb      	ldr	r3, [r7, #28]
 80127c2:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 80127c4:	69fb      	ldr	r3, [r7, #28]
 80127c6:	68db      	ldr	r3, [r3, #12]
 80127c8:	69fa      	ldr	r2, [r7, #28]
 80127ca:	429a      	cmp	r2, r3
 80127cc:	d111      	bne.n	80127f2 <tcp_input+0x366>
 80127ce:	4b58      	ldr	r3, [pc, #352]	; (8012930 <tcp_input+0x4a4>)
 80127d0:	f240 1215 	movw	r2, #277	; 0x115
 80127d4:	495a      	ldr	r1, [pc, #360]	; (8012940 <tcp_input+0x4b4>)
 80127d6:	4858      	ldr	r0, [pc, #352]	; (8012938 <tcp_input+0x4ac>)
 80127d8:	f006 ff02 	bl	80195e0 <iprintf>
      break;
 80127dc:	e009      	b.n	80127f2 <tcp_input+0x366>
    }
    prev = pcb;
 80127de:	69fb      	ldr	r3, [r7, #28]
 80127e0:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80127e2:	69fb      	ldr	r3, [r7, #28]
 80127e4:	68db      	ldr	r3, [r3, #12]
 80127e6:	61fb      	str	r3, [r7, #28]
 80127e8:	69fb      	ldr	r3, [r7, #28]
 80127ea:	2b00      	cmp	r3, #0
 80127ec:	f47f af5e 	bne.w	80126ac <tcp_input+0x220>
 80127f0:	e000      	b.n	80127f4 <tcp_input+0x368>
      break;
 80127f2:	bf00      	nop
  }

  if (pcb == NULL) {
 80127f4:	69fb      	ldr	r3, [r7, #28]
 80127f6:	2b00      	cmp	r3, #0
 80127f8:	f040 80aa 	bne.w	8012950 <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80127fc:	4b51      	ldr	r3, [pc, #324]	; (8012944 <tcp_input+0x4b8>)
 80127fe:	681b      	ldr	r3, [r3, #0]
 8012800:	61fb      	str	r3, [r7, #28]
 8012802:	e03f      	b.n	8012884 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8012804:	69fb      	ldr	r3, [r7, #28]
 8012806:	7d1b      	ldrb	r3, [r3, #20]
 8012808:	2b0a      	cmp	r3, #10
 801280a:	d006      	beq.n	801281a <tcp_input+0x38e>
 801280c:	4b48      	ldr	r3, [pc, #288]	; (8012930 <tcp_input+0x4a4>)
 801280e:	f240 121f 	movw	r2, #287	; 0x11f
 8012812:	494d      	ldr	r1, [pc, #308]	; (8012948 <tcp_input+0x4bc>)
 8012814:	4848      	ldr	r0, [pc, #288]	; (8012938 <tcp_input+0x4ac>)
 8012816:	f006 fee3 	bl	80195e0 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801281a:	69fb      	ldr	r3, [r7, #28]
 801281c:	7a1b      	ldrb	r3, [r3, #8]
 801281e:	2b00      	cmp	r3, #0
 8012820:	d009      	beq.n	8012836 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8012822:	69fb      	ldr	r3, [r7, #28]
 8012824:	7a1a      	ldrb	r2, [r3, #8]
 8012826:	4b41      	ldr	r3, [pc, #260]	; (801292c <tcp_input+0x4a0>)
 8012828:	685b      	ldr	r3, [r3, #4]
 801282a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801282e:	3301      	adds	r3, #1
 8012830:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012832:	429a      	cmp	r2, r3
 8012834:	d122      	bne.n	801287c <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 8012836:	69fb      	ldr	r3, [r7, #28]
 8012838:	8b1a      	ldrh	r2, [r3, #24]
 801283a:	4b3b      	ldr	r3, [pc, #236]	; (8012928 <tcp_input+0x49c>)
 801283c:	681b      	ldr	r3, [r3, #0]
 801283e:	881b      	ldrh	r3, [r3, #0]
 8012840:	b29b      	uxth	r3, r3
 8012842:	429a      	cmp	r2, r3
 8012844:	d11b      	bne.n	801287e <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 8012846:	69fb      	ldr	r3, [r7, #28]
 8012848:	8ada      	ldrh	r2, [r3, #22]
 801284a:	4b37      	ldr	r3, [pc, #220]	; (8012928 <tcp_input+0x49c>)
 801284c:	681b      	ldr	r3, [r3, #0]
 801284e:	885b      	ldrh	r3, [r3, #2]
 8012850:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 8012852:	429a      	cmp	r2, r3
 8012854:	d113      	bne.n	801287e <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8012856:	69fb      	ldr	r3, [r7, #28]
 8012858:	685a      	ldr	r2, [r3, #4]
 801285a:	4b34      	ldr	r3, [pc, #208]	; (801292c <tcp_input+0x4a0>)
 801285c:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 801285e:	429a      	cmp	r2, r3
 8012860:	d10d      	bne.n	801287e <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8012862:	69fb      	ldr	r3, [r7, #28]
 8012864:	681a      	ldr	r2, [r3, #0]
 8012866:	4b31      	ldr	r3, [pc, #196]	; (801292c <tcp_input+0x4a0>)
 8012868:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801286a:	429a      	cmp	r2, r3
 801286c:	d107      	bne.n	801287e <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 801286e:	69f8      	ldr	r0, [r7, #28]
 8012870:	f000 fb56 	bl	8012f20 <tcp_timewait_input>
        }
        pbuf_free(p);
 8012874:	6878      	ldr	r0, [r7, #4]
 8012876:	f7fd ffe1 	bl	801083c <pbuf_free>
        return;
 801287a:	e1fd      	b.n	8012c78 <tcp_input+0x7ec>
        continue;
 801287c:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801287e:	69fb      	ldr	r3, [r7, #28]
 8012880:	68db      	ldr	r3, [r3, #12]
 8012882:	61fb      	str	r3, [r7, #28]
 8012884:	69fb      	ldr	r3, [r7, #28]
 8012886:	2b00      	cmp	r3, #0
 8012888:	d1bc      	bne.n	8012804 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 801288a:	2300      	movs	r3, #0
 801288c:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801288e:	4b2f      	ldr	r3, [pc, #188]	; (801294c <tcp_input+0x4c0>)
 8012890:	681b      	ldr	r3, [r3, #0]
 8012892:	617b      	str	r3, [r7, #20]
 8012894:	e02a      	b.n	80128ec <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8012896:	697b      	ldr	r3, [r7, #20]
 8012898:	7a1b      	ldrb	r3, [r3, #8]
 801289a:	2b00      	cmp	r3, #0
 801289c:	d00c      	beq.n	80128b8 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801289e:	697b      	ldr	r3, [r7, #20]
 80128a0:	7a1a      	ldrb	r2, [r3, #8]
 80128a2:	4b22      	ldr	r3, [pc, #136]	; (801292c <tcp_input+0x4a0>)
 80128a4:	685b      	ldr	r3, [r3, #4]
 80128a6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80128aa:	3301      	adds	r3, #1
 80128ac:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 80128ae:	429a      	cmp	r2, r3
 80128b0:	d002      	beq.n	80128b8 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 80128b2:	697b      	ldr	r3, [r7, #20]
 80128b4:	61bb      	str	r3, [r7, #24]
        continue;
 80128b6:	e016      	b.n	80128e6 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 80128b8:	697b      	ldr	r3, [r7, #20]
 80128ba:	8ada      	ldrh	r2, [r3, #22]
 80128bc:	4b1a      	ldr	r3, [pc, #104]	; (8012928 <tcp_input+0x49c>)
 80128be:	681b      	ldr	r3, [r3, #0]
 80128c0:	885b      	ldrh	r3, [r3, #2]
 80128c2:	b29b      	uxth	r3, r3
 80128c4:	429a      	cmp	r2, r3
 80128c6:	d10c      	bne.n	80128e2 <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 80128c8:	697b      	ldr	r3, [r7, #20]
 80128ca:	681a      	ldr	r2, [r3, #0]
 80128cc:	4b17      	ldr	r3, [pc, #92]	; (801292c <tcp_input+0x4a0>)
 80128ce:	695b      	ldr	r3, [r3, #20]
 80128d0:	429a      	cmp	r2, r3
 80128d2:	d00f      	beq.n	80128f4 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 80128d4:	697b      	ldr	r3, [r7, #20]
 80128d6:	2b00      	cmp	r3, #0
 80128d8:	d00d      	beq.n	80128f6 <tcp_input+0x46a>
 80128da:	697b      	ldr	r3, [r7, #20]
 80128dc:	681b      	ldr	r3, [r3, #0]
 80128de:	2b00      	cmp	r3, #0
 80128e0:	d009      	beq.n	80128f6 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 80128e2:	697b      	ldr	r3, [r7, #20]
 80128e4:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80128e6:	697b      	ldr	r3, [r7, #20]
 80128e8:	68db      	ldr	r3, [r3, #12]
 80128ea:	617b      	str	r3, [r7, #20]
 80128ec:	697b      	ldr	r3, [r7, #20]
 80128ee:	2b00      	cmp	r3, #0
 80128f0:	d1d1      	bne.n	8012896 <tcp_input+0x40a>
 80128f2:	e000      	b.n	80128f6 <tcp_input+0x46a>
            break;
 80128f4:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 80128f6:	697b      	ldr	r3, [r7, #20]
 80128f8:	2b00      	cmp	r3, #0
 80128fa:	d029      	beq.n	8012950 <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 80128fc:	69bb      	ldr	r3, [r7, #24]
 80128fe:	2b00      	cmp	r3, #0
 8012900:	d00a      	beq.n	8012918 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 8012902:	697b      	ldr	r3, [r7, #20]
 8012904:	68da      	ldr	r2, [r3, #12]
 8012906:	69bb      	ldr	r3, [r7, #24]
 8012908:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 801290a:	4b10      	ldr	r3, [pc, #64]	; (801294c <tcp_input+0x4c0>)
 801290c:	681a      	ldr	r2, [r3, #0]
 801290e:	697b      	ldr	r3, [r7, #20]
 8012910:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 8012912:	4a0e      	ldr	r2, [pc, #56]	; (801294c <tcp_input+0x4c0>)
 8012914:	697b      	ldr	r3, [r7, #20]
 8012916:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 8012918:	6978      	ldr	r0, [r7, #20]
 801291a:	f000 fa03 	bl	8012d24 <tcp_listen_input>
      }
      pbuf_free(p);
 801291e:	6878      	ldr	r0, [r7, #4]
 8012920:	f7fd ff8c 	bl	801083c <pbuf_free>
      return;
 8012924:	e1a8      	b.n	8012c78 <tcp_input+0x7ec>
 8012926:	bf00      	nop
 8012928:	200080f0 	.word	0x200080f0
 801292c:	200051ac 	.word	0x200051ac
 8012930:	0801d08c 	.word	0x0801d08c
 8012934:	0801d1b8 	.word	0x0801d1b8
 8012938:	0801d0d8 	.word	0x0801d0d8
 801293c:	200080d4 	.word	0x200080d4
 8012940:	0801d1e4 	.word	0x0801d1e4
 8012944:	200080d8 	.word	0x200080d8
 8012948:	0801d210 	.word	0x0801d210
 801294c:	200080d0 	.word	0x200080d0
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 8012950:	69fb      	ldr	r3, [r7, #28]
 8012952:	2b00      	cmp	r3, #0
 8012954:	f000 8158 	beq.w	8012c08 <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8012958:	4b95      	ldr	r3, [pc, #596]	; (8012bb0 <tcp_input+0x724>)
 801295a:	2200      	movs	r2, #0
 801295c:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 801295e:	687b      	ldr	r3, [r7, #4]
 8012960:	891a      	ldrh	r2, [r3, #8]
 8012962:	4b93      	ldr	r3, [pc, #588]	; (8012bb0 <tcp_input+0x724>)
 8012964:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8012966:	4a92      	ldr	r2, [pc, #584]	; (8012bb0 <tcp_input+0x724>)
 8012968:	687b      	ldr	r3, [r7, #4]
 801296a:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 801296c:	4b91      	ldr	r3, [pc, #580]	; (8012bb4 <tcp_input+0x728>)
 801296e:	681b      	ldr	r3, [r3, #0]
 8012970:	4a8f      	ldr	r2, [pc, #572]	; (8012bb0 <tcp_input+0x724>)
 8012972:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8012974:	4b90      	ldr	r3, [pc, #576]	; (8012bb8 <tcp_input+0x72c>)
 8012976:	2200      	movs	r2, #0
 8012978:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 801297a:	4b90      	ldr	r3, [pc, #576]	; (8012bbc <tcp_input+0x730>)
 801297c:	2200      	movs	r2, #0
 801297e:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8012980:	4b8f      	ldr	r3, [pc, #572]	; (8012bc0 <tcp_input+0x734>)
 8012982:	2200      	movs	r2, #0
 8012984:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 8012986:	4b8f      	ldr	r3, [pc, #572]	; (8012bc4 <tcp_input+0x738>)
 8012988:	781b      	ldrb	r3, [r3, #0]
 801298a:	f003 0308 	and.w	r3, r3, #8
 801298e:	2b00      	cmp	r3, #0
 8012990:	d006      	beq.n	80129a0 <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 8012992:	687b      	ldr	r3, [r7, #4]
 8012994:	7b5b      	ldrb	r3, [r3, #13]
 8012996:	f043 0301 	orr.w	r3, r3, #1
 801299a:	b2da      	uxtb	r2, r3
 801299c:	687b      	ldr	r3, [r7, #4]
 801299e:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 80129a0:	69fb      	ldr	r3, [r7, #28]
 80129a2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80129a4:	2b00      	cmp	r3, #0
 80129a6:	d017      	beq.n	80129d8 <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 80129a8:	69f8      	ldr	r0, [r7, #28]
 80129aa:	f7ff f929 	bl	8011c00 <tcp_process_refused_data>
 80129ae:	4603      	mov	r3, r0
 80129b0:	f113 0f0d 	cmn.w	r3, #13
 80129b4:	d007      	beq.n	80129c6 <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 80129b6:	69fb      	ldr	r3, [r7, #28]
 80129b8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 80129ba:	2b00      	cmp	r3, #0
 80129bc:	d00c      	beq.n	80129d8 <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 80129be:	4b82      	ldr	r3, [pc, #520]	; (8012bc8 <tcp_input+0x73c>)
 80129c0:	881b      	ldrh	r3, [r3, #0]
 80129c2:	2b00      	cmp	r3, #0
 80129c4:	d008      	beq.n	80129d8 <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 80129c6:	69fb      	ldr	r3, [r7, #28]
 80129c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80129ca:	2b00      	cmp	r3, #0
 80129cc:	f040 80e3 	bne.w	8012b96 <tcp_input+0x70a>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 80129d0:	69f8      	ldr	r0, [r7, #28]
 80129d2:	f003 f9ad 	bl	8015d30 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 80129d6:	e0de      	b.n	8012b96 <tcp_input+0x70a>
      }
    }
    tcp_input_pcb = pcb;
 80129d8:	4a7c      	ldr	r2, [pc, #496]	; (8012bcc <tcp_input+0x740>)
 80129da:	69fb      	ldr	r3, [r7, #28]
 80129dc:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 80129de:	69f8      	ldr	r0, [r7, #28]
 80129e0:	f000 fb18 	bl	8013014 <tcp_process>
 80129e4:	4603      	mov	r3, r0
 80129e6:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 80129e8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80129ec:	f113 0f0d 	cmn.w	r3, #13
 80129f0:	f000 80d3 	beq.w	8012b9a <tcp_input+0x70e>
      if (recv_flags & TF_RESET) {
 80129f4:	4b71      	ldr	r3, [pc, #452]	; (8012bbc <tcp_input+0x730>)
 80129f6:	781b      	ldrb	r3, [r3, #0]
 80129f8:	f003 0308 	and.w	r3, r3, #8
 80129fc:	2b00      	cmp	r3, #0
 80129fe:	d015      	beq.n	8012a2c <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8012a00:	69fb      	ldr	r3, [r7, #28]
 8012a02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012a06:	2b00      	cmp	r3, #0
 8012a08:	d008      	beq.n	8012a1c <tcp_input+0x590>
 8012a0a:	69fb      	ldr	r3, [r7, #28]
 8012a0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012a10:	69fa      	ldr	r2, [r7, #28]
 8012a12:	6912      	ldr	r2, [r2, #16]
 8012a14:	f06f 010d 	mvn.w	r1, #13
 8012a18:	4610      	mov	r0, r2
 8012a1a:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8012a1c:	69f9      	ldr	r1, [r7, #28]
 8012a1e:	486c      	ldr	r0, [pc, #432]	; (8012bd0 <tcp_input+0x744>)
 8012a20:	f7ff fbbc 	bl	801219c <tcp_pcb_remove>
        tcp_free(pcb);
 8012a24:	69f8      	ldr	r0, [r7, #28]
 8012a26:	f7fe f9a9 	bl	8010d7c <tcp_free>
 8012a2a:	e0da      	b.n	8012be2 <tcp_input+0x756>
      } else {
        err = ERR_OK;
 8012a2c:	2300      	movs	r3, #0
 8012a2e:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8012a30:	4b63      	ldr	r3, [pc, #396]	; (8012bc0 <tcp_input+0x734>)
 8012a32:	881b      	ldrh	r3, [r3, #0]
 8012a34:	2b00      	cmp	r3, #0
 8012a36:	d01d      	beq.n	8012a74 <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 8012a38:	4b61      	ldr	r3, [pc, #388]	; (8012bc0 <tcp_input+0x734>)
 8012a3a:	881b      	ldrh	r3, [r3, #0]
 8012a3c:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 8012a3e:	69fb      	ldr	r3, [r7, #28]
 8012a40:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8012a44:	2b00      	cmp	r3, #0
 8012a46:	d00a      	beq.n	8012a5e <tcp_input+0x5d2>
 8012a48:	69fb      	ldr	r3, [r7, #28]
 8012a4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8012a4e:	69fa      	ldr	r2, [r7, #28]
 8012a50:	6910      	ldr	r0, [r2, #16]
 8012a52:	89fa      	ldrh	r2, [r7, #14]
 8012a54:	69f9      	ldr	r1, [r7, #28]
 8012a56:	4798      	blx	r3
 8012a58:	4603      	mov	r3, r0
 8012a5a:	74fb      	strb	r3, [r7, #19]
 8012a5c:	e001      	b.n	8012a62 <tcp_input+0x5d6>
 8012a5e:	2300      	movs	r3, #0
 8012a60:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8012a62:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012a66:	f113 0f0d 	cmn.w	r3, #13
 8012a6a:	f000 8098 	beq.w	8012b9e <tcp_input+0x712>
              goto aborted;
            }
          }
          recv_acked = 0;
 8012a6e:	4b54      	ldr	r3, [pc, #336]	; (8012bc0 <tcp_input+0x734>)
 8012a70:	2200      	movs	r2, #0
 8012a72:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8012a74:	69f8      	ldr	r0, [r7, #28]
 8012a76:	f000 f915 	bl	8012ca4 <tcp_input_delayed_close>
 8012a7a:	4603      	mov	r3, r0
 8012a7c:	2b00      	cmp	r3, #0
 8012a7e:	f040 8090 	bne.w	8012ba2 <tcp_input+0x716>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 8012a82:	4b4d      	ldr	r3, [pc, #308]	; (8012bb8 <tcp_input+0x72c>)
 8012a84:	681b      	ldr	r3, [r3, #0]
 8012a86:	2b00      	cmp	r3, #0
 8012a88:	d041      	beq.n	8012b0e <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 8012a8a:	69fb      	ldr	r3, [r7, #28]
 8012a8c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012a8e:	2b00      	cmp	r3, #0
 8012a90:	d006      	beq.n	8012aa0 <tcp_input+0x614>
 8012a92:	4b50      	ldr	r3, [pc, #320]	; (8012bd4 <tcp_input+0x748>)
 8012a94:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8012a98:	494f      	ldr	r1, [pc, #316]	; (8012bd8 <tcp_input+0x74c>)
 8012a9a:	4850      	ldr	r0, [pc, #320]	; (8012bdc <tcp_input+0x750>)
 8012a9c:	f006 fda0 	bl	80195e0 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8012aa0:	69fb      	ldr	r3, [r7, #28]
 8012aa2:	8b5b      	ldrh	r3, [r3, #26]
 8012aa4:	f003 0310 	and.w	r3, r3, #16
 8012aa8:	2b00      	cmp	r3, #0
 8012aaa:	d008      	beq.n	8012abe <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8012aac:	4b42      	ldr	r3, [pc, #264]	; (8012bb8 <tcp_input+0x72c>)
 8012aae:	681b      	ldr	r3, [r3, #0]
 8012ab0:	4618      	mov	r0, r3
 8012ab2:	f7fd fec3 	bl	801083c <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 8012ab6:	69f8      	ldr	r0, [r7, #28]
 8012ab8:	f7fe fc48 	bl	801134c <tcp_abort>
            goto aborted;
 8012abc:	e091      	b.n	8012be2 <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8012abe:	69fb      	ldr	r3, [r7, #28]
 8012ac0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012ac4:	2b00      	cmp	r3, #0
 8012ac6:	d00c      	beq.n	8012ae2 <tcp_input+0x656>
 8012ac8:	69fb      	ldr	r3, [r7, #28]
 8012aca:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8012ace:	69fb      	ldr	r3, [r7, #28]
 8012ad0:	6918      	ldr	r0, [r3, #16]
 8012ad2:	4b39      	ldr	r3, [pc, #228]	; (8012bb8 <tcp_input+0x72c>)
 8012ad4:	681a      	ldr	r2, [r3, #0]
 8012ad6:	2300      	movs	r3, #0
 8012ad8:	69f9      	ldr	r1, [r7, #28]
 8012ada:	47a0      	blx	r4
 8012adc:	4603      	mov	r3, r0
 8012ade:	74fb      	strb	r3, [r7, #19]
 8012ae0:	e008      	b.n	8012af4 <tcp_input+0x668>
 8012ae2:	4b35      	ldr	r3, [pc, #212]	; (8012bb8 <tcp_input+0x72c>)
 8012ae4:	681a      	ldr	r2, [r3, #0]
 8012ae6:	2300      	movs	r3, #0
 8012ae8:	69f9      	ldr	r1, [r7, #28]
 8012aea:	2000      	movs	r0, #0
 8012aec:	f7ff f95e 	bl	8011dac <tcp_recv_null>
 8012af0:	4603      	mov	r3, r0
 8012af2:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8012af4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012af8:	f113 0f0d 	cmn.w	r3, #13
 8012afc:	d053      	beq.n	8012ba6 <tcp_input+0x71a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 8012afe:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012b02:	2b00      	cmp	r3, #0
 8012b04:	d003      	beq.n	8012b0e <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 8012b06:	4b2c      	ldr	r3, [pc, #176]	; (8012bb8 <tcp_input+0x72c>)
 8012b08:	681a      	ldr	r2, [r3, #0]
 8012b0a:	69fb      	ldr	r3, [r7, #28]
 8012b0c:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 8012b0e:	4b2b      	ldr	r3, [pc, #172]	; (8012bbc <tcp_input+0x730>)
 8012b10:	781b      	ldrb	r3, [r3, #0]
 8012b12:	f003 0320 	and.w	r3, r3, #32
 8012b16:	2b00      	cmp	r3, #0
 8012b18:	d030      	beq.n	8012b7c <tcp_input+0x6f0>
          if (pcb->refused_data != NULL) {
 8012b1a:	69fb      	ldr	r3, [r7, #28]
 8012b1c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012b1e:	2b00      	cmp	r3, #0
 8012b20:	d009      	beq.n	8012b36 <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8012b22:	69fb      	ldr	r3, [r7, #28]
 8012b24:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012b26:	7b5a      	ldrb	r2, [r3, #13]
 8012b28:	69fb      	ldr	r3, [r7, #28]
 8012b2a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012b2c:	f042 0220 	orr.w	r2, r2, #32
 8012b30:	b2d2      	uxtb	r2, r2
 8012b32:	735a      	strb	r2, [r3, #13]
 8012b34:	e022      	b.n	8012b7c <tcp_input+0x6f0>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8012b36:	69fb      	ldr	r3, [r7, #28]
 8012b38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012b3a:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8012b3e:	d005      	beq.n	8012b4c <tcp_input+0x6c0>
              pcb->rcv_wnd++;
 8012b40:	69fb      	ldr	r3, [r7, #28]
 8012b42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012b44:	3301      	adds	r3, #1
 8012b46:	b29a      	uxth	r2, r3
 8012b48:	69fb      	ldr	r3, [r7, #28]
 8012b4a:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8012b4c:	69fb      	ldr	r3, [r7, #28]
 8012b4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012b52:	2b00      	cmp	r3, #0
 8012b54:	d00b      	beq.n	8012b6e <tcp_input+0x6e2>
 8012b56:	69fb      	ldr	r3, [r7, #28]
 8012b58:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8012b5c:	69fb      	ldr	r3, [r7, #28]
 8012b5e:	6918      	ldr	r0, [r3, #16]
 8012b60:	2300      	movs	r3, #0
 8012b62:	2200      	movs	r2, #0
 8012b64:	69f9      	ldr	r1, [r7, #28]
 8012b66:	47a0      	blx	r4
 8012b68:	4603      	mov	r3, r0
 8012b6a:	74fb      	strb	r3, [r7, #19]
 8012b6c:	e001      	b.n	8012b72 <tcp_input+0x6e6>
 8012b6e:	2300      	movs	r3, #0
 8012b70:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8012b72:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012b76:	f113 0f0d 	cmn.w	r3, #13
 8012b7a:	d016      	beq.n	8012baa <tcp_input+0x71e>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8012b7c:	4b13      	ldr	r3, [pc, #76]	; (8012bcc <tcp_input+0x740>)
 8012b7e:	2200      	movs	r2, #0
 8012b80:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8012b82:	69f8      	ldr	r0, [r7, #28]
 8012b84:	f000 f88e 	bl	8012ca4 <tcp_input_delayed_close>
 8012b88:	4603      	mov	r3, r0
 8012b8a:	2b00      	cmp	r3, #0
 8012b8c:	d128      	bne.n	8012be0 <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8012b8e:	69f8      	ldr	r0, [r7, #28]
 8012b90:	f002 fac8 	bl	8015124 <tcp_output>
 8012b94:	e025      	b.n	8012be2 <tcp_input+0x756>
        goto aborted;
 8012b96:	bf00      	nop
 8012b98:	e023      	b.n	8012be2 <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8012b9a:	bf00      	nop
 8012b9c:	e021      	b.n	8012be2 <tcp_input+0x756>
              goto aborted;
 8012b9e:	bf00      	nop
 8012ba0:	e01f      	b.n	8012be2 <tcp_input+0x756>
          goto aborted;
 8012ba2:	bf00      	nop
 8012ba4:	e01d      	b.n	8012be2 <tcp_input+0x756>
            goto aborted;
 8012ba6:	bf00      	nop
 8012ba8:	e01b      	b.n	8012be2 <tcp_input+0x756>
              goto aborted;
 8012baa:	bf00      	nop
 8012bac:	e019      	b.n	8012be2 <tcp_input+0x756>
 8012bae:	bf00      	nop
 8012bb0:	200080e0 	.word	0x200080e0
 8012bb4:	200080f0 	.word	0x200080f0
 8012bb8:	20008110 	.word	0x20008110
 8012bbc:	2000810d 	.word	0x2000810d
 8012bc0:	20008108 	.word	0x20008108
 8012bc4:	2000810c 	.word	0x2000810c
 8012bc8:	2000810a 	.word	0x2000810a
 8012bcc:	20008114 	.word	0x20008114
 8012bd0:	200080d4 	.word	0x200080d4
 8012bd4:	0801d08c 	.word	0x0801d08c
 8012bd8:	0801d240 	.word	0x0801d240
 8012bdc:	0801d0d8 	.word	0x0801d0d8
          goto aborted;
 8012be0:	bf00      	nop
    tcp_input_pcb = NULL;
 8012be2:	4b27      	ldr	r3, [pc, #156]	; (8012c80 <tcp_input+0x7f4>)
 8012be4:	2200      	movs	r2, #0
 8012be6:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 8012be8:	4b26      	ldr	r3, [pc, #152]	; (8012c84 <tcp_input+0x7f8>)
 8012bea:	2200      	movs	r2, #0
 8012bec:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 8012bee:	4b26      	ldr	r3, [pc, #152]	; (8012c88 <tcp_input+0x7fc>)
 8012bf0:	685b      	ldr	r3, [r3, #4]
 8012bf2:	2b00      	cmp	r3, #0
 8012bf4:	d03f      	beq.n	8012c76 <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 8012bf6:	4b24      	ldr	r3, [pc, #144]	; (8012c88 <tcp_input+0x7fc>)
 8012bf8:	685b      	ldr	r3, [r3, #4]
 8012bfa:	4618      	mov	r0, r3
 8012bfc:	f7fd fe1e 	bl	801083c <pbuf_free>
      inseg.p = NULL;
 8012c00:	4b21      	ldr	r3, [pc, #132]	; (8012c88 <tcp_input+0x7fc>)
 8012c02:	2200      	movs	r2, #0
 8012c04:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 8012c06:	e036      	b.n	8012c76 <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8012c08:	4b20      	ldr	r3, [pc, #128]	; (8012c8c <tcp_input+0x800>)
 8012c0a:	681b      	ldr	r3, [r3, #0]
 8012c0c:	899b      	ldrh	r3, [r3, #12]
 8012c0e:	b29b      	uxth	r3, r3
 8012c10:	4618      	mov	r0, r3
 8012c12:	f7fc fa1d 	bl	800f050 <lwip_htons>
 8012c16:	4603      	mov	r3, r0
 8012c18:	b2db      	uxtb	r3, r3
 8012c1a:	f003 0304 	and.w	r3, r3, #4
 8012c1e:	2b00      	cmp	r3, #0
 8012c20:	d118      	bne.n	8012c54 <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012c22:	4b1b      	ldr	r3, [pc, #108]	; (8012c90 <tcp_input+0x804>)
 8012c24:	6819      	ldr	r1, [r3, #0]
 8012c26:	4b1b      	ldr	r3, [pc, #108]	; (8012c94 <tcp_input+0x808>)
 8012c28:	881b      	ldrh	r3, [r3, #0]
 8012c2a:	461a      	mov	r2, r3
 8012c2c:	4b1a      	ldr	r3, [pc, #104]	; (8012c98 <tcp_input+0x80c>)
 8012c2e:	681b      	ldr	r3, [r3, #0]
 8012c30:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012c32:	4b16      	ldr	r3, [pc, #88]	; (8012c8c <tcp_input+0x800>)
 8012c34:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012c36:	885b      	ldrh	r3, [r3, #2]
 8012c38:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012c3a:	4a14      	ldr	r2, [pc, #80]	; (8012c8c <tcp_input+0x800>)
 8012c3c:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012c3e:	8812      	ldrh	r2, [r2, #0]
 8012c40:	b292      	uxth	r2, r2
 8012c42:	9202      	str	r2, [sp, #8]
 8012c44:	9301      	str	r3, [sp, #4]
 8012c46:	4b15      	ldr	r3, [pc, #84]	; (8012c9c <tcp_input+0x810>)
 8012c48:	9300      	str	r3, [sp, #0]
 8012c4a:	4b15      	ldr	r3, [pc, #84]	; (8012ca0 <tcp_input+0x814>)
 8012c4c:	4602      	mov	r2, r0
 8012c4e:	2000      	movs	r0, #0
 8012c50:	f003 f81c 	bl	8015c8c <tcp_rst>
    pbuf_free(p);
 8012c54:	6878      	ldr	r0, [r7, #4]
 8012c56:	f7fd fdf1 	bl	801083c <pbuf_free>
  return;
 8012c5a:	e00c      	b.n	8012c76 <tcp_input+0x7ea>
    goto dropped;
 8012c5c:	bf00      	nop
 8012c5e:	e006      	b.n	8012c6e <tcp_input+0x7e2>
    goto dropped;
 8012c60:	bf00      	nop
 8012c62:	e004      	b.n	8012c6e <tcp_input+0x7e2>
    goto dropped;
 8012c64:	bf00      	nop
 8012c66:	e002      	b.n	8012c6e <tcp_input+0x7e2>
      goto dropped;
 8012c68:	bf00      	nop
 8012c6a:	e000      	b.n	8012c6e <tcp_input+0x7e2>
      goto dropped;
 8012c6c:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8012c6e:	6878      	ldr	r0, [r7, #4]
 8012c70:	f7fd fde4 	bl	801083c <pbuf_free>
 8012c74:	e000      	b.n	8012c78 <tcp_input+0x7ec>
  return;
 8012c76:	bf00      	nop
}
 8012c78:	3724      	adds	r7, #36	; 0x24
 8012c7a:	46bd      	mov	sp, r7
 8012c7c:	bd90      	pop	{r4, r7, pc}
 8012c7e:	bf00      	nop
 8012c80:	20008114 	.word	0x20008114
 8012c84:	20008110 	.word	0x20008110
 8012c88:	200080e0 	.word	0x200080e0
 8012c8c:	200080f0 	.word	0x200080f0
 8012c90:	20008104 	.word	0x20008104
 8012c94:	2000810a 	.word	0x2000810a
 8012c98:	20008100 	.word	0x20008100
 8012c9c:	200051bc 	.word	0x200051bc
 8012ca0:	200051c0 	.word	0x200051c0

08012ca4 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8012ca4:	b580      	push	{r7, lr}
 8012ca6:	b082      	sub	sp, #8
 8012ca8:	af00      	add	r7, sp, #0
 8012caa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 8012cac:	687b      	ldr	r3, [r7, #4]
 8012cae:	2b00      	cmp	r3, #0
 8012cb0:	d106      	bne.n	8012cc0 <tcp_input_delayed_close+0x1c>
 8012cb2:	4b17      	ldr	r3, [pc, #92]	; (8012d10 <tcp_input_delayed_close+0x6c>)
 8012cb4:	f240 225a 	movw	r2, #602	; 0x25a
 8012cb8:	4916      	ldr	r1, [pc, #88]	; (8012d14 <tcp_input_delayed_close+0x70>)
 8012cba:	4817      	ldr	r0, [pc, #92]	; (8012d18 <tcp_input_delayed_close+0x74>)
 8012cbc:	f006 fc90 	bl	80195e0 <iprintf>

  if (recv_flags & TF_CLOSED) {
 8012cc0:	4b16      	ldr	r3, [pc, #88]	; (8012d1c <tcp_input_delayed_close+0x78>)
 8012cc2:	781b      	ldrb	r3, [r3, #0]
 8012cc4:	f003 0310 	and.w	r3, r3, #16
 8012cc8:	2b00      	cmp	r3, #0
 8012cca:	d01c      	beq.n	8012d06 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8012ccc:	687b      	ldr	r3, [r7, #4]
 8012cce:	8b5b      	ldrh	r3, [r3, #26]
 8012cd0:	f003 0310 	and.w	r3, r3, #16
 8012cd4:	2b00      	cmp	r3, #0
 8012cd6:	d10d      	bne.n	8012cf4 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8012cd8:	687b      	ldr	r3, [r7, #4]
 8012cda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012cde:	2b00      	cmp	r3, #0
 8012ce0:	d008      	beq.n	8012cf4 <tcp_input_delayed_close+0x50>
 8012ce2:	687b      	ldr	r3, [r7, #4]
 8012ce4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012ce8:	687a      	ldr	r2, [r7, #4]
 8012cea:	6912      	ldr	r2, [r2, #16]
 8012cec:	f06f 010e 	mvn.w	r1, #14
 8012cf0:	4610      	mov	r0, r2
 8012cf2:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8012cf4:	6879      	ldr	r1, [r7, #4]
 8012cf6:	480a      	ldr	r0, [pc, #40]	; (8012d20 <tcp_input_delayed_close+0x7c>)
 8012cf8:	f7ff fa50 	bl	801219c <tcp_pcb_remove>
    tcp_free(pcb);
 8012cfc:	6878      	ldr	r0, [r7, #4]
 8012cfe:	f7fe f83d 	bl	8010d7c <tcp_free>
    return 1;
 8012d02:	2301      	movs	r3, #1
 8012d04:	e000      	b.n	8012d08 <tcp_input_delayed_close+0x64>
  }
  return 0;
 8012d06:	2300      	movs	r3, #0
}
 8012d08:	4618      	mov	r0, r3
 8012d0a:	3708      	adds	r7, #8
 8012d0c:	46bd      	mov	sp, r7
 8012d0e:	bd80      	pop	{r7, pc}
 8012d10:	0801d08c 	.word	0x0801d08c
 8012d14:	0801d25c 	.word	0x0801d25c
 8012d18:	0801d0d8 	.word	0x0801d0d8
 8012d1c:	2000810d 	.word	0x2000810d
 8012d20:	200080d4 	.word	0x200080d4

08012d24 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8012d24:	b590      	push	{r4, r7, lr}
 8012d26:	b08b      	sub	sp, #44	; 0x2c
 8012d28:	af04      	add	r7, sp, #16
 8012d2a:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8012d2c:	4b6f      	ldr	r3, [pc, #444]	; (8012eec <tcp_listen_input+0x1c8>)
 8012d2e:	781b      	ldrb	r3, [r3, #0]
 8012d30:	f003 0304 	and.w	r3, r3, #4
 8012d34:	2b00      	cmp	r3, #0
 8012d36:	f040 80d2 	bne.w	8012ede <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 8012d3a:	687b      	ldr	r3, [r7, #4]
 8012d3c:	2b00      	cmp	r3, #0
 8012d3e:	d106      	bne.n	8012d4e <tcp_listen_input+0x2a>
 8012d40:	4b6b      	ldr	r3, [pc, #428]	; (8012ef0 <tcp_listen_input+0x1cc>)
 8012d42:	f240 2281 	movw	r2, #641	; 0x281
 8012d46:	496b      	ldr	r1, [pc, #428]	; (8012ef4 <tcp_listen_input+0x1d0>)
 8012d48:	486b      	ldr	r0, [pc, #428]	; (8012ef8 <tcp_listen_input+0x1d4>)
 8012d4a:	f006 fc49 	bl	80195e0 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8012d4e:	4b67      	ldr	r3, [pc, #412]	; (8012eec <tcp_listen_input+0x1c8>)
 8012d50:	781b      	ldrb	r3, [r3, #0]
 8012d52:	f003 0310 	and.w	r3, r3, #16
 8012d56:	2b00      	cmp	r3, #0
 8012d58:	d019      	beq.n	8012d8e <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012d5a:	4b68      	ldr	r3, [pc, #416]	; (8012efc <tcp_listen_input+0x1d8>)
 8012d5c:	6819      	ldr	r1, [r3, #0]
 8012d5e:	4b68      	ldr	r3, [pc, #416]	; (8012f00 <tcp_listen_input+0x1dc>)
 8012d60:	881b      	ldrh	r3, [r3, #0]
 8012d62:	461a      	mov	r2, r3
 8012d64:	4b67      	ldr	r3, [pc, #412]	; (8012f04 <tcp_listen_input+0x1e0>)
 8012d66:	681b      	ldr	r3, [r3, #0]
 8012d68:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012d6a:	4b67      	ldr	r3, [pc, #412]	; (8012f08 <tcp_listen_input+0x1e4>)
 8012d6c:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012d6e:	885b      	ldrh	r3, [r3, #2]
 8012d70:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012d72:	4a65      	ldr	r2, [pc, #404]	; (8012f08 <tcp_listen_input+0x1e4>)
 8012d74:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012d76:	8812      	ldrh	r2, [r2, #0]
 8012d78:	b292      	uxth	r2, r2
 8012d7a:	9202      	str	r2, [sp, #8]
 8012d7c:	9301      	str	r3, [sp, #4]
 8012d7e:	4b63      	ldr	r3, [pc, #396]	; (8012f0c <tcp_listen_input+0x1e8>)
 8012d80:	9300      	str	r3, [sp, #0]
 8012d82:	4b63      	ldr	r3, [pc, #396]	; (8012f10 <tcp_listen_input+0x1ec>)
 8012d84:	4602      	mov	r2, r0
 8012d86:	6878      	ldr	r0, [r7, #4]
 8012d88:	f002 ff80 	bl	8015c8c <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8012d8c:	e0a9      	b.n	8012ee2 <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 8012d8e:	4b57      	ldr	r3, [pc, #348]	; (8012eec <tcp_listen_input+0x1c8>)
 8012d90:	781b      	ldrb	r3, [r3, #0]
 8012d92:	f003 0302 	and.w	r3, r3, #2
 8012d96:	2b00      	cmp	r3, #0
 8012d98:	f000 80a3 	beq.w	8012ee2 <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 8012d9c:	687b      	ldr	r3, [r7, #4]
 8012d9e:	7d5b      	ldrb	r3, [r3, #21]
 8012da0:	4618      	mov	r0, r3
 8012da2:	f7ff f927 	bl	8011ff4 <tcp_alloc>
 8012da6:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8012da8:	697b      	ldr	r3, [r7, #20]
 8012daa:	2b00      	cmp	r3, #0
 8012dac:	d111      	bne.n	8012dd2 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8012dae:	687b      	ldr	r3, [r7, #4]
 8012db0:	699b      	ldr	r3, [r3, #24]
 8012db2:	2b00      	cmp	r3, #0
 8012db4:	d00a      	beq.n	8012dcc <tcp_listen_input+0xa8>
 8012db6:	687b      	ldr	r3, [r7, #4]
 8012db8:	699b      	ldr	r3, [r3, #24]
 8012dba:	687a      	ldr	r2, [r7, #4]
 8012dbc:	6910      	ldr	r0, [r2, #16]
 8012dbe:	f04f 32ff 	mov.w	r2, #4294967295
 8012dc2:	2100      	movs	r1, #0
 8012dc4:	4798      	blx	r3
 8012dc6:	4603      	mov	r3, r0
 8012dc8:	73bb      	strb	r3, [r7, #14]
      return;
 8012dca:	e08b      	b.n	8012ee4 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8012dcc:	23f0      	movs	r3, #240	; 0xf0
 8012dce:	73bb      	strb	r3, [r7, #14]
      return;
 8012dd0:	e088      	b.n	8012ee4 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8012dd2:	4b50      	ldr	r3, [pc, #320]	; (8012f14 <tcp_listen_input+0x1f0>)
 8012dd4:	695a      	ldr	r2, [r3, #20]
 8012dd6:	697b      	ldr	r3, [r7, #20]
 8012dd8:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 8012dda:	4b4e      	ldr	r3, [pc, #312]	; (8012f14 <tcp_listen_input+0x1f0>)
 8012ddc:	691a      	ldr	r2, [r3, #16]
 8012dde:	697b      	ldr	r3, [r7, #20]
 8012de0:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8012de2:	687b      	ldr	r3, [r7, #4]
 8012de4:	8ada      	ldrh	r2, [r3, #22]
 8012de6:	697b      	ldr	r3, [r7, #20]
 8012de8:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 8012dea:	4b47      	ldr	r3, [pc, #284]	; (8012f08 <tcp_listen_input+0x1e4>)
 8012dec:	681b      	ldr	r3, [r3, #0]
 8012dee:	881b      	ldrh	r3, [r3, #0]
 8012df0:	b29a      	uxth	r2, r3
 8012df2:	697b      	ldr	r3, [r7, #20]
 8012df4:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8012df6:	697b      	ldr	r3, [r7, #20]
 8012df8:	2203      	movs	r2, #3
 8012dfa:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8012dfc:	4b41      	ldr	r3, [pc, #260]	; (8012f04 <tcp_listen_input+0x1e0>)
 8012dfe:	681b      	ldr	r3, [r3, #0]
 8012e00:	1c5a      	adds	r2, r3, #1
 8012e02:	697b      	ldr	r3, [r7, #20]
 8012e04:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8012e06:	697b      	ldr	r3, [r7, #20]
 8012e08:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012e0a:	697b      	ldr	r3, [r7, #20]
 8012e0c:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 8012e0e:	6978      	ldr	r0, [r7, #20]
 8012e10:	f7ff fa58 	bl	80122c4 <tcp_next_iss>
 8012e14:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8012e16:	697b      	ldr	r3, [r7, #20]
 8012e18:	693a      	ldr	r2, [r7, #16]
 8012e1a:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 8012e1c:	697b      	ldr	r3, [r7, #20]
 8012e1e:	693a      	ldr	r2, [r7, #16]
 8012e20:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 8012e22:	697b      	ldr	r3, [r7, #20]
 8012e24:	693a      	ldr	r2, [r7, #16]
 8012e26:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 8012e28:	697b      	ldr	r3, [r7, #20]
 8012e2a:	693a      	ldr	r2, [r7, #16]
 8012e2c:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8012e2e:	4b35      	ldr	r3, [pc, #212]	; (8012f04 <tcp_listen_input+0x1e0>)
 8012e30:	681b      	ldr	r3, [r3, #0]
 8012e32:	1e5a      	subs	r2, r3, #1
 8012e34:	697b      	ldr	r3, [r7, #20]
 8012e36:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 8012e38:	687b      	ldr	r3, [r7, #4]
 8012e3a:	691a      	ldr	r2, [r3, #16]
 8012e3c:	697b      	ldr	r3, [r7, #20]
 8012e3e:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8012e40:	697b      	ldr	r3, [r7, #20]
 8012e42:	687a      	ldr	r2, [r7, #4]
 8012e44:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8012e46:	687b      	ldr	r3, [r7, #4]
 8012e48:	7a5b      	ldrb	r3, [r3, #9]
 8012e4a:	f003 030c 	and.w	r3, r3, #12
 8012e4e:	b2da      	uxtb	r2, r3
 8012e50:	697b      	ldr	r3, [r7, #20]
 8012e52:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8012e54:	687b      	ldr	r3, [r7, #4]
 8012e56:	7a1a      	ldrb	r2, [r3, #8]
 8012e58:	697b      	ldr	r3, [r7, #20]
 8012e5a:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8012e5c:	4b2e      	ldr	r3, [pc, #184]	; (8012f18 <tcp_listen_input+0x1f4>)
 8012e5e:	681a      	ldr	r2, [r3, #0]
 8012e60:	697b      	ldr	r3, [r7, #20]
 8012e62:	60da      	str	r2, [r3, #12]
 8012e64:	4a2c      	ldr	r2, [pc, #176]	; (8012f18 <tcp_listen_input+0x1f4>)
 8012e66:	697b      	ldr	r3, [r7, #20]
 8012e68:	6013      	str	r3, [r2, #0]
 8012e6a:	f003 f8d1 	bl	8016010 <tcp_timer_needed>
 8012e6e:	4b2b      	ldr	r3, [pc, #172]	; (8012f1c <tcp_listen_input+0x1f8>)
 8012e70:	2201      	movs	r2, #1
 8012e72:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8012e74:	6978      	ldr	r0, [r7, #20]
 8012e76:	f001 fd8f 	bl	8014998 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8012e7a:	4b23      	ldr	r3, [pc, #140]	; (8012f08 <tcp_listen_input+0x1e4>)
 8012e7c:	681b      	ldr	r3, [r3, #0]
 8012e7e:	89db      	ldrh	r3, [r3, #14]
 8012e80:	b29a      	uxth	r2, r3
 8012e82:	697b      	ldr	r3, [r7, #20]
 8012e84:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8012e88:	697b      	ldr	r3, [r7, #20]
 8012e8a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8012e8e:	697b      	ldr	r3, [r7, #20]
 8012e90:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8012e94:	697b      	ldr	r3, [r7, #20]
 8012e96:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8012e98:	697b      	ldr	r3, [r7, #20]
 8012e9a:	3304      	adds	r3, #4
 8012e9c:	4618      	mov	r0, r3
 8012e9e:	f004 fc79 	bl	8017794 <ip4_route>
 8012ea2:	4601      	mov	r1, r0
 8012ea4:	697b      	ldr	r3, [r7, #20]
 8012ea6:	3304      	adds	r3, #4
 8012ea8:	461a      	mov	r2, r3
 8012eaa:	4620      	mov	r0, r4
 8012eac:	f7ff fa30 	bl	8012310 <tcp_eff_send_mss_netif>
 8012eb0:	4603      	mov	r3, r0
 8012eb2:	461a      	mov	r2, r3
 8012eb4:	697b      	ldr	r3, [r7, #20]
 8012eb6:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8012eb8:	2112      	movs	r1, #18
 8012eba:	6978      	ldr	r0, [r7, #20]
 8012ebc:	f002 f844 	bl	8014f48 <tcp_enqueue_flags>
 8012ec0:	4603      	mov	r3, r0
 8012ec2:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8012ec4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012ec8:	2b00      	cmp	r3, #0
 8012eca:	d004      	beq.n	8012ed6 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8012ecc:	2100      	movs	r1, #0
 8012ece:	6978      	ldr	r0, [r7, #20]
 8012ed0:	f7fe f97e 	bl	80111d0 <tcp_abandon>
      return;
 8012ed4:	e006      	b.n	8012ee4 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 8012ed6:	6978      	ldr	r0, [r7, #20]
 8012ed8:	f002 f924 	bl	8015124 <tcp_output>
  return;
 8012edc:	e001      	b.n	8012ee2 <tcp_listen_input+0x1be>
    return;
 8012ede:	bf00      	nop
 8012ee0:	e000      	b.n	8012ee4 <tcp_listen_input+0x1c0>
  return;
 8012ee2:	bf00      	nop
}
 8012ee4:	371c      	adds	r7, #28
 8012ee6:	46bd      	mov	sp, r7
 8012ee8:	bd90      	pop	{r4, r7, pc}
 8012eea:	bf00      	nop
 8012eec:	2000810c 	.word	0x2000810c
 8012ef0:	0801d08c 	.word	0x0801d08c
 8012ef4:	0801d284 	.word	0x0801d284
 8012ef8:	0801d0d8 	.word	0x0801d0d8
 8012efc:	20008104 	.word	0x20008104
 8012f00:	2000810a 	.word	0x2000810a
 8012f04:	20008100 	.word	0x20008100
 8012f08:	200080f0 	.word	0x200080f0
 8012f0c:	200051bc 	.word	0x200051bc
 8012f10:	200051c0 	.word	0x200051c0
 8012f14:	200051ac 	.word	0x200051ac
 8012f18:	200080d4 	.word	0x200080d4
 8012f1c:	200080dc 	.word	0x200080dc

08012f20 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8012f20:	b580      	push	{r7, lr}
 8012f22:	b086      	sub	sp, #24
 8012f24:	af04      	add	r7, sp, #16
 8012f26:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8012f28:	4b2f      	ldr	r3, [pc, #188]	; (8012fe8 <tcp_timewait_input+0xc8>)
 8012f2a:	781b      	ldrb	r3, [r3, #0]
 8012f2c:	f003 0304 	and.w	r3, r3, #4
 8012f30:	2b00      	cmp	r3, #0
 8012f32:	d153      	bne.n	8012fdc <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8012f34:	687b      	ldr	r3, [r7, #4]
 8012f36:	2b00      	cmp	r3, #0
 8012f38:	d106      	bne.n	8012f48 <tcp_timewait_input+0x28>
 8012f3a:	4b2c      	ldr	r3, [pc, #176]	; (8012fec <tcp_timewait_input+0xcc>)
 8012f3c:	f240 22ee 	movw	r2, #750	; 0x2ee
 8012f40:	492b      	ldr	r1, [pc, #172]	; (8012ff0 <tcp_timewait_input+0xd0>)
 8012f42:	482c      	ldr	r0, [pc, #176]	; (8012ff4 <tcp_timewait_input+0xd4>)
 8012f44:	f006 fb4c 	bl	80195e0 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8012f48:	4b27      	ldr	r3, [pc, #156]	; (8012fe8 <tcp_timewait_input+0xc8>)
 8012f4a:	781b      	ldrb	r3, [r3, #0]
 8012f4c:	f003 0302 	and.w	r3, r3, #2
 8012f50:	2b00      	cmp	r3, #0
 8012f52:	d02a      	beq.n	8012faa <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8012f54:	4b28      	ldr	r3, [pc, #160]	; (8012ff8 <tcp_timewait_input+0xd8>)
 8012f56:	681a      	ldr	r2, [r3, #0]
 8012f58:	687b      	ldr	r3, [r7, #4]
 8012f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012f5c:	1ad3      	subs	r3, r2, r3
 8012f5e:	2b00      	cmp	r3, #0
 8012f60:	db2d      	blt.n	8012fbe <tcp_timewait_input+0x9e>
 8012f62:	4b25      	ldr	r3, [pc, #148]	; (8012ff8 <tcp_timewait_input+0xd8>)
 8012f64:	681a      	ldr	r2, [r3, #0]
 8012f66:	687b      	ldr	r3, [r7, #4]
 8012f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012f6a:	6879      	ldr	r1, [r7, #4]
 8012f6c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8012f6e:	440b      	add	r3, r1
 8012f70:	1ad3      	subs	r3, r2, r3
 8012f72:	2b00      	cmp	r3, #0
 8012f74:	dc23      	bgt.n	8012fbe <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012f76:	4b21      	ldr	r3, [pc, #132]	; (8012ffc <tcp_timewait_input+0xdc>)
 8012f78:	6819      	ldr	r1, [r3, #0]
 8012f7a:	4b21      	ldr	r3, [pc, #132]	; (8013000 <tcp_timewait_input+0xe0>)
 8012f7c:	881b      	ldrh	r3, [r3, #0]
 8012f7e:	461a      	mov	r2, r3
 8012f80:	4b1d      	ldr	r3, [pc, #116]	; (8012ff8 <tcp_timewait_input+0xd8>)
 8012f82:	681b      	ldr	r3, [r3, #0]
 8012f84:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012f86:	4b1f      	ldr	r3, [pc, #124]	; (8013004 <tcp_timewait_input+0xe4>)
 8012f88:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012f8a:	885b      	ldrh	r3, [r3, #2]
 8012f8c:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012f8e:	4a1d      	ldr	r2, [pc, #116]	; (8013004 <tcp_timewait_input+0xe4>)
 8012f90:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012f92:	8812      	ldrh	r2, [r2, #0]
 8012f94:	b292      	uxth	r2, r2
 8012f96:	9202      	str	r2, [sp, #8]
 8012f98:	9301      	str	r3, [sp, #4]
 8012f9a:	4b1b      	ldr	r3, [pc, #108]	; (8013008 <tcp_timewait_input+0xe8>)
 8012f9c:	9300      	str	r3, [sp, #0]
 8012f9e:	4b1b      	ldr	r3, [pc, #108]	; (801300c <tcp_timewait_input+0xec>)
 8012fa0:	4602      	mov	r2, r0
 8012fa2:	6878      	ldr	r0, [r7, #4]
 8012fa4:	f002 fe72 	bl	8015c8c <tcp_rst>
      return;
 8012fa8:	e01b      	b.n	8012fe2 <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 8012faa:	4b0f      	ldr	r3, [pc, #60]	; (8012fe8 <tcp_timewait_input+0xc8>)
 8012fac:	781b      	ldrb	r3, [r3, #0]
 8012fae:	f003 0301 	and.w	r3, r3, #1
 8012fb2:	2b00      	cmp	r3, #0
 8012fb4:	d003      	beq.n	8012fbe <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8012fb6:	4b16      	ldr	r3, [pc, #88]	; (8013010 <tcp_timewait_input+0xf0>)
 8012fb8:	681a      	ldr	r2, [r3, #0]
 8012fba:	687b      	ldr	r3, [r7, #4]
 8012fbc:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8012fbe:	4b10      	ldr	r3, [pc, #64]	; (8013000 <tcp_timewait_input+0xe0>)
 8012fc0:	881b      	ldrh	r3, [r3, #0]
 8012fc2:	2b00      	cmp	r3, #0
 8012fc4:	d00c      	beq.n	8012fe0 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 8012fc6:	687b      	ldr	r3, [r7, #4]
 8012fc8:	8b5b      	ldrh	r3, [r3, #26]
 8012fca:	f043 0302 	orr.w	r3, r3, #2
 8012fce:	b29a      	uxth	r2, r3
 8012fd0:	687b      	ldr	r3, [r7, #4]
 8012fd2:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8012fd4:	6878      	ldr	r0, [r7, #4]
 8012fd6:	f002 f8a5 	bl	8015124 <tcp_output>
  }
  return;
 8012fda:	e001      	b.n	8012fe0 <tcp_timewait_input+0xc0>
    return;
 8012fdc:	bf00      	nop
 8012fde:	e000      	b.n	8012fe2 <tcp_timewait_input+0xc2>
  return;
 8012fe0:	bf00      	nop
}
 8012fe2:	3708      	adds	r7, #8
 8012fe4:	46bd      	mov	sp, r7
 8012fe6:	bd80      	pop	{r7, pc}
 8012fe8:	2000810c 	.word	0x2000810c
 8012fec:	0801d08c 	.word	0x0801d08c
 8012ff0:	0801d2a4 	.word	0x0801d2a4
 8012ff4:	0801d0d8 	.word	0x0801d0d8
 8012ff8:	20008100 	.word	0x20008100
 8012ffc:	20008104 	.word	0x20008104
 8013000:	2000810a 	.word	0x2000810a
 8013004:	200080f0 	.word	0x200080f0
 8013008:	200051bc 	.word	0x200051bc
 801300c:	200051c0 	.word	0x200051c0
 8013010:	200080c8 	.word	0x200080c8

08013014 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8013014:	b590      	push	{r4, r7, lr}
 8013016:	b08d      	sub	sp, #52	; 0x34
 8013018:	af04      	add	r7, sp, #16
 801301a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 801301c:	2300      	movs	r3, #0
 801301e:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8013020:	2300      	movs	r3, #0
 8013022:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8013024:	687b      	ldr	r3, [r7, #4]
 8013026:	2b00      	cmp	r3, #0
 8013028:	d106      	bne.n	8013038 <tcp_process+0x24>
 801302a:	4b9d      	ldr	r3, [pc, #628]	; (80132a0 <tcp_process+0x28c>)
 801302c:	f44f 7247 	mov.w	r2, #796	; 0x31c
 8013030:	499c      	ldr	r1, [pc, #624]	; (80132a4 <tcp_process+0x290>)
 8013032:	489d      	ldr	r0, [pc, #628]	; (80132a8 <tcp_process+0x294>)
 8013034:	f006 fad4 	bl	80195e0 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8013038:	4b9c      	ldr	r3, [pc, #624]	; (80132ac <tcp_process+0x298>)
 801303a:	781b      	ldrb	r3, [r3, #0]
 801303c:	f003 0304 	and.w	r3, r3, #4
 8013040:	2b00      	cmp	r3, #0
 8013042:	d04e      	beq.n	80130e2 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8013044:	687b      	ldr	r3, [r7, #4]
 8013046:	7d1b      	ldrb	r3, [r3, #20]
 8013048:	2b02      	cmp	r3, #2
 801304a:	d108      	bne.n	801305e <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 801304c:	687b      	ldr	r3, [r7, #4]
 801304e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8013050:	4b97      	ldr	r3, [pc, #604]	; (80132b0 <tcp_process+0x29c>)
 8013052:	681b      	ldr	r3, [r3, #0]
 8013054:	429a      	cmp	r2, r3
 8013056:	d123      	bne.n	80130a0 <tcp_process+0x8c>
        acceptable = 1;
 8013058:	2301      	movs	r3, #1
 801305a:	76fb      	strb	r3, [r7, #27]
 801305c:	e020      	b.n	80130a0 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 801305e:	687b      	ldr	r3, [r7, #4]
 8013060:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013062:	4b94      	ldr	r3, [pc, #592]	; (80132b4 <tcp_process+0x2a0>)
 8013064:	681b      	ldr	r3, [r3, #0]
 8013066:	429a      	cmp	r2, r3
 8013068:	d102      	bne.n	8013070 <tcp_process+0x5c>
        acceptable = 1;
 801306a:	2301      	movs	r3, #1
 801306c:	76fb      	strb	r3, [r7, #27]
 801306e:	e017      	b.n	80130a0 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8013070:	4b90      	ldr	r3, [pc, #576]	; (80132b4 <tcp_process+0x2a0>)
 8013072:	681a      	ldr	r2, [r3, #0]
 8013074:	687b      	ldr	r3, [r7, #4]
 8013076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013078:	1ad3      	subs	r3, r2, r3
 801307a:	2b00      	cmp	r3, #0
 801307c:	db10      	blt.n	80130a0 <tcp_process+0x8c>
 801307e:	4b8d      	ldr	r3, [pc, #564]	; (80132b4 <tcp_process+0x2a0>)
 8013080:	681a      	ldr	r2, [r3, #0]
 8013082:	687b      	ldr	r3, [r7, #4]
 8013084:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013086:	6879      	ldr	r1, [r7, #4]
 8013088:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801308a:	440b      	add	r3, r1
 801308c:	1ad3      	subs	r3, r2, r3
 801308e:	2b00      	cmp	r3, #0
 8013090:	dc06      	bgt.n	80130a0 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 8013092:	687b      	ldr	r3, [r7, #4]
 8013094:	8b5b      	ldrh	r3, [r3, #26]
 8013096:	f043 0302 	orr.w	r3, r3, #2
 801309a:	b29a      	uxth	r2, r3
 801309c:	687b      	ldr	r3, [r7, #4]
 801309e:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 80130a0:	7efb      	ldrb	r3, [r7, #27]
 80130a2:	2b00      	cmp	r3, #0
 80130a4:	d01b      	beq.n	80130de <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 80130a6:	687b      	ldr	r3, [r7, #4]
 80130a8:	7d1b      	ldrb	r3, [r3, #20]
 80130aa:	2b00      	cmp	r3, #0
 80130ac:	d106      	bne.n	80130bc <tcp_process+0xa8>
 80130ae:	4b7c      	ldr	r3, [pc, #496]	; (80132a0 <tcp_process+0x28c>)
 80130b0:	f44f 724e 	mov.w	r2, #824	; 0x338
 80130b4:	4980      	ldr	r1, [pc, #512]	; (80132b8 <tcp_process+0x2a4>)
 80130b6:	487c      	ldr	r0, [pc, #496]	; (80132a8 <tcp_process+0x294>)
 80130b8:	f006 fa92 	bl	80195e0 <iprintf>
      recv_flags |= TF_RESET;
 80130bc:	4b7f      	ldr	r3, [pc, #508]	; (80132bc <tcp_process+0x2a8>)
 80130be:	781b      	ldrb	r3, [r3, #0]
 80130c0:	f043 0308 	orr.w	r3, r3, #8
 80130c4:	b2da      	uxtb	r2, r3
 80130c6:	4b7d      	ldr	r3, [pc, #500]	; (80132bc <tcp_process+0x2a8>)
 80130c8:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 80130ca:	687b      	ldr	r3, [r7, #4]
 80130cc:	8b5b      	ldrh	r3, [r3, #26]
 80130ce:	f023 0301 	bic.w	r3, r3, #1
 80130d2:	b29a      	uxth	r2, r3
 80130d4:	687b      	ldr	r3, [r7, #4]
 80130d6:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 80130d8:	f06f 030d 	mvn.w	r3, #13
 80130dc:	e37a      	b.n	80137d4 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 80130de:	2300      	movs	r3, #0
 80130e0:	e378      	b.n	80137d4 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 80130e2:	4b72      	ldr	r3, [pc, #456]	; (80132ac <tcp_process+0x298>)
 80130e4:	781b      	ldrb	r3, [r3, #0]
 80130e6:	f003 0302 	and.w	r3, r3, #2
 80130ea:	2b00      	cmp	r3, #0
 80130ec:	d010      	beq.n	8013110 <tcp_process+0xfc>
 80130ee:	687b      	ldr	r3, [r7, #4]
 80130f0:	7d1b      	ldrb	r3, [r3, #20]
 80130f2:	2b02      	cmp	r3, #2
 80130f4:	d00c      	beq.n	8013110 <tcp_process+0xfc>
 80130f6:	687b      	ldr	r3, [r7, #4]
 80130f8:	7d1b      	ldrb	r3, [r3, #20]
 80130fa:	2b03      	cmp	r3, #3
 80130fc:	d008      	beq.n	8013110 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 80130fe:	687b      	ldr	r3, [r7, #4]
 8013100:	8b5b      	ldrh	r3, [r3, #26]
 8013102:	f043 0302 	orr.w	r3, r3, #2
 8013106:	b29a      	uxth	r2, r3
 8013108:	687b      	ldr	r3, [r7, #4]
 801310a:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 801310c:	2300      	movs	r3, #0
 801310e:	e361      	b.n	80137d4 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8013110:	687b      	ldr	r3, [r7, #4]
 8013112:	8b5b      	ldrh	r3, [r3, #26]
 8013114:	f003 0310 	and.w	r3, r3, #16
 8013118:	2b00      	cmp	r3, #0
 801311a:	d103      	bne.n	8013124 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 801311c:	4b68      	ldr	r3, [pc, #416]	; (80132c0 <tcp_process+0x2ac>)
 801311e:	681a      	ldr	r2, [r3, #0]
 8013120:	687b      	ldr	r3, [r7, #4]
 8013122:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8013124:	687b      	ldr	r3, [r7, #4]
 8013126:	2200      	movs	r2, #0
 8013128:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 801312c:	687b      	ldr	r3, [r7, #4]
 801312e:	2200      	movs	r2, #0
 8013130:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 8013134:	6878      	ldr	r0, [r7, #4]
 8013136:	f001 fc2f 	bl	8014998 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 801313a:	687b      	ldr	r3, [r7, #4]
 801313c:	7d1b      	ldrb	r3, [r3, #20]
 801313e:	3b02      	subs	r3, #2
 8013140:	2b07      	cmp	r3, #7
 8013142:	f200 8337 	bhi.w	80137b4 <tcp_process+0x7a0>
 8013146:	a201      	add	r2, pc, #4	; (adr r2, 801314c <tcp_process+0x138>)
 8013148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801314c:	0801316d 	.word	0x0801316d
 8013150:	0801339d 	.word	0x0801339d
 8013154:	08013515 	.word	0x08013515
 8013158:	0801353f 	.word	0x0801353f
 801315c:	08013663 	.word	0x08013663
 8013160:	08013515 	.word	0x08013515
 8013164:	080136ef 	.word	0x080136ef
 8013168:	0801377f 	.word	0x0801377f
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 801316c:	4b4f      	ldr	r3, [pc, #316]	; (80132ac <tcp_process+0x298>)
 801316e:	781b      	ldrb	r3, [r3, #0]
 8013170:	f003 0310 	and.w	r3, r3, #16
 8013174:	2b00      	cmp	r3, #0
 8013176:	f000 80e4 	beq.w	8013342 <tcp_process+0x32e>
 801317a:	4b4c      	ldr	r3, [pc, #304]	; (80132ac <tcp_process+0x298>)
 801317c:	781b      	ldrb	r3, [r3, #0]
 801317e:	f003 0302 	and.w	r3, r3, #2
 8013182:	2b00      	cmp	r3, #0
 8013184:	f000 80dd 	beq.w	8013342 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8013188:	687b      	ldr	r3, [r7, #4]
 801318a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801318c:	1c5a      	adds	r2, r3, #1
 801318e:	4b48      	ldr	r3, [pc, #288]	; (80132b0 <tcp_process+0x29c>)
 8013190:	681b      	ldr	r3, [r3, #0]
 8013192:	429a      	cmp	r2, r3
 8013194:	f040 80d5 	bne.w	8013342 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8013198:	4b46      	ldr	r3, [pc, #280]	; (80132b4 <tcp_process+0x2a0>)
 801319a:	681b      	ldr	r3, [r3, #0]
 801319c:	1c5a      	adds	r2, r3, #1
 801319e:	687b      	ldr	r3, [r7, #4]
 80131a0:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 80131a2:	687b      	ldr	r3, [r7, #4]
 80131a4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80131a6:	687b      	ldr	r3, [r7, #4]
 80131a8:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 80131aa:	4b41      	ldr	r3, [pc, #260]	; (80132b0 <tcp_process+0x29c>)
 80131ac:	681a      	ldr	r2, [r3, #0]
 80131ae:	687b      	ldr	r3, [r7, #4]
 80131b0:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 80131b2:	4b44      	ldr	r3, [pc, #272]	; (80132c4 <tcp_process+0x2b0>)
 80131b4:	681b      	ldr	r3, [r3, #0]
 80131b6:	89db      	ldrh	r3, [r3, #14]
 80131b8:	b29a      	uxth	r2, r3
 80131ba:	687b      	ldr	r3, [r7, #4]
 80131bc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 80131c0:	687b      	ldr	r3, [r7, #4]
 80131c2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80131c6:	687b      	ldr	r3, [r7, #4]
 80131c8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 80131cc:	4b39      	ldr	r3, [pc, #228]	; (80132b4 <tcp_process+0x2a0>)
 80131ce:	681b      	ldr	r3, [r3, #0]
 80131d0:	1e5a      	subs	r2, r3, #1
 80131d2:	687b      	ldr	r3, [r7, #4]
 80131d4:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 80131d6:	687b      	ldr	r3, [r7, #4]
 80131d8:	2204      	movs	r2, #4
 80131da:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 80131dc:	687b      	ldr	r3, [r7, #4]
 80131de:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 80131e0:	687b      	ldr	r3, [r7, #4]
 80131e2:	3304      	adds	r3, #4
 80131e4:	4618      	mov	r0, r3
 80131e6:	f004 fad5 	bl	8017794 <ip4_route>
 80131ea:	4601      	mov	r1, r0
 80131ec:	687b      	ldr	r3, [r7, #4]
 80131ee:	3304      	adds	r3, #4
 80131f0:	461a      	mov	r2, r3
 80131f2:	4620      	mov	r0, r4
 80131f4:	f7ff f88c 	bl	8012310 <tcp_eff_send_mss_netif>
 80131f8:	4603      	mov	r3, r0
 80131fa:	461a      	mov	r2, r3
 80131fc:	687b      	ldr	r3, [r7, #4]
 80131fe:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8013200:	687b      	ldr	r3, [r7, #4]
 8013202:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013204:	009a      	lsls	r2, r3, #2
 8013206:	687b      	ldr	r3, [r7, #4]
 8013208:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801320a:	005b      	lsls	r3, r3, #1
 801320c:	f241 111c 	movw	r1, #4380	; 0x111c
 8013210:	428b      	cmp	r3, r1
 8013212:	bf38      	it	cc
 8013214:	460b      	movcc	r3, r1
 8013216:	429a      	cmp	r2, r3
 8013218:	d204      	bcs.n	8013224 <tcp_process+0x210>
 801321a:	687b      	ldr	r3, [r7, #4]
 801321c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801321e:	009b      	lsls	r3, r3, #2
 8013220:	b29b      	uxth	r3, r3
 8013222:	e00d      	b.n	8013240 <tcp_process+0x22c>
 8013224:	687b      	ldr	r3, [r7, #4]
 8013226:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013228:	005b      	lsls	r3, r3, #1
 801322a:	f241 121c 	movw	r2, #4380	; 0x111c
 801322e:	4293      	cmp	r3, r2
 8013230:	d904      	bls.n	801323c <tcp_process+0x228>
 8013232:	687b      	ldr	r3, [r7, #4]
 8013234:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013236:	005b      	lsls	r3, r3, #1
 8013238:	b29b      	uxth	r3, r3
 801323a:	e001      	b.n	8013240 <tcp_process+0x22c>
 801323c:	f241 131c 	movw	r3, #4380	; 0x111c
 8013240:	687a      	ldr	r2, [r7, #4]
 8013242:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8013246:	687b      	ldr	r3, [r7, #4]
 8013248:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801324c:	2b00      	cmp	r3, #0
 801324e:	d106      	bne.n	801325e <tcp_process+0x24a>
 8013250:	4b13      	ldr	r3, [pc, #76]	; (80132a0 <tcp_process+0x28c>)
 8013252:	f44f 725b 	mov.w	r2, #876	; 0x36c
 8013256:	491c      	ldr	r1, [pc, #112]	; (80132c8 <tcp_process+0x2b4>)
 8013258:	4813      	ldr	r0, [pc, #76]	; (80132a8 <tcp_process+0x294>)
 801325a:	f006 f9c1 	bl	80195e0 <iprintf>
        --pcb->snd_queuelen;
 801325e:	687b      	ldr	r3, [r7, #4]
 8013260:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8013264:	3b01      	subs	r3, #1
 8013266:	b29a      	uxth	r2, r3
 8013268:	687b      	ldr	r3, [r7, #4]
 801326a:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 801326e:	687b      	ldr	r3, [r7, #4]
 8013270:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013272:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8013274:	69fb      	ldr	r3, [r7, #28]
 8013276:	2b00      	cmp	r3, #0
 8013278:	d12a      	bne.n	80132d0 <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 801327a:	687b      	ldr	r3, [r7, #4]
 801327c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801327e:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8013280:	69fb      	ldr	r3, [r7, #28]
 8013282:	2b00      	cmp	r3, #0
 8013284:	d106      	bne.n	8013294 <tcp_process+0x280>
 8013286:	4b06      	ldr	r3, [pc, #24]	; (80132a0 <tcp_process+0x28c>)
 8013288:	f44f 725d 	mov.w	r2, #884	; 0x374
 801328c:	490f      	ldr	r1, [pc, #60]	; (80132cc <tcp_process+0x2b8>)
 801328e:	4806      	ldr	r0, [pc, #24]	; (80132a8 <tcp_process+0x294>)
 8013290:	f006 f9a6 	bl	80195e0 <iprintf>
          pcb->unsent = rseg->next;
 8013294:	69fb      	ldr	r3, [r7, #28]
 8013296:	681a      	ldr	r2, [r3, #0]
 8013298:	687b      	ldr	r3, [r7, #4]
 801329a:	66da      	str	r2, [r3, #108]	; 0x6c
 801329c:	e01c      	b.n	80132d8 <tcp_process+0x2c4>
 801329e:	bf00      	nop
 80132a0:	0801d08c 	.word	0x0801d08c
 80132a4:	0801d2c4 	.word	0x0801d2c4
 80132a8:	0801d0d8 	.word	0x0801d0d8
 80132ac:	2000810c 	.word	0x2000810c
 80132b0:	20008104 	.word	0x20008104
 80132b4:	20008100 	.word	0x20008100
 80132b8:	0801d2e0 	.word	0x0801d2e0
 80132bc:	2000810d 	.word	0x2000810d
 80132c0:	200080c8 	.word	0x200080c8
 80132c4:	200080f0 	.word	0x200080f0
 80132c8:	0801d300 	.word	0x0801d300
 80132cc:	0801d318 	.word	0x0801d318
        } else {
          pcb->unacked = rseg->next;
 80132d0:	69fb      	ldr	r3, [r7, #28]
 80132d2:	681a      	ldr	r2, [r3, #0]
 80132d4:	687b      	ldr	r3, [r7, #4]
 80132d6:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 80132d8:	69f8      	ldr	r0, [r7, #28]
 80132da:	f7fe fd22 	bl	8011d22 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 80132de:	687b      	ldr	r3, [r7, #4]
 80132e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80132e2:	2b00      	cmp	r3, #0
 80132e4:	d104      	bne.n	80132f0 <tcp_process+0x2dc>
          pcb->rtime = -1;
 80132e6:	687b      	ldr	r3, [r7, #4]
 80132e8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80132ec:	861a      	strh	r2, [r3, #48]	; 0x30
 80132ee:	e006      	b.n	80132fe <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 80132f0:	687b      	ldr	r3, [r7, #4]
 80132f2:	2200      	movs	r2, #0
 80132f4:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 80132f6:	687b      	ldr	r3, [r7, #4]
 80132f8:	2200      	movs	r2, #0
 80132fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 80132fe:	687b      	ldr	r3, [r7, #4]
 8013300:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8013304:	2b00      	cmp	r3, #0
 8013306:	d00a      	beq.n	801331e <tcp_process+0x30a>
 8013308:	687b      	ldr	r3, [r7, #4]
 801330a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801330e:	687a      	ldr	r2, [r7, #4]
 8013310:	6910      	ldr	r0, [r2, #16]
 8013312:	2200      	movs	r2, #0
 8013314:	6879      	ldr	r1, [r7, #4]
 8013316:	4798      	blx	r3
 8013318:	4603      	mov	r3, r0
 801331a:	76bb      	strb	r3, [r7, #26]
 801331c:	e001      	b.n	8013322 <tcp_process+0x30e>
 801331e:	2300      	movs	r3, #0
 8013320:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 8013322:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8013326:	f113 0f0d 	cmn.w	r3, #13
 801332a:	d102      	bne.n	8013332 <tcp_process+0x31e>
          return ERR_ABRT;
 801332c:	f06f 030c 	mvn.w	r3, #12
 8013330:	e250      	b.n	80137d4 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 8013332:	687b      	ldr	r3, [r7, #4]
 8013334:	8b5b      	ldrh	r3, [r3, #26]
 8013336:	f043 0302 	orr.w	r3, r3, #2
 801333a:	b29a      	uxth	r2, r3
 801333c:	687b      	ldr	r3, [r7, #4]
 801333e:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8013340:	e23a      	b.n	80137b8 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 8013342:	4b98      	ldr	r3, [pc, #608]	; (80135a4 <tcp_process+0x590>)
 8013344:	781b      	ldrb	r3, [r3, #0]
 8013346:	f003 0310 	and.w	r3, r3, #16
 801334a:	2b00      	cmp	r3, #0
 801334c:	f000 8234 	beq.w	80137b8 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013350:	4b95      	ldr	r3, [pc, #596]	; (80135a8 <tcp_process+0x594>)
 8013352:	6819      	ldr	r1, [r3, #0]
 8013354:	4b95      	ldr	r3, [pc, #596]	; (80135ac <tcp_process+0x598>)
 8013356:	881b      	ldrh	r3, [r3, #0]
 8013358:	461a      	mov	r2, r3
 801335a:	4b95      	ldr	r3, [pc, #596]	; (80135b0 <tcp_process+0x59c>)
 801335c:	681b      	ldr	r3, [r3, #0]
 801335e:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013360:	4b94      	ldr	r3, [pc, #592]	; (80135b4 <tcp_process+0x5a0>)
 8013362:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013364:	885b      	ldrh	r3, [r3, #2]
 8013366:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013368:	4a92      	ldr	r2, [pc, #584]	; (80135b4 <tcp_process+0x5a0>)
 801336a:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801336c:	8812      	ldrh	r2, [r2, #0]
 801336e:	b292      	uxth	r2, r2
 8013370:	9202      	str	r2, [sp, #8]
 8013372:	9301      	str	r3, [sp, #4]
 8013374:	4b90      	ldr	r3, [pc, #576]	; (80135b8 <tcp_process+0x5a4>)
 8013376:	9300      	str	r3, [sp, #0]
 8013378:	4b90      	ldr	r3, [pc, #576]	; (80135bc <tcp_process+0x5a8>)
 801337a:	4602      	mov	r2, r0
 801337c:	6878      	ldr	r0, [r7, #4]
 801337e:	f002 fc85 	bl	8015c8c <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 8013382:	687b      	ldr	r3, [r7, #4]
 8013384:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8013388:	2b05      	cmp	r3, #5
 801338a:	f200 8215 	bhi.w	80137b8 <tcp_process+0x7a4>
          pcb->rtime = 0;
 801338e:	687b      	ldr	r3, [r7, #4]
 8013390:	2200      	movs	r2, #0
 8013392:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 8013394:	6878      	ldr	r0, [r7, #4]
 8013396:	f002 fa51 	bl	801583c <tcp_rexmit_rto>
      break;
 801339a:	e20d      	b.n	80137b8 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 801339c:	4b81      	ldr	r3, [pc, #516]	; (80135a4 <tcp_process+0x590>)
 801339e:	781b      	ldrb	r3, [r3, #0]
 80133a0:	f003 0310 	and.w	r3, r3, #16
 80133a4:	2b00      	cmp	r3, #0
 80133a6:	f000 80a1 	beq.w	80134ec <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80133aa:	4b7f      	ldr	r3, [pc, #508]	; (80135a8 <tcp_process+0x594>)
 80133ac:	681a      	ldr	r2, [r3, #0]
 80133ae:	687b      	ldr	r3, [r7, #4]
 80133b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80133b2:	1ad3      	subs	r3, r2, r3
 80133b4:	3b01      	subs	r3, #1
 80133b6:	2b00      	cmp	r3, #0
 80133b8:	db7e      	blt.n	80134b8 <tcp_process+0x4a4>
 80133ba:	4b7b      	ldr	r3, [pc, #492]	; (80135a8 <tcp_process+0x594>)
 80133bc:	681a      	ldr	r2, [r3, #0]
 80133be:	687b      	ldr	r3, [r7, #4]
 80133c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80133c2:	1ad3      	subs	r3, r2, r3
 80133c4:	2b00      	cmp	r3, #0
 80133c6:	dc77      	bgt.n	80134b8 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 80133c8:	687b      	ldr	r3, [r7, #4]
 80133ca:	2204      	movs	r2, #4
 80133cc:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 80133ce:	687b      	ldr	r3, [r7, #4]
 80133d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80133d2:	2b00      	cmp	r3, #0
 80133d4:	d102      	bne.n	80133dc <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 80133d6:	23fa      	movs	r3, #250	; 0xfa
 80133d8:	76bb      	strb	r3, [r7, #26]
 80133da:	e01d      	b.n	8013418 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 80133dc:	687b      	ldr	r3, [r7, #4]
 80133de:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80133e0:	699b      	ldr	r3, [r3, #24]
 80133e2:	2b00      	cmp	r3, #0
 80133e4:	d106      	bne.n	80133f4 <tcp_process+0x3e0>
 80133e6:	4b76      	ldr	r3, [pc, #472]	; (80135c0 <tcp_process+0x5ac>)
 80133e8:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 80133ec:	4975      	ldr	r1, [pc, #468]	; (80135c4 <tcp_process+0x5b0>)
 80133ee:	4876      	ldr	r0, [pc, #472]	; (80135c8 <tcp_process+0x5b4>)
 80133f0:	f006 f8f6 	bl	80195e0 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 80133f4:	687b      	ldr	r3, [r7, #4]
 80133f6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80133f8:	699b      	ldr	r3, [r3, #24]
 80133fa:	2b00      	cmp	r3, #0
 80133fc:	d00a      	beq.n	8013414 <tcp_process+0x400>
 80133fe:	687b      	ldr	r3, [r7, #4]
 8013400:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013402:	699b      	ldr	r3, [r3, #24]
 8013404:	687a      	ldr	r2, [r7, #4]
 8013406:	6910      	ldr	r0, [r2, #16]
 8013408:	2200      	movs	r2, #0
 801340a:	6879      	ldr	r1, [r7, #4]
 801340c:	4798      	blx	r3
 801340e:	4603      	mov	r3, r0
 8013410:	76bb      	strb	r3, [r7, #26]
 8013412:	e001      	b.n	8013418 <tcp_process+0x404>
 8013414:	23f0      	movs	r3, #240	; 0xf0
 8013416:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8013418:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801341c:	2b00      	cmp	r3, #0
 801341e:	d00a      	beq.n	8013436 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 8013420:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8013424:	f113 0f0d 	cmn.w	r3, #13
 8013428:	d002      	beq.n	8013430 <tcp_process+0x41c>
              tcp_abort(pcb);
 801342a:	6878      	ldr	r0, [r7, #4]
 801342c:	f7fd ff8e 	bl	801134c <tcp_abort>
            }
            return ERR_ABRT;
 8013430:	f06f 030c 	mvn.w	r3, #12
 8013434:	e1ce      	b.n	80137d4 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 8013436:	6878      	ldr	r0, [r7, #4]
 8013438:	f000 fae0 	bl	80139fc <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 801343c:	4b63      	ldr	r3, [pc, #396]	; (80135cc <tcp_process+0x5b8>)
 801343e:	881b      	ldrh	r3, [r3, #0]
 8013440:	2b00      	cmp	r3, #0
 8013442:	d005      	beq.n	8013450 <tcp_process+0x43c>
            recv_acked--;
 8013444:	4b61      	ldr	r3, [pc, #388]	; (80135cc <tcp_process+0x5b8>)
 8013446:	881b      	ldrh	r3, [r3, #0]
 8013448:	3b01      	subs	r3, #1
 801344a:	b29a      	uxth	r2, r3
 801344c:	4b5f      	ldr	r3, [pc, #380]	; (80135cc <tcp_process+0x5b8>)
 801344e:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8013450:	687b      	ldr	r3, [r7, #4]
 8013452:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013454:	009a      	lsls	r2, r3, #2
 8013456:	687b      	ldr	r3, [r7, #4]
 8013458:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801345a:	005b      	lsls	r3, r3, #1
 801345c:	f241 111c 	movw	r1, #4380	; 0x111c
 8013460:	428b      	cmp	r3, r1
 8013462:	bf38      	it	cc
 8013464:	460b      	movcc	r3, r1
 8013466:	429a      	cmp	r2, r3
 8013468:	d204      	bcs.n	8013474 <tcp_process+0x460>
 801346a:	687b      	ldr	r3, [r7, #4]
 801346c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801346e:	009b      	lsls	r3, r3, #2
 8013470:	b29b      	uxth	r3, r3
 8013472:	e00d      	b.n	8013490 <tcp_process+0x47c>
 8013474:	687b      	ldr	r3, [r7, #4]
 8013476:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013478:	005b      	lsls	r3, r3, #1
 801347a:	f241 121c 	movw	r2, #4380	; 0x111c
 801347e:	4293      	cmp	r3, r2
 8013480:	d904      	bls.n	801348c <tcp_process+0x478>
 8013482:	687b      	ldr	r3, [r7, #4]
 8013484:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013486:	005b      	lsls	r3, r3, #1
 8013488:	b29b      	uxth	r3, r3
 801348a:	e001      	b.n	8013490 <tcp_process+0x47c>
 801348c:	f241 131c 	movw	r3, #4380	; 0x111c
 8013490:	687a      	ldr	r2, [r7, #4]
 8013492:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 8013496:	4b4e      	ldr	r3, [pc, #312]	; (80135d0 <tcp_process+0x5bc>)
 8013498:	781b      	ldrb	r3, [r3, #0]
 801349a:	f003 0320 	and.w	r3, r3, #32
 801349e:	2b00      	cmp	r3, #0
 80134a0:	d037      	beq.n	8013512 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 80134a2:	687b      	ldr	r3, [r7, #4]
 80134a4:	8b5b      	ldrh	r3, [r3, #26]
 80134a6:	f043 0302 	orr.w	r3, r3, #2
 80134aa:	b29a      	uxth	r2, r3
 80134ac:	687b      	ldr	r3, [r7, #4]
 80134ae:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 80134b0:	687b      	ldr	r3, [r7, #4]
 80134b2:	2207      	movs	r2, #7
 80134b4:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 80134b6:	e02c      	b.n	8013512 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80134b8:	4b3b      	ldr	r3, [pc, #236]	; (80135a8 <tcp_process+0x594>)
 80134ba:	6819      	ldr	r1, [r3, #0]
 80134bc:	4b3b      	ldr	r3, [pc, #236]	; (80135ac <tcp_process+0x598>)
 80134be:	881b      	ldrh	r3, [r3, #0]
 80134c0:	461a      	mov	r2, r3
 80134c2:	4b3b      	ldr	r3, [pc, #236]	; (80135b0 <tcp_process+0x59c>)
 80134c4:	681b      	ldr	r3, [r3, #0]
 80134c6:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80134c8:	4b3a      	ldr	r3, [pc, #232]	; (80135b4 <tcp_process+0x5a0>)
 80134ca:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80134cc:	885b      	ldrh	r3, [r3, #2]
 80134ce:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80134d0:	4a38      	ldr	r2, [pc, #224]	; (80135b4 <tcp_process+0x5a0>)
 80134d2:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80134d4:	8812      	ldrh	r2, [r2, #0]
 80134d6:	b292      	uxth	r2, r2
 80134d8:	9202      	str	r2, [sp, #8]
 80134da:	9301      	str	r3, [sp, #4]
 80134dc:	4b36      	ldr	r3, [pc, #216]	; (80135b8 <tcp_process+0x5a4>)
 80134de:	9300      	str	r3, [sp, #0]
 80134e0:	4b36      	ldr	r3, [pc, #216]	; (80135bc <tcp_process+0x5a8>)
 80134e2:	4602      	mov	r2, r0
 80134e4:	6878      	ldr	r0, [r7, #4]
 80134e6:	f002 fbd1 	bl	8015c8c <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 80134ea:	e167      	b.n	80137bc <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 80134ec:	4b2d      	ldr	r3, [pc, #180]	; (80135a4 <tcp_process+0x590>)
 80134ee:	781b      	ldrb	r3, [r3, #0]
 80134f0:	f003 0302 	and.w	r3, r3, #2
 80134f4:	2b00      	cmp	r3, #0
 80134f6:	f000 8161 	beq.w	80137bc <tcp_process+0x7a8>
 80134fa:	687b      	ldr	r3, [r7, #4]
 80134fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80134fe:	1e5a      	subs	r2, r3, #1
 8013500:	4b2b      	ldr	r3, [pc, #172]	; (80135b0 <tcp_process+0x59c>)
 8013502:	681b      	ldr	r3, [r3, #0]
 8013504:	429a      	cmp	r2, r3
 8013506:	f040 8159 	bne.w	80137bc <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 801350a:	6878      	ldr	r0, [r7, #4]
 801350c:	f002 f9b8 	bl	8015880 <tcp_rexmit>
      break;
 8013510:	e154      	b.n	80137bc <tcp_process+0x7a8>
 8013512:	e153      	b.n	80137bc <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 8013514:	6878      	ldr	r0, [r7, #4]
 8013516:	f000 fa71 	bl	80139fc <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 801351a:	4b2d      	ldr	r3, [pc, #180]	; (80135d0 <tcp_process+0x5bc>)
 801351c:	781b      	ldrb	r3, [r3, #0]
 801351e:	f003 0320 	and.w	r3, r3, #32
 8013522:	2b00      	cmp	r3, #0
 8013524:	f000 814c 	beq.w	80137c0 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8013528:	687b      	ldr	r3, [r7, #4]
 801352a:	8b5b      	ldrh	r3, [r3, #26]
 801352c:	f043 0302 	orr.w	r3, r3, #2
 8013530:	b29a      	uxth	r2, r3
 8013532:	687b      	ldr	r3, [r7, #4]
 8013534:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 8013536:	687b      	ldr	r3, [r7, #4]
 8013538:	2207      	movs	r2, #7
 801353a:	751a      	strb	r2, [r3, #20]
      }
      break;
 801353c:	e140      	b.n	80137c0 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 801353e:	6878      	ldr	r0, [r7, #4]
 8013540:	f000 fa5c 	bl	80139fc <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8013544:	4b22      	ldr	r3, [pc, #136]	; (80135d0 <tcp_process+0x5bc>)
 8013546:	781b      	ldrb	r3, [r3, #0]
 8013548:	f003 0320 	and.w	r3, r3, #32
 801354c:	2b00      	cmp	r3, #0
 801354e:	d071      	beq.n	8013634 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8013550:	4b14      	ldr	r3, [pc, #80]	; (80135a4 <tcp_process+0x590>)
 8013552:	781b      	ldrb	r3, [r3, #0]
 8013554:	f003 0310 	and.w	r3, r3, #16
 8013558:	2b00      	cmp	r3, #0
 801355a:	d060      	beq.n	801361e <tcp_process+0x60a>
 801355c:	687b      	ldr	r3, [r7, #4]
 801355e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8013560:	4b11      	ldr	r3, [pc, #68]	; (80135a8 <tcp_process+0x594>)
 8013562:	681b      	ldr	r3, [r3, #0]
 8013564:	429a      	cmp	r2, r3
 8013566:	d15a      	bne.n	801361e <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8013568:	687b      	ldr	r3, [r7, #4]
 801356a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801356c:	2b00      	cmp	r3, #0
 801356e:	d156      	bne.n	801361e <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8013570:	687b      	ldr	r3, [r7, #4]
 8013572:	8b5b      	ldrh	r3, [r3, #26]
 8013574:	f043 0302 	orr.w	r3, r3, #2
 8013578:	b29a      	uxth	r2, r3
 801357a:	687b      	ldr	r3, [r7, #4]
 801357c:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 801357e:	6878      	ldr	r0, [r7, #4]
 8013580:	f7fe fdbc 	bl	80120fc <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8013584:	4b13      	ldr	r3, [pc, #76]	; (80135d4 <tcp_process+0x5c0>)
 8013586:	681b      	ldr	r3, [r3, #0]
 8013588:	687a      	ldr	r2, [r7, #4]
 801358a:	429a      	cmp	r2, r3
 801358c:	d105      	bne.n	801359a <tcp_process+0x586>
 801358e:	4b11      	ldr	r3, [pc, #68]	; (80135d4 <tcp_process+0x5c0>)
 8013590:	681b      	ldr	r3, [r3, #0]
 8013592:	68db      	ldr	r3, [r3, #12]
 8013594:	4a0f      	ldr	r2, [pc, #60]	; (80135d4 <tcp_process+0x5c0>)
 8013596:	6013      	str	r3, [r2, #0]
 8013598:	e02e      	b.n	80135f8 <tcp_process+0x5e4>
 801359a:	4b0e      	ldr	r3, [pc, #56]	; (80135d4 <tcp_process+0x5c0>)
 801359c:	681b      	ldr	r3, [r3, #0]
 801359e:	617b      	str	r3, [r7, #20]
 80135a0:	e027      	b.n	80135f2 <tcp_process+0x5de>
 80135a2:	bf00      	nop
 80135a4:	2000810c 	.word	0x2000810c
 80135a8:	20008104 	.word	0x20008104
 80135ac:	2000810a 	.word	0x2000810a
 80135b0:	20008100 	.word	0x20008100
 80135b4:	200080f0 	.word	0x200080f0
 80135b8:	200051bc 	.word	0x200051bc
 80135bc:	200051c0 	.word	0x200051c0
 80135c0:	0801d08c 	.word	0x0801d08c
 80135c4:	0801d32c 	.word	0x0801d32c
 80135c8:	0801d0d8 	.word	0x0801d0d8
 80135cc:	20008108 	.word	0x20008108
 80135d0:	2000810d 	.word	0x2000810d
 80135d4:	200080d4 	.word	0x200080d4
 80135d8:	697b      	ldr	r3, [r7, #20]
 80135da:	68db      	ldr	r3, [r3, #12]
 80135dc:	687a      	ldr	r2, [r7, #4]
 80135de:	429a      	cmp	r2, r3
 80135e0:	d104      	bne.n	80135ec <tcp_process+0x5d8>
 80135e2:	687b      	ldr	r3, [r7, #4]
 80135e4:	68da      	ldr	r2, [r3, #12]
 80135e6:	697b      	ldr	r3, [r7, #20]
 80135e8:	60da      	str	r2, [r3, #12]
 80135ea:	e005      	b.n	80135f8 <tcp_process+0x5e4>
 80135ec:	697b      	ldr	r3, [r7, #20]
 80135ee:	68db      	ldr	r3, [r3, #12]
 80135f0:	617b      	str	r3, [r7, #20]
 80135f2:	697b      	ldr	r3, [r7, #20]
 80135f4:	2b00      	cmp	r3, #0
 80135f6:	d1ef      	bne.n	80135d8 <tcp_process+0x5c4>
 80135f8:	687b      	ldr	r3, [r7, #4]
 80135fa:	2200      	movs	r2, #0
 80135fc:	60da      	str	r2, [r3, #12]
 80135fe:	4b77      	ldr	r3, [pc, #476]	; (80137dc <tcp_process+0x7c8>)
 8013600:	2201      	movs	r2, #1
 8013602:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 8013604:	687b      	ldr	r3, [r7, #4]
 8013606:	220a      	movs	r2, #10
 8013608:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 801360a:	4b75      	ldr	r3, [pc, #468]	; (80137e0 <tcp_process+0x7cc>)
 801360c:	681a      	ldr	r2, [r3, #0]
 801360e:	687b      	ldr	r3, [r7, #4]
 8013610:	60da      	str	r2, [r3, #12]
 8013612:	4a73      	ldr	r2, [pc, #460]	; (80137e0 <tcp_process+0x7cc>)
 8013614:	687b      	ldr	r3, [r7, #4]
 8013616:	6013      	str	r3, [r2, #0]
 8013618:	f002 fcfa 	bl	8016010 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 801361c:	e0d2      	b.n	80137c4 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 801361e:	687b      	ldr	r3, [r7, #4]
 8013620:	8b5b      	ldrh	r3, [r3, #26]
 8013622:	f043 0302 	orr.w	r3, r3, #2
 8013626:	b29a      	uxth	r2, r3
 8013628:	687b      	ldr	r3, [r7, #4]
 801362a:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 801362c:	687b      	ldr	r3, [r7, #4]
 801362e:	2208      	movs	r2, #8
 8013630:	751a      	strb	r2, [r3, #20]
      break;
 8013632:	e0c7      	b.n	80137c4 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8013634:	4b6b      	ldr	r3, [pc, #428]	; (80137e4 <tcp_process+0x7d0>)
 8013636:	781b      	ldrb	r3, [r3, #0]
 8013638:	f003 0310 	and.w	r3, r3, #16
 801363c:	2b00      	cmp	r3, #0
 801363e:	f000 80c1 	beq.w	80137c4 <tcp_process+0x7b0>
 8013642:	687b      	ldr	r3, [r7, #4]
 8013644:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8013646:	4b68      	ldr	r3, [pc, #416]	; (80137e8 <tcp_process+0x7d4>)
 8013648:	681b      	ldr	r3, [r3, #0]
 801364a:	429a      	cmp	r2, r3
 801364c:	f040 80ba 	bne.w	80137c4 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8013650:	687b      	ldr	r3, [r7, #4]
 8013652:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8013654:	2b00      	cmp	r3, #0
 8013656:	f040 80b5 	bne.w	80137c4 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 801365a:	687b      	ldr	r3, [r7, #4]
 801365c:	2206      	movs	r2, #6
 801365e:	751a      	strb	r2, [r3, #20]
      break;
 8013660:	e0b0      	b.n	80137c4 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 8013662:	6878      	ldr	r0, [r7, #4]
 8013664:	f000 f9ca 	bl	80139fc <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8013668:	4b60      	ldr	r3, [pc, #384]	; (80137ec <tcp_process+0x7d8>)
 801366a:	781b      	ldrb	r3, [r3, #0]
 801366c:	f003 0320 	and.w	r3, r3, #32
 8013670:	2b00      	cmp	r3, #0
 8013672:	f000 80a9 	beq.w	80137c8 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8013676:	687b      	ldr	r3, [r7, #4]
 8013678:	8b5b      	ldrh	r3, [r3, #26]
 801367a:	f043 0302 	orr.w	r3, r3, #2
 801367e:	b29a      	uxth	r2, r3
 8013680:	687b      	ldr	r3, [r7, #4]
 8013682:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8013684:	6878      	ldr	r0, [r7, #4]
 8013686:	f7fe fd39 	bl	80120fc <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801368a:	4b59      	ldr	r3, [pc, #356]	; (80137f0 <tcp_process+0x7dc>)
 801368c:	681b      	ldr	r3, [r3, #0]
 801368e:	687a      	ldr	r2, [r7, #4]
 8013690:	429a      	cmp	r2, r3
 8013692:	d105      	bne.n	80136a0 <tcp_process+0x68c>
 8013694:	4b56      	ldr	r3, [pc, #344]	; (80137f0 <tcp_process+0x7dc>)
 8013696:	681b      	ldr	r3, [r3, #0]
 8013698:	68db      	ldr	r3, [r3, #12]
 801369a:	4a55      	ldr	r2, [pc, #340]	; (80137f0 <tcp_process+0x7dc>)
 801369c:	6013      	str	r3, [r2, #0]
 801369e:	e013      	b.n	80136c8 <tcp_process+0x6b4>
 80136a0:	4b53      	ldr	r3, [pc, #332]	; (80137f0 <tcp_process+0x7dc>)
 80136a2:	681b      	ldr	r3, [r3, #0]
 80136a4:	613b      	str	r3, [r7, #16]
 80136a6:	e00c      	b.n	80136c2 <tcp_process+0x6ae>
 80136a8:	693b      	ldr	r3, [r7, #16]
 80136aa:	68db      	ldr	r3, [r3, #12]
 80136ac:	687a      	ldr	r2, [r7, #4]
 80136ae:	429a      	cmp	r2, r3
 80136b0:	d104      	bne.n	80136bc <tcp_process+0x6a8>
 80136b2:	687b      	ldr	r3, [r7, #4]
 80136b4:	68da      	ldr	r2, [r3, #12]
 80136b6:	693b      	ldr	r3, [r7, #16]
 80136b8:	60da      	str	r2, [r3, #12]
 80136ba:	e005      	b.n	80136c8 <tcp_process+0x6b4>
 80136bc:	693b      	ldr	r3, [r7, #16]
 80136be:	68db      	ldr	r3, [r3, #12]
 80136c0:	613b      	str	r3, [r7, #16]
 80136c2:	693b      	ldr	r3, [r7, #16]
 80136c4:	2b00      	cmp	r3, #0
 80136c6:	d1ef      	bne.n	80136a8 <tcp_process+0x694>
 80136c8:	687b      	ldr	r3, [r7, #4]
 80136ca:	2200      	movs	r2, #0
 80136cc:	60da      	str	r2, [r3, #12]
 80136ce:	4b43      	ldr	r3, [pc, #268]	; (80137dc <tcp_process+0x7c8>)
 80136d0:	2201      	movs	r2, #1
 80136d2:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 80136d4:	687b      	ldr	r3, [r7, #4]
 80136d6:	220a      	movs	r2, #10
 80136d8:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 80136da:	4b41      	ldr	r3, [pc, #260]	; (80137e0 <tcp_process+0x7cc>)
 80136dc:	681a      	ldr	r2, [r3, #0]
 80136de:	687b      	ldr	r3, [r7, #4]
 80136e0:	60da      	str	r2, [r3, #12]
 80136e2:	4a3f      	ldr	r2, [pc, #252]	; (80137e0 <tcp_process+0x7cc>)
 80136e4:	687b      	ldr	r3, [r7, #4]
 80136e6:	6013      	str	r3, [r2, #0]
 80136e8:	f002 fc92 	bl	8016010 <tcp_timer_needed>
      }
      break;
 80136ec:	e06c      	b.n	80137c8 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 80136ee:	6878      	ldr	r0, [r7, #4]
 80136f0:	f000 f984 	bl	80139fc <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 80136f4:	4b3b      	ldr	r3, [pc, #236]	; (80137e4 <tcp_process+0x7d0>)
 80136f6:	781b      	ldrb	r3, [r3, #0]
 80136f8:	f003 0310 	and.w	r3, r3, #16
 80136fc:	2b00      	cmp	r3, #0
 80136fe:	d065      	beq.n	80137cc <tcp_process+0x7b8>
 8013700:	687b      	ldr	r3, [r7, #4]
 8013702:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8013704:	4b38      	ldr	r3, [pc, #224]	; (80137e8 <tcp_process+0x7d4>)
 8013706:	681b      	ldr	r3, [r3, #0]
 8013708:	429a      	cmp	r2, r3
 801370a:	d15f      	bne.n	80137cc <tcp_process+0x7b8>
 801370c:	687b      	ldr	r3, [r7, #4]
 801370e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013710:	2b00      	cmp	r3, #0
 8013712:	d15b      	bne.n	80137cc <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8013714:	6878      	ldr	r0, [r7, #4]
 8013716:	f7fe fcf1 	bl	80120fc <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801371a:	4b35      	ldr	r3, [pc, #212]	; (80137f0 <tcp_process+0x7dc>)
 801371c:	681b      	ldr	r3, [r3, #0]
 801371e:	687a      	ldr	r2, [r7, #4]
 8013720:	429a      	cmp	r2, r3
 8013722:	d105      	bne.n	8013730 <tcp_process+0x71c>
 8013724:	4b32      	ldr	r3, [pc, #200]	; (80137f0 <tcp_process+0x7dc>)
 8013726:	681b      	ldr	r3, [r3, #0]
 8013728:	68db      	ldr	r3, [r3, #12]
 801372a:	4a31      	ldr	r2, [pc, #196]	; (80137f0 <tcp_process+0x7dc>)
 801372c:	6013      	str	r3, [r2, #0]
 801372e:	e013      	b.n	8013758 <tcp_process+0x744>
 8013730:	4b2f      	ldr	r3, [pc, #188]	; (80137f0 <tcp_process+0x7dc>)
 8013732:	681b      	ldr	r3, [r3, #0]
 8013734:	60fb      	str	r3, [r7, #12]
 8013736:	e00c      	b.n	8013752 <tcp_process+0x73e>
 8013738:	68fb      	ldr	r3, [r7, #12]
 801373a:	68db      	ldr	r3, [r3, #12]
 801373c:	687a      	ldr	r2, [r7, #4]
 801373e:	429a      	cmp	r2, r3
 8013740:	d104      	bne.n	801374c <tcp_process+0x738>
 8013742:	687b      	ldr	r3, [r7, #4]
 8013744:	68da      	ldr	r2, [r3, #12]
 8013746:	68fb      	ldr	r3, [r7, #12]
 8013748:	60da      	str	r2, [r3, #12]
 801374a:	e005      	b.n	8013758 <tcp_process+0x744>
 801374c:	68fb      	ldr	r3, [r7, #12]
 801374e:	68db      	ldr	r3, [r3, #12]
 8013750:	60fb      	str	r3, [r7, #12]
 8013752:	68fb      	ldr	r3, [r7, #12]
 8013754:	2b00      	cmp	r3, #0
 8013756:	d1ef      	bne.n	8013738 <tcp_process+0x724>
 8013758:	687b      	ldr	r3, [r7, #4]
 801375a:	2200      	movs	r2, #0
 801375c:	60da      	str	r2, [r3, #12]
 801375e:	4b1f      	ldr	r3, [pc, #124]	; (80137dc <tcp_process+0x7c8>)
 8013760:	2201      	movs	r2, #1
 8013762:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8013764:	687b      	ldr	r3, [r7, #4]
 8013766:	220a      	movs	r2, #10
 8013768:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801376a:	4b1d      	ldr	r3, [pc, #116]	; (80137e0 <tcp_process+0x7cc>)
 801376c:	681a      	ldr	r2, [r3, #0]
 801376e:	687b      	ldr	r3, [r7, #4]
 8013770:	60da      	str	r2, [r3, #12]
 8013772:	4a1b      	ldr	r2, [pc, #108]	; (80137e0 <tcp_process+0x7cc>)
 8013774:	687b      	ldr	r3, [r7, #4]
 8013776:	6013      	str	r3, [r2, #0]
 8013778:	f002 fc4a 	bl	8016010 <tcp_timer_needed>
      }
      break;
 801377c:	e026      	b.n	80137cc <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 801377e:	6878      	ldr	r0, [r7, #4]
 8013780:	f000 f93c 	bl	80139fc <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8013784:	4b17      	ldr	r3, [pc, #92]	; (80137e4 <tcp_process+0x7d0>)
 8013786:	781b      	ldrb	r3, [r3, #0]
 8013788:	f003 0310 	and.w	r3, r3, #16
 801378c:	2b00      	cmp	r3, #0
 801378e:	d01f      	beq.n	80137d0 <tcp_process+0x7bc>
 8013790:	687b      	ldr	r3, [r7, #4]
 8013792:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8013794:	4b14      	ldr	r3, [pc, #80]	; (80137e8 <tcp_process+0x7d4>)
 8013796:	681b      	ldr	r3, [r3, #0]
 8013798:	429a      	cmp	r2, r3
 801379a:	d119      	bne.n	80137d0 <tcp_process+0x7bc>
 801379c:	687b      	ldr	r3, [r7, #4]
 801379e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80137a0:	2b00      	cmp	r3, #0
 80137a2:	d115      	bne.n	80137d0 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 80137a4:	4b11      	ldr	r3, [pc, #68]	; (80137ec <tcp_process+0x7d8>)
 80137a6:	781b      	ldrb	r3, [r3, #0]
 80137a8:	f043 0310 	orr.w	r3, r3, #16
 80137ac:	b2da      	uxtb	r2, r3
 80137ae:	4b0f      	ldr	r3, [pc, #60]	; (80137ec <tcp_process+0x7d8>)
 80137b0:	701a      	strb	r2, [r3, #0]
      }
      break;
 80137b2:	e00d      	b.n	80137d0 <tcp_process+0x7bc>
    default:
      break;
 80137b4:	bf00      	nop
 80137b6:	e00c      	b.n	80137d2 <tcp_process+0x7be>
      break;
 80137b8:	bf00      	nop
 80137ba:	e00a      	b.n	80137d2 <tcp_process+0x7be>
      break;
 80137bc:	bf00      	nop
 80137be:	e008      	b.n	80137d2 <tcp_process+0x7be>
      break;
 80137c0:	bf00      	nop
 80137c2:	e006      	b.n	80137d2 <tcp_process+0x7be>
      break;
 80137c4:	bf00      	nop
 80137c6:	e004      	b.n	80137d2 <tcp_process+0x7be>
      break;
 80137c8:	bf00      	nop
 80137ca:	e002      	b.n	80137d2 <tcp_process+0x7be>
      break;
 80137cc:	bf00      	nop
 80137ce:	e000      	b.n	80137d2 <tcp_process+0x7be>
      break;
 80137d0:	bf00      	nop
  }
  return ERR_OK;
 80137d2:	2300      	movs	r3, #0
}
 80137d4:	4618      	mov	r0, r3
 80137d6:	3724      	adds	r7, #36	; 0x24
 80137d8:	46bd      	mov	sp, r7
 80137da:	bd90      	pop	{r4, r7, pc}
 80137dc:	200080dc 	.word	0x200080dc
 80137e0:	200080d8 	.word	0x200080d8
 80137e4:	2000810c 	.word	0x2000810c
 80137e8:	20008104 	.word	0x20008104
 80137ec:	2000810d 	.word	0x2000810d
 80137f0:	200080d4 	.word	0x200080d4

080137f4 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 80137f4:	b590      	push	{r4, r7, lr}
 80137f6:	b085      	sub	sp, #20
 80137f8:	af00      	add	r7, sp, #0
 80137fa:	6078      	str	r0, [r7, #4]
 80137fc:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 80137fe:	687b      	ldr	r3, [r7, #4]
 8013800:	2b00      	cmp	r3, #0
 8013802:	d106      	bne.n	8013812 <tcp_oos_insert_segment+0x1e>
 8013804:	4b3b      	ldr	r3, [pc, #236]	; (80138f4 <tcp_oos_insert_segment+0x100>)
 8013806:	f240 421f 	movw	r2, #1055	; 0x41f
 801380a:	493b      	ldr	r1, [pc, #236]	; (80138f8 <tcp_oos_insert_segment+0x104>)
 801380c:	483b      	ldr	r0, [pc, #236]	; (80138fc <tcp_oos_insert_segment+0x108>)
 801380e:	f005 fee7 	bl	80195e0 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8013812:	687b      	ldr	r3, [r7, #4]
 8013814:	68db      	ldr	r3, [r3, #12]
 8013816:	899b      	ldrh	r3, [r3, #12]
 8013818:	b29b      	uxth	r3, r3
 801381a:	4618      	mov	r0, r3
 801381c:	f7fb fc18 	bl	800f050 <lwip_htons>
 8013820:	4603      	mov	r3, r0
 8013822:	b2db      	uxtb	r3, r3
 8013824:	f003 0301 	and.w	r3, r3, #1
 8013828:	2b00      	cmp	r3, #0
 801382a:	d028      	beq.n	801387e <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 801382c:	6838      	ldr	r0, [r7, #0]
 801382e:	f7fe fa63 	bl	8011cf8 <tcp_segs_free>
    next = NULL;
 8013832:	2300      	movs	r3, #0
 8013834:	603b      	str	r3, [r7, #0]
 8013836:	e056      	b.n	80138e6 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8013838:	683b      	ldr	r3, [r7, #0]
 801383a:	68db      	ldr	r3, [r3, #12]
 801383c:	899b      	ldrh	r3, [r3, #12]
 801383e:	b29b      	uxth	r3, r3
 8013840:	4618      	mov	r0, r3
 8013842:	f7fb fc05 	bl	800f050 <lwip_htons>
 8013846:	4603      	mov	r3, r0
 8013848:	b2db      	uxtb	r3, r3
 801384a:	f003 0301 	and.w	r3, r3, #1
 801384e:	2b00      	cmp	r3, #0
 8013850:	d00d      	beq.n	801386e <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 8013852:	687b      	ldr	r3, [r7, #4]
 8013854:	68db      	ldr	r3, [r3, #12]
 8013856:	899b      	ldrh	r3, [r3, #12]
 8013858:	b29c      	uxth	r4, r3
 801385a:	2001      	movs	r0, #1
 801385c:	f7fb fbf8 	bl	800f050 <lwip_htons>
 8013860:	4603      	mov	r3, r0
 8013862:	461a      	mov	r2, r3
 8013864:	687b      	ldr	r3, [r7, #4]
 8013866:	68db      	ldr	r3, [r3, #12]
 8013868:	4322      	orrs	r2, r4
 801386a:	b292      	uxth	r2, r2
 801386c:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 801386e:	683b      	ldr	r3, [r7, #0]
 8013870:	60fb      	str	r3, [r7, #12]
      next = next->next;
 8013872:	683b      	ldr	r3, [r7, #0]
 8013874:	681b      	ldr	r3, [r3, #0]
 8013876:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8013878:	68f8      	ldr	r0, [r7, #12]
 801387a:	f7fe fa52 	bl	8011d22 <tcp_seg_free>
    while (next &&
 801387e:	683b      	ldr	r3, [r7, #0]
 8013880:	2b00      	cmp	r3, #0
 8013882:	d00e      	beq.n	80138a2 <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8013884:	687b      	ldr	r3, [r7, #4]
 8013886:	891b      	ldrh	r3, [r3, #8]
 8013888:	461a      	mov	r2, r3
 801388a:	4b1d      	ldr	r3, [pc, #116]	; (8013900 <tcp_oos_insert_segment+0x10c>)
 801388c:	681b      	ldr	r3, [r3, #0]
 801388e:	441a      	add	r2, r3
 8013890:	683b      	ldr	r3, [r7, #0]
 8013892:	68db      	ldr	r3, [r3, #12]
 8013894:	685b      	ldr	r3, [r3, #4]
 8013896:	6839      	ldr	r1, [r7, #0]
 8013898:	8909      	ldrh	r1, [r1, #8]
 801389a:	440b      	add	r3, r1
 801389c:	1ad3      	subs	r3, r2, r3
    while (next &&
 801389e:	2b00      	cmp	r3, #0
 80138a0:	daca      	bge.n	8013838 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 80138a2:	683b      	ldr	r3, [r7, #0]
 80138a4:	2b00      	cmp	r3, #0
 80138a6:	d01e      	beq.n	80138e6 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 80138a8:	687b      	ldr	r3, [r7, #4]
 80138aa:	891b      	ldrh	r3, [r3, #8]
 80138ac:	461a      	mov	r2, r3
 80138ae:	4b14      	ldr	r3, [pc, #80]	; (8013900 <tcp_oos_insert_segment+0x10c>)
 80138b0:	681b      	ldr	r3, [r3, #0]
 80138b2:	441a      	add	r2, r3
 80138b4:	683b      	ldr	r3, [r7, #0]
 80138b6:	68db      	ldr	r3, [r3, #12]
 80138b8:	685b      	ldr	r3, [r3, #4]
 80138ba:	1ad3      	subs	r3, r2, r3
    if (next &&
 80138bc:	2b00      	cmp	r3, #0
 80138be:	dd12      	ble.n	80138e6 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 80138c0:	683b      	ldr	r3, [r7, #0]
 80138c2:	68db      	ldr	r3, [r3, #12]
 80138c4:	685b      	ldr	r3, [r3, #4]
 80138c6:	b29a      	uxth	r2, r3
 80138c8:	4b0d      	ldr	r3, [pc, #52]	; (8013900 <tcp_oos_insert_segment+0x10c>)
 80138ca:	681b      	ldr	r3, [r3, #0]
 80138cc:	b29b      	uxth	r3, r3
 80138ce:	1ad3      	subs	r3, r2, r3
 80138d0:	b29a      	uxth	r2, r3
 80138d2:	687b      	ldr	r3, [r7, #4]
 80138d4:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 80138d6:	687b      	ldr	r3, [r7, #4]
 80138d8:	685a      	ldr	r2, [r3, #4]
 80138da:	687b      	ldr	r3, [r7, #4]
 80138dc:	891b      	ldrh	r3, [r3, #8]
 80138de:	4619      	mov	r1, r3
 80138e0:	4610      	mov	r0, r2
 80138e2:	f7fc fe25 	bl	8010530 <pbuf_realloc>
    }
  }
  cseg->next = next;
 80138e6:	687b      	ldr	r3, [r7, #4]
 80138e8:	683a      	ldr	r2, [r7, #0]
 80138ea:	601a      	str	r2, [r3, #0]
}
 80138ec:	bf00      	nop
 80138ee:	3714      	adds	r7, #20
 80138f0:	46bd      	mov	sp, r7
 80138f2:	bd90      	pop	{r4, r7, pc}
 80138f4:	0801d08c 	.word	0x0801d08c
 80138f8:	0801d34c 	.word	0x0801d34c
 80138fc:	0801d0d8 	.word	0x0801d0d8
 8013900:	20008100 	.word	0x20008100

08013904 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 8013904:	b5b0      	push	{r4, r5, r7, lr}
 8013906:	b086      	sub	sp, #24
 8013908:	af00      	add	r7, sp, #0
 801390a:	60f8      	str	r0, [r7, #12]
 801390c:	60b9      	str	r1, [r7, #8]
 801390e:	607a      	str	r2, [r7, #4]
 8013910:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 8013912:	e03e      	b.n	8013992 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8013914:	68bb      	ldr	r3, [r7, #8]
 8013916:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8013918:	68bb      	ldr	r3, [r7, #8]
 801391a:	681b      	ldr	r3, [r3, #0]
 801391c:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 801391e:	697b      	ldr	r3, [r7, #20]
 8013920:	685b      	ldr	r3, [r3, #4]
 8013922:	4618      	mov	r0, r3
 8013924:	f7fd f812 	bl	801094c <pbuf_clen>
 8013928:	4603      	mov	r3, r0
 801392a:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 801392c:	68fb      	ldr	r3, [r7, #12]
 801392e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8013932:	8a7a      	ldrh	r2, [r7, #18]
 8013934:	429a      	cmp	r2, r3
 8013936:	d906      	bls.n	8013946 <tcp_free_acked_segments+0x42>
 8013938:	4b2a      	ldr	r3, [pc, #168]	; (80139e4 <tcp_free_acked_segments+0xe0>)
 801393a:	f240 4257 	movw	r2, #1111	; 0x457
 801393e:	492a      	ldr	r1, [pc, #168]	; (80139e8 <tcp_free_acked_segments+0xe4>)
 8013940:	482a      	ldr	r0, [pc, #168]	; (80139ec <tcp_free_acked_segments+0xe8>)
 8013942:	f005 fe4d 	bl	80195e0 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 8013946:	68fb      	ldr	r3, [r7, #12]
 8013948:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 801394c:	8a7b      	ldrh	r3, [r7, #18]
 801394e:	1ad3      	subs	r3, r2, r3
 8013950:	b29a      	uxth	r2, r3
 8013952:	68fb      	ldr	r3, [r7, #12]
 8013954:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 8013958:	697b      	ldr	r3, [r7, #20]
 801395a:	891a      	ldrh	r2, [r3, #8]
 801395c:	4b24      	ldr	r3, [pc, #144]	; (80139f0 <tcp_free_acked_segments+0xec>)
 801395e:	881b      	ldrh	r3, [r3, #0]
 8013960:	4413      	add	r3, r2
 8013962:	b29a      	uxth	r2, r3
 8013964:	4b22      	ldr	r3, [pc, #136]	; (80139f0 <tcp_free_acked_segments+0xec>)
 8013966:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 8013968:	6978      	ldr	r0, [r7, #20]
 801396a:	f7fe f9da 	bl	8011d22 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 801396e:	68fb      	ldr	r3, [r7, #12]
 8013970:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8013974:	2b00      	cmp	r3, #0
 8013976:	d00c      	beq.n	8013992 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8013978:	68bb      	ldr	r3, [r7, #8]
 801397a:	2b00      	cmp	r3, #0
 801397c:	d109      	bne.n	8013992 <tcp_free_acked_segments+0x8e>
 801397e:	683b      	ldr	r3, [r7, #0]
 8013980:	2b00      	cmp	r3, #0
 8013982:	d106      	bne.n	8013992 <tcp_free_acked_segments+0x8e>
 8013984:	4b17      	ldr	r3, [pc, #92]	; (80139e4 <tcp_free_acked_segments+0xe0>)
 8013986:	f240 4261 	movw	r2, #1121	; 0x461
 801398a:	491a      	ldr	r1, [pc, #104]	; (80139f4 <tcp_free_acked_segments+0xf0>)
 801398c:	4817      	ldr	r0, [pc, #92]	; (80139ec <tcp_free_acked_segments+0xe8>)
 801398e:	f005 fe27 	bl	80195e0 <iprintf>
  while (seg_list != NULL &&
 8013992:	68bb      	ldr	r3, [r7, #8]
 8013994:	2b00      	cmp	r3, #0
 8013996:	d020      	beq.n	80139da <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8013998:	68bb      	ldr	r3, [r7, #8]
 801399a:	68db      	ldr	r3, [r3, #12]
 801399c:	685b      	ldr	r3, [r3, #4]
 801399e:	4618      	mov	r0, r3
 80139a0:	f7fb fb6b 	bl	800f07a <lwip_htonl>
 80139a4:	4604      	mov	r4, r0
 80139a6:	68bb      	ldr	r3, [r7, #8]
 80139a8:	891b      	ldrh	r3, [r3, #8]
 80139aa:	461d      	mov	r5, r3
 80139ac:	68bb      	ldr	r3, [r7, #8]
 80139ae:	68db      	ldr	r3, [r3, #12]
 80139b0:	899b      	ldrh	r3, [r3, #12]
 80139b2:	b29b      	uxth	r3, r3
 80139b4:	4618      	mov	r0, r3
 80139b6:	f7fb fb4b 	bl	800f050 <lwip_htons>
 80139ba:	4603      	mov	r3, r0
 80139bc:	b2db      	uxtb	r3, r3
 80139be:	f003 0303 	and.w	r3, r3, #3
 80139c2:	2b00      	cmp	r3, #0
 80139c4:	d001      	beq.n	80139ca <tcp_free_acked_segments+0xc6>
 80139c6:	2301      	movs	r3, #1
 80139c8:	e000      	b.n	80139cc <tcp_free_acked_segments+0xc8>
 80139ca:	2300      	movs	r3, #0
 80139cc:	442b      	add	r3, r5
 80139ce:	18e2      	adds	r2, r4, r3
 80139d0:	4b09      	ldr	r3, [pc, #36]	; (80139f8 <tcp_free_acked_segments+0xf4>)
 80139d2:	681b      	ldr	r3, [r3, #0]
 80139d4:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 80139d6:	2b00      	cmp	r3, #0
 80139d8:	dd9c      	ble.n	8013914 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 80139da:	68bb      	ldr	r3, [r7, #8]
}
 80139dc:	4618      	mov	r0, r3
 80139de:	3718      	adds	r7, #24
 80139e0:	46bd      	mov	sp, r7
 80139e2:	bdb0      	pop	{r4, r5, r7, pc}
 80139e4:	0801d08c 	.word	0x0801d08c
 80139e8:	0801d374 	.word	0x0801d374
 80139ec:	0801d0d8 	.word	0x0801d0d8
 80139f0:	20008108 	.word	0x20008108
 80139f4:	0801d39c 	.word	0x0801d39c
 80139f8:	20008104 	.word	0x20008104

080139fc <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 80139fc:	b5b0      	push	{r4, r5, r7, lr}
 80139fe:	b094      	sub	sp, #80	; 0x50
 8013a00:	af00      	add	r7, sp, #0
 8013a02:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8013a04:	2300      	movs	r3, #0
 8013a06:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8013a08:	687b      	ldr	r3, [r7, #4]
 8013a0a:	2b00      	cmp	r3, #0
 8013a0c:	d106      	bne.n	8013a1c <tcp_receive+0x20>
 8013a0e:	4b91      	ldr	r3, [pc, #580]	; (8013c54 <tcp_receive+0x258>)
 8013a10:	f240 427b 	movw	r2, #1147	; 0x47b
 8013a14:	4990      	ldr	r1, [pc, #576]	; (8013c58 <tcp_receive+0x25c>)
 8013a16:	4891      	ldr	r0, [pc, #580]	; (8013c5c <tcp_receive+0x260>)
 8013a18:	f005 fde2 	bl	80195e0 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8013a1c:	687b      	ldr	r3, [r7, #4]
 8013a1e:	7d1b      	ldrb	r3, [r3, #20]
 8013a20:	2b03      	cmp	r3, #3
 8013a22:	d806      	bhi.n	8013a32 <tcp_receive+0x36>
 8013a24:	4b8b      	ldr	r3, [pc, #556]	; (8013c54 <tcp_receive+0x258>)
 8013a26:	f240 427c 	movw	r2, #1148	; 0x47c
 8013a2a:	498d      	ldr	r1, [pc, #564]	; (8013c60 <tcp_receive+0x264>)
 8013a2c:	488b      	ldr	r0, [pc, #556]	; (8013c5c <tcp_receive+0x260>)
 8013a2e:	f005 fdd7 	bl	80195e0 <iprintf>

  if (flags & TCP_ACK) {
 8013a32:	4b8c      	ldr	r3, [pc, #560]	; (8013c64 <tcp_receive+0x268>)
 8013a34:	781b      	ldrb	r3, [r3, #0]
 8013a36:	f003 0310 	and.w	r3, r3, #16
 8013a3a:	2b00      	cmp	r3, #0
 8013a3c:	f000 8264 	beq.w	8013f08 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8013a40:	687b      	ldr	r3, [r7, #4]
 8013a42:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8013a46:	461a      	mov	r2, r3
 8013a48:	687b      	ldr	r3, [r7, #4]
 8013a4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013a4c:	4413      	add	r3, r2
 8013a4e:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8013a50:	687b      	ldr	r3, [r7, #4]
 8013a52:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8013a54:	4b84      	ldr	r3, [pc, #528]	; (8013c68 <tcp_receive+0x26c>)
 8013a56:	681b      	ldr	r3, [r3, #0]
 8013a58:	1ad3      	subs	r3, r2, r3
 8013a5a:	2b00      	cmp	r3, #0
 8013a5c:	db1b      	blt.n	8013a96 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8013a5e:	687b      	ldr	r3, [r7, #4]
 8013a60:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8013a62:	4b81      	ldr	r3, [pc, #516]	; (8013c68 <tcp_receive+0x26c>)
 8013a64:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8013a66:	429a      	cmp	r2, r3
 8013a68:	d106      	bne.n	8013a78 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8013a6a:	687b      	ldr	r3, [r7, #4]
 8013a6c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8013a6e:	4b7f      	ldr	r3, [pc, #508]	; (8013c6c <tcp_receive+0x270>)
 8013a70:	681b      	ldr	r3, [r3, #0]
 8013a72:	1ad3      	subs	r3, r2, r3
 8013a74:	2b00      	cmp	r3, #0
 8013a76:	db0e      	blt.n	8013a96 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8013a78:	687b      	ldr	r3, [r7, #4]
 8013a7a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8013a7c:	4b7b      	ldr	r3, [pc, #492]	; (8013c6c <tcp_receive+0x270>)
 8013a7e:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8013a80:	429a      	cmp	r2, r3
 8013a82:	d125      	bne.n	8013ad0 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8013a84:	4b7a      	ldr	r3, [pc, #488]	; (8013c70 <tcp_receive+0x274>)
 8013a86:	681b      	ldr	r3, [r3, #0]
 8013a88:	89db      	ldrh	r3, [r3, #14]
 8013a8a:	b29a      	uxth	r2, r3
 8013a8c:	687b      	ldr	r3, [r7, #4]
 8013a8e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8013a92:	429a      	cmp	r2, r3
 8013a94:	d91c      	bls.n	8013ad0 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8013a96:	4b76      	ldr	r3, [pc, #472]	; (8013c70 <tcp_receive+0x274>)
 8013a98:	681b      	ldr	r3, [r3, #0]
 8013a9a:	89db      	ldrh	r3, [r3, #14]
 8013a9c:	b29a      	uxth	r2, r3
 8013a9e:	687b      	ldr	r3, [r7, #4]
 8013aa0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8013aa4:	687b      	ldr	r3, [r7, #4]
 8013aa6:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 8013aaa:	687b      	ldr	r3, [r7, #4]
 8013aac:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8013ab0:	429a      	cmp	r2, r3
 8013ab2:	d205      	bcs.n	8013ac0 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8013ab4:	687b      	ldr	r3, [r7, #4]
 8013ab6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8013aba:	687b      	ldr	r3, [r7, #4]
 8013abc:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 8013ac0:	4b69      	ldr	r3, [pc, #420]	; (8013c68 <tcp_receive+0x26c>)
 8013ac2:	681a      	ldr	r2, [r3, #0]
 8013ac4:	687b      	ldr	r3, [r7, #4]
 8013ac6:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 8013ac8:	4b68      	ldr	r3, [pc, #416]	; (8013c6c <tcp_receive+0x270>)
 8013aca:	681a      	ldr	r2, [r3, #0]
 8013acc:	687b      	ldr	r3, [r7, #4]
 8013ace:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8013ad0:	4b66      	ldr	r3, [pc, #408]	; (8013c6c <tcp_receive+0x270>)
 8013ad2:	681a      	ldr	r2, [r3, #0]
 8013ad4:	687b      	ldr	r3, [r7, #4]
 8013ad6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013ad8:	1ad3      	subs	r3, r2, r3
 8013ada:	2b00      	cmp	r3, #0
 8013adc:	dc58      	bgt.n	8013b90 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 8013ade:	4b65      	ldr	r3, [pc, #404]	; (8013c74 <tcp_receive+0x278>)
 8013ae0:	881b      	ldrh	r3, [r3, #0]
 8013ae2:	2b00      	cmp	r3, #0
 8013ae4:	d14b      	bne.n	8013b7e <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8013ae6:	687b      	ldr	r3, [r7, #4]
 8013ae8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013aea:	687a      	ldr	r2, [r7, #4]
 8013aec:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 8013af0:	4413      	add	r3, r2
 8013af2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013af4:	429a      	cmp	r2, r3
 8013af6:	d142      	bne.n	8013b7e <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8013af8:	687b      	ldr	r3, [r7, #4]
 8013afa:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8013afe:	2b00      	cmp	r3, #0
 8013b00:	db3d      	blt.n	8013b7e <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8013b02:	687b      	ldr	r3, [r7, #4]
 8013b04:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8013b06:	4b59      	ldr	r3, [pc, #356]	; (8013c6c <tcp_receive+0x270>)
 8013b08:	681b      	ldr	r3, [r3, #0]
 8013b0a:	429a      	cmp	r2, r3
 8013b0c:	d137      	bne.n	8013b7e <tcp_receive+0x182>
              found_dupack = 1;
 8013b0e:	2301      	movs	r3, #1
 8013b10:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8013b12:	687b      	ldr	r3, [r7, #4]
 8013b14:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8013b18:	2bff      	cmp	r3, #255	; 0xff
 8013b1a:	d007      	beq.n	8013b2c <tcp_receive+0x130>
                ++pcb->dupacks;
 8013b1c:	687b      	ldr	r3, [r7, #4]
 8013b1e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8013b22:	3301      	adds	r3, #1
 8013b24:	b2da      	uxtb	r2, r3
 8013b26:	687b      	ldr	r3, [r7, #4]
 8013b28:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 8013b2c:	687b      	ldr	r3, [r7, #4]
 8013b2e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8013b32:	2b03      	cmp	r3, #3
 8013b34:	d91b      	bls.n	8013b6e <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 8013b36:	687b      	ldr	r3, [r7, #4]
 8013b38:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013b3c:	687b      	ldr	r3, [r7, #4]
 8013b3e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013b40:	4413      	add	r3, r2
 8013b42:	b29a      	uxth	r2, r3
 8013b44:	687b      	ldr	r3, [r7, #4]
 8013b46:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8013b4a:	429a      	cmp	r2, r3
 8013b4c:	d30a      	bcc.n	8013b64 <tcp_receive+0x168>
 8013b4e:	687b      	ldr	r3, [r7, #4]
 8013b50:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013b54:	687b      	ldr	r3, [r7, #4]
 8013b56:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013b58:	4413      	add	r3, r2
 8013b5a:	b29a      	uxth	r2, r3
 8013b5c:	687b      	ldr	r3, [r7, #4]
 8013b5e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8013b62:	e004      	b.n	8013b6e <tcp_receive+0x172>
 8013b64:	687b      	ldr	r3, [r7, #4]
 8013b66:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013b6a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 8013b6e:	687b      	ldr	r3, [r7, #4]
 8013b70:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8013b74:	2b02      	cmp	r3, #2
 8013b76:	d902      	bls.n	8013b7e <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8013b78:	6878      	ldr	r0, [r7, #4]
 8013b7a:	f001 feed 	bl	8015958 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8013b7e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8013b80:	2b00      	cmp	r3, #0
 8013b82:	f040 8161 	bne.w	8013e48 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 8013b86:	687b      	ldr	r3, [r7, #4]
 8013b88:	2200      	movs	r2, #0
 8013b8a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8013b8e:	e15b      	b.n	8013e48 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8013b90:	4b36      	ldr	r3, [pc, #216]	; (8013c6c <tcp_receive+0x270>)
 8013b92:	681a      	ldr	r2, [r3, #0]
 8013b94:	687b      	ldr	r3, [r7, #4]
 8013b96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013b98:	1ad3      	subs	r3, r2, r3
 8013b9a:	3b01      	subs	r3, #1
 8013b9c:	2b00      	cmp	r3, #0
 8013b9e:	f2c0 814e 	blt.w	8013e3e <tcp_receive+0x442>
 8013ba2:	4b32      	ldr	r3, [pc, #200]	; (8013c6c <tcp_receive+0x270>)
 8013ba4:	681a      	ldr	r2, [r3, #0]
 8013ba6:	687b      	ldr	r3, [r7, #4]
 8013ba8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8013baa:	1ad3      	subs	r3, r2, r3
 8013bac:	2b00      	cmp	r3, #0
 8013bae:	f300 8146 	bgt.w	8013e3e <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8013bb2:	687b      	ldr	r3, [r7, #4]
 8013bb4:	8b5b      	ldrh	r3, [r3, #26]
 8013bb6:	f003 0304 	and.w	r3, r3, #4
 8013bba:	2b00      	cmp	r3, #0
 8013bbc:	d010      	beq.n	8013be0 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 8013bbe:	687b      	ldr	r3, [r7, #4]
 8013bc0:	8b5b      	ldrh	r3, [r3, #26]
 8013bc2:	f023 0304 	bic.w	r3, r3, #4
 8013bc6:	b29a      	uxth	r2, r3
 8013bc8:	687b      	ldr	r3, [r7, #4]
 8013bca:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8013bcc:	687b      	ldr	r3, [r7, #4]
 8013bce:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8013bd2:	687b      	ldr	r3, [r7, #4]
 8013bd4:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 8013bd8:	687b      	ldr	r3, [r7, #4]
 8013bda:	2200      	movs	r2, #0
 8013bdc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8013be0:	687b      	ldr	r3, [r7, #4]
 8013be2:	2200      	movs	r2, #0
 8013be4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8013be8:	687b      	ldr	r3, [r7, #4]
 8013bea:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8013bee:	10db      	asrs	r3, r3, #3
 8013bf0:	b21b      	sxth	r3, r3
 8013bf2:	b29a      	uxth	r2, r3
 8013bf4:	687b      	ldr	r3, [r7, #4]
 8013bf6:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8013bfa:	b29b      	uxth	r3, r3
 8013bfc:	4413      	add	r3, r2
 8013bfe:	b29b      	uxth	r3, r3
 8013c00:	b21a      	sxth	r2, r3
 8013c02:	687b      	ldr	r3, [r7, #4]
 8013c04:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8013c08:	4b18      	ldr	r3, [pc, #96]	; (8013c6c <tcp_receive+0x270>)
 8013c0a:	681b      	ldr	r3, [r3, #0]
 8013c0c:	b29a      	uxth	r2, r3
 8013c0e:	687b      	ldr	r3, [r7, #4]
 8013c10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013c12:	b29b      	uxth	r3, r3
 8013c14:	1ad3      	subs	r3, r2, r3
 8013c16:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8013c18:	687b      	ldr	r3, [r7, #4]
 8013c1a:	2200      	movs	r2, #0
 8013c1c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 8013c20:	4b12      	ldr	r3, [pc, #72]	; (8013c6c <tcp_receive+0x270>)
 8013c22:	681a      	ldr	r2, [r3, #0]
 8013c24:	687b      	ldr	r3, [r7, #4]
 8013c26:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8013c28:	687b      	ldr	r3, [r7, #4]
 8013c2a:	7d1b      	ldrb	r3, [r3, #20]
 8013c2c:	2b03      	cmp	r3, #3
 8013c2e:	f240 8097 	bls.w	8013d60 <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 8013c32:	687b      	ldr	r3, [r7, #4]
 8013c34:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013c38:	687b      	ldr	r3, [r7, #4]
 8013c3a:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8013c3e:	429a      	cmp	r2, r3
 8013c40:	d245      	bcs.n	8013cce <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8013c42:	687b      	ldr	r3, [r7, #4]
 8013c44:	8b5b      	ldrh	r3, [r3, #26]
 8013c46:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8013c4a:	2b00      	cmp	r3, #0
 8013c4c:	d014      	beq.n	8013c78 <tcp_receive+0x27c>
 8013c4e:	2301      	movs	r3, #1
 8013c50:	e013      	b.n	8013c7a <tcp_receive+0x27e>
 8013c52:	bf00      	nop
 8013c54:	0801d08c 	.word	0x0801d08c
 8013c58:	0801d3bc 	.word	0x0801d3bc
 8013c5c:	0801d0d8 	.word	0x0801d0d8
 8013c60:	0801d3d8 	.word	0x0801d3d8
 8013c64:	2000810c 	.word	0x2000810c
 8013c68:	20008100 	.word	0x20008100
 8013c6c:	20008104 	.word	0x20008104
 8013c70:	200080f0 	.word	0x200080f0
 8013c74:	2000810a 	.word	0x2000810a
 8013c78:	2302      	movs	r3, #2
 8013c7a:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8013c7e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8013c82:	b29a      	uxth	r2, r3
 8013c84:	687b      	ldr	r3, [r7, #4]
 8013c86:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013c88:	fb12 f303 	smulbb	r3, r2, r3
 8013c8c:	b29b      	uxth	r3, r3
 8013c8e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8013c90:	4293      	cmp	r3, r2
 8013c92:	bf28      	it	cs
 8013c94:	4613      	movcs	r3, r2
 8013c96:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 8013c98:	687b      	ldr	r3, [r7, #4]
 8013c9a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013c9e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8013ca0:	4413      	add	r3, r2
 8013ca2:	b29a      	uxth	r2, r3
 8013ca4:	687b      	ldr	r3, [r7, #4]
 8013ca6:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8013caa:	429a      	cmp	r2, r3
 8013cac:	d309      	bcc.n	8013cc2 <tcp_receive+0x2c6>
 8013cae:	687b      	ldr	r3, [r7, #4]
 8013cb0:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013cb4:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8013cb6:	4413      	add	r3, r2
 8013cb8:	b29a      	uxth	r2, r3
 8013cba:	687b      	ldr	r3, [r7, #4]
 8013cbc:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8013cc0:	e04e      	b.n	8013d60 <tcp_receive+0x364>
 8013cc2:	687b      	ldr	r3, [r7, #4]
 8013cc4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013cc8:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8013ccc:	e048      	b.n	8013d60 <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8013cce:	687b      	ldr	r3, [r7, #4]
 8013cd0:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8013cd4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8013cd6:	4413      	add	r3, r2
 8013cd8:	b29a      	uxth	r2, r3
 8013cda:	687b      	ldr	r3, [r7, #4]
 8013cdc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8013ce0:	429a      	cmp	r2, r3
 8013ce2:	d309      	bcc.n	8013cf8 <tcp_receive+0x2fc>
 8013ce4:	687b      	ldr	r3, [r7, #4]
 8013ce6:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8013cea:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8013cec:	4413      	add	r3, r2
 8013cee:	b29a      	uxth	r2, r3
 8013cf0:	687b      	ldr	r3, [r7, #4]
 8013cf2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8013cf6:	e004      	b.n	8013d02 <tcp_receive+0x306>
 8013cf8:	687b      	ldr	r3, [r7, #4]
 8013cfa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013cfe:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8013d02:	687b      	ldr	r3, [r7, #4]
 8013d04:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8013d08:	687b      	ldr	r3, [r7, #4]
 8013d0a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8013d0e:	429a      	cmp	r2, r3
 8013d10:	d326      	bcc.n	8013d60 <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8013d12:	687b      	ldr	r3, [r7, #4]
 8013d14:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8013d18:	687b      	ldr	r3, [r7, #4]
 8013d1a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8013d1e:	1ad3      	subs	r3, r2, r3
 8013d20:	b29a      	uxth	r2, r3
 8013d22:	687b      	ldr	r3, [r7, #4]
 8013d24:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8013d28:	687b      	ldr	r3, [r7, #4]
 8013d2a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013d2e:	687b      	ldr	r3, [r7, #4]
 8013d30:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013d32:	4413      	add	r3, r2
 8013d34:	b29a      	uxth	r2, r3
 8013d36:	687b      	ldr	r3, [r7, #4]
 8013d38:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8013d3c:	429a      	cmp	r2, r3
 8013d3e:	d30a      	bcc.n	8013d56 <tcp_receive+0x35a>
 8013d40:	687b      	ldr	r3, [r7, #4]
 8013d42:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013d46:	687b      	ldr	r3, [r7, #4]
 8013d48:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013d4a:	4413      	add	r3, r2
 8013d4c:	b29a      	uxth	r2, r3
 8013d4e:	687b      	ldr	r3, [r7, #4]
 8013d50:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8013d54:	e004      	b.n	8013d60 <tcp_receive+0x364>
 8013d56:	687b      	ldr	r3, [r7, #4]
 8013d58:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013d5c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8013d60:	687b      	ldr	r3, [r7, #4]
 8013d62:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8013d64:	687b      	ldr	r3, [r7, #4]
 8013d66:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013d68:	4a98      	ldr	r2, [pc, #608]	; (8013fcc <tcp_receive+0x5d0>)
 8013d6a:	6878      	ldr	r0, [r7, #4]
 8013d6c:	f7ff fdca 	bl	8013904 <tcp_free_acked_segments>
 8013d70:	4602      	mov	r2, r0
 8013d72:	687b      	ldr	r3, [r7, #4]
 8013d74:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8013d76:	687b      	ldr	r3, [r7, #4]
 8013d78:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 8013d7a:	687b      	ldr	r3, [r7, #4]
 8013d7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013d7e:	4a94      	ldr	r2, [pc, #592]	; (8013fd0 <tcp_receive+0x5d4>)
 8013d80:	6878      	ldr	r0, [r7, #4]
 8013d82:	f7ff fdbf 	bl	8013904 <tcp_free_acked_segments>
 8013d86:	4602      	mov	r2, r0
 8013d88:	687b      	ldr	r3, [r7, #4]
 8013d8a:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8013d8c:	687b      	ldr	r3, [r7, #4]
 8013d8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013d90:	2b00      	cmp	r3, #0
 8013d92:	d104      	bne.n	8013d9e <tcp_receive+0x3a2>
        pcb->rtime = -1;
 8013d94:	687b      	ldr	r3, [r7, #4]
 8013d96:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013d9a:	861a      	strh	r2, [r3, #48]	; 0x30
 8013d9c:	e002      	b.n	8013da4 <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 8013d9e:	687b      	ldr	r3, [r7, #4]
 8013da0:	2200      	movs	r2, #0
 8013da2:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 8013da4:	687b      	ldr	r3, [r7, #4]
 8013da6:	2200      	movs	r2, #0
 8013da8:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8013daa:	687b      	ldr	r3, [r7, #4]
 8013dac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013dae:	2b00      	cmp	r3, #0
 8013db0:	d103      	bne.n	8013dba <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 8013db2:	687b      	ldr	r3, [r7, #4]
 8013db4:	2200      	movs	r2, #0
 8013db6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8013dba:	687b      	ldr	r3, [r7, #4]
 8013dbc:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8013dc0:	4b84      	ldr	r3, [pc, #528]	; (8013fd4 <tcp_receive+0x5d8>)
 8013dc2:	881b      	ldrh	r3, [r3, #0]
 8013dc4:	4413      	add	r3, r2
 8013dc6:	b29a      	uxth	r2, r3
 8013dc8:	687b      	ldr	r3, [r7, #4]
 8013dca:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8013dce:	687b      	ldr	r3, [r7, #4]
 8013dd0:	8b5b      	ldrh	r3, [r3, #26]
 8013dd2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8013dd6:	2b00      	cmp	r3, #0
 8013dd8:	d035      	beq.n	8013e46 <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8013dda:	687b      	ldr	r3, [r7, #4]
 8013ddc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013dde:	2b00      	cmp	r3, #0
 8013de0:	d118      	bne.n	8013e14 <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 8013de2:	687b      	ldr	r3, [r7, #4]
 8013de4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013de6:	2b00      	cmp	r3, #0
 8013de8:	d00c      	beq.n	8013e04 <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8013dea:	687b      	ldr	r3, [r7, #4]
 8013dec:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8013dee:	687b      	ldr	r3, [r7, #4]
 8013df0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013df2:	68db      	ldr	r3, [r3, #12]
 8013df4:	685b      	ldr	r3, [r3, #4]
 8013df6:	4618      	mov	r0, r3
 8013df8:	f7fb f93f 	bl	800f07a <lwip_htonl>
 8013dfc:	4603      	mov	r3, r0
 8013dfe:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8013e00:	2b00      	cmp	r3, #0
 8013e02:	dc20      	bgt.n	8013e46 <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 8013e04:	687b      	ldr	r3, [r7, #4]
 8013e06:	8b5b      	ldrh	r3, [r3, #26]
 8013e08:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8013e0c:	b29a      	uxth	r2, r3
 8013e0e:	687b      	ldr	r3, [r7, #4]
 8013e10:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8013e12:	e018      	b.n	8013e46 <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8013e14:	687b      	ldr	r3, [r7, #4]
 8013e16:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8013e18:	687b      	ldr	r3, [r7, #4]
 8013e1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013e1c:	68db      	ldr	r3, [r3, #12]
 8013e1e:	685b      	ldr	r3, [r3, #4]
 8013e20:	4618      	mov	r0, r3
 8013e22:	f7fb f92a 	bl	800f07a <lwip_htonl>
 8013e26:	4603      	mov	r3, r0
 8013e28:	1ae3      	subs	r3, r4, r3
 8013e2a:	2b00      	cmp	r3, #0
 8013e2c:	dc0b      	bgt.n	8013e46 <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 8013e2e:	687b      	ldr	r3, [r7, #4]
 8013e30:	8b5b      	ldrh	r3, [r3, #26]
 8013e32:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8013e36:	b29a      	uxth	r2, r3
 8013e38:	687b      	ldr	r3, [r7, #4]
 8013e3a:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8013e3c:	e003      	b.n	8013e46 <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8013e3e:	6878      	ldr	r0, [r7, #4]
 8013e40:	f001 ff76 	bl	8015d30 <tcp_send_empty_ack>
 8013e44:	e000      	b.n	8013e48 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8013e46:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8013e48:	687b      	ldr	r3, [r7, #4]
 8013e4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013e4c:	2b00      	cmp	r3, #0
 8013e4e:	d05b      	beq.n	8013f08 <tcp_receive+0x50c>
 8013e50:	687b      	ldr	r3, [r7, #4]
 8013e52:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8013e54:	4b60      	ldr	r3, [pc, #384]	; (8013fd8 <tcp_receive+0x5dc>)
 8013e56:	681b      	ldr	r3, [r3, #0]
 8013e58:	1ad3      	subs	r3, r2, r3
 8013e5a:	2b00      	cmp	r3, #0
 8013e5c:	da54      	bge.n	8013f08 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8013e5e:	4b5f      	ldr	r3, [pc, #380]	; (8013fdc <tcp_receive+0x5e0>)
 8013e60:	681b      	ldr	r3, [r3, #0]
 8013e62:	b29a      	uxth	r2, r3
 8013e64:	687b      	ldr	r3, [r7, #4]
 8013e66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013e68:	b29b      	uxth	r3, r3
 8013e6a:	1ad3      	subs	r3, r2, r3
 8013e6c:	b29b      	uxth	r3, r3
 8013e6e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8013e72:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8013e76:	687b      	ldr	r3, [r7, #4]
 8013e78:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8013e7c:	10db      	asrs	r3, r3, #3
 8013e7e:	b21b      	sxth	r3, r3
 8013e80:	b29b      	uxth	r3, r3
 8013e82:	1ad3      	subs	r3, r2, r3
 8013e84:	b29b      	uxth	r3, r3
 8013e86:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8013e8a:	687b      	ldr	r3, [r7, #4]
 8013e8c:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8013e90:	b29a      	uxth	r2, r3
 8013e92:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8013e96:	4413      	add	r3, r2
 8013e98:	b29b      	uxth	r3, r3
 8013e9a:	b21a      	sxth	r2, r3
 8013e9c:	687b      	ldr	r3, [r7, #4]
 8013e9e:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 8013ea0:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 8013ea4:	2b00      	cmp	r3, #0
 8013ea6:	da05      	bge.n	8013eb4 <tcp_receive+0x4b8>
        m = (s16_t) - m;
 8013ea8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8013eac:	425b      	negs	r3, r3
 8013eae:	b29b      	uxth	r3, r3
 8013eb0:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8013eb4:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8013eb8:	687b      	ldr	r3, [r7, #4]
 8013eba:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8013ebe:	109b      	asrs	r3, r3, #2
 8013ec0:	b21b      	sxth	r3, r3
 8013ec2:	b29b      	uxth	r3, r3
 8013ec4:	1ad3      	subs	r3, r2, r3
 8013ec6:	b29b      	uxth	r3, r3
 8013ec8:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8013ecc:	687b      	ldr	r3, [r7, #4]
 8013ece:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8013ed2:	b29a      	uxth	r2, r3
 8013ed4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8013ed8:	4413      	add	r3, r2
 8013eda:	b29b      	uxth	r3, r3
 8013edc:	b21a      	sxth	r2, r3
 8013ede:	687b      	ldr	r3, [r7, #4]
 8013ee0:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8013ee2:	687b      	ldr	r3, [r7, #4]
 8013ee4:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8013ee8:	10db      	asrs	r3, r3, #3
 8013eea:	b21b      	sxth	r3, r3
 8013eec:	b29a      	uxth	r2, r3
 8013eee:	687b      	ldr	r3, [r7, #4]
 8013ef0:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8013ef4:	b29b      	uxth	r3, r3
 8013ef6:	4413      	add	r3, r2
 8013ef8:	b29b      	uxth	r3, r3
 8013efa:	b21a      	sxth	r2, r3
 8013efc:	687b      	ldr	r3, [r7, #4]
 8013efe:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8013f02:	687b      	ldr	r3, [r7, #4]
 8013f04:	2200      	movs	r2, #0
 8013f06:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8013f08:	4b35      	ldr	r3, [pc, #212]	; (8013fe0 <tcp_receive+0x5e4>)
 8013f0a:	881b      	ldrh	r3, [r3, #0]
 8013f0c:	2b00      	cmp	r3, #0
 8013f0e:	f000 84e2 	beq.w	80148d6 <tcp_receive+0xeda>
 8013f12:	687b      	ldr	r3, [r7, #4]
 8013f14:	7d1b      	ldrb	r3, [r3, #20]
 8013f16:	2b06      	cmp	r3, #6
 8013f18:	f200 84dd 	bhi.w	80148d6 <tcp_receive+0xeda>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8013f1c:	687b      	ldr	r3, [r7, #4]
 8013f1e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013f20:	4b30      	ldr	r3, [pc, #192]	; (8013fe4 <tcp_receive+0x5e8>)
 8013f22:	681b      	ldr	r3, [r3, #0]
 8013f24:	1ad3      	subs	r3, r2, r3
 8013f26:	3b01      	subs	r3, #1
 8013f28:	2b00      	cmp	r3, #0
 8013f2a:	f2c0 808f 	blt.w	801404c <tcp_receive+0x650>
 8013f2e:	687b      	ldr	r3, [r7, #4]
 8013f30:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013f32:	4b2b      	ldr	r3, [pc, #172]	; (8013fe0 <tcp_receive+0x5e4>)
 8013f34:	881b      	ldrh	r3, [r3, #0]
 8013f36:	4619      	mov	r1, r3
 8013f38:	4b2a      	ldr	r3, [pc, #168]	; (8013fe4 <tcp_receive+0x5e8>)
 8013f3a:	681b      	ldr	r3, [r3, #0]
 8013f3c:	440b      	add	r3, r1
 8013f3e:	1ad3      	subs	r3, r2, r3
 8013f40:	3301      	adds	r3, #1
 8013f42:	2b00      	cmp	r3, #0
 8013f44:	f300 8082 	bgt.w	801404c <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8013f48:	4b27      	ldr	r3, [pc, #156]	; (8013fe8 <tcp_receive+0x5ec>)
 8013f4a:	685b      	ldr	r3, [r3, #4]
 8013f4c:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8013f4e:	687b      	ldr	r3, [r7, #4]
 8013f50:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013f52:	4b24      	ldr	r3, [pc, #144]	; (8013fe4 <tcp_receive+0x5e8>)
 8013f54:	681b      	ldr	r3, [r3, #0]
 8013f56:	1ad3      	subs	r3, r2, r3
 8013f58:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8013f5a:	4b23      	ldr	r3, [pc, #140]	; (8013fe8 <tcp_receive+0x5ec>)
 8013f5c:	685b      	ldr	r3, [r3, #4]
 8013f5e:	2b00      	cmp	r3, #0
 8013f60:	d106      	bne.n	8013f70 <tcp_receive+0x574>
 8013f62:	4b22      	ldr	r3, [pc, #136]	; (8013fec <tcp_receive+0x5f0>)
 8013f64:	f240 5294 	movw	r2, #1428	; 0x594
 8013f68:	4921      	ldr	r1, [pc, #132]	; (8013ff0 <tcp_receive+0x5f4>)
 8013f6a:	4822      	ldr	r0, [pc, #136]	; (8013ff4 <tcp_receive+0x5f8>)
 8013f6c:	f005 fb38 	bl	80195e0 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8013f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013f72:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8013f76:	4293      	cmp	r3, r2
 8013f78:	d906      	bls.n	8013f88 <tcp_receive+0x58c>
 8013f7a:	4b1c      	ldr	r3, [pc, #112]	; (8013fec <tcp_receive+0x5f0>)
 8013f7c:	f240 5295 	movw	r2, #1429	; 0x595
 8013f80:	491d      	ldr	r1, [pc, #116]	; (8013ff8 <tcp_receive+0x5fc>)
 8013f82:	481c      	ldr	r0, [pc, #112]	; (8013ff4 <tcp_receive+0x5f8>)
 8013f84:	f005 fb2c 	bl	80195e0 <iprintf>
      off = (u16_t)off32;
 8013f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013f8a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8013f8e:	4b16      	ldr	r3, [pc, #88]	; (8013fe8 <tcp_receive+0x5ec>)
 8013f90:	685b      	ldr	r3, [r3, #4]
 8013f92:	891b      	ldrh	r3, [r3, #8]
 8013f94:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8013f98:	429a      	cmp	r2, r3
 8013f9a:	d906      	bls.n	8013faa <tcp_receive+0x5ae>
 8013f9c:	4b13      	ldr	r3, [pc, #76]	; (8013fec <tcp_receive+0x5f0>)
 8013f9e:	f240 5297 	movw	r2, #1431	; 0x597
 8013fa2:	4916      	ldr	r1, [pc, #88]	; (8013ffc <tcp_receive+0x600>)
 8013fa4:	4813      	ldr	r0, [pc, #76]	; (8013ff4 <tcp_receive+0x5f8>)
 8013fa6:	f005 fb1b 	bl	80195e0 <iprintf>
      inseg.len -= off;
 8013faa:	4b0f      	ldr	r3, [pc, #60]	; (8013fe8 <tcp_receive+0x5ec>)
 8013fac:	891a      	ldrh	r2, [r3, #8]
 8013fae:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8013fb2:	1ad3      	subs	r3, r2, r3
 8013fb4:	b29a      	uxth	r2, r3
 8013fb6:	4b0c      	ldr	r3, [pc, #48]	; (8013fe8 <tcp_receive+0x5ec>)
 8013fb8:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8013fba:	4b0b      	ldr	r3, [pc, #44]	; (8013fe8 <tcp_receive+0x5ec>)
 8013fbc:	685b      	ldr	r3, [r3, #4]
 8013fbe:	891a      	ldrh	r2, [r3, #8]
 8013fc0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8013fc4:	1ad3      	subs	r3, r2, r3
 8013fc6:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 8013fc8:	e02a      	b.n	8014020 <tcp_receive+0x624>
 8013fca:	bf00      	nop
 8013fcc:	0801d3f4 	.word	0x0801d3f4
 8013fd0:	0801d3fc 	.word	0x0801d3fc
 8013fd4:	20008108 	.word	0x20008108
 8013fd8:	20008104 	.word	0x20008104
 8013fdc:	200080c8 	.word	0x200080c8
 8013fe0:	2000810a 	.word	0x2000810a
 8013fe4:	20008100 	.word	0x20008100
 8013fe8:	200080e0 	.word	0x200080e0
 8013fec:	0801d08c 	.word	0x0801d08c
 8013ff0:	0801d404 	.word	0x0801d404
 8013ff4:	0801d0d8 	.word	0x0801d0d8
 8013ff8:	0801d414 	.word	0x0801d414
 8013ffc:	0801d424 	.word	0x0801d424
        off -= p->len;
 8014000:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014002:	895b      	ldrh	r3, [r3, #10]
 8014004:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014008:	1ad3      	subs	r3, r2, r3
 801400a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 801400e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014010:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8014012:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8014014:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014016:	2200      	movs	r2, #0
 8014018:	815a      	strh	r2, [r3, #10]
        p = p->next;
 801401a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801401c:	681b      	ldr	r3, [r3, #0]
 801401e:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 8014020:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014022:	895b      	ldrh	r3, [r3, #10]
 8014024:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014028:	429a      	cmp	r2, r3
 801402a:	d8e9      	bhi.n	8014000 <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 801402c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014030:	4619      	mov	r1, r3
 8014032:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8014034:	f7fc fb7c 	bl	8010730 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8014038:	687b      	ldr	r3, [r7, #4]
 801403a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801403c:	4a91      	ldr	r2, [pc, #580]	; (8014284 <tcp_receive+0x888>)
 801403e:	6013      	str	r3, [r2, #0]
 8014040:	4b91      	ldr	r3, [pc, #580]	; (8014288 <tcp_receive+0x88c>)
 8014042:	68db      	ldr	r3, [r3, #12]
 8014044:	4a8f      	ldr	r2, [pc, #572]	; (8014284 <tcp_receive+0x888>)
 8014046:	6812      	ldr	r2, [r2, #0]
 8014048:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801404a:	e00d      	b.n	8014068 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 801404c:	4b8d      	ldr	r3, [pc, #564]	; (8014284 <tcp_receive+0x888>)
 801404e:	681a      	ldr	r2, [r3, #0]
 8014050:	687b      	ldr	r3, [r7, #4]
 8014052:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014054:	1ad3      	subs	r3, r2, r3
 8014056:	2b00      	cmp	r3, #0
 8014058:	da06      	bge.n	8014068 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 801405a:	687b      	ldr	r3, [r7, #4]
 801405c:	8b5b      	ldrh	r3, [r3, #26]
 801405e:	f043 0302 	orr.w	r3, r3, #2
 8014062:	b29a      	uxth	r2, r3
 8014064:	687b      	ldr	r3, [r7, #4]
 8014066:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8014068:	4b86      	ldr	r3, [pc, #536]	; (8014284 <tcp_receive+0x888>)
 801406a:	681a      	ldr	r2, [r3, #0]
 801406c:	687b      	ldr	r3, [r7, #4]
 801406e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014070:	1ad3      	subs	r3, r2, r3
 8014072:	2b00      	cmp	r3, #0
 8014074:	f2c0 842a 	blt.w	80148cc <tcp_receive+0xed0>
 8014078:	4b82      	ldr	r3, [pc, #520]	; (8014284 <tcp_receive+0x888>)
 801407a:	681a      	ldr	r2, [r3, #0]
 801407c:	687b      	ldr	r3, [r7, #4]
 801407e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014080:	6879      	ldr	r1, [r7, #4]
 8014082:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8014084:	440b      	add	r3, r1
 8014086:	1ad3      	subs	r3, r2, r3
 8014088:	3301      	adds	r3, #1
 801408a:	2b00      	cmp	r3, #0
 801408c:	f300 841e 	bgt.w	80148cc <tcp_receive+0xed0>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8014090:	687b      	ldr	r3, [r7, #4]
 8014092:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8014094:	4b7b      	ldr	r3, [pc, #492]	; (8014284 <tcp_receive+0x888>)
 8014096:	681b      	ldr	r3, [r3, #0]
 8014098:	429a      	cmp	r2, r3
 801409a:	f040 829a 	bne.w	80145d2 <tcp_receive+0xbd6>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 801409e:	4b7a      	ldr	r3, [pc, #488]	; (8014288 <tcp_receive+0x88c>)
 80140a0:	891c      	ldrh	r4, [r3, #8]
 80140a2:	4b79      	ldr	r3, [pc, #484]	; (8014288 <tcp_receive+0x88c>)
 80140a4:	68db      	ldr	r3, [r3, #12]
 80140a6:	899b      	ldrh	r3, [r3, #12]
 80140a8:	b29b      	uxth	r3, r3
 80140aa:	4618      	mov	r0, r3
 80140ac:	f7fa ffd0 	bl	800f050 <lwip_htons>
 80140b0:	4603      	mov	r3, r0
 80140b2:	b2db      	uxtb	r3, r3
 80140b4:	f003 0303 	and.w	r3, r3, #3
 80140b8:	2b00      	cmp	r3, #0
 80140ba:	d001      	beq.n	80140c0 <tcp_receive+0x6c4>
 80140bc:	2301      	movs	r3, #1
 80140be:	e000      	b.n	80140c2 <tcp_receive+0x6c6>
 80140c0:	2300      	movs	r3, #0
 80140c2:	4423      	add	r3, r4
 80140c4:	b29a      	uxth	r2, r3
 80140c6:	4b71      	ldr	r3, [pc, #452]	; (801428c <tcp_receive+0x890>)
 80140c8:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 80140ca:	687b      	ldr	r3, [r7, #4]
 80140cc:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80140ce:	4b6f      	ldr	r3, [pc, #444]	; (801428c <tcp_receive+0x890>)
 80140d0:	881b      	ldrh	r3, [r3, #0]
 80140d2:	429a      	cmp	r2, r3
 80140d4:	d275      	bcs.n	80141c2 <tcp_receive+0x7c6>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80140d6:	4b6c      	ldr	r3, [pc, #432]	; (8014288 <tcp_receive+0x88c>)
 80140d8:	68db      	ldr	r3, [r3, #12]
 80140da:	899b      	ldrh	r3, [r3, #12]
 80140dc:	b29b      	uxth	r3, r3
 80140de:	4618      	mov	r0, r3
 80140e0:	f7fa ffb6 	bl	800f050 <lwip_htons>
 80140e4:	4603      	mov	r3, r0
 80140e6:	b2db      	uxtb	r3, r3
 80140e8:	f003 0301 	and.w	r3, r3, #1
 80140ec:	2b00      	cmp	r3, #0
 80140ee:	d01f      	beq.n	8014130 <tcp_receive+0x734>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 80140f0:	4b65      	ldr	r3, [pc, #404]	; (8014288 <tcp_receive+0x88c>)
 80140f2:	68db      	ldr	r3, [r3, #12]
 80140f4:	899b      	ldrh	r3, [r3, #12]
 80140f6:	b29b      	uxth	r3, r3
 80140f8:	b21b      	sxth	r3, r3
 80140fa:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80140fe:	b21c      	sxth	r4, r3
 8014100:	4b61      	ldr	r3, [pc, #388]	; (8014288 <tcp_receive+0x88c>)
 8014102:	68db      	ldr	r3, [r3, #12]
 8014104:	899b      	ldrh	r3, [r3, #12]
 8014106:	b29b      	uxth	r3, r3
 8014108:	4618      	mov	r0, r3
 801410a:	f7fa ffa1 	bl	800f050 <lwip_htons>
 801410e:	4603      	mov	r3, r0
 8014110:	b2db      	uxtb	r3, r3
 8014112:	b29b      	uxth	r3, r3
 8014114:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8014118:	b29b      	uxth	r3, r3
 801411a:	4618      	mov	r0, r3
 801411c:	f7fa ff98 	bl	800f050 <lwip_htons>
 8014120:	4603      	mov	r3, r0
 8014122:	b21b      	sxth	r3, r3
 8014124:	4323      	orrs	r3, r4
 8014126:	b21a      	sxth	r2, r3
 8014128:	4b57      	ldr	r3, [pc, #348]	; (8014288 <tcp_receive+0x88c>)
 801412a:	68db      	ldr	r3, [r3, #12]
 801412c:	b292      	uxth	r2, r2
 801412e:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8014130:	687b      	ldr	r3, [r7, #4]
 8014132:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8014134:	4b54      	ldr	r3, [pc, #336]	; (8014288 <tcp_receive+0x88c>)
 8014136:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8014138:	4b53      	ldr	r3, [pc, #332]	; (8014288 <tcp_receive+0x88c>)
 801413a:	68db      	ldr	r3, [r3, #12]
 801413c:	899b      	ldrh	r3, [r3, #12]
 801413e:	b29b      	uxth	r3, r3
 8014140:	4618      	mov	r0, r3
 8014142:	f7fa ff85 	bl	800f050 <lwip_htons>
 8014146:	4603      	mov	r3, r0
 8014148:	b2db      	uxtb	r3, r3
 801414a:	f003 0302 	and.w	r3, r3, #2
 801414e:	2b00      	cmp	r3, #0
 8014150:	d005      	beq.n	801415e <tcp_receive+0x762>
            inseg.len -= 1;
 8014152:	4b4d      	ldr	r3, [pc, #308]	; (8014288 <tcp_receive+0x88c>)
 8014154:	891b      	ldrh	r3, [r3, #8]
 8014156:	3b01      	subs	r3, #1
 8014158:	b29a      	uxth	r2, r3
 801415a:	4b4b      	ldr	r3, [pc, #300]	; (8014288 <tcp_receive+0x88c>)
 801415c:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 801415e:	4b4a      	ldr	r3, [pc, #296]	; (8014288 <tcp_receive+0x88c>)
 8014160:	685b      	ldr	r3, [r3, #4]
 8014162:	4a49      	ldr	r2, [pc, #292]	; (8014288 <tcp_receive+0x88c>)
 8014164:	8912      	ldrh	r2, [r2, #8]
 8014166:	4611      	mov	r1, r2
 8014168:	4618      	mov	r0, r3
 801416a:	f7fc f9e1 	bl	8010530 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 801416e:	4b46      	ldr	r3, [pc, #280]	; (8014288 <tcp_receive+0x88c>)
 8014170:	891c      	ldrh	r4, [r3, #8]
 8014172:	4b45      	ldr	r3, [pc, #276]	; (8014288 <tcp_receive+0x88c>)
 8014174:	68db      	ldr	r3, [r3, #12]
 8014176:	899b      	ldrh	r3, [r3, #12]
 8014178:	b29b      	uxth	r3, r3
 801417a:	4618      	mov	r0, r3
 801417c:	f7fa ff68 	bl	800f050 <lwip_htons>
 8014180:	4603      	mov	r3, r0
 8014182:	b2db      	uxtb	r3, r3
 8014184:	f003 0303 	and.w	r3, r3, #3
 8014188:	2b00      	cmp	r3, #0
 801418a:	d001      	beq.n	8014190 <tcp_receive+0x794>
 801418c:	2301      	movs	r3, #1
 801418e:	e000      	b.n	8014192 <tcp_receive+0x796>
 8014190:	2300      	movs	r3, #0
 8014192:	4423      	add	r3, r4
 8014194:	b29a      	uxth	r2, r3
 8014196:	4b3d      	ldr	r3, [pc, #244]	; (801428c <tcp_receive+0x890>)
 8014198:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801419a:	4b3c      	ldr	r3, [pc, #240]	; (801428c <tcp_receive+0x890>)
 801419c:	881b      	ldrh	r3, [r3, #0]
 801419e:	461a      	mov	r2, r3
 80141a0:	4b38      	ldr	r3, [pc, #224]	; (8014284 <tcp_receive+0x888>)
 80141a2:	681b      	ldr	r3, [r3, #0]
 80141a4:	441a      	add	r2, r3
 80141a6:	687b      	ldr	r3, [r7, #4]
 80141a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80141aa:	6879      	ldr	r1, [r7, #4]
 80141ac:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80141ae:	440b      	add	r3, r1
 80141b0:	429a      	cmp	r2, r3
 80141b2:	d006      	beq.n	80141c2 <tcp_receive+0x7c6>
 80141b4:	4b36      	ldr	r3, [pc, #216]	; (8014290 <tcp_receive+0x894>)
 80141b6:	f240 52cb 	movw	r2, #1483	; 0x5cb
 80141ba:	4936      	ldr	r1, [pc, #216]	; (8014294 <tcp_receive+0x898>)
 80141bc:	4836      	ldr	r0, [pc, #216]	; (8014298 <tcp_receive+0x89c>)
 80141be:	f005 fa0f 	bl	80195e0 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 80141c2:	687b      	ldr	r3, [r7, #4]
 80141c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80141c6:	2b00      	cmp	r3, #0
 80141c8:	f000 80e7 	beq.w	801439a <tcp_receive+0x99e>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80141cc:	4b2e      	ldr	r3, [pc, #184]	; (8014288 <tcp_receive+0x88c>)
 80141ce:	68db      	ldr	r3, [r3, #12]
 80141d0:	899b      	ldrh	r3, [r3, #12]
 80141d2:	b29b      	uxth	r3, r3
 80141d4:	4618      	mov	r0, r3
 80141d6:	f7fa ff3b 	bl	800f050 <lwip_htons>
 80141da:	4603      	mov	r3, r0
 80141dc:	b2db      	uxtb	r3, r3
 80141de:	f003 0301 	and.w	r3, r3, #1
 80141e2:	2b00      	cmp	r3, #0
 80141e4:	d010      	beq.n	8014208 <tcp_receive+0x80c>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 80141e6:	e00a      	b.n	80141fe <tcp_receive+0x802>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 80141e8:	687b      	ldr	r3, [r7, #4]
 80141ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80141ec:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 80141ee:	687b      	ldr	r3, [r7, #4]
 80141f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80141f2:	681a      	ldr	r2, [r3, #0]
 80141f4:	687b      	ldr	r3, [r7, #4]
 80141f6:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 80141f8:	68f8      	ldr	r0, [r7, #12]
 80141fa:	f7fd fd92 	bl	8011d22 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 80141fe:	687b      	ldr	r3, [r7, #4]
 8014200:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014202:	2b00      	cmp	r3, #0
 8014204:	d1f0      	bne.n	80141e8 <tcp_receive+0x7ec>
 8014206:	e0c8      	b.n	801439a <tcp_receive+0x99e>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8014208:	687b      	ldr	r3, [r7, #4]
 801420a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801420c:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 801420e:	e052      	b.n	80142b6 <tcp_receive+0x8ba>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8014210:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014212:	68db      	ldr	r3, [r3, #12]
 8014214:	899b      	ldrh	r3, [r3, #12]
 8014216:	b29b      	uxth	r3, r3
 8014218:	4618      	mov	r0, r3
 801421a:	f7fa ff19 	bl	800f050 <lwip_htons>
 801421e:	4603      	mov	r3, r0
 8014220:	b2db      	uxtb	r3, r3
 8014222:	f003 0301 	and.w	r3, r3, #1
 8014226:	2b00      	cmp	r3, #0
 8014228:	d03d      	beq.n	80142a6 <tcp_receive+0x8aa>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 801422a:	4b17      	ldr	r3, [pc, #92]	; (8014288 <tcp_receive+0x88c>)
 801422c:	68db      	ldr	r3, [r3, #12]
 801422e:	899b      	ldrh	r3, [r3, #12]
 8014230:	b29b      	uxth	r3, r3
 8014232:	4618      	mov	r0, r3
 8014234:	f7fa ff0c 	bl	800f050 <lwip_htons>
 8014238:	4603      	mov	r3, r0
 801423a:	b2db      	uxtb	r3, r3
 801423c:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8014240:	2b00      	cmp	r3, #0
 8014242:	d130      	bne.n	80142a6 <tcp_receive+0x8aa>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8014244:	4b10      	ldr	r3, [pc, #64]	; (8014288 <tcp_receive+0x88c>)
 8014246:	68db      	ldr	r3, [r3, #12]
 8014248:	899b      	ldrh	r3, [r3, #12]
 801424a:	b29c      	uxth	r4, r3
 801424c:	2001      	movs	r0, #1
 801424e:	f7fa feff 	bl	800f050 <lwip_htons>
 8014252:	4603      	mov	r3, r0
 8014254:	461a      	mov	r2, r3
 8014256:	4b0c      	ldr	r3, [pc, #48]	; (8014288 <tcp_receive+0x88c>)
 8014258:	68db      	ldr	r3, [r3, #12]
 801425a:	4322      	orrs	r2, r4
 801425c:	b292      	uxth	r2, r2
 801425e:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8014260:	4b09      	ldr	r3, [pc, #36]	; (8014288 <tcp_receive+0x88c>)
 8014262:	891c      	ldrh	r4, [r3, #8]
 8014264:	4b08      	ldr	r3, [pc, #32]	; (8014288 <tcp_receive+0x88c>)
 8014266:	68db      	ldr	r3, [r3, #12]
 8014268:	899b      	ldrh	r3, [r3, #12]
 801426a:	b29b      	uxth	r3, r3
 801426c:	4618      	mov	r0, r3
 801426e:	f7fa feef 	bl	800f050 <lwip_htons>
 8014272:	4603      	mov	r3, r0
 8014274:	b2db      	uxtb	r3, r3
 8014276:	f003 0303 	and.w	r3, r3, #3
 801427a:	2b00      	cmp	r3, #0
 801427c:	d00e      	beq.n	801429c <tcp_receive+0x8a0>
 801427e:	2301      	movs	r3, #1
 8014280:	e00d      	b.n	801429e <tcp_receive+0x8a2>
 8014282:	bf00      	nop
 8014284:	20008100 	.word	0x20008100
 8014288:	200080e0 	.word	0x200080e0
 801428c:	2000810a 	.word	0x2000810a
 8014290:	0801d08c 	.word	0x0801d08c
 8014294:	0801d434 	.word	0x0801d434
 8014298:	0801d0d8 	.word	0x0801d0d8
 801429c:	2300      	movs	r3, #0
 801429e:	4423      	add	r3, r4
 80142a0:	b29a      	uxth	r2, r3
 80142a2:	4b98      	ldr	r3, [pc, #608]	; (8014504 <tcp_receive+0xb08>)
 80142a4:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 80142a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80142a8:	613b      	str	r3, [r7, #16]
              next = next->next;
 80142aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80142ac:	681b      	ldr	r3, [r3, #0]
 80142ae:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 80142b0:	6938      	ldr	r0, [r7, #16]
 80142b2:	f7fd fd36 	bl	8011d22 <tcp_seg_free>
            while (next &&
 80142b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80142b8:	2b00      	cmp	r3, #0
 80142ba:	d00e      	beq.n	80142da <tcp_receive+0x8de>
                   TCP_SEQ_GEQ(seqno + tcplen,
 80142bc:	4b91      	ldr	r3, [pc, #580]	; (8014504 <tcp_receive+0xb08>)
 80142be:	881b      	ldrh	r3, [r3, #0]
 80142c0:	461a      	mov	r2, r3
 80142c2:	4b91      	ldr	r3, [pc, #580]	; (8014508 <tcp_receive+0xb0c>)
 80142c4:	681b      	ldr	r3, [r3, #0]
 80142c6:	441a      	add	r2, r3
 80142c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80142ca:	68db      	ldr	r3, [r3, #12]
 80142cc:	685b      	ldr	r3, [r3, #4]
 80142ce:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80142d0:	8909      	ldrh	r1, [r1, #8]
 80142d2:	440b      	add	r3, r1
 80142d4:	1ad3      	subs	r3, r2, r3
            while (next &&
 80142d6:	2b00      	cmp	r3, #0
 80142d8:	da9a      	bge.n	8014210 <tcp_receive+0x814>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 80142da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80142dc:	2b00      	cmp	r3, #0
 80142de:	d059      	beq.n	8014394 <tcp_receive+0x998>
                TCP_SEQ_GT(seqno + tcplen,
 80142e0:	4b88      	ldr	r3, [pc, #544]	; (8014504 <tcp_receive+0xb08>)
 80142e2:	881b      	ldrh	r3, [r3, #0]
 80142e4:	461a      	mov	r2, r3
 80142e6:	4b88      	ldr	r3, [pc, #544]	; (8014508 <tcp_receive+0xb0c>)
 80142e8:	681b      	ldr	r3, [r3, #0]
 80142ea:	441a      	add	r2, r3
 80142ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80142ee:	68db      	ldr	r3, [r3, #12]
 80142f0:	685b      	ldr	r3, [r3, #4]
 80142f2:	1ad3      	subs	r3, r2, r3
            if (next &&
 80142f4:	2b00      	cmp	r3, #0
 80142f6:	dd4d      	ble.n	8014394 <tcp_receive+0x998>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 80142f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80142fa:	68db      	ldr	r3, [r3, #12]
 80142fc:	685b      	ldr	r3, [r3, #4]
 80142fe:	b29a      	uxth	r2, r3
 8014300:	4b81      	ldr	r3, [pc, #516]	; (8014508 <tcp_receive+0xb0c>)
 8014302:	681b      	ldr	r3, [r3, #0]
 8014304:	b29b      	uxth	r3, r3
 8014306:	1ad3      	subs	r3, r2, r3
 8014308:	b29a      	uxth	r2, r3
 801430a:	4b80      	ldr	r3, [pc, #512]	; (801450c <tcp_receive+0xb10>)
 801430c:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801430e:	4b7f      	ldr	r3, [pc, #508]	; (801450c <tcp_receive+0xb10>)
 8014310:	68db      	ldr	r3, [r3, #12]
 8014312:	899b      	ldrh	r3, [r3, #12]
 8014314:	b29b      	uxth	r3, r3
 8014316:	4618      	mov	r0, r3
 8014318:	f7fa fe9a 	bl	800f050 <lwip_htons>
 801431c:	4603      	mov	r3, r0
 801431e:	b2db      	uxtb	r3, r3
 8014320:	f003 0302 	and.w	r3, r3, #2
 8014324:	2b00      	cmp	r3, #0
 8014326:	d005      	beq.n	8014334 <tcp_receive+0x938>
                inseg.len -= 1;
 8014328:	4b78      	ldr	r3, [pc, #480]	; (801450c <tcp_receive+0xb10>)
 801432a:	891b      	ldrh	r3, [r3, #8]
 801432c:	3b01      	subs	r3, #1
 801432e:	b29a      	uxth	r2, r3
 8014330:	4b76      	ldr	r3, [pc, #472]	; (801450c <tcp_receive+0xb10>)
 8014332:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8014334:	4b75      	ldr	r3, [pc, #468]	; (801450c <tcp_receive+0xb10>)
 8014336:	685b      	ldr	r3, [r3, #4]
 8014338:	4a74      	ldr	r2, [pc, #464]	; (801450c <tcp_receive+0xb10>)
 801433a:	8912      	ldrh	r2, [r2, #8]
 801433c:	4611      	mov	r1, r2
 801433e:	4618      	mov	r0, r3
 8014340:	f7fc f8f6 	bl	8010530 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8014344:	4b71      	ldr	r3, [pc, #452]	; (801450c <tcp_receive+0xb10>)
 8014346:	891c      	ldrh	r4, [r3, #8]
 8014348:	4b70      	ldr	r3, [pc, #448]	; (801450c <tcp_receive+0xb10>)
 801434a:	68db      	ldr	r3, [r3, #12]
 801434c:	899b      	ldrh	r3, [r3, #12]
 801434e:	b29b      	uxth	r3, r3
 8014350:	4618      	mov	r0, r3
 8014352:	f7fa fe7d 	bl	800f050 <lwip_htons>
 8014356:	4603      	mov	r3, r0
 8014358:	b2db      	uxtb	r3, r3
 801435a:	f003 0303 	and.w	r3, r3, #3
 801435e:	2b00      	cmp	r3, #0
 8014360:	d001      	beq.n	8014366 <tcp_receive+0x96a>
 8014362:	2301      	movs	r3, #1
 8014364:	e000      	b.n	8014368 <tcp_receive+0x96c>
 8014366:	2300      	movs	r3, #0
 8014368:	4423      	add	r3, r4
 801436a:	b29a      	uxth	r2, r3
 801436c:	4b65      	ldr	r3, [pc, #404]	; (8014504 <tcp_receive+0xb08>)
 801436e:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8014370:	4b64      	ldr	r3, [pc, #400]	; (8014504 <tcp_receive+0xb08>)
 8014372:	881b      	ldrh	r3, [r3, #0]
 8014374:	461a      	mov	r2, r3
 8014376:	4b64      	ldr	r3, [pc, #400]	; (8014508 <tcp_receive+0xb0c>)
 8014378:	681b      	ldr	r3, [r3, #0]
 801437a:	441a      	add	r2, r3
 801437c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801437e:	68db      	ldr	r3, [r3, #12]
 8014380:	685b      	ldr	r3, [r3, #4]
 8014382:	429a      	cmp	r2, r3
 8014384:	d006      	beq.n	8014394 <tcp_receive+0x998>
 8014386:	4b62      	ldr	r3, [pc, #392]	; (8014510 <tcp_receive+0xb14>)
 8014388:	f240 52fc 	movw	r2, #1532	; 0x5fc
 801438c:	4961      	ldr	r1, [pc, #388]	; (8014514 <tcp_receive+0xb18>)
 801438e:	4862      	ldr	r0, [pc, #392]	; (8014518 <tcp_receive+0xb1c>)
 8014390:	f005 f926 	bl	80195e0 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8014394:	687b      	ldr	r3, [r7, #4]
 8014396:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8014398:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 801439a:	4b5a      	ldr	r3, [pc, #360]	; (8014504 <tcp_receive+0xb08>)
 801439c:	881b      	ldrh	r3, [r3, #0]
 801439e:	461a      	mov	r2, r3
 80143a0:	4b59      	ldr	r3, [pc, #356]	; (8014508 <tcp_receive+0xb0c>)
 80143a2:	681b      	ldr	r3, [r3, #0]
 80143a4:	441a      	add	r2, r3
 80143a6:	687b      	ldr	r3, [r7, #4]
 80143a8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 80143aa:	687b      	ldr	r3, [r7, #4]
 80143ac:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80143ae:	4b55      	ldr	r3, [pc, #340]	; (8014504 <tcp_receive+0xb08>)
 80143b0:	881b      	ldrh	r3, [r3, #0]
 80143b2:	429a      	cmp	r2, r3
 80143b4:	d206      	bcs.n	80143c4 <tcp_receive+0x9c8>
 80143b6:	4b56      	ldr	r3, [pc, #344]	; (8014510 <tcp_receive+0xb14>)
 80143b8:	f240 6207 	movw	r2, #1543	; 0x607
 80143bc:	4957      	ldr	r1, [pc, #348]	; (801451c <tcp_receive+0xb20>)
 80143be:	4856      	ldr	r0, [pc, #344]	; (8014518 <tcp_receive+0xb1c>)
 80143c0:	f005 f90e 	bl	80195e0 <iprintf>
        pcb->rcv_wnd -= tcplen;
 80143c4:	687b      	ldr	r3, [r7, #4]
 80143c6:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80143c8:	4b4e      	ldr	r3, [pc, #312]	; (8014504 <tcp_receive+0xb08>)
 80143ca:	881b      	ldrh	r3, [r3, #0]
 80143cc:	1ad3      	subs	r3, r2, r3
 80143ce:	b29a      	uxth	r2, r3
 80143d0:	687b      	ldr	r3, [r7, #4]
 80143d2:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 80143d4:	6878      	ldr	r0, [r7, #4]
 80143d6:	f7fc ffc5 	bl	8011364 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 80143da:	4b4c      	ldr	r3, [pc, #304]	; (801450c <tcp_receive+0xb10>)
 80143dc:	685b      	ldr	r3, [r3, #4]
 80143de:	891b      	ldrh	r3, [r3, #8]
 80143e0:	2b00      	cmp	r3, #0
 80143e2:	d006      	beq.n	80143f2 <tcp_receive+0x9f6>
          recv_data = inseg.p;
 80143e4:	4b49      	ldr	r3, [pc, #292]	; (801450c <tcp_receive+0xb10>)
 80143e6:	685b      	ldr	r3, [r3, #4]
 80143e8:	4a4d      	ldr	r2, [pc, #308]	; (8014520 <tcp_receive+0xb24>)
 80143ea:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 80143ec:	4b47      	ldr	r3, [pc, #284]	; (801450c <tcp_receive+0xb10>)
 80143ee:	2200      	movs	r2, #0
 80143f0:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80143f2:	4b46      	ldr	r3, [pc, #280]	; (801450c <tcp_receive+0xb10>)
 80143f4:	68db      	ldr	r3, [r3, #12]
 80143f6:	899b      	ldrh	r3, [r3, #12]
 80143f8:	b29b      	uxth	r3, r3
 80143fa:	4618      	mov	r0, r3
 80143fc:	f7fa fe28 	bl	800f050 <lwip_htons>
 8014400:	4603      	mov	r3, r0
 8014402:	b2db      	uxtb	r3, r3
 8014404:	f003 0301 	and.w	r3, r3, #1
 8014408:	2b00      	cmp	r3, #0
 801440a:	f000 80b8 	beq.w	801457e <tcp_receive+0xb82>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 801440e:	4b45      	ldr	r3, [pc, #276]	; (8014524 <tcp_receive+0xb28>)
 8014410:	781b      	ldrb	r3, [r3, #0]
 8014412:	f043 0320 	orr.w	r3, r3, #32
 8014416:	b2da      	uxtb	r2, r3
 8014418:	4b42      	ldr	r3, [pc, #264]	; (8014524 <tcp_receive+0xb28>)
 801441a:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 801441c:	e0af      	b.n	801457e <tcp_receive+0xb82>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 801441e:	687b      	ldr	r3, [r7, #4]
 8014420:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014422:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8014424:	687b      	ldr	r3, [r7, #4]
 8014426:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014428:	68db      	ldr	r3, [r3, #12]
 801442a:	685b      	ldr	r3, [r3, #4]
 801442c:	4a36      	ldr	r2, [pc, #216]	; (8014508 <tcp_receive+0xb0c>)
 801442e:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8014430:	68bb      	ldr	r3, [r7, #8]
 8014432:	891b      	ldrh	r3, [r3, #8]
 8014434:	461c      	mov	r4, r3
 8014436:	68bb      	ldr	r3, [r7, #8]
 8014438:	68db      	ldr	r3, [r3, #12]
 801443a:	899b      	ldrh	r3, [r3, #12]
 801443c:	b29b      	uxth	r3, r3
 801443e:	4618      	mov	r0, r3
 8014440:	f7fa fe06 	bl	800f050 <lwip_htons>
 8014444:	4603      	mov	r3, r0
 8014446:	b2db      	uxtb	r3, r3
 8014448:	f003 0303 	and.w	r3, r3, #3
 801444c:	2b00      	cmp	r3, #0
 801444e:	d001      	beq.n	8014454 <tcp_receive+0xa58>
 8014450:	2301      	movs	r3, #1
 8014452:	e000      	b.n	8014456 <tcp_receive+0xa5a>
 8014454:	2300      	movs	r3, #0
 8014456:	191a      	adds	r2, r3, r4
 8014458:	687b      	ldr	r3, [r7, #4]
 801445a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801445c:	441a      	add	r2, r3
 801445e:	687b      	ldr	r3, [r7, #4]
 8014460:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8014462:	687b      	ldr	r3, [r7, #4]
 8014464:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8014466:	461c      	mov	r4, r3
 8014468:	68bb      	ldr	r3, [r7, #8]
 801446a:	891b      	ldrh	r3, [r3, #8]
 801446c:	461d      	mov	r5, r3
 801446e:	68bb      	ldr	r3, [r7, #8]
 8014470:	68db      	ldr	r3, [r3, #12]
 8014472:	899b      	ldrh	r3, [r3, #12]
 8014474:	b29b      	uxth	r3, r3
 8014476:	4618      	mov	r0, r3
 8014478:	f7fa fdea 	bl	800f050 <lwip_htons>
 801447c:	4603      	mov	r3, r0
 801447e:	b2db      	uxtb	r3, r3
 8014480:	f003 0303 	and.w	r3, r3, #3
 8014484:	2b00      	cmp	r3, #0
 8014486:	d001      	beq.n	801448c <tcp_receive+0xa90>
 8014488:	2301      	movs	r3, #1
 801448a:	e000      	b.n	801448e <tcp_receive+0xa92>
 801448c:	2300      	movs	r3, #0
 801448e:	442b      	add	r3, r5
 8014490:	429c      	cmp	r4, r3
 8014492:	d206      	bcs.n	80144a2 <tcp_receive+0xaa6>
 8014494:	4b1e      	ldr	r3, [pc, #120]	; (8014510 <tcp_receive+0xb14>)
 8014496:	f240 622b 	movw	r2, #1579	; 0x62b
 801449a:	4923      	ldr	r1, [pc, #140]	; (8014528 <tcp_receive+0xb2c>)
 801449c:	481e      	ldr	r0, [pc, #120]	; (8014518 <tcp_receive+0xb1c>)
 801449e:	f005 f89f 	bl	80195e0 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 80144a2:	68bb      	ldr	r3, [r7, #8]
 80144a4:	891b      	ldrh	r3, [r3, #8]
 80144a6:	461c      	mov	r4, r3
 80144a8:	68bb      	ldr	r3, [r7, #8]
 80144aa:	68db      	ldr	r3, [r3, #12]
 80144ac:	899b      	ldrh	r3, [r3, #12]
 80144ae:	b29b      	uxth	r3, r3
 80144b0:	4618      	mov	r0, r3
 80144b2:	f7fa fdcd 	bl	800f050 <lwip_htons>
 80144b6:	4603      	mov	r3, r0
 80144b8:	b2db      	uxtb	r3, r3
 80144ba:	f003 0303 	and.w	r3, r3, #3
 80144be:	2b00      	cmp	r3, #0
 80144c0:	d001      	beq.n	80144c6 <tcp_receive+0xaca>
 80144c2:	2301      	movs	r3, #1
 80144c4:	e000      	b.n	80144c8 <tcp_receive+0xacc>
 80144c6:	2300      	movs	r3, #0
 80144c8:	1919      	adds	r1, r3, r4
 80144ca:	687b      	ldr	r3, [r7, #4]
 80144cc:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80144ce:	b28b      	uxth	r3, r1
 80144d0:	1ad3      	subs	r3, r2, r3
 80144d2:	b29a      	uxth	r2, r3
 80144d4:	687b      	ldr	r3, [r7, #4]
 80144d6:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 80144d8:	6878      	ldr	r0, [r7, #4]
 80144da:	f7fc ff43 	bl	8011364 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 80144de:	68bb      	ldr	r3, [r7, #8]
 80144e0:	685b      	ldr	r3, [r3, #4]
 80144e2:	891b      	ldrh	r3, [r3, #8]
 80144e4:	2b00      	cmp	r3, #0
 80144e6:	d028      	beq.n	801453a <tcp_receive+0xb3e>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 80144e8:	4b0d      	ldr	r3, [pc, #52]	; (8014520 <tcp_receive+0xb24>)
 80144ea:	681b      	ldr	r3, [r3, #0]
 80144ec:	2b00      	cmp	r3, #0
 80144ee:	d01d      	beq.n	801452c <tcp_receive+0xb30>
              pbuf_cat(recv_data, cseg->p);
 80144f0:	4b0b      	ldr	r3, [pc, #44]	; (8014520 <tcp_receive+0xb24>)
 80144f2:	681a      	ldr	r2, [r3, #0]
 80144f4:	68bb      	ldr	r3, [r7, #8]
 80144f6:	685b      	ldr	r3, [r3, #4]
 80144f8:	4619      	mov	r1, r3
 80144fa:	4610      	mov	r0, r2
 80144fc:	f7fc fa60 	bl	80109c0 <pbuf_cat>
 8014500:	e018      	b.n	8014534 <tcp_receive+0xb38>
 8014502:	bf00      	nop
 8014504:	2000810a 	.word	0x2000810a
 8014508:	20008100 	.word	0x20008100
 801450c:	200080e0 	.word	0x200080e0
 8014510:	0801d08c 	.word	0x0801d08c
 8014514:	0801d46c 	.word	0x0801d46c
 8014518:	0801d0d8 	.word	0x0801d0d8
 801451c:	0801d4a8 	.word	0x0801d4a8
 8014520:	20008110 	.word	0x20008110
 8014524:	2000810d 	.word	0x2000810d
 8014528:	0801d4c8 	.word	0x0801d4c8
            } else {
              recv_data = cseg->p;
 801452c:	68bb      	ldr	r3, [r7, #8]
 801452e:	685b      	ldr	r3, [r3, #4]
 8014530:	4a70      	ldr	r2, [pc, #448]	; (80146f4 <tcp_receive+0xcf8>)
 8014532:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8014534:	68bb      	ldr	r3, [r7, #8]
 8014536:	2200      	movs	r2, #0
 8014538:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801453a:	68bb      	ldr	r3, [r7, #8]
 801453c:	68db      	ldr	r3, [r3, #12]
 801453e:	899b      	ldrh	r3, [r3, #12]
 8014540:	b29b      	uxth	r3, r3
 8014542:	4618      	mov	r0, r3
 8014544:	f7fa fd84 	bl	800f050 <lwip_htons>
 8014548:	4603      	mov	r3, r0
 801454a:	b2db      	uxtb	r3, r3
 801454c:	f003 0301 	and.w	r3, r3, #1
 8014550:	2b00      	cmp	r3, #0
 8014552:	d00d      	beq.n	8014570 <tcp_receive+0xb74>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8014554:	4b68      	ldr	r3, [pc, #416]	; (80146f8 <tcp_receive+0xcfc>)
 8014556:	781b      	ldrb	r3, [r3, #0]
 8014558:	f043 0320 	orr.w	r3, r3, #32
 801455c:	b2da      	uxtb	r2, r3
 801455e:	4b66      	ldr	r3, [pc, #408]	; (80146f8 <tcp_receive+0xcfc>)
 8014560:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8014562:	687b      	ldr	r3, [r7, #4]
 8014564:	7d1b      	ldrb	r3, [r3, #20]
 8014566:	2b04      	cmp	r3, #4
 8014568:	d102      	bne.n	8014570 <tcp_receive+0xb74>
              pcb->state = CLOSE_WAIT;
 801456a:	687b      	ldr	r3, [r7, #4]
 801456c:	2207      	movs	r2, #7
 801456e:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8014570:	68bb      	ldr	r3, [r7, #8]
 8014572:	681a      	ldr	r2, [r3, #0]
 8014574:	687b      	ldr	r3, [r7, #4]
 8014576:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 8014578:	68b8      	ldr	r0, [r7, #8]
 801457a:	f7fd fbd2 	bl	8011d22 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 801457e:	687b      	ldr	r3, [r7, #4]
 8014580:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014582:	2b00      	cmp	r3, #0
 8014584:	d008      	beq.n	8014598 <tcp_receive+0xb9c>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8014586:	687b      	ldr	r3, [r7, #4]
 8014588:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801458a:	68db      	ldr	r3, [r3, #12]
 801458c:	685a      	ldr	r2, [r3, #4]
 801458e:	687b      	ldr	r3, [r7, #4]
 8014590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 8014592:	429a      	cmp	r2, r3
 8014594:	f43f af43 	beq.w	801441e <tcp_receive+0xa22>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8014598:	687b      	ldr	r3, [r7, #4]
 801459a:	8b5b      	ldrh	r3, [r3, #26]
 801459c:	f003 0301 	and.w	r3, r3, #1
 80145a0:	2b00      	cmp	r3, #0
 80145a2:	d00e      	beq.n	80145c2 <tcp_receive+0xbc6>
 80145a4:	687b      	ldr	r3, [r7, #4]
 80145a6:	8b5b      	ldrh	r3, [r3, #26]
 80145a8:	f023 0301 	bic.w	r3, r3, #1
 80145ac:	b29a      	uxth	r2, r3
 80145ae:	687b      	ldr	r3, [r7, #4]
 80145b0:	835a      	strh	r2, [r3, #26]
 80145b2:	687b      	ldr	r3, [r7, #4]
 80145b4:	8b5b      	ldrh	r3, [r3, #26]
 80145b6:	f043 0302 	orr.w	r3, r3, #2
 80145ba:	b29a      	uxth	r2, r3
 80145bc:	687b      	ldr	r3, [r7, #4]
 80145be:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80145c0:	e188      	b.n	80148d4 <tcp_receive+0xed8>
        tcp_ack(pcb);
 80145c2:	687b      	ldr	r3, [r7, #4]
 80145c4:	8b5b      	ldrh	r3, [r3, #26]
 80145c6:	f043 0301 	orr.w	r3, r3, #1
 80145ca:	b29a      	uxth	r2, r3
 80145cc:	687b      	ldr	r3, [r7, #4]
 80145ce:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80145d0:	e180      	b.n	80148d4 <tcp_receive+0xed8>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 80145d2:	687b      	ldr	r3, [r7, #4]
 80145d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80145d6:	2b00      	cmp	r3, #0
 80145d8:	d106      	bne.n	80145e8 <tcp_receive+0xbec>
          pcb->ooseq = tcp_seg_copy(&inseg);
 80145da:	4848      	ldr	r0, [pc, #288]	; (80146fc <tcp_receive+0xd00>)
 80145dc:	f7fd fbba 	bl	8011d54 <tcp_seg_copy>
 80145e0:	4602      	mov	r2, r0
 80145e2:	687b      	ldr	r3, [r7, #4]
 80145e4:	675a      	str	r2, [r3, #116]	; 0x74
 80145e6:	e16d      	b.n	80148c4 <tcp_receive+0xec8>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 80145e8:	2300      	movs	r3, #0
 80145ea:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80145ec:	687b      	ldr	r3, [r7, #4]
 80145ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80145f0:	63bb      	str	r3, [r7, #56]	; 0x38
 80145f2:	e157      	b.n	80148a4 <tcp_receive+0xea8>
            if (seqno == next->tcphdr->seqno) {
 80145f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80145f6:	68db      	ldr	r3, [r3, #12]
 80145f8:	685a      	ldr	r2, [r3, #4]
 80145fa:	4b41      	ldr	r3, [pc, #260]	; (8014700 <tcp_receive+0xd04>)
 80145fc:	681b      	ldr	r3, [r3, #0]
 80145fe:	429a      	cmp	r2, r3
 8014600:	d11d      	bne.n	801463e <tcp_receive+0xc42>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 8014602:	4b3e      	ldr	r3, [pc, #248]	; (80146fc <tcp_receive+0xd00>)
 8014604:	891a      	ldrh	r2, [r3, #8]
 8014606:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014608:	891b      	ldrh	r3, [r3, #8]
 801460a:	429a      	cmp	r2, r3
 801460c:	f240 814f 	bls.w	80148ae <tcp_receive+0xeb2>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8014610:	483a      	ldr	r0, [pc, #232]	; (80146fc <tcp_receive+0xd00>)
 8014612:	f7fd fb9f 	bl	8011d54 <tcp_seg_copy>
 8014616:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 8014618:	697b      	ldr	r3, [r7, #20]
 801461a:	2b00      	cmp	r3, #0
 801461c:	f000 8149 	beq.w	80148b2 <tcp_receive+0xeb6>
                  if (prev != NULL) {
 8014620:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014622:	2b00      	cmp	r3, #0
 8014624:	d003      	beq.n	801462e <tcp_receive+0xc32>
                    prev->next = cseg;
 8014626:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014628:	697a      	ldr	r2, [r7, #20]
 801462a:	601a      	str	r2, [r3, #0]
 801462c:	e002      	b.n	8014634 <tcp_receive+0xc38>
                  } else {
                    pcb->ooseq = cseg;
 801462e:	687b      	ldr	r3, [r7, #4]
 8014630:	697a      	ldr	r2, [r7, #20]
 8014632:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8014634:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8014636:	6978      	ldr	r0, [r7, #20]
 8014638:	f7ff f8dc 	bl	80137f4 <tcp_oos_insert_segment>
                }
                break;
 801463c:	e139      	b.n	80148b2 <tcp_receive+0xeb6>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 801463e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014640:	2b00      	cmp	r3, #0
 8014642:	d117      	bne.n	8014674 <tcp_receive+0xc78>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8014644:	4b2e      	ldr	r3, [pc, #184]	; (8014700 <tcp_receive+0xd04>)
 8014646:	681a      	ldr	r2, [r3, #0]
 8014648:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801464a:	68db      	ldr	r3, [r3, #12]
 801464c:	685b      	ldr	r3, [r3, #4]
 801464e:	1ad3      	subs	r3, r2, r3
 8014650:	2b00      	cmp	r3, #0
 8014652:	da57      	bge.n	8014704 <tcp_receive+0xd08>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8014654:	4829      	ldr	r0, [pc, #164]	; (80146fc <tcp_receive+0xd00>)
 8014656:	f7fd fb7d 	bl	8011d54 <tcp_seg_copy>
 801465a:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 801465c:	69bb      	ldr	r3, [r7, #24]
 801465e:	2b00      	cmp	r3, #0
 8014660:	f000 8129 	beq.w	80148b6 <tcp_receive+0xeba>
                    pcb->ooseq = cseg;
 8014664:	687b      	ldr	r3, [r7, #4]
 8014666:	69ba      	ldr	r2, [r7, #24]
 8014668:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 801466a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801466c:	69b8      	ldr	r0, [r7, #24]
 801466e:	f7ff f8c1 	bl	80137f4 <tcp_oos_insert_segment>
                  }
                  break;
 8014672:	e120      	b.n	80148b6 <tcp_receive+0xeba>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8014674:	4b22      	ldr	r3, [pc, #136]	; (8014700 <tcp_receive+0xd04>)
 8014676:	681a      	ldr	r2, [r3, #0]
 8014678:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801467a:	68db      	ldr	r3, [r3, #12]
 801467c:	685b      	ldr	r3, [r3, #4]
 801467e:	1ad3      	subs	r3, r2, r3
 8014680:	3b01      	subs	r3, #1
 8014682:	2b00      	cmp	r3, #0
 8014684:	db3e      	blt.n	8014704 <tcp_receive+0xd08>
 8014686:	4b1e      	ldr	r3, [pc, #120]	; (8014700 <tcp_receive+0xd04>)
 8014688:	681a      	ldr	r2, [r3, #0]
 801468a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801468c:	68db      	ldr	r3, [r3, #12]
 801468e:	685b      	ldr	r3, [r3, #4]
 8014690:	1ad3      	subs	r3, r2, r3
 8014692:	3301      	adds	r3, #1
 8014694:	2b00      	cmp	r3, #0
 8014696:	dc35      	bgt.n	8014704 <tcp_receive+0xd08>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8014698:	4818      	ldr	r0, [pc, #96]	; (80146fc <tcp_receive+0xd00>)
 801469a:	f7fd fb5b 	bl	8011d54 <tcp_seg_copy>
 801469e:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 80146a0:	69fb      	ldr	r3, [r7, #28]
 80146a2:	2b00      	cmp	r3, #0
 80146a4:	f000 8109 	beq.w	80148ba <tcp_receive+0xebe>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 80146a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80146aa:	68db      	ldr	r3, [r3, #12]
 80146ac:	685b      	ldr	r3, [r3, #4]
 80146ae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80146b0:	8912      	ldrh	r2, [r2, #8]
 80146b2:	441a      	add	r2, r3
 80146b4:	4b12      	ldr	r3, [pc, #72]	; (8014700 <tcp_receive+0xd04>)
 80146b6:	681b      	ldr	r3, [r3, #0]
 80146b8:	1ad3      	subs	r3, r2, r3
 80146ba:	2b00      	cmp	r3, #0
 80146bc:	dd12      	ble.n	80146e4 <tcp_receive+0xce8>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 80146be:	4b10      	ldr	r3, [pc, #64]	; (8014700 <tcp_receive+0xd04>)
 80146c0:	681b      	ldr	r3, [r3, #0]
 80146c2:	b29a      	uxth	r2, r3
 80146c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80146c6:	68db      	ldr	r3, [r3, #12]
 80146c8:	685b      	ldr	r3, [r3, #4]
 80146ca:	b29b      	uxth	r3, r3
 80146cc:	1ad3      	subs	r3, r2, r3
 80146ce:	b29a      	uxth	r2, r3
 80146d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80146d2:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 80146d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80146d6:	685a      	ldr	r2, [r3, #4]
 80146d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80146da:	891b      	ldrh	r3, [r3, #8]
 80146dc:	4619      	mov	r1, r3
 80146de:	4610      	mov	r0, r2
 80146e0:	f7fb ff26 	bl	8010530 <pbuf_realloc>
                    }
                    prev->next = cseg;
 80146e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80146e6:	69fa      	ldr	r2, [r7, #28]
 80146e8:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 80146ea:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80146ec:	69f8      	ldr	r0, [r7, #28]
 80146ee:	f7ff f881 	bl	80137f4 <tcp_oos_insert_segment>
                  }
                  break;
 80146f2:	e0e2      	b.n	80148ba <tcp_receive+0xebe>
 80146f4:	20008110 	.word	0x20008110
 80146f8:	2000810d 	.word	0x2000810d
 80146fc:	200080e0 	.word	0x200080e0
 8014700:	20008100 	.word	0x20008100
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8014704:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014706:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8014708:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801470a:	681b      	ldr	r3, [r3, #0]
 801470c:	2b00      	cmp	r3, #0
 801470e:	f040 80c6 	bne.w	801489e <tcp_receive+0xea2>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8014712:	4b80      	ldr	r3, [pc, #512]	; (8014914 <tcp_receive+0xf18>)
 8014714:	681a      	ldr	r2, [r3, #0]
 8014716:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014718:	68db      	ldr	r3, [r3, #12]
 801471a:	685b      	ldr	r3, [r3, #4]
 801471c:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 801471e:	2b00      	cmp	r3, #0
 8014720:	f340 80bd 	ble.w	801489e <tcp_receive+0xea2>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8014724:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014726:	68db      	ldr	r3, [r3, #12]
 8014728:	899b      	ldrh	r3, [r3, #12]
 801472a:	b29b      	uxth	r3, r3
 801472c:	4618      	mov	r0, r3
 801472e:	f7fa fc8f 	bl	800f050 <lwip_htons>
 8014732:	4603      	mov	r3, r0
 8014734:	b2db      	uxtb	r3, r3
 8014736:	f003 0301 	and.w	r3, r3, #1
 801473a:	2b00      	cmp	r3, #0
 801473c:	f040 80bf 	bne.w	80148be <tcp_receive+0xec2>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8014740:	4875      	ldr	r0, [pc, #468]	; (8014918 <tcp_receive+0xf1c>)
 8014742:	f7fd fb07 	bl	8011d54 <tcp_seg_copy>
 8014746:	4602      	mov	r2, r0
 8014748:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801474a:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 801474c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801474e:	681b      	ldr	r3, [r3, #0]
 8014750:	2b00      	cmp	r3, #0
 8014752:	f000 80b6 	beq.w	80148c2 <tcp_receive+0xec6>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8014756:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014758:	68db      	ldr	r3, [r3, #12]
 801475a:	685b      	ldr	r3, [r3, #4]
 801475c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801475e:	8912      	ldrh	r2, [r2, #8]
 8014760:	441a      	add	r2, r3
 8014762:	4b6c      	ldr	r3, [pc, #432]	; (8014914 <tcp_receive+0xf18>)
 8014764:	681b      	ldr	r3, [r3, #0]
 8014766:	1ad3      	subs	r3, r2, r3
 8014768:	2b00      	cmp	r3, #0
 801476a:	dd12      	ble.n	8014792 <tcp_receive+0xd96>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 801476c:	4b69      	ldr	r3, [pc, #420]	; (8014914 <tcp_receive+0xf18>)
 801476e:	681b      	ldr	r3, [r3, #0]
 8014770:	b29a      	uxth	r2, r3
 8014772:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014774:	68db      	ldr	r3, [r3, #12]
 8014776:	685b      	ldr	r3, [r3, #4]
 8014778:	b29b      	uxth	r3, r3
 801477a:	1ad3      	subs	r3, r2, r3
 801477c:	b29a      	uxth	r2, r3
 801477e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014780:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 8014782:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014784:	685a      	ldr	r2, [r3, #4]
 8014786:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014788:	891b      	ldrh	r3, [r3, #8]
 801478a:	4619      	mov	r1, r3
 801478c:	4610      	mov	r0, r2
 801478e:	f7fb fecf 	bl	8010530 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 8014792:	4b62      	ldr	r3, [pc, #392]	; (801491c <tcp_receive+0xf20>)
 8014794:	881b      	ldrh	r3, [r3, #0]
 8014796:	461a      	mov	r2, r3
 8014798:	4b5e      	ldr	r3, [pc, #376]	; (8014914 <tcp_receive+0xf18>)
 801479a:	681b      	ldr	r3, [r3, #0]
 801479c:	441a      	add	r2, r3
 801479e:	687b      	ldr	r3, [r7, #4]
 80147a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80147a2:	6879      	ldr	r1, [r7, #4]
 80147a4:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80147a6:	440b      	add	r3, r1
 80147a8:	1ad3      	subs	r3, r2, r3
 80147aa:	2b00      	cmp	r3, #0
 80147ac:	f340 8089 	ble.w	80148c2 <tcp_receive+0xec6>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 80147b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80147b2:	681b      	ldr	r3, [r3, #0]
 80147b4:	68db      	ldr	r3, [r3, #12]
 80147b6:	899b      	ldrh	r3, [r3, #12]
 80147b8:	b29b      	uxth	r3, r3
 80147ba:	4618      	mov	r0, r3
 80147bc:	f7fa fc48 	bl	800f050 <lwip_htons>
 80147c0:	4603      	mov	r3, r0
 80147c2:	b2db      	uxtb	r3, r3
 80147c4:	f003 0301 	and.w	r3, r3, #1
 80147c8:	2b00      	cmp	r3, #0
 80147ca:	d022      	beq.n	8014812 <tcp_receive+0xe16>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 80147cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80147ce:	681b      	ldr	r3, [r3, #0]
 80147d0:	68db      	ldr	r3, [r3, #12]
 80147d2:	899b      	ldrh	r3, [r3, #12]
 80147d4:	b29b      	uxth	r3, r3
 80147d6:	b21b      	sxth	r3, r3
 80147d8:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80147dc:	b21c      	sxth	r4, r3
 80147de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80147e0:	681b      	ldr	r3, [r3, #0]
 80147e2:	68db      	ldr	r3, [r3, #12]
 80147e4:	899b      	ldrh	r3, [r3, #12]
 80147e6:	b29b      	uxth	r3, r3
 80147e8:	4618      	mov	r0, r3
 80147ea:	f7fa fc31 	bl	800f050 <lwip_htons>
 80147ee:	4603      	mov	r3, r0
 80147f0:	b2db      	uxtb	r3, r3
 80147f2:	b29b      	uxth	r3, r3
 80147f4:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80147f8:	b29b      	uxth	r3, r3
 80147fa:	4618      	mov	r0, r3
 80147fc:	f7fa fc28 	bl	800f050 <lwip_htons>
 8014800:	4603      	mov	r3, r0
 8014802:	b21b      	sxth	r3, r3
 8014804:	4323      	orrs	r3, r4
 8014806:	b21a      	sxth	r2, r3
 8014808:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801480a:	681b      	ldr	r3, [r3, #0]
 801480c:	68db      	ldr	r3, [r3, #12]
 801480e:	b292      	uxth	r2, r2
 8014810:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8014812:	687b      	ldr	r3, [r7, #4]
 8014814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014816:	b29a      	uxth	r2, r3
 8014818:	687b      	ldr	r3, [r7, #4]
 801481a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801481c:	4413      	add	r3, r2
 801481e:	b299      	uxth	r1, r3
 8014820:	4b3c      	ldr	r3, [pc, #240]	; (8014914 <tcp_receive+0xf18>)
 8014822:	681b      	ldr	r3, [r3, #0]
 8014824:	b29a      	uxth	r2, r3
 8014826:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014828:	681b      	ldr	r3, [r3, #0]
 801482a:	1a8a      	subs	r2, r1, r2
 801482c:	b292      	uxth	r2, r2
 801482e:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8014830:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014832:	681b      	ldr	r3, [r3, #0]
 8014834:	685a      	ldr	r2, [r3, #4]
 8014836:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014838:	681b      	ldr	r3, [r3, #0]
 801483a:	891b      	ldrh	r3, [r3, #8]
 801483c:	4619      	mov	r1, r3
 801483e:	4610      	mov	r0, r2
 8014840:	f7fb fe76 	bl	8010530 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8014844:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014846:	681b      	ldr	r3, [r3, #0]
 8014848:	891c      	ldrh	r4, [r3, #8]
 801484a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801484c:	681b      	ldr	r3, [r3, #0]
 801484e:	68db      	ldr	r3, [r3, #12]
 8014850:	899b      	ldrh	r3, [r3, #12]
 8014852:	b29b      	uxth	r3, r3
 8014854:	4618      	mov	r0, r3
 8014856:	f7fa fbfb 	bl	800f050 <lwip_htons>
 801485a:	4603      	mov	r3, r0
 801485c:	b2db      	uxtb	r3, r3
 801485e:	f003 0303 	and.w	r3, r3, #3
 8014862:	2b00      	cmp	r3, #0
 8014864:	d001      	beq.n	801486a <tcp_receive+0xe6e>
 8014866:	2301      	movs	r3, #1
 8014868:	e000      	b.n	801486c <tcp_receive+0xe70>
 801486a:	2300      	movs	r3, #0
 801486c:	4423      	add	r3, r4
 801486e:	b29a      	uxth	r2, r3
 8014870:	4b2a      	ldr	r3, [pc, #168]	; (801491c <tcp_receive+0xf20>)
 8014872:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8014874:	4b29      	ldr	r3, [pc, #164]	; (801491c <tcp_receive+0xf20>)
 8014876:	881b      	ldrh	r3, [r3, #0]
 8014878:	461a      	mov	r2, r3
 801487a:	4b26      	ldr	r3, [pc, #152]	; (8014914 <tcp_receive+0xf18>)
 801487c:	681b      	ldr	r3, [r3, #0]
 801487e:	441a      	add	r2, r3
 8014880:	687b      	ldr	r3, [r7, #4]
 8014882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014884:	6879      	ldr	r1, [r7, #4]
 8014886:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8014888:	440b      	add	r3, r1
 801488a:	429a      	cmp	r2, r3
 801488c:	d019      	beq.n	80148c2 <tcp_receive+0xec6>
 801488e:	4b24      	ldr	r3, [pc, #144]	; (8014920 <tcp_receive+0xf24>)
 8014890:	f44f 62df 	mov.w	r2, #1784	; 0x6f8
 8014894:	4923      	ldr	r1, [pc, #140]	; (8014924 <tcp_receive+0xf28>)
 8014896:	4824      	ldr	r0, [pc, #144]	; (8014928 <tcp_receive+0xf2c>)
 8014898:	f004 fea2 	bl	80195e0 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 801489c:	e011      	b.n	80148c2 <tcp_receive+0xec6>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 801489e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80148a0:	681b      	ldr	r3, [r3, #0]
 80148a2:	63bb      	str	r3, [r7, #56]	; 0x38
 80148a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80148a6:	2b00      	cmp	r3, #0
 80148a8:	f47f aea4 	bne.w	80145f4 <tcp_receive+0xbf8>
 80148ac:	e00a      	b.n	80148c4 <tcp_receive+0xec8>
                break;
 80148ae:	bf00      	nop
 80148b0:	e008      	b.n	80148c4 <tcp_receive+0xec8>
                break;
 80148b2:	bf00      	nop
 80148b4:	e006      	b.n	80148c4 <tcp_receive+0xec8>
                  break;
 80148b6:	bf00      	nop
 80148b8:	e004      	b.n	80148c4 <tcp_receive+0xec8>
                  break;
 80148ba:	bf00      	nop
 80148bc:	e002      	b.n	80148c4 <tcp_receive+0xec8>
                  break;
 80148be:	bf00      	nop
 80148c0:	e000      	b.n	80148c4 <tcp_receive+0xec8>
                break;
 80148c2:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 80148c4:	6878      	ldr	r0, [r7, #4]
 80148c6:	f001 fa33 	bl	8015d30 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 80148ca:	e003      	b.n	80148d4 <tcp_receive+0xed8>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 80148cc:	6878      	ldr	r0, [r7, #4]
 80148ce:	f001 fa2f 	bl	8015d30 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80148d2:	e01a      	b.n	801490a <tcp_receive+0xf0e>
 80148d4:	e019      	b.n	801490a <tcp_receive+0xf0e>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 80148d6:	4b0f      	ldr	r3, [pc, #60]	; (8014914 <tcp_receive+0xf18>)
 80148d8:	681a      	ldr	r2, [r3, #0]
 80148da:	687b      	ldr	r3, [r7, #4]
 80148dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80148de:	1ad3      	subs	r3, r2, r3
 80148e0:	2b00      	cmp	r3, #0
 80148e2:	db0a      	blt.n	80148fa <tcp_receive+0xefe>
 80148e4:	4b0b      	ldr	r3, [pc, #44]	; (8014914 <tcp_receive+0xf18>)
 80148e6:	681a      	ldr	r2, [r3, #0]
 80148e8:	687b      	ldr	r3, [r7, #4]
 80148ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80148ec:	6879      	ldr	r1, [r7, #4]
 80148ee:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80148f0:	440b      	add	r3, r1
 80148f2:	1ad3      	subs	r3, r2, r3
 80148f4:	3301      	adds	r3, #1
 80148f6:	2b00      	cmp	r3, #0
 80148f8:	dd07      	ble.n	801490a <tcp_receive+0xf0e>
      tcp_ack_now(pcb);
 80148fa:	687b      	ldr	r3, [r7, #4]
 80148fc:	8b5b      	ldrh	r3, [r3, #26]
 80148fe:	f043 0302 	orr.w	r3, r3, #2
 8014902:	b29a      	uxth	r2, r3
 8014904:	687b      	ldr	r3, [r7, #4]
 8014906:	835a      	strh	r2, [r3, #26]
    }
  }
}
 8014908:	e7ff      	b.n	801490a <tcp_receive+0xf0e>
 801490a:	bf00      	nop
 801490c:	3750      	adds	r7, #80	; 0x50
 801490e:	46bd      	mov	sp, r7
 8014910:	bdb0      	pop	{r4, r5, r7, pc}
 8014912:	bf00      	nop
 8014914:	20008100 	.word	0x20008100
 8014918:	200080e0 	.word	0x200080e0
 801491c:	2000810a 	.word	0x2000810a
 8014920:	0801d08c 	.word	0x0801d08c
 8014924:	0801d434 	.word	0x0801d434
 8014928:	0801d0d8 	.word	0x0801d0d8

0801492c <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 801492c:	b480      	push	{r7}
 801492e:	b083      	sub	sp, #12
 8014930:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 8014932:	4b15      	ldr	r3, [pc, #84]	; (8014988 <tcp_get_next_optbyte+0x5c>)
 8014934:	881b      	ldrh	r3, [r3, #0]
 8014936:	1c5a      	adds	r2, r3, #1
 8014938:	b291      	uxth	r1, r2
 801493a:	4a13      	ldr	r2, [pc, #76]	; (8014988 <tcp_get_next_optbyte+0x5c>)
 801493c:	8011      	strh	r1, [r2, #0]
 801493e:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8014940:	4b12      	ldr	r3, [pc, #72]	; (801498c <tcp_get_next_optbyte+0x60>)
 8014942:	681b      	ldr	r3, [r3, #0]
 8014944:	2b00      	cmp	r3, #0
 8014946:	d004      	beq.n	8014952 <tcp_get_next_optbyte+0x26>
 8014948:	4b11      	ldr	r3, [pc, #68]	; (8014990 <tcp_get_next_optbyte+0x64>)
 801494a:	881b      	ldrh	r3, [r3, #0]
 801494c:	88fa      	ldrh	r2, [r7, #6]
 801494e:	429a      	cmp	r2, r3
 8014950:	d208      	bcs.n	8014964 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 8014952:	4b10      	ldr	r3, [pc, #64]	; (8014994 <tcp_get_next_optbyte+0x68>)
 8014954:	681b      	ldr	r3, [r3, #0]
 8014956:	3314      	adds	r3, #20
 8014958:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 801495a:	88fb      	ldrh	r3, [r7, #6]
 801495c:	683a      	ldr	r2, [r7, #0]
 801495e:	4413      	add	r3, r2
 8014960:	781b      	ldrb	r3, [r3, #0]
 8014962:	e00b      	b.n	801497c <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8014964:	88fb      	ldrh	r3, [r7, #6]
 8014966:	b2da      	uxtb	r2, r3
 8014968:	4b09      	ldr	r3, [pc, #36]	; (8014990 <tcp_get_next_optbyte+0x64>)
 801496a:	881b      	ldrh	r3, [r3, #0]
 801496c:	b2db      	uxtb	r3, r3
 801496e:	1ad3      	subs	r3, r2, r3
 8014970:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 8014972:	4b06      	ldr	r3, [pc, #24]	; (801498c <tcp_get_next_optbyte+0x60>)
 8014974:	681a      	ldr	r2, [r3, #0]
 8014976:	797b      	ldrb	r3, [r7, #5]
 8014978:	4413      	add	r3, r2
 801497a:	781b      	ldrb	r3, [r3, #0]
  }
}
 801497c:	4618      	mov	r0, r3
 801497e:	370c      	adds	r7, #12
 8014980:	46bd      	mov	sp, r7
 8014982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014986:	4770      	bx	lr
 8014988:	200080fc 	.word	0x200080fc
 801498c:	200080f8 	.word	0x200080f8
 8014990:	200080f6 	.word	0x200080f6
 8014994:	200080f0 	.word	0x200080f0

08014998 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8014998:	b580      	push	{r7, lr}
 801499a:	b084      	sub	sp, #16
 801499c:	af00      	add	r7, sp, #0
 801499e:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 80149a0:	687b      	ldr	r3, [r7, #4]
 80149a2:	2b00      	cmp	r3, #0
 80149a4:	d106      	bne.n	80149b4 <tcp_parseopt+0x1c>
 80149a6:	4b32      	ldr	r3, [pc, #200]	; (8014a70 <tcp_parseopt+0xd8>)
 80149a8:	f240 727d 	movw	r2, #1917	; 0x77d
 80149ac:	4931      	ldr	r1, [pc, #196]	; (8014a74 <tcp_parseopt+0xdc>)
 80149ae:	4832      	ldr	r0, [pc, #200]	; (8014a78 <tcp_parseopt+0xe0>)
 80149b0:	f004 fe16 	bl	80195e0 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 80149b4:	4b31      	ldr	r3, [pc, #196]	; (8014a7c <tcp_parseopt+0xe4>)
 80149b6:	881b      	ldrh	r3, [r3, #0]
 80149b8:	2b00      	cmp	r3, #0
 80149ba:	d055      	beq.n	8014a68 <tcp_parseopt+0xd0>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80149bc:	4b30      	ldr	r3, [pc, #192]	; (8014a80 <tcp_parseopt+0xe8>)
 80149be:	2200      	movs	r2, #0
 80149c0:	801a      	strh	r2, [r3, #0]
 80149c2:	e045      	b.n	8014a50 <tcp_parseopt+0xb8>
      u8_t opt = tcp_get_next_optbyte();
 80149c4:	f7ff ffb2 	bl	801492c <tcp_get_next_optbyte>
 80149c8:	4603      	mov	r3, r0
 80149ca:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 80149cc:	7bfb      	ldrb	r3, [r7, #15]
 80149ce:	2b02      	cmp	r3, #2
 80149d0:	d006      	beq.n	80149e0 <tcp_parseopt+0x48>
 80149d2:	2b02      	cmp	r3, #2
 80149d4:	dc2b      	bgt.n	8014a2e <tcp_parseopt+0x96>
 80149d6:	2b00      	cmp	r3, #0
 80149d8:	d041      	beq.n	8014a5e <tcp_parseopt+0xc6>
 80149da:	2b01      	cmp	r3, #1
 80149dc:	d127      	bne.n	8014a2e <tcp_parseopt+0x96>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: EOL\n"));
          return;
        case LWIP_TCP_OPT_NOP:
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
 80149de:	e037      	b.n	8014a50 <tcp_parseopt+0xb8>
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 80149e0:	f7ff ffa4 	bl	801492c <tcp_get_next_optbyte>
 80149e4:	4603      	mov	r3, r0
 80149e6:	2b04      	cmp	r3, #4
 80149e8:	d13b      	bne.n	8014a62 <tcp_parseopt+0xca>
 80149ea:	4b25      	ldr	r3, [pc, #148]	; (8014a80 <tcp_parseopt+0xe8>)
 80149ec:	881b      	ldrh	r3, [r3, #0]
 80149ee:	3301      	adds	r3, #1
 80149f0:	4a22      	ldr	r2, [pc, #136]	; (8014a7c <tcp_parseopt+0xe4>)
 80149f2:	8812      	ldrh	r2, [r2, #0]
 80149f4:	4293      	cmp	r3, r2
 80149f6:	da34      	bge.n	8014a62 <tcp_parseopt+0xca>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 80149f8:	f7ff ff98 	bl	801492c <tcp_get_next_optbyte>
 80149fc:	4603      	mov	r3, r0
 80149fe:	b29b      	uxth	r3, r3
 8014a00:	021b      	lsls	r3, r3, #8
 8014a02:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8014a04:	f7ff ff92 	bl	801492c <tcp_get_next_optbyte>
 8014a08:	4603      	mov	r3, r0
 8014a0a:	b29a      	uxth	r2, r3
 8014a0c:	89bb      	ldrh	r3, [r7, #12]
 8014a0e:	4313      	orrs	r3, r2
 8014a10:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8014a12:	89bb      	ldrh	r3, [r7, #12]
 8014a14:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8014a18:	d804      	bhi.n	8014a24 <tcp_parseopt+0x8c>
 8014a1a:	89bb      	ldrh	r3, [r7, #12]
 8014a1c:	2b00      	cmp	r3, #0
 8014a1e:	d001      	beq.n	8014a24 <tcp_parseopt+0x8c>
 8014a20:	89ba      	ldrh	r2, [r7, #12]
 8014a22:	e001      	b.n	8014a28 <tcp_parseopt+0x90>
 8014a24:	f44f 7206 	mov.w	r2, #536	; 0x218
 8014a28:	687b      	ldr	r3, [r7, #4]
 8014a2a:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 8014a2c:	e010      	b.n	8014a50 <tcp_parseopt+0xb8>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8014a2e:	f7ff ff7d 	bl	801492c <tcp_get_next_optbyte>
 8014a32:	4603      	mov	r3, r0
 8014a34:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8014a36:	7afb      	ldrb	r3, [r7, #11]
 8014a38:	2b01      	cmp	r3, #1
 8014a3a:	d914      	bls.n	8014a66 <tcp_parseopt+0xce>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8014a3c:	7afb      	ldrb	r3, [r7, #11]
 8014a3e:	b29a      	uxth	r2, r3
 8014a40:	4b0f      	ldr	r3, [pc, #60]	; (8014a80 <tcp_parseopt+0xe8>)
 8014a42:	881b      	ldrh	r3, [r3, #0]
 8014a44:	4413      	add	r3, r2
 8014a46:	b29b      	uxth	r3, r3
 8014a48:	3b02      	subs	r3, #2
 8014a4a:	b29a      	uxth	r2, r3
 8014a4c:	4b0c      	ldr	r3, [pc, #48]	; (8014a80 <tcp_parseopt+0xe8>)
 8014a4e:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8014a50:	4b0b      	ldr	r3, [pc, #44]	; (8014a80 <tcp_parseopt+0xe8>)
 8014a52:	881a      	ldrh	r2, [r3, #0]
 8014a54:	4b09      	ldr	r3, [pc, #36]	; (8014a7c <tcp_parseopt+0xe4>)
 8014a56:	881b      	ldrh	r3, [r3, #0]
 8014a58:	429a      	cmp	r2, r3
 8014a5a:	d3b3      	bcc.n	80149c4 <tcp_parseopt+0x2c>
 8014a5c:	e004      	b.n	8014a68 <tcp_parseopt+0xd0>
          return;
 8014a5e:	bf00      	nop
 8014a60:	e002      	b.n	8014a68 <tcp_parseopt+0xd0>
            return;
 8014a62:	bf00      	nop
 8014a64:	e000      	b.n	8014a68 <tcp_parseopt+0xd0>
            return;
 8014a66:	bf00      	nop
      }
    }
  }
}
 8014a68:	3710      	adds	r7, #16
 8014a6a:	46bd      	mov	sp, r7
 8014a6c:	bd80      	pop	{r7, pc}
 8014a6e:	bf00      	nop
 8014a70:	0801d08c 	.word	0x0801d08c
 8014a74:	0801d4f0 	.word	0x0801d4f0
 8014a78:	0801d0d8 	.word	0x0801d0d8
 8014a7c:	200080f4 	.word	0x200080f4
 8014a80:	200080fc 	.word	0x200080fc

08014a84 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8014a84:	b480      	push	{r7}
 8014a86:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8014a88:	4b05      	ldr	r3, [pc, #20]	; (8014aa0 <tcp_trigger_input_pcb_close+0x1c>)
 8014a8a:	781b      	ldrb	r3, [r3, #0]
 8014a8c:	f043 0310 	orr.w	r3, r3, #16
 8014a90:	b2da      	uxtb	r2, r3
 8014a92:	4b03      	ldr	r3, [pc, #12]	; (8014aa0 <tcp_trigger_input_pcb_close+0x1c>)
 8014a94:	701a      	strb	r2, [r3, #0]
}
 8014a96:	bf00      	nop
 8014a98:	46bd      	mov	sp, r7
 8014a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a9e:	4770      	bx	lr
 8014aa0:	2000810d 	.word	0x2000810d

08014aa4 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8014aa4:	b580      	push	{r7, lr}
 8014aa6:	b084      	sub	sp, #16
 8014aa8:	af00      	add	r7, sp, #0
 8014aaa:	60f8      	str	r0, [r7, #12]
 8014aac:	60b9      	str	r1, [r7, #8]
 8014aae:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8014ab0:	68fb      	ldr	r3, [r7, #12]
 8014ab2:	2b00      	cmp	r3, #0
 8014ab4:	d00a      	beq.n	8014acc <tcp_route+0x28>
 8014ab6:	68fb      	ldr	r3, [r7, #12]
 8014ab8:	7a1b      	ldrb	r3, [r3, #8]
 8014aba:	2b00      	cmp	r3, #0
 8014abc:	d006      	beq.n	8014acc <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8014abe:	68fb      	ldr	r3, [r7, #12]
 8014ac0:	7a1b      	ldrb	r3, [r3, #8]
 8014ac2:	4618      	mov	r0, r3
 8014ac4:	f7fb fb7a 	bl	80101bc <netif_get_by_index>
 8014ac8:	4603      	mov	r3, r0
 8014aca:	e003      	b.n	8014ad4 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8014acc:	6878      	ldr	r0, [r7, #4]
 8014ace:	f002 fe61 	bl	8017794 <ip4_route>
 8014ad2:	4603      	mov	r3, r0
  }
}
 8014ad4:	4618      	mov	r0, r3
 8014ad6:	3710      	adds	r7, #16
 8014ad8:	46bd      	mov	sp, r7
 8014ada:	bd80      	pop	{r7, pc}

08014adc <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8014adc:	b590      	push	{r4, r7, lr}
 8014ade:	b087      	sub	sp, #28
 8014ae0:	af00      	add	r7, sp, #0
 8014ae2:	60f8      	str	r0, [r7, #12]
 8014ae4:	60b9      	str	r1, [r7, #8]
 8014ae6:	603b      	str	r3, [r7, #0]
 8014ae8:	4613      	mov	r3, r2
 8014aea:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8014aec:	68fb      	ldr	r3, [r7, #12]
 8014aee:	2b00      	cmp	r3, #0
 8014af0:	d105      	bne.n	8014afe <tcp_create_segment+0x22>
 8014af2:	4b44      	ldr	r3, [pc, #272]	; (8014c04 <tcp_create_segment+0x128>)
 8014af4:	22a3      	movs	r2, #163	; 0xa3
 8014af6:	4944      	ldr	r1, [pc, #272]	; (8014c08 <tcp_create_segment+0x12c>)
 8014af8:	4844      	ldr	r0, [pc, #272]	; (8014c0c <tcp_create_segment+0x130>)
 8014afa:	f004 fd71 	bl	80195e0 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8014afe:	68bb      	ldr	r3, [r7, #8]
 8014b00:	2b00      	cmp	r3, #0
 8014b02:	d105      	bne.n	8014b10 <tcp_create_segment+0x34>
 8014b04:	4b3f      	ldr	r3, [pc, #252]	; (8014c04 <tcp_create_segment+0x128>)
 8014b06:	22a4      	movs	r2, #164	; 0xa4
 8014b08:	4941      	ldr	r1, [pc, #260]	; (8014c10 <tcp_create_segment+0x134>)
 8014b0a:	4840      	ldr	r0, [pc, #256]	; (8014c0c <tcp_create_segment+0x130>)
 8014b0c:	f004 fd68 	bl	80195e0 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8014b10:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8014b14:	009b      	lsls	r3, r3, #2
 8014b16:	b2db      	uxtb	r3, r3
 8014b18:	f003 0304 	and.w	r3, r3, #4
 8014b1c:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8014b1e:	2003      	movs	r0, #3
 8014b20:	f7fa ffc6 	bl	800fab0 <memp_malloc>
 8014b24:	6138      	str	r0, [r7, #16]
 8014b26:	693b      	ldr	r3, [r7, #16]
 8014b28:	2b00      	cmp	r3, #0
 8014b2a:	d104      	bne.n	8014b36 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8014b2c:	68b8      	ldr	r0, [r7, #8]
 8014b2e:	f7fb fe85 	bl	801083c <pbuf_free>
    return NULL;
 8014b32:	2300      	movs	r3, #0
 8014b34:	e061      	b.n	8014bfa <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 8014b36:	693b      	ldr	r3, [r7, #16]
 8014b38:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8014b3c:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8014b3e:	693b      	ldr	r3, [r7, #16]
 8014b40:	2200      	movs	r2, #0
 8014b42:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8014b44:	693b      	ldr	r3, [r7, #16]
 8014b46:	68ba      	ldr	r2, [r7, #8]
 8014b48:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8014b4a:	68bb      	ldr	r3, [r7, #8]
 8014b4c:	891a      	ldrh	r2, [r3, #8]
 8014b4e:	7dfb      	ldrb	r3, [r7, #23]
 8014b50:	b29b      	uxth	r3, r3
 8014b52:	429a      	cmp	r2, r3
 8014b54:	d205      	bcs.n	8014b62 <tcp_create_segment+0x86>
 8014b56:	4b2b      	ldr	r3, [pc, #172]	; (8014c04 <tcp_create_segment+0x128>)
 8014b58:	22b0      	movs	r2, #176	; 0xb0
 8014b5a:	492e      	ldr	r1, [pc, #184]	; (8014c14 <tcp_create_segment+0x138>)
 8014b5c:	482b      	ldr	r0, [pc, #172]	; (8014c0c <tcp_create_segment+0x130>)
 8014b5e:	f004 fd3f 	bl	80195e0 <iprintf>
  seg->len = p->tot_len - optlen;
 8014b62:	68bb      	ldr	r3, [r7, #8]
 8014b64:	891a      	ldrh	r2, [r3, #8]
 8014b66:	7dfb      	ldrb	r3, [r7, #23]
 8014b68:	b29b      	uxth	r3, r3
 8014b6a:	1ad3      	subs	r3, r2, r3
 8014b6c:	b29a      	uxth	r2, r3
 8014b6e:	693b      	ldr	r3, [r7, #16]
 8014b70:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 8014b72:	2114      	movs	r1, #20
 8014b74:	68b8      	ldr	r0, [r7, #8]
 8014b76:	f7fb fdcb 	bl	8010710 <pbuf_add_header>
 8014b7a:	4603      	mov	r3, r0
 8014b7c:	2b00      	cmp	r3, #0
 8014b7e:	d004      	beq.n	8014b8a <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8014b80:	6938      	ldr	r0, [r7, #16]
 8014b82:	f7fd f8ce 	bl	8011d22 <tcp_seg_free>
    return NULL;
 8014b86:	2300      	movs	r3, #0
 8014b88:	e037      	b.n	8014bfa <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8014b8a:	693b      	ldr	r3, [r7, #16]
 8014b8c:	685b      	ldr	r3, [r3, #4]
 8014b8e:	685a      	ldr	r2, [r3, #4]
 8014b90:	693b      	ldr	r3, [r7, #16]
 8014b92:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8014b94:	68fb      	ldr	r3, [r7, #12]
 8014b96:	8ada      	ldrh	r2, [r3, #22]
 8014b98:	693b      	ldr	r3, [r7, #16]
 8014b9a:	68dc      	ldr	r4, [r3, #12]
 8014b9c:	4610      	mov	r0, r2
 8014b9e:	f7fa fa57 	bl	800f050 <lwip_htons>
 8014ba2:	4603      	mov	r3, r0
 8014ba4:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8014ba6:	68fb      	ldr	r3, [r7, #12]
 8014ba8:	8b1a      	ldrh	r2, [r3, #24]
 8014baa:	693b      	ldr	r3, [r7, #16]
 8014bac:	68dc      	ldr	r4, [r3, #12]
 8014bae:	4610      	mov	r0, r2
 8014bb0:	f7fa fa4e 	bl	800f050 <lwip_htons>
 8014bb4:	4603      	mov	r3, r0
 8014bb6:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8014bb8:	693b      	ldr	r3, [r7, #16]
 8014bba:	68dc      	ldr	r4, [r3, #12]
 8014bbc:	6838      	ldr	r0, [r7, #0]
 8014bbe:	f7fa fa5c 	bl	800f07a <lwip_htonl>
 8014bc2:	4603      	mov	r3, r0
 8014bc4:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8014bc6:	7dfb      	ldrb	r3, [r7, #23]
 8014bc8:	089b      	lsrs	r3, r3, #2
 8014bca:	b2db      	uxtb	r3, r3
 8014bcc:	b29b      	uxth	r3, r3
 8014bce:	3305      	adds	r3, #5
 8014bd0:	b29b      	uxth	r3, r3
 8014bd2:	031b      	lsls	r3, r3, #12
 8014bd4:	b29a      	uxth	r2, r3
 8014bd6:	79fb      	ldrb	r3, [r7, #7]
 8014bd8:	b29b      	uxth	r3, r3
 8014bda:	4313      	orrs	r3, r2
 8014bdc:	b29a      	uxth	r2, r3
 8014bde:	693b      	ldr	r3, [r7, #16]
 8014be0:	68dc      	ldr	r4, [r3, #12]
 8014be2:	4610      	mov	r0, r2
 8014be4:	f7fa fa34 	bl	800f050 <lwip_htons>
 8014be8:	4603      	mov	r3, r0
 8014bea:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8014bec:	693b      	ldr	r3, [r7, #16]
 8014bee:	68db      	ldr	r3, [r3, #12]
 8014bf0:	2200      	movs	r2, #0
 8014bf2:	749a      	strb	r2, [r3, #18]
 8014bf4:	2200      	movs	r2, #0
 8014bf6:	74da      	strb	r2, [r3, #19]
  return seg;
 8014bf8:	693b      	ldr	r3, [r7, #16]
}
 8014bfa:	4618      	mov	r0, r3
 8014bfc:	371c      	adds	r7, #28
 8014bfe:	46bd      	mov	sp, r7
 8014c00:	bd90      	pop	{r4, r7, pc}
 8014c02:	bf00      	nop
 8014c04:	0801d50c 	.word	0x0801d50c
 8014c08:	0801d540 	.word	0x0801d540
 8014c0c:	0801d560 	.word	0x0801d560
 8014c10:	0801d588 	.word	0x0801d588
 8014c14:	0801d5ac 	.word	0x0801d5ac

08014c18 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8014c18:	b590      	push	{r4, r7, lr}
 8014c1a:	b08b      	sub	sp, #44	; 0x2c
 8014c1c:	af02      	add	r7, sp, #8
 8014c1e:	6078      	str	r0, [r7, #4]
 8014c20:	460b      	mov	r3, r1
 8014c22:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8014c24:	2300      	movs	r3, #0
 8014c26:	61fb      	str	r3, [r7, #28]
 8014c28:	2300      	movs	r3, #0
 8014c2a:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8014c2c:	2300      	movs	r3, #0
 8014c2e:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8014c30:	687b      	ldr	r3, [r7, #4]
 8014c32:	2b00      	cmp	r3, #0
 8014c34:	d106      	bne.n	8014c44 <tcp_split_unsent_seg+0x2c>
 8014c36:	4b95      	ldr	r3, [pc, #596]	; (8014e8c <tcp_split_unsent_seg+0x274>)
 8014c38:	f240 324b 	movw	r2, #843	; 0x34b
 8014c3c:	4994      	ldr	r1, [pc, #592]	; (8014e90 <tcp_split_unsent_seg+0x278>)
 8014c3e:	4895      	ldr	r0, [pc, #596]	; (8014e94 <tcp_split_unsent_seg+0x27c>)
 8014c40:	f004 fcce 	bl	80195e0 <iprintf>

  useg = pcb->unsent;
 8014c44:	687b      	ldr	r3, [r7, #4]
 8014c46:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014c48:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8014c4a:	697b      	ldr	r3, [r7, #20]
 8014c4c:	2b00      	cmp	r3, #0
 8014c4e:	d102      	bne.n	8014c56 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8014c50:	f04f 33ff 	mov.w	r3, #4294967295
 8014c54:	e116      	b.n	8014e84 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8014c56:	887b      	ldrh	r3, [r7, #2]
 8014c58:	2b00      	cmp	r3, #0
 8014c5a:	d109      	bne.n	8014c70 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8014c5c:	4b8b      	ldr	r3, [pc, #556]	; (8014e8c <tcp_split_unsent_seg+0x274>)
 8014c5e:	f240 3253 	movw	r2, #851	; 0x353
 8014c62:	498d      	ldr	r1, [pc, #564]	; (8014e98 <tcp_split_unsent_seg+0x280>)
 8014c64:	488b      	ldr	r0, [pc, #556]	; (8014e94 <tcp_split_unsent_seg+0x27c>)
 8014c66:	f004 fcbb 	bl	80195e0 <iprintf>
    return ERR_VAL;
 8014c6a:	f06f 0305 	mvn.w	r3, #5
 8014c6e:	e109      	b.n	8014e84 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8014c70:	697b      	ldr	r3, [r7, #20]
 8014c72:	891b      	ldrh	r3, [r3, #8]
 8014c74:	887a      	ldrh	r2, [r7, #2]
 8014c76:	429a      	cmp	r2, r3
 8014c78:	d301      	bcc.n	8014c7e <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8014c7a:	2300      	movs	r3, #0
 8014c7c:	e102      	b.n	8014e84 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8014c7e:	687b      	ldr	r3, [r7, #4]
 8014c80:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014c82:	887a      	ldrh	r2, [r7, #2]
 8014c84:	429a      	cmp	r2, r3
 8014c86:	d906      	bls.n	8014c96 <tcp_split_unsent_seg+0x7e>
 8014c88:	4b80      	ldr	r3, [pc, #512]	; (8014e8c <tcp_split_unsent_seg+0x274>)
 8014c8a:	f240 325b 	movw	r2, #859	; 0x35b
 8014c8e:	4983      	ldr	r1, [pc, #524]	; (8014e9c <tcp_split_unsent_seg+0x284>)
 8014c90:	4880      	ldr	r0, [pc, #512]	; (8014e94 <tcp_split_unsent_seg+0x27c>)
 8014c92:	f004 fca5 	bl	80195e0 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8014c96:	697b      	ldr	r3, [r7, #20]
 8014c98:	891b      	ldrh	r3, [r3, #8]
 8014c9a:	2b00      	cmp	r3, #0
 8014c9c:	d106      	bne.n	8014cac <tcp_split_unsent_seg+0x94>
 8014c9e:	4b7b      	ldr	r3, [pc, #492]	; (8014e8c <tcp_split_unsent_seg+0x274>)
 8014ca0:	f44f 7257 	mov.w	r2, #860	; 0x35c
 8014ca4:	497e      	ldr	r1, [pc, #504]	; (8014ea0 <tcp_split_unsent_seg+0x288>)
 8014ca6:	487b      	ldr	r0, [pc, #492]	; (8014e94 <tcp_split_unsent_seg+0x27c>)
 8014ca8:	f004 fc9a 	bl	80195e0 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8014cac:	697b      	ldr	r3, [r7, #20]
 8014cae:	7a9b      	ldrb	r3, [r3, #10]
 8014cb0:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8014cb2:	7bfb      	ldrb	r3, [r7, #15]
 8014cb4:	009b      	lsls	r3, r3, #2
 8014cb6:	b2db      	uxtb	r3, r3
 8014cb8:	f003 0304 	and.w	r3, r3, #4
 8014cbc:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8014cbe:	697b      	ldr	r3, [r7, #20]
 8014cc0:	891a      	ldrh	r2, [r3, #8]
 8014cc2:	887b      	ldrh	r3, [r7, #2]
 8014cc4:	1ad3      	subs	r3, r2, r3
 8014cc6:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8014cc8:	7bbb      	ldrb	r3, [r7, #14]
 8014cca:	b29a      	uxth	r2, r3
 8014ccc:	89bb      	ldrh	r3, [r7, #12]
 8014cce:	4413      	add	r3, r2
 8014cd0:	b29b      	uxth	r3, r3
 8014cd2:	f44f 7220 	mov.w	r2, #640	; 0x280
 8014cd6:	4619      	mov	r1, r3
 8014cd8:	2036      	movs	r0, #54	; 0x36
 8014cda:	f7fb facb 	bl	8010274 <pbuf_alloc>
 8014cde:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8014ce0:	693b      	ldr	r3, [r7, #16]
 8014ce2:	2b00      	cmp	r3, #0
 8014ce4:	f000 80b7 	beq.w	8014e56 <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8014ce8:	697b      	ldr	r3, [r7, #20]
 8014cea:	685b      	ldr	r3, [r3, #4]
 8014cec:	891a      	ldrh	r2, [r3, #8]
 8014cee:	697b      	ldr	r3, [r7, #20]
 8014cf0:	891b      	ldrh	r3, [r3, #8]
 8014cf2:	1ad3      	subs	r3, r2, r3
 8014cf4:	b29a      	uxth	r2, r3
 8014cf6:	887b      	ldrh	r3, [r7, #2]
 8014cf8:	4413      	add	r3, r2
 8014cfa:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8014cfc:	697b      	ldr	r3, [r7, #20]
 8014cfe:	6858      	ldr	r0, [r3, #4]
 8014d00:	693b      	ldr	r3, [r7, #16]
 8014d02:	685a      	ldr	r2, [r3, #4]
 8014d04:	7bbb      	ldrb	r3, [r7, #14]
 8014d06:	18d1      	adds	r1, r2, r3
 8014d08:	897b      	ldrh	r3, [r7, #10]
 8014d0a:	89ba      	ldrh	r2, [r7, #12]
 8014d0c:	f7fb ff80 	bl	8010c10 <pbuf_copy_partial>
 8014d10:	4603      	mov	r3, r0
 8014d12:	461a      	mov	r2, r3
 8014d14:	89bb      	ldrh	r3, [r7, #12]
 8014d16:	4293      	cmp	r3, r2
 8014d18:	f040 809f 	bne.w	8014e5a <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8014d1c:	697b      	ldr	r3, [r7, #20]
 8014d1e:	68db      	ldr	r3, [r3, #12]
 8014d20:	899b      	ldrh	r3, [r3, #12]
 8014d22:	b29b      	uxth	r3, r3
 8014d24:	4618      	mov	r0, r3
 8014d26:	f7fa f993 	bl	800f050 <lwip_htons>
 8014d2a:	4603      	mov	r3, r0
 8014d2c:	b2db      	uxtb	r3, r3
 8014d2e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8014d32:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8014d34:	2300      	movs	r3, #0
 8014d36:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8014d38:	7efb      	ldrb	r3, [r7, #27]
 8014d3a:	f003 0308 	and.w	r3, r3, #8
 8014d3e:	2b00      	cmp	r3, #0
 8014d40:	d007      	beq.n	8014d52 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8014d42:	7efb      	ldrb	r3, [r7, #27]
 8014d44:	f023 0308 	bic.w	r3, r3, #8
 8014d48:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8014d4a:	7ebb      	ldrb	r3, [r7, #26]
 8014d4c:	f043 0308 	orr.w	r3, r3, #8
 8014d50:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8014d52:	7efb      	ldrb	r3, [r7, #27]
 8014d54:	f003 0301 	and.w	r3, r3, #1
 8014d58:	2b00      	cmp	r3, #0
 8014d5a:	d007      	beq.n	8014d6c <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8014d5c:	7efb      	ldrb	r3, [r7, #27]
 8014d5e:	f023 0301 	bic.w	r3, r3, #1
 8014d62:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8014d64:	7ebb      	ldrb	r3, [r7, #26]
 8014d66:	f043 0301 	orr.w	r3, r3, #1
 8014d6a:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8014d6c:	697b      	ldr	r3, [r7, #20]
 8014d6e:	68db      	ldr	r3, [r3, #12]
 8014d70:	685b      	ldr	r3, [r3, #4]
 8014d72:	4618      	mov	r0, r3
 8014d74:	f7fa f981 	bl	800f07a <lwip_htonl>
 8014d78:	4602      	mov	r2, r0
 8014d7a:	887b      	ldrh	r3, [r7, #2]
 8014d7c:	18d1      	adds	r1, r2, r3
 8014d7e:	7eba      	ldrb	r2, [r7, #26]
 8014d80:	7bfb      	ldrb	r3, [r7, #15]
 8014d82:	9300      	str	r3, [sp, #0]
 8014d84:	460b      	mov	r3, r1
 8014d86:	6939      	ldr	r1, [r7, #16]
 8014d88:	6878      	ldr	r0, [r7, #4]
 8014d8a:	f7ff fea7 	bl	8014adc <tcp_create_segment>
 8014d8e:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8014d90:	69fb      	ldr	r3, [r7, #28]
 8014d92:	2b00      	cmp	r3, #0
 8014d94:	d063      	beq.n	8014e5e <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8014d96:	697b      	ldr	r3, [r7, #20]
 8014d98:	685b      	ldr	r3, [r3, #4]
 8014d9a:	4618      	mov	r0, r3
 8014d9c:	f7fb fdd6 	bl	801094c <pbuf_clen>
 8014da0:	4603      	mov	r3, r0
 8014da2:	461a      	mov	r2, r3
 8014da4:	687b      	ldr	r3, [r7, #4]
 8014da6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8014daa:	1a9b      	subs	r3, r3, r2
 8014dac:	b29a      	uxth	r2, r3
 8014dae:	687b      	ldr	r3, [r7, #4]
 8014db0:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8014db4:	697b      	ldr	r3, [r7, #20]
 8014db6:	6858      	ldr	r0, [r3, #4]
 8014db8:	697b      	ldr	r3, [r7, #20]
 8014dba:	685b      	ldr	r3, [r3, #4]
 8014dbc:	891a      	ldrh	r2, [r3, #8]
 8014dbe:	89bb      	ldrh	r3, [r7, #12]
 8014dc0:	1ad3      	subs	r3, r2, r3
 8014dc2:	b29b      	uxth	r3, r3
 8014dc4:	4619      	mov	r1, r3
 8014dc6:	f7fb fbb3 	bl	8010530 <pbuf_realloc>
  useg->len -= remainder;
 8014dca:	697b      	ldr	r3, [r7, #20]
 8014dcc:	891a      	ldrh	r2, [r3, #8]
 8014dce:	89bb      	ldrh	r3, [r7, #12]
 8014dd0:	1ad3      	subs	r3, r2, r3
 8014dd2:	b29a      	uxth	r2, r3
 8014dd4:	697b      	ldr	r3, [r7, #20]
 8014dd6:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8014dd8:	697b      	ldr	r3, [r7, #20]
 8014dda:	68db      	ldr	r3, [r3, #12]
 8014ddc:	899b      	ldrh	r3, [r3, #12]
 8014dde:	b29c      	uxth	r4, r3
 8014de0:	7efb      	ldrb	r3, [r7, #27]
 8014de2:	b29b      	uxth	r3, r3
 8014de4:	4618      	mov	r0, r3
 8014de6:	f7fa f933 	bl	800f050 <lwip_htons>
 8014dea:	4603      	mov	r3, r0
 8014dec:	461a      	mov	r2, r3
 8014dee:	697b      	ldr	r3, [r7, #20]
 8014df0:	68db      	ldr	r3, [r3, #12]
 8014df2:	4322      	orrs	r2, r4
 8014df4:	b292      	uxth	r2, r2
 8014df6:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8014df8:	697b      	ldr	r3, [r7, #20]
 8014dfa:	685b      	ldr	r3, [r3, #4]
 8014dfc:	4618      	mov	r0, r3
 8014dfe:	f7fb fda5 	bl	801094c <pbuf_clen>
 8014e02:	4603      	mov	r3, r0
 8014e04:	461a      	mov	r2, r3
 8014e06:	687b      	ldr	r3, [r7, #4]
 8014e08:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8014e0c:	4413      	add	r3, r2
 8014e0e:	b29a      	uxth	r2, r3
 8014e10:	687b      	ldr	r3, [r7, #4]
 8014e12:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8014e16:	69fb      	ldr	r3, [r7, #28]
 8014e18:	685b      	ldr	r3, [r3, #4]
 8014e1a:	4618      	mov	r0, r3
 8014e1c:	f7fb fd96 	bl	801094c <pbuf_clen>
 8014e20:	4603      	mov	r3, r0
 8014e22:	461a      	mov	r2, r3
 8014e24:	687b      	ldr	r3, [r7, #4]
 8014e26:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8014e2a:	4413      	add	r3, r2
 8014e2c:	b29a      	uxth	r2, r3
 8014e2e:	687b      	ldr	r3, [r7, #4]
 8014e30:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8014e34:	697b      	ldr	r3, [r7, #20]
 8014e36:	681a      	ldr	r2, [r3, #0]
 8014e38:	69fb      	ldr	r3, [r7, #28]
 8014e3a:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8014e3c:	697b      	ldr	r3, [r7, #20]
 8014e3e:	69fa      	ldr	r2, [r7, #28]
 8014e40:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8014e42:	69fb      	ldr	r3, [r7, #28]
 8014e44:	681b      	ldr	r3, [r3, #0]
 8014e46:	2b00      	cmp	r3, #0
 8014e48:	d103      	bne.n	8014e52 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8014e4a:	687b      	ldr	r3, [r7, #4]
 8014e4c:	2200      	movs	r2, #0
 8014e4e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8014e52:	2300      	movs	r3, #0
 8014e54:	e016      	b.n	8014e84 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8014e56:	bf00      	nop
 8014e58:	e002      	b.n	8014e60 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8014e5a:	bf00      	nop
 8014e5c:	e000      	b.n	8014e60 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8014e5e:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8014e60:	69fb      	ldr	r3, [r7, #28]
 8014e62:	2b00      	cmp	r3, #0
 8014e64:	d006      	beq.n	8014e74 <tcp_split_unsent_seg+0x25c>
 8014e66:	4b09      	ldr	r3, [pc, #36]	; (8014e8c <tcp_split_unsent_seg+0x274>)
 8014e68:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 8014e6c:	490d      	ldr	r1, [pc, #52]	; (8014ea4 <tcp_split_unsent_seg+0x28c>)
 8014e6e:	4809      	ldr	r0, [pc, #36]	; (8014e94 <tcp_split_unsent_seg+0x27c>)
 8014e70:	f004 fbb6 	bl	80195e0 <iprintf>
  if (p != NULL) {
 8014e74:	693b      	ldr	r3, [r7, #16]
 8014e76:	2b00      	cmp	r3, #0
 8014e78:	d002      	beq.n	8014e80 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8014e7a:	6938      	ldr	r0, [r7, #16]
 8014e7c:	f7fb fcde 	bl	801083c <pbuf_free>
  }

  return ERR_MEM;
 8014e80:	f04f 33ff 	mov.w	r3, #4294967295
}
 8014e84:	4618      	mov	r0, r3
 8014e86:	3724      	adds	r7, #36	; 0x24
 8014e88:	46bd      	mov	sp, r7
 8014e8a:	bd90      	pop	{r4, r7, pc}
 8014e8c:	0801d50c 	.word	0x0801d50c
 8014e90:	0801d8a0 	.word	0x0801d8a0
 8014e94:	0801d560 	.word	0x0801d560
 8014e98:	0801d8c4 	.word	0x0801d8c4
 8014e9c:	0801d8e8 	.word	0x0801d8e8
 8014ea0:	0801d8f8 	.word	0x0801d8f8
 8014ea4:	0801d908 	.word	0x0801d908

08014ea8 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8014ea8:	b590      	push	{r4, r7, lr}
 8014eaa:	b085      	sub	sp, #20
 8014eac:	af00      	add	r7, sp, #0
 8014eae:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8014eb0:	687b      	ldr	r3, [r7, #4]
 8014eb2:	2b00      	cmp	r3, #0
 8014eb4:	d106      	bne.n	8014ec4 <tcp_send_fin+0x1c>
 8014eb6:	4b21      	ldr	r3, [pc, #132]	; (8014f3c <tcp_send_fin+0x94>)
 8014eb8:	f240 32eb 	movw	r2, #1003	; 0x3eb
 8014ebc:	4920      	ldr	r1, [pc, #128]	; (8014f40 <tcp_send_fin+0x98>)
 8014ebe:	4821      	ldr	r0, [pc, #132]	; (8014f44 <tcp_send_fin+0x9c>)
 8014ec0:	f004 fb8e 	bl	80195e0 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8014ec4:	687b      	ldr	r3, [r7, #4]
 8014ec6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014ec8:	2b00      	cmp	r3, #0
 8014eca:	d02e      	beq.n	8014f2a <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8014ecc:	687b      	ldr	r3, [r7, #4]
 8014ece:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014ed0:	60fb      	str	r3, [r7, #12]
 8014ed2:	e002      	b.n	8014eda <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8014ed4:	68fb      	ldr	r3, [r7, #12]
 8014ed6:	681b      	ldr	r3, [r3, #0]
 8014ed8:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8014eda:	68fb      	ldr	r3, [r7, #12]
 8014edc:	681b      	ldr	r3, [r3, #0]
 8014ede:	2b00      	cmp	r3, #0
 8014ee0:	d1f8      	bne.n	8014ed4 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8014ee2:	68fb      	ldr	r3, [r7, #12]
 8014ee4:	68db      	ldr	r3, [r3, #12]
 8014ee6:	899b      	ldrh	r3, [r3, #12]
 8014ee8:	b29b      	uxth	r3, r3
 8014eea:	4618      	mov	r0, r3
 8014eec:	f7fa f8b0 	bl	800f050 <lwip_htons>
 8014ef0:	4603      	mov	r3, r0
 8014ef2:	b2db      	uxtb	r3, r3
 8014ef4:	f003 0307 	and.w	r3, r3, #7
 8014ef8:	2b00      	cmp	r3, #0
 8014efa:	d116      	bne.n	8014f2a <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8014efc:	68fb      	ldr	r3, [r7, #12]
 8014efe:	68db      	ldr	r3, [r3, #12]
 8014f00:	899b      	ldrh	r3, [r3, #12]
 8014f02:	b29c      	uxth	r4, r3
 8014f04:	2001      	movs	r0, #1
 8014f06:	f7fa f8a3 	bl	800f050 <lwip_htons>
 8014f0a:	4603      	mov	r3, r0
 8014f0c:	461a      	mov	r2, r3
 8014f0e:	68fb      	ldr	r3, [r7, #12]
 8014f10:	68db      	ldr	r3, [r3, #12]
 8014f12:	4322      	orrs	r2, r4
 8014f14:	b292      	uxth	r2, r2
 8014f16:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8014f18:	687b      	ldr	r3, [r7, #4]
 8014f1a:	8b5b      	ldrh	r3, [r3, #26]
 8014f1c:	f043 0320 	orr.w	r3, r3, #32
 8014f20:	b29a      	uxth	r2, r3
 8014f22:	687b      	ldr	r3, [r7, #4]
 8014f24:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8014f26:	2300      	movs	r3, #0
 8014f28:	e004      	b.n	8014f34 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8014f2a:	2101      	movs	r1, #1
 8014f2c:	6878      	ldr	r0, [r7, #4]
 8014f2e:	f000 f80b 	bl	8014f48 <tcp_enqueue_flags>
 8014f32:	4603      	mov	r3, r0
}
 8014f34:	4618      	mov	r0, r3
 8014f36:	3714      	adds	r7, #20
 8014f38:	46bd      	mov	sp, r7
 8014f3a:	bd90      	pop	{r4, r7, pc}
 8014f3c:	0801d50c 	.word	0x0801d50c
 8014f40:	0801d914 	.word	0x0801d914
 8014f44:	0801d560 	.word	0x0801d560

08014f48 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8014f48:	b580      	push	{r7, lr}
 8014f4a:	b08a      	sub	sp, #40	; 0x28
 8014f4c:	af02      	add	r7, sp, #8
 8014f4e:	6078      	str	r0, [r7, #4]
 8014f50:	460b      	mov	r3, r1
 8014f52:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8014f54:	2300      	movs	r3, #0
 8014f56:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8014f58:	2300      	movs	r3, #0
 8014f5a:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8014f5c:	78fb      	ldrb	r3, [r7, #3]
 8014f5e:	f003 0303 	and.w	r3, r3, #3
 8014f62:	2b00      	cmp	r3, #0
 8014f64:	d106      	bne.n	8014f74 <tcp_enqueue_flags+0x2c>
 8014f66:	4b67      	ldr	r3, [pc, #412]	; (8015104 <tcp_enqueue_flags+0x1bc>)
 8014f68:	f240 4211 	movw	r2, #1041	; 0x411
 8014f6c:	4966      	ldr	r1, [pc, #408]	; (8015108 <tcp_enqueue_flags+0x1c0>)
 8014f6e:	4867      	ldr	r0, [pc, #412]	; (801510c <tcp_enqueue_flags+0x1c4>)
 8014f70:	f004 fb36 	bl	80195e0 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8014f74:	687b      	ldr	r3, [r7, #4]
 8014f76:	2b00      	cmp	r3, #0
 8014f78:	d106      	bne.n	8014f88 <tcp_enqueue_flags+0x40>
 8014f7a:	4b62      	ldr	r3, [pc, #392]	; (8015104 <tcp_enqueue_flags+0x1bc>)
 8014f7c:	f240 4213 	movw	r2, #1043	; 0x413
 8014f80:	4963      	ldr	r1, [pc, #396]	; (8015110 <tcp_enqueue_flags+0x1c8>)
 8014f82:	4862      	ldr	r0, [pc, #392]	; (801510c <tcp_enqueue_flags+0x1c4>)
 8014f84:	f004 fb2c 	bl	80195e0 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8014f88:	78fb      	ldrb	r3, [r7, #3]
 8014f8a:	f003 0302 	and.w	r3, r3, #2
 8014f8e:	2b00      	cmp	r3, #0
 8014f90:	d001      	beq.n	8014f96 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8014f92:	2301      	movs	r3, #1
 8014f94:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8014f96:	7ffb      	ldrb	r3, [r7, #31]
 8014f98:	009b      	lsls	r3, r3, #2
 8014f9a:	b2db      	uxtb	r3, r3
 8014f9c:	f003 0304 	and.w	r3, r3, #4
 8014fa0:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8014fa2:	7dfb      	ldrb	r3, [r7, #23]
 8014fa4:	b29b      	uxth	r3, r3
 8014fa6:	f44f 7220 	mov.w	r2, #640	; 0x280
 8014faa:	4619      	mov	r1, r3
 8014fac:	2036      	movs	r0, #54	; 0x36
 8014fae:	f7fb f961 	bl	8010274 <pbuf_alloc>
 8014fb2:	6138      	str	r0, [r7, #16]
 8014fb4:	693b      	ldr	r3, [r7, #16]
 8014fb6:	2b00      	cmp	r3, #0
 8014fb8:	d109      	bne.n	8014fce <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8014fba:	687b      	ldr	r3, [r7, #4]
 8014fbc:	8b5b      	ldrh	r3, [r3, #26]
 8014fbe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014fc2:	b29a      	uxth	r2, r3
 8014fc4:	687b      	ldr	r3, [r7, #4]
 8014fc6:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8014fc8:	f04f 33ff 	mov.w	r3, #4294967295
 8014fcc:	e095      	b.n	80150fa <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8014fce:	693b      	ldr	r3, [r7, #16]
 8014fd0:	895a      	ldrh	r2, [r3, #10]
 8014fd2:	7dfb      	ldrb	r3, [r7, #23]
 8014fd4:	b29b      	uxth	r3, r3
 8014fd6:	429a      	cmp	r2, r3
 8014fd8:	d206      	bcs.n	8014fe8 <tcp_enqueue_flags+0xa0>
 8014fda:	4b4a      	ldr	r3, [pc, #296]	; (8015104 <tcp_enqueue_flags+0x1bc>)
 8014fdc:	f240 4239 	movw	r2, #1081	; 0x439
 8014fe0:	494c      	ldr	r1, [pc, #304]	; (8015114 <tcp_enqueue_flags+0x1cc>)
 8014fe2:	484a      	ldr	r0, [pc, #296]	; (801510c <tcp_enqueue_flags+0x1c4>)
 8014fe4:	f004 fafc 	bl	80195e0 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8014fe8:	687b      	ldr	r3, [r7, #4]
 8014fea:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8014fec:	78fa      	ldrb	r2, [r7, #3]
 8014fee:	7ffb      	ldrb	r3, [r7, #31]
 8014ff0:	9300      	str	r3, [sp, #0]
 8014ff2:	460b      	mov	r3, r1
 8014ff4:	6939      	ldr	r1, [r7, #16]
 8014ff6:	6878      	ldr	r0, [r7, #4]
 8014ff8:	f7ff fd70 	bl	8014adc <tcp_create_segment>
 8014ffc:	60f8      	str	r0, [r7, #12]
 8014ffe:	68fb      	ldr	r3, [r7, #12]
 8015000:	2b00      	cmp	r3, #0
 8015002:	d109      	bne.n	8015018 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015004:	687b      	ldr	r3, [r7, #4]
 8015006:	8b5b      	ldrh	r3, [r3, #26]
 8015008:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801500c:	b29a      	uxth	r2, r3
 801500e:	687b      	ldr	r3, [r7, #4]
 8015010:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8015012:	f04f 33ff 	mov.w	r3, #4294967295
 8015016:	e070      	b.n	80150fa <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8015018:	68fb      	ldr	r3, [r7, #12]
 801501a:	68db      	ldr	r3, [r3, #12]
 801501c:	f003 0303 	and.w	r3, r3, #3
 8015020:	2b00      	cmp	r3, #0
 8015022:	d006      	beq.n	8015032 <tcp_enqueue_flags+0xea>
 8015024:	4b37      	ldr	r3, [pc, #220]	; (8015104 <tcp_enqueue_flags+0x1bc>)
 8015026:	f240 4242 	movw	r2, #1090	; 0x442
 801502a:	493b      	ldr	r1, [pc, #236]	; (8015118 <tcp_enqueue_flags+0x1d0>)
 801502c:	4837      	ldr	r0, [pc, #220]	; (801510c <tcp_enqueue_flags+0x1c4>)
 801502e:	f004 fad7 	bl	80195e0 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8015032:	68fb      	ldr	r3, [r7, #12]
 8015034:	891b      	ldrh	r3, [r3, #8]
 8015036:	2b00      	cmp	r3, #0
 8015038:	d006      	beq.n	8015048 <tcp_enqueue_flags+0x100>
 801503a:	4b32      	ldr	r3, [pc, #200]	; (8015104 <tcp_enqueue_flags+0x1bc>)
 801503c:	f240 4243 	movw	r2, #1091	; 0x443
 8015040:	4936      	ldr	r1, [pc, #216]	; (801511c <tcp_enqueue_flags+0x1d4>)
 8015042:	4832      	ldr	r0, [pc, #200]	; (801510c <tcp_enqueue_flags+0x1c4>)
 8015044:	f004 facc 	bl	80195e0 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8015048:	687b      	ldr	r3, [r7, #4]
 801504a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801504c:	2b00      	cmp	r3, #0
 801504e:	d103      	bne.n	8015058 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8015050:	687b      	ldr	r3, [r7, #4]
 8015052:	68fa      	ldr	r2, [r7, #12]
 8015054:	66da      	str	r2, [r3, #108]	; 0x6c
 8015056:	e00d      	b.n	8015074 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8015058:	687b      	ldr	r3, [r7, #4]
 801505a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801505c:	61bb      	str	r3, [r7, #24]
 801505e:	e002      	b.n	8015066 <tcp_enqueue_flags+0x11e>
 8015060:	69bb      	ldr	r3, [r7, #24]
 8015062:	681b      	ldr	r3, [r3, #0]
 8015064:	61bb      	str	r3, [r7, #24]
 8015066:	69bb      	ldr	r3, [r7, #24]
 8015068:	681b      	ldr	r3, [r3, #0]
 801506a:	2b00      	cmp	r3, #0
 801506c:	d1f8      	bne.n	8015060 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 801506e:	69bb      	ldr	r3, [r7, #24]
 8015070:	68fa      	ldr	r2, [r7, #12]
 8015072:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8015074:	687b      	ldr	r3, [r7, #4]
 8015076:	2200      	movs	r2, #0
 8015078:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 801507c:	78fb      	ldrb	r3, [r7, #3]
 801507e:	f003 0302 	and.w	r3, r3, #2
 8015082:	2b00      	cmp	r3, #0
 8015084:	d104      	bne.n	8015090 <tcp_enqueue_flags+0x148>
 8015086:	78fb      	ldrb	r3, [r7, #3]
 8015088:	f003 0301 	and.w	r3, r3, #1
 801508c:	2b00      	cmp	r3, #0
 801508e:	d004      	beq.n	801509a <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8015090:	687b      	ldr	r3, [r7, #4]
 8015092:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8015094:	1c5a      	adds	r2, r3, #1
 8015096:	687b      	ldr	r3, [r7, #4]
 8015098:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 801509a:	78fb      	ldrb	r3, [r7, #3]
 801509c:	f003 0301 	and.w	r3, r3, #1
 80150a0:	2b00      	cmp	r3, #0
 80150a2:	d006      	beq.n	80150b2 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 80150a4:	687b      	ldr	r3, [r7, #4]
 80150a6:	8b5b      	ldrh	r3, [r3, #26]
 80150a8:	f043 0320 	orr.w	r3, r3, #32
 80150ac:	b29a      	uxth	r2, r3
 80150ae:	687b      	ldr	r3, [r7, #4]
 80150b0:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 80150b2:	68fb      	ldr	r3, [r7, #12]
 80150b4:	685b      	ldr	r3, [r3, #4]
 80150b6:	4618      	mov	r0, r3
 80150b8:	f7fb fc48 	bl	801094c <pbuf_clen>
 80150bc:	4603      	mov	r3, r0
 80150be:	461a      	mov	r2, r3
 80150c0:	687b      	ldr	r3, [r7, #4]
 80150c2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80150c6:	4413      	add	r3, r2
 80150c8:	b29a      	uxth	r2, r3
 80150ca:	687b      	ldr	r3, [r7, #4]
 80150cc:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 80150d0:	687b      	ldr	r3, [r7, #4]
 80150d2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80150d6:	2b00      	cmp	r3, #0
 80150d8:	d00e      	beq.n	80150f8 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 80150da:	687b      	ldr	r3, [r7, #4]
 80150dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80150de:	2b00      	cmp	r3, #0
 80150e0:	d10a      	bne.n	80150f8 <tcp_enqueue_flags+0x1b0>
 80150e2:	687b      	ldr	r3, [r7, #4]
 80150e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80150e6:	2b00      	cmp	r3, #0
 80150e8:	d106      	bne.n	80150f8 <tcp_enqueue_flags+0x1b0>
 80150ea:	4b06      	ldr	r3, [pc, #24]	; (8015104 <tcp_enqueue_flags+0x1bc>)
 80150ec:	f240 4265 	movw	r2, #1125	; 0x465
 80150f0:	490b      	ldr	r1, [pc, #44]	; (8015120 <tcp_enqueue_flags+0x1d8>)
 80150f2:	4806      	ldr	r0, [pc, #24]	; (801510c <tcp_enqueue_flags+0x1c4>)
 80150f4:	f004 fa74 	bl	80195e0 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 80150f8:	2300      	movs	r3, #0
}
 80150fa:	4618      	mov	r0, r3
 80150fc:	3720      	adds	r7, #32
 80150fe:	46bd      	mov	sp, r7
 8015100:	bd80      	pop	{r7, pc}
 8015102:	bf00      	nop
 8015104:	0801d50c 	.word	0x0801d50c
 8015108:	0801d930 	.word	0x0801d930
 801510c:	0801d560 	.word	0x0801d560
 8015110:	0801d988 	.word	0x0801d988
 8015114:	0801d9a8 	.word	0x0801d9a8
 8015118:	0801d9e4 	.word	0x0801d9e4
 801511c:	0801d9fc 	.word	0x0801d9fc
 8015120:	0801da28 	.word	0x0801da28

08015124 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8015124:	b5b0      	push	{r4, r5, r7, lr}
 8015126:	b08a      	sub	sp, #40	; 0x28
 8015128:	af00      	add	r7, sp, #0
 801512a:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 801512c:	687b      	ldr	r3, [r7, #4]
 801512e:	2b00      	cmp	r3, #0
 8015130:	d106      	bne.n	8015140 <tcp_output+0x1c>
 8015132:	4b8a      	ldr	r3, [pc, #552]	; (801535c <tcp_output+0x238>)
 8015134:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8015138:	4989      	ldr	r1, [pc, #548]	; (8015360 <tcp_output+0x23c>)
 801513a:	488a      	ldr	r0, [pc, #552]	; (8015364 <tcp_output+0x240>)
 801513c:	f004 fa50 	bl	80195e0 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8015140:	687b      	ldr	r3, [r7, #4]
 8015142:	7d1b      	ldrb	r3, [r3, #20]
 8015144:	2b01      	cmp	r3, #1
 8015146:	d106      	bne.n	8015156 <tcp_output+0x32>
 8015148:	4b84      	ldr	r3, [pc, #528]	; (801535c <tcp_output+0x238>)
 801514a:	f240 42e3 	movw	r2, #1251	; 0x4e3
 801514e:	4986      	ldr	r1, [pc, #536]	; (8015368 <tcp_output+0x244>)
 8015150:	4884      	ldr	r0, [pc, #528]	; (8015364 <tcp_output+0x240>)
 8015152:	f004 fa45 	bl	80195e0 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8015156:	4b85      	ldr	r3, [pc, #532]	; (801536c <tcp_output+0x248>)
 8015158:	681b      	ldr	r3, [r3, #0]
 801515a:	687a      	ldr	r2, [r7, #4]
 801515c:	429a      	cmp	r2, r3
 801515e:	d101      	bne.n	8015164 <tcp_output+0x40>
    return ERR_OK;
 8015160:	2300      	movs	r3, #0
 8015162:	e1ce      	b.n	8015502 <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8015164:	687b      	ldr	r3, [r7, #4]
 8015166:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801516a:	687b      	ldr	r3, [r7, #4]
 801516c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8015170:	4293      	cmp	r3, r2
 8015172:	bf28      	it	cs
 8015174:	4613      	movcs	r3, r2
 8015176:	b29b      	uxth	r3, r3
 8015178:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 801517a:	687b      	ldr	r3, [r7, #4]
 801517c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801517e:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 8015180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015182:	2b00      	cmp	r3, #0
 8015184:	d10b      	bne.n	801519e <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 8015186:	687b      	ldr	r3, [r7, #4]
 8015188:	8b5b      	ldrh	r3, [r3, #26]
 801518a:	f003 0302 	and.w	r3, r3, #2
 801518e:	2b00      	cmp	r3, #0
 8015190:	f000 81aa 	beq.w	80154e8 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 8015194:	6878      	ldr	r0, [r7, #4]
 8015196:	f000 fdcb 	bl	8015d30 <tcp_send_empty_ack>
 801519a:	4603      	mov	r3, r0
 801519c:	e1b1      	b.n	8015502 <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 801519e:	6879      	ldr	r1, [r7, #4]
 80151a0:	687b      	ldr	r3, [r7, #4]
 80151a2:	3304      	adds	r3, #4
 80151a4:	461a      	mov	r2, r3
 80151a6:	6878      	ldr	r0, [r7, #4]
 80151a8:	f7ff fc7c 	bl	8014aa4 <tcp_route>
 80151ac:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 80151ae:	697b      	ldr	r3, [r7, #20]
 80151b0:	2b00      	cmp	r3, #0
 80151b2:	d102      	bne.n	80151ba <tcp_output+0x96>
    return ERR_RTE;
 80151b4:	f06f 0303 	mvn.w	r3, #3
 80151b8:	e1a3      	b.n	8015502 <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 80151ba:	687b      	ldr	r3, [r7, #4]
 80151bc:	2b00      	cmp	r3, #0
 80151be:	d003      	beq.n	80151c8 <tcp_output+0xa4>
 80151c0:	687b      	ldr	r3, [r7, #4]
 80151c2:	681b      	ldr	r3, [r3, #0]
 80151c4:	2b00      	cmp	r3, #0
 80151c6:	d111      	bne.n	80151ec <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 80151c8:	697b      	ldr	r3, [r7, #20]
 80151ca:	2b00      	cmp	r3, #0
 80151cc:	d002      	beq.n	80151d4 <tcp_output+0xb0>
 80151ce:	697b      	ldr	r3, [r7, #20]
 80151d0:	3304      	adds	r3, #4
 80151d2:	e000      	b.n	80151d6 <tcp_output+0xb2>
 80151d4:	2300      	movs	r3, #0
 80151d6:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 80151d8:	693b      	ldr	r3, [r7, #16]
 80151da:	2b00      	cmp	r3, #0
 80151dc:	d102      	bne.n	80151e4 <tcp_output+0xc0>
      return ERR_RTE;
 80151de:	f06f 0303 	mvn.w	r3, #3
 80151e2:	e18e      	b.n	8015502 <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 80151e4:	693b      	ldr	r3, [r7, #16]
 80151e6:	681a      	ldr	r2, [r3, #0]
 80151e8:	687b      	ldr	r3, [r7, #4]
 80151ea:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 80151ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80151ee:	68db      	ldr	r3, [r3, #12]
 80151f0:	685b      	ldr	r3, [r3, #4]
 80151f2:	4618      	mov	r0, r3
 80151f4:	f7f9 ff41 	bl	800f07a <lwip_htonl>
 80151f8:	4602      	mov	r2, r0
 80151fa:	687b      	ldr	r3, [r7, #4]
 80151fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80151fe:	1ad3      	subs	r3, r2, r3
 8015200:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015202:	8912      	ldrh	r2, [r2, #8]
 8015204:	4413      	add	r3, r2
 8015206:	69ba      	ldr	r2, [r7, #24]
 8015208:	429a      	cmp	r2, r3
 801520a:	d227      	bcs.n	801525c <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 801520c:	687b      	ldr	r3, [r7, #4]
 801520e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8015212:	461a      	mov	r2, r3
 8015214:	69bb      	ldr	r3, [r7, #24]
 8015216:	4293      	cmp	r3, r2
 8015218:	d114      	bne.n	8015244 <tcp_output+0x120>
 801521a:	687b      	ldr	r3, [r7, #4]
 801521c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801521e:	2b00      	cmp	r3, #0
 8015220:	d110      	bne.n	8015244 <tcp_output+0x120>
 8015222:	687b      	ldr	r3, [r7, #4]
 8015224:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8015228:	2b00      	cmp	r3, #0
 801522a:	d10b      	bne.n	8015244 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 801522c:	687b      	ldr	r3, [r7, #4]
 801522e:	2200      	movs	r2, #0
 8015230:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 8015234:	687b      	ldr	r3, [r7, #4]
 8015236:	2201      	movs	r2, #1
 8015238:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 801523c:	687b      	ldr	r3, [r7, #4]
 801523e:	2200      	movs	r2, #0
 8015240:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8015244:	687b      	ldr	r3, [r7, #4]
 8015246:	8b5b      	ldrh	r3, [r3, #26]
 8015248:	f003 0302 	and.w	r3, r3, #2
 801524c:	2b00      	cmp	r3, #0
 801524e:	f000 814d 	beq.w	80154ec <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 8015252:	6878      	ldr	r0, [r7, #4]
 8015254:	f000 fd6c 	bl	8015d30 <tcp_send_empty_ack>
 8015258:	4603      	mov	r3, r0
 801525a:	e152      	b.n	8015502 <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 801525c:	687b      	ldr	r3, [r7, #4]
 801525e:	2200      	movs	r2, #0
 8015260:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8015264:	687b      	ldr	r3, [r7, #4]
 8015266:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015268:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 801526a:	6a3b      	ldr	r3, [r7, #32]
 801526c:	2b00      	cmp	r3, #0
 801526e:	f000 811c 	beq.w	80154aa <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 8015272:	e002      	b.n	801527a <tcp_output+0x156>
 8015274:	6a3b      	ldr	r3, [r7, #32]
 8015276:	681b      	ldr	r3, [r3, #0]
 8015278:	623b      	str	r3, [r7, #32]
 801527a:	6a3b      	ldr	r3, [r7, #32]
 801527c:	681b      	ldr	r3, [r3, #0]
 801527e:	2b00      	cmp	r3, #0
 8015280:	d1f8      	bne.n	8015274 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 8015282:	e112      	b.n	80154aa <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8015284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015286:	68db      	ldr	r3, [r3, #12]
 8015288:	899b      	ldrh	r3, [r3, #12]
 801528a:	b29b      	uxth	r3, r3
 801528c:	4618      	mov	r0, r3
 801528e:	f7f9 fedf 	bl	800f050 <lwip_htons>
 8015292:	4603      	mov	r3, r0
 8015294:	b2db      	uxtb	r3, r3
 8015296:	f003 0304 	and.w	r3, r3, #4
 801529a:	2b00      	cmp	r3, #0
 801529c:	d006      	beq.n	80152ac <tcp_output+0x188>
 801529e:	4b2f      	ldr	r3, [pc, #188]	; (801535c <tcp_output+0x238>)
 80152a0:	f240 5236 	movw	r2, #1334	; 0x536
 80152a4:	4932      	ldr	r1, [pc, #200]	; (8015370 <tcp_output+0x24c>)
 80152a6:	482f      	ldr	r0, [pc, #188]	; (8015364 <tcp_output+0x240>)
 80152a8:	f004 f99a 	bl	80195e0 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 80152ac:	687b      	ldr	r3, [r7, #4]
 80152ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80152b0:	2b00      	cmp	r3, #0
 80152b2:	d01f      	beq.n	80152f4 <tcp_output+0x1d0>
 80152b4:	687b      	ldr	r3, [r7, #4]
 80152b6:	8b5b      	ldrh	r3, [r3, #26]
 80152b8:	f003 0344 	and.w	r3, r3, #68	; 0x44
 80152bc:	2b00      	cmp	r3, #0
 80152be:	d119      	bne.n	80152f4 <tcp_output+0x1d0>
 80152c0:	687b      	ldr	r3, [r7, #4]
 80152c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80152c4:	2b00      	cmp	r3, #0
 80152c6:	d00b      	beq.n	80152e0 <tcp_output+0x1bc>
 80152c8:	687b      	ldr	r3, [r7, #4]
 80152ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80152cc:	681b      	ldr	r3, [r3, #0]
 80152ce:	2b00      	cmp	r3, #0
 80152d0:	d110      	bne.n	80152f4 <tcp_output+0x1d0>
 80152d2:	687b      	ldr	r3, [r7, #4]
 80152d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80152d6:	891a      	ldrh	r2, [r3, #8]
 80152d8:	687b      	ldr	r3, [r7, #4]
 80152da:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80152dc:	429a      	cmp	r2, r3
 80152de:	d209      	bcs.n	80152f4 <tcp_output+0x1d0>
 80152e0:	687b      	ldr	r3, [r7, #4]
 80152e2:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 80152e6:	2b00      	cmp	r3, #0
 80152e8:	d004      	beq.n	80152f4 <tcp_output+0x1d0>
 80152ea:	687b      	ldr	r3, [r7, #4]
 80152ec:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80152f0:	2b08      	cmp	r3, #8
 80152f2:	d901      	bls.n	80152f8 <tcp_output+0x1d4>
 80152f4:	2301      	movs	r3, #1
 80152f6:	e000      	b.n	80152fa <tcp_output+0x1d6>
 80152f8:	2300      	movs	r3, #0
 80152fa:	2b00      	cmp	r3, #0
 80152fc:	d106      	bne.n	801530c <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 80152fe:	687b      	ldr	r3, [r7, #4]
 8015300:	8b5b      	ldrh	r3, [r3, #26]
 8015302:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8015306:	2b00      	cmp	r3, #0
 8015308:	f000 80e4 	beq.w	80154d4 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 801530c:	687b      	ldr	r3, [r7, #4]
 801530e:	7d1b      	ldrb	r3, [r3, #20]
 8015310:	2b02      	cmp	r3, #2
 8015312:	d00d      	beq.n	8015330 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8015314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015316:	68db      	ldr	r3, [r3, #12]
 8015318:	899b      	ldrh	r3, [r3, #12]
 801531a:	b29c      	uxth	r4, r3
 801531c:	2010      	movs	r0, #16
 801531e:	f7f9 fe97 	bl	800f050 <lwip_htons>
 8015322:	4603      	mov	r3, r0
 8015324:	461a      	mov	r2, r3
 8015326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015328:	68db      	ldr	r3, [r3, #12]
 801532a:	4322      	orrs	r2, r4
 801532c:	b292      	uxth	r2, r2
 801532e:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8015330:	697a      	ldr	r2, [r7, #20]
 8015332:	6879      	ldr	r1, [r7, #4]
 8015334:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015336:	f000 f909 	bl	801554c <tcp_output_segment>
 801533a:	4603      	mov	r3, r0
 801533c:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 801533e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015342:	2b00      	cmp	r3, #0
 8015344:	d016      	beq.n	8015374 <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015346:	687b      	ldr	r3, [r7, #4]
 8015348:	8b5b      	ldrh	r3, [r3, #26]
 801534a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801534e:	b29a      	uxth	r2, r3
 8015350:	687b      	ldr	r3, [r7, #4]
 8015352:	835a      	strh	r2, [r3, #26]
      return err;
 8015354:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015358:	e0d3      	b.n	8015502 <tcp_output+0x3de>
 801535a:	bf00      	nop
 801535c:	0801d50c 	.word	0x0801d50c
 8015360:	0801da50 	.word	0x0801da50
 8015364:	0801d560 	.word	0x0801d560
 8015368:	0801da68 	.word	0x0801da68
 801536c:	20008114 	.word	0x20008114
 8015370:	0801da90 	.word	0x0801da90
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8015374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015376:	681a      	ldr	r2, [r3, #0]
 8015378:	687b      	ldr	r3, [r7, #4]
 801537a:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 801537c:	687b      	ldr	r3, [r7, #4]
 801537e:	7d1b      	ldrb	r3, [r3, #20]
 8015380:	2b02      	cmp	r3, #2
 8015382:	d006      	beq.n	8015392 <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8015384:	687b      	ldr	r3, [r7, #4]
 8015386:	8b5b      	ldrh	r3, [r3, #26]
 8015388:	f023 0303 	bic.w	r3, r3, #3
 801538c:	b29a      	uxth	r2, r3
 801538e:	687b      	ldr	r3, [r7, #4]
 8015390:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8015392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015394:	68db      	ldr	r3, [r3, #12]
 8015396:	685b      	ldr	r3, [r3, #4]
 8015398:	4618      	mov	r0, r3
 801539a:	f7f9 fe6e 	bl	800f07a <lwip_htonl>
 801539e:	4604      	mov	r4, r0
 80153a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80153a2:	891b      	ldrh	r3, [r3, #8]
 80153a4:	461d      	mov	r5, r3
 80153a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80153a8:	68db      	ldr	r3, [r3, #12]
 80153aa:	899b      	ldrh	r3, [r3, #12]
 80153ac:	b29b      	uxth	r3, r3
 80153ae:	4618      	mov	r0, r3
 80153b0:	f7f9 fe4e 	bl	800f050 <lwip_htons>
 80153b4:	4603      	mov	r3, r0
 80153b6:	b2db      	uxtb	r3, r3
 80153b8:	f003 0303 	and.w	r3, r3, #3
 80153bc:	2b00      	cmp	r3, #0
 80153be:	d001      	beq.n	80153c4 <tcp_output+0x2a0>
 80153c0:	2301      	movs	r3, #1
 80153c2:	e000      	b.n	80153c6 <tcp_output+0x2a2>
 80153c4:	2300      	movs	r3, #0
 80153c6:	442b      	add	r3, r5
 80153c8:	4423      	add	r3, r4
 80153ca:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80153cc:	687b      	ldr	r3, [r7, #4]
 80153ce:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80153d0:	68bb      	ldr	r3, [r7, #8]
 80153d2:	1ad3      	subs	r3, r2, r3
 80153d4:	2b00      	cmp	r3, #0
 80153d6:	da02      	bge.n	80153de <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 80153d8:	687b      	ldr	r3, [r7, #4]
 80153da:	68ba      	ldr	r2, [r7, #8]
 80153dc:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 80153de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80153e0:	891b      	ldrh	r3, [r3, #8]
 80153e2:	461c      	mov	r4, r3
 80153e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80153e6:	68db      	ldr	r3, [r3, #12]
 80153e8:	899b      	ldrh	r3, [r3, #12]
 80153ea:	b29b      	uxth	r3, r3
 80153ec:	4618      	mov	r0, r3
 80153ee:	f7f9 fe2f 	bl	800f050 <lwip_htons>
 80153f2:	4603      	mov	r3, r0
 80153f4:	b2db      	uxtb	r3, r3
 80153f6:	f003 0303 	and.w	r3, r3, #3
 80153fa:	2b00      	cmp	r3, #0
 80153fc:	d001      	beq.n	8015402 <tcp_output+0x2de>
 80153fe:	2301      	movs	r3, #1
 8015400:	e000      	b.n	8015404 <tcp_output+0x2e0>
 8015402:	2300      	movs	r3, #0
 8015404:	4423      	add	r3, r4
 8015406:	2b00      	cmp	r3, #0
 8015408:	d049      	beq.n	801549e <tcp_output+0x37a>
      seg->next = NULL;
 801540a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801540c:	2200      	movs	r2, #0
 801540e:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8015410:	687b      	ldr	r3, [r7, #4]
 8015412:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015414:	2b00      	cmp	r3, #0
 8015416:	d105      	bne.n	8015424 <tcp_output+0x300>
        pcb->unacked = seg;
 8015418:	687b      	ldr	r3, [r7, #4]
 801541a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801541c:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 801541e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015420:	623b      	str	r3, [r7, #32]
 8015422:	e03f      	b.n	80154a4 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8015424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015426:	68db      	ldr	r3, [r3, #12]
 8015428:	685b      	ldr	r3, [r3, #4]
 801542a:	4618      	mov	r0, r3
 801542c:	f7f9 fe25 	bl	800f07a <lwip_htonl>
 8015430:	4604      	mov	r4, r0
 8015432:	6a3b      	ldr	r3, [r7, #32]
 8015434:	68db      	ldr	r3, [r3, #12]
 8015436:	685b      	ldr	r3, [r3, #4]
 8015438:	4618      	mov	r0, r3
 801543a:	f7f9 fe1e 	bl	800f07a <lwip_htonl>
 801543e:	4603      	mov	r3, r0
 8015440:	1ae3      	subs	r3, r4, r3
 8015442:	2b00      	cmp	r3, #0
 8015444:	da24      	bge.n	8015490 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8015446:	687b      	ldr	r3, [r7, #4]
 8015448:	3370      	adds	r3, #112	; 0x70
 801544a:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801544c:	e002      	b.n	8015454 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 801544e:	69fb      	ldr	r3, [r7, #28]
 8015450:	681b      	ldr	r3, [r3, #0]
 8015452:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8015454:	69fb      	ldr	r3, [r7, #28]
 8015456:	681b      	ldr	r3, [r3, #0]
 8015458:	2b00      	cmp	r3, #0
 801545a:	d011      	beq.n	8015480 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801545c:	69fb      	ldr	r3, [r7, #28]
 801545e:	681b      	ldr	r3, [r3, #0]
 8015460:	68db      	ldr	r3, [r3, #12]
 8015462:	685b      	ldr	r3, [r3, #4]
 8015464:	4618      	mov	r0, r3
 8015466:	f7f9 fe08 	bl	800f07a <lwip_htonl>
 801546a:	4604      	mov	r4, r0
 801546c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801546e:	68db      	ldr	r3, [r3, #12]
 8015470:	685b      	ldr	r3, [r3, #4]
 8015472:	4618      	mov	r0, r3
 8015474:	f7f9 fe01 	bl	800f07a <lwip_htonl>
 8015478:	4603      	mov	r3, r0
 801547a:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 801547c:	2b00      	cmp	r3, #0
 801547e:	dbe6      	blt.n	801544e <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 8015480:	69fb      	ldr	r3, [r7, #28]
 8015482:	681a      	ldr	r2, [r3, #0]
 8015484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015486:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8015488:	69fb      	ldr	r3, [r7, #28]
 801548a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801548c:	601a      	str	r2, [r3, #0]
 801548e:	e009      	b.n	80154a4 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8015490:	6a3b      	ldr	r3, [r7, #32]
 8015492:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015494:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 8015496:	6a3b      	ldr	r3, [r7, #32]
 8015498:	681b      	ldr	r3, [r3, #0]
 801549a:	623b      	str	r3, [r7, #32]
 801549c:	e002      	b.n	80154a4 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 801549e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80154a0:	f7fc fc3f 	bl	8011d22 <tcp_seg_free>
    }
    seg = pcb->unsent;
 80154a4:	687b      	ldr	r3, [r7, #4]
 80154a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80154a8:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 80154aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80154ac:	2b00      	cmp	r3, #0
 80154ae:	d012      	beq.n	80154d6 <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 80154b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80154b2:	68db      	ldr	r3, [r3, #12]
 80154b4:	685b      	ldr	r3, [r3, #4]
 80154b6:	4618      	mov	r0, r3
 80154b8:	f7f9 fddf 	bl	800f07a <lwip_htonl>
 80154bc:	4602      	mov	r2, r0
 80154be:	687b      	ldr	r3, [r7, #4]
 80154c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80154c2:	1ad3      	subs	r3, r2, r3
 80154c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80154c6:	8912      	ldrh	r2, [r2, #8]
 80154c8:	4413      	add	r3, r2
  while (seg != NULL &&
 80154ca:	69ba      	ldr	r2, [r7, #24]
 80154cc:	429a      	cmp	r2, r3
 80154ce:	f4bf aed9 	bcs.w	8015284 <tcp_output+0x160>
 80154d2:	e000      	b.n	80154d6 <tcp_output+0x3b2>
      break;
 80154d4:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 80154d6:	687b      	ldr	r3, [r7, #4]
 80154d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80154da:	2b00      	cmp	r3, #0
 80154dc:	d108      	bne.n	80154f0 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 80154de:	687b      	ldr	r3, [r7, #4]
 80154e0:	2200      	movs	r2, #0
 80154e2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 80154e6:	e004      	b.n	80154f2 <tcp_output+0x3ce>
    goto output_done;
 80154e8:	bf00      	nop
 80154ea:	e002      	b.n	80154f2 <tcp_output+0x3ce>
    goto output_done;
 80154ec:	bf00      	nop
 80154ee:	e000      	b.n	80154f2 <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 80154f0:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 80154f2:	687b      	ldr	r3, [r7, #4]
 80154f4:	8b5b      	ldrh	r3, [r3, #26]
 80154f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80154fa:	b29a      	uxth	r2, r3
 80154fc:	687b      	ldr	r3, [r7, #4]
 80154fe:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8015500:	2300      	movs	r3, #0
}
 8015502:	4618      	mov	r0, r3
 8015504:	3728      	adds	r7, #40	; 0x28
 8015506:	46bd      	mov	sp, r7
 8015508:	bdb0      	pop	{r4, r5, r7, pc}
 801550a:	bf00      	nop

0801550c <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 801550c:	b580      	push	{r7, lr}
 801550e:	b082      	sub	sp, #8
 8015510:	af00      	add	r7, sp, #0
 8015512:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8015514:	687b      	ldr	r3, [r7, #4]
 8015516:	2b00      	cmp	r3, #0
 8015518:	d106      	bne.n	8015528 <tcp_output_segment_busy+0x1c>
 801551a:	4b09      	ldr	r3, [pc, #36]	; (8015540 <tcp_output_segment_busy+0x34>)
 801551c:	f240 529a 	movw	r2, #1434	; 0x59a
 8015520:	4908      	ldr	r1, [pc, #32]	; (8015544 <tcp_output_segment_busy+0x38>)
 8015522:	4809      	ldr	r0, [pc, #36]	; (8015548 <tcp_output_segment_busy+0x3c>)
 8015524:	f004 f85c 	bl	80195e0 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8015528:	687b      	ldr	r3, [r7, #4]
 801552a:	685b      	ldr	r3, [r3, #4]
 801552c:	7b9b      	ldrb	r3, [r3, #14]
 801552e:	2b01      	cmp	r3, #1
 8015530:	d001      	beq.n	8015536 <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 8015532:	2301      	movs	r3, #1
 8015534:	e000      	b.n	8015538 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 8015536:	2300      	movs	r3, #0
}
 8015538:	4618      	mov	r0, r3
 801553a:	3708      	adds	r7, #8
 801553c:	46bd      	mov	sp, r7
 801553e:	bd80      	pop	{r7, pc}
 8015540:	0801d50c 	.word	0x0801d50c
 8015544:	0801daa8 	.word	0x0801daa8
 8015548:	0801d560 	.word	0x0801d560

0801554c <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 801554c:	b5b0      	push	{r4, r5, r7, lr}
 801554e:	b08c      	sub	sp, #48	; 0x30
 8015550:	af04      	add	r7, sp, #16
 8015552:	60f8      	str	r0, [r7, #12]
 8015554:	60b9      	str	r1, [r7, #8]
 8015556:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8015558:	68fb      	ldr	r3, [r7, #12]
 801555a:	2b00      	cmp	r3, #0
 801555c:	d106      	bne.n	801556c <tcp_output_segment+0x20>
 801555e:	4b64      	ldr	r3, [pc, #400]	; (80156f0 <tcp_output_segment+0x1a4>)
 8015560:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 8015564:	4963      	ldr	r1, [pc, #396]	; (80156f4 <tcp_output_segment+0x1a8>)
 8015566:	4864      	ldr	r0, [pc, #400]	; (80156f8 <tcp_output_segment+0x1ac>)
 8015568:	f004 f83a 	bl	80195e0 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 801556c:	68bb      	ldr	r3, [r7, #8]
 801556e:	2b00      	cmp	r3, #0
 8015570:	d106      	bne.n	8015580 <tcp_output_segment+0x34>
 8015572:	4b5f      	ldr	r3, [pc, #380]	; (80156f0 <tcp_output_segment+0x1a4>)
 8015574:	f240 52b9 	movw	r2, #1465	; 0x5b9
 8015578:	4960      	ldr	r1, [pc, #384]	; (80156fc <tcp_output_segment+0x1b0>)
 801557a:	485f      	ldr	r0, [pc, #380]	; (80156f8 <tcp_output_segment+0x1ac>)
 801557c:	f004 f830 	bl	80195e0 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8015580:	687b      	ldr	r3, [r7, #4]
 8015582:	2b00      	cmp	r3, #0
 8015584:	d106      	bne.n	8015594 <tcp_output_segment+0x48>
 8015586:	4b5a      	ldr	r3, [pc, #360]	; (80156f0 <tcp_output_segment+0x1a4>)
 8015588:	f240 52ba 	movw	r2, #1466	; 0x5ba
 801558c:	495c      	ldr	r1, [pc, #368]	; (8015700 <tcp_output_segment+0x1b4>)
 801558e:	485a      	ldr	r0, [pc, #360]	; (80156f8 <tcp_output_segment+0x1ac>)
 8015590:	f004 f826 	bl	80195e0 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 8015594:	68f8      	ldr	r0, [r7, #12]
 8015596:	f7ff ffb9 	bl	801550c <tcp_output_segment_busy>
 801559a:	4603      	mov	r3, r0
 801559c:	2b00      	cmp	r3, #0
 801559e:	d001      	beq.n	80155a4 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 80155a0:	2300      	movs	r3, #0
 80155a2:	e0a1      	b.n	80156e8 <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 80155a4:	68bb      	ldr	r3, [r7, #8]
 80155a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80155a8:	68fb      	ldr	r3, [r7, #12]
 80155aa:	68dc      	ldr	r4, [r3, #12]
 80155ac:	4610      	mov	r0, r2
 80155ae:	f7f9 fd64 	bl	800f07a <lwip_htonl>
 80155b2:	4603      	mov	r3, r0
 80155b4:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 80155b6:	68bb      	ldr	r3, [r7, #8]
 80155b8:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 80155ba:	68fb      	ldr	r3, [r7, #12]
 80155bc:	68dc      	ldr	r4, [r3, #12]
 80155be:	4610      	mov	r0, r2
 80155c0:	f7f9 fd46 	bl	800f050 <lwip_htons>
 80155c4:	4603      	mov	r3, r0
 80155c6:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80155c8:	68bb      	ldr	r3, [r7, #8]
 80155ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80155cc:	68ba      	ldr	r2, [r7, #8]
 80155ce:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 80155d0:	441a      	add	r2, r3
 80155d2:	68bb      	ldr	r3, [r7, #8]
 80155d4:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 80155d6:	68fb      	ldr	r3, [r7, #12]
 80155d8:	68db      	ldr	r3, [r3, #12]
 80155da:	3314      	adds	r3, #20
 80155dc:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 80155de:	68fb      	ldr	r3, [r7, #12]
 80155e0:	7a9b      	ldrb	r3, [r3, #10]
 80155e2:	f003 0301 	and.w	r3, r3, #1
 80155e6:	2b00      	cmp	r3, #0
 80155e8:	d015      	beq.n	8015616 <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 80155ea:	68bb      	ldr	r3, [r7, #8]
 80155ec:	3304      	adds	r3, #4
 80155ee:	461a      	mov	r2, r3
 80155f0:	6879      	ldr	r1, [r7, #4]
 80155f2:	f44f 7006 	mov.w	r0, #536	; 0x218
 80155f6:	f7fc fe8b 	bl	8012310 <tcp_eff_send_mss_netif>
 80155fa:	4603      	mov	r3, r0
 80155fc:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 80155fe:	8b7b      	ldrh	r3, [r7, #26]
 8015600:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 8015604:	4618      	mov	r0, r3
 8015606:	f7f9 fd38 	bl	800f07a <lwip_htonl>
 801560a:	4602      	mov	r2, r0
 801560c:	69fb      	ldr	r3, [r7, #28]
 801560e:	601a      	str	r2, [r3, #0]
    opts += 1;
 8015610:	69fb      	ldr	r3, [r7, #28]
 8015612:	3304      	adds	r3, #4
 8015614:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8015616:	68bb      	ldr	r3, [r7, #8]
 8015618:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801561c:	2b00      	cmp	r3, #0
 801561e:	da02      	bge.n	8015626 <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8015620:	68bb      	ldr	r3, [r7, #8]
 8015622:	2200      	movs	r2, #0
 8015624:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 8015626:	68bb      	ldr	r3, [r7, #8]
 8015628:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801562a:	2b00      	cmp	r3, #0
 801562c:	d10c      	bne.n	8015648 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 801562e:	4b35      	ldr	r3, [pc, #212]	; (8015704 <tcp_output_segment+0x1b8>)
 8015630:	681a      	ldr	r2, [r3, #0]
 8015632:	68bb      	ldr	r3, [r7, #8]
 8015634:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8015636:	68fb      	ldr	r3, [r7, #12]
 8015638:	68db      	ldr	r3, [r3, #12]
 801563a:	685b      	ldr	r3, [r3, #4]
 801563c:	4618      	mov	r0, r3
 801563e:	f7f9 fd1c 	bl	800f07a <lwip_htonl>
 8015642:	4602      	mov	r2, r0
 8015644:	68bb      	ldr	r3, [r7, #8]
 8015646:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8015648:	68fb      	ldr	r3, [r7, #12]
 801564a:	68da      	ldr	r2, [r3, #12]
 801564c:	68fb      	ldr	r3, [r7, #12]
 801564e:	685b      	ldr	r3, [r3, #4]
 8015650:	685b      	ldr	r3, [r3, #4]
 8015652:	1ad3      	subs	r3, r2, r3
 8015654:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8015656:	68fb      	ldr	r3, [r7, #12]
 8015658:	685b      	ldr	r3, [r3, #4]
 801565a:	8959      	ldrh	r1, [r3, #10]
 801565c:	68fb      	ldr	r3, [r7, #12]
 801565e:	685b      	ldr	r3, [r3, #4]
 8015660:	8b3a      	ldrh	r2, [r7, #24]
 8015662:	1a8a      	subs	r2, r1, r2
 8015664:	b292      	uxth	r2, r2
 8015666:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8015668:	68fb      	ldr	r3, [r7, #12]
 801566a:	685b      	ldr	r3, [r3, #4]
 801566c:	8919      	ldrh	r1, [r3, #8]
 801566e:	68fb      	ldr	r3, [r7, #12]
 8015670:	685b      	ldr	r3, [r3, #4]
 8015672:	8b3a      	ldrh	r2, [r7, #24]
 8015674:	1a8a      	subs	r2, r1, r2
 8015676:	b292      	uxth	r2, r2
 8015678:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 801567a:	68fb      	ldr	r3, [r7, #12]
 801567c:	685b      	ldr	r3, [r3, #4]
 801567e:	68fa      	ldr	r2, [r7, #12]
 8015680:	68d2      	ldr	r2, [r2, #12]
 8015682:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8015684:	68fb      	ldr	r3, [r7, #12]
 8015686:	68db      	ldr	r3, [r3, #12]
 8015688:	2200      	movs	r2, #0
 801568a:	741a      	strb	r2, [r3, #16]
 801568c:	2200      	movs	r2, #0
 801568e:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8015690:	68fb      	ldr	r3, [r7, #12]
 8015692:	68da      	ldr	r2, [r3, #12]
 8015694:	68fb      	ldr	r3, [r7, #12]
 8015696:	7a9b      	ldrb	r3, [r3, #10]
 8015698:	f003 0301 	and.w	r3, r3, #1
 801569c:	2b00      	cmp	r3, #0
 801569e:	d001      	beq.n	80156a4 <tcp_output_segment+0x158>
 80156a0:	2318      	movs	r3, #24
 80156a2:	e000      	b.n	80156a6 <tcp_output_segment+0x15a>
 80156a4:	2314      	movs	r3, #20
 80156a6:	4413      	add	r3, r2
 80156a8:	69fa      	ldr	r2, [r7, #28]
 80156aa:	429a      	cmp	r2, r3
 80156ac:	d006      	beq.n	80156bc <tcp_output_segment+0x170>
 80156ae:	4b10      	ldr	r3, [pc, #64]	; (80156f0 <tcp_output_segment+0x1a4>)
 80156b0:	f240 621c 	movw	r2, #1564	; 0x61c
 80156b4:	4914      	ldr	r1, [pc, #80]	; (8015708 <tcp_output_segment+0x1bc>)
 80156b6:	4810      	ldr	r0, [pc, #64]	; (80156f8 <tcp_output_segment+0x1ac>)
 80156b8:	f003 ff92 	bl	80195e0 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 80156bc:	68fb      	ldr	r3, [r7, #12]
 80156be:	6858      	ldr	r0, [r3, #4]
 80156c0:	68b9      	ldr	r1, [r7, #8]
 80156c2:	68bb      	ldr	r3, [r7, #8]
 80156c4:	1d1c      	adds	r4, r3, #4
 80156c6:	68bb      	ldr	r3, [r7, #8]
 80156c8:	7add      	ldrb	r5, [r3, #11]
 80156ca:	68bb      	ldr	r3, [r7, #8]
 80156cc:	7a9b      	ldrb	r3, [r3, #10]
 80156ce:	687a      	ldr	r2, [r7, #4]
 80156d0:	9202      	str	r2, [sp, #8]
 80156d2:	2206      	movs	r2, #6
 80156d4:	9201      	str	r2, [sp, #4]
 80156d6:	9300      	str	r3, [sp, #0]
 80156d8:	462b      	mov	r3, r5
 80156da:	4622      	mov	r2, r4
 80156dc:	f002 fa18 	bl	8017b10 <ip4_output_if>
 80156e0:	4603      	mov	r3, r0
 80156e2:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 80156e4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80156e8:	4618      	mov	r0, r3
 80156ea:	3720      	adds	r7, #32
 80156ec:	46bd      	mov	sp, r7
 80156ee:	bdb0      	pop	{r4, r5, r7, pc}
 80156f0:	0801d50c 	.word	0x0801d50c
 80156f4:	0801dad0 	.word	0x0801dad0
 80156f8:	0801d560 	.word	0x0801d560
 80156fc:	0801daf0 	.word	0x0801daf0
 8015700:	0801db10 	.word	0x0801db10
 8015704:	200080c8 	.word	0x200080c8
 8015708:	0801db34 	.word	0x0801db34

0801570c <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 801570c:	b5b0      	push	{r4, r5, r7, lr}
 801570e:	b084      	sub	sp, #16
 8015710:	af00      	add	r7, sp, #0
 8015712:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8015714:	687b      	ldr	r3, [r7, #4]
 8015716:	2b00      	cmp	r3, #0
 8015718:	d106      	bne.n	8015728 <tcp_rexmit_rto_prepare+0x1c>
 801571a:	4b31      	ldr	r3, [pc, #196]	; (80157e0 <tcp_rexmit_rto_prepare+0xd4>)
 801571c:	f240 6263 	movw	r2, #1635	; 0x663
 8015720:	4930      	ldr	r1, [pc, #192]	; (80157e4 <tcp_rexmit_rto_prepare+0xd8>)
 8015722:	4831      	ldr	r0, [pc, #196]	; (80157e8 <tcp_rexmit_rto_prepare+0xdc>)
 8015724:	f003 ff5c 	bl	80195e0 <iprintf>

  if (pcb->unacked == NULL) {
 8015728:	687b      	ldr	r3, [r7, #4]
 801572a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801572c:	2b00      	cmp	r3, #0
 801572e:	d102      	bne.n	8015736 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8015730:	f06f 0305 	mvn.w	r3, #5
 8015734:	e050      	b.n	80157d8 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8015736:	687b      	ldr	r3, [r7, #4]
 8015738:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801573a:	60fb      	str	r3, [r7, #12]
 801573c:	e00b      	b.n	8015756 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 801573e:	68f8      	ldr	r0, [r7, #12]
 8015740:	f7ff fee4 	bl	801550c <tcp_output_segment_busy>
 8015744:	4603      	mov	r3, r0
 8015746:	2b00      	cmp	r3, #0
 8015748:	d002      	beq.n	8015750 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 801574a:	f06f 0305 	mvn.w	r3, #5
 801574e:	e043      	b.n	80157d8 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8015750:	68fb      	ldr	r3, [r7, #12]
 8015752:	681b      	ldr	r3, [r3, #0]
 8015754:	60fb      	str	r3, [r7, #12]
 8015756:	68fb      	ldr	r3, [r7, #12]
 8015758:	681b      	ldr	r3, [r3, #0]
 801575a:	2b00      	cmp	r3, #0
 801575c:	d1ef      	bne.n	801573e <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 801575e:	68f8      	ldr	r0, [r7, #12]
 8015760:	f7ff fed4 	bl	801550c <tcp_output_segment_busy>
 8015764:	4603      	mov	r3, r0
 8015766:	2b00      	cmp	r3, #0
 8015768:	d002      	beq.n	8015770 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 801576a:	f06f 0305 	mvn.w	r3, #5
 801576e:	e033      	b.n	80157d8 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8015770:	687b      	ldr	r3, [r7, #4]
 8015772:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8015774:	68fb      	ldr	r3, [r7, #12]
 8015776:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8015778:	687b      	ldr	r3, [r7, #4]
 801577a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 801577c:	687b      	ldr	r3, [r7, #4]
 801577e:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8015780:	687b      	ldr	r3, [r7, #4]
 8015782:	2200      	movs	r2, #0
 8015784:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 8015786:	687b      	ldr	r3, [r7, #4]
 8015788:	8b5b      	ldrh	r3, [r3, #26]
 801578a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 801578e:	b29a      	uxth	r2, r3
 8015790:	687b      	ldr	r3, [r7, #4]
 8015792:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8015794:	68fb      	ldr	r3, [r7, #12]
 8015796:	68db      	ldr	r3, [r3, #12]
 8015798:	685b      	ldr	r3, [r3, #4]
 801579a:	4618      	mov	r0, r3
 801579c:	f7f9 fc6d 	bl	800f07a <lwip_htonl>
 80157a0:	4604      	mov	r4, r0
 80157a2:	68fb      	ldr	r3, [r7, #12]
 80157a4:	891b      	ldrh	r3, [r3, #8]
 80157a6:	461d      	mov	r5, r3
 80157a8:	68fb      	ldr	r3, [r7, #12]
 80157aa:	68db      	ldr	r3, [r3, #12]
 80157ac:	899b      	ldrh	r3, [r3, #12]
 80157ae:	b29b      	uxth	r3, r3
 80157b0:	4618      	mov	r0, r3
 80157b2:	f7f9 fc4d 	bl	800f050 <lwip_htons>
 80157b6:	4603      	mov	r3, r0
 80157b8:	b2db      	uxtb	r3, r3
 80157ba:	f003 0303 	and.w	r3, r3, #3
 80157be:	2b00      	cmp	r3, #0
 80157c0:	d001      	beq.n	80157c6 <tcp_rexmit_rto_prepare+0xba>
 80157c2:	2301      	movs	r3, #1
 80157c4:	e000      	b.n	80157c8 <tcp_rexmit_rto_prepare+0xbc>
 80157c6:	2300      	movs	r3, #0
 80157c8:	442b      	add	r3, r5
 80157ca:	18e2      	adds	r2, r4, r3
 80157cc:	687b      	ldr	r3, [r7, #4]
 80157ce:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 80157d0:	687b      	ldr	r3, [r7, #4]
 80157d2:	2200      	movs	r2, #0
 80157d4:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 80157d6:	2300      	movs	r3, #0
}
 80157d8:	4618      	mov	r0, r3
 80157da:	3710      	adds	r7, #16
 80157dc:	46bd      	mov	sp, r7
 80157de:	bdb0      	pop	{r4, r5, r7, pc}
 80157e0:	0801d50c 	.word	0x0801d50c
 80157e4:	0801db48 	.word	0x0801db48
 80157e8:	0801d560 	.word	0x0801d560

080157ec <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 80157ec:	b580      	push	{r7, lr}
 80157ee:	b082      	sub	sp, #8
 80157f0:	af00      	add	r7, sp, #0
 80157f2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 80157f4:	687b      	ldr	r3, [r7, #4]
 80157f6:	2b00      	cmp	r3, #0
 80157f8:	d106      	bne.n	8015808 <tcp_rexmit_rto_commit+0x1c>
 80157fa:	4b0d      	ldr	r3, [pc, #52]	; (8015830 <tcp_rexmit_rto_commit+0x44>)
 80157fc:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8015800:	490c      	ldr	r1, [pc, #48]	; (8015834 <tcp_rexmit_rto_commit+0x48>)
 8015802:	480d      	ldr	r0, [pc, #52]	; (8015838 <tcp_rexmit_rto_commit+0x4c>)
 8015804:	f003 feec 	bl	80195e0 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8015808:	687b      	ldr	r3, [r7, #4]
 801580a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801580e:	2bff      	cmp	r3, #255	; 0xff
 8015810:	d007      	beq.n	8015822 <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 8015812:	687b      	ldr	r3, [r7, #4]
 8015814:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015818:	3301      	adds	r3, #1
 801581a:	b2da      	uxtb	r2, r3
 801581c:	687b      	ldr	r3, [r7, #4]
 801581e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 8015822:	6878      	ldr	r0, [r7, #4]
 8015824:	f7ff fc7e 	bl	8015124 <tcp_output>
}
 8015828:	bf00      	nop
 801582a:	3708      	adds	r7, #8
 801582c:	46bd      	mov	sp, r7
 801582e:	bd80      	pop	{r7, pc}
 8015830:	0801d50c 	.word	0x0801d50c
 8015834:	0801db6c 	.word	0x0801db6c
 8015838:	0801d560 	.word	0x0801d560

0801583c <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 801583c:	b580      	push	{r7, lr}
 801583e:	b082      	sub	sp, #8
 8015840:	af00      	add	r7, sp, #0
 8015842:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8015844:	687b      	ldr	r3, [r7, #4]
 8015846:	2b00      	cmp	r3, #0
 8015848:	d106      	bne.n	8015858 <tcp_rexmit_rto+0x1c>
 801584a:	4b0a      	ldr	r3, [pc, #40]	; (8015874 <tcp_rexmit_rto+0x38>)
 801584c:	f240 62ad 	movw	r2, #1709	; 0x6ad
 8015850:	4909      	ldr	r1, [pc, #36]	; (8015878 <tcp_rexmit_rto+0x3c>)
 8015852:	480a      	ldr	r0, [pc, #40]	; (801587c <tcp_rexmit_rto+0x40>)
 8015854:	f003 fec4 	bl	80195e0 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8015858:	6878      	ldr	r0, [r7, #4]
 801585a:	f7ff ff57 	bl	801570c <tcp_rexmit_rto_prepare>
 801585e:	4603      	mov	r3, r0
 8015860:	2b00      	cmp	r3, #0
 8015862:	d102      	bne.n	801586a <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8015864:	6878      	ldr	r0, [r7, #4]
 8015866:	f7ff ffc1 	bl	80157ec <tcp_rexmit_rto_commit>
  }
}
 801586a:	bf00      	nop
 801586c:	3708      	adds	r7, #8
 801586e:	46bd      	mov	sp, r7
 8015870:	bd80      	pop	{r7, pc}
 8015872:	bf00      	nop
 8015874:	0801d50c 	.word	0x0801d50c
 8015878:	0801db90 	.word	0x0801db90
 801587c:	0801d560 	.word	0x0801d560

08015880 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8015880:	b590      	push	{r4, r7, lr}
 8015882:	b085      	sub	sp, #20
 8015884:	af00      	add	r7, sp, #0
 8015886:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8015888:	687b      	ldr	r3, [r7, #4]
 801588a:	2b00      	cmp	r3, #0
 801588c:	d106      	bne.n	801589c <tcp_rexmit+0x1c>
 801588e:	4b2f      	ldr	r3, [pc, #188]	; (801594c <tcp_rexmit+0xcc>)
 8015890:	f240 62c1 	movw	r2, #1729	; 0x6c1
 8015894:	492e      	ldr	r1, [pc, #184]	; (8015950 <tcp_rexmit+0xd0>)
 8015896:	482f      	ldr	r0, [pc, #188]	; (8015954 <tcp_rexmit+0xd4>)
 8015898:	f003 fea2 	bl	80195e0 <iprintf>

  if (pcb->unacked == NULL) {
 801589c:	687b      	ldr	r3, [r7, #4]
 801589e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80158a0:	2b00      	cmp	r3, #0
 80158a2:	d102      	bne.n	80158aa <tcp_rexmit+0x2a>
    return ERR_VAL;
 80158a4:	f06f 0305 	mvn.w	r3, #5
 80158a8:	e04c      	b.n	8015944 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 80158aa:	687b      	ldr	r3, [r7, #4]
 80158ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80158ae:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 80158b0:	68b8      	ldr	r0, [r7, #8]
 80158b2:	f7ff fe2b 	bl	801550c <tcp_output_segment_busy>
 80158b6:	4603      	mov	r3, r0
 80158b8:	2b00      	cmp	r3, #0
 80158ba:	d002      	beq.n	80158c2 <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 80158bc:	f06f 0305 	mvn.w	r3, #5
 80158c0:	e040      	b.n	8015944 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 80158c2:	68bb      	ldr	r3, [r7, #8]
 80158c4:	681a      	ldr	r2, [r3, #0]
 80158c6:	687b      	ldr	r3, [r7, #4]
 80158c8:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 80158ca:	687b      	ldr	r3, [r7, #4]
 80158cc:	336c      	adds	r3, #108	; 0x6c
 80158ce:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80158d0:	e002      	b.n	80158d8 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 80158d2:	68fb      	ldr	r3, [r7, #12]
 80158d4:	681b      	ldr	r3, [r3, #0]
 80158d6:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80158d8:	68fb      	ldr	r3, [r7, #12]
 80158da:	681b      	ldr	r3, [r3, #0]
 80158dc:	2b00      	cmp	r3, #0
 80158de:	d011      	beq.n	8015904 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 80158e0:	68fb      	ldr	r3, [r7, #12]
 80158e2:	681b      	ldr	r3, [r3, #0]
 80158e4:	68db      	ldr	r3, [r3, #12]
 80158e6:	685b      	ldr	r3, [r3, #4]
 80158e8:	4618      	mov	r0, r3
 80158ea:	f7f9 fbc6 	bl	800f07a <lwip_htonl>
 80158ee:	4604      	mov	r4, r0
 80158f0:	68bb      	ldr	r3, [r7, #8]
 80158f2:	68db      	ldr	r3, [r3, #12]
 80158f4:	685b      	ldr	r3, [r3, #4]
 80158f6:	4618      	mov	r0, r3
 80158f8:	f7f9 fbbf 	bl	800f07a <lwip_htonl>
 80158fc:	4603      	mov	r3, r0
 80158fe:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8015900:	2b00      	cmp	r3, #0
 8015902:	dbe6      	blt.n	80158d2 <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8015904:	68fb      	ldr	r3, [r7, #12]
 8015906:	681a      	ldr	r2, [r3, #0]
 8015908:	68bb      	ldr	r3, [r7, #8]
 801590a:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 801590c:	68fb      	ldr	r3, [r7, #12]
 801590e:	68ba      	ldr	r2, [r7, #8]
 8015910:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8015912:	68bb      	ldr	r3, [r7, #8]
 8015914:	681b      	ldr	r3, [r3, #0]
 8015916:	2b00      	cmp	r3, #0
 8015918:	d103      	bne.n	8015922 <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801591a:	687b      	ldr	r3, [r7, #4]
 801591c:	2200      	movs	r2, #0
 801591e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8015922:	687b      	ldr	r3, [r7, #4]
 8015924:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015928:	2bff      	cmp	r3, #255	; 0xff
 801592a:	d007      	beq.n	801593c <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 801592c:	687b      	ldr	r3, [r7, #4]
 801592e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015932:	3301      	adds	r3, #1
 8015934:	b2da      	uxtb	r2, r3
 8015936:	687b      	ldr	r3, [r7, #4]
 8015938:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 801593c:	687b      	ldr	r3, [r7, #4]
 801593e:	2200      	movs	r2, #0
 8015940:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 8015942:	2300      	movs	r3, #0
}
 8015944:	4618      	mov	r0, r3
 8015946:	3714      	adds	r7, #20
 8015948:	46bd      	mov	sp, r7
 801594a:	bd90      	pop	{r4, r7, pc}
 801594c:	0801d50c 	.word	0x0801d50c
 8015950:	0801dbac 	.word	0x0801dbac
 8015954:	0801d560 	.word	0x0801d560

08015958 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8015958:	b580      	push	{r7, lr}
 801595a:	b082      	sub	sp, #8
 801595c:	af00      	add	r7, sp, #0
 801595e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8015960:	687b      	ldr	r3, [r7, #4]
 8015962:	2b00      	cmp	r3, #0
 8015964:	d106      	bne.n	8015974 <tcp_rexmit_fast+0x1c>
 8015966:	4b2a      	ldr	r3, [pc, #168]	; (8015a10 <tcp_rexmit_fast+0xb8>)
 8015968:	f240 62f9 	movw	r2, #1785	; 0x6f9
 801596c:	4929      	ldr	r1, [pc, #164]	; (8015a14 <tcp_rexmit_fast+0xbc>)
 801596e:	482a      	ldr	r0, [pc, #168]	; (8015a18 <tcp_rexmit_fast+0xc0>)
 8015970:	f003 fe36 	bl	80195e0 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8015974:	687b      	ldr	r3, [r7, #4]
 8015976:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015978:	2b00      	cmp	r3, #0
 801597a:	d045      	beq.n	8015a08 <tcp_rexmit_fast+0xb0>
 801597c:	687b      	ldr	r3, [r7, #4]
 801597e:	8b5b      	ldrh	r3, [r3, #26]
 8015980:	f003 0304 	and.w	r3, r3, #4
 8015984:	2b00      	cmp	r3, #0
 8015986:	d13f      	bne.n	8015a08 <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8015988:	6878      	ldr	r0, [r7, #4]
 801598a:	f7ff ff79 	bl	8015880 <tcp_rexmit>
 801598e:	4603      	mov	r3, r0
 8015990:	2b00      	cmp	r3, #0
 8015992:	d139      	bne.n	8015a08 <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8015994:	687b      	ldr	r3, [r7, #4]
 8015996:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801599a:	687b      	ldr	r3, [r7, #4]
 801599c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80159a0:	4293      	cmp	r3, r2
 80159a2:	bf28      	it	cs
 80159a4:	4613      	movcs	r3, r2
 80159a6:	b29b      	uxth	r3, r3
 80159a8:	2b00      	cmp	r3, #0
 80159aa:	da00      	bge.n	80159ae <tcp_rexmit_fast+0x56>
 80159ac:	3301      	adds	r3, #1
 80159ae:	105b      	asrs	r3, r3, #1
 80159b0:	b29a      	uxth	r2, r3
 80159b2:	687b      	ldr	r3, [r7, #4]
 80159b4:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 80159b8:	687b      	ldr	r3, [r7, #4]
 80159ba:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 80159be:	461a      	mov	r2, r3
 80159c0:	687b      	ldr	r3, [r7, #4]
 80159c2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80159c4:	005b      	lsls	r3, r3, #1
 80159c6:	429a      	cmp	r2, r3
 80159c8:	d206      	bcs.n	80159d8 <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 80159ca:	687b      	ldr	r3, [r7, #4]
 80159cc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80159ce:	005b      	lsls	r3, r3, #1
 80159d0:	b29a      	uxth	r2, r3
 80159d2:	687b      	ldr	r3, [r7, #4]
 80159d4:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 80159d8:	687b      	ldr	r3, [r7, #4]
 80159da:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 80159de:	687b      	ldr	r3, [r7, #4]
 80159e0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80159e2:	4619      	mov	r1, r3
 80159e4:	0049      	lsls	r1, r1, #1
 80159e6:	440b      	add	r3, r1
 80159e8:	b29b      	uxth	r3, r3
 80159ea:	4413      	add	r3, r2
 80159ec:	b29a      	uxth	r2, r3
 80159ee:	687b      	ldr	r3, [r7, #4]
 80159f0:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 80159f4:	687b      	ldr	r3, [r7, #4]
 80159f6:	8b5b      	ldrh	r3, [r3, #26]
 80159f8:	f043 0304 	orr.w	r3, r3, #4
 80159fc:	b29a      	uxth	r2, r3
 80159fe:	687b      	ldr	r3, [r7, #4]
 8015a00:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8015a02:	687b      	ldr	r3, [r7, #4]
 8015a04:	2200      	movs	r2, #0
 8015a06:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 8015a08:	bf00      	nop
 8015a0a:	3708      	adds	r7, #8
 8015a0c:	46bd      	mov	sp, r7
 8015a0e:	bd80      	pop	{r7, pc}
 8015a10:	0801d50c 	.word	0x0801d50c
 8015a14:	0801dbc4 	.word	0x0801dbc4
 8015a18:	0801d560 	.word	0x0801d560

08015a1c <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8015a1c:	b580      	push	{r7, lr}
 8015a1e:	b086      	sub	sp, #24
 8015a20:	af00      	add	r7, sp, #0
 8015a22:	60f8      	str	r0, [r7, #12]
 8015a24:	607b      	str	r3, [r7, #4]
 8015a26:	460b      	mov	r3, r1
 8015a28:	817b      	strh	r3, [r7, #10]
 8015a2a:	4613      	mov	r3, r2
 8015a2c:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8015a2e:	897a      	ldrh	r2, [r7, #10]
 8015a30:	893b      	ldrh	r3, [r7, #8]
 8015a32:	4413      	add	r3, r2
 8015a34:	b29b      	uxth	r3, r3
 8015a36:	3314      	adds	r3, #20
 8015a38:	b29b      	uxth	r3, r3
 8015a3a:	f44f 7220 	mov.w	r2, #640	; 0x280
 8015a3e:	4619      	mov	r1, r3
 8015a40:	2022      	movs	r0, #34	; 0x22
 8015a42:	f7fa fc17 	bl	8010274 <pbuf_alloc>
 8015a46:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8015a48:	697b      	ldr	r3, [r7, #20]
 8015a4a:	2b00      	cmp	r3, #0
 8015a4c:	d04d      	beq.n	8015aea <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8015a4e:	897b      	ldrh	r3, [r7, #10]
 8015a50:	3313      	adds	r3, #19
 8015a52:	697a      	ldr	r2, [r7, #20]
 8015a54:	8952      	ldrh	r2, [r2, #10]
 8015a56:	4293      	cmp	r3, r2
 8015a58:	db06      	blt.n	8015a68 <tcp_output_alloc_header_common+0x4c>
 8015a5a:	4b26      	ldr	r3, [pc, #152]	; (8015af4 <tcp_output_alloc_header_common+0xd8>)
 8015a5c:	f240 7223 	movw	r2, #1827	; 0x723
 8015a60:	4925      	ldr	r1, [pc, #148]	; (8015af8 <tcp_output_alloc_header_common+0xdc>)
 8015a62:	4826      	ldr	r0, [pc, #152]	; (8015afc <tcp_output_alloc_header_common+0xe0>)
 8015a64:	f003 fdbc 	bl	80195e0 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8015a68:	697b      	ldr	r3, [r7, #20]
 8015a6a:	685b      	ldr	r3, [r3, #4]
 8015a6c:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8015a6e:	8c3b      	ldrh	r3, [r7, #32]
 8015a70:	4618      	mov	r0, r3
 8015a72:	f7f9 faed 	bl	800f050 <lwip_htons>
 8015a76:	4603      	mov	r3, r0
 8015a78:	461a      	mov	r2, r3
 8015a7a:	693b      	ldr	r3, [r7, #16]
 8015a7c:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8015a7e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8015a80:	4618      	mov	r0, r3
 8015a82:	f7f9 fae5 	bl	800f050 <lwip_htons>
 8015a86:	4603      	mov	r3, r0
 8015a88:	461a      	mov	r2, r3
 8015a8a:	693b      	ldr	r3, [r7, #16]
 8015a8c:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8015a8e:	693b      	ldr	r3, [r7, #16]
 8015a90:	687a      	ldr	r2, [r7, #4]
 8015a92:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8015a94:	68f8      	ldr	r0, [r7, #12]
 8015a96:	f7f9 faf0 	bl	800f07a <lwip_htonl>
 8015a9a:	4602      	mov	r2, r0
 8015a9c:	693b      	ldr	r3, [r7, #16]
 8015a9e:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8015aa0:	897b      	ldrh	r3, [r7, #10]
 8015aa2:	089b      	lsrs	r3, r3, #2
 8015aa4:	b29b      	uxth	r3, r3
 8015aa6:	3305      	adds	r3, #5
 8015aa8:	b29b      	uxth	r3, r3
 8015aaa:	031b      	lsls	r3, r3, #12
 8015aac:	b29a      	uxth	r2, r3
 8015aae:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8015ab2:	b29b      	uxth	r3, r3
 8015ab4:	4313      	orrs	r3, r2
 8015ab6:	b29b      	uxth	r3, r3
 8015ab8:	4618      	mov	r0, r3
 8015aba:	f7f9 fac9 	bl	800f050 <lwip_htons>
 8015abe:	4603      	mov	r3, r0
 8015ac0:	461a      	mov	r2, r3
 8015ac2:	693b      	ldr	r3, [r7, #16]
 8015ac4:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8015ac6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8015ac8:	4618      	mov	r0, r3
 8015aca:	f7f9 fac1 	bl	800f050 <lwip_htons>
 8015ace:	4603      	mov	r3, r0
 8015ad0:	461a      	mov	r2, r3
 8015ad2:	693b      	ldr	r3, [r7, #16]
 8015ad4:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8015ad6:	693b      	ldr	r3, [r7, #16]
 8015ad8:	2200      	movs	r2, #0
 8015ada:	741a      	strb	r2, [r3, #16]
 8015adc:	2200      	movs	r2, #0
 8015ade:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8015ae0:	693b      	ldr	r3, [r7, #16]
 8015ae2:	2200      	movs	r2, #0
 8015ae4:	749a      	strb	r2, [r3, #18]
 8015ae6:	2200      	movs	r2, #0
 8015ae8:	74da      	strb	r2, [r3, #19]
  }
  return p;
 8015aea:	697b      	ldr	r3, [r7, #20]
}
 8015aec:	4618      	mov	r0, r3
 8015aee:	3718      	adds	r7, #24
 8015af0:	46bd      	mov	sp, r7
 8015af2:	bd80      	pop	{r7, pc}
 8015af4:	0801d50c 	.word	0x0801d50c
 8015af8:	0801dbe4 	.word	0x0801dbe4
 8015afc:	0801d560 	.word	0x0801d560

08015b00 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8015b00:	b5b0      	push	{r4, r5, r7, lr}
 8015b02:	b08a      	sub	sp, #40	; 0x28
 8015b04:	af04      	add	r7, sp, #16
 8015b06:	60f8      	str	r0, [r7, #12]
 8015b08:	607b      	str	r3, [r7, #4]
 8015b0a:	460b      	mov	r3, r1
 8015b0c:	817b      	strh	r3, [r7, #10]
 8015b0e:	4613      	mov	r3, r2
 8015b10:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 8015b12:	68fb      	ldr	r3, [r7, #12]
 8015b14:	2b00      	cmp	r3, #0
 8015b16:	d106      	bne.n	8015b26 <tcp_output_alloc_header+0x26>
 8015b18:	4b15      	ldr	r3, [pc, #84]	; (8015b70 <tcp_output_alloc_header+0x70>)
 8015b1a:	f240 7242 	movw	r2, #1858	; 0x742
 8015b1e:	4915      	ldr	r1, [pc, #84]	; (8015b74 <tcp_output_alloc_header+0x74>)
 8015b20:	4815      	ldr	r0, [pc, #84]	; (8015b78 <tcp_output_alloc_header+0x78>)
 8015b22:	f003 fd5d 	bl	80195e0 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8015b26:	68fb      	ldr	r3, [r7, #12]
 8015b28:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8015b2a:	68fb      	ldr	r3, [r7, #12]
 8015b2c:	8adb      	ldrh	r3, [r3, #22]
 8015b2e:	68fa      	ldr	r2, [r7, #12]
 8015b30:	8b12      	ldrh	r2, [r2, #24]
 8015b32:	68f9      	ldr	r1, [r7, #12]
 8015b34:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 8015b36:	893d      	ldrh	r5, [r7, #8]
 8015b38:	897c      	ldrh	r4, [r7, #10]
 8015b3a:	9103      	str	r1, [sp, #12]
 8015b3c:	2110      	movs	r1, #16
 8015b3e:	9102      	str	r1, [sp, #8]
 8015b40:	9201      	str	r2, [sp, #4]
 8015b42:	9300      	str	r3, [sp, #0]
 8015b44:	687b      	ldr	r3, [r7, #4]
 8015b46:	462a      	mov	r2, r5
 8015b48:	4621      	mov	r1, r4
 8015b4a:	f7ff ff67 	bl	8015a1c <tcp_output_alloc_header_common>
 8015b4e:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8015b50:	697b      	ldr	r3, [r7, #20]
 8015b52:	2b00      	cmp	r3, #0
 8015b54:	d006      	beq.n	8015b64 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8015b56:	68fb      	ldr	r3, [r7, #12]
 8015b58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015b5a:	68fa      	ldr	r2, [r7, #12]
 8015b5c:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8015b5e:	441a      	add	r2, r3
 8015b60:	68fb      	ldr	r3, [r7, #12]
 8015b62:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 8015b64:	697b      	ldr	r3, [r7, #20]
}
 8015b66:	4618      	mov	r0, r3
 8015b68:	3718      	adds	r7, #24
 8015b6a:	46bd      	mov	sp, r7
 8015b6c:	bdb0      	pop	{r4, r5, r7, pc}
 8015b6e:	bf00      	nop
 8015b70:	0801d50c 	.word	0x0801d50c
 8015b74:	0801dc14 	.word	0x0801dc14
 8015b78:	0801d560 	.word	0x0801d560

08015b7c <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8015b7c:	b580      	push	{r7, lr}
 8015b7e:	b088      	sub	sp, #32
 8015b80:	af00      	add	r7, sp, #0
 8015b82:	60f8      	str	r0, [r7, #12]
 8015b84:	60b9      	str	r1, [r7, #8]
 8015b86:	4611      	mov	r1, r2
 8015b88:	461a      	mov	r2, r3
 8015b8a:	460b      	mov	r3, r1
 8015b8c:	71fb      	strb	r3, [r7, #7]
 8015b8e:	4613      	mov	r3, r2
 8015b90:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8015b92:	2300      	movs	r3, #0
 8015b94:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 8015b96:	68bb      	ldr	r3, [r7, #8]
 8015b98:	2b00      	cmp	r3, #0
 8015b9a:	d106      	bne.n	8015baa <tcp_output_fill_options+0x2e>
 8015b9c:	4b12      	ldr	r3, [pc, #72]	; (8015be8 <tcp_output_fill_options+0x6c>)
 8015b9e:	f240 7256 	movw	r2, #1878	; 0x756
 8015ba2:	4912      	ldr	r1, [pc, #72]	; (8015bec <tcp_output_fill_options+0x70>)
 8015ba4:	4812      	ldr	r0, [pc, #72]	; (8015bf0 <tcp_output_fill_options+0x74>)
 8015ba6:	f003 fd1b 	bl	80195e0 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 8015baa:	68bb      	ldr	r3, [r7, #8]
 8015bac:	685b      	ldr	r3, [r3, #4]
 8015bae:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8015bb0:	69bb      	ldr	r3, [r7, #24]
 8015bb2:	3314      	adds	r3, #20
 8015bb4:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 8015bb6:	8bfb      	ldrh	r3, [r7, #30]
 8015bb8:	009b      	lsls	r3, r3, #2
 8015bba:	461a      	mov	r2, r3
 8015bbc:	79fb      	ldrb	r3, [r7, #7]
 8015bbe:	009b      	lsls	r3, r3, #2
 8015bc0:	f003 0304 	and.w	r3, r3, #4
 8015bc4:	4413      	add	r3, r2
 8015bc6:	3314      	adds	r3, #20
 8015bc8:	69ba      	ldr	r2, [r7, #24]
 8015bca:	4413      	add	r3, r2
 8015bcc:	697a      	ldr	r2, [r7, #20]
 8015bce:	429a      	cmp	r2, r3
 8015bd0:	d006      	beq.n	8015be0 <tcp_output_fill_options+0x64>
 8015bd2:	4b05      	ldr	r3, [pc, #20]	; (8015be8 <tcp_output_fill_options+0x6c>)
 8015bd4:	f240 7275 	movw	r2, #1909	; 0x775
 8015bd8:	4906      	ldr	r1, [pc, #24]	; (8015bf4 <tcp_output_fill_options+0x78>)
 8015bda:	4805      	ldr	r0, [pc, #20]	; (8015bf0 <tcp_output_fill_options+0x74>)
 8015bdc:	f003 fd00 	bl	80195e0 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8015be0:	bf00      	nop
 8015be2:	3720      	adds	r7, #32
 8015be4:	46bd      	mov	sp, r7
 8015be6:	bd80      	pop	{r7, pc}
 8015be8:	0801d50c 	.word	0x0801d50c
 8015bec:	0801dc3c 	.word	0x0801dc3c
 8015bf0:	0801d560 	.word	0x0801d560
 8015bf4:	0801db34 	.word	0x0801db34

08015bf8 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8015bf8:	b580      	push	{r7, lr}
 8015bfa:	b08a      	sub	sp, #40	; 0x28
 8015bfc:	af04      	add	r7, sp, #16
 8015bfe:	60f8      	str	r0, [r7, #12]
 8015c00:	60b9      	str	r1, [r7, #8]
 8015c02:	607a      	str	r2, [r7, #4]
 8015c04:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8015c06:	68bb      	ldr	r3, [r7, #8]
 8015c08:	2b00      	cmp	r3, #0
 8015c0a:	d106      	bne.n	8015c1a <tcp_output_control_segment+0x22>
 8015c0c:	4b1c      	ldr	r3, [pc, #112]	; (8015c80 <tcp_output_control_segment+0x88>)
 8015c0e:	f240 7287 	movw	r2, #1927	; 0x787
 8015c12:	491c      	ldr	r1, [pc, #112]	; (8015c84 <tcp_output_control_segment+0x8c>)
 8015c14:	481c      	ldr	r0, [pc, #112]	; (8015c88 <tcp_output_control_segment+0x90>)
 8015c16:	f003 fce3 	bl	80195e0 <iprintf>

  netif = tcp_route(pcb, src, dst);
 8015c1a:	683a      	ldr	r2, [r7, #0]
 8015c1c:	6879      	ldr	r1, [r7, #4]
 8015c1e:	68f8      	ldr	r0, [r7, #12]
 8015c20:	f7fe ff40 	bl	8014aa4 <tcp_route>
 8015c24:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8015c26:	693b      	ldr	r3, [r7, #16]
 8015c28:	2b00      	cmp	r3, #0
 8015c2a:	d102      	bne.n	8015c32 <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8015c2c:	23fc      	movs	r3, #252	; 0xfc
 8015c2e:	75fb      	strb	r3, [r7, #23]
 8015c30:	e01c      	b.n	8015c6c <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8015c32:	68fb      	ldr	r3, [r7, #12]
 8015c34:	2b00      	cmp	r3, #0
 8015c36:	d006      	beq.n	8015c46 <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8015c38:	68fb      	ldr	r3, [r7, #12]
 8015c3a:	7adb      	ldrb	r3, [r3, #11]
 8015c3c:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8015c3e:	68fb      	ldr	r3, [r7, #12]
 8015c40:	7a9b      	ldrb	r3, [r3, #10]
 8015c42:	757b      	strb	r3, [r7, #21]
 8015c44:	e003      	b.n	8015c4e <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8015c46:	23ff      	movs	r3, #255	; 0xff
 8015c48:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8015c4a:	2300      	movs	r3, #0
 8015c4c:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8015c4e:	7dba      	ldrb	r2, [r7, #22]
 8015c50:	693b      	ldr	r3, [r7, #16]
 8015c52:	9302      	str	r3, [sp, #8]
 8015c54:	2306      	movs	r3, #6
 8015c56:	9301      	str	r3, [sp, #4]
 8015c58:	7d7b      	ldrb	r3, [r7, #21]
 8015c5a:	9300      	str	r3, [sp, #0]
 8015c5c:	4613      	mov	r3, r2
 8015c5e:	683a      	ldr	r2, [r7, #0]
 8015c60:	6879      	ldr	r1, [r7, #4]
 8015c62:	68b8      	ldr	r0, [r7, #8]
 8015c64:	f001 ff54 	bl	8017b10 <ip4_output_if>
 8015c68:	4603      	mov	r3, r0
 8015c6a:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8015c6c:	68b8      	ldr	r0, [r7, #8]
 8015c6e:	f7fa fde5 	bl	801083c <pbuf_free>
  return err;
 8015c72:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8015c76:	4618      	mov	r0, r3
 8015c78:	3718      	adds	r7, #24
 8015c7a:	46bd      	mov	sp, r7
 8015c7c:	bd80      	pop	{r7, pc}
 8015c7e:	bf00      	nop
 8015c80:	0801d50c 	.word	0x0801d50c
 8015c84:	0801dc64 	.word	0x0801dc64
 8015c88:	0801d560 	.word	0x0801d560

08015c8c <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8015c8c:	b590      	push	{r4, r7, lr}
 8015c8e:	b08b      	sub	sp, #44	; 0x2c
 8015c90:	af04      	add	r7, sp, #16
 8015c92:	60f8      	str	r0, [r7, #12]
 8015c94:	60b9      	str	r1, [r7, #8]
 8015c96:	607a      	str	r2, [r7, #4]
 8015c98:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8015c9a:	683b      	ldr	r3, [r7, #0]
 8015c9c:	2b00      	cmp	r3, #0
 8015c9e:	d106      	bne.n	8015cae <tcp_rst+0x22>
 8015ca0:	4b1f      	ldr	r3, [pc, #124]	; (8015d20 <tcp_rst+0x94>)
 8015ca2:	f240 72c4 	movw	r2, #1988	; 0x7c4
 8015ca6:	491f      	ldr	r1, [pc, #124]	; (8015d24 <tcp_rst+0x98>)
 8015ca8:	481f      	ldr	r0, [pc, #124]	; (8015d28 <tcp_rst+0x9c>)
 8015caa:	f003 fc99 	bl	80195e0 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8015cae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015cb0:	2b00      	cmp	r3, #0
 8015cb2:	d106      	bne.n	8015cc2 <tcp_rst+0x36>
 8015cb4:	4b1a      	ldr	r3, [pc, #104]	; (8015d20 <tcp_rst+0x94>)
 8015cb6:	f240 72c5 	movw	r2, #1989	; 0x7c5
 8015cba:	491c      	ldr	r1, [pc, #112]	; (8015d2c <tcp_rst+0xa0>)
 8015cbc:	481a      	ldr	r0, [pc, #104]	; (8015d28 <tcp_rst+0x9c>)
 8015cbe:	f003 fc8f 	bl	80195e0 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8015cc2:	2300      	movs	r3, #0
 8015cc4:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8015cc6:	f246 0308 	movw	r3, #24584	; 0x6008
 8015cca:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8015ccc:	7dfb      	ldrb	r3, [r7, #23]
 8015cce:	b29c      	uxth	r4, r3
 8015cd0:	68b8      	ldr	r0, [r7, #8]
 8015cd2:	f7f9 f9d2 	bl	800f07a <lwip_htonl>
 8015cd6:	4602      	mov	r2, r0
 8015cd8:	8abb      	ldrh	r3, [r7, #20]
 8015cda:	9303      	str	r3, [sp, #12]
 8015cdc:	2314      	movs	r3, #20
 8015cde:	9302      	str	r3, [sp, #8]
 8015ce0:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8015ce2:	9301      	str	r3, [sp, #4]
 8015ce4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8015ce6:	9300      	str	r3, [sp, #0]
 8015ce8:	4613      	mov	r3, r2
 8015cea:	2200      	movs	r2, #0
 8015cec:	4621      	mov	r1, r4
 8015cee:	6878      	ldr	r0, [r7, #4]
 8015cf0:	f7ff fe94 	bl	8015a1c <tcp_output_alloc_header_common>
 8015cf4:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8015cf6:	693b      	ldr	r3, [r7, #16]
 8015cf8:	2b00      	cmp	r3, #0
 8015cfa:	d00c      	beq.n	8015d16 <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8015cfc:	7dfb      	ldrb	r3, [r7, #23]
 8015cfe:	2200      	movs	r2, #0
 8015d00:	6939      	ldr	r1, [r7, #16]
 8015d02:	68f8      	ldr	r0, [r7, #12]
 8015d04:	f7ff ff3a 	bl	8015b7c <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8015d08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015d0a:	683a      	ldr	r2, [r7, #0]
 8015d0c:	6939      	ldr	r1, [r7, #16]
 8015d0e:	68f8      	ldr	r0, [r7, #12]
 8015d10:	f7ff ff72 	bl	8015bf8 <tcp_output_control_segment>
 8015d14:	e000      	b.n	8015d18 <tcp_rst+0x8c>
    return;
 8015d16:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8015d18:	371c      	adds	r7, #28
 8015d1a:	46bd      	mov	sp, r7
 8015d1c:	bd90      	pop	{r4, r7, pc}
 8015d1e:	bf00      	nop
 8015d20:	0801d50c 	.word	0x0801d50c
 8015d24:	0801dc90 	.word	0x0801dc90
 8015d28:	0801d560 	.word	0x0801d560
 8015d2c:	0801dcac 	.word	0x0801dcac

08015d30 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8015d30:	b590      	push	{r4, r7, lr}
 8015d32:	b087      	sub	sp, #28
 8015d34:	af00      	add	r7, sp, #0
 8015d36:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8015d38:	2300      	movs	r3, #0
 8015d3a:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8015d3c:	2300      	movs	r3, #0
 8015d3e:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8015d40:	687b      	ldr	r3, [r7, #4]
 8015d42:	2b00      	cmp	r3, #0
 8015d44:	d106      	bne.n	8015d54 <tcp_send_empty_ack+0x24>
 8015d46:	4b28      	ldr	r3, [pc, #160]	; (8015de8 <tcp_send_empty_ack+0xb8>)
 8015d48:	f240 72ea 	movw	r2, #2026	; 0x7ea
 8015d4c:	4927      	ldr	r1, [pc, #156]	; (8015dec <tcp_send_empty_ack+0xbc>)
 8015d4e:	4828      	ldr	r0, [pc, #160]	; (8015df0 <tcp_send_empty_ack+0xc0>)
 8015d50:	f003 fc46 	bl	80195e0 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8015d54:	7dfb      	ldrb	r3, [r7, #23]
 8015d56:	009b      	lsls	r3, r3, #2
 8015d58:	b2db      	uxtb	r3, r3
 8015d5a:	f003 0304 	and.w	r3, r3, #4
 8015d5e:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8015d60:	7d7b      	ldrb	r3, [r7, #21]
 8015d62:	b29c      	uxth	r4, r3
 8015d64:	687b      	ldr	r3, [r7, #4]
 8015d66:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8015d68:	4618      	mov	r0, r3
 8015d6a:	f7f9 f986 	bl	800f07a <lwip_htonl>
 8015d6e:	4603      	mov	r3, r0
 8015d70:	2200      	movs	r2, #0
 8015d72:	4621      	mov	r1, r4
 8015d74:	6878      	ldr	r0, [r7, #4]
 8015d76:	f7ff fec3 	bl	8015b00 <tcp_output_alloc_header>
 8015d7a:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8015d7c:	693b      	ldr	r3, [r7, #16]
 8015d7e:	2b00      	cmp	r3, #0
 8015d80:	d109      	bne.n	8015d96 <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8015d82:	687b      	ldr	r3, [r7, #4]
 8015d84:	8b5b      	ldrh	r3, [r3, #26]
 8015d86:	f043 0303 	orr.w	r3, r3, #3
 8015d8a:	b29a      	uxth	r2, r3
 8015d8c:	687b      	ldr	r3, [r7, #4]
 8015d8e:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8015d90:	f06f 0301 	mvn.w	r3, #1
 8015d94:	e023      	b.n	8015dde <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8015d96:	7dbb      	ldrb	r3, [r7, #22]
 8015d98:	7dfa      	ldrb	r2, [r7, #23]
 8015d9a:	6939      	ldr	r1, [r7, #16]
 8015d9c:	6878      	ldr	r0, [r7, #4]
 8015d9e:	f7ff feed 	bl	8015b7c <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8015da2:	687a      	ldr	r2, [r7, #4]
 8015da4:	687b      	ldr	r3, [r7, #4]
 8015da6:	3304      	adds	r3, #4
 8015da8:	6939      	ldr	r1, [r7, #16]
 8015daa:	6878      	ldr	r0, [r7, #4]
 8015dac:	f7ff ff24 	bl	8015bf8 <tcp_output_control_segment>
 8015db0:	4603      	mov	r3, r0
 8015db2:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8015db4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015db8:	2b00      	cmp	r3, #0
 8015dba:	d007      	beq.n	8015dcc <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8015dbc:	687b      	ldr	r3, [r7, #4]
 8015dbe:	8b5b      	ldrh	r3, [r3, #26]
 8015dc0:	f043 0303 	orr.w	r3, r3, #3
 8015dc4:	b29a      	uxth	r2, r3
 8015dc6:	687b      	ldr	r3, [r7, #4]
 8015dc8:	835a      	strh	r2, [r3, #26]
 8015dca:	e006      	b.n	8015dda <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8015dcc:	687b      	ldr	r3, [r7, #4]
 8015dce:	8b5b      	ldrh	r3, [r3, #26]
 8015dd0:	f023 0303 	bic.w	r3, r3, #3
 8015dd4:	b29a      	uxth	r2, r3
 8015dd6:	687b      	ldr	r3, [r7, #4]
 8015dd8:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8015dda:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8015dde:	4618      	mov	r0, r3
 8015de0:	371c      	adds	r7, #28
 8015de2:	46bd      	mov	sp, r7
 8015de4:	bd90      	pop	{r4, r7, pc}
 8015de6:	bf00      	nop
 8015de8:	0801d50c 	.word	0x0801d50c
 8015dec:	0801dcc8 	.word	0x0801dcc8
 8015df0:	0801d560 	.word	0x0801d560

08015df4 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8015df4:	b590      	push	{r4, r7, lr}
 8015df6:	b087      	sub	sp, #28
 8015df8:	af00      	add	r7, sp, #0
 8015dfa:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8015dfc:	2300      	movs	r3, #0
 8015dfe:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8015e00:	687b      	ldr	r3, [r7, #4]
 8015e02:	2b00      	cmp	r3, #0
 8015e04:	d106      	bne.n	8015e14 <tcp_keepalive+0x20>
 8015e06:	4b18      	ldr	r3, [pc, #96]	; (8015e68 <tcp_keepalive+0x74>)
 8015e08:	f640 0224 	movw	r2, #2084	; 0x824
 8015e0c:	4917      	ldr	r1, [pc, #92]	; (8015e6c <tcp_keepalive+0x78>)
 8015e0e:	4818      	ldr	r0, [pc, #96]	; (8015e70 <tcp_keepalive+0x7c>)
 8015e10:	f003 fbe6 	bl	80195e0 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8015e14:	7dfb      	ldrb	r3, [r7, #23]
 8015e16:	b29c      	uxth	r4, r3
 8015e18:	687b      	ldr	r3, [r7, #4]
 8015e1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8015e1c:	3b01      	subs	r3, #1
 8015e1e:	4618      	mov	r0, r3
 8015e20:	f7f9 f92b 	bl	800f07a <lwip_htonl>
 8015e24:	4603      	mov	r3, r0
 8015e26:	2200      	movs	r2, #0
 8015e28:	4621      	mov	r1, r4
 8015e2a:	6878      	ldr	r0, [r7, #4]
 8015e2c:	f7ff fe68 	bl	8015b00 <tcp_output_alloc_header>
 8015e30:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8015e32:	693b      	ldr	r3, [r7, #16]
 8015e34:	2b00      	cmp	r3, #0
 8015e36:	d102      	bne.n	8015e3e <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8015e38:	f04f 33ff 	mov.w	r3, #4294967295
 8015e3c:	e010      	b.n	8015e60 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8015e3e:	7dfb      	ldrb	r3, [r7, #23]
 8015e40:	2200      	movs	r2, #0
 8015e42:	6939      	ldr	r1, [r7, #16]
 8015e44:	6878      	ldr	r0, [r7, #4]
 8015e46:	f7ff fe99 	bl	8015b7c <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8015e4a:	687a      	ldr	r2, [r7, #4]
 8015e4c:	687b      	ldr	r3, [r7, #4]
 8015e4e:	3304      	adds	r3, #4
 8015e50:	6939      	ldr	r1, [r7, #16]
 8015e52:	6878      	ldr	r0, [r7, #4]
 8015e54:	f7ff fed0 	bl	8015bf8 <tcp_output_control_segment>
 8015e58:	4603      	mov	r3, r0
 8015e5a:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8015e5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8015e60:	4618      	mov	r0, r3
 8015e62:	371c      	adds	r7, #28
 8015e64:	46bd      	mov	sp, r7
 8015e66:	bd90      	pop	{r4, r7, pc}
 8015e68:	0801d50c 	.word	0x0801d50c
 8015e6c:	0801dce8 	.word	0x0801dce8
 8015e70:	0801d560 	.word	0x0801d560

08015e74 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8015e74:	b590      	push	{r4, r7, lr}
 8015e76:	b08b      	sub	sp, #44	; 0x2c
 8015e78:	af00      	add	r7, sp, #0
 8015e7a:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8015e7c:	2300      	movs	r3, #0
 8015e7e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8015e82:	687b      	ldr	r3, [r7, #4]
 8015e84:	2b00      	cmp	r3, #0
 8015e86:	d106      	bne.n	8015e96 <tcp_zero_window_probe+0x22>
 8015e88:	4b4c      	ldr	r3, [pc, #304]	; (8015fbc <tcp_zero_window_probe+0x148>)
 8015e8a:	f640 024f 	movw	r2, #2127	; 0x84f
 8015e8e:	494c      	ldr	r1, [pc, #304]	; (8015fc0 <tcp_zero_window_probe+0x14c>)
 8015e90:	484c      	ldr	r0, [pc, #304]	; (8015fc4 <tcp_zero_window_probe+0x150>)
 8015e92:	f003 fba5 	bl	80195e0 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8015e96:	687b      	ldr	r3, [r7, #4]
 8015e98:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015e9a:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8015e9c:	6a3b      	ldr	r3, [r7, #32]
 8015e9e:	2b00      	cmp	r3, #0
 8015ea0:	d101      	bne.n	8015ea6 <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8015ea2:	2300      	movs	r3, #0
 8015ea4:	e086      	b.n	8015fb4 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8015ea6:	687b      	ldr	r3, [r7, #4]
 8015ea8:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8015eac:	2bff      	cmp	r3, #255	; 0xff
 8015eae:	d007      	beq.n	8015ec0 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8015eb0:	687b      	ldr	r3, [r7, #4]
 8015eb2:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8015eb6:	3301      	adds	r3, #1
 8015eb8:	b2da      	uxtb	r2, r3
 8015eba:	687b      	ldr	r3, [r7, #4]
 8015ebc:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8015ec0:	6a3b      	ldr	r3, [r7, #32]
 8015ec2:	68db      	ldr	r3, [r3, #12]
 8015ec4:	899b      	ldrh	r3, [r3, #12]
 8015ec6:	b29b      	uxth	r3, r3
 8015ec8:	4618      	mov	r0, r3
 8015eca:	f7f9 f8c1 	bl	800f050 <lwip_htons>
 8015ece:	4603      	mov	r3, r0
 8015ed0:	b2db      	uxtb	r3, r3
 8015ed2:	f003 0301 	and.w	r3, r3, #1
 8015ed6:	2b00      	cmp	r3, #0
 8015ed8:	d005      	beq.n	8015ee6 <tcp_zero_window_probe+0x72>
 8015eda:	6a3b      	ldr	r3, [r7, #32]
 8015edc:	891b      	ldrh	r3, [r3, #8]
 8015ede:	2b00      	cmp	r3, #0
 8015ee0:	d101      	bne.n	8015ee6 <tcp_zero_window_probe+0x72>
 8015ee2:	2301      	movs	r3, #1
 8015ee4:	e000      	b.n	8015ee8 <tcp_zero_window_probe+0x74>
 8015ee6:	2300      	movs	r3, #0
 8015ee8:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8015eea:	7ffb      	ldrb	r3, [r7, #31]
 8015eec:	2b00      	cmp	r3, #0
 8015eee:	bf0c      	ite	eq
 8015ef0:	2301      	moveq	r3, #1
 8015ef2:	2300      	movne	r3, #0
 8015ef4:	b2db      	uxtb	r3, r3
 8015ef6:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8015ef8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015efc:	b299      	uxth	r1, r3
 8015efe:	6a3b      	ldr	r3, [r7, #32]
 8015f00:	68db      	ldr	r3, [r3, #12]
 8015f02:	685b      	ldr	r3, [r3, #4]
 8015f04:	8bba      	ldrh	r2, [r7, #28]
 8015f06:	6878      	ldr	r0, [r7, #4]
 8015f08:	f7ff fdfa 	bl	8015b00 <tcp_output_alloc_header>
 8015f0c:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8015f0e:	69bb      	ldr	r3, [r7, #24]
 8015f10:	2b00      	cmp	r3, #0
 8015f12:	d102      	bne.n	8015f1a <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8015f14:	f04f 33ff 	mov.w	r3, #4294967295
 8015f18:	e04c      	b.n	8015fb4 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8015f1a:	69bb      	ldr	r3, [r7, #24]
 8015f1c:	685b      	ldr	r3, [r3, #4]
 8015f1e:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8015f20:	7ffb      	ldrb	r3, [r7, #31]
 8015f22:	2b00      	cmp	r3, #0
 8015f24:	d011      	beq.n	8015f4a <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8015f26:	697b      	ldr	r3, [r7, #20]
 8015f28:	899b      	ldrh	r3, [r3, #12]
 8015f2a:	b29b      	uxth	r3, r3
 8015f2c:	b21b      	sxth	r3, r3
 8015f2e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8015f32:	b21c      	sxth	r4, r3
 8015f34:	2011      	movs	r0, #17
 8015f36:	f7f9 f88b 	bl	800f050 <lwip_htons>
 8015f3a:	4603      	mov	r3, r0
 8015f3c:	b21b      	sxth	r3, r3
 8015f3e:	4323      	orrs	r3, r4
 8015f40:	b21b      	sxth	r3, r3
 8015f42:	b29a      	uxth	r2, r3
 8015f44:	697b      	ldr	r3, [r7, #20]
 8015f46:	819a      	strh	r2, [r3, #12]
 8015f48:	e010      	b.n	8015f6c <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8015f4a:	69bb      	ldr	r3, [r7, #24]
 8015f4c:	685b      	ldr	r3, [r3, #4]
 8015f4e:	3314      	adds	r3, #20
 8015f50:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8015f52:	6a3b      	ldr	r3, [r7, #32]
 8015f54:	6858      	ldr	r0, [r3, #4]
 8015f56:	6a3b      	ldr	r3, [r7, #32]
 8015f58:	685b      	ldr	r3, [r3, #4]
 8015f5a:	891a      	ldrh	r2, [r3, #8]
 8015f5c:	6a3b      	ldr	r3, [r7, #32]
 8015f5e:	891b      	ldrh	r3, [r3, #8]
 8015f60:	1ad3      	subs	r3, r2, r3
 8015f62:	b29b      	uxth	r3, r3
 8015f64:	2201      	movs	r2, #1
 8015f66:	6939      	ldr	r1, [r7, #16]
 8015f68:	f7fa fe52 	bl	8010c10 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8015f6c:	6a3b      	ldr	r3, [r7, #32]
 8015f6e:	68db      	ldr	r3, [r3, #12]
 8015f70:	685b      	ldr	r3, [r3, #4]
 8015f72:	4618      	mov	r0, r3
 8015f74:	f7f9 f881 	bl	800f07a <lwip_htonl>
 8015f78:	4603      	mov	r3, r0
 8015f7a:	3301      	adds	r3, #1
 8015f7c:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8015f7e:	687b      	ldr	r3, [r7, #4]
 8015f80:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8015f82:	68fb      	ldr	r3, [r7, #12]
 8015f84:	1ad3      	subs	r3, r2, r3
 8015f86:	2b00      	cmp	r3, #0
 8015f88:	da02      	bge.n	8015f90 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8015f8a:	687b      	ldr	r3, [r7, #4]
 8015f8c:	68fa      	ldr	r2, [r7, #12]
 8015f8e:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8015f90:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015f94:	2200      	movs	r2, #0
 8015f96:	69b9      	ldr	r1, [r7, #24]
 8015f98:	6878      	ldr	r0, [r7, #4]
 8015f9a:	f7ff fdef 	bl	8015b7c <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8015f9e:	687a      	ldr	r2, [r7, #4]
 8015fa0:	687b      	ldr	r3, [r7, #4]
 8015fa2:	3304      	adds	r3, #4
 8015fa4:	69b9      	ldr	r1, [r7, #24]
 8015fa6:	6878      	ldr	r0, [r7, #4]
 8015fa8:	f7ff fe26 	bl	8015bf8 <tcp_output_control_segment>
 8015fac:	4603      	mov	r3, r0
 8015fae:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8015fb0:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8015fb4:	4618      	mov	r0, r3
 8015fb6:	372c      	adds	r7, #44	; 0x2c
 8015fb8:	46bd      	mov	sp, r7
 8015fba:	bd90      	pop	{r4, r7, pc}
 8015fbc:	0801d50c 	.word	0x0801d50c
 8015fc0:	0801dd04 	.word	0x0801dd04
 8015fc4:	0801d560 	.word	0x0801d560

08015fc8 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8015fc8:	b580      	push	{r7, lr}
 8015fca:	b082      	sub	sp, #8
 8015fcc:	af00      	add	r7, sp, #0
 8015fce:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8015fd0:	f7fa ff0c 	bl	8010dec <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8015fd4:	4b0a      	ldr	r3, [pc, #40]	; (8016000 <tcpip_tcp_timer+0x38>)
 8015fd6:	681b      	ldr	r3, [r3, #0]
 8015fd8:	2b00      	cmp	r3, #0
 8015fda:	d103      	bne.n	8015fe4 <tcpip_tcp_timer+0x1c>
 8015fdc:	4b09      	ldr	r3, [pc, #36]	; (8016004 <tcpip_tcp_timer+0x3c>)
 8015fde:	681b      	ldr	r3, [r3, #0]
 8015fe0:	2b00      	cmp	r3, #0
 8015fe2:	d005      	beq.n	8015ff0 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8015fe4:	2200      	movs	r2, #0
 8015fe6:	4908      	ldr	r1, [pc, #32]	; (8016008 <tcpip_tcp_timer+0x40>)
 8015fe8:	20fa      	movs	r0, #250	; 0xfa
 8015fea:	f000 f8f3 	bl	80161d4 <sys_timeout>
 8015fee:	e003      	b.n	8015ff8 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8015ff0:	4b06      	ldr	r3, [pc, #24]	; (801600c <tcpip_tcp_timer+0x44>)
 8015ff2:	2200      	movs	r2, #0
 8015ff4:	601a      	str	r2, [r3, #0]
  }
}
 8015ff6:	bf00      	nop
 8015ff8:	bf00      	nop
 8015ffa:	3708      	adds	r7, #8
 8015ffc:	46bd      	mov	sp, r7
 8015ffe:	bd80      	pop	{r7, pc}
 8016000:	200080d4 	.word	0x200080d4
 8016004:	200080d8 	.word	0x200080d8
 8016008:	08015fc9 	.word	0x08015fc9
 801600c:	20008120 	.word	0x20008120

08016010 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8016010:	b580      	push	{r7, lr}
 8016012:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8016014:	4b0a      	ldr	r3, [pc, #40]	; (8016040 <tcp_timer_needed+0x30>)
 8016016:	681b      	ldr	r3, [r3, #0]
 8016018:	2b00      	cmp	r3, #0
 801601a:	d10f      	bne.n	801603c <tcp_timer_needed+0x2c>
 801601c:	4b09      	ldr	r3, [pc, #36]	; (8016044 <tcp_timer_needed+0x34>)
 801601e:	681b      	ldr	r3, [r3, #0]
 8016020:	2b00      	cmp	r3, #0
 8016022:	d103      	bne.n	801602c <tcp_timer_needed+0x1c>
 8016024:	4b08      	ldr	r3, [pc, #32]	; (8016048 <tcp_timer_needed+0x38>)
 8016026:	681b      	ldr	r3, [r3, #0]
 8016028:	2b00      	cmp	r3, #0
 801602a:	d007      	beq.n	801603c <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 801602c:	4b04      	ldr	r3, [pc, #16]	; (8016040 <tcp_timer_needed+0x30>)
 801602e:	2201      	movs	r2, #1
 8016030:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8016032:	2200      	movs	r2, #0
 8016034:	4905      	ldr	r1, [pc, #20]	; (801604c <tcp_timer_needed+0x3c>)
 8016036:	20fa      	movs	r0, #250	; 0xfa
 8016038:	f000 f8cc 	bl	80161d4 <sys_timeout>
  }
}
 801603c:	bf00      	nop
 801603e:	bd80      	pop	{r7, pc}
 8016040:	20008120 	.word	0x20008120
 8016044:	200080d4 	.word	0x200080d4
 8016048:	200080d8 	.word	0x200080d8
 801604c:	08015fc9 	.word	0x08015fc9

08016050 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8016050:	b580      	push	{r7, lr}
 8016052:	b086      	sub	sp, #24
 8016054:	af00      	add	r7, sp, #0
 8016056:	60f8      	str	r0, [r7, #12]
 8016058:	60b9      	str	r1, [r7, #8]
 801605a:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 801605c:	2006      	movs	r0, #6
 801605e:	f7f9 fd27 	bl	800fab0 <memp_malloc>
 8016062:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 8016064:	693b      	ldr	r3, [r7, #16]
 8016066:	2b00      	cmp	r3, #0
 8016068:	d109      	bne.n	801607e <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801606a:	693b      	ldr	r3, [r7, #16]
 801606c:	2b00      	cmp	r3, #0
 801606e:	d151      	bne.n	8016114 <sys_timeout_abs+0xc4>
 8016070:	4b2a      	ldr	r3, [pc, #168]	; (801611c <sys_timeout_abs+0xcc>)
 8016072:	22be      	movs	r2, #190	; 0xbe
 8016074:	492a      	ldr	r1, [pc, #168]	; (8016120 <sys_timeout_abs+0xd0>)
 8016076:	482b      	ldr	r0, [pc, #172]	; (8016124 <sys_timeout_abs+0xd4>)
 8016078:	f003 fab2 	bl	80195e0 <iprintf>
    return;
 801607c:	e04a      	b.n	8016114 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 801607e:	693b      	ldr	r3, [r7, #16]
 8016080:	2200      	movs	r2, #0
 8016082:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8016084:	693b      	ldr	r3, [r7, #16]
 8016086:	68ba      	ldr	r2, [r7, #8]
 8016088:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 801608a:	693b      	ldr	r3, [r7, #16]
 801608c:	687a      	ldr	r2, [r7, #4]
 801608e:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8016090:	693b      	ldr	r3, [r7, #16]
 8016092:	68fa      	ldr	r2, [r7, #12]
 8016094:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 8016096:	4b24      	ldr	r3, [pc, #144]	; (8016128 <sys_timeout_abs+0xd8>)
 8016098:	681b      	ldr	r3, [r3, #0]
 801609a:	2b00      	cmp	r3, #0
 801609c:	d103      	bne.n	80160a6 <sys_timeout_abs+0x56>
    next_timeout = timeout;
 801609e:	4a22      	ldr	r2, [pc, #136]	; (8016128 <sys_timeout_abs+0xd8>)
 80160a0:	693b      	ldr	r3, [r7, #16]
 80160a2:	6013      	str	r3, [r2, #0]
    return;
 80160a4:	e037      	b.n	8016116 <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 80160a6:	693b      	ldr	r3, [r7, #16]
 80160a8:	685a      	ldr	r2, [r3, #4]
 80160aa:	4b1f      	ldr	r3, [pc, #124]	; (8016128 <sys_timeout_abs+0xd8>)
 80160ac:	681b      	ldr	r3, [r3, #0]
 80160ae:	685b      	ldr	r3, [r3, #4]
 80160b0:	1ad3      	subs	r3, r2, r3
 80160b2:	0fdb      	lsrs	r3, r3, #31
 80160b4:	f003 0301 	and.w	r3, r3, #1
 80160b8:	b2db      	uxtb	r3, r3
 80160ba:	2b00      	cmp	r3, #0
 80160bc:	d007      	beq.n	80160ce <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 80160be:	4b1a      	ldr	r3, [pc, #104]	; (8016128 <sys_timeout_abs+0xd8>)
 80160c0:	681a      	ldr	r2, [r3, #0]
 80160c2:	693b      	ldr	r3, [r7, #16]
 80160c4:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 80160c6:	4a18      	ldr	r2, [pc, #96]	; (8016128 <sys_timeout_abs+0xd8>)
 80160c8:	693b      	ldr	r3, [r7, #16]
 80160ca:	6013      	str	r3, [r2, #0]
 80160cc:	e023      	b.n	8016116 <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 80160ce:	4b16      	ldr	r3, [pc, #88]	; (8016128 <sys_timeout_abs+0xd8>)
 80160d0:	681b      	ldr	r3, [r3, #0]
 80160d2:	617b      	str	r3, [r7, #20]
 80160d4:	e01a      	b.n	801610c <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 80160d6:	697b      	ldr	r3, [r7, #20]
 80160d8:	681b      	ldr	r3, [r3, #0]
 80160da:	2b00      	cmp	r3, #0
 80160dc:	d00b      	beq.n	80160f6 <sys_timeout_abs+0xa6>
 80160de:	693b      	ldr	r3, [r7, #16]
 80160e0:	685a      	ldr	r2, [r3, #4]
 80160e2:	697b      	ldr	r3, [r7, #20]
 80160e4:	681b      	ldr	r3, [r3, #0]
 80160e6:	685b      	ldr	r3, [r3, #4]
 80160e8:	1ad3      	subs	r3, r2, r3
 80160ea:	0fdb      	lsrs	r3, r3, #31
 80160ec:	f003 0301 	and.w	r3, r3, #1
 80160f0:	b2db      	uxtb	r3, r3
 80160f2:	2b00      	cmp	r3, #0
 80160f4:	d007      	beq.n	8016106 <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 80160f6:	697b      	ldr	r3, [r7, #20]
 80160f8:	681a      	ldr	r2, [r3, #0]
 80160fa:	693b      	ldr	r3, [r7, #16]
 80160fc:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 80160fe:	697b      	ldr	r3, [r7, #20]
 8016100:	693a      	ldr	r2, [r7, #16]
 8016102:	601a      	str	r2, [r3, #0]
        break;
 8016104:	e007      	b.n	8016116 <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 8016106:	697b      	ldr	r3, [r7, #20]
 8016108:	681b      	ldr	r3, [r3, #0]
 801610a:	617b      	str	r3, [r7, #20]
 801610c:	697b      	ldr	r3, [r7, #20]
 801610e:	2b00      	cmp	r3, #0
 8016110:	d1e1      	bne.n	80160d6 <sys_timeout_abs+0x86>
 8016112:	e000      	b.n	8016116 <sys_timeout_abs+0xc6>
    return;
 8016114:	bf00      	nop
      }
    }
  }
}
 8016116:	3718      	adds	r7, #24
 8016118:	46bd      	mov	sp, r7
 801611a:	bd80      	pop	{r7, pc}
 801611c:	0801dd28 	.word	0x0801dd28
 8016120:	0801dd5c 	.word	0x0801dd5c
 8016124:	0801dd9c 	.word	0x0801dd9c
 8016128:	20008118 	.word	0x20008118

0801612c <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 801612c:	b580      	push	{r7, lr}
 801612e:	b086      	sub	sp, #24
 8016130:	af00      	add	r7, sp, #0
 8016132:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8016134:	687b      	ldr	r3, [r7, #4]
 8016136:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8016138:	697b      	ldr	r3, [r7, #20]
 801613a:	685b      	ldr	r3, [r3, #4]
 801613c:	4798      	blx	r3

  now = sys_now();
 801613e:	f7f8 fda7 	bl	800ec90 <sys_now>
 8016142:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8016144:	697b      	ldr	r3, [r7, #20]
 8016146:	681a      	ldr	r2, [r3, #0]
 8016148:	4b0f      	ldr	r3, [pc, #60]	; (8016188 <lwip_cyclic_timer+0x5c>)
 801614a:	681b      	ldr	r3, [r3, #0]
 801614c:	4413      	add	r3, r2
 801614e:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8016150:	68fa      	ldr	r2, [r7, #12]
 8016152:	693b      	ldr	r3, [r7, #16]
 8016154:	1ad3      	subs	r3, r2, r3
 8016156:	0fdb      	lsrs	r3, r3, #31
 8016158:	f003 0301 	and.w	r3, r3, #1
 801615c:	b2db      	uxtb	r3, r3
 801615e:	2b00      	cmp	r3, #0
 8016160:	d009      	beq.n	8016176 <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8016162:	697b      	ldr	r3, [r7, #20]
 8016164:	681a      	ldr	r2, [r3, #0]
 8016166:	693b      	ldr	r3, [r7, #16]
 8016168:	4413      	add	r3, r2
 801616a:	687a      	ldr	r2, [r7, #4]
 801616c:	4907      	ldr	r1, [pc, #28]	; (801618c <lwip_cyclic_timer+0x60>)
 801616e:	4618      	mov	r0, r3
 8016170:	f7ff ff6e 	bl	8016050 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 8016174:	e004      	b.n	8016180 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 8016176:	687a      	ldr	r2, [r7, #4]
 8016178:	4904      	ldr	r1, [pc, #16]	; (801618c <lwip_cyclic_timer+0x60>)
 801617a:	68f8      	ldr	r0, [r7, #12]
 801617c:	f7ff ff68 	bl	8016050 <sys_timeout_abs>
}
 8016180:	bf00      	nop
 8016182:	3718      	adds	r7, #24
 8016184:	46bd      	mov	sp, r7
 8016186:	bd80      	pop	{r7, pc}
 8016188:	2000811c 	.word	0x2000811c
 801618c:	0801612d 	.word	0x0801612d

08016190 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8016190:	b580      	push	{r7, lr}
 8016192:	b082      	sub	sp, #8
 8016194:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8016196:	2301      	movs	r3, #1
 8016198:	607b      	str	r3, [r7, #4]
 801619a:	e00e      	b.n	80161ba <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 801619c:	4a0b      	ldr	r2, [pc, #44]	; (80161cc <sys_timeouts_init+0x3c>)
 801619e:	687b      	ldr	r3, [r7, #4]
 80161a0:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80161a4:	687b      	ldr	r3, [r7, #4]
 80161a6:	00db      	lsls	r3, r3, #3
 80161a8:	4a08      	ldr	r2, [pc, #32]	; (80161cc <sys_timeouts_init+0x3c>)
 80161aa:	4413      	add	r3, r2
 80161ac:	461a      	mov	r2, r3
 80161ae:	4908      	ldr	r1, [pc, #32]	; (80161d0 <sys_timeouts_init+0x40>)
 80161b0:	f000 f810 	bl	80161d4 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80161b4:	687b      	ldr	r3, [r7, #4]
 80161b6:	3301      	adds	r3, #1
 80161b8:	607b      	str	r3, [r7, #4]
 80161ba:	687b      	ldr	r3, [r7, #4]
 80161bc:	2b02      	cmp	r3, #2
 80161be:	d9ed      	bls.n	801619c <sys_timeouts_init+0xc>
  }
}
 80161c0:	bf00      	nop
 80161c2:	bf00      	nop
 80161c4:	3708      	adds	r7, #8
 80161c6:	46bd      	mov	sp, r7
 80161c8:	bd80      	pop	{r7, pc}
 80161ca:	bf00      	nop
 80161cc:	0801e954 	.word	0x0801e954
 80161d0:	0801612d 	.word	0x0801612d

080161d4 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 80161d4:	b580      	push	{r7, lr}
 80161d6:	b086      	sub	sp, #24
 80161d8:	af00      	add	r7, sp, #0
 80161da:	60f8      	str	r0, [r7, #12]
 80161dc:	60b9      	str	r1, [r7, #8]
 80161de:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 80161e0:	68fb      	ldr	r3, [r7, #12]
 80161e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80161e6:	d306      	bcc.n	80161f6 <sys_timeout+0x22>
 80161e8:	4b0a      	ldr	r3, [pc, #40]	; (8016214 <sys_timeout+0x40>)
 80161ea:	f240 1229 	movw	r2, #297	; 0x129
 80161ee:	490a      	ldr	r1, [pc, #40]	; (8016218 <sys_timeout+0x44>)
 80161f0:	480a      	ldr	r0, [pc, #40]	; (801621c <sys_timeout+0x48>)
 80161f2:	f003 f9f5 	bl	80195e0 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 80161f6:	f7f8 fd4b 	bl	800ec90 <sys_now>
 80161fa:	4602      	mov	r2, r0
 80161fc:	68fb      	ldr	r3, [r7, #12]
 80161fe:	4413      	add	r3, r2
 8016200:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 8016202:	687a      	ldr	r2, [r7, #4]
 8016204:	68b9      	ldr	r1, [r7, #8]
 8016206:	6978      	ldr	r0, [r7, #20]
 8016208:	f7ff ff22 	bl	8016050 <sys_timeout_abs>
#endif
}
 801620c:	bf00      	nop
 801620e:	3718      	adds	r7, #24
 8016210:	46bd      	mov	sp, r7
 8016212:	bd80      	pop	{r7, pc}
 8016214:	0801dd28 	.word	0x0801dd28
 8016218:	0801ddc4 	.word	0x0801ddc4
 801621c:	0801dd9c 	.word	0x0801dd9c

08016220 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8016220:	b580      	push	{r7, lr}
 8016222:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8016224:	f002 fca2 	bl	8018b6c <rand>
 8016228:	4603      	mov	r3, r0
 801622a:	b29b      	uxth	r3, r3
 801622c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8016230:	b29b      	uxth	r3, r3
 8016232:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8016236:	b29a      	uxth	r2, r3
 8016238:	4b01      	ldr	r3, [pc, #4]	; (8016240 <udp_init+0x20>)
 801623a:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 801623c:	bf00      	nop
 801623e:	bd80      	pop	{r7, pc}
 8016240:	20000060 	.word	0x20000060

08016244 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8016244:	b580      	push	{r7, lr}
 8016246:	b084      	sub	sp, #16
 8016248:	af00      	add	r7, sp, #0
 801624a:	60f8      	str	r0, [r7, #12]
 801624c:	60b9      	str	r1, [r7, #8]
 801624e:	4613      	mov	r3, r2
 8016250:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 8016252:	68fb      	ldr	r3, [r7, #12]
 8016254:	2b00      	cmp	r3, #0
 8016256:	d105      	bne.n	8016264 <udp_input_local_match+0x20>
 8016258:	4b27      	ldr	r3, [pc, #156]	; (80162f8 <udp_input_local_match+0xb4>)
 801625a:	2287      	movs	r2, #135	; 0x87
 801625c:	4927      	ldr	r1, [pc, #156]	; (80162fc <udp_input_local_match+0xb8>)
 801625e:	4828      	ldr	r0, [pc, #160]	; (8016300 <udp_input_local_match+0xbc>)
 8016260:	f003 f9be 	bl	80195e0 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8016264:	68bb      	ldr	r3, [r7, #8]
 8016266:	2b00      	cmp	r3, #0
 8016268:	d105      	bne.n	8016276 <udp_input_local_match+0x32>
 801626a:	4b23      	ldr	r3, [pc, #140]	; (80162f8 <udp_input_local_match+0xb4>)
 801626c:	2288      	movs	r2, #136	; 0x88
 801626e:	4925      	ldr	r1, [pc, #148]	; (8016304 <udp_input_local_match+0xc0>)
 8016270:	4823      	ldr	r0, [pc, #140]	; (8016300 <udp_input_local_match+0xbc>)
 8016272:	f003 f9b5 	bl	80195e0 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8016276:	68fb      	ldr	r3, [r7, #12]
 8016278:	7a1b      	ldrb	r3, [r3, #8]
 801627a:	2b00      	cmp	r3, #0
 801627c:	d00b      	beq.n	8016296 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801627e:	68fb      	ldr	r3, [r7, #12]
 8016280:	7a1a      	ldrb	r2, [r3, #8]
 8016282:	4b21      	ldr	r3, [pc, #132]	; (8016308 <udp_input_local_match+0xc4>)
 8016284:	685b      	ldr	r3, [r3, #4]
 8016286:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801628a:	3301      	adds	r3, #1
 801628c:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801628e:	429a      	cmp	r2, r3
 8016290:	d001      	beq.n	8016296 <udp_input_local_match+0x52>
    return 0;
 8016292:	2300      	movs	r3, #0
 8016294:	e02b      	b.n	80162ee <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8016296:	79fb      	ldrb	r3, [r7, #7]
 8016298:	2b00      	cmp	r3, #0
 801629a:	d018      	beq.n	80162ce <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801629c:	68fb      	ldr	r3, [r7, #12]
 801629e:	2b00      	cmp	r3, #0
 80162a0:	d013      	beq.n	80162ca <udp_input_local_match+0x86>
 80162a2:	68fb      	ldr	r3, [r7, #12]
 80162a4:	681b      	ldr	r3, [r3, #0]
 80162a6:	2b00      	cmp	r3, #0
 80162a8:	d00f      	beq.n	80162ca <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80162aa:	4b17      	ldr	r3, [pc, #92]	; (8016308 <udp_input_local_match+0xc4>)
 80162ac:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80162ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80162b2:	d00a      	beq.n	80162ca <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 80162b4:	68fb      	ldr	r3, [r7, #12]
 80162b6:	681a      	ldr	r2, [r3, #0]
 80162b8:	4b13      	ldr	r3, [pc, #76]	; (8016308 <udp_input_local_match+0xc4>)
 80162ba:	695b      	ldr	r3, [r3, #20]
 80162bc:	405a      	eors	r2, r3
 80162be:	68bb      	ldr	r3, [r7, #8]
 80162c0:	3308      	adds	r3, #8
 80162c2:	681b      	ldr	r3, [r3, #0]
 80162c4:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80162c6:	2b00      	cmp	r3, #0
 80162c8:	d110      	bne.n	80162ec <udp_input_local_match+0xa8>
          return 1;
 80162ca:	2301      	movs	r3, #1
 80162cc:	e00f      	b.n	80162ee <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80162ce:	68fb      	ldr	r3, [r7, #12]
 80162d0:	2b00      	cmp	r3, #0
 80162d2:	d009      	beq.n	80162e8 <udp_input_local_match+0xa4>
 80162d4:	68fb      	ldr	r3, [r7, #12]
 80162d6:	681b      	ldr	r3, [r3, #0]
 80162d8:	2b00      	cmp	r3, #0
 80162da:	d005      	beq.n	80162e8 <udp_input_local_match+0xa4>
 80162dc:	68fb      	ldr	r3, [r7, #12]
 80162de:	681a      	ldr	r2, [r3, #0]
 80162e0:	4b09      	ldr	r3, [pc, #36]	; (8016308 <udp_input_local_match+0xc4>)
 80162e2:	695b      	ldr	r3, [r3, #20]
 80162e4:	429a      	cmp	r2, r3
 80162e6:	d101      	bne.n	80162ec <udp_input_local_match+0xa8>
        return 1;
 80162e8:	2301      	movs	r3, #1
 80162ea:	e000      	b.n	80162ee <udp_input_local_match+0xaa>
      }
  }

  return 0;
 80162ec:	2300      	movs	r3, #0
}
 80162ee:	4618      	mov	r0, r3
 80162f0:	3710      	adds	r7, #16
 80162f2:	46bd      	mov	sp, r7
 80162f4:	bd80      	pop	{r7, pc}
 80162f6:	bf00      	nop
 80162f8:	0801de10 	.word	0x0801de10
 80162fc:	0801de40 	.word	0x0801de40
 8016300:	0801de64 	.word	0x0801de64
 8016304:	0801de8c 	.word	0x0801de8c
 8016308:	200051ac 	.word	0x200051ac

0801630c <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801630c:	b590      	push	{r4, r7, lr}
 801630e:	b08d      	sub	sp, #52	; 0x34
 8016310:	af02      	add	r7, sp, #8
 8016312:	6078      	str	r0, [r7, #4]
 8016314:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8016316:	2300      	movs	r3, #0
 8016318:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801631a:	687b      	ldr	r3, [r7, #4]
 801631c:	2b00      	cmp	r3, #0
 801631e:	d105      	bne.n	801632c <udp_input+0x20>
 8016320:	4b7c      	ldr	r3, [pc, #496]	; (8016514 <udp_input+0x208>)
 8016322:	22cf      	movs	r2, #207	; 0xcf
 8016324:	497c      	ldr	r1, [pc, #496]	; (8016518 <udp_input+0x20c>)
 8016326:	487d      	ldr	r0, [pc, #500]	; (801651c <udp_input+0x210>)
 8016328:	f003 f95a 	bl	80195e0 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801632c:	683b      	ldr	r3, [r7, #0]
 801632e:	2b00      	cmp	r3, #0
 8016330:	d105      	bne.n	801633e <udp_input+0x32>
 8016332:	4b78      	ldr	r3, [pc, #480]	; (8016514 <udp_input+0x208>)
 8016334:	22d0      	movs	r2, #208	; 0xd0
 8016336:	497a      	ldr	r1, [pc, #488]	; (8016520 <udp_input+0x214>)
 8016338:	4878      	ldr	r0, [pc, #480]	; (801651c <udp_input+0x210>)
 801633a:	f003 f951 	bl	80195e0 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801633e:	687b      	ldr	r3, [r7, #4]
 8016340:	895b      	ldrh	r3, [r3, #10]
 8016342:	2b07      	cmp	r3, #7
 8016344:	d803      	bhi.n	801634e <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 8016346:	6878      	ldr	r0, [r7, #4]
 8016348:	f7fa fa78 	bl	801083c <pbuf_free>
    goto end;
 801634c:	e0de      	b.n	801650c <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801634e:	687b      	ldr	r3, [r7, #4]
 8016350:	685b      	ldr	r3, [r3, #4]
 8016352:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8016354:	4b73      	ldr	r3, [pc, #460]	; (8016524 <udp_input+0x218>)
 8016356:	695b      	ldr	r3, [r3, #20]
 8016358:	4a72      	ldr	r2, [pc, #456]	; (8016524 <udp_input+0x218>)
 801635a:	6812      	ldr	r2, [r2, #0]
 801635c:	4611      	mov	r1, r2
 801635e:	4618      	mov	r0, r3
 8016360:	f001 fcae 	bl	8017cc0 <ip4_addr_isbroadcast_u32>
 8016364:	4603      	mov	r3, r0
 8016366:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8016368:	697b      	ldr	r3, [r7, #20]
 801636a:	881b      	ldrh	r3, [r3, #0]
 801636c:	b29b      	uxth	r3, r3
 801636e:	4618      	mov	r0, r3
 8016370:	f7f8 fe6e 	bl	800f050 <lwip_htons>
 8016374:	4603      	mov	r3, r0
 8016376:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8016378:	697b      	ldr	r3, [r7, #20]
 801637a:	885b      	ldrh	r3, [r3, #2]
 801637c:	b29b      	uxth	r3, r3
 801637e:	4618      	mov	r0, r3
 8016380:	f7f8 fe66 	bl	800f050 <lwip_htons>
 8016384:	4603      	mov	r3, r0
 8016386:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8016388:	2300      	movs	r3, #0
 801638a:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 801638c:	2300      	movs	r3, #0
 801638e:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8016390:	2300      	movs	r3, #0
 8016392:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8016394:	4b64      	ldr	r3, [pc, #400]	; (8016528 <udp_input+0x21c>)
 8016396:	681b      	ldr	r3, [r3, #0]
 8016398:	627b      	str	r3, [r7, #36]	; 0x24
 801639a:	e054      	b.n	8016446 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 801639c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801639e:	8a5b      	ldrh	r3, [r3, #18]
 80163a0:	89fa      	ldrh	r2, [r7, #14]
 80163a2:	429a      	cmp	r2, r3
 80163a4:	d14a      	bne.n	801643c <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 80163a6:	7cfb      	ldrb	r3, [r7, #19]
 80163a8:	461a      	mov	r2, r3
 80163aa:	6839      	ldr	r1, [r7, #0]
 80163ac:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80163ae:	f7ff ff49 	bl	8016244 <udp_input_local_match>
 80163b2:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 80163b4:	2b00      	cmp	r3, #0
 80163b6:	d041      	beq.n	801643c <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 80163b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80163ba:	7c1b      	ldrb	r3, [r3, #16]
 80163bc:	f003 0304 	and.w	r3, r3, #4
 80163c0:	2b00      	cmp	r3, #0
 80163c2:	d11d      	bne.n	8016400 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 80163c4:	69fb      	ldr	r3, [r7, #28]
 80163c6:	2b00      	cmp	r3, #0
 80163c8:	d102      	bne.n	80163d0 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 80163ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80163cc:	61fb      	str	r3, [r7, #28]
 80163ce:	e017      	b.n	8016400 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 80163d0:	7cfb      	ldrb	r3, [r7, #19]
 80163d2:	2b00      	cmp	r3, #0
 80163d4:	d014      	beq.n	8016400 <udp_input+0xf4>
 80163d6:	4b53      	ldr	r3, [pc, #332]	; (8016524 <udp_input+0x218>)
 80163d8:	695b      	ldr	r3, [r3, #20]
 80163da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80163de:	d10f      	bne.n	8016400 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 80163e0:	69fb      	ldr	r3, [r7, #28]
 80163e2:	681a      	ldr	r2, [r3, #0]
 80163e4:	683b      	ldr	r3, [r7, #0]
 80163e6:	3304      	adds	r3, #4
 80163e8:	681b      	ldr	r3, [r3, #0]
 80163ea:	429a      	cmp	r2, r3
 80163ec:	d008      	beq.n	8016400 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 80163ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80163f0:	681a      	ldr	r2, [r3, #0]
 80163f2:	683b      	ldr	r3, [r7, #0]
 80163f4:	3304      	adds	r3, #4
 80163f6:	681b      	ldr	r3, [r3, #0]
 80163f8:	429a      	cmp	r2, r3
 80163fa:	d101      	bne.n	8016400 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 80163fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80163fe:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8016400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016402:	8a9b      	ldrh	r3, [r3, #20]
 8016404:	8a3a      	ldrh	r2, [r7, #16]
 8016406:	429a      	cmp	r2, r3
 8016408:	d118      	bne.n	801643c <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801640a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801640c:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801640e:	2b00      	cmp	r3, #0
 8016410:	d005      	beq.n	801641e <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8016412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016414:	685a      	ldr	r2, [r3, #4]
 8016416:	4b43      	ldr	r3, [pc, #268]	; (8016524 <udp_input+0x218>)
 8016418:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 801641a:	429a      	cmp	r2, r3
 801641c:	d10e      	bne.n	801643c <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801641e:	6a3b      	ldr	r3, [r7, #32]
 8016420:	2b00      	cmp	r3, #0
 8016422:	d014      	beq.n	801644e <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8016424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016426:	68da      	ldr	r2, [r3, #12]
 8016428:	6a3b      	ldr	r3, [r7, #32]
 801642a:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 801642c:	4b3e      	ldr	r3, [pc, #248]	; (8016528 <udp_input+0x21c>)
 801642e:	681a      	ldr	r2, [r3, #0]
 8016430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016432:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8016434:	4a3c      	ldr	r2, [pc, #240]	; (8016528 <udp_input+0x21c>)
 8016436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016438:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 801643a:	e008      	b.n	801644e <udp_input+0x142>
      }
    }

    prev = pcb;
 801643c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801643e:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8016440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016442:	68db      	ldr	r3, [r3, #12]
 8016444:	627b      	str	r3, [r7, #36]	; 0x24
 8016446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016448:	2b00      	cmp	r3, #0
 801644a:	d1a7      	bne.n	801639c <udp_input+0x90>
 801644c:	e000      	b.n	8016450 <udp_input+0x144>
        break;
 801644e:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8016450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016452:	2b00      	cmp	r3, #0
 8016454:	d101      	bne.n	801645a <udp_input+0x14e>
    pcb = uncon_pcb;
 8016456:	69fb      	ldr	r3, [r7, #28]
 8016458:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 801645a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801645c:	2b00      	cmp	r3, #0
 801645e:	d002      	beq.n	8016466 <udp_input+0x15a>
    for_us = 1;
 8016460:	2301      	movs	r3, #1
 8016462:	76fb      	strb	r3, [r7, #27]
 8016464:	e00a      	b.n	801647c <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 8016466:	683b      	ldr	r3, [r7, #0]
 8016468:	3304      	adds	r3, #4
 801646a:	681a      	ldr	r2, [r3, #0]
 801646c:	4b2d      	ldr	r3, [pc, #180]	; (8016524 <udp_input+0x218>)
 801646e:	695b      	ldr	r3, [r3, #20]
 8016470:	429a      	cmp	r2, r3
 8016472:	bf0c      	ite	eq
 8016474:	2301      	moveq	r3, #1
 8016476:	2300      	movne	r3, #0
 8016478:	b2db      	uxtb	r3, r3
 801647a:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 801647c:	7efb      	ldrb	r3, [r7, #27]
 801647e:	2b00      	cmp	r3, #0
 8016480:	d041      	beq.n	8016506 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 8016482:	2108      	movs	r1, #8
 8016484:	6878      	ldr	r0, [r7, #4]
 8016486:	f7fa f953 	bl	8010730 <pbuf_remove_header>
 801648a:	4603      	mov	r3, r0
 801648c:	2b00      	cmp	r3, #0
 801648e:	d00a      	beq.n	80164a6 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8016490:	4b20      	ldr	r3, [pc, #128]	; (8016514 <udp_input+0x208>)
 8016492:	f44f 72b8 	mov.w	r2, #368	; 0x170
 8016496:	4925      	ldr	r1, [pc, #148]	; (801652c <udp_input+0x220>)
 8016498:	4820      	ldr	r0, [pc, #128]	; (801651c <udp_input+0x210>)
 801649a:	f003 f8a1 	bl	80195e0 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801649e:	6878      	ldr	r0, [r7, #4]
 80164a0:	f7fa f9cc 	bl	801083c <pbuf_free>
      goto end;
 80164a4:	e032      	b.n	801650c <udp_input+0x200>
    }

    if (pcb != NULL) {
 80164a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80164a8:	2b00      	cmp	r3, #0
 80164aa:	d012      	beq.n	80164d2 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 80164ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80164ae:	699b      	ldr	r3, [r3, #24]
 80164b0:	2b00      	cmp	r3, #0
 80164b2:	d00a      	beq.n	80164ca <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 80164b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80164b6:	699c      	ldr	r4, [r3, #24]
 80164b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80164ba:	69d8      	ldr	r0, [r3, #28]
 80164bc:	8a3b      	ldrh	r3, [r7, #16]
 80164be:	9300      	str	r3, [sp, #0]
 80164c0:	4b1b      	ldr	r3, [pc, #108]	; (8016530 <udp_input+0x224>)
 80164c2:	687a      	ldr	r2, [r7, #4]
 80164c4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80164c6:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 80164c8:	e021      	b.n	801650e <udp_input+0x202>
        pbuf_free(p);
 80164ca:	6878      	ldr	r0, [r7, #4]
 80164cc:	f7fa f9b6 	bl	801083c <pbuf_free>
        goto end;
 80164d0:	e01c      	b.n	801650c <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 80164d2:	7cfb      	ldrb	r3, [r7, #19]
 80164d4:	2b00      	cmp	r3, #0
 80164d6:	d112      	bne.n	80164fe <udp_input+0x1f2>
 80164d8:	4b12      	ldr	r3, [pc, #72]	; (8016524 <udp_input+0x218>)
 80164da:	695b      	ldr	r3, [r3, #20]
 80164dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80164e0:	2be0      	cmp	r3, #224	; 0xe0
 80164e2:	d00c      	beq.n	80164fe <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 80164e4:	4b0f      	ldr	r3, [pc, #60]	; (8016524 <udp_input+0x218>)
 80164e6:	899b      	ldrh	r3, [r3, #12]
 80164e8:	3308      	adds	r3, #8
 80164ea:	b29b      	uxth	r3, r3
 80164ec:	b21b      	sxth	r3, r3
 80164ee:	4619      	mov	r1, r3
 80164f0:	6878      	ldr	r0, [r7, #4]
 80164f2:	f7fa f990 	bl	8010816 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 80164f6:	2103      	movs	r1, #3
 80164f8:	6878      	ldr	r0, [r7, #4]
 80164fa:	f001 f8b7 	bl	801766c <icmp_dest_unreach>
      pbuf_free(p);
 80164fe:	6878      	ldr	r0, [r7, #4]
 8016500:	f7fa f99c 	bl	801083c <pbuf_free>
  return;
 8016504:	e003      	b.n	801650e <udp_input+0x202>
    pbuf_free(p);
 8016506:	6878      	ldr	r0, [r7, #4]
 8016508:	f7fa f998 	bl	801083c <pbuf_free>
  return;
 801650c:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801650e:	372c      	adds	r7, #44	; 0x2c
 8016510:	46bd      	mov	sp, r7
 8016512:	bd90      	pop	{r4, r7, pc}
 8016514:	0801de10 	.word	0x0801de10
 8016518:	0801deb4 	.word	0x0801deb4
 801651c:	0801de64 	.word	0x0801de64
 8016520:	0801decc 	.word	0x0801decc
 8016524:	200051ac 	.word	0x200051ac
 8016528:	20008124 	.word	0x20008124
 801652c:	0801dee8 	.word	0x0801dee8
 8016530:	200051bc 	.word	0x200051bc

08016534 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8016534:	b480      	push	{r7}
 8016536:	b085      	sub	sp, #20
 8016538:	af00      	add	r7, sp, #0
 801653a:	6078      	str	r0, [r7, #4]
 801653c:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801653e:	687b      	ldr	r3, [r7, #4]
 8016540:	2b00      	cmp	r3, #0
 8016542:	d01e      	beq.n	8016582 <udp_netif_ip_addr_changed+0x4e>
 8016544:	687b      	ldr	r3, [r7, #4]
 8016546:	681b      	ldr	r3, [r3, #0]
 8016548:	2b00      	cmp	r3, #0
 801654a:	d01a      	beq.n	8016582 <udp_netif_ip_addr_changed+0x4e>
 801654c:	683b      	ldr	r3, [r7, #0]
 801654e:	2b00      	cmp	r3, #0
 8016550:	d017      	beq.n	8016582 <udp_netif_ip_addr_changed+0x4e>
 8016552:	683b      	ldr	r3, [r7, #0]
 8016554:	681b      	ldr	r3, [r3, #0]
 8016556:	2b00      	cmp	r3, #0
 8016558:	d013      	beq.n	8016582 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801655a:	4b0d      	ldr	r3, [pc, #52]	; (8016590 <udp_netif_ip_addr_changed+0x5c>)
 801655c:	681b      	ldr	r3, [r3, #0]
 801655e:	60fb      	str	r3, [r7, #12]
 8016560:	e00c      	b.n	801657c <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8016562:	68fb      	ldr	r3, [r7, #12]
 8016564:	681a      	ldr	r2, [r3, #0]
 8016566:	687b      	ldr	r3, [r7, #4]
 8016568:	681b      	ldr	r3, [r3, #0]
 801656a:	429a      	cmp	r2, r3
 801656c:	d103      	bne.n	8016576 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801656e:	683b      	ldr	r3, [r7, #0]
 8016570:	681a      	ldr	r2, [r3, #0]
 8016572:	68fb      	ldr	r3, [r7, #12]
 8016574:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8016576:	68fb      	ldr	r3, [r7, #12]
 8016578:	68db      	ldr	r3, [r3, #12]
 801657a:	60fb      	str	r3, [r7, #12]
 801657c:	68fb      	ldr	r3, [r7, #12]
 801657e:	2b00      	cmp	r3, #0
 8016580:	d1ef      	bne.n	8016562 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8016582:	bf00      	nop
 8016584:	3714      	adds	r7, #20
 8016586:	46bd      	mov	sp, r7
 8016588:	f85d 7b04 	ldr.w	r7, [sp], #4
 801658c:	4770      	bx	lr
 801658e:	bf00      	nop
 8016590:	20008124 	.word	0x20008124

08016594 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8016594:	b580      	push	{r7, lr}
 8016596:	b082      	sub	sp, #8
 8016598:	af00      	add	r7, sp, #0
 801659a:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 801659c:	4915      	ldr	r1, [pc, #84]	; (80165f4 <etharp_free_entry+0x60>)
 801659e:	687a      	ldr	r2, [r7, #4]
 80165a0:	4613      	mov	r3, r2
 80165a2:	005b      	lsls	r3, r3, #1
 80165a4:	4413      	add	r3, r2
 80165a6:	00db      	lsls	r3, r3, #3
 80165a8:	440b      	add	r3, r1
 80165aa:	681b      	ldr	r3, [r3, #0]
 80165ac:	2b00      	cmp	r3, #0
 80165ae:	d013      	beq.n	80165d8 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 80165b0:	4910      	ldr	r1, [pc, #64]	; (80165f4 <etharp_free_entry+0x60>)
 80165b2:	687a      	ldr	r2, [r7, #4]
 80165b4:	4613      	mov	r3, r2
 80165b6:	005b      	lsls	r3, r3, #1
 80165b8:	4413      	add	r3, r2
 80165ba:	00db      	lsls	r3, r3, #3
 80165bc:	440b      	add	r3, r1
 80165be:	681b      	ldr	r3, [r3, #0]
 80165c0:	4618      	mov	r0, r3
 80165c2:	f7fa f93b 	bl	801083c <pbuf_free>
    arp_table[i].q = NULL;
 80165c6:	490b      	ldr	r1, [pc, #44]	; (80165f4 <etharp_free_entry+0x60>)
 80165c8:	687a      	ldr	r2, [r7, #4]
 80165ca:	4613      	mov	r3, r2
 80165cc:	005b      	lsls	r3, r3, #1
 80165ce:	4413      	add	r3, r2
 80165d0:	00db      	lsls	r3, r3, #3
 80165d2:	440b      	add	r3, r1
 80165d4:	2200      	movs	r2, #0
 80165d6:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 80165d8:	4906      	ldr	r1, [pc, #24]	; (80165f4 <etharp_free_entry+0x60>)
 80165da:	687a      	ldr	r2, [r7, #4]
 80165dc:	4613      	mov	r3, r2
 80165de:	005b      	lsls	r3, r3, #1
 80165e0:	4413      	add	r3, r2
 80165e2:	00db      	lsls	r3, r3, #3
 80165e4:	440b      	add	r3, r1
 80165e6:	3314      	adds	r3, #20
 80165e8:	2200      	movs	r2, #0
 80165ea:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 80165ec:	bf00      	nop
 80165ee:	3708      	adds	r7, #8
 80165f0:	46bd      	mov	sp, r7
 80165f2:	bd80      	pop	{r7, pc}
 80165f4:	20008128 	.word	0x20008128

080165f8 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 80165f8:	b580      	push	{r7, lr}
 80165fa:	b082      	sub	sp, #8
 80165fc:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80165fe:	2300      	movs	r3, #0
 8016600:	607b      	str	r3, [r7, #4]
 8016602:	e096      	b.n	8016732 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8016604:	494f      	ldr	r1, [pc, #316]	; (8016744 <etharp_tmr+0x14c>)
 8016606:	687a      	ldr	r2, [r7, #4]
 8016608:	4613      	mov	r3, r2
 801660a:	005b      	lsls	r3, r3, #1
 801660c:	4413      	add	r3, r2
 801660e:	00db      	lsls	r3, r3, #3
 8016610:	440b      	add	r3, r1
 8016612:	3314      	adds	r3, #20
 8016614:	781b      	ldrb	r3, [r3, #0]
 8016616:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 8016618:	78fb      	ldrb	r3, [r7, #3]
 801661a:	2b00      	cmp	r3, #0
 801661c:	f000 8086 	beq.w	801672c <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 8016620:	4948      	ldr	r1, [pc, #288]	; (8016744 <etharp_tmr+0x14c>)
 8016622:	687a      	ldr	r2, [r7, #4]
 8016624:	4613      	mov	r3, r2
 8016626:	005b      	lsls	r3, r3, #1
 8016628:	4413      	add	r3, r2
 801662a:	00db      	lsls	r3, r3, #3
 801662c:	440b      	add	r3, r1
 801662e:	3312      	adds	r3, #18
 8016630:	881b      	ldrh	r3, [r3, #0]
 8016632:	3301      	adds	r3, #1
 8016634:	b298      	uxth	r0, r3
 8016636:	4943      	ldr	r1, [pc, #268]	; (8016744 <etharp_tmr+0x14c>)
 8016638:	687a      	ldr	r2, [r7, #4]
 801663a:	4613      	mov	r3, r2
 801663c:	005b      	lsls	r3, r3, #1
 801663e:	4413      	add	r3, r2
 8016640:	00db      	lsls	r3, r3, #3
 8016642:	440b      	add	r3, r1
 8016644:	3312      	adds	r3, #18
 8016646:	4602      	mov	r2, r0
 8016648:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801664a:	493e      	ldr	r1, [pc, #248]	; (8016744 <etharp_tmr+0x14c>)
 801664c:	687a      	ldr	r2, [r7, #4]
 801664e:	4613      	mov	r3, r2
 8016650:	005b      	lsls	r3, r3, #1
 8016652:	4413      	add	r3, r2
 8016654:	00db      	lsls	r3, r3, #3
 8016656:	440b      	add	r3, r1
 8016658:	3312      	adds	r3, #18
 801665a:	881b      	ldrh	r3, [r3, #0]
 801665c:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8016660:	d215      	bcs.n	801668e <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8016662:	4938      	ldr	r1, [pc, #224]	; (8016744 <etharp_tmr+0x14c>)
 8016664:	687a      	ldr	r2, [r7, #4]
 8016666:	4613      	mov	r3, r2
 8016668:	005b      	lsls	r3, r3, #1
 801666a:	4413      	add	r3, r2
 801666c:	00db      	lsls	r3, r3, #3
 801666e:	440b      	add	r3, r1
 8016670:	3314      	adds	r3, #20
 8016672:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8016674:	2b01      	cmp	r3, #1
 8016676:	d10e      	bne.n	8016696 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8016678:	4932      	ldr	r1, [pc, #200]	; (8016744 <etharp_tmr+0x14c>)
 801667a:	687a      	ldr	r2, [r7, #4]
 801667c:	4613      	mov	r3, r2
 801667e:	005b      	lsls	r3, r3, #1
 8016680:	4413      	add	r3, r2
 8016682:	00db      	lsls	r3, r3, #3
 8016684:	440b      	add	r3, r1
 8016686:	3312      	adds	r3, #18
 8016688:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801668a:	2b04      	cmp	r3, #4
 801668c:	d903      	bls.n	8016696 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801668e:	6878      	ldr	r0, [r7, #4]
 8016690:	f7ff ff80 	bl	8016594 <etharp_free_entry>
 8016694:	e04a      	b.n	801672c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8016696:	492b      	ldr	r1, [pc, #172]	; (8016744 <etharp_tmr+0x14c>)
 8016698:	687a      	ldr	r2, [r7, #4]
 801669a:	4613      	mov	r3, r2
 801669c:	005b      	lsls	r3, r3, #1
 801669e:	4413      	add	r3, r2
 80166a0:	00db      	lsls	r3, r3, #3
 80166a2:	440b      	add	r3, r1
 80166a4:	3314      	adds	r3, #20
 80166a6:	781b      	ldrb	r3, [r3, #0]
 80166a8:	2b03      	cmp	r3, #3
 80166aa:	d10a      	bne.n	80166c2 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 80166ac:	4925      	ldr	r1, [pc, #148]	; (8016744 <etharp_tmr+0x14c>)
 80166ae:	687a      	ldr	r2, [r7, #4]
 80166b0:	4613      	mov	r3, r2
 80166b2:	005b      	lsls	r3, r3, #1
 80166b4:	4413      	add	r3, r2
 80166b6:	00db      	lsls	r3, r3, #3
 80166b8:	440b      	add	r3, r1
 80166ba:	3314      	adds	r3, #20
 80166bc:	2204      	movs	r2, #4
 80166be:	701a      	strb	r2, [r3, #0]
 80166c0:	e034      	b.n	801672c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 80166c2:	4920      	ldr	r1, [pc, #128]	; (8016744 <etharp_tmr+0x14c>)
 80166c4:	687a      	ldr	r2, [r7, #4]
 80166c6:	4613      	mov	r3, r2
 80166c8:	005b      	lsls	r3, r3, #1
 80166ca:	4413      	add	r3, r2
 80166cc:	00db      	lsls	r3, r3, #3
 80166ce:	440b      	add	r3, r1
 80166d0:	3314      	adds	r3, #20
 80166d2:	781b      	ldrb	r3, [r3, #0]
 80166d4:	2b04      	cmp	r3, #4
 80166d6:	d10a      	bne.n	80166ee <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 80166d8:	491a      	ldr	r1, [pc, #104]	; (8016744 <etharp_tmr+0x14c>)
 80166da:	687a      	ldr	r2, [r7, #4]
 80166dc:	4613      	mov	r3, r2
 80166de:	005b      	lsls	r3, r3, #1
 80166e0:	4413      	add	r3, r2
 80166e2:	00db      	lsls	r3, r3, #3
 80166e4:	440b      	add	r3, r1
 80166e6:	3314      	adds	r3, #20
 80166e8:	2202      	movs	r2, #2
 80166ea:	701a      	strb	r2, [r3, #0]
 80166ec:	e01e      	b.n	801672c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 80166ee:	4915      	ldr	r1, [pc, #84]	; (8016744 <etharp_tmr+0x14c>)
 80166f0:	687a      	ldr	r2, [r7, #4]
 80166f2:	4613      	mov	r3, r2
 80166f4:	005b      	lsls	r3, r3, #1
 80166f6:	4413      	add	r3, r2
 80166f8:	00db      	lsls	r3, r3, #3
 80166fa:	440b      	add	r3, r1
 80166fc:	3314      	adds	r3, #20
 80166fe:	781b      	ldrb	r3, [r3, #0]
 8016700:	2b01      	cmp	r3, #1
 8016702:	d113      	bne.n	801672c <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8016704:	490f      	ldr	r1, [pc, #60]	; (8016744 <etharp_tmr+0x14c>)
 8016706:	687a      	ldr	r2, [r7, #4]
 8016708:	4613      	mov	r3, r2
 801670a:	005b      	lsls	r3, r3, #1
 801670c:	4413      	add	r3, r2
 801670e:	00db      	lsls	r3, r3, #3
 8016710:	440b      	add	r3, r1
 8016712:	3308      	adds	r3, #8
 8016714:	6818      	ldr	r0, [r3, #0]
 8016716:	687a      	ldr	r2, [r7, #4]
 8016718:	4613      	mov	r3, r2
 801671a:	005b      	lsls	r3, r3, #1
 801671c:	4413      	add	r3, r2
 801671e:	00db      	lsls	r3, r3, #3
 8016720:	4a08      	ldr	r2, [pc, #32]	; (8016744 <etharp_tmr+0x14c>)
 8016722:	4413      	add	r3, r2
 8016724:	3304      	adds	r3, #4
 8016726:	4619      	mov	r1, r3
 8016728:	f000 fe6e 	bl	8017408 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801672c:	687b      	ldr	r3, [r7, #4]
 801672e:	3301      	adds	r3, #1
 8016730:	607b      	str	r3, [r7, #4]
 8016732:	687b      	ldr	r3, [r7, #4]
 8016734:	2b09      	cmp	r3, #9
 8016736:	f77f af65 	ble.w	8016604 <etharp_tmr+0xc>
      }
    }
  }
}
 801673a:	bf00      	nop
 801673c:	bf00      	nop
 801673e:	3708      	adds	r7, #8
 8016740:	46bd      	mov	sp, r7
 8016742:	bd80      	pop	{r7, pc}
 8016744:	20008128 	.word	0x20008128

08016748 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8016748:	b580      	push	{r7, lr}
 801674a:	b08a      	sub	sp, #40	; 0x28
 801674c:	af00      	add	r7, sp, #0
 801674e:	60f8      	str	r0, [r7, #12]
 8016750:	460b      	mov	r3, r1
 8016752:	607a      	str	r2, [r7, #4]
 8016754:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8016756:	230a      	movs	r3, #10
 8016758:	84fb      	strh	r3, [r7, #38]	; 0x26
 801675a:	230a      	movs	r3, #10
 801675c:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801675e:	230a      	movs	r3, #10
 8016760:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 8016762:	2300      	movs	r3, #0
 8016764:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 8016766:	230a      	movs	r3, #10
 8016768:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801676a:	2300      	movs	r3, #0
 801676c:	83bb      	strh	r3, [r7, #28]
 801676e:	2300      	movs	r3, #0
 8016770:	837b      	strh	r3, [r7, #26]
 8016772:	2300      	movs	r3, #0
 8016774:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8016776:	2300      	movs	r3, #0
 8016778:	843b      	strh	r3, [r7, #32]
 801677a:	e0ae      	b.n	80168da <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 801677c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016780:	49a6      	ldr	r1, [pc, #664]	; (8016a1c <etharp_find_entry+0x2d4>)
 8016782:	4613      	mov	r3, r2
 8016784:	005b      	lsls	r3, r3, #1
 8016786:	4413      	add	r3, r2
 8016788:	00db      	lsls	r3, r3, #3
 801678a:	440b      	add	r3, r1
 801678c:	3314      	adds	r3, #20
 801678e:	781b      	ldrb	r3, [r3, #0]
 8016790:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8016792:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8016796:	2b0a      	cmp	r3, #10
 8016798:	d105      	bne.n	80167a6 <etharp_find_entry+0x5e>
 801679a:	7dfb      	ldrb	r3, [r7, #23]
 801679c:	2b00      	cmp	r3, #0
 801679e:	d102      	bne.n	80167a6 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 80167a0:	8c3b      	ldrh	r3, [r7, #32]
 80167a2:	847b      	strh	r3, [r7, #34]	; 0x22
 80167a4:	e095      	b.n	80168d2 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 80167a6:	7dfb      	ldrb	r3, [r7, #23]
 80167a8:	2b00      	cmp	r3, #0
 80167aa:	f000 8092 	beq.w	80168d2 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 80167ae:	7dfb      	ldrb	r3, [r7, #23]
 80167b0:	2b01      	cmp	r3, #1
 80167b2:	d009      	beq.n	80167c8 <etharp_find_entry+0x80>
 80167b4:	7dfb      	ldrb	r3, [r7, #23]
 80167b6:	2b01      	cmp	r3, #1
 80167b8:	d806      	bhi.n	80167c8 <etharp_find_entry+0x80>
 80167ba:	4b99      	ldr	r3, [pc, #612]	; (8016a20 <etharp_find_entry+0x2d8>)
 80167bc:	f240 1223 	movw	r2, #291	; 0x123
 80167c0:	4998      	ldr	r1, [pc, #608]	; (8016a24 <etharp_find_entry+0x2dc>)
 80167c2:	4899      	ldr	r0, [pc, #612]	; (8016a28 <etharp_find_entry+0x2e0>)
 80167c4:	f002 ff0c 	bl	80195e0 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 80167c8:	68fb      	ldr	r3, [r7, #12]
 80167ca:	2b00      	cmp	r3, #0
 80167cc:	d020      	beq.n	8016810 <etharp_find_entry+0xc8>
 80167ce:	68fb      	ldr	r3, [r7, #12]
 80167d0:	6819      	ldr	r1, [r3, #0]
 80167d2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80167d6:	4891      	ldr	r0, [pc, #580]	; (8016a1c <etharp_find_entry+0x2d4>)
 80167d8:	4613      	mov	r3, r2
 80167da:	005b      	lsls	r3, r3, #1
 80167dc:	4413      	add	r3, r2
 80167de:	00db      	lsls	r3, r3, #3
 80167e0:	4403      	add	r3, r0
 80167e2:	3304      	adds	r3, #4
 80167e4:	681b      	ldr	r3, [r3, #0]
 80167e6:	4299      	cmp	r1, r3
 80167e8:	d112      	bne.n	8016810 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 80167ea:	687b      	ldr	r3, [r7, #4]
 80167ec:	2b00      	cmp	r3, #0
 80167ee:	d00c      	beq.n	801680a <etharp_find_entry+0xc2>
 80167f0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80167f4:	4989      	ldr	r1, [pc, #548]	; (8016a1c <etharp_find_entry+0x2d4>)
 80167f6:	4613      	mov	r3, r2
 80167f8:	005b      	lsls	r3, r3, #1
 80167fa:	4413      	add	r3, r2
 80167fc:	00db      	lsls	r3, r3, #3
 80167fe:	440b      	add	r3, r1
 8016800:	3308      	adds	r3, #8
 8016802:	681b      	ldr	r3, [r3, #0]
 8016804:	687a      	ldr	r2, [r7, #4]
 8016806:	429a      	cmp	r2, r3
 8016808:	d102      	bne.n	8016810 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 801680a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801680e:	e100      	b.n	8016a12 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8016810:	7dfb      	ldrb	r3, [r7, #23]
 8016812:	2b01      	cmp	r3, #1
 8016814:	d140      	bne.n	8016898 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8016816:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801681a:	4980      	ldr	r1, [pc, #512]	; (8016a1c <etharp_find_entry+0x2d4>)
 801681c:	4613      	mov	r3, r2
 801681e:	005b      	lsls	r3, r3, #1
 8016820:	4413      	add	r3, r2
 8016822:	00db      	lsls	r3, r3, #3
 8016824:	440b      	add	r3, r1
 8016826:	681b      	ldr	r3, [r3, #0]
 8016828:	2b00      	cmp	r3, #0
 801682a:	d01a      	beq.n	8016862 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 801682c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016830:	497a      	ldr	r1, [pc, #488]	; (8016a1c <etharp_find_entry+0x2d4>)
 8016832:	4613      	mov	r3, r2
 8016834:	005b      	lsls	r3, r3, #1
 8016836:	4413      	add	r3, r2
 8016838:	00db      	lsls	r3, r3, #3
 801683a:	440b      	add	r3, r1
 801683c:	3312      	adds	r3, #18
 801683e:	881b      	ldrh	r3, [r3, #0]
 8016840:	8bba      	ldrh	r2, [r7, #28]
 8016842:	429a      	cmp	r2, r3
 8016844:	d845      	bhi.n	80168d2 <etharp_find_entry+0x18a>
            old_queue = i;
 8016846:	8c3b      	ldrh	r3, [r7, #32]
 8016848:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801684a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801684e:	4973      	ldr	r1, [pc, #460]	; (8016a1c <etharp_find_entry+0x2d4>)
 8016850:	4613      	mov	r3, r2
 8016852:	005b      	lsls	r3, r3, #1
 8016854:	4413      	add	r3, r2
 8016856:	00db      	lsls	r3, r3, #3
 8016858:	440b      	add	r3, r1
 801685a:	3312      	adds	r3, #18
 801685c:	881b      	ldrh	r3, [r3, #0]
 801685e:	83bb      	strh	r3, [r7, #28]
 8016860:	e037      	b.n	80168d2 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8016862:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016866:	496d      	ldr	r1, [pc, #436]	; (8016a1c <etharp_find_entry+0x2d4>)
 8016868:	4613      	mov	r3, r2
 801686a:	005b      	lsls	r3, r3, #1
 801686c:	4413      	add	r3, r2
 801686e:	00db      	lsls	r3, r3, #3
 8016870:	440b      	add	r3, r1
 8016872:	3312      	adds	r3, #18
 8016874:	881b      	ldrh	r3, [r3, #0]
 8016876:	8b7a      	ldrh	r2, [r7, #26]
 8016878:	429a      	cmp	r2, r3
 801687a:	d82a      	bhi.n	80168d2 <etharp_find_entry+0x18a>
            old_pending = i;
 801687c:	8c3b      	ldrh	r3, [r7, #32]
 801687e:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 8016880:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016884:	4965      	ldr	r1, [pc, #404]	; (8016a1c <etharp_find_entry+0x2d4>)
 8016886:	4613      	mov	r3, r2
 8016888:	005b      	lsls	r3, r3, #1
 801688a:	4413      	add	r3, r2
 801688c:	00db      	lsls	r3, r3, #3
 801688e:	440b      	add	r3, r1
 8016890:	3312      	adds	r3, #18
 8016892:	881b      	ldrh	r3, [r3, #0]
 8016894:	837b      	strh	r3, [r7, #26]
 8016896:	e01c      	b.n	80168d2 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8016898:	7dfb      	ldrb	r3, [r7, #23]
 801689a:	2b01      	cmp	r3, #1
 801689c:	d919      	bls.n	80168d2 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801689e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80168a2:	495e      	ldr	r1, [pc, #376]	; (8016a1c <etharp_find_entry+0x2d4>)
 80168a4:	4613      	mov	r3, r2
 80168a6:	005b      	lsls	r3, r3, #1
 80168a8:	4413      	add	r3, r2
 80168aa:	00db      	lsls	r3, r3, #3
 80168ac:	440b      	add	r3, r1
 80168ae:	3312      	adds	r3, #18
 80168b0:	881b      	ldrh	r3, [r3, #0]
 80168b2:	8b3a      	ldrh	r2, [r7, #24]
 80168b4:	429a      	cmp	r2, r3
 80168b6:	d80c      	bhi.n	80168d2 <etharp_find_entry+0x18a>
            old_stable = i;
 80168b8:	8c3b      	ldrh	r3, [r7, #32]
 80168ba:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 80168bc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80168c0:	4956      	ldr	r1, [pc, #344]	; (8016a1c <etharp_find_entry+0x2d4>)
 80168c2:	4613      	mov	r3, r2
 80168c4:	005b      	lsls	r3, r3, #1
 80168c6:	4413      	add	r3, r2
 80168c8:	00db      	lsls	r3, r3, #3
 80168ca:	440b      	add	r3, r1
 80168cc:	3312      	adds	r3, #18
 80168ce:	881b      	ldrh	r3, [r3, #0]
 80168d0:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80168d2:	8c3b      	ldrh	r3, [r7, #32]
 80168d4:	3301      	adds	r3, #1
 80168d6:	b29b      	uxth	r3, r3
 80168d8:	843b      	strh	r3, [r7, #32]
 80168da:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80168de:	2b09      	cmp	r3, #9
 80168e0:	f77f af4c 	ble.w	801677c <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 80168e4:	7afb      	ldrb	r3, [r7, #11]
 80168e6:	f003 0302 	and.w	r3, r3, #2
 80168ea:	2b00      	cmp	r3, #0
 80168ec:	d108      	bne.n	8016900 <etharp_find_entry+0x1b8>
 80168ee:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80168f2:	2b0a      	cmp	r3, #10
 80168f4:	d107      	bne.n	8016906 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 80168f6:	7afb      	ldrb	r3, [r7, #11]
 80168f8:	f003 0301 	and.w	r3, r3, #1
 80168fc:	2b00      	cmp	r3, #0
 80168fe:	d102      	bne.n	8016906 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 8016900:	f04f 33ff 	mov.w	r3, #4294967295
 8016904:	e085      	b.n	8016a12 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8016906:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801690a:	2b09      	cmp	r3, #9
 801690c:	dc02      	bgt.n	8016914 <etharp_find_entry+0x1cc>
    i = empty;
 801690e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8016910:	843b      	strh	r3, [r7, #32]
 8016912:	e039      	b.n	8016988 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8016914:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8016918:	2b09      	cmp	r3, #9
 801691a:	dc14      	bgt.n	8016946 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 801691c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801691e:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8016920:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016924:	493d      	ldr	r1, [pc, #244]	; (8016a1c <etharp_find_entry+0x2d4>)
 8016926:	4613      	mov	r3, r2
 8016928:	005b      	lsls	r3, r3, #1
 801692a:	4413      	add	r3, r2
 801692c:	00db      	lsls	r3, r3, #3
 801692e:	440b      	add	r3, r1
 8016930:	681b      	ldr	r3, [r3, #0]
 8016932:	2b00      	cmp	r3, #0
 8016934:	d018      	beq.n	8016968 <etharp_find_entry+0x220>
 8016936:	4b3a      	ldr	r3, [pc, #232]	; (8016a20 <etharp_find_entry+0x2d8>)
 8016938:	f240 126d 	movw	r2, #365	; 0x16d
 801693c:	493b      	ldr	r1, [pc, #236]	; (8016a2c <etharp_find_entry+0x2e4>)
 801693e:	483a      	ldr	r0, [pc, #232]	; (8016a28 <etharp_find_entry+0x2e0>)
 8016940:	f002 fe4e 	bl	80195e0 <iprintf>
 8016944:	e010      	b.n	8016968 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8016946:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 801694a:	2b09      	cmp	r3, #9
 801694c:	dc02      	bgt.n	8016954 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 801694e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8016950:	843b      	strh	r3, [r7, #32]
 8016952:	e009      	b.n	8016968 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8016954:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8016958:	2b09      	cmp	r3, #9
 801695a:	dc02      	bgt.n	8016962 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801695c:	8bfb      	ldrh	r3, [r7, #30]
 801695e:	843b      	strh	r3, [r7, #32]
 8016960:	e002      	b.n	8016968 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 8016962:	f04f 33ff 	mov.w	r3, #4294967295
 8016966:	e054      	b.n	8016a12 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8016968:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801696c:	2b09      	cmp	r3, #9
 801696e:	dd06      	ble.n	801697e <etharp_find_entry+0x236>
 8016970:	4b2b      	ldr	r3, [pc, #172]	; (8016a20 <etharp_find_entry+0x2d8>)
 8016972:	f240 127f 	movw	r2, #383	; 0x17f
 8016976:	492e      	ldr	r1, [pc, #184]	; (8016a30 <etharp_find_entry+0x2e8>)
 8016978:	482b      	ldr	r0, [pc, #172]	; (8016a28 <etharp_find_entry+0x2e0>)
 801697a:	f002 fe31 	bl	80195e0 <iprintf>
    etharp_free_entry(i);
 801697e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8016982:	4618      	mov	r0, r3
 8016984:	f7ff fe06 	bl	8016594 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8016988:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801698c:	2b09      	cmp	r3, #9
 801698e:	dd06      	ble.n	801699e <etharp_find_entry+0x256>
 8016990:	4b23      	ldr	r3, [pc, #140]	; (8016a20 <etharp_find_entry+0x2d8>)
 8016992:	f240 1283 	movw	r2, #387	; 0x183
 8016996:	4926      	ldr	r1, [pc, #152]	; (8016a30 <etharp_find_entry+0x2e8>)
 8016998:	4823      	ldr	r0, [pc, #140]	; (8016a28 <etharp_find_entry+0x2e0>)
 801699a:	f002 fe21 	bl	80195e0 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801699e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80169a2:	491e      	ldr	r1, [pc, #120]	; (8016a1c <etharp_find_entry+0x2d4>)
 80169a4:	4613      	mov	r3, r2
 80169a6:	005b      	lsls	r3, r3, #1
 80169a8:	4413      	add	r3, r2
 80169aa:	00db      	lsls	r3, r3, #3
 80169ac:	440b      	add	r3, r1
 80169ae:	3314      	adds	r3, #20
 80169b0:	781b      	ldrb	r3, [r3, #0]
 80169b2:	2b00      	cmp	r3, #0
 80169b4:	d006      	beq.n	80169c4 <etharp_find_entry+0x27c>
 80169b6:	4b1a      	ldr	r3, [pc, #104]	; (8016a20 <etharp_find_entry+0x2d8>)
 80169b8:	f44f 72c2 	mov.w	r2, #388	; 0x184
 80169bc:	491d      	ldr	r1, [pc, #116]	; (8016a34 <etharp_find_entry+0x2ec>)
 80169be:	481a      	ldr	r0, [pc, #104]	; (8016a28 <etharp_find_entry+0x2e0>)
 80169c0:	f002 fe0e 	bl	80195e0 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 80169c4:	68fb      	ldr	r3, [r7, #12]
 80169c6:	2b00      	cmp	r3, #0
 80169c8:	d00b      	beq.n	80169e2 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 80169ca:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80169ce:	68fb      	ldr	r3, [r7, #12]
 80169d0:	6819      	ldr	r1, [r3, #0]
 80169d2:	4812      	ldr	r0, [pc, #72]	; (8016a1c <etharp_find_entry+0x2d4>)
 80169d4:	4613      	mov	r3, r2
 80169d6:	005b      	lsls	r3, r3, #1
 80169d8:	4413      	add	r3, r2
 80169da:	00db      	lsls	r3, r3, #3
 80169dc:	4403      	add	r3, r0
 80169de:	3304      	adds	r3, #4
 80169e0:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 80169e2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80169e6:	490d      	ldr	r1, [pc, #52]	; (8016a1c <etharp_find_entry+0x2d4>)
 80169e8:	4613      	mov	r3, r2
 80169ea:	005b      	lsls	r3, r3, #1
 80169ec:	4413      	add	r3, r2
 80169ee:	00db      	lsls	r3, r3, #3
 80169f0:	440b      	add	r3, r1
 80169f2:	3312      	adds	r3, #18
 80169f4:	2200      	movs	r2, #0
 80169f6:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 80169f8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80169fc:	4907      	ldr	r1, [pc, #28]	; (8016a1c <etharp_find_entry+0x2d4>)
 80169fe:	4613      	mov	r3, r2
 8016a00:	005b      	lsls	r3, r3, #1
 8016a02:	4413      	add	r3, r2
 8016a04:	00db      	lsls	r3, r3, #3
 8016a06:	440b      	add	r3, r1
 8016a08:	3308      	adds	r3, #8
 8016a0a:	687a      	ldr	r2, [r7, #4]
 8016a0c:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8016a0e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 8016a12:	4618      	mov	r0, r3
 8016a14:	3728      	adds	r7, #40	; 0x28
 8016a16:	46bd      	mov	sp, r7
 8016a18:	bd80      	pop	{r7, pc}
 8016a1a:	bf00      	nop
 8016a1c:	20008128 	.word	0x20008128
 8016a20:	0801e174 	.word	0x0801e174
 8016a24:	0801e1ac 	.word	0x0801e1ac
 8016a28:	0801e1ec 	.word	0x0801e1ec
 8016a2c:	0801e214 	.word	0x0801e214
 8016a30:	0801e22c 	.word	0x0801e22c
 8016a34:	0801e240 	.word	0x0801e240

08016a38 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8016a38:	b580      	push	{r7, lr}
 8016a3a:	b088      	sub	sp, #32
 8016a3c:	af02      	add	r7, sp, #8
 8016a3e:	60f8      	str	r0, [r7, #12]
 8016a40:	60b9      	str	r1, [r7, #8]
 8016a42:	607a      	str	r2, [r7, #4]
 8016a44:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8016a46:	68fb      	ldr	r3, [r7, #12]
 8016a48:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8016a4c:	2b06      	cmp	r3, #6
 8016a4e:	d006      	beq.n	8016a5e <etharp_update_arp_entry+0x26>
 8016a50:	4b48      	ldr	r3, [pc, #288]	; (8016b74 <etharp_update_arp_entry+0x13c>)
 8016a52:	f240 12a9 	movw	r2, #425	; 0x1a9
 8016a56:	4948      	ldr	r1, [pc, #288]	; (8016b78 <etharp_update_arp_entry+0x140>)
 8016a58:	4848      	ldr	r0, [pc, #288]	; (8016b7c <etharp_update_arp_entry+0x144>)
 8016a5a:	f002 fdc1 	bl	80195e0 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8016a5e:	68bb      	ldr	r3, [r7, #8]
 8016a60:	2b00      	cmp	r3, #0
 8016a62:	d012      	beq.n	8016a8a <etharp_update_arp_entry+0x52>
 8016a64:	68bb      	ldr	r3, [r7, #8]
 8016a66:	681b      	ldr	r3, [r3, #0]
 8016a68:	2b00      	cmp	r3, #0
 8016a6a:	d00e      	beq.n	8016a8a <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8016a6c:	68bb      	ldr	r3, [r7, #8]
 8016a6e:	681b      	ldr	r3, [r3, #0]
 8016a70:	68f9      	ldr	r1, [r7, #12]
 8016a72:	4618      	mov	r0, r3
 8016a74:	f001 f924 	bl	8017cc0 <ip4_addr_isbroadcast_u32>
 8016a78:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 8016a7a:	2b00      	cmp	r3, #0
 8016a7c:	d105      	bne.n	8016a8a <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8016a7e:	68bb      	ldr	r3, [r7, #8]
 8016a80:	681b      	ldr	r3, [r3, #0]
 8016a82:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8016a86:	2be0      	cmp	r3, #224	; 0xe0
 8016a88:	d102      	bne.n	8016a90 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8016a8a:	f06f 030f 	mvn.w	r3, #15
 8016a8e:	e06c      	b.n	8016b6a <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8016a90:	78fb      	ldrb	r3, [r7, #3]
 8016a92:	68fa      	ldr	r2, [r7, #12]
 8016a94:	4619      	mov	r1, r3
 8016a96:	68b8      	ldr	r0, [r7, #8]
 8016a98:	f7ff fe56 	bl	8016748 <etharp_find_entry>
 8016a9c:	4603      	mov	r3, r0
 8016a9e:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 8016aa0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8016aa4:	2b00      	cmp	r3, #0
 8016aa6:	da02      	bge.n	8016aae <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8016aa8:	8afb      	ldrh	r3, [r7, #22]
 8016aaa:	b25b      	sxtb	r3, r3
 8016aac:	e05d      	b.n	8016b6a <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 8016aae:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8016ab2:	4933      	ldr	r1, [pc, #204]	; (8016b80 <etharp_update_arp_entry+0x148>)
 8016ab4:	4613      	mov	r3, r2
 8016ab6:	005b      	lsls	r3, r3, #1
 8016ab8:	4413      	add	r3, r2
 8016aba:	00db      	lsls	r3, r3, #3
 8016abc:	440b      	add	r3, r1
 8016abe:	3314      	adds	r3, #20
 8016ac0:	2202      	movs	r2, #2
 8016ac2:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8016ac4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8016ac8:	492d      	ldr	r1, [pc, #180]	; (8016b80 <etharp_update_arp_entry+0x148>)
 8016aca:	4613      	mov	r3, r2
 8016acc:	005b      	lsls	r3, r3, #1
 8016ace:	4413      	add	r3, r2
 8016ad0:	00db      	lsls	r3, r3, #3
 8016ad2:	440b      	add	r3, r1
 8016ad4:	3308      	adds	r3, #8
 8016ad6:	68fa      	ldr	r2, [r7, #12]
 8016ad8:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8016ada:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8016ade:	4613      	mov	r3, r2
 8016ae0:	005b      	lsls	r3, r3, #1
 8016ae2:	4413      	add	r3, r2
 8016ae4:	00db      	lsls	r3, r3, #3
 8016ae6:	3308      	adds	r3, #8
 8016ae8:	4a25      	ldr	r2, [pc, #148]	; (8016b80 <etharp_update_arp_entry+0x148>)
 8016aea:	4413      	add	r3, r2
 8016aec:	3304      	adds	r3, #4
 8016aee:	2206      	movs	r2, #6
 8016af0:	6879      	ldr	r1, [r7, #4]
 8016af2:	4618      	mov	r0, r3
 8016af4:	f002 ff43 	bl	801997e <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8016af8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8016afc:	4920      	ldr	r1, [pc, #128]	; (8016b80 <etharp_update_arp_entry+0x148>)
 8016afe:	4613      	mov	r3, r2
 8016b00:	005b      	lsls	r3, r3, #1
 8016b02:	4413      	add	r3, r2
 8016b04:	00db      	lsls	r3, r3, #3
 8016b06:	440b      	add	r3, r1
 8016b08:	3312      	adds	r3, #18
 8016b0a:	2200      	movs	r2, #0
 8016b0c:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8016b0e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8016b12:	491b      	ldr	r1, [pc, #108]	; (8016b80 <etharp_update_arp_entry+0x148>)
 8016b14:	4613      	mov	r3, r2
 8016b16:	005b      	lsls	r3, r3, #1
 8016b18:	4413      	add	r3, r2
 8016b1a:	00db      	lsls	r3, r3, #3
 8016b1c:	440b      	add	r3, r1
 8016b1e:	681b      	ldr	r3, [r3, #0]
 8016b20:	2b00      	cmp	r3, #0
 8016b22:	d021      	beq.n	8016b68 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8016b24:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8016b28:	4915      	ldr	r1, [pc, #84]	; (8016b80 <etharp_update_arp_entry+0x148>)
 8016b2a:	4613      	mov	r3, r2
 8016b2c:	005b      	lsls	r3, r3, #1
 8016b2e:	4413      	add	r3, r2
 8016b30:	00db      	lsls	r3, r3, #3
 8016b32:	440b      	add	r3, r1
 8016b34:	681b      	ldr	r3, [r3, #0]
 8016b36:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8016b38:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8016b3c:	4910      	ldr	r1, [pc, #64]	; (8016b80 <etharp_update_arp_entry+0x148>)
 8016b3e:	4613      	mov	r3, r2
 8016b40:	005b      	lsls	r3, r3, #1
 8016b42:	4413      	add	r3, r2
 8016b44:	00db      	lsls	r3, r3, #3
 8016b46:	440b      	add	r3, r1
 8016b48:	2200      	movs	r2, #0
 8016b4a:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8016b4c:	68fb      	ldr	r3, [r7, #12]
 8016b4e:	f103 0226 	add.w	r2, r3, #38	; 0x26
 8016b52:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8016b56:	9300      	str	r3, [sp, #0]
 8016b58:	687b      	ldr	r3, [r7, #4]
 8016b5a:	6939      	ldr	r1, [r7, #16]
 8016b5c:	68f8      	ldr	r0, [r7, #12]
 8016b5e:	f001 ffbd 	bl	8018adc <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8016b62:	6938      	ldr	r0, [r7, #16]
 8016b64:	f7f9 fe6a 	bl	801083c <pbuf_free>
  }
  return ERR_OK;
 8016b68:	2300      	movs	r3, #0
}
 8016b6a:	4618      	mov	r0, r3
 8016b6c:	3718      	adds	r7, #24
 8016b6e:	46bd      	mov	sp, r7
 8016b70:	bd80      	pop	{r7, pc}
 8016b72:	bf00      	nop
 8016b74:	0801e174 	.word	0x0801e174
 8016b78:	0801e26c 	.word	0x0801e26c
 8016b7c:	0801e1ec 	.word	0x0801e1ec
 8016b80:	20008128 	.word	0x20008128

08016b84 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8016b84:	b580      	push	{r7, lr}
 8016b86:	b084      	sub	sp, #16
 8016b88:	af00      	add	r7, sp, #0
 8016b8a:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8016b8c:	2300      	movs	r3, #0
 8016b8e:	60fb      	str	r3, [r7, #12]
 8016b90:	e01e      	b.n	8016bd0 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 8016b92:	4913      	ldr	r1, [pc, #76]	; (8016be0 <etharp_cleanup_netif+0x5c>)
 8016b94:	68fa      	ldr	r2, [r7, #12]
 8016b96:	4613      	mov	r3, r2
 8016b98:	005b      	lsls	r3, r3, #1
 8016b9a:	4413      	add	r3, r2
 8016b9c:	00db      	lsls	r3, r3, #3
 8016b9e:	440b      	add	r3, r1
 8016ba0:	3314      	adds	r3, #20
 8016ba2:	781b      	ldrb	r3, [r3, #0]
 8016ba4:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8016ba6:	7afb      	ldrb	r3, [r7, #11]
 8016ba8:	2b00      	cmp	r3, #0
 8016baa:	d00e      	beq.n	8016bca <etharp_cleanup_netif+0x46>
 8016bac:	490c      	ldr	r1, [pc, #48]	; (8016be0 <etharp_cleanup_netif+0x5c>)
 8016bae:	68fa      	ldr	r2, [r7, #12]
 8016bb0:	4613      	mov	r3, r2
 8016bb2:	005b      	lsls	r3, r3, #1
 8016bb4:	4413      	add	r3, r2
 8016bb6:	00db      	lsls	r3, r3, #3
 8016bb8:	440b      	add	r3, r1
 8016bba:	3308      	adds	r3, #8
 8016bbc:	681b      	ldr	r3, [r3, #0]
 8016bbe:	687a      	ldr	r2, [r7, #4]
 8016bc0:	429a      	cmp	r2, r3
 8016bc2:	d102      	bne.n	8016bca <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 8016bc4:	68f8      	ldr	r0, [r7, #12]
 8016bc6:	f7ff fce5 	bl	8016594 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8016bca:	68fb      	ldr	r3, [r7, #12]
 8016bcc:	3301      	adds	r3, #1
 8016bce:	60fb      	str	r3, [r7, #12]
 8016bd0:	68fb      	ldr	r3, [r7, #12]
 8016bd2:	2b09      	cmp	r3, #9
 8016bd4:	dddd      	ble.n	8016b92 <etharp_cleanup_netif+0xe>
    }
  }
}
 8016bd6:	bf00      	nop
 8016bd8:	bf00      	nop
 8016bda:	3710      	adds	r7, #16
 8016bdc:	46bd      	mov	sp, r7
 8016bde:	bd80      	pop	{r7, pc}
 8016be0:	20008128 	.word	0x20008128

08016be4 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8016be4:	b5b0      	push	{r4, r5, r7, lr}
 8016be6:	b08a      	sub	sp, #40	; 0x28
 8016be8:	af04      	add	r7, sp, #16
 8016bea:	6078      	str	r0, [r7, #4]
 8016bec:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8016bee:	683b      	ldr	r3, [r7, #0]
 8016bf0:	2b00      	cmp	r3, #0
 8016bf2:	d107      	bne.n	8016c04 <etharp_input+0x20>
 8016bf4:	4b3d      	ldr	r3, [pc, #244]	; (8016cec <etharp_input+0x108>)
 8016bf6:	f240 228a 	movw	r2, #650	; 0x28a
 8016bfa:	493d      	ldr	r1, [pc, #244]	; (8016cf0 <etharp_input+0x10c>)
 8016bfc:	483d      	ldr	r0, [pc, #244]	; (8016cf4 <etharp_input+0x110>)
 8016bfe:	f002 fcef 	bl	80195e0 <iprintf>
 8016c02:	e06f      	b.n	8016ce4 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8016c04:	687b      	ldr	r3, [r7, #4]
 8016c06:	685b      	ldr	r3, [r3, #4]
 8016c08:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8016c0a:	693b      	ldr	r3, [r7, #16]
 8016c0c:	881b      	ldrh	r3, [r3, #0]
 8016c0e:	b29b      	uxth	r3, r3
 8016c10:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8016c14:	d10c      	bne.n	8016c30 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8016c16:	693b      	ldr	r3, [r7, #16]
 8016c18:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8016c1a:	2b06      	cmp	r3, #6
 8016c1c:	d108      	bne.n	8016c30 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8016c1e:	693b      	ldr	r3, [r7, #16]
 8016c20:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8016c22:	2b04      	cmp	r3, #4
 8016c24:	d104      	bne.n	8016c30 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8016c26:	693b      	ldr	r3, [r7, #16]
 8016c28:	885b      	ldrh	r3, [r3, #2]
 8016c2a:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8016c2c:	2b08      	cmp	r3, #8
 8016c2e:	d003      	beq.n	8016c38 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8016c30:	6878      	ldr	r0, [r7, #4]
 8016c32:	f7f9 fe03 	bl	801083c <pbuf_free>
    return;
 8016c36:	e055      	b.n	8016ce4 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8016c38:	693b      	ldr	r3, [r7, #16]
 8016c3a:	330e      	adds	r3, #14
 8016c3c:	681b      	ldr	r3, [r3, #0]
 8016c3e:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8016c40:	693b      	ldr	r3, [r7, #16]
 8016c42:	3318      	adds	r3, #24
 8016c44:	681b      	ldr	r3, [r3, #0]
 8016c46:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8016c48:	683b      	ldr	r3, [r7, #0]
 8016c4a:	3304      	adds	r3, #4
 8016c4c:	681b      	ldr	r3, [r3, #0]
 8016c4e:	2b00      	cmp	r3, #0
 8016c50:	d102      	bne.n	8016c58 <etharp_input+0x74>
    for_us = 0;
 8016c52:	2300      	movs	r3, #0
 8016c54:	75fb      	strb	r3, [r7, #23]
 8016c56:	e009      	b.n	8016c6c <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8016c58:	68ba      	ldr	r2, [r7, #8]
 8016c5a:	683b      	ldr	r3, [r7, #0]
 8016c5c:	3304      	adds	r3, #4
 8016c5e:	681b      	ldr	r3, [r3, #0]
 8016c60:	429a      	cmp	r2, r3
 8016c62:	bf0c      	ite	eq
 8016c64:	2301      	moveq	r3, #1
 8016c66:	2300      	movne	r3, #0
 8016c68:	b2db      	uxtb	r3, r3
 8016c6a:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8016c6c:	693b      	ldr	r3, [r7, #16]
 8016c6e:	f103 0208 	add.w	r2, r3, #8
 8016c72:	7dfb      	ldrb	r3, [r7, #23]
 8016c74:	2b00      	cmp	r3, #0
 8016c76:	d001      	beq.n	8016c7c <etharp_input+0x98>
 8016c78:	2301      	movs	r3, #1
 8016c7a:	e000      	b.n	8016c7e <etharp_input+0x9a>
 8016c7c:	2302      	movs	r3, #2
 8016c7e:	f107 010c 	add.w	r1, r7, #12
 8016c82:	6838      	ldr	r0, [r7, #0]
 8016c84:	f7ff fed8 	bl	8016a38 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8016c88:	693b      	ldr	r3, [r7, #16]
 8016c8a:	88db      	ldrh	r3, [r3, #6]
 8016c8c:	b29b      	uxth	r3, r3
 8016c8e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8016c92:	d003      	beq.n	8016c9c <etharp_input+0xb8>
 8016c94:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8016c98:	d01e      	beq.n	8016cd8 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 8016c9a:	e020      	b.n	8016cde <etharp_input+0xfa>
      if (for_us) {
 8016c9c:	7dfb      	ldrb	r3, [r7, #23]
 8016c9e:	2b00      	cmp	r3, #0
 8016ca0:	d01c      	beq.n	8016cdc <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8016ca2:	683b      	ldr	r3, [r7, #0]
 8016ca4:	f103 0026 	add.w	r0, r3, #38	; 0x26
 8016ca8:	693b      	ldr	r3, [r7, #16]
 8016caa:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8016cae:	683b      	ldr	r3, [r7, #0]
 8016cb0:	f103 0526 	add.w	r5, r3, #38	; 0x26
 8016cb4:	683b      	ldr	r3, [r7, #0]
 8016cb6:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 8016cb8:	693a      	ldr	r2, [r7, #16]
 8016cba:	3208      	adds	r2, #8
        etharp_raw(netif,
 8016cbc:	2102      	movs	r1, #2
 8016cbe:	9103      	str	r1, [sp, #12]
 8016cc0:	f107 010c 	add.w	r1, r7, #12
 8016cc4:	9102      	str	r1, [sp, #8]
 8016cc6:	9201      	str	r2, [sp, #4]
 8016cc8:	9300      	str	r3, [sp, #0]
 8016cca:	462b      	mov	r3, r5
 8016ccc:	4622      	mov	r2, r4
 8016cce:	4601      	mov	r1, r0
 8016cd0:	6838      	ldr	r0, [r7, #0]
 8016cd2:	f000 faeb 	bl	80172ac <etharp_raw>
      break;
 8016cd6:	e001      	b.n	8016cdc <etharp_input+0xf8>
      break;
 8016cd8:	bf00      	nop
 8016cda:	e000      	b.n	8016cde <etharp_input+0xfa>
      break;
 8016cdc:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8016cde:	6878      	ldr	r0, [r7, #4]
 8016ce0:	f7f9 fdac 	bl	801083c <pbuf_free>
}
 8016ce4:	3718      	adds	r7, #24
 8016ce6:	46bd      	mov	sp, r7
 8016ce8:	bdb0      	pop	{r4, r5, r7, pc}
 8016cea:	bf00      	nop
 8016cec:	0801e174 	.word	0x0801e174
 8016cf0:	0801e2c4 	.word	0x0801e2c4
 8016cf4:	0801e1ec 	.word	0x0801e1ec

08016cf8 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 8016cf8:	b580      	push	{r7, lr}
 8016cfa:	b086      	sub	sp, #24
 8016cfc:	af02      	add	r7, sp, #8
 8016cfe:	60f8      	str	r0, [r7, #12]
 8016d00:	60b9      	str	r1, [r7, #8]
 8016d02:	4613      	mov	r3, r2
 8016d04:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8016d06:	79fa      	ldrb	r2, [r7, #7]
 8016d08:	4944      	ldr	r1, [pc, #272]	; (8016e1c <etharp_output_to_arp_index+0x124>)
 8016d0a:	4613      	mov	r3, r2
 8016d0c:	005b      	lsls	r3, r3, #1
 8016d0e:	4413      	add	r3, r2
 8016d10:	00db      	lsls	r3, r3, #3
 8016d12:	440b      	add	r3, r1
 8016d14:	3314      	adds	r3, #20
 8016d16:	781b      	ldrb	r3, [r3, #0]
 8016d18:	2b01      	cmp	r3, #1
 8016d1a:	d806      	bhi.n	8016d2a <etharp_output_to_arp_index+0x32>
 8016d1c:	4b40      	ldr	r3, [pc, #256]	; (8016e20 <etharp_output_to_arp_index+0x128>)
 8016d1e:	f240 22ee 	movw	r2, #750	; 0x2ee
 8016d22:	4940      	ldr	r1, [pc, #256]	; (8016e24 <etharp_output_to_arp_index+0x12c>)
 8016d24:	4840      	ldr	r0, [pc, #256]	; (8016e28 <etharp_output_to_arp_index+0x130>)
 8016d26:	f002 fc5b 	bl	80195e0 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8016d2a:	79fa      	ldrb	r2, [r7, #7]
 8016d2c:	493b      	ldr	r1, [pc, #236]	; (8016e1c <etharp_output_to_arp_index+0x124>)
 8016d2e:	4613      	mov	r3, r2
 8016d30:	005b      	lsls	r3, r3, #1
 8016d32:	4413      	add	r3, r2
 8016d34:	00db      	lsls	r3, r3, #3
 8016d36:	440b      	add	r3, r1
 8016d38:	3314      	adds	r3, #20
 8016d3a:	781b      	ldrb	r3, [r3, #0]
 8016d3c:	2b02      	cmp	r3, #2
 8016d3e:	d153      	bne.n	8016de8 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8016d40:	79fa      	ldrb	r2, [r7, #7]
 8016d42:	4936      	ldr	r1, [pc, #216]	; (8016e1c <etharp_output_to_arp_index+0x124>)
 8016d44:	4613      	mov	r3, r2
 8016d46:	005b      	lsls	r3, r3, #1
 8016d48:	4413      	add	r3, r2
 8016d4a:	00db      	lsls	r3, r3, #3
 8016d4c:	440b      	add	r3, r1
 8016d4e:	3312      	adds	r3, #18
 8016d50:	881b      	ldrh	r3, [r3, #0]
 8016d52:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 8016d56:	d919      	bls.n	8016d8c <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8016d58:	79fa      	ldrb	r2, [r7, #7]
 8016d5a:	4613      	mov	r3, r2
 8016d5c:	005b      	lsls	r3, r3, #1
 8016d5e:	4413      	add	r3, r2
 8016d60:	00db      	lsls	r3, r3, #3
 8016d62:	4a2e      	ldr	r2, [pc, #184]	; (8016e1c <etharp_output_to_arp_index+0x124>)
 8016d64:	4413      	add	r3, r2
 8016d66:	3304      	adds	r3, #4
 8016d68:	4619      	mov	r1, r3
 8016d6a:	68f8      	ldr	r0, [r7, #12]
 8016d6c:	f000 fb4c 	bl	8017408 <etharp_request>
 8016d70:	4603      	mov	r3, r0
 8016d72:	2b00      	cmp	r3, #0
 8016d74:	d138      	bne.n	8016de8 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8016d76:	79fa      	ldrb	r2, [r7, #7]
 8016d78:	4928      	ldr	r1, [pc, #160]	; (8016e1c <etharp_output_to_arp_index+0x124>)
 8016d7a:	4613      	mov	r3, r2
 8016d7c:	005b      	lsls	r3, r3, #1
 8016d7e:	4413      	add	r3, r2
 8016d80:	00db      	lsls	r3, r3, #3
 8016d82:	440b      	add	r3, r1
 8016d84:	3314      	adds	r3, #20
 8016d86:	2203      	movs	r2, #3
 8016d88:	701a      	strb	r2, [r3, #0]
 8016d8a:	e02d      	b.n	8016de8 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8016d8c:	79fa      	ldrb	r2, [r7, #7]
 8016d8e:	4923      	ldr	r1, [pc, #140]	; (8016e1c <etharp_output_to_arp_index+0x124>)
 8016d90:	4613      	mov	r3, r2
 8016d92:	005b      	lsls	r3, r3, #1
 8016d94:	4413      	add	r3, r2
 8016d96:	00db      	lsls	r3, r3, #3
 8016d98:	440b      	add	r3, r1
 8016d9a:	3312      	adds	r3, #18
 8016d9c:	881b      	ldrh	r3, [r3, #0]
 8016d9e:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8016da2:	d321      	bcc.n	8016de8 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8016da4:	79fa      	ldrb	r2, [r7, #7]
 8016da6:	4613      	mov	r3, r2
 8016da8:	005b      	lsls	r3, r3, #1
 8016daa:	4413      	add	r3, r2
 8016dac:	00db      	lsls	r3, r3, #3
 8016dae:	4a1b      	ldr	r2, [pc, #108]	; (8016e1c <etharp_output_to_arp_index+0x124>)
 8016db0:	4413      	add	r3, r2
 8016db2:	1d19      	adds	r1, r3, #4
 8016db4:	79fa      	ldrb	r2, [r7, #7]
 8016db6:	4613      	mov	r3, r2
 8016db8:	005b      	lsls	r3, r3, #1
 8016dba:	4413      	add	r3, r2
 8016dbc:	00db      	lsls	r3, r3, #3
 8016dbe:	3308      	adds	r3, #8
 8016dc0:	4a16      	ldr	r2, [pc, #88]	; (8016e1c <etharp_output_to_arp_index+0x124>)
 8016dc2:	4413      	add	r3, r2
 8016dc4:	3304      	adds	r3, #4
 8016dc6:	461a      	mov	r2, r3
 8016dc8:	68f8      	ldr	r0, [r7, #12]
 8016dca:	f000 fafb 	bl	80173c4 <etharp_request_dst>
 8016dce:	4603      	mov	r3, r0
 8016dd0:	2b00      	cmp	r3, #0
 8016dd2:	d109      	bne.n	8016de8 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8016dd4:	79fa      	ldrb	r2, [r7, #7]
 8016dd6:	4911      	ldr	r1, [pc, #68]	; (8016e1c <etharp_output_to_arp_index+0x124>)
 8016dd8:	4613      	mov	r3, r2
 8016dda:	005b      	lsls	r3, r3, #1
 8016ddc:	4413      	add	r3, r2
 8016dde:	00db      	lsls	r3, r3, #3
 8016de0:	440b      	add	r3, r1
 8016de2:	3314      	adds	r3, #20
 8016de4:	2203      	movs	r2, #3
 8016de6:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8016de8:	68fb      	ldr	r3, [r7, #12]
 8016dea:	f103 0126 	add.w	r1, r3, #38	; 0x26
 8016dee:	79fa      	ldrb	r2, [r7, #7]
 8016df0:	4613      	mov	r3, r2
 8016df2:	005b      	lsls	r3, r3, #1
 8016df4:	4413      	add	r3, r2
 8016df6:	00db      	lsls	r3, r3, #3
 8016df8:	3308      	adds	r3, #8
 8016dfa:	4a08      	ldr	r2, [pc, #32]	; (8016e1c <etharp_output_to_arp_index+0x124>)
 8016dfc:	4413      	add	r3, r2
 8016dfe:	3304      	adds	r3, #4
 8016e00:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8016e04:	9200      	str	r2, [sp, #0]
 8016e06:	460a      	mov	r2, r1
 8016e08:	68b9      	ldr	r1, [r7, #8]
 8016e0a:	68f8      	ldr	r0, [r7, #12]
 8016e0c:	f001 fe66 	bl	8018adc <ethernet_output>
 8016e10:	4603      	mov	r3, r0
}
 8016e12:	4618      	mov	r0, r3
 8016e14:	3710      	adds	r7, #16
 8016e16:	46bd      	mov	sp, r7
 8016e18:	bd80      	pop	{r7, pc}
 8016e1a:	bf00      	nop
 8016e1c:	20008128 	.word	0x20008128
 8016e20:	0801e174 	.word	0x0801e174
 8016e24:	0801e2e4 	.word	0x0801e2e4
 8016e28:	0801e1ec 	.word	0x0801e1ec

08016e2c <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8016e2c:	b580      	push	{r7, lr}
 8016e2e:	b08a      	sub	sp, #40	; 0x28
 8016e30:	af02      	add	r7, sp, #8
 8016e32:	60f8      	str	r0, [r7, #12]
 8016e34:	60b9      	str	r1, [r7, #8]
 8016e36:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8016e38:	687b      	ldr	r3, [r7, #4]
 8016e3a:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8016e3c:	68fb      	ldr	r3, [r7, #12]
 8016e3e:	2b00      	cmp	r3, #0
 8016e40:	d106      	bne.n	8016e50 <etharp_output+0x24>
 8016e42:	4b73      	ldr	r3, [pc, #460]	; (8017010 <etharp_output+0x1e4>)
 8016e44:	f240 321e 	movw	r2, #798	; 0x31e
 8016e48:	4972      	ldr	r1, [pc, #456]	; (8017014 <etharp_output+0x1e8>)
 8016e4a:	4873      	ldr	r0, [pc, #460]	; (8017018 <etharp_output+0x1ec>)
 8016e4c:	f002 fbc8 	bl	80195e0 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8016e50:	68bb      	ldr	r3, [r7, #8]
 8016e52:	2b00      	cmp	r3, #0
 8016e54:	d106      	bne.n	8016e64 <etharp_output+0x38>
 8016e56:	4b6e      	ldr	r3, [pc, #440]	; (8017010 <etharp_output+0x1e4>)
 8016e58:	f240 321f 	movw	r2, #799	; 0x31f
 8016e5c:	496f      	ldr	r1, [pc, #444]	; (801701c <etharp_output+0x1f0>)
 8016e5e:	486e      	ldr	r0, [pc, #440]	; (8017018 <etharp_output+0x1ec>)
 8016e60:	f002 fbbe 	bl	80195e0 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8016e64:	687b      	ldr	r3, [r7, #4]
 8016e66:	2b00      	cmp	r3, #0
 8016e68:	d106      	bne.n	8016e78 <etharp_output+0x4c>
 8016e6a:	4b69      	ldr	r3, [pc, #420]	; (8017010 <etharp_output+0x1e4>)
 8016e6c:	f44f 7248 	mov.w	r2, #800	; 0x320
 8016e70:	496b      	ldr	r1, [pc, #428]	; (8017020 <etharp_output+0x1f4>)
 8016e72:	4869      	ldr	r0, [pc, #420]	; (8017018 <etharp_output+0x1ec>)
 8016e74:	f002 fbb4 	bl	80195e0 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8016e78:	687b      	ldr	r3, [r7, #4]
 8016e7a:	681b      	ldr	r3, [r3, #0]
 8016e7c:	68f9      	ldr	r1, [r7, #12]
 8016e7e:	4618      	mov	r0, r3
 8016e80:	f000 ff1e 	bl	8017cc0 <ip4_addr_isbroadcast_u32>
 8016e84:	4603      	mov	r3, r0
 8016e86:	2b00      	cmp	r3, #0
 8016e88:	d002      	beq.n	8016e90 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 8016e8a:	4b66      	ldr	r3, [pc, #408]	; (8017024 <etharp_output+0x1f8>)
 8016e8c:	61fb      	str	r3, [r7, #28]
 8016e8e:	e0af      	b.n	8016ff0 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8016e90:	687b      	ldr	r3, [r7, #4]
 8016e92:	681b      	ldr	r3, [r3, #0]
 8016e94:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8016e98:	2be0      	cmp	r3, #224	; 0xe0
 8016e9a:	d118      	bne.n	8016ece <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8016e9c:	2301      	movs	r3, #1
 8016e9e:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8016ea0:	2300      	movs	r3, #0
 8016ea2:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8016ea4:	235e      	movs	r3, #94	; 0x5e
 8016ea6:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8016ea8:	687b      	ldr	r3, [r7, #4]
 8016eaa:	3301      	adds	r3, #1
 8016eac:	781b      	ldrb	r3, [r3, #0]
 8016eae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8016eb2:	b2db      	uxtb	r3, r3
 8016eb4:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8016eb6:	687b      	ldr	r3, [r7, #4]
 8016eb8:	3302      	adds	r3, #2
 8016eba:	781b      	ldrb	r3, [r3, #0]
 8016ebc:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8016ebe:	687b      	ldr	r3, [r7, #4]
 8016ec0:	3303      	adds	r3, #3
 8016ec2:	781b      	ldrb	r3, [r3, #0]
 8016ec4:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 8016ec6:	f107 0310 	add.w	r3, r7, #16
 8016eca:	61fb      	str	r3, [r7, #28]
 8016ecc:	e090      	b.n	8016ff0 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8016ece:	687b      	ldr	r3, [r7, #4]
 8016ed0:	681a      	ldr	r2, [r3, #0]
 8016ed2:	68fb      	ldr	r3, [r7, #12]
 8016ed4:	3304      	adds	r3, #4
 8016ed6:	681b      	ldr	r3, [r3, #0]
 8016ed8:	405a      	eors	r2, r3
 8016eda:	68fb      	ldr	r3, [r7, #12]
 8016edc:	3308      	adds	r3, #8
 8016ede:	681b      	ldr	r3, [r3, #0]
 8016ee0:	4013      	ands	r3, r2
 8016ee2:	2b00      	cmp	r3, #0
 8016ee4:	d012      	beq.n	8016f0c <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 8016ee6:	687b      	ldr	r3, [r7, #4]
 8016ee8:	681b      	ldr	r3, [r3, #0]
 8016eea:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8016eec:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 8016ef0:	4293      	cmp	r3, r2
 8016ef2:	d00b      	beq.n	8016f0c <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8016ef4:	68fb      	ldr	r3, [r7, #12]
 8016ef6:	330c      	adds	r3, #12
 8016ef8:	681b      	ldr	r3, [r3, #0]
 8016efa:	2b00      	cmp	r3, #0
 8016efc:	d003      	beq.n	8016f06 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8016efe:	68fb      	ldr	r3, [r7, #12]
 8016f00:	330c      	adds	r3, #12
 8016f02:	61bb      	str	r3, [r7, #24]
 8016f04:	e002      	b.n	8016f0c <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 8016f06:	f06f 0303 	mvn.w	r3, #3
 8016f0a:	e07d      	b.n	8017008 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8016f0c:	4b46      	ldr	r3, [pc, #280]	; (8017028 <etharp_output+0x1fc>)
 8016f0e:	781b      	ldrb	r3, [r3, #0]
 8016f10:	4619      	mov	r1, r3
 8016f12:	4a46      	ldr	r2, [pc, #280]	; (801702c <etharp_output+0x200>)
 8016f14:	460b      	mov	r3, r1
 8016f16:	005b      	lsls	r3, r3, #1
 8016f18:	440b      	add	r3, r1
 8016f1a:	00db      	lsls	r3, r3, #3
 8016f1c:	4413      	add	r3, r2
 8016f1e:	3314      	adds	r3, #20
 8016f20:	781b      	ldrb	r3, [r3, #0]
 8016f22:	2b01      	cmp	r3, #1
 8016f24:	d925      	bls.n	8016f72 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 8016f26:	4b40      	ldr	r3, [pc, #256]	; (8017028 <etharp_output+0x1fc>)
 8016f28:	781b      	ldrb	r3, [r3, #0]
 8016f2a:	4619      	mov	r1, r3
 8016f2c:	4a3f      	ldr	r2, [pc, #252]	; (801702c <etharp_output+0x200>)
 8016f2e:	460b      	mov	r3, r1
 8016f30:	005b      	lsls	r3, r3, #1
 8016f32:	440b      	add	r3, r1
 8016f34:	00db      	lsls	r3, r3, #3
 8016f36:	4413      	add	r3, r2
 8016f38:	3308      	adds	r3, #8
 8016f3a:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8016f3c:	68fa      	ldr	r2, [r7, #12]
 8016f3e:	429a      	cmp	r2, r3
 8016f40:	d117      	bne.n	8016f72 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8016f42:	69bb      	ldr	r3, [r7, #24]
 8016f44:	681a      	ldr	r2, [r3, #0]
 8016f46:	4b38      	ldr	r3, [pc, #224]	; (8017028 <etharp_output+0x1fc>)
 8016f48:	781b      	ldrb	r3, [r3, #0]
 8016f4a:	4618      	mov	r0, r3
 8016f4c:	4937      	ldr	r1, [pc, #220]	; (801702c <etharp_output+0x200>)
 8016f4e:	4603      	mov	r3, r0
 8016f50:	005b      	lsls	r3, r3, #1
 8016f52:	4403      	add	r3, r0
 8016f54:	00db      	lsls	r3, r3, #3
 8016f56:	440b      	add	r3, r1
 8016f58:	3304      	adds	r3, #4
 8016f5a:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 8016f5c:	429a      	cmp	r2, r3
 8016f5e:	d108      	bne.n	8016f72 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8016f60:	4b31      	ldr	r3, [pc, #196]	; (8017028 <etharp_output+0x1fc>)
 8016f62:	781b      	ldrb	r3, [r3, #0]
 8016f64:	461a      	mov	r2, r3
 8016f66:	68b9      	ldr	r1, [r7, #8]
 8016f68:	68f8      	ldr	r0, [r7, #12]
 8016f6a:	f7ff fec5 	bl	8016cf8 <etharp_output_to_arp_index>
 8016f6e:	4603      	mov	r3, r0
 8016f70:	e04a      	b.n	8017008 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8016f72:	2300      	movs	r3, #0
 8016f74:	75fb      	strb	r3, [r7, #23]
 8016f76:	e031      	b.n	8016fdc <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8016f78:	7dfa      	ldrb	r2, [r7, #23]
 8016f7a:	492c      	ldr	r1, [pc, #176]	; (801702c <etharp_output+0x200>)
 8016f7c:	4613      	mov	r3, r2
 8016f7e:	005b      	lsls	r3, r3, #1
 8016f80:	4413      	add	r3, r2
 8016f82:	00db      	lsls	r3, r3, #3
 8016f84:	440b      	add	r3, r1
 8016f86:	3314      	adds	r3, #20
 8016f88:	781b      	ldrb	r3, [r3, #0]
 8016f8a:	2b01      	cmp	r3, #1
 8016f8c:	d923      	bls.n	8016fd6 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 8016f8e:	7dfa      	ldrb	r2, [r7, #23]
 8016f90:	4926      	ldr	r1, [pc, #152]	; (801702c <etharp_output+0x200>)
 8016f92:	4613      	mov	r3, r2
 8016f94:	005b      	lsls	r3, r3, #1
 8016f96:	4413      	add	r3, r2
 8016f98:	00db      	lsls	r3, r3, #3
 8016f9a:	440b      	add	r3, r1
 8016f9c:	3308      	adds	r3, #8
 8016f9e:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8016fa0:	68fa      	ldr	r2, [r7, #12]
 8016fa2:	429a      	cmp	r2, r3
 8016fa4:	d117      	bne.n	8016fd6 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 8016fa6:	69bb      	ldr	r3, [r7, #24]
 8016fa8:	6819      	ldr	r1, [r3, #0]
 8016faa:	7dfa      	ldrb	r2, [r7, #23]
 8016fac:	481f      	ldr	r0, [pc, #124]	; (801702c <etharp_output+0x200>)
 8016fae:	4613      	mov	r3, r2
 8016fb0:	005b      	lsls	r3, r3, #1
 8016fb2:	4413      	add	r3, r2
 8016fb4:	00db      	lsls	r3, r3, #3
 8016fb6:	4403      	add	r3, r0
 8016fb8:	3304      	adds	r3, #4
 8016fba:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 8016fbc:	4299      	cmp	r1, r3
 8016fbe:	d10a      	bne.n	8016fd6 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 8016fc0:	4a19      	ldr	r2, [pc, #100]	; (8017028 <etharp_output+0x1fc>)
 8016fc2:	7dfb      	ldrb	r3, [r7, #23]
 8016fc4:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 8016fc6:	7dfb      	ldrb	r3, [r7, #23]
 8016fc8:	461a      	mov	r2, r3
 8016fca:	68b9      	ldr	r1, [r7, #8]
 8016fcc:	68f8      	ldr	r0, [r7, #12]
 8016fce:	f7ff fe93 	bl	8016cf8 <etharp_output_to_arp_index>
 8016fd2:	4603      	mov	r3, r0
 8016fd4:	e018      	b.n	8017008 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8016fd6:	7dfb      	ldrb	r3, [r7, #23]
 8016fd8:	3301      	adds	r3, #1
 8016fda:	75fb      	strb	r3, [r7, #23]
 8016fdc:	7dfb      	ldrb	r3, [r7, #23]
 8016fde:	2b09      	cmp	r3, #9
 8016fe0:	d9ca      	bls.n	8016f78 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 8016fe2:	68ba      	ldr	r2, [r7, #8]
 8016fe4:	69b9      	ldr	r1, [r7, #24]
 8016fe6:	68f8      	ldr	r0, [r7, #12]
 8016fe8:	f000 f822 	bl	8017030 <etharp_query>
 8016fec:	4603      	mov	r3, r0
 8016fee:	e00b      	b.n	8017008 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8016ff0:	68fb      	ldr	r3, [r7, #12]
 8016ff2:	f103 0226 	add.w	r2, r3, #38	; 0x26
 8016ff6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8016ffa:	9300      	str	r3, [sp, #0]
 8016ffc:	69fb      	ldr	r3, [r7, #28]
 8016ffe:	68b9      	ldr	r1, [r7, #8]
 8017000:	68f8      	ldr	r0, [r7, #12]
 8017002:	f001 fd6b 	bl	8018adc <ethernet_output>
 8017006:	4603      	mov	r3, r0
}
 8017008:	4618      	mov	r0, r3
 801700a:	3720      	adds	r7, #32
 801700c:	46bd      	mov	sp, r7
 801700e:	bd80      	pop	{r7, pc}
 8017010:	0801e174 	.word	0x0801e174
 8017014:	0801e2c4 	.word	0x0801e2c4
 8017018:	0801e1ec 	.word	0x0801e1ec
 801701c:	0801e314 	.word	0x0801e314
 8017020:	0801e2b4 	.word	0x0801e2b4
 8017024:	0801e970 	.word	0x0801e970
 8017028:	20008218 	.word	0x20008218
 801702c:	20008128 	.word	0x20008128

08017030 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8017030:	b580      	push	{r7, lr}
 8017032:	b08c      	sub	sp, #48	; 0x30
 8017034:	af02      	add	r7, sp, #8
 8017036:	60f8      	str	r0, [r7, #12]
 8017038:	60b9      	str	r1, [r7, #8]
 801703a:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801703c:	68fb      	ldr	r3, [r7, #12]
 801703e:	3326      	adds	r3, #38	; 0x26
 8017040:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 8017042:	23ff      	movs	r3, #255	; 0xff
 8017044:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 8017048:	2300      	movs	r3, #0
 801704a:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801704c:	68bb      	ldr	r3, [r7, #8]
 801704e:	681b      	ldr	r3, [r3, #0]
 8017050:	68f9      	ldr	r1, [r7, #12]
 8017052:	4618      	mov	r0, r3
 8017054:	f000 fe34 	bl	8017cc0 <ip4_addr_isbroadcast_u32>
 8017058:	4603      	mov	r3, r0
 801705a:	2b00      	cmp	r3, #0
 801705c:	d10c      	bne.n	8017078 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801705e:	68bb      	ldr	r3, [r7, #8]
 8017060:	681b      	ldr	r3, [r3, #0]
 8017062:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8017066:	2be0      	cmp	r3, #224	; 0xe0
 8017068:	d006      	beq.n	8017078 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801706a:	68bb      	ldr	r3, [r7, #8]
 801706c:	2b00      	cmp	r3, #0
 801706e:	d003      	beq.n	8017078 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8017070:	68bb      	ldr	r3, [r7, #8]
 8017072:	681b      	ldr	r3, [r3, #0]
 8017074:	2b00      	cmp	r3, #0
 8017076:	d102      	bne.n	801707e <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8017078:	f06f 030f 	mvn.w	r3, #15
 801707c:	e101      	b.n	8017282 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801707e:	68fa      	ldr	r2, [r7, #12]
 8017080:	2101      	movs	r1, #1
 8017082:	68b8      	ldr	r0, [r7, #8]
 8017084:	f7ff fb60 	bl	8016748 <etharp_find_entry>
 8017088:	4603      	mov	r3, r0
 801708a:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 801708c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8017090:	2b00      	cmp	r3, #0
 8017092:	da02      	bge.n	801709a <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 8017094:	8a7b      	ldrh	r3, [r7, #18]
 8017096:	b25b      	sxtb	r3, r3
 8017098:	e0f3      	b.n	8017282 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801709a:	8a7b      	ldrh	r3, [r7, #18]
 801709c:	2b7e      	cmp	r3, #126	; 0x7e
 801709e:	d906      	bls.n	80170ae <etharp_query+0x7e>
 80170a0:	4b7a      	ldr	r3, [pc, #488]	; (801728c <etharp_query+0x25c>)
 80170a2:	f240 32c1 	movw	r2, #961	; 0x3c1
 80170a6:	497a      	ldr	r1, [pc, #488]	; (8017290 <etharp_query+0x260>)
 80170a8:	487a      	ldr	r0, [pc, #488]	; (8017294 <etharp_query+0x264>)
 80170aa:	f002 fa99 	bl	80195e0 <iprintf>
  i = (netif_addr_idx_t)i_err;
 80170ae:	8a7b      	ldrh	r3, [r7, #18]
 80170b0:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 80170b2:	7c7a      	ldrb	r2, [r7, #17]
 80170b4:	4978      	ldr	r1, [pc, #480]	; (8017298 <etharp_query+0x268>)
 80170b6:	4613      	mov	r3, r2
 80170b8:	005b      	lsls	r3, r3, #1
 80170ba:	4413      	add	r3, r2
 80170bc:	00db      	lsls	r3, r3, #3
 80170be:	440b      	add	r3, r1
 80170c0:	3314      	adds	r3, #20
 80170c2:	781b      	ldrb	r3, [r3, #0]
 80170c4:	2b00      	cmp	r3, #0
 80170c6:	d115      	bne.n	80170f4 <etharp_query+0xc4>
    is_new_entry = 1;
 80170c8:	2301      	movs	r3, #1
 80170ca:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 80170cc:	7c7a      	ldrb	r2, [r7, #17]
 80170ce:	4972      	ldr	r1, [pc, #456]	; (8017298 <etharp_query+0x268>)
 80170d0:	4613      	mov	r3, r2
 80170d2:	005b      	lsls	r3, r3, #1
 80170d4:	4413      	add	r3, r2
 80170d6:	00db      	lsls	r3, r3, #3
 80170d8:	440b      	add	r3, r1
 80170da:	3314      	adds	r3, #20
 80170dc:	2201      	movs	r2, #1
 80170de:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 80170e0:	7c7a      	ldrb	r2, [r7, #17]
 80170e2:	496d      	ldr	r1, [pc, #436]	; (8017298 <etharp_query+0x268>)
 80170e4:	4613      	mov	r3, r2
 80170e6:	005b      	lsls	r3, r3, #1
 80170e8:	4413      	add	r3, r2
 80170ea:	00db      	lsls	r3, r3, #3
 80170ec:	440b      	add	r3, r1
 80170ee:	3308      	adds	r3, #8
 80170f0:	68fa      	ldr	r2, [r7, #12]
 80170f2:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 80170f4:	7c7a      	ldrb	r2, [r7, #17]
 80170f6:	4968      	ldr	r1, [pc, #416]	; (8017298 <etharp_query+0x268>)
 80170f8:	4613      	mov	r3, r2
 80170fa:	005b      	lsls	r3, r3, #1
 80170fc:	4413      	add	r3, r2
 80170fe:	00db      	lsls	r3, r3, #3
 8017100:	440b      	add	r3, r1
 8017102:	3314      	adds	r3, #20
 8017104:	781b      	ldrb	r3, [r3, #0]
 8017106:	2b01      	cmp	r3, #1
 8017108:	d011      	beq.n	801712e <etharp_query+0xfe>
 801710a:	7c7a      	ldrb	r2, [r7, #17]
 801710c:	4962      	ldr	r1, [pc, #392]	; (8017298 <etharp_query+0x268>)
 801710e:	4613      	mov	r3, r2
 8017110:	005b      	lsls	r3, r3, #1
 8017112:	4413      	add	r3, r2
 8017114:	00db      	lsls	r3, r3, #3
 8017116:	440b      	add	r3, r1
 8017118:	3314      	adds	r3, #20
 801711a:	781b      	ldrb	r3, [r3, #0]
 801711c:	2b01      	cmp	r3, #1
 801711e:	d806      	bhi.n	801712e <etharp_query+0xfe>
 8017120:	4b5a      	ldr	r3, [pc, #360]	; (801728c <etharp_query+0x25c>)
 8017122:	f240 32cd 	movw	r2, #973	; 0x3cd
 8017126:	495d      	ldr	r1, [pc, #372]	; (801729c <etharp_query+0x26c>)
 8017128:	485a      	ldr	r0, [pc, #360]	; (8017294 <etharp_query+0x264>)
 801712a:	f002 fa59 	bl	80195e0 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801712e:	6a3b      	ldr	r3, [r7, #32]
 8017130:	2b00      	cmp	r3, #0
 8017132:	d102      	bne.n	801713a <etharp_query+0x10a>
 8017134:	687b      	ldr	r3, [r7, #4]
 8017136:	2b00      	cmp	r3, #0
 8017138:	d10c      	bne.n	8017154 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801713a:	68b9      	ldr	r1, [r7, #8]
 801713c:	68f8      	ldr	r0, [r7, #12]
 801713e:	f000 f963 	bl	8017408 <etharp_request>
 8017142:	4603      	mov	r3, r0
 8017144:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8017148:	687b      	ldr	r3, [r7, #4]
 801714a:	2b00      	cmp	r3, #0
 801714c:	d102      	bne.n	8017154 <etharp_query+0x124>
      return result;
 801714e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8017152:	e096      	b.n	8017282 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8017154:	687b      	ldr	r3, [r7, #4]
 8017156:	2b00      	cmp	r3, #0
 8017158:	d106      	bne.n	8017168 <etharp_query+0x138>
 801715a:	4b4c      	ldr	r3, [pc, #304]	; (801728c <etharp_query+0x25c>)
 801715c:	f240 32e1 	movw	r2, #993	; 0x3e1
 8017160:	494f      	ldr	r1, [pc, #316]	; (80172a0 <etharp_query+0x270>)
 8017162:	484c      	ldr	r0, [pc, #304]	; (8017294 <etharp_query+0x264>)
 8017164:	f002 fa3c 	bl	80195e0 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8017168:	7c7a      	ldrb	r2, [r7, #17]
 801716a:	494b      	ldr	r1, [pc, #300]	; (8017298 <etharp_query+0x268>)
 801716c:	4613      	mov	r3, r2
 801716e:	005b      	lsls	r3, r3, #1
 8017170:	4413      	add	r3, r2
 8017172:	00db      	lsls	r3, r3, #3
 8017174:	440b      	add	r3, r1
 8017176:	3314      	adds	r3, #20
 8017178:	781b      	ldrb	r3, [r3, #0]
 801717a:	2b01      	cmp	r3, #1
 801717c:	d917      	bls.n	80171ae <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801717e:	4a49      	ldr	r2, [pc, #292]	; (80172a4 <etharp_query+0x274>)
 8017180:	7c7b      	ldrb	r3, [r7, #17]
 8017182:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8017184:	7c7a      	ldrb	r2, [r7, #17]
 8017186:	4613      	mov	r3, r2
 8017188:	005b      	lsls	r3, r3, #1
 801718a:	4413      	add	r3, r2
 801718c:	00db      	lsls	r3, r3, #3
 801718e:	3308      	adds	r3, #8
 8017190:	4a41      	ldr	r2, [pc, #260]	; (8017298 <etharp_query+0x268>)
 8017192:	4413      	add	r3, r2
 8017194:	3304      	adds	r3, #4
 8017196:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801719a:	9200      	str	r2, [sp, #0]
 801719c:	697a      	ldr	r2, [r7, #20]
 801719e:	6879      	ldr	r1, [r7, #4]
 80171a0:	68f8      	ldr	r0, [r7, #12]
 80171a2:	f001 fc9b 	bl	8018adc <ethernet_output>
 80171a6:	4603      	mov	r3, r0
 80171a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80171ac:	e067      	b.n	801727e <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 80171ae:	7c7a      	ldrb	r2, [r7, #17]
 80171b0:	4939      	ldr	r1, [pc, #228]	; (8017298 <etharp_query+0x268>)
 80171b2:	4613      	mov	r3, r2
 80171b4:	005b      	lsls	r3, r3, #1
 80171b6:	4413      	add	r3, r2
 80171b8:	00db      	lsls	r3, r3, #3
 80171ba:	440b      	add	r3, r1
 80171bc:	3314      	adds	r3, #20
 80171be:	781b      	ldrb	r3, [r3, #0]
 80171c0:	2b01      	cmp	r3, #1
 80171c2:	d15c      	bne.n	801727e <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 80171c4:	2300      	movs	r3, #0
 80171c6:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 80171c8:	687b      	ldr	r3, [r7, #4]
 80171ca:	61fb      	str	r3, [r7, #28]
    while (p) {
 80171cc:	e01c      	b.n	8017208 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 80171ce:	69fb      	ldr	r3, [r7, #28]
 80171d0:	895a      	ldrh	r2, [r3, #10]
 80171d2:	69fb      	ldr	r3, [r7, #28]
 80171d4:	891b      	ldrh	r3, [r3, #8]
 80171d6:	429a      	cmp	r2, r3
 80171d8:	d10a      	bne.n	80171f0 <etharp_query+0x1c0>
 80171da:	69fb      	ldr	r3, [r7, #28]
 80171dc:	681b      	ldr	r3, [r3, #0]
 80171de:	2b00      	cmp	r3, #0
 80171e0:	d006      	beq.n	80171f0 <etharp_query+0x1c0>
 80171e2:	4b2a      	ldr	r3, [pc, #168]	; (801728c <etharp_query+0x25c>)
 80171e4:	f240 32f1 	movw	r2, #1009	; 0x3f1
 80171e8:	492f      	ldr	r1, [pc, #188]	; (80172a8 <etharp_query+0x278>)
 80171ea:	482a      	ldr	r0, [pc, #168]	; (8017294 <etharp_query+0x264>)
 80171ec:	f002 f9f8 	bl	80195e0 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 80171f0:	69fb      	ldr	r3, [r7, #28]
 80171f2:	7b1b      	ldrb	r3, [r3, #12]
 80171f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80171f8:	2b00      	cmp	r3, #0
 80171fa:	d002      	beq.n	8017202 <etharp_query+0x1d2>
        copy_needed = 1;
 80171fc:	2301      	movs	r3, #1
 80171fe:	61bb      	str	r3, [r7, #24]
        break;
 8017200:	e005      	b.n	801720e <etharp_query+0x1de>
      }
      p = p->next;
 8017202:	69fb      	ldr	r3, [r7, #28]
 8017204:	681b      	ldr	r3, [r3, #0]
 8017206:	61fb      	str	r3, [r7, #28]
    while (p) {
 8017208:	69fb      	ldr	r3, [r7, #28]
 801720a:	2b00      	cmp	r3, #0
 801720c:	d1df      	bne.n	80171ce <etharp_query+0x19e>
    }
    if (copy_needed) {
 801720e:	69bb      	ldr	r3, [r7, #24]
 8017210:	2b00      	cmp	r3, #0
 8017212:	d007      	beq.n	8017224 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8017214:	687a      	ldr	r2, [r7, #4]
 8017216:	f44f 7120 	mov.w	r1, #640	; 0x280
 801721a:	200e      	movs	r0, #14
 801721c:	f7f9 fd6a 	bl	8010cf4 <pbuf_clone>
 8017220:	61f8      	str	r0, [r7, #28]
 8017222:	e004      	b.n	801722e <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8017224:	687b      	ldr	r3, [r7, #4]
 8017226:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8017228:	69f8      	ldr	r0, [r7, #28]
 801722a:	f7f9 fba7 	bl	801097c <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801722e:	69fb      	ldr	r3, [r7, #28]
 8017230:	2b00      	cmp	r3, #0
 8017232:	d021      	beq.n	8017278 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8017234:	7c7a      	ldrb	r2, [r7, #17]
 8017236:	4918      	ldr	r1, [pc, #96]	; (8017298 <etharp_query+0x268>)
 8017238:	4613      	mov	r3, r2
 801723a:	005b      	lsls	r3, r3, #1
 801723c:	4413      	add	r3, r2
 801723e:	00db      	lsls	r3, r3, #3
 8017240:	440b      	add	r3, r1
 8017242:	681b      	ldr	r3, [r3, #0]
 8017244:	2b00      	cmp	r3, #0
 8017246:	d00a      	beq.n	801725e <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 8017248:	7c7a      	ldrb	r2, [r7, #17]
 801724a:	4913      	ldr	r1, [pc, #76]	; (8017298 <etharp_query+0x268>)
 801724c:	4613      	mov	r3, r2
 801724e:	005b      	lsls	r3, r3, #1
 8017250:	4413      	add	r3, r2
 8017252:	00db      	lsls	r3, r3, #3
 8017254:	440b      	add	r3, r1
 8017256:	681b      	ldr	r3, [r3, #0]
 8017258:	4618      	mov	r0, r3
 801725a:	f7f9 faef 	bl	801083c <pbuf_free>
      }
      arp_table[i].q = p;
 801725e:	7c7a      	ldrb	r2, [r7, #17]
 8017260:	490d      	ldr	r1, [pc, #52]	; (8017298 <etharp_query+0x268>)
 8017262:	4613      	mov	r3, r2
 8017264:	005b      	lsls	r3, r3, #1
 8017266:	4413      	add	r3, r2
 8017268:	00db      	lsls	r3, r3, #3
 801726a:	440b      	add	r3, r1
 801726c:	69fa      	ldr	r2, [r7, #28]
 801726e:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8017270:	2300      	movs	r3, #0
 8017272:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8017276:	e002      	b.n	801727e <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8017278:	23ff      	movs	r3, #255	; 0xff
 801727a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 801727e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8017282:	4618      	mov	r0, r3
 8017284:	3728      	adds	r7, #40	; 0x28
 8017286:	46bd      	mov	sp, r7
 8017288:	bd80      	pop	{r7, pc}
 801728a:	bf00      	nop
 801728c:	0801e174 	.word	0x0801e174
 8017290:	0801e320 	.word	0x0801e320
 8017294:	0801e1ec 	.word	0x0801e1ec
 8017298:	20008128 	.word	0x20008128
 801729c:	0801e330 	.word	0x0801e330
 80172a0:	0801e314 	.word	0x0801e314
 80172a4:	20008218 	.word	0x20008218
 80172a8:	0801e358 	.word	0x0801e358

080172ac <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 80172ac:	b580      	push	{r7, lr}
 80172ae:	b08a      	sub	sp, #40	; 0x28
 80172b0:	af02      	add	r7, sp, #8
 80172b2:	60f8      	str	r0, [r7, #12]
 80172b4:	60b9      	str	r1, [r7, #8]
 80172b6:	607a      	str	r2, [r7, #4]
 80172b8:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 80172ba:	2300      	movs	r3, #0
 80172bc:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 80172be:	68fb      	ldr	r3, [r7, #12]
 80172c0:	2b00      	cmp	r3, #0
 80172c2:	d106      	bne.n	80172d2 <etharp_raw+0x26>
 80172c4:	4b3a      	ldr	r3, [pc, #232]	; (80173b0 <etharp_raw+0x104>)
 80172c6:	f240 4257 	movw	r2, #1111	; 0x457
 80172ca:	493a      	ldr	r1, [pc, #232]	; (80173b4 <etharp_raw+0x108>)
 80172cc:	483a      	ldr	r0, [pc, #232]	; (80173b8 <etharp_raw+0x10c>)
 80172ce:	f002 f987 	bl	80195e0 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 80172d2:	f44f 7220 	mov.w	r2, #640	; 0x280
 80172d6:	211c      	movs	r1, #28
 80172d8:	200e      	movs	r0, #14
 80172da:	f7f8 ffcb 	bl	8010274 <pbuf_alloc>
 80172de:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 80172e0:	69bb      	ldr	r3, [r7, #24]
 80172e2:	2b00      	cmp	r3, #0
 80172e4:	d102      	bne.n	80172ec <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 80172e6:	f04f 33ff 	mov.w	r3, #4294967295
 80172ea:	e05d      	b.n	80173a8 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 80172ec:	69bb      	ldr	r3, [r7, #24]
 80172ee:	895b      	ldrh	r3, [r3, #10]
 80172f0:	2b1b      	cmp	r3, #27
 80172f2:	d806      	bhi.n	8017302 <etharp_raw+0x56>
 80172f4:	4b2e      	ldr	r3, [pc, #184]	; (80173b0 <etharp_raw+0x104>)
 80172f6:	f240 4262 	movw	r2, #1122	; 0x462
 80172fa:	4930      	ldr	r1, [pc, #192]	; (80173bc <etharp_raw+0x110>)
 80172fc:	482e      	ldr	r0, [pc, #184]	; (80173b8 <etharp_raw+0x10c>)
 80172fe:	f002 f96f 	bl	80195e0 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8017302:	69bb      	ldr	r3, [r7, #24]
 8017304:	685b      	ldr	r3, [r3, #4]
 8017306:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8017308:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801730a:	4618      	mov	r0, r3
 801730c:	f7f7 fea0 	bl	800f050 <lwip_htons>
 8017310:	4603      	mov	r3, r0
 8017312:	461a      	mov	r2, r3
 8017314:	697b      	ldr	r3, [r7, #20]
 8017316:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8017318:	68fb      	ldr	r3, [r7, #12]
 801731a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801731e:	2b06      	cmp	r3, #6
 8017320:	d006      	beq.n	8017330 <etharp_raw+0x84>
 8017322:	4b23      	ldr	r3, [pc, #140]	; (80173b0 <etharp_raw+0x104>)
 8017324:	f240 4269 	movw	r2, #1129	; 0x469
 8017328:	4925      	ldr	r1, [pc, #148]	; (80173c0 <etharp_raw+0x114>)
 801732a:	4823      	ldr	r0, [pc, #140]	; (80173b8 <etharp_raw+0x10c>)
 801732c:	f002 f958 	bl	80195e0 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8017330:	697b      	ldr	r3, [r7, #20]
 8017332:	3308      	adds	r3, #8
 8017334:	2206      	movs	r2, #6
 8017336:	6839      	ldr	r1, [r7, #0]
 8017338:	4618      	mov	r0, r3
 801733a:	f002 fb20 	bl	801997e <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801733e:	697b      	ldr	r3, [r7, #20]
 8017340:	3312      	adds	r3, #18
 8017342:	2206      	movs	r2, #6
 8017344:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8017346:	4618      	mov	r0, r3
 8017348:	f002 fb19 	bl	801997e <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801734c:	697b      	ldr	r3, [r7, #20]
 801734e:	330e      	adds	r3, #14
 8017350:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8017352:	6812      	ldr	r2, [r2, #0]
 8017354:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8017356:	697b      	ldr	r3, [r7, #20]
 8017358:	3318      	adds	r3, #24
 801735a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801735c:	6812      	ldr	r2, [r2, #0]
 801735e:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8017360:	697b      	ldr	r3, [r7, #20]
 8017362:	2200      	movs	r2, #0
 8017364:	701a      	strb	r2, [r3, #0]
 8017366:	2200      	movs	r2, #0
 8017368:	f042 0201 	orr.w	r2, r2, #1
 801736c:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801736e:	697b      	ldr	r3, [r7, #20]
 8017370:	2200      	movs	r2, #0
 8017372:	f042 0208 	orr.w	r2, r2, #8
 8017376:	709a      	strb	r2, [r3, #2]
 8017378:	2200      	movs	r2, #0
 801737a:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801737c:	697b      	ldr	r3, [r7, #20]
 801737e:	2206      	movs	r2, #6
 8017380:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8017382:	697b      	ldr	r3, [r7, #20]
 8017384:	2204      	movs	r2, #4
 8017386:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8017388:	f640 0306 	movw	r3, #2054	; 0x806
 801738c:	9300      	str	r3, [sp, #0]
 801738e:	687b      	ldr	r3, [r7, #4]
 8017390:	68ba      	ldr	r2, [r7, #8]
 8017392:	69b9      	ldr	r1, [r7, #24]
 8017394:	68f8      	ldr	r0, [r7, #12]
 8017396:	f001 fba1 	bl	8018adc <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801739a:	69b8      	ldr	r0, [r7, #24]
 801739c:	f7f9 fa4e 	bl	801083c <pbuf_free>
  p = NULL;
 80173a0:	2300      	movs	r3, #0
 80173a2:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 80173a4:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80173a8:	4618      	mov	r0, r3
 80173aa:	3720      	adds	r7, #32
 80173ac:	46bd      	mov	sp, r7
 80173ae:	bd80      	pop	{r7, pc}
 80173b0:	0801e174 	.word	0x0801e174
 80173b4:	0801e2c4 	.word	0x0801e2c4
 80173b8:	0801e1ec 	.word	0x0801e1ec
 80173bc:	0801e374 	.word	0x0801e374
 80173c0:	0801e3a8 	.word	0x0801e3a8

080173c4 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 80173c4:	b580      	push	{r7, lr}
 80173c6:	b088      	sub	sp, #32
 80173c8:	af04      	add	r7, sp, #16
 80173ca:	60f8      	str	r0, [r7, #12]
 80173cc:	60b9      	str	r1, [r7, #8]
 80173ce:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80173d0:	68fb      	ldr	r3, [r7, #12]
 80173d2:	f103 0126 	add.w	r1, r3, #38	; 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 80173d6:	68fb      	ldr	r3, [r7, #12]
 80173d8:	f103 0026 	add.w	r0, r3, #38	; 0x26
 80173dc:	68fb      	ldr	r3, [r7, #12]
 80173de:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80173e0:	2201      	movs	r2, #1
 80173e2:	9203      	str	r2, [sp, #12]
 80173e4:	68ba      	ldr	r2, [r7, #8]
 80173e6:	9202      	str	r2, [sp, #8]
 80173e8:	4a06      	ldr	r2, [pc, #24]	; (8017404 <etharp_request_dst+0x40>)
 80173ea:	9201      	str	r2, [sp, #4]
 80173ec:	9300      	str	r3, [sp, #0]
 80173ee:	4603      	mov	r3, r0
 80173f0:	687a      	ldr	r2, [r7, #4]
 80173f2:	68f8      	ldr	r0, [r7, #12]
 80173f4:	f7ff ff5a 	bl	80172ac <etharp_raw>
 80173f8:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 80173fa:	4618      	mov	r0, r3
 80173fc:	3710      	adds	r7, #16
 80173fe:	46bd      	mov	sp, r7
 8017400:	bd80      	pop	{r7, pc}
 8017402:	bf00      	nop
 8017404:	0801e978 	.word	0x0801e978

08017408 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8017408:	b580      	push	{r7, lr}
 801740a:	b082      	sub	sp, #8
 801740c:	af00      	add	r7, sp, #0
 801740e:	6078      	str	r0, [r7, #4]
 8017410:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 8017412:	4a05      	ldr	r2, [pc, #20]	; (8017428 <etharp_request+0x20>)
 8017414:	6839      	ldr	r1, [r7, #0]
 8017416:	6878      	ldr	r0, [r7, #4]
 8017418:	f7ff ffd4 	bl	80173c4 <etharp_request_dst>
 801741c:	4603      	mov	r3, r0
}
 801741e:	4618      	mov	r0, r3
 8017420:	3708      	adds	r7, #8
 8017422:	46bd      	mov	sp, r7
 8017424:	bd80      	pop	{r7, pc}
 8017426:	bf00      	nop
 8017428:	0801e970 	.word	0x0801e970

0801742c <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 801742c:	b580      	push	{r7, lr}
 801742e:	b08e      	sub	sp, #56	; 0x38
 8017430:	af04      	add	r7, sp, #16
 8017432:	6078      	str	r0, [r7, #4]
 8017434:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 8017436:	4b87      	ldr	r3, [pc, #540]	; (8017654 <icmp_input+0x228>)
 8017438:	689b      	ldr	r3, [r3, #8]
 801743a:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 801743c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801743e:	781b      	ldrb	r3, [r3, #0]
 8017440:	f003 030f 	and.w	r3, r3, #15
 8017444:	b2db      	uxtb	r3, r3
 8017446:	009b      	lsls	r3, r3, #2
 8017448:	b2db      	uxtb	r3, r3
 801744a:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 801744c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801744e:	2b13      	cmp	r3, #19
 8017450:	f240 80e8 	bls.w	8017624 <icmp_input+0x1f8>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 8017454:	687b      	ldr	r3, [r7, #4]
 8017456:	895b      	ldrh	r3, [r3, #10]
 8017458:	2b03      	cmp	r3, #3
 801745a:	f240 80e5 	bls.w	8017628 <icmp_input+0x1fc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801745e:	687b      	ldr	r3, [r7, #4]
 8017460:	685b      	ldr	r3, [r3, #4]
 8017462:	781b      	ldrb	r3, [r3, #0]
 8017464:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 8017468:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 801746c:	2b00      	cmp	r3, #0
 801746e:	f000 80d2 	beq.w	8017616 <icmp_input+0x1ea>
 8017472:	2b08      	cmp	r3, #8
 8017474:	f040 80d2 	bne.w	801761c <icmp_input+0x1f0>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 8017478:	4b77      	ldr	r3, [pc, #476]	; (8017658 <icmp_input+0x22c>)
 801747a:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801747c:	4b75      	ldr	r3, [pc, #468]	; (8017654 <icmp_input+0x228>)
 801747e:	695b      	ldr	r3, [r3, #20]
 8017480:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8017484:	2be0      	cmp	r3, #224	; 0xe0
 8017486:	f000 80d6 	beq.w	8017636 <icmp_input+0x20a>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801748a:	4b72      	ldr	r3, [pc, #456]	; (8017654 <icmp_input+0x228>)
 801748c:	695b      	ldr	r3, [r3, #20]
 801748e:	4a71      	ldr	r2, [pc, #452]	; (8017654 <icmp_input+0x228>)
 8017490:	6812      	ldr	r2, [r2, #0]
 8017492:	4611      	mov	r1, r2
 8017494:	4618      	mov	r0, r3
 8017496:	f000 fc13 	bl	8017cc0 <ip4_addr_isbroadcast_u32>
 801749a:	4603      	mov	r3, r0
 801749c:	2b00      	cmp	r3, #0
 801749e:	f040 80cc 	bne.w	801763a <icmp_input+0x20e>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 80174a2:	687b      	ldr	r3, [r7, #4]
 80174a4:	891b      	ldrh	r3, [r3, #8]
 80174a6:	2b07      	cmp	r3, #7
 80174a8:	f240 80c0 	bls.w	801762c <icmp_input+0x200>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: bad ICMP echo received\n"));
        goto lenerr;
      }
#if CHECKSUM_CHECK_ICMP
      IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_CHECK_ICMP) {
        if (inet_chksum_pbuf(p) != 0) {
 80174ac:	6878      	ldr	r0, [r7, #4]
 80174ae:	f7f7 fe6c 	bl	800f18a <inet_chksum_pbuf>
 80174b2:	4603      	mov	r3, r0
 80174b4:	2b00      	cmp	r3, #0
 80174b6:	d003      	beq.n	80174c0 <icmp_input+0x94>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: checksum failed for received ICMP echo\n"));
          pbuf_free(p);
 80174b8:	6878      	ldr	r0, [r7, #4]
 80174ba:	f7f9 f9bf 	bl	801083c <pbuf_free>
          ICMP_STATS_INC(icmp.chkerr);
          MIB2_STATS_INC(mib2.icmpinerrors);
          return;
 80174be:	e0c5      	b.n	801764c <icmp_input+0x220>
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 80174c0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80174c2:	330e      	adds	r3, #14
 80174c4:	4619      	mov	r1, r3
 80174c6:	6878      	ldr	r0, [r7, #4]
 80174c8:	f7f9 f922 	bl	8010710 <pbuf_add_header>
 80174cc:	4603      	mov	r3, r0
 80174ce:	2b00      	cmp	r3, #0
 80174d0:	d04b      	beq.n	801756a <icmp_input+0x13e>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 80174d2:	687b      	ldr	r3, [r7, #4]
 80174d4:	891a      	ldrh	r2, [r3, #8]
 80174d6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80174d8:	4413      	add	r3, r2
 80174da:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 80174dc:	687b      	ldr	r3, [r7, #4]
 80174de:	891b      	ldrh	r3, [r3, #8]
 80174e0:	8b7a      	ldrh	r2, [r7, #26]
 80174e2:	429a      	cmp	r2, r3
 80174e4:	f0c0 80ab 	bcc.w	801763e <icmp_input+0x212>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 80174e8:	8b7b      	ldrh	r3, [r7, #26]
 80174ea:	f44f 7220 	mov.w	r2, #640	; 0x280
 80174ee:	4619      	mov	r1, r3
 80174f0:	200e      	movs	r0, #14
 80174f2:	f7f8 febf 	bl	8010274 <pbuf_alloc>
 80174f6:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 80174f8:	697b      	ldr	r3, [r7, #20]
 80174fa:	2b00      	cmp	r3, #0
 80174fc:	f000 80a1 	beq.w	8017642 <icmp_input+0x216>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8017500:	697b      	ldr	r3, [r7, #20]
 8017502:	895b      	ldrh	r3, [r3, #10]
 8017504:	461a      	mov	r2, r3
 8017506:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8017508:	3308      	adds	r3, #8
 801750a:	429a      	cmp	r2, r3
 801750c:	d203      	bcs.n	8017516 <icmp_input+0xea>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801750e:	6978      	ldr	r0, [r7, #20]
 8017510:	f7f9 f994 	bl	801083c <pbuf_free>
          goto icmperr;
 8017514:	e096      	b.n	8017644 <icmp_input+0x218>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 8017516:	697b      	ldr	r3, [r7, #20]
 8017518:	685b      	ldr	r3, [r3, #4]
 801751a:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801751c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801751e:	4618      	mov	r0, r3
 8017520:	f002 fa2d 	bl	801997e <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 8017524:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8017526:	4619      	mov	r1, r3
 8017528:	6978      	ldr	r0, [r7, #20]
 801752a:	f7f9 f901 	bl	8010730 <pbuf_remove_header>
 801752e:	4603      	mov	r3, r0
 8017530:	2b00      	cmp	r3, #0
 8017532:	d009      	beq.n	8017548 <icmp_input+0x11c>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8017534:	4b49      	ldr	r3, [pc, #292]	; (801765c <icmp_input+0x230>)
 8017536:	22b6      	movs	r2, #182	; 0xb6
 8017538:	4949      	ldr	r1, [pc, #292]	; (8017660 <icmp_input+0x234>)
 801753a:	484a      	ldr	r0, [pc, #296]	; (8017664 <icmp_input+0x238>)
 801753c:	f002 f850 	bl	80195e0 <iprintf>
          pbuf_free(r);
 8017540:	6978      	ldr	r0, [r7, #20]
 8017542:	f7f9 f97b 	bl	801083c <pbuf_free>
          goto icmperr;
 8017546:	e07d      	b.n	8017644 <icmp_input+0x218>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 8017548:	6879      	ldr	r1, [r7, #4]
 801754a:	6978      	ldr	r0, [r7, #20]
 801754c:	f7f9 fa8e 	bl	8010a6c <pbuf_copy>
 8017550:	4603      	mov	r3, r0
 8017552:	2b00      	cmp	r3, #0
 8017554:	d003      	beq.n	801755e <icmp_input+0x132>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 8017556:	6978      	ldr	r0, [r7, #20]
 8017558:	f7f9 f970 	bl	801083c <pbuf_free>
          goto icmperr;
 801755c:	e072      	b.n	8017644 <icmp_input+0x218>
        }
        /* free the original p */
        pbuf_free(p);
 801755e:	6878      	ldr	r0, [r7, #4]
 8017560:	f7f9 f96c 	bl	801083c <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 8017564:	697b      	ldr	r3, [r7, #20]
 8017566:	607b      	str	r3, [r7, #4]
 8017568:	e00f      	b.n	801758a <icmp_input+0x15e>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801756a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801756c:	330e      	adds	r3, #14
 801756e:	4619      	mov	r1, r3
 8017570:	6878      	ldr	r0, [r7, #4]
 8017572:	f7f9 f8dd 	bl	8010730 <pbuf_remove_header>
 8017576:	4603      	mov	r3, r0
 8017578:	2b00      	cmp	r3, #0
 801757a:	d006      	beq.n	801758a <icmp_input+0x15e>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801757c:	4b37      	ldr	r3, [pc, #220]	; (801765c <icmp_input+0x230>)
 801757e:	22c7      	movs	r2, #199	; 0xc7
 8017580:	4939      	ldr	r1, [pc, #228]	; (8017668 <icmp_input+0x23c>)
 8017582:	4838      	ldr	r0, [pc, #224]	; (8017664 <icmp_input+0x238>)
 8017584:	f002 f82c 	bl	80195e0 <iprintf>
          goto icmperr;
 8017588:	e05c      	b.n	8017644 <icmp_input+0x218>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801758a:	687b      	ldr	r3, [r7, #4]
 801758c:	685b      	ldr	r3, [r3, #4]
 801758e:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 8017590:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8017592:	4619      	mov	r1, r3
 8017594:	6878      	ldr	r0, [r7, #4]
 8017596:	f7f9 f8bb 	bl	8010710 <pbuf_add_header>
 801759a:	4603      	mov	r3, r0
 801759c:	2b00      	cmp	r3, #0
 801759e:	d13c      	bne.n	801761a <icmp_input+0x1ee>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 80175a0:	687b      	ldr	r3, [r7, #4]
 80175a2:	685b      	ldr	r3, [r3, #4]
 80175a4:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 80175a6:	69fb      	ldr	r3, [r7, #28]
 80175a8:	681a      	ldr	r2, [r3, #0]
 80175aa:	68fb      	ldr	r3, [r7, #12]
 80175ac:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 80175ae:	4b29      	ldr	r3, [pc, #164]	; (8017654 <icmp_input+0x228>)
 80175b0:	691a      	ldr	r2, [r3, #16]
 80175b2:	68fb      	ldr	r3, [r7, #12]
 80175b4:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 80175b6:	693b      	ldr	r3, [r7, #16]
 80175b8:	2200      	movs	r2, #0
 80175ba:	701a      	strb	r2, [r3, #0]
#if CHECKSUM_GEN_ICMP
        IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_GEN_ICMP) {
          /* adjust the checksum */
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 80175bc:	693b      	ldr	r3, [r7, #16]
 80175be:	885b      	ldrh	r3, [r3, #2]
 80175c0:	b29b      	uxth	r3, r3
 80175c2:	f64f 72f7 	movw	r2, #65527	; 0xfff7
 80175c6:	4293      	cmp	r3, r2
 80175c8:	d907      	bls.n	80175da <icmp_input+0x1ae>
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS((u16_t)(ICMP_ECHO << 8)) + 1);
 80175ca:	693b      	ldr	r3, [r7, #16]
 80175cc:	885b      	ldrh	r3, [r3, #2]
 80175ce:	b29b      	uxth	r3, r3
 80175d0:	3309      	adds	r3, #9
 80175d2:	b29a      	uxth	r2, r3
 80175d4:	693b      	ldr	r3, [r7, #16]
 80175d6:	805a      	strh	r2, [r3, #2]
 80175d8:	e006      	b.n	80175e8 <icmp_input+0x1bc>
          } else {
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS(ICMP_ECHO << 8));
 80175da:	693b      	ldr	r3, [r7, #16]
 80175dc:	885b      	ldrh	r3, [r3, #2]
 80175de:	b29b      	uxth	r3, r3
 80175e0:	3308      	adds	r3, #8
 80175e2:	b29a      	uxth	r2, r3
 80175e4:	693b      	ldr	r3, [r7, #16]
 80175e6:	805a      	strh	r2, [r3, #2]
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 80175e8:	68fb      	ldr	r3, [r7, #12]
 80175ea:	22ff      	movs	r2, #255	; 0xff
 80175ec:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 80175ee:	68fb      	ldr	r3, [r7, #12]
 80175f0:	2200      	movs	r2, #0
 80175f2:	729a      	strb	r2, [r3, #10]
 80175f4:	2200      	movs	r2, #0
 80175f6:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 80175f8:	683b      	ldr	r3, [r7, #0]
 80175fa:	9302      	str	r3, [sp, #8]
 80175fc:	2301      	movs	r3, #1
 80175fe:	9301      	str	r3, [sp, #4]
 8017600:	2300      	movs	r3, #0
 8017602:	9300      	str	r3, [sp, #0]
 8017604:	23ff      	movs	r3, #255	; 0xff
 8017606:	2200      	movs	r2, #0
 8017608:	69f9      	ldr	r1, [r7, #28]
 801760a:	6878      	ldr	r0, [r7, #4]
 801760c:	f000 fa80 	bl	8017b10 <ip4_output_if>
 8017610:	4603      	mov	r3, r0
 8017612:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 8017614:	e001      	b.n	801761a <icmp_input+0x1ee>
      break;
 8017616:	bf00      	nop
 8017618:	e000      	b.n	801761c <icmp_input+0x1f0>
      break;
 801761a:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801761c:	6878      	ldr	r0, [r7, #4]
 801761e:	f7f9 f90d 	bl	801083c <pbuf_free>
  return;
 8017622:	e013      	b.n	801764c <icmp_input+0x220>
    goto lenerr;
 8017624:	bf00      	nop
 8017626:	e002      	b.n	801762e <icmp_input+0x202>
    goto lenerr;
 8017628:	bf00      	nop
 801762a:	e000      	b.n	801762e <icmp_input+0x202>
        goto lenerr;
 801762c:	bf00      	nop
lenerr:
  pbuf_free(p);
 801762e:	6878      	ldr	r0, [r7, #4]
 8017630:	f7f9 f904 	bl	801083c <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8017634:	e00a      	b.n	801764c <icmp_input+0x220>
        goto icmperr;
 8017636:	bf00      	nop
 8017638:	e004      	b.n	8017644 <icmp_input+0x218>
        goto icmperr;
 801763a:	bf00      	nop
 801763c:	e002      	b.n	8017644 <icmp_input+0x218>
          goto icmperr;
 801763e:	bf00      	nop
 8017640:	e000      	b.n	8017644 <icmp_input+0x218>
          goto icmperr;
 8017642:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 8017644:	6878      	ldr	r0, [r7, #4]
 8017646:	f7f9 f8f9 	bl	801083c <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801764a:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801764c:	3728      	adds	r7, #40	; 0x28
 801764e:	46bd      	mov	sp, r7
 8017650:	bd80      	pop	{r7, pc}
 8017652:	bf00      	nop
 8017654:	200051ac 	.word	0x200051ac
 8017658:	200051c0 	.word	0x200051c0
 801765c:	0801e3ec 	.word	0x0801e3ec
 8017660:	0801e424 	.word	0x0801e424
 8017664:	0801e45c 	.word	0x0801e45c
 8017668:	0801e484 	.word	0x0801e484

0801766c <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801766c:	b580      	push	{r7, lr}
 801766e:	b082      	sub	sp, #8
 8017670:	af00      	add	r7, sp, #0
 8017672:	6078      	str	r0, [r7, #4]
 8017674:	460b      	mov	r3, r1
 8017676:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8017678:	78fb      	ldrb	r3, [r7, #3]
 801767a:	461a      	mov	r2, r3
 801767c:	2103      	movs	r1, #3
 801767e:	6878      	ldr	r0, [r7, #4]
 8017680:	f000 f814 	bl	80176ac <icmp_send_response>
}
 8017684:	bf00      	nop
 8017686:	3708      	adds	r7, #8
 8017688:	46bd      	mov	sp, r7
 801768a:	bd80      	pop	{r7, pc}

0801768c <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801768c:	b580      	push	{r7, lr}
 801768e:	b082      	sub	sp, #8
 8017690:	af00      	add	r7, sp, #0
 8017692:	6078      	str	r0, [r7, #4]
 8017694:	460b      	mov	r3, r1
 8017696:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8017698:	78fb      	ldrb	r3, [r7, #3]
 801769a:	461a      	mov	r2, r3
 801769c:	210b      	movs	r1, #11
 801769e:	6878      	ldr	r0, [r7, #4]
 80176a0:	f000 f804 	bl	80176ac <icmp_send_response>
}
 80176a4:	bf00      	nop
 80176a6:	3708      	adds	r7, #8
 80176a8:	46bd      	mov	sp, r7
 80176aa:	bd80      	pop	{r7, pc}

080176ac <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 80176ac:	b580      	push	{r7, lr}
 80176ae:	b08c      	sub	sp, #48	; 0x30
 80176b0:	af04      	add	r7, sp, #16
 80176b2:	6078      	str	r0, [r7, #4]
 80176b4:	460b      	mov	r3, r1
 80176b6:	70fb      	strb	r3, [r7, #3]
 80176b8:	4613      	mov	r3, r2
 80176ba:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 80176bc:	f44f 7220 	mov.w	r2, #640	; 0x280
 80176c0:	2124      	movs	r1, #36	; 0x24
 80176c2:	2022      	movs	r0, #34	; 0x22
 80176c4:	f7f8 fdd6 	bl	8010274 <pbuf_alloc>
 80176c8:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 80176ca:	69fb      	ldr	r3, [r7, #28]
 80176cc:	2b00      	cmp	r3, #0
 80176ce:	d056      	beq.n	801777e <icmp_send_response+0xd2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 80176d0:	69fb      	ldr	r3, [r7, #28]
 80176d2:	895b      	ldrh	r3, [r3, #10]
 80176d4:	2b23      	cmp	r3, #35	; 0x23
 80176d6:	d806      	bhi.n	80176e6 <icmp_send_response+0x3a>
 80176d8:	4b2b      	ldr	r3, [pc, #172]	; (8017788 <icmp_send_response+0xdc>)
 80176da:	f44f 72b4 	mov.w	r2, #360	; 0x168
 80176de:	492b      	ldr	r1, [pc, #172]	; (801778c <icmp_send_response+0xe0>)
 80176e0:	482b      	ldr	r0, [pc, #172]	; (8017790 <icmp_send_response+0xe4>)
 80176e2:	f001 ff7d 	bl	80195e0 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 80176e6:	687b      	ldr	r3, [r7, #4]
 80176e8:	685b      	ldr	r3, [r3, #4]
 80176ea:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 80176ec:	69fb      	ldr	r3, [r7, #28]
 80176ee:	685b      	ldr	r3, [r3, #4]
 80176f0:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 80176f2:	697b      	ldr	r3, [r7, #20]
 80176f4:	78fa      	ldrb	r2, [r7, #3]
 80176f6:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 80176f8:	697b      	ldr	r3, [r7, #20]
 80176fa:	78ba      	ldrb	r2, [r7, #2]
 80176fc:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 80176fe:	697b      	ldr	r3, [r7, #20]
 8017700:	2200      	movs	r2, #0
 8017702:	711a      	strb	r2, [r3, #4]
 8017704:	2200      	movs	r2, #0
 8017706:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8017708:	697b      	ldr	r3, [r7, #20]
 801770a:	2200      	movs	r2, #0
 801770c:	719a      	strb	r2, [r3, #6]
 801770e:	2200      	movs	r2, #0
 8017710:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8017712:	69fb      	ldr	r3, [r7, #28]
 8017714:	685b      	ldr	r3, [r3, #4]
 8017716:	f103 0008 	add.w	r0, r3, #8
 801771a:	687b      	ldr	r3, [r7, #4]
 801771c:	685b      	ldr	r3, [r3, #4]
 801771e:	221c      	movs	r2, #28
 8017720:	4619      	mov	r1, r3
 8017722:	f002 f92c 	bl	801997e <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 8017726:	69bb      	ldr	r3, [r7, #24]
 8017728:	68db      	ldr	r3, [r3, #12]
 801772a:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801772c:	f107 030c 	add.w	r3, r7, #12
 8017730:	4618      	mov	r0, r3
 8017732:	f000 f82f 	bl	8017794 <ip4_route>
 8017736:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8017738:	693b      	ldr	r3, [r7, #16]
 801773a:	2b00      	cmp	r3, #0
 801773c:	d01b      	beq.n	8017776 <icmp_send_response+0xca>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801773e:	697b      	ldr	r3, [r7, #20]
 8017740:	2200      	movs	r2, #0
 8017742:	709a      	strb	r2, [r3, #2]
 8017744:	2200      	movs	r2, #0
 8017746:	70da      	strb	r2, [r3, #3]
#if CHECKSUM_GEN_ICMP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 8017748:	69fb      	ldr	r3, [r7, #28]
 801774a:	895b      	ldrh	r3, [r3, #10]
 801774c:	4619      	mov	r1, r3
 801774e:	6978      	ldr	r0, [r7, #20]
 8017750:	f7f7 fd09 	bl	800f166 <inet_chksum>
 8017754:	4603      	mov	r3, r0
 8017756:	461a      	mov	r2, r3
 8017758:	697b      	ldr	r3, [r7, #20]
 801775a:	805a      	strh	r2, [r3, #2]
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801775c:	f107 020c 	add.w	r2, r7, #12
 8017760:	693b      	ldr	r3, [r7, #16]
 8017762:	9302      	str	r3, [sp, #8]
 8017764:	2301      	movs	r3, #1
 8017766:	9301      	str	r3, [sp, #4]
 8017768:	2300      	movs	r3, #0
 801776a:	9300      	str	r3, [sp, #0]
 801776c:	23ff      	movs	r3, #255	; 0xff
 801776e:	2100      	movs	r1, #0
 8017770:	69f8      	ldr	r0, [r7, #28]
 8017772:	f000 f9cd 	bl	8017b10 <ip4_output_if>
  }
  pbuf_free(q);
 8017776:	69f8      	ldr	r0, [r7, #28]
 8017778:	f7f9 f860 	bl	801083c <pbuf_free>
 801777c:	e000      	b.n	8017780 <icmp_send_response+0xd4>
    return;
 801777e:	bf00      	nop
}
 8017780:	3720      	adds	r7, #32
 8017782:	46bd      	mov	sp, r7
 8017784:	bd80      	pop	{r7, pc}
 8017786:	bf00      	nop
 8017788:	0801e3ec 	.word	0x0801e3ec
 801778c:	0801e4b8 	.word	0x0801e4b8
 8017790:	0801e45c 	.word	0x0801e45c

08017794 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8017794:	b480      	push	{r7}
 8017796:	b085      	sub	sp, #20
 8017798:	af00      	add	r7, sp, #0
 801779a:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 801779c:	4b33      	ldr	r3, [pc, #204]	; (801786c <ip4_route+0xd8>)
 801779e:	681b      	ldr	r3, [r3, #0]
 80177a0:	60fb      	str	r3, [r7, #12]
 80177a2:	e036      	b.n	8017812 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80177a4:	68fb      	ldr	r3, [r7, #12]
 80177a6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80177aa:	f003 0301 	and.w	r3, r3, #1
 80177ae:	b2db      	uxtb	r3, r3
 80177b0:	2b00      	cmp	r3, #0
 80177b2:	d02b      	beq.n	801780c <ip4_route+0x78>
 80177b4:	68fb      	ldr	r3, [r7, #12]
 80177b6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80177ba:	089b      	lsrs	r3, r3, #2
 80177bc:	f003 0301 	and.w	r3, r3, #1
 80177c0:	b2db      	uxtb	r3, r3
 80177c2:	2b00      	cmp	r3, #0
 80177c4:	d022      	beq.n	801780c <ip4_route+0x78>
 80177c6:	68fb      	ldr	r3, [r7, #12]
 80177c8:	3304      	adds	r3, #4
 80177ca:	681b      	ldr	r3, [r3, #0]
 80177cc:	2b00      	cmp	r3, #0
 80177ce:	d01d      	beq.n	801780c <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 80177d0:	687b      	ldr	r3, [r7, #4]
 80177d2:	681a      	ldr	r2, [r3, #0]
 80177d4:	68fb      	ldr	r3, [r7, #12]
 80177d6:	3304      	adds	r3, #4
 80177d8:	681b      	ldr	r3, [r3, #0]
 80177da:	405a      	eors	r2, r3
 80177dc:	68fb      	ldr	r3, [r7, #12]
 80177de:	3308      	adds	r3, #8
 80177e0:	681b      	ldr	r3, [r3, #0]
 80177e2:	4013      	ands	r3, r2
 80177e4:	2b00      	cmp	r3, #0
 80177e6:	d101      	bne.n	80177ec <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 80177e8:	68fb      	ldr	r3, [r7, #12]
 80177ea:	e038      	b.n	801785e <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 80177ec:	68fb      	ldr	r3, [r7, #12]
 80177ee:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80177f2:	f003 0302 	and.w	r3, r3, #2
 80177f6:	2b00      	cmp	r3, #0
 80177f8:	d108      	bne.n	801780c <ip4_route+0x78>
 80177fa:	687b      	ldr	r3, [r7, #4]
 80177fc:	681a      	ldr	r2, [r3, #0]
 80177fe:	68fb      	ldr	r3, [r7, #12]
 8017800:	330c      	adds	r3, #12
 8017802:	681b      	ldr	r3, [r3, #0]
 8017804:	429a      	cmp	r2, r3
 8017806:	d101      	bne.n	801780c <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8017808:	68fb      	ldr	r3, [r7, #12]
 801780a:	e028      	b.n	801785e <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 801780c:	68fb      	ldr	r3, [r7, #12]
 801780e:	681b      	ldr	r3, [r3, #0]
 8017810:	60fb      	str	r3, [r7, #12]
 8017812:	68fb      	ldr	r3, [r7, #12]
 8017814:	2b00      	cmp	r3, #0
 8017816:	d1c5      	bne.n	80177a4 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8017818:	4b15      	ldr	r3, [pc, #84]	; (8017870 <ip4_route+0xdc>)
 801781a:	681b      	ldr	r3, [r3, #0]
 801781c:	2b00      	cmp	r3, #0
 801781e:	d01a      	beq.n	8017856 <ip4_route+0xc2>
 8017820:	4b13      	ldr	r3, [pc, #76]	; (8017870 <ip4_route+0xdc>)
 8017822:	681b      	ldr	r3, [r3, #0]
 8017824:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8017828:	f003 0301 	and.w	r3, r3, #1
 801782c:	2b00      	cmp	r3, #0
 801782e:	d012      	beq.n	8017856 <ip4_route+0xc2>
 8017830:	4b0f      	ldr	r3, [pc, #60]	; (8017870 <ip4_route+0xdc>)
 8017832:	681b      	ldr	r3, [r3, #0]
 8017834:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8017838:	f003 0304 	and.w	r3, r3, #4
 801783c:	2b00      	cmp	r3, #0
 801783e:	d00a      	beq.n	8017856 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8017840:	4b0b      	ldr	r3, [pc, #44]	; (8017870 <ip4_route+0xdc>)
 8017842:	681b      	ldr	r3, [r3, #0]
 8017844:	3304      	adds	r3, #4
 8017846:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8017848:	2b00      	cmp	r3, #0
 801784a:	d004      	beq.n	8017856 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801784c:	687b      	ldr	r3, [r7, #4]
 801784e:	681b      	ldr	r3, [r3, #0]
 8017850:	b2db      	uxtb	r3, r3
 8017852:	2b7f      	cmp	r3, #127	; 0x7f
 8017854:	d101      	bne.n	801785a <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8017856:	2300      	movs	r3, #0
 8017858:	e001      	b.n	801785e <ip4_route+0xca>
  }

  return netif_default;
 801785a:	4b05      	ldr	r3, [pc, #20]	; (8017870 <ip4_route+0xdc>)
 801785c:	681b      	ldr	r3, [r3, #0]
}
 801785e:	4618      	mov	r0, r3
 8017860:	3714      	adds	r7, #20
 8017862:	46bd      	mov	sp, r7
 8017864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017868:	4770      	bx	lr
 801786a:	bf00      	nop
 801786c:	200080bc 	.word	0x200080bc
 8017870:	200080c0 	.word	0x200080c0

08017874 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 8017874:	b580      	push	{r7, lr}
 8017876:	b082      	sub	sp, #8
 8017878:	af00      	add	r7, sp, #0
 801787a:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801787c:	687b      	ldr	r3, [r7, #4]
 801787e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8017882:	f003 0301 	and.w	r3, r3, #1
 8017886:	b2db      	uxtb	r3, r3
 8017888:	2b00      	cmp	r3, #0
 801788a:	d016      	beq.n	80178ba <ip4_input_accept+0x46>
 801788c:	687b      	ldr	r3, [r7, #4]
 801788e:	3304      	adds	r3, #4
 8017890:	681b      	ldr	r3, [r3, #0]
 8017892:	2b00      	cmp	r3, #0
 8017894:	d011      	beq.n	80178ba <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8017896:	4b0b      	ldr	r3, [pc, #44]	; (80178c4 <ip4_input_accept+0x50>)
 8017898:	695a      	ldr	r2, [r3, #20]
 801789a:	687b      	ldr	r3, [r7, #4]
 801789c:	3304      	adds	r3, #4
 801789e:	681b      	ldr	r3, [r3, #0]
 80178a0:	429a      	cmp	r2, r3
 80178a2:	d008      	beq.n	80178b6 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 80178a4:	4b07      	ldr	r3, [pc, #28]	; (80178c4 <ip4_input_accept+0x50>)
 80178a6:	695b      	ldr	r3, [r3, #20]
 80178a8:	6879      	ldr	r1, [r7, #4]
 80178aa:	4618      	mov	r0, r3
 80178ac:	f000 fa08 	bl	8017cc0 <ip4_addr_isbroadcast_u32>
 80178b0:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 80178b2:	2b00      	cmp	r3, #0
 80178b4:	d001      	beq.n	80178ba <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 80178b6:	2301      	movs	r3, #1
 80178b8:	e000      	b.n	80178bc <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 80178ba:	2300      	movs	r3, #0
}
 80178bc:	4618      	mov	r0, r3
 80178be:	3708      	adds	r7, #8
 80178c0:	46bd      	mov	sp, r7
 80178c2:	bd80      	pop	{r7, pc}
 80178c4:	200051ac 	.word	0x200051ac

080178c8 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 80178c8:	b580      	push	{r7, lr}
 80178ca:	b086      	sub	sp, #24
 80178cc:	af00      	add	r7, sp, #0
 80178ce:	6078      	str	r0, [r7, #4]
 80178d0:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 80178d2:	687b      	ldr	r3, [r7, #4]
 80178d4:	685b      	ldr	r3, [r3, #4]
 80178d6:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 80178d8:	697b      	ldr	r3, [r7, #20]
 80178da:	781b      	ldrb	r3, [r3, #0]
 80178dc:	091b      	lsrs	r3, r3, #4
 80178de:	b2db      	uxtb	r3, r3
 80178e0:	2b04      	cmp	r3, #4
 80178e2:	d004      	beq.n	80178ee <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 80178e4:	6878      	ldr	r0, [r7, #4]
 80178e6:	f7f8 ffa9 	bl	801083c <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 80178ea:	2300      	movs	r3, #0
 80178ec:	e107      	b.n	8017afe <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 80178ee:	697b      	ldr	r3, [r7, #20]
 80178f0:	781b      	ldrb	r3, [r3, #0]
 80178f2:	f003 030f 	and.w	r3, r3, #15
 80178f6:	b2db      	uxtb	r3, r3
 80178f8:	009b      	lsls	r3, r3, #2
 80178fa:	b2db      	uxtb	r3, r3
 80178fc:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 80178fe:	697b      	ldr	r3, [r7, #20]
 8017900:	885b      	ldrh	r3, [r3, #2]
 8017902:	b29b      	uxth	r3, r3
 8017904:	4618      	mov	r0, r3
 8017906:	f7f7 fba3 	bl	800f050 <lwip_htons>
 801790a:	4603      	mov	r3, r0
 801790c:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801790e:	687b      	ldr	r3, [r7, #4]
 8017910:	891b      	ldrh	r3, [r3, #8]
 8017912:	89ba      	ldrh	r2, [r7, #12]
 8017914:	429a      	cmp	r2, r3
 8017916:	d204      	bcs.n	8017922 <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 8017918:	89bb      	ldrh	r3, [r7, #12]
 801791a:	4619      	mov	r1, r3
 801791c:	6878      	ldr	r0, [r7, #4]
 801791e:	f7f8 fe07 	bl	8010530 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8017922:	687b      	ldr	r3, [r7, #4]
 8017924:	895b      	ldrh	r3, [r3, #10]
 8017926:	89fa      	ldrh	r2, [r7, #14]
 8017928:	429a      	cmp	r2, r3
 801792a:	d807      	bhi.n	801793c <ip4_input+0x74>
 801792c:	687b      	ldr	r3, [r7, #4]
 801792e:	891b      	ldrh	r3, [r3, #8]
 8017930:	89ba      	ldrh	r2, [r7, #12]
 8017932:	429a      	cmp	r2, r3
 8017934:	d802      	bhi.n	801793c <ip4_input+0x74>
 8017936:	89fb      	ldrh	r3, [r7, #14]
 8017938:	2b13      	cmp	r3, #19
 801793a:	d804      	bhi.n	8017946 <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 801793c:	6878      	ldr	r0, [r7, #4]
 801793e:	f7f8 ff7d 	bl	801083c <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 8017942:	2300      	movs	r3, #0
 8017944:	e0db      	b.n	8017afe <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8017946:	697b      	ldr	r3, [r7, #20]
 8017948:	691b      	ldr	r3, [r3, #16]
 801794a:	4a6f      	ldr	r2, [pc, #444]	; (8017b08 <ip4_input+0x240>)
 801794c:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801794e:	697b      	ldr	r3, [r7, #20]
 8017950:	68db      	ldr	r3, [r3, #12]
 8017952:	4a6d      	ldr	r2, [pc, #436]	; (8017b08 <ip4_input+0x240>)
 8017954:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8017956:	4b6c      	ldr	r3, [pc, #432]	; (8017b08 <ip4_input+0x240>)
 8017958:	695b      	ldr	r3, [r3, #20]
 801795a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801795e:	2be0      	cmp	r3, #224	; 0xe0
 8017960:	d112      	bne.n	8017988 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8017962:	683b      	ldr	r3, [r7, #0]
 8017964:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8017968:	f003 0301 	and.w	r3, r3, #1
 801796c:	b2db      	uxtb	r3, r3
 801796e:	2b00      	cmp	r3, #0
 8017970:	d007      	beq.n	8017982 <ip4_input+0xba>
 8017972:	683b      	ldr	r3, [r7, #0]
 8017974:	3304      	adds	r3, #4
 8017976:	681b      	ldr	r3, [r3, #0]
 8017978:	2b00      	cmp	r3, #0
 801797a:	d002      	beq.n	8017982 <ip4_input+0xba>
      netif = inp;
 801797c:	683b      	ldr	r3, [r7, #0]
 801797e:	613b      	str	r3, [r7, #16]
 8017980:	e02a      	b.n	80179d8 <ip4_input+0x110>
    } else {
      netif = NULL;
 8017982:	2300      	movs	r3, #0
 8017984:	613b      	str	r3, [r7, #16]
 8017986:	e027      	b.n	80179d8 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 8017988:	6838      	ldr	r0, [r7, #0]
 801798a:	f7ff ff73 	bl	8017874 <ip4_input_accept>
 801798e:	4603      	mov	r3, r0
 8017990:	2b00      	cmp	r3, #0
 8017992:	d002      	beq.n	801799a <ip4_input+0xd2>
      netif = inp;
 8017994:	683b      	ldr	r3, [r7, #0]
 8017996:	613b      	str	r3, [r7, #16]
 8017998:	e01e      	b.n	80179d8 <ip4_input+0x110>
    } else {
      netif = NULL;
 801799a:	2300      	movs	r3, #0
 801799c:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801799e:	4b5a      	ldr	r3, [pc, #360]	; (8017b08 <ip4_input+0x240>)
 80179a0:	695b      	ldr	r3, [r3, #20]
 80179a2:	b2db      	uxtb	r3, r3
 80179a4:	2b7f      	cmp	r3, #127	; 0x7f
 80179a6:	d017      	beq.n	80179d8 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 80179a8:	4b58      	ldr	r3, [pc, #352]	; (8017b0c <ip4_input+0x244>)
 80179aa:	681b      	ldr	r3, [r3, #0]
 80179ac:	613b      	str	r3, [r7, #16]
 80179ae:	e00e      	b.n	80179ce <ip4_input+0x106>
          if (netif == inp) {
 80179b0:	693a      	ldr	r2, [r7, #16]
 80179b2:	683b      	ldr	r3, [r7, #0]
 80179b4:	429a      	cmp	r2, r3
 80179b6:	d006      	beq.n	80179c6 <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 80179b8:	6938      	ldr	r0, [r7, #16]
 80179ba:	f7ff ff5b 	bl	8017874 <ip4_input_accept>
 80179be:	4603      	mov	r3, r0
 80179c0:	2b00      	cmp	r3, #0
 80179c2:	d108      	bne.n	80179d6 <ip4_input+0x10e>
 80179c4:	e000      	b.n	80179c8 <ip4_input+0x100>
            continue;
 80179c6:	bf00      	nop
        NETIF_FOREACH(netif) {
 80179c8:	693b      	ldr	r3, [r7, #16]
 80179ca:	681b      	ldr	r3, [r3, #0]
 80179cc:	613b      	str	r3, [r7, #16]
 80179ce:	693b      	ldr	r3, [r7, #16]
 80179d0:	2b00      	cmp	r3, #0
 80179d2:	d1ed      	bne.n	80179b0 <ip4_input+0xe8>
 80179d4:	e000      	b.n	80179d8 <ip4_input+0x110>
            break;
 80179d6:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 80179d8:	4b4b      	ldr	r3, [pc, #300]	; (8017b08 <ip4_input+0x240>)
 80179da:	691b      	ldr	r3, [r3, #16]
 80179dc:	6839      	ldr	r1, [r7, #0]
 80179de:	4618      	mov	r0, r3
 80179e0:	f000 f96e 	bl	8017cc0 <ip4_addr_isbroadcast_u32>
 80179e4:	4603      	mov	r3, r0
 80179e6:	2b00      	cmp	r3, #0
 80179e8:	d105      	bne.n	80179f6 <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 80179ea:	4b47      	ldr	r3, [pc, #284]	; (8017b08 <ip4_input+0x240>)
 80179ec:	691b      	ldr	r3, [r3, #16]
 80179ee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 80179f2:	2be0      	cmp	r3, #224	; 0xe0
 80179f4:	d104      	bne.n	8017a00 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 80179f6:	6878      	ldr	r0, [r7, #4]
 80179f8:	f7f8 ff20 	bl	801083c <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 80179fc:	2300      	movs	r3, #0
 80179fe:	e07e      	b.n	8017afe <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8017a00:	693b      	ldr	r3, [r7, #16]
 8017a02:	2b00      	cmp	r3, #0
 8017a04:	d104      	bne.n	8017a10 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8017a06:	6878      	ldr	r0, [r7, #4]
 8017a08:	f7f8 ff18 	bl	801083c <pbuf_free>
    return ERR_OK;
 8017a0c:	2300      	movs	r3, #0
 8017a0e:	e076      	b.n	8017afe <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8017a10:	697b      	ldr	r3, [r7, #20]
 8017a12:	88db      	ldrh	r3, [r3, #6]
 8017a14:	b29b      	uxth	r3, r3
 8017a16:	461a      	mov	r2, r3
 8017a18:	f64f 733f 	movw	r3, #65343	; 0xff3f
 8017a1c:	4013      	ands	r3, r2
 8017a1e:	2b00      	cmp	r3, #0
 8017a20:	d00b      	beq.n	8017a3a <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 8017a22:	6878      	ldr	r0, [r7, #4]
 8017a24:	f000 fc92 	bl	801834c <ip4_reass>
 8017a28:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8017a2a:	687b      	ldr	r3, [r7, #4]
 8017a2c:	2b00      	cmp	r3, #0
 8017a2e:	d101      	bne.n	8017a34 <ip4_input+0x16c>
      return ERR_OK;
 8017a30:	2300      	movs	r3, #0
 8017a32:	e064      	b.n	8017afe <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 8017a34:	687b      	ldr	r3, [r7, #4]
 8017a36:	685b      	ldr	r3, [r3, #4]
 8017a38:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8017a3a:	4a33      	ldr	r2, [pc, #204]	; (8017b08 <ip4_input+0x240>)
 8017a3c:	693b      	ldr	r3, [r7, #16]
 8017a3e:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8017a40:	4a31      	ldr	r2, [pc, #196]	; (8017b08 <ip4_input+0x240>)
 8017a42:	683b      	ldr	r3, [r7, #0]
 8017a44:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8017a46:	4a30      	ldr	r2, [pc, #192]	; (8017b08 <ip4_input+0x240>)
 8017a48:	697b      	ldr	r3, [r7, #20]
 8017a4a:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8017a4c:	697b      	ldr	r3, [r7, #20]
 8017a4e:	781b      	ldrb	r3, [r3, #0]
 8017a50:	f003 030f 	and.w	r3, r3, #15
 8017a54:	b2db      	uxtb	r3, r3
 8017a56:	009b      	lsls	r3, r3, #2
 8017a58:	b2db      	uxtb	r3, r3
 8017a5a:	b29a      	uxth	r2, r3
 8017a5c:	4b2a      	ldr	r3, [pc, #168]	; (8017b08 <ip4_input+0x240>)
 8017a5e:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 8017a60:	89fb      	ldrh	r3, [r7, #14]
 8017a62:	4619      	mov	r1, r3
 8017a64:	6878      	ldr	r0, [r7, #4]
 8017a66:	f7f8 fe63 	bl	8010730 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8017a6a:	697b      	ldr	r3, [r7, #20]
 8017a6c:	7a5b      	ldrb	r3, [r3, #9]
 8017a6e:	2b11      	cmp	r3, #17
 8017a70:	d006      	beq.n	8017a80 <ip4_input+0x1b8>
 8017a72:	2b11      	cmp	r3, #17
 8017a74:	dc13      	bgt.n	8017a9e <ip4_input+0x1d6>
 8017a76:	2b01      	cmp	r3, #1
 8017a78:	d00c      	beq.n	8017a94 <ip4_input+0x1cc>
 8017a7a:	2b06      	cmp	r3, #6
 8017a7c:	d005      	beq.n	8017a8a <ip4_input+0x1c2>
 8017a7e:	e00e      	b.n	8017a9e <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 8017a80:	6839      	ldr	r1, [r7, #0]
 8017a82:	6878      	ldr	r0, [r7, #4]
 8017a84:	f7fe fc42 	bl	801630c <udp_input>
        break;
 8017a88:	e026      	b.n	8017ad8 <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 8017a8a:	6839      	ldr	r1, [r7, #0]
 8017a8c:	6878      	ldr	r0, [r7, #4]
 8017a8e:	f7fa fcfd 	bl	801248c <tcp_input>
        break;
 8017a92:	e021      	b.n	8017ad8 <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8017a94:	6839      	ldr	r1, [r7, #0]
 8017a96:	6878      	ldr	r0, [r7, #4]
 8017a98:	f7ff fcc8 	bl	801742c <icmp_input>
        break;
 8017a9c:	e01c      	b.n	8017ad8 <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8017a9e:	4b1a      	ldr	r3, [pc, #104]	; (8017b08 <ip4_input+0x240>)
 8017aa0:	695b      	ldr	r3, [r3, #20]
 8017aa2:	6939      	ldr	r1, [r7, #16]
 8017aa4:	4618      	mov	r0, r3
 8017aa6:	f000 f90b 	bl	8017cc0 <ip4_addr_isbroadcast_u32>
 8017aaa:	4603      	mov	r3, r0
 8017aac:	2b00      	cmp	r3, #0
 8017aae:	d10f      	bne.n	8017ad0 <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8017ab0:	4b15      	ldr	r3, [pc, #84]	; (8017b08 <ip4_input+0x240>)
 8017ab2:	695b      	ldr	r3, [r3, #20]
 8017ab4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8017ab8:	2be0      	cmp	r3, #224	; 0xe0
 8017aba:	d009      	beq.n	8017ad0 <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8017abc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8017ac0:	4619      	mov	r1, r3
 8017ac2:	6878      	ldr	r0, [r7, #4]
 8017ac4:	f7f8 fea7 	bl	8010816 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8017ac8:	2102      	movs	r1, #2
 8017aca:	6878      	ldr	r0, [r7, #4]
 8017acc:	f7ff fdce 	bl	801766c <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8017ad0:	6878      	ldr	r0, [r7, #4]
 8017ad2:	f7f8 feb3 	bl	801083c <pbuf_free>
        break;
 8017ad6:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8017ad8:	4b0b      	ldr	r3, [pc, #44]	; (8017b08 <ip4_input+0x240>)
 8017ada:	2200      	movs	r2, #0
 8017adc:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8017ade:	4b0a      	ldr	r3, [pc, #40]	; (8017b08 <ip4_input+0x240>)
 8017ae0:	2200      	movs	r2, #0
 8017ae2:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8017ae4:	4b08      	ldr	r3, [pc, #32]	; (8017b08 <ip4_input+0x240>)
 8017ae6:	2200      	movs	r2, #0
 8017ae8:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8017aea:	4b07      	ldr	r3, [pc, #28]	; (8017b08 <ip4_input+0x240>)
 8017aec:	2200      	movs	r2, #0
 8017aee:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8017af0:	4b05      	ldr	r3, [pc, #20]	; (8017b08 <ip4_input+0x240>)
 8017af2:	2200      	movs	r2, #0
 8017af4:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8017af6:	4b04      	ldr	r3, [pc, #16]	; (8017b08 <ip4_input+0x240>)
 8017af8:	2200      	movs	r2, #0
 8017afa:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8017afc:	2300      	movs	r3, #0
}
 8017afe:	4618      	mov	r0, r3
 8017b00:	3718      	adds	r7, #24
 8017b02:	46bd      	mov	sp, r7
 8017b04:	bd80      	pop	{r7, pc}
 8017b06:	bf00      	nop
 8017b08:	200051ac 	.word	0x200051ac
 8017b0c:	200080bc 	.word	0x200080bc

08017b10 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 8017b10:	b580      	push	{r7, lr}
 8017b12:	b08a      	sub	sp, #40	; 0x28
 8017b14:	af04      	add	r7, sp, #16
 8017b16:	60f8      	str	r0, [r7, #12]
 8017b18:	60b9      	str	r1, [r7, #8]
 8017b1a:	607a      	str	r2, [r7, #4]
 8017b1c:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8017b1e:	68bb      	ldr	r3, [r7, #8]
 8017b20:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8017b22:	687b      	ldr	r3, [r7, #4]
 8017b24:	2b00      	cmp	r3, #0
 8017b26:	d009      	beq.n	8017b3c <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8017b28:	68bb      	ldr	r3, [r7, #8]
 8017b2a:	2b00      	cmp	r3, #0
 8017b2c:	d003      	beq.n	8017b36 <ip4_output_if+0x26>
 8017b2e:	68bb      	ldr	r3, [r7, #8]
 8017b30:	681b      	ldr	r3, [r3, #0]
 8017b32:	2b00      	cmp	r3, #0
 8017b34:	d102      	bne.n	8017b3c <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 8017b36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017b38:	3304      	adds	r3, #4
 8017b3a:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8017b3c:	78fa      	ldrb	r2, [r7, #3]
 8017b3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017b40:	9302      	str	r3, [sp, #8]
 8017b42:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8017b46:	9301      	str	r3, [sp, #4]
 8017b48:	f897 3020 	ldrb.w	r3, [r7, #32]
 8017b4c:	9300      	str	r3, [sp, #0]
 8017b4e:	4613      	mov	r3, r2
 8017b50:	687a      	ldr	r2, [r7, #4]
 8017b52:	6979      	ldr	r1, [r7, #20]
 8017b54:	68f8      	ldr	r0, [r7, #12]
 8017b56:	f000 f805 	bl	8017b64 <ip4_output_if_src>
 8017b5a:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8017b5c:	4618      	mov	r0, r3
 8017b5e:	3718      	adds	r7, #24
 8017b60:	46bd      	mov	sp, r7
 8017b62:	bd80      	pop	{r7, pc}

08017b64 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8017b64:	b580      	push	{r7, lr}
 8017b66:	b088      	sub	sp, #32
 8017b68:	af00      	add	r7, sp, #0
 8017b6a:	60f8      	str	r0, [r7, #12]
 8017b6c:	60b9      	str	r1, [r7, #8]
 8017b6e:	607a      	str	r2, [r7, #4]
 8017b70:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8017b72:	68fb      	ldr	r3, [r7, #12]
 8017b74:	7b9b      	ldrb	r3, [r3, #14]
 8017b76:	2b01      	cmp	r3, #1
 8017b78:	d006      	beq.n	8017b88 <ip4_output_if_src+0x24>
 8017b7a:	4b4b      	ldr	r3, [pc, #300]	; (8017ca8 <ip4_output_if_src+0x144>)
 8017b7c:	f44f 7255 	mov.w	r2, #852	; 0x354
 8017b80:	494a      	ldr	r1, [pc, #296]	; (8017cac <ip4_output_if_src+0x148>)
 8017b82:	484b      	ldr	r0, [pc, #300]	; (8017cb0 <ip4_output_if_src+0x14c>)
 8017b84:	f001 fd2c 	bl	80195e0 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8017b88:	687b      	ldr	r3, [r7, #4]
 8017b8a:	2b00      	cmp	r3, #0
 8017b8c:	d060      	beq.n	8017c50 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8017b8e:	2314      	movs	r3, #20
 8017b90:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 8017b92:	2114      	movs	r1, #20
 8017b94:	68f8      	ldr	r0, [r7, #12]
 8017b96:	f7f8 fdbb 	bl	8010710 <pbuf_add_header>
 8017b9a:	4603      	mov	r3, r0
 8017b9c:	2b00      	cmp	r3, #0
 8017b9e:	d002      	beq.n	8017ba6 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8017ba0:	f06f 0301 	mvn.w	r3, #1
 8017ba4:	e07c      	b.n	8017ca0 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8017ba6:	68fb      	ldr	r3, [r7, #12]
 8017ba8:	685b      	ldr	r3, [r3, #4]
 8017baa:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8017bac:	68fb      	ldr	r3, [r7, #12]
 8017bae:	895b      	ldrh	r3, [r3, #10]
 8017bb0:	2b13      	cmp	r3, #19
 8017bb2:	d806      	bhi.n	8017bc2 <ip4_output_if_src+0x5e>
 8017bb4:	4b3c      	ldr	r3, [pc, #240]	; (8017ca8 <ip4_output_if_src+0x144>)
 8017bb6:	f44f 7262 	mov.w	r2, #904	; 0x388
 8017bba:	493e      	ldr	r1, [pc, #248]	; (8017cb4 <ip4_output_if_src+0x150>)
 8017bbc:	483c      	ldr	r0, [pc, #240]	; (8017cb0 <ip4_output_if_src+0x14c>)
 8017bbe:	f001 fd0f 	bl	80195e0 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8017bc2:	69fb      	ldr	r3, [r7, #28]
 8017bc4:	78fa      	ldrb	r2, [r7, #3]
 8017bc6:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8017bc8:	69fb      	ldr	r3, [r7, #28]
 8017bca:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8017bce:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8017bd0:	687b      	ldr	r3, [r7, #4]
 8017bd2:	681a      	ldr	r2, [r3, #0]
 8017bd4:	69fb      	ldr	r3, [r7, #28]
 8017bd6:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8017bd8:	8b7b      	ldrh	r3, [r7, #26]
 8017bda:	089b      	lsrs	r3, r3, #2
 8017bdc:	b29b      	uxth	r3, r3
 8017bde:	b2db      	uxtb	r3, r3
 8017be0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017be4:	b2da      	uxtb	r2, r3
 8017be6:	69fb      	ldr	r3, [r7, #28]
 8017be8:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8017bea:	69fb      	ldr	r3, [r7, #28]
 8017bec:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8017bf0:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8017bf2:	68fb      	ldr	r3, [r7, #12]
 8017bf4:	891b      	ldrh	r3, [r3, #8]
 8017bf6:	4618      	mov	r0, r3
 8017bf8:	f7f7 fa2a 	bl	800f050 <lwip_htons>
 8017bfc:	4603      	mov	r3, r0
 8017bfe:	461a      	mov	r2, r3
 8017c00:	69fb      	ldr	r3, [r7, #28]
 8017c02:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8017c04:	69fb      	ldr	r3, [r7, #28]
 8017c06:	2200      	movs	r2, #0
 8017c08:	719a      	strb	r2, [r3, #6]
 8017c0a:	2200      	movs	r2, #0
 8017c0c:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8017c0e:	4b2a      	ldr	r3, [pc, #168]	; (8017cb8 <ip4_output_if_src+0x154>)
 8017c10:	881b      	ldrh	r3, [r3, #0]
 8017c12:	4618      	mov	r0, r3
 8017c14:	f7f7 fa1c 	bl	800f050 <lwip_htons>
 8017c18:	4603      	mov	r3, r0
 8017c1a:	461a      	mov	r2, r3
 8017c1c:	69fb      	ldr	r3, [r7, #28]
 8017c1e:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8017c20:	4b25      	ldr	r3, [pc, #148]	; (8017cb8 <ip4_output_if_src+0x154>)
 8017c22:	881b      	ldrh	r3, [r3, #0]
 8017c24:	3301      	adds	r3, #1
 8017c26:	b29a      	uxth	r2, r3
 8017c28:	4b23      	ldr	r3, [pc, #140]	; (8017cb8 <ip4_output_if_src+0x154>)
 8017c2a:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8017c2c:	68bb      	ldr	r3, [r7, #8]
 8017c2e:	2b00      	cmp	r3, #0
 8017c30:	d104      	bne.n	8017c3c <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8017c32:	4b22      	ldr	r3, [pc, #136]	; (8017cbc <ip4_output_if_src+0x158>)
 8017c34:	681a      	ldr	r2, [r3, #0]
 8017c36:	69fb      	ldr	r3, [r7, #28]
 8017c38:	60da      	str	r2, [r3, #12]
 8017c3a:	e003      	b.n	8017c44 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8017c3c:	68bb      	ldr	r3, [r7, #8]
 8017c3e:	681a      	ldr	r2, [r3, #0]
 8017c40:	69fb      	ldr	r3, [r7, #28]
 8017c42:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8017c44:	69fb      	ldr	r3, [r7, #28]
 8017c46:	2200      	movs	r2, #0
 8017c48:	729a      	strb	r2, [r3, #10]
 8017c4a:	2200      	movs	r2, #0
 8017c4c:	72da      	strb	r2, [r3, #11]
 8017c4e:	e00f      	b.n	8017c70 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 8017c50:	68fb      	ldr	r3, [r7, #12]
 8017c52:	895b      	ldrh	r3, [r3, #10]
 8017c54:	2b13      	cmp	r3, #19
 8017c56:	d802      	bhi.n	8017c5e <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8017c58:	f06f 0301 	mvn.w	r3, #1
 8017c5c:	e020      	b.n	8017ca0 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8017c5e:	68fb      	ldr	r3, [r7, #12]
 8017c60:	685b      	ldr	r3, [r3, #4]
 8017c62:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8017c64:	69fb      	ldr	r3, [r7, #28]
 8017c66:	691b      	ldr	r3, [r3, #16]
 8017c68:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8017c6a:	f107 0314 	add.w	r3, r7, #20
 8017c6e:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8017c70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017c72:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8017c74:	2b00      	cmp	r3, #0
 8017c76:	d00c      	beq.n	8017c92 <ip4_output_if_src+0x12e>
 8017c78:	68fb      	ldr	r3, [r7, #12]
 8017c7a:	891a      	ldrh	r2, [r3, #8]
 8017c7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017c7e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8017c80:	429a      	cmp	r2, r3
 8017c82:	d906      	bls.n	8017c92 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 8017c84:	687a      	ldr	r2, [r7, #4]
 8017c86:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8017c88:	68f8      	ldr	r0, [r7, #12]
 8017c8a:	f000 fd53 	bl	8018734 <ip4_frag>
 8017c8e:	4603      	mov	r3, r0
 8017c90:	e006      	b.n	8017ca0 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8017c92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017c94:	695b      	ldr	r3, [r3, #20]
 8017c96:	687a      	ldr	r2, [r7, #4]
 8017c98:	68f9      	ldr	r1, [r7, #12]
 8017c9a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017c9c:	4798      	blx	r3
 8017c9e:	4603      	mov	r3, r0
}
 8017ca0:	4618      	mov	r0, r3
 8017ca2:	3720      	adds	r7, #32
 8017ca4:	46bd      	mov	sp, r7
 8017ca6:	bd80      	pop	{r7, pc}
 8017ca8:	0801e4e4 	.word	0x0801e4e4
 8017cac:	0801e518 	.word	0x0801e518
 8017cb0:	0801e524 	.word	0x0801e524
 8017cb4:	0801e54c 	.word	0x0801e54c
 8017cb8:	2000821a 	.word	0x2000821a
 8017cbc:	0801e96c 	.word	0x0801e96c

08017cc0 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8017cc0:	b480      	push	{r7}
 8017cc2:	b085      	sub	sp, #20
 8017cc4:	af00      	add	r7, sp, #0
 8017cc6:	6078      	str	r0, [r7, #4]
 8017cc8:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8017cca:	687b      	ldr	r3, [r7, #4]
 8017ccc:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8017cce:	687b      	ldr	r3, [r7, #4]
 8017cd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017cd4:	d002      	beq.n	8017cdc <ip4_addr_isbroadcast_u32+0x1c>
 8017cd6:	687b      	ldr	r3, [r7, #4]
 8017cd8:	2b00      	cmp	r3, #0
 8017cda:	d101      	bne.n	8017ce0 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8017cdc:	2301      	movs	r3, #1
 8017cde:	e02a      	b.n	8017d36 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8017ce0:	683b      	ldr	r3, [r7, #0]
 8017ce2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8017ce6:	f003 0302 	and.w	r3, r3, #2
 8017cea:	2b00      	cmp	r3, #0
 8017cec:	d101      	bne.n	8017cf2 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8017cee:	2300      	movs	r3, #0
 8017cf0:	e021      	b.n	8017d36 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8017cf2:	683b      	ldr	r3, [r7, #0]
 8017cf4:	3304      	adds	r3, #4
 8017cf6:	681b      	ldr	r3, [r3, #0]
 8017cf8:	687a      	ldr	r2, [r7, #4]
 8017cfa:	429a      	cmp	r2, r3
 8017cfc:	d101      	bne.n	8017d02 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8017cfe:	2300      	movs	r3, #0
 8017d00:	e019      	b.n	8017d36 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8017d02:	68fa      	ldr	r2, [r7, #12]
 8017d04:	683b      	ldr	r3, [r7, #0]
 8017d06:	3304      	adds	r3, #4
 8017d08:	681b      	ldr	r3, [r3, #0]
 8017d0a:	405a      	eors	r2, r3
 8017d0c:	683b      	ldr	r3, [r7, #0]
 8017d0e:	3308      	adds	r3, #8
 8017d10:	681b      	ldr	r3, [r3, #0]
 8017d12:	4013      	ands	r3, r2
 8017d14:	2b00      	cmp	r3, #0
 8017d16:	d10d      	bne.n	8017d34 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8017d18:	683b      	ldr	r3, [r7, #0]
 8017d1a:	3308      	adds	r3, #8
 8017d1c:	681b      	ldr	r3, [r3, #0]
 8017d1e:	43da      	mvns	r2, r3
 8017d20:	687b      	ldr	r3, [r7, #4]
 8017d22:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8017d24:	683b      	ldr	r3, [r7, #0]
 8017d26:	3308      	adds	r3, #8
 8017d28:	681b      	ldr	r3, [r3, #0]
 8017d2a:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8017d2c:	429a      	cmp	r2, r3
 8017d2e:	d101      	bne.n	8017d34 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8017d30:	2301      	movs	r3, #1
 8017d32:	e000      	b.n	8017d36 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8017d34:	2300      	movs	r3, #0
  }
}
 8017d36:	4618      	mov	r0, r3
 8017d38:	3714      	adds	r7, #20
 8017d3a:	46bd      	mov	sp, r7
 8017d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017d40:	4770      	bx	lr
	...

08017d44 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8017d44:	b580      	push	{r7, lr}
 8017d46:	b084      	sub	sp, #16
 8017d48:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8017d4a:	2300      	movs	r3, #0
 8017d4c:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8017d4e:	4b12      	ldr	r3, [pc, #72]	; (8017d98 <ip_reass_tmr+0x54>)
 8017d50:	681b      	ldr	r3, [r3, #0]
 8017d52:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8017d54:	e018      	b.n	8017d88 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8017d56:	68fb      	ldr	r3, [r7, #12]
 8017d58:	7fdb      	ldrb	r3, [r3, #31]
 8017d5a:	2b00      	cmp	r3, #0
 8017d5c:	d00b      	beq.n	8017d76 <ip_reass_tmr+0x32>
      r->timer--;
 8017d5e:	68fb      	ldr	r3, [r7, #12]
 8017d60:	7fdb      	ldrb	r3, [r3, #31]
 8017d62:	3b01      	subs	r3, #1
 8017d64:	b2da      	uxtb	r2, r3
 8017d66:	68fb      	ldr	r3, [r7, #12]
 8017d68:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 8017d6a:	68fb      	ldr	r3, [r7, #12]
 8017d6c:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8017d6e:	68fb      	ldr	r3, [r7, #12]
 8017d70:	681b      	ldr	r3, [r3, #0]
 8017d72:	60fb      	str	r3, [r7, #12]
 8017d74:	e008      	b.n	8017d88 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 8017d76:	68fb      	ldr	r3, [r7, #12]
 8017d78:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 8017d7a:	68fb      	ldr	r3, [r7, #12]
 8017d7c:	681b      	ldr	r3, [r3, #0]
 8017d7e:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8017d80:	68b9      	ldr	r1, [r7, #8]
 8017d82:	6878      	ldr	r0, [r7, #4]
 8017d84:	f000 f80a 	bl	8017d9c <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8017d88:	68fb      	ldr	r3, [r7, #12]
 8017d8a:	2b00      	cmp	r3, #0
 8017d8c:	d1e3      	bne.n	8017d56 <ip_reass_tmr+0x12>
    }
  }
}
 8017d8e:	bf00      	nop
 8017d90:	bf00      	nop
 8017d92:	3710      	adds	r7, #16
 8017d94:	46bd      	mov	sp, r7
 8017d96:	bd80      	pop	{r7, pc}
 8017d98:	2000821c 	.word	0x2000821c

08017d9c <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8017d9c:	b580      	push	{r7, lr}
 8017d9e:	b088      	sub	sp, #32
 8017da0:	af00      	add	r7, sp, #0
 8017da2:	6078      	str	r0, [r7, #4]
 8017da4:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 8017da6:	2300      	movs	r3, #0
 8017da8:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 8017daa:	683a      	ldr	r2, [r7, #0]
 8017dac:	687b      	ldr	r3, [r7, #4]
 8017dae:	429a      	cmp	r2, r3
 8017db0:	d105      	bne.n	8017dbe <ip_reass_free_complete_datagram+0x22>
 8017db2:	4b45      	ldr	r3, [pc, #276]	; (8017ec8 <ip_reass_free_complete_datagram+0x12c>)
 8017db4:	22ab      	movs	r2, #171	; 0xab
 8017db6:	4945      	ldr	r1, [pc, #276]	; (8017ecc <ip_reass_free_complete_datagram+0x130>)
 8017db8:	4845      	ldr	r0, [pc, #276]	; (8017ed0 <ip_reass_free_complete_datagram+0x134>)
 8017dba:	f001 fc11 	bl	80195e0 <iprintf>
  if (prev != NULL) {
 8017dbe:	683b      	ldr	r3, [r7, #0]
 8017dc0:	2b00      	cmp	r3, #0
 8017dc2:	d00a      	beq.n	8017dda <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8017dc4:	683b      	ldr	r3, [r7, #0]
 8017dc6:	681b      	ldr	r3, [r3, #0]
 8017dc8:	687a      	ldr	r2, [r7, #4]
 8017dca:	429a      	cmp	r2, r3
 8017dcc:	d005      	beq.n	8017dda <ip_reass_free_complete_datagram+0x3e>
 8017dce:	4b3e      	ldr	r3, [pc, #248]	; (8017ec8 <ip_reass_free_complete_datagram+0x12c>)
 8017dd0:	22ad      	movs	r2, #173	; 0xad
 8017dd2:	4940      	ldr	r1, [pc, #256]	; (8017ed4 <ip_reass_free_complete_datagram+0x138>)
 8017dd4:	483e      	ldr	r0, [pc, #248]	; (8017ed0 <ip_reass_free_complete_datagram+0x134>)
 8017dd6:	f001 fc03 	bl	80195e0 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8017dda:	687b      	ldr	r3, [r7, #4]
 8017ddc:	685b      	ldr	r3, [r3, #4]
 8017dde:	685b      	ldr	r3, [r3, #4]
 8017de0:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8017de2:	697b      	ldr	r3, [r7, #20]
 8017de4:	889b      	ldrh	r3, [r3, #4]
 8017de6:	b29b      	uxth	r3, r3
 8017de8:	2b00      	cmp	r3, #0
 8017dea:	d12a      	bne.n	8017e42 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8017dec:	687b      	ldr	r3, [r7, #4]
 8017dee:	685b      	ldr	r3, [r3, #4]
 8017df0:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8017df2:	697b      	ldr	r3, [r7, #20]
 8017df4:	681a      	ldr	r2, [r3, #0]
 8017df6:	687b      	ldr	r3, [r7, #4]
 8017df8:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8017dfa:	69bb      	ldr	r3, [r7, #24]
 8017dfc:	6858      	ldr	r0, [r3, #4]
 8017dfe:	687b      	ldr	r3, [r7, #4]
 8017e00:	3308      	adds	r3, #8
 8017e02:	2214      	movs	r2, #20
 8017e04:	4619      	mov	r1, r3
 8017e06:	f001 fdba 	bl	801997e <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8017e0a:	2101      	movs	r1, #1
 8017e0c:	69b8      	ldr	r0, [r7, #24]
 8017e0e:	f7ff fc3d 	bl	801768c <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8017e12:	69b8      	ldr	r0, [r7, #24]
 8017e14:	f7f8 fd9a 	bl	801094c <pbuf_clen>
 8017e18:	4603      	mov	r3, r0
 8017e1a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8017e1c:	8bfa      	ldrh	r2, [r7, #30]
 8017e1e:	8a7b      	ldrh	r3, [r7, #18]
 8017e20:	4413      	add	r3, r2
 8017e22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8017e26:	db05      	blt.n	8017e34 <ip_reass_free_complete_datagram+0x98>
 8017e28:	4b27      	ldr	r3, [pc, #156]	; (8017ec8 <ip_reass_free_complete_datagram+0x12c>)
 8017e2a:	22bc      	movs	r2, #188	; 0xbc
 8017e2c:	492a      	ldr	r1, [pc, #168]	; (8017ed8 <ip_reass_free_complete_datagram+0x13c>)
 8017e2e:	4828      	ldr	r0, [pc, #160]	; (8017ed0 <ip_reass_free_complete_datagram+0x134>)
 8017e30:	f001 fbd6 	bl	80195e0 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8017e34:	8bfa      	ldrh	r2, [r7, #30]
 8017e36:	8a7b      	ldrh	r3, [r7, #18]
 8017e38:	4413      	add	r3, r2
 8017e3a:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8017e3c:	69b8      	ldr	r0, [r7, #24]
 8017e3e:	f7f8 fcfd 	bl	801083c <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 8017e42:	687b      	ldr	r3, [r7, #4]
 8017e44:	685b      	ldr	r3, [r3, #4]
 8017e46:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8017e48:	e01f      	b.n	8017e8a <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 8017e4a:	69bb      	ldr	r3, [r7, #24]
 8017e4c:	685b      	ldr	r3, [r3, #4]
 8017e4e:	617b      	str	r3, [r7, #20]
    pcur = p;
 8017e50:	69bb      	ldr	r3, [r7, #24]
 8017e52:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8017e54:	697b      	ldr	r3, [r7, #20]
 8017e56:	681b      	ldr	r3, [r3, #0]
 8017e58:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 8017e5a:	68f8      	ldr	r0, [r7, #12]
 8017e5c:	f7f8 fd76 	bl	801094c <pbuf_clen>
 8017e60:	4603      	mov	r3, r0
 8017e62:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8017e64:	8bfa      	ldrh	r2, [r7, #30]
 8017e66:	8a7b      	ldrh	r3, [r7, #18]
 8017e68:	4413      	add	r3, r2
 8017e6a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8017e6e:	db05      	blt.n	8017e7c <ip_reass_free_complete_datagram+0xe0>
 8017e70:	4b15      	ldr	r3, [pc, #84]	; (8017ec8 <ip_reass_free_complete_datagram+0x12c>)
 8017e72:	22cc      	movs	r2, #204	; 0xcc
 8017e74:	4918      	ldr	r1, [pc, #96]	; (8017ed8 <ip_reass_free_complete_datagram+0x13c>)
 8017e76:	4816      	ldr	r0, [pc, #88]	; (8017ed0 <ip_reass_free_complete_datagram+0x134>)
 8017e78:	f001 fbb2 	bl	80195e0 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8017e7c:	8bfa      	ldrh	r2, [r7, #30]
 8017e7e:	8a7b      	ldrh	r3, [r7, #18]
 8017e80:	4413      	add	r3, r2
 8017e82:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8017e84:	68f8      	ldr	r0, [r7, #12]
 8017e86:	f7f8 fcd9 	bl	801083c <pbuf_free>
  while (p != NULL) {
 8017e8a:	69bb      	ldr	r3, [r7, #24]
 8017e8c:	2b00      	cmp	r3, #0
 8017e8e:	d1dc      	bne.n	8017e4a <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8017e90:	6839      	ldr	r1, [r7, #0]
 8017e92:	6878      	ldr	r0, [r7, #4]
 8017e94:	f000 f8c2 	bl	801801c <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8017e98:	4b10      	ldr	r3, [pc, #64]	; (8017edc <ip_reass_free_complete_datagram+0x140>)
 8017e9a:	881b      	ldrh	r3, [r3, #0]
 8017e9c:	8bfa      	ldrh	r2, [r7, #30]
 8017e9e:	429a      	cmp	r2, r3
 8017ea0:	d905      	bls.n	8017eae <ip_reass_free_complete_datagram+0x112>
 8017ea2:	4b09      	ldr	r3, [pc, #36]	; (8017ec8 <ip_reass_free_complete_datagram+0x12c>)
 8017ea4:	22d2      	movs	r2, #210	; 0xd2
 8017ea6:	490e      	ldr	r1, [pc, #56]	; (8017ee0 <ip_reass_free_complete_datagram+0x144>)
 8017ea8:	4809      	ldr	r0, [pc, #36]	; (8017ed0 <ip_reass_free_complete_datagram+0x134>)
 8017eaa:	f001 fb99 	bl	80195e0 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8017eae:	4b0b      	ldr	r3, [pc, #44]	; (8017edc <ip_reass_free_complete_datagram+0x140>)
 8017eb0:	881a      	ldrh	r2, [r3, #0]
 8017eb2:	8bfb      	ldrh	r3, [r7, #30]
 8017eb4:	1ad3      	subs	r3, r2, r3
 8017eb6:	b29a      	uxth	r2, r3
 8017eb8:	4b08      	ldr	r3, [pc, #32]	; (8017edc <ip_reass_free_complete_datagram+0x140>)
 8017eba:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8017ebc:	8bfb      	ldrh	r3, [r7, #30]
}
 8017ebe:	4618      	mov	r0, r3
 8017ec0:	3720      	adds	r7, #32
 8017ec2:	46bd      	mov	sp, r7
 8017ec4:	bd80      	pop	{r7, pc}
 8017ec6:	bf00      	nop
 8017ec8:	0801e57c 	.word	0x0801e57c
 8017ecc:	0801e5b8 	.word	0x0801e5b8
 8017ed0:	0801e5c4 	.word	0x0801e5c4
 8017ed4:	0801e5ec 	.word	0x0801e5ec
 8017ed8:	0801e600 	.word	0x0801e600
 8017edc:	20008220 	.word	0x20008220
 8017ee0:	0801e620 	.word	0x0801e620

08017ee4 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8017ee4:	b580      	push	{r7, lr}
 8017ee6:	b08a      	sub	sp, #40	; 0x28
 8017ee8:	af00      	add	r7, sp, #0
 8017eea:	6078      	str	r0, [r7, #4]
 8017eec:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 8017eee:	2300      	movs	r3, #0
 8017ef0:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 8017ef2:	2300      	movs	r3, #0
 8017ef4:	623b      	str	r3, [r7, #32]
    prev = NULL;
 8017ef6:	2300      	movs	r3, #0
 8017ef8:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 8017efa:	2300      	movs	r3, #0
 8017efc:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 8017efe:	2300      	movs	r3, #0
 8017f00:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 8017f02:	4b28      	ldr	r3, [pc, #160]	; (8017fa4 <ip_reass_remove_oldest_datagram+0xc0>)
 8017f04:	681b      	ldr	r3, [r3, #0]
 8017f06:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8017f08:	e030      	b.n	8017f6c <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8017f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017f0c:	695a      	ldr	r2, [r3, #20]
 8017f0e:	687b      	ldr	r3, [r7, #4]
 8017f10:	68db      	ldr	r3, [r3, #12]
 8017f12:	429a      	cmp	r2, r3
 8017f14:	d10c      	bne.n	8017f30 <ip_reass_remove_oldest_datagram+0x4c>
 8017f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017f18:	699a      	ldr	r2, [r3, #24]
 8017f1a:	687b      	ldr	r3, [r7, #4]
 8017f1c:	691b      	ldr	r3, [r3, #16]
 8017f1e:	429a      	cmp	r2, r3
 8017f20:	d106      	bne.n	8017f30 <ip_reass_remove_oldest_datagram+0x4c>
 8017f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017f24:	899a      	ldrh	r2, [r3, #12]
 8017f26:	687b      	ldr	r3, [r7, #4]
 8017f28:	889b      	ldrh	r3, [r3, #4]
 8017f2a:	b29b      	uxth	r3, r3
 8017f2c:	429a      	cmp	r2, r3
 8017f2e:	d014      	beq.n	8017f5a <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8017f30:	693b      	ldr	r3, [r7, #16]
 8017f32:	3301      	adds	r3, #1
 8017f34:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 8017f36:	6a3b      	ldr	r3, [r7, #32]
 8017f38:	2b00      	cmp	r3, #0
 8017f3a:	d104      	bne.n	8017f46 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8017f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017f3e:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8017f40:	69fb      	ldr	r3, [r7, #28]
 8017f42:	61bb      	str	r3, [r7, #24]
 8017f44:	e009      	b.n	8017f5a <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 8017f46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017f48:	7fda      	ldrb	r2, [r3, #31]
 8017f4a:	6a3b      	ldr	r3, [r7, #32]
 8017f4c:	7fdb      	ldrb	r3, [r3, #31]
 8017f4e:	429a      	cmp	r2, r3
 8017f50:	d803      	bhi.n	8017f5a <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 8017f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017f54:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8017f56:	69fb      	ldr	r3, [r7, #28]
 8017f58:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 8017f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017f5c:	681b      	ldr	r3, [r3, #0]
 8017f5e:	2b00      	cmp	r3, #0
 8017f60:	d001      	beq.n	8017f66 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 8017f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017f64:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 8017f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017f68:	681b      	ldr	r3, [r3, #0]
 8017f6a:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8017f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017f6e:	2b00      	cmp	r3, #0
 8017f70:	d1cb      	bne.n	8017f0a <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 8017f72:	6a3b      	ldr	r3, [r7, #32]
 8017f74:	2b00      	cmp	r3, #0
 8017f76:	d008      	beq.n	8017f8a <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8017f78:	69b9      	ldr	r1, [r7, #24]
 8017f7a:	6a38      	ldr	r0, [r7, #32]
 8017f7c:	f7ff ff0e 	bl	8017d9c <ip_reass_free_complete_datagram>
 8017f80:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 8017f82:	697a      	ldr	r2, [r7, #20]
 8017f84:	68fb      	ldr	r3, [r7, #12]
 8017f86:	4413      	add	r3, r2
 8017f88:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8017f8a:	697a      	ldr	r2, [r7, #20]
 8017f8c:	683b      	ldr	r3, [r7, #0]
 8017f8e:	429a      	cmp	r2, r3
 8017f90:	da02      	bge.n	8017f98 <ip_reass_remove_oldest_datagram+0xb4>
 8017f92:	693b      	ldr	r3, [r7, #16]
 8017f94:	2b01      	cmp	r3, #1
 8017f96:	dcac      	bgt.n	8017ef2 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8017f98:	697b      	ldr	r3, [r7, #20]
}
 8017f9a:	4618      	mov	r0, r3
 8017f9c:	3728      	adds	r7, #40	; 0x28
 8017f9e:	46bd      	mov	sp, r7
 8017fa0:	bd80      	pop	{r7, pc}
 8017fa2:	bf00      	nop
 8017fa4:	2000821c 	.word	0x2000821c

08017fa8 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8017fa8:	b580      	push	{r7, lr}
 8017faa:	b084      	sub	sp, #16
 8017fac:	af00      	add	r7, sp, #0
 8017fae:	6078      	str	r0, [r7, #4]
 8017fb0:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8017fb2:	2004      	movs	r0, #4
 8017fb4:	f7f7 fd7c 	bl	800fab0 <memp_malloc>
 8017fb8:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 8017fba:	68fb      	ldr	r3, [r7, #12]
 8017fbc:	2b00      	cmp	r3, #0
 8017fbe:	d110      	bne.n	8017fe2 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8017fc0:	6839      	ldr	r1, [r7, #0]
 8017fc2:	6878      	ldr	r0, [r7, #4]
 8017fc4:	f7ff ff8e 	bl	8017ee4 <ip_reass_remove_oldest_datagram>
 8017fc8:	4602      	mov	r2, r0
 8017fca:	683b      	ldr	r3, [r7, #0]
 8017fcc:	4293      	cmp	r3, r2
 8017fce:	dc03      	bgt.n	8017fd8 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8017fd0:	2004      	movs	r0, #4
 8017fd2:	f7f7 fd6d 	bl	800fab0 <memp_malloc>
 8017fd6:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8017fd8:	68fb      	ldr	r3, [r7, #12]
 8017fda:	2b00      	cmp	r3, #0
 8017fdc:	d101      	bne.n	8017fe2 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 8017fde:	2300      	movs	r3, #0
 8017fe0:	e016      	b.n	8018010 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8017fe2:	2220      	movs	r2, #32
 8017fe4:	2100      	movs	r1, #0
 8017fe6:	68f8      	ldr	r0, [r7, #12]
 8017fe8:	f001 fc50 	bl	801988c <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8017fec:	68fb      	ldr	r3, [r7, #12]
 8017fee:	220f      	movs	r2, #15
 8017ff0:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 8017ff2:	4b09      	ldr	r3, [pc, #36]	; (8018018 <ip_reass_enqueue_new_datagram+0x70>)
 8017ff4:	681a      	ldr	r2, [r3, #0]
 8017ff6:	68fb      	ldr	r3, [r7, #12]
 8017ff8:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 8017ffa:	4a07      	ldr	r2, [pc, #28]	; (8018018 <ip_reass_enqueue_new_datagram+0x70>)
 8017ffc:	68fb      	ldr	r3, [r7, #12]
 8017ffe:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8018000:	68fb      	ldr	r3, [r7, #12]
 8018002:	3308      	adds	r3, #8
 8018004:	2214      	movs	r2, #20
 8018006:	6879      	ldr	r1, [r7, #4]
 8018008:	4618      	mov	r0, r3
 801800a:	f001 fcb8 	bl	801997e <memcpy>
  return ipr;
 801800e:	68fb      	ldr	r3, [r7, #12]
}
 8018010:	4618      	mov	r0, r3
 8018012:	3710      	adds	r7, #16
 8018014:	46bd      	mov	sp, r7
 8018016:	bd80      	pop	{r7, pc}
 8018018:	2000821c 	.word	0x2000821c

0801801c <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801801c:	b580      	push	{r7, lr}
 801801e:	b082      	sub	sp, #8
 8018020:	af00      	add	r7, sp, #0
 8018022:	6078      	str	r0, [r7, #4]
 8018024:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 8018026:	4b10      	ldr	r3, [pc, #64]	; (8018068 <ip_reass_dequeue_datagram+0x4c>)
 8018028:	681b      	ldr	r3, [r3, #0]
 801802a:	687a      	ldr	r2, [r7, #4]
 801802c:	429a      	cmp	r2, r3
 801802e:	d104      	bne.n	801803a <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8018030:	687b      	ldr	r3, [r7, #4]
 8018032:	681b      	ldr	r3, [r3, #0]
 8018034:	4a0c      	ldr	r2, [pc, #48]	; (8018068 <ip_reass_dequeue_datagram+0x4c>)
 8018036:	6013      	str	r3, [r2, #0]
 8018038:	e00d      	b.n	8018056 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801803a:	683b      	ldr	r3, [r7, #0]
 801803c:	2b00      	cmp	r3, #0
 801803e:	d106      	bne.n	801804e <ip_reass_dequeue_datagram+0x32>
 8018040:	4b0a      	ldr	r3, [pc, #40]	; (801806c <ip_reass_dequeue_datagram+0x50>)
 8018042:	f240 1245 	movw	r2, #325	; 0x145
 8018046:	490a      	ldr	r1, [pc, #40]	; (8018070 <ip_reass_dequeue_datagram+0x54>)
 8018048:	480a      	ldr	r0, [pc, #40]	; (8018074 <ip_reass_dequeue_datagram+0x58>)
 801804a:	f001 fac9 	bl	80195e0 <iprintf>
    prev->next = ipr->next;
 801804e:	687b      	ldr	r3, [r7, #4]
 8018050:	681a      	ldr	r2, [r3, #0]
 8018052:	683b      	ldr	r3, [r7, #0]
 8018054:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 8018056:	6879      	ldr	r1, [r7, #4]
 8018058:	2004      	movs	r0, #4
 801805a:	f7f7 fd99 	bl	800fb90 <memp_free>
}
 801805e:	bf00      	nop
 8018060:	3708      	adds	r7, #8
 8018062:	46bd      	mov	sp, r7
 8018064:	bd80      	pop	{r7, pc}
 8018066:	bf00      	nop
 8018068:	2000821c 	.word	0x2000821c
 801806c:	0801e57c 	.word	0x0801e57c
 8018070:	0801e644 	.word	0x0801e644
 8018074:	0801e5c4 	.word	0x0801e5c4

08018078 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 8018078:	b580      	push	{r7, lr}
 801807a:	b08c      	sub	sp, #48	; 0x30
 801807c:	af00      	add	r7, sp, #0
 801807e:	60f8      	str	r0, [r7, #12]
 8018080:	60b9      	str	r1, [r7, #8]
 8018082:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 8018084:	2300      	movs	r3, #0
 8018086:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8018088:	2301      	movs	r3, #1
 801808a:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 801808c:	68bb      	ldr	r3, [r7, #8]
 801808e:	685b      	ldr	r3, [r3, #4]
 8018090:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8018092:	69fb      	ldr	r3, [r7, #28]
 8018094:	885b      	ldrh	r3, [r3, #2]
 8018096:	b29b      	uxth	r3, r3
 8018098:	4618      	mov	r0, r3
 801809a:	f7f6 ffd9 	bl	800f050 <lwip_htons>
 801809e:	4603      	mov	r3, r0
 80180a0:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 80180a2:	69fb      	ldr	r3, [r7, #28]
 80180a4:	781b      	ldrb	r3, [r3, #0]
 80180a6:	f003 030f 	and.w	r3, r3, #15
 80180aa:	b2db      	uxtb	r3, r3
 80180ac:	009b      	lsls	r3, r3, #2
 80180ae:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 80180b0:	7e7b      	ldrb	r3, [r7, #25]
 80180b2:	b29b      	uxth	r3, r3
 80180b4:	8b7a      	ldrh	r2, [r7, #26]
 80180b6:	429a      	cmp	r2, r3
 80180b8:	d202      	bcs.n	80180c0 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 80180ba:	f04f 33ff 	mov.w	r3, #4294967295
 80180be:	e135      	b.n	801832c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 80180c0:	7e7b      	ldrb	r3, [r7, #25]
 80180c2:	b29b      	uxth	r3, r3
 80180c4:	8b7a      	ldrh	r2, [r7, #26]
 80180c6:	1ad3      	subs	r3, r2, r3
 80180c8:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 80180ca:	69fb      	ldr	r3, [r7, #28]
 80180cc:	88db      	ldrh	r3, [r3, #6]
 80180ce:	b29b      	uxth	r3, r3
 80180d0:	4618      	mov	r0, r3
 80180d2:	f7f6 ffbd 	bl	800f050 <lwip_htons>
 80180d6:	4603      	mov	r3, r0
 80180d8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80180dc:	b29b      	uxth	r3, r3
 80180de:	00db      	lsls	r3, r3, #3
 80180e0:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 80180e2:	68bb      	ldr	r3, [r7, #8]
 80180e4:	685b      	ldr	r3, [r3, #4]
 80180e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 80180e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80180ea:	2200      	movs	r2, #0
 80180ec:	701a      	strb	r2, [r3, #0]
 80180ee:	2200      	movs	r2, #0
 80180f0:	705a      	strb	r2, [r3, #1]
 80180f2:	2200      	movs	r2, #0
 80180f4:	709a      	strb	r2, [r3, #2]
 80180f6:	2200      	movs	r2, #0
 80180f8:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 80180fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80180fc:	8afa      	ldrh	r2, [r7, #22]
 80180fe:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 8018100:	8afa      	ldrh	r2, [r7, #22]
 8018102:	8b7b      	ldrh	r3, [r7, #26]
 8018104:	4413      	add	r3, r2
 8018106:	b29a      	uxth	r2, r3
 8018108:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801810a:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801810c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801810e:	88db      	ldrh	r3, [r3, #6]
 8018110:	b29b      	uxth	r3, r3
 8018112:	8afa      	ldrh	r2, [r7, #22]
 8018114:	429a      	cmp	r2, r3
 8018116:	d902      	bls.n	801811e <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018118:	f04f 33ff 	mov.w	r3, #4294967295
 801811c:	e106      	b.n	801832c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801811e:	68fb      	ldr	r3, [r7, #12]
 8018120:	685b      	ldr	r3, [r3, #4]
 8018122:	627b      	str	r3, [r7, #36]	; 0x24
 8018124:	e068      	b.n	80181f8 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 8018126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018128:	685b      	ldr	r3, [r3, #4]
 801812a:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 801812c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801812e:	889b      	ldrh	r3, [r3, #4]
 8018130:	b29a      	uxth	r2, r3
 8018132:	693b      	ldr	r3, [r7, #16]
 8018134:	889b      	ldrh	r3, [r3, #4]
 8018136:	b29b      	uxth	r3, r3
 8018138:	429a      	cmp	r2, r3
 801813a:	d235      	bcs.n	80181a8 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801813c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801813e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018140:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 8018142:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018144:	2b00      	cmp	r3, #0
 8018146:	d020      	beq.n	801818a <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8018148:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801814a:	889b      	ldrh	r3, [r3, #4]
 801814c:	b29a      	uxth	r2, r3
 801814e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018150:	88db      	ldrh	r3, [r3, #6]
 8018152:	b29b      	uxth	r3, r3
 8018154:	429a      	cmp	r2, r3
 8018156:	d307      	bcc.n	8018168 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 8018158:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801815a:	88db      	ldrh	r3, [r3, #6]
 801815c:	b29a      	uxth	r2, r3
 801815e:	693b      	ldr	r3, [r7, #16]
 8018160:	889b      	ldrh	r3, [r3, #4]
 8018162:	b29b      	uxth	r3, r3
 8018164:	429a      	cmp	r2, r3
 8018166:	d902      	bls.n	801816e <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018168:	f04f 33ff 	mov.w	r3, #4294967295
 801816c:	e0de      	b.n	801832c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801816e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018170:	68ba      	ldr	r2, [r7, #8]
 8018172:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 8018174:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018176:	88db      	ldrh	r3, [r3, #6]
 8018178:	b29a      	uxth	r2, r3
 801817a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801817c:	889b      	ldrh	r3, [r3, #4]
 801817e:	b29b      	uxth	r3, r3
 8018180:	429a      	cmp	r2, r3
 8018182:	d03d      	beq.n	8018200 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8018184:	2300      	movs	r3, #0
 8018186:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8018188:	e03a      	b.n	8018200 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801818a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801818c:	88db      	ldrh	r3, [r3, #6]
 801818e:	b29a      	uxth	r2, r3
 8018190:	693b      	ldr	r3, [r7, #16]
 8018192:	889b      	ldrh	r3, [r3, #4]
 8018194:	b29b      	uxth	r3, r3
 8018196:	429a      	cmp	r2, r3
 8018198:	d902      	bls.n	80181a0 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801819a:	f04f 33ff 	mov.w	r3, #4294967295
 801819e:	e0c5      	b.n	801832c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 80181a0:	68fb      	ldr	r3, [r7, #12]
 80181a2:	68ba      	ldr	r2, [r7, #8]
 80181a4:	605a      	str	r2, [r3, #4]
      break;
 80181a6:	e02b      	b.n	8018200 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 80181a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80181aa:	889b      	ldrh	r3, [r3, #4]
 80181ac:	b29a      	uxth	r2, r3
 80181ae:	693b      	ldr	r3, [r7, #16]
 80181b0:	889b      	ldrh	r3, [r3, #4]
 80181b2:	b29b      	uxth	r3, r3
 80181b4:	429a      	cmp	r2, r3
 80181b6:	d102      	bne.n	80181be <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 80181b8:	f04f 33ff 	mov.w	r3, #4294967295
 80181bc:	e0b6      	b.n	801832c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 80181be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80181c0:	889b      	ldrh	r3, [r3, #4]
 80181c2:	b29a      	uxth	r2, r3
 80181c4:	693b      	ldr	r3, [r7, #16]
 80181c6:	88db      	ldrh	r3, [r3, #6]
 80181c8:	b29b      	uxth	r3, r3
 80181ca:	429a      	cmp	r2, r3
 80181cc:	d202      	bcs.n	80181d4 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 80181ce:	f04f 33ff 	mov.w	r3, #4294967295
 80181d2:	e0ab      	b.n	801832c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 80181d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80181d6:	2b00      	cmp	r3, #0
 80181d8:	d009      	beq.n	80181ee <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 80181da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80181dc:	88db      	ldrh	r3, [r3, #6]
 80181de:	b29a      	uxth	r2, r3
 80181e0:	693b      	ldr	r3, [r7, #16]
 80181e2:	889b      	ldrh	r3, [r3, #4]
 80181e4:	b29b      	uxth	r3, r3
 80181e6:	429a      	cmp	r2, r3
 80181e8:	d001      	beq.n	80181ee <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 80181ea:	2300      	movs	r3, #0
 80181ec:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 80181ee:	693b      	ldr	r3, [r7, #16]
 80181f0:	681b      	ldr	r3, [r3, #0]
 80181f2:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 80181f4:	693b      	ldr	r3, [r7, #16]
 80181f6:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 80181f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80181fa:	2b00      	cmp	r3, #0
 80181fc:	d193      	bne.n	8018126 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 80181fe:	e000      	b.n	8018202 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 8018200:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8018202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018204:	2b00      	cmp	r3, #0
 8018206:	d12d      	bne.n	8018264 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 8018208:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801820a:	2b00      	cmp	r3, #0
 801820c:	d01c      	beq.n	8018248 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801820e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018210:	88db      	ldrh	r3, [r3, #6]
 8018212:	b29a      	uxth	r2, r3
 8018214:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018216:	889b      	ldrh	r3, [r3, #4]
 8018218:	b29b      	uxth	r3, r3
 801821a:	429a      	cmp	r2, r3
 801821c:	d906      	bls.n	801822c <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801821e:	4b45      	ldr	r3, [pc, #276]	; (8018334 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8018220:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 8018224:	4944      	ldr	r1, [pc, #272]	; (8018338 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8018226:	4845      	ldr	r0, [pc, #276]	; (801833c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8018228:	f001 f9da 	bl	80195e0 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801822c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801822e:	68ba      	ldr	r2, [r7, #8]
 8018230:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8018232:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018234:	88db      	ldrh	r3, [r3, #6]
 8018236:	b29a      	uxth	r2, r3
 8018238:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801823a:	889b      	ldrh	r3, [r3, #4]
 801823c:	b29b      	uxth	r3, r3
 801823e:	429a      	cmp	r2, r3
 8018240:	d010      	beq.n	8018264 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 8018242:	2300      	movs	r3, #0
 8018244:	623b      	str	r3, [r7, #32]
 8018246:	e00d      	b.n	8018264 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8018248:	68fb      	ldr	r3, [r7, #12]
 801824a:	685b      	ldr	r3, [r3, #4]
 801824c:	2b00      	cmp	r3, #0
 801824e:	d006      	beq.n	801825e <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8018250:	4b38      	ldr	r3, [pc, #224]	; (8018334 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8018252:	f44f 72df 	mov.w	r2, #446	; 0x1be
 8018256:	493a      	ldr	r1, [pc, #232]	; (8018340 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8018258:	4838      	ldr	r0, [pc, #224]	; (801833c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801825a:	f001 f9c1 	bl	80195e0 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801825e:	68fb      	ldr	r3, [r7, #12]
 8018260:	68ba      	ldr	r2, [r7, #8]
 8018262:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8018264:	687b      	ldr	r3, [r7, #4]
 8018266:	2b00      	cmp	r3, #0
 8018268:	d105      	bne.n	8018276 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801826a:	68fb      	ldr	r3, [r7, #12]
 801826c:	7f9b      	ldrb	r3, [r3, #30]
 801826e:	f003 0301 	and.w	r3, r3, #1
 8018272:	2b00      	cmp	r3, #0
 8018274:	d059      	beq.n	801832a <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 8018276:	6a3b      	ldr	r3, [r7, #32]
 8018278:	2b00      	cmp	r3, #0
 801827a:	d04f      	beq.n	801831c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801827c:	68fb      	ldr	r3, [r7, #12]
 801827e:	685b      	ldr	r3, [r3, #4]
 8018280:	2b00      	cmp	r3, #0
 8018282:	d006      	beq.n	8018292 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 8018284:	68fb      	ldr	r3, [r7, #12]
 8018286:	685b      	ldr	r3, [r3, #4]
 8018288:	685b      	ldr	r3, [r3, #4]
 801828a:	889b      	ldrh	r3, [r3, #4]
 801828c:	b29b      	uxth	r3, r3
 801828e:	2b00      	cmp	r3, #0
 8018290:	d002      	beq.n	8018298 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 8018292:	2300      	movs	r3, #0
 8018294:	623b      	str	r3, [r7, #32]
 8018296:	e041      	b.n	801831c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 8018298:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801829a:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 801829c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801829e:	681b      	ldr	r3, [r3, #0]
 80182a0:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 80182a2:	e012      	b.n	80182ca <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 80182a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80182a6:	685b      	ldr	r3, [r3, #4]
 80182a8:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 80182aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80182ac:	88db      	ldrh	r3, [r3, #6]
 80182ae:	b29a      	uxth	r2, r3
 80182b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80182b2:	889b      	ldrh	r3, [r3, #4]
 80182b4:	b29b      	uxth	r3, r3
 80182b6:	429a      	cmp	r2, r3
 80182b8:	d002      	beq.n	80182c0 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 80182ba:	2300      	movs	r3, #0
 80182bc:	623b      	str	r3, [r7, #32]
            break;
 80182be:	e007      	b.n	80182d0 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 80182c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80182c2:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 80182c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80182c6:	681b      	ldr	r3, [r3, #0]
 80182c8:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 80182ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80182cc:	2b00      	cmp	r3, #0
 80182ce:	d1e9      	bne.n	80182a4 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 80182d0:	6a3b      	ldr	r3, [r7, #32]
 80182d2:	2b00      	cmp	r3, #0
 80182d4:	d022      	beq.n	801831c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 80182d6:	68fb      	ldr	r3, [r7, #12]
 80182d8:	685b      	ldr	r3, [r3, #4]
 80182da:	2b00      	cmp	r3, #0
 80182dc:	d106      	bne.n	80182ec <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 80182de:	4b15      	ldr	r3, [pc, #84]	; (8018334 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80182e0:	f240 12df 	movw	r2, #479	; 0x1df
 80182e4:	4917      	ldr	r1, [pc, #92]	; (8018344 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 80182e6:	4815      	ldr	r0, [pc, #84]	; (801833c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80182e8:	f001 f97a 	bl	80195e0 <iprintf>
          LWIP_ASSERT("sanity check",
 80182ec:	68fb      	ldr	r3, [r7, #12]
 80182ee:	685b      	ldr	r3, [r3, #4]
 80182f0:	685b      	ldr	r3, [r3, #4]
 80182f2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80182f4:	429a      	cmp	r2, r3
 80182f6:	d106      	bne.n	8018306 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 80182f8:	4b0e      	ldr	r3, [pc, #56]	; (8018334 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80182fa:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80182fe:	4911      	ldr	r1, [pc, #68]	; (8018344 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8018300:	480e      	ldr	r0, [pc, #56]	; (801833c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8018302:	f001 f96d 	bl	80195e0 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8018306:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018308:	681b      	ldr	r3, [r3, #0]
 801830a:	2b00      	cmp	r3, #0
 801830c:	d006      	beq.n	801831c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801830e:	4b09      	ldr	r3, [pc, #36]	; (8018334 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8018310:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 8018314:	490c      	ldr	r1, [pc, #48]	; (8018348 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8018316:	4809      	ldr	r0, [pc, #36]	; (801833c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8018318:	f001 f962 	bl	80195e0 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801831c:	6a3b      	ldr	r3, [r7, #32]
 801831e:	2b00      	cmp	r3, #0
 8018320:	bf14      	ite	ne
 8018322:	2301      	movne	r3, #1
 8018324:	2300      	moveq	r3, #0
 8018326:	b2db      	uxtb	r3, r3
 8018328:	e000      	b.n	801832c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801832a:	2300      	movs	r3, #0
}
 801832c:	4618      	mov	r0, r3
 801832e:	3730      	adds	r7, #48	; 0x30
 8018330:	46bd      	mov	sp, r7
 8018332:	bd80      	pop	{r7, pc}
 8018334:	0801e57c 	.word	0x0801e57c
 8018338:	0801e660 	.word	0x0801e660
 801833c:	0801e5c4 	.word	0x0801e5c4
 8018340:	0801e680 	.word	0x0801e680
 8018344:	0801e6b8 	.word	0x0801e6b8
 8018348:	0801e6c8 	.word	0x0801e6c8

0801834c <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801834c:	b580      	push	{r7, lr}
 801834e:	b08e      	sub	sp, #56	; 0x38
 8018350:	af00      	add	r7, sp, #0
 8018352:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 8018354:	687b      	ldr	r3, [r7, #4]
 8018356:	685b      	ldr	r3, [r3, #4]
 8018358:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801835a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801835c:	781b      	ldrb	r3, [r3, #0]
 801835e:	f003 030f 	and.w	r3, r3, #15
 8018362:	b2db      	uxtb	r3, r3
 8018364:	009b      	lsls	r3, r3, #2
 8018366:	b2db      	uxtb	r3, r3
 8018368:	2b14      	cmp	r3, #20
 801836a:	f040 8171 	bne.w	8018650 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801836e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018370:	88db      	ldrh	r3, [r3, #6]
 8018372:	b29b      	uxth	r3, r3
 8018374:	4618      	mov	r0, r3
 8018376:	f7f6 fe6b 	bl	800f050 <lwip_htons>
 801837a:	4603      	mov	r3, r0
 801837c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8018380:	b29b      	uxth	r3, r3
 8018382:	00db      	lsls	r3, r3, #3
 8018384:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8018386:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018388:	885b      	ldrh	r3, [r3, #2]
 801838a:	b29b      	uxth	r3, r3
 801838c:	4618      	mov	r0, r3
 801838e:	f7f6 fe5f 	bl	800f050 <lwip_htons>
 8018392:	4603      	mov	r3, r0
 8018394:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 8018396:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018398:	781b      	ldrb	r3, [r3, #0]
 801839a:	f003 030f 	and.w	r3, r3, #15
 801839e:	b2db      	uxtb	r3, r3
 80183a0:	009b      	lsls	r3, r3, #2
 80183a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 80183a6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80183aa:	b29b      	uxth	r3, r3
 80183ac:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80183ae:	429a      	cmp	r2, r3
 80183b0:	f0c0 8150 	bcc.w	8018654 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 80183b4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80183b8:	b29b      	uxth	r3, r3
 80183ba:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80183bc:	1ad3      	subs	r3, r2, r3
 80183be:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 80183c0:	6878      	ldr	r0, [r7, #4]
 80183c2:	f7f8 fac3 	bl	801094c <pbuf_clen>
 80183c6:	4603      	mov	r3, r0
 80183c8:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 80183ca:	4b8c      	ldr	r3, [pc, #560]	; (80185fc <ip4_reass+0x2b0>)
 80183cc:	881b      	ldrh	r3, [r3, #0]
 80183ce:	461a      	mov	r2, r3
 80183d0:	8c3b      	ldrh	r3, [r7, #32]
 80183d2:	4413      	add	r3, r2
 80183d4:	2b0a      	cmp	r3, #10
 80183d6:	dd10      	ble.n	80183fa <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80183d8:	8c3b      	ldrh	r3, [r7, #32]
 80183da:	4619      	mov	r1, r3
 80183dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80183de:	f7ff fd81 	bl	8017ee4 <ip_reass_remove_oldest_datagram>
 80183e2:	4603      	mov	r3, r0
 80183e4:	2b00      	cmp	r3, #0
 80183e6:	f000 8137 	beq.w	8018658 <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 80183ea:	4b84      	ldr	r3, [pc, #528]	; (80185fc <ip4_reass+0x2b0>)
 80183ec:	881b      	ldrh	r3, [r3, #0]
 80183ee:	461a      	mov	r2, r3
 80183f0:	8c3b      	ldrh	r3, [r7, #32]
 80183f2:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80183f4:	2b0a      	cmp	r3, #10
 80183f6:	f300 812f 	bgt.w	8018658 <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 80183fa:	4b81      	ldr	r3, [pc, #516]	; (8018600 <ip4_reass+0x2b4>)
 80183fc:	681b      	ldr	r3, [r3, #0]
 80183fe:	633b      	str	r3, [r7, #48]	; 0x30
 8018400:	e015      	b.n	801842e <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8018402:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018404:	695a      	ldr	r2, [r3, #20]
 8018406:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018408:	68db      	ldr	r3, [r3, #12]
 801840a:	429a      	cmp	r2, r3
 801840c:	d10c      	bne.n	8018428 <ip4_reass+0xdc>
 801840e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018410:	699a      	ldr	r2, [r3, #24]
 8018412:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018414:	691b      	ldr	r3, [r3, #16]
 8018416:	429a      	cmp	r2, r3
 8018418:	d106      	bne.n	8018428 <ip4_reass+0xdc>
 801841a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801841c:	899a      	ldrh	r2, [r3, #12]
 801841e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018420:	889b      	ldrh	r3, [r3, #4]
 8018422:	b29b      	uxth	r3, r3
 8018424:	429a      	cmp	r2, r3
 8018426:	d006      	beq.n	8018436 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8018428:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801842a:	681b      	ldr	r3, [r3, #0]
 801842c:	633b      	str	r3, [r7, #48]	; 0x30
 801842e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018430:	2b00      	cmp	r3, #0
 8018432:	d1e6      	bne.n	8018402 <ip4_reass+0xb6>
 8018434:	e000      	b.n	8018438 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 8018436:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 8018438:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801843a:	2b00      	cmp	r3, #0
 801843c:	d109      	bne.n	8018452 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801843e:	8c3b      	ldrh	r3, [r7, #32]
 8018440:	4619      	mov	r1, r3
 8018442:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8018444:	f7ff fdb0 	bl	8017fa8 <ip_reass_enqueue_new_datagram>
 8018448:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801844a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801844c:	2b00      	cmp	r3, #0
 801844e:	d11c      	bne.n	801848a <ip4_reass+0x13e>
      goto nullreturn;
 8018450:	e105      	b.n	801865e <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8018452:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018454:	88db      	ldrh	r3, [r3, #6]
 8018456:	b29b      	uxth	r3, r3
 8018458:	4618      	mov	r0, r3
 801845a:	f7f6 fdf9 	bl	800f050 <lwip_htons>
 801845e:	4603      	mov	r3, r0
 8018460:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8018464:	2b00      	cmp	r3, #0
 8018466:	d110      	bne.n	801848a <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 8018468:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801846a:	89db      	ldrh	r3, [r3, #14]
 801846c:	4618      	mov	r0, r3
 801846e:	f7f6 fdef 	bl	800f050 <lwip_htons>
 8018472:	4603      	mov	r3, r0
 8018474:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8018478:	2b00      	cmp	r3, #0
 801847a:	d006      	beq.n	801848a <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801847c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801847e:	3308      	adds	r3, #8
 8018480:	2214      	movs	r2, #20
 8018482:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8018484:	4618      	mov	r0, r3
 8018486:	f001 fa7a 	bl	801997e <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801848a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801848c:	88db      	ldrh	r3, [r3, #6]
 801848e:	b29b      	uxth	r3, r3
 8018490:	f003 0320 	and.w	r3, r3, #32
 8018494:	2b00      	cmp	r3, #0
 8018496:	bf0c      	ite	eq
 8018498:	2301      	moveq	r3, #1
 801849a:	2300      	movne	r3, #0
 801849c:	b2db      	uxtb	r3, r3
 801849e:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 80184a0:	69fb      	ldr	r3, [r7, #28]
 80184a2:	2b00      	cmp	r3, #0
 80184a4:	d00e      	beq.n	80184c4 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 80184a6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80184a8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80184aa:	4413      	add	r3, r2
 80184ac:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 80184ae:	8b7a      	ldrh	r2, [r7, #26]
 80184b0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80184b2:	429a      	cmp	r2, r3
 80184b4:	f0c0 80a0 	bcc.w	80185f8 <ip4_reass+0x2ac>
 80184b8:	8b7b      	ldrh	r3, [r7, #26]
 80184ba:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 80184be:	4293      	cmp	r3, r2
 80184c0:	f200 809a 	bhi.w	80185f8 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 80184c4:	69fa      	ldr	r2, [r7, #28]
 80184c6:	6879      	ldr	r1, [r7, #4]
 80184c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80184ca:	f7ff fdd5 	bl	8018078 <ip_reass_chain_frag_into_datagram_and_validate>
 80184ce:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 80184d0:	697b      	ldr	r3, [r7, #20]
 80184d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80184d6:	f000 809b 	beq.w	8018610 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80184da:	4b48      	ldr	r3, [pc, #288]	; (80185fc <ip4_reass+0x2b0>)
 80184dc:	881a      	ldrh	r2, [r3, #0]
 80184de:	8c3b      	ldrh	r3, [r7, #32]
 80184e0:	4413      	add	r3, r2
 80184e2:	b29a      	uxth	r2, r3
 80184e4:	4b45      	ldr	r3, [pc, #276]	; (80185fc <ip4_reass+0x2b0>)
 80184e6:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 80184e8:	69fb      	ldr	r3, [r7, #28]
 80184ea:	2b00      	cmp	r3, #0
 80184ec:	d00d      	beq.n	801850a <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 80184ee:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80184f0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80184f2:	4413      	add	r3, r2
 80184f4:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 80184f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80184f8:	8a7a      	ldrh	r2, [r7, #18]
 80184fa:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 80184fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80184fe:	7f9b      	ldrb	r3, [r3, #30]
 8018500:	f043 0301 	orr.w	r3, r3, #1
 8018504:	b2da      	uxtb	r2, r3
 8018506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018508:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801850a:	697b      	ldr	r3, [r7, #20]
 801850c:	2b01      	cmp	r3, #1
 801850e:	d171      	bne.n	80185f4 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8018510:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018512:	8b9b      	ldrh	r3, [r3, #28]
 8018514:	3314      	adds	r3, #20
 8018516:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8018518:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801851a:	685b      	ldr	r3, [r3, #4]
 801851c:	685b      	ldr	r3, [r3, #4]
 801851e:	681b      	ldr	r3, [r3, #0]
 8018520:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 8018522:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018524:	685b      	ldr	r3, [r3, #4]
 8018526:	685b      	ldr	r3, [r3, #4]
 8018528:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801852a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801852c:	3308      	adds	r3, #8
 801852e:	2214      	movs	r2, #20
 8018530:	4619      	mov	r1, r3
 8018532:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8018534:	f001 fa23 	bl	801997e <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8018538:	8a3b      	ldrh	r3, [r7, #16]
 801853a:	4618      	mov	r0, r3
 801853c:	f7f6 fd88 	bl	800f050 <lwip_htons>
 8018540:	4603      	mov	r3, r0
 8018542:	461a      	mov	r2, r3
 8018544:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018546:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 8018548:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801854a:	2200      	movs	r2, #0
 801854c:	719a      	strb	r2, [r3, #6]
 801854e:	2200      	movs	r2, #0
 8018550:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 8018552:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018554:	2200      	movs	r2, #0
 8018556:	729a      	strb	r2, [r3, #10]
 8018558:	2200      	movs	r2, #0
 801855a:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801855c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801855e:	685b      	ldr	r3, [r3, #4]
 8018560:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 8018562:	e00d      	b.n	8018580 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 8018564:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8018566:	685b      	ldr	r3, [r3, #4]
 8018568:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801856a:	2114      	movs	r1, #20
 801856c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 801856e:	f7f8 f8df 	bl	8010730 <pbuf_remove_header>
      pbuf_cat(p, r);
 8018572:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8018574:	6878      	ldr	r0, [r7, #4]
 8018576:	f7f8 fa23 	bl	80109c0 <pbuf_cat>
      r = iprh->next_pbuf;
 801857a:	68fb      	ldr	r3, [r7, #12]
 801857c:	681b      	ldr	r3, [r3, #0]
 801857e:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 8018580:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8018582:	2b00      	cmp	r3, #0
 8018584:	d1ee      	bne.n	8018564 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 8018586:	4b1e      	ldr	r3, [pc, #120]	; (8018600 <ip4_reass+0x2b4>)
 8018588:	681b      	ldr	r3, [r3, #0]
 801858a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801858c:	429a      	cmp	r2, r3
 801858e:	d102      	bne.n	8018596 <ip4_reass+0x24a>
      ipr_prev = NULL;
 8018590:	2300      	movs	r3, #0
 8018592:	62fb      	str	r3, [r7, #44]	; 0x2c
 8018594:	e010      	b.n	80185b8 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8018596:	4b1a      	ldr	r3, [pc, #104]	; (8018600 <ip4_reass+0x2b4>)
 8018598:	681b      	ldr	r3, [r3, #0]
 801859a:	62fb      	str	r3, [r7, #44]	; 0x2c
 801859c:	e007      	b.n	80185ae <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801859e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80185a0:	681b      	ldr	r3, [r3, #0]
 80185a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80185a4:	429a      	cmp	r2, r3
 80185a6:	d006      	beq.n	80185b6 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 80185a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80185aa:	681b      	ldr	r3, [r3, #0]
 80185ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80185ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80185b0:	2b00      	cmp	r3, #0
 80185b2:	d1f4      	bne.n	801859e <ip4_reass+0x252>
 80185b4:	e000      	b.n	80185b8 <ip4_reass+0x26c>
          break;
 80185b6:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 80185b8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80185ba:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80185bc:	f7ff fd2e 	bl	801801c <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 80185c0:	6878      	ldr	r0, [r7, #4]
 80185c2:	f7f8 f9c3 	bl	801094c <pbuf_clen>
 80185c6:	4603      	mov	r3, r0
 80185c8:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 80185ca:	4b0c      	ldr	r3, [pc, #48]	; (80185fc <ip4_reass+0x2b0>)
 80185cc:	881b      	ldrh	r3, [r3, #0]
 80185ce:	8c3a      	ldrh	r2, [r7, #32]
 80185d0:	429a      	cmp	r2, r3
 80185d2:	d906      	bls.n	80185e2 <ip4_reass+0x296>
 80185d4:	4b0b      	ldr	r3, [pc, #44]	; (8018604 <ip4_reass+0x2b8>)
 80185d6:	f240 229b 	movw	r2, #667	; 0x29b
 80185da:	490b      	ldr	r1, [pc, #44]	; (8018608 <ip4_reass+0x2bc>)
 80185dc:	480b      	ldr	r0, [pc, #44]	; (801860c <ip4_reass+0x2c0>)
 80185de:	f000 ffff 	bl	80195e0 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 80185e2:	4b06      	ldr	r3, [pc, #24]	; (80185fc <ip4_reass+0x2b0>)
 80185e4:	881a      	ldrh	r2, [r3, #0]
 80185e6:	8c3b      	ldrh	r3, [r7, #32]
 80185e8:	1ad3      	subs	r3, r2, r3
 80185ea:	b29a      	uxth	r2, r3
 80185ec:	4b03      	ldr	r3, [pc, #12]	; (80185fc <ip4_reass+0x2b0>)
 80185ee:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 80185f0:	687b      	ldr	r3, [r7, #4]
 80185f2:	e038      	b.n	8018666 <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 80185f4:	2300      	movs	r3, #0
 80185f6:	e036      	b.n	8018666 <ip4_reass+0x31a>
      goto nullreturn_ipr;
 80185f8:	bf00      	nop
 80185fa:	e00a      	b.n	8018612 <ip4_reass+0x2c6>
 80185fc:	20008220 	.word	0x20008220
 8018600:	2000821c 	.word	0x2000821c
 8018604:	0801e57c 	.word	0x0801e57c
 8018608:	0801e6ec 	.word	0x0801e6ec
 801860c:	0801e5c4 	.word	0x0801e5c4
    goto nullreturn_ipr;
 8018610:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 8018612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018614:	2b00      	cmp	r3, #0
 8018616:	d106      	bne.n	8018626 <ip4_reass+0x2da>
 8018618:	4b15      	ldr	r3, [pc, #84]	; (8018670 <ip4_reass+0x324>)
 801861a:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 801861e:	4915      	ldr	r1, [pc, #84]	; (8018674 <ip4_reass+0x328>)
 8018620:	4815      	ldr	r0, [pc, #84]	; (8018678 <ip4_reass+0x32c>)
 8018622:	f000 ffdd 	bl	80195e0 <iprintf>
  if (ipr->p == NULL) {
 8018626:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018628:	685b      	ldr	r3, [r3, #4]
 801862a:	2b00      	cmp	r3, #0
 801862c:	d116      	bne.n	801865c <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801862e:	4b13      	ldr	r3, [pc, #76]	; (801867c <ip4_reass+0x330>)
 8018630:	681b      	ldr	r3, [r3, #0]
 8018632:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8018634:	429a      	cmp	r2, r3
 8018636:	d006      	beq.n	8018646 <ip4_reass+0x2fa>
 8018638:	4b0d      	ldr	r3, [pc, #52]	; (8018670 <ip4_reass+0x324>)
 801863a:	f240 22ab 	movw	r2, #683	; 0x2ab
 801863e:	4910      	ldr	r1, [pc, #64]	; (8018680 <ip4_reass+0x334>)
 8018640:	480d      	ldr	r0, [pc, #52]	; (8018678 <ip4_reass+0x32c>)
 8018642:	f000 ffcd 	bl	80195e0 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 8018646:	2100      	movs	r1, #0
 8018648:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801864a:	f7ff fce7 	bl	801801c <ip_reass_dequeue_datagram>
 801864e:	e006      	b.n	801865e <ip4_reass+0x312>
    goto nullreturn;
 8018650:	bf00      	nop
 8018652:	e004      	b.n	801865e <ip4_reass+0x312>
    goto nullreturn;
 8018654:	bf00      	nop
 8018656:	e002      	b.n	801865e <ip4_reass+0x312>
      goto nullreturn;
 8018658:	bf00      	nop
 801865a:	e000      	b.n	801865e <ip4_reass+0x312>
  }

nullreturn:
 801865c:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801865e:	6878      	ldr	r0, [r7, #4]
 8018660:	f7f8 f8ec 	bl	801083c <pbuf_free>
  return NULL;
 8018664:	2300      	movs	r3, #0
}
 8018666:	4618      	mov	r0, r3
 8018668:	3738      	adds	r7, #56	; 0x38
 801866a:	46bd      	mov	sp, r7
 801866c:	bd80      	pop	{r7, pc}
 801866e:	bf00      	nop
 8018670:	0801e57c 	.word	0x0801e57c
 8018674:	0801e708 	.word	0x0801e708
 8018678:	0801e5c4 	.word	0x0801e5c4
 801867c:	2000821c 	.word	0x2000821c
 8018680:	0801e714 	.word	0x0801e714

08018684 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 8018684:	b580      	push	{r7, lr}
 8018686:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8018688:	2005      	movs	r0, #5
 801868a:	f7f7 fa11 	bl	800fab0 <memp_malloc>
 801868e:	4603      	mov	r3, r0
}
 8018690:	4618      	mov	r0, r3
 8018692:	bd80      	pop	{r7, pc}

08018694 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 8018694:	b580      	push	{r7, lr}
 8018696:	b082      	sub	sp, #8
 8018698:	af00      	add	r7, sp, #0
 801869a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801869c:	687b      	ldr	r3, [r7, #4]
 801869e:	2b00      	cmp	r3, #0
 80186a0:	d106      	bne.n	80186b0 <ip_frag_free_pbuf_custom_ref+0x1c>
 80186a2:	4b07      	ldr	r3, [pc, #28]	; (80186c0 <ip_frag_free_pbuf_custom_ref+0x2c>)
 80186a4:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 80186a8:	4906      	ldr	r1, [pc, #24]	; (80186c4 <ip_frag_free_pbuf_custom_ref+0x30>)
 80186aa:	4807      	ldr	r0, [pc, #28]	; (80186c8 <ip_frag_free_pbuf_custom_ref+0x34>)
 80186ac:	f000 ff98 	bl	80195e0 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 80186b0:	6879      	ldr	r1, [r7, #4]
 80186b2:	2005      	movs	r0, #5
 80186b4:	f7f7 fa6c 	bl	800fb90 <memp_free>
}
 80186b8:	bf00      	nop
 80186ba:	3708      	adds	r7, #8
 80186bc:	46bd      	mov	sp, r7
 80186be:	bd80      	pop	{r7, pc}
 80186c0:	0801e57c 	.word	0x0801e57c
 80186c4:	0801e734 	.word	0x0801e734
 80186c8:	0801e5c4 	.word	0x0801e5c4

080186cc <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 80186cc:	b580      	push	{r7, lr}
 80186ce:	b084      	sub	sp, #16
 80186d0:	af00      	add	r7, sp, #0
 80186d2:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 80186d4:	687b      	ldr	r3, [r7, #4]
 80186d6:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 80186d8:	68fb      	ldr	r3, [r7, #12]
 80186da:	2b00      	cmp	r3, #0
 80186dc:	d106      	bne.n	80186ec <ipfrag_free_pbuf_custom+0x20>
 80186de:	4b11      	ldr	r3, [pc, #68]	; (8018724 <ipfrag_free_pbuf_custom+0x58>)
 80186e0:	f240 22ce 	movw	r2, #718	; 0x2ce
 80186e4:	4910      	ldr	r1, [pc, #64]	; (8018728 <ipfrag_free_pbuf_custom+0x5c>)
 80186e6:	4811      	ldr	r0, [pc, #68]	; (801872c <ipfrag_free_pbuf_custom+0x60>)
 80186e8:	f000 ff7a 	bl	80195e0 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 80186ec:	68fa      	ldr	r2, [r7, #12]
 80186ee:	687b      	ldr	r3, [r7, #4]
 80186f0:	429a      	cmp	r2, r3
 80186f2:	d006      	beq.n	8018702 <ipfrag_free_pbuf_custom+0x36>
 80186f4:	4b0b      	ldr	r3, [pc, #44]	; (8018724 <ipfrag_free_pbuf_custom+0x58>)
 80186f6:	f240 22cf 	movw	r2, #719	; 0x2cf
 80186fa:	490d      	ldr	r1, [pc, #52]	; (8018730 <ipfrag_free_pbuf_custom+0x64>)
 80186fc:	480b      	ldr	r0, [pc, #44]	; (801872c <ipfrag_free_pbuf_custom+0x60>)
 80186fe:	f000 ff6f 	bl	80195e0 <iprintf>
  if (pcr->original != NULL) {
 8018702:	68fb      	ldr	r3, [r7, #12]
 8018704:	695b      	ldr	r3, [r3, #20]
 8018706:	2b00      	cmp	r3, #0
 8018708:	d004      	beq.n	8018714 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801870a:	68fb      	ldr	r3, [r7, #12]
 801870c:	695b      	ldr	r3, [r3, #20]
 801870e:	4618      	mov	r0, r3
 8018710:	f7f8 f894 	bl	801083c <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8018714:	68f8      	ldr	r0, [r7, #12]
 8018716:	f7ff ffbd 	bl	8018694 <ip_frag_free_pbuf_custom_ref>
}
 801871a:	bf00      	nop
 801871c:	3710      	adds	r7, #16
 801871e:	46bd      	mov	sp, r7
 8018720:	bd80      	pop	{r7, pc}
 8018722:	bf00      	nop
 8018724:	0801e57c 	.word	0x0801e57c
 8018728:	0801e740 	.word	0x0801e740
 801872c:	0801e5c4 	.word	0x0801e5c4
 8018730:	0801e74c 	.word	0x0801e74c

08018734 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8018734:	b580      	push	{r7, lr}
 8018736:	b094      	sub	sp, #80	; 0x50
 8018738:	af02      	add	r7, sp, #8
 801873a:	60f8      	str	r0, [r7, #12]
 801873c:	60b9      	str	r1, [r7, #8]
 801873e:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 8018740:	2300      	movs	r3, #0
 8018742:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8018746:	68bb      	ldr	r3, [r7, #8]
 8018748:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801874a:	3b14      	subs	r3, #20
 801874c:	2b00      	cmp	r3, #0
 801874e:	da00      	bge.n	8018752 <ip4_frag+0x1e>
 8018750:	3307      	adds	r3, #7
 8018752:	10db      	asrs	r3, r3, #3
 8018754:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 8018756:	2314      	movs	r3, #20
 8018758:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801875a:	68fb      	ldr	r3, [r7, #12]
 801875c:	685b      	ldr	r3, [r3, #4]
 801875e:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 8018760:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8018762:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8018764:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018766:	781b      	ldrb	r3, [r3, #0]
 8018768:	f003 030f 	and.w	r3, r3, #15
 801876c:	b2db      	uxtb	r3, r3
 801876e:	009b      	lsls	r3, r3, #2
 8018770:	b2db      	uxtb	r3, r3
 8018772:	2b14      	cmp	r3, #20
 8018774:	d002      	beq.n	801877c <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 8018776:	f06f 0305 	mvn.w	r3, #5
 801877a:	e110      	b.n	801899e <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801877c:	68fb      	ldr	r3, [r7, #12]
 801877e:	895b      	ldrh	r3, [r3, #10]
 8018780:	2b13      	cmp	r3, #19
 8018782:	d809      	bhi.n	8018798 <ip4_frag+0x64>
 8018784:	4b88      	ldr	r3, [pc, #544]	; (80189a8 <ip4_frag+0x274>)
 8018786:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 801878a:	4988      	ldr	r1, [pc, #544]	; (80189ac <ip4_frag+0x278>)
 801878c:	4888      	ldr	r0, [pc, #544]	; (80189b0 <ip4_frag+0x27c>)
 801878e:	f000 ff27 	bl	80195e0 <iprintf>
 8018792:	f06f 0305 	mvn.w	r3, #5
 8018796:	e102      	b.n	801899e <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8018798:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801879a:	88db      	ldrh	r3, [r3, #6]
 801879c:	b29b      	uxth	r3, r3
 801879e:	4618      	mov	r0, r3
 80187a0:	f7f6 fc56 	bl	800f050 <lwip_htons>
 80187a4:	4603      	mov	r3, r0
 80187a6:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 80187a8:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80187aa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80187ae:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 80187b2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80187b4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80187b8:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 80187ba:	68fb      	ldr	r3, [r7, #12]
 80187bc:	891b      	ldrh	r3, [r3, #8]
 80187be:	3b14      	subs	r3, #20
 80187c0:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 80187c4:	e0e1      	b.n	801898a <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 80187c6:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80187c8:	00db      	lsls	r3, r3, #3
 80187ca:	b29b      	uxth	r3, r3
 80187cc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80187d0:	4293      	cmp	r3, r2
 80187d2:	bf28      	it	cs
 80187d4:	4613      	movcs	r3, r2
 80187d6:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 80187d8:	f44f 7220 	mov.w	r2, #640	; 0x280
 80187dc:	2114      	movs	r1, #20
 80187de:	200e      	movs	r0, #14
 80187e0:	f7f7 fd48 	bl	8010274 <pbuf_alloc>
 80187e4:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 80187e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80187e8:	2b00      	cmp	r3, #0
 80187ea:	f000 80d5 	beq.w	8018998 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 80187ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80187f0:	895b      	ldrh	r3, [r3, #10]
 80187f2:	2b13      	cmp	r3, #19
 80187f4:	d806      	bhi.n	8018804 <ip4_frag+0xd0>
 80187f6:	4b6c      	ldr	r3, [pc, #432]	; (80189a8 <ip4_frag+0x274>)
 80187f8:	f44f 7249 	mov.w	r2, #804	; 0x324
 80187fc:	496d      	ldr	r1, [pc, #436]	; (80189b4 <ip4_frag+0x280>)
 80187fe:	486c      	ldr	r0, [pc, #432]	; (80189b0 <ip4_frag+0x27c>)
 8018800:	f000 feee 	bl	80195e0 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8018804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018806:	685b      	ldr	r3, [r3, #4]
 8018808:	2214      	movs	r2, #20
 801880a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801880c:	4618      	mov	r0, r3
 801880e:	f001 f8b6 	bl	801997e <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 8018812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018814:	685b      	ldr	r3, [r3, #4]
 8018816:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 8018818:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801881a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 801881e:	e064      	b.n	80188ea <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 8018820:	68fb      	ldr	r3, [r7, #12]
 8018822:	895a      	ldrh	r2, [r3, #10]
 8018824:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8018826:	1ad3      	subs	r3, r2, r3
 8018828:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801882a:	68fb      	ldr	r3, [r7, #12]
 801882c:	895b      	ldrh	r3, [r3, #10]
 801882e:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8018830:	429a      	cmp	r2, r3
 8018832:	d906      	bls.n	8018842 <ip4_frag+0x10e>
 8018834:	4b5c      	ldr	r3, [pc, #368]	; (80189a8 <ip4_frag+0x274>)
 8018836:	f240 322d 	movw	r2, #813	; 0x32d
 801883a:	495f      	ldr	r1, [pc, #380]	; (80189b8 <ip4_frag+0x284>)
 801883c:	485c      	ldr	r0, [pc, #368]	; (80189b0 <ip4_frag+0x27c>)
 801883e:	f000 fecf 	bl	80195e0 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8018842:	8bfa      	ldrh	r2, [r7, #30]
 8018844:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8018848:	4293      	cmp	r3, r2
 801884a:	bf28      	it	cs
 801884c:	4613      	movcs	r3, r2
 801884e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8018852:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8018856:	2b00      	cmp	r3, #0
 8018858:	d105      	bne.n	8018866 <ip4_frag+0x132>
        poff = 0;
 801885a:	2300      	movs	r3, #0
 801885c:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 801885e:	68fb      	ldr	r3, [r7, #12]
 8018860:	681b      	ldr	r3, [r3, #0]
 8018862:	60fb      	str	r3, [r7, #12]
        continue;
 8018864:	e041      	b.n	80188ea <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 8018866:	f7ff ff0d 	bl	8018684 <ip_frag_alloc_pbuf_custom_ref>
 801886a:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801886c:	69bb      	ldr	r3, [r7, #24]
 801886e:	2b00      	cmp	r3, #0
 8018870:	d103      	bne.n	801887a <ip4_frag+0x146>
        pbuf_free(rambuf);
 8018872:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8018874:	f7f7 ffe2 	bl	801083c <pbuf_free>
        goto memerr;
 8018878:	e08f      	b.n	801899a <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801887a:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801887c:	68fb      	ldr	r3, [r7, #12]
 801887e:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8018880:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8018882:	4413      	add	r3, r2
 8018884:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 8018888:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 801888c:	9201      	str	r2, [sp, #4]
 801888e:	9300      	str	r3, [sp, #0]
 8018890:	4603      	mov	r3, r0
 8018892:	2241      	movs	r2, #65	; 0x41
 8018894:	2000      	movs	r0, #0
 8018896:	f7f7 fe17 	bl	80104c8 <pbuf_alloced_custom>
 801889a:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801889c:	697b      	ldr	r3, [r7, #20]
 801889e:	2b00      	cmp	r3, #0
 80188a0:	d106      	bne.n	80188b0 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 80188a2:	69b8      	ldr	r0, [r7, #24]
 80188a4:	f7ff fef6 	bl	8018694 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 80188a8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80188aa:	f7f7 ffc7 	bl	801083c <pbuf_free>
        goto memerr;
 80188ae:	e074      	b.n	801899a <ip4_frag+0x266>
      }
      pbuf_ref(p);
 80188b0:	68f8      	ldr	r0, [r7, #12]
 80188b2:	f7f8 f863 	bl	801097c <pbuf_ref>
      pcr->original = p;
 80188b6:	69bb      	ldr	r3, [r7, #24]
 80188b8:	68fa      	ldr	r2, [r7, #12]
 80188ba:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 80188bc:	69bb      	ldr	r3, [r7, #24]
 80188be:	4a3f      	ldr	r2, [pc, #252]	; (80189bc <ip4_frag+0x288>)
 80188c0:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 80188c2:	6979      	ldr	r1, [r7, #20]
 80188c4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80188c6:	f7f8 f87b 	bl	80109c0 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 80188ca:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 80188ce:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80188d2:	1ad3      	subs	r3, r2, r3
 80188d4:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 80188d8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80188dc:	2b00      	cmp	r3, #0
 80188de:	d004      	beq.n	80188ea <ip4_frag+0x1b6>
        poff = 0;
 80188e0:	2300      	movs	r3, #0
 80188e2:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 80188e4:	68fb      	ldr	r3, [r7, #12]
 80188e6:	681b      	ldr	r3, [r3, #0]
 80188e8:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 80188ea:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80188ee:	2b00      	cmp	r3, #0
 80188f0:	d196      	bne.n	8018820 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 80188f2:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 80188f4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80188f8:	4413      	add	r3, r2
 80188fa:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 80188fc:	68bb      	ldr	r3, [r7, #8]
 80188fe:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8018900:	f1a3 0213 	sub.w	r2, r3, #19
 8018904:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8018908:	429a      	cmp	r2, r3
 801890a:	bfcc      	ite	gt
 801890c:	2301      	movgt	r3, #1
 801890e:	2300      	movle	r3, #0
 8018910:	b2db      	uxtb	r3, r3
 8018912:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8018914:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8018918:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801891c:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 801891e:	6a3b      	ldr	r3, [r7, #32]
 8018920:	2b00      	cmp	r3, #0
 8018922:	d002      	beq.n	801892a <ip4_frag+0x1f6>
 8018924:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018926:	2b00      	cmp	r3, #0
 8018928:	d003      	beq.n	8018932 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801892a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801892c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8018930:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8018932:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8018934:	4618      	mov	r0, r3
 8018936:	f7f6 fb8b 	bl	800f050 <lwip_htons>
 801893a:	4603      	mov	r3, r0
 801893c:	461a      	mov	r2, r3
 801893e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018940:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8018942:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8018944:	3314      	adds	r3, #20
 8018946:	b29b      	uxth	r3, r3
 8018948:	4618      	mov	r0, r3
 801894a:	f7f6 fb81 	bl	800f050 <lwip_htons>
 801894e:	4603      	mov	r3, r0
 8018950:	461a      	mov	r2, r3
 8018952:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018954:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8018956:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018958:	2200      	movs	r2, #0
 801895a:	729a      	strb	r2, [r3, #10]
 801895c:	2200      	movs	r2, #0
 801895e:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8018960:	68bb      	ldr	r3, [r7, #8]
 8018962:	695b      	ldr	r3, [r3, #20]
 8018964:	687a      	ldr	r2, [r7, #4]
 8018966:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8018968:	68b8      	ldr	r0, [r7, #8]
 801896a:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801896c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801896e:	f7f7 ff65 	bl	801083c <pbuf_free>
    left = (u16_t)(left - fragsize);
 8018972:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8018976:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8018978:	1ad3      	subs	r3, r2, r3
 801897a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 801897e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8018982:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8018984:	4413      	add	r3, r2
 8018986:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 801898a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801898e:	2b00      	cmp	r3, #0
 8018990:	f47f af19 	bne.w	80187c6 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8018994:	2300      	movs	r3, #0
 8018996:	e002      	b.n	801899e <ip4_frag+0x26a>
      goto memerr;
 8018998:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801899a:	f04f 33ff 	mov.w	r3, #4294967295
}
 801899e:	4618      	mov	r0, r3
 80189a0:	3748      	adds	r7, #72	; 0x48
 80189a2:	46bd      	mov	sp, r7
 80189a4:	bd80      	pop	{r7, pc}
 80189a6:	bf00      	nop
 80189a8:	0801e57c 	.word	0x0801e57c
 80189ac:	0801e758 	.word	0x0801e758
 80189b0:	0801e5c4 	.word	0x0801e5c4
 80189b4:	0801e774 	.word	0x0801e774
 80189b8:	0801e794 	.word	0x0801e794
 80189bc:	080186cd 	.word	0x080186cd

080189c0 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 80189c0:	b580      	push	{r7, lr}
 80189c2:	b086      	sub	sp, #24
 80189c4:	af00      	add	r7, sp, #0
 80189c6:	6078      	str	r0, [r7, #4]
 80189c8:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 80189ca:	230e      	movs	r3, #14
 80189cc:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 80189ce:	687b      	ldr	r3, [r7, #4]
 80189d0:	895b      	ldrh	r3, [r3, #10]
 80189d2:	2b0e      	cmp	r3, #14
 80189d4:	d96e      	bls.n	8018ab4 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 80189d6:	687b      	ldr	r3, [r7, #4]
 80189d8:	7bdb      	ldrb	r3, [r3, #15]
 80189da:	2b00      	cmp	r3, #0
 80189dc:	d106      	bne.n	80189ec <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 80189de:	683b      	ldr	r3, [r7, #0]
 80189e0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80189e4:	3301      	adds	r3, #1
 80189e6:	b2da      	uxtb	r2, r3
 80189e8:	687b      	ldr	r3, [r7, #4]
 80189ea:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 80189ec:	687b      	ldr	r3, [r7, #4]
 80189ee:	685b      	ldr	r3, [r3, #4]
 80189f0:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 80189f2:	693b      	ldr	r3, [r7, #16]
 80189f4:	7b1a      	ldrb	r2, [r3, #12]
 80189f6:	7b5b      	ldrb	r3, [r3, #13]
 80189f8:	021b      	lsls	r3, r3, #8
 80189fa:	4313      	orrs	r3, r2
 80189fc:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 80189fe:	693b      	ldr	r3, [r7, #16]
 8018a00:	781b      	ldrb	r3, [r3, #0]
 8018a02:	f003 0301 	and.w	r3, r3, #1
 8018a06:	2b00      	cmp	r3, #0
 8018a08:	d023      	beq.n	8018a52 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8018a0a:	693b      	ldr	r3, [r7, #16]
 8018a0c:	781b      	ldrb	r3, [r3, #0]
 8018a0e:	2b01      	cmp	r3, #1
 8018a10:	d10f      	bne.n	8018a32 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8018a12:	693b      	ldr	r3, [r7, #16]
 8018a14:	785b      	ldrb	r3, [r3, #1]
 8018a16:	2b00      	cmp	r3, #0
 8018a18:	d11b      	bne.n	8018a52 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8018a1a:	693b      	ldr	r3, [r7, #16]
 8018a1c:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8018a1e:	2b5e      	cmp	r3, #94	; 0x5e
 8018a20:	d117      	bne.n	8018a52 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8018a22:	687b      	ldr	r3, [r7, #4]
 8018a24:	7b5b      	ldrb	r3, [r3, #13]
 8018a26:	f043 0310 	orr.w	r3, r3, #16
 8018a2a:	b2da      	uxtb	r2, r3
 8018a2c:	687b      	ldr	r3, [r7, #4]
 8018a2e:	735a      	strb	r2, [r3, #13]
 8018a30:	e00f      	b.n	8018a52 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8018a32:	693b      	ldr	r3, [r7, #16]
 8018a34:	2206      	movs	r2, #6
 8018a36:	4928      	ldr	r1, [pc, #160]	; (8018ad8 <ethernet_input+0x118>)
 8018a38:	4618      	mov	r0, r3
 8018a3a:	f000 ff17 	bl	801986c <memcmp>
 8018a3e:	4603      	mov	r3, r0
 8018a40:	2b00      	cmp	r3, #0
 8018a42:	d106      	bne.n	8018a52 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8018a44:	687b      	ldr	r3, [r7, #4]
 8018a46:	7b5b      	ldrb	r3, [r3, #13]
 8018a48:	f043 0308 	orr.w	r3, r3, #8
 8018a4c:	b2da      	uxtb	r2, r3
 8018a4e:	687b      	ldr	r3, [r7, #4]
 8018a50:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8018a52:	89fb      	ldrh	r3, [r7, #14]
 8018a54:	2b08      	cmp	r3, #8
 8018a56:	d003      	beq.n	8018a60 <ethernet_input+0xa0>
 8018a58:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 8018a5c:	d014      	beq.n	8018a88 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8018a5e:	e032      	b.n	8018ac6 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8018a60:	683b      	ldr	r3, [r7, #0]
 8018a62:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8018a66:	f003 0308 	and.w	r3, r3, #8
 8018a6a:	2b00      	cmp	r3, #0
 8018a6c:	d024      	beq.n	8018ab8 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8018a6e:	8afb      	ldrh	r3, [r7, #22]
 8018a70:	4619      	mov	r1, r3
 8018a72:	6878      	ldr	r0, [r7, #4]
 8018a74:	f7f7 fe5c 	bl	8010730 <pbuf_remove_header>
 8018a78:	4603      	mov	r3, r0
 8018a7a:	2b00      	cmp	r3, #0
 8018a7c:	d11e      	bne.n	8018abc <ethernet_input+0xfc>
        ip4_input(p, netif);
 8018a7e:	6839      	ldr	r1, [r7, #0]
 8018a80:	6878      	ldr	r0, [r7, #4]
 8018a82:	f7fe ff21 	bl	80178c8 <ip4_input>
      break;
 8018a86:	e013      	b.n	8018ab0 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8018a88:	683b      	ldr	r3, [r7, #0]
 8018a8a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8018a8e:	f003 0308 	and.w	r3, r3, #8
 8018a92:	2b00      	cmp	r3, #0
 8018a94:	d014      	beq.n	8018ac0 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8018a96:	8afb      	ldrh	r3, [r7, #22]
 8018a98:	4619      	mov	r1, r3
 8018a9a:	6878      	ldr	r0, [r7, #4]
 8018a9c:	f7f7 fe48 	bl	8010730 <pbuf_remove_header>
 8018aa0:	4603      	mov	r3, r0
 8018aa2:	2b00      	cmp	r3, #0
 8018aa4:	d10e      	bne.n	8018ac4 <ethernet_input+0x104>
        etharp_input(p, netif);
 8018aa6:	6839      	ldr	r1, [r7, #0]
 8018aa8:	6878      	ldr	r0, [r7, #4]
 8018aaa:	f7fe f89b 	bl	8016be4 <etharp_input>
      break;
 8018aae:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8018ab0:	2300      	movs	r3, #0
 8018ab2:	e00c      	b.n	8018ace <ethernet_input+0x10e>
    goto free_and_return;
 8018ab4:	bf00      	nop
 8018ab6:	e006      	b.n	8018ac6 <ethernet_input+0x106>
        goto free_and_return;
 8018ab8:	bf00      	nop
 8018aba:	e004      	b.n	8018ac6 <ethernet_input+0x106>
        goto free_and_return;
 8018abc:	bf00      	nop
 8018abe:	e002      	b.n	8018ac6 <ethernet_input+0x106>
        goto free_and_return;
 8018ac0:	bf00      	nop
 8018ac2:	e000      	b.n	8018ac6 <ethernet_input+0x106>
        goto free_and_return;
 8018ac4:	bf00      	nop

free_and_return:
  pbuf_free(p);
 8018ac6:	6878      	ldr	r0, [r7, #4]
 8018ac8:	f7f7 feb8 	bl	801083c <pbuf_free>
  return ERR_OK;
 8018acc:	2300      	movs	r3, #0
}
 8018ace:	4618      	mov	r0, r3
 8018ad0:	3718      	adds	r7, #24
 8018ad2:	46bd      	mov	sp, r7
 8018ad4:	bd80      	pop	{r7, pc}
 8018ad6:	bf00      	nop
 8018ad8:	0801e970 	.word	0x0801e970

08018adc <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8018adc:	b580      	push	{r7, lr}
 8018ade:	b086      	sub	sp, #24
 8018ae0:	af00      	add	r7, sp, #0
 8018ae2:	60f8      	str	r0, [r7, #12]
 8018ae4:	60b9      	str	r1, [r7, #8]
 8018ae6:	607a      	str	r2, [r7, #4]
 8018ae8:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8018aea:	8c3b      	ldrh	r3, [r7, #32]
 8018aec:	4618      	mov	r0, r3
 8018aee:	f7f6 faaf 	bl	800f050 <lwip_htons>
 8018af2:	4603      	mov	r3, r0
 8018af4:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8018af6:	210e      	movs	r1, #14
 8018af8:	68b8      	ldr	r0, [r7, #8]
 8018afa:	f7f7 fe09 	bl	8010710 <pbuf_add_header>
 8018afe:	4603      	mov	r3, r0
 8018b00:	2b00      	cmp	r3, #0
 8018b02:	d125      	bne.n	8018b50 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8018b04:	68bb      	ldr	r3, [r7, #8]
 8018b06:	685b      	ldr	r3, [r3, #4]
 8018b08:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8018b0a:	693b      	ldr	r3, [r7, #16]
 8018b0c:	8afa      	ldrh	r2, [r7, #22]
 8018b0e:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8018b10:	693b      	ldr	r3, [r7, #16]
 8018b12:	2206      	movs	r2, #6
 8018b14:	6839      	ldr	r1, [r7, #0]
 8018b16:	4618      	mov	r0, r3
 8018b18:	f000 ff31 	bl	801997e <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8018b1c:	693b      	ldr	r3, [r7, #16]
 8018b1e:	3306      	adds	r3, #6
 8018b20:	2206      	movs	r2, #6
 8018b22:	6879      	ldr	r1, [r7, #4]
 8018b24:	4618      	mov	r0, r3
 8018b26:	f000 ff2a 	bl	801997e <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8018b2a:	68fb      	ldr	r3, [r7, #12]
 8018b2c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8018b30:	2b06      	cmp	r3, #6
 8018b32:	d006      	beq.n	8018b42 <ethernet_output+0x66>
 8018b34:	4b0a      	ldr	r3, [pc, #40]	; (8018b60 <ethernet_output+0x84>)
 8018b36:	f44f 7299 	mov.w	r2, #306	; 0x132
 8018b3a:	490a      	ldr	r1, [pc, #40]	; (8018b64 <ethernet_output+0x88>)
 8018b3c:	480a      	ldr	r0, [pc, #40]	; (8018b68 <ethernet_output+0x8c>)
 8018b3e:	f000 fd4f 	bl	80195e0 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8018b42:	68fb      	ldr	r3, [r7, #12]
 8018b44:	699b      	ldr	r3, [r3, #24]
 8018b46:	68b9      	ldr	r1, [r7, #8]
 8018b48:	68f8      	ldr	r0, [r7, #12]
 8018b4a:	4798      	blx	r3
 8018b4c:	4603      	mov	r3, r0
 8018b4e:	e002      	b.n	8018b56 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8018b50:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8018b52:	f06f 0301 	mvn.w	r3, #1
}
 8018b56:	4618      	mov	r0, r3
 8018b58:	3718      	adds	r7, #24
 8018b5a:	46bd      	mov	sp, r7
 8018b5c:	bd80      	pop	{r7, pc}
 8018b5e:	bf00      	nop
 8018b60:	0801e7a4 	.word	0x0801e7a4
 8018b64:	0801e7dc 	.word	0x0801e7dc
 8018b68:	0801e810 	.word	0x0801e810

08018b6c <rand>:
 8018b6c:	4b16      	ldr	r3, [pc, #88]	; (8018bc8 <rand+0x5c>)
 8018b6e:	b510      	push	{r4, lr}
 8018b70:	681c      	ldr	r4, [r3, #0]
 8018b72:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8018b74:	b9b3      	cbnz	r3, 8018ba4 <rand+0x38>
 8018b76:	2018      	movs	r0, #24
 8018b78:	f001 fd6e 	bl	801a658 <malloc>
 8018b7c:	4602      	mov	r2, r0
 8018b7e:	6320      	str	r0, [r4, #48]	; 0x30
 8018b80:	b920      	cbnz	r0, 8018b8c <rand+0x20>
 8018b82:	4b12      	ldr	r3, [pc, #72]	; (8018bcc <rand+0x60>)
 8018b84:	4812      	ldr	r0, [pc, #72]	; (8018bd0 <rand+0x64>)
 8018b86:	2152      	movs	r1, #82	; 0x52
 8018b88:	f000 ff08 	bl	801999c <__assert_func>
 8018b8c:	4911      	ldr	r1, [pc, #68]	; (8018bd4 <rand+0x68>)
 8018b8e:	4b12      	ldr	r3, [pc, #72]	; (8018bd8 <rand+0x6c>)
 8018b90:	e9c0 1300 	strd	r1, r3, [r0]
 8018b94:	4b11      	ldr	r3, [pc, #68]	; (8018bdc <rand+0x70>)
 8018b96:	6083      	str	r3, [r0, #8]
 8018b98:	230b      	movs	r3, #11
 8018b9a:	8183      	strh	r3, [r0, #12]
 8018b9c:	2100      	movs	r1, #0
 8018b9e:	2001      	movs	r0, #1
 8018ba0:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8018ba4:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8018ba6:	480e      	ldr	r0, [pc, #56]	; (8018be0 <rand+0x74>)
 8018ba8:	690b      	ldr	r3, [r1, #16]
 8018baa:	694c      	ldr	r4, [r1, #20]
 8018bac:	4a0d      	ldr	r2, [pc, #52]	; (8018be4 <rand+0x78>)
 8018bae:	4358      	muls	r0, r3
 8018bb0:	fb02 0004 	mla	r0, r2, r4, r0
 8018bb4:	fba3 3202 	umull	r3, r2, r3, r2
 8018bb8:	3301      	adds	r3, #1
 8018bba:	eb40 0002 	adc.w	r0, r0, r2
 8018bbe:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8018bc2:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8018bc6:	bd10      	pop	{r4, pc}
 8018bc8:	200000bc 	.word	0x200000bc
 8018bcc:	0801e97e 	.word	0x0801e97e
 8018bd0:	0801e995 	.word	0x0801e995
 8018bd4:	abcd330e 	.word	0xabcd330e
 8018bd8:	e66d1234 	.word	0xe66d1234
 8018bdc:	0005deec 	.word	0x0005deec
 8018be0:	5851f42d 	.word	0x5851f42d
 8018be4:	4c957f2d 	.word	0x4c957f2d

08018be8 <__cvt>:
 8018be8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018bea:	ed2d 8b02 	vpush	{d8}
 8018bee:	eeb0 8b40 	vmov.f64	d8, d0
 8018bf2:	b085      	sub	sp, #20
 8018bf4:	4617      	mov	r7, r2
 8018bf6:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8018bf8:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8018bfa:	ee18 2a90 	vmov	r2, s17
 8018bfe:	f025 0520 	bic.w	r5, r5, #32
 8018c02:	2a00      	cmp	r2, #0
 8018c04:	bfb6      	itet	lt
 8018c06:	222d      	movlt	r2, #45	; 0x2d
 8018c08:	2200      	movge	r2, #0
 8018c0a:	eeb1 8b40 	vneglt.f64	d8, d0
 8018c0e:	2d46      	cmp	r5, #70	; 0x46
 8018c10:	460c      	mov	r4, r1
 8018c12:	701a      	strb	r2, [r3, #0]
 8018c14:	d004      	beq.n	8018c20 <__cvt+0x38>
 8018c16:	2d45      	cmp	r5, #69	; 0x45
 8018c18:	d100      	bne.n	8018c1c <__cvt+0x34>
 8018c1a:	3401      	adds	r4, #1
 8018c1c:	2102      	movs	r1, #2
 8018c1e:	e000      	b.n	8018c22 <__cvt+0x3a>
 8018c20:	2103      	movs	r1, #3
 8018c22:	ab03      	add	r3, sp, #12
 8018c24:	9301      	str	r3, [sp, #4]
 8018c26:	ab02      	add	r3, sp, #8
 8018c28:	9300      	str	r3, [sp, #0]
 8018c2a:	4622      	mov	r2, r4
 8018c2c:	4633      	mov	r3, r6
 8018c2e:	eeb0 0b48 	vmov.f64	d0, d8
 8018c32:	f000 ff59 	bl	8019ae8 <_dtoa_r>
 8018c36:	2d47      	cmp	r5, #71	; 0x47
 8018c38:	d101      	bne.n	8018c3e <__cvt+0x56>
 8018c3a:	07fb      	lsls	r3, r7, #31
 8018c3c:	d51a      	bpl.n	8018c74 <__cvt+0x8c>
 8018c3e:	2d46      	cmp	r5, #70	; 0x46
 8018c40:	eb00 0204 	add.w	r2, r0, r4
 8018c44:	d10c      	bne.n	8018c60 <__cvt+0x78>
 8018c46:	7803      	ldrb	r3, [r0, #0]
 8018c48:	2b30      	cmp	r3, #48	; 0x30
 8018c4a:	d107      	bne.n	8018c5c <__cvt+0x74>
 8018c4c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8018c50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018c54:	bf1c      	itt	ne
 8018c56:	f1c4 0401 	rsbne	r4, r4, #1
 8018c5a:	6034      	strne	r4, [r6, #0]
 8018c5c:	6833      	ldr	r3, [r6, #0]
 8018c5e:	441a      	add	r2, r3
 8018c60:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8018c64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018c68:	bf08      	it	eq
 8018c6a:	9203      	streq	r2, [sp, #12]
 8018c6c:	2130      	movs	r1, #48	; 0x30
 8018c6e:	9b03      	ldr	r3, [sp, #12]
 8018c70:	4293      	cmp	r3, r2
 8018c72:	d307      	bcc.n	8018c84 <__cvt+0x9c>
 8018c74:	9b03      	ldr	r3, [sp, #12]
 8018c76:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8018c78:	1a1b      	subs	r3, r3, r0
 8018c7a:	6013      	str	r3, [r2, #0]
 8018c7c:	b005      	add	sp, #20
 8018c7e:	ecbd 8b02 	vpop	{d8}
 8018c82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018c84:	1c5c      	adds	r4, r3, #1
 8018c86:	9403      	str	r4, [sp, #12]
 8018c88:	7019      	strb	r1, [r3, #0]
 8018c8a:	e7f0      	b.n	8018c6e <__cvt+0x86>

08018c8c <__exponent>:
 8018c8c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8018c8e:	4603      	mov	r3, r0
 8018c90:	2900      	cmp	r1, #0
 8018c92:	bfb8      	it	lt
 8018c94:	4249      	neglt	r1, r1
 8018c96:	f803 2b02 	strb.w	r2, [r3], #2
 8018c9a:	bfb4      	ite	lt
 8018c9c:	222d      	movlt	r2, #45	; 0x2d
 8018c9e:	222b      	movge	r2, #43	; 0x2b
 8018ca0:	2909      	cmp	r1, #9
 8018ca2:	7042      	strb	r2, [r0, #1]
 8018ca4:	dd2a      	ble.n	8018cfc <__exponent+0x70>
 8018ca6:	f10d 0207 	add.w	r2, sp, #7
 8018caa:	4617      	mov	r7, r2
 8018cac:	260a      	movs	r6, #10
 8018cae:	4694      	mov	ip, r2
 8018cb0:	fb91 f5f6 	sdiv	r5, r1, r6
 8018cb4:	fb06 1415 	mls	r4, r6, r5, r1
 8018cb8:	3430      	adds	r4, #48	; 0x30
 8018cba:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8018cbe:	460c      	mov	r4, r1
 8018cc0:	2c63      	cmp	r4, #99	; 0x63
 8018cc2:	f102 32ff 	add.w	r2, r2, #4294967295
 8018cc6:	4629      	mov	r1, r5
 8018cc8:	dcf1      	bgt.n	8018cae <__exponent+0x22>
 8018cca:	3130      	adds	r1, #48	; 0x30
 8018ccc:	f1ac 0402 	sub.w	r4, ip, #2
 8018cd0:	f802 1c01 	strb.w	r1, [r2, #-1]
 8018cd4:	1c41      	adds	r1, r0, #1
 8018cd6:	4622      	mov	r2, r4
 8018cd8:	42ba      	cmp	r2, r7
 8018cda:	d30a      	bcc.n	8018cf2 <__exponent+0x66>
 8018cdc:	f10d 0209 	add.w	r2, sp, #9
 8018ce0:	eba2 020c 	sub.w	r2, r2, ip
 8018ce4:	42bc      	cmp	r4, r7
 8018ce6:	bf88      	it	hi
 8018ce8:	2200      	movhi	r2, #0
 8018cea:	4413      	add	r3, r2
 8018cec:	1a18      	subs	r0, r3, r0
 8018cee:	b003      	add	sp, #12
 8018cf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018cf2:	f812 5b01 	ldrb.w	r5, [r2], #1
 8018cf6:	f801 5f01 	strb.w	r5, [r1, #1]!
 8018cfa:	e7ed      	b.n	8018cd8 <__exponent+0x4c>
 8018cfc:	2330      	movs	r3, #48	; 0x30
 8018cfe:	3130      	adds	r1, #48	; 0x30
 8018d00:	7083      	strb	r3, [r0, #2]
 8018d02:	70c1      	strb	r1, [r0, #3]
 8018d04:	1d03      	adds	r3, r0, #4
 8018d06:	e7f1      	b.n	8018cec <__exponent+0x60>

08018d08 <_printf_float>:
 8018d08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018d0c:	b08b      	sub	sp, #44	; 0x2c
 8018d0e:	460c      	mov	r4, r1
 8018d10:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8018d14:	4616      	mov	r6, r2
 8018d16:	461f      	mov	r7, r3
 8018d18:	4605      	mov	r5, r0
 8018d1a:	f000 fdbf 	bl	801989c <_localeconv_r>
 8018d1e:	f8d0 b000 	ldr.w	fp, [r0]
 8018d22:	4658      	mov	r0, fp
 8018d24:	f7e8 fddc 	bl	80018e0 <strlen>
 8018d28:	2300      	movs	r3, #0
 8018d2a:	9308      	str	r3, [sp, #32]
 8018d2c:	f8d8 3000 	ldr.w	r3, [r8]
 8018d30:	f894 9018 	ldrb.w	r9, [r4, #24]
 8018d34:	6822      	ldr	r2, [r4, #0]
 8018d36:	3307      	adds	r3, #7
 8018d38:	f023 0307 	bic.w	r3, r3, #7
 8018d3c:	f103 0108 	add.w	r1, r3, #8
 8018d40:	f8c8 1000 	str.w	r1, [r8]
 8018d44:	ed93 0b00 	vldr	d0, [r3]
 8018d48:	ed9f 6b97 	vldr	d6, [pc, #604]	; 8018fa8 <_printf_float+0x2a0>
 8018d4c:	eeb0 7bc0 	vabs.f64	d7, d0
 8018d50:	eeb4 7b46 	vcmp.f64	d7, d6
 8018d54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018d58:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 8018d5c:	4682      	mov	sl, r0
 8018d5e:	dd24      	ble.n	8018daa <_printf_float+0xa2>
 8018d60:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8018d64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018d68:	d502      	bpl.n	8018d70 <_printf_float+0x68>
 8018d6a:	232d      	movs	r3, #45	; 0x2d
 8018d6c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8018d70:	498f      	ldr	r1, [pc, #572]	; (8018fb0 <_printf_float+0x2a8>)
 8018d72:	4b90      	ldr	r3, [pc, #576]	; (8018fb4 <_printf_float+0x2ac>)
 8018d74:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8018d78:	bf94      	ite	ls
 8018d7a:	4688      	movls	r8, r1
 8018d7c:	4698      	movhi	r8, r3
 8018d7e:	2303      	movs	r3, #3
 8018d80:	6123      	str	r3, [r4, #16]
 8018d82:	f022 0204 	bic.w	r2, r2, #4
 8018d86:	2300      	movs	r3, #0
 8018d88:	6022      	str	r2, [r4, #0]
 8018d8a:	9304      	str	r3, [sp, #16]
 8018d8c:	9700      	str	r7, [sp, #0]
 8018d8e:	4633      	mov	r3, r6
 8018d90:	aa09      	add	r2, sp, #36	; 0x24
 8018d92:	4621      	mov	r1, r4
 8018d94:	4628      	mov	r0, r5
 8018d96:	f000 f9d1 	bl	801913c <_printf_common>
 8018d9a:	3001      	adds	r0, #1
 8018d9c:	f040 808a 	bne.w	8018eb4 <_printf_float+0x1ac>
 8018da0:	f04f 30ff 	mov.w	r0, #4294967295
 8018da4:	b00b      	add	sp, #44	; 0x2c
 8018da6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018daa:	eeb4 0b40 	vcmp.f64	d0, d0
 8018dae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018db2:	d709      	bvc.n	8018dc8 <_printf_float+0xc0>
 8018db4:	ee10 3a90 	vmov	r3, s1
 8018db8:	2b00      	cmp	r3, #0
 8018dba:	bfbc      	itt	lt
 8018dbc:	232d      	movlt	r3, #45	; 0x2d
 8018dbe:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8018dc2:	497d      	ldr	r1, [pc, #500]	; (8018fb8 <_printf_float+0x2b0>)
 8018dc4:	4b7d      	ldr	r3, [pc, #500]	; (8018fbc <_printf_float+0x2b4>)
 8018dc6:	e7d5      	b.n	8018d74 <_printf_float+0x6c>
 8018dc8:	6863      	ldr	r3, [r4, #4]
 8018dca:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8018dce:	9104      	str	r1, [sp, #16]
 8018dd0:	1c59      	adds	r1, r3, #1
 8018dd2:	d13c      	bne.n	8018e4e <_printf_float+0x146>
 8018dd4:	2306      	movs	r3, #6
 8018dd6:	6063      	str	r3, [r4, #4]
 8018dd8:	2300      	movs	r3, #0
 8018dda:	9303      	str	r3, [sp, #12]
 8018ddc:	ab08      	add	r3, sp, #32
 8018dde:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8018de2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8018de6:	ab07      	add	r3, sp, #28
 8018de8:	6861      	ldr	r1, [r4, #4]
 8018dea:	9300      	str	r3, [sp, #0]
 8018dec:	6022      	str	r2, [r4, #0]
 8018dee:	f10d 031b 	add.w	r3, sp, #27
 8018df2:	4628      	mov	r0, r5
 8018df4:	f7ff fef8 	bl	8018be8 <__cvt>
 8018df8:	9b04      	ldr	r3, [sp, #16]
 8018dfa:	9907      	ldr	r1, [sp, #28]
 8018dfc:	2b47      	cmp	r3, #71	; 0x47
 8018dfe:	4680      	mov	r8, r0
 8018e00:	d108      	bne.n	8018e14 <_printf_float+0x10c>
 8018e02:	1cc8      	adds	r0, r1, #3
 8018e04:	db02      	blt.n	8018e0c <_printf_float+0x104>
 8018e06:	6863      	ldr	r3, [r4, #4]
 8018e08:	4299      	cmp	r1, r3
 8018e0a:	dd41      	ble.n	8018e90 <_printf_float+0x188>
 8018e0c:	f1a9 0902 	sub.w	r9, r9, #2
 8018e10:	fa5f f989 	uxtb.w	r9, r9
 8018e14:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8018e18:	d820      	bhi.n	8018e5c <_printf_float+0x154>
 8018e1a:	3901      	subs	r1, #1
 8018e1c:	464a      	mov	r2, r9
 8018e1e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8018e22:	9107      	str	r1, [sp, #28]
 8018e24:	f7ff ff32 	bl	8018c8c <__exponent>
 8018e28:	9a08      	ldr	r2, [sp, #32]
 8018e2a:	9004      	str	r0, [sp, #16]
 8018e2c:	1813      	adds	r3, r2, r0
 8018e2e:	2a01      	cmp	r2, #1
 8018e30:	6123      	str	r3, [r4, #16]
 8018e32:	dc02      	bgt.n	8018e3a <_printf_float+0x132>
 8018e34:	6822      	ldr	r2, [r4, #0]
 8018e36:	07d2      	lsls	r2, r2, #31
 8018e38:	d501      	bpl.n	8018e3e <_printf_float+0x136>
 8018e3a:	3301      	adds	r3, #1
 8018e3c:	6123      	str	r3, [r4, #16]
 8018e3e:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8018e42:	2b00      	cmp	r3, #0
 8018e44:	d0a2      	beq.n	8018d8c <_printf_float+0x84>
 8018e46:	232d      	movs	r3, #45	; 0x2d
 8018e48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8018e4c:	e79e      	b.n	8018d8c <_printf_float+0x84>
 8018e4e:	9904      	ldr	r1, [sp, #16]
 8018e50:	2947      	cmp	r1, #71	; 0x47
 8018e52:	d1c1      	bne.n	8018dd8 <_printf_float+0xd0>
 8018e54:	2b00      	cmp	r3, #0
 8018e56:	d1bf      	bne.n	8018dd8 <_printf_float+0xd0>
 8018e58:	2301      	movs	r3, #1
 8018e5a:	e7bc      	b.n	8018dd6 <_printf_float+0xce>
 8018e5c:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8018e60:	d118      	bne.n	8018e94 <_printf_float+0x18c>
 8018e62:	2900      	cmp	r1, #0
 8018e64:	6863      	ldr	r3, [r4, #4]
 8018e66:	dd0b      	ble.n	8018e80 <_printf_float+0x178>
 8018e68:	6121      	str	r1, [r4, #16]
 8018e6a:	b913      	cbnz	r3, 8018e72 <_printf_float+0x16a>
 8018e6c:	6822      	ldr	r2, [r4, #0]
 8018e6e:	07d0      	lsls	r0, r2, #31
 8018e70:	d502      	bpl.n	8018e78 <_printf_float+0x170>
 8018e72:	3301      	adds	r3, #1
 8018e74:	440b      	add	r3, r1
 8018e76:	6123      	str	r3, [r4, #16]
 8018e78:	2300      	movs	r3, #0
 8018e7a:	65a1      	str	r1, [r4, #88]	; 0x58
 8018e7c:	9304      	str	r3, [sp, #16]
 8018e7e:	e7de      	b.n	8018e3e <_printf_float+0x136>
 8018e80:	b913      	cbnz	r3, 8018e88 <_printf_float+0x180>
 8018e82:	6822      	ldr	r2, [r4, #0]
 8018e84:	07d2      	lsls	r2, r2, #31
 8018e86:	d501      	bpl.n	8018e8c <_printf_float+0x184>
 8018e88:	3302      	adds	r3, #2
 8018e8a:	e7f4      	b.n	8018e76 <_printf_float+0x16e>
 8018e8c:	2301      	movs	r3, #1
 8018e8e:	e7f2      	b.n	8018e76 <_printf_float+0x16e>
 8018e90:	f04f 0967 	mov.w	r9, #103	; 0x67
 8018e94:	9b08      	ldr	r3, [sp, #32]
 8018e96:	4299      	cmp	r1, r3
 8018e98:	db05      	blt.n	8018ea6 <_printf_float+0x19e>
 8018e9a:	6823      	ldr	r3, [r4, #0]
 8018e9c:	6121      	str	r1, [r4, #16]
 8018e9e:	07d8      	lsls	r0, r3, #31
 8018ea0:	d5ea      	bpl.n	8018e78 <_printf_float+0x170>
 8018ea2:	1c4b      	adds	r3, r1, #1
 8018ea4:	e7e7      	b.n	8018e76 <_printf_float+0x16e>
 8018ea6:	2900      	cmp	r1, #0
 8018ea8:	bfd4      	ite	le
 8018eaa:	f1c1 0202 	rsble	r2, r1, #2
 8018eae:	2201      	movgt	r2, #1
 8018eb0:	4413      	add	r3, r2
 8018eb2:	e7e0      	b.n	8018e76 <_printf_float+0x16e>
 8018eb4:	6823      	ldr	r3, [r4, #0]
 8018eb6:	055a      	lsls	r2, r3, #21
 8018eb8:	d407      	bmi.n	8018eca <_printf_float+0x1c2>
 8018eba:	6923      	ldr	r3, [r4, #16]
 8018ebc:	4642      	mov	r2, r8
 8018ebe:	4631      	mov	r1, r6
 8018ec0:	4628      	mov	r0, r5
 8018ec2:	47b8      	blx	r7
 8018ec4:	3001      	adds	r0, #1
 8018ec6:	d12a      	bne.n	8018f1e <_printf_float+0x216>
 8018ec8:	e76a      	b.n	8018da0 <_printf_float+0x98>
 8018eca:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8018ece:	f240 80e0 	bls.w	8019092 <_printf_float+0x38a>
 8018ed2:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8018ed6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8018eda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018ede:	d133      	bne.n	8018f48 <_printf_float+0x240>
 8018ee0:	4a37      	ldr	r2, [pc, #220]	; (8018fc0 <_printf_float+0x2b8>)
 8018ee2:	2301      	movs	r3, #1
 8018ee4:	4631      	mov	r1, r6
 8018ee6:	4628      	mov	r0, r5
 8018ee8:	47b8      	blx	r7
 8018eea:	3001      	adds	r0, #1
 8018eec:	f43f af58 	beq.w	8018da0 <_printf_float+0x98>
 8018ef0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8018ef4:	429a      	cmp	r2, r3
 8018ef6:	db02      	blt.n	8018efe <_printf_float+0x1f6>
 8018ef8:	6823      	ldr	r3, [r4, #0]
 8018efa:	07d8      	lsls	r0, r3, #31
 8018efc:	d50f      	bpl.n	8018f1e <_printf_float+0x216>
 8018efe:	4653      	mov	r3, sl
 8018f00:	465a      	mov	r2, fp
 8018f02:	4631      	mov	r1, r6
 8018f04:	4628      	mov	r0, r5
 8018f06:	47b8      	blx	r7
 8018f08:	3001      	adds	r0, #1
 8018f0a:	f43f af49 	beq.w	8018da0 <_printf_float+0x98>
 8018f0e:	f04f 0800 	mov.w	r8, #0
 8018f12:	f104 091a 	add.w	r9, r4, #26
 8018f16:	9b08      	ldr	r3, [sp, #32]
 8018f18:	3b01      	subs	r3, #1
 8018f1a:	4543      	cmp	r3, r8
 8018f1c:	dc09      	bgt.n	8018f32 <_printf_float+0x22a>
 8018f1e:	6823      	ldr	r3, [r4, #0]
 8018f20:	079b      	lsls	r3, r3, #30
 8018f22:	f100 8106 	bmi.w	8019132 <_printf_float+0x42a>
 8018f26:	68e0      	ldr	r0, [r4, #12]
 8018f28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018f2a:	4298      	cmp	r0, r3
 8018f2c:	bfb8      	it	lt
 8018f2e:	4618      	movlt	r0, r3
 8018f30:	e738      	b.n	8018da4 <_printf_float+0x9c>
 8018f32:	2301      	movs	r3, #1
 8018f34:	464a      	mov	r2, r9
 8018f36:	4631      	mov	r1, r6
 8018f38:	4628      	mov	r0, r5
 8018f3a:	47b8      	blx	r7
 8018f3c:	3001      	adds	r0, #1
 8018f3e:	f43f af2f 	beq.w	8018da0 <_printf_float+0x98>
 8018f42:	f108 0801 	add.w	r8, r8, #1
 8018f46:	e7e6      	b.n	8018f16 <_printf_float+0x20e>
 8018f48:	9b07      	ldr	r3, [sp, #28]
 8018f4a:	2b00      	cmp	r3, #0
 8018f4c:	dc3a      	bgt.n	8018fc4 <_printf_float+0x2bc>
 8018f4e:	4a1c      	ldr	r2, [pc, #112]	; (8018fc0 <_printf_float+0x2b8>)
 8018f50:	2301      	movs	r3, #1
 8018f52:	4631      	mov	r1, r6
 8018f54:	4628      	mov	r0, r5
 8018f56:	47b8      	blx	r7
 8018f58:	3001      	adds	r0, #1
 8018f5a:	f43f af21 	beq.w	8018da0 <_printf_float+0x98>
 8018f5e:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8018f62:	4313      	orrs	r3, r2
 8018f64:	d102      	bne.n	8018f6c <_printf_float+0x264>
 8018f66:	6823      	ldr	r3, [r4, #0]
 8018f68:	07d9      	lsls	r1, r3, #31
 8018f6a:	d5d8      	bpl.n	8018f1e <_printf_float+0x216>
 8018f6c:	4653      	mov	r3, sl
 8018f6e:	465a      	mov	r2, fp
 8018f70:	4631      	mov	r1, r6
 8018f72:	4628      	mov	r0, r5
 8018f74:	47b8      	blx	r7
 8018f76:	3001      	adds	r0, #1
 8018f78:	f43f af12 	beq.w	8018da0 <_printf_float+0x98>
 8018f7c:	f04f 0900 	mov.w	r9, #0
 8018f80:	f104 0a1a 	add.w	sl, r4, #26
 8018f84:	9b07      	ldr	r3, [sp, #28]
 8018f86:	425b      	negs	r3, r3
 8018f88:	454b      	cmp	r3, r9
 8018f8a:	dc01      	bgt.n	8018f90 <_printf_float+0x288>
 8018f8c:	9b08      	ldr	r3, [sp, #32]
 8018f8e:	e795      	b.n	8018ebc <_printf_float+0x1b4>
 8018f90:	2301      	movs	r3, #1
 8018f92:	4652      	mov	r2, sl
 8018f94:	4631      	mov	r1, r6
 8018f96:	4628      	mov	r0, r5
 8018f98:	47b8      	blx	r7
 8018f9a:	3001      	adds	r0, #1
 8018f9c:	f43f af00 	beq.w	8018da0 <_printf_float+0x98>
 8018fa0:	f109 0901 	add.w	r9, r9, #1
 8018fa4:	e7ee      	b.n	8018f84 <_printf_float+0x27c>
 8018fa6:	bf00      	nop
 8018fa8:	ffffffff 	.word	0xffffffff
 8018fac:	7fefffff 	.word	0x7fefffff
 8018fb0:	0801eaee 	.word	0x0801eaee
 8018fb4:	0801eaf2 	.word	0x0801eaf2
 8018fb8:	0801eaf6 	.word	0x0801eaf6
 8018fbc:	0801eafa 	.word	0x0801eafa
 8018fc0:	0801eafe 	.word	0x0801eafe
 8018fc4:	9a08      	ldr	r2, [sp, #32]
 8018fc6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8018fc8:	429a      	cmp	r2, r3
 8018fca:	bfa8      	it	ge
 8018fcc:	461a      	movge	r2, r3
 8018fce:	2a00      	cmp	r2, #0
 8018fd0:	4691      	mov	r9, r2
 8018fd2:	dc38      	bgt.n	8019046 <_printf_float+0x33e>
 8018fd4:	2300      	movs	r3, #0
 8018fd6:	9305      	str	r3, [sp, #20]
 8018fd8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8018fdc:	f104 021a 	add.w	r2, r4, #26
 8018fe0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8018fe2:	9905      	ldr	r1, [sp, #20]
 8018fe4:	9304      	str	r3, [sp, #16]
 8018fe6:	eba3 0309 	sub.w	r3, r3, r9
 8018fea:	428b      	cmp	r3, r1
 8018fec:	dc33      	bgt.n	8019056 <_printf_float+0x34e>
 8018fee:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8018ff2:	429a      	cmp	r2, r3
 8018ff4:	db3c      	blt.n	8019070 <_printf_float+0x368>
 8018ff6:	6823      	ldr	r3, [r4, #0]
 8018ff8:	07da      	lsls	r2, r3, #31
 8018ffa:	d439      	bmi.n	8019070 <_printf_float+0x368>
 8018ffc:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8019000:	eba2 0903 	sub.w	r9, r2, r3
 8019004:	9b04      	ldr	r3, [sp, #16]
 8019006:	1ad2      	subs	r2, r2, r3
 8019008:	4591      	cmp	r9, r2
 801900a:	bfa8      	it	ge
 801900c:	4691      	movge	r9, r2
 801900e:	f1b9 0f00 	cmp.w	r9, #0
 8019012:	dc35      	bgt.n	8019080 <_printf_float+0x378>
 8019014:	f04f 0800 	mov.w	r8, #0
 8019018:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801901c:	f104 0a1a 	add.w	sl, r4, #26
 8019020:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8019024:	1a9b      	subs	r3, r3, r2
 8019026:	eba3 0309 	sub.w	r3, r3, r9
 801902a:	4543      	cmp	r3, r8
 801902c:	f77f af77 	ble.w	8018f1e <_printf_float+0x216>
 8019030:	2301      	movs	r3, #1
 8019032:	4652      	mov	r2, sl
 8019034:	4631      	mov	r1, r6
 8019036:	4628      	mov	r0, r5
 8019038:	47b8      	blx	r7
 801903a:	3001      	adds	r0, #1
 801903c:	f43f aeb0 	beq.w	8018da0 <_printf_float+0x98>
 8019040:	f108 0801 	add.w	r8, r8, #1
 8019044:	e7ec      	b.n	8019020 <_printf_float+0x318>
 8019046:	4613      	mov	r3, r2
 8019048:	4631      	mov	r1, r6
 801904a:	4642      	mov	r2, r8
 801904c:	4628      	mov	r0, r5
 801904e:	47b8      	blx	r7
 8019050:	3001      	adds	r0, #1
 8019052:	d1bf      	bne.n	8018fd4 <_printf_float+0x2cc>
 8019054:	e6a4      	b.n	8018da0 <_printf_float+0x98>
 8019056:	2301      	movs	r3, #1
 8019058:	4631      	mov	r1, r6
 801905a:	4628      	mov	r0, r5
 801905c:	9204      	str	r2, [sp, #16]
 801905e:	47b8      	blx	r7
 8019060:	3001      	adds	r0, #1
 8019062:	f43f ae9d 	beq.w	8018da0 <_printf_float+0x98>
 8019066:	9b05      	ldr	r3, [sp, #20]
 8019068:	9a04      	ldr	r2, [sp, #16]
 801906a:	3301      	adds	r3, #1
 801906c:	9305      	str	r3, [sp, #20]
 801906e:	e7b7      	b.n	8018fe0 <_printf_float+0x2d8>
 8019070:	4653      	mov	r3, sl
 8019072:	465a      	mov	r2, fp
 8019074:	4631      	mov	r1, r6
 8019076:	4628      	mov	r0, r5
 8019078:	47b8      	blx	r7
 801907a:	3001      	adds	r0, #1
 801907c:	d1be      	bne.n	8018ffc <_printf_float+0x2f4>
 801907e:	e68f      	b.n	8018da0 <_printf_float+0x98>
 8019080:	9a04      	ldr	r2, [sp, #16]
 8019082:	464b      	mov	r3, r9
 8019084:	4442      	add	r2, r8
 8019086:	4631      	mov	r1, r6
 8019088:	4628      	mov	r0, r5
 801908a:	47b8      	blx	r7
 801908c:	3001      	adds	r0, #1
 801908e:	d1c1      	bne.n	8019014 <_printf_float+0x30c>
 8019090:	e686      	b.n	8018da0 <_printf_float+0x98>
 8019092:	9a08      	ldr	r2, [sp, #32]
 8019094:	2a01      	cmp	r2, #1
 8019096:	dc01      	bgt.n	801909c <_printf_float+0x394>
 8019098:	07db      	lsls	r3, r3, #31
 801909a:	d537      	bpl.n	801910c <_printf_float+0x404>
 801909c:	2301      	movs	r3, #1
 801909e:	4642      	mov	r2, r8
 80190a0:	4631      	mov	r1, r6
 80190a2:	4628      	mov	r0, r5
 80190a4:	47b8      	blx	r7
 80190a6:	3001      	adds	r0, #1
 80190a8:	f43f ae7a 	beq.w	8018da0 <_printf_float+0x98>
 80190ac:	4653      	mov	r3, sl
 80190ae:	465a      	mov	r2, fp
 80190b0:	4631      	mov	r1, r6
 80190b2:	4628      	mov	r0, r5
 80190b4:	47b8      	blx	r7
 80190b6:	3001      	adds	r0, #1
 80190b8:	f43f ae72 	beq.w	8018da0 <_printf_float+0x98>
 80190bc:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80190c0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80190c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80190c8:	9b08      	ldr	r3, [sp, #32]
 80190ca:	d01a      	beq.n	8019102 <_printf_float+0x3fa>
 80190cc:	3b01      	subs	r3, #1
 80190ce:	f108 0201 	add.w	r2, r8, #1
 80190d2:	4631      	mov	r1, r6
 80190d4:	4628      	mov	r0, r5
 80190d6:	47b8      	blx	r7
 80190d8:	3001      	adds	r0, #1
 80190da:	d10e      	bne.n	80190fa <_printf_float+0x3f2>
 80190dc:	e660      	b.n	8018da0 <_printf_float+0x98>
 80190de:	2301      	movs	r3, #1
 80190e0:	464a      	mov	r2, r9
 80190e2:	4631      	mov	r1, r6
 80190e4:	4628      	mov	r0, r5
 80190e6:	47b8      	blx	r7
 80190e8:	3001      	adds	r0, #1
 80190ea:	f43f ae59 	beq.w	8018da0 <_printf_float+0x98>
 80190ee:	f108 0801 	add.w	r8, r8, #1
 80190f2:	9b08      	ldr	r3, [sp, #32]
 80190f4:	3b01      	subs	r3, #1
 80190f6:	4543      	cmp	r3, r8
 80190f8:	dcf1      	bgt.n	80190de <_printf_float+0x3d6>
 80190fa:	9b04      	ldr	r3, [sp, #16]
 80190fc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8019100:	e6dd      	b.n	8018ebe <_printf_float+0x1b6>
 8019102:	f04f 0800 	mov.w	r8, #0
 8019106:	f104 091a 	add.w	r9, r4, #26
 801910a:	e7f2      	b.n	80190f2 <_printf_float+0x3ea>
 801910c:	2301      	movs	r3, #1
 801910e:	4642      	mov	r2, r8
 8019110:	e7df      	b.n	80190d2 <_printf_float+0x3ca>
 8019112:	2301      	movs	r3, #1
 8019114:	464a      	mov	r2, r9
 8019116:	4631      	mov	r1, r6
 8019118:	4628      	mov	r0, r5
 801911a:	47b8      	blx	r7
 801911c:	3001      	adds	r0, #1
 801911e:	f43f ae3f 	beq.w	8018da0 <_printf_float+0x98>
 8019122:	f108 0801 	add.w	r8, r8, #1
 8019126:	68e3      	ldr	r3, [r4, #12]
 8019128:	9909      	ldr	r1, [sp, #36]	; 0x24
 801912a:	1a5b      	subs	r3, r3, r1
 801912c:	4543      	cmp	r3, r8
 801912e:	dcf0      	bgt.n	8019112 <_printf_float+0x40a>
 8019130:	e6f9      	b.n	8018f26 <_printf_float+0x21e>
 8019132:	f04f 0800 	mov.w	r8, #0
 8019136:	f104 0919 	add.w	r9, r4, #25
 801913a:	e7f4      	b.n	8019126 <_printf_float+0x41e>

0801913c <_printf_common>:
 801913c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019140:	4616      	mov	r6, r2
 8019142:	4699      	mov	r9, r3
 8019144:	688a      	ldr	r2, [r1, #8]
 8019146:	690b      	ldr	r3, [r1, #16]
 8019148:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801914c:	4293      	cmp	r3, r2
 801914e:	bfb8      	it	lt
 8019150:	4613      	movlt	r3, r2
 8019152:	6033      	str	r3, [r6, #0]
 8019154:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8019158:	4607      	mov	r7, r0
 801915a:	460c      	mov	r4, r1
 801915c:	b10a      	cbz	r2, 8019162 <_printf_common+0x26>
 801915e:	3301      	adds	r3, #1
 8019160:	6033      	str	r3, [r6, #0]
 8019162:	6823      	ldr	r3, [r4, #0]
 8019164:	0699      	lsls	r1, r3, #26
 8019166:	bf42      	ittt	mi
 8019168:	6833      	ldrmi	r3, [r6, #0]
 801916a:	3302      	addmi	r3, #2
 801916c:	6033      	strmi	r3, [r6, #0]
 801916e:	6825      	ldr	r5, [r4, #0]
 8019170:	f015 0506 	ands.w	r5, r5, #6
 8019174:	d106      	bne.n	8019184 <_printf_common+0x48>
 8019176:	f104 0a19 	add.w	sl, r4, #25
 801917a:	68e3      	ldr	r3, [r4, #12]
 801917c:	6832      	ldr	r2, [r6, #0]
 801917e:	1a9b      	subs	r3, r3, r2
 8019180:	42ab      	cmp	r3, r5
 8019182:	dc26      	bgt.n	80191d2 <_printf_common+0x96>
 8019184:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8019188:	1e13      	subs	r3, r2, #0
 801918a:	6822      	ldr	r2, [r4, #0]
 801918c:	bf18      	it	ne
 801918e:	2301      	movne	r3, #1
 8019190:	0692      	lsls	r2, r2, #26
 8019192:	d42b      	bmi.n	80191ec <_printf_common+0xb0>
 8019194:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8019198:	4649      	mov	r1, r9
 801919a:	4638      	mov	r0, r7
 801919c:	47c0      	blx	r8
 801919e:	3001      	adds	r0, #1
 80191a0:	d01e      	beq.n	80191e0 <_printf_common+0xa4>
 80191a2:	6823      	ldr	r3, [r4, #0]
 80191a4:	6922      	ldr	r2, [r4, #16]
 80191a6:	f003 0306 	and.w	r3, r3, #6
 80191aa:	2b04      	cmp	r3, #4
 80191ac:	bf02      	ittt	eq
 80191ae:	68e5      	ldreq	r5, [r4, #12]
 80191b0:	6833      	ldreq	r3, [r6, #0]
 80191b2:	1aed      	subeq	r5, r5, r3
 80191b4:	68a3      	ldr	r3, [r4, #8]
 80191b6:	bf0c      	ite	eq
 80191b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80191bc:	2500      	movne	r5, #0
 80191be:	4293      	cmp	r3, r2
 80191c0:	bfc4      	itt	gt
 80191c2:	1a9b      	subgt	r3, r3, r2
 80191c4:	18ed      	addgt	r5, r5, r3
 80191c6:	2600      	movs	r6, #0
 80191c8:	341a      	adds	r4, #26
 80191ca:	42b5      	cmp	r5, r6
 80191cc:	d11a      	bne.n	8019204 <_printf_common+0xc8>
 80191ce:	2000      	movs	r0, #0
 80191d0:	e008      	b.n	80191e4 <_printf_common+0xa8>
 80191d2:	2301      	movs	r3, #1
 80191d4:	4652      	mov	r2, sl
 80191d6:	4649      	mov	r1, r9
 80191d8:	4638      	mov	r0, r7
 80191da:	47c0      	blx	r8
 80191dc:	3001      	adds	r0, #1
 80191de:	d103      	bne.n	80191e8 <_printf_common+0xac>
 80191e0:	f04f 30ff 	mov.w	r0, #4294967295
 80191e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80191e8:	3501      	adds	r5, #1
 80191ea:	e7c6      	b.n	801917a <_printf_common+0x3e>
 80191ec:	18e1      	adds	r1, r4, r3
 80191ee:	1c5a      	adds	r2, r3, #1
 80191f0:	2030      	movs	r0, #48	; 0x30
 80191f2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80191f6:	4422      	add	r2, r4
 80191f8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80191fc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8019200:	3302      	adds	r3, #2
 8019202:	e7c7      	b.n	8019194 <_printf_common+0x58>
 8019204:	2301      	movs	r3, #1
 8019206:	4622      	mov	r2, r4
 8019208:	4649      	mov	r1, r9
 801920a:	4638      	mov	r0, r7
 801920c:	47c0      	blx	r8
 801920e:	3001      	adds	r0, #1
 8019210:	d0e6      	beq.n	80191e0 <_printf_common+0xa4>
 8019212:	3601      	adds	r6, #1
 8019214:	e7d9      	b.n	80191ca <_printf_common+0x8e>
	...

08019218 <_printf_i>:
 8019218:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801921c:	7e0f      	ldrb	r7, [r1, #24]
 801921e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8019220:	2f78      	cmp	r7, #120	; 0x78
 8019222:	4691      	mov	r9, r2
 8019224:	4680      	mov	r8, r0
 8019226:	460c      	mov	r4, r1
 8019228:	469a      	mov	sl, r3
 801922a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801922e:	d807      	bhi.n	8019240 <_printf_i+0x28>
 8019230:	2f62      	cmp	r7, #98	; 0x62
 8019232:	d80a      	bhi.n	801924a <_printf_i+0x32>
 8019234:	2f00      	cmp	r7, #0
 8019236:	f000 80d4 	beq.w	80193e2 <_printf_i+0x1ca>
 801923a:	2f58      	cmp	r7, #88	; 0x58
 801923c:	f000 80c0 	beq.w	80193c0 <_printf_i+0x1a8>
 8019240:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8019244:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8019248:	e03a      	b.n	80192c0 <_printf_i+0xa8>
 801924a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801924e:	2b15      	cmp	r3, #21
 8019250:	d8f6      	bhi.n	8019240 <_printf_i+0x28>
 8019252:	a101      	add	r1, pc, #4	; (adr r1, 8019258 <_printf_i+0x40>)
 8019254:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8019258:	080192b1 	.word	0x080192b1
 801925c:	080192c5 	.word	0x080192c5
 8019260:	08019241 	.word	0x08019241
 8019264:	08019241 	.word	0x08019241
 8019268:	08019241 	.word	0x08019241
 801926c:	08019241 	.word	0x08019241
 8019270:	080192c5 	.word	0x080192c5
 8019274:	08019241 	.word	0x08019241
 8019278:	08019241 	.word	0x08019241
 801927c:	08019241 	.word	0x08019241
 8019280:	08019241 	.word	0x08019241
 8019284:	080193c9 	.word	0x080193c9
 8019288:	080192f1 	.word	0x080192f1
 801928c:	08019383 	.word	0x08019383
 8019290:	08019241 	.word	0x08019241
 8019294:	08019241 	.word	0x08019241
 8019298:	080193eb 	.word	0x080193eb
 801929c:	08019241 	.word	0x08019241
 80192a0:	080192f1 	.word	0x080192f1
 80192a4:	08019241 	.word	0x08019241
 80192a8:	08019241 	.word	0x08019241
 80192ac:	0801938b 	.word	0x0801938b
 80192b0:	682b      	ldr	r3, [r5, #0]
 80192b2:	1d1a      	adds	r2, r3, #4
 80192b4:	681b      	ldr	r3, [r3, #0]
 80192b6:	602a      	str	r2, [r5, #0]
 80192b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80192bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80192c0:	2301      	movs	r3, #1
 80192c2:	e09f      	b.n	8019404 <_printf_i+0x1ec>
 80192c4:	6820      	ldr	r0, [r4, #0]
 80192c6:	682b      	ldr	r3, [r5, #0]
 80192c8:	0607      	lsls	r7, r0, #24
 80192ca:	f103 0104 	add.w	r1, r3, #4
 80192ce:	6029      	str	r1, [r5, #0]
 80192d0:	d501      	bpl.n	80192d6 <_printf_i+0xbe>
 80192d2:	681e      	ldr	r6, [r3, #0]
 80192d4:	e003      	b.n	80192de <_printf_i+0xc6>
 80192d6:	0646      	lsls	r6, r0, #25
 80192d8:	d5fb      	bpl.n	80192d2 <_printf_i+0xba>
 80192da:	f9b3 6000 	ldrsh.w	r6, [r3]
 80192de:	2e00      	cmp	r6, #0
 80192e0:	da03      	bge.n	80192ea <_printf_i+0xd2>
 80192e2:	232d      	movs	r3, #45	; 0x2d
 80192e4:	4276      	negs	r6, r6
 80192e6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80192ea:	485a      	ldr	r0, [pc, #360]	; (8019454 <_printf_i+0x23c>)
 80192ec:	230a      	movs	r3, #10
 80192ee:	e012      	b.n	8019316 <_printf_i+0xfe>
 80192f0:	682b      	ldr	r3, [r5, #0]
 80192f2:	6820      	ldr	r0, [r4, #0]
 80192f4:	1d19      	adds	r1, r3, #4
 80192f6:	6029      	str	r1, [r5, #0]
 80192f8:	0605      	lsls	r5, r0, #24
 80192fa:	d501      	bpl.n	8019300 <_printf_i+0xe8>
 80192fc:	681e      	ldr	r6, [r3, #0]
 80192fe:	e002      	b.n	8019306 <_printf_i+0xee>
 8019300:	0641      	lsls	r1, r0, #25
 8019302:	d5fb      	bpl.n	80192fc <_printf_i+0xe4>
 8019304:	881e      	ldrh	r6, [r3, #0]
 8019306:	4853      	ldr	r0, [pc, #332]	; (8019454 <_printf_i+0x23c>)
 8019308:	2f6f      	cmp	r7, #111	; 0x6f
 801930a:	bf0c      	ite	eq
 801930c:	2308      	moveq	r3, #8
 801930e:	230a      	movne	r3, #10
 8019310:	2100      	movs	r1, #0
 8019312:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8019316:	6865      	ldr	r5, [r4, #4]
 8019318:	60a5      	str	r5, [r4, #8]
 801931a:	2d00      	cmp	r5, #0
 801931c:	bfa2      	ittt	ge
 801931e:	6821      	ldrge	r1, [r4, #0]
 8019320:	f021 0104 	bicge.w	r1, r1, #4
 8019324:	6021      	strge	r1, [r4, #0]
 8019326:	b90e      	cbnz	r6, 801932c <_printf_i+0x114>
 8019328:	2d00      	cmp	r5, #0
 801932a:	d04b      	beq.n	80193c4 <_printf_i+0x1ac>
 801932c:	4615      	mov	r5, r2
 801932e:	fbb6 f1f3 	udiv	r1, r6, r3
 8019332:	fb03 6711 	mls	r7, r3, r1, r6
 8019336:	5dc7      	ldrb	r7, [r0, r7]
 8019338:	f805 7d01 	strb.w	r7, [r5, #-1]!
 801933c:	4637      	mov	r7, r6
 801933e:	42bb      	cmp	r3, r7
 8019340:	460e      	mov	r6, r1
 8019342:	d9f4      	bls.n	801932e <_printf_i+0x116>
 8019344:	2b08      	cmp	r3, #8
 8019346:	d10b      	bne.n	8019360 <_printf_i+0x148>
 8019348:	6823      	ldr	r3, [r4, #0]
 801934a:	07de      	lsls	r6, r3, #31
 801934c:	d508      	bpl.n	8019360 <_printf_i+0x148>
 801934e:	6923      	ldr	r3, [r4, #16]
 8019350:	6861      	ldr	r1, [r4, #4]
 8019352:	4299      	cmp	r1, r3
 8019354:	bfde      	ittt	le
 8019356:	2330      	movle	r3, #48	; 0x30
 8019358:	f805 3c01 	strble.w	r3, [r5, #-1]
 801935c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8019360:	1b52      	subs	r2, r2, r5
 8019362:	6122      	str	r2, [r4, #16]
 8019364:	f8cd a000 	str.w	sl, [sp]
 8019368:	464b      	mov	r3, r9
 801936a:	aa03      	add	r2, sp, #12
 801936c:	4621      	mov	r1, r4
 801936e:	4640      	mov	r0, r8
 8019370:	f7ff fee4 	bl	801913c <_printf_common>
 8019374:	3001      	adds	r0, #1
 8019376:	d14a      	bne.n	801940e <_printf_i+0x1f6>
 8019378:	f04f 30ff 	mov.w	r0, #4294967295
 801937c:	b004      	add	sp, #16
 801937e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019382:	6823      	ldr	r3, [r4, #0]
 8019384:	f043 0320 	orr.w	r3, r3, #32
 8019388:	6023      	str	r3, [r4, #0]
 801938a:	4833      	ldr	r0, [pc, #204]	; (8019458 <_printf_i+0x240>)
 801938c:	2778      	movs	r7, #120	; 0x78
 801938e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8019392:	6823      	ldr	r3, [r4, #0]
 8019394:	6829      	ldr	r1, [r5, #0]
 8019396:	061f      	lsls	r7, r3, #24
 8019398:	f851 6b04 	ldr.w	r6, [r1], #4
 801939c:	d402      	bmi.n	80193a4 <_printf_i+0x18c>
 801939e:	065f      	lsls	r7, r3, #25
 80193a0:	bf48      	it	mi
 80193a2:	b2b6      	uxthmi	r6, r6
 80193a4:	07df      	lsls	r7, r3, #31
 80193a6:	bf48      	it	mi
 80193a8:	f043 0320 	orrmi.w	r3, r3, #32
 80193ac:	6029      	str	r1, [r5, #0]
 80193ae:	bf48      	it	mi
 80193b0:	6023      	strmi	r3, [r4, #0]
 80193b2:	b91e      	cbnz	r6, 80193bc <_printf_i+0x1a4>
 80193b4:	6823      	ldr	r3, [r4, #0]
 80193b6:	f023 0320 	bic.w	r3, r3, #32
 80193ba:	6023      	str	r3, [r4, #0]
 80193bc:	2310      	movs	r3, #16
 80193be:	e7a7      	b.n	8019310 <_printf_i+0xf8>
 80193c0:	4824      	ldr	r0, [pc, #144]	; (8019454 <_printf_i+0x23c>)
 80193c2:	e7e4      	b.n	801938e <_printf_i+0x176>
 80193c4:	4615      	mov	r5, r2
 80193c6:	e7bd      	b.n	8019344 <_printf_i+0x12c>
 80193c8:	682b      	ldr	r3, [r5, #0]
 80193ca:	6826      	ldr	r6, [r4, #0]
 80193cc:	6961      	ldr	r1, [r4, #20]
 80193ce:	1d18      	adds	r0, r3, #4
 80193d0:	6028      	str	r0, [r5, #0]
 80193d2:	0635      	lsls	r5, r6, #24
 80193d4:	681b      	ldr	r3, [r3, #0]
 80193d6:	d501      	bpl.n	80193dc <_printf_i+0x1c4>
 80193d8:	6019      	str	r1, [r3, #0]
 80193da:	e002      	b.n	80193e2 <_printf_i+0x1ca>
 80193dc:	0670      	lsls	r0, r6, #25
 80193de:	d5fb      	bpl.n	80193d8 <_printf_i+0x1c0>
 80193e0:	8019      	strh	r1, [r3, #0]
 80193e2:	2300      	movs	r3, #0
 80193e4:	6123      	str	r3, [r4, #16]
 80193e6:	4615      	mov	r5, r2
 80193e8:	e7bc      	b.n	8019364 <_printf_i+0x14c>
 80193ea:	682b      	ldr	r3, [r5, #0]
 80193ec:	1d1a      	adds	r2, r3, #4
 80193ee:	602a      	str	r2, [r5, #0]
 80193f0:	681d      	ldr	r5, [r3, #0]
 80193f2:	6862      	ldr	r2, [r4, #4]
 80193f4:	2100      	movs	r1, #0
 80193f6:	4628      	mov	r0, r5
 80193f8:	f7e8 fa22 	bl	8001840 <memchr>
 80193fc:	b108      	cbz	r0, 8019402 <_printf_i+0x1ea>
 80193fe:	1b40      	subs	r0, r0, r5
 8019400:	6060      	str	r0, [r4, #4]
 8019402:	6863      	ldr	r3, [r4, #4]
 8019404:	6123      	str	r3, [r4, #16]
 8019406:	2300      	movs	r3, #0
 8019408:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801940c:	e7aa      	b.n	8019364 <_printf_i+0x14c>
 801940e:	6923      	ldr	r3, [r4, #16]
 8019410:	462a      	mov	r2, r5
 8019412:	4649      	mov	r1, r9
 8019414:	4640      	mov	r0, r8
 8019416:	47d0      	blx	sl
 8019418:	3001      	adds	r0, #1
 801941a:	d0ad      	beq.n	8019378 <_printf_i+0x160>
 801941c:	6823      	ldr	r3, [r4, #0]
 801941e:	079b      	lsls	r3, r3, #30
 8019420:	d413      	bmi.n	801944a <_printf_i+0x232>
 8019422:	68e0      	ldr	r0, [r4, #12]
 8019424:	9b03      	ldr	r3, [sp, #12]
 8019426:	4298      	cmp	r0, r3
 8019428:	bfb8      	it	lt
 801942a:	4618      	movlt	r0, r3
 801942c:	e7a6      	b.n	801937c <_printf_i+0x164>
 801942e:	2301      	movs	r3, #1
 8019430:	4632      	mov	r2, r6
 8019432:	4649      	mov	r1, r9
 8019434:	4640      	mov	r0, r8
 8019436:	47d0      	blx	sl
 8019438:	3001      	adds	r0, #1
 801943a:	d09d      	beq.n	8019378 <_printf_i+0x160>
 801943c:	3501      	adds	r5, #1
 801943e:	68e3      	ldr	r3, [r4, #12]
 8019440:	9903      	ldr	r1, [sp, #12]
 8019442:	1a5b      	subs	r3, r3, r1
 8019444:	42ab      	cmp	r3, r5
 8019446:	dcf2      	bgt.n	801942e <_printf_i+0x216>
 8019448:	e7eb      	b.n	8019422 <_printf_i+0x20a>
 801944a:	2500      	movs	r5, #0
 801944c:	f104 0619 	add.w	r6, r4, #25
 8019450:	e7f5      	b.n	801943e <_printf_i+0x226>
 8019452:	bf00      	nop
 8019454:	0801eb00 	.word	0x0801eb00
 8019458:	0801eb11 	.word	0x0801eb11

0801945c <std>:
 801945c:	2300      	movs	r3, #0
 801945e:	b510      	push	{r4, lr}
 8019460:	4604      	mov	r4, r0
 8019462:	e9c0 3300 	strd	r3, r3, [r0]
 8019466:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801946a:	6083      	str	r3, [r0, #8]
 801946c:	8181      	strh	r1, [r0, #12]
 801946e:	6643      	str	r3, [r0, #100]	; 0x64
 8019470:	81c2      	strh	r2, [r0, #14]
 8019472:	6183      	str	r3, [r0, #24]
 8019474:	4619      	mov	r1, r3
 8019476:	2208      	movs	r2, #8
 8019478:	305c      	adds	r0, #92	; 0x5c
 801947a:	f000 fa07 	bl	801988c <memset>
 801947e:	4b0d      	ldr	r3, [pc, #52]	; (80194b4 <std+0x58>)
 8019480:	6263      	str	r3, [r4, #36]	; 0x24
 8019482:	4b0d      	ldr	r3, [pc, #52]	; (80194b8 <std+0x5c>)
 8019484:	62a3      	str	r3, [r4, #40]	; 0x28
 8019486:	4b0d      	ldr	r3, [pc, #52]	; (80194bc <std+0x60>)
 8019488:	62e3      	str	r3, [r4, #44]	; 0x2c
 801948a:	4b0d      	ldr	r3, [pc, #52]	; (80194c0 <std+0x64>)
 801948c:	6323      	str	r3, [r4, #48]	; 0x30
 801948e:	4b0d      	ldr	r3, [pc, #52]	; (80194c4 <std+0x68>)
 8019490:	6224      	str	r4, [r4, #32]
 8019492:	429c      	cmp	r4, r3
 8019494:	d006      	beq.n	80194a4 <std+0x48>
 8019496:	f103 0268 	add.w	r2, r3, #104	; 0x68
 801949a:	4294      	cmp	r4, r2
 801949c:	d002      	beq.n	80194a4 <std+0x48>
 801949e:	33d0      	adds	r3, #208	; 0xd0
 80194a0:	429c      	cmp	r4, r3
 80194a2:	d105      	bne.n	80194b0 <std+0x54>
 80194a4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80194a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80194ac:	f000 ba64 	b.w	8019978 <__retarget_lock_init_recursive>
 80194b0:	bd10      	pop	{r4, pc}
 80194b2:	bf00      	nop
 80194b4:	080196bd 	.word	0x080196bd
 80194b8:	080196df 	.word	0x080196df
 80194bc:	08019717 	.word	0x08019717
 80194c0:	0801973b 	.word	0x0801973b
 80194c4:	20008224 	.word	0x20008224

080194c8 <stdio_exit_handler>:
 80194c8:	4a02      	ldr	r2, [pc, #8]	; (80194d4 <stdio_exit_handler+0xc>)
 80194ca:	4903      	ldr	r1, [pc, #12]	; (80194d8 <stdio_exit_handler+0x10>)
 80194cc:	4803      	ldr	r0, [pc, #12]	; (80194dc <stdio_exit_handler+0x14>)
 80194ce:	f000 b869 	b.w	80195a4 <_fwalk_sglue>
 80194d2:	bf00      	nop
 80194d4:	20000064 	.word	0x20000064
 80194d8:	0801b24d 	.word	0x0801b24d
 80194dc:	20000070 	.word	0x20000070

080194e0 <cleanup_stdio>:
 80194e0:	6841      	ldr	r1, [r0, #4]
 80194e2:	4b0c      	ldr	r3, [pc, #48]	; (8019514 <cleanup_stdio+0x34>)
 80194e4:	4299      	cmp	r1, r3
 80194e6:	b510      	push	{r4, lr}
 80194e8:	4604      	mov	r4, r0
 80194ea:	d001      	beq.n	80194f0 <cleanup_stdio+0x10>
 80194ec:	f001 feae 	bl	801b24c <_fflush_r>
 80194f0:	68a1      	ldr	r1, [r4, #8]
 80194f2:	4b09      	ldr	r3, [pc, #36]	; (8019518 <cleanup_stdio+0x38>)
 80194f4:	4299      	cmp	r1, r3
 80194f6:	d002      	beq.n	80194fe <cleanup_stdio+0x1e>
 80194f8:	4620      	mov	r0, r4
 80194fa:	f001 fea7 	bl	801b24c <_fflush_r>
 80194fe:	68e1      	ldr	r1, [r4, #12]
 8019500:	4b06      	ldr	r3, [pc, #24]	; (801951c <cleanup_stdio+0x3c>)
 8019502:	4299      	cmp	r1, r3
 8019504:	d004      	beq.n	8019510 <cleanup_stdio+0x30>
 8019506:	4620      	mov	r0, r4
 8019508:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801950c:	f001 be9e 	b.w	801b24c <_fflush_r>
 8019510:	bd10      	pop	{r4, pc}
 8019512:	bf00      	nop
 8019514:	20008224 	.word	0x20008224
 8019518:	2000828c 	.word	0x2000828c
 801951c:	200082f4 	.word	0x200082f4

08019520 <global_stdio_init.part.0>:
 8019520:	b510      	push	{r4, lr}
 8019522:	4b0b      	ldr	r3, [pc, #44]	; (8019550 <global_stdio_init.part.0+0x30>)
 8019524:	4c0b      	ldr	r4, [pc, #44]	; (8019554 <global_stdio_init.part.0+0x34>)
 8019526:	4a0c      	ldr	r2, [pc, #48]	; (8019558 <global_stdio_init.part.0+0x38>)
 8019528:	601a      	str	r2, [r3, #0]
 801952a:	4620      	mov	r0, r4
 801952c:	2200      	movs	r2, #0
 801952e:	2104      	movs	r1, #4
 8019530:	f7ff ff94 	bl	801945c <std>
 8019534:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8019538:	2201      	movs	r2, #1
 801953a:	2109      	movs	r1, #9
 801953c:	f7ff ff8e 	bl	801945c <std>
 8019540:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8019544:	2202      	movs	r2, #2
 8019546:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801954a:	2112      	movs	r1, #18
 801954c:	f7ff bf86 	b.w	801945c <std>
 8019550:	2000835c 	.word	0x2000835c
 8019554:	20008224 	.word	0x20008224
 8019558:	080194c9 	.word	0x080194c9

0801955c <__sfp_lock_acquire>:
 801955c:	4801      	ldr	r0, [pc, #4]	; (8019564 <__sfp_lock_acquire+0x8>)
 801955e:	f000 ba0c 	b.w	801997a <__retarget_lock_acquire_recursive>
 8019562:	bf00      	nop
 8019564:	20008365 	.word	0x20008365

08019568 <__sfp_lock_release>:
 8019568:	4801      	ldr	r0, [pc, #4]	; (8019570 <__sfp_lock_release+0x8>)
 801956a:	f000 ba07 	b.w	801997c <__retarget_lock_release_recursive>
 801956e:	bf00      	nop
 8019570:	20008365 	.word	0x20008365

08019574 <__sinit>:
 8019574:	b510      	push	{r4, lr}
 8019576:	4604      	mov	r4, r0
 8019578:	f7ff fff0 	bl	801955c <__sfp_lock_acquire>
 801957c:	6a23      	ldr	r3, [r4, #32]
 801957e:	b11b      	cbz	r3, 8019588 <__sinit+0x14>
 8019580:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019584:	f7ff bff0 	b.w	8019568 <__sfp_lock_release>
 8019588:	4b04      	ldr	r3, [pc, #16]	; (801959c <__sinit+0x28>)
 801958a:	6223      	str	r3, [r4, #32]
 801958c:	4b04      	ldr	r3, [pc, #16]	; (80195a0 <__sinit+0x2c>)
 801958e:	681b      	ldr	r3, [r3, #0]
 8019590:	2b00      	cmp	r3, #0
 8019592:	d1f5      	bne.n	8019580 <__sinit+0xc>
 8019594:	f7ff ffc4 	bl	8019520 <global_stdio_init.part.0>
 8019598:	e7f2      	b.n	8019580 <__sinit+0xc>
 801959a:	bf00      	nop
 801959c:	080194e1 	.word	0x080194e1
 80195a0:	2000835c 	.word	0x2000835c

080195a4 <_fwalk_sglue>:
 80195a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80195a8:	4607      	mov	r7, r0
 80195aa:	4688      	mov	r8, r1
 80195ac:	4614      	mov	r4, r2
 80195ae:	2600      	movs	r6, #0
 80195b0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80195b4:	f1b9 0901 	subs.w	r9, r9, #1
 80195b8:	d505      	bpl.n	80195c6 <_fwalk_sglue+0x22>
 80195ba:	6824      	ldr	r4, [r4, #0]
 80195bc:	2c00      	cmp	r4, #0
 80195be:	d1f7      	bne.n	80195b0 <_fwalk_sglue+0xc>
 80195c0:	4630      	mov	r0, r6
 80195c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80195c6:	89ab      	ldrh	r3, [r5, #12]
 80195c8:	2b01      	cmp	r3, #1
 80195ca:	d907      	bls.n	80195dc <_fwalk_sglue+0x38>
 80195cc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80195d0:	3301      	adds	r3, #1
 80195d2:	d003      	beq.n	80195dc <_fwalk_sglue+0x38>
 80195d4:	4629      	mov	r1, r5
 80195d6:	4638      	mov	r0, r7
 80195d8:	47c0      	blx	r8
 80195da:	4306      	orrs	r6, r0
 80195dc:	3568      	adds	r5, #104	; 0x68
 80195de:	e7e9      	b.n	80195b4 <_fwalk_sglue+0x10>

080195e0 <iprintf>:
 80195e0:	b40f      	push	{r0, r1, r2, r3}
 80195e2:	b507      	push	{r0, r1, r2, lr}
 80195e4:	4906      	ldr	r1, [pc, #24]	; (8019600 <iprintf+0x20>)
 80195e6:	ab04      	add	r3, sp, #16
 80195e8:	6808      	ldr	r0, [r1, #0]
 80195ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80195ee:	6881      	ldr	r1, [r0, #8]
 80195f0:	9301      	str	r3, [sp, #4]
 80195f2:	f001 fc8b 	bl	801af0c <_vfiprintf_r>
 80195f6:	b003      	add	sp, #12
 80195f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80195fc:	b004      	add	sp, #16
 80195fe:	4770      	bx	lr
 8019600:	200000bc 	.word	0x200000bc

08019604 <_puts_r>:
 8019604:	6a03      	ldr	r3, [r0, #32]
 8019606:	b570      	push	{r4, r5, r6, lr}
 8019608:	6884      	ldr	r4, [r0, #8]
 801960a:	4605      	mov	r5, r0
 801960c:	460e      	mov	r6, r1
 801960e:	b90b      	cbnz	r3, 8019614 <_puts_r+0x10>
 8019610:	f7ff ffb0 	bl	8019574 <__sinit>
 8019614:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8019616:	07db      	lsls	r3, r3, #31
 8019618:	d405      	bmi.n	8019626 <_puts_r+0x22>
 801961a:	89a3      	ldrh	r3, [r4, #12]
 801961c:	0598      	lsls	r0, r3, #22
 801961e:	d402      	bmi.n	8019626 <_puts_r+0x22>
 8019620:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8019622:	f000 f9aa 	bl	801997a <__retarget_lock_acquire_recursive>
 8019626:	89a3      	ldrh	r3, [r4, #12]
 8019628:	0719      	lsls	r1, r3, #28
 801962a:	d513      	bpl.n	8019654 <_puts_r+0x50>
 801962c:	6923      	ldr	r3, [r4, #16]
 801962e:	b18b      	cbz	r3, 8019654 <_puts_r+0x50>
 8019630:	3e01      	subs	r6, #1
 8019632:	68a3      	ldr	r3, [r4, #8]
 8019634:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8019638:	3b01      	subs	r3, #1
 801963a:	60a3      	str	r3, [r4, #8]
 801963c:	b9e9      	cbnz	r1, 801967a <_puts_r+0x76>
 801963e:	2b00      	cmp	r3, #0
 8019640:	da2e      	bge.n	80196a0 <_puts_r+0x9c>
 8019642:	4622      	mov	r2, r4
 8019644:	210a      	movs	r1, #10
 8019646:	4628      	mov	r0, r5
 8019648:	f000 f87b 	bl	8019742 <__swbuf_r>
 801964c:	3001      	adds	r0, #1
 801964e:	d007      	beq.n	8019660 <_puts_r+0x5c>
 8019650:	250a      	movs	r5, #10
 8019652:	e007      	b.n	8019664 <_puts_r+0x60>
 8019654:	4621      	mov	r1, r4
 8019656:	4628      	mov	r0, r5
 8019658:	f000 f8b0 	bl	80197bc <__swsetup_r>
 801965c:	2800      	cmp	r0, #0
 801965e:	d0e7      	beq.n	8019630 <_puts_r+0x2c>
 8019660:	f04f 35ff 	mov.w	r5, #4294967295
 8019664:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8019666:	07da      	lsls	r2, r3, #31
 8019668:	d405      	bmi.n	8019676 <_puts_r+0x72>
 801966a:	89a3      	ldrh	r3, [r4, #12]
 801966c:	059b      	lsls	r3, r3, #22
 801966e:	d402      	bmi.n	8019676 <_puts_r+0x72>
 8019670:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8019672:	f000 f983 	bl	801997c <__retarget_lock_release_recursive>
 8019676:	4628      	mov	r0, r5
 8019678:	bd70      	pop	{r4, r5, r6, pc}
 801967a:	2b00      	cmp	r3, #0
 801967c:	da04      	bge.n	8019688 <_puts_r+0x84>
 801967e:	69a2      	ldr	r2, [r4, #24]
 8019680:	429a      	cmp	r2, r3
 8019682:	dc06      	bgt.n	8019692 <_puts_r+0x8e>
 8019684:	290a      	cmp	r1, #10
 8019686:	d004      	beq.n	8019692 <_puts_r+0x8e>
 8019688:	6823      	ldr	r3, [r4, #0]
 801968a:	1c5a      	adds	r2, r3, #1
 801968c:	6022      	str	r2, [r4, #0]
 801968e:	7019      	strb	r1, [r3, #0]
 8019690:	e7cf      	b.n	8019632 <_puts_r+0x2e>
 8019692:	4622      	mov	r2, r4
 8019694:	4628      	mov	r0, r5
 8019696:	f000 f854 	bl	8019742 <__swbuf_r>
 801969a:	3001      	adds	r0, #1
 801969c:	d1c9      	bne.n	8019632 <_puts_r+0x2e>
 801969e:	e7df      	b.n	8019660 <_puts_r+0x5c>
 80196a0:	6823      	ldr	r3, [r4, #0]
 80196a2:	250a      	movs	r5, #10
 80196a4:	1c5a      	adds	r2, r3, #1
 80196a6:	6022      	str	r2, [r4, #0]
 80196a8:	701d      	strb	r5, [r3, #0]
 80196aa:	e7db      	b.n	8019664 <_puts_r+0x60>

080196ac <puts>:
 80196ac:	4b02      	ldr	r3, [pc, #8]	; (80196b8 <puts+0xc>)
 80196ae:	4601      	mov	r1, r0
 80196b0:	6818      	ldr	r0, [r3, #0]
 80196b2:	f7ff bfa7 	b.w	8019604 <_puts_r>
 80196b6:	bf00      	nop
 80196b8:	200000bc 	.word	0x200000bc

080196bc <__sread>:
 80196bc:	b510      	push	{r4, lr}
 80196be:	460c      	mov	r4, r1
 80196c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80196c4:	f000 f910 	bl	80198e8 <_read_r>
 80196c8:	2800      	cmp	r0, #0
 80196ca:	bfab      	itete	ge
 80196cc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80196ce:	89a3      	ldrhlt	r3, [r4, #12]
 80196d0:	181b      	addge	r3, r3, r0
 80196d2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80196d6:	bfac      	ite	ge
 80196d8:	6563      	strge	r3, [r4, #84]	; 0x54
 80196da:	81a3      	strhlt	r3, [r4, #12]
 80196dc:	bd10      	pop	{r4, pc}

080196de <__swrite>:
 80196de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80196e2:	461f      	mov	r7, r3
 80196e4:	898b      	ldrh	r3, [r1, #12]
 80196e6:	05db      	lsls	r3, r3, #23
 80196e8:	4605      	mov	r5, r0
 80196ea:	460c      	mov	r4, r1
 80196ec:	4616      	mov	r6, r2
 80196ee:	d505      	bpl.n	80196fc <__swrite+0x1e>
 80196f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80196f4:	2302      	movs	r3, #2
 80196f6:	2200      	movs	r2, #0
 80196f8:	f000 f8e4 	bl	80198c4 <_lseek_r>
 80196fc:	89a3      	ldrh	r3, [r4, #12]
 80196fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8019702:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8019706:	81a3      	strh	r3, [r4, #12]
 8019708:	4632      	mov	r2, r6
 801970a:	463b      	mov	r3, r7
 801970c:	4628      	mov	r0, r5
 801970e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019712:	f000 b8fb 	b.w	801990c <_write_r>

08019716 <__sseek>:
 8019716:	b510      	push	{r4, lr}
 8019718:	460c      	mov	r4, r1
 801971a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801971e:	f000 f8d1 	bl	80198c4 <_lseek_r>
 8019722:	1c43      	adds	r3, r0, #1
 8019724:	89a3      	ldrh	r3, [r4, #12]
 8019726:	bf15      	itete	ne
 8019728:	6560      	strne	r0, [r4, #84]	; 0x54
 801972a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801972e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8019732:	81a3      	strheq	r3, [r4, #12]
 8019734:	bf18      	it	ne
 8019736:	81a3      	strhne	r3, [r4, #12]
 8019738:	bd10      	pop	{r4, pc}

0801973a <__sclose>:
 801973a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801973e:	f000 b8b1 	b.w	80198a4 <_close_r>

08019742 <__swbuf_r>:
 8019742:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019744:	460e      	mov	r6, r1
 8019746:	4614      	mov	r4, r2
 8019748:	4605      	mov	r5, r0
 801974a:	b118      	cbz	r0, 8019754 <__swbuf_r+0x12>
 801974c:	6a03      	ldr	r3, [r0, #32]
 801974e:	b90b      	cbnz	r3, 8019754 <__swbuf_r+0x12>
 8019750:	f7ff ff10 	bl	8019574 <__sinit>
 8019754:	69a3      	ldr	r3, [r4, #24]
 8019756:	60a3      	str	r3, [r4, #8]
 8019758:	89a3      	ldrh	r3, [r4, #12]
 801975a:	071a      	lsls	r2, r3, #28
 801975c:	d525      	bpl.n	80197aa <__swbuf_r+0x68>
 801975e:	6923      	ldr	r3, [r4, #16]
 8019760:	b31b      	cbz	r3, 80197aa <__swbuf_r+0x68>
 8019762:	6823      	ldr	r3, [r4, #0]
 8019764:	6922      	ldr	r2, [r4, #16]
 8019766:	1a98      	subs	r0, r3, r2
 8019768:	6963      	ldr	r3, [r4, #20]
 801976a:	b2f6      	uxtb	r6, r6
 801976c:	4283      	cmp	r3, r0
 801976e:	4637      	mov	r7, r6
 8019770:	dc04      	bgt.n	801977c <__swbuf_r+0x3a>
 8019772:	4621      	mov	r1, r4
 8019774:	4628      	mov	r0, r5
 8019776:	f001 fd69 	bl	801b24c <_fflush_r>
 801977a:	b9e0      	cbnz	r0, 80197b6 <__swbuf_r+0x74>
 801977c:	68a3      	ldr	r3, [r4, #8]
 801977e:	3b01      	subs	r3, #1
 8019780:	60a3      	str	r3, [r4, #8]
 8019782:	6823      	ldr	r3, [r4, #0]
 8019784:	1c5a      	adds	r2, r3, #1
 8019786:	6022      	str	r2, [r4, #0]
 8019788:	701e      	strb	r6, [r3, #0]
 801978a:	6962      	ldr	r2, [r4, #20]
 801978c:	1c43      	adds	r3, r0, #1
 801978e:	429a      	cmp	r2, r3
 8019790:	d004      	beq.n	801979c <__swbuf_r+0x5a>
 8019792:	89a3      	ldrh	r3, [r4, #12]
 8019794:	07db      	lsls	r3, r3, #31
 8019796:	d506      	bpl.n	80197a6 <__swbuf_r+0x64>
 8019798:	2e0a      	cmp	r6, #10
 801979a:	d104      	bne.n	80197a6 <__swbuf_r+0x64>
 801979c:	4621      	mov	r1, r4
 801979e:	4628      	mov	r0, r5
 80197a0:	f001 fd54 	bl	801b24c <_fflush_r>
 80197a4:	b938      	cbnz	r0, 80197b6 <__swbuf_r+0x74>
 80197a6:	4638      	mov	r0, r7
 80197a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80197aa:	4621      	mov	r1, r4
 80197ac:	4628      	mov	r0, r5
 80197ae:	f000 f805 	bl	80197bc <__swsetup_r>
 80197b2:	2800      	cmp	r0, #0
 80197b4:	d0d5      	beq.n	8019762 <__swbuf_r+0x20>
 80197b6:	f04f 37ff 	mov.w	r7, #4294967295
 80197ba:	e7f4      	b.n	80197a6 <__swbuf_r+0x64>

080197bc <__swsetup_r>:
 80197bc:	b538      	push	{r3, r4, r5, lr}
 80197be:	4b2a      	ldr	r3, [pc, #168]	; (8019868 <__swsetup_r+0xac>)
 80197c0:	4605      	mov	r5, r0
 80197c2:	6818      	ldr	r0, [r3, #0]
 80197c4:	460c      	mov	r4, r1
 80197c6:	b118      	cbz	r0, 80197d0 <__swsetup_r+0x14>
 80197c8:	6a03      	ldr	r3, [r0, #32]
 80197ca:	b90b      	cbnz	r3, 80197d0 <__swsetup_r+0x14>
 80197cc:	f7ff fed2 	bl	8019574 <__sinit>
 80197d0:	89a3      	ldrh	r3, [r4, #12]
 80197d2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80197d6:	0718      	lsls	r0, r3, #28
 80197d8:	d422      	bmi.n	8019820 <__swsetup_r+0x64>
 80197da:	06d9      	lsls	r1, r3, #27
 80197dc:	d407      	bmi.n	80197ee <__swsetup_r+0x32>
 80197de:	2309      	movs	r3, #9
 80197e0:	602b      	str	r3, [r5, #0]
 80197e2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80197e6:	81a3      	strh	r3, [r4, #12]
 80197e8:	f04f 30ff 	mov.w	r0, #4294967295
 80197ec:	e034      	b.n	8019858 <__swsetup_r+0x9c>
 80197ee:	0758      	lsls	r0, r3, #29
 80197f0:	d512      	bpl.n	8019818 <__swsetup_r+0x5c>
 80197f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80197f4:	b141      	cbz	r1, 8019808 <__swsetup_r+0x4c>
 80197f6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80197fa:	4299      	cmp	r1, r3
 80197fc:	d002      	beq.n	8019804 <__swsetup_r+0x48>
 80197fe:	4628      	mov	r0, r5
 8019800:	f000 fede 	bl	801a5c0 <_free_r>
 8019804:	2300      	movs	r3, #0
 8019806:	6363      	str	r3, [r4, #52]	; 0x34
 8019808:	89a3      	ldrh	r3, [r4, #12]
 801980a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801980e:	81a3      	strh	r3, [r4, #12]
 8019810:	2300      	movs	r3, #0
 8019812:	6063      	str	r3, [r4, #4]
 8019814:	6923      	ldr	r3, [r4, #16]
 8019816:	6023      	str	r3, [r4, #0]
 8019818:	89a3      	ldrh	r3, [r4, #12]
 801981a:	f043 0308 	orr.w	r3, r3, #8
 801981e:	81a3      	strh	r3, [r4, #12]
 8019820:	6923      	ldr	r3, [r4, #16]
 8019822:	b94b      	cbnz	r3, 8019838 <__swsetup_r+0x7c>
 8019824:	89a3      	ldrh	r3, [r4, #12]
 8019826:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801982a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801982e:	d003      	beq.n	8019838 <__swsetup_r+0x7c>
 8019830:	4621      	mov	r1, r4
 8019832:	4628      	mov	r0, r5
 8019834:	f001 fd6a 	bl	801b30c <__smakebuf_r>
 8019838:	89a0      	ldrh	r0, [r4, #12]
 801983a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801983e:	f010 0301 	ands.w	r3, r0, #1
 8019842:	d00a      	beq.n	801985a <__swsetup_r+0x9e>
 8019844:	2300      	movs	r3, #0
 8019846:	60a3      	str	r3, [r4, #8]
 8019848:	6963      	ldr	r3, [r4, #20]
 801984a:	425b      	negs	r3, r3
 801984c:	61a3      	str	r3, [r4, #24]
 801984e:	6923      	ldr	r3, [r4, #16]
 8019850:	b943      	cbnz	r3, 8019864 <__swsetup_r+0xa8>
 8019852:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8019856:	d1c4      	bne.n	80197e2 <__swsetup_r+0x26>
 8019858:	bd38      	pop	{r3, r4, r5, pc}
 801985a:	0781      	lsls	r1, r0, #30
 801985c:	bf58      	it	pl
 801985e:	6963      	ldrpl	r3, [r4, #20]
 8019860:	60a3      	str	r3, [r4, #8]
 8019862:	e7f4      	b.n	801984e <__swsetup_r+0x92>
 8019864:	2000      	movs	r0, #0
 8019866:	e7f7      	b.n	8019858 <__swsetup_r+0x9c>
 8019868:	200000bc 	.word	0x200000bc

0801986c <memcmp>:
 801986c:	b510      	push	{r4, lr}
 801986e:	3901      	subs	r1, #1
 8019870:	4402      	add	r2, r0
 8019872:	4290      	cmp	r0, r2
 8019874:	d101      	bne.n	801987a <memcmp+0xe>
 8019876:	2000      	movs	r0, #0
 8019878:	e005      	b.n	8019886 <memcmp+0x1a>
 801987a:	7803      	ldrb	r3, [r0, #0]
 801987c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8019880:	42a3      	cmp	r3, r4
 8019882:	d001      	beq.n	8019888 <memcmp+0x1c>
 8019884:	1b18      	subs	r0, r3, r4
 8019886:	bd10      	pop	{r4, pc}
 8019888:	3001      	adds	r0, #1
 801988a:	e7f2      	b.n	8019872 <memcmp+0x6>

0801988c <memset>:
 801988c:	4402      	add	r2, r0
 801988e:	4603      	mov	r3, r0
 8019890:	4293      	cmp	r3, r2
 8019892:	d100      	bne.n	8019896 <memset+0xa>
 8019894:	4770      	bx	lr
 8019896:	f803 1b01 	strb.w	r1, [r3], #1
 801989a:	e7f9      	b.n	8019890 <memset+0x4>

0801989c <_localeconv_r>:
 801989c:	4800      	ldr	r0, [pc, #0]	; (80198a0 <_localeconv_r+0x4>)
 801989e:	4770      	bx	lr
 80198a0:	200001b0 	.word	0x200001b0

080198a4 <_close_r>:
 80198a4:	b538      	push	{r3, r4, r5, lr}
 80198a6:	4d06      	ldr	r5, [pc, #24]	; (80198c0 <_close_r+0x1c>)
 80198a8:	2300      	movs	r3, #0
 80198aa:	4604      	mov	r4, r0
 80198ac:	4608      	mov	r0, r1
 80198ae:	602b      	str	r3, [r5, #0]
 80198b0:	f7e9 fcb5 	bl	800321e <_close>
 80198b4:	1c43      	adds	r3, r0, #1
 80198b6:	d102      	bne.n	80198be <_close_r+0x1a>
 80198b8:	682b      	ldr	r3, [r5, #0]
 80198ba:	b103      	cbz	r3, 80198be <_close_r+0x1a>
 80198bc:	6023      	str	r3, [r4, #0]
 80198be:	bd38      	pop	{r3, r4, r5, pc}
 80198c0:	20008360 	.word	0x20008360

080198c4 <_lseek_r>:
 80198c4:	b538      	push	{r3, r4, r5, lr}
 80198c6:	4d07      	ldr	r5, [pc, #28]	; (80198e4 <_lseek_r+0x20>)
 80198c8:	4604      	mov	r4, r0
 80198ca:	4608      	mov	r0, r1
 80198cc:	4611      	mov	r1, r2
 80198ce:	2200      	movs	r2, #0
 80198d0:	602a      	str	r2, [r5, #0]
 80198d2:	461a      	mov	r2, r3
 80198d4:	f7e9 fcca 	bl	800326c <_lseek>
 80198d8:	1c43      	adds	r3, r0, #1
 80198da:	d102      	bne.n	80198e2 <_lseek_r+0x1e>
 80198dc:	682b      	ldr	r3, [r5, #0]
 80198de:	b103      	cbz	r3, 80198e2 <_lseek_r+0x1e>
 80198e0:	6023      	str	r3, [r4, #0]
 80198e2:	bd38      	pop	{r3, r4, r5, pc}
 80198e4:	20008360 	.word	0x20008360

080198e8 <_read_r>:
 80198e8:	b538      	push	{r3, r4, r5, lr}
 80198ea:	4d07      	ldr	r5, [pc, #28]	; (8019908 <_read_r+0x20>)
 80198ec:	4604      	mov	r4, r0
 80198ee:	4608      	mov	r0, r1
 80198f0:	4611      	mov	r1, r2
 80198f2:	2200      	movs	r2, #0
 80198f4:	602a      	str	r2, [r5, #0]
 80198f6:	461a      	mov	r2, r3
 80198f8:	f7e9 fc58 	bl	80031ac <_read>
 80198fc:	1c43      	adds	r3, r0, #1
 80198fe:	d102      	bne.n	8019906 <_read_r+0x1e>
 8019900:	682b      	ldr	r3, [r5, #0]
 8019902:	b103      	cbz	r3, 8019906 <_read_r+0x1e>
 8019904:	6023      	str	r3, [r4, #0]
 8019906:	bd38      	pop	{r3, r4, r5, pc}
 8019908:	20008360 	.word	0x20008360

0801990c <_write_r>:
 801990c:	b538      	push	{r3, r4, r5, lr}
 801990e:	4d07      	ldr	r5, [pc, #28]	; (801992c <_write_r+0x20>)
 8019910:	4604      	mov	r4, r0
 8019912:	4608      	mov	r0, r1
 8019914:	4611      	mov	r1, r2
 8019916:	2200      	movs	r2, #0
 8019918:	602a      	str	r2, [r5, #0]
 801991a:	461a      	mov	r2, r3
 801991c:	f7e9 fc63 	bl	80031e6 <_write>
 8019920:	1c43      	adds	r3, r0, #1
 8019922:	d102      	bne.n	801992a <_write_r+0x1e>
 8019924:	682b      	ldr	r3, [r5, #0]
 8019926:	b103      	cbz	r3, 801992a <_write_r+0x1e>
 8019928:	6023      	str	r3, [r4, #0]
 801992a:	bd38      	pop	{r3, r4, r5, pc}
 801992c:	20008360 	.word	0x20008360

08019930 <__libc_init_array>:
 8019930:	b570      	push	{r4, r5, r6, lr}
 8019932:	4d0d      	ldr	r5, [pc, #52]	; (8019968 <__libc_init_array+0x38>)
 8019934:	4c0d      	ldr	r4, [pc, #52]	; (801996c <__libc_init_array+0x3c>)
 8019936:	1b64      	subs	r4, r4, r5
 8019938:	10a4      	asrs	r4, r4, #2
 801993a:	2600      	movs	r6, #0
 801993c:	42a6      	cmp	r6, r4
 801993e:	d109      	bne.n	8019954 <__libc_init_array+0x24>
 8019940:	4d0b      	ldr	r5, [pc, #44]	; (8019970 <__libc_init_array+0x40>)
 8019942:	4c0c      	ldr	r4, [pc, #48]	; (8019974 <__libc_init_array+0x44>)
 8019944:	f001 fdd0 	bl	801b4e8 <_init>
 8019948:	1b64      	subs	r4, r4, r5
 801994a:	10a4      	asrs	r4, r4, #2
 801994c:	2600      	movs	r6, #0
 801994e:	42a6      	cmp	r6, r4
 8019950:	d105      	bne.n	801995e <__libc_init_array+0x2e>
 8019952:	bd70      	pop	{r4, r5, r6, pc}
 8019954:	f855 3b04 	ldr.w	r3, [r5], #4
 8019958:	4798      	blx	r3
 801995a:	3601      	adds	r6, #1
 801995c:	e7ee      	b.n	801993c <__libc_init_array+0xc>
 801995e:	f855 3b04 	ldr.w	r3, [r5], #4
 8019962:	4798      	blx	r3
 8019964:	3601      	adds	r6, #1
 8019966:	e7f2      	b.n	801994e <__libc_init_array+0x1e>
 8019968:	0801ed50 	.word	0x0801ed50
 801996c:	0801ed50 	.word	0x0801ed50
 8019970:	0801ed50 	.word	0x0801ed50
 8019974:	0801ed54 	.word	0x0801ed54

08019978 <__retarget_lock_init_recursive>:
 8019978:	4770      	bx	lr

0801997a <__retarget_lock_acquire_recursive>:
 801997a:	4770      	bx	lr

0801997c <__retarget_lock_release_recursive>:
 801997c:	4770      	bx	lr

0801997e <memcpy>:
 801997e:	440a      	add	r2, r1
 8019980:	4291      	cmp	r1, r2
 8019982:	f100 33ff 	add.w	r3, r0, #4294967295
 8019986:	d100      	bne.n	801998a <memcpy+0xc>
 8019988:	4770      	bx	lr
 801998a:	b510      	push	{r4, lr}
 801998c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8019990:	f803 4f01 	strb.w	r4, [r3, #1]!
 8019994:	4291      	cmp	r1, r2
 8019996:	d1f9      	bne.n	801998c <memcpy+0xe>
 8019998:	bd10      	pop	{r4, pc}
	...

0801999c <__assert_func>:
 801999c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801999e:	4614      	mov	r4, r2
 80199a0:	461a      	mov	r2, r3
 80199a2:	4b09      	ldr	r3, [pc, #36]	; (80199c8 <__assert_func+0x2c>)
 80199a4:	681b      	ldr	r3, [r3, #0]
 80199a6:	4605      	mov	r5, r0
 80199a8:	68d8      	ldr	r0, [r3, #12]
 80199aa:	b14c      	cbz	r4, 80199c0 <__assert_func+0x24>
 80199ac:	4b07      	ldr	r3, [pc, #28]	; (80199cc <__assert_func+0x30>)
 80199ae:	9100      	str	r1, [sp, #0]
 80199b0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80199b4:	4906      	ldr	r1, [pc, #24]	; (80199d0 <__assert_func+0x34>)
 80199b6:	462b      	mov	r3, r5
 80199b8:	f001 fc70 	bl	801b29c <fiprintf>
 80199bc:	f001 fd14 	bl	801b3e8 <abort>
 80199c0:	4b04      	ldr	r3, [pc, #16]	; (80199d4 <__assert_func+0x38>)
 80199c2:	461c      	mov	r4, r3
 80199c4:	e7f3      	b.n	80199ae <__assert_func+0x12>
 80199c6:	bf00      	nop
 80199c8:	200000bc 	.word	0x200000bc
 80199cc:	0801eb22 	.word	0x0801eb22
 80199d0:	0801eb2f 	.word	0x0801eb2f
 80199d4:	0801eb5d 	.word	0x0801eb5d

080199d8 <quorem>:
 80199d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80199dc:	6903      	ldr	r3, [r0, #16]
 80199de:	690c      	ldr	r4, [r1, #16]
 80199e0:	42a3      	cmp	r3, r4
 80199e2:	4607      	mov	r7, r0
 80199e4:	db7e      	blt.n	8019ae4 <quorem+0x10c>
 80199e6:	3c01      	subs	r4, #1
 80199e8:	f101 0814 	add.w	r8, r1, #20
 80199ec:	f100 0514 	add.w	r5, r0, #20
 80199f0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80199f4:	9301      	str	r3, [sp, #4]
 80199f6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80199fa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80199fe:	3301      	adds	r3, #1
 8019a00:	429a      	cmp	r2, r3
 8019a02:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8019a06:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8019a0a:	fbb2 f6f3 	udiv	r6, r2, r3
 8019a0e:	d331      	bcc.n	8019a74 <quorem+0x9c>
 8019a10:	f04f 0e00 	mov.w	lr, #0
 8019a14:	4640      	mov	r0, r8
 8019a16:	46ac      	mov	ip, r5
 8019a18:	46f2      	mov	sl, lr
 8019a1a:	f850 2b04 	ldr.w	r2, [r0], #4
 8019a1e:	b293      	uxth	r3, r2
 8019a20:	fb06 e303 	mla	r3, r6, r3, lr
 8019a24:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8019a28:	0c1a      	lsrs	r2, r3, #16
 8019a2a:	b29b      	uxth	r3, r3
 8019a2c:	ebaa 0303 	sub.w	r3, sl, r3
 8019a30:	f8dc a000 	ldr.w	sl, [ip]
 8019a34:	fa13 f38a 	uxtah	r3, r3, sl
 8019a38:	fb06 220e 	mla	r2, r6, lr, r2
 8019a3c:	9300      	str	r3, [sp, #0]
 8019a3e:	9b00      	ldr	r3, [sp, #0]
 8019a40:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8019a44:	b292      	uxth	r2, r2
 8019a46:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8019a4a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8019a4e:	f8bd 3000 	ldrh.w	r3, [sp]
 8019a52:	4581      	cmp	r9, r0
 8019a54:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8019a58:	f84c 3b04 	str.w	r3, [ip], #4
 8019a5c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8019a60:	d2db      	bcs.n	8019a1a <quorem+0x42>
 8019a62:	f855 300b 	ldr.w	r3, [r5, fp]
 8019a66:	b92b      	cbnz	r3, 8019a74 <quorem+0x9c>
 8019a68:	9b01      	ldr	r3, [sp, #4]
 8019a6a:	3b04      	subs	r3, #4
 8019a6c:	429d      	cmp	r5, r3
 8019a6e:	461a      	mov	r2, r3
 8019a70:	d32c      	bcc.n	8019acc <quorem+0xf4>
 8019a72:	613c      	str	r4, [r7, #16]
 8019a74:	4638      	mov	r0, r7
 8019a76:	f001 f91f 	bl	801acb8 <__mcmp>
 8019a7a:	2800      	cmp	r0, #0
 8019a7c:	db22      	blt.n	8019ac4 <quorem+0xec>
 8019a7e:	3601      	adds	r6, #1
 8019a80:	4629      	mov	r1, r5
 8019a82:	2000      	movs	r0, #0
 8019a84:	f858 2b04 	ldr.w	r2, [r8], #4
 8019a88:	f8d1 c000 	ldr.w	ip, [r1]
 8019a8c:	b293      	uxth	r3, r2
 8019a8e:	1ac3      	subs	r3, r0, r3
 8019a90:	0c12      	lsrs	r2, r2, #16
 8019a92:	fa13 f38c 	uxtah	r3, r3, ip
 8019a96:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8019a9a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8019a9e:	b29b      	uxth	r3, r3
 8019aa0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8019aa4:	45c1      	cmp	r9, r8
 8019aa6:	f841 3b04 	str.w	r3, [r1], #4
 8019aaa:	ea4f 4022 	mov.w	r0, r2, asr #16
 8019aae:	d2e9      	bcs.n	8019a84 <quorem+0xac>
 8019ab0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8019ab4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8019ab8:	b922      	cbnz	r2, 8019ac4 <quorem+0xec>
 8019aba:	3b04      	subs	r3, #4
 8019abc:	429d      	cmp	r5, r3
 8019abe:	461a      	mov	r2, r3
 8019ac0:	d30a      	bcc.n	8019ad8 <quorem+0x100>
 8019ac2:	613c      	str	r4, [r7, #16]
 8019ac4:	4630      	mov	r0, r6
 8019ac6:	b003      	add	sp, #12
 8019ac8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019acc:	6812      	ldr	r2, [r2, #0]
 8019ace:	3b04      	subs	r3, #4
 8019ad0:	2a00      	cmp	r2, #0
 8019ad2:	d1ce      	bne.n	8019a72 <quorem+0x9a>
 8019ad4:	3c01      	subs	r4, #1
 8019ad6:	e7c9      	b.n	8019a6c <quorem+0x94>
 8019ad8:	6812      	ldr	r2, [r2, #0]
 8019ada:	3b04      	subs	r3, #4
 8019adc:	2a00      	cmp	r2, #0
 8019ade:	d1f0      	bne.n	8019ac2 <quorem+0xea>
 8019ae0:	3c01      	subs	r4, #1
 8019ae2:	e7eb      	b.n	8019abc <quorem+0xe4>
 8019ae4:	2000      	movs	r0, #0
 8019ae6:	e7ee      	b.n	8019ac6 <quorem+0xee>

08019ae8 <_dtoa_r>:
 8019ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019aec:	ed2d 8b02 	vpush	{d8}
 8019af0:	69c5      	ldr	r5, [r0, #28]
 8019af2:	b091      	sub	sp, #68	; 0x44
 8019af4:	ed8d 0b02 	vstr	d0, [sp, #8]
 8019af8:	ec59 8b10 	vmov	r8, r9, d0
 8019afc:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 8019afe:	9106      	str	r1, [sp, #24]
 8019b00:	4606      	mov	r6, r0
 8019b02:	9208      	str	r2, [sp, #32]
 8019b04:	930c      	str	r3, [sp, #48]	; 0x30
 8019b06:	b975      	cbnz	r5, 8019b26 <_dtoa_r+0x3e>
 8019b08:	2010      	movs	r0, #16
 8019b0a:	f000 fda5 	bl	801a658 <malloc>
 8019b0e:	4602      	mov	r2, r0
 8019b10:	61f0      	str	r0, [r6, #28]
 8019b12:	b920      	cbnz	r0, 8019b1e <_dtoa_r+0x36>
 8019b14:	4ba6      	ldr	r3, [pc, #664]	; (8019db0 <_dtoa_r+0x2c8>)
 8019b16:	21ef      	movs	r1, #239	; 0xef
 8019b18:	48a6      	ldr	r0, [pc, #664]	; (8019db4 <_dtoa_r+0x2cc>)
 8019b1a:	f7ff ff3f 	bl	801999c <__assert_func>
 8019b1e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8019b22:	6005      	str	r5, [r0, #0]
 8019b24:	60c5      	str	r5, [r0, #12]
 8019b26:	69f3      	ldr	r3, [r6, #28]
 8019b28:	6819      	ldr	r1, [r3, #0]
 8019b2a:	b151      	cbz	r1, 8019b42 <_dtoa_r+0x5a>
 8019b2c:	685a      	ldr	r2, [r3, #4]
 8019b2e:	604a      	str	r2, [r1, #4]
 8019b30:	2301      	movs	r3, #1
 8019b32:	4093      	lsls	r3, r2
 8019b34:	608b      	str	r3, [r1, #8]
 8019b36:	4630      	mov	r0, r6
 8019b38:	f000 fe82 	bl	801a840 <_Bfree>
 8019b3c:	69f3      	ldr	r3, [r6, #28]
 8019b3e:	2200      	movs	r2, #0
 8019b40:	601a      	str	r2, [r3, #0]
 8019b42:	f1b9 0300 	subs.w	r3, r9, #0
 8019b46:	bfbb      	ittet	lt
 8019b48:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8019b4c:	9303      	strlt	r3, [sp, #12]
 8019b4e:	2300      	movge	r3, #0
 8019b50:	2201      	movlt	r2, #1
 8019b52:	bfac      	ite	ge
 8019b54:	6023      	strge	r3, [r4, #0]
 8019b56:	6022      	strlt	r2, [r4, #0]
 8019b58:	4b97      	ldr	r3, [pc, #604]	; (8019db8 <_dtoa_r+0x2d0>)
 8019b5a:	9c03      	ldr	r4, [sp, #12]
 8019b5c:	43a3      	bics	r3, r4
 8019b5e:	d11c      	bne.n	8019b9a <_dtoa_r+0xb2>
 8019b60:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8019b62:	f242 730f 	movw	r3, #9999	; 0x270f
 8019b66:	6013      	str	r3, [r2, #0]
 8019b68:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8019b6c:	ea53 0308 	orrs.w	r3, r3, r8
 8019b70:	f000 84fb 	beq.w	801a56a <_dtoa_r+0xa82>
 8019b74:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8019b76:	b963      	cbnz	r3, 8019b92 <_dtoa_r+0xaa>
 8019b78:	4b90      	ldr	r3, [pc, #576]	; (8019dbc <_dtoa_r+0x2d4>)
 8019b7a:	e020      	b.n	8019bbe <_dtoa_r+0xd6>
 8019b7c:	4b90      	ldr	r3, [pc, #576]	; (8019dc0 <_dtoa_r+0x2d8>)
 8019b7e:	9301      	str	r3, [sp, #4]
 8019b80:	3308      	adds	r3, #8
 8019b82:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8019b84:	6013      	str	r3, [r2, #0]
 8019b86:	9801      	ldr	r0, [sp, #4]
 8019b88:	b011      	add	sp, #68	; 0x44
 8019b8a:	ecbd 8b02 	vpop	{d8}
 8019b8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019b92:	4b8a      	ldr	r3, [pc, #552]	; (8019dbc <_dtoa_r+0x2d4>)
 8019b94:	9301      	str	r3, [sp, #4]
 8019b96:	3303      	adds	r3, #3
 8019b98:	e7f3      	b.n	8019b82 <_dtoa_r+0x9a>
 8019b9a:	ed9d 8b02 	vldr	d8, [sp, #8]
 8019b9e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8019ba2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019ba6:	d10c      	bne.n	8019bc2 <_dtoa_r+0xda>
 8019ba8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8019baa:	2301      	movs	r3, #1
 8019bac:	6013      	str	r3, [r2, #0]
 8019bae:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8019bb0:	2b00      	cmp	r3, #0
 8019bb2:	f000 84d7 	beq.w	801a564 <_dtoa_r+0xa7c>
 8019bb6:	4b83      	ldr	r3, [pc, #524]	; (8019dc4 <_dtoa_r+0x2dc>)
 8019bb8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8019bba:	6013      	str	r3, [r2, #0]
 8019bbc:	3b01      	subs	r3, #1
 8019bbe:	9301      	str	r3, [sp, #4]
 8019bc0:	e7e1      	b.n	8019b86 <_dtoa_r+0x9e>
 8019bc2:	aa0e      	add	r2, sp, #56	; 0x38
 8019bc4:	a90f      	add	r1, sp, #60	; 0x3c
 8019bc6:	4630      	mov	r0, r6
 8019bc8:	eeb0 0b48 	vmov.f64	d0, d8
 8019bcc:	f001 f91a 	bl	801ae04 <__d2b>
 8019bd0:	f3c4 530a 	ubfx	r3, r4, #20, #11
 8019bd4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8019bd6:	4605      	mov	r5, r0
 8019bd8:	2b00      	cmp	r3, #0
 8019bda:	d046      	beq.n	8019c6a <_dtoa_r+0x182>
 8019bdc:	eeb0 7b48 	vmov.f64	d7, d8
 8019be0:	ee18 1a90 	vmov	r1, s17
 8019be4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8019be8:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 8019bec:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8019bf0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8019bf4:	2000      	movs	r0, #0
 8019bf6:	ee07 1a90 	vmov	s15, r1
 8019bfa:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 8019bfe:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8019d98 <_dtoa_r+0x2b0>
 8019c02:	ee37 7b46 	vsub.f64	d7, d7, d6
 8019c06:	ed9f 6b66 	vldr	d6, [pc, #408]	; 8019da0 <_dtoa_r+0x2b8>
 8019c0a:	eea7 6b05 	vfma.f64	d6, d7, d5
 8019c0e:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8019da8 <_dtoa_r+0x2c0>
 8019c12:	ee07 3a90 	vmov	s15, r3
 8019c16:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8019c1a:	eeb0 7b46 	vmov.f64	d7, d6
 8019c1e:	eea4 7b05 	vfma.f64	d7, d4, d5
 8019c22:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8019c26:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8019c2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019c2e:	ee16 ba90 	vmov	fp, s13
 8019c32:	9009      	str	r0, [sp, #36]	; 0x24
 8019c34:	d508      	bpl.n	8019c48 <_dtoa_r+0x160>
 8019c36:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8019c3a:	eeb4 6b47 	vcmp.f64	d6, d7
 8019c3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019c42:	bf18      	it	ne
 8019c44:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8019c48:	f1bb 0f16 	cmp.w	fp, #22
 8019c4c:	d82b      	bhi.n	8019ca6 <_dtoa_r+0x1be>
 8019c4e:	495e      	ldr	r1, [pc, #376]	; (8019dc8 <_dtoa_r+0x2e0>)
 8019c50:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8019c54:	ed91 7b00 	vldr	d7, [r1]
 8019c58:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8019c5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019c60:	d501      	bpl.n	8019c66 <_dtoa_r+0x17e>
 8019c62:	f10b 3bff 	add.w	fp, fp, #4294967295
 8019c66:	2100      	movs	r1, #0
 8019c68:	e01e      	b.n	8019ca8 <_dtoa_r+0x1c0>
 8019c6a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8019c6c:	4413      	add	r3, r2
 8019c6e:	f203 4132 	addw	r1, r3, #1074	; 0x432
 8019c72:	2920      	cmp	r1, #32
 8019c74:	bfc1      	itttt	gt
 8019c76:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 8019c7a:	408c      	lslgt	r4, r1
 8019c7c:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 8019c80:	fa28 f101 	lsrgt.w	r1, r8, r1
 8019c84:	bfd6      	itet	le
 8019c86:	f1c1 0120 	rsble	r1, r1, #32
 8019c8a:	4321      	orrgt	r1, r4
 8019c8c:	fa08 f101 	lslle.w	r1, r8, r1
 8019c90:	ee07 1a90 	vmov	s15, r1
 8019c94:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8019c98:	3b01      	subs	r3, #1
 8019c9a:	ee17 1a90 	vmov	r1, s15
 8019c9e:	2001      	movs	r0, #1
 8019ca0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8019ca4:	e7a7      	b.n	8019bf6 <_dtoa_r+0x10e>
 8019ca6:	2101      	movs	r1, #1
 8019ca8:	1ad2      	subs	r2, r2, r3
 8019caa:	1e53      	subs	r3, r2, #1
 8019cac:	9305      	str	r3, [sp, #20]
 8019cae:	bf45      	ittet	mi
 8019cb0:	f1c2 0301 	rsbmi	r3, r2, #1
 8019cb4:	9304      	strmi	r3, [sp, #16]
 8019cb6:	2300      	movpl	r3, #0
 8019cb8:	2300      	movmi	r3, #0
 8019cba:	bf4c      	ite	mi
 8019cbc:	9305      	strmi	r3, [sp, #20]
 8019cbe:	9304      	strpl	r3, [sp, #16]
 8019cc0:	f1bb 0f00 	cmp.w	fp, #0
 8019cc4:	910b      	str	r1, [sp, #44]	; 0x2c
 8019cc6:	db18      	blt.n	8019cfa <_dtoa_r+0x212>
 8019cc8:	9b05      	ldr	r3, [sp, #20]
 8019cca:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8019cce:	445b      	add	r3, fp
 8019cd0:	9305      	str	r3, [sp, #20]
 8019cd2:	2300      	movs	r3, #0
 8019cd4:	9a06      	ldr	r2, [sp, #24]
 8019cd6:	2a09      	cmp	r2, #9
 8019cd8:	d848      	bhi.n	8019d6c <_dtoa_r+0x284>
 8019cda:	2a05      	cmp	r2, #5
 8019cdc:	bfc4      	itt	gt
 8019cde:	3a04      	subgt	r2, #4
 8019ce0:	9206      	strgt	r2, [sp, #24]
 8019ce2:	9a06      	ldr	r2, [sp, #24]
 8019ce4:	f1a2 0202 	sub.w	r2, r2, #2
 8019ce8:	bfcc      	ite	gt
 8019cea:	2400      	movgt	r4, #0
 8019cec:	2401      	movle	r4, #1
 8019cee:	2a03      	cmp	r2, #3
 8019cf0:	d847      	bhi.n	8019d82 <_dtoa_r+0x29a>
 8019cf2:	e8df f002 	tbb	[pc, r2]
 8019cf6:	2d0b      	.short	0x2d0b
 8019cf8:	392b      	.short	0x392b
 8019cfa:	9b04      	ldr	r3, [sp, #16]
 8019cfc:	2200      	movs	r2, #0
 8019cfe:	eba3 030b 	sub.w	r3, r3, fp
 8019d02:	9304      	str	r3, [sp, #16]
 8019d04:	920a      	str	r2, [sp, #40]	; 0x28
 8019d06:	f1cb 0300 	rsb	r3, fp, #0
 8019d0a:	e7e3      	b.n	8019cd4 <_dtoa_r+0x1ec>
 8019d0c:	2200      	movs	r2, #0
 8019d0e:	9207      	str	r2, [sp, #28]
 8019d10:	9a08      	ldr	r2, [sp, #32]
 8019d12:	2a00      	cmp	r2, #0
 8019d14:	dc38      	bgt.n	8019d88 <_dtoa_r+0x2a0>
 8019d16:	f04f 0a01 	mov.w	sl, #1
 8019d1a:	46d1      	mov	r9, sl
 8019d1c:	4652      	mov	r2, sl
 8019d1e:	f8cd a020 	str.w	sl, [sp, #32]
 8019d22:	69f7      	ldr	r7, [r6, #28]
 8019d24:	2100      	movs	r1, #0
 8019d26:	2004      	movs	r0, #4
 8019d28:	f100 0c14 	add.w	ip, r0, #20
 8019d2c:	4594      	cmp	ip, r2
 8019d2e:	d930      	bls.n	8019d92 <_dtoa_r+0x2aa>
 8019d30:	6079      	str	r1, [r7, #4]
 8019d32:	4630      	mov	r0, r6
 8019d34:	930d      	str	r3, [sp, #52]	; 0x34
 8019d36:	f000 fd43 	bl	801a7c0 <_Balloc>
 8019d3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8019d3c:	9001      	str	r0, [sp, #4]
 8019d3e:	4602      	mov	r2, r0
 8019d40:	2800      	cmp	r0, #0
 8019d42:	d145      	bne.n	8019dd0 <_dtoa_r+0x2e8>
 8019d44:	4b21      	ldr	r3, [pc, #132]	; (8019dcc <_dtoa_r+0x2e4>)
 8019d46:	f240 11af 	movw	r1, #431	; 0x1af
 8019d4a:	e6e5      	b.n	8019b18 <_dtoa_r+0x30>
 8019d4c:	2201      	movs	r2, #1
 8019d4e:	e7de      	b.n	8019d0e <_dtoa_r+0x226>
 8019d50:	2200      	movs	r2, #0
 8019d52:	9207      	str	r2, [sp, #28]
 8019d54:	9a08      	ldr	r2, [sp, #32]
 8019d56:	eb0b 0a02 	add.w	sl, fp, r2
 8019d5a:	f10a 0901 	add.w	r9, sl, #1
 8019d5e:	464a      	mov	r2, r9
 8019d60:	2a01      	cmp	r2, #1
 8019d62:	bfb8      	it	lt
 8019d64:	2201      	movlt	r2, #1
 8019d66:	e7dc      	b.n	8019d22 <_dtoa_r+0x23a>
 8019d68:	2201      	movs	r2, #1
 8019d6a:	e7f2      	b.n	8019d52 <_dtoa_r+0x26a>
 8019d6c:	2401      	movs	r4, #1
 8019d6e:	2200      	movs	r2, #0
 8019d70:	e9cd 2406 	strd	r2, r4, [sp, #24]
 8019d74:	f04f 3aff 	mov.w	sl, #4294967295
 8019d78:	2100      	movs	r1, #0
 8019d7a:	46d1      	mov	r9, sl
 8019d7c:	2212      	movs	r2, #18
 8019d7e:	9108      	str	r1, [sp, #32]
 8019d80:	e7cf      	b.n	8019d22 <_dtoa_r+0x23a>
 8019d82:	2201      	movs	r2, #1
 8019d84:	9207      	str	r2, [sp, #28]
 8019d86:	e7f5      	b.n	8019d74 <_dtoa_r+0x28c>
 8019d88:	f8dd a020 	ldr.w	sl, [sp, #32]
 8019d8c:	46d1      	mov	r9, sl
 8019d8e:	4652      	mov	r2, sl
 8019d90:	e7c7      	b.n	8019d22 <_dtoa_r+0x23a>
 8019d92:	3101      	adds	r1, #1
 8019d94:	0040      	lsls	r0, r0, #1
 8019d96:	e7c7      	b.n	8019d28 <_dtoa_r+0x240>
 8019d98:	636f4361 	.word	0x636f4361
 8019d9c:	3fd287a7 	.word	0x3fd287a7
 8019da0:	8b60c8b3 	.word	0x8b60c8b3
 8019da4:	3fc68a28 	.word	0x3fc68a28
 8019da8:	509f79fb 	.word	0x509f79fb
 8019dac:	3fd34413 	.word	0x3fd34413
 8019db0:	0801e97e 	.word	0x0801e97e
 8019db4:	0801eb6b 	.word	0x0801eb6b
 8019db8:	7ff00000 	.word	0x7ff00000
 8019dbc:	0801eb67 	.word	0x0801eb67
 8019dc0:	0801eb5e 	.word	0x0801eb5e
 8019dc4:	0801eaff 	.word	0x0801eaff
 8019dc8:	0801ec58 	.word	0x0801ec58
 8019dcc:	0801ebc3 	.word	0x0801ebc3
 8019dd0:	69f2      	ldr	r2, [r6, #28]
 8019dd2:	9901      	ldr	r1, [sp, #4]
 8019dd4:	6011      	str	r1, [r2, #0]
 8019dd6:	f1b9 0f0e 	cmp.w	r9, #14
 8019dda:	d86c      	bhi.n	8019eb6 <_dtoa_r+0x3ce>
 8019ddc:	2c00      	cmp	r4, #0
 8019dde:	d06a      	beq.n	8019eb6 <_dtoa_r+0x3ce>
 8019de0:	f1bb 0f00 	cmp.w	fp, #0
 8019de4:	f340 80a0 	ble.w	8019f28 <_dtoa_r+0x440>
 8019de8:	4ac1      	ldr	r2, [pc, #772]	; (801a0f0 <_dtoa_r+0x608>)
 8019dea:	f00b 010f 	and.w	r1, fp, #15
 8019dee:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8019df2:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8019df6:	ed92 7b00 	vldr	d7, [r2]
 8019dfa:	ea4f 122b 	mov.w	r2, fp, asr #4
 8019dfe:	f000 8087 	beq.w	8019f10 <_dtoa_r+0x428>
 8019e02:	49bc      	ldr	r1, [pc, #752]	; (801a0f4 <_dtoa_r+0x60c>)
 8019e04:	ed91 6b08 	vldr	d6, [r1, #32]
 8019e08:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8019e0c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8019e10:	f002 020f 	and.w	r2, r2, #15
 8019e14:	2103      	movs	r1, #3
 8019e16:	48b7      	ldr	r0, [pc, #732]	; (801a0f4 <_dtoa_r+0x60c>)
 8019e18:	2a00      	cmp	r2, #0
 8019e1a:	d17b      	bne.n	8019f14 <_dtoa_r+0x42c>
 8019e1c:	ed9d 6b02 	vldr	d6, [sp, #8]
 8019e20:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8019e24:	ed8d 7b02 	vstr	d7, [sp, #8]
 8019e28:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8019e2a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8019e2e:	2a00      	cmp	r2, #0
 8019e30:	f000 80a0 	beq.w	8019f74 <_dtoa_r+0x48c>
 8019e34:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8019e38:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8019e3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019e40:	f140 8098 	bpl.w	8019f74 <_dtoa_r+0x48c>
 8019e44:	f1b9 0f00 	cmp.w	r9, #0
 8019e48:	f000 8094 	beq.w	8019f74 <_dtoa_r+0x48c>
 8019e4c:	f1ba 0f00 	cmp.w	sl, #0
 8019e50:	dd2f      	ble.n	8019eb2 <_dtoa_r+0x3ca>
 8019e52:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8019e56:	ee27 7b06 	vmul.f64	d7, d7, d6
 8019e5a:	ed8d 7b02 	vstr	d7, [sp, #8]
 8019e5e:	f10b 32ff 	add.w	r2, fp, #4294967295
 8019e62:	3101      	adds	r1, #1
 8019e64:	4654      	mov	r4, sl
 8019e66:	ed9d 6b02 	vldr	d6, [sp, #8]
 8019e6a:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8019e6e:	ee07 1a90 	vmov	s15, r1
 8019e72:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8019e76:	eea7 5b06 	vfma.f64	d5, d7, d6
 8019e7a:	ee15 7a90 	vmov	r7, s11
 8019e7e:	ec51 0b15 	vmov	r0, r1, d5
 8019e82:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 8019e86:	2c00      	cmp	r4, #0
 8019e88:	d177      	bne.n	8019f7a <_dtoa_r+0x492>
 8019e8a:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8019e8e:	ee36 6b47 	vsub.f64	d6, d6, d7
 8019e92:	ec41 0b17 	vmov	d7, r0, r1
 8019e96:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8019e9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019e9e:	f300 826a 	bgt.w	801a376 <_dtoa_r+0x88e>
 8019ea2:	eeb1 7b47 	vneg.f64	d7, d7
 8019ea6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8019eaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019eae:	f100 8260 	bmi.w	801a372 <_dtoa_r+0x88a>
 8019eb2:	ed8d 8b02 	vstr	d8, [sp, #8]
 8019eb6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8019eb8:	2a00      	cmp	r2, #0
 8019eba:	f2c0 811d 	blt.w	801a0f8 <_dtoa_r+0x610>
 8019ebe:	f1bb 0f0e 	cmp.w	fp, #14
 8019ec2:	f300 8119 	bgt.w	801a0f8 <_dtoa_r+0x610>
 8019ec6:	4b8a      	ldr	r3, [pc, #552]	; (801a0f0 <_dtoa_r+0x608>)
 8019ec8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8019ecc:	ed93 6b00 	vldr	d6, [r3]
 8019ed0:	9b08      	ldr	r3, [sp, #32]
 8019ed2:	2b00      	cmp	r3, #0
 8019ed4:	f280 80b7 	bge.w	801a046 <_dtoa_r+0x55e>
 8019ed8:	f1b9 0f00 	cmp.w	r9, #0
 8019edc:	f300 80b3 	bgt.w	801a046 <_dtoa_r+0x55e>
 8019ee0:	f040 8246 	bne.w	801a370 <_dtoa_r+0x888>
 8019ee4:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8019ee8:	ee26 6b07 	vmul.f64	d6, d6, d7
 8019eec:	ed9d 7b02 	vldr	d7, [sp, #8]
 8019ef0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8019ef4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019ef8:	464c      	mov	r4, r9
 8019efa:	464f      	mov	r7, r9
 8019efc:	f280 821c 	bge.w	801a338 <_dtoa_r+0x850>
 8019f00:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8019f04:	2331      	movs	r3, #49	; 0x31
 8019f06:	f808 3b01 	strb.w	r3, [r8], #1
 8019f0a:	f10b 0b01 	add.w	fp, fp, #1
 8019f0e:	e218      	b.n	801a342 <_dtoa_r+0x85a>
 8019f10:	2102      	movs	r1, #2
 8019f12:	e780      	b.n	8019e16 <_dtoa_r+0x32e>
 8019f14:	07d4      	lsls	r4, r2, #31
 8019f16:	d504      	bpl.n	8019f22 <_dtoa_r+0x43a>
 8019f18:	ed90 6b00 	vldr	d6, [r0]
 8019f1c:	3101      	adds	r1, #1
 8019f1e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8019f22:	1052      	asrs	r2, r2, #1
 8019f24:	3008      	adds	r0, #8
 8019f26:	e777      	b.n	8019e18 <_dtoa_r+0x330>
 8019f28:	d022      	beq.n	8019f70 <_dtoa_r+0x488>
 8019f2a:	f1cb 0200 	rsb	r2, fp, #0
 8019f2e:	4970      	ldr	r1, [pc, #448]	; (801a0f0 <_dtoa_r+0x608>)
 8019f30:	f002 000f 	and.w	r0, r2, #15
 8019f34:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8019f38:	ed91 7b00 	vldr	d7, [r1]
 8019f3c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8019f40:	ed8d 7b02 	vstr	d7, [sp, #8]
 8019f44:	486b      	ldr	r0, [pc, #428]	; (801a0f4 <_dtoa_r+0x60c>)
 8019f46:	1112      	asrs	r2, r2, #4
 8019f48:	2400      	movs	r4, #0
 8019f4a:	2102      	movs	r1, #2
 8019f4c:	b92a      	cbnz	r2, 8019f5a <_dtoa_r+0x472>
 8019f4e:	2c00      	cmp	r4, #0
 8019f50:	f43f af6a 	beq.w	8019e28 <_dtoa_r+0x340>
 8019f54:	ed8d 7b02 	vstr	d7, [sp, #8]
 8019f58:	e766      	b.n	8019e28 <_dtoa_r+0x340>
 8019f5a:	07d7      	lsls	r7, r2, #31
 8019f5c:	d505      	bpl.n	8019f6a <_dtoa_r+0x482>
 8019f5e:	ed90 6b00 	vldr	d6, [r0]
 8019f62:	3101      	adds	r1, #1
 8019f64:	2401      	movs	r4, #1
 8019f66:	ee27 7b06 	vmul.f64	d7, d7, d6
 8019f6a:	1052      	asrs	r2, r2, #1
 8019f6c:	3008      	adds	r0, #8
 8019f6e:	e7ed      	b.n	8019f4c <_dtoa_r+0x464>
 8019f70:	2102      	movs	r1, #2
 8019f72:	e759      	b.n	8019e28 <_dtoa_r+0x340>
 8019f74:	465a      	mov	r2, fp
 8019f76:	464c      	mov	r4, r9
 8019f78:	e775      	b.n	8019e66 <_dtoa_r+0x37e>
 8019f7a:	ec41 0b17 	vmov	d7, r0, r1
 8019f7e:	495c      	ldr	r1, [pc, #368]	; (801a0f0 <_dtoa_r+0x608>)
 8019f80:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 8019f84:	ed11 4b02 	vldr	d4, [r1, #-8]
 8019f88:	9901      	ldr	r1, [sp, #4]
 8019f8a:	440c      	add	r4, r1
 8019f8c:	9907      	ldr	r1, [sp, #28]
 8019f8e:	b351      	cbz	r1, 8019fe6 <_dtoa_r+0x4fe>
 8019f90:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8019f94:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8019f98:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8019f9c:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8019fa0:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8019fa4:	ee35 7b47 	vsub.f64	d7, d5, d7
 8019fa8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8019fac:	ee14 1a90 	vmov	r1, s9
 8019fb0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8019fb4:	3130      	adds	r1, #48	; 0x30
 8019fb6:	ee36 6b45 	vsub.f64	d6, d6, d5
 8019fba:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8019fbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019fc2:	f808 1b01 	strb.w	r1, [r8], #1
 8019fc6:	d439      	bmi.n	801a03c <_dtoa_r+0x554>
 8019fc8:	ee32 5b46 	vsub.f64	d5, d2, d6
 8019fcc:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8019fd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019fd4:	d472      	bmi.n	801a0bc <_dtoa_r+0x5d4>
 8019fd6:	45a0      	cmp	r8, r4
 8019fd8:	f43f af6b 	beq.w	8019eb2 <_dtoa_r+0x3ca>
 8019fdc:	ee27 7b03 	vmul.f64	d7, d7, d3
 8019fe0:	ee26 6b03 	vmul.f64	d6, d6, d3
 8019fe4:	e7e0      	b.n	8019fa8 <_dtoa_r+0x4c0>
 8019fe6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8019fea:	ee27 7b04 	vmul.f64	d7, d7, d4
 8019fee:	4620      	mov	r0, r4
 8019ff0:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8019ff4:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8019ff8:	ee14 1a90 	vmov	r1, s9
 8019ffc:	3130      	adds	r1, #48	; 0x30
 8019ffe:	f808 1b01 	strb.w	r1, [r8], #1
 801a002:	45a0      	cmp	r8, r4
 801a004:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801a008:	ee36 6b45 	vsub.f64	d6, d6, d5
 801a00c:	d118      	bne.n	801a040 <_dtoa_r+0x558>
 801a00e:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 801a012:	ee37 4b05 	vadd.f64	d4, d7, d5
 801a016:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801a01a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a01e:	dc4d      	bgt.n	801a0bc <_dtoa_r+0x5d4>
 801a020:	ee35 5b47 	vsub.f64	d5, d5, d7
 801a024:	eeb4 6bc5 	vcmpe.f64	d6, d5
 801a028:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a02c:	f57f af41 	bpl.w	8019eb2 <_dtoa_r+0x3ca>
 801a030:	4680      	mov	r8, r0
 801a032:	3801      	subs	r0, #1
 801a034:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 801a038:	2b30      	cmp	r3, #48	; 0x30
 801a03a:	d0f9      	beq.n	801a030 <_dtoa_r+0x548>
 801a03c:	4693      	mov	fp, r2
 801a03e:	e02a      	b.n	801a096 <_dtoa_r+0x5ae>
 801a040:	ee26 6b03 	vmul.f64	d6, d6, d3
 801a044:	e7d6      	b.n	8019ff4 <_dtoa_r+0x50c>
 801a046:	ed9d 7b02 	vldr	d7, [sp, #8]
 801a04a:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 801a04e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801a052:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801a056:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801a05a:	ee15 3a10 	vmov	r3, s10
 801a05e:	3330      	adds	r3, #48	; 0x30
 801a060:	f808 3b01 	strb.w	r3, [r8], #1
 801a064:	9b01      	ldr	r3, [sp, #4]
 801a066:	eba8 0303 	sub.w	r3, r8, r3
 801a06a:	4599      	cmp	r9, r3
 801a06c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 801a070:	eea3 7b46 	vfms.f64	d7, d3, d6
 801a074:	d133      	bne.n	801a0de <_dtoa_r+0x5f6>
 801a076:	ee37 7b07 	vadd.f64	d7, d7, d7
 801a07a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801a07e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a082:	dc1a      	bgt.n	801a0ba <_dtoa_r+0x5d2>
 801a084:	eeb4 7b46 	vcmp.f64	d7, d6
 801a088:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a08c:	d103      	bne.n	801a096 <_dtoa_r+0x5ae>
 801a08e:	ee15 3a10 	vmov	r3, s10
 801a092:	07d9      	lsls	r1, r3, #31
 801a094:	d411      	bmi.n	801a0ba <_dtoa_r+0x5d2>
 801a096:	4629      	mov	r1, r5
 801a098:	4630      	mov	r0, r6
 801a09a:	f000 fbd1 	bl	801a840 <_Bfree>
 801a09e:	2300      	movs	r3, #0
 801a0a0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801a0a2:	f888 3000 	strb.w	r3, [r8]
 801a0a6:	f10b 0301 	add.w	r3, fp, #1
 801a0aa:	6013      	str	r3, [r2, #0]
 801a0ac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801a0ae:	2b00      	cmp	r3, #0
 801a0b0:	f43f ad69 	beq.w	8019b86 <_dtoa_r+0x9e>
 801a0b4:	f8c3 8000 	str.w	r8, [r3]
 801a0b8:	e565      	b.n	8019b86 <_dtoa_r+0x9e>
 801a0ba:	465a      	mov	r2, fp
 801a0bc:	4643      	mov	r3, r8
 801a0be:	4698      	mov	r8, r3
 801a0c0:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 801a0c4:	2939      	cmp	r1, #57	; 0x39
 801a0c6:	d106      	bne.n	801a0d6 <_dtoa_r+0x5ee>
 801a0c8:	9901      	ldr	r1, [sp, #4]
 801a0ca:	4299      	cmp	r1, r3
 801a0cc:	d1f7      	bne.n	801a0be <_dtoa_r+0x5d6>
 801a0ce:	9801      	ldr	r0, [sp, #4]
 801a0d0:	2130      	movs	r1, #48	; 0x30
 801a0d2:	3201      	adds	r2, #1
 801a0d4:	7001      	strb	r1, [r0, #0]
 801a0d6:	7819      	ldrb	r1, [r3, #0]
 801a0d8:	3101      	adds	r1, #1
 801a0da:	7019      	strb	r1, [r3, #0]
 801a0dc:	e7ae      	b.n	801a03c <_dtoa_r+0x554>
 801a0de:	ee27 7b04 	vmul.f64	d7, d7, d4
 801a0e2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801a0e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a0ea:	d1b2      	bne.n	801a052 <_dtoa_r+0x56a>
 801a0ec:	e7d3      	b.n	801a096 <_dtoa_r+0x5ae>
 801a0ee:	bf00      	nop
 801a0f0:	0801ec58 	.word	0x0801ec58
 801a0f4:	0801ec30 	.word	0x0801ec30
 801a0f8:	9907      	ldr	r1, [sp, #28]
 801a0fa:	2900      	cmp	r1, #0
 801a0fc:	f000 80d0 	beq.w	801a2a0 <_dtoa_r+0x7b8>
 801a100:	9906      	ldr	r1, [sp, #24]
 801a102:	2901      	cmp	r1, #1
 801a104:	f300 80b4 	bgt.w	801a270 <_dtoa_r+0x788>
 801a108:	9909      	ldr	r1, [sp, #36]	; 0x24
 801a10a:	2900      	cmp	r1, #0
 801a10c:	f000 80ac 	beq.w	801a268 <_dtoa_r+0x780>
 801a110:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801a114:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801a118:	461c      	mov	r4, r3
 801a11a:	9309      	str	r3, [sp, #36]	; 0x24
 801a11c:	9b04      	ldr	r3, [sp, #16]
 801a11e:	4413      	add	r3, r2
 801a120:	9304      	str	r3, [sp, #16]
 801a122:	9b05      	ldr	r3, [sp, #20]
 801a124:	2101      	movs	r1, #1
 801a126:	4413      	add	r3, r2
 801a128:	4630      	mov	r0, r6
 801a12a:	9305      	str	r3, [sp, #20]
 801a12c:	f000 fc3e 	bl	801a9ac <__i2b>
 801a130:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a132:	4607      	mov	r7, r0
 801a134:	f1b8 0f00 	cmp.w	r8, #0
 801a138:	d00d      	beq.n	801a156 <_dtoa_r+0x66e>
 801a13a:	9a05      	ldr	r2, [sp, #20]
 801a13c:	2a00      	cmp	r2, #0
 801a13e:	dd0a      	ble.n	801a156 <_dtoa_r+0x66e>
 801a140:	4542      	cmp	r2, r8
 801a142:	9904      	ldr	r1, [sp, #16]
 801a144:	bfa8      	it	ge
 801a146:	4642      	movge	r2, r8
 801a148:	1a89      	subs	r1, r1, r2
 801a14a:	9104      	str	r1, [sp, #16]
 801a14c:	9905      	ldr	r1, [sp, #20]
 801a14e:	eba8 0802 	sub.w	r8, r8, r2
 801a152:	1a8a      	subs	r2, r1, r2
 801a154:	9205      	str	r2, [sp, #20]
 801a156:	b303      	cbz	r3, 801a19a <_dtoa_r+0x6b2>
 801a158:	9a07      	ldr	r2, [sp, #28]
 801a15a:	2a00      	cmp	r2, #0
 801a15c:	f000 80a5 	beq.w	801a2aa <_dtoa_r+0x7c2>
 801a160:	2c00      	cmp	r4, #0
 801a162:	dd13      	ble.n	801a18c <_dtoa_r+0x6a4>
 801a164:	4639      	mov	r1, r7
 801a166:	4622      	mov	r2, r4
 801a168:	4630      	mov	r0, r6
 801a16a:	930d      	str	r3, [sp, #52]	; 0x34
 801a16c:	f000 fcde 	bl	801ab2c <__pow5mult>
 801a170:	462a      	mov	r2, r5
 801a172:	4601      	mov	r1, r0
 801a174:	4607      	mov	r7, r0
 801a176:	4630      	mov	r0, r6
 801a178:	f000 fc2e 	bl	801a9d8 <__multiply>
 801a17c:	4629      	mov	r1, r5
 801a17e:	9009      	str	r0, [sp, #36]	; 0x24
 801a180:	4630      	mov	r0, r6
 801a182:	f000 fb5d 	bl	801a840 <_Bfree>
 801a186:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801a188:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801a18a:	4615      	mov	r5, r2
 801a18c:	1b1a      	subs	r2, r3, r4
 801a18e:	d004      	beq.n	801a19a <_dtoa_r+0x6b2>
 801a190:	4629      	mov	r1, r5
 801a192:	4630      	mov	r0, r6
 801a194:	f000 fcca 	bl	801ab2c <__pow5mult>
 801a198:	4605      	mov	r5, r0
 801a19a:	2101      	movs	r1, #1
 801a19c:	4630      	mov	r0, r6
 801a19e:	f000 fc05 	bl	801a9ac <__i2b>
 801a1a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a1a4:	2b00      	cmp	r3, #0
 801a1a6:	4604      	mov	r4, r0
 801a1a8:	f340 8081 	ble.w	801a2ae <_dtoa_r+0x7c6>
 801a1ac:	461a      	mov	r2, r3
 801a1ae:	4601      	mov	r1, r0
 801a1b0:	4630      	mov	r0, r6
 801a1b2:	f000 fcbb 	bl	801ab2c <__pow5mult>
 801a1b6:	9b06      	ldr	r3, [sp, #24]
 801a1b8:	2b01      	cmp	r3, #1
 801a1ba:	4604      	mov	r4, r0
 801a1bc:	dd7a      	ble.n	801a2b4 <_dtoa_r+0x7cc>
 801a1be:	2300      	movs	r3, #0
 801a1c0:	9309      	str	r3, [sp, #36]	; 0x24
 801a1c2:	6922      	ldr	r2, [r4, #16]
 801a1c4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801a1c8:	6910      	ldr	r0, [r2, #16]
 801a1ca:	f000 fba1 	bl	801a910 <__hi0bits>
 801a1ce:	f1c0 0020 	rsb	r0, r0, #32
 801a1d2:	9b05      	ldr	r3, [sp, #20]
 801a1d4:	4418      	add	r0, r3
 801a1d6:	f010 001f 	ands.w	r0, r0, #31
 801a1da:	f000 8093 	beq.w	801a304 <_dtoa_r+0x81c>
 801a1de:	f1c0 0220 	rsb	r2, r0, #32
 801a1e2:	2a04      	cmp	r2, #4
 801a1e4:	f340 8085 	ble.w	801a2f2 <_dtoa_r+0x80a>
 801a1e8:	9b04      	ldr	r3, [sp, #16]
 801a1ea:	f1c0 001c 	rsb	r0, r0, #28
 801a1ee:	4403      	add	r3, r0
 801a1f0:	9304      	str	r3, [sp, #16]
 801a1f2:	9b05      	ldr	r3, [sp, #20]
 801a1f4:	4480      	add	r8, r0
 801a1f6:	4403      	add	r3, r0
 801a1f8:	9305      	str	r3, [sp, #20]
 801a1fa:	9b04      	ldr	r3, [sp, #16]
 801a1fc:	2b00      	cmp	r3, #0
 801a1fe:	dd05      	ble.n	801a20c <_dtoa_r+0x724>
 801a200:	4629      	mov	r1, r5
 801a202:	461a      	mov	r2, r3
 801a204:	4630      	mov	r0, r6
 801a206:	f000 fceb 	bl	801abe0 <__lshift>
 801a20a:	4605      	mov	r5, r0
 801a20c:	9b05      	ldr	r3, [sp, #20]
 801a20e:	2b00      	cmp	r3, #0
 801a210:	dd05      	ble.n	801a21e <_dtoa_r+0x736>
 801a212:	4621      	mov	r1, r4
 801a214:	461a      	mov	r2, r3
 801a216:	4630      	mov	r0, r6
 801a218:	f000 fce2 	bl	801abe0 <__lshift>
 801a21c:	4604      	mov	r4, r0
 801a21e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801a220:	2b00      	cmp	r3, #0
 801a222:	d071      	beq.n	801a308 <_dtoa_r+0x820>
 801a224:	4621      	mov	r1, r4
 801a226:	4628      	mov	r0, r5
 801a228:	f000 fd46 	bl	801acb8 <__mcmp>
 801a22c:	2800      	cmp	r0, #0
 801a22e:	da6b      	bge.n	801a308 <_dtoa_r+0x820>
 801a230:	2300      	movs	r3, #0
 801a232:	4629      	mov	r1, r5
 801a234:	220a      	movs	r2, #10
 801a236:	4630      	mov	r0, r6
 801a238:	f000 fb24 	bl	801a884 <__multadd>
 801a23c:	9b07      	ldr	r3, [sp, #28]
 801a23e:	f10b 3bff 	add.w	fp, fp, #4294967295
 801a242:	4605      	mov	r5, r0
 801a244:	2b00      	cmp	r3, #0
 801a246:	f000 8197 	beq.w	801a578 <_dtoa_r+0xa90>
 801a24a:	4639      	mov	r1, r7
 801a24c:	2300      	movs	r3, #0
 801a24e:	220a      	movs	r2, #10
 801a250:	4630      	mov	r0, r6
 801a252:	f000 fb17 	bl	801a884 <__multadd>
 801a256:	f1ba 0f00 	cmp.w	sl, #0
 801a25a:	4607      	mov	r7, r0
 801a25c:	f300 8093 	bgt.w	801a386 <_dtoa_r+0x89e>
 801a260:	9b06      	ldr	r3, [sp, #24]
 801a262:	2b02      	cmp	r3, #2
 801a264:	dc57      	bgt.n	801a316 <_dtoa_r+0x82e>
 801a266:	e08e      	b.n	801a386 <_dtoa_r+0x89e>
 801a268:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801a26a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 801a26e:	e751      	b.n	801a114 <_dtoa_r+0x62c>
 801a270:	f109 34ff 	add.w	r4, r9, #4294967295
 801a274:	42a3      	cmp	r3, r4
 801a276:	bfbf      	itttt	lt
 801a278:	1ae2      	sublt	r2, r4, r3
 801a27a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 801a27c:	189b      	addlt	r3, r3, r2
 801a27e:	930a      	strlt	r3, [sp, #40]	; 0x28
 801a280:	bfae      	itee	ge
 801a282:	1b1c      	subge	r4, r3, r4
 801a284:	4623      	movlt	r3, r4
 801a286:	2400      	movlt	r4, #0
 801a288:	f1b9 0f00 	cmp.w	r9, #0
 801a28c:	bfb5      	itete	lt
 801a28e:	9a04      	ldrlt	r2, [sp, #16]
 801a290:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 801a294:	eba2 0809 	sublt.w	r8, r2, r9
 801a298:	464a      	movge	r2, r9
 801a29a:	bfb8      	it	lt
 801a29c:	2200      	movlt	r2, #0
 801a29e:	e73c      	b.n	801a11a <_dtoa_r+0x632>
 801a2a0:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801a2a4:	9f07      	ldr	r7, [sp, #28]
 801a2a6:	461c      	mov	r4, r3
 801a2a8:	e744      	b.n	801a134 <_dtoa_r+0x64c>
 801a2aa:	461a      	mov	r2, r3
 801a2ac:	e770      	b.n	801a190 <_dtoa_r+0x6a8>
 801a2ae:	9b06      	ldr	r3, [sp, #24]
 801a2b0:	2b01      	cmp	r3, #1
 801a2b2:	dc18      	bgt.n	801a2e6 <_dtoa_r+0x7fe>
 801a2b4:	9b02      	ldr	r3, [sp, #8]
 801a2b6:	b9b3      	cbnz	r3, 801a2e6 <_dtoa_r+0x7fe>
 801a2b8:	9b03      	ldr	r3, [sp, #12]
 801a2ba:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801a2be:	b9a2      	cbnz	r2, 801a2ea <_dtoa_r+0x802>
 801a2c0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 801a2c4:	0d12      	lsrs	r2, r2, #20
 801a2c6:	0512      	lsls	r2, r2, #20
 801a2c8:	b18a      	cbz	r2, 801a2ee <_dtoa_r+0x806>
 801a2ca:	9b04      	ldr	r3, [sp, #16]
 801a2cc:	3301      	adds	r3, #1
 801a2ce:	9304      	str	r3, [sp, #16]
 801a2d0:	9b05      	ldr	r3, [sp, #20]
 801a2d2:	3301      	adds	r3, #1
 801a2d4:	9305      	str	r3, [sp, #20]
 801a2d6:	2301      	movs	r3, #1
 801a2d8:	9309      	str	r3, [sp, #36]	; 0x24
 801a2da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a2dc:	2b00      	cmp	r3, #0
 801a2de:	f47f af70 	bne.w	801a1c2 <_dtoa_r+0x6da>
 801a2e2:	2001      	movs	r0, #1
 801a2e4:	e775      	b.n	801a1d2 <_dtoa_r+0x6ea>
 801a2e6:	2300      	movs	r3, #0
 801a2e8:	e7f6      	b.n	801a2d8 <_dtoa_r+0x7f0>
 801a2ea:	9b02      	ldr	r3, [sp, #8]
 801a2ec:	e7f4      	b.n	801a2d8 <_dtoa_r+0x7f0>
 801a2ee:	9209      	str	r2, [sp, #36]	; 0x24
 801a2f0:	e7f3      	b.n	801a2da <_dtoa_r+0x7f2>
 801a2f2:	d082      	beq.n	801a1fa <_dtoa_r+0x712>
 801a2f4:	9b04      	ldr	r3, [sp, #16]
 801a2f6:	321c      	adds	r2, #28
 801a2f8:	4413      	add	r3, r2
 801a2fa:	9304      	str	r3, [sp, #16]
 801a2fc:	9b05      	ldr	r3, [sp, #20]
 801a2fe:	4490      	add	r8, r2
 801a300:	4413      	add	r3, r2
 801a302:	e779      	b.n	801a1f8 <_dtoa_r+0x710>
 801a304:	4602      	mov	r2, r0
 801a306:	e7f5      	b.n	801a2f4 <_dtoa_r+0x80c>
 801a308:	f1b9 0f00 	cmp.w	r9, #0
 801a30c:	dc36      	bgt.n	801a37c <_dtoa_r+0x894>
 801a30e:	9b06      	ldr	r3, [sp, #24]
 801a310:	2b02      	cmp	r3, #2
 801a312:	dd33      	ble.n	801a37c <_dtoa_r+0x894>
 801a314:	46ca      	mov	sl, r9
 801a316:	f1ba 0f00 	cmp.w	sl, #0
 801a31a:	d10d      	bne.n	801a338 <_dtoa_r+0x850>
 801a31c:	4621      	mov	r1, r4
 801a31e:	4653      	mov	r3, sl
 801a320:	2205      	movs	r2, #5
 801a322:	4630      	mov	r0, r6
 801a324:	f000 faae 	bl	801a884 <__multadd>
 801a328:	4601      	mov	r1, r0
 801a32a:	4604      	mov	r4, r0
 801a32c:	4628      	mov	r0, r5
 801a32e:	f000 fcc3 	bl	801acb8 <__mcmp>
 801a332:	2800      	cmp	r0, #0
 801a334:	f73f ade4 	bgt.w	8019f00 <_dtoa_r+0x418>
 801a338:	9b08      	ldr	r3, [sp, #32]
 801a33a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801a33e:	ea6f 0b03 	mvn.w	fp, r3
 801a342:	f04f 0900 	mov.w	r9, #0
 801a346:	4621      	mov	r1, r4
 801a348:	4630      	mov	r0, r6
 801a34a:	f000 fa79 	bl	801a840 <_Bfree>
 801a34e:	2f00      	cmp	r7, #0
 801a350:	f43f aea1 	beq.w	801a096 <_dtoa_r+0x5ae>
 801a354:	f1b9 0f00 	cmp.w	r9, #0
 801a358:	d005      	beq.n	801a366 <_dtoa_r+0x87e>
 801a35a:	45b9      	cmp	r9, r7
 801a35c:	d003      	beq.n	801a366 <_dtoa_r+0x87e>
 801a35e:	4649      	mov	r1, r9
 801a360:	4630      	mov	r0, r6
 801a362:	f000 fa6d 	bl	801a840 <_Bfree>
 801a366:	4639      	mov	r1, r7
 801a368:	4630      	mov	r0, r6
 801a36a:	f000 fa69 	bl	801a840 <_Bfree>
 801a36e:	e692      	b.n	801a096 <_dtoa_r+0x5ae>
 801a370:	2400      	movs	r4, #0
 801a372:	4627      	mov	r7, r4
 801a374:	e7e0      	b.n	801a338 <_dtoa_r+0x850>
 801a376:	4693      	mov	fp, r2
 801a378:	4627      	mov	r7, r4
 801a37a:	e5c1      	b.n	8019f00 <_dtoa_r+0x418>
 801a37c:	9b07      	ldr	r3, [sp, #28]
 801a37e:	46ca      	mov	sl, r9
 801a380:	2b00      	cmp	r3, #0
 801a382:	f000 8100 	beq.w	801a586 <_dtoa_r+0xa9e>
 801a386:	f1b8 0f00 	cmp.w	r8, #0
 801a38a:	dd05      	ble.n	801a398 <_dtoa_r+0x8b0>
 801a38c:	4639      	mov	r1, r7
 801a38e:	4642      	mov	r2, r8
 801a390:	4630      	mov	r0, r6
 801a392:	f000 fc25 	bl	801abe0 <__lshift>
 801a396:	4607      	mov	r7, r0
 801a398:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a39a:	2b00      	cmp	r3, #0
 801a39c:	d05d      	beq.n	801a45a <_dtoa_r+0x972>
 801a39e:	6879      	ldr	r1, [r7, #4]
 801a3a0:	4630      	mov	r0, r6
 801a3a2:	f000 fa0d 	bl	801a7c0 <_Balloc>
 801a3a6:	4680      	mov	r8, r0
 801a3a8:	b928      	cbnz	r0, 801a3b6 <_dtoa_r+0x8ce>
 801a3aa:	4b82      	ldr	r3, [pc, #520]	; (801a5b4 <_dtoa_r+0xacc>)
 801a3ac:	4602      	mov	r2, r0
 801a3ae:	f240 21ef 	movw	r1, #751	; 0x2ef
 801a3b2:	f7ff bbb1 	b.w	8019b18 <_dtoa_r+0x30>
 801a3b6:	693a      	ldr	r2, [r7, #16]
 801a3b8:	3202      	adds	r2, #2
 801a3ba:	0092      	lsls	r2, r2, #2
 801a3bc:	f107 010c 	add.w	r1, r7, #12
 801a3c0:	300c      	adds	r0, #12
 801a3c2:	f7ff fadc 	bl	801997e <memcpy>
 801a3c6:	2201      	movs	r2, #1
 801a3c8:	4641      	mov	r1, r8
 801a3ca:	4630      	mov	r0, r6
 801a3cc:	f000 fc08 	bl	801abe0 <__lshift>
 801a3d0:	9b01      	ldr	r3, [sp, #4]
 801a3d2:	3301      	adds	r3, #1
 801a3d4:	9304      	str	r3, [sp, #16]
 801a3d6:	9b01      	ldr	r3, [sp, #4]
 801a3d8:	4453      	add	r3, sl
 801a3da:	9308      	str	r3, [sp, #32]
 801a3dc:	9b02      	ldr	r3, [sp, #8]
 801a3de:	f003 0301 	and.w	r3, r3, #1
 801a3e2:	46b9      	mov	r9, r7
 801a3e4:	9307      	str	r3, [sp, #28]
 801a3e6:	4607      	mov	r7, r0
 801a3e8:	9b04      	ldr	r3, [sp, #16]
 801a3ea:	4621      	mov	r1, r4
 801a3ec:	3b01      	subs	r3, #1
 801a3ee:	4628      	mov	r0, r5
 801a3f0:	9302      	str	r3, [sp, #8]
 801a3f2:	f7ff faf1 	bl	80199d8 <quorem>
 801a3f6:	4603      	mov	r3, r0
 801a3f8:	3330      	adds	r3, #48	; 0x30
 801a3fa:	9005      	str	r0, [sp, #20]
 801a3fc:	4649      	mov	r1, r9
 801a3fe:	4628      	mov	r0, r5
 801a400:	9309      	str	r3, [sp, #36]	; 0x24
 801a402:	f000 fc59 	bl	801acb8 <__mcmp>
 801a406:	463a      	mov	r2, r7
 801a408:	4682      	mov	sl, r0
 801a40a:	4621      	mov	r1, r4
 801a40c:	4630      	mov	r0, r6
 801a40e:	f000 fc6f 	bl	801acf0 <__mdiff>
 801a412:	68c2      	ldr	r2, [r0, #12]
 801a414:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a416:	4680      	mov	r8, r0
 801a418:	bb0a      	cbnz	r2, 801a45e <_dtoa_r+0x976>
 801a41a:	4601      	mov	r1, r0
 801a41c:	4628      	mov	r0, r5
 801a41e:	f000 fc4b 	bl	801acb8 <__mcmp>
 801a422:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a424:	4602      	mov	r2, r0
 801a426:	4641      	mov	r1, r8
 801a428:	4630      	mov	r0, r6
 801a42a:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 801a42e:	f000 fa07 	bl	801a840 <_Bfree>
 801a432:	9b06      	ldr	r3, [sp, #24]
 801a434:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801a436:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801a43a:	ea43 0102 	orr.w	r1, r3, r2
 801a43e:	9b07      	ldr	r3, [sp, #28]
 801a440:	4319      	orrs	r1, r3
 801a442:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a444:	d10d      	bne.n	801a462 <_dtoa_r+0x97a>
 801a446:	2b39      	cmp	r3, #57	; 0x39
 801a448:	d029      	beq.n	801a49e <_dtoa_r+0x9b6>
 801a44a:	f1ba 0f00 	cmp.w	sl, #0
 801a44e:	dd01      	ble.n	801a454 <_dtoa_r+0x96c>
 801a450:	9b05      	ldr	r3, [sp, #20]
 801a452:	3331      	adds	r3, #49	; 0x31
 801a454:	9a02      	ldr	r2, [sp, #8]
 801a456:	7013      	strb	r3, [r2, #0]
 801a458:	e775      	b.n	801a346 <_dtoa_r+0x85e>
 801a45a:	4638      	mov	r0, r7
 801a45c:	e7b8      	b.n	801a3d0 <_dtoa_r+0x8e8>
 801a45e:	2201      	movs	r2, #1
 801a460:	e7e1      	b.n	801a426 <_dtoa_r+0x93e>
 801a462:	f1ba 0f00 	cmp.w	sl, #0
 801a466:	db06      	blt.n	801a476 <_dtoa_r+0x98e>
 801a468:	9906      	ldr	r1, [sp, #24]
 801a46a:	ea41 0a0a 	orr.w	sl, r1, sl
 801a46e:	9907      	ldr	r1, [sp, #28]
 801a470:	ea5a 0a01 	orrs.w	sl, sl, r1
 801a474:	d120      	bne.n	801a4b8 <_dtoa_r+0x9d0>
 801a476:	2a00      	cmp	r2, #0
 801a478:	ddec      	ble.n	801a454 <_dtoa_r+0x96c>
 801a47a:	4629      	mov	r1, r5
 801a47c:	2201      	movs	r2, #1
 801a47e:	4630      	mov	r0, r6
 801a480:	9304      	str	r3, [sp, #16]
 801a482:	f000 fbad 	bl	801abe0 <__lshift>
 801a486:	4621      	mov	r1, r4
 801a488:	4605      	mov	r5, r0
 801a48a:	f000 fc15 	bl	801acb8 <__mcmp>
 801a48e:	2800      	cmp	r0, #0
 801a490:	9b04      	ldr	r3, [sp, #16]
 801a492:	dc02      	bgt.n	801a49a <_dtoa_r+0x9b2>
 801a494:	d1de      	bne.n	801a454 <_dtoa_r+0x96c>
 801a496:	07da      	lsls	r2, r3, #31
 801a498:	d5dc      	bpl.n	801a454 <_dtoa_r+0x96c>
 801a49a:	2b39      	cmp	r3, #57	; 0x39
 801a49c:	d1d8      	bne.n	801a450 <_dtoa_r+0x968>
 801a49e:	9a02      	ldr	r2, [sp, #8]
 801a4a0:	2339      	movs	r3, #57	; 0x39
 801a4a2:	7013      	strb	r3, [r2, #0]
 801a4a4:	4643      	mov	r3, r8
 801a4a6:	4698      	mov	r8, r3
 801a4a8:	3b01      	subs	r3, #1
 801a4aa:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 801a4ae:	2a39      	cmp	r2, #57	; 0x39
 801a4b0:	d051      	beq.n	801a556 <_dtoa_r+0xa6e>
 801a4b2:	3201      	adds	r2, #1
 801a4b4:	701a      	strb	r2, [r3, #0]
 801a4b6:	e746      	b.n	801a346 <_dtoa_r+0x85e>
 801a4b8:	2a00      	cmp	r2, #0
 801a4ba:	dd03      	ble.n	801a4c4 <_dtoa_r+0x9dc>
 801a4bc:	2b39      	cmp	r3, #57	; 0x39
 801a4be:	d0ee      	beq.n	801a49e <_dtoa_r+0x9b6>
 801a4c0:	3301      	adds	r3, #1
 801a4c2:	e7c7      	b.n	801a454 <_dtoa_r+0x96c>
 801a4c4:	9a04      	ldr	r2, [sp, #16]
 801a4c6:	9908      	ldr	r1, [sp, #32]
 801a4c8:	f802 3c01 	strb.w	r3, [r2, #-1]
 801a4cc:	428a      	cmp	r2, r1
 801a4ce:	d02b      	beq.n	801a528 <_dtoa_r+0xa40>
 801a4d0:	4629      	mov	r1, r5
 801a4d2:	2300      	movs	r3, #0
 801a4d4:	220a      	movs	r2, #10
 801a4d6:	4630      	mov	r0, r6
 801a4d8:	f000 f9d4 	bl	801a884 <__multadd>
 801a4dc:	45b9      	cmp	r9, r7
 801a4de:	4605      	mov	r5, r0
 801a4e0:	f04f 0300 	mov.w	r3, #0
 801a4e4:	f04f 020a 	mov.w	r2, #10
 801a4e8:	4649      	mov	r1, r9
 801a4ea:	4630      	mov	r0, r6
 801a4ec:	d107      	bne.n	801a4fe <_dtoa_r+0xa16>
 801a4ee:	f000 f9c9 	bl	801a884 <__multadd>
 801a4f2:	4681      	mov	r9, r0
 801a4f4:	4607      	mov	r7, r0
 801a4f6:	9b04      	ldr	r3, [sp, #16]
 801a4f8:	3301      	adds	r3, #1
 801a4fa:	9304      	str	r3, [sp, #16]
 801a4fc:	e774      	b.n	801a3e8 <_dtoa_r+0x900>
 801a4fe:	f000 f9c1 	bl	801a884 <__multadd>
 801a502:	4639      	mov	r1, r7
 801a504:	4681      	mov	r9, r0
 801a506:	2300      	movs	r3, #0
 801a508:	220a      	movs	r2, #10
 801a50a:	4630      	mov	r0, r6
 801a50c:	f000 f9ba 	bl	801a884 <__multadd>
 801a510:	4607      	mov	r7, r0
 801a512:	e7f0      	b.n	801a4f6 <_dtoa_r+0xa0e>
 801a514:	f1ba 0f00 	cmp.w	sl, #0
 801a518:	9a01      	ldr	r2, [sp, #4]
 801a51a:	bfcc      	ite	gt
 801a51c:	46d0      	movgt	r8, sl
 801a51e:	f04f 0801 	movle.w	r8, #1
 801a522:	4490      	add	r8, r2
 801a524:	f04f 0900 	mov.w	r9, #0
 801a528:	4629      	mov	r1, r5
 801a52a:	2201      	movs	r2, #1
 801a52c:	4630      	mov	r0, r6
 801a52e:	9302      	str	r3, [sp, #8]
 801a530:	f000 fb56 	bl	801abe0 <__lshift>
 801a534:	4621      	mov	r1, r4
 801a536:	4605      	mov	r5, r0
 801a538:	f000 fbbe 	bl	801acb8 <__mcmp>
 801a53c:	2800      	cmp	r0, #0
 801a53e:	dcb1      	bgt.n	801a4a4 <_dtoa_r+0x9bc>
 801a540:	d102      	bne.n	801a548 <_dtoa_r+0xa60>
 801a542:	9b02      	ldr	r3, [sp, #8]
 801a544:	07db      	lsls	r3, r3, #31
 801a546:	d4ad      	bmi.n	801a4a4 <_dtoa_r+0x9bc>
 801a548:	4643      	mov	r3, r8
 801a54a:	4698      	mov	r8, r3
 801a54c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801a550:	2a30      	cmp	r2, #48	; 0x30
 801a552:	d0fa      	beq.n	801a54a <_dtoa_r+0xa62>
 801a554:	e6f7      	b.n	801a346 <_dtoa_r+0x85e>
 801a556:	9a01      	ldr	r2, [sp, #4]
 801a558:	429a      	cmp	r2, r3
 801a55a:	d1a4      	bne.n	801a4a6 <_dtoa_r+0x9be>
 801a55c:	f10b 0b01 	add.w	fp, fp, #1
 801a560:	2331      	movs	r3, #49	; 0x31
 801a562:	e778      	b.n	801a456 <_dtoa_r+0x96e>
 801a564:	4b14      	ldr	r3, [pc, #80]	; (801a5b8 <_dtoa_r+0xad0>)
 801a566:	f7ff bb2a 	b.w	8019bbe <_dtoa_r+0xd6>
 801a56a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801a56c:	2b00      	cmp	r3, #0
 801a56e:	f47f ab05 	bne.w	8019b7c <_dtoa_r+0x94>
 801a572:	4b12      	ldr	r3, [pc, #72]	; (801a5bc <_dtoa_r+0xad4>)
 801a574:	f7ff bb23 	b.w	8019bbe <_dtoa_r+0xd6>
 801a578:	f1ba 0f00 	cmp.w	sl, #0
 801a57c:	dc03      	bgt.n	801a586 <_dtoa_r+0xa9e>
 801a57e:	9b06      	ldr	r3, [sp, #24]
 801a580:	2b02      	cmp	r3, #2
 801a582:	f73f aec8 	bgt.w	801a316 <_dtoa_r+0x82e>
 801a586:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801a58a:	4621      	mov	r1, r4
 801a58c:	4628      	mov	r0, r5
 801a58e:	f7ff fa23 	bl	80199d8 <quorem>
 801a592:	f100 0330 	add.w	r3, r0, #48	; 0x30
 801a596:	f808 3b01 	strb.w	r3, [r8], #1
 801a59a:	9a01      	ldr	r2, [sp, #4]
 801a59c:	eba8 0202 	sub.w	r2, r8, r2
 801a5a0:	4592      	cmp	sl, r2
 801a5a2:	ddb7      	ble.n	801a514 <_dtoa_r+0xa2c>
 801a5a4:	4629      	mov	r1, r5
 801a5a6:	2300      	movs	r3, #0
 801a5a8:	220a      	movs	r2, #10
 801a5aa:	4630      	mov	r0, r6
 801a5ac:	f000 f96a 	bl	801a884 <__multadd>
 801a5b0:	4605      	mov	r5, r0
 801a5b2:	e7ea      	b.n	801a58a <_dtoa_r+0xaa2>
 801a5b4:	0801ebc3 	.word	0x0801ebc3
 801a5b8:	0801eafe 	.word	0x0801eafe
 801a5bc:	0801eb5e 	.word	0x0801eb5e

0801a5c0 <_free_r>:
 801a5c0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801a5c2:	2900      	cmp	r1, #0
 801a5c4:	d044      	beq.n	801a650 <_free_r+0x90>
 801a5c6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a5ca:	9001      	str	r0, [sp, #4]
 801a5cc:	2b00      	cmp	r3, #0
 801a5ce:	f1a1 0404 	sub.w	r4, r1, #4
 801a5d2:	bfb8      	it	lt
 801a5d4:	18e4      	addlt	r4, r4, r3
 801a5d6:	f000 f8e7 	bl	801a7a8 <__malloc_lock>
 801a5da:	4a1e      	ldr	r2, [pc, #120]	; (801a654 <_free_r+0x94>)
 801a5dc:	9801      	ldr	r0, [sp, #4]
 801a5de:	6813      	ldr	r3, [r2, #0]
 801a5e0:	b933      	cbnz	r3, 801a5f0 <_free_r+0x30>
 801a5e2:	6063      	str	r3, [r4, #4]
 801a5e4:	6014      	str	r4, [r2, #0]
 801a5e6:	b003      	add	sp, #12
 801a5e8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801a5ec:	f000 b8e2 	b.w	801a7b4 <__malloc_unlock>
 801a5f0:	42a3      	cmp	r3, r4
 801a5f2:	d908      	bls.n	801a606 <_free_r+0x46>
 801a5f4:	6825      	ldr	r5, [r4, #0]
 801a5f6:	1961      	adds	r1, r4, r5
 801a5f8:	428b      	cmp	r3, r1
 801a5fa:	bf01      	itttt	eq
 801a5fc:	6819      	ldreq	r1, [r3, #0]
 801a5fe:	685b      	ldreq	r3, [r3, #4]
 801a600:	1949      	addeq	r1, r1, r5
 801a602:	6021      	streq	r1, [r4, #0]
 801a604:	e7ed      	b.n	801a5e2 <_free_r+0x22>
 801a606:	461a      	mov	r2, r3
 801a608:	685b      	ldr	r3, [r3, #4]
 801a60a:	b10b      	cbz	r3, 801a610 <_free_r+0x50>
 801a60c:	42a3      	cmp	r3, r4
 801a60e:	d9fa      	bls.n	801a606 <_free_r+0x46>
 801a610:	6811      	ldr	r1, [r2, #0]
 801a612:	1855      	adds	r5, r2, r1
 801a614:	42a5      	cmp	r5, r4
 801a616:	d10b      	bne.n	801a630 <_free_r+0x70>
 801a618:	6824      	ldr	r4, [r4, #0]
 801a61a:	4421      	add	r1, r4
 801a61c:	1854      	adds	r4, r2, r1
 801a61e:	42a3      	cmp	r3, r4
 801a620:	6011      	str	r1, [r2, #0]
 801a622:	d1e0      	bne.n	801a5e6 <_free_r+0x26>
 801a624:	681c      	ldr	r4, [r3, #0]
 801a626:	685b      	ldr	r3, [r3, #4]
 801a628:	6053      	str	r3, [r2, #4]
 801a62a:	440c      	add	r4, r1
 801a62c:	6014      	str	r4, [r2, #0]
 801a62e:	e7da      	b.n	801a5e6 <_free_r+0x26>
 801a630:	d902      	bls.n	801a638 <_free_r+0x78>
 801a632:	230c      	movs	r3, #12
 801a634:	6003      	str	r3, [r0, #0]
 801a636:	e7d6      	b.n	801a5e6 <_free_r+0x26>
 801a638:	6825      	ldr	r5, [r4, #0]
 801a63a:	1961      	adds	r1, r4, r5
 801a63c:	428b      	cmp	r3, r1
 801a63e:	bf04      	itt	eq
 801a640:	6819      	ldreq	r1, [r3, #0]
 801a642:	685b      	ldreq	r3, [r3, #4]
 801a644:	6063      	str	r3, [r4, #4]
 801a646:	bf04      	itt	eq
 801a648:	1949      	addeq	r1, r1, r5
 801a64a:	6021      	streq	r1, [r4, #0]
 801a64c:	6054      	str	r4, [r2, #4]
 801a64e:	e7ca      	b.n	801a5e6 <_free_r+0x26>
 801a650:	b003      	add	sp, #12
 801a652:	bd30      	pop	{r4, r5, pc}
 801a654:	20008368 	.word	0x20008368

0801a658 <malloc>:
 801a658:	4b02      	ldr	r3, [pc, #8]	; (801a664 <malloc+0xc>)
 801a65a:	4601      	mov	r1, r0
 801a65c:	6818      	ldr	r0, [r3, #0]
 801a65e:	f000 b823 	b.w	801a6a8 <_malloc_r>
 801a662:	bf00      	nop
 801a664:	200000bc 	.word	0x200000bc

0801a668 <sbrk_aligned>:
 801a668:	b570      	push	{r4, r5, r6, lr}
 801a66a:	4e0e      	ldr	r6, [pc, #56]	; (801a6a4 <sbrk_aligned+0x3c>)
 801a66c:	460c      	mov	r4, r1
 801a66e:	6831      	ldr	r1, [r6, #0]
 801a670:	4605      	mov	r5, r0
 801a672:	b911      	cbnz	r1, 801a67a <sbrk_aligned+0x12>
 801a674:	f000 fea8 	bl	801b3c8 <_sbrk_r>
 801a678:	6030      	str	r0, [r6, #0]
 801a67a:	4621      	mov	r1, r4
 801a67c:	4628      	mov	r0, r5
 801a67e:	f000 fea3 	bl	801b3c8 <_sbrk_r>
 801a682:	1c43      	adds	r3, r0, #1
 801a684:	d00a      	beq.n	801a69c <sbrk_aligned+0x34>
 801a686:	1cc4      	adds	r4, r0, #3
 801a688:	f024 0403 	bic.w	r4, r4, #3
 801a68c:	42a0      	cmp	r0, r4
 801a68e:	d007      	beq.n	801a6a0 <sbrk_aligned+0x38>
 801a690:	1a21      	subs	r1, r4, r0
 801a692:	4628      	mov	r0, r5
 801a694:	f000 fe98 	bl	801b3c8 <_sbrk_r>
 801a698:	3001      	adds	r0, #1
 801a69a:	d101      	bne.n	801a6a0 <sbrk_aligned+0x38>
 801a69c:	f04f 34ff 	mov.w	r4, #4294967295
 801a6a0:	4620      	mov	r0, r4
 801a6a2:	bd70      	pop	{r4, r5, r6, pc}
 801a6a4:	2000836c 	.word	0x2000836c

0801a6a8 <_malloc_r>:
 801a6a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a6ac:	1ccd      	adds	r5, r1, #3
 801a6ae:	f025 0503 	bic.w	r5, r5, #3
 801a6b2:	3508      	adds	r5, #8
 801a6b4:	2d0c      	cmp	r5, #12
 801a6b6:	bf38      	it	cc
 801a6b8:	250c      	movcc	r5, #12
 801a6ba:	2d00      	cmp	r5, #0
 801a6bc:	4607      	mov	r7, r0
 801a6be:	db01      	blt.n	801a6c4 <_malloc_r+0x1c>
 801a6c0:	42a9      	cmp	r1, r5
 801a6c2:	d905      	bls.n	801a6d0 <_malloc_r+0x28>
 801a6c4:	230c      	movs	r3, #12
 801a6c6:	603b      	str	r3, [r7, #0]
 801a6c8:	2600      	movs	r6, #0
 801a6ca:	4630      	mov	r0, r6
 801a6cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a6d0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 801a7a4 <_malloc_r+0xfc>
 801a6d4:	f000 f868 	bl	801a7a8 <__malloc_lock>
 801a6d8:	f8d8 3000 	ldr.w	r3, [r8]
 801a6dc:	461c      	mov	r4, r3
 801a6de:	bb5c      	cbnz	r4, 801a738 <_malloc_r+0x90>
 801a6e0:	4629      	mov	r1, r5
 801a6e2:	4638      	mov	r0, r7
 801a6e4:	f7ff ffc0 	bl	801a668 <sbrk_aligned>
 801a6e8:	1c43      	adds	r3, r0, #1
 801a6ea:	4604      	mov	r4, r0
 801a6ec:	d155      	bne.n	801a79a <_malloc_r+0xf2>
 801a6ee:	f8d8 4000 	ldr.w	r4, [r8]
 801a6f2:	4626      	mov	r6, r4
 801a6f4:	2e00      	cmp	r6, #0
 801a6f6:	d145      	bne.n	801a784 <_malloc_r+0xdc>
 801a6f8:	2c00      	cmp	r4, #0
 801a6fa:	d048      	beq.n	801a78e <_malloc_r+0xe6>
 801a6fc:	6823      	ldr	r3, [r4, #0]
 801a6fe:	4631      	mov	r1, r6
 801a700:	4638      	mov	r0, r7
 801a702:	eb04 0903 	add.w	r9, r4, r3
 801a706:	f000 fe5f 	bl	801b3c8 <_sbrk_r>
 801a70a:	4581      	cmp	r9, r0
 801a70c:	d13f      	bne.n	801a78e <_malloc_r+0xe6>
 801a70e:	6821      	ldr	r1, [r4, #0]
 801a710:	1a6d      	subs	r5, r5, r1
 801a712:	4629      	mov	r1, r5
 801a714:	4638      	mov	r0, r7
 801a716:	f7ff ffa7 	bl	801a668 <sbrk_aligned>
 801a71a:	3001      	adds	r0, #1
 801a71c:	d037      	beq.n	801a78e <_malloc_r+0xe6>
 801a71e:	6823      	ldr	r3, [r4, #0]
 801a720:	442b      	add	r3, r5
 801a722:	6023      	str	r3, [r4, #0]
 801a724:	f8d8 3000 	ldr.w	r3, [r8]
 801a728:	2b00      	cmp	r3, #0
 801a72a:	d038      	beq.n	801a79e <_malloc_r+0xf6>
 801a72c:	685a      	ldr	r2, [r3, #4]
 801a72e:	42a2      	cmp	r2, r4
 801a730:	d12b      	bne.n	801a78a <_malloc_r+0xe2>
 801a732:	2200      	movs	r2, #0
 801a734:	605a      	str	r2, [r3, #4]
 801a736:	e00f      	b.n	801a758 <_malloc_r+0xb0>
 801a738:	6822      	ldr	r2, [r4, #0]
 801a73a:	1b52      	subs	r2, r2, r5
 801a73c:	d41f      	bmi.n	801a77e <_malloc_r+0xd6>
 801a73e:	2a0b      	cmp	r2, #11
 801a740:	d917      	bls.n	801a772 <_malloc_r+0xca>
 801a742:	1961      	adds	r1, r4, r5
 801a744:	42a3      	cmp	r3, r4
 801a746:	6025      	str	r5, [r4, #0]
 801a748:	bf18      	it	ne
 801a74a:	6059      	strne	r1, [r3, #4]
 801a74c:	6863      	ldr	r3, [r4, #4]
 801a74e:	bf08      	it	eq
 801a750:	f8c8 1000 	streq.w	r1, [r8]
 801a754:	5162      	str	r2, [r4, r5]
 801a756:	604b      	str	r3, [r1, #4]
 801a758:	4638      	mov	r0, r7
 801a75a:	f104 060b 	add.w	r6, r4, #11
 801a75e:	f000 f829 	bl	801a7b4 <__malloc_unlock>
 801a762:	f026 0607 	bic.w	r6, r6, #7
 801a766:	1d23      	adds	r3, r4, #4
 801a768:	1af2      	subs	r2, r6, r3
 801a76a:	d0ae      	beq.n	801a6ca <_malloc_r+0x22>
 801a76c:	1b9b      	subs	r3, r3, r6
 801a76e:	50a3      	str	r3, [r4, r2]
 801a770:	e7ab      	b.n	801a6ca <_malloc_r+0x22>
 801a772:	42a3      	cmp	r3, r4
 801a774:	6862      	ldr	r2, [r4, #4]
 801a776:	d1dd      	bne.n	801a734 <_malloc_r+0x8c>
 801a778:	f8c8 2000 	str.w	r2, [r8]
 801a77c:	e7ec      	b.n	801a758 <_malloc_r+0xb0>
 801a77e:	4623      	mov	r3, r4
 801a780:	6864      	ldr	r4, [r4, #4]
 801a782:	e7ac      	b.n	801a6de <_malloc_r+0x36>
 801a784:	4634      	mov	r4, r6
 801a786:	6876      	ldr	r6, [r6, #4]
 801a788:	e7b4      	b.n	801a6f4 <_malloc_r+0x4c>
 801a78a:	4613      	mov	r3, r2
 801a78c:	e7cc      	b.n	801a728 <_malloc_r+0x80>
 801a78e:	230c      	movs	r3, #12
 801a790:	603b      	str	r3, [r7, #0]
 801a792:	4638      	mov	r0, r7
 801a794:	f000 f80e 	bl	801a7b4 <__malloc_unlock>
 801a798:	e797      	b.n	801a6ca <_malloc_r+0x22>
 801a79a:	6025      	str	r5, [r4, #0]
 801a79c:	e7dc      	b.n	801a758 <_malloc_r+0xb0>
 801a79e:	605b      	str	r3, [r3, #4]
 801a7a0:	deff      	udf	#255	; 0xff
 801a7a2:	bf00      	nop
 801a7a4:	20008368 	.word	0x20008368

0801a7a8 <__malloc_lock>:
 801a7a8:	4801      	ldr	r0, [pc, #4]	; (801a7b0 <__malloc_lock+0x8>)
 801a7aa:	f7ff b8e6 	b.w	801997a <__retarget_lock_acquire_recursive>
 801a7ae:	bf00      	nop
 801a7b0:	20008364 	.word	0x20008364

0801a7b4 <__malloc_unlock>:
 801a7b4:	4801      	ldr	r0, [pc, #4]	; (801a7bc <__malloc_unlock+0x8>)
 801a7b6:	f7ff b8e1 	b.w	801997c <__retarget_lock_release_recursive>
 801a7ba:	bf00      	nop
 801a7bc:	20008364 	.word	0x20008364

0801a7c0 <_Balloc>:
 801a7c0:	b570      	push	{r4, r5, r6, lr}
 801a7c2:	69c6      	ldr	r6, [r0, #28]
 801a7c4:	4604      	mov	r4, r0
 801a7c6:	460d      	mov	r5, r1
 801a7c8:	b976      	cbnz	r6, 801a7e8 <_Balloc+0x28>
 801a7ca:	2010      	movs	r0, #16
 801a7cc:	f7ff ff44 	bl	801a658 <malloc>
 801a7d0:	4602      	mov	r2, r0
 801a7d2:	61e0      	str	r0, [r4, #28]
 801a7d4:	b920      	cbnz	r0, 801a7e0 <_Balloc+0x20>
 801a7d6:	4b18      	ldr	r3, [pc, #96]	; (801a838 <_Balloc+0x78>)
 801a7d8:	4818      	ldr	r0, [pc, #96]	; (801a83c <_Balloc+0x7c>)
 801a7da:	216b      	movs	r1, #107	; 0x6b
 801a7dc:	f7ff f8de 	bl	801999c <__assert_func>
 801a7e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801a7e4:	6006      	str	r6, [r0, #0]
 801a7e6:	60c6      	str	r6, [r0, #12]
 801a7e8:	69e6      	ldr	r6, [r4, #28]
 801a7ea:	68f3      	ldr	r3, [r6, #12]
 801a7ec:	b183      	cbz	r3, 801a810 <_Balloc+0x50>
 801a7ee:	69e3      	ldr	r3, [r4, #28]
 801a7f0:	68db      	ldr	r3, [r3, #12]
 801a7f2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801a7f6:	b9b8      	cbnz	r0, 801a828 <_Balloc+0x68>
 801a7f8:	2101      	movs	r1, #1
 801a7fa:	fa01 f605 	lsl.w	r6, r1, r5
 801a7fe:	1d72      	adds	r2, r6, #5
 801a800:	0092      	lsls	r2, r2, #2
 801a802:	4620      	mov	r0, r4
 801a804:	f000 fdf7 	bl	801b3f6 <_calloc_r>
 801a808:	b160      	cbz	r0, 801a824 <_Balloc+0x64>
 801a80a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801a80e:	e00e      	b.n	801a82e <_Balloc+0x6e>
 801a810:	2221      	movs	r2, #33	; 0x21
 801a812:	2104      	movs	r1, #4
 801a814:	4620      	mov	r0, r4
 801a816:	f000 fdee 	bl	801b3f6 <_calloc_r>
 801a81a:	69e3      	ldr	r3, [r4, #28]
 801a81c:	60f0      	str	r0, [r6, #12]
 801a81e:	68db      	ldr	r3, [r3, #12]
 801a820:	2b00      	cmp	r3, #0
 801a822:	d1e4      	bne.n	801a7ee <_Balloc+0x2e>
 801a824:	2000      	movs	r0, #0
 801a826:	bd70      	pop	{r4, r5, r6, pc}
 801a828:	6802      	ldr	r2, [r0, #0]
 801a82a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801a82e:	2300      	movs	r3, #0
 801a830:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801a834:	e7f7      	b.n	801a826 <_Balloc+0x66>
 801a836:	bf00      	nop
 801a838:	0801e97e 	.word	0x0801e97e
 801a83c:	0801ebd4 	.word	0x0801ebd4

0801a840 <_Bfree>:
 801a840:	b570      	push	{r4, r5, r6, lr}
 801a842:	69c6      	ldr	r6, [r0, #28]
 801a844:	4605      	mov	r5, r0
 801a846:	460c      	mov	r4, r1
 801a848:	b976      	cbnz	r6, 801a868 <_Bfree+0x28>
 801a84a:	2010      	movs	r0, #16
 801a84c:	f7ff ff04 	bl	801a658 <malloc>
 801a850:	4602      	mov	r2, r0
 801a852:	61e8      	str	r0, [r5, #28]
 801a854:	b920      	cbnz	r0, 801a860 <_Bfree+0x20>
 801a856:	4b09      	ldr	r3, [pc, #36]	; (801a87c <_Bfree+0x3c>)
 801a858:	4809      	ldr	r0, [pc, #36]	; (801a880 <_Bfree+0x40>)
 801a85a:	218f      	movs	r1, #143	; 0x8f
 801a85c:	f7ff f89e 	bl	801999c <__assert_func>
 801a860:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801a864:	6006      	str	r6, [r0, #0]
 801a866:	60c6      	str	r6, [r0, #12]
 801a868:	b13c      	cbz	r4, 801a87a <_Bfree+0x3a>
 801a86a:	69eb      	ldr	r3, [r5, #28]
 801a86c:	6862      	ldr	r2, [r4, #4]
 801a86e:	68db      	ldr	r3, [r3, #12]
 801a870:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801a874:	6021      	str	r1, [r4, #0]
 801a876:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801a87a:	bd70      	pop	{r4, r5, r6, pc}
 801a87c:	0801e97e 	.word	0x0801e97e
 801a880:	0801ebd4 	.word	0x0801ebd4

0801a884 <__multadd>:
 801a884:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a888:	690d      	ldr	r5, [r1, #16]
 801a88a:	4607      	mov	r7, r0
 801a88c:	460c      	mov	r4, r1
 801a88e:	461e      	mov	r6, r3
 801a890:	f101 0c14 	add.w	ip, r1, #20
 801a894:	2000      	movs	r0, #0
 801a896:	f8dc 3000 	ldr.w	r3, [ip]
 801a89a:	b299      	uxth	r1, r3
 801a89c:	fb02 6101 	mla	r1, r2, r1, r6
 801a8a0:	0c1e      	lsrs	r6, r3, #16
 801a8a2:	0c0b      	lsrs	r3, r1, #16
 801a8a4:	fb02 3306 	mla	r3, r2, r6, r3
 801a8a8:	b289      	uxth	r1, r1
 801a8aa:	3001      	adds	r0, #1
 801a8ac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801a8b0:	4285      	cmp	r5, r0
 801a8b2:	f84c 1b04 	str.w	r1, [ip], #4
 801a8b6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801a8ba:	dcec      	bgt.n	801a896 <__multadd+0x12>
 801a8bc:	b30e      	cbz	r6, 801a902 <__multadd+0x7e>
 801a8be:	68a3      	ldr	r3, [r4, #8]
 801a8c0:	42ab      	cmp	r3, r5
 801a8c2:	dc19      	bgt.n	801a8f8 <__multadd+0x74>
 801a8c4:	6861      	ldr	r1, [r4, #4]
 801a8c6:	4638      	mov	r0, r7
 801a8c8:	3101      	adds	r1, #1
 801a8ca:	f7ff ff79 	bl	801a7c0 <_Balloc>
 801a8ce:	4680      	mov	r8, r0
 801a8d0:	b928      	cbnz	r0, 801a8de <__multadd+0x5a>
 801a8d2:	4602      	mov	r2, r0
 801a8d4:	4b0c      	ldr	r3, [pc, #48]	; (801a908 <__multadd+0x84>)
 801a8d6:	480d      	ldr	r0, [pc, #52]	; (801a90c <__multadd+0x88>)
 801a8d8:	21ba      	movs	r1, #186	; 0xba
 801a8da:	f7ff f85f 	bl	801999c <__assert_func>
 801a8de:	6922      	ldr	r2, [r4, #16]
 801a8e0:	3202      	adds	r2, #2
 801a8e2:	f104 010c 	add.w	r1, r4, #12
 801a8e6:	0092      	lsls	r2, r2, #2
 801a8e8:	300c      	adds	r0, #12
 801a8ea:	f7ff f848 	bl	801997e <memcpy>
 801a8ee:	4621      	mov	r1, r4
 801a8f0:	4638      	mov	r0, r7
 801a8f2:	f7ff ffa5 	bl	801a840 <_Bfree>
 801a8f6:	4644      	mov	r4, r8
 801a8f8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801a8fc:	3501      	adds	r5, #1
 801a8fe:	615e      	str	r6, [r3, #20]
 801a900:	6125      	str	r5, [r4, #16]
 801a902:	4620      	mov	r0, r4
 801a904:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a908:	0801ebc3 	.word	0x0801ebc3
 801a90c:	0801ebd4 	.word	0x0801ebd4

0801a910 <__hi0bits>:
 801a910:	0c03      	lsrs	r3, r0, #16
 801a912:	041b      	lsls	r3, r3, #16
 801a914:	b9d3      	cbnz	r3, 801a94c <__hi0bits+0x3c>
 801a916:	0400      	lsls	r0, r0, #16
 801a918:	2310      	movs	r3, #16
 801a91a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801a91e:	bf04      	itt	eq
 801a920:	0200      	lsleq	r0, r0, #8
 801a922:	3308      	addeq	r3, #8
 801a924:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801a928:	bf04      	itt	eq
 801a92a:	0100      	lsleq	r0, r0, #4
 801a92c:	3304      	addeq	r3, #4
 801a92e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801a932:	bf04      	itt	eq
 801a934:	0080      	lsleq	r0, r0, #2
 801a936:	3302      	addeq	r3, #2
 801a938:	2800      	cmp	r0, #0
 801a93a:	db05      	blt.n	801a948 <__hi0bits+0x38>
 801a93c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801a940:	f103 0301 	add.w	r3, r3, #1
 801a944:	bf08      	it	eq
 801a946:	2320      	moveq	r3, #32
 801a948:	4618      	mov	r0, r3
 801a94a:	4770      	bx	lr
 801a94c:	2300      	movs	r3, #0
 801a94e:	e7e4      	b.n	801a91a <__hi0bits+0xa>

0801a950 <__lo0bits>:
 801a950:	6803      	ldr	r3, [r0, #0]
 801a952:	f013 0207 	ands.w	r2, r3, #7
 801a956:	d00c      	beq.n	801a972 <__lo0bits+0x22>
 801a958:	07d9      	lsls	r1, r3, #31
 801a95a:	d422      	bmi.n	801a9a2 <__lo0bits+0x52>
 801a95c:	079a      	lsls	r2, r3, #30
 801a95e:	bf49      	itett	mi
 801a960:	085b      	lsrmi	r3, r3, #1
 801a962:	089b      	lsrpl	r3, r3, #2
 801a964:	6003      	strmi	r3, [r0, #0]
 801a966:	2201      	movmi	r2, #1
 801a968:	bf5c      	itt	pl
 801a96a:	6003      	strpl	r3, [r0, #0]
 801a96c:	2202      	movpl	r2, #2
 801a96e:	4610      	mov	r0, r2
 801a970:	4770      	bx	lr
 801a972:	b299      	uxth	r1, r3
 801a974:	b909      	cbnz	r1, 801a97a <__lo0bits+0x2a>
 801a976:	0c1b      	lsrs	r3, r3, #16
 801a978:	2210      	movs	r2, #16
 801a97a:	b2d9      	uxtb	r1, r3
 801a97c:	b909      	cbnz	r1, 801a982 <__lo0bits+0x32>
 801a97e:	3208      	adds	r2, #8
 801a980:	0a1b      	lsrs	r3, r3, #8
 801a982:	0719      	lsls	r1, r3, #28
 801a984:	bf04      	itt	eq
 801a986:	091b      	lsreq	r3, r3, #4
 801a988:	3204      	addeq	r2, #4
 801a98a:	0799      	lsls	r1, r3, #30
 801a98c:	bf04      	itt	eq
 801a98e:	089b      	lsreq	r3, r3, #2
 801a990:	3202      	addeq	r2, #2
 801a992:	07d9      	lsls	r1, r3, #31
 801a994:	d403      	bmi.n	801a99e <__lo0bits+0x4e>
 801a996:	085b      	lsrs	r3, r3, #1
 801a998:	f102 0201 	add.w	r2, r2, #1
 801a99c:	d003      	beq.n	801a9a6 <__lo0bits+0x56>
 801a99e:	6003      	str	r3, [r0, #0]
 801a9a0:	e7e5      	b.n	801a96e <__lo0bits+0x1e>
 801a9a2:	2200      	movs	r2, #0
 801a9a4:	e7e3      	b.n	801a96e <__lo0bits+0x1e>
 801a9a6:	2220      	movs	r2, #32
 801a9a8:	e7e1      	b.n	801a96e <__lo0bits+0x1e>
	...

0801a9ac <__i2b>:
 801a9ac:	b510      	push	{r4, lr}
 801a9ae:	460c      	mov	r4, r1
 801a9b0:	2101      	movs	r1, #1
 801a9b2:	f7ff ff05 	bl	801a7c0 <_Balloc>
 801a9b6:	4602      	mov	r2, r0
 801a9b8:	b928      	cbnz	r0, 801a9c6 <__i2b+0x1a>
 801a9ba:	4b05      	ldr	r3, [pc, #20]	; (801a9d0 <__i2b+0x24>)
 801a9bc:	4805      	ldr	r0, [pc, #20]	; (801a9d4 <__i2b+0x28>)
 801a9be:	f240 1145 	movw	r1, #325	; 0x145
 801a9c2:	f7fe ffeb 	bl	801999c <__assert_func>
 801a9c6:	2301      	movs	r3, #1
 801a9c8:	6144      	str	r4, [r0, #20]
 801a9ca:	6103      	str	r3, [r0, #16]
 801a9cc:	bd10      	pop	{r4, pc}
 801a9ce:	bf00      	nop
 801a9d0:	0801ebc3 	.word	0x0801ebc3
 801a9d4:	0801ebd4 	.word	0x0801ebd4

0801a9d8 <__multiply>:
 801a9d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a9dc:	4691      	mov	r9, r2
 801a9de:	690a      	ldr	r2, [r1, #16]
 801a9e0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801a9e4:	429a      	cmp	r2, r3
 801a9e6:	bfb8      	it	lt
 801a9e8:	460b      	movlt	r3, r1
 801a9ea:	460c      	mov	r4, r1
 801a9ec:	bfbc      	itt	lt
 801a9ee:	464c      	movlt	r4, r9
 801a9f0:	4699      	movlt	r9, r3
 801a9f2:	6927      	ldr	r7, [r4, #16]
 801a9f4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801a9f8:	68a3      	ldr	r3, [r4, #8]
 801a9fa:	6861      	ldr	r1, [r4, #4]
 801a9fc:	eb07 060a 	add.w	r6, r7, sl
 801aa00:	42b3      	cmp	r3, r6
 801aa02:	b085      	sub	sp, #20
 801aa04:	bfb8      	it	lt
 801aa06:	3101      	addlt	r1, #1
 801aa08:	f7ff feda 	bl	801a7c0 <_Balloc>
 801aa0c:	b930      	cbnz	r0, 801aa1c <__multiply+0x44>
 801aa0e:	4602      	mov	r2, r0
 801aa10:	4b44      	ldr	r3, [pc, #272]	; (801ab24 <__multiply+0x14c>)
 801aa12:	4845      	ldr	r0, [pc, #276]	; (801ab28 <__multiply+0x150>)
 801aa14:	f44f 71b1 	mov.w	r1, #354	; 0x162
 801aa18:	f7fe ffc0 	bl	801999c <__assert_func>
 801aa1c:	f100 0514 	add.w	r5, r0, #20
 801aa20:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801aa24:	462b      	mov	r3, r5
 801aa26:	2200      	movs	r2, #0
 801aa28:	4543      	cmp	r3, r8
 801aa2a:	d321      	bcc.n	801aa70 <__multiply+0x98>
 801aa2c:	f104 0314 	add.w	r3, r4, #20
 801aa30:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 801aa34:	f109 0314 	add.w	r3, r9, #20
 801aa38:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 801aa3c:	9202      	str	r2, [sp, #8]
 801aa3e:	1b3a      	subs	r2, r7, r4
 801aa40:	3a15      	subs	r2, #21
 801aa42:	f022 0203 	bic.w	r2, r2, #3
 801aa46:	3204      	adds	r2, #4
 801aa48:	f104 0115 	add.w	r1, r4, #21
 801aa4c:	428f      	cmp	r7, r1
 801aa4e:	bf38      	it	cc
 801aa50:	2204      	movcc	r2, #4
 801aa52:	9201      	str	r2, [sp, #4]
 801aa54:	9a02      	ldr	r2, [sp, #8]
 801aa56:	9303      	str	r3, [sp, #12]
 801aa58:	429a      	cmp	r2, r3
 801aa5a:	d80c      	bhi.n	801aa76 <__multiply+0x9e>
 801aa5c:	2e00      	cmp	r6, #0
 801aa5e:	dd03      	ble.n	801aa68 <__multiply+0x90>
 801aa60:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801aa64:	2b00      	cmp	r3, #0
 801aa66:	d05b      	beq.n	801ab20 <__multiply+0x148>
 801aa68:	6106      	str	r6, [r0, #16]
 801aa6a:	b005      	add	sp, #20
 801aa6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801aa70:	f843 2b04 	str.w	r2, [r3], #4
 801aa74:	e7d8      	b.n	801aa28 <__multiply+0x50>
 801aa76:	f8b3 a000 	ldrh.w	sl, [r3]
 801aa7a:	f1ba 0f00 	cmp.w	sl, #0
 801aa7e:	d024      	beq.n	801aaca <__multiply+0xf2>
 801aa80:	f104 0e14 	add.w	lr, r4, #20
 801aa84:	46a9      	mov	r9, r5
 801aa86:	f04f 0c00 	mov.w	ip, #0
 801aa8a:	f85e 2b04 	ldr.w	r2, [lr], #4
 801aa8e:	f8d9 1000 	ldr.w	r1, [r9]
 801aa92:	fa1f fb82 	uxth.w	fp, r2
 801aa96:	b289      	uxth	r1, r1
 801aa98:	fb0a 110b 	mla	r1, sl, fp, r1
 801aa9c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 801aaa0:	f8d9 2000 	ldr.w	r2, [r9]
 801aaa4:	4461      	add	r1, ip
 801aaa6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801aaaa:	fb0a c20b 	mla	r2, sl, fp, ip
 801aaae:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801aab2:	b289      	uxth	r1, r1
 801aab4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801aab8:	4577      	cmp	r7, lr
 801aaba:	f849 1b04 	str.w	r1, [r9], #4
 801aabe:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801aac2:	d8e2      	bhi.n	801aa8a <__multiply+0xb2>
 801aac4:	9a01      	ldr	r2, [sp, #4]
 801aac6:	f845 c002 	str.w	ip, [r5, r2]
 801aaca:	9a03      	ldr	r2, [sp, #12]
 801aacc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801aad0:	3304      	adds	r3, #4
 801aad2:	f1b9 0f00 	cmp.w	r9, #0
 801aad6:	d021      	beq.n	801ab1c <__multiply+0x144>
 801aad8:	6829      	ldr	r1, [r5, #0]
 801aada:	f104 0c14 	add.w	ip, r4, #20
 801aade:	46ae      	mov	lr, r5
 801aae0:	f04f 0a00 	mov.w	sl, #0
 801aae4:	f8bc b000 	ldrh.w	fp, [ip]
 801aae8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 801aaec:	fb09 220b 	mla	r2, r9, fp, r2
 801aaf0:	4452      	add	r2, sl
 801aaf2:	b289      	uxth	r1, r1
 801aaf4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801aaf8:	f84e 1b04 	str.w	r1, [lr], #4
 801aafc:	f85c 1b04 	ldr.w	r1, [ip], #4
 801ab00:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801ab04:	f8be 1000 	ldrh.w	r1, [lr]
 801ab08:	fb09 110a 	mla	r1, r9, sl, r1
 801ab0c:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 801ab10:	4567      	cmp	r7, ip
 801ab12:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801ab16:	d8e5      	bhi.n	801aae4 <__multiply+0x10c>
 801ab18:	9a01      	ldr	r2, [sp, #4]
 801ab1a:	50a9      	str	r1, [r5, r2]
 801ab1c:	3504      	adds	r5, #4
 801ab1e:	e799      	b.n	801aa54 <__multiply+0x7c>
 801ab20:	3e01      	subs	r6, #1
 801ab22:	e79b      	b.n	801aa5c <__multiply+0x84>
 801ab24:	0801ebc3 	.word	0x0801ebc3
 801ab28:	0801ebd4 	.word	0x0801ebd4

0801ab2c <__pow5mult>:
 801ab2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801ab30:	4615      	mov	r5, r2
 801ab32:	f012 0203 	ands.w	r2, r2, #3
 801ab36:	4606      	mov	r6, r0
 801ab38:	460f      	mov	r7, r1
 801ab3a:	d007      	beq.n	801ab4c <__pow5mult+0x20>
 801ab3c:	4c25      	ldr	r4, [pc, #148]	; (801abd4 <__pow5mult+0xa8>)
 801ab3e:	3a01      	subs	r2, #1
 801ab40:	2300      	movs	r3, #0
 801ab42:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801ab46:	f7ff fe9d 	bl	801a884 <__multadd>
 801ab4a:	4607      	mov	r7, r0
 801ab4c:	10ad      	asrs	r5, r5, #2
 801ab4e:	d03d      	beq.n	801abcc <__pow5mult+0xa0>
 801ab50:	69f4      	ldr	r4, [r6, #28]
 801ab52:	b97c      	cbnz	r4, 801ab74 <__pow5mult+0x48>
 801ab54:	2010      	movs	r0, #16
 801ab56:	f7ff fd7f 	bl	801a658 <malloc>
 801ab5a:	4602      	mov	r2, r0
 801ab5c:	61f0      	str	r0, [r6, #28]
 801ab5e:	b928      	cbnz	r0, 801ab6c <__pow5mult+0x40>
 801ab60:	4b1d      	ldr	r3, [pc, #116]	; (801abd8 <__pow5mult+0xac>)
 801ab62:	481e      	ldr	r0, [pc, #120]	; (801abdc <__pow5mult+0xb0>)
 801ab64:	f240 11b3 	movw	r1, #435	; 0x1b3
 801ab68:	f7fe ff18 	bl	801999c <__assert_func>
 801ab6c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801ab70:	6004      	str	r4, [r0, #0]
 801ab72:	60c4      	str	r4, [r0, #12]
 801ab74:	f8d6 801c 	ldr.w	r8, [r6, #28]
 801ab78:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801ab7c:	b94c      	cbnz	r4, 801ab92 <__pow5mult+0x66>
 801ab7e:	f240 2171 	movw	r1, #625	; 0x271
 801ab82:	4630      	mov	r0, r6
 801ab84:	f7ff ff12 	bl	801a9ac <__i2b>
 801ab88:	2300      	movs	r3, #0
 801ab8a:	f8c8 0008 	str.w	r0, [r8, #8]
 801ab8e:	4604      	mov	r4, r0
 801ab90:	6003      	str	r3, [r0, #0]
 801ab92:	f04f 0900 	mov.w	r9, #0
 801ab96:	07eb      	lsls	r3, r5, #31
 801ab98:	d50a      	bpl.n	801abb0 <__pow5mult+0x84>
 801ab9a:	4639      	mov	r1, r7
 801ab9c:	4622      	mov	r2, r4
 801ab9e:	4630      	mov	r0, r6
 801aba0:	f7ff ff1a 	bl	801a9d8 <__multiply>
 801aba4:	4639      	mov	r1, r7
 801aba6:	4680      	mov	r8, r0
 801aba8:	4630      	mov	r0, r6
 801abaa:	f7ff fe49 	bl	801a840 <_Bfree>
 801abae:	4647      	mov	r7, r8
 801abb0:	106d      	asrs	r5, r5, #1
 801abb2:	d00b      	beq.n	801abcc <__pow5mult+0xa0>
 801abb4:	6820      	ldr	r0, [r4, #0]
 801abb6:	b938      	cbnz	r0, 801abc8 <__pow5mult+0x9c>
 801abb8:	4622      	mov	r2, r4
 801abba:	4621      	mov	r1, r4
 801abbc:	4630      	mov	r0, r6
 801abbe:	f7ff ff0b 	bl	801a9d8 <__multiply>
 801abc2:	6020      	str	r0, [r4, #0]
 801abc4:	f8c0 9000 	str.w	r9, [r0]
 801abc8:	4604      	mov	r4, r0
 801abca:	e7e4      	b.n	801ab96 <__pow5mult+0x6a>
 801abcc:	4638      	mov	r0, r7
 801abce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801abd2:	bf00      	nop
 801abd4:	0801ed20 	.word	0x0801ed20
 801abd8:	0801e97e 	.word	0x0801e97e
 801abdc:	0801ebd4 	.word	0x0801ebd4

0801abe0 <__lshift>:
 801abe0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801abe4:	460c      	mov	r4, r1
 801abe6:	6849      	ldr	r1, [r1, #4]
 801abe8:	6923      	ldr	r3, [r4, #16]
 801abea:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801abee:	68a3      	ldr	r3, [r4, #8]
 801abf0:	4607      	mov	r7, r0
 801abf2:	4691      	mov	r9, r2
 801abf4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801abf8:	f108 0601 	add.w	r6, r8, #1
 801abfc:	42b3      	cmp	r3, r6
 801abfe:	db0b      	blt.n	801ac18 <__lshift+0x38>
 801ac00:	4638      	mov	r0, r7
 801ac02:	f7ff fddd 	bl	801a7c0 <_Balloc>
 801ac06:	4605      	mov	r5, r0
 801ac08:	b948      	cbnz	r0, 801ac1e <__lshift+0x3e>
 801ac0a:	4602      	mov	r2, r0
 801ac0c:	4b28      	ldr	r3, [pc, #160]	; (801acb0 <__lshift+0xd0>)
 801ac0e:	4829      	ldr	r0, [pc, #164]	; (801acb4 <__lshift+0xd4>)
 801ac10:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 801ac14:	f7fe fec2 	bl	801999c <__assert_func>
 801ac18:	3101      	adds	r1, #1
 801ac1a:	005b      	lsls	r3, r3, #1
 801ac1c:	e7ee      	b.n	801abfc <__lshift+0x1c>
 801ac1e:	2300      	movs	r3, #0
 801ac20:	f100 0114 	add.w	r1, r0, #20
 801ac24:	f100 0210 	add.w	r2, r0, #16
 801ac28:	4618      	mov	r0, r3
 801ac2a:	4553      	cmp	r3, sl
 801ac2c:	db33      	blt.n	801ac96 <__lshift+0xb6>
 801ac2e:	6920      	ldr	r0, [r4, #16]
 801ac30:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801ac34:	f104 0314 	add.w	r3, r4, #20
 801ac38:	f019 091f 	ands.w	r9, r9, #31
 801ac3c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801ac40:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801ac44:	d02b      	beq.n	801ac9e <__lshift+0xbe>
 801ac46:	f1c9 0e20 	rsb	lr, r9, #32
 801ac4a:	468a      	mov	sl, r1
 801ac4c:	2200      	movs	r2, #0
 801ac4e:	6818      	ldr	r0, [r3, #0]
 801ac50:	fa00 f009 	lsl.w	r0, r0, r9
 801ac54:	4310      	orrs	r0, r2
 801ac56:	f84a 0b04 	str.w	r0, [sl], #4
 801ac5a:	f853 2b04 	ldr.w	r2, [r3], #4
 801ac5e:	459c      	cmp	ip, r3
 801ac60:	fa22 f20e 	lsr.w	r2, r2, lr
 801ac64:	d8f3      	bhi.n	801ac4e <__lshift+0x6e>
 801ac66:	ebac 0304 	sub.w	r3, ip, r4
 801ac6a:	3b15      	subs	r3, #21
 801ac6c:	f023 0303 	bic.w	r3, r3, #3
 801ac70:	3304      	adds	r3, #4
 801ac72:	f104 0015 	add.w	r0, r4, #21
 801ac76:	4584      	cmp	ip, r0
 801ac78:	bf38      	it	cc
 801ac7a:	2304      	movcc	r3, #4
 801ac7c:	50ca      	str	r2, [r1, r3]
 801ac7e:	b10a      	cbz	r2, 801ac84 <__lshift+0xa4>
 801ac80:	f108 0602 	add.w	r6, r8, #2
 801ac84:	3e01      	subs	r6, #1
 801ac86:	4638      	mov	r0, r7
 801ac88:	612e      	str	r6, [r5, #16]
 801ac8a:	4621      	mov	r1, r4
 801ac8c:	f7ff fdd8 	bl	801a840 <_Bfree>
 801ac90:	4628      	mov	r0, r5
 801ac92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ac96:	f842 0f04 	str.w	r0, [r2, #4]!
 801ac9a:	3301      	adds	r3, #1
 801ac9c:	e7c5      	b.n	801ac2a <__lshift+0x4a>
 801ac9e:	3904      	subs	r1, #4
 801aca0:	f853 2b04 	ldr.w	r2, [r3], #4
 801aca4:	f841 2f04 	str.w	r2, [r1, #4]!
 801aca8:	459c      	cmp	ip, r3
 801acaa:	d8f9      	bhi.n	801aca0 <__lshift+0xc0>
 801acac:	e7ea      	b.n	801ac84 <__lshift+0xa4>
 801acae:	bf00      	nop
 801acb0:	0801ebc3 	.word	0x0801ebc3
 801acb4:	0801ebd4 	.word	0x0801ebd4

0801acb8 <__mcmp>:
 801acb8:	b530      	push	{r4, r5, lr}
 801acba:	6902      	ldr	r2, [r0, #16]
 801acbc:	690c      	ldr	r4, [r1, #16]
 801acbe:	1b12      	subs	r2, r2, r4
 801acc0:	d10e      	bne.n	801ace0 <__mcmp+0x28>
 801acc2:	f100 0314 	add.w	r3, r0, #20
 801acc6:	3114      	adds	r1, #20
 801acc8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801accc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801acd0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801acd4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801acd8:	42a5      	cmp	r5, r4
 801acda:	d003      	beq.n	801ace4 <__mcmp+0x2c>
 801acdc:	d305      	bcc.n	801acea <__mcmp+0x32>
 801acde:	2201      	movs	r2, #1
 801ace0:	4610      	mov	r0, r2
 801ace2:	bd30      	pop	{r4, r5, pc}
 801ace4:	4283      	cmp	r3, r0
 801ace6:	d3f3      	bcc.n	801acd0 <__mcmp+0x18>
 801ace8:	e7fa      	b.n	801ace0 <__mcmp+0x28>
 801acea:	f04f 32ff 	mov.w	r2, #4294967295
 801acee:	e7f7      	b.n	801ace0 <__mcmp+0x28>

0801acf0 <__mdiff>:
 801acf0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801acf4:	460c      	mov	r4, r1
 801acf6:	4606      	mov	r6, r0
 801acf8:	4611      	mov	r1, r2
 801acfa:	4620      	mov	r0, r4
 801acfc:	4690      	mov	r8, r2
 801acfe:	f7ff ffdb 	bl	801acb8 <__mcmp>
 801ad02:	1e05      	subs	r5, r0, #0
 801ad04:	d110      	bne.n	801ad28 <__mdiff+0x38>
 801ad06:	4629      	mov	r1, r5
 801ad08:	4630      	mov	r0, r6
 801ad0a:	f7ff fd59 	bl	801a7c0 <_Balloc>
 801ad0e:	b930      	cbnz	r0, 801ad1e <__mdiff+0x2e>
 801ad10:	4b3a      	ldr	r3, [pc, #232]	; (801adfc <__mdiff+0x10c>)
 801ad12:	4602      	mov	r2, r0
 801ad14:	f240 2137 	movw	r1, #567	; 0x237
 801ad18:	4839      	ldr	r0, [pc, #228]	; (801ae00 <__mdiff+0x110>)
 801ad1a:	f7fe fe3f 	bl	801999c <__assert_func>
 801ad1e:	2301      	movs	r3, #1
 801ad20:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801ad24:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ad28:	bfa4      	itt	ge
 801ad2a:	4643      	movge	r3, r8
 801ad2c:	46a0      	movge	r8, r4
 801ad2e:	4630      	mov	r0, r6
 801ad30:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801ad34:	bfa6      	itte	ge
 801ad36:	461c      	movge	r4, r3
 801ad38:	2500      	movge	r5, #0
 801ad3a:	2501      	movlt	r5, #1
 801ad3c:	f7ff fd40 	bl	801a7c0 <_Balloc>
 801ad40:	b920      	cbnz	r0, 801ad4c <__mdiff+0x5c>
 801ad42:	4b2e      	ldr	r3, [pc, #184]	; (801adfc <__mdiff+0x10c>)
 801ad44:	4602      	mov	r2, r0
 801ad46:	f240 2145 	movw	r1, #581	; 0x245
 801ad4a:	e7e5      	b.n	801ad18 <__mdiff+0x28>
 801ad4c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801ad50:	6926      	ldr	r6, [r4, #16]
 801ad52:	60c5      	str	r5, [r0, #12]
 801ad54:	f104 0914 	add.w	r9, r4, #20
 801ad58:	f108 0514 	add.w	r5, r8, #20
 801ad5c:	f100 0e14 	add.w	lr, r0, #20
 801ad60:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 801ad64:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 801ad68:	f108 0210 	add.w	r2, r8, #16
 801ad6c:	46f2      	mov	sl, lr
 801ad6e:	2100      	movs	r1, #0
 801ad70:	f859 3b04 	ldr.w	r3, [r9], #4
 801ad74:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801ad78:	fa11 f88b 	uxtah	r8, r1, fp
 801ad7c:	b299      	uxth	r1, r3
 801ad7e:	0c1b      	lsrs	r3, r3, #16
 801ad80:	eba8 0801 	sub.w	r8, r8, r1
 801ad84:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801ad88:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801ad8c:	fa1f f888 	uxth.w	r8, r8
 801ad90:	1419      	asrs	r1, r3, #16
 801ad92:	454e      	cmp	r6, r9
 801ad94:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801ad98:	f84a 3b04 	str.w	r3, [sl], #4
 801ad9c:	d8e8      	bhi.n	801ad70 <__mdiff+0x80>
 801ad9e:	1b33      	subs	r3, r6, r4
 801ada0:	3b15      	subs	r3, #21
 801ada2:	f023 0303 	bic.w	r3, r3, #3
 801ada6:	3304      	adds	r3, #4
 801ada8:	3415      	adds	r4, #21
 801adaa:	42a6      	cmp	r6, r4
 801adac:	bf38      	it	cc
 801adae:	2304      	movcc	r3, #4
 801adb0:	441d      	add	r5, r3
 801adb2:	4473      	add	r3, lr
 801adb4:	469e      	mov	lr, r3
 801adb6:	462e      	mov	r6, r5
 801adb8:	4566      	cmp	r6, ip
 801adba:	d30e      	bcc.n	801adda <__mdiff+0xea>
 801adbc:	f10c 0203 	add.w	r2, ip, #3
 801adc0:	1b52      	subs	r2, r2, r5
 801adc2:	f022 0203 	bic.w	r2, r2, #3
 801adc6:	3d03      	subs	r5, #3
 801adc8:	45ac      	cmp	ip, r5
 801adca:	bf38      	it	cc
 801adcc:	2200      	movcc	r2, #0
 801adce:	4413      	add	r3, r2
 801add0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 801add4:	b17a      	cbz	r2, 801adf6 <__mdiff+0x106>
 801add6:	6107      	str	r7, [r0, #16]
 801add8:	e7a4      	b.n	801ad24 <__mdiff+0x34>
 801adda:	f856 8b04 	ldr.w	r8, [r6], #4
 801adde:	fa11 f288 	uxtah	r2, r1, r8
 801ade2:	1414      	asrs	r4, r2, #16
 801ade4:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 801ade8:	b292      	uxth	r2, r2
 801adea:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 801adee:	f84e 2b04 	str.w	r2, [lr], #4
 801adf2:	1421      	asrs	r1, r4, #16
 801adf4:	e7e0      	b.n	801adb8 <__mdiff+0xc8>
 801adf6:	3f01      	subs	r7, #1
 801adf8:	e7ea      	b.n	801add0 <__mdiff+0xe0>
 801adfa:	bf00      	nop
 801adfc:	0801ebc3 	.word	0x0801ebc3
 801ae00:	0801ebd4 	.word	0x0801ebd4

0801ae04 <__d2b>:
 801ae04:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801ae08:	460f      	mov	r7, r1
 801ae0a:	2101      	movs	r1, #1
 801ae0c:	ec59 8b10 	vmov	r8, r9, d0
 801ae10:	4616      	mov	r6, r2
 801ae12:	f7ff fcd5 	bl	801a7c0 <_Balloc>
 801ae16:	4604      	mov	r4, r0
 801ae18:	b930      	cbnz	r0, 801ae28 <__d2b+0x24>
 801ae1a:	4602      	mov	r2, r0
 801ae1c:	4b24      	ldr	r3, [pc, #144]	; (801aeb0 <__d2b+0xac>)
 801ae1e:	4825      	ldr	r0, [pc, #148]	; (801aeb4 <__d2b+0xb0>)
 801ae20:	f240 310f 	movw	r1, #783	; 0x30f
 801ae24:	f7fe fdba 	bl	801999c <__assert_func>
 801ae28:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801ae2c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801ae30:	bb2d      	cbnz	r5, 801ae7e <__d2b+0x7a>
 801ae32:	9301      	str	r3, [sp, #4]
 801ae34:	f1b8 0300 	subs.w	r3, r8, #0
 801ae38:	d026      	beq.n	801ae88 <__d2b+0x84>
 801ae3a:	4668      	mov	r0, sp
 801ae3c:	9300      	str	r3, [sp, #0]
 801ae3e:	f7ff fd87 	bl	801a950 <__lo0bits>
 801ae42:	e9dd 1200 	ldrd	r1, r2, [sp]
 801ae46:	b1e8      	cbz	r0, 801ae84 <__d2b+0x80>
 801ae48:	f1c0 0320 	rsb	r3, r0, #32
 801ae4c:	fa02 f303 	lsl.w	r3, r2, r3
 801ae50:	430b      	orrs	r3, r1
 801ae52:	40c2      	lsrs	r2, r0
 801ae54:	6163      	str	r3, [r4, #20]
 801ae56:	9201      	str	r2, [sp, #4]
 801ae58:	9b01      	ldr	r3, [sp, #4]
 801ae5a:	61a3      	str	r3, [r4, #24]
 801ae5c:	2b00      	cmp	r3, #0
 801ae5e:	bf14      	ite	ne
 801ae60:	2202      	movne	r2, #2
 801ae62:	2201      	moveq	r2, #1
 801ae64:	6122      	str	r2, [r4, #16]
 801ae66:	b1bd      	cbz	r5, 801ae98 <__d2b+0x94>
 801ae68:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801ae6c:	4405      	add	r5, r0
 801ae6e:	603d      	str	r5, [r7, #0]
 801ae70:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801ae74:	6030      	str	r0, [r6, #0]
 801ae76:	4620      	mov	r0, r4
 801ae78:	b003      	add	sp, #12
 801ae7a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801ae7e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801ae82:	e7d6      	b.n	801ae32 <__d2b+0x2e>
 801ae84:	6161      	str	r1, [r4, #20]
 801ae86:	e7e7      	b.n	801ae58 <__d2b+0x54>
 801ae88:	a801      	add	r0, sp, #4
 801ae8a:	f7ff fd61 	bl	801a950 <__lo0bits>
 801ae8e:	9b01      	ldr	r3, [sp, #4]
 801ae90:	6163      	str	r3, [r4, #20]
 801ae92:	3020      	adds	r0, #32
 801ae94:	2201      	movs	r2, #1
 801ae96:	e7e5      	b.n	801ae64 <__d2b+0x60>
 801ae98:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801ae9c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801aea0:	6038      	str	r0, [r7, #0]
 801aea2:	6918      	ldr	r0, [r3, #16]
 801aea4:	f7ff fd34 	bl	801a910 <__hi0bits>
 801aea8:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801aeac:	e7e2      	b.n	801ae74 <__d2b+0x70>
 801aeae:	bf00      	nop
 801aeb0:	0801ebc3 	.word	0x0801ebc3
 801aeb4:	0801ebd4 	.word	0x0801ebd4

0801aeb8 <__sfputc_r>:
 801aeb8:	6893      	ldr	r3, [r2, #8]
 801aeba:	3b01      	subs	r3, #1
 801aebc:	2b00      	cmp	r3, #0
 801aebe:	b410      	push	{r4}
 801aec0:	6093      	str	r3, [r2, #8]
 801aec2:	da08      	bge.n	801aed6 <__sfputc_r+0x1e>
 801aec4:	6994      	ldr	r4, [r2, #24]
 801aec6:	42a3      	cmp	r3, r4
 801aec8:	db01      	blt.n	801aece <__sfputc_r+0x16>
 801aeca:	290a      	cmp	r1, #10
 801aecc:	d103      	bne.n	801aed6 <__sfputc_r+0x1e>
 801aece:	f85d 4b04 	ldr.w	r4, [sp], #4
 801aed2:	f7fe bc36 	b.w	8019742 <__swbuf_r>
 801aed6:	6813      	ldr	r3, [r2, #0]
 801aed8:	1c58      	adds	r0, r3, #1
 801aeda:	6010      	str	r0, [r2, #0]
 801aedc:	7019      	strb	r1, [r3, #0]
 801aede:	4608      	mov	r0, r1
 801aee0:	f85d 4b04 	ldr.w	r4, [sp], #4
 801aee4:	4770      	bx	lr

0801aee6 <__sfputs_r>:
 801aee6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801aee8:	4606      	mov	r6, r0
 801aeea:	460f      	mov	r7, r1
 801aeec:	4614      	mov	r4, r2
 801aeee:	18d5      	adds	r5, r2, r3
 801aef0:	42ac      	cmp	r4, r5
 801aef2:	d101      	bne.n	801aef8 <__sfputs_r+0x12>
 801aef4:	2000      	movs	r0, #0
 801aef6:	e007      	b.n	801af08 <__sfputs_r+0x22>
 801aef8:	f814 1b01 	ldrb.w	r1, [r4], #1
 801aefc:	463a      	mov	r2, r7
 801aefe:	4630      	mov	r0, r6
 801af00:	f7ff ffda 	bl	801aeb8 <__sfputc_r>
 801af04:	1c43      	adds	r3, r0, #1
 801af06:	d1f3      	bne.n	801aef0 <__sfputs_r+0xa>
 801af08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801af0c <_vfiprintf_r>:
 801af0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801af10:	460d      	mov	r5, r1
 801af12:	b09d      	sub	sp, #116	; 0x74
 801af14:	4614      	mov	r4, r2
 801af16:	4698      	mov	r8, r3
 801af18:	4606      	mov	r6, r0
 801af1a:	b118      	cbz	r0, 801af24 <_vfiprintf_r+0x18>
 801af1c:	6a03      	ldr	r3, [r0, #32]
 801af1e:	b90b      	cbnz	r3, 801af24 <_vfiprintf_r+0x18>
 801af20:	f7fe fb28 	bl	8019574 <__sinit>
 801af24:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801af26:	07d9      	lsls	r1, r3, #31
 801af28:	d405      	bmi.n	801af36 <_vfiprintf_r+0x2a>
 801af2a:	89ab      	ldrh	r3, [r5, #12]
 801af2c:	059a      	lsls	r2, r3, #22
 801af2e:	d402      	bmi.n	801af36 <_vfiprintf_r+0x2a>
 801af30:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801af32:	f7fe fd22 	bl	801997a <__retarget_lock_acquire_recursive>
 801af36:	89ab      	ldrh	r3, [r5, #12]
 801af38:	071b      	lsls	r3, r3, #28
 801af3a:	d501      	bpl.n	801af40 <_vfiprintf_r+0x34>
 801af3c:	692b      	ldr	r3, [r5, #16]
 801af3e:	b99b      	cbnz	r3, 801af68 <_vfiprintf_r+0x5c>
 801af40:	4629      	mov	r1, r5
 801af42:	4630      	mov	r0, r6
 801af44:	f7fe fc3a 	bl	80197bc <__swsetup_r>
 801af48:	b170      	cbz	r0, 801af68 <_vfiprintf_r+0x5c>
 801af4a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801af4c:	07dc      	lsls	r4, r3, #31
 801af4e:	d504      	bpl.n	801af5a <_vfiprintf_r+0x4e>
 801af50:	f04f 30ff 	mov.w	r0, #4294967295
 801af54:	b01d      	add	sp, #116	; 0x74
 801af56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801af5a:	89ab      	ldrh	r3, [r5, #12]
 801af5c:	0598      	lsls	r0, r3, #22
 801af5e:	d4f7      	bmi.n	801af50 <_vfiprintf_r+0x44>
 801af60:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801af62:	f7fe fd0b 	bl	801997c <__retarget_lock_release_recursive>
 801af66:	e7f3      	b.n	801af50 <_vfiprintf_r+0x44>
 801af68:	2300      	movs	r3, #0
 801af6a:	9309      	str	r3, [sp, #36]	; 0x24
 801af6c:	2320      	movs	r3, #32
 801af6e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801af72:	f8cd 800c 	str.w	r8, [sp, #12]
 801af76:	2330      	movs	r3, #48	; 0x30
 801af78:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 801b12c <_vfiprintf_r+0x220>
 801af7c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801af80:	f04f 0901 	mov.w	r9, #1
 801af84:	4623      	mov	r3, r4
 801af86:	469a      	mov	sl, r3
 801af88:	f813 2b01 	ldrb.w	r2, [r3], #1
 801af8c:	b10a      	cbz	r2, 801af92 <_vfiprintf_r+0x86>
 801af8e:	2a25      	cmp	r2, #37	; 0x25
 801af90:	d1f9      	bne.n	801af86 <_vfiprintf_r+0x7a>
 801af92:	ebba 0b04 	subs.w	fp, sl, r4
 801af96:	d00b      	beq.n	801afb0 <_vfiprintf_r+0xa4>
 801af98:	465b      	mov	r3, fp
 801af9a:	4622      	mov	r2, r4
 801af9c:	4629      	mov	r1, r5
 801af9e:	4630      	mov	r0, r6
 801afa0:	f7ff ffa1 	bl	801aee6 <__sfputs_r>
 801afa4:	3001      	adds	r0, #1
 801afa6:	f000 80a9 	beq.w	801b0fc <_vfiprintf_r+0x1f0>
 801afaa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801afac:	445a      	add	r2, fp
 801afae:	9209      	str	r2, [sp, #36]	; 0x24
 801afb0:	f89a 3000 	ldrb.w	r3, [sl]
 801afb4:	2b00      	cmp	r3, #0
 801afb6:	f000 80a1 	beq.w	801b0fc <_vfiprintf_r+0x1f0>
 801afba:	2300      	movs	r3, #0
 801afbc:	f04f 32ff 	mov.w	r2, #4294967295
 801afc0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801afc4:	f10a 0a01 	add.w	sl, sl, #1
 801afc8:	9304      	str	r3, [sp, #16]
 801afca:	9307      	str	r3, [sp, #28]
 801afcc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801afd0:	931a      	str	r3, [sp, #104]	; 0x68
 801afd2:	4654      	mov	r4, sl
 801afd4:	2205      	movs	r2, #5
 801afd6:	f814 1b01 	ldrb.w	r1, [r4], #1
 801afda:	4854      	ldr	r0, [pc, #336]	; (801b12c <_vfiprintf_r+0x220>)
 801afdc:	f7e6 fc30 	bl	8001840 <memchr>
 801afe0:	9a04      	ldr	r2, [sp, #16]
 801afe2:	b9d8      	cbnz	r0, 801b01c <_vfiprintf_r+0x110>
 801afe4:	06d1      	lsls	r1, r2, #27
 801afe6:	bf44      	itt	mi
 801afe8:	2320      	movmi	r3, #32
 801afea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801afee:	0713      	lsls	r3, r2, #28
 801aff0:	bf44      	itt	mi
 801aff2:	232b      	movmi	r3, #43	; 0x2b
 801aff4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801aff8:	f89a 3000 	ldrb.w	r3, [sl]
 801affc:	2b2a      	cmp	r3, #42	; 0x2a
 801affe:	d015      	beq.n	801b02c <_vfiprintf_r+0x120>
 801b000:	9a07      	ldr	r2, [sp, #28]
 801b002:	4654      	mov	r4, sl
 801b004:	2000      	movs	r0, #0
 801b006:	f04f 0c0a 	mov.w	ip, #10
 801b00a:	4621      	mov	r1, r4
 801b00c:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b010:	3b30      	subs	r3, #48	; 0x30
 801b012:	2b09      	cmp	r3, #9
 801b014:	d94d      	bls.n	801b0b2 <_vfiprintf_r+0x1a6>
 801b016:	b1b0      	cbz	r0, 801b046 <_vfiprintf_r+0x13a>
 801b018:	9207      	str	r2, [sp, #28]
 801b01a:	e014      	b.n	801b046 <_vfiprintf_r+0x13a>
 801b01c:	eba0 0308 	sub.w	r3, r0, r8
 801b020:	fa09 f303 	lsl.w	r3, r9, r3
 801b024:	4313      	orrs	r3, r2
 801b026:	9304      	str	r3, [sp, #16]
 801b028:	46a2      	mov	sl, r4
 801b02a:	e7d2      	b.n	801afd2 <_vfiprintf_r+0xc6>
 801b02c:	9b03      	ldr	r3, [sp, #12]
 801b02e:	1d19      	adds	r1, r3, #4
 801b030:	681b      	ldr	r3, [r3, #0]
 801b032:	9103      	str	r1, [sp, #12]
 801b034:	2b00      	cmp	r3, #0
 801b036:	bfbb      	ittet	lt
 801b038:	425b      	neglt	r3, r3
 801b03a:	f042 0202 	orrlt.w	r2, r2, #2
 801b03e:	9307      	strge	r3, [sp, #28]
 801b040:	9307      	strlt	r3, [sp, #28]
 801b042:	bfb8      	it	lt
 801b044:	9204      	strlt	r2, [sp, #16]
 801b046:	7823      	ldrb	r3, [r4, #0]
 801b048:	2b2e      	cmp	r3, #46	; 0x2e
 801b04a:	d10c      	bne.n	801b066 <_vfiprintf_r+0x15a>
 801b04c:	7863      	ldrb	r3, [r4, #1]
 801b04e:	2b2a      	cmp	r3, #42	; 0x2a
 801b050:	d134      	bne.n	801b0bc <_vfiprintf_r+0x1b0>
 801b052:	9b03      	ldr	r3, [sp, #12]
 801b054:	1d1a      	adds	r2, r3, #4
 801b056:	681b      	ldr	r3, [r3, #0]
 801b058:	9203      	str	r2, [sp, #12]
 801b05a:	2b00      	cmp	r3, #0
 801b05c:	bfb8      	it	lt
 801b05e:	f04f 33ff 	movlt.w	r3, #4294967295
 801b062:	3402      	adds	r4, #2
 801b064:	9305      	str	r3, [sp, #20]
 801b066:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 801b13c <_vfiprintf_r+0x230>
 801b06a:	7821      	ldrb	r1, [r4, #0]
 801b06c:	2203      	movs	r2, #3
 801b06e:	4650      	mov	r0, sl
 801b070:	f7e6 fbe6 	bl	8001840 <memchr>
 801b074:	b138      	cbz	r0, 801b086 <_vfiprintf_r+0x17a>
 801b076:	9b04      	ldr	r3, [sp, #16]
 801b078:	eba0 000a 	sub.w	r0, r0, sl
 801b07c:	2240      	movs	r2, #64	; 0x40
 801b07e:	4082      	lsls	r2, r0
 801b080:	4313      	orrs	r3, r2
 801b082:	3401      	adds	r4, #1
 801b084:	9304      	str	r3, [sp, #16]
 801b086:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b08a:	4829      	ldr	r0, [pc, #164]	; (801b130 <_vfiprintf_r+0x224>)
 801b08c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801b090:	2206      	movs	r2, #6
 801b092:	f7e6 fbd5 	bl	8001840 <memchr>
 801b096:	2800      	cmp	r0, #0
 801b098:	d03f      	beq.n	801b11a <_vfiprintf_r+0x20e>
 801b09a:	4b26      	ldr	r3, [pc, #152]	; (801b134 <_vfiprintf_r+0x228>)
 801b09c:	bb1b      	cbnz	r3, 801b0e6 <_vfiprintf_r+0x1da>
 801b09e:	9b03      	ldr	r3, [sp, #12]
 801b0a0:	3307      	adds	r3, #7
 801b0a2:	f023 0307 	bic.w	r3, r3, #7
 801b0a6:	3308      	adds	r3, #8
 801b0a8:	9303      	str	r3, [sp, #12]
 801b0aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b0ac:	443b      	add	r3, r7
 801b0ae:	9309      	str	r3, [sp, #36]	; 0x24
 801b0b0:	e768      	b.n	801af84 <_vfiprintf_r+0x78>
 801b0b2:	fb0c 3202 	mla	r2, ip, r2, r3
 801b0b6:	460c      	mov	r4, r1
 801b0b8:	2001      	movs	r0, #1
 801b0ba:	e7a6      	b.n	801b00a <_vfiprintf_r+0xfe>
 801b0bc:	2300      	movs	r3, #0
 801b0be:	3401      	adds	r4, #1
 801b0c0:	9305      	str	r3, [sp, #20]
 801b0c2:	4619      	mov	r1, r3
 801b0c4:	f04f 0c0a 	mov.w	ip, #10
 801b0c8:	4620      	mov	r0, r4
 801b0ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b0ce:	3a30      	subs	r2, #48	; 0x30
 801b0d0:	2a09      	cmp	r2, #9
 801b0d2:	d903      	bls.n	801b0dc <_vfiprintf_r+0x1d0>
 801b0d4:	2b00      	cmp	r3, #0
 801b0d6:	d0c6      	beq.n	801b066 <_vfiprintf_r+0x15a>
 801b0d8:	9105      	str	r1, [sp, #20]
 801b0da:	e7c4      	b.n	801b066 <_vfiprintf_r+0x15a>
 801b0dc:	fb0c 2101 	mla	r1, ip, r1, r2
 801b0e0:	4604      	mov	r4, r0
 801b0e2:	2301      	movs	r3, #1
 801b0e4:	e7f0      	b.n	801b0c8 <_vfiprintf_r+0x1bc>
 801b0e6:	ab03      	add	r3, sp, #12
 801b0e8:	9300      	str	r3, [sp, #0]
 801b0ea:	462a      	mov	r2, r5
 801b0ec:	4b12      	ldr	r3, [pc, #72]	; (801b138 <_vfiprintf_r+0x22c>)
 801b0ee:	a904      	add	r1, sp, #16
 801b0f0:	4630      	mov	r0, r6
 801b0f2:	f7fd fe09 	bl	8018d08 <_printf_float>
 801b0f6:	4607      	mov	r7, r0
 801b0f8:	1c78      	adds	r0, r7, #1
 801b0fa:	d1d6      	bne.n	801b0aa <_vfiprintf_r+0x19e>
 801b0fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801b0fe:	07d9      	lsls	r1, r3, #31
 801b100:	d405      	bmi.n	801b10e <_vfiprintf_r+0x202>
 801b102:	89ab      	ldrh	r3, [r5, #12]
 801b104:	059a      	lsls	r2, r3, #22
 801b106:	d402      	bmi.n	801b10e <_vfiprintf_r+0x202>
 801b108:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801b10a:	f7fe fc37 	bl	801997c <__retarget_lock_release_recursive>
 801b10e:	89ab      	ldrh	r3, [r5, #12]
 801b110:	065b      	lsls	r3, r3, #25
 801b112:	f53f af1d 	bmi.w	801af50 <_vfiprintf_r+0x44>
 801b116:	9809      	ldr	r0, [sp, #36]	; 0x24
 801b118:	e71c      	b.n	801af54 <_vfiprintf_r+0x48>
 801b11a:	ab03      	add	r3, sp, #12
 801b11c:	9300      	str	r3, [sp, #0]
 801b11e:	462a      	mov	r2, r5
 801b120:	4b05      	ldr	r3, [pc, #20]	; (801b138 <_vfiprintf_r+0x22c>)
 801b122:	a904      	add	r1, sp, #16
 801b124:	4630      	mov	r0, r6
 801b126:	f7fe f877 	bl	8019218 <_printf_i>
 801b12a:	e7e4      	b.n	801b0f6 <_vfiprintf_r+0x1ea>
 801b12c:	0801ed2c 	.word	0x0801ed2c
 801b130:	0801ed36 	.word	0x0801ed36
 801b134:	08018d09 	.word	0x08018d09
 801b138:	0801aee7 	.word	0x0801aee7
 801b13c:	0801ed32 	.word	0x0801ed32

0801b140 <__sflush_r>:
 801b140:	898a      	ldrh	r2, [r1, #12]
 801b142:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b146:	4605      	mov	r5, r0
 801b148:	0710      	lsls	r0, r2, #28
 801b14a:	460c      	mov	r4, r1
 801b14c:	d458      	bmi.n	801b200 <__sflush_r+0xc0>
 801b14e:	684b      	ldr	r3, [r1, #4]
 801b150:	2b00      	cmp	r3, #0
 801b152:	dc05      	bgt.n	801b160 <__sflush_r+0x20>
 801b154:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801b156:	2b00      	cmp	r3, #0
 801b158:	dc02      	bgt.n	801b160 <__sflush_r+0x20>
 801b15a:	2000      	movs	r0, #0
 801b15c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b160:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801b162:	2e00      	cmp	r6, #0
 801b164:	d0f9      	beq.n	801b15a <__sflush_r+0x1a>
 801b166:	2300      	movs	r3, #0
 801b168:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801b16c:	682f      	ldr	r7, [r5, #0]
 801b16e:	6a21      	ldr	r1, [r4, #32]
 801b170:	602b      	str	r3, [r5, #0]
 801b172:	d032      	beq.n	801b1da <__sflush_r+0x9a>
 801b174:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801b176:	89a3      	ldrh	r3, [r4, #12]
 801b178:	075a      	lsls	r2, r3, #29
 801b17a:	d505      	bpl.n	801b188 <__sflush_r+0x48>
 801b17c:	6863      	ldr	r3, [r4, #4]
 801b17e:	1ac0      	subs	r0, r0, r3
 801b180:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801b182:	b10b      	cbz	r3, 801b188 <__sflush_r+0x48>
 801b184:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801b186:	1ac0      	subs	r0, r0, r3
 801b188:	2300      	movs	r3, #0
 801b18a:	4602      	mov	r2, r0
 801b18c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801b18e:	6a21      	ldr	r1, [r4, #32]
 801b190:	4628      	mov	r0, r5
 801b192:	47b0      	blx	r6
 801b194:	1c43      	adds	r3, r0, #1
 801b196:	89a3      	ldrh	r3, [r4, #12]
 801b198:	d106      	bne.n	801b1a8 <__sflush_r+0x68>
 801b19a:	6829      	ldr	r1, [r5, #0]
 801b19c:	291d      	cmp	r1, #29
 801b19e:	d82b      	bhi.n	801b1f8 <__sflush_r+0xb8>
 801b1a0:	4a29      	ldr	r2, [pc, #164]	; (801b248 <__sflush_r+0x108>)
 801b1a2:	410a      	asrs	r2, r1
 801b1a4:	07d6      	lsls	r6, r2, #31
 801b1a6:	d427      	bmi.n	801b1f8 <__sflush_r+0xb8>
 801b1a8:	2200      	movs	r2, #0
 801b1aa:	6062      	str	r2, [r4, #4]
 801b1ac:	04d9      	lsls	r1, r3, #19
 801b1ae:	6922      	ldr	r2, [r4, #16]
 801b1b0:	6022      	str	r2, [r4, #0]
 801b1b2:	d504      	bpl.n	801b1be <__sflush_r+0x7e>
 801b1b4:	1c42      	adds	r2, r0, #1
 801b1b6:	d101      	bne.n	801b1bc <__sflush_r+0x7c>
 801b1b8:	682b      	ldr	r3, [r5, #0]
 801b1ba:	b903      	cbnz	r3, 801b1be <__sflush_r+0x7e>
 801b1bc:	6560      	str	r0, [r4, #84]	; 0x54
 801b1be:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801b1c0:	602f      	str	r7, [r5, #0]
 801b1c2:	2900      	cmp	r1, #0
 801b1c4:	d0c9      	beq.n	801b15a <__sflush_r+0x1a>
 801b1c6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801b1ca:	4299      	cmp	r1, r3
 801b1cc:	d002      	beq.n	801b1d4 <__sflush_r+0x94>
 801b1ce:	4628      	mov	r0, r5
 801b1d0:	f7ff f9f6 	bl	801a5c0 <_free_r>
 801b1d4:	2000      	movs	r0, #0
 801b1d6:	6360      	str	r0, [r4, #52]	; 0x34
 801b1d8:	e7c0      	b.n	801b15c <__sflush_r+0x1c>
 801b1da:	2301      	movs	r3, #1
 801b1dc:	4628      	mov	r0, r5
 801b1de:	47b0      	blx	r6
 801b1e0:	1c41      	adds	r1, r0, #1
 801b1e2:	d1c8      	bne.n	801b176 <__sflush_r+0x36>
 801b1e4:	682b      	ldr	r3, [r5, #0]
 801b1e6:	2b00      	cmp	r3, #0
 801b1e8:	d0c5      	beq.n	801b176 <__sflush_r+0x36>
 801b1ea:	2b1d      	cmp	r3, #29
 801b1ec:	d001      	beq.n	801b1f2 <__sflush_r+0xb2>
 801b1ee:	2b16      	cmp	r3, #22
 801b1f0:	d101      	bne.n	801b1f6 <__sflush_r+0xb6>
 801b1f2:	602f      	str	r7, [r5, #0]
 801b1f4:	e7b1      	b.n	801b15a <__sflush_r+0x1a>
 801b1f6:	89a3      	ldrh	r3, [r4, #12]
 801b1f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b1fc:	81a3      	strh	r3, [r4, #12]
 801b1fe:	e7ad      	b.n	801b15c <__sflush_r+0x1c>
 801b200:	690f      	ldr	r7, [r1, #16]
 801b202:	2f00      	cmp	r7, #0
 801b204:	d0a9      	beq.n	801b15a <__sflush_r+0x1a>
 801b206:	0793      	lsls	r3, r2, #30
 801b208:	680e      	ldr	r6, [r1, #0]
 801b20a:	bf08      	it	eq
 801b20c:	694b      	ldreq	r3, [r1, #20]
 801b20e:	600f      	str	r7, [r1, #0]
 801b210:	bf18      	it	ne
 801b212:	2300      	movne	r3, #0
 801b214:	eba6 0807 	sub.w	r8, r6, r7
 801b218:	608b      	str	r3, [r1, #8]
 801b21a:	f1b8 0f00 	cmp.w	r8, #0
 801b21e:	dd9c      	ble.n	801b15a <__sflush_r+0x1a>
 801b220:	6a21      	ldr	r1, [r4, #32]
 801b222:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801b224:	4643      	mov	r3, r8
 801b226:	463a      	mov	r2, r7
 801b228:	4628      	mov	r0, r5
 801b22a:	47b0      	blx	r6
 801b22c:	2800      	cmp	r0, #0
 801b22e:	dc06      	bgt.n	801b23e <__sflush_r+0xfe>
 801b230:	89a3      	ldrh	r3, [r4, #12]
 801b232:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b236:	81a3      	strh	r3, [r4, #12]
 801b238:	f04f 30ff 	mov.w	r0, #4294967295
 801b23c:	e78e      	b.n	801b15c <__sflush_r+0x1c>
 801b23e:	4407      	add	r7, r0
 801b240:	eba8 0800 	sub.w	r8, r8, r0
 801b244:	e7e9      	b.n	801b21a <__sflush_r+0xda>
 801b246:	bf00      	nop
 801b248:	dfbffffe 	.word	0xdfbffffe

0801b24c <_fflush_r>:
 801b24c:	b538      	push	{r3, r4, r5, lr}
 801b24e:	690b      	ldr	r3, [r1, #16]
 801b250:	4605      	mov	r5, r0
 801b252:	460c      	mov	r4, r1
 801b254:	b913      	cbnz	r3, 801b25c <_fflush_r+0x10>
 801b256:	2500      	movs	r5, #0
 801b258:	4628      	mov	r0, r5
 801b25a:	bd38      	pop	{r3, r4, r5, pc}
 801b25c:	b118      	cbz	r0, 801b266 <_fflush_r+0x1a>
 801b25e:	6a03      	ldr	r3, [r0, #32]
 801b260:	b90b      	cbnz	r3, 801b266 <_fflush_r+0x1a>
 801b262:	f7fe f987 	bl	8019574 <__sinit>
 801b266:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b26a:	2b00      	cmp	r3, #0
 801b26c:	d0f3      	beq.n	801b256 <_fflush_r+0xa>
 801b26e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801b270:	07d0      	lsls	r0, r2, #31
 801b272:	d404      	bmi.n	801b27e <_fflush_r+0x32>
 801b274:	0599      	lsls	r1, r3, #22
 801b276:	d402      	bmi.n	801b27e <_fflush_r+0x32>
 801b278:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b27a:	f7fe fb7e 	bl	801997a <__retarget_lock_acquire_recursive>
 801b27e:	4628      	mov	r0, r5
 801b280:	4621      	mov	r1, r4
 801b282:	f7ff ff5d 	bl	801b140 <__sflush_r>
 801b286:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801b288:	07da      	lsls	r2, r3, #31
 801b28a:	4605      	mov	r5, r0
 801b28c:	d4e4      	bmi.n	801b258 <_fflush_r+0xc>
 801b28e:	89a3      	ldrh	r3, [r4, #12]
 801b290:	059b      	lsls	r3, r3, #22
 801b292:	d4e1      	bmi.n	801b258 <_fflush_r+0xc>
 801b294:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b296:	f7fe fb71 	bl	801997c <__retarget_lock_release_recursive>
 801b29a:	e7dd      	b.n	801b258 <_fflush_r+0xc>

0801b29c <fiprintf>:
 801b29c:	b40e      	push	{r1, r2, r3}
 801b29e:	b503      	push	{r0, r1, lr}
 801b2a0:	4601      	mov	r1, r0
 801b2a2:	ab03      	add	r3, sp, #12
 801b2a4:	4805      	ldr	r0, [pc, #20]	; (801b2bc <fiprintf+0x20>)
 801b2a6:	f853 2b04 	ldr.w	r2, [r3], #4
 801b2aa:	6800      	ldr	r0, [r0, #0]
 801b2ac:	9301      	str	r3, [sp, #4]
 801b2ae:	f7ff fe2d 	bl	801af0c <_vfiprintf_r>
 801b2b2:	b002      	add	sp, #8
 801b2b4:	f85d eb04 	ldr.w	lr, [sp], #4
 801b2b8:	b003      	add	sp, #12
 801b2ba:	4770      	bx	lr
 801b2bc:	200000bc 	.word	0x200000bc

0801b2c0 <__swhatbuf_r>:
 801b2c0:	b570      	push	{r4, r5, r6, lr}
 801b2c2:	460c      	mov	r4, r1
 801b2c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b2c8:	2900      	cmp	r1, #0
 801b2ca:	b096      	sub	sp, #88	; 0x58
 801b2cc:	4615      	mov	r5, r2
 801b2ce:	461e      	mov	r6, r3
 801b2d0:	da0d      	bge.n	801b2ee <__swhatbuf_r+0x2e>
 801b2d2:	89a3      	ldrh	r3, [r4, #12]
 801b2d4:	f013 0f80 	tst.w	r3, #128	; 0x80
 801b2d8:	f04f 0100 	mov.w	r1, #0
 801b2dc:	bf0c      	ite	eq
 801b2de:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 801b2e2:	2340      	movne	r3, #64	; 0x40
 801b2e4:	2000      	movs	r0, #0
 801b2e6:	6031      	str	r1, [r6, #0]
 801b2e8:	602b      	str	r3, [r5, #0]
 801b2ea:	b016      	add	sp, #88	; 0x58
 801b2ec:	bd70      	pop	{r4, r5, r6, pc}
 801b2ee:	466a      	mov	r2, sp
 801b2f0:	f000 f848 	bl	801b384 <_fstat_r>
 801b2f4:	2800      	cmp	r0, #0
 801b2f6:	dbec      	blt.n	801b2d2 <__swhatbuf_r+0x12>
 801b2f8:	9901      	ldr	r1, [sp, #4]
 801b2fa:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 801b2fe:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 801b302:	4259      	negs	r1, r3
 801b304:	4159      	adcs	r1, r3
 801b306:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801b30a:	e7eb      	b.n	801b2e4 <__swhatbuf_r+0x24>

0801b30c <__smakebuf_r>:
 801b30c:	898b      	ldrh	r3, [r1, #12]
 801b30e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801b310:	079d      	lsls	r5, r3, #30
 801b312:	4606      	mov	r6, r0
 801b314:	460c      	mov	r4, r1
 801b316:	d507      	bpl.n	801b328 <__smakebuf_r+0x1c>
 801b318:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801b31c:	6023      	str	r3, [r4, #0]
 801b31e:	6123      	str	r3, [r4, #16]
 801b320:	2301      	movs	r3, #1
 801b322:	6163      	str	r3, [r4, #20]
 801b324:	b002      	add	sp, #8
 801b326:	bd70      	pop	{r4, r5, r6, pc}
 801b328:	ab01      	add	r3, sp, #4
 801b32a:	466a      	mov	r2, sp
 801b32c:	f7ff ffc8 	bl	801b2c0 <__swhatbuf_r>
 801b330:	9900      	ldr	r1, [sp, #0]
 801b332:	4605      	mov	r5, r0
 801b334:	4630      	mov	r0, r6
 801b336:	f7ff f9b7 	bl	801a6a8 <_malloc_r>
 801b33a:	b948      	cbnz	r0, 801b350 <__smakebuf_r+0x44>
 801b33c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b340:	059a      	lsls	r2, r3, #22
 801b342:	d4ef      	bmi.n	801b324 <__smakebuf_r+0x18>
 801b344:	f023 0303 	bic.w	r3, r3, #3
 801b348:	f043 0302 	orr.w	r3, r3, #2
 801b34c:	81a3      	strh	r3, [r4, #12]
 801b34e:	e7e3      	b.n	801b318 <__smakebuf_r+0xc>
 801b350:	89a3      	ldrh	r3, [r4, #12]
 801b352:	6020      	str	r0, [r4, #0]
 801b354:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801b358:	81a3      	strh	r3, [r4, #12]
 801b35a:	9b00      	ldr	r3, [sp, #0]
 801b35c:	6163      	str	r3, [r4, #20]
 801b35e:	9b01      	ldr	r3, [sp, #4]
 801b360:	6120      	str	r0, [r4, #16]
 801b362:	b15b      	cbz	r3, 801b37c <__smakebuf_r+0x70>
 801b364:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801b368:	4630      	mov	r0, r6
 801b36a:	f000 f81d 	bl	801b3a8 <_isatty_r>
 801b36e:	b128      	cbz	r0, 801b37c <__smakebuf_r+0x70>
 801b370:	89a3      	ldrh	r3, [r4, #12]
 801b372:	f023 0303 	bic.w	r3, r3, #3
 801b376:	f043 0301 	orr.w	r3, r3, #1
 801b37a:	81a3      	strh	r3, [r4, #12]
 801b37c:	89a3      	ldrh	r3, [r4, #12]
 801b37e:	431d      	orrs	r5, r3
 801b380:	81a5      	strh	r5, [r4, #12]
 801b382:	e7cf      	b.n	801b324 <__smakebuf_r+0x18>

0801b384 <_fstat_r>:
 801b384:	b538      	push	{r3, r4, r5, lr}
 801b386:	4d07      	ldr	r5, [pc, #28]	; (801b3a4 <_fstat_r+0x20>)
 801b388:	2300      	movs	r3, #0
 801b38a:	4604      	mov	r4, r0
 801b38c:	4608      	mov	r0, r1
 801b38e:	4611      	mov	r1, r2
 801b390:	602b      	str	r3, [r5, #0]
 801b392:	f7e7 ff50 	bl	8003236 <_fstat>
 801b396:	1c43      	adds	r3, r0, #1
 801b398:	d102      	bne.n	801b3a0 <_fstat_r+0x1c>
 801b39a:	682b      	ldr	r3, [r5, #0]
 801b39c:	b103      	cbz	r3, 801b3a0 <_fstat_r+0x1c>
 801b39e:	6023      	str	r3, [r4, #0]
 801b3a0:	bd38      	pop	{r3, r4, r5, pc}
 801b3a2:	bf00      	nop
 801b3a4:	20008360 	.word	0x20008360

0801b3a8 <_isatty_r>:
 801b3a8:	b538      	push	{r3, r4, r5, lr}
 801b3aa:	4d06      	ldr	r5, [pc, #24]	; (801b3c4 <_isatty_r+0x1c>)
 801b3ac:	2300      	movs	r3, #0
 801b3ae:	4604      	mov	r4, r0
 801b3b0:	4608      	mov	r0, r1
 801b3b2:	602b      	str	r3, [r5, #0]
 801b3b4:	f7e7 ff4f 	bl	8003256 <_isatty>
 801b3b8:	1c43      	adds	r3, r0, #1
 801b3ba:	d102      	bne.n	801b3c2 <_isatty_r+0x1a>
 801b3bc:	682b      	ldr	r3, [r5, #0]
 801b3be:	b103      	cbz	r3, 801b3c2 <_isatty_r+0x1a>
 801b3c0:	6023      	str	r3, [r4, #0]
 801b3c2:	bd38      	pop	{r3, r4, r5, pc}
 801b3c4:	20008360 	.word	0x20008360

0801b3c8 <_sbrk_r>:
 801b3c8:	b538      	push	{r3, r4, r5, lr}
 801b3ca:	4d06      	ldr	r5, [pc, #24]	; (801b3e4 <_sbrk_r+0x1c>)
 801b3cc:	2300      	movs	r3, #0
 801b3ce:	4604      	mov	r4, r0
 801b3d0:	4608      	mov	r0, r1
 801b3d2:	602b      	str	r3, [r5, #0]
 801b3d4:	f7e7 ff58 	bl	8003288 <_sbrk>
 801b3d8:	1c43      	adds	r3, r0, #1
 801b3da:	d102      	bne.n	801b3e2 <_sbrk_r+0x1a>
 801b3dc:	682b      	ldr	r3, [r5, #0]
 801b3de:	b103      	cbz	r3, 801b3e2 <_sbrk_r+0x1a>
 801b3e0:	6023      	str	r3, [r4, #0]
 801b3e2:	bd38      	pop	{r3, r4, r5, pc}
 801b3e4:	20008360 	.word	0x20008360

0801b3e8 <abort>:
 801b3e8:	b508      	push	{r3, lr}
 801b3ea:	2006      	movs	r0, #6
 801b3ec:	f000 f860 	bl	801b4b0 <raise>
 801b3f0:	2001      	movs	r0, #1
 801b3f2:	f7e7 fed1 	bl	8003198 <_exit>

0801b3f6 <_calloc_r>:
 801b3f6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801b3f8:	fba1 2402 	umull	r2, r4, r1, r2
 801b3fc:	b94c      	cbnz	r4, 801b412 <_calloc_r+0x1c>
 801b3fe:	4611      	mov	r1, r2
 801b400:	9201      	str	r2, [sp, #4]
 801b402:	f7ff f951 	bl	801a6a8 <_malloc_r>
 801b406:	9a01      	ldr	r2, [sp, #4]
 801b408:	4605      	mov	r5, r0
 801b40a:	b930      	cbnz	r0, 801b41a <_calloc_r+0x24>
 801b40c:	4628      	mov	r0, r5
 801b40e:	b003      	add	sp, #12
 801b410:	bd30      	pop	{r4, r5, pc}
 801b412:	220c      	movs	r2, #12
 801b414:	6002      	str	r2, [r0, #0]
 801b416:	2500      	movs	r5, #0
 801b418:	e7f8      	b.n	801b40c <_calloc_r+0x16>
 801b41a:	4621      	mov	r1, r4
 801b41c:	f7fe fa36 	bl	801988c <memset>
 801b420:	e7f4      	b.n	801b40c <_calloc_r+0x16>

0801b422 <__ascii_mbtowc>:
 801b422:	b082      	sub	sp, #8
 801b424:	b901      	cbnz	r1, 801b428 <__ascii_mbtowc+0x6>
 801b426:	a901      	add	r1, sp, #4
 801b428:	b142      	cbz	r2, 801b43c <__ascii_mbtowc+0x1a>
 801b42a:	b14b      	cbz	r3, 801b440 <__ascii_mbtowc+0x1e>
 801b42c:	7813      	ldrb	r3, [r2, #0]
 801b42e:	600b      	str	r3, [r1, #0]
 801b430:	7812      	ldrb	r2, [r2, #0]
 801b432:	1e10      	subs	r0, r2, #0
 801b434:	bf18      	it	ne
 801b436:	2001      	movne	r0, #1
 801b438:	b002      	add	sp, #8
 801b43a:	4770      	bx	lr
 801b43c:	4610      	mov	r0, r2
 801b43e:	e7fb      	b.n	801b438 <__ascii_mbtowc+0x16>
 801b440:	f06f 0001 	mvn.w	r0, #1
 801b444:	e7f8      	b.n	801b438 <__ascii_mbtowc+0x16>

0801b446 <__ascii_wctomb>:
 801b446:	b149      	cbz	r1, 801b45c <__ascii_wctomb+0x16>
 801b448:	2aff      	cmp	r2, #255	; 0xff
 801b44a:	bf85      	ittet	hi
 801b44c:	238a      	movhi	r3, #138	; 0x8a
 801b44e:	6003      	strhi	r3, [r0, #0]
 801b450:	700a      	strbls	r2, [r1, #0]
 801b452:	f04f 30ff 	movhi.w	r0, #4294967295
 801b456:	bf98      	it	ls
 801b458:	2001      	movls	r0, #1
 801b45a:	4770      	bx	lr
 801b45c:	4608      	mov	r0, r1
 801b45e:	4770      	bx	lr

0801b460 <_raise_r>:
 801b460:	291f      	cmp	r1, #31
 801b462:	b538      	push	{r3, r4, r5, lr}
 801b464:	4604      	mov	r4, r0
 801b466:	460d      	mov	r5, r1
 801b468:	d904      	bls.n	801b474 <_raise_r+0x14>
 801b46a:	2316      	movs	r3, #22
 801b46c:	6003      	str	r3, [r0, #0]
 801b46e:	f04f 30ff 	mov.w	r0, #4294967295
 801b472:	bd38      	pop	{r3, r4, r5, pc}
 801b474:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 801b476:	b112      	cbz	r2, 801b47e <_raise_r+0x1e>
 801b478:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801b47c:	b94b      	cbnz	r3, 801b492 <_raise_r+0x32>
 801b47e:	4620      	mov	r0, r4
 801b480:	f000 f830 	bl	801b4e4 <_getpid_r>
 801b484:	462a      	mov	r2, r5
 801b486:	4601      	mov	r1, r0
 801b488:	4620      	mov	r0, r4
 801b48a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801b48e:	f000 b817 	b.w	801b4c0 <_kill_r>
 801b492:	2b01      	cmp	r3, #1
 801b494:	d00a      	beq.n	801b4ac <_raise_r+0x4c>
 801b496:	1c59      	adds	r1, r3, #1
 801b498:	d103      	bne.n	801b4a2 <_raise_r+0x42>
 801b49a:	2316      	movs	r3, #22
 801b49c:	6003      	str	r3, [r0, #0]
 801b49e:	2001      	movs	r0, #1
 801b4a0:	e7e7      	b.n	801b472 <_raise_r+0x12>
 801b4a2:	2400      	movs	r4, #0
 801b4a4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801b4a8:	4628      	mov	r0, r5
 801b4aa:	4798      	blx	r3
 801b4ac:	2000      	movs	r0, #0
 801b4ae:	e7e0      	b.n	801b472 <_raise_r+0x12>

0801b4b0 <raise>:
 801b4b0:	4b02      	ldr	r3, [pc, #8]	; (801b4bc <raise+0xc>)
 801b4b2:	4601      	mov	r1, r0
 801b4b4:	6818      	ldr	r0, [r3, #0]
 801b4b6:	f7ff bfd3 	b.w	801b460 <_raise_r>
 801b4ba:	bf00      	nop
 801b4bc:	200000bc 	.word	0x200000bc

0801b4c0 <_kill_r>:
 801b4c0:	b538      	push	{r3, r4, r5, lr}
 801b4c2:	4d07      	ldr	r5, [pc, #28]	; (801b4e0 <_kill_r+0x20>)
 801b4c4:	2300      	movs	r3, #0
 801b4c6:	4604      	mov	r4, r0
 801b4c8:	4608      	mov	r0, r1
 801b4ca:	4611      	mov	r1, r2
 801b4cc:	602b      	str	r3, [r5, #0]
 801b4ce:	f7e7 fe51 	bl	8003174 <_kill>
 801b4d2:	1c43      	adds	r3, r0, #1
 801b4d4:	d102      	bne.n	801b4dc <_kill_r+0x1c>
 801b4d6:	682b      	ldr	r3, [r5, #0]
 801b4d8:	b103      	cbz	r3, 801b4dc <_kill_r+0x1c>
 801b4da:	6023      	str	r3, [r4, #0]
 801b4dc:	bd38      	pop	{r3, r4, r5, pc}
 801b4de:	bf00      	nop
 801b4e0:	20008360 	.word	0x20008360

0801b4e4 <_getpid_r>:
 801b4e4:	f7e7 be3e 	b.w	8003164 <_getpid>

0801b4e8 <_init>:
 801b4e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b4ea:	bf00      	nop
 801b4ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b4ee:	bc08      	pop	{r3}
 801b4f0:	469e      	mov	lr, r3
 801b4f2:	4770      	bx	lr

0801b4f4 <_fini>:
 801b4f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b4f6:	bf00      	nop
 801b4f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b4fa:	bc08      	pop	{r3}
 801b4fc:	469e      	mov	lr, r3
 801b4fe:	4770      	bx	lr

0801b500 <__calc_fixed_time_MW_sweep_veneer>:
 801b500:	f85f f000 	ldr.w	pc, [pc]	; 801b504 <__calc_fixed_time_MW_sweep_veneer+0x4>
 801b504:	00000891 	.word	0x00000891

0801b508 <__init_synthesiser_veneer>:
 801b508:	f85f f000 	ldr.w	pc, [pc]	; 801b50c <__init_synthesiser_veneer+0x4>
 801b50c:	00000181 	.word	0x00000181

0801b510 <__start_pop_veneer>:
 801b510:	f85f f000 	ldr.w	pc, [pc]	; 801b514 <__start_pop_veneer+0x4>
 801b514:	00001435 	.word	0x00001435

0801b518 <__set_MW_power_veneer>:
 801b518:	f85f f000 	ldr.w	pc, [pc]	; 801b51c <__set_MW_power_veneer+0x4>
 801b51c:	00000123 	.word	0x00000123

0801b520 <__MW_update_veneer>:
 801b520:	f85f f000 	ldr.w	pc, [pc]	; 801b524 <__MW_update_veneer+0x4>
 801b524:	00000e25 	.word	0x00000e25

0801b528 <__timer_delay_veneer>:
 801b528:	f85f f000 	ldr.w	pc, [pc]	; 801b52c <__timer_delay_veneer+0x4>
 801b52c:	00001345 	.word	0x00001345

0801b530 <__stop_pop_veneer>:
 801b530:	f85f f000 	ldr.w	pc, [pc]	; 801b534 <__stop_pop_veneer+0x4>
 801b534:	00001491 	.word	0x00001491

0801b538 <__start_continuous_MW_sweep_veneer>:
 801b538:	f85f f000 	ldr.w	pc, [pc]	; 801b53c <__start_continuous_MW_sweep_veneer+0x4>
 801b53c:	00000e09 	.word	0x00000e09
