INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/birud/OneDrive - iitgn.ac.in/github/Digital-Systems/Lab codes/Lab - 6A USR/Lab_6.srcs/sources_1/new/universal_shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-311] analyzing module universal_shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/birud/OneDrive - iitgn.ac.in/github/Digital-Systems/Lab codes/Lab - 6A USR/Lab_6.srcs/sim_1/new/universal_shift_register_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module universal_shift_register_tb
