

================================================================
== Vitis HLS Report for 'top_Pipeline_Loop_children'
================================================================
* Date:           Sun Jan 24 08:16:22 2021

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.873 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  16.665 ns|  16.665 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop_children  |        3|        3|         1|          1|          1|     3|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       91|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       14|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       57|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       57|      150|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+----+---+----+-----+
    |     Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------+---------------+---------+----+---+----+-----+
    |mux_32_20_1_1_U1  |mux_32_20_1_1  |        0|   0|  0|  14|    0|
    +------------------+---------------+---------+----+---+----+-----+
    |Total             |               |        0|   0|  0|  14|    0|
    +------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln112_fu_107_p2    |         +|   0|  0|   9|           2|           1|
    |ap_ext_blocking_n      |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_n      |       and|   0|  0|   2|           2|           2|
    |ap_str_blocking_n      |       and|   0|  0|   2|           2|           2|
    |icmp_ln107_fu_101_p2   |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln1547_fu_125_p2  |      icmp|   0|  0|  14|          20|          20|
    |max_child_3_fu_143_p3  |    select|   0|  0|  32|           1|          32|
    |max_uct_V_1_fu_131_p3  |    select|   0|  0|  20|           1|          20|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  91|          33|          83|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_46                  |   9|          2|    2|          4|
    |max_child_fu_42          |   9|          2|   32|         64|
    |max_uct_V_fu_38          |   9|          2|   20|         40|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   56|        112|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_46                  |   2|   0|    2|          0|
    |max_child_fu_42          |  32|   0|   32|          0|
    |max_uct_V_fu_38          |  20|   0|   20|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  57|   0|   57|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+----------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  top_Pipeline_Loop_children|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  top_Pipeline_Loop_children|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  top_Pipeline_Loop_children|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  top_Pipeline_Loop_children|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  top_Pipeline_Loop_children|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  top_Pipeline_Loop_children|  return value|
|ap_ext_blocking_n     |  out|    1|  ap_ctrl_hs|  top_Pipeline_Loop_children|  return value|
|ap_str_blocking_n     |  out|    1|  ap_ctrl_hs|  top_Pipeline_Loop_children|  return value|
|ap_int_blocking_n     |  out|    1|  ap_ctrl_hs|  top_Pipeline_Loop_children|  return value|
|root_numv_0_load_1    |   in|   20|     ap_none|          root_numv_0_load_1|        scalar|
|root_numv_1_load_1    |   in|   20|     ap_none|          root_numv_1_load_1|        scalar|
|root_numv_2_load_1    |   in|   20|     ap_none|          root_numv_2_load_1|        scalar|
|max_child_out         |  out|    3|      ap_vld|               max_child_out|       pointer|
|max_child_out_ap_vld  |  out|    1|      ap_vld|               max_child_out|       pointer|
+----------------------+-----+-----+------------+----------------------------+--------------+

