module cpu_top(clk);
input clk;

wire [31:0] pcAddr;
PC pc_inst(.addrPC(pcAddr).clk(clk));
wire [31:0] inst;
Rom rom_inst(.addr(pc),data(inst),en(1));
wire [31:0] dataA,dataB,dataD;
Regs regs_inst(.addrA(inst[19:15]),addrB(inst[24:20]),.addrD(inst[11:7]));
wire aluSel;
Control Control_inst(.inst(inst),.aluSel(aluSel));
ALU alu_inst(.ra(dataA),.rb(dataB),.en(aluSel),.op(inst[14:12]),.func7(inst[30]),.out(dataD));
endmodule