
klawiatura.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  0000036a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000002f6  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000002  00800100  00800100  0000036a  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000036a  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000039c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000048  00000000  00000000  000003dc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000011b2  00000000  00000000  00000424  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000775  00000000  00000000  000015d6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000777  00000000  00000000  00001d4b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000074  00000000  00000000  000024c4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000552  00000000  00000000  00002538  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000627  00000000  00000000  00002a8a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000038  00000000  00000000  000030b1  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	33 c0       	rjmp	.+102    	; 0x68 <__ctors_end>
   2:	00 00       	nop
   4:	41 c0       	rjmp	.+130    	; 0x88 <__bad_interrupt>
   6:	00 00       	nop
   8:	3f c0       	rjmp	.+126    	; 0x88 <__bad_interrupt>
   a:	00 00       	nop
   c:	3d c0       	rjmp	.+122    	; 0x88 <__bad_interrupt>
   e:	00 00       	nop
  10:	3b c0       	rjmp	.+118    	; 0x88 <__bad_interrupt>
  12:	00 00       	nop
  14:	39 c0       	rjmp	.+114    	; 0x88 <__bad_interrupt>
  16:	00 00       	nop
  18:	37 c0       	rjmp	.+110    	; 0x88 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	35 c0       	rjmp	.+106    	; 0x88 <__bad_interrupt>
  1e:	00 00       	nop
  20:	33 c0       	rjmp	.+102    	; 0x88 <__bad_interrupt>
  22:	00 00       	nop
  24:	31 c0       	rjmp	.+98     	; 0x88 <__bad_interrupt>
  26:	00 00       	nop
  28:	2f c0       	rjmp	.+94     	; 0x88 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	2d c0       	rjmp	.+90     	; 0x88 <__bad_interrupt>
  2e:	00 00       	nop
  30:	2b c0       	rjmp	.+86     	; 0x88 <__bad_interrupt>
  32:	00 00       	nop
  34:	29 c0       	rjmp	.+82     	; 0x88 <__bad_interrupt>
  36:	00 00       	nop
  38:	27 c0       	rjmp	.+78     	; 0x88 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	25 c0       	rjmp	.+74     	; 0x88 <__bad_interrupt>
  3e:	00 00       	nop
  40:	23 c0       	rjmp	.+70     	; 0x88 <__bad_interrupt>
  42:	00 00       	nop
  44:	21 c0       	rjmp	.+66     	; 0x88 <__bad_interrupt>
  46:	00 00       	nop
  48:	1f c0       	rjmp	.+62     	; 0x88 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	1d c0       	rjmp	.+58     	; 0x88 <__bad_interrupt>
  4e:	00 00       	nop
  50:	1b c0       	rjmp	.+54     	; 0x88 <__bad_interrupt>
  52:	00 00       	nop
  54:	19 c0       	rjmp	.+50     	; 0x88 <__bad_interrupt>
  56:	00 00       	nop
  58:	17 c0       	rjmp	.+46     	; 0x88 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	15 c0       	rjmp	.+42     	; 0x88 <__bad_interrupt>
  5e:	00 00       	nop
  60:	13 c0       	rjmp	.+38     	; 0x88 <__bad_interrupt>
  62:	00 00       	nop
  64:	11 c0       	rjmp	.+34     	; 0x88 <__bad_interrupt>
	...

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_clear_bss>:
  74:	21 e0       	ldi	r18, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	01 c0       	rjmp	.+2      	; 0x7e <.do_clear_bss_start>

0000007c <.do_clear_bss_loop>:
  7c:	1d 92       	st	X+, r1

0000007e <.do_clear_bss_start>:
  7e:	a2 30       	cpi	r26, 0x02	; 2
  80:	b2 07       	cpc	r27, r18
  82:	e1 f7       	brne	.-8      	; 0x7c <.do_clear_bss_loop>
  84:	50 d0       	rcall	.+160    	; 0x126 <main>
  86:	35 c1       	rjmp	.+618    	; 0x2f2 <_exit>

00000088 <__bad_interrupt>:
  88:	bb cf       	rjmp	.-138    	; 0x0 <__vectors>

0000008a <btn_debounce>:

void btn_debounce()
{
	/* GPIOR0 bit 0 (PRESS_VALID) is press validation flag */
	//GPIOR0 |= PRESS_VALID;
	press = PRESS_VALID;
  8a:	81 e0       	ldi	r24, 0x01	; 1
  8c:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <press>
	//PORTB &= ~(1 << PORTC4);
	
	for (uint8_t i = 0; i < 10; i++) {
  90:	80 e0       	ldi	r24, 0x00	; 0
  92:	1f c0       	rjmp	.+62     	; 0xd2 <btn_debounce+0x48>
 * Reads the level on a pin
 */
static inline uint8_t COLUMN0_get_level()
{
	//return PORTC_get_pin_level(2);
	if (PINC & (1 << PINC2)) {
  94:	96 b1       	in	r25, 0x06	; 6
  96:	29 2f       	mov	r18, r25
  98:	24 70       	andi	r18, 0x04	; 4
  9a:	92 fd       	sbrc	r25, 2
		return 1;
  9c:	21 e0       	ldi	r18, 0x01	; 1
		/* If no button is pressed */
		if ((COLUMN0_get_level() == 1) && (COLUMN1_get_level() == 1) && (COLUMN2_get_level() == 1) ) {
  9e:	21 30       	cpi	r18, 0x01	; 1
  a0:	89 f4       	brne	.+34     	; 0xc4 <btn_debounce+0x3a>
 * Reads the level on a pin
 */
static inline uint8_t COLUMN1_get_level()
{
	//return PORTC_get_pin_level(0);
	if (PINC & (1 << PINC0)) {
  a2:	96 b1       	in	r25, 0x06	; 6
  a4:	39 2f       	mov	r19, r25
  a6:	31 70       	andi	r19, 0x01	; 1
  a8:	90 fd       	sbrc	r25, 0
		return 1;
  aa:	32 2f       	mov	r19, r18
  ac:	31 30       	cpi	r19, 0x01	; 1
  ae:	51 f4       	brne	.+20     	; 0xc4 <btn_debounce+0x3a>
 * Reads the level on a pin
 */
static inline uint8_t COLUMN2_get_level()
{
	//return PORTC_get_pin_level(3);
	if (PINC & (1 << PINC3)) {
  b0:	96 b1       	in	r25, 0x06	; 6
  b2:	29 2f       	mov	r18, r25
  b4:	28 70       	andi	r18, 0x08	; 8
  b6:	93 fd       	sbrc	r25, 3
		return 1;
  b8:	23 2f       	mov	r18, r19
  ba:	21 30       	cpi	r18, 0x01	; 1
  bc:	19 f4       	brne	.+6      	; 0xc4 <btn_debounce+0x3a>
			//three high levels mean no button is being pressed
			//GPIOR0 &= ~PRESS_VALID;
			press = 0x00;
  be:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <press>
			//PORTB |= (1 << PORTB4);
			break;
  c2:	08 95       	ret
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  c4:	ef e3       	ldi	r30, 0x3F	; 63
  c6:	ff e1       	ldi	r31, 0x1F	; 31
  c8:	31 97       	sbiw	r30, 0x01	; 1
  ca:	f1 f7       	brne	.-4      	; 0xc8 <btn_debounce+0x3e>
  cc:	00 c0       	rjmp	.+0      	; 0xce <btn_debounce+0x44>
  ce:	00 00       	nop
	/* GPIOR0 bit 0 (PRESS_VALID) is press validation flag */
	//GPIOR0 |= PRESS_VALID;
	press = PRESS_VALID;
	//PORTB &= ~(1 << PORTC4);
	
	for (uint8_t i = 0; i < 10; i++) {
  d0:	8f 5f       	subi	r24, 0xFF	; 255
  d2:	8a 30       	cpi	r24, 0x0A	; 10
  d4:	f8 f2       	brcs	.-66     	; 0x94 <btn_debounce+0xa>
  d6:	08 95       	ret

000000d8 <twinkle>:
		_delay_ms(2);
	}
}

 void twinkle(uint8_t number) {
	 PORTB |= 0b00001000; //red light
  d8:	95 b1       	in	r25, 0x05	; 5
  da:	98 60       	ori	r25, 0x08	; 8
  dc:	95 b9       	out	0x05, r25	; 5
	 for (uint8_t i = 0; i< number; i++)
  de:	20 e0       	ldi	r18, 0x00	; 0
  e0:	1c c0       	rjmp	.+56     	; 0x11a <twinkle+0x42>
	 {
		 PORTB |= 0b00001000; //red light
  e2:	95 b1       	in	r25, 0x05	; 5
  e4:	98 60       	ori	r25, 0x08	; 8
  e6:	95 b9       	out	0x05, r25	; 5
		 PORTB |= 0b00100000; //(1 << PORTB5);
  e8:	95 b1       	in	r25, 0x05	; 5
  ea:	90 62       	ori	r25, 0x20	; 32
  ec:	95 b9       	out	0x05, r25	; 5
  ee:	3f ef       	ldi	r19, 0xFF	; 255
  f0:	49 e6       	ldi	r20, 0x69	; 105
  f2:	98 e1       	ldi	r25, 0x18	; 24
  f4:	31 50       	subi	r19, 0x01	; 1
  f6:	40 40       	sbci	r20, 0x00	; 0
  f8:	90 40       	sbci	r25, 0x00	; 0
  fa:	e1 f7       	brne	.-8      	; 0xf4 <twinkle+0x1c>
  fc:	00 c0       	rjmp	.+0      	; 0xfe <twinkle+0x26>
  fe:	00 00       	nop
		 _delay_ms(500);
		 PORTB &= 0b11011111;
 100:	95 b1       	in	r25, 0x05	; 5
 102:	9f 7d       	andi	r25, 0xDF	; 223
 104:	95 b9       	out	0x05, r25	; 5
 106:	3f ef       	ldi	r19, 0xFF	; 255
 108:	49 e6       	ldi	r20, 0x69	; 105
 10a:	98 e1       	ldi	r25, 0x18	; 24
 10c:	31 50       	subi	r19, 0x01	; 1
 10e:	40 40       	sbci	r20, 0x00	; 0
 110:	90 40       	sbci	r25, 0x00	; 0
 112:	e1 f7       	brne	.-8      	; 0x10c <twinkle+0x34>
 114:	00 c0       	rjmp	.+0      	; 0x116 <twinkle+0x3e>
 116:	00 00       	nop
	}
}

 void twinkle(uint8_t number) {
	 PORTB |= 0b00001000; //red light
	 for (uint8_t i = 0; i< number; i++)
 118:	2f 5f       	subi	r18, 0xFF	; 255
 11a:	28 17       	cp	r18, r24
 11c:	10 f3       	brcs	.-60     	; 0xe2 <twinkle+0xa>
		 _delay_ms(500);
		 PORTB &= 0b11011111;
		 //PORTB ^= 0b00100000; //(1 << PORTB5);
		 _delay_ms(500);
	 }
	 PORTB &= ~0b00001000; //red light
 11e:	85 b1       	in	r24, 0x05	; 5
 120:	87 7f       	andi	r24, 0xF7	; 247
 122:	85 b9       	out	0x05, r24	; 5
 124:	08 95       	ret

00000126 <main>:
int main(void)
{
	
	int8_t no_key_pressed[3]; 
	no_key_pressed[0] = no_key_pressed[1] = no_key_pressed[2] = 0;
	 press = 0x00;
 126:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <press>
	/* Initializes MCU, drivers and middleware */
	//atmel_start_init();
	DDRB |= 0b00111100; //(1 << PORTB5);
 12a:	84 b1       	in	r24, 0x04	; 4
 12c:	8c 63       	ori	r24, 0x3C	; 60
 12e:	84 b9       	out	0x04, r24	; 4
 */
static inline void ROW0_set_dir(const enum port_dir dir)
{
	//PORTC_set_pin_dir(1, dir);
	if (dir == PORT_DIR_OUT) {
		DDRC |= (1 << PORTC1);
 130:	87 b1       	in	r24, 0x07	; 7
 132:	82 60       	ori	r24, 0x02	; 2
 134:	87 b9       	out	0x07, r24	; 7
{
	//PORTC_set_pin_level(1, level);
	if (level) {
		PORTC |= (1 << PORTC1);
	} else {
		PORTC &= ~(1 << PORTC1);
 136:	88 b1       	in	r24, 0x08	; 8
 138:	8d 7f       	andi	r24, 0xFD	; 253
 13a:	88 b9       	out	0x08, r24	; 8
 */
static inline void ROW1_set_dir(const enum port_dir dir)
{
	//PORTC_set_pin_dir(5, dir);
	if (dir == PORT_DIR_OUT) {
		DDRC |= (1 << PORTC5);
 13c:	87 b1       	in	r24, 0x07	; 7
 13e:	80 62       	ori	r24, 0x20	; 32
 140:	87 b9       	out	0x07, r24	; 7
{
	//PORTC_set_pin_level(5, level);
	if (level) {
		PORTC |= (1 << PORTC5);
	} else {
		PORTC &= ~(1 << PORTC5);
 142:	88 b1       	in	r24, 0x08	; 8
 144:	8f 7d       	andi	r24, 0xDF	; 223
 146:	88 b9       	out	0x08, r24	; 8
 */
static inline void ROW2_set_dir(const enum port_dir dir)
{
	//PORTC_set_pin_dir(4, dir);
	if (dir == PORT_DIR_OUT) {
		DDRC |= (1 << PORTC4);
 148:	87 b1       	in	r24, 0x07	; 7
 14a:	80 61       	ori	r24, 0x10	; 16
 14c:	87 b9       	out	0x07, r24	; 7
{
	//PORTC_set_pin_level(4, level);
	if (level) {
		PORTC |= (1 << PORTC4);
	} else {
		PORTC &= ~(1 << PORTC4);
 14e:	88 b1       	in	r24, 0x08	; 8
 150:	8f 7e       	andi	r24, 0xEF	; 239
 152:	88 b9       	out	0x08, r24	; 8
{
	//PORTC_set_pin_dir(0, dir);
	if (dir == PORT_DIR_OUT) {
		DDRC |= (1 << PORTC0);
	} else if (dir == PORT_DIR_IN) {
		DDRC &= ~(1 << PORTC0);
 154:	87 b1       	in	r24, 0x07	; 7
 156:	8e 7f       	andi	r24, 0xFE	; 254
 158:	87 b9       	out	0x07, r24	; 7
 */
static inline void COLUMN1_set_level(const uint8_t level)
{
	//PORTC_set_pin_level(0, level);
	if (level) {
		PORTC |= (1 << PORTC0);
 15a:	88 b1       	in	r24, 0x08	; 8
 15c:	81 60       	ori	r24, 0x01	; 1
 15e:	88 b9       	out	0x08, r24	; 8
{
	//PORTC_set_pin_dir(2, dir);
	if (dir == PORT_DIR_OUT) {
		DDRC |= (1 << PORTC2);
	} else if (dir == PORT_DIR_IN) {
		DDRC &= ~(1 << PORTC2);
 160:	87 b1       	in	r24, 0x07	; 7
 162:	8b 7f       	andi	r24, 0xFB	; 251
 164:	87 b9       	out	0x07, r24	; 7
 */
static inline void COLUMN0_set_level(const uint8_t level)
{
	//PORTC_set_pin_level(2, level);
	if (level) {
		PORTC |= (1 << PORTC2);
 166:	88 b1       	in	r24, 0x08	; 8
 168:	84 60       	ori	r24, 0x04	; 4
 16a:	88 b9       	out	0x08, r24	; 8
{
	//PORTC_set_pin_dir(3, dir);
	if (dir == PORT_DIR_OUT) {
		DDRC |= (1 << PORTC3);
	} else if (dir == PORT_DIR_IN) {
		DDRC &= ~(1 << PORTC3);
 16c:	87 b1       	in	r24, 0x07	; 7
 16e:	87 7f       	andi	r24, 0xF7	; 247
 170:	87 b9       	out	0x07, r24	; 7
 */
static inline void COLUMN2_set_level(const uint8_t level)
{
	//PORTC_set_pin_level(3, level);
	if (level) {
		PORTC |= (1 << PORTC3);
 172:	88 b1       	in	r24, 0x08	; 8
 174:	88 60       	ori	r24, 0x08	; 8
 176:	88 b9       	out	0x08, r24	; 8
	COLUMN2_set_level(1);
	//COLUMN1_set_pull_mode(PORT_PULL_UP); = COLUMN1_set_level(1); //robi to samo co powy¿ej
	
	
	while (1) {
		key_pressed =0;
 178:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__DATA_REGION_ORIGIN__>
		no_key_pressed[0] = 0;
 17c:	20 e0       	ldi	r18, 0x00	; 0
		no_key_pressed[1] = 0;
 17e:	30 e0       	ldi	r19, 0x00	; 0
		no_key_pressed[2] = 0;
 180:	40 e0       	ldi	r20, 0x00	; 0
{
	//PORTC_set_pin_level(1, level);
	if (level) {
		PORTC |= (1 << PORTC1);
	} else {
		PORTC &= ~(1 << PORTC1);
 182:	88 b1       	in	r24, 0x08	; 8
 184:	8d 7f       	andi	r24, 0xFD	; 253
 186:	88 b9       	out	0x08, r24	; 8
 */
static inline void ROW1_set_level(const uint8_t level)
{
	//PORTC_set_pin_level(5, level);
	if (level) {
		PORTC |= (1 << PORTC5);
 188:	88 b1       	in	r24, 0x08	; 8
 18a:	80 62       	ori	r24, 0x20	; 32
 18c:	88 b9       	out	0x08, r24	; 8
 */
static inline void ROW2_set_level(const uint8_t level)
{
	//PORTC_set_pin_level(4, level);
	if (level) {
		PORTC |= (1 << PORTC4);
 18e:	88 b1       	in	r24, 0x08	; 8
 190:	80 61       	ori	r24, 0x10	; 16
 192:	88 b9       	out	0x08, r24	; 8
 194:	8f e9       	ldi	r24, 0x9F	; 159
 196:	9f e0       	ldi	r25, 0x0F	; 15
 198:	01 97       	sbiw	r24, 0x01	; 1
 19a:	f1 f7       	brne	.-4      	; 0x198 <main+0x72>
 19c:	00 c0       	rjmp	.+0      	; 0x19e <main+0x78>
 19e:	00 00       	nop
 * Reads the level on a pin
 */
static inline uint8_t COLUMN0_get_level()
{
	//return PORTC_get_pin_level(2);
	if (PINC & (1 << PINC2)) {
 1a0:	86 b1       	in	r24, 0x06	; 6
 1a2:	98 2f       	mov	r25, r24
 1a4:	94 70       	andi	r25, 0x04	; 4
 1a6:	82 fd       	sbrc	r24, 2
		return 1;
 1a8:	91 e0       	ldi	r25, 0x01	; 1
		ROW0_set_level(0);
		ROW1_set_level(1);
		ROW2_set_level(1);
		_delay_ms(1);
		if(COLUMN0_get_level() == 0 )  key_pressed = 1;
 1aa:	91 11       	cpse	r25, r1
 1ac:	04 c0       	rjmp	.+8      	; 0x1b6 <main+0x90>
 1ae:	81 e0       	ldi	r24, 0x01	; 1
 1b0:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
 1b4:	17 c0       	rjmp	.+46     	; 0x1e4 <main+0xbe>
 * Reads the level on a pin
 */
static inline uint8_t COLUMN1_get_level()
{
	//return PORTC_get_pin_level(0);
	if (PINC & (1 << PINC0)) {
 1b6:	86 b1       	in	r24, 0x06	; 6
 1b8:	98 2f       	mov	r25, r24
 1ba:	91 70       	andi	r25, 0x01	; 1
 1bc:	80 fd       	sbrc	r24, 0
		return 1;
 1be:	91 e0       	ldi	r25, 0x01	; 1
		else if(COLUMN1_get_level() == 0)  key_pressed = 2;
 1c0:	91 11       	cpse	r25, r1
 1c2:	04 c0       	rjmp	.+8      	; 0x1cc <main+0xa6>
 1c4:	82 e0       	ldi	r24, 0x02	; 2
 1c6:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
 1ca:	0c c0       	rjmp	.+24     	; 0x1e4 <main+0xbe>
 * Reads the level on a pin
 */
static inline uint8_t COLUMN2_get_level()
{
	//return PORTC_get_pin_level(3);
	if (PINC & (1 << PINC3)) {
 1cc:	86 b1       	in	r24, 0x06	; 6
 1ce:	98 2f       	mov	r25, r24
 1d0:	98 70       	andi	r25, 0x08	; 8
 1d2:	83 fd       	sbrc	r24, 3
		return 1;
 1d4:	91 e0       	ldi	r25, 0x01	; 1
		else if(COLUMN2_get_level() == 0)  key_pressed = 3;
 1d6:	91 11       	cpse	r25, r1
 1d8:	04 c0       	rjmp	.+8      	; 0x1e2 <main+0xbc>
 1da:	83 e0       	ldi	r24, 0x03	; 3
 1dc:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
 1e0:	01 c0       	rjmp	.+2      	; 0x1e4 <main+0xbe>
		else no_key_pressed[0] = 1;
 1e2:	21 e0       	ldi	r18, 0x01	; 1
 */
static inline void ROW0_set_level(const uint8_t level)
{
	//PORTC_set_pin_level(1, level);
	if (level) {
		PORTC |= (1 << PORTC1);
 1e4:	88 b1       	in	r24, 0x08	; 8
 1e6:	82 60       	ori	r24, 0x02	; 2
 1e8:	88 b9       	out	0x08, r24	; 8
{
	//PORTC_set_pin_level(5, level);
	if (level) {
		PORTC |= (1 << PORTC5);
	} else {
		PORTC &= ~(1 << PORTC5);
 1ea:	88 b1       	in	r24, 0x08	; 8
 1ec:	8f 7d       	andi	r24, 0xDF	; 223
 1ee:	88 b9       	out	0x08, r24	; 8
 */
static inline void ROW2_set_level(const uint8_t level)
{
	//PORTC_set_pin_level(4, level);
	if (level) {
		PORTC |= (1 << PORTC4);
 1f0:	88 b1       	in	r24, 0x08	; 8
 1f2:	80 61       	ori	r24, 0x10	; 16
 1f4:	88 b9       	out	0x08, r24	; 8
 1f6:	8f e9       	ldi	r24, 0x9F	; 159
 1f8:	9f e0       	ldi	r25, 0x0F	; 15
 1fa:	01 97       	sbiw	r24, 0x01	; 1
 1fc:	f1 f7       	brne	.-4      	; 0x1fa <main+0xd4>
 1fe:	00 c0       	rjmp	.+0      	; 0x200 <main+0xda>
 200:	00 00       	nop
 * Reads the level on a pin
 */
static inline uint8_t COLUMN0_get_level()
{
	//return PORTC_get_pin_level(2);
	if (PINC & (1 << PINC2)) {
 202:	86 b1       	in	r24, 0x06	; 6
 204:	98 2f       	mov	r25, r24
 206:	94 70       	andi	r25, 0x04	; 4
 208:	82 fd       	sbrc	r24, 2
		return 1;
 20a:	91 e0       	ldi	r25, 0x01	; 1
		
		ROW0_set_level(1);
		ROW1_set_level(0);
		ROW2_set_level(1);
		_delay_ms(1);
		if(COLUMN0_get_level() == 0 )  key_pressed = 4;
 20c:	91 11       	cpse	r25, r1
 20e:	04 c0       	rjmp	.+8      	; 0x218 <main+0xf2>
 210:	84 e0       	ldi	r24, 0x04	; 4
 212:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
 216:	17 c0       	rjmp	.+46     	; 0x246 <main+0x120>
 * Reads the level on a pin
 */
static inline uint8_t COLUMN1_get_level()
{
	//return PORTC_get_pin_level(0);
	if (PINC & (1 << PINC0)) {
 218:	86 b1       	in	r24, 0x06	; 6
 21a:	98 2f       	mov	r25, r24
 21c:	91 70       	andi	r25, 0x01	; 1
 21e:	80 fd       	sbrc	r24, 0
		return 1;
 220:	91 e0       	ldi	r25, 0x01	; 1
		else if(COLUMN1_get_level() == 0) key_pressed = 5;
 222:	91 11       	cpse	r25, r1
 224:	04 c0       	rjmp	.+8      	; 0x22e <main+0x108>
 226:	85 e0       	ldi	r24, 0x05	; 5
 228:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
 22c:	0c c0       	rjmp	.+24     	; 0x246 <main+0x120>
 * Reads the level on a pin
 */
static inline uint8_t COLUMN2_get_level()
{
	//return PORTC_get_pin_level(3);
	if (PINC & (1 << PINC3)) {
 22e:	86 b1       	in	r24, 0x06	; 6
 230:	98 2f       	mov	r25, r24
 232:	98 70       	andi	r25, 0x08	; 8
 234:	83 fd       	sbrc	r24, 3
		return 1;
 236:	91 e0       	ldi	r25, 0x01	; 1
		else if(COLUMN2_get_level() == 0)  key_pressed = 6;
 238:	91 11       	cpse	r25, r1
 23a:	04 c0       	rjmp	.+8      	; 0x244 <main+0x11e>
 23c:	86 e0       	ldi	r24, 0x06	; 6
 23e:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
 242:	01 c0       	rjmp	.+2      	; 0x246 <main+0x120>
		else no_key_pressed[1] = 1;
 244:	31 e0       	ldi	r19, 0x01	; 1
 */
static inline void ROW0_set_level(const uint8_t level)
{
	//PORTC_set_pin_level(1, level);
	if (level) {
		PORTC |= (1 << PORTC1);
 246:	88 b1       	in	r24, 0x08	; 8
 248:	82 60       	ori	r24, 0x02	; 2
 24a:	88 b9       	out	0x08, r24	; 8
 */
static inline void ROW1_set_level(const uint8_t level)
{
	//PORTC_set_pin_level(5, level);
	if (level) {
		PORTC |= (1 << PORTC5);
 24c:	88 b1       	in	r24, 0x08	; 8
 24e:	80 62       	ori	r24, 0x20	; 32
 250:	88 b9       	out	0x08, r24	; 8
{
	//PORTC_set_pin_level(4, level);
	if (level) {
		PORTC |= (1 << PORTC4);
	} else {
		PORTC &= ~(1 << PORTC4);
 252:	88 b1       	in	r24, 0x08	; 8
 254:	8f 7e       	andi	r24, 0xEF	; 239
 256:	88 b9       	out	0x08, r24	; 8
 258:	8f e9       	ldi	r24, 0x9F	; 159
 25a:	9f e0       	ldi	r25, 0x0F	; 15
 25c:	01 97       	sbiw	r24, 0x01	; 1
 25e:	f1 f7       	brne	.-4      	; 0x25c <main+0x136>
 260:	00 c0       	rjmp	.+0      	; 0x262 <main+0x13c>
 262:	00 00       	nop
 * Reads the level on a pin
 */
static inline uint8_t COLUMN0_get_level()
{
	//return PORTC_get_pin_level(2);
	if (PINC & (1 << PINC2)) {
 264:	86 b1       	in	r24, 0x06	; 6
 266:	98 2f       	mov	r25, r24
 268:	94 70       	andi	r25, 0x04	; 4
 26a:	82 fd       	sbrc	r24, 2
		return 1;
 26c:	91 e0       	ldi	r25, 0x01	; 1
		
		ROW0_set_level(1);
		ROW1_set_level(1);
		ROW2_set_level(0);
		_delay_ms(1);
		if(COLUMN0_get_level() == 0 )  key_pressed = 7;
 26e:	91 11       	cpse	r25, r1
 270:	04 c0       	rjmp	.+8      	; 0x27a <main+0x154>
 272:	87 e0       	ldi	r24, 0x07	; 7
 274:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
 278:	17 c0       	rjmp	.+46     	; 0x2a8 <main+0x182>
 * Reads the level on a pin
 */
static inline uint8_t COLUMN1_get_level()
{
	//return PORTC_get_pin_level(0);
	if (PINC & (1 << PINC0)) {
 27a:	86 b1       	in	r24, 0x06	; 6
 27c:	98 2f       	mov	r25, r24
 27e:	91 70       	andi	r25, 0x01	; 1
 280:	80 fd       	sbrc	r24, 0
		return 1;
 282:	91 e0       	ldi	r25, 0x01	; 1
		else if(COLUMN1_get_level() == 0) key_pressed = 8;
 284:	91 11       	cpse	r25, r1
 286:	04 c0       	rjmp	.+8      	; 0x290 <main+0x16a>
 288:	88 e0       	ldi	r24, 0x08	; 8
 28a:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
 28e:	0c c0       	rjmp	.+24     	; 0x2a8 <main+0x182>
 * Reads the level on a pin
 */
static inline uint8_t COLUMN2_get_level()
{
	//return PORTC_get_pin_level(3);
	if (PINC & (1 << PINC3)) {
 290:	86 b1       	in	r24, 0x06	; 6
 292:	98 2f       	mov	r25, r24
 294:	98 70       	andi	r25, 0x08	; 8
 296:	83 fd       	sbrc	r24, 3
		return 1;
 298:	91 e0       	ldi	r25, 0x01	; 1
		else if(COLUMN2_get_level() == 0)  key_pressed = 9;
 29a:	91 11       	cpse	r25, r1
 29c:	04 c0       	rjmp	.+8      	; 0x2a6 <main+0x180>
 29e:	89 e0       	ldi	r24, 0x09	; 9
 2a0:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
 2a4:	01 c0       	rjmp	.+2      	; 0x2a8 <main+0x182>
		else no_key_pressed[2] = 1;
 2a6:	41 e0       	ldi	r20, 0x01	; 1
		
		if (no_key_pressed[0] == 1  && no_key_pressed[1] && no_key_pressed[2] ) //zawsze wykonuje ta petle -> dlaczego ten warunek jest zawsze prawdziwy?
 2a8:	21 30       	cpi	r18, 0x01	; 1
 2aa:	41 f4       	brne	.+16     	; 0x2bc <main+0x196>
 2ac:	33 23       	and	r19, r19
 2ae:	31 f0       	breq	.+12     	; 0x2bc <main+0x196>
 2b0:	44 23       	and	r20, r20
 2b2:	21 f0       	breq	.+8      	; 0x2bc <main+0x196>
		{
			PORTB |= 0b00100000;
 2b4:	85 b1       	in	r24, 0x05	; 5
 2b6:	80 62       	ori	r24, 0x20	; 32
 2b8:	85 b9       	out	0x05, r24	; 5
			continue;
 2ba:	5e cf       	rjmp	.-324    	; 0x178 <main+0x52>
{
	//PORTC_set_pin_level(1, level);
	if (level) {
		PORTC |= (1 << PORTC1);
	} else {
		PORTC &= ~(1 << PORTC1);
 2bc:	88 b1       	in	r24, 0x08	; 8
 2be:	8d 7f       	andi	r24, 0xFD	; 253
 2c0:	88 b9       	out	0x08, r24	; 8
{
	//PORTC_set_pin_level(5, level);
	if (level) {
		PORTC |= (1 << PORTC5);
	} else {
		PORTC &= ~(1 << PORTC5);
 2c2:	88 b1       	in	r24, 0x08	; 8
 2c4:	8f 7d       	andi	r24, 0xDF	; 223
 2c6:	88 b9       	out	0x08, r24	; 8
{
	//PORTC_set_pin_level(4, level);
	if (level) {
		PORTC |= (1 << PORTC4);
	} else {
		PORTC &= ~(1 << PORTC4);
 2c8:	88 b1       	in	r24, 0x08	; 8
 2ca:	8f 7e       	andi	r24, 0xEF	; 239
 2cc:	88 b9       	out	0x08, r24	; 8
 2ce:	8f e9       	ldi	r24, 0x9F	; 159
 2d0:	9f e0       	ldi	r25, 0x0F	; 15
 2d2:	01 97       	sbiw	r24, 0x01	; 1
 2d4:	f1 f7       	brne	.-4      	; 0x2d2 <main+0x1ac>
 2d6:	00 c0       	rjmp	.+0      	; 0x2d8 <main+0x1b2>
 2d8:	00 00       	nop
		
			ROW0_set_level(0);
			ROW1_set_level(0);
			ROW2_set_level(0);
			_delay_ms(1);
			btn_debounce();
 2da:	d7 de       	rcall	.-594    	; 0x8a <btn_debounce>
			if (press == PRESS_VALID)
 2dc:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <press>
 2e0:	81 30       	cpi	r24, 0x01	; 1
 2e2:	19 f4       	brne	.+6      	; 0x2ea <main+0x1c4>
			{
				twinkle(key_pressed);
 2e4:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 2e8:	f7 de       	rcall	.-530    	; 0xd8 <twinkle>
				//_delay_ms(500);
			}
		}
		PORTB &= 0b11011111;
 2ea:	85 b1       	in	r24, 0x05	; 5
 2ec:	8f 7d       	andi	r24, 0xDF	; 223
 2ee:	85 b9       	out	0x05, r24	; 5
 2f0:	43 cf       	rjmp	.-378    	; 0x178 <main+0x52>

000002f2 <_exit>:
 2f2:	f8 94       	cli

000002f4 <__stop_program>:
 2f4:	ff cf       	rjmp	.-2      	; 0x2f4 <__stop_program>
