# Sogang_CSE3016
서강대학교 컴퓨터공학실험II 프로젝트(2021-2)
Verilog codes for FPGA, using Vivado.

**Week1**
> Vivado 설치 및 기초 개념

**Week2**
>

**Week3**
>

**Week4**
>

**Week5**
>

**Week6**
>

**Week7**
>

**Week8**
>

**Week9**
>

**Week10**
>

**Week11**
>

**Week12**
>

**Week13**
>

**Week14**
>
