PORT(clock)
PORT(reset)
// PORT(auto_prci_ctrl_domain_tileResetSetter_clock_in_member_allClocks_implicit_clock_clock)
// PORT(auto_prci_ctrl_domain_tileResetSetter_clock_in_member_allClocks_implicit_clock_reset)
// PORT(auto_prci_ctrl_domain_tileResetSetter_clock_in_member_allClocks_subsystem_cbus_0_clock)
// PORT(auto_prci_ctrl_domain_tileResetSetter_clock_in_member_allClocks_subsystem_cbus_0_reset)
// PORT(auto_prci_ctrl_domain_tileResetSetter_clock_in_member_allClocks_subsystem_mbus_0_clock)
// PORT(auto_prci_ctrl_domain_tileResetSetter_clock_in_member_allClocks_subsystem_mbus_0_reset)
// PORT(auto_prci_ctrl_domain_tileResetSetter_clock_in_member_allClocks_subsystem_fbus_0_clock)
// PORT(auto_prci_ctrl_domain_tileResetSetter_clock_in_member_allClocks_subsystem_fbus_0_reset)
// PORT(auto_prci_ctrl_domain_tileResetSetter_clock_in_member_allClocks_subsystem_pbus_0_clock)
// PORT(auto_prci_ctrl_domain_tileResetSetter_clock_in_member_allClocks_subsystem_pbus_0_reset)
// PORT(auto_prci_ctrl_domain_tileResetSetter_clock_in_member_allClocks_subsystem_sbus_1_clock)
// PORT(auto_prci_ctrl_domain_tileResetSetter_clock_in_member_allClocks_subsystem_sbus_1_reset)
// PORT(auto_prci_ctrl_domain_tileResetSetter_clock_in_member_allClocks_subsystem_sbus_0_clock)
// PORT(auto_prci_ctrl_domain_tileResetSetter_clock_in_member_allClocks_subsystem_sbus_0_reset)
// PORT(resetctrl_hartIsInReset_0)
// PORT(debug_clock)
// PORT(debug_reset)
// PORT(debug_systemjtag_jtag_TCK)
// PORT(debug_systemjtag_jtag_TMS)
// PORT(debug_systemjtag_jtag_TDI)
// PORT(debug_systemjtag_reset)
// PORT(debug_systemjtag_mfr_id)
// PORT(debug_systemjtag_part_number)
// PORT(debug_systemjtag_version)
// PORT(debug_dmactiveAck)
PORT(mem_axi4_0_aw_ready)
PORT(mem_axi4_0_w_ready)
PORT(mem_axi4_0_b_valid)
PORT(mem_axi4_0_b_bits_id)
PORT(mem_axi4_0_b_bits_resp)
PORT(mem_axi4_0_ar_ready)
PORT(mem_axi4_0_r_valid)
PORT(mem_axi4_0_r_bits_id)
PORT(mem_axi4_0_r_bits_data)
PORT(mem_axi4_0_r_bits_resp)
PORT(mem_axi4_0_r_bits_last)
// PORT(custom_boot)
// PORT(serial_tl_bits_in_valid)
// PORT(serial_tl_bits_in_bits)
// PORT(serial_tl_bits_out_ready)
// PORT(uart_0_rxd)
// PORT(auto_implicitClockGrouper_out_clock)
// PORT(auto_implicitClockGrouper_out_reset)
// PORT(auto_subsystem_mbus_fixedClockNode_out_clock)
// PORT(auto_subsystem_mbus_fixedClockNode_out_reset)
// PORT(auto_subsystem_cbus_fixedClockNode_out_clock)
// PORT(auto_subsystem_cbus_fixedClockNode_out_reset)
// PORT(debug_systemjtag_jtag_TDO_data)
// PORT(debug_systemjtag_jtag_TDO_driven)
// PORT(debug_ndreset)
// PORT(debug_dmactive)
PORT(mem_axi4_0_aw_valid)
PORT(mem_axi4_0_aw_bits_id)
PORT(mem_axi4_0_aw_bits_addr)
PORT(mem_axi4_0_aw_bits_len)
PORT(mem_axi4_0_aw_bits_size)
PORT(mem_axi4_0_aw_bits_burst)
PORT(mem_axi4_0_aw_bits_lock)
PORT(mem_axi4_0_aw_bits_cache)
PORT(mem_axi4_0_aw_bits_prot)
PORT(mem_axi4_0_aw_bits_qos)
PORT(mem_axi4_0_w_valid)
PORT(mem_axi4_0_w_bits_data)
PORT(mem_axi4_0_w_bits_strb)
PORT(mem_axi4_0_w_bits_last)
PORT(mem_axi4_0_b_ready)
PORT(mem_axi4_0_ar_valid)
PORT(mem_axi4_0_ar_bits_id)
PORT(mem_axi4_0_ar_bits_addr)
PORT(mem_axi4_0_ar_bits_len)
PORT(mem_axi4_0_ar_bits_size)
PORT(mem_axi4_0_ar_bits_burst)
PORT(mem_axi4_0_ar_bits_lock)
PORT(mem_axi4_0_ar_bits_cache)
PORT(mem_axi4_0_ar_bits_prot)
PORT(mem_axi4_0_ar_bits_qos)
PORT(mem_axi4_0_r_ready)
// PORT(serial_tl_clock)
// PORT(serial_tl_bits_in_ready)
// PORT(serial_tl_bits_out_valid)
// PORT(serial_tl_bits_out_bits)
// PORT(uart_0_txd)
#undef PORT
