Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri May 25 15:48:01 2018
| Host         : LAPTOP-88VN4TC1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    65 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              18 |           11 |
| Yes          | No                    | No                     |              28 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+----------------------------+------------------------+------------------+----------------+
|       Clock Signal       |        Enable Signal       |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+--------------------------+----------------------------+------------------------+------------------+----------------+
|  clk1/clk1/inst/clk_out1 |                            | vga1/ltOp              |                1 |              1 |
|  clk1/clk1/inst/clk_out1 |                            | vga1/vsync_i_1_n_0     |                1 |              1 |
| ~clk1/clk1/inst/clk_out1 |                            |                        |                1 |              1 |
|  clk1/clk1/inst/clk_out1 |                            |                        |                1 |              2 |
|  clk1/clk1/inst/clk_out1 | vga1/E[0]                  |                        |                3 |              4 |
| ~clk1/clk1/inst/clk_out1 | image1/addr_ram[3]_i_1_n_0 |                        |                1 |              4 |
| ~clk1/clk1/inst/clk_out1 | vga1/Q[9]                  | image1/SR[0]           |                2 |              4 |
|  clk1/clk1/inst/clk_out1 |                            | vga1/red[3]_i_1__0_n_0 |                3 |              6 |
|  clk1/clk1/inst/clk_out1 |                            | vga1/sel               |                6 |             10 |
|  clk1/clk1/inst/clk_out1 | vga1/sel                   | vga1/clear             |                4 |             10 |
| ~clk1/clk1/inst/clk_out1 | image1/xball[9]_i_1_n_0    |                        |                3 |             10 |
| ~clk1/clk1/inst/clk_out1 | image1/yball[9]_i_1_n_0    |                        |                3 |             10 |
+--------------------------+----------------------------+------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     1 |
| 4      |                     3 |
| 6      |                     1 |
| 10     |                     4 |
+--------+-----------------------+


