<stg><name>Matrix_Vector_Activate_Batch<320u,64u,16u,16u,8u,1u,Slice,Slice,Identity,ap_fixed,16u,6u,1u,ap_uint,ap_uint,FixedPointWeightsSp<16u,ap_int<32>,8u,160u>,DebugThresholdActivation<ap_fixed<16,6,5,3,0>>,ap_resource_dsp></name>


<trans_list>

<trans id="16" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop2:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop2:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %in_r, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop2:2 %reps_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reps

]]></Node>
<StgValue><ssdm name="reps_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop2:3 %empty = shl i32 %reps_read, i32 7

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop2:4 %empty_8 = shl i32 %reps_read, i32 5

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop2:5 %mul = add i32 %empty, i32 %empty_8

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop2:6 %icmp_ln147 = icmp_eq  i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln147"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop2:7 %br_ln147 = br i1 %icmp_ln147, void %.lr.ph.preheader, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
.lr.ph.preheader:0 %empty_9 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="320" op_3_bw="64" op_4_bw="0">
<![CDATA[
.lr.ph.preheader:1 %call_ln0 = call void @Matrix_Vector_Activate_Batch<320u,64u,16u,16u,8u,1u,Slice,Slice,Identity,ap_fixed,16u,6u,1u,ap_uint,ap_uint,FixedPointWeightsSp<16u,ap_int,8u,160u>,DebugThresholdActivation<ap_fixed<16,6,5,3,0>>,ap_resource_dsp>_Pipeline_VITIS_LOOP_147_1, i32 %mul, i320 %in_r, i64 %out_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="320" op_3_bw="64" op_4_bw="0">
<![CDATA[
.lr.ph.preheader:1 %call_ln0 = call void @Matrix_Vector_Activate_Batch<320u,64u,16u,16u,8u,1u,Slice,Slice,Identity,ap_fixed,16u,6u,1u,ap_uint,ap_uint,FixedPointWeightsSp<16u,ap_int,8u,160u>,DebugThresholdActivation<ap_fixed<16,6,5,3,0>>,ap_resource_dsp>_Pipeline_VITIS_LOOP_147_1, i32 %mul, i320 %in_r, i64 %out_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.preheader:2 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0">
<![CDATA[
._crit_edge:0 %ret_ln218 = ret

]]></Node>
<StgValue><ssdm name="ret_ln218"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="18" name="in_r" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="in_r"/></StgValue>
</port>
<port id="19" name="out_r" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="out_r"/></StgValue>
</port>
<port id="20" name="reps" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="reps"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="22" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="21" toId="3">
</dataflow>
<dataflow id="23" from="out_r" to="specinterface_ln0" fromId="19" toId="3">
</dataflow>
<dataflow id="25" from="empty_0" to="specinterface_ln0" fromId="24" toId="3">
</dataflow>
<dataflow id="27" from="StgValue_26" to="specinterface_ln0" fromId="26" toId="3">
</dataflow>
<dataflow id="28" from="StgValue_26" to="specinterface_ln0" fromId="26" toId="3">
</dataflow>
<dataflow id="30" from="empty" to="specinterface_ln0" fromId="29" toId="3">
</dataflow>
<dataflow id="31" from="StgValue_26" to="specinterface_ln0" fromId="26" toId="3">
</dataflow>
<dataflow id="32" from="StgValue_26" to="specinterface_ln0" fromId="26" toId="3">
</dataflow>
<dataflow id="33" from="empty" to="specinterface_ln0" fromId="29" toId="3">
</dataflow>
<dataflow id="34" from="empty" to="specinterface_ln0" fromId="29" toId="3">
</dataflow>
<dataflow id="35" from="empty" to="specinterface_ln0" fromId="29" toId="3">
</dataflow>
<dataflow id="36" from="StgValue_26" to="specinterface_ln0" fromId="26" toId="3">
</dataflow>
<dataflow id="37" from="StgValue_26" to="specinterface_ln0" fromId="26" toId="3">
</dataflow>
<dataflow id="38" from="StgValue_26" to="specinterface_ln0" fromId="26" toId="3">
</dataflow>
<dataflow id="39" from="StgValue_26" to="specinterface_ln0" fromId="26" toId="3">
</dataflow>
<dataflow id="40" from="empty" to="specinterface_ln0" fromId="29" toId="3">
</dataflow>
<dataflow id="41" from="empty" to="specinterface_ln0" fromId="29" toId="3">
</dataflow>
<dataflow id="42" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="21" toId="4">
</dataflow>
<dataflow id="43" from="in_r" to="specinterface_ln0" fromId="18" toId="4">
</dataflow>
<dataflow id="44" from="empty_0" to="specinterface_ln0" fromId="24" toId="4">
</dataflow>
<dataflow id="45" from="StgValue_26" to="specinterface_ln0" fromId="26" toId="4">
</dataflow>
<dataflow id="46" from="StgValue_26" to="specinterface_ln0" fromId="26" toId="4">
</dataflow>
<dataflow id="47" from="empty" to="specinterface_ln0" fromId="29" toId="4">
</dataflow>
<dataflow id="48" from="StgValue_26" to="specinterface_ln0" fromId="26" toId="4">
</dataflow>
<dataflow id="49" from="StgValue_26" to="specinterface_ln0" fromId="26" toId="4">
</dataflow>
<dataflow id="50" from="empty" to="specinterface_ln0" fromId="29" toId="4">
</dataflow>
<dataflow id="51" from="empty" to="specinterface_ln0" fromId="29" toId="4">
</dataflow>
<dataflow id="52" from="empty" to="specinterface_ln0" fromId="29" toId="4">
</dataflow>
<dataflow id="53" from="StgValue_26" to="specinterface_ln0" fromId="26" toId="4">
</dataflow>
<dataflow id="54" from="StgValue_26" to="specinterface_ln0" fromId="26" toId="4">
</dataflow>
<dataflow id="55" from="StgValue_26" to="specinterface_ln0" fromId="26" toId="4">
</dataflow>
<dataflow id="56" from="StgValue_26" to="specinterface_ln0" fromId="26" toId="4">
</dataflow>
<dataflow id="57" from="empty" to="specinterface_ln0" fromId="29" toId="4">
</dataflow>
<dataflow id="58" from="empty" to="specinterface_ln0" fromId="29" toId="4">
</dataflow>
<dataflow id="60" from="_ssdm_op_Read.ap_auto.i32" to="reps_read" fromId="59" toId="5">
</dataflow>
<dataflow id="61" from="reps" to="reps_read" fromId="20" toId="5">
</dataflow>
<dataflow id="62" from="reps_read" to="empty" fromId="5" toId="6">
</dataflow>
<dataflow id="64" from="StgValue_63" to="empty" fromId="63" toId="6">
</dataflow>
<dataflow id="65" from="reps_read" to="empty_8" fromId="5" toId="7">
</dataflow>
<dataflow id="67" from="StgValue_66" to="empty_8" fromId="66" toId="7">
</dataflow>
<dataflow id="68" from="empty" to="mul" fromId="6" toId="8">
</dataflow>
<dataflow id="69" from="empty_8" to="mul" fromId="7" toId="8">
</dataflow>
<dataflow id="70" from="mul" to="icmp_ln147" fromId="8" toId="9">
</dataflow>
<dataflow id="71" from="StgValue_26" to="icmp_ln147" fromId="26" toId="9">
</dataflow>
<dataflow id="72" from="icmp_ln147" to="br_ln147" fromId="9" toId="10">
</dataflow>
<dataflow id="74" from="_ssdm_op_Wait" to="empty_9" fromId="73" toId="11">
</dataflow>
<dataflow id="76" from="Matrix_Vector_Activate_Batch<320u,64u,16u,16u,8u,1u,Slice,Slice,Identity,ap_fixed,16u,6u,1u,ap_uint,ap_uint,FixedPointWeightsSp<16u,ap_int,8u,160u>,DebugThresholdActivation<ap_fixed<16,6,5,3,0>>,ap_resource_dsp>_Pipeline_VITIS_LOOP_147_1" to="call_ln0" fromId="75" toId="12">
</dataflow>
<dataflow id="77" from="mul" to="call_ln0" fromId="8" toId="12">
</dataflow>
<dataflow id="78" from="in_r" to="call_ln0" fromId="18" toId="12">
</dataflow>
<dataflow id="79" from="out_r" to="call_ln0" fromId="19" toId="12">
</dataflow>
<dataflow id="80" from="Matrix_Vector_Activate_Batch<320u,64u,16u,16u,8u,1u,Slice,Slice,Identity,ap_fixed,16u,6u,1u,ap_uint,ap_uint,FixedPointWeightsSp<16u,ap_int,8u,160u>,DebugThresholdActivation<ap_fixed<16,6,5,3,0>>,ap_resource_dsp>_Pipeline_VITIS_LOOP_147_1" to="call_ln0" fromId="75" toId="13">
</dataflow>
<dataflow id="81" from="mul" to="call_ln0" fromId="8" toId="13">
</dataflow>
<dataflow id="82" from="in_r" to="call_ln0" fromId="18" toId="13">
</dataflow>
<dataflow id="83" from="out_r" to="call_ln0" fromId="19" toId="13">
</dataflow>
<dataflow id="84" from="icmp_ln147" to="StgValue_1" fromId="9" toId="1">
</dataflow>
<dataflow id="85" from="icmp_ln147" to="StgValue_2" fromId="9" toId="2">
</dataflow>
</dataflows>


</stg>
