regs:
eax    ebx    ecx    edx    ebp    esp    eps    epc
 ax     bx
 ah al  bh bl

eps:
31 30 ... 3  2  1  0
S  V      B  I  Z  C
S - sign flag
V - overflow flag
B - software interrupt
I - hardware interrupt
Z - zero flag
C - carry flag

1byte instruction:
opcode

multi-bytes instruction:
opcode opnd1 opnd2 ... opndn

opcode:
7  2  1             0
optr  src-indirect  dst-indirect

opnd1:
7                 4   3                 0
src addressing mode   dst addressing mode

addressing mode:
0    1    2    3    4    5    6    7    8    9    A    B    C    D    E     F
eax  ebx  ecx  edx  ebp  esp  eps  ax   bx   al   ah   bl   bh   imm8 imm16 imm32

all addressing modes:
reg <- imm
mov eax/ebx/ecx/edx/ebp/esp/eps/ax/bx/al/ah/bl/bh imm8/imm16/imm32

reg <- reg
mov eax/ebx/ecx/edx/ebp/esp/eps/ax/bx/al/ah/bl/bh eax/ebx/ecx/edx/ebp/esp/eps/ax/bx/al/ah/bl/bh

reg <- [imm]
mov eax/ebx/ecx/edx/ebp/esp/eps/ax/bx/al/ah/bl/bh [imm8/imm16/imm32]

reg <- [reg]
mov eax/ebx/ecx/edx/ebp/esp/eps/ax/bx/al/ah/bl/bh [eax/ebx/ecx/edx/ebp/esp/eps/ax/bx/al/ah/bl/bh]

[imm] <- imm
mov [imm8/imm16/imm32] imm8/imm16/imm32

[imm] <- reg
mov [imm8/imm16/imm32] eax/ebx/ecx/edx/ebp/esp/eps/ax/bx/al/ah/bl/bh

[imm] <- [imm]
mov [imm8/imm16/imm32] [imm8/imm16/imm32]

[imm] <- [reg]
mov [imm8/imm16/imm32] [eax/ebx/ecx/edx/ebp/esp/eps/ax/bx/al/ah/bl/bh]

[reg] <- imm
mov [eax/ebx/ecx/edx/ebp/esp/eps/ax/bx/al/ah/bl/bh] imm8/imm16/imm32

[reg] <- reg
mov [eax/ebx/ecx/edx/ebp/esp/eps/ax/bx/al/ah/bl/bh] eax/ebx/ecx/edx/ebp/esp/eps/ax/bx/al/ah/bl/bh

[reg] <- [imm]
mov [eax/ebx/ecx/edx/ebp/esp/eps/ax/bx/al/ah/bl/bh] [imm8/imm16/imm32]

[reg] <- [reg]
mov [eax/ebx/ecx/edx/ebp/esp/eps/ax/bx/al/ah/bl/bh] [eax/ebx/ecx/edx/ebp/esp/eps/ax/bx/al/ah/bl/bh]

all opcodes:
nop hlt int brk
       (0000 00 00)
       (0000 00 01)
       (0000 00 10)
       (0000 00 11)

cls clv clz clc
       (0000 01 00)
       (0000 01 01)
       (0000 01 10)
       (0000 01 11)

sls slv slz slc
       (0000 10 00)
       (0000 10 01)
       (0000 10 10)
       (0000 10 11)

mov    (0000 11 xx)
add    (0001 00 xx)
adc    (0001 01 xx)
sub    (0001 10 xx)
sbb    (0001 11 xx)
umul imul udiv idiv fadd fsub fmul fdiv and or not xor shl shr rol ror
push pop jmp jz jnz jg jge jl jle jc jnc
iext itof ftoi
lfadd lfsub lfmul lfdiv itolf lftoi ftolf lftof


