<dec f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='720' type='bool llvm::SIInstrInfo::hasVALU32BitEncoding(unsigned int Opcode) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='718'>/// Return true if this 64-bit VALU instruction has a 32-bit encoding.
  /// This function will return false if you pass it a 32-bit instruction.</doc>
<def f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2675' ll='2681' type='bool llvm::SIInstrInfo::hasVALU32BitEncoding(unsigned int Opcode) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2754' u='c' c='_ZNK4llvm11SIInstrInfo9canShrinkERKNS_12MachineInstrERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='700' u='c' c='_ZN12_GLOBAL__N_120SIShrinkInstructions20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='713' u='c' c='_ZN12_GLOBAL__N_120SIShrinkInstructions20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
