// Seed: 3413608256
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd29
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire _id_2;
  input wire id_1;
  always @(-1 or posedge 1);
  wire id_5;
  assign id_4 = -1;
  logic [-1 'h0 : id_2  &&  -1] id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5
  );
endmodule
