
---------- Begin Simulation Statistics ----------
final_tick                               201114575701                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 137834                       # Simulator instruction rate (inst/s)
host_mem_usage                                 672724                       # Number of bytes of host memory used
host_op_rate                                   253916                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   725.51                       # Real time elapsed on the host
host_tick_rate                              277204565                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184218801                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.201115                       # Number of seconds simulated
sim_ticks                                201114575701                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184218801                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.015211                       # CPI: cycles per instruction
system.cpu.discardedOps                          4463                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        84736663                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.331652                       # IPC: instructions per cycle
system.cpu.numCycles                        301521103                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640467     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114702      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     10      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               24      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380904     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218801                       # Class of committed instruction
system.cpu.tickCycles                       216784440                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       328812                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        658081                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1305                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       342988                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          113                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       686103                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            114                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658394                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10650080                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1468                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650263                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648828                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.986526                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2720                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             200                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 21                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              179                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          103                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     85706248                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         85706248                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     85706315                       # number of overall hits
system.cpu.dcache.overall_hits::total        85706315                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       672679                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         672679                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       672683                       # number of overall misses
system.cpu.dcache.overall_misses::total        672683                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 125084254872                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 125084254872                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 125084254872                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 125084254872                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86378927                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86378927                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86378998                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86378998                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007788                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007788                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007788                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007788                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 185949.397665                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 185949.397665                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 185948.291947                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 185948.291947                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       338868                       # number of writebacks
system.cpu.dcache.writebacks::total            338868                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       329809                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       329809                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       329809                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       329809                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       342870                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       342870                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       342872                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       342872                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  58849441349                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  58849441349                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  58849819538                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  58849819538                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003969                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003969                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003969                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003969                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 171637.767518                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 171637.767518                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 171637.869345                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 171637.869345                       # average overall mshr miss latency
system.cpu.dcache.replacements                 342808                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2035078                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2035078                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         7269                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7269                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    195433668                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    195433668                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2042347                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2042347                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003559                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003559                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 26885.908378                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26885.908378                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          128                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          128                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         7141                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7141                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    176833706                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    176833706                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003496                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003496                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24763.157261                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24763.157261                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     83671170                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       83671170                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       665410                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       665410                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 124888821204                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 124888821204                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336580                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336580                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007890                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007890                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 187687.021842                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 187687.021842                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       329681                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       329681                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       335729                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       335729                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  58672607643                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  58672607643                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003981                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003981                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 174761.809802                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 174761.809802                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           67                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            67                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.056338                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.056338                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       378189                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       378189                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.028169                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.028169                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 189094.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 189094.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 201114575701                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.967039                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            86049255                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            342872                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            250.966119                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            423545                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    63.967039                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999485                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999485                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          86721938                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         86721938                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 201114575701                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 201114575701                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 201114575701                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45071499                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086676                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169267                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     31973030                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31973030                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31973030                       # number of overall hits
system.cpu.icache.overall_hits::total        31973030                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          243                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            243                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          243                       # number of overall misses
system.cpu.icache.overall_misses::total           243                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     34187085                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34187085                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     34187085                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34187085                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31973273                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31973273                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31973273                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31973273                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000008                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000008                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 140687.592593                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 140687.592593                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 140687.592593                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 140687.592593                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          180                       # number of writebacks
system.cpu.icache.writebacks::total               180                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          243                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          243                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          243                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          243                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     33862923                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33862923                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     33862923                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33862923                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 139353.592593                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 139353.592593                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 139353.592593                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 139353.592593                       # average overall mshr miss latency
system.cpu.icache.replacements                    180                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31973030                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31973030                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          243                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           243                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     34187085                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34187085                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31973273                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31973273                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 140687.592593                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 140687.592593                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          243                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          243                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     33862923                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33862923                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 139353.592593                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 139353.592593                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 201114575701                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            61.281973                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31973273                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               243                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          131577.255144                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            169418                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    61.281973                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.957531                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.957531                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           63                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          31973516                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         31973516                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 201114575701                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 201114575701                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 201114575701                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 201114575701                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184218801                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   86                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                13773                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13859                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  86                       # number of overall hits
system.l2.overall_hits::.cpu.data               13773                       # number of overall hits
system.l2.overall_hits::total                   13859                       # number of overall hits
system.l2.demand_misses::.cpu.inst                157                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             329099                       # number of demand (read+write) misses
system.l2.demand_misses::total                 329256                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               157                       # number of overall misses
system.l2.overall_misses::.cpu.data            329099                       # number of overall misses
system.l2.overall_misses::total                329256                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     30473896                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  57905857126                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      57936331022                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     30473896                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  57905857126                       # number of overall miss cycles
system.l2.overall_miss_latency::total     57936331022                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              243                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           342872                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               343115                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             243                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          342872                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              343115                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.646091                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.959830                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.959608                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.646091                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.959830                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.959608                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 194101.248408                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 175952.698507                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 175961.352328                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 194101.248408                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 175952.698507                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 175961.352328                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              328508                       # number of writebacks
system.l2.writebacks::total                    328508                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           157                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        329097                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            329254                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          157                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       329097                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           329254                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28323956                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  53369573646                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  53397897602                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28323956                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  53369573646                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  53397897602                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.646091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.959825                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.959602                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.646091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.959825                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.959602                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 180407.363057                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 162169.736114                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 162178.432462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 180407.363057                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 162169.736114                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 162178.432462                       # average overall mshr miss latency
system.l2.replacements                         328781                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       338868                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           338868                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       338868                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       338868                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          161                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              161                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          161                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          161                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              6721                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6721                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          329008                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              329008                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  57886598835                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   57886598835                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        335729                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            335729                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.979981                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.979981                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 175942.830676                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 175942.830676                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       329008                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         329008                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  53351866116                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  53351866116                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.979981                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.979981                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 162159.783701                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 162159.783701                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             86                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 86                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          157                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              157                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     30473896                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     30473896                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          243                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            243                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.646091                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.646091                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 194101.248408                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 194101.248408                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          157                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          157                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28323956                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28323956                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.646091                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.646091                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 180407.363057                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 180407.363057                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          7052                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7052                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           91                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              91                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     19258291                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     19258291                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         7143                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          7143                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.012740                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.012740                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 211629.571429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 211629.571429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           89                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           89                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     17707530                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     17707530                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.012460                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.012460                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 198961.011236                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 198961.011236                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 201114575701                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   507.041249                       # Cycle average of tags in use
system.l2.tags.total_refs                      684794                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    329293                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.079589                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    155000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.119371                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.151911                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       504.769966                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.985879                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990315                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          345                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1698889                       # Number of tag accesses
system.l2.tags.data_accesses                  1698889                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 201114575701                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5256128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5265536.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000410942054                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       164289                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       164290                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5973828                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5091916                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      329254                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     328508                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5268064                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5256128                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     16                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      16.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      38.27                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                        25                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       133                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5268064                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::9                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::10                    0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5256128                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::9                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::10                   0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  329174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  329174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  329175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  329175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  329175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  329175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  329176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  329176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  329176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  329178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 329180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 329180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 329182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 329183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 329183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 329186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                     70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     67                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 164177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 164180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 164189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 164194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 164203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 164207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 164212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 164221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 164226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 164228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 164235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 164242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 164253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 164261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 164268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 164281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 164285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 164286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 164280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 164278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                 164269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                 164266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                 164263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                 164259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                 164257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                 164258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                 164253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                 164247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                 164237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                 164230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                 164223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                 164211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     15                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       164290                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.065543                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.003727                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.585646                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        164282    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        164290                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       164289                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      31.992897                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     31.990336                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.361476                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17            24      0.01%      0.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19            24      0.01%      0.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            37      0.02%      0.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23             7      0.00%      0.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             5      0.00%      0.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             5      0.00%      0.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            18      0.01%      0.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            31      0.02%      0.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33        164125     99.90%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        164289                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               337156096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336392192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1676.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1672.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  201114416955                       # Total gap between requests
system.mem_ctrls.avgGap                     305755.60                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       160768                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336994304                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    336390528                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 799385.123826212133                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 1675633418.539561271667                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1672631269.153344392776                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2512                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5265552                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5256128                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    225738472                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 418630874222                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 5207844133512                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     89864.04                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     79503.70                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks    990813.80                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       160768                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336995328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     337156096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       160768                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       160768                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    336392192                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    336392192                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          157                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       329097                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         329254                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       328508                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        328508                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       799385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data   1675638510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1676437895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       799385                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       799385                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1672639543                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1672639543                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1672639543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       799385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data   1675638510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      3349077438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5268048                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5256102                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       329120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329488                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329312                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       329232                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       329248                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       329296                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       329264                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       328992                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       329104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       329104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       329136                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       329344                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       329376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       329456                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       329152                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       328400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       328592                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       328678                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       328704                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       328544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       328592                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       328592                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       328608                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       328336                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       328320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       328320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       328416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       328496                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       328528                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       328480                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       328496                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            320080712694                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26340240000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       418856612694                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                60758.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           79508.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4938782                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4886380                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            93.75                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.97                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       698986                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   963.602018                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   866.287805                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   225.682512                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        41171      5.89%      5.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           25      0.00%      5.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           18      0.00%      5.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           11      0.00%      5.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           13      0.00%      5.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           15      0.00%      5.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           21      0.00%      5.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        41160      5.89%     11.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       616552     88.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       698986                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             337155072                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          336390528                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1676.432804                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1672.631269                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   26.16                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               13.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              13.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               93.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 201114575701                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      2496001200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1326648510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18809501760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13721840100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 15875536560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  40426436040                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  43184682720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  135840646890                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   675.439094                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 110206617022                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6715540000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  84192418679                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      2494773120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1326003360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18804360960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13714986240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 15875536560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  40408191480                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  43200046560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  135823898280                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   675.355815                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 110247161836                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6715540000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  84151873865                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 201114575701                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                246                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       328508                       # Transaction distribution
system.membus.trans_dist::CleanEvict              161                       # Transaction distribution
system.membus.trans_dist::ReadExReq            329008                       # Transaction distribution
system.membus.trans_dist::ReadExResp           329008                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           246                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       987177                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 987177                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    673548288                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               673548288                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            329279                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  329279    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              329279                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 201114575701                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         21961339768                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        21574744577                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              7386                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       667376                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          180                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4213                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           335729                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          335729                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           243                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         7143                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          666                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1028552                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1029218                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       433152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    698101760                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              698534912                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          328781                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336392192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           671896                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002113                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.045956                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 670477     99.79%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1418      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             671896                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 201114575701                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         7694271213                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5348673                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7546956924                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
