{
  "Top": "main_process",
  "RtlTop": "main_process",
  "RtlPrefix": "",
  "RtlSubPrefix": "main_process_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "i_a11": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<16, 2, AP_TRN, AP_WRAP, 0>",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "i_a11",
          "name": "i_a11",
          "usage": "data",
          "direction": "in"
        }]
    },
    "i_a12": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_fixed<16, 2, AP_TRN, AP_WRAP, 0>",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "i_a12",
          "name": "i_a12",
          "usage": "data",
          "direction": "in"
        }]
    },
    "i_a13": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_fixed<16, 2, AP_TRN, AP_WRAP, 0>",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "i_a13",
          "name": "i_a13",
          "usage": "data",
          "direction": "in"
        }]
    },
    "i_a21": {
      "index": "3",
      "direction": "in",
      "srcType": "ap_fixed<16, 2, AP_TRN, AP_WRAP, 0>",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "i_a21",
          "name": "i_a21",
          "usage": "data",
          "direction": "in"
        }]
    },
    "i_a22": {
      "index": "4",
      "direction": "in",
      "srcType": "ap_fixed<16, 2, AP_TRN, AP_WRAP, 0>",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "i_a22",
          "name": "i_a22",
          "usage": "data",
          "direction": "in"
        }]
    },
    "i_a23": {
      "index": "5",
      "direction": "in",
      "srcType": "ap_fixed<16, 2, AP_TRN, AP_WRAP, 0>",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "i_a23",
          "name": "i_a23",
          "usage": "data",
          "direction": "in"
        }]
    },
    "i_a31": {
      "index": "6",
      "direction": "in",
      "srcType": "ap_fixed<16, 2, AP_TRN, AP_WRAP, 0>",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "i_a31",
          "name": "i_a31",
          "usage": "data",
          "direction": "in"
        }]
    },
    "i_a32": {
      "index": "7",
      "direction": "in",
      "srcType": "ap_fixed<16, 2, AP_TRN, AP_WRAP, 0>",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "i_a32",
          "name": "i_a32",
          "usage": "data",
          "direction": "in"
        }]
    },
    "i_a33": {
      "index": "8",
      "direction": "in",
      "srcType": "ap_fixed<16, 2, AP_TRN, AP_WRAP, 0>",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "i_a33",
          "name": "i_a33",
          "usage": "data",
          "direction": "in"
        }]
    },
    "i_p1": {
      "index": "9",
      "direction": "in",
      "srcType": "ap_fixed<19, 10, AP_TRN, AP_WRAP, 0>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "i_p1",
          "name": "i_p1",
          "usage": "data",
          "direction": "in"
        }]
    },
    "i_p2": {
      "index": "10",
      "direction": "in",
      "srcType": "ap_fixed<19, 10, AP_TRN, AP_WRAP, 0>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "i_p2",
          "name": "i_p2",
          "usage": "data",
          "direction": "in"
        }]
    },
    "i_p3": {
      "index": "11",
      "direction": "in",
      "srcType": "ap_fixed<19, 10, AP_TRN, AP_WRAP, 0>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "i_p3",
          "name": "i_p3",
          "usage": "data",
          "direction": "in"
        }]
    },
    "y_scale": {
      "index": "12",
      "direction": "in",
      "srcType": "ap_ufixed<12, 3, AP_TRN, AP_WRAP, 0>",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "y_scale",
          "name": "y_scale",
          "usage": "data",
          "direction": "in"
        }]
    },
    "z_scale": {
      "index": "13",
      "direction": "in",
      "srcType": "ap_ufixed<12, 3, AP_TRN, AP_WRAP, 0>",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "z_scale",
          "name": "z_scale",
          "usage": "data",
          "direction": "in"
        }]
    },
    "data_stream": {
      "index": "14",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<64>, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "data_stream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output_stream": {
      "index": "15",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<24>, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "output_stream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "main_process"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.5",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "main_process",
    "Version": "1.0",
    "DisplayName": "Main_process",
    "Revision": "2114322208",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_main_process_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/src\/get_index.cpp",
      "..\/..\/..\/src\/get_index.h",
      "..\/..\/..\/src\/main.cpp",
      "..\/..\/..\/src\/main.h",
      "..\/..\/..\/src\/rotate_move.cpp",
      "..\/..\/..\/src\/rotate_move.h",
      "..\/..\/..\/src\/rotate_norm.cpp",
      "..\/..\/..\/src\/rotate_norm.h",
      "..\/..\/..\/src\/triangle.cpp",
      "..\/..\/..\/src\/triangle.h",
      "..\/..\/..\/src\/zbuffer.cpp",
      "..\/..\/..\/src\/zbuffer.h"
    ],
    "Vhdl": [
      "impl\/vhdl\/main_process_dadd_64ns_64ns_64_7_full_dsp_1.vhd",
      "impl\/vhdl\/main_process_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/main_process_mac_muladd_10s_8ns_14ns_18_4_1.vhd",
      "impl\/vhdl\/main_process_mac_muladd_16s_10s_24ns_24_4_1.vhd",
      "impl\/vhdl\/main_process_mac_muladd_16s_10s_24s_24_4_1.vhd",
      "impl\/vhdl\/main_process_mac_muladd_18ns_16s_33s_35_4_1.vhd",
      "impl\/vhdl\/main_process_mac_muladd_18ns_16s_34s_35_4_1.vhd",
      "impl\/vhdl\/main_process_mac_mulsub_16s_16s_28s_28_4_1.vhd",
      "impl\/vhdl\/main_process_main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_abkb.vhd",
      "impl\/vhdl\/main_process_main_process_Pipeline_process_loop.vhd",
      "impl\/vhdl\/main_process_main_process_Pipeline_reset_loop.vhd",
      "impl\/vhdl\/main_process_main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6.vhd",
      "impl\/vhdl\/main_process_main_process_Pipeline_VITIS_LOOP_238_7.vhd",
      "impl\/vhdl\/main_process_main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9.vhd",
      "impl\/vhdl\/main_process_main_process_Pipeline_VITIS_LOOP_253_10.vhd",
      "impl\/vhdl\/main_process_main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12.vhd",
      "impl\/vhdl\/main_process_main_process_Pipeline_VITIS_LOOP_268_13.vhd",
      "impl\/vhdl\/main_process_main_process_Pipeline_VITIS_LOOP_274_14.vhd",
      "impl\/vhdl\/main_process_main_process_Pipeline_write_loop.vhd",
      "impl\/vhdl\/main_process_mul_10s_12ns_22_1_1.vhd",
      "impl\/vhdl\/main_process_mul_16s_10s_24_1_1.vhd",
      "impl\/vhdl\/main_process_mul_16s_16s_28_1_1.vhd",
      "impl\/vhdl\/main_process_mul_18ns_16s_34_1_1.vhd",
      "impl\/vhdl\/main_process_mul_25s_12ns_35_1_1.vhd",
      "impl\/vhdl\/main_process_mul_27s_29ns_55_2_1.vhd",
      "impl\/vhdl\/main_process_mul_28s_30ns_57_2_1.vhd",
      "impl\/vhdl\/main_process_regslice_both.vhd",
      "impl\/vhdl\/main_process_rotate_norm.vhd",
      "impl\/vhdl\/main_process_sitodp_32s_64_6_no_dsp_1.vhd",
      "impl\/vhdl\/main_process_sparsemux_7_2_2_1_1.vhd",
      "impl\/vhdl\/main_process_sparsemux_7_2_8_1_1.vhd",
      "impl\/vhdl\/main_process_sparsemux_9_3_16_1_1.vhd",
      "impl\/vhdl\/main_process_urem_9ns_3ns_2_13_1.vhd",
      "impl\/vhdl\/main_process_zbuffer.vhd",
      "impl\/vhdl\/main_process_zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_RAM_S2PkbM.vhd",
      "impl\/vhdl\/main_process.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/main_process_dadd_64ns_64ns_64_7_full_dsp_1.v",
      "impl\/verilog\/main_process_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/main_process_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/main_process_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/main_process_mac_muladd_10s_8ns_14ns_18_4_1.v",
      "impl\/verilog\/main_process_mac_muladd_16s_10s_24ns_24_4_1.v",
      "impl\/verilog\/main_process_mac_muladd_16s_10s_24s_24_4_1.v",
      "impl\/verilog\/main_process_mac_muladd_18ns_16s_33s_35_4_1.v",
      "impl\/verilog\/main_process_mac_muladd_18ns_16s_34s_35_4_1.v",
      "impl\/verilog\/main_process_mac_mulsub_16s_16s_28s_28_4_1.v",
      "impl\/verilog\/main_process_main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_abkb.dat",
      "impl\/verilog\/main_process_main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_abkb.v",
      "impl\/verilog\/main_process_main_process_Pipeline_process_loop.v",
      "impl\/verilog\/main_process_main_process_Pipeline_reset_loop.v",
      "impl\/verilog\/main_process_main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6.v",
      "impl\/verilog\/main_process_main_process_Pipeline_VITIS_LOOP_238_7.v",
      "impl\/verilog\/main_process_main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9.v",
      "impl\/verilog\/main_process_main_process_Pipeline_VITIS_LOOP_253_10.v",
      "impl\/verilog\/main_process_main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12.v",
      "impl\/verilog\/main_process_main_process_Pipeline_VITIS_LOOP_268_13.v",
      "impl\/verilog\/main_process_main_process_Pipeline_VITIS_LOOP_274_14.v",
      "impl\/verilog\/main_process_main_process_Pipeline_write_loop.v",
      "impl\/verilog\/main_process_mul_10s_12ns_22_1_1.v",
      "impl\/verilog\/main_process_mul_16s_10s_24_1_1.v",
      "impl\/verilog\/main_process_mul_16s_16s_28_1_1.v",
      "impl\/verilog\/main_process_mul_18ns_16s_34_1_1.v",
      "impl\/verilog\/main_process_mul_25s_12ns_35_1_1.v",
      "impl\/verilog\/main_process_mul_27s_29ns_55_2_1.v",
      "impl\/verilog\/main_process_mul_28s_30ns_57_2_1.v",
      "impl\/verilog\/main_process_regslice_both.v",
      "impl\/verilog\/main_process_rotate_norm.v",
      "impl\/verilog\/main_process_sitodp_32s_64_6_no_dsp_1.v",
      "impl\/verilog\/main_process_sparsemux_7_2_2_1_1.v",
      "impl\/verilog\/main_process_sparsemux_7_2_8_1_1.v",
      "impl\/verilog\/main_process_sparsemux_9_3_16_1_1.v",
      "impl\/verilog\/main_process_urem_9ns_3ns_2_13_1.v",
      "impl\/verilog\/main_process_zbuffer.v",
      "impl\/verilog\/main_process_zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_RAM_S2PkbM.dat",
      "impl\/verilog\/main_process_zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_RAM_S2PkbM.v",
      "impl\/verilog\/main_process.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/main_process_dadd_64ns_64ns_64_7_full_dsp_1_ip.tcl",
      "impl\/misc\/main_process_sitodp_32s_64_6_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/main_process.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "main_process_dadd_64ns_64ns_64_7_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name main_process_dadd_64ns_64ns_64_7_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "main_process_sitodp_32s_64_6_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name main_process_sitodp_32s_64_6_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "data_stream:output_stream",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "i_a11": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"i_a11": "DATA"},
      "ports": ["i_a11"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "i_a11"
        }]
    },
    "i_a12": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"i_a12": "DATA"},
      "ports": ["i_a12"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "i_a12"
        }]
    },
    "i_a13": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"i_a13": "DATA"},
      "ports": ["i_a13"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "i_a13"
        }]
    },
    "i_a21": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"i_a21": "DATA"},
      "ports": ["i_a21"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "i_a21"
        }]
    },
    "i_a22": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"i_a22": "DATA"},
      "ports": ["i_a22"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "i_a22"
        }]
    },
    "i_a23": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"i_a23": "DATA"},
      "ports": ["i_a23"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "i_a23"
        }]
    },
    "i_a31": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"i_a31": "DATA"},
      "ports": ["i_a31"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "i_a31"
        }]
    },
    "i_a32": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"i_a32": "DATA"},
      "ports": ["i_a32"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "i_a32"
        }]
    },
    "i_a33": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"i_a33": "DATA"},
      "ports": ["i_a33"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "i_a33"
        }]
    },
    "i_p1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "19",
      "portMap": {"i_p1": "DATA"},
      "ports": ["i_p1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "i_p1"
        }]
    },
    "i_p2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "19",
      "portMap": {"i_p2": "DATA"},
      "ports": ["i_p2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "i_p2"
        }]
    },
    "i_p3": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "19",
      "portMap": {"i_p3": "DATA"},
      "ports": ["i_p3"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "i_p3"
        }]
    },
    "y_scale": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "12",
      "portMap": {"y_scale": "DATA"},
      "ports": ["y_scale"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "y_scale"
        }]
    },
    "z_scale": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "12",
      "portMap": {"z_scale": "DATA"},
      "ports": ["z_scale"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "z_scale"
        }]
    },
    "data_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "64",
      "portPrefix": "data_stream_",
      "ports": [
        "data_stream_TDATA",
        "data_stream_TKEEP",
        "data_stream_TLAST",
        "data_stream_TREADY",
        "data_stream_TSTRB",
        "data_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "data_stream"
        }]
    },
    "output_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "24",
      "portPrefix": "output_stream_",
      "ports": [
        "output_stream_TDATA",
        "output_stream_TKEEP",
        "output_stream_TLAST",
        "output_stream_TREADY",
        "output_stream_TSTRB",
        "output_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "output_stream"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "i_a11": {
      "dir": "in",
      "width": "16"
    },
    "i_a12": {
      "dir": "in",
      "width": "16"
    },
    "i_a13": {
      "dir": "in",
      "width": "16"
    },
    "i_a21": {
      "dir": "in",
      "width": "16"
    },
    "i_a22": {
      "dir": "in",
      "width": "16"
    },
    "i_a23": {
      "dir": "in",
      "width": "16"
    },
    "i_a31": {
      "dir": "in",
      "width": "16"
    },
    "i_a32": {
      "dir": "in",
      "width": "16"
    },
    "i_a33": {
      "dir": "in",
      "width": "16"
    },
    "i_p1": {
      "dir": "in",
      "width": "19"
    },
    "i_p2": {
      "dir": "in",
      "width": "19"
    },
    "i_p3": {
      "dir": "in",
      "width": "19"
    },
    "y_scale": {
      "dir": "in",
      "width": "12"
    },
    "z_scale": {
      "dir": "in",
      "width": "12"
    },
    "data_stream_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "data_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "data_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "data_stream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "data_stream_TKEEP": {
      "dir": "in",
      "width": "8"
    },
    "data_stream_TSTRB": {
      "dir": "in",
      "width": "8"
    },
    "output_stream_TDATA": {
      "dir": "out",
      "width": "24"
    },
    "output_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "output_stream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "output_stream_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_stream_TKEEP": {
      "dir": "out",
      "width": "3"
    },
    "output_stream_TSTRB": {
      "dir": "out",
      "width": "3"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "main_process",
      "BindInstances": "add_ln227_fu_597_p2 main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_U main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_U main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_U main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_U main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_U main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_U main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_U main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_U main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_U zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_U zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_U zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_U zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_U zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_U zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_U zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_U zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_U zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_U",
      "Instances": [
        {
          "ModuleName": "main_process_Pipeline_reset_loop",
          "InstanceName": "grp_main_process_Pipeline_reset_loop_fu_301",
          "BindInstances": "icmp_ln28_fu_280_p2 i_4_fu_286_p2",
          "Instances": [{
              "ModuleName": "zbuffer",
              "InstanceName": "call_ln40_zbuffer_fu_248"
            }]
        },
        {
          "ModuleName": "main_process_Pipeline_process_loop",
          "InstanceName": "grp_main_process_Pipeline_process_loop_fu_341",
          "BindInstances": "mac_muladd_18ns_16s_33s_35_4_1_U97 mul_18ns_16s_34_1_1_U47 mac_muladd_18ns_16s_33s_35_4_1_U97 mac_muladd_18ns_16s_34s_35_4_1_U81 mac_muladd_18ns_16s_34s_35_4_1_U81 mac_muladd_18ns_16s_33s_35_4_1_U97 mac_muladd_18ns_16s_34s_35_4_1_U81 s1_fu_2301_p2 mac_muladd_18ns_16s_33s_35_4_1_U82 mul_18ns_16s_34_1_1_U48 mac_muladd_18ns_16s_33s_35_4_1_U82 mac_muladd_18ns_16s_34s_35_4_1_U83 mac_muladd_18ns_16s_34s_35_4_1_U83 mac_muladd_18ns_16s_33s_35_4_1_U82 mac_muladd_18ns_16s_34s_35_4_1_U83 s2_fu_1210_p2 mac_muladd_18ns_16s_33s_35_4_1_U84 mul_18ns_16s_34_1_1_U49 mac_muladd_18ns_16s_33s_35_4_1_U84 mac_muladd_18ns_16s_34s_35_4_1_U85 mac_muladd_18ns_16s_34s_35_4_1_U85 mac_muladd_18ns_16s_33s_35_4_1_U84 mac_muladd_18ns_16s_34s_35_4_1_U85 s3_fu_1222_p2 mac_muladd_18ns_16s_33s_35_4_1_U98 mul_18ns_16s_34_1_1_U50 mac_muladd_18ns_16s_33s_35_4_1_U98 mac_muladd_18ns_16s_34s_35_4_1_U86 mac_muladd_18ns_16s_34s_35_4_1_U86 mac_muladd_18ns_16s_33s_35_4_1_U98 mac_muladd_18ns_16s_34s_35_4_1_U86 s1_1_fu_2433_p2 mac_muladd_18ns_16s_33s_35_4_1_U87 mul_18ns_16s_34_1_1_U51 mac_muladd_18ns_16s_33s_35_4_1_U87 mac_muladd_18ns_16s_34s_35_4_1_U88 mac_muladd_18ns_16s_34s_35_4_1_U88 mac_muladd_18ns_16s_33s_35_4_1_U87 mac_muladd_18ns_16s_34s_35_4_1_U88 s2_1_fu_1263_p2 mac_muladd_18ns_16s_33s_35_4_1_U89 mul_18ns_16s_34_1_1_U52 mac_muladd_18ns_16s_33s_35_4_1_U89 mac_muladd_18ns_16s_34s_35_4_1_U90 mac_muladd_18ns_16s_34s_35_4_1_U90 mac_muladd_18ns_16s_33s_35_4_1_U89 mac_muladd_18ns_16s_34s_35_4_1_U90 s3_1_fu_1275_p2 mac_muladd_18ns_16s_33s_35_4_1_U99 mul_18ns_16s_34_1_1_U53 mac_muladd_18ns_16s_33s_35_4_1_U99 mac_muladd_18ns_16s_34s_35_4_1_U91 mac_muladd_18ns_16s_34s_35_4_1_U91 mac_muladd_18ns_16s_33s_35_4_1_U99 mac_muladd_18ns_16s_34s_35_4_1_U91 s1_2_fu_2519_p2 mac_muladd_18ns_16s_33s_35_4_1_U92 mul_18ns_16s_34_1_1_U54 mac_muladd_18ns_16s_33s_35_4_1_U92 mac_muladd_18ns_16s_34s_35_4_1_U93 mac_muladd_18ns_16s_34s_35_4_1_U93 mac_muladd_18ns_16s_33s_35_4_1_U92 mac_muladd_18ns_16s_34s_35_4_1_U93 s2_2_fu_1372_p2 mac_muladd_18ns_16s_33s_35_4_1_U94 mul_18ns_16s_34_1_1_U55 mac_muladd_18ns_16s_33s_35_4_1_U94 mac_muladd_18ns_16s_34s_35_4_1_U95 mac_muladd_18ns_16s_34s_35_4_1_U95 mac_muladd_18ns_16s_33s_35_4_1_U94 mac_muladd_18ns_16s_34s_35_4_1_U95 s3_2_fu_1384_p2 mul_25s_12ns_35_1_1_U56 mul_25s_12ns_35_1_1_U58 mul_25s_12ns_35_1_1_U60 mul_25s_12ns_35_1_1_U57 mul_25s_12ns_35_1_1_U59 mul_25s_12ns_35_1_1_U61 mac_muladd_10s_8ns_14ns_18_4_1_U96 mac_muladd_10s_8ns_14ns_18_4_1_U96 icmp_ln147_fu_1606_p2 icmp_ln150_fu_1630_p2 add_ln150_fu_1636_p2 select_ln150_fu_1642_p3 select_ln150_1_fu_1650_p3 select_ln153_fu_1658_p3 or_ln153_fu_1665_p2 color_fu_1670_p3 face_fu_3251_p2 add_ln162_fu_2541_p2 add_ln162_1_fu_2656_p2 mul_27s_29ns_55_2_1_U44 sub_ln162_fu_4287_p2 select_ln162_fu_4302_p3 sub_ln162_1_fu_4308_p2 add_ln163_fu_1520_p2 add_ln163_1_fu_1564_p2 mul_28s_30ns_57_2_1_U45 sub_ln163_fu_1698_p2 select_ln163_fu_1713_p3 sub_ln163_1_fu_1719_p2 select_ln163_1_fu_1725_p3 add_ln164_fu_1532_p2 add_ln164_1_fu_1584_p2 mul_28s_30ns_57_2_1_U46 sub_ln164_fu_1731_p2 select_ln164_fu_1746_p3 sub_ln164_1_fu_1752_p2 select_ln164_1_fu_1758_p3 icmp_ln165_fu_1806_p2 add_ln165_fu_1811_p2 select_ln165_fu_1816_p3 ix_fu_1823_p3 icmp_ln166_fu_1838_p2 add_ln166_fu_1843_p2 select_ln166_fu_1848_p3 iy_fu_1855_p3 sitodp_32s_64_6_no_dsp_1_U43 dadd_64ns_64ns_64_7_full_dsp_1_U42 sub_ln168_fu_2007_p2 select_ln168_fu_2013_p3 icmp_ln168_fu_2021_p2 sub_ln168_1_fu_2027_p2 icmp_ln168_1_fu_2037_p2 add_ln168_fu_2043_p2 sub_ln168_2_fu_2049_p2 select_ln168_1_fu_2055_p3 icmp_ln168_2_fu_2063_p2 icmp_ln168_3_fu_2073_p2 ashr_ln168_fu_2081_p2 select_ln15_4_fu_2090_p3 phi_ln_fu_2160_p6 icmp_ln168_4_fu_2105_p2 shl_ln168_fu_2113_p2 phi_ln_fu_2160_p8 xor_ln168_fu_2126_p2 and_ln168_fu_2131_p2 or_ln168_fu_2136_p2 xor_ln168_1_fu_2140_p2 and_ln168_1_fu_2146_p2 sparsemux_9_3_16_1_1_U64 sitodp_32s_64_6_no_dsp_1_U43 dadd_64ns_64ns_64_7_full_dsp_1_U42 sub_ln169_fu_2229_p2 select_ln169_fu_2235_p3 icmp_ln169_fu_2243_p2 sub_ln169_1_fu_2249_p2 icmp_ln169_1_fu_2259_p2 add_ln169_fu_2265_p2 sub_ln169_2_fu_2271_p2 select_ln169_1_fu_2277_p3 icmp_ln169_2_fu_2285_p2 icmp_ln169_3_fu_2317_p2 ashr_ln169_fu_2325_p2 select_ln15_5_fu_2334_p3 phi_ln15_1_fu_2404_p6 icmp_ln169_4_fu_2349_p2 shl_ln169_fu_2357_p2 phi_ln15_1_fu_2404_p8 xor_ln169_fu_2370_p2 and_ln169_fu_2375_p2 or_ln169_fu_2380_p2 xor_ln169_1_fu_2384_p2 and_ln169_1_fu_2390_p2 sparsemux_9_3_16_1_1_U65 dx1_fu_2449_p2 dy1_fu_2453_p2 dy2_fu_2457_p2 dx2_fu_2461_p2 dx3_fu_2465_p2 dy3_fu_2469_p2 dy4_fu_2473_p2 dx4_fu_2477_p2 dx5_fu_2481_p2 dy5_fu_2485_p2 dy6_fu_2489_p2 dx6_fu_2493_p2 x_minus_ok_fu_1932_p2 xor_ln23_fu_1870_p2 icmp_ln23_fu_1876_p2 x_ok_fu_1882_p2 x_plus_ok_fu_1937_p2 y_minus_ok_fu_1951_p2 xor_ln27_fu_1896_p2 icmp_ln27_fu_1902_p2 y_ok_fu_1908_p2 y_plus_ok_fu_1956_p2 bound_fu_3266_p2 mul_16s_16s_28_1_1_U66 mac_mulsub_16s_16s_28s_28_4_1_U100 mac_mulsub_16s_16s_28s_28_4_1_U100 mul_16s_16s_28_1_1_U67 mac_mulsub_16s_16s_28s_28_4_1_U101 mac_mulsub_16s_16s_28s_28_4_1_U101 mul_16s_16s_28_1_1_U71 mac_mulsub_16s_16s_28s_28_4_1_U102 mac_mulsub_16s_16s_28s_28_4_1_U102 cross1_r2_fu_3279_p2 cross1_r1_fu_4314_p2 cross2_r2_fu_2909_p2 cross2_r1_fu_2914_p2 cross3_r2_fu_3283_p2 cross3_r1_fu_4318_p2 cross1_r3_fu_4322_p2 cross2_r3_fu_2919_p2 cross3_r3_fu_4326_p2 cross1_r4_fu_3288_p2 cross2_r4_fu_2924_p2 cross3_r4_fu_3292_p2 cross1_r6_fu_3297_p2 cross2_r6_fu_2929_p2 cross3_r6_fu_3301_p2 cross1_r8_fu_3306_p2 cross1_r7_fu_4330_p2 cross2_r8_fu_2934_p2 cross2_r7_fu_2939_p2 cross3_r8_fu_3310_p2 cross3_r7_fu_4334_p2 cross1_r9_fu_4338_p2 cross2_r9_fu_2944_p2 cross3_r9_fu_4342_p2 xor_ln85_fu_3329_p2 xor_ln85_1_fu_3334_p2 or_ln85_fu_3339_p2 inside_r5_fu_3345_p2 xor_ln91_fu_4362_p2 xor_ln91_1_fu_4367_p2 or_ln91_fu_4372_p2 inside_r1_fu_4378_p2 xor_ln97_fu_3367_p2 xor_ln97_1_fu_3372_p2 or_ln97_fu_3377_p2 inside_r2_fu_3383_p2 xor_ln104_fu_4400_p2 xor_ln104_1_fu_4405_p2 or_ln104_fu_4410_p2 inside_r3_fu_4416_p2 xor_ln111_fu_3405_p2 xor_ln111_1_fu_3410_p2 or_ln111_fu_3415_p2 inside_r4_fu_3421_p2 xor_ln118_fu_3443_p2 xor_ln118_1_fu_3448_p2 or_ln118_fu_3453_p2 inside_r6_fu_3459_p2 xor_ln125_fu_4438_p2 xor_ln125_1_fu_4443_p2 or_ln125_fu_4448_p2 inside_r7_fu_4454_p2 xor_ln132_fu_3481_p2 xor_ln132_1_fu_3486_p2 or_ln132_fu_3491_p2 inside_r8_fu_3497_p2 xor_ln139_fu_4476_p2 xor_ln139_1_fu_4481_p2 or_ln139_fu_4486_p2 inside_r9_fu_4492_p2 urem_9ns_3ns_2_13_1_U62 urem_9ns_3ns_2_13_1_U63 neighbor_x_fu_2580_p2 sparsemux_7_2_2_1_1_U68 sub_ln23_fu_2691_p2 mul_10s_12ns_22_1_1_U72 sub_ln23_3_fu_3020_p2 select_ln23_fu_3035_p3 sub_ln23_4_fu_3041_p2 internal_x_fu_3047_p3 neighbor_y_fu_2729_p2 sparsemux_7_2_2_1_1_U73 sub_ln32_1_fu_3516_p2 sub_ln35_fu_3059_p2 mul_10s_12ns_22_1_1_U78 sub_ln35_3_fu_3522_p2 select_ln35_fu_3537_p3 sub_ln35_4_fu_3543_p2 internal_y_fu_3549_p3 neighbor_y_2_fu_2754_p2 neighbor_x_2_fu_2605_p2 sparsemux_7_2_2_1_1_U74 sub_ln32_2_fu_3565_p2 add_ln32_fu_3571_p2 sub_ln35_1_fu_3106_p2 mul_10s_12ns_22_1_1_U79 sub_ln35_5_fu_3577_p2 select_ln35_2_fu_3592_p3 sub_ln35_6_fu_3598_p2 internal_y_3_fu_3604_p3 sparsemux_7_2_2_1_1_U75 sub_ln32_3_fu_3620_p2 add_ln32_1_fu_3626_p2 sub_ln35_2_fu_3147_p2 mul_10s_12ns_22_1_1_U80 sub_ln35_7_fu_3632_p2 select_ln35_4_fu_3647_p3 sub_ln35_8_fu_3653_p2 internal_y_4_fu_3659_p3 sparsemux_7_2_2_1_1_U69 sub_ln23_1_fu_2805_p2 mul_10s_12ns_22_1_1_U76 sub_ln23_5_fu_3185_p2 select_ln23_2_fu_3200_p3 sub_ln23_6_fu_3206_p2 x_index_29_fu_3212_p3 add_ln32_2_fu_3668_p2 add_ln32_3_fu_3674_p2 add_ln32_4_fu_3680_p2 sparsemux_7_2_2_1_1_U70 sub_ln23_2_fu_2849_p2 mul_10s_12ns_22_1_1_U77 sub_ln23_7_fu_3218_p2 select_ln23_4_fu_3233_p3 sub_ln23_8_fu_3239_p2 internal_x_2_fu_3245_p3 bram_index_fu_3689_p2 bram_index_1_fu_3695_p2 bram_index_2_fu_3701_p2 icmp_ln37_fu_3707_p2 icmp_ln37_1_fu_3713_p2 icmp_ln37_2_fu_3719_p2 icmp_ln37_3_fu_3725_p2 icmp_ln37_4_fu_3731_p2 icmp_ln37_5_fu_3737_p2 icmp_ln37_6_fu_3743_p2 icmp_ln37_7_fu_3749_p2 or_ln37_fu_3755_p2 or_ln37_1_fu_3761_p2 or_ln37_2_fu_3767_p2 or_ln37_3_fu_3773_p2 or_ln37_4_fu_3779_p2 or_ln37_5_fu_3785_p2 or_ln37_6_fu_3791_p2 x_index_10_fu_4498_p3 x_index_9_fu_4503_p3 x_index_8_fu_4508_p3 x_index_7_fu_4513_p3 x_index_6_fu_4518_p3 x_index_5_fu_4523_p3 x_index_4_fu_4528_p3 x_index_3_fu_4533_p3 x_index_2_fu_4538_p3 icmp_ln37_8_fu_3797_p2 icmp_ln37_9_fu_3803_p2 icmp_ln37_10_fu_3809_p2 icmp_ln37_11_fu_3815_p2 icmp_ln37_12_fu_3821_p2 icmp_ln37_13_fu_3827_p2 icmp_ln37_14_fu_3833_p2 icmp_ln37_15_fu_3839_p2 or_ln37_7_fu_3845_p2 or_ln37_8_fu_3851_p2 or_ln37_9_fu_3857_p2 or_ln37_10_fu_3863_p2 or_ln37_11_fu_3869_p2 or_ln37_12_fu_3875_p2 or_ln37_13_fu_3881_p2 x_index_19_fu_4543_p3 x_index_18_fu_4549_p3 x_index_17_fu_4555_p3 x_index_16_fu_4561_p3 x_index_15_fu_4567_p3 x_index_14_fu_4573_p3 x_index_13_fu_4579_p3 x_index_12_fu_4585_p3 x_index_11_fu_4591_p3 icmp_ln37_16_fu_3887_p2 icmp_ln37_17_fu_3893_p2 icmp_ln37_18_fu_3899_p2 icmp_ln37_19_fu_3905_p2 icmp_ln37_20_fu_3911_p2 icmp_ln37_21_fu_3917_p2 icmp_ln37_22_fu_3923_p2 icmp_ln37_23_fu_3929_p2 or_ln37_14_fu_4597_p2 or_ln37_15_fu_4601_p2 or_ln37_16_fu_4605_p2 or_ln37_17_fu_4611_p2 or_ln37_18_fu_4615_p2 or_ln37_19_fu_4619_p2 or_ln37_20_fu_4625_p2 x_index_28_fu_4631_p3 x_index_27_fu_4638_p3 x_index_26_fu_4644_p3 x_index_25_fu_4650_p3 x_index_24_fu_4656_p3 x_index_23_fu_4662_p3 x_index_22_fu_4668_p3 x_index_21_fu_4674_p3 x_index_20_fu_4680_p3 icmp_ln37_24_fu_3935_p2 icmp_ln37_25_fu_3941_p2 icmp_ln37_26_fu_3947_p2 icmp_ln37_27_fu_3953_p2 icmp_ln37_28_fu_3959_p2 icmp_ln37_29_fu_3965_p2 icmp_ln37_30_fu_3971_p2 icmp_ln37_31_fu_3977_p2 or_ln37_21_fu_4686_p2 or_ln37_22_fu_4690_p2 or_ln37_23_fu_4694_p2 or_ln37_24_fu_4700_p2 or_ln37_25_fu_4704_p2 or_ln37_26_fu_4708_p2 or_ln37_27_fu_4714_p2 x_index_38_fu_4720_p3 x_index_37_fu_4727_p3 x_index_36_fu_4733_p3 x_index_35_fu_4739_p3 x_index_34_fu_4745_p3 x_index_33_fu_4751_p3 x_index_32_fu_4757_p3 x_index_31_fu_4763_p3 x_index_30_fu_4769_p3 icmp_ln37_32_fu_4775_p2 icmp_ln37_33_fu_4780_p2 icmp_ln37_34_fu_4785_p2 icmp_ln37_35_fu_3983_p2 icmp_ln37_36_fu_3989_p2 icmp_ln37_37_fu_3995_p2 icmp_ln37_38_fu_4001_p2 icmp_ln37_39_fu_4790_p2 or_ln37_28_fu_4795_p2 or_ln37_29_fu_4799_p2 or_ln37_30_fu_4803_p2 or_ln37_31_fu_4809_p2 or_ln37_32_fu_4815_p2 or_ln37_33_fu_4821_p2 or_ln37_34_fu_4827_p2 x_index_47_fu_4833_p3 x_index_46_fu_4840_p3 x_index_45_fu_4847_p3 x_index_44_fu_4853_p3 x_index_43_fu_4859_p3 x_index_42_fu_4865_p3 x_index_41_fu_4871_p3 x_index_40_fu_4878_p3 x_index_39_fu_4885_p3 icmp_ln37_40_fu_4892_p2 icmp_ln37_41_fu_4897_p2 icmp_ln37_42_fu_4902_p2 icmp_ln37_43_fu_4007_p2 icmp_ln37_44_fu_4013_p2 icmp_ln37_45_fu_4019_p2 icmp_ln37_46_fu_4025_p2 icmp_ln37_47_fu_4907_p2 or_ln37_35_fu_4912_p2 or_ln37_36_fu_4916_p2 or_ln37_37_fu_4920_p2 or_ln37_38_fu_4926_p2 or_ln37_39_fu_4932_p2 or_ln37_40_fu_4938_p2 or_ln37_41_fu_4944_p2 x_index_fu_4950_p3 x_index_57_fu_4957_p3 x_index_58_fu_4964_p3 x_index_59_fu_4970_p3 x_index_60_fu_4976_p3 x_index_61_fu_4982_p3 x_index_62_fu_4988_p3 x_index_63_fu_4995_p3 x_index_64_fu_5002_p3 icmp_ln38_fu_4031_p2 icmp_ln38_1_fu_4037_p2 icmp_ln38_2_fu_4043_p2 icmp_ln38_3_fu_4049_p2 icmp_ln38_4_fu_4055_p2 icmp_ln38_5_fu_4061_p2 icmp_ln38_6_fu_4067_p2 icmp_ln38_7_fu_4073_p2 or_ln38_fu_4079_p2 or_ln38_1_fu_4085_p2 or_ln38_2_fu_4091_p2 or_ln38_3_fu_4097_p2 or_ln38_4_fu_4103_p2 or_ln38_5_fu_4109_p2 or_ln38_6_fu_4115_p2 y_index_10_fu_5009_p3 y_index_9_fu_5014_p3 y_index_8_fu_5019_p3 y_index_7_fu_5024_p3 y_index_6_fu_5029_p3 y_index_5_fu_5034_p3 y_index_4_fu_5039_p3 y_index_3_fu_5044_p3 y_index_2_fu_5049_p3 icmp_ln38_8_fu_4121_p2 icmp_ln38_9_fu_4127_p2 icmp_ln38_10_fu_4133_p2 icmp_ln38_11_fu_4139_p2 icmp_ln38_12_fu_4145_p2 icmp_ln38_13_fu_4151_p2 icmp_ln38_14_fu_4157_p2 icmp_ln38_15_fu_4163_p2 or_ln38_7_fu_4169_p2 or_ln38_8_fu_4175_p2 or_ln38_9_fu_4181_p2 or_ln38_10_fu_4187_p2 or_ln38_11_fu_4193_p2 or_ln38_12_fu_4199_p2 or_ln38_13_fu_4205_p2 y_index_20_fu_5054_p3 y_index_19_fu_5060_p3 y_index_18_fu_5066_p3 y_index_17_fu_5072_p3 y_index_16_fu_5078_p3 y_index_15_fu_5084_p3 y_index_14_fu_5090_p3 y_index_13_fu_5096_p3 y_index_12_fu_5102_p3 y_index_29_fu_5108_p3 y_index_28_fu_5114_p3 y_index_27_fu_5120_p3 y_index_26_fu_5126_p3 y_index_25_fu_5132_p3 y_index_24_fu_5138_p3 y_index_23_fu_5144_p3 y_index_22_fu_5150_p3 y_index_21_fu_5156_p3 y_index_38_fu_5162_p3 y_index_37_fu_5168_p3 y_index_36_fu_5174_p3 y_index_35_fu_5180_p3 y_index_34_fu_5186_p3 y_index_33_fu_5192_p3 y_index_32_fu_5198_p3 y_index_31_fu_5204_p3 y_index_30_fu_5210_p3 y_index_47_fu_5216_p3 y_index_46_fu_5223_p3 y_index_45_fu_5229_p3 y_index_44_fu_5235_p3 y_index_43_fu_5241_p3 y_index_42_fu_5247_p3 y_index_41_fu_5253_p3 y_index_40_fu_5259_p3 y_index_39_fu_5265_p3 y_index_56_fu_5271_p3 y_index_55_fu_5278_p3 y_index_54_fu_5284_p3 y_index_53_fu_5290_p3 y_index_52_fu_5296_p3 y_index_51_fu_5302_p3 y_index_50_fu_5308_p3 y_index_49_fu_5314_p3 y_index_48_fu_5320_p3 y_index_65_fu_5326_p3 y_index_64_fu_5333_p3 y_index_63_fu_5340_p3 y_index_62_fu_5346_p3 y_index_61_fu_5352_p3 y_index_60_fu_5358_p3 y_index_59_fu_5364_p3 y_index_58_fu_5371_p3 y_index_57_fu_5378_p3 y_index_fu_5385_p3 y_index_75_fu_5392_p3 y_index_76_fu_5399_p3 y_index_77_fu_5405_p3 y_index_78_fu_5411_p3 y_index_79_fu_5417_p3 y_index_80_fu_5423_p3 y_index_81_fu_5430_p3 y_index_82_fu_5437_p3 valid_index_8_cast_cast_cast_cast_fu_5444_p3 valid_index_7_cast_cast_cast_cast_fu_5451_p3 valid_index_6_cast_cast_cast_cast_fu_5458_p3 valid_index_5_cast_cast_cast_cast_fu_5465_p3 valid_index_4_cast_cast_cast_cast_fu_5472_p3 valid_index_3_cast_cast_cast_cast_fu_5479_p3 valid_index_2_cast_cast_cast_cast_fu_5486_p3 select_ln186_fu_5493_p3 select_ln186_cast_cast_fu_5500_p3 valid_index_fu_5507_p3 valid_index_9_fu_5514_p3 valid_index_15_cast_fu_5521_p3 empty_45_fu_5528_p2 valid_index_8_fu_5532_p3 valid_index_14_cast_fu_5540_p3 empty_46_fu_5547_p2 valid_index_7_fu_5551_p3 valid_index_13_cast_fu_5559_p3 empty_47_fu_5566_p2 valid_index_6_fu_5570_p3 valid_index_12_cast_fu_5578_p3 empty_48_fu_5585_p2 valid_index_5_fu_5589_p3 valid_index_11_cast_fu_5597_p3 empty_49_fu_5604_p2 valid_index_4_fu_5608_p3 valid_index_10_cast_fu_5616_p3 empty_50_fu_5623_p2 valid_index_3_fu_5627_p3 valid_index_9_cast_fu_5635_p3 empty_51_fu_5642_p2 valid_index_2_fu_5646_p3 valid_index_8_cast_fu_5654_p3 empty_52_fu_5661_p2 valid_index_1_fu_5665_p3 valid_index_10_fu_5673_p3 valid_index_19_fu_5680_p3 valid_index_33_fu_5688_p3 empty_53_fu_5695_p2 valid_index_18_fu_5699_p3 valid_index_32_fu_5707_p3 empty_54_fu_5714_p2 valid_index_17_fu_5718_p3 valid_index_31_fu_5726_p3 empty_55_fu_5733_p2 valid_index_16_fu_5737_p3 valid_index_30_fu_5745_p3 empty_56_fu_5752_p2 valid_index_15_fu_5756_p3 valid_index_29_fu_5764_p3 empty_57_fu_5771_p2 valid_index_14_fu_5775_p3 valid_index_28_fu_5783_p3 empty_58_fu_5790_p2 valid_index_13_fu_5794_p3 valid_index_27_fu_5802_p3 empty_59_fu_5809_p2 valid_index_12_fu_5813_p3 valid_index_26_fu_5821_p3 empty_60_fu_5828_p2 valid_index_11_fu_5832_p3 valid_index_20_fu_5840_p3 valid_index_37_fu_5848_p3 valid_index_51_fu_5860_p3 empty_61_fu_5868_p2 valid_index_36_fu_5873_p3 valid_index_50_fu_5885_p3 empty_62_fu_5892_p2 valid_index_35_fu_5896_p3 valid_index_49_fu_5908_p3 empty_63_fu_5915_p2 valid_index_34_fu_5919_p3 valid_index_48_fu_5931_p3 empty_64_fu_5938_p2 valid_index_25_fu_5942_p3 valid_index_47_fu_5954_p3 empty_65_fu_5961_p2 valid_index_24_fu_5965_p3 valid_index_46_fu_5977_p3 empty_66_fu_5985_p2 valid_index_23_fu_5990_p3 valid_index_45_fu_6002_p3 empty_67_fu_6010_p2 valid_index_22_fu_6015_p3 select_ln186_1_fu_6027_p3 or_ln186_fu_6035_p2 valid_index_21_fu_6040_p3 valid_index_53_fu_6052_p3 valid_index_52_fu_6060_p3 valid_index_44_fu_6068_p3 valid_index_43_fu_6075_p3 valid_index_42_fu_6082_p3 valid_index_41_fu_6089_p3 valid_index_40_fu_6096_p3 valid_index_39_fu_6104_p3 valid_index_38_fu_6112_p3 z_in_fu_6140_p3 and_ln195_9_fu_6147_p2 and_ln195_10_fu_6151_p2 and_ln195_fu_6156_p2 and_ln195_11_fu_4211_p2 and_ln195_12_fu_4215_p2 and_ln195_1_fu_4221_p2 and_ln195_13_fu_6162_p2 and_ln195_14_fu_6166_p2 and_ln195_2_fu_6171_p2 and_ln195_15_fu_4227_p2 and_ln195_16_fu_4231_p2 and_ln195_3_fu_4237_p2 and_ln195_17_fu_4243_p2 and_ln195_4_fu_4249_p2 and_ln195_18_fu_4255_p2 and_ln195_19_fu_4259_p2 and_ln195_5_fu_4265_p2 and_ln195_20_fu_6177_p2 and_ln195_21_fu_6181_p2 and_ln195_6_fu_6186_p2 and_ln195_22_fu_4271_p2 and_ln195_23_fu_4275_p2 and_ln195_7_fu_4281_p2 and_ln195_24_fu_6192_p2 and_ln195_25_fu_6196_p2 and_ln195_8_fu_6201_p2 icmp_ln41_fu_6449_p2 icmp_ln41_1_fu_6454_p2 icmp_ln41_2_fu_6459_p2 icmp_ln41_3_fu_6464_p2 icmp_ln41_4_fu_6469_p2 icmp_ln41_5_fu_6474_p2 icmp_ln41_6_fu_6479_p2 icmp_ln41_7_fu_6484_p2 icmp_ln41_8_fu_6489_p2",
          "Instances": [{
              "ModuleName": "rotate_norm",
              "InstanceName": "grp_rotate_norm_fu_906",
              "BindInstances": "mac_muladd_16s_10s_24s_24_4_1_U31 mul_16s_10s_24_1_1_U30 mac_muladd_16s_10s_24s_24_4_1_U31 mac_muladd_16s_10s_24ns_24_4_1_U32 mac_muladd_16s_10s_24ns_24_4_1_U32"
            }]
        },
        {
          "ModuleName": "main_process_Pipeline_write_loop",
          "InstanceName": "grp_main_process_Pipeline_write_loop_fu_422",
          "BindInstances": "icmp_ln222_fu_84_p2 i_2_fu_90_p2"
        },
        {
          "ModuleName": "main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6",
          "InstanceName": "grp_main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6_fu_434",
          "BindInstances": "icmp_ln228_fu_196_p2 add_ln228_1_fu_202_p2 add_ln228_fu_219_p2 icmp_ln229_fu_225_p2 select_ln228_fu_231_p3 select_ln228_1_fu_239_p3 first_iter_0_fu_251_p2 sparsemux_7_2_8_1_1_U164 add_ln229_fu_271_p2"
        },
        {
          "ModuleName": "main_process_Pipeline_VITIS_LOOP_274_14",
          "InstanceName": "grp_main_process_Pipeline_VITIS_LOOP_274_14_fu_453",
          "BindInstances": "icmp_ln274_fu_84_p2 i_5_fu_90_p2"
        },
        {
          "ModuleName": "main_process_Pipeline_VITIS_LOOP_238_7",
          "InstanceName": "grp_main_process_Pipeline_VITIS_LOOP_238_7_fu_465",
          "BindInstances": "icmp_ln238_fu_84_p2 i_10_fu_90_p2"
        },
        {
          "ModuleName": "main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9",
          "InstanceName": "grp_main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9_fu_477",
          "BindInstances": "icmp_ln243_fu_196_p2 add_ln243_1_fu_202_p2 add_ln243_fu_219_p2 icmp_ln244_fu_225_p2 select_ln243_fu_231_p3 select_ln243_1_fu_239_p3 first_iter_1_fu_251_p2 sparsemux_7_2_8_1_1_U178 add_ln244_fu_271_p2"
        },
        {
          "ModuleName": "main_process_Pipeline_VITIS_LOOP_253_10",
          "InstanceName": "grp_main_process_Pipeline_VITIS_LOOP_253_10_fu_496",
          "BindInstances": "icmp_ln253_fu_84_p2 i_9_fu_90_p2"
        },
        {
          "ModuleName": "main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12",
          "InstanceName": "grp_main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12_fu_508",
          "BindInstances": "icmp_ln258_fu_196_p2 add_ln258_1_fu_202_p2 add_ln258_fu_219_p2 icmp_ln259_fu_225_p2 select_ln258_fu_231_p3 select_ln258_1_fu_239_p3 first_iter_2_fu_251_p2 sparsemux_7_2_8_1_1_U191 add_ln259_fu_271_p2"
        },
        {
          "ModuleName": "main_process_Pipeline_VITIS_LOOP_268_13",
          "InstanceName": "grp_main_process_Pipeline_VITIS_LOOP_268_13_fu_527",
          "BindInstances": "icmp_ln268_fu_84_p2 i_7_fu_90_p2"
        }
      ]
    },
    "Info": {
      "zbuffer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "main_process_Pipeline_reset_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "rotate_norm": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "main_process_Pipeline_process_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "main_process_Pipeline_write_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "main_process_Pipeline_VITIS_LOOP_238_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "main_process_Pipeline_VITIS_LOOP_253_10": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "main_process_Pipeline_VITIS_LOOP_268_13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "main_process_Pipeline_VITIS_LOOP_274_14": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "main_process": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "zbuffer": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.50",
          "Estimate": "3.254"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "0",
          "AVAIL_FF": "106400",
          "UTIL_FF": "0",
          "LUT": "0",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "main_process_Pipeline_reset_loop": {
        "Latency": {
          "LatencyBest": "16386",
          "LatencyAvg": "16386",
          "LatencyWorst": "16386",
          "PipelineII": "16385",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.50",
          "Estimate": "6.787"
        },
        "Loops": [{
            "Name": "reset_loop",
            "TripCount": "16384",
            "Latency": "16384",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "17",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "70",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "rotate_norm": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "3",
          "PipelineDepth": "5",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.50",
          "Estimate": "5.580"
        },
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "81",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "46",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "main_process_Pipeline_process_loop": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.50",
          "Estimate": "7.443"
        },
        "Loops": [{
            "Name": "process_loop",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "3",
            "PipelineDepth": "38"
          }],
        "Area": {
          "DSP": "64",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "29",
          "FF": "6838",
          "AVAIL_FF": "106400",
          "UTIL_FF": "6",
          "LUT": "9519",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "17",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "main_process_Pipeline_write_loop": {
        "Latency": {
          "LatencyBest": "30850",
          "LatencyAvg": "30850",
          "LatencyWorst": "30850",
          "PipelineII": "30849",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.50",
          "Estimate": "5.120"
        },
        "Loops": [{
            "Name": "write_loop",
            "TripCount": "30848",
            "Latency": "30848",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "18",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "91",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6": {
        "Latency": {
          "LatencyBest": "388",
          "LatencyAvg": "388",
          "LatencyWorst": "388",
          "PipelineII": "385",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.50",
          "Estimate": "6.417"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_228_5_VITIS_LOOP_229_6",
            "TripCount": "384",
            "Latency": "386",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "55",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "161",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "main_process_Pipeline_VITIS_LOOP_238_7": {
        "Latency": {
          "LatencyBest": "258",
          "LatencyAvg": "258",
          "LatencyWorst": "258",
          "PipelineII": "257",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.50",
          "Estimate": "4.999"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_238_7",
            "TripCount": "256",
            "Latency": "256",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "78",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9": {
        "Latency": {
          "LatencyBest": "388",
          "LatencyAvg": "388",
          "LatencyWorst": "388",
          "PipelineII": "385",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.50",
          "Estimate": "6.417"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_243_8_VITIS_LOOP_244_9",
            "TripCount": "384",
            "Latency": "386",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "55",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "161",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "main_process_Pipeline_VITIS_LOOP_253_10": {
        "Latency": {
          "LatencyBest": "258",
          "LatencyAvg": "258",
          "LatencyWorst": "258",
          "PipelineII": "257",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.50",
          "Estimate": "4.999"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_253_10",
            "TripCount": "256",
            "Latency": "256",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "78",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12": {
        "Latency": {
          "LatencyBest": "388",
          "LatencyAvg": "388",
          "LatencyWorst": "388",
          "PipelineII": "385",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.50",
          "Estimate": "6.417"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_258_11_VITIS_LOOP_259_12",
            "TripCount": "384",
            "Latency": "386",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "55",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "161",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "main_process_Pipeline_VITIS_LOOP_268_13": {
        "Latency": {
          "LatencyBest": "258",
          "LatencyAvg": "258",
          "LatencyWorst": "258",
          "PipelineII": "257",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.50",
          "Estimate": "4.999"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_268_13",
            "TripCount": "256",
            "Latency": "256",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "78",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "main_process_Pipeline_VITIS_LOOP_274_14": {
        "Latency": {
          "LatencyBest": "30593",
          "LatencyAvg": "30593",
          "LatencyWorst": "30593",
          "PipelineII": "30592",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.50",
          "Estimate": "5.120"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_274_14",
            "TripCount": "30591",
            "Latency": "30591",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "18",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "91",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "main_process": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.50",
          "Estimate": "7.443"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_227_4",
            "TripCount": "128",
            "Latency": "250240",
            "PipelineII": "",
            "PipelineDepth": "1955"
          }],
        "Area": {
          "BRAM_18K": "234",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "83",
          "DSP": "64",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "29",
          "FF": "7205",
          "AVAIL_FF": "106400",
          "UTIL_FF": "6",
          "LUT": "12110",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "22",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-10-27 17:28:02 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
