{"vcs1":{"timestamp_begin":1751078996.713527938, "rt":0.31, "ut":0.20, "st":0.07}}
{"vcselab":{"timestamp_begin":1751078997.092337440, "rt":0.21, "ut":0.11, "st":0.07}}
{"link":{"timestamp_begin":1751078997.352329505, "rt":0.09, "ut":0.05, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1751078996.394816122}
{"VCS_COMP_START_TIME": 1751078996.394816122}
{"VCS_COMP_END_TIME": 1751078997.726351672}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/10ps"}
{"vcs1": {"peak_mem": 2906552}}
{"stitch_vcselab": {"peak_mem": 2906592}}
