--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\programming\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml register8.twx register8.ncd -o register8.twr
register8.pcf

Design file:              register8.ncd
Physical constraint file: register8.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
clk_en      |   -0.393(R)|      FAST  |    3.202(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<0>  |   -0.358(R)|      FAST  |    2.471(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<1>  |   -0.355(R)|      FAST  |    2.467(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<2>  |   -0.332(R)|      FAST  |    2.445(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<3>  |   -0.348(R)|      FAST  |    2.458(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<4>  |   -0.331(R)|      FAST  |    2.444(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<5>  |   -0.327(R)|      FAST  |    2.436(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<6>  |   -0.348(R)|      FAST  |    2.460(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<7>  |   -0.321(R)|      FAST  |    2.429(R)|      SLOW  |clk_BUFGP         |   0.000|
reset       |   -0.244(R)|      FAST  |    2.526(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
data_out<0> |         6.374(R)|      SLOW  |         2.790(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<1> |         6.384(R)|      SLOW  |         2.801(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<2> |         6.396(R)|      SLOW  |         2.812(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<3> |         6.379(R)|      SLOW  |         2.799(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<4> |         6.399(R)|      SLOW  |         2.815(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<5> |         6.396(R)|      SLOW  |         2.816(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<6> |         6.377(R)|      SLOW  |         2.794(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<7> |         6.396(R)|      SLOW  |         2.817(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+


Analysis completed Mon May 18 14:11:57 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 408 MB



