// Seed: 1851839025
module module_0;
endmodule
module module_1 #(
    parameter id_1 = 32'd19,
    parameter id_4 = 32'd99
) (
    input  tri   id_0,
    input  tri0  _id_1,
    input  wand  id_2,
    input  tri0  id_3,
    input  uwire _id_4,
    input  tri0  id_5,
    output wor   id_6,
    output wire  id_7
);
  logic [id_4 : id_1] id_9[1 'b0 : 1];
  module_0 modCall_1 ();
  wire id_10 = id_7++;
endmodule
module module_2 #(
    parameter id_6 = 32'd10
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  module_0 modCall_1 ();
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire _id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire [-1 : id_6] id_18;
  assign id_15 = id_16;
endmodule
