
2023D.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013b4c  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000027e8  08013df0  08013df0  00014df0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080165d8  080165d8  000175d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  080165e0  080165e0  000175e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080165e8  080165e8  000175e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000006c4  24000000  080165ec  00018000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ARM.__at_0x30000000 00004000  240006e0  08016cb0  000186e0  2**5
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          00010620  240046e0  0801acb0  0001c6e0  2**3
                  ALLOC
  9 ._user_heap_stack 00004000  24014d00  0801acb0  0001cd00  2**0
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  0001c6e0  2**0
                  CONTENTS, READONLY
 11 .debug_info   00023b36  00000000  00000000  0001c70e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00004461  00000000  00000000  00040244  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00001a58  00000000  00000000  000446a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 0000147e  00000000  00000000  00046100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0003d353  00000000  00000000  0004757e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0002601d  00000000  00000000  000848d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0017b9b5  00000000  00000000  000aa8ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000086  00000000  00000000  002262a3  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000087b8  00000000  00000000  0022632c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 00000056  00000000  00000000  0022eae4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240046e0 	.word	0x240046e0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08013dd4 	.word	0x08013dd4

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240046e4 	.word	0x240046e4
 80002dc:	08013dd4 	.word	0x08013dd4

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80003a4:	f000 bac6 	b.w	8000934 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f962 	bl	8000678 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__muldc3>:
 80003c0:	ee20 5b02 	vmul.f64	d5, d0, d2
 80003c4:	ee21 4b03 	vmul.f64	d4, d1, d3
 80003c8:	ee35 7b44 	vsub.f64	d7, d5, d4
 80003cc:	eeb4 7b47 	vcmp.f64	d7, d7
 80003d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80003d4:	ed2d 8b0a 	vpush	{d8-d12}
 80003d8:	ee20 9b03 	vmul.f64	d9, d0, d3
 80003dc:	ee22 8b01 	vmul.f64	d8, d2, d1
 80003e0:	ee39 6b08 	vadd.f64	d6, d9, d8
 80003e4:	d606      	bvs.n	80003f4 <__muldc3+0x34>
 80003e6:	eeb0 0b47 	vmov.f64	d0, d7
 80003ea:	eeb0 1b46 	vmov.f64	d1, d6
 80003ee:	ecbd 8b0a 	vpop	{d8-d12}
 80003f2:	4770      	bx	lr
 80003f4:	eeb4 6b46 	vcmp.f64	d6, d6
 80003f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80003fc:	d7f3      	bvc.n	80003e6 <__muldc3+0x26>
 80003fe:	eeb0 bbc0 	vabs.f64	d11, d0
 8000402:	eeb0 cbc1 	vabs.f64	d12, d1
 8000406:	ed9f ab94 	vldr	d10, [pc, #592]	@ 8000658 <__muldc3+0x298>
 800040a:	eeb4 bb4a 	vcmp.f64	d11, d10
 800040e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000412:	f300 809d 	bgt.w	8000550 <__muldc3+0x190>
 8000416:	eeb4 cb4a 	vcmp.f64	d12, d10
 800041a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800041e:	f300 8097 	bgt.w	8000550 <__muldc3+0x190>
 8000422:	2300      	movs	r3, #0
 8000424:	ed9f ab8c 	vldr	d10, [pc, #560]	@ 8000658 <__muldc3+0x298>
 8000428:	eeb0 bbc2 	vabs.f64	d11, d2
 800042c:	eeb0 cbc3 	vabs.f64	d12, d3
 8000430:	eeb4 bb4a 	vcmp.f64	d11, d10
 8000434:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000438:	dc48      	bgt.n	80004cc <__muldc3+0x10c>
 800043a:	eeb4 cb4a 	vcmp.f64	d12, d10
 800043e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000442:	dc43      	bgt.n	80004cc <__muldc3+0x10c>
 8000444:	bb9b      	cbnz	r3, 80004ae <__muldc3+0xee>
 8000446:	eeb0 5bc5 	vabs.f64	d5, d5
 800044a:	eeb4 5b4a 	vcmp.f64	d5, d10
 800044e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000452:	dc14      	bgt.n	800047e <__muldc3+0xbe>
 8000454:	eeb0 4bc4 	vabs.f64	d4, d4
 8000458:	eeb4 4b4a 	vcmp.f64	d4, d10
 800045c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000460:	dc0d      	bgt.n	800047e <__muldc3+0xbe>
 8000462:	eeb0 9bc9 	vabs.f64	d9, d9
 8000466:	eeb4 9b4a 	vcmp.f64	d9, d10
 800046a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800046e:	dc06      	bgt.n	800047e <__muldc3+0xbe>
 8000470:	eeb0 8bc8 	vabs.f64	d8, d8
 8000474:	eeb4 8b4a 	vcmp.f64	d8, d10
 8000478:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800047c:	ddb3      	ble.n	80003e6 <__muldc3+0x26>
 800047e:	eeb4 0b40 	vcmp.f64	d0, d0
 8000482:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000486:	f180 80dc 	bvs.w	8000642 <__muldc3+0x282>
 800048a:	eeb4 1b41 	vcmp.f64	d1, d1
 800048e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000492:	f180 80cc 	bvs.w	800062e <__muldc3+0x26e>
 8000496:	eeb4 2b42 	vcmp.f64	d2, d2
 800049a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800049e:	f180 80bc 	bvs.w	800061a <__muldc3+0x25a>
 80004a2:	eeb4 3b43 	vcmp.f64	d3, d3
 80004a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80004aa:	f180 80ac 	bvs.w	8000606 <__muldc3+0x246>
 80004ae:	ee23 7b41 	vnmul.f64	d7, d3, d1
 80004b2:	ee21 1b02 	vmul.f64	d1, d1, d2
 80004b6:	ed9f 6b6a 	vldr	d6, [pc, #424]	@ 8000660 <__muldc3+0x2a0>
 80004ba:	eea0 7b02 	vfma.f64	d7, d0, d2
 80004be:	eea0 1b03 	vfma.f64	d1, d0, d3
 80004c2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80004c6:	ee21 6b06 	vmul.f64	d6, d1, d6
 80004ca:	e78c      	b.n	80003e6 <__muldc3+0x26>
 80004cc:	ed9f 7b62 	vldr	d7, [pc, #392]	@ 8000658 <__muldc3+0x298>
 80004d0:	eeb4 bb47 	vcmp.f64	d11, d7
 80004d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80004d8:	bfcc      	ite	gt
 80004da:	2301      	movgt	r3, #1
 80004dc:	2300      	movle	r3, #0
 80004de:	ed9f 6b5e 	vldr	d6, [pc, #376]	@ 8000658 <__muldc3+0x298>
 80004e2:	ee07 3a10 	vmov	s14, r3
 80004e6:	eeb4 cb46 	vcmp.f64	d12, d6
 80004ea:	ee12 3a90 	vmov	r3, s5
 80004ee:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	eeb0 7bc7 	vabs.f64	d7, d7
 80004f8:	bfb8      	it	lt
 80004fa:	eeb1 7b47 	vneglt.f64	d7, d7
 80004fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000502:	bfcc      	ite	gt
 8000504:	2301      	movgt	r3, #1
 8000506:	2300      	movle	r3, #0
 8000508:	eeb0 2b47 	vmov.f64	d2, d7
 800050c:	ee07 3a10 	vmov	s14, r3
 8000510:	eeb4 0b40 	vcmp.f64	d0, d0
 8000514:	ee13 3a90 	vmov	r3, s7
 8000518:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 800051c:	2b00      	cmp	r3, #0
 800051e:	eeb0 7bc7 	vabs.f64	d7, d7
 8000522:	bfb8      	it	lt
 8000524:	eeb1 7b47 	vneglt.f64	d7, d7
 8000528:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800052c:	eeb0 3b47 	vmov.f64	d3, d7
 8000530:	d655      	bvs.n	80005de <__muldc3+0x21e>
 8000532:	eeb4 1b41 	vcmp.f64	d1, d1
 8000536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800053a:	d7b8      	bvc.n	80004ae <__muldc3+0xee>
 800053c:	ed9f 6b4a 	vldr	d6, [pc, #296]	@ 8000668 <__muldc3+0x2a8>
 8000540:	ed9f 7b4b 	vldr	d7, [pc, #300]	@ 8000670 <__muldc3+0x2b0>
 8000544:	ee11 3a90 	vmov	r3, s3
 8000548:	2b00      	cmp	r3, #0
 800054a:	fe26 1b07 	vselge.f64	d1, d6, d7
 800054e:	e7ae      	b.n	80004ae <__muldc3+0xee>
 8000550:	ed9f ab41 	vldr	d10, [pc, #260]	@ 8000658 <__muldc3+0x298>
 8000554:	eeb4 bb4a 	vcmp.f64	d11, d10
 8000558:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800055c:	bfcc      	ite	gt
 800055e:	2301      	movgt	r3, #1
 8000560:	2300      	movle	r3, #0
 8000562:	ee0a 3a10 	vmov	s20, r3
 8000566:	ee10 3a90 	vmov	r3, s1
 800056a:	eeb8 abca 	vcvt.f64.s32	d10, s20
 800056e:	2b00      	cmp	r3, #0
 8000570:	eeb0 abca 	vabs.f64	d10, d10
 8000574:	bfb8      	it	lt
 8000576:	eeb1 ab4a 	vneglt.f64	d10, d10
 800057a:	eeb0 0b4a 	vmov.f64	d0, d10
 800057e:	ed9f ab36 	vldr	d10, [pc, #216]	@ 8000658 <__muldc3+0x298>
 8000582:	eeb4 cb4a 	vcmp.f64	d12, d10
 8000586:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800058a:	bfcc      	ite	gt
 800058c:	2301      	movgt	r3, #1
 800058e:	2300      	movle	r3, #0
 8000590:	ee0a 3a10 	vmov	s20, r3
 8000594:	eeb4 2b42 	vcmp.f64	d2, d2
 8000598:	ee11 3a90 	vmov	r3, s3
 800059c:	eeb8 abca 	vcvt.f64.s32	d10, s20
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	eeb0 abca 	vabs.f64	d10, d10
 80005a6:	bfb8      	it	lt
 80005a8:	eeb1 ab4a 	vneglt.f64	d10, d10
 80005ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005b0:	eeb0 1b4a 	vmov.f64	d1, d10
 80005b4:	d61d      	bvs.n	80005f2 <__muldc3+0x232>
 80005b6:	eeb4 3b43 	vcmp.f64	d3, d3
 80005ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005be:	bf78      	it	vc
 80005c0:	2301      	movvc	r3, #1
 80005c2:	f5ff af2f 	bvc.w	8000424 <__muldc3+0x64>
 80005c6:	ee13 3a90 	vmov	r3, s7
 80005ca:	ed9f ab29 	vldr	d10, [pc, #164]	@ 8000670 <__muldc3+0x2b0>
 80005ce:	ed9f 3b26 	vldr	d3, [pc, #152]	@ 8000668 <__muldc3+0x2a8>
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	f04f 0301 	mov.w	r3, #1
 80005d8:	fe23 3b0a 	vselge.f64	d3, d3, d10
 80005dc:	e722      	b.n	8000424 <__muldc3+0x64>
 80005de:	ed9f 6b22 	vldr	d6, [pc, #136]	@ 8000668 <__muldc3+0x2a8>
 80005e2:	ed9f 7b23 	vldr	d7, [pc, #140]	@ 8000670 <__muldc3+0x2b0>
 80005e6:	ee10 3a90 	vmov	r3, s1
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	fe26 0b07 	vselge.f64	d0, d6, d7
 80005f0:	e79f      	b.n	8000532 <__muldc3+0x172>
 80005f2:	ee12 3a90 	vmov	r3, s5
 80005f6:	ed9f ab1e 	vldr	d10, [pc, #120]	@ 8000670 <__muldc3+0x2b0>
 80005fa:	ed9f 2b1b 	vldr	d2, [pc, #108]	@ 8000668 <__muldc3+0x2a8>
 80005fe:	2b00      	cmp	r3, #0
 8000600:	fe22 2b0a 	vselge.f64	d2, d2, d10
 8000604:	e7d7      	b.n	80005b6 <__muldc3+0x1f6>
 8000606:	ed9f 6b18 	vldr	d6, [pc, #96]	@ 8000668 <__muldc3+0x2a8>
 800060a:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 8000670 <__muldc3+0x2b0>
 800060e:	ee13 3a90 	vmov	r3, s7
 8000612:	2b00      	cmp	r3, #0
 8000614:	fe26 3b07 	vselge.f64	d3, d6, d7
 8000618:	e749      	b.n	80004ae <__muldc3+0xee>
 800061a:	ed9f 6b13 	vldr	d6, [pc, #76]	@ 8000668 <__muldc3+0x2a8>
 800061e:	ed9f 7b14 	vldr	d7, [pc, #80]	@ 8000670 <__muldc3+0x2b0>
 8000622:	ee12 3a90 	vmov	r3, s5
 8000626:	2b00      	cmp	r3, #0
 8000628:	fe26 2b07 	vselge.f64	d2, d6, d7
 800062c:	e739      	b.n	80004a2 <__muldc3+0xe2>
 800062e:	ed9f 6b0e 	vldr	d6, [pc, #56]	@ 8000668 <__muldc3+0x2a8>
 8000632:	ed9f 7b0f 	vldr	d7, [pc, #60]	@ 8000670 <__muldc3+0x2b0>
 8000636:	ee11 3a90 	vmov	r3, s3
 800063a:	2b00      	cmp	r3, #0
 800063c:	fe26 1b07 	vselge.f64	d1, d6, d7
 8000640:	e729      	b.n	8000496 <__muldc3+0xd6>
 8000642:	ed9f 6b09 	vldr	d6, [pc, #36]	@ 8000668 <__muldc3+0x2a8>
 8000646:	ed9f 7b0a 	vldr	d7, [pc, #40]	@ 8000670 <__muldc3+0x2b0>
 800064a:	ee10 3a90 	vmov	r3, s1
 800064e:	2b00      	cmp	r3, #0
 8000650:	fe26 0b07 	vselge.f64	d0, d6, d7
 8000654:	e719      	b.n	800048a <__muldc3+0xca>
 8000656:	bf00      	nop
 8000658:	ffffffff 	.word	0xffffffff
 800065c:	7fefffff 	.word	0x7fefffff
 8000660:	00000000 	.word	0x00000000
 8000664:	7ff00000 	.word	0x7ff00000
	...
 8000674:	80000000 	.word	0x80000000

08000678 <__udivmoddi4>:
 8000678:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800067c:	9d08      	ldr	r5, [sp, #32]
 800067e:	460c      	mov	r4, r1
 8000680:	2b00      	cmp	r3, #0
 8000682:	d14e      	bne.n	8000722 <__udivmoddi4+0xaa>
 8000684:	4694      	mov	ip, r2
 8000686:	458c      	cmp	ip, r1
 8000688:	4686      	mov	lr, r0
 800068a:	fab2 f282 	clz	r2, r2
 800068e:	d962      	bls.n	8000756 <__udivmoddi4+0xde>
 8000690:	b14a      	cbz	r2, 80006a6 <__udivmoddi4+0x2e>
 8000692:	f1c2 0320 	rsb	r3, r2, #32
 8000696:	4091      	lsls	r1, r2
 8000698:	fa20 f303 	lsr.w	r3, r0, r3
 800069c:	fa0c fc02 	lsl.w	ip, ip, r2
 80006a0:	4319      	orrs	r1, r3
 80006a2:	fa00 fe02 	lsl.w	lr, r0, r2
 80006a6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80006aa:	fa1f f68c 	uxth.w	r6, ip
 80006ae:	fbb1 f4f7 	udiv	r4, r1, r7
 80006b2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80006b6:	fb07 1114 	mls	r1, r7, r4, r1
 80006ba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80006be:	fb04 f106 	mul.w	r1, r4, r6
 80006c2:	4299      	cmp	r1, r3
 80006c4:	d90a      	bls.n	80006dc <__udivmoddi4+0x64>
 80006c6:	eb1c 0303 	adds.w	r3, ip, r3
 80006ca:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 80006ce:	f080 8112 	bcs.w	80008f6 <__udivmoddi4+0x27e>
 80006d2:	4299      	cmp	r1, r3
 80006d4:	f240 810f 	bls.w	80008f6 <__udivmoddi4+0x27e>
 80006d8:	3c02      	subs	r4, #2
 80006da:	4463      	add	r3, ip
 80006dc:	1a59      	subs	r1, r3, r1
 80006de:	fa1f f38e 	uxth.w	r3, lr
 80006e2:	fbb1 f0f7 	udiv	r0, r1, r7
 80006e6:	fb07 1110 	mls	r1, r7, r0, r1
 80006ea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80006ee:	fb00 f606 	mul.w	r6, r0, r6
 80006f2:	429e      	cmp	r6, r3
 80006f4:	d90a      	bls.n	800070c <__udivmoddi4+0x94>
 80006f6:	eb1c 0303 	adds.w	r3, ip, r3
 80006fa:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 80006fe:	f080 80fc 	bcs.w	80008fa <__udivmoddi4+0x282>
 8000702:	429e      	cmp	r6, r3
 8000704:	f240 80f9 	bls.w	80008fa <__udivmoddi4+0x282>
 8000708:	4463      	add	r3, ip
 800070a:	3802      	subs	r0, #2
 800070c:	1b9b      	subs	r3, r3, r6
 800070e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000712:	2100      	movs	r1, #0
 8000714:	b11d      	cbz	r5, 800071e <__udivmoddi4+0xa6>
 8000716:	40d3      	lsrs	r3, r2
 8000718:	2200      	movs	r2, #0
 800071a:	e9c5 3200 	strd	r3, r2, [r5]
 800071e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000722:	428b      	cmp	r3, r1
 8000724:	d905      	bls.n	8000732 <__udivmoddi4+0xba>
 8000726:	b10d      	cbz	r5, 800072c <__udivmoddi4+0xb4>
 8000728:	e9c5 0100 	strd	r0, r1, [r5]
 800072c:	2100      	movs	r1, #0
 800072e:	4608      	mov	r0, r1
 8000730:	e7f5      	b.n	800071e <__udivmoddi4+0xa6>
 8000732:	fab3 f183 	clz	r1, r3
 8000736:	2900      	cmp	r1, #0
 8000738:	d146      	bne.n	80007c8 <__udivmoddi4+0x150>
 800073a:	42a3      	cmp	r3, r4
 800073c:	d302      	bcc.n	8000744 <__udivmoddi4+0xcc>
 800073e:	4290      	cmp	r0, r2
 8000740:	f0c0 80f0 	bcc.w	8000924 <__udivmoddi4+0x2ac>
 8000744:	1a86      	subs	r6, r0, r2
 8000746:	eb64 0303 	sbc.w	r3, r4, r3
 800074a:	2001      	movs	r0, #1
 800074c:	2d00      	cmp	r5, #0
 800074e:	d0e6      	beq.n	800071e <__udivmoddi4+0xa6>
 8000750:	e9c5 6300 	strd	r6, r3, [r5]
 8000754:	e7e3      	b.n	800071e <__udivmoddi4+0xa6>
 8000756:	2a00      	cmp	r2, #0
 8000758:	f040 8090 	bne.w	800087c <__udivmoddi4+0x204>
 800075c:	eba1 040c 	sub.w	r4, r1, ip
 8000760:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000764:	fa1f f78c 	uxth.w	r7, ip
 8000768:	2101      	movs	r1, #1
 800076a:	fbb4 f6f8 	udiv	r6, r4, r8
 800076e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000772:	fb08 4416 	mls	r4, r8, r6, r4
 8000776:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800077a:	fb07 f006 	mul.w	r0, r7, r6
 800077e:	4298      	cmp	r0, r3
 8000780:	d908      	bls.n	8000794 <__udivmoddi4+0x11c>
 8000782:	eb1c 0303 	adds.w	r3, ip, r3
 8000786:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 800078a:	d202      	bcs.n	8000792 <__udivmoddi4+0x11a>
 800078c:	4298      	cmp	r0, r3
 800078e:	f200 80cd 	bhi.w	800092c <__udivmoddi4+0x2b4>
 8000792:	4626      	mov	r6, r4
 8000794:	1a1c      	subs	r4, r3, r0
 8000796:	fa1f f38e 	uxth.w	r3, lr
 800079a:	fbb4 f0f8 	udiv	r0, r4, r8
 800079e:	fb08 4410 	mls	r4, r8, r0, r4
 80007a2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80007a6:	fb00 f707 	mul.w	r7, r0, r7
 80007aa:	429f      	cmp	r7, r3
 80007ac:	d908      	bls.n	80007c0 <__udivmoddi4+0x148>
 80007ae:	eb1c 0303 	adds.w	r3, ip, r3
 80007b2:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80007b6:	d202      	bcs.n	80007be <__udivmoddi4+0x146>
 80007b8:	429f      	cmp	r7, r3
 80007ba:	f200 80b0 	bhi.w	800091e <__udivmoddi4+0x2a6>
 80007be:	4620      	mov	r0, r4
 80007c0:	1bdb      	subs	r3, r3, r7
 80007c2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80007c6:	e7a5      	b.n	8000714 <__udivmoddi4+0x9c>
 80007c8:	f1c1 0620 	rsb	r6, r1, #32
 80007cc:	408b      	lsls	r3, r1
 80007ce:	fa22 f706 	lsr.w	r7, r2, r6
 80007d2:	431f      	orrs	r7, r3
 80007d4:	fa20 fc06 	lsr.w	ip, r0, r6
 80007d8:	fa04 f301 	lsl.w	r3, r4, r1
 80007dc:	ea43 030c 	orr.w	r3, r3, ip
 80007e0:	40f4      	lsrs	r4, r6
 80007e2:	fa00 f801 	lsl.w	r8, r0, r1
 80007e6:	0c38      	lsrs	r0, r7, #16
 80007e8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80007ec:	fbb4 fef0 	udiv	lr, r4, r0
 80007f0:	fa1f fc87 	uxth.w	ip, r7
 80007f4:	fb00 441e 	mls	r4, r0, lr, r4
 80007f8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80007fc:	fb0e f90c 	mul.w	r9, lr, ip
 8000800:	45a1      	cmp	r9, r4
 8000802:	fa02 f201 	lsl.w	r2, r2, r1
 8000806:	d90a      	bls.n	800081e <__udivmoddi4+0x1a6>
 8000808:	193c      	adds	r4, r7, r4
 800080a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 800080e:	f080 8084 	bcs.w	800091a <__udivmoddi4+0x2a2>
 8000812:	45a1      	cmp	r9, r4
 8000814:	f240 8081 	bls.w	800091a <__udivmoddi4+0x2a2>
 8000818:	f1ae 0e02 	sub.w	lr, lr, #2
 800081c:	443c      	add	r4, r7
 800081e:	eba4 0409 	sub.w	r4, r4, r9
 8000822:	fa1f f983 	uxth.w	r9, r3
 8000826:	fbb4 f3f0 	udiv	r3, r4, r0
 800082a:	fb00 4413 	mls	r4, r0, r3, r4
 800082e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000832:	fb03 fc0c 	mul.w	ip, r3, ip
 8000836:	45a4      	cmp	ip, r4
 8000838:	d907      	bls.n	800084a <__udivmoddi4+0x1d2>
 800083a:	193c      	adds	r4, r7, r4
 800083c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000840:	d267      	bcs.n	8000912 <__udivmoddi4+0x29a>
 8000842:	45a4      	cmp	ip, r4
 8000844:	d965      	bls.n	8000912 <__udivmoddi4+0x29a>
 8000846:	3b02      	subs	r3, #2
 8000848:	443c      	add	r4, r7
 800084a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800084e:	fba0 9302 	umull	r9, r3, r0, r2
 8000852:	eba4 040c 	sub.w	r4, r4, ip
 8000856:	429c      	cmp	r4, r3
 8000858:	46ce      	mov	lr, r9
 800085a:	469c      	mov	ip, r3
 800085c:	d351      	bcc.n	8000902 <__udivmoddi4+0x28a>
 800085e:	d04e      	beq.n	80008fe <__udivmoddi4+0x286>
 8000860:	b155      	cbz	r5, 8000878 <__udivmoddi4+0x200>
 8000862:	ebb8 030e 	subs.w	r3, r8, lr
 8000866:	eb64 040c 	sbc.w	r4, r4, ip
 800086a:	fa04 f606 	lsl.w	r6, r4, r6
 800086e:	40cb      	lsrs	r3, r1
 8000870:	431e      	orrs	r6, r3
 8000872:	40cc      	lsrs	r4, r1
 8000874:	e9c5 6400 	strd	r6, r4, [r5]
 8000878:	2100      	movs	r1, #0
 800087a:	e750      	b.n	800071e <__udivmoddi4+0xa6>
 800087c:	f1c2 0320 	rsb	r3, r2, #32
 8000880:	fa20 f103 	lsr.w	r1, r0, r3
 8000884:	fa0c fc02 	lsl.w	ip, ip, r2
 8000888:	fa24 f303 	lsr.w	r3, r4, r3
 800088c:	4094      	lsls	r4, r2
 800088e:	430c      	orrs	r4, r1
 8000890:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000894:	fa00 fe02 	lsl.w	lr, r0, r2
 8000898:	fa1f f78c 	uxth.w	r7, ip
 800089c:	fbb3 f0f8 	udiv	r0, r3, r8
 80008a0:	fb08 3110 	mls	r1, r8, r0, r3
 80008a4:	0c23      	lsrs	r3, r4, #16
 80008a6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80008aa:	fb00 f107 	mul.w	r1, r0, r7
 80008ae:	4299      	cmp	r1, r3
 80008b0:	d908      	bls.n	80008c4 <__udivmoddi4+0x24c>
 80008b2:	eb1c 0303 	adds.w	r3, ip, r3
 80008b6:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 80008ba:	d22c      	bcs.n	8000916 <__udivmoddi4+0x29e>
 80008bc:	4299      	cmp	r1, r3
 80008be:	d92a      	bls.n	8000916 <__udivmoddi4+0x29e>
 80008c0:	3802      	subs	r0, #2
 80008c2:	4463      	add	r3, ip
 80008c4:	1a5b      	subs	r3, r3, r1
 80008c6:	b2a4      	uxth	r4, r4
 80008c8:	fbb3 f1f8 	udiv	r1, r3, r8
 80008cc:	fb08 3311 	mls	r3, r8, r1, r3
 80008d0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80008d4:	fb01 f307 	mul.w	r3, r1, r7
 80008d8:	42a3      	cmp	r3, r4
 80008da:	d908      	bls.n	80008ee <__udivmoddi4+0x276>
 80008dc:	eb1c 0404 	adds.w	r4, ip, r4
 80008e0:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 80008e4:	d213      	bcs.n	800090e <__udivmoddi4+0x296>
 80008e6:	42a3      	cmp	r3, r4
 80008e8:	d911      	bls.n	800090e <__udivmoddi4+0x296>
 80008ea:	3902      	subs	r1, #2
 80008ec:	4464      	add	r4, ip
 80008ee:	1ae4      	subs	r4, r4, r3
 80008f0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80008f4:	e739      	b.n	800076a <__udivmoddi4+0xf2>
 80008f6:	4604      	mov	r4, r0
 80008f8:	e6f0      	b.n	80006dc <__udivmoddi4+0x64>
 80008fa:	4608      	mov	r0, r1
 80008fc:	e706      	b.n	800070c <__udivmoddi4+0x94>
 80008fe:	45c8      	cmp	r8, r9
 8000900:	d2ae      	bcs.n	8000860 <__udivmoddi4+0x1e8>
 8000902:	ebb9 0e02 	subs.w	lr, r9, r2
 8000906:	eb63 0c07 	sbc.w	ip, r3, r7
 800090a:	3801      	subs	r0, #1
 800090c:	e7a8      	b.n	8000860 <__udivmoddi4+0x1e8>
 800090e:	4631      	mov	r1, r6
 8000910:	e7ed      	b.n	80008ee <__udivmoddi4+0x276>
 8000912:	4603      	mov	r3, r0
 8000914:	e799      	b.n	800084a <__udivmoddi4+0x1d2>
 8000916:	4630      	mov	r0, r6
 8000918:	e7d4      	b.n	80008c4 <__udivmoddi4+0x24c>
 800091a:	46d6      	mov	lr, sl
 800091c:	e77f      	b.n	800081e <__udivmoddi4+0x1a6>
 800091e:	4463      	add	r3, ip
 8000920:	3802      	subs	r0, #2
 8000922:	e74d      	b.n	80007c0 <__udivmoddi4+0x148>
 8000924:	4606      	mov	r6, r0
 8000926:	4623      	mov	r3, r4
 8000928:	4608      	mov	r0, r1
 800092a:	e70f      	b.n	800074c <__udivmoddi4+0xd4>
 800092c:	3e02      	subs	r6, #2
 800092e:	4463      	add	r3, ip
 8000930:	e730      	b.n	8000794 <__udivmoddi4+0x11c>
 8000932:	bf00      	nop

08000934 <__aeabi_idiv0>:
 8000934:	4770      	bx	lr
 8000936:	bf00      	nop

08000938 <rev>:
    }
    return A;
}

int rev(int size , int index)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	ed2d 8b02 	vpush	{d8}
 800093e:	b086      	sub	sp, #24
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
 8000944:	6039      	str	r1, [r7, #0]
    int k = floor(log2(size)) , reg = 0;
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	ee07 3a90 	vmov	s15, r3
 800094c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000950:	eeb0 0b47 	vmov.f64	d0, d7
 8000954:	f011 ff4c 	bl	80127f0 <log>
 8000958:	eeb0 6b40 	vmov.f64	d6, d0
 800095c:	ed9f 5b2e 	vldr	d5, [pc, #184]	@ 8000a18 <rev+0xe0>
 8000960:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000964:	eeb0 0b47 	vmov.f64	d0, d7
 8000968:	f012 fb56 	bl	8013018 <floor>
 800096c:	eeb0 7b40 	vmov.f64	d7, d0
 8000970:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000974:	ee17 3a90 	vmov	r3, s15
 8000978:	617b      	str	r3, [r7, #20]
 800097a:	2300      	movs	r3, #0
 800097c:	60bb      	str	r3, [r7, #8]
    int ans = 0;
 800097e:	2300      	movs	r3, #0
 8000980:	613b      	str	r3, [r7, #16]
    for (int i =size/2 ; i>0 ; i/=2)
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	2b00      	cmp	r3, #0
 8000986:	da00      	bge.n	800098a <rev+0x52>
 8000988:	3301      	adds	r3, #1
 800098a:	105b      	asrs	r3, r3, #1
 800098c:	60fb      	str	r3, [r7, #12]
 800098e:	e036      	b.n	80009fe <rev+0xc6>
    {
        reg = index%2;
 8000990:	683b      	ldr	r3, [r7, #0]
 8000992:	2b00      	cmp	r3, #0
 8000994:	f003 0301 	and.w	r3, r3, #1
 8000998:	bfb8      	it	lt
 800099a:	425b      	neglt	r3, r3
 800099c:	60bb      	str	r3, [r7, #8]
        ans += reg * pow(2 , k - 1) ;
 800099e:	68bb      	ldr	r3, [r7, #8]
 80009a0:	ee07 3a90 	vmov	s15, r3
 80009a4:	eeb8 8be7 	vcvt.f64.s32	d8, s15
 80009a8:	697b      	ldr	r3, [r7, #20]
 80009aa:	3b01      	subs	r3, #1
 80009ac:	ee07 3a90 	vmov	s15, r3
 80009b0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80009b4:	eeb0 1b47 	vmov.f64	d1, d7
 80009b8:	eeb0 0b00 	vmov.f64	d0, #0	@ 0x40000000  2.0
 80009bc:	f012 f840 	bl	8012a40 <pow>
 80009c0:	eeb0 7b40 	vmov.f64	d7, d0
 80009c4:	ee28 6b07 	vmul.f64	d6, d8, d7
 80009c8:	693b      	ldr	r3, [r7, #16]
 80009ca:	ee07 3a90 	vmov	s15, r3
 80009ce:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80009d2:	ee36 7b07 	vadd.f64	d7, d6, d7
 80009d6:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80009da:	ee17 3a90 	vmov	r3, s15
 80009de:	613b      	str	r3, [r7, #16]
        k--;
 80009e0:	697b      	ldr	r3, [r7, #20]
 80009e2:	3b01      	subs	r3, #1
 80009e4:	617b      	str	r3, [r7, #20]
        index/= 2;
 80009e6:	683b      	ldr	r3, [r7, #0]
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	da00      	bge.n	80009ee <rev+0xb6>
 80009ec:	3301      	adds	r3, #1
 80009ee:	105b      	asrs	r3, r3, #1
 80009f0:	603b      	str	r3, [r7, #0]
    for (int i =size/2 ; i>0 ; i/=2)
 80009f2:	68fb      	ldr	r3, [r7, #12]
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	da00      	bge.n	80009fa <rev+0xc2>
 80009f8:	3301      	adds	r3, #1
 80009fa:	105b      	asrs	r3, r3, #1
 80009fc:	60fb      	str	r3, [r7, #12]
 80009fe:	68fb      	ldr	r3, [r7, #12]
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	dcc5      	bgt.n	8000990 <rev+0x58>
    }
    return ans;
 8000a04:	693b      	ldr	r3, [r7, #16]
}
 8000a06:	4618      	mov	r0, r3
 8000a08:	3718      	adds	r7, #24
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	ecbd 8b02 	vpop	{d8}
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	f3af 8000 	nop.w
 8000a18:	fefa39ef 	.word	0xfefa39ef
 8000a1c:	3fe62e42 	.word	0x3fe62e42

08000a20 <FFT>:
    }
    return X;
}

double complex* FFT(int size , double x[])
{
 8000a20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000a24:	ed2d 8b02 	vpush	{d8}
 8000a28:	b0a9      	sub	sp, #164	@ 0xa4
 8000a2a:	af00      	add	r7, sp, #0
 8000a2c:	60f8      	str	r0, [r7, #12]
 8000a2e:	60b9      	str	r1, [r7, #8]
 8000a30:	466b      	mov	r3, sp
 8000a32:	461e      	mov	r6, r3
    double complex W[size/2];
 8000a34:	68fb      	ldr	r3, [r7, #12]
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	da00      	bge.n	8000a3c <FFT+0x1c>
 8000a3a:	3301      	adds	r3, #1
 8000a3c:	105b      	asrs	r3, r3, #1
 8000a3e:	4619      	mov	r1, r3
 8000a40:	1e4b      	subs	r3, r1, #1
 8000a42:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8000a46:	460a      	mov	r2, r1
 8000a48:	2300      	movs	r3, #0
 8000a4a:	603a      	str	r2, [r7, #0]
 8000a4c:	607b      	str	r3, [r7, #4]
 8000a4e:	f04f 0200 	mov.w	r2, #0
 8000a52:	f04f 0300 	mov.w	r3, #0
 8000a56:	6878      	ldr	r0, [r7, #4]
 8000a58:	01c3      	lsls	r3, r0, #7
 8000a5a:	6838      	ldr	r0, [r7, #0]
 8000a5c:	ea43 6350 	orr.w	r3, r3, r0, lsr #25
 8000a60:	6838      	ldr	r0, [r7, #0]
 8000a62:	01c2      	lsls	r2, r0, #7
 8000a64:	460a      	mov	r2, r1
 8000a66:	2300      	movs	r3, #0
 8000a68:	4692      	mov	sl, r2
 8000a6a:	469b      	mov	fp, r3
 8000a6c:	f04f 0200 	mov.w	r2, #0
 8000a70:	f04f 0300 	mov.w	r3, #0
 8000a74:	ea4f 13cb 	mov.w	r3, fp, lsl #7
 8000a78:	ea43 635a 	orr.w	r3, r3, sl, lsr #25
 8000a7c:	ea4f 12ca 	mov.w	r2, sl, lsl #7
 8000a80:	460b      	mov	r3, r1
 8000a82:	011b      	lsls	r3, r3, #4
 8000a84:	3307      	adds	r3, #7
 8000a86:	08db      	lsrs	r3, r3, #3
 8000a88:	00db      	lsls	r3, r3, #3
 8000a8a:	ebad 0d03 	sub.w	sp, sp, r3
 8000a8e:	466b      	mov	r3, sp
 8000a90:	3307      	adds	r3, #7
 8000a92:	08db      	lsrs	r3, r3, #3
 8000a94:	00db      	lsls	r3, r3, #3
 8000a96:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

    for (int i = 0 ; i < size/2 ; i++)
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8000aa0:	e049      	b.n	8000b36 <FFT+0x116>
    {
        W[i] = cos(2*M_PI*i/size) + I*sin(2*M_PI*i/size);
 8000aa2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8000aa6:	ee07 3a90 	vmov	s15, r3
 8000aaa:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000aae:	ed9f 6b68 	vldr	d6, [pc, #416]	@ 8000c50 <FFT+0x230>
 8000ab2:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000ab6:	68fb      	ldr	r3, [r7, #12]
 8000ab8:	ee07 3a90 	vmov	s15, r3
 8000abc:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000ac0:	ee86 5b07 	vdiv.f64	d5, d6, d7
 8000ac4:	eeb0 0b45 	vmov.f64	d0, d5
 8000ac8:	f012 fa56 	bl	8012f78 <sin>
 8000acc:	eeb0 8b40 	vmov.f64	d8, d0
 8000ad0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8000ad4:	ee07 3a90 	vmov	s15, r3
 8000ad8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000adc:	ed9f 6b5c 	vldr	d6, [pc, #368]	@ 8000c50 <FFT+0x230>
 8000ae0:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	ee07 3a90 	vmov	s15, r3
 8000aea:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000aee:	ee86 5b07 	vdiv.f64	d5, d6, d7
 8000af2:	eeb0 0b45 	vmov.f64	d0, d5
 8000af6:	f012 f9f3 	bl	8012ee0 <cos>
 8000afa:	eeb0 6b40 	vmov.f64	d6, d0
 8000afe:	ed9f 7b56 	vldr	d7, [pc, #344]	@ 8000c58 <FFT+0x238>
 8000b02:	ee28 7b07 	vmul.f64	d7, d8, d7
 8000b06:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000b0a:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8000b0e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8000b12:	011b      	lsls	r3, r3, #4
 8000b14:	4413      	add	r3, r2
 8000b16:	ed83 7b00 	vstr	d7, [r3]
 8000b1a:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8000b1e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8000b22:	011b      	lsls	r3, r3, #4
 8000b24:	4413      	add	r3, r2
 8000b26:	3308      	adds	r3, #8
 8000b28:	ed83 8b00 	vstr	d8, [r3]
    for (int i = 0 ; i < size/2 ; i++)
 8000b2c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8000b30:	3301      	adds	r3, #1
 8000b32:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	da00      	bge.n	8000b3e <FFT+0x11e>
 8000b3c:	3301      	adds	r3, #1
 8000b3e:	105b      	asrs	r3, r3, #1
 8000b40:	461a      	mov	r2, r3
 8000b42:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8000b46:	4293      	cmp	r3, r2
 8000b48:	dbab      	blt.n	8000aa2 <FFT+0x82>
    }

    double complex A[size];
 8000b4a:	68f9      	ldr	r1, [r7, #12]
 8000b4c:	1e4b      	subs	r3, r1, #1
 8000b4e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8000b52:	460a      	mov	r2, r1
 8000b54:	2300      	movs	r3, #0
 8000b56:	4690      	mov	r8, r2
 8000b58:	4699      	mov	r9, r3
 8000b5a:	f04f 0200 	mov.w	r2, #0
 8000b5e:	f04f 0300 	mov.w	r3, #0
 8000b62:	ea4f 13c9 	mov.w	r3, r9, lsl #7
 8000b66:	ea43 6358 	orr.w	r3, r3, r8, lsr #25
 8000b6a:	ea4f 12c8 	mov.w	r2, r8, lsl #7
 8000b6e:	460a      	mov	r2, r1
 8000b70:	2300      	movs	r3, #0
 8000b72:	4614      	mov	r4, r2
 8000b74:	461d      	mov	r5, r3
 8000b76:	f04f 0200 	mov.w	r2, #0
 8000b7a:	f04f 0300 	mov.w	r3, #0
 8000b7e:	01eb      	lsls	r3, r5, #7
 8000b80:	ea43 6354 	orr.w	r3, r3, r4, lsr #25
 8000b84:	01e2      	lsls	r2, r4, #7
 8000b86:	460b      	mov	r3, r1
 8000b88:	011b      	lsls	r3, r3, #4
 8000b8a:	3307      	adds	r3, #7
 8000b8c:	08db      	lsrs	r3, r3, #3
 8000b8e:	00db      	lsls	r3, r3, #3
 8000b90:	ebad 0d03 	sub.w	sp, sp, r3
 8000b94:	466b      	mov	r3, sp
 8000b96:	3307      	adds	r3, #7
 8000b98:	08db      	lsrs	r3, r3, #3
 8000b9a:	00db      	lsls	r3, r3, #3
 8000b9c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    double complex *X = A;
 8000b9e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000ba0:	67bb      	str	r3, [r7, #120]	@ 0x78
    for (int i = 0;i < size ; i ++)
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8000ba8:	e027      	b.n	8000bfa <FFT+0x1da>
    {
    	A[i] = x[rev(size,i)] + 0*I;
 8000baa:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8000bae:	68f8      	ldr	r0, [r7, #12]
 8000bb0:	f7ff fec2 	bl	8000938 <rev>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	00db      	lsls	r3, r3, #3
 8000bb8:	68ba      	ldr	r2, [r7, #8]
 8000bba:	4413      	add	r3, r2
 8000bbc:	ed93 7b00 	vldr	d7, [r3]
 8000bc0:	ed9f 6b25 	vldr	d6, [pc, #148]	@ 8000c58 <FFT+0x238>
 8000bc4:	ee37 7b06 	vadd.f64	d7, d7, d6
 8000bc8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8000bca:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000bce:	011b      	lsls	r3, r3, #4
 8000bd0:	4413      	add	r3, r2
 8000bd2:	ed83 7b00 	vstr	d7, [r3]
 8000bd6:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8000bd8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000bdc:	011b      	lsls	r3, r3, #4
 8000bde:	4413      	add	r3, r2
 8000be0:	f103 0108 	add.w	r1, r3, #8
 8000be4:	f04f 0200 	mov.w	r2, #0
 8000be8:	f04f 0300 	mov.w	r3, #0
 8000bec:	e9c1 2300 	strd	r2, r3, [r1]
    for (int i = 0;i < size ; i ++)
 8000bf0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000bf4:	3301      	adds	r3, #1
 8000bf6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8000bfa:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	429a      	cmp	r2, r3
 8000c02:	dbd2      	blt.n	8000baa <FFT+0x18a>
    }
    
    int s ,m ,k ,j;
    double complex omega , t, u;

    for(s = 1 ; s <size ; s*=2)
 8000c04:	2301      	movs	r3, #1
 8000c06:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8000c0a:	e0f6      	b.n	8000dfa <FFT+0x3da>
    {
        m = s * 2;
 8000c0c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000c10:	005b      	lsls	r3, r3, #1
 8000c12:	677b      	str	r3, [r7, #116]	@ 0x74
        for ( k = 0 ; k< size ; k += m)
 8000c14:	2300      	movs	r3, #0
 8000c16:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8000c1a:	e0e3      	b.n	8000de4 <FFT+0x3c4>
        {
            omega = 1;
 8000c1c:	f04f 0200 	mov.w	r2, #0
 8000c20:	4b0f      	ldr	r3, [pc, #60]	@ (8000c60 <FFT+0x240>)
 8000c22:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
 8000c26:	f04f 0200 	mov.w	r2, #0
 8000c2a:	f04f 0300 	mov.w	r3, #0
 8000c2e:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
            for (j = 0; j < m/2; j++)
 8000c32:	2300      	movs	r3, #0
 8000c34:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8000c38:	f04f 0200 	mov.w	r2, #0
 8000c3c:	f04f 0300 	mov.w	r3, #0
 8000c40:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
 8000c44:	f04f 0200 	mov.w	r2, #0
 8000c48:	4b05      	ldr	r3, [pc, #20]	@ (8000c60 <FFT+0x240>)
 8000c4a:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 8000c4e:	e0b8      	b.n	8000dc2 <FFT+0x3a2>
 8000c50:	54442d18 	.word	0x54442d18
 8000c54:	401921fb 	.word	0x401921fb
	...
 8000c60:	3ff00000 	.word	0x3ff00000
            {
                t = omega * A[k+j+m/2];
 8000c64:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000c68:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000c6c:	441a      	add	r2, r3
 8000c6e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	da00      	bge.n	8000c76 <FFT+0x256>
 8000c74:	3301      	adds	r3, #1
 8000c76:	105b      	asrs	r3, r3, #1
 8000c78:	4413      	add	r3, r2
 8000c7a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8000c7c:	011a      	lsls	r2, r3, #4
 8000c7e:	440a      	add	r2, r1
 8000c80:	ed92 7b00 	vldr	d7, [r2]
 8000c84:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8000c86:	011b      	lsls	r3, r3, #4
 8000c88:	4413      	add	r3, r2
 8000c8a:	ed93 6b02 	vldr	d6, [r3, #8]
 8000c8e:	eeb0 3b46 	vmov.f64	d3, d6
 8000c92:	eeb0 2b47 	vmov.f64	d2, d7
 8000c96:	ed97 1b0c 	vldr	d1, [r7, #48]	@ 0x30
 8000c9a:	ed97 0b0e 	vldr	d0, [r7, #56]	@ 0x38
 8000c9e:	f7ff fb8f 	bl	80003c0 <__muldc3>
 8000ca2:	ed87 0b14 	vstr	d0, [r7, #80]	@ 0x50
 8000ca6:	ed87 1b16 	vstr	d1, [r7, #88]	@ 0x58
 8000caa:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8000cae:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 8000cb2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8000cb6:	e9c7 2308 	strd	r2, r3, [r7, #32]
                u = A[k+j];
 8000cba:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000cbe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000cc2:	18d1      	adds	r1, r2, r3
 8000cc4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8000cc6:	010b      	lsls	r3, r1, #4
 8000cc8:	4413      	add	r3, r2
 8000cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000cce:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8000cd2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8000cd4:	010b      	lsls	r3, r1, #4
 8000cd6:	4413      	add	r3, r2
 8000cd8:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000cdc:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8000ce0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000ce4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000ce8:	e9c7 0110 	strd	r0, r1, [r7, #64]	@ 0x40
 8000cec:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
                A[k+j] = u + t;
 8000cf0:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000cf4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000cf8:	4413      	add	r3, r2
 8000cfa:	ed97 6b06 	vldr	d6, [r7, #24]
 8000cfe:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 8000d02:	ee36 6b07 	vadd.f64	d6, d6, d7
 8000d06:	ed97 5b04 	vldr	d5, [r7, #16]
 8000d0a:	ed97 7b08 	vldr	d7, [r7, #32]
 8000d0e:	ee35 7b07 	vadd.f64	d7, d5, d7
 8000d12:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8000d14:	011a      	lsls	r2, r3, #4
 8000d16:	440a      	add	r2, r1
 8000d18:	ed82 6b00 	vstr	d6, [r2]
 8000d1c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8000d1e:	011b      	lsls	r3, r3, #4
 8000d20:	4413      	add	r3, r2
 8000d22:	3308      	adds	r3, #8
 8000d24:	ed83 7b00 	vstr	d7, [r3]
                A[k+j+m/2] = u - t;
 8000d28:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000d2c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000d30:	441a      	add	r2, r3
 8000d32:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	da00      	bge.n	8000d3a <FFT+0x31a>
 8000d38:	3301      	adds	r3, #1
 8000d3a:	105b      	asrs	r3, r3, #1
 8000d3c:	4413      	add	r3, r2
 8000d3e:	ed97 6b06 	vldr	d6, [r7, #24]
 8000d42:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 8000d46:	ee36 6b47 	vsub.f64	d6, d6, d7
 8000d4a:	ed97 5b04 	vldr	d5, [r7, #16]
 8000d4e:	ed97 7b08 	vldr	d7, [r7, #32]
 8000d52:	ee35 7b47 	vsub.f64	d7, d5, d7
 8000d56:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8000d58:	011a      	lsls	r2, r3, #4
 8000d5a:	440a      	add	r2, r1
 8000d5c:	ed82 6b00 	vstr	d6, [r2]
 8000d60:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8000d62:	011b      	lsls	r3, r3, #4
 8000d64:	4413      	add	r3, r2
 8000d66:	3308      	adds	r3, #8
 8000d68:	ed83 7b00 	vstr	d7, [r3]
                omega = omega * W[size/m];
 8000d6c:	68fa      	ldr	r2, [r7, #12]
 8000d6e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000d70:	fb92 f3f3 	sdiv	r3, r2, r3
 8000d74:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 8000d78:	011a      	lsls	r2, r3, #4
 8000d7a:	440a      	add	r2, r1
 8000d7c:	ed92 7b00 	vldr	d7, [r2]
 8000d80:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8000d84:	011b      	lsls	r3, r3, #4
 8000d86:	4413      	add	r3, r2
 8000d88:	ed93 6b02 	vldr	d6, [r3, #8]
 8000d8c:	eeb0 3b46 	vmov.f64	d3, d6
 8000d90:	eeb0 2b47 	vmov.f64	d2, d7
 8000d94:	ed97 1b0c 	vldr	d1, [r7, #48]	@ 0x30
 8000d98:	ed97 0b0e 	vldr	d0, [r7, #56]	@ 0x38
 8000d9c:	f7ff fb10 	bl	80003c0 <__muldc3>
 8000da0:	ed87 0b18 	vstr	d0, [r7, #96]	@ 0x60
 8000da4:	ed87 1b1a 	vstr	d1, [r7, #104]	@ 0x68
 8000da8:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8000dac:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 8000db0:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8000db4:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
            for (j = 0; j < m/2; j++)
 8000db8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000dbc:	3301      	adds	r3, #1
 8000dbe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8000dc2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	da00      	bge.n	8000dca <FFT+0x3aa>
 8000dc8:	3301      	adds	r3, #1
 8000dca:	105b      	asrs	r3, r3, #1
 8000dcc:	461a      	mov	r2, r3
 8000dce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	f6ff af46 	blt.w	8000c64 <FFT+0x244>
        for ( k = 0 ; k< size ; k += m)
 8000dd8:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000ddc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000dde:	4413      	add	r3, r2
 8000de0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8000de4:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	429a      	cmp	r2, r3
 8000dec:	f6ff af16 	blt.w	8000c1c <FFT+0x1fc>
    for(s = 1 ; s <size ; s*=2)
 8000df0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000df4:	005b      	lsls	r3, r3, #1
 8000df6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8000dfa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	429a      	cmp	r2, r3
 8000e02:	f6ff af03 	blt.w	8000c0c <FFT+0x1ec>
            } 
        }
    }
    return X;
 8000e06:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000e08:	46b5      	mov	sp, r6

}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	37a4      	adds	r7, #164	@ 0xa4
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	ecbd 8b02 	vpop	{d8}
 8000e14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000e18 <FFT_Mag_sqrt>:
    }
}


void FFT_Mag_sqrt(int size , double x[])
{
 8000e18:	b5b0      	push	{r4, r5, r7, lr}
 8000e1a:	b084      	sub	sp, #16
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
 8000e20:	6039      	str	r1, [r7, #0]
    double complex* X = FFT(size , x);
 8000e22:	6839      	ldr	r1, [r7, #0]
 8000e24:	6878      	ldr	r0, [r7, #4]
 8000e26:	f7ff fdfb 	bl	8000a20 <FFT>
 8000e2a:	60b8      	str	r0, [r7, #8]
    for (int i = 0 ; i < size ; i++)
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	60fb      	str	r3, [r7, #12]
 8000e30:	e01c      	b.n	8000e6c <FFT_Mag_sqrt+0x54>
    {
        x[i] = cabs(X[i]);
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	011b      	lsls	r3, r3, #4
 8000e36:	68ba      	ldr	r2, [r7, #8]
 8000e38:	4413      	add	r3, r2
 8000e3a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000e3e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000e42:	68fc      	ldr	r4, [r7, #12]
 8000e44:	00e4      	lsls	r4, r4, #3
 8000e46:	683d      	ldr	r5, [r7, #0]
 8000e48:	442c      	add	r4, r5
 8000e4a:	ec41 0b16 	vmov	d6, r0, r1
 8000e4e:	ec43 2b17 	vmov	d7, r2, r3
 8000e52:	eeb0 0b46 	vmov.f64	d0, d6
 8000e56:	eeb0 1b47 	vmov.f64	d1, d7
 8000e5a:	f011 fcad 	bl	80127b8 <cabs>
 8000e5e:	eeb0 7b40 	vmov.f64	d7, d0
 8000e62:	ed84 7b00 	vstr	d7, [r4]
    for (int i = 0 ; i < size ; i++)
 8000e66:	68fb      	ldr	r3, [r7, #12]
 8000e68:	3301      	adds	r3, #1
 8000e6a:	60fb      	str	r3, [r7, #12]
 8000e6c:	68fa      	ldr	r2, [r7, #12]
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	429a      	cmp	r2, r3
 8000e72:	dbde      	blt.n	8000e32 <FFT_Mag_sqrt+0x1a>
    }
}
 8000e74:	bf00      	nop
 8000e76:	bf00      	nop
 8000e78:	3710      	adds	r7, #16
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08000e80 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b08a      	sub	sp, #40	@ 0x28
 8000e84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000e86:	f107 031c 	add.w	r3, r7, #28
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	601a      	str	r2, [r3, #0]
 8000e8e:	605a      	str	r2, [r3, #4]
 8000e90:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000e92:	463b      	mov	r3, r7
 8000e94:	2200      	movs	r2, #0
 8000e96:	601a      	str	r2, [r3, #0]
 8000e98:	605a      	str	r2, [r3, #4]
 8000e9a:	609a      	str	r2, [r3, #8]
 8000e9c:	60da      	str	r2, [r3, #12]
 8000e9e:	611a      	str	r2, [r3, #16]
 8000ea0:	615a      	str	r2, [r3, #20]
 8000ea2:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000ea4:	4b30      	ldr	r3, [pc, #192]	@ (8000f68 <MX_ADC1_Init+0xe8>)
 8000ea6:	4a31      	ldr	r2, [pc, #196]	@ (8000f6c <MX_ADC1_Init+0xec>)
 8000ea8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000eaa:	4b2f      	ldr	r3, [pc, #188]	@ (8000f68 <MX_ADC1_Init+0xe8>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000eb0:	4b2d      	ldr	r3, [pc, #180]	@ (8000f68 <MX_ADC1_Init+0xe8>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000eb6:	4b2c      	ldr	r3, [pc, #176]	@ (8000f68 <MX_ADC1_Init+0xe8>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ebc:	4b2a      	ldr	r3, [pc, #168]	@ (8000f68 <MX_ADC1_Init+0xe8>)
 8000ebe:	2204      	movs	r2, #4
 8000ec0:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000ec2:	4b29      	ldr	r3, [pc, #164]	@ (8000f68 <MX_ADC1_Init+0xe8>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000ec8:	4b27      	ldr	r3, [pc, #156]	@ (8000f68 <MX_ADC1_Init+0xe8>)
 8000eca:	2201      	movs	r2, #1
 8000ecc:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 8000ece:	4b26      	ldr	r3, [pc, #152]	@ (8000f68 <MX_ADC1_Init+0xe8>)
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ed4:	4b24      	ldr	r3, [pc, #144]	@ (8000f68 <MX_ADC1_Init+0xe8>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T15_TRGO;
 8000eda:	4b23      	ldr	r3, [pc, #140]	@ (8000f68 <MX_ADC1_Init+0xe8>)
 8000edc:	f44f 62b8 	mov.w	r2, #1472	@ 0x5c0
 8000ee0:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000ee2:	4b21      	ldr	r3, [pc, #132]	@ (8000f68 <MX_ADC1_Init+0xe8>)
 8000ee4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ee8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8000eea:	4b1f      	ldr	r3, [pc, #124]	@ (8000f68 <MX_ADC1_Init+0xe8>)
 8000eec:	2203      	movs	r2, #3
 8000eee:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000ef0:	4b1d      	ldr	r3, [pc, #116]	@ (8000f68 <MX_ADC1_Init+0xe8>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000ef6:	4b1c      	ldr	r3, [pc, #112]	@ (8000f68 <MX_ADC1_Init+0xe8>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000efc:	4b1a      	ldr	r3, [pc, #104]	@ (8000f68 <MX_ADC1_Init+0xe8>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f04:	4818      	ldr	r0, [pc, #96]	@ (8000f68 <MX_ADC1_Init+0xe8>)
 8000f06:	f001 fe87 	bl	8002c18 <HAL_ADC_Init>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d001      	beq.n	8000f14 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000f10:	f001 f824 	bl	8001f5c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000f14:	2300      	movs	r3, #0
 8000f16:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000f18:	f107 031c 	add.w	r3, r7, #28
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	4812      	ldr	r0, [pc, #72]	@ (8000f68 <MX_ADC1_Init+0xe8>)
 8000f20:	f003 f9c8 	bl	80042b4 <HAL_ADCEx_MultiModeConfigChannel>
 8000f24:	4603      	mov	r3, r0
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d001      	beq.n	8000f2e <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8000f2a:	f001 f817 	bl	8001f5c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000f2e:	4b10      	ldr	r3, [pc, #64]	@ (8000f70 <MX_ADC1_Init+0xf0>)
 8000f30:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f32:	2306      	movs	r3, #6
 8000f34:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_387CYCLES_5;
 8000f36:	2306      	movs	r3, #6
 8000f38:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f3a:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000f3e:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000f40:	2304      	movs	r3, #4
 8000f42:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000f44:	2300      	movs	r3, #0
 8000f46:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f4c:	463b      	mov	r3, r7
 8000f4e:	4619      	mov	r1, r3
 8000f50:	4805      	ldr	r0, [pc, #20]	@ (8000f68 <MX_ADC1_Init+0xe8>)
 8000f52:	f002 fa5b 	bl	800340c <HAL_ADC_ConfigChannel>
 8000f56:	4603      	mov	r3, r0
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d001      	beq.n	8000f60 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8000f5c:	f000 fffe 	bl	8001f5c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f60:	bf00      	nop
 8000f62:	3728      	adds	r7, #40	@ 0x28
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	240046fc 	.word	0x240046fc
 8000f6c:	40022000 	.word	0x40022000
 8000f70:	0c900008 	.word	0x0c900008

08000f74 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b0bc      	sub	sp, #240	@ 0xf0
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f7c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000f80:	2200      	movs	r2, #0
 8000f82:	601a      	str	r2, [r3, #0]
 8000f84:	605a      	str	r2, [r3, #4]
 8000f86:	609a      	str	r2, [r3, #8]
 8000f88:	60da      	str	r2, [r3, #12]
 8000f8a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f8c:	f107 0318 	add.w	r3, r7, #24
 8000f90:	22c0      	movs	r2, #192	@ 0xc0
 8000f92:	2100      	movs	r1, #0
 8000f94:	4618      	mov	r0, r3
 8000f96:	f00e f85f 	bl	800f058 <memset>
  if(adcHandle->Instance==ADC1)
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	4a53      	ldr	r2, [pc, #332]	@ (80010ec <HAL_ADC_MspInit+0x178>)
 8000fa0:	4293      	cmp	r3, r2
 8000fa2:	f040 809e 	bne.w	80010e2 <HAL_ADC_MspInit+0x16e>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000fa6:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000faa:	f04f 0300 	mov.w	r3, #0
 8000fae:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 10;
 8000fb2:	230a      	movs	r3, #10
 8000fb4:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 384;
 8000fb6:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000fba:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 6;
 8000fbc:	2306      	movs	r3, #6
 8000fbe:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000fc0:	2302      	movs	r3, #2
 8000fc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000fc4:	2302      	movs	r3, #2
 8000fc6:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_1;
 8000fc8:	2340      	movs	r3, #64	@ 0x40
 8000fca:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000fda:	f107 0318 	add.w	r3, r7, #24
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f008 f942 	bl	8009268 <HAL_RCCEx_PeriphCLKConfig>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d001      	beq.n	8000fee <HAL_ADC_MspInit+0x7a>
    {
      Error_Handler();
 8000fea:	f000 ffb7 	bl	8001f5c <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000fee:	4b40      	ldr	r3, [pc, #256]	@ (80010f0 <HAL_ADC_MspInit+0x17c>)
 8000ff0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000ff4:	4a3e      	ldr	r2, [pc, #248]	@ (80010f0 <HAL_ADC_MspInit+0x17c>)
 8000ff6:	f043 0320 	orr.w	r3, r3, #32
 8000ffa:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000ffe:	4b3c      	ldr	r3, [pc, #240]	@ (80010f0 <HAL_ADC_MspInit+0x17c>)
 8001000:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001004:	f003 0320 	and.w	r3, r3, #32
 8001008:	617b      	str	r3, [r7, #20]
 800100a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800100c:	4b38      	ldr	r3, [pc, #224]	@ (80010f0 <HAL_ADC_MspInit+0x17c>)
 800100e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001012:	4a37      	ldr	r2, [pc, #220]	@ (80010f0 <HAL_ADC_MspInit+0x17c>)
 8001014:	f043 0301 	orr.w	r3, r3, #1
 8001018:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800101c:	4b34      	ldr	r3, [pc, #208]	@ (80010f0 <HAL_ADC_MspInit+0x17c>)
 800101e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001022:	f003 0301 	and.w	r3, r3, #1
 8001026:	613b      	str	r3, [r7, #16]
 8001028:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800102a:	4b31      	ldr	r3, [pc, #196]	@ (80010f0 <HAL_ADC_MspInit+0x17c>)
 800102c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001030:	4a2f      	ldr	r2, [pc, #188]	@ (80010f0 <HAL_ADC_MspInit+0x17c>)
 8001032:	f043 0304 	orr.w	r3, r3, #4
 8001036:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800103a:	4b2d      	ldr	r3, [pc, #180]	@ (80010f0 <HAL_ADC_MspInit+0x17c>)
 800103c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001040:	f003 0304 	and.w	r3, r3, #4
 8001044:	60fb      	str	r3, [r7, #12]
 8001046:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_INP3
    PC4     ------> ADC1_INP4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001048:	2340      	movs	r3, #64	@ 0x40
 800104a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800104e:	2303      	movs	r3, #3
 8001050:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001054:	2300      	movs	r3, #0
 8001056:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800105a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800105e:	4619      	mov	r1, r3
 8001060:	4824      	ldr	r0, [pc, #144]	@ (80010f4 <HAL_ADC_MspInit+0x180>)
 8001062:	f006 fce3 	bl	8007a2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001066:	2310      	movs	r3, #16
 8001068:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800106c:	2303      	movs	r3, #3
 800106e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001072:	2300      	movs	r3, #0
 8001074:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001078:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800107c:	4619      	mov	r1, r3
 800107e:	481e      	ldr	r0, [pc, #120]	@ (80010f8 <HAL_ADC_MspInit+0x184>)
 8001080:	f006 fcd4 	bl	8007a2c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 8001084:	4b1d      	ldr	r3, [pc, #116]	@ (80010fc <HAL_ADC_MspInit+0x188>)
 8001086:	4a1e      	ldr	r2, [pc, #120]	@ (8001100 <HAL_ADC_MspInit+0x18c>)
 8001088:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800108a:	4b1c      	ldr	r3, [pc, #112]	@ (80010fc <HAL_ADC_MspInit+0x188>)
 800108c:	2209      	movs	r2, #9
 800108e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001090:	4b1a      	ldr	r3, [pc, #104]	@ (80010fc <HAL_ADC_MspInit+0x188>)
 8001092:	2200      	movs	r2, #0
 8001094:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001096:	4b19      	ldr	r3, [pc, #100]	@ (80010fc <HAL_ADC_MspInit+0x188>)
 8001098:	2200      	movs	r2, #0
 800109a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800109c:	4b17      	ldr	r3, [pc, #92]	@ (80010fc <HAL_ADC_MspInit+0x188>)
 800109e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010a2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80010a4:	4b15      	ldr	r3, [pc, #84]	@ (80010fc <HAL_ADC_MspInit+0x188>)
 80010a6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80010aa:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80010ac:	4b13      	ldr	r3, [pc, #76]	@ (80010fc <HAL_ADC_MspInit+0x188>)
 80010ae:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80010b2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80010b4:	4b11      	ldr	r3, [pc, #68]	@ (80010fc <HAL_ADC_MspInit+0x188>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80010ba:	4b10      	ldr	r3, [pc, #64]	@ (80010fc <HAL_ADC_MspInit+0x188>)
 80010bc:	2200      	movs	r2, #0
 80010be:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80010c0:	4b0e      	ldr	r3, [pc, #56]	@ (80010fc <HAL_ADC_MspInit+0x188>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80010c6:	480d      	ldr	r0, [pc, #52]	@ (80010fc <HAL_ADC_MspInit+0x188>)
 80010c8:	f003 fcbe 	bl	8004a48 <HAL_DMA_Init>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d001      	beq.n	80010d6 <HAL_ADC_MspInit+0x162>
    {
      Error_Handler();
 80010d2:	f000 ff43 	bl	8001f5c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	4a08      	ldr	r2, [pc, #32]	@ (80010fc <HAL_ADC_MspInit+0x188>)
 80010da:	64da      	str	r2, [r3, #76]	@ 0x4c
 80010dc:	4a07      	ldr	r2, [pc, #28]	@ (80010fc <HAL_ADC_MspInit+0x188>)
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80010e2:	bf00      	nop
 80010e4:	37f0      	adds	r7, #240	@ 0xf0
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	40022000 	.word	0x40022000
 80010f0:	58024400 	.word	0x58024400
 80010f4:	58020000 	.word	0x58020000
 80010f8:	58020800 	.word	0x58020800
 80010fc:	24004760 	.word	0x24004760
 8001100:	40020010 	.word	0x40020010

08001104 <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b082      	sub	sp, #8
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC1)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a0d      	ldr	r2, [pc, #52]	@ (8001148 <HAL_ADC_MspDeInit+0x44>)
 8001112:	4293      	cmp	r3, r2
 8001114:	d114      	bne.n	8001140 <HAL_ADC_MspDeInit+0x3c>
  {
  /* USER CODE BEGIN ADC1_MspDeInit 0 */

  /* USER CODE END ADC1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC12_CLK_DISABLE();
 8001116:	4b0d      	ldr	r3, [pc, #52]	@ (800114c <HAL_ADC_MspDeInit+0x48>)
 8001118:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800111c:	4a0b      	ldr	r2, [pc, #44]	@ (800114c <HAL_ADC_MspDeInit+0x48>)
 800111e:	f023 0320 	bic.w	r3, r3, #32
 8001122:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8

    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_INP3
    PC4     ------> ADC1_INP4
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6);
 8001126:	2140      	movs	r1, #64	@ 0x40
 8001128:	4809      	ldr	r0, [pc, #36]	@ (8001150 <HAL_ADC_MspDeInit+0x4c>)
 800112a:	f006 fe2f 	bl	8007d8c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_4);
 800112e:	2110      	movs	r1, #16
 8001130:	4808      	ldr	r0, [pc, #32]	@ (8001154 <HAL_ADC_MspDeInit+0x50>)
 8001132:	f006 fe2b 	bl	8007d8c <HAL_GPIO_DeInit>

    /* ADC1 DMA DeInit */
    HAL_DMA_DeInit(adcHandle->DMA_Handle);
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800113a:	4618      	mov	r0, r3
 800113c:	f003 ffe0 	bl	8005100 <HAL_DMA_DeInit>
  /* USER CODE BEGIN ADC1_MspDeInit 1 */

  /* USER CODE END ADC1_MspDeInit 1 */
  }
}
 8001140:	bf00      	nop
 8001142:	3708      	adds	r7, #8
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	40022000 	.word	0x40022000
 800114c:	58024400 	.word	0x58024400
 8001150:	58020000 	.word	0x58020000
 8001154:	58020800 	.word	0x58020800

08001158 <MX_DAC1_Init>:
DAC_HandleTypeDef hdac1;
DMA_HandleTypeDef hdma_dac1_ch2;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b08a      	sub	sp, #40	@ 0x28
 800115c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800115e:	1d3b      	adds	r3, r7, #4
 8001160:	2224      	movs	r2, #36	@ 0x24
 8001162:	2100      	movs	r1, #0
 8001164:	4618      	mov	r0, r3
 8001166:	f00d ff77 	bl	800f058 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800116a:	4b12      	ldr	r3, [pc, #72]	@ (80011b4 <MX_DAC1_Init+0x5c>)
 800116c:	4a12      	ldr	r2, [pc, #72]	@ (80011b8 <MX_DAC1_Init+0x60>)
 800116e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001170:	4810      	ldr	r0, [pc, #64]	@ (80011b4 <MX_DAC1_Init+0x5c>)
 8001172:	f003 fb09 	bl	8004788 <HAL_DAC_Init>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d001      	beq.n	8001180 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 800117c:	f000 feee 	bl	8001f5c <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001180:	2300      	movs	r3, #0
 8001182:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_SOFTWARE;
 8001184:	2302      	movs	r3, #2
 8001186:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8001188:	2302      	movs	r3, #2
 800118a:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 800118c:	2301      	movs	r3, #1
 800118e:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001190:	2300      	movs	r3, #0
 8001192:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001194:	1d3b      	adds	r3, r7, #4
 8001196:	2210      	movs	r2, #16
 8001198:	4619      	mov	r1, r3
 800119a:	4806      	ldr	r0, [pc, #24]	@ (80011b4 <MX_DAC1_Init+0x5c>)
 800119c:	f003 fb16 	bl	80047cc <HAL_DAC_ConfigChannel>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d001      	beq.n	80011aa <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 80011a6:	f000 fed9 	bl	8001f5c <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80011aa:	bf00      	nop
 80011ac:	3728      	adds	r7, #40	@ 0x28
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	240047d8 	.word	0x240047d8
 80011b8:	40007400 	.word	0x40007400

080011bc <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b08a      	sub	sp, #40	@ 0x28
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011c4:	f107 0314 	add.w	r3, r7, #20
 80011c8:	2200      	movs	r2, #0
 80011ca:	601a      	str	r2, [r3, #0]
 80011cc:	605a      	str	r2, [r3, #4]
 80011ce:	609a      	str	r2, [r3, #8]
 80011d0:	60da      	str	r2, [r3, #12]
 80011d2:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a30      	ldr	r2, [pc, #192]	@ (800129c <HAL_DAC_MspInit+0xe0>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	d159      	bne.n	8001292 <HAL_DAC_MspInit+0xd6>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 80011de:	4b30      	ldr	r3, [pc, #192]	@ (80012a0 <HAL_DAC_MspInit+0xe4>)
 80011e0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80011e4:	4a2e      	ldr	r2, [pc, #184]	@ (80012a0 <HAL_DAC_MspInit+0xe4>)
 80011e6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80011ea:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80011ee:	4b2c      	ldr	r3, [pc, #176]	@ (80012a0 <HAL_DAC_MspInit+0xe4>)
 80011f0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80011f4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80011f8:	613b      	str	r3, [r7, #16]
 80011fa:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011fc:	4b28      	ldr	r3, [pc, #160]	@ (80012a0 <HAL_DAC_MspInit+0xe4>)
 80011fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001202:	4a27      	ldr	r2, [pc, #156]	@ (80012a0 <HAL_DAC_MspInit+0xe4>)
 8001204:	f043 0301 	orr.w	r3, r3, #1
 8001208:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800120c:	4b24      	ldr	r3, [pc, #144]	@ (80012a0 <HAL_DAC_MspInit+0xe4>)
 800120e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001212:	f003 0301 	and.w	r3, r3, #1
 8001216:	60fb      	str	r3, [r7, #12]
 8001218:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800121a:	2320      	movs	r3, #32
 800121c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800121e:	2303      	movs	r3, #3
 8001220:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001222:	2300      	movs	r3, #0
 8001224:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001226:	f107 0314 	add.w	r3, r7, #20
 800122a:	4619      	mov	r1, r3
 800122c:	481d      	ldr	r0, [pc, #116]	@ (80012a4 <HAL_DAC_MspInit+0xe8>)
 800122e:	f006 fbfd 	bl	8007a2c <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH2 Init */
    hdma_dac1_ch2.Instance = DMA1_Stream1;
 8001232:	4b1d      	ldr	r3, [pc, #116]	@ (80012a8 <HAL_DAC_MspInit+0xec>)
 8001234:	4a1d      	ldr	r2, [pc, #116]	@ (80012ac <HAL_DAC_MspInit+0xf0>)
 8001236:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch2.Init.Request = DMA_REQUEST_DAC2;
 8001238:	4b1b      	ldr	r3, [pc, #108]	@ (80012a8 <HAL_DAC_MspInit+0xec>)
 800123a:	2244      	movs	r2, #68	@ 0x44
 800123c:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800123e:	4b1a      	ldr	r3, [pc, #104]	@ (80012a8 <HAL_DAC_MspInit+0xec>)
 8001240:	2240      	movs	r2, #64	@ 0x40
 8001242:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001244:	4b18      	ldr	r3, [pc, #96]	@ (80012a8 <HAL_DAC_MspInit+0xec>)
 8001246:	2200      	movs	r2, #0
 8001248:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch2.Init.MemInc = DMA_MINC_ENABLE;
 800124a:	4b17      	ldr	r3, [pc, #92]	@ (80012a8 <HAL_DAC_MspInit+0xec>)
 800124c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001250:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001252:	4b15      	ldr	r3, [pc, #84]	@ (80012a8 <HAL_DAC_MspInit+0xec>)
 8001254:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001258:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800125a:	4b13      	ldr	r3, [pc, #76]	@ (80012a8 <HAL_DAC_MspInit+0xec>)
 800125c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001260:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch2.Init.Mode = DMA_CIRCULAR;
 8001262:	4b11      	ldr	r3, [pc, #68]	@ (80012a8 <HAL_DAC_MspInit+0xec>)
 8001264:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001268:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch2.Init.Priority = DMA_PRIORITY_LOW;
 800126a:	4b0f      	ldr	r3, [pc, #60]	@ (80012a8 <HAL_DAC_MspInit+0xec>)
 800126c:	2200      	movs	r2, #0
 800126e:	621a      	str	r2, [r3, #32]
    hdma_dac1_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001270:	4b0d      	ldr	r3, [pc, #52]	@ (80012a8 <HAL_DAC_MspInit+0xec>)
 8001272:	2200      	movs	r2, #0
 8001274:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac1_ch2) != HAL_OK)
 8001276:	480c      	ldr	r0, [pc, #48]	@ (80012a8 <HAL_DAC_MspInit+0xec>)
 8001278:	f003 fbe6 	bl	8004a48 <HAL_DMA_Init>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d001      	beq.n	8001286 <HAL_DAC_MspInit+0xca>
    {
      Error_Handler();
 8001282:	f000 fe6b 	bl	8001f5c <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle2,hdma_dac1_ch2);
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	4a07      	ldr	r2, [pc, #28]	@ (80012a8 <HAL_DAC_MspInit+0xec>)
 800128a:	60da      	str	r2, [r3, #12]
 800128c:	4a06      	ldr	r2, [pc, #24]	@ (80012a8 <HAL_DAC_MspInit+0xec>)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 8001292:	bf00      	nop
 8001294:	3728      	adds	r7, #40	@ 0x28
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	40007400 	.word	0x40007400
 80012a0:	58024400 	.word	0x58024400
 80012a4:	58020000 	.word	0x58020000
 80012a8:	240047ec 	.word	0x240047ec
 80012ac:	40020028 	.word	0x40020028

080012b0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b082      	sub	sp, #8
 80012b4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80012b6:	4b11      	ldr	r3, [pc, #68]	@ (80012fc <MX_DMA_Init+0x4c>)
 80012b8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80012bc:	4a0f      	ldr	r2, [pc, #60]	@ (80012fc <MX_DMA_Init+0x4c>)
 80012be:	f043 0301 	orr.w	r3, r3, #1
 80012c2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80012c6:	4b0d      	ldr	r3, [pc, #52]	@ (80012fc <MX_DMA_Init+0x4c>)
 80012c8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80012cc:	f003 0301 	and.w	r3, r3, #1
 80012d0:	607b      	str	r3, [r7, #4]
 80012d2:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80012d4:	2200      	movs	r2, #0
 80012d6:	2100      	movs	r1, #0
 80012d8:	200b      	movs	r0, #11
 80012da:	f003 f9a4 	bl	8004626 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80012de:	200b      	movs	r0, #11
 80012e0:	f003 f9bb 	bl	800465a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80012e4:	2200      	movs	r2, #0
 80012e6:	2100      	movs	r1, #0
 80012e8:	200c      	movs	r0, #12
 80012ea:	f003 f99c 	bl	8004626 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80012ee:	200c      	movs	r0, #12
 80012f0:	f003 f9b3 	bl	800465a <HAL_NVIC_EnableIRQ>

}
 80012f4:	bf00      	nop
 80012f6:	3708      	adds	r7, #8
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	58024400 	.word	0x58024400

08001300 <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b08a      	sub	sp, #40	@ 0x28
 8001304:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001306:	f107 0314 	add.w	r3, r7, #20
 800130a:	2200      	movs	r2, #0
 800130c:	601a      	str	r2, [r3, #0]
 800130e:	605a      	str	r2, [r3, #4]
 8001310:	609a      	str	r2, [r3, #8]
 8001312:	60da      	str	r2, [r3, #12]
 8001314:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001316:	4b39      	ldr	r3, [pc, #228]	@ (80013fc <MX_GPIO_Init+0xfc>)
 8001318:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800131c:	4a37      	ldr	r2, [pc, #220]	@ (80013fc <MX_GPIO_Init+0xfc>)
 800131e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001322:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001326:	4b35      	ldr	r3, [pc, #212]	@ (80013fc <MX_GPIO_Init+0xfc>)
 8001328:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800132c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001330:	613b      	str	r3, [r7, #16]
 8001332:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001334:	4b31      	ldr	r3, [pc, #196]	@ (80013fc <MX_GPIO_Init+0xfc>)
 8001336:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800133a:	4a30      	ldr	r2, [pc, #192]	@ (80013fc <MX_GPIO_Init+0xfc>)
 800133c:	f043 0301 	orr.w	r3, r3, #1
 8001340:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001344:	4b2d      	ldr	r3, [pc, #180]	@ (80013fc <MX_GPIO_Init+0xfc>)
 8001346:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800134a:	f003 0301 	and.w	r3, r3, #1
 800134e:	60fb      	str	r3, [r7, #12]
 8001350:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001352:	4b2a      	ldr	r3, [pc, #168]	@ (80013fc <MX_GPIO_Init+0xfc>)
 8001354:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001358:	4a28      	ldr	r2, [pc, #160]	@ (80013fc <MX_GPIO_Init+0xfc>)
 800135a:	f043 0304 	orr.w	r3, r3, #4
 800135e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001362:	4b26      	ldr	r3, [pc, #152]	@ (80013fc <MX_GPIO_Init+0xfc>)
 8001364:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001368:	f003 0304 	and.w	r3, r3, #4
 800136c:	60bb      	str	r3, [r7, #8]
 800136e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001370:	4b22      	ldr	r3, [pc, #136]	@ (80013fc <MX_GPIO_Init+0xfc>)
 8001372:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001376:	4a21      	ldr	r2, [pc, #132]	@ (80013fc <MX_GPIO_Init+0xfc>)
 8001378:	f043 0302 	orr.w	r3, r3, #2
 800137c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001380:	4b1e      	ldr	r3, [pc, #120]	@ (80013fc <MX_GPIO_Init+0xfc>)
 8001382:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001386:	f003 0302 	and.w	r3, r3, #2
 800138a:	607b      	str	r3, [r7, #4]
 800138c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800138e:	4b1b      	ldr	r3, [pc, #108]	@ (80013fc <MX_GPIO_Init+0xfc>)
 8001390:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001394:	4a19      	ldr	r2, [pc, #100]	@ (80013fc <MX_GPIO_Init+0xfc>)
 8001396:	f043 0308 	orr.w	r3, r3, #8
 800139a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800139e:	4b17      	ldr	r3, [pc, #92]	@ (80013fc <MX_GPIO_Init+0xfc>)
 80013a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013a4:	f003 0308 	and.w	r3, r3, #8
 80013a8:	603b      	str	r3, [r7, #0]
 80013aa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1|GPIO_PIN_2
 80013ac:	2200      	movs	r2, #0
 80013ae:	f24c 011e 	movw	r1, #49182	@ 0xc01e
 80013b2:	4813      	ldr	r0, [pc, #76]	@ (8001400 <MX_GPIO_Init+0x100>)
 80013b4:	f006 fdf4 	bl	8007fa0 <HAL_GPIO_WritePin>
                          |GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80013b8:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80013bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013be:	2301      	movs	r3, #1
 80013c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c2:	2300      	movs	r3, #0
 80013c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c6:	2300      	movs	r3, #0
 80013c8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013ca:	f107 0314 	add.w	r3, r7, #20
 80013ce:	4619      	mov	r1, r3
 80013d0:	480b      	ldr	r0, [pc, #44]	@ (8001400 <MX_GPIO_Init+0x100>)
 80013d2:	f006 fb2b 	bl	8007a2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD1 PD2 PD3 PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 80013d6:	231e      	movs	r3, #30
 80013d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013da:	2301      	movs	r3, #1
 80013dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013de:	2300      	movs	r3, #0
 80013e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013e2:	2302      	movs	r3, #2
 80013e4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013e6:	f107 0314 	add.w	r3, r7, #20
 80013ea:	4619      	mov	r1, r3
 80013ec:	4804      	ldr	r0, [pc, #16]	@ (8001400 <MX_GPIO_Init+0x100>)
 80013ee:	f006 fb1d 	bl	8007a2c <HAL_GPIO_Init>

}
 80013f2:	bf00      	nop
 80013f4:	3728      	adds	r7, #40	@ 0x28
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	58024400 	.word	0x58024400
 8001400:	58020c00 	.word	0x58020c00

08001404 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001408:	4b1b      	ldr	r3, [pc, #108]	@ (8001478 <MX_I2C1_Init+0x74>)
 800140a:	4a1c      	ldr	r2, [pc, #112]	@ (800147c <MX_I2C1_Init+0x78>)
 800140c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B03FDB;
 800140e:	4b1a      	ldr	r3, [pc, #104]	@ (8001478 <MX_I2C1_Init+0x74>)
 8001410:	4a1b      	ldr	r2, [pc, #108]	@ (8001480 <MX_I2C1_Init+0x7c>)
 8001412:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001414:	4b18      	ldr	r3, [pc, #96]	@ (8001478 <MX_I2C1_Init+0x74>)
 8001416:	2200      	movs	r2, #0
 8001418:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800141a:	4b17      	ldr	r3, [pc, #92]	@ (8001478 <MX_I2C1_Init+0x74>)
 800141c:	2201      	movs	r2, #1
 800141e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001420:	4b15      	ldr	r3, [pc, #84]	@ (8001478 <MX_I2C1_Init+0x74>)
 8001422:	2200      	movs	r2, #0
 8001424:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001426:	4b14      	ldr	r3, [pc, #80]	@ (8001478 <MX_I2C1_Init+0x74>)
 8001428:	2200      	movs	r2, #0
 800142a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800142c:	4b12      	ldr	r3, [pc, #72]	@ (8001478 <MX_I2C1_Init+0x74>)
 800142e:	2200      	movs	r2, #0
 8001430:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001432:	4b11      	ldr	r3, [pc, #68]	@ (8001478 <MX_I2C1_Init+0x74>)
 8001434:	2200      	movs	r2, #0
 8001436:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001438:	4b0f      	ldr	r3, [pc, #60]	@ (8001478 <MX_I2C1_Init+0x74>)
 800143a:	2200      	movs	r2, #0
 800143c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800143e:	480e      	ldr	r0, [pc, #56]	@ (8001478 <MX_I2C1_Init+0x74>)
 8001440:	f006 fdc8 	bl	8007fd4 <HAL_I2C_Init>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800144a:	f000 fd87 	bl	8001f5c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800144e:	2100      	movs	r1, #0
 8001450:	4809      	ldr	r0, [pc, #36]	@ (8001478 <MX_I2C1_Init+0x74>)
 8001452:	f006 fe4f 	bl	80080f4 <HAL_I2CEx_ConfigAnalogFilter>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d001      	beq.n	8001460 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800145c:	f000 fd7e 	bl	8001f5c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001460:	2100      	movs	r1, #0
 8001462:	4805      	ldr	r0, [pc, #20]	@ (8001478 <MX_I2C1_Init+0x74>)
 8001464:	f006 fe91 	bl	800818a <HAL_I2CEx_ConfigDigitalFilter>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d001      	beq.n	8001472 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800146e:	f000 fd75 	bl	8001f5c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001472:	bf00      	nop
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	24004864 	.word	0x24004864
 800147c:	40005400 	.word	0x40005400
 8001480:	00b03fdb 	.word	0x00b03fdb

08001484 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b0ba      	sub	sp, #232	@ 0xe8
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800148c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001490:	2200      	movs	r2, #0
 8001492:	601a      	str	r2, [r3, #0]
 8001494:	605a      	str	r2, [r3, #4]
 8001496:	609a      	str	r2, [r3, #8]
 8001498:	60da      	str	r2, [r3, #12]
 800149a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800149c:	f107 0310 	add.w	r3, r7, #16
 80014a0:	22c0      	movs	r2, #192	@ 0xc0
 80014a2:	2100      	movs	r1, #0
 80014a4:	4618      	mov	r0, r3
 80014a6:	f00d fdd7 	bl	800f058 <memset>
  if(i2cHandle->Instance==I2C1)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	4a26      	ldr	r2, [pc, #152]	@ (8001548 <HAL_I2C_MspInit+0xc4>)
 80014b0:	4293      	cmp	r3, r2
 80014b2:	d145      	bne.n	8001540 <HAL_I2C_MspInit+0xbc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80014b4:	f04f 0208 	mov.w	r2, #8
 80014b8:	f04f 0300 	mov.w	r3, #0
 80014bc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 80014c0:	2300      	movs	r3, #0
 80014c2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80014c6:	f107 0310 	add.w	r3, r7, #16
 80014ca:	4618      	mov	r0, r3
 80014cc:	f007 fecc 	bl	8009268 <HAL_RCCEx_PeriphCLKConfig>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d001      	beq.n	80014da <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 80014d6:	f000 fd41 	bl	8001f5c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014da:	4b1c      	ldr	r3, [pc, #112]	@ (800154c <HAL_I2C_MspInit+0xc8>)
 80014dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014e0:	4a1a      	ldr	r2, [pc, #104]	@ (800154c <HAL_I2C_MspInit+0xc8>)
 80014e2:	f043 0302 	orr.w	r3, r3, #2
 80014e6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80014ea:	4b18      	ldr	r3, [pc, #96]	@ (800154c <HAL_I2C_MspInit+0xc8>)
 80014ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014f0:	f003 0302 	and.w	r3, r3, #2
 80014f4:	60fb      	str	r3, [r7, #12]
 80014f6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80014f8:	23c0      	movs	r3, #192	@ 0xc0
 80014fa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014fe:	2312      	movs	r3, #18
 8001500:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001504:	2300      	movs	r3, #0
 8001506:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800150a:	2300      	movs	r3, #0
 800150c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001510:	2304      	movs	r3, #4
 8001512:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001516:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800151a:	4619      	mov	r1, r3
 800151c:	480c      	ldr	r0, [pc, #48]	@ (8001550 <HAL_I2C_MspInit+0xcc>)
 800151e:	f006 fa85 	bl	8007a2c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001522:	4b0a      	ldr	r3, [pc, #40]	@ (800154c <HAL_I2C_MspInit+0xc8>)
 8001524:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001528:	4a08      	ldr	r2, [pc, #32]	@ (800154c <HAL_I2C_MspInit+0xc8>)
 800152a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800152e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001532:	4b06      	ldr	r3, [pc, #24]	@ (800154c <HAL_I2C_MspInit+0xc8>)
 8001534:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001538:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800153c:	60bb      	str	r3, [r7, #8]
 800153e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001540:	bf00      	nop
 8001542:	37e8      	adds	r7, #232	@ 0xe8
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}
 8001548:	40005400 	.word	0x40005400
 800154c:	58024400 	.word	0x58024400
 8001550:	58020400 	.word	0x58020400
 8001554:	00000000 	.word	0x00000000

08001558 <Analog_Judge>:
#include "tim.h"
#include "usart.h"
#include "gpio.h"

int Analog_Judge(double x[])
{
 8001558:	b580      	push	{r7, lr}
 800155a:	f5ad 3d80 	sub.w	sp, sp, #65536	@ 0x10000
 800155e:	b0c2      	sub	sp, #264	@ 0x108
 8001560:	af00      	add	r7, sp, #0
 8001562:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001566:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800156a:	6018      	str	r0, [r3, #0]
    double bands[FO_LENGTH / 2];
    double bands_idx[FO_LENGTH / 2];
    double bands_sum = 0;
 800156c:	f04f 0200 	mov.w	r2, #0
 8001570:	f04f 0300 	mov.w	r3, #0
 8001574:	4954      	ldr	r1, [pc, #336]	@ (80016c8 <Analog_Judge+0x170>)
 8001576:	4439      	add	r1, r7
 8001578:	e9c1 2300 	strd	r2, r3, [r1]
    int main_band_idx = 0;
 800157c:	2300      	movs	r3, #0
 800157e:	4a53      	ldr	r2, [pc, #332]	@ (80016cc <Analog_Judge+0x174>)
 8001580:	443a      	add	r2, r7
 8001582:	6013      	str	r3, [r2, #0]
    int n_bands = 0;
 8001584:	2300      	movs	r3, #0
 8001586:	4a52      	ldr	r2, [pc, #328]	@ (80016d0 <Analog_Judge+0x178>)
 8001588:	443a      	add	r2, r7
 800158a:	6013      	str	r3, [r2, #0]
    int bands_gap = 0;
 800158c:	2300      	movs	r3, #0
 800158e:	4a51      	ldr	r2, [pc, #324]	@ (80016d4 <Analog_Judge+0x17c>)
 8001590:	443a      	add	r2, r7
 8001592:	6013      	str	r3, [r2, #0]
    char str[200];


    // This can be optimized with specific threshold
    double main_band = 0;
 8001594:	f04f 0200 	mov.w	r2, #0
 8001598:	f04f 0300 	mov.w	r3, #0
 800159c:	494e      	ldr	r1, [pc, #312]	@ (80016d8 <Analog_Judge+0x180>)
 800159e:	4439      	add	r1, r7
 80015a0:	e9c1 2300 	strd	r2, r3, [r1]
    for (int i = 0; i < FO_LENGTH / 2; i++)
 80015a4:	2300      	movs	r3, #0
 80015a6:	4a4d      	ldr	r2, [pc, #308]	@ (80016dc <Analog_Judge+0x184>)
 80015a8:	443a      	add	r2, r7
 80015aa:	6013      	str	r3, [r2, #0]
 80015ac:	e031      	b.n	8001612 <Analog_Judge+0xba>
    {
        if (x[i] > main_band)
 80015ae:	4b4b      	ldr	r3, [pc, #300]	@ (80016dc <Analog_Judge+0x184>)
 80015b0:	443b      	add	r3, r7
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	00db      	lsls	r3, r3, #3
 80015b6:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 80015ba:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 80015be:	6812      	ldr	r2, [r2, #0]
 80015c0:	4413      	add	r3, r2
 80015c2:	ed93 7b00 	vldr	d7, [r3]
 80015c6:	4b44      	ldr	r3, [pc, #272]	@ (80016d8 <Analog_Judge+0x180>)
 80015c8:	443b      	add	r3, r7
 80015ca:	ed93 6b00 	vldr	d6, [r3]
 80015ce:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80015d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015d6:	d515      	bpl.n	8001604 <Analog_Judge+0xac>
        {
            main_band = x[i];
 80015d8:	4b40      	ldr	r3, [pc, #256]	@ (80016dc <Analog_Judge+0x184>)
 80015da:	443b      	add	r3, r7
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	00db      	lsls	r3, r3, #3
 80015e0:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 80015e4:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 80015e8:	6812      	ldr	r2, [r2, #0]
 80015ea:	4413      	add	r3, r2
 80015ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015f0:	4939      	ldr	r1, [pc, #228]	@ (80016d8 <Analog_Judge+0x180>)
 80015f2:	4439      	add	r1, r7
 80015f4:	e9c1 2300 	strd	r2, r3, [r1]
            main_band_idx = i;
 80015f8:	4b38      	ldr	r3, [pc, #224]	@ (80016dc <Analog_Judge+0x184>)
 80015fa:	443b      	add	r3, r7
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	4a33      	ldr	r2, [pc, #204]	@ (80016cc <Analog_Judge+0x174>)
 8001600:	443a      	add	r2, r7
 8001602:	6013      	str	r3, [r2, #0]
    for (int i = 0; i < FO_LENGTH / 2; i++)
 8001604:	4b35      	ldr	r3, [pc, #212]	@ (80016dc <Analog_Judge+0x184>)
 8001606:	443b      	add	r3, r7
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	3301      	adds	r3, #1
 800160c:	4a33      	ldr	r2, [pc, #204]	@ (80016dc <Analog_Judge+0x184>)
 800160e:	443a      	add	r2, r7
 8001610:	6013      	str	r3, [r2, #0]
 8001612:	4b32      	ldr	r3, [pc, #200]	@ (80016dc <Analog_Judge+0x184>)
 8001614:	443b      	add	r3, r7
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800161c:	dbc7      	blt.n	80015ae <Analog_Judge+0x56>
        }
    }
    double threshold = main_band * 0.01;
 800161e:	4b2e      	ldr	r3, [pc, #184]	@ (80016d8 <Analog_Judge+0x180>)
 8001620:	443b      	add	r3, r7
 8001622:	ed93 7b00 	vldr	d7, [r3]
 8001626:	ed9f 6b26 	vldr	d6, [pc, #152]	@ 80016c0 <Analog_Judge+0x168>
 800162a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800162e:	4b2c      	ldr	r3, [pc, #176]	@ (80016e0 <Analog_Judge+0x188>)
 8001630:	443b      	add	r3, r7
 8001632:	ed83 7b00 	vstr	d7, [r3]
    
    for(int i = 50; i < FO_LENGTH / 2; i++)
 8001636:	2332      	movs	r3, #50	@ 0x32
 8001638:	4a2a      	ldr	r2, [pc, #168]	@ (80016e4 <Analog_Judge+0x18c>)
 800163a:	443a      	add	r2, r7
 800163c:	6013      	str	r3, [r2, #0]
 800163e:	e0db      	b.n	80017f8 <Analog_Judge+0x2a0>
    {
        if(x[i] > threshold && x[i] > 20 && i < FO_LENGTH/2 - 50)
 8001640:	4b28      	ldr	r3, [pc, #160]	@ (80016e4 <Analog_Judge+0x18c>)
 8001642:	443b      	add	r3, r7
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	00db      	lsls	r3, r3, #3
 8001648:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800164c:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8001650:	6812      	ldr	r2, [r2, #0]
 8001652:	4413      	add	r3, r2
 8001654:	ed93 7b00 	vldr	d7, [r3]
 8001658:	4b21      	ldr	r3, [pc, #132]	@ (80016e0 <Analog_Judge+0x188>)
 800165a:	443b      	add	r3, r7
 800165c:	ed93 6b00 	vldr	d6, [r3]
 8001660:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8001664:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001668:	f140 80bf 	bpl.w	80017ea <Analog_Judge+0x292>
 800166c:	4b1d      	ldr	r3, [pc, #116]	@ (80016e4 <Analog_Judge+0x18c>)
 800166e:	443b      	add	r3, r7
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	00db      	lsls	r3, r3, #3
 8001674:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 8001678:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 800167c:	6812      	ldr	r2, [r2, #0]
 800167e:	4413      	add	r3, r2
 8001680:	ed93 7b00 	vldr	d7, [r3]
 8001684:	eeb3 6b04 	vmov.f64	d6, #52	@ 0x41a00000  20.0
 8001688:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800168c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001690:	f340 80ab 	ble.w	80017ea <Analog_Judge+0x292>
 8001694:	4b13      	ldr	r3, [pc, #76]	@ (80016e4 <Analog_Judge+0x18c>)
 8001696:	443b      	add	r3, r7
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f640 72cd 	movw	r2, #4045	@ 0xfcd
 800169e:	4293      	cmp	r3, r2
 80016a0:	f300 80a3 	bgt.w	80017ea <Analog_Judge+0x292>
        {
        	int flag = 1 ;
 80016a4:	2301      	movs	r3, #1
 80016a6:	4a10      	ldr	r2, [pc, #64]	@ (80016e8 <Analog_Judge+0x190>)
 80016a8:	443a      	add	r2, r7
 80016aa:	6013      	str	r3, [r2, #0]
        	for (int j = i - 2 ; j < i + 2 ; j++)
 80016ac:	4b0d      	ldr	r3, [pc, #52]	@ (80016e4 <Analog_Judge+0x18c>)
 80016ae:	443b      	add	r3, r7
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	3b02      	subs	r3, #2
 80016b4:	4a0d      	ldr	r2, [pc, #52]	@ (80016ec <Analog_Judge+0x194>)
 80016b6:	443a      	add	r2, r7
 80016b8:	6013      	str	r3, [r2, #0]
 80016ba:	e041      	b.n	8001740 <Analog_Judge+0x1e8>
 80016bc:	f3af 8000 	nop.w
 80016c0:	47ae147b 	.word	0x47ae147b
 80016c4:	3f847ae1 	.word	0x3f847ae1
 80016c8:	00010100 	.word	0x00010100
 80016cc:	000100dc 	.word	0x000100dc
 80016d0:	000100fc 	.word	0x000100fc
 80016d4:	000100d8 	.word	0x000100d8
 80016d8:	000100f0 	.word	0x000100f0
 80016dc:	000100ec 	.word	0x000100ec
 80016e0:	000100d0 	.word	0x000100d0
 80016e4:	000100e8 	.word	0x000100e8
 80016e8:	000100e4 	.word	0x000100e4
 80016ec:	000100e0 	.word	0x000100e0
        	{
        		if (x[j] > x[i])flag = 0;
 80016f0:	4b98      	ldr	r3, [pc, #608]	@ (8001954 <Analog_Judge+0x3fc>)
 80016f2:	443b      	add	r3, r7
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	00db      	lsls	r3, r3, #3
 80016f8:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 80016fc:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8001700:	6812      	ldr	r2, [r2, #0]
 8001702:	4413      	add	r3, r2
 8001704:	ed93 6b00 	vldr	d6, [r3]
 8001708:	4b93      	ldr	r3, [pc, #588]	@ (8001958 <Analog_Judge+0x400>)
 800170a:	443b      	add	r3, r7
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	00db      	lsls	r3, r3, #3
 8001710:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 8001714:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8001718:	6812      	ldr	r2, [r2, #0]
 800171a:	4413      	add	r3, r2
 800171c:	ed93 7b00 	vldr	d7, [r3]
 8001720:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8001724:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001728:	dd03      	ble.n	8001732 <Analog_Judge+0x1da>
 800172a:	2300      	movs	r3, #0
 800172c:	4a8b      	ldr	r2, [pc, #556]	@ (800195c <Analog_Judge+0x404>)
 800172e:	443a      	add	r2, r7
 8001730:	6013      	str	r3, [r2, #0]
        	for (int j = i - 2 ; j < i + 2 ; j++)
 8001732:	4b88      	ldr	r3, [pc, #544]	@ (8001954 <Analog_Judge+0x3fc>)
 8001734:	443b      	add	r3, r7
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	3301      	adds	r3, #1
 800173a:	4a86      	ldr	r2, [pc, #536]	@ (8001954 <Analog_Judge+0x3fc>)
 800173c:	443a      	add	r2, r7
 800173e:	6013      	str	r3, [r2, #0]
 8001740:	4b85      	ldr	r3, [pc, #532]	@ (8001958 <Analog_Judge+0x400>)
 8001742:	443b      	add	r3, r7
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	3301      	adds	r3, #1
 8001748:	4a82      	ldr	r2, [pc, #520]	@ (8001954 <Analog_Judge+0x3fc>)
 800174a:	443a      	add	r2, r7
 800174c:	6812      	ldr	r2, [r2, #0]
 800174e:	429a      	cmp	r2, r3
 8001750:	ddce      	ble.n	80016f0 <Analog_Judge+0x198>
        	}
        	if (flag == 1)
 8001752:	4b82      	ldr	r3, [pc, #520]	@ (800195c <Analog_Judge+0x404>)
 8001754:	443b      	add	r3, r7
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	2b01      	cmp	r3, #1
 800175a:	d146      	bne.n	80017ea <Analog_Judge+0x292>
        	{
        		bands_sum += x[i];
 800175c:	4b7e      	ldr	r3, [pc, #504]	@ (8001958 <Analog_Judge+0x400>)
 800175e:	443b      	add	r3, r7
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	00db      	lsls	r3, r3, #3
 8001764:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 8001768:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 800176c:	6812      	ldr	r2, [r2, #0]
 800176e:	4413      	add	r3, r2
 8001770:	ed93 7b00 	vldr	d7, [r3]
 8001774:	4b7a      	ldr	r3, [pc, #488]	@ (8001960 <Analog_Judge+0x408>)
 8001776:	443b      	add	r3, r7
 8001778:	ed93 6b00 	vldr	d6, [r3]
 800177c:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001780:	4b77      	ldr	r3, [pc, #476]	@ (8001960 <Analog_Judge+0x408>)
 8001782:	443b      	add	r3, r7
 8001784:	ed83 7b00 	vstr	d7, [r3]
        		bands[n_bands] = x[i];
 8001788:	4b73      	ldr	r3, [pc, #460]	@ (8001958 <Analog_Judge+0x400>)
 800178a:	443b      	add	r3, r7
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	00db      	lsls	r3, r3, #3
 8001790:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 8001794:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8001798:	6812      	ldr	r2, [r2, #0]
 800179a:	4413      	add	r3, r2
 800179c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017a0:	f248 1108 	movw	r1, #33032	@ 0x8108
 80017a4:	4439      	add	r1, r7
 80017a6:	4608      	mov	r0, r1
 80017a8:	496e      	ldr	r1, [pc, #440]	@ (8001964 <Analog_Judge+0x40c>)
 80017aa:	4439      	add	r1, r7
 80017ac:	6809      	ldr	r1, [r1, #0]
 80017ae:	00c9      	lsls	r1, r1, #3
 80017b0:	4401      	add	r1, r0
 80017b2:	3938      	subs	r1, #56	@ 0x38
 80017b4:	e9c1 2300 	strd	r2, r3, [r1]
        		bands_idx[n_bands] = i;
 80017b8:	4b67      	ldr	r3, [pc, #412]	@ (8001958 <Analog_Judge+0x400>)
 80017ba:	443b      	add	r3, r7
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	ee07 3a90 	vmov	s15, r3
 80017c2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80017c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80017ca:	461a      	mov	r2, r3
 80017cc:	4b65      	ldr	r3, [pc, #404]	@ (8001964 <Analog_Judge+0x40c>)
 80017ce:	443b      	add	r3, r7
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	00db      	lsls	r3, r3, #3
 80017d4:	4413      	add	r3, r2
 80017d6:	3b38      	subs	r3, #56	@ 0x38
 80017d8:	ed83 7b00 	vstr	d7, [r3]
        		n_bands++;
 80017dc:	4b61      	ldr	r3, [pc, #388]	@ (8001964 <Analog_Judge+0x40c>)
 80017de:	443b      	add	r3, r7
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	3301      	adds	r3, #1
 80017e4:	4a5f      	ldr	r2, [pc, #380]	@ (8001964 <Analog_Judge+0x40c>)
 80017e6:	443a      	add	r2, r7
 80017e8:	6013      	str	r3, [r2, #0]
    for(int i = 50; i < FO_LENGTH / 2; i++)
 80017ea:	4b5b      	ldr	r3, [pc, #364]	@ (8001958 <Analog_Judge+0x400>)
 80017ec:	443b      	add	r3, r7
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	3301      	adds	r3, #1
 80017f2:	4a59      	ldr	r2, [pc, #356]	@ (8001958 <Analog_Judge+0x400>)
 80017f4:	443a      	add	r2, r7
 80017f6:	6013      	str	r3, [r2, #0]
 80017f8:	4b57      	ldr	r3, [pc, #348]	@ (8001958 <Analog_Judge+0x400>)
 80017fa:	443b      	add	r3, r7
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001802:	f6ff af1d 	blt.w	8001640 <Analog_Judge+0xe8>
        	}
        }
    }

    bands_gap = bands_idx[n_bands / 2 + 1] - bands_idx[n_bands / 2];
 8001806:	4b57      	ldr	r3, [pc, #348]	@ (8001964 <Analog_Judge+0x40c>)
 8001808:	443b      	add	r3, r7
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	2b00      	cmp	r3, #0
 800180e:	da00      	bge.n	8001812 <Analog_Judge+0x2ba>
 8001810:	3301      	adds	r3, #1
 8001812:	105b      	asrs	r3, r3, #1
 8001814:	3301      	adds	r3, #1
 8001816:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800181a:	00db      	lsls	r3, r3, #3
 800181c:	4413      	add	r3, r2
 800181e:	3b38      	subs	r3, #56	@ 0x38
 8001820:	ed93 6b00 	vldr	d6, [r3]
 8001824:	4b4f      	ldr	r3, [pc, #316]	@ (8001964 <Analog_Judge+0x40c>)
 8001826:	443b      	add	r3, r7
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	2b00      	cmp	r3, #0
 800182c:	da00      	bge.n	8001830 <Analog_Judge+0x2d8>
 800182e:	3301      	adds	r3, #1
 8001830:	105b      	asrs	r3, r3, #1
 8001832:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 8001836:	00db      	lsls	r3, r3, #3
 8001838:	4413      	add	r3, r2
 800183a:	3b38      	subs	r3, #56	@ 0x38
 800183c:	ed93 7b00 	vldr	d7, [r3]
 8001840:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001844:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8001848:	ee17 3a90 	vmov	r3, s15
 800184c:	4a46      	ldr	r2, [pc, #280]	@ (8001968 <Analog_Judge+0x410>)
 800184e:	443a      	add	r2, r7
 8001850:	6013      	str	r3, [r2, #0]
	sprintf(str , "number of separated bands: %d." , n_bands);
 8001852:	4b46      	ldr	r3, [pc, #280]	@ (800196c <Analog_Judge+0x414>)
 8001854:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8001858:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 800185c:	443b      	add	r3, r7
 800185e:	4a41      	ldr	r2, [pc, #260]	@ (8001964 <Analog_Judge+0x40c>)
 8001860:	443a      	add	r2, r7
 8001862:	6812      	ldr	r2, [r2, #0]
 8001864:	4942      	ldr	r1, [pc, #264]	@ (8001970 <Analog_Judge+0x418>)
 8001866:	4618      	mov	r0, r3
 8001868:	f00d f8ee 	bl	800ea48 <sprintf>
	HAL_UART_Transmit(&huart1,(uint8_t *)str , 28   ,HAL_MAX_DELAY);
 800186c:	493f      	ldr	r1, [pc, #252]	@ (800196c <Analog_Judge+0x414>)
 800186e:	4b41      	ldr	r3, [pc, #260]	@ (8001974 <Analog_Judge+0x41c>)
 8001870:	440b      	add	r3, r1
 8001872:	19d9      	adds	r1, r3, r7
 8001874:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001878:	221c      	movs	r2, #28
 800187a:	483f      	ldr	r0, [pc, #252]	@ (8001978 <Analog_Judge+0x420>)
 800187c:	f00a fdf0 	bl	800c460 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1 ,(uint8_t *)"\n", 1 , HAL_MAX_DELAY);
 8001880:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001884:	2201      	movs	r2, #1
 8001886:	493d      	ldr	r1, [pc, #244]	@ (800197c <Analog_Judge+0x424>)
 8001888:	483b      	ldr	r0, [pc, #236]	@ (8001978 <Analog_Judge+0x420>)
 800188a:	f00a fde9 	bl	800c460 <HAL_UART_Transmit>
//    printf("number of separated bands: %d\n", n_bands);

    if (n_bands == 1)
 800188e:	4b35      	ldr	r3, [pc, #212]	@ (8001964 <Analog_Judge+0x40c>)
 8001890:	443b      	add	r3, r7
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	2b01      	cmp	r3, #1
 8001896:	d101      	bne.n	800189c <Analog_Judge+0x344>
    {
        return 0;
 8001898:	2300      	movs	r3, #0
 800189a:	e054      	b.n	8001946 <Analog_Judge+0x3ee>
    }
    else if (n_bands <= 3)
 800189c:	4b31      	ldr	r3, [pc, #196]	@ (8001964 <Analog_Judge+0x40c>)
 800189e:	443b      	add	r3, r7
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	2b03      	cmp	r3, #3
 80018a4:	dc41      	bgt.n	800192a <Analog_Judge+0x3d2>
    {
    	sprintf(str , "degree of moderation: %.2lf" ,(bands_sum - bands[n_bands / 2]) / bands[n_bands / 2]);
 80018a6:	4b2f      	ldr	r3, [pc, #188]	@ (8001964 <Analog_Judge+0x40c>)
 80018a8:	443b      	add	r3, r7
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	da00      	bge.n	80018b2 <Analog_Judge+0x35a>
 80018b0:	3301      	adds	r3, #1
 80018b2:	105b      	asrs	r3, r3, #1
 80018b4:	f248 1208 	movw	r2, #33032	@ 0x8108
 80018b8:	443a      	add	r2, r7
 80018ba:	00db      	lsls	r3, r3, #3
 80018bc:	4413      	add	r3, r2
 80018be:	3b38      	subs	r3, #56	@ 0x38
 80018c0:	ed93 7b00 	vldr	d7, [r3]
 80018c4:	4b26      	ldr	r3, [pc, #152]	@ (8001960 <Analog_Judge+0x408>)
 80018c6:	443b      	add	r3, r7
 80018c8:	ed93 6b00 	vldr	d6, [r3]
 80018cc:	ee36 6b47 	vsub.f64	d6, d6, d7
 80018d0:	4b24      	ldr	r3, [pc, #144]	@ (8001964 <Analog_Judge+0x40c>)
 80018d2:	443b      	add	r3, r7
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	da00      	bge.n	80018dc <Analog_Judge+0x384>
 80018da:	3301      	adds	r3, #1
 80018dc:	105b      	asrs	r3, r3, #1
 80018de:	f248 1208 	movw	r2, #33032	@ 0x8108
 80018e2:	443a      	add	r2, r7
 80018e4:	00db      	lsls	r3, r3, #3
 80018e6:	4413      	add	r3, r2
 80018e8:	3b38      	subs	r3, #56	@ 0x38
 80018ea:	ed93 7b00 	vldr	d7, [r3]
 80018ee:	ee86 5b07 	vdiv.f64	d5, d6, d7
 80018f2:	481e      	ldr	r0, [pc, #120]	@ (800196c <Analog_Judge+0x414>)
 80018f4:	4b1f      	ldr	r3, [pc, #124]	@ (8001974 <Analog_Judge+0x41c>)
 80018f6:	4403      	add	r3, r0
 80018f8:	19d8      	adds	r0, r3, r7
 80018fa:	ec53 2b15 	vmov	r2, r3, d5
 80018fe:	4920      	ldr	r1, [pc, #128]	@ (8001980 <Analog_Judge+0x428>)
 8001900:	f00d f8a2 	bl	800ea48 <sprintf>
    	HAL_UART_Transmit(&huart1,(uint8_t *)str , 26   ,HAL_MAX_DELAY);
 8001904:	4919      	ldr	r1, [pc, #100]	@ (800196c <Analog_Judge+0x414>)
 8001906:	4b1b      	ldr	r3, [pc, #108]	@ (8001974 <Analog_Judge+0x41c>)
 8001908:	440b      	add	r3, r1
 800190a:	19d9      	adds	r1, r3, r7
 800190c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001910:	221a      	movs	r2, #26
 8001912:	4819      	ldr	r0, [pc, #100]	@ (8001978 <Analog_Judge+0x420>)
 8001914:	f00a fda4 	bl	800c460 <HAL_UART_Transmit>
    	HAL_UART_Transmit(&huart1 ,(uint8_t *)"\n", 1 , HAL_MAX_DELAY);
 8001918:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800191c:	2201      	movs	r2, #1
 800191e:	4917      	ldr	r1, [pc, #92]	@ (800197c <Analog_Judge+0x424>)
 8001920:	4815      	ldr	r0, [pc, #84]	@ (8001978 <Analog_Judge+0x420>)
 8001922:	f00a fd9d 	bl	800c460 <HAL_UART_Transmit>
        return 1; 
 8001926:	2301      	movs	r3, #1
 8001928:	e00d      	b.n	8001946 <Analog_Judge+0x3ee>
    } 
    else if (n_bands > 3 && n_bands < 20)
 800192a:	4b0e      	ldr	r3, [pc, #56]	@ (8001964 <Analog_Judge+0x40c>)
 800192c:	443b      	add	r3, r7
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	2b03      	cmp	r3, #3
 8001932:	dd06      	ble.n	8001942 <Analog_Judge+0x3ea>
 8001934:	4b0b      	ldr	r3, [pc, #44]	@ (8001964 <Analog_Judge+0x40c>)
 8001936:	443b      	add	r3, r7
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	2b13      	cmp	r3, #19
 800193c:	dc01      	bgt.n	8001942 <Analog_Judge+0x3ea>
    {
        return 2; 
 800193e:	2302      	movs	r3, #2
 8001940:	e001      	b.n	8001946 <Analog_Judge+0x3ee>
    }
    else
    {
        return -1;
 8001942:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
    }
}
 8001946:	4618      	mov	r0, r3
 8001948:	f507 3780 	add.w	r7, r7, #65536	@ 0x10000
 800194c:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	000100e0 	.word	0x000100e0
 8001958:	000100e8 	.word	0x000100e8
 800195c:	000100e4 	.word	0x000100e4
 8001960:	00010100 	.word	0x00010100
 8001964:	000100fc 	.word	0x000100fc
 8001968:	000100d8 	.word	0x000100d8
 800196c:	fffeff00 	.word	0xfffeff00
 8001970:	08013df0 	.word	0x08013df0
 8001974:	00010108 	.word	0x00010108
 8001978:	2401495c 	.word	0x2401495c
 800197c:	08013e10 	.word	0x08013e10
 8001980:	08013e14 	.word	0x08013e14

08001984 <Judger>:
    
 
void Judger(int value)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b0b4      	sub	sp, #208	@ 0xd0
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
	char str[200];

    if (value == 0)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2b00      	cmp	r3, #0
 8001990:	d10e      	bne.n	80019b0 <Judger+0x2c>
    {
    	sprintf(str , "Sin signal.\n");
 8001992:	f107 0308 	add.w	r3, r7, #8
 8001996:	4921      	ldr	r1, [pc, #132]	@ (8001a1c <Judger+0x98>)
 8001998:	4618      	mov	r0, r3
 800199a:	f00d f855 	bl	800ea48 <sprintf>
    	HAL_UART_Transmit(&huart1,(uint8_t *)str , 12   ,HAL_MAX_DELAY);
 800199e:	f107 0108 	add.w	r1, r7, #8
 80019a2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80019a6:	220c      	movs	r2, #12
 80019a8:	481d      	ldr	r0, [pc, #116]	@ (8001a20 <Judger+0x9c>)
 80019aa:	f00a fd59 	bl	800c460 <HAL_UART_Transmit>
    else 
    {
    	sprintf(str , "No analog moderated signal.\n");
    	HAL_UART_Transmit(&huart1,(uint8_t *)str , 28   ,HAL_MAX_DELAY);
    }
}
 80019ae:	e031      	b.n	8001a14 <Judger+0x90>
    else if (value == 1)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2b01      	cmp	r3, #1
 80019b4:	d10e      	bne.n	80019d4 <Judger+0x50>
    	sprintf(str , "AM signal.\n");
 80019b6:	f107 0308 	add.w	r3, r7, #8
 80019ba:	491a      	ldr	r1, [pc, #104]	@ (8001a24 <Judger+0xa0>)
 80019bc:	4618      	mov	r0, r3
 80019be:	f00d f843 	bl	800ea48 <sprintf>
    	HAL_UART_Transmit(&huart1,(uint8_t *)str , 11   ,HAL_MAX_DELAY);
 80019c2:	f107 0108 	add.w	r1, r7, #8
 80019c6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80019ca:	220b      	movs	r2, #11
 80019cc:	4814      	ldr	r0, [pc, #80]	@ (8001a20 <Judger+0x9c>)
 80019ce:	f00a fd47 	bl	800c460 <HAL_UART_Transmit>
}
 80019d2:	e01f      	b.n	8001a14 <Judger+0x90>
    else if (value == 2)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2b02      	cmp	r3, #2
 80019d8:	d10e      	bne.n	80019f8 <Judger+0x74>
    	sprintf(str , "FM signal.\n");
 80019da:	f107 0308 	add.w	r3, r7, #8
 80019de:	4912      	ldr	r1, [pc, #72]	@ (8001a28 <Judger+0xa4>)
 80019e0:	4618      	mov	r0, r3
 80019e2:	f00d f831 	bl	800ea48 <sprintf>
    	HAL_UART_Transmit(&huart1,(uint8_t *)str , 11   ,HAL_MAX_DELAY);
 80019e6:	f107 0108 	add.w	r1, r7, #8
 80019ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80019ee:	220b      	movs	r2, #11
 80019f0:	480b      	ldr	r0, [pc, #44]	@ (8001a20 <Judger+0x9c>)
 80019f2:	f00a fd35 	bl	800c460 <HAL_UART_Transmit>
}
 80019f6:	e00d      	b.n	8001a14 <Judger+0x90>
    	sprintf(str , "No analog moderated signal.\n");
 80019f8:	f107 0308 	add.w	r3, r7, #8
 80019fc:	490b      	ldr	r1, [pc, #44]	@ (8001a2c <Judger+0xa8>)
 80019fe:	4618      	mov	r0, r3
 8001a00:	f00d f822 	bl	800ea48 <sprintf>
    	HAL_UART_Transmit(&huart1,(uint8_t *)str , 28   ,HAL_MAX_DELAY);
 8001a04:	f107 0108 	add.w	r1, r7, #8
 8001a08:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001a0c:	221c      	movs	r2, #28
 8001a0e:	4804      	ldr	r0, [pc, #16]	@ (8001a20 <Judger+0x9c>)
 8001a10:	f00a fd26 	bl	800c460 <HAL_UART_Transmit>
}
 8001a14:	bf00      	nop
 8001a16:	37d0      	adds	r7, #208	@ 0xd0
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}
 8001a1c:	08013e30 	.word	0x08013e30
 8001a20:	2401495c 	.word	0x2401495c
 8001a24:	08013e40 	.word	0x08013e40
 8001a28:	08013e4c 	.word	0x08013e4c
 8001a2c:	08013e58 	.word	0x08013e58

08001a30 <adc_init>:
__IO uint8_t AdcConvEnd = 0;

double v[FO_LENGTH];

void adc_init(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart1,(uint8_t *)"start_adc\n",sizeof("start_adc\n"),HAL_MAX_DELAY);
 8001a34:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001a38:	220b      	movs	r2, #11
 8001a3a:	4920      	ldr	r1, [pc, #128]	@ (8001abc <adc_init+0x8c>)
 8001a3c:	4820      	ldr	r0, [pc, #128]	@ (8001ac0 <adc_init+0x90>)
 8001a3e:	f00a fd0f 	bl	800c460 <HAL_UART_Transmit>
	MX_ADC1_Init();
 8001a42:	f7ff fa1d 	bl	8000e80 <MX_ADC1_Init>
	HAL_Delay(1);
 8001a46:	2001      	movs	r0, #1
 8001a48:	f000 fe7e 	bl	8002748 <HAL_Delay>
	if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED) != HAL_OK)
 8001a4c:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8001a50:	2100      	movs	r1, #0
 8001a52:	481c      	ldr	r0, [pc, #112]	@ (8001ac4 <adc_init+0x94>)
 8001a54:	f002 fbca 	bl	80041ec <HAL_ADCEx_Calibration_Start>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d008      	beq.n	8001a70 <adc_init+0x40>
	{
		HAL_UART_Transmit(&huart1,(uint8_t *)"hadc1 error with HAL_ADCEx_Calibration_Start\r\n",
 8001a5e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001a62:	222f      	movs	r2, #47	@ 0x2f
 8001a64:	4918      	ldr	r1, [pc, #96]	@ (8001ac8 <adc_init+0x98>)
 8001a66:	4816      	ldr	r0, [pc, #88]	@ (8001ac0 <adc_init+0x90>)
 8001a68:	f00a fcfa 	bl	800c460 <HAL_UART_Transmit>
				sizeof("hadc1 error with HAL_ADCEx_Calibration_Start\r\n"),HAL_MAX_DELAY);
			Error_Handler();
 8001a6c:	f000 fa76 	bl	8001f5c <Error_Handler>
	}

	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adc1_data, FO_LENGTH) != HAL_OK)
 8001a70:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a74:	4915      	ldr	r1, [pc, #84]	@ (8001acc <adc_init+0x9c>)
 8001a76:	4813      	ldr	r0, [pc, #76]	@ (8001ac4 <adc_init+0x94>)
 8001a78:	f001 fbf0 	bl	800325c <HAL_ADC_Start_DMA>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d008      	beq.n	8001a94 <adc_init+0x64>
	{
		HAL_UART_Transmit(&huart1,(uint8_t *)"hadc1 error with HAL_ADC_Start_DMA\r\n",
 8001a82:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001a86:	2225      	movs	r2, #37	@ 0x25
 8001a88:	4911      	ldr	r1, [pc, #68]	@ (8001ad0 <adc_init+0xa0>)
 8001a8a:	480d      	ldr	r0, [pc, #52]	@ (8001ac0 <adc_init+0x90>)
 8001a8c:	f00a fce8 	bl	800c460 <HAL_UART_Transmit>
				sizeof("hadc1 error with HAL_ADC_Start_DMA\r\n"),HAL_MAX_DELAY);
			Error_Handler();
 8001a90:	f000 fa64 	bl	8001f5c <Error_Handler>
	}

	HAL_TIM_Base_Start(&htim15);
 8001a94:	480f      	ldr	r0, [pc, #60]	@ (8001ad4 <adc_init+0xa4>)
 8001a96:	f00a f93d 	bl	800bd14 <HAL_TIM_Base_Start>
	while (!AdcConvEnd);
 8001a9a:	bf00      	nop
 8001a9c:	4b0e      	ldr	r3, [pc, #56]	@ (8001ad8 <adc_init+0xa8>)
 8001a9e:	781b      	ldrb	r3, [r3, #0]
 8001aa0:	b2db      	uxtb	r3, r3
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d0fa      	beq.n	8001a9c <adc_init+0x6c>
	AdcConvEnd = 0;
 8001aa6:	4b0c      	ldr	r3, [pc, #48]	@ (8001ad8 <adc_init+0xa8>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	701a      	strb	r2, [r3, #0]
	HAL_ADC_DeInit(&hadc1);
 8001aac:	4805      	ldr	r0, [pc, #20]	@ (8001ac4 <adc_init+0x94>)
 8001aae:	f001 fa55 	bl	8002f5c <HAL_ADC_DeInit>
	HAL_TIM_Base_Stop(&htim15);
 8001ab2:	4808      	ldr	r0, [pc, #32]	@ (8001ad4 <adc_init+0xa4>)
 8001ab4:	f00a f99e 	bl	800bdf4 <HAL_TIM_Base_Stop>
}
 8001ab8:	bf00      	nop
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	08013e78 	.word	0x08013e78
 8001ac0:	2401495c 	.word	0x2401495c
 8001ac4:	240046fc 	.word	0x240046fc
 8001ac8:	08013e84 	.word	0x08013e84
 8001acc:	240006e0 	.word	0x240006e0
 8001ad0:	08013eb4 	.word	0x08013eb4
 8001ad4:	24014910 	.word	0x24014910
 8001ad8:	240048b8 	.word	0x240048b8
 8001adc:	00000000 	.word	0x00000000

08001ae0 <ADC_Get>:


void ADC_Get(double arr[])
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b086      	sub	sp, #24
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
	adc_init();
 8001ae8:	f7ff ffa2 	bl	8001a30 <adc_init>
	double voltage;
//	char str[50];

	for (uint16_t temp = 0; temp< FO_LENGTH;temp++){
 8001aec:	2300      	movs	r3, #0
 8001aee:	82fb      	strh	r3, [r7, #22]
 8001af0:	e020      	b.n	8001b34 <ADC_Get+0x54>
		voltage = ((double)adc1_data[temp]*3.3)/65535 *3;
 8001af2:	8afb      	ldrh	r3, [r7, #22]
 8001af4:	4a18      	ldr	r2, [pc, #96]	@ (8001b58 <ADC_Get+0x78>)
 8001af6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001afa:	ee07 3a90 	vmov	s15, r3
 8001afe:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8001b02:	ed9f 6b11 	vldr	d6, [pc, #68]	@ 8001b48 <ADC_Get+0x68>
 8001b06:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001b0a:	ed9f 5b11 	vldr	d5, [pc, #68]	@ 8001b50 <ADC_Get+0x70>
 8001b0e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001b12:	eeb0 6b08 	vmov.f64	d6, #8	@ 0x40400000  3.0
 8001b16:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001b1a:	ed87 7b02 	vstr	d7, [r7, #8]

		arr[temp] = voltage;
 8001b1e:	8afb      	ldrh	r3, [r7, #22]
 8001b20:	00db      	lsls	r3, r3, #3
 8001b22:	687a      	ldr	r2, [r7, #4]
 8001b24:	18d1      	adds	r1, r2, r3
 8001b26:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001b2a:	e9c1 2300 	strd	r2, r3, [r1]
	for (uint16_t temp = 0; temp< FO_LENGTH;temp++){
 8001b2e:	8afb      	ldrh	r3, [r7, #22]
 8001b30:	3301      	adds	r3, #1
 8001b32:	82fb      	strh	r3, [r7, #22]
 8001b34:	8afb      	ldrh	r3, [r7, #22]
 8001b36:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001b3a:	d3da      	bcc.n	8001af2 <ADC_Get+0x12>
//		sprintf(str , "%.5f" , v[temp]);
//		HAL_UART_Transmit(&huart1,(uint8_t *)str , 7   ,HAL_MAX_DELAY);
//		HAL_UART_Transmit(&huart1 ,(uint8_t *)"\n", 1 , HAL_MAX_DELAY);
	}
}
 8001b3c:	bf00      	nop
 8001b3e:	bf00      	nop
 8001b40:	3718      	adds	r7, #24
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	66666666 	.word	0x66666666
 8001b4c:	400a6666 	.word	0x400a6666
 8001b50:	00000000 	.word	0x00000000
 8001b54:	40efffe0 	.word	0x40efffe0
 8001b58:	240006e0 	.word	0x240006e0

08001b5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b094      	sub	sp, #80	@ 0x50
 8001b60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001b62:	f000 f99d 	bl	8001ea0 <MPU_Config>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001b66:	4b66      	ldr	r3, [pc, #408]	@ (8001d00 <main+0x1a4>)
 8001b68:	695b      	ldr	r3, [r3, #20]
 8001b6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d11b      	bne.n	8001baa <main+0x4e>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001b72:	f3bf 8f4f 	dsb	sy
}
 8001b76:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001b78:	f3bf 8f6f 	isb	sy
}
 8001b7c:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001b7e:	4b60      	ldr	r3, [pc, #384]	@ (8001d00 <main+0x1a4>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001b86:	f3bf 8f4f 	dsb	sy
}
 8001b8a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001b8c:	f3bf 8f6f 	isb	sy
}
 8001b90:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001b92:	4b5b      	ldr	r3, [pc, #364]	@ (8001d00 <main+0x1a4>)
 8001b94:	695b      	ldr	r3, [r3, #20]
 8001b96:	4a5a      	ldr	r2, [pc, #360]	@ (8001d00 <main+0x1a4>)
 8001b98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b9c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001b9e:	f3bf 8f4f 	dsb	sy
}
 8001ba2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001ba4:	f3bf 8f6f 	isb	sy
}
 8001ba8:	e000      	b.n	8001bac <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001baa:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8001bac:	4b54      	ldr	r3, [pc, #336]	@ (8001d00 <main+0x1a4>)
 8001bae:	695b      	ldr	r3, [r3, #20]
 8001bb0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d138      	bne.n	8001c2a <main+0xce>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8001bb8:	4b51      	ldr	r3, [pc, #324]	@ (8001d00 <main+0x1a4>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8001bc0:	f3bf 8f4f 	dsb	sy
}
 8001bc4:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8001bc6:	4b4e      	ldr	r3, [pc, #312]	@ (8001d00 <main+0x1a4>)
 8001bc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001bcc:	643b      	str	r3, [r7, #64]	@ 0x40

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001bce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001bd0:	0b5b      	lsrs	r3, r3, #13
 8001bd2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001bd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8001bd8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001bda:	08db      	lsrs	r3, r3, #3
 8001bdc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001be0:	63bb      	str	r3, [r7, #56]	@ 0x38
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001be2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001be4:	015a      	lsls	r2, r3, #5
 8001be6:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8001bea:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8001bec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001bee:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001bf0:	4943      	ldr	r1, [pc, #268]	@ (8001d00 <main+0x1a4>)
 8001bf2:	4313      	orrs	r3, r2
 8001bf4:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8001bf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001bfa:	1e5a      	subs	r2, r3, #1
 8001bfc:	63ba      	str	r2, [r7, #56]	@ 0x38
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d1ef      	bne.n	8001be2 <main+0x86>
    } while(sets-- != 0U);
 8001c02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c04:	1e5a      	subs	r2, r3, #1
 8001c06:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d1e5      	bne.n	8001bd8 <main+0x7c>
  __ASM volatile ("dsb 0xF":::"memory");
 8001c0c:	f3bf 8f4f 	dsb	sy
}
 8001c10:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8001c12:	4b3b      	ldr	r3, [pc, #236]	@ (8001d00 <main+0x1a4>)
 8001c14:	695b      	ldr	r3, [r3, #20]
 8001c16:	4a3a      	ldr	r2, [pc, #232]	@ (8001d00 <main+0x1a4>)
 8001c18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c1c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001c1e:	f3bf 8f4f 	dsb	sy
}
 8001c22:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001c24:	f3bf 8f6f 	isb	sy
}
 8001c28:	e000      	b.n	8001c2c <main+0xd0>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8001c2a:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c2c:	f000 fcfa 	bl	8002624 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c30:	f000 f870 	bl	8001d14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c34:	f7ff fb64 	bl	8001300 <MX_GPIO_Init>
  MX_DMA_Init();
 8001c38:	f7ff fb3a 	bl	80012b0 <MX_DMA_Init>
  MX_I2C1_Init();
 8001c3c:	f7ff fbe2 	bl	8001404 <MX_I2C1_Init>
  MX_TIM15_Init();
 8001c40:	f000 fb7e 	bl	8002340 <MX_TIM15_Init>
  MX_DAC1_Init();
 8001c44:	f7ff fa88 	bl	8001158 <MX_DAC1_Init>
  MX_TIM7_Init();
 8001c48:	f000 fb44 	bl	80022d4 <MX_TIM7_Init>
  MX_USART1_UART_Init();
 8001c4c:	f000 fc02 	bl	8002454 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8001c50:	f7ff f916 	bl	8000e80 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  char str[50];
  ADC_Get(v);
 8001c54:	482b      	ldr	r0, [pc, #172]	@ (8001d04 <main+0x1a8>)
 8001c56:	f7ff ff43 	bl	8001ae0 <ADC_Get>
  for (int i = 0 ;i < FO_LENGTH / 2	; i++)
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001c5e:	e01a      	b.n	8001c96 <main+0x13a>
  {
	  sprintf(str , "%.5f" , v[i]);
 8001c60:	4a28      	ldr	r2, [pc, #160]	@ (8001d04 <main+0x1a8>)
 8001c62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001c64:	00db      	lsls	r3, r3, #3
 8001c66:	4413      	add	r3, r2
 8001c68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c6c:	1d38      	adds	r0, r7, #4
 8001c6e:	4926      	ldr	r1, [pc, #152]	@ (8001d08 <main+0x1ac>)
 8001c70:	f00c feea 	bl	800ea48 <sprintf>
	  HAL_UART_Transmit(&huart1,(uint8_t *)str , 7   ,HAL_MAX_DELAY);
 8001c74:	1d39      	adds	r1, r7, #4
 8001c76:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001c7a:	2207      	movs	r2, #7
 8001c7c:	4823      	ldr	r0, [pc, #140]	@ (8001d0c <main+0x1b0>)
 8001c7e:	f00a fbef 	bl	800c460 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart1 ,(uint8_t *)"\n", 1 , HAL_MAX_DELAY);
 8001c82:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001c86:	2201      	movs	r2, #1
 8001c88:	4921      	ldr	r1, [pc, #132]	@ (8001d10 <main+0x1b4>)
 8001c8a:	4820      	ldr	r0, [pc, #128]	@ (8001d0c <main+0x1b0>)
 8001c8c:	f00a fbe8 	bl	800c460 <HAL_UART_Transmit>
  for (int i = 0 ;i < FO_LENGTH / 2	; i++)
 8001c90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001c92:	3301      	adds	r3, #1
 8001c94:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001c96:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001c98:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001c9c:	dbe0      	blt.n	8001c60 <main+0x104>
  }
  FFT_Mag_sqrt(FO_LENGTH, v);
 8001c9e:	4919      	ldr	r1, [pc, #100]	@ (8001d04 <main+0x1a8>)
 8001ca0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001ca4:	f7ff f8b8 	bl	8000e18 <FFT_Mag_sqrt>
  for (int i = 0 ;i < FO_LENGTH / 2	; i++)
 8001ca8:	2300      	movs	r3, #0
 8001caa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001cac:	e01a      	b.n	8001ce4 <main+0x188>
  {
	  sprintf(str , "%.5f" , v[i]);
 8001cae:	4a15      	ldr	r2, [pc, #84]	@ (8001d04 <main+0x1a8>)
 8001cb0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001cb2:	00db      	lsls	r3, r3, #3
 8001cb4:	4413      	add	r3, r2
 8001cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cba:	1d38      	adds	r0, r7, #4
 8001cbc:	4912      	ldr	r1, [pc, #72]	@ (8001d08 <main+0x1ac>)
 8001cbe:	f00c fec3 	bl	800ea48 <sprintf>
	  HAL_UART_Transmit(&huart1,(uint8_t *)str , 7   ,HAL_MAX_DELAY);
 8001cc2:	1d39      	adds	r1, r7, #4
 8001cc4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001cc8:	2207      	movs	r2, #7
 8001cca:	4810      	ldr	r0, [pc, #64]	@ (8001d0c <main+0x1b0>)
 8001ccc:	f00a fbc8 	bl	800c460 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart1 ,(uint8_t *)"\n", 1 , HAL_MAX_DELAY);
 8001cd0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	490e      	ldr	r1, [pc, #56]	@ (8001d10 <main+0x1b4>)
 8001cd8:	480c      	ldr	r0, [pc, #48]	@ (8001d0c <main+0x1b0>)
 8001cda:	f00a fbc1 	bl	800c460 <HAL_UART_Transmit>
  for (int i = 0 ;i < FO_LENGTH / 2	; i++)
 8001cde:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001ce0:	3301      	adds	r3, #1
 8001ce2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001ce4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001ce6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001cea:	dbe0      	blt.n	8001cae <main+0x152>
  }
  int value = Analog_Judge(v);
 8001cec:	4805      	ldr	r0, [pc, #20]	@ (8001d04 <main+0x1a8>)
 8001cee:	f7ff fc33 	bl	8001558 <Analog_Judge>
 8001cf2:	6478      	str	r0, [r7, #68]	@ 0x44
  Judger(value);
 8001cf4:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8001cf6:	f7ff fe45 	bl	8001984 <Judger>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001cfa:	bf00      	nop
 8001cfc:	e7fd      	b.n	8001cfa <main+0x19e>
 8001cfe:	bf00      	nop
 8001d00:	e000ed00 	.word	0xe000ed00
 8001d04:	240048c0 	.word	0x240048c0
 8001d08:	08013edc 	.word	0x08013edc
 8001d0c:	2401495c 	.word	0x2401495c
 8001d10:	08013ee4 	.word	0x08013ee4

08001d14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b09e      	sub	sp, #120	@ 0x78
 8001d18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d1a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001d1e:	224c      	movs	r2, #76	@ 0x4c
 8001d20:	2100      	movs	r1, #0
 8001d22:	4618      	mov	r0, r3
 8001d24:	f00d f998 	bl	800f058 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d28:	f107 030c 	add.w	r3, r7, #12
 8001d2c:	2220      	movs	r2, #32
 8001d2e:	2100      	movs	r1, #0
 8001d30:	4618      	mov	r0, r3
 8001d32:	f00d f991 	bl	800f058 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001d36:	2002      	movs	r0, #2
 8001d38:	f006 fa74 	bl	8008224 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	60bb      	str	r3, [r7, #8]
 8001d40:	4b4c      	ldr	r3, [pc, #304]	@ (8001e74 <SystemClock_Config+0x160>)
 8001d42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d44:	4a4b      	ldr	r2, [pc, #300]	@ (8001e74 <SystemClock_Config+0x160>)
 8001d46:	f023 0301 	bic.w	r3, r3, #1
 8001d4a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001d4c:	4b49      	ldr	r3, [pc, #292]	@ (8001e74 <SystemClock_Config+0x160>)
 8001d4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d50:	f003 0301 	and.w	r3, r3, #1
 8001d54:	60bb      	str	r3, [r7, #8]
 8001d56:	4b48      	ldr	r3, [pc, #288]	@ (8001e78 <SystemClock_Config+0x164>)
 8001d58:	699b      	ldr	r3, [r3, #24]
 8001d5a:	4a47      	ldr	r2, [pc, #284]	@ (8001e78 <SystemClock_Config+0x164>)
 8001d5c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001d60:	6193      	str	r3, [r2, #24]
 8001d62:	4b45      	ldr	r3, [pc, #276]	@ (8001e78 <SystemClock_Config+0x164>)
 8001d64:	699b      	ldr	r3, [r3, #24]
 8001d66:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001d6a:	60bb      	str	r3, [r7, #8]
 8001d6c:	68bb      	ldr	r3, [r7, #8]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001d6e:	bf00      	nop
 8001d70:	4b41      	ldr	r3, [pc, #260]	@ (8001e78 <SystemClock_Config+0x164>)
 8001d72:	699b      	ldr	r3, [r3, #24]
 8001d74:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d78:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001d7c:	d1f8      	bne.n	8001d70 <SystemClock_Config+0x5c>

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d7e:	4b3f      	ldr	r3, [pc, #252]	@ (8001e7c <SystemClock_Config+0x168>)
 8001d80:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001d84:	4a3d      	ldr	r2, [pc, #244]	@ (8001e7c <SystemClock_Config+0x168>)
 8001d86:	f043 0302 	orr.w	r3, r3, #2
 8001d8a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001d8e:	4b3b      	ldr	r3, [pc, #236]	@ (8001e7c <SystemClock_Config+0x168>)
 8001d90:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001d94:	f003 0302 	and.w	r3, r3, #2
 8001d98:	607b      	str	r3, [r7, #4]
 8001d9a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	603b      	str	r3, [r7, #0]
 8001da0:	4b35      	ldr	r3, [pc, #212]	@ (8001e78 <SystemClock_Config+0x164>)
 8001da2:	699b      	ldr	r3, [r3, #24]
 8001da4:	4a34      	ldr	r2, [pc, #208]	@ (8001e78 <SystemClock_Config+0x164>)
 8001da6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001daa:	6193      	str	r3, [r2, #24]
 8001dac:	4b32      	ldr	r3, [pc, #200]	@ (8001e78 <SystemClock_Config+0x164>)
 8001dae:	699b      	ldr	r3, [r3, #24]
 8001db0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001db4:	603b      	str	r3, [r7, #0]
 8001db6:	4b2f      	ldr	r3, [pc, #188]	@ (8001e74 <SystemClock_Config+0x160>)
 8001db8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dba:	4a2e      	ldr	r2, [pc, #184]	@ (8001e74 <SystemClock_Config+0x160>)
 8001dbc:	f043 0301 	orr.w	r3, r3, #1
 8001dc0:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001dc2:	4b2c      	ldr	r3, [pc, #176]	@ (8001e74 <SystemClock_Config+0x160>)
 8001dc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dc6:	f003 0301 	and.w	r3, r3, #1
 8001dca:	603b      	str	r3, [r7, #0]
 8001dcc:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001dce:	bf00      	nop
 8001dd0:	4b29      	ldr	r3, [pc, #164]	@ (8001e78 <SystemClock_Config+0x164>)
 8001dd2:	699b      	ldr	r3, [r3, #24]
 8001dd4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001dd8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001ddc:	d1f8      	bne.n	8001dd0 <SystemClock_Config+0xbc>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8001dde:	4b27      	ldr	r3, [pc, #156]	@ (8001e7c <SystemClock_Config+0x168>)
 8001de0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001de2:	f023 0303 	bic.w	r3, r3, #3
 8001de6:	4a25      	ldr	r2, [pc, #148]	@ (8001e7c <SystemClock_Config+0x168>)
 8001de8:	f043 0302 	orr.w	r3, r3, #2
 8001dec:	6293      	str	r3, [r2, #40]	@ 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001dee:	2301      	movs	r3, #1
 8001df0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001df2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001df6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001df8:	2302      	movs	r3, #2
 8001dfa:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001dfc:	2302      	movs	r3, #2
 8001dfe:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLM = 5;
 8001e00:	2305      	movs	r3, #5
 8001e02:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001e04:	23c0      	movs	r3, #192	@ 0xc0
 8001e06:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001e08:	2302      	movs	r3, #2
 8001e0a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001e10:	2302      	movs	r3, #2
 8001e12:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8001e14:	2308      	movs	r3, #8
 8001e16:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e20:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001e24:	4618      	mov	r0, r3
 8001e26:	f006 fa37 	bl	8008298 <HAL_RCC_OscConfig>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d001      	beq.n	8001e34 <SystemClock_Config+0x120>
  {
    Error_Handler();
 8001e30:	f000 f894 	bl	8001f5c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e34:	233f      	movs	r3, #63	@ 0x3f
 8001e36:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e38:	2303      	movs	r3, #3
 8001e3a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001e40:	2308      	movs	r3, #8
 8001e42:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001e44:	2340      	movs	r3, #64	@ 0x40
 8001e46:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001e48:	2340      	movs	r3, #64	@ 0x40
 8001e4a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001e4c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e50:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001e52:	2340      	movs	r3, #64	@ 0x40
 8001e54:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001e56:	f107 030c 	add.w	r3, r7, #12
 8001e5a:	2104      	movs	r1, #4
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f006 fe77 	bl	8008b50 <HAL_RCC_ClockConfig>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d001      	beq.n	8001e6c <SystemClock_Config+0x158>
  {
    Error_Handler();
 8001e68:	f000 f878 	bl	8001f5c <Error_Handler>
  }
}
 8001e6c:	bf00      	nop
 8001e6e:	3778      	adds	r7, #120	@ 0x78
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	58000400 	.word	0x58000400
 8001e78:	58024800 	.word	0x58024800
 8001e7c:	58024400 	.word	0x58024400

08001e80 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b083      	sub	sp, #12
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
   if(hadc->Instance == ADC1)
	{
      //SCB_InvalidateDCache_by_Addr((uint32_t *) &adc1_data[0], ADC1_BUFFER_SIZE);
   }
	 AdcConvEnd = 1;
 8001e88:	4b04      	ldr	r3, [pc, #16]	@ (8001e9c <HAL_ADC_ConvCpltCallback+0x1c>)
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	701a      	strb	r2, [r3, #0]
}
 8001e8e:	bf00      	nop
 8001e90:	370c      	adds	r7, #12
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr
 8001e9a:	bf00      	nop
 8001e9c:	240048b8 	.word	0x240048b8

08001ea0 <MPU_Config>:
/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b084      	sub	sp, #16
 8001ea4:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001ea6:	463b      	mov	r3, r7
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	601a      	str	r2, [r3, #0]
 8001eac:	605a      	str	r2, [r3, #4]
 8001eae:	609a      	str	r2, [r3, #8]
 8001eb0:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001eb2:	f002 fbed 	bl	8004690 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x24000000;
 8001ebe:	f04f 5310 	mov.w	r3, #603979776	@ 0x24000000
 8001ec2:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512KB;
 8001ec4:	2312      	movs	r3, #18
 8001ec6:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8001ecc:	2301      	movs	r3, #1
 8001ece:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8001ed0:	2303      	movs	r3, #3
 8001ed2:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8001edc:	2301      	movs	r3, #1
 8001ede:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8001ee0:	2301      	movs	r3, #1
 8001ee2:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001ee4:	463b      	mov	r3, r7
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f002 fc0a 	bl	8004700 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8001eec:	2301      	movs	r3, #1
 8001eee:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30000000;
 8001ef0:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8001ef4:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_128KB;
 8001ef6:	2310      	movs	r3, #16
 8001ef8:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001efa:	2300      	movs	r3, #0
 8001efc:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001efe:	2300      	movs	r3, #0
 8001f00:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001f02:	463b      	mov	r3, r7
 8001f04:	4618      	mov	r0, r3
 8001f06:	f002 fbfb 	bl	8004700 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER2;
 8001f0a:	2302      	movs	r3, #2
 8001f0c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30020000;
 8001f0e:	4b11      	ldr	r3, [pc, #68]	@ (8001f54 <MPU_Config+0xb4>)
 8001f10:	607b      	str	r3, [r7, #4]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001f12:	463b      	mov	r3, r7
 8001f14:	4618      	mov	r0, r3
 8001f16:	f002 fbf3 	bl	8004700 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER3;
 8001f1a:	2303      	movs	r3, #3
 8001f1c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30040000;
 8001f1e:	4b0e      	ldr	r3, [pc, #56]	@ (8001f58 <MPU_Config+0xb8>)
 8001f20:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32KB;
 8001f22:	230e      	movs	r3, #14
 8001f24:	723b      	strb	r3, [r7, #8]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001f26:	463b      	mov	r3, r7
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f002 fbe9 	bl	8004700 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER4;
 8001f2e:	2304      	movs	r3, #4
 8001f30:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x38000000;
 8001f32:	f04f 5360 	mov.w	r3, #939524096	@ 0x38000000
 8001f36:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_64KB;
 8001f38:	230f      	movs	r3, #15
 8001f3a:	723b      	strb	r3, [r7, #8]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001f3c:	463b      	mov	r3, r7
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f002 fbde 	bl	8004700 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001f44:	2004      	movs	r0, #4
 8001f46:	f002 fbbb 	bl	80046c0 <HAL_MPU_Enable>

}
 8001f4a:	bf00      	nop
 8001f4c:	3710      	adds	r7, #16
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	30020000 	.word	0x30020000
 8001f58:	30040000 	.word	0x30040000

08001f5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001f60:	b672      	cpsid	i
}
 8001f62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f64:	bf00      	nop
 8001f66:	e7fd      	b.n	8001f64 <Error_Handler+0x8>

08001f68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f6e:	4b0a      	ldr	r3, [pc, #40]	@ (8001f98 <HAL_MspInit+0x30>)
 8001f70:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001f74:	4a08      	ldr	r2, [pc, #32]	@ (8001f98 <HAL_MspInit+0x30>)
 8001f76:	f043 0302 	orr.w	r3, r3, #2
 8001f7a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001f7e:	4b06      	ldr	r3, [pc, #24]	@ (8001f98 <HAL_MspInit+0x30>)
 8001f80:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001f84:	f003 0302 	and.w	r3, r3, #2
 8001f88:	607b      	str	r3, [r7, #4]
 8001f8a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f8c:	bf00      	nop
 8001f8e:	370c      	adds	r7, #12
 8001f90:	46bd      	mov	sp, r7
 8001f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f96:	4770      	bx	lr
 8001f98:	58024400 	.word	0x58024400

08001f9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001fa0:	bf00      	nop
 8001fa2:	e7fd      	b.n	8001fa0 <NMI_Handler+0x4>

08001fa4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fa8:	bf00      	nop
 8001faa:	e7fd      	b.n	8001fa8 <HardFault_Handler+0x4>

08001fac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fb0:	bf00      	nop
 8001fb2:	e7fd      	b.n	8001fb0 <MemManage_Handler+0x4>

08001fb4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fb8:	bf00      	nop
 8001fba:	e7fd      	b.n	8001fb8 <BusFault_Handler+0x4>

08001fbc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fc0:	bf00      	nop
 8001fc2:	e7fd      	b.n	8001fc0 <UsageFault_Handler+0x4>

08001fc4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001fc8:	bf00      	nop
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd0:	4770      	bx	lr

08001fd2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fd2:	b480      	push	{r7}
 8001fd4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fd6:	bf00      	nop
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fde:	4770      	bx	lr

08001fe0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fe4:	bf00      	nop
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fec:	4770      	bx	lr

08001fee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fee:	b580      	push	{r7, lr}
 8001ff0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ff2:	f000 fb89 	bl	8002708 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ff6:	bf00      	nop
 8001ff8:	bd80      	pop	{r7, pc}
	...

08001ffc <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002000:	4802      	ldr	r0, [pc, #8]	@ (800200c <DMA1_Stream0_IRQHandler+0x10>)
 8002002:	f004 fa01 	bl	8006408 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8002006:	bf00      	nop
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	24004760 	.word	0x24004760

08002010 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch2);
 8002014:	4802      	ldr	r0, [pc, #8]	@ (8002020 <DMA1_Stream1_IRQHandler+0x10>)
 8002016:	f004 f9f7 	bl	8006408 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800201a:	bf00      	nop
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	240047ec 	.word	0x240047ec

08002024 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002028:	4802      	ldr	r0, [pc, #8]	@ (8002034 <USART1_IRQHandler+0x10>)
 800202a:	f00a faa7 	bl	800c57c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800202e:	bf00      	nop
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	2401495c 	.word	0x2401495c

08002038 <_getpid>:
 8002038:	b480      	push	{r7}
 800203a:	af00      	add	r7, sp, #0
 800203c:	2301      	movs	r3, #1
 800203e:	4618      	mov	r0, r3
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr

08002048 <_kill>:
 8002048:	b580      	push	{r7, lr}
 800204a:	b082      	sub	sp, #8
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
 8002050:	6039      	str	r1, [r7, #0]
 8002052:	f00d f827 	bl	800f0a4 <__errno>
 8002056:	4603      	mov	r3, r0
 8002058:	2216      	movs	r2, #22
 800205a:	601a      	str	r2, [r3, #0]
 800205c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002060:	4618      	mov	r0, r3
 8002062:	3708      	adds	r7, #8
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}

08002068 <_exit>:
 8002068:	b580      	push	{r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002074:	6878      	ldr	r0, [r7, #4]
 8002076:	f7ff ffe7 	bl	8002048 <_kill>
 800207a:	bf00      	nop
 800207c:	e7fd      	b.n	800207a <_exit+0x12>

0800207e <_read>:
 800207e:	b580      	push	{r7, lr}
 8002080:	b086      	sub	sp, #24
 8002082:	af00      	add	r7, sp, #0
 8002084:	60f8      	str	r0, [r7, #12]
 8002086:	60b9      	str	r1, [r7, #8]
 8002088:	607a      	str	r2, [r7, #4]
 800208a:	2300      	movs	r3, #0
 800208c:	617b      	str	r3, [r7, #20]
 800208e:	e00a      	b.n	80020a6 <_read+0x28>
 8002090:	f3af 8000 	nop.w
 8002094:	4601      	mov	r1, r0
 8002096:	68bb      	ldr	r3, [r7, #8]
 8002098:	1c5a      	adds	r2, r3, #1
 800209a:	60ba      	str	r2, [r7, #8]
 800209c:	b2ca      	uxtb	r2, r1
 800209e:	701a      	strb	r2, [r3, #0]
 80020a0:	697b      	ldr	r3, [r7, #20]
 80020a2:	3301      	adds	r3, #1
 80020a4:	617b      	str	r3, [r7, #20]
 80020a6:	697a      	ldr	r2, [r7, #20]
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	429a      	cmp	r2, r3
 80020ac:	dbf0      	blt.n	8002090 <_read+0x12>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	4618      	mov	r0, r3
 80020b2:	3718      	adds	r7, #24
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bd80      	pop	{r7, pc}

080020b8 <_write>:
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b086      	sub	sp, #24
 80020bc:	af00      	add	r7, sp, #0
 80020be:	60f8      	str	r0, [r7, #12]
 80020c0:	60b9      	str	r1, [r7, #8]
 80020c2:	607a      	str	r2, [r7, #4]
 80020c4:	2300      	movs	r3, #0
 80020c6:	617b      	str	r3, [r7, #20]
 80020c8:	e009      	b.n	80020de <_write+0x26>
 80020ca:	68bb      	ldr	r3, [r7, #8]
 80020cc:	1c5a      	adds	r2, r3, #1
 80020ce:	60ba      	str	r2, [r7, #8]
 80020d0:	781b      	ldrb	r3, [r3, #0]
 80020d2:	4618      	mov	r0, r3
 80020d4:	f3af 8000 	nop.w
 80020d8:	697b      	ldr	r3, [r7, #20]
 80020da:	3301      	adds	r3, #1
 80020dc:	617b      	str	r3, [r7, #20]
 80020de:	697a      	ldr	r2, [r7, #20]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	429a      	cmp	r2, r3
 80020e4:	dbf1      	blt.n	80020ca <_write+0x12>
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	4618      	mov	r0, r3
 80020ea:	3718      	adds	r7, #24
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}

080020f0 <_close>:
 80020f0:	b480      	push	{r7}
 80020f2:	b083      	sub	sp, #12
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
 80020f8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80020fc:	4618      	mov	r0, r3
 80020fe:	370c      	adds	r7, #12
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr

08002108 <_fstat>:
 8002108:	b480      	push	{r7}
 800210a:	b083      	sub	sp, #12
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
 8002110:	6039      	str	r1, [r7, #0]
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002118:	605a      	str	r2, [r3, #4]
 800211a:	2300      	movs	r3, #0
 800211c:	4618      	mov	r0, r3
 800211e:	370c      	adds	r7, #12
 8002120:	46bd      	mov	sp, r7
 8002122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002126:	4770      	bx	lr

08002128 <_isatty>:
 8002128:	b480      	push	{r7}
 800212a:	b083      	sub	sp, #12
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
 8002130:	2301      	movs	r3, #1
 8002132:	4618      	mov	r0, r3
 8002134:	370c      	adds	r7, #12
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr

0800213e <_lseek>:
 800213e:	b480      	push	{r7}
 8002140:	b085      	sub	sp, #20
 8002142:	af00      	add	r7, sp, #0
 8002144:	60f8      	str	r0, [r7, #12]
 8002146:	60b9      	str	r1, [r7, #8]
 8002148:	607a      	str	r2, [r7, #4]
 800214a:	2300      	movs	r3, #0
 800214c:	4618      	mov	r0, r3
 800214e:	3714      	adds	r7, #20
 8002150:	46bd      	mov	sp, r7
 8002152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002156:	4770      	bx	lr

08002158 <_sbrk>:
 8002158:	b580      	push	{r7, lr}
 800215a:	b086      	sub	sp, #24
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
 8002160:	4a14      	ldr	r2, [pc, #80]	@ (80021b4 <_sbrk+0x5c>)
 8002162:	4b15      	ldr	r3, [pc, #84]	@ (80021b8 <_sbrk+0x60>)
 8002164:	1ad3      	subs	r3, r2, r3
 8002166:	617b      	str	r3, [r7, #20]
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	613b      	str	r3, [r7, #16]
 800216c:	4b13      	ldr	r3, [pc, #76]	@ (80021bc <_sbrk+0x64>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d102      	bne.n	800217a <_sbrk+0x22>
 8002174:	4b11      	ldr	r3, [pc, #68]	@ (80021bc <_sbrk+0x64>)
 8002176:	4a12      	ldr	r2, [pc, #72]	@ (80021c0 <_sbrk+0x68>)
 8002178:	601a      	str	r2, [r3, #0]
 800217a:	4b10      	ldr	r3, [pc, #64]	@ (80021bc <_sbrk+0x64>)
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	4413      	add	r3, r2
 8002182:	693a      	ldr	r2, [r7, #16]
 8002184:	429a      	cmp	r2, r3
 8002186:	d207      	bcs.n	8002198 <_sbrk+0x40>
 8002188:	f00c ff8c 	bl	800f0a4 <__errno>
 800218c:	4603      	mov	r3, r0
 800218e:	220c      	movs	r2, #12
 8002190:	601a      	str	r2, [r3, #0]
 8002192:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002196:	e009      	b.n	80021ac <_sbrk+0x54>
 8002198:	4b08      	ldr	r3, [pc, #32]	@ (80021bc <_sbrk+0x64>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	60fb      	str	r3, [r7, #12]
 800219e:	4b07      	ldr	r3, [pc, #28]	@ (80021bc <_sbrk+0x64>)
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	4413      	add	r3, r2
 80021a6:	4a05      	ldr	r2, [pc, #20]	@ (80021bc <_sbrk+0x64>)
 80021a8:	6013      	str	r3, [r2, #0]
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	4618      	mov	r0, r3
 80021ae:	3718      	adds	r7, #24
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}
 80021b4:	24080000 	.word	0x24080000
 80021b8:	00001000 	.word	0x00001000
 80021bc:	240148c0 	.word	0x240148c0
 80021c0:	24014d00 	.word	0x24014d00

080021c4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80021c4:	b480      	push	{r7}
 80021c6:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80021c8:	4b37      	ldr	r3, [pc, #220]	@ (80022a8 <SystemInit+0xe4>)
 80021ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021ce:	4a36      	ldr	r2, [pc, #216]	@ (80022a8 <SystemInit+0xe4>)
 80021d0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80021d4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80021d8:	4b34      	ldr	r3, [pc, #208]	@ (80022ac <SystemInit+0xe8>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f003 030f 	and.w	r3, r3, #15
 80021e0:	2b06      	cmp	r3, #6
 80021e2:	d807      	bhi.n	80021f4 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80021e4:	4b31      	ldr	r3, [pc, #196]	@ (80022ac <SystemInit+0xe8>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f023 030f 	bic.w	r3, r3, #15
 80021ec:	4a2f      	ldr	r2, [pc, #188]	@ (80022ac <SystemInit+0xe8>)
 80021ee:	f043 0307 	orr.w	r3, r3, #7
 80021f2:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80021f4:	4b2e      	ldr	r3, [pc, #184]	@ (80022b0 <SystemInit+0xec>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a2d      	ldr	r2, [pc, #180]	@ (80022b0 <SystemInit+0xec>)
 80021fa:	f043 0301 	orr.w	r3, r3, #1
 80021fe:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002200:	4b2b      	ldr	r3, [pc, #172]	@ (80022b0 <SystemInit+0xec>)
 8002202:	2200      	movs	r2, #0
 8002204:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002206:	4b2a      	ldr	r3, [pc, #168]	@ (80022b0 <SystemInit+0xec>)
 8002208:	681a      	ldr	r2, [r3, #0]
 800220a:	4929      	ldr	r1, [pc, #164]	@ (80022b0 <SystemInit+0xec>)
 800220c:	4b29      	ldr	r3, [pc, #164]	@ (80022b4 <SystemInit+0xf0>)
 800220e:	4013      	ands	r3, r2
 8002210:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002212:	4b26      	ldr	r3, [pc, #152]	@ (80022ac <SystemInit+0xe8>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f003 0308 	and.w	r3, r3, #8
 800221a:	2b00      	cmp	r3, #0
 800221c:	d007      	beq.n	800222e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800221e:	4b23      	ldr	r3, [pc, #140]	@ (80022ac <SystemInit+0xe8>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f023 030f 	bic.w	r3, r3, #15
 8002226:	4a21      	ldr	r2, [pc, #132]	@ (80022ac <SystemInit+0xe8>)
 8002228:	f043 0307 	orr.w	r3, r3, #7
 800222c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800222e:	4b20      	ldr	r3, [pc, #128]	@ (80022b0 <SystemInit+0xec>)
 8002230:	2200      	movs	r2, #0
 8002232:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002234:	4b1e      	ldr	r3, [pc, #120]	@ (80022b0 <SystemInit+0xec>)
 8002236:	2200      	movs	r2, #0
 8002238:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800223a:	4b1d      	ldr	r3, [pc, #116]	@ (80022b0 <SystemInit+0xec>)
 800223c:	2200      	movs	r2, #0
 800223e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002240:	4b1b      	ldr	r3, [pc, #108]	@ (80022b0 <SystemInit+0xec>)
 8002242:	4a1d      	ldr	r2, [pc, #116]	@ (80022b8 <SystemInit+0xf4>)
 8002244:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8002246:	4b1a      	ldr	r3, [pc, #104]	@ (80022b0 <SystemInit+0xec>)
 8002248:	4a1c      	ldr	r2, [pc, #112]	@ (80022bc <SystemInit+0xf8>)
 800224a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800224c:	4b18      	ldr	r3, [pc, #96]	@ (80022b0 <SystemInit+0xec>)
 800224e:	4a1c      	ldr	r2, [pc, #112]	@ (80022c0 <SystemInit+0xfc>)
 8002250:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002252:	4b17      	ldr	r3, [pc, #92]	@ (80022b0 <SystemInit+0xec>)
 8002254:	2200      	movs	r2, #0
 8002256:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002258:	4b15      	ldr	r3, [pc, #84]	@ (80022b0 <SystemInit+0xec>)
 800225a:	4a19      	ldr	r2, [pc, #100]	@ (80022c0 <SystemInit+0xfc>)
 800225c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800225e:	4b14      	ldr	r3, [pc, #80]	@ (80022b0 <SystemInit+0xec>)
 8002260:	2200      	movs	r2, #0
 8002262:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002264:	4b12      	ldr	r3, [pc, #72]	@ (80022b0 <SystemInit+0xec>)
 8002266:	4a16      	ldr	r2, [pc, #88]	@ (80022c0 <SystemInit+0xfc>)
 8002268:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800226a:	4b11      	ldr	r3, [pc, #68]	@ (80022b0 <SystemInit+0xec>)
 800226c:	2200      	movs	r2, #0
 800226e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002270:	4b0f      	ldr	r3, [pc, #60]	@ (80022b0 <SystemInit+0xec>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a0e      	ldr	r2, [pc, #56]	@ (80022b0 <SystemInit+0xec>)
 8002276:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800227a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800227c:	4b0c      	ldr	r3, [pc, #48]	@ (80022b0 <SystemInit+0xec>)
 800227e:	2200      	movs	r2, #0
 8002280:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8002282:	4b10      	ldr	r3, [pc, #64]	@ (80022c4 <SystemInit+0x100>)
 8002284:	681a      	ldr	r2, [r3, #0]
 8002286:	4b10      	ldr	r3, [pc, #64]	@ (80022c8 <SystemInit+0x104>)
 8002288:	4013      	ands	r3, r2
 800228a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800228e:	d202      	bcs.n	8002296 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8002290:	4b0e      	ldr	r3, [pc, #56]	@ (80022cc <SystemInit+0x108>)
 8002292:	2201      	movs	r2, #1
 8002294:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002296:	4b0e      	ldr	r3, [pc, #56]	@ (80022d0 <SystemInit+0x10c>)
 8002298:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800229c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800229e:	bf00      	nop
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr
 80022a8:	e000ed00 	.word	0xe000ed00
 80022ac:	52002000 	.word	0x52002000
 80022b0:	58024400 	.word	0x58024400
 80022b4:	eaf6ed7f 	.word	0xeaf6ed7f
 80022b8:	02020200 	.word	0x02020200
 80022bc:	01ff0000 	.word	0x01ff0000
 80022c0:	01010280 	.word	0x01010280
 80022c4:	5c001000 	.word	0x5c001000
 80022c8:	ffff0000 	.word	0xffff0000
 80022cc:	51008108 	.word	0x51008108
 80022d0:	52004000 	.word	0x52004000

080022d4 <MX_TIM7_Init>:
TIM_HandleTypeDef htim7;
TIM_HandleTypeDef htim15;

/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b084      	sub	sp, #16
 80022d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022da:	1d3b      	adds	r3, r7, #4
 80022dc:	2200      	movs	r2, #0
 80022de:	601a      	str	r2, [r3, #0]
 80022e0:	605a      	str	r2, [r3, #4]
 80022e2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80022e4:	4b14      	ldr	r3, [pc, #80]	@ (8002338 <MX_TIM7_Init+0x64>)
 80022e6:	4a15      	ldr	r2, [pc, #84]	@ (800233c <MX_TIM7_Init+0x68>)
 80022e8:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 239;
 80022ea:	4b13      	ldr	r3, [pc, #76]	@ (8002338 <MX_TIM7_Init+0x64>)
 80022ec:	22ef      	movs	r2, #239	@ 0xef
 80022ee:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022f0:	4b11      	ldr	r3, [pc, #68]	@ (8002338 <MX_TIM7_Init+0x64>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 80022f6:	4b10      	ldr	r3, [pc, #64]	@ (8002338 <MX_TIM7_Init+0x64>)
 80022f8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80022fc:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022fe:	4b0e      	ldr	r3, [pc, #56]	@ (8002338 <MX_TIM7_Init+0x64>)
 8002300:	2200      	movs	r2, #0
 8002302:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002304:	480c      	ldr	r0, [pc, #48]	@ (8002338 <MX_TIM7_Init+0x64>)
 8002306:	f009 fcad 	bl	800bc64 <HAL_TIM_Base_Init>
 800230a:	4603      	mov	r3, r0
 800230c:	2b00      	cmp	r3, #0
 800230e:	d001      	beq.n	8002314 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8002310:	f7ff fe24 	bl	8001f5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002314:	2300      	movs	r3, #0
 8002316:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002318:	2300      	movs	r3, #0
 800231a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800231c:	1d3b      	adds	r3, r7, #4
 800231e:	4619      	mov	r1, r3
 8002320:	4805      	ldr	r0, [pc, #20]	@ (8002338 <MX_TIM7_Init+0x64>)
 8002322:	f009 ffbf 	bl	800c2a4 <HAL_TIMEx_MasterConfigSynchronization>
 8002326:	4603      	mov	r3, r0
 8002328:	2b00      	cmp	r3, #0
 800232a:	d001      	beq.n	8002330 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 800232c:	f7ff fe16 	bl	8001f5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002330:	bf00      	nop
 8002332:	3710      	adds	r7, #16
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}
 8002338:	240148c4 	.word	0x240148c4
 800233c:	40001400 	.word	0x40001400

08002340 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b088      	sub	sp, #32
 8002344:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002346:	f107 0310 	add.w	r3, r7, #16
 800234a:	2200      	movs	r2, #0
 800234c:	601a      	str	r2, [r3, #0]
 800234e:	605a      	str	r2, [r3, #4]
 8002350:	609a      	str	r2, [r3, #8]
 8002352:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002354:	1d3b      	adds	r3, r7, #4
 8002356:	2200      	movs	r2, #0
 8002358:	601a      	str	r2, [r3, #0]
 800235a:	605a      	str	r2, [r3, #4]
 800235c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 800235e:	4b1e      	ldr	r3, [pc, #120]	@ (80023d8 <MX_TIM15_Init+0x98>)
 8002360:	4a1e      	ldr	r2, [pc, #120]	@ (80023dc <MX_TIM15_Init+0x9c>)
 8002362:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 1-1;
 8002364:	4b1c      	ldr	r3, [pc, #112]	@ (80023d8 <MX_TIM15_Init+0x98>)
 8002366:	2200      	movs	r2, #0
 8002368:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 800236a:	4b1b      	ldr	r3, [pc, #108]	@ (80023d8 <MX_TIM15_Init+0x98>)
 800236c:	2200      	movs	r2, #0
 800236e:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 2-1;
 8002370:	4b19      	ldr	r3, [pc, #100]	@ (80023d8 <MX_TIM15_Init+0x98>)
 8002372:	2201      	movs	r2, #1
 8002374:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002376:	4b18      	ldr	r3, [pc, #96]	@ (80023d8 <MX_TIM15_Init+0x98>)
 8002378:	2200      	movs	r2, #0
 800237a:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 800237c:	4b16      	ldr	r3, [pc, #88]	@ (80023d8 <MX_TIM15_Init+0x98>)
 800237e:	2200      	movs	r2, #0
 8002380:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002382:	4b15      	ldr	r3, [pc, #84]	@ (80023d8 <MX_TIM15_Init+0x98>)
 8002384:	2280      	movs	r2, #128	@ 0x80
 8002386:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8002388:	4813      	ldr	r0, [pc, #76]	@ (80023d8 <MX_TIM15_Init+0x98>)
 800238a:	f009 fc6b 	bl	800bc64 <HAL_TIM_Base_Init>
 800238e:	4603      	mov	r3, r0
 8002390:	2b00      	cmp	r3, #0
 8002392:	d001      	beq.n	8002398 <MX_TIM15_Init+0x58>
  {
    Error_Handler();
 8002394:	f7ff fde2 	bl	8001f5c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002398:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800239c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 800239e:	f107 0310 	add.w	r3, r7, #16
 80023a2:	4619      	mov	r1, r3
 80023a4:	480c      	ldr	r0, [pc, #48]	@ (80023d8 <MX_TIM15_Init+0x98>)
 80023a6:	f009 fd4d 	bl	800be44 <HAL_TIM_ConfigClockSource>
 80023aa:	4603      	mov	r3, r0
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d001      	beq.n	80023b4 <MX_TIM15_Init+0x74>
  {
    Error_Handler();
 80023b0:	f7ff fdd4 	bl	8001f5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 80023b4:	2310      	movs	r3, #16
 80023b6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023b8:	2300      	movs	r3, #0
 80023ba:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80023bc:	1d3b      	adds	r3, r7, #4
 80023be:	4619      	mov	r1, r3
 80023c0:	4805      	ldr	r0, [pc, #20]	@ (80023d8 <MX_TIM15_Init+0x98>)
 80023c2:	f009 ff6f 	bl	800c2a4 <HAL_TIMEx_MasterConfigSynchronization>
 80023c6:	4603      	mov	r3, r0
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d001      	beq.n	80023d0 <MX_TIM15_Init+0x90>
  {
    Error_Handler();
 80023cc:	f7ff fdc6 	bl	8001f5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 80023d0:	bf00      	nop
 80023d2:	3720      	adds	r7, #32
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	24014910 	.word	0x24014910
 80023dc:	40014000 	.word	0x40014000

080023e0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b085      	sub	sp, #20
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a16      	ldr	r2, [pc, #88]	@ (8002448 <HAL_TIM_Base_MspInit+0x68>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d10f      	bne.n	8002412 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 80023f2:	4b16      	ldr	r3, [pc, #88]	@ (800244c <HAL_TIM_Base_MspInit+0x6c>)
 80023f4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80023f8:	4a14      	ldr	r2, [pc, #80]	@ (800244c <HAL_TIM_Base_MspInit+0x6c>)
 80023fa:	f043 0320 	orr.w	r3, r3, #32
 80023fe:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002402:	4b12      	ldr	r3, [pc, #72]	@ (800244c <HAL_TIM_Base_MspInit+0x6c>)
 8002404:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002408:	f003 0320 	and.w	r3, r3, #32
 800240c:	60fb      	str	r3, [r7, #12]
 800240e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8002410:	e013      	b.n	800243a <HAL_TIM_Base_MspInit+0x5a>
  else if(tim_baseHandle->Instance==TIM15)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a0e      	ldr	r2, [pc, #56]	@ (8002450 <HAL_TIM_Base_MspInit+0x70>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d10e      	bne.n	800243a <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM15_CLK_ENABLE();
 800241c:	4b0b      	ldr	r3, [pc, #44]	@ (800244c <HAL_TIM_Base_MspInit+0x6c>)
 800241e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002422:	4a0a      	ldr	r2, [pc, #40]	@ (800244c <HAL_TIM_Base_MspInit+0x6c>)
 8002424:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002428:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800242c:	4b07      	ldr	r3, [pc, #28]	@ (800244c <HAL_TIM_Base_MspInit+0x6c>)
 800242e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002432:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002436:	60bb      	str	r3, [r7, #8]
 8002438:	68bb      	ldr	r3, [r7, #8]
}
 800243a:	bf00      	nop
 800243c:	3714      	adds	r7, #20
 800243e:	46bd      	mov	sp, r7
 8002440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002444:	4770      	bx	lr
 8002446:	bf00      	nop
 8002448:	40001400 	.word	0x40001400
 800244c:	58024400 	.word	0x58024400
 8002450:	40014000 	.word	0x40014000

08002454 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002458:	4b22      	ldr	r3, [pc, #136]	@ (80024e4 <MX_USART1_UART_Init+0x90>)
 800245a:	4a23      	ldr	r2, [pc, #140]	@ (80024e8 <MX_USART1_UART_Init+0x94>)
 800245c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800245e:	4b21      	ldr	r3, [pc, #132]	@ (80024e4 <MX_USART1_UART_Init+0x90>)
 8002460:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002464:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002466:	4b1f      	ldr	r3, [pc, #124]	@ (80024e4 <MX_USART1_UART_Init+0x90>)
 8002468:	2200      	movs	r2, #0
 800246a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800246c:	4b1d      	ldr	r3, [pc, #116]	@ (80024e4 <MX_USART1_UART_Init+0x90>)
 800246e:	2200      	movs	r2, #0
 8002470:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002472:	4b1c      	ldr	r3, [pc, #112]	@ (80024e4 <MX_USART1_UART_Init+0x90>)
 8002474:	2200      	movs	r2, #0
 8002476:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002478:	4b1a      	ldr	r3, [pc, #104]	@ (80024e4 <MX_USART1_UART_Init+0x90>)
 800247a:	220c      	movs	r2, #12
 800247c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800247e:	4b19      	ldr	r3, [pc, #100]	@ (80024e4 <MX_USART1_UART_Init+0x90>)
 8002480:	2200      	movs	r2, #0
 8002482:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002484:	4b17      	ldr	r3, [pc, #92]	@ (80024e4 <MX_USART1_UART_Init+0x90>)
 8002486:	2200      	movs	r2, #0
 8002488:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800248a:	4b16      	ldr	r3, [pc, #88]	@ (80024e4 <MX_USART1_UART_Init+0x90>)
 800248c:	2200      	movs	r2, #0
 800248e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002490:	4b14      	ldr	r3, [pc, #80]	@ (80024e4 <MX_USART1_UART_Init+0x90>)
 8002492:	2200      	movs	r2, #0
 8002494:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002496:	4b13      	ldr	r3, [pc, #76]	@ (80024e4 <MX_USART1_UART_Init+0x90>)
 8002498:	2200      	movs	r2, #0
 800249a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800249c:	4811      	ldr	r0, [pc, #68]	@ (80024e4 <MX_USART1_UART_Init+0x90>)
 800249e:	f009 ff8f 	bl	800c3c0 <HAL_UART_Init>
 80024a2:	4603      	mov	r3, r0
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d001      	beq.n	80024ac <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80024a8:	f7ff fd58 	bl	8001f5c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80024ac:	2100      	movs	r1, #0
 80024ae:	480d      	ldr	r0, [pc, #52]	@ (80024e4 <MX_USART1_UART_Init+0x90>)
 80024b0:	f00b fc58 	bl	800dd64 <HAL_UARTEx_SetTxFifoThreshold>
 80024b4:	4603      	mov	r3, r0
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d001      	beq.n	80024be <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80024ba:	f7ff fd4f 	bl	8001f5c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80024be:	2100      	movs	r1, #0
 80024c0:	4808      	ldr	r0, [pc, #32]	@ (80024e4 <MX_USART1_UART_Init+0x90>)
 80024c2:	f00b fc8d 	bl	800dde0 <HAL_UARTEx_SetRxFifoThreshold>
 80024c6:	4603      	mov	r3, r0
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d001      	beq.n	80024d0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80024cc:	f7ff fd46 	bl	8001f5c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80024d0:	4804      	ldr	r0, [pc, #16]	@ (80024e4 <MX_USART1_UART_Init+0x90>)
 80024d2:	f00b fc0e 	bl	800dcf2 <HAL_UARTEx_DisableFifoMode>
 80024d6:	4603      	mov	r3, r0
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d001      	beq.n	80024e0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80024dc:	f7ff fd3e 	bl	8001f5c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80024e0:	bf00      	nop
 80024e2:	bd80      	pop	{r7, pc}
 80024e4:	2401495c 	.word	0x2401495c
 80024e8:	40011000 	.word	0x40011000

080024ec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b0ba      	sub	sp, #232	@ 0xe8
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024f4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80024f8:	2200      	movs	r2, #0
 80024fa:	601a      	str	r2, [r3, #0]
 80024fc:	605a      	str	r2, [r3, #4]
 80024fe:	609a      	str	r2, [r3, #8]
 8002500:	60da      	str	r2, [r3, #12]
 8002502:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002504:	f107 0310 	add.w	r3, r7, #16
 8002508:	22c0      	movs	r2, #192	@ 0xc0
 800250a:	2100      	movs	r1, #0
 800250c:	4618      	mov	r0, r3
 800250e:	f00c fda3 	bl	800f058 <memset>
  if(uartHandle->Instance==USART1)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4a2b      	ldr	r2, [pc, #172]	@ (80025c4 <HAL_UART_MspInit+0xd8>)
 8002518:	4293      	cmp	r3, r2
 800251a:	d14e      	bne.n	80025ba <HAL_UART_MspInit+0xce>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800251c:	f04f 0201 	mov.w	r2, #1
 8002520:	f04f 0300 	mov.w	r3, #0
 8002524:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8002528:	2300      	movs	r3, #0
 800252a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800252e:	f107 0310 	add.w	r3, r7, #16
 8002532:	4618      	mov	r0, r3
 8002534:	f006 fe98 	bl	8009268 <HAL_RCCEx_PeriphCLKConfig>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d001      	beq.n	8002542 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800253e:	f7ff fd0d 	bl	8001f5c <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002542:	4b21      	ldr	r3, [pc, #132]	@ (80025c8 <HAL_UART_MspInit+0xdc>)
 8002544:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002548:	4a1f      	ldr	r2, [pc, #124]	@ (80025c8 <HAL_UART_MspInit+0xdc>)
 800254a:	f043 0310 	orr.w	r3, r3, #16
 800254e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002552:	4b1d      	ldr	r3, [pc, #116]	@ (80025c8 <HAL_UART_MspInit+0xdc>)
 8002554:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002558:	f003 0310 	and.w	r3, r3, #16
 800255c:	60fb      	str	r3, [r7, #12]
 800255e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002560:	4b19      	ldr	r3, [pc, #100]	@ (80025c8 <HAL_UART_MspInit+0xdc>)
 8002562:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002566:	4a18      	ldr	r2, [pc, #96]	@ (80025c8 <HAL_UART_MspInit+0xdc>)
 8002568:	f043 0302 	orr.w	r3, r3, #2
 800256c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002570:	4b15      	ldr	r3, [pc, #84]	@ (80025c8 <HAL_UART_MspInit+0xdc>)
 8002572:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002576:	f003 0302 	and.w	r3, r3, #2
 800257a:	60bb      	str	r3, [r7, #8]
 800257c:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800257e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002582:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002586:	2302      	movs	r3, #2
 8002588:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800258c:	2300      	movs	r3, #0
 800258e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002592:	2300      	movs	r3, #0
 8002594:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8002598:	2304      	movs	r3, #4
 800259a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800259e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80025a2:	4619      	mov	r1, r3
 80025a4:	4809      	ldr	r0, [pc, #36]	@ (80025cc <HAL_UART_MspInit+0xe0>)
 80025a6:	f005 fa41 	bl	8007a2c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80025aa:	2200      	movs	r2, #0
 80025ac:	2100      	movs	r1, #0
 80025ae:	2025      	movs	r0, #37	@ 0x25
 80025b0:	f002 f839 	bl	8004626 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80025b4:	2025      	movs	r0, #37	@ 0x25
 80025b6:	f002 f850 	bl	800465a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80025ba:	bf00      	nop
 80025bc:	37e8      	adds	r7, #232	@ 0xe8
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	bf00      	nop
 80025c4:	40011000 	.word	0x40011000
 80025c8:	58024400 	.word	0x58024400
 80025cc:	58020400 	.word	0x58020400

080025d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80025d0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002608 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80025d4:	f7ff fdf6 	bl	80021c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80025d8:	480c      	ldr	r0, [pc, #48]	@ (800260c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80025da:	490d      	ldr	r1, [pc, #52]	@ (8002610 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80025dc:	4a0d      	ldr	r2, [pc, #52]	@ (8002614 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80025de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025e0:	e002      	b.n	80025e8 <LoopCopyDataInit>

080025e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025e6:	3304      	adds	r3, #4

080025e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025ec:	d3f9      	bcc.n	80025e2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025ee:	4a0a      	ldr	r2, [pc, #40]	@ (8002618 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80025f0:	4c0a      	ldr	r4, [pc, #40]	@ (800261c <LoopFillZerobss+0x22>)
  movs r3, #0
 80025f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025f4:	e001      	b.n	80025fa <LoopFillZerobss>

080025f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025f8:	3204      	adds	r2, #4

080025fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025fc:	d3fb      	bcc.n	80025f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80025fe:	f00c fd57 	bl	800f0b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002602:	f7ff faab 	bl	8001b5c <main>
  bx  lr
 8002606:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002608:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800260c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002610:	240006c4 	.word	0x240006c4
  ldr r2, =_sidata
 8002614:	080165ec 	.word	0x080165ec
  ldr r2, =_sbss
 8002618:	240046e0 	.word	0x240046e0
  ldr r4, =_ebss
 800261c:	24014d00 	.word	0x24014d00

08002620 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002620:	e7fe      	b.n	8002620 <ADC3_IRQHandler>
	...

08002624 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b082      	sub	sp, #8
 8002628:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800262a:	2003      	movs	r0, #3
 800262c:	f001 fff0 	bl	8004610 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002630:	f006 fc44 	bl	8008ebc <HAL_RCC_GetSysClockFreq>
 8002634:	4602      	mov	r2, r0
 8002636:	4b15      	ldr	r3, [pc, #84]	@ (800268c <HAL_Init+0x68>)
 8002638:	699b      	ldr	r3, [r3, #24]
 800263a:	0a1b      	lsrs	r3, r3, #8
 800263c:	f003 030f 	and.w	r3, r3, #15
 8002640:	4913      	ldr	r1, [pc, #76]	@ (8002690 <HAL_Init+0x6c>)
 8002642:	5ccb      	ldrb	r3, [r1, r3]
 8002644:	f003 031f 	and.w	r3, r3, #31
 8002648:	fa22 f303 	lsr.w	r3, r2, r3
 800264c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800264e:	4b0f      	ldr	r3, [pc, #60]	@ (800268c <HAL_Init+0x68>)
 8002650:	699b      	ldr	r3, [r3, #24]
 8002652:	f003 030f 	and.w	r3, r3, #15
 8002656:	4a0e      	ldr	r2, [pc, #56]	@ (8002690 <HAL_Init+0x6c>)
 8002658:	5cd3      	ldrb	r3, [r2, r3]
 800265a:	f003 031f 	and.w	r3, r3, #31
 800265e:	687a      	ldr	r2, [r7, #4]
 8002660:	fa22 f303 	lsr.w	r3, r2, r3
 8002664:	4a0b      	ldr	r2, [pc, #44]	@ (8002694 <HAL_Init+0x70>)
 8002666:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002668:	4a0b      	ldr	r2, [pc, #44]	@ (8002698 <HAL_Init+0x74>)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800266e:	200f      	movs	r0, #15
 8002670:	f000 f814 	bl	800269c <HAL_InitTick>
 8002674:	4603      	mov	r3, r0
 8002676:	2b00      	cmp	r3, #0
 8002678:	d001      	beq.n	800267e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800267a:	2301      	movs	r3, #1
 800267c:	e002      	b.n	8002684 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800267e:	f7ff fc73 	bl	8001f68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002682:	2300      	movs	r3, #0
}
 8002684:	4618      	mov	r0, r3
 8002686:	3708      	adds	r7, #8
 8002688:	46bd      	mov	sp, r7
 800268a:	bd80      	pop	{r7, pc}
 800268c:	58024400 	.word	0x58024400
 8002690:	08013ee8 	.word	0x08013ee8
 8002694:	24000004 	.word	0x24000004
 8002698:	24000000 	.word	0x24000000

0800269c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b082      	sub	sp, #8
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80026a4:	4b15      	ldr	r3, [pc, #84]	@ (80026fc <HAL_InitTick+0x60>)
 80026a6:	781b      	ldrb	r3, [r3, #0]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d101      	bne.n	80026b0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80026ac:	2301      	movs	r3, #1
 80026ae:	e021      	b.n	80026f4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80026b0:	4b13      	ldr	r3, [pc, #76]	@ (8002700 <HAL_InitTick+0x64>)
 80026b2:	681a      	ldr	r2, [r3, #0]
 80026b4:	4b11      	ldr	r3, [pc, #68]	@ (80026fc <HAL_InitTick+0x60>)
 80026b6:	781b      	ldrb	r3, [r3, #0]
 80026b8:	4619      	mov	r1, r3
 80026ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80026be:	fbb3 f3f1 	udiv	r3, r3, r1
 80026c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80026c6:	4618      	mov	r0, r3
 80026c8:	f001 ffd5 	bl	8004676 <HAL_SYSTICK_Config>
 80026cc:	4603      	mov	r3, r0
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d001      	beq.n	80026d6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80026d2:	2301      	movs	r3, #1
 80026d4:	e00e      	b.n	80026f4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2b0f      	cmp	r3, #15
 80026da:	d80a      	bhi.n	80026f2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026dc:	2200      	movs	r2, #0
 80026de:	6879      	ldr	r1, [r7, #4]
 80026e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80026e4:	f001 ff9f 	bl	8004626 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80026e8:	4a06      	ldr	r2, [pc, #24]	@ (8002704 <HAL_InitTick+0x68>)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80026ee:	2300      	movs	r3, #0
 80026f0:	e000      	b.n	80026f4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80026f2:	2301      	movs	r3, #1
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	3708      	adds	r7, #8
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	2400000c 	.word	0x2400000c
 8002700:	24000000 	.word	0x24000000
 8002704:	24000008 	.word	0x24000008

08002708 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002708:	b480      	push	{r7}
 800270a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800270c:	4b06      	ldr	r3, [pc, #24]	@ (8002728 <HAL_IncTick+0x20>)
 800270e:	781b      	ldrb	r3, [r3, #0]
 8002710:	461a      	mov	r2, r3
 8002712:	4b06      	ldr	r3, [pc, #24]	@ (800272c <HAL_IncTick+0x24>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4413      	add	r3, r2
 8002718:	4a04      	ldr	r2, [pc, #16]	@ (800272c <HAL_IncTick+0x24>)
 800271a:	6013      	str	r3, [r2, #0]
}
 800271c:	bf00      	nop
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr
 8002726:	bf00      	nop
 8002728:	2400000c 	.word	0x2400000c
 800272c:	240149f0 	.word	0x240149f0

08002730 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002730:	b480      	push	{r7}
 8002732:	af00      	add	r7, sp, #0
  return uwTick;
 8002734:	4b03      	ldr	r3, [pc, #12]	@ (8002744 <HAL_GetTick+0x14>)
 8002736:	681b      	ldr	r3, [r3, #0]
}
 8002738:	4618      	mov	r0, r3
 800273a:	46bd      	mov	sp, r7
 800273c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002740:	4770      	bx	lr
 8002742:	bf00      	nop
 8002744:	240149f0 	.word	0x240149f0

08002748 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b084      	sub	sp, #16
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002750:	f7ff ffee 	bl	8002730 <HAL_GetTick>
 8002754:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002760:	d005      	beq.n	800276e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002762:	4b0a      	ldr	r3, [pc, #40]	@ (800278c <HAL_Delay+0x44>)
 8002764:	781b      	ldrb	r3, [r3, #0]
 8002766:	461a      	mov	r2, r3
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	4413      	add	r3, r2
 800276c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800276e:	bf00      	nop
 8002770:	f7ff ffde 	bl	8002730 <HAL_GetTick>
 8002774:	4602      	mov	r2, r0
 8002776:	68bb      	ldr	r3, [r7, #8]
 8002778:	1ad3      	subs	r3, r2, r3
 800277a:	68fa      	ldr	r2, [r7, #12]
 800277c:	429a      	cmp	r2, r3
 800277e:	d8f7      	bhi.n	8002770 <HAL_Delay+0x28>
  {
  }
}
 8002780:	bf00      	nop
 8002782:	bf00      	nop
 8002784:	3710      	adds	r7, #16
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	2400000c 	.word	0x2400000c

08002790 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002790:	b480      	push	{r7}
 8002792:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002794:	4b03      	ldr	r3, [pc, #12]	@ (80027a4 <HAL_GetREVID+0x14>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	0c1b      	lsrs	r3, r3, #16
}
 800279a:	4618      	mov	r0, r3
 800279c:	46bd      	mov	sp, r7
 800279e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a2:	4770      	bx	lr
 80027a4:	5c001000 	.word	0x5c001000

080027a8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b083      	sub	sp, #12
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
 80027b0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	689b      	ldr	r3, [r3, #8]
 80027b6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	431a      	orrs	r2, r3
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	609a      	str	r2, [r3, #8]
}
 80027c2:	bf00      	nop
 80027c4:	370c      	adds	r7, #12
 80027c6:	46bd      	mov	sp, r7
 80027c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027cc:	4770      	bx	lr

080027ce <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80027ce:	b480      	push	{r7}
 80027d0:	b083      	sub	sp, #12
 80027d2:	af00      	add	r7, sp, #0
 80027d4:	6078      	str	r0, [r7, #4]
 80027d6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	431a      	orrs	r2, r3
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	609a      	str	r2, [r3, #8]
}
 80027e8:	bf00      	nop
 80027ea:	370c      	adds	r7, #12
 80027ec:	46bd      	mov	sp, r7
 80027ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f2:	4770      	bx	lr

080027f4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b083      	sub	sp, #12
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	689b      	ldr	r3, [r3, #8]
 8002800:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002804:	4618      	mov	r0, r3
 8002806:	370c      	adds	r7, #12
 8002808:	46bd      	mov	sp, r7
 800280a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280e:	4770      	bx	lr

08002810 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002810:	b480      	push	{r7}
 8002812:	b087      	sub	sp, #28
 8002814:	af00      	add	r7, sp, #0
 8002816:	60f8      	str	r0, [r7, #12]
 8002818:	60b9      	str	r1, [r7, #8]
 800281a:	607a      	str	r2, [r7, #4]
 800281c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	3360      	adds	r3, #96	@ 0x60
 8002822:	461a      	mov	r2, r3
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	009b      	lsls	r3, r3, #2
 8002828:	4413      	add	r3, r2
 800282a:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 800282c:	697b      	ldr	r3, [r7, #20]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	430b      	orrs	r3, r1
 800283e:	431a      	orrs	r2, r3
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8002844:	bf00      	nop
 8002846:	371c      	adds	r7, #28
 8002848:	46bd      	mov	sp, r7
 800284a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284e:	4770      	bx	lr

08002850 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8002850:	b480      	push	{r7}
 8002852:	b085      	sub	sp, #20
 8002854:	af00      	add	r7, sp, #0
 8002856:	60f8      	str	r0, [r7, #12]
 8002858:	60b9      	str	r1, [r7, #8]
 800285a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	691b      	ldr	r3, [r3, #16]
 8002860:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8002864:	68bb      	ldr	r3, [r7, #8]
 8002866:	f003 031f 	and.w	r3, r3, #31
 800286a:	6879      	ldr	r1, [r7, #4]
 800286c:	fa01 f303 	lsl.w	r3, r1, r3
 8002870:	431a      	orrs	r2, r3
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	611a      	str	r2, [r3, #16]
}
 8002876:	bf00      	nop
 8002878:	3714      	adds	r7, #20
 800287a:	46bd      	mov	sp, r7
 800287c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002880:	4770      	bx	lr

08002882 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8002882:	b480      	push	{r7}
 8002884:	b087      	sub	sp, #28
 8002886:	af00      	add	r7, sp, #0
 8002888:	60f8      	str	r0, [r7, #12]
 800288a:	60b9      	str	r1, [r7, #8]
 800288c:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	3360      	adds	r3, #96	@ 0x60
 8002892:	461a      	mov	r2, r3
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	009b      	lsls	r3, r3, #2
 8002898:	4413      	add	r3, r2
 800289a:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 800289c:	697b      	ldr	r3, [r7, #20]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	431a      	orrs	r2, r3
 80028a8:	697b      	ldr	r3, [r7, #20]
 80028aa:	601a      	str	r2, [r3, #0]
  }
}
 80028ac:	bf00      	nop
 80028ae:	371c      	adds	r7, #28
 80028b0:	46bd      	mov	sp, r7
 80028b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b6:	4770      	bx	lr

080028b8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b083      	sub	sp, #12
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	68db      	ldr	r3, [r3, #12]
 80028c4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d101      	bne.n	80028d0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80028cc:	2301      	movs	r3, #1
 80028ce:	e000      	b.n	80028d2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80028d0:	2300      	movs	r3, #0
}
 80028d2:	4618      	mov	r0, r3
 80028d4:	370c      	adds	r7, #12
 80028d6:	46bd      	mov	sp, r7
 80028d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028dc:	4770      	bx	lr

080028de <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80028de:	b480      	push	{r7}
 80028e0:	b087      	sub	sp, #28
 80028e2:	af00      	add	r7, sp, #0
 80028e4:	60f8      	str	r0, [r7, #12]
 80028e6:	60b9      	str	r1, [r7, #8]
 80028e8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	3330      	adds	r3, #48	@ 0x30
 80028ee:	461a      	mov	r2, r3
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	0a1b      	lsrs	r3, r3, #8
 80028f4:	009b      	lsls	r3, r3, #2
 80028f6:	f003 030c 	and.w	r3, r3, #12
 80028fa:	4413      	add	r3, r2
 80028fc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	681a      	ldr	r2, [r3, #0]
 8002902:	68bb      	ldr	r3, [r7, #8]
 8002904:	f003 031f 	and.w	r3, r3, #31
 8002908:	211f      	movs	r1, #31
 800290a:	fa01 f303 	lsl.w	r3, r1, r3
 800290e:	43db      	mvns	r3, r3
 8002910:	401a      	ands	r2, r3
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	0e9b      	lsrs	r3, r3, #26
 8002916:	f003 011f 	and.w	r1, r3, #31
 800291a:	68bb      	ldr	r3, [r7, #8]
 800291c:	f003 031f 	and.w	r3, r3, #31
 8002920:	fa01 f303 	lsl.w	r3, r1, r3
 8002924:	431a      	orrs	r2, r3
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800292a:	bf00      	nop
 800292c:	371c      	adds	r7, #28
 800292e:	46bd      	mov	sp, r7
 8002930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002934:	4770      	bx	lr

08002936 <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8002936:	b480      	push	{r7}
 8002938:	b083      	sub	sp, #12
 800293a:	af00      	add	r7, sp, #0
 800293c:	6078      	str	r0, [r7, #4]
 800293e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	68db      	ldr	r3, [r3, #12]
 8002944:	f023 0203 	bic.w	r2, r3, #3
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	431a      	orrs	r2, r3
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	60da      	str	r2, [r3, #12]
}
 8002950:	bf00      	nop
 8002952:	370c      	adds	r7, #12
 8002954:	46bd      	mov	sp, r7
 8002956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295a:	4770      	bx	lr

0800295c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800295c:	b480      	push	{r7}
 800295e:	b087      	sub	sp, #28
 8002960:	af00      	add	r7, sp, #0
 8002962:	60f8      	str	r0, [r7, #12]
 8002964:	60b9      	str	r1, [r7, #8]
 8002966:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	3314      	adds	r3, #20
 800296c:	461a      	mov	r2, r3
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	0e5b      	lsrs	r3, r3, #25
 8002972:	009b      	lsls	r3, r3, #2
 8002974:	f003 0304 	and.w	r3, r3, #4
 8002978:	4413      	add	r3, r2
 800297a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	68bb      	ldr	r3, [r7, #8]
 8002982:	0d1b      	lsrs	r3, r3, #20
 8002984:	f003 031f 	and.w	r3, r3, #31
 8002988:	2107      	movs	r1, #7
 800298a:	fa01 f303 	lsl.w	r3, r1, r3
 800298e:	43db      	mvns	r3, r3
 8002990:	401a      	ands	r2, r3
 8002992:	68bb      	ldr	r3, [r7, #8]
 8002994:	0d1b      	lsrs	r3, r3, #20
 8002996:	f003 031f 	and.w	r3, r3, #31
 800299a:	6879      	ldr	r1, [r7, #4]
 800299c:	fa01 f303 	lsl.w	r3, r1, r3
 80029a0:	431a      	orrs	r2, r3
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80029a6:	bf00      	nop
 80029a8:	371c      	adds	r7, #28
 80029aa:	46bd      	mov	sp, r7
 80029ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b0:	4770      	bx	lr
	...

080029b4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b085      	sub	sp, #20
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	60f8      	str	r0, [r7, #12]
 80029bc:	60b9      	str	r1, [r7, #8]
 80029be:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80029cc:	43db      	mvns	r3, r3
 80029ce:	401a      	ands	r2, r3
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	f003 0318 	and.w	r3, r3, #24
 80029d6:	4908      	ldr	r1, [pc, #32]	@ (80029f8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80029d8:	40d9      	lsrs	r1, r3
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	400b      	ands	r3, r1
 80029de:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80029e2:	431a      	orrs	r2, r3
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 80029ea:	bf00      	nop
 80029ec:	3714      	adds	r7, #20
 80029ee:	46bd      	mov	sp, r7
 80029f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f4:	4770      	bx	lr
 80029f6:	bf00      	nop
 80029f8:	000fffff 	.word	0x000fffff

080029fc <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80029fc:	b480      	push	{r7}
 80029fe:	b083      	sub	sp, #12
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	689b      	ldr	r3, [r3, #8]
 8002a08:	f003 031f 	and.w	r3, r3, #31
}
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	370c      	adds	r7, #12
 8002a10:	46bd      	mov	sp, r7
 8002a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a16:	4770      	bx	lr

08002a18 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b083      	sub	sp, #12
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	689a      	ldr	r2, [r3, #8]
 8002a24:	4b04      	ldr	r3, [pc, #16]	@ (8002a38 <LL_ADC_DisableDeepPowerDown+0x20>)
 8002a26:	4013      	ands	r3, r2
 8002a28:	687a      	ldr	r2, [r7, #4]
 8002a2a:	6093      	str	r3, [r2, #8]
}
 8002a2c:	bf00      	nop
 8002a2e:	370c      	adds	r7, #12
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr
 8002a38:	5fffffc0 	.word	0x5fffffc0

08002a3c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b083      	sub	sp, #12
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	689b      	ldr	r3, [r3, #8]
 8002a48:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002a4c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002a50:	d101      	bne.n	8002a56 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002a52:	2301      	movs	r3, #1
 8002a54:	e000      	b.n	8002a58 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002a56:	2300      	movs	r3, #0
}
 8002a58:	4618      	mov	r0, r3
 8002a5a:	370c      	adds	r7, #12
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a62:	4770      	bx	lr

08002a64 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	689a      	ldr	r2, [r3, #8]
 8002a70:	4b05      	ldr	r3, [pc, #20]	@ (8002a88 <LL_ADC_EnableInternalRegulator+0x24>)
 8002a72:	4013      	ands	r3, r2
 8002a74:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002a7c:	bf00      	nop
 8002a7e:	370c      	adds	r7, #12
 8002a80:	46bd      	mov	sp, r7
 8002a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a86:	4770      	bx	lr
 8002a88:	6fffffc0 	.word	0x6fffffc0

08002a8c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b083      	sub	sp, #12
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	689b      	ldr	r3, [r3, #8]
 8002a98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a9c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002aa0:	d101      	bne.n	8002aa6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	e000      	b.n	8002aa8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002aa6:	2300      	movs	r3, #0
}
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	370c      	adds	r7, #12
 8002aac:	46bd      	mov	sp, r7
 8002aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab2:	4770      	bx	lr

08002ab4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b083      	sub	sp, #12
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	689a      	ldr	r2, [r3, #8]
 8002ac0:	4b05      	ldr	r3, [pc, #20]	@ (8002ad8 <LL_ADC_Enable+0x24>)
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	f043 0201 	orr.w	r2, r3, #1
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002acc:	bf00      	nop
 8002ace:	370c      	adds	r7, #12
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad6:	4770      	bx	lr
 8002ad8:	7fffffc0 	.word	0x7fffffc0

08002adc <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b083      	sub	sp, #12
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	689a      	ldr	r2, [r3, #8]
 8002ae8:	4b05      	ldr	r3, [pc, #20]	@ (8002b00 <LL_ADC_Disable+0x24>)
 8002aea:	4013      	ands	r3, r2
 8002aec:	f043 0202 	orr.w	r2, r3, #2
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002af4:	bf00      	nop
 8002af6:	370c      	adds	r7, #12
 8002af8:	46bd      	mov	sp, r7
 8002afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afe:	4770      	bx	lr
 8002b00:	7fffffc0 	.word	0x7fffffc0

08002b04 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b083      	sub	sp, #12
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	689b      	ldr	r3, [r3, #8]
 8002b10:	f003 0301 	and.w	r3, r3, #1
 8002b14:	2b01      	cmp	r3, #1
 8002b16:	d101      	bne.n	8002b1c <LL_ADC_IsEnabled+0x18>
 8002b18:	2301      	movs	r3, #1
 8002b1a:	e000      	b.n	8002b1e <LL_ADC_IsEnabled+0x1a>
 8002b1c:	2300      	movs	r3, #0
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	370c      	adds	r7, #12
 8002b22:	46bd      	mov	sp, r7
 8002b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b28:	4770      	bx	lr

08002b2a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002b2a:	b480      	push	{r7}
 8002b2c:	b083      	sub	sp, #12
 8002b2e:	af00      	add	r7, sp, #0
 8002b30:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	689b      	ldr	r3, [r3, #8]
 8002b36:	f003 0302 	and.w	r3, r3, #2
 8002b3a:	2b02      	cmp	r3, #2
 8002b3c:	d101      	bne.n	8002b42 <LL_ADC_IsDisableOngoing+0x18>
 8002b3e:	2301      	movs	r3, #1
 8002b40:	e000      	b.n	8002b44 <LL_ADC_IsDisableOngoing+0x1a>
 8002b42:	2300      	movs	r3, #0
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	370c      	adds	r7, #12
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4e:	4770      	bx	lr

08002b50 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b083      	sub	sp, #12
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	689a      	ldr	r2, [r3, #8]
 8002b5c:	4b05      	ldr	r3, [pc, #20]	@ (8002b74 <LL_ADC_REG_StartConversion+0x24>)
 8002b5e:	4013      	ands	r3, r2
 8002b60:	f043 0204 	orr.w	r2, r3, #4
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002b68:	bf00      	nop
 8002b6a:	370c      	adds	r7, #12
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b72:	4770      	bx	lr
 8002b74:	7fffffc0 	.word	0x7fffffc0

08002b78 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b083      	sub	sp, #12
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	689a      	ldr	r2, [r3, #8]
 8002b84:	4b05      	ldr	r3, [pc, #20]	@ (8002b9c <LL_ADC_REG_StopConversion+0x24>)
 8002b86:	4013      	ands	r3, r2
 8002b88:	f043 0210 	orr.w	r2, r3, #16
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002b90:	bf00      	nop
 8002b92:	370c      	adds	r7, #12
 8002b94:	46bd      	mov	sp, r7
 8002b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9a:	4770      	bx	lr
 8002b9c:	7fffffc0 	.word	0x7fffffc0

08002ba0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	b083      	sub	sp, #12
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	f003 0304 	and.w	r3, r3, #4
 8002bb0:	2b04      	cmp	r3, #4
 8002bb2:	d101      	bne.n	8002bb8 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	e000      	b.n	8002bba <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002bb8:	2300      	movs	r3, #0
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	370c      	adds	r7, #12
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc4:	4770      	bx	lr
	...

08002bc8 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	b083      	sub	sp, #12
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	689a      	ldr	r2, [r3, #8]
 8002bd4:	4b05      	ldr	r3, [pc, #20]	@ (8002bec <LL_ADC_INJ_StopConversion+0x24>)
 8002bd6:	4013      	ands	r3, r2
 8002bd8:	f043 0220 	orr.w	r2, r3, #32
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8002be0:	bf00      	nop
 8002be2:	370c      	adds	r7, #12
 8002be4:	46bd      	mov	sp, r7
 8002be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bea:	4770      	bx	lr
 8002bec:	7fffffc0 	.word	0x7fffffc0

08002bf0 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b083      	sub	sp, #12
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	689b      	ldr	r3, [r3, #8]
 8002bfc:	f003 0308 	and.w	r3, r3, #8
 8002c00:	2b08      	cmp	r3, #8
 8002c02:	d101      	bne.n	8002c08 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002c04:	2301      	movs	r3, #1
 8002c06:	e000      	b.n	8002c0a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002c08:	2300      	movs	r3, #0
}
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	370c      	adds	r7, #12
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr
	...

08002c18 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002c18:	b590      	push	{r4, r7, lr}
 8002c1a:	b089      	sub	sp, #36	@ 0x24
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c20:	2300      	movs	r3, #0
 8002c22:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002c24:	2300      	movs	r3, #0
 8002c26:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d101      	bne.n	8002c32 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e18f      	b.n	8002f52 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	68db      	ldr	r3, [r3, #12]
 8002c36:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d109      	bne.n	8002c54 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002c40:	6878      	ldr	r0, [r7, #4]
 8002c42:	f7fe f997 	bl	8000f74 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4618      	mov	r0, r3
 8002c5a:	f7ff feef 	bl	8002a3c <LL_ADC_IsDeepPowerDownEnabled>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d004      	beq.n	8002c6e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f7ff fed5 	bl	8002a18 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4618      	mov	r0, r3
 8002c74:	f7ff ff0a 	bl	8002a8c <LL_ADC_IsInternalRegulatorEnabled>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d114      	bne.n	8002ca8 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4618      	mov	r0, r3
 8002c84:	f7ff feee 	bl	8002a64 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c88:	4b87      	ldr	r3, [pc, #540]	@ (8002ea8 <HAL_ADC_Init+0x290>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	099b      	lsrs	r3, r3, #6
 8002c8e:	4a87      	ldr	r2, [pc, #540]	@ (8002eac <HAL_ADC_Init+0x294>)
 8002c90:	fba2 2303 	umull	r2, r3, r2, r3
 8002c94:	099b      	lsrs	r3, r3, #6
 8002c96:	3301      	adds	r3, #1
 8002c98:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002c9a:	e002      	b.n	8002ca2 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8002c9c:	68bb      	ldr	r3, [r7, #8]
 8002c9e:	3b01      	subs	r3, #1
 8002ca0:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002ca2:	68bb      	ldr	r3, [r7, #8]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d1f9      	bne.n	8002c9c <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4618      	mov	r0, r3
 8002cae:	f7ff feed 	bl	8002a8c <LL_ADC_IsInternalRegulatorEnabled>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d10d      	bne.n	8002cd4 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cbc:	f043 0210 	orr.w	r2, r3, #16
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cc8:	f043 0201 	orr.w	r2, r3, #1
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f7ff ff61 	bl	8002ba0 <LL_ADC_REG_IsConversionOngoing>
 8002cde:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ce4:	f003 0310 	and.w	r3, r3, #16
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	f040 8129 	bne.w	8002f40 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002cee:	697b      	ldr	r3, [r7, #20]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	f040 8125 	bne.w	8002f40 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cfa:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002cfe:	f043 0202 	orr.w	r2, r3, #2
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f7ff fefa 	bl	8002b04 <LL_ADC_IsEnabled>
 8002d10:	4603      	mov	r3, r0
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d136      	bne.n	8002d84 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4a65      	ldr	r2, [pc, #404]	@ (8002eb0 <HAL_ADC_Init+0x298>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d004      	beq.n	8002d2a <HAL_ADC_Init+0x112>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a63      	ldr	r2, [pc, #396]	@ (8002eb4 <HAL_ADC_Init+0x29c>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d10e      	bne.n	8002d48 <HAL_ADC_Init+0x130>
 8002d2a:	4861      	ldr	r0, [pc, #388]	@ (8002eb0 <HAL_ADC_Init+0x298>)
 8002d2c:	f7ff feea 	bl	8002b04 <LL_ADC_IsEnabled>
 8002d30:	4604      	mov	r4, r0
 8002d32:	4860      	ldr	r0, [pc, #384]	@ (8002eb4 <HAL_ADC_Init+0x29c>)
 8002d34:	f7ff fee6 	bl	8002b04 <LL_ADC_IsEnabled>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	4323      	orrs	r3, r4
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	bf0c      	ite	eq
 8002d40:	2301      	moveq	r3, #1
 8002d42:	2300      	movne	r3, #0
 8002d44:	b2db      	uxtb	r3, r3
 8002d46:	e008      	b.n	8002d5a <HAL_ADC_Init+0x142>
 8002d48:	485b      	ldr	r0, [pc, #364]	@ (8002eb8 <HAL_ADC_Init+0x2a0>)
 8002d4a:	f7ff fedb 	bl	8002b04 <LL_ADC_IsEnabled>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	bf0c      	ite	eq
 8002d54:	2301      	moveq	r3, #1
 8002d56:	2300      	movne	r3, #0
 8002d58:	b2db      	uxtb	r3, r3
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d012      	beq.n	8002d84 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4a53      	ldr	r2, [pc, #332]	@ (8002eb0 <HAL_ADC_Init+0x298>)
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d004      	beq.n	8002d72 <HAL_ADC_Init+0x15a>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a51      	ldr	r2, [pc, #324]	@ (8002eb4 <HAL_ADC_Init+0x29c>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d101      	bne.n	8002d76 <HAL_ADC_Init+0x15e>
 8002d72:	4a52      	ldr	r2, [pc, #328]	@ (8002ebc <HAL_ADC_Init+0x2a4>)
 8002d74:	e000      	b.n	8002d78 <HAL_ADC_Init+0x160>
 8002d76:	4a52      	ldr	r2, [pc, #328]	@ (8002ec0 <HAL_ADC_Init+0x2a8>)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	4619      	mov	r1, r3
 8002d7e:	4610      	mov	r0, r2
 8002d80:	f7ff fd12 	bl	80027a8 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8002d84:	f7ff fd04 	bl	8002790 <HAL_GetREVID>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d914      	bls.n	8002dbc <HAL_ADC_Init+0x1a4>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	2b10      	cmp	r3, #16
 8002d98:	d110      	bne.n	8002dbc <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	7d5b      	ldrb	r3, [r3, #21]
 8002d9e:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002da4:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002daa:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	7f1b      	ldrb	r3, [r3, #28]
 8002db0:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8002db2:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002db4:	f043 030c 	orr.w	r3, r3, #12
 8002db8:	61bb      	str	r3, [r7, #24]
 8002dba:	e00d      	b.n	8002dd8 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	7d5b      	ldrb	r3, [r3, #21]
 8002dc0:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002dc6:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002dcc:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	7f1b      	ldrb	r3, [r3, #28]
 8002dd2:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002dd4:	4313      	orrs	r3, r2
 8002dd6:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	7f1b      	ldrb	r3, [r3, #28]
 8002ddc:	2b01      	cmp	r3, #1
 8002dde:	d106      	bne.n	8002dee <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6a1b      	ldr	r3, [r3, #32]
 8002de4:	3b01      	subs	r3, #1
 8002de6:	045b      	lsls	r3, r3, #17
 8002de8:	69ba      	ldr	r2, [r7, #24]
 8002dea:	4313      	orrs	r3, r2
 8002dec:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d009      	beq.n	8002e0a <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dfa:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e02:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002e04:	69ba      	ldr	r2, [r7, #24]
 8002e06:	4313      	orrs	r3, r2
 8002e08:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	68da      	ldr	r2, [r3, #12]
 8002e10:	4b2c      	ldr	r3, [pc, #176]	@ (8002ec4 <HAL_ADC_Init+0x2ac>)
 8002e12:	4013      	ands	r3, r2
 8002e14:	687a      	ldr	r2, [r7, #4]
 8002e16:	6812      	ldr	r2, [r2, #0]
 8002e18:	69b9      	ldr	r1, [r7, #24]
 8002e1a:	430b      	orrs	r3, r1
 8002e1c:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4618      	mov	r0, r3
 8002e24:	f7ff febc 	bl	8002ba0 <LL_ADC_REG_IsConversionOngoing>
 8002e28:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f7ff fede 	bl	8002bf0 <LL_ADC_INJ_IsConversionOngoing>
 8002e34:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002e36:	693b      	ldr	r3, [r7, #16]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d15f      	bne.n	8002efc <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d15c      	bne.n	8002efc <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	7d1b      	ldrb	r3, [r3, #20]
 8002e46:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	68da      	ldr	r2, [r3, #12]
 8002e56:	4b1c      	ldr	r3, [pc, #112]	@ (8002ec8 <HAL_ADC_Init+0x2b0>)
 8002e58:	4013      	ands	r3, r2
 8002e5a:	687a      	ldr	r2, [r7, #4]
 8002e5c:	6812      	ldr	r2, [r2, #0]
 8002e5e:	69b9      	ldr	r1, [r7, #24]
 8002e60:	430b      	orrs	r3, r1
 8002e62:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002e6a:	2b01      	cmp	r3, #1
 8002e6c:	d130      	bne.n	8002ed0 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e72:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	691a      	ldr	r2, [r3, #16]
 8002e7a:	4b14      	ldr	r3, [pc, #80]	@ (8002ecc <HAL_ADC_Init+0x2b4>)
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	687a      	ldr	r2, [r7, #4]
 8002e80:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002e82:	3a01      	subs	r2, #1
 8002e84:	0411      	lsls	r1, r2, #16
 8002e86:	687a      	ldr	r2, [r7, #4]
 8002e88:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002e8a:	4311      	orrs	r1, r2
 8002e8c:	687a      	ldr	r2, [r7, #4]
 8002e8e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002e90:	4311      	orrs	r1, r2
 8002e92:	687a      	ldr	r2, [r7, #4]
 8002e94:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002e96:	430a      	orrs	r2, r1
 8002e98:	431a      	orrs	r2, r3
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f042 0201 	orr.w	r2, r2, #1
 8002ea2:	611a      	str	r2, [r3, #16]
 8002ea4:	e01c      	b.n	8002ee0 <HAL_ADC_Init+0x2c8>
 8002ea6:	bf00      	nop
 8002ea8:	24000000 	.word	0x24000000
 8002eac:	053e2d63 	.word	0x053e2d63
 8002eb0:	40022000 	.word	0x40022000
 8002eb4:	40022100 	.word	0x40022100
 8002eb8:	58026000 	.word	0x58026000
 8002ebc:	40022300 	.word	0x40022300
 8002ec0:	58026300 	.word	0x58026300
 8002ec4:	fff0c003 	.word	0xfff0c003
 8002ec8:	ffffbffc 	.word	0xffffbffc
 8002ecc:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	691a      	ldr	r2, [r3, #16]
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f022 0201 	bic.w	r2, r2, #1
 8002ede:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	691b      	ldr	r3, [r3, #16]
 8002ee6:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	430a      	orrs	r2, r1
 8002ef4:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8002ef6:	6878      	ldr	r0, [r7, #4]
 8002ef8:	f001 f812 	bl	8003f20 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	68db      	ldr	r3, [r3, #12]
 8002f00:	2b01      	cmp	r3, #1
 8002f02:	d10c      	bne.n	8002f1e <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f0a:	f023 010f 	bic.w	r1, r3, #15
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	699b      	ldr	r3, [r3, #24]
 8002f12:	1e5a      	subs	r2, r3, #1
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	430a      	orrs	r2, r1
 8002f1a:	631a      	str	r2, [r3, #48]	@ 0x30
 8002f1c:	e007      	b.n	8002f2e <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f022 020f 	bic.w	r2, r2, #15
 8002f2c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f32:	f023 0303 	bic.w	r3, r3, #3
 8002f36:	f043 0201 	orr.w	r2, r3, #1
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	655a      	str	r2, [r3, #84]	@ 0x54
 8002f3e:	e007      	b.n	8002f50 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f44:	f043 0210 	orr.w	r2, r3, #16
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002f50:	7ffb      	ldrb	r3, [r7, #31]
}
 8002f52:	4618      	mov	r0, r3
 8002f54:	3724      	adds	r7, #36	@ 0x24
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd90      	pop	{r4, r7, pc}
 8002f5a:	bf00      	nop

08002f5c <HAL_ADC_DeInit>:
  *         and is particularly interesting before entering MCU low-power modes.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 8002f5c:	b590      	push	{r4, r7, lr}
 8002f5e:	b085      	sub	sp, #20
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d101      	bne.n	8002f6e <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	e16e      	b.n	800324c <HAL_ADC_DeInit+0x2f0>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f72:	f043 0202 	orr.w	r2, r3, #2
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Stop potential conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002f7a:	2103      	movs	r1, #3
 8002f7c:	6878      	ldr	r0, [r7, #4]
 8002f7e:	f000 fd95 	bl	8003aac <ADC_ConversionStop>
 8002f82:	4603      	mov	r3, r0
 8002f84:	73fb      	strb	r3, [r7, #15]
  /* Flush register JSQR: reset the queue sequencer when injected             */
  /* queue sequencer is enabled and ADC disabled.                             */
  /* The software and hardware triggers of the injected sequence are both     */
  /* internally disabled just after the completion of the last valid          */
  /* injected sequence.                                                       */
  SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JQM);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	68da      	ldr	r2, [r3, #12]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 8002f94:	60da      	str	r2, [r3, #12]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002f96:	7bfb      	ldrb	r3, [r7, #15]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d10a      	bne.n	8002fb2 <HAL_ADC_DeInit+0x56>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002f9c:	6878      	ldr	r0, [r7, #4]
 8002f9e:	f000 fecb 	bl	8003d38 <ADC_Disable>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002fa6:	7bfb      	ldrb	r3, [r7, #15]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d102      	bne.n	8002fb2 <HAL_ADC_DeInit+0x56>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2201      	movs	r2, #1
 8002fb0:	655a      	str	r2, [r3, #84]	@ 0x54
  /*       in HAL_ADC_MspDeInit() to reset the ADC peripheral using           */
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */
  /* Reset register IER */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 | ADC_IT_AWD1 |
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	6859      	ldr	r1, [r3, #4]
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	4b8c      	ldr	r3, [pc, #560]	@ (80031f0 <HAL_ADC_DeInit+0x294>)
 8002fbe:	400b      	ands	r3, r1
 8002fc0:	6053      	str	r3, [r2, #4]
                              ADC_IT_JEOS  | ADC_IT_JEOC |
                              ADC_IT_EOS   | ADC_IT_EOC  |
                              ADC_IT_EOSMP | ADC_IT_RDY));

  /* Reset register ISR */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 | ADC_FLAG_AWD1 |
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8002fca:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_JADSTP, ADC_CR_ADSTP, ADC_CR_JADSTART, ADC_CR_ADSTART,
     ADC_CR_ADCAL, ADC_CR_ADDIS and ADC_CR_ADEN are in access mode "read-set":
     no direct reset applicable.
     Update CR register to reset value where doable by software */
  CLEAR_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN | ADC_CR_ADCALDIF);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	689a      	ldr	r2, [r3, #8]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f022 42a0 	bic.w	r2, r2, #1342177280	@ 0x50000000
 8002fda:	609a      	str	r2, [r3, #8]
  SET_BIT(hadc->Instance->CR, ADC_CR_DEEPPWD);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	689a      	ldr	r2, [r3, #8]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8002fea:	609a      	str	r2, [r3, #8]

  /* Reset register CFGR */
  CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AWD1CH  | ADC_CFGR_JAUTO   | ADC_CFGR_JAWD1EN |
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	68da      	ldr	r2, [r3, #12]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f002 2280 	and.w	r2, r2, #2147516416	@ 0x80008000
 8002ffa:	60da      	str	r2, [r3, #12]
            ADC_CFGR_AWD1EN  | ADC_CFGR_AWD1SGL | ADC_CFGR_JQM     |
            ADC_CFGR_JDISCEN | ADC_CFGR_DISCNUM | ADC_CFGR_DISCEN  |
            ADC_CFGR_AUTDLY  | ADC_CFGR_CONT    | ADC_CFGR_OVRMOD  |
            ADC_CFGR_EXTEN   | ADC_CFGR_EXTSEL  |
            ADC_CFGR_RES     | ADC_CFGR_DMNGT);
  SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	68da      	ldr	r2, [r3, #12]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800300a:	60da      	str	r2, [r3, #12]

  /* Reset register CFGR2 */
  CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSM  | ADC_CFGR2_TROVS   | ADC_CFGR2_OVSS |
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	6919      	ldr	r1, [r3, #16]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	4b77      	ldr	r3, [pc, #476]	@ (80031f4 <HAL_ADC_DeInit+0x298>)
 8003018:	400b      	ands	r3, r1
 800301a:	6113      	str	r3, [r2, #16]
            ADC_CFGR2_OVSR  | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSE);

  /* Reset register SMPR1 */
  CLEAR_BIT(hadc->Instance->SMPR1, ADC_SMPR1_FIELDS);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	695a      	ldr	r2, [r3, #20]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f002 4240 	and.w	r2, r2, #3221225472	@ 0xc0000000
 800302a:	615a      	str	r2, [r3, #20]

  /* Reset register SMPR2 */
  CLEAR_BIT(hadc->Instance->SMPR2, ADC_SMPR2_SMP18 | ADC_SMPR2_SMP17 | ADC_SMPR2_SMP16 |
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	699a      	ldr	r2, [r3, #24]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f002 4278 	and.w	r2, r2, #4160749568	@ 0xf8000000
 800303a:	619a      	str	r2, [r3, #24]
    CLEAR_BIT(hadc->Instance->LTR3_RES10, ADC_LTR_LT);
    CLEAR_BIT(hadc->Instance->HTR3_RES11, ADC_HTR_HT);
  }
#else
  /* Reset register LTR1 and HTR1 */
  CLEAR_BIT(hadc->Instance->LTR1, ADC_LTR_LT);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	6a1a      	ldr	r2, [r3, #32]
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f002 427c 	and.w	r2, r2, #4227858432	@ 0xfc000000
 800304a:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(hadc->Instance->HTR1, ADC_HTR_HT);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f002 427c 	and.w	r2, r2, #4227858432	@ 0xfc000000
 800305a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset register LTR2 and HTR2*/
  CLEAR_BIT(hadc->Instance->LTR2, ADC_LTR_LT);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f002 427c 	and.w	r2, r2, #4227858432	@ 0xfc000000
 800306c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  CLEAR_BIT(hadc->Instance->HTR2, ADC_HTR_HT);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f002 427c 	and.w	r2, r2, #4227858432	@ 0xfc000000
 8003080:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

  /* Reset register LTR3 and HTR3 */
  CLEAR_BIT(hadc->Instance->LTR3, ADC_LTR_LT);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f002 427c 	and.w	r2, r2, #4227858432	@ 0xfc000000
 8003094:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  CLEAR_BIT(hadc->Instance->HTR3, ADC_HTR_HT);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f002 427c 	and.w	r2, r2, #4227858432	@ 0xfc000000
 80030a8:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
#endif /* ADC_VER_V5_V90 */


  /* Reset register SQR1 */
  CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_SQ4 | ADC_SQR1_SQ3 | ADC_SQR1_SQ2 |
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681a      	ldr	r2, [r3, #0]
 80030b6:	4b50      	ldr	r3, [pc, #320]	@ (80031f8 <HAL_ADC_DeInit+0x29c>)
 80030b8:	400b      	ands	r3, r1
 80030ba:	6313      	str	r3, [r2, #48]	@ 0x30
            ADC_SQR1_SQ1 | ADC_SQR1_L);

  /* Reset register SQR2 */
  CLEAR_BIT(hadc->Instance->SQR2, ADC_SQR2_SQ9 | ADC_SQR2_SQ8 | ADC_SQR2_SQ7 |
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	4b4d      	ldr	r3, [pc, #308]	@ (80031fc <HAL_ADC_DeInit+0x2a0>)
 80030c8:	400b      	ands	r3, r1
 80030ca:	6353      	str	r3, [r2, #52]	@ 0x34
            ADC_SQR2_SQ6 | ADC_SQR2_SQ5);

  /* Reset register SQR3 */
  CLEAR_BIT(hadc->Instance->SQR3, ADC_SQR3_SQ14 | ADC_SQR3_SQ13 | ADC_SQR3_SQ12 |
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681a      	ldr	r2, [r3, #0]
 80030d6:	4b49      	ldr	r3, [pc, #292]	@ (80031fc <HAL_ADC_DeInit+0x2a0>)
 80030d8:	400b      	ands	r3, r1
 80030da:	6393      	str	r3, [r2, #56]	@ 0x38
            ADC_SQR3_SQ11 | ADC_SQR3_SQ10);

  /* Reset register SQR4 */
  CLEAR_BIT(hadc->Instance->SQR4, ADC_SQR4_SQ16 | ADC_SQR4_SQ15);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681a      	ldr	r2, [r3, #0]
 80030e6:	4b46      	ldr	r3, [pc, #280]	@ (8003200 <HAL_ADC_DeInit+0x2a4>)
 80030e8:	400b      	ands	r3, r1
 80030ea:	63d3      	str	r3, [r2, #60]	@ 0x3c

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable*/

  /* Reset register OFR1 */
  CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	2200      	movs	r2, #0
 80030f8:	661a      	str	r2, [r3, #96]	@ 0x60
  /* Reset register OFR2 */
  CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE | ADC_OFR2_OFFSET2_CH | ADC_OFR2_OFFSET2);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	2200      	movs	r2, #0
 8003106:	665a      	str	r2, [r3, #100]	@ 0x64
  /* Reset register OFR3 */
  CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE | ADC_OFR3_OFFSET3_CH | ADC_OFR3_OFFSET3);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	2200      	movs	r2, #0
 8003114:	669a      	str	r2, [r3, #104]	@ 0x68
  /* Reset register OFR4 */
  CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE | ADC_OFR4_OFFSET4_CH | ADC_OFR4_OFFSET4);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	2200      	movs	r2, #0
 8003122:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset registers JDR1, JDR2, JDR3, JDR4 */
  /* bits in access mode read only, no direct reset applicable*/

  /* Reset register AWD2CR */
  CLEAR_BIT(hadc->Instance->AWD2CR, ADC_AWD2CR_AWD2CH);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	4b34      	ldr	r3, [pc, #208]	@ (8003204 <HAL_ADC_DeInit+0x2a8>)
 8003132:	400b      	ands	r3, r1
 8003134:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Reset register AWD3CR */
  CLEAR_BIT(hadc->Instance->AWD3CR, ADC_AWD3CR_AWD3CH);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f8d3 10a4 	ldr.w	r1, [r3, #164]	@ 0xa4
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681a      	ldr	r2, [r3, #0]
 8003144:	4b2f      	ldr	r3, [pc, #188]	@ (8003204 <HAL_ADC_DeInit+0x2a8>)
 8003146:	400b      	ands	r3, r1
 8003148:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
    /* Reset register CALFACT */
    CLEAR_BIT(hadc->Instance->CALFACT_RES13, ADC_CALFACT_CALFACT_D | ADC_CALFACT_CALFACT_S);
  }
#else
  /* Reset register DIFSEL */
  CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_DIFSEL);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681a      	ldr	r2, [r3, #0]
 8003158:	4b2a      	ldr	r3, [pc, #168]	@ (8003204 <HAL_ADC_DeInit+0x2a8>)
 800315a:	400b      	ands	r3, r1
 800315c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Reset register CALFACT */
  CLEAR_BIT(hadc->Instance->CALFACT, ADC_CALFACT_CALFACT_D | ADC_CALFACT_CALFACT_S);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f002 22f8 	and.w	r2, r2, #4160813056	@ 0xf800f800
 8003170:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4

  /* ========== Reset common ADC registers ========== */

  /* Software is allowed to change common parameters only when all the other
     ADCs are disabled.   */
  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a23      	ldr	r2, [pc, #140]	@ (8003208 <HAL_ADC_DeInit+0x2ac>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d004      	beq.n	8003188 <HAL_ADC_DeInit+0x22c>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4a22      	ldr	r2, [pc, #136]	@ (800320c <HAL_ADC_DeInit+0x2b0>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d10e      	bne.n	80031a6 <HAL_ADC_DeInit+0x24a>
 8003188:	481f      	ldr	r0, [pc, #124]	@ (8003208 <HAL_ADC_DeInit+0x2ac>)
 800318a:	f7ff fcbb 	bl	8002b04 <LL_ADC_IsEnabled>
 800318e:	4604      	mov	r4, r0
 8003190:	481e      	ldr	r0, [pc, #120]	@ (800320c <HAL_ADC_DeInit+0x2b0>)
 8003192:	f7ff fcb7 	bl	8002b04 <LL_ADC_IsEnabled>
 8003196:	4603      	mov	r3, r0
 8003198:	4323      	orrs	r3, r4
 800319a:	2b00      	cmp	r3, #0
 800319c:	bf0c      	ite	eq
 800319e:	2301      	moveq	r3, #1
 80031a0:	2300      	movne	r3, #0
 80031a2:	b2db      	uxtb	r3, r3
 80031a4:	e008      	b.n	80031b8 <HAL_ADC_DeInit+0x25c>
 80031a6:	481a      	ldr	r0, [pc, #104]	@ (8003210 <HAL_ADC_DeInit+0x2b4>)
 80031a8:	f7ff fcac 	bl	8002b04 <LL_ADC_IsEnabled>
 80031ac:	4603      	mov	r3, r0
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	bf0c      	ite	eq
 80031b2:	2301      	moveq	r3, #1
 80031b4:	2300      	movne	r3, #0
 80031b6:	b2db      	uxtb	r3, r3
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d036      	beq.n	800322a <HAL_ADC_DeInit+0x2ce>
      - multimode related parameters(when this feature is available): DELAY, DUAL
       (set into  HAL_ADCEx_MultiModeConfigChannel() API)
      - internal measurement paths: Vbat, temperature sensor, Vref (set into
        HAL_ADC_ConfigChannel() or HAL_ADCEx_InjectedConfigChannel() )
    */
    ADC_CLEAR_COMMON_CONTROL_REGISTER(hadc);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a11      	ldr	r2, [pc, #68]	@ (8003208 <HAL_ADC_DeInit+0x2ac>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d004      	beq.n	80031d0 <HAL_ADC_DeInit+0x274>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a10      	ldr	r2, [pc, #64]	@ (800320c <HAL_ADC_DeInit+0x2b0>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d101      	bne.n	80031d4 <HAL_ADC_DeInit+0x278>
 80031d0:	4b10      	ldr	r3, [pc, #64]	@ (8003214 <HAL_ADC_DeInit+0x2b8>)
 80031d2:	e000      	b.n	80031d6 <HAL_ADC_DeInit+0x27a>
 80031d4:	4b10      	ldr	r3, [pc, #64]	@ (8003218 <HAL_ADC_DeInit+0x2bc>)
 80031d6:	6899      	ldr	r1, [r3, #8]
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a0a      	ldr	r2, [pc, #40]	@ (8003208 <HAL_ADC_DeInit+0x2ac>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d004      	beq.n	80031ec <HAL_ADC_DeInit+0x290>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4a09      	ldr	r2, [pc, #36]	@ (800320c <HAL_ADC_DeInit+0x2b0>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d117      	bne.n	800321c <HAL_ADC_DeInit+0x2c0>
 80031ec:	4a09      	ldr	r2, [pc, #36]	@ (8003214 <HAL_ADC_DeInit+0x2b8>)
 80031ee:	e016      	b.n	800321e <HAL_ADC_DeInit+0x2c2>
 80031f0:	fffff800 	.word	0xfffff800
 80031f4:	fc00f81c 	.word	0xfc00f81c
 80031f8:	e0820830 	.word	0xe0820830
 80031fc:	e0820820 	.word	0xe0820820
 8003200:	fffff820 	.word	0xfffff820
 8003204:	fff00000 	.word	0xfff00000
 8003208:	40022000 	.word	0x40022000
 800320c:	40022100 	.word	0x40022100
 8003210:	58026000 	.word	0x58026000
 8003214:	40022300 	.word	0x40022300
 8003218:	58026300 	.word	0x58026300
 800321c:	4a0d      	ldr	r2, [pc, #52]	@ (8003254 <HAL_ADC_DeInit+0x2f8>)
 800321e:	4b0e      	ldr	r3, [pc, #56]	@ (8003258 <HAL_ADC_DeInit+0x2fc>)
 8003220:	400b      	ands	r3, r1
 8003222:	6093      	str	r3, [r2, #8]

    /* DeInit the low level hardware: RCC clock, NVIC */
    hadc->MspDeInitCallback(hadc);
#else
    /* DeInit the low level hardware: RCC clock, NVIC */
    HAL_ADC_MspDeInit(hadc);
 8003224:	6878      	ldr	r0, [r7, #4]
 8003226:	f7fd ff6d 	bl	8001104 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  }

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2200      	movs	r2, #0
 800322e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Reset injected channel configuration parameters */
  hadc->InjectionConfig.ContextQueue = 0;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2200      	movs	r2, #0
 8003234:	65da      	str	r2, [r3, #92]	@ 0x5c
  hadc->InjectionConfig.ChannelCount = 0;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2200      	movs	r2, #0
 800323a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2200      	movs	r2, #0
 8003240:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2200      	movs	r2, #0
 8003246:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800324a:	7bfb      	ldrb	r3, [r7, #15]
}
 800324c:	4618      	mov	r0, r3
 800324e:	3714      	adds	r7, #20
 8003250:	46bd      	mov	sp, r7
 8003252:	bd90      	pop	{r4, r7, pc}
 8003254:	58026300 	.word	0x58026300
 8003258:	fe0030e0 	.word	0xfe0030e0

0800325c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b086      	sub	sp, #24
 8003260:	af00      	add	r7, sp, #0
 8003262:	60f8      	str	r0, [r7, #12]
 8003264:	60b9      	str	r1, [r7, #8]
 8003266:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a55      	ldr	r2, [pc, #340]	@ (80033c4 <HAL_ADC_Start_DMA+0x168>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d004      	beq.n	800327c <HAL_ADC_Start_DMA+0x20>
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a54      	ldr	r2, [pc, #336]	@ (80033c8 <HAL_ADC_Start_DMA+0x16c>)
 8003278:	4293      	cmp	r3, r2
 800327a:	d101      	bne.n	8003280 <HAL_ADC_Start_DMA+0x24>
 800327c:	4b53      	ldr	r3, [pc, #332]	@ (80033cc <HAL_ADC_Start_DMA+0x170>)
 800327e:	e000      	b.n	8003282 <HAL_ADC_Start_DMA+0x26>
 8003280:	4b53      	ldr	r3, [pc, #332]	@ (80033d0 <HAL_ADC_Start_DMA+0x174>)
 8003282:	4618      	mov	r0, r3
 8003284:	f7ff fbba 	bl	80029fc <LL_ADC_GetMultimode>
 8003288:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4618      	mov	r0, r3
 8003290:	f7ff fc86 	bl	8002ba0 <LL_ADC_REG_IsConversionOngoing>
 8003294:	4603      	mov	r3, r0
 8003296:	2b00      	cmp	r3, #0
 8003298:	f040 808c 	bne.w	80033b4 <HAL_ADC_Start_DMA+0x158>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80032a2:	2b01      	cmp	r3, #1
 80032a4:	d101      	bne.n	80032aa <HAL_ADC_Start_DMA+0x4e>
 80032a6:	2302      	movs	r3, #2
 80032a8:	e087      	b.n	80033ba <HAL_ADC_Start_DMA+0x15e>
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	2201      	movs	r2, #1
 80032ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d005      	beq.n	80032c4 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80032b8:	693b      	ldr	r3, [r7, #16]
 80032ba:	2b05      	cmp	r3, #5
 80032bc:	d002      	beq.n	80032c4 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80032be:	693b      	ldr	r3, [r7, #16]
 80032c0:	2b09      	cmp	r3, #9
 80032c2:	d170      	bne.n	80033a6 <HAL_ADC_Start_DMA+0x14a>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80032c4:	68f8      	ldr	r0, [r7, #12]
 80032c6:	f000 fcad 	bl	8003c24 <ADC_Enable>
 80032ca:	4603      	mov	r3, r0
 80032cc:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80032ce:	7dfb      	ldrb	r3, [r7, #23]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d163      	bne.n	800339c <HAL_ADC_Start_DMA+0x140>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80032d8:	4b3e      	ldr	r3, [pc, #248]	@ (80033d4 <HAL_ADC_Start_DMA+0x178>)
 80032da:	4013      	ands	r3, r2
 80032dc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a37      	ldr	r2, [pc, #220]	@ (80033c8 <HAL_ADC_Start_DMA+0x16c>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d002      	beq.n	80032f4 <HAL_ADC_Start_DMA+0x98>
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	e000      	b.n	80032f6 <HAL_ADC_Start_DMA+0x9a>
 80032f4:	4b33      	ldr	r3, [pc, #204]	@ (80033c4 <HAL_ADC_Start_DMA+0x168>)
 80032f6:	68fa      	ldr	r2, [r7, #12]
 80032f8:	6812      	ldr	r2, [r2, #0]
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d002      	beq.n	8003304 <HAL_ADC_Start_DMA+0xa8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80032fe:	693b      	ldr	r3, [r7, #16]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d105      	bne.n	8003310 <HAL_ADC_Start_DMA+0xb4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003308:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003314:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003318:	2b00      	cmp	r3, #0
 800331a:	d006      	beq.n	800332a <HAL_ADC_Start_DMA+0xce>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003320:	f023 0206 	bic.w	r2, r3, #6
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	659a      	str	r2, [r3, #88]	@ 0x58
 8003328:	e002      	b.n	8003330 <HAL_ADC_Start_DMA+0xd4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	2200      	movs	r2, #0
 800332e:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003334:	4a28      	ldr	r2, [pc, #160]	@ (80033d8 <HAL_ADC_Start_DMA+0x17c>)
 8003336:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800333c:	4a27      	ldr	r2, [pc, #156]	@ (80033dc <HAL_ADC_Start_DMA+0x180>)
 800333e:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003344:	4a26      	ldr	r2, [pc, #152]	@ (80033e0 <HAL_ADC_Start_DMA+0x184>)
 8003346:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	221c      	movs	r2, #28
 800334e:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	2200      	movs	r2, #0
 8003354:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	685a      	ldr	r2, [r3, #4]
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f042 0210 	orr.w	r2, r2, #16
 8003366:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003370:	4619      	mov	r1, r3
 8003372:	4610      	mov	r0, r2
 8003374:	f7ff fadf 	bl	8002936 <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	3340      	adds	r3, #64	@ 0x40
 8003382:	4619      	mov	r1, r3
 8003384:	68ba      	ldr	r2, [r7, #8]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	f002 f870 	bl	800546c <HAL_DMA_Start_IT>
 800338c:	4603      	mov	r3, r0
 800338e:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4618      	mov	r0, r3
 8003396:	f7ff fbdb 	bl	8002b50 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800339a:	e00d      	b.n	80033b8 <HAL_ADC_Start_DMA+0x15c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	2200      	movs	r2, #0
 80033a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      if (tmp_hal_status == HAL_OK)
 80033a4:	e008      	b.n	80033b8 <HAL_ADC_Start_DMA+0x15c>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	2200      	movs	r2, #0
 80033ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 80033b2:	e001      	b.n	80033b8 <HAL_ADC_Start_DMA+0x15c>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80033b4:	2302      	movs	r3, #2
 80033b6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80033b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80033ba:	4618      	mov	r0, r3
 80033bc:	3718      	adds	r7, #24
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}
 80033c2:	bf00      	nop
 80033c4:	40022000 	.word	0x40022000
 80033c8:	40022100 	.word	0x40022100
 80033cc:	40022300 	.word	0x40022300
 80033d0:	58026300 	.word	0x58026300
 80033d4:	fffff0fe 	.word	0xfffff0fe
 80033d8:	08003df7 	.word	0x08003df7
 80033dc:	08003ecf 	.word	0x08003ecf
 80033e0:	08003eeb 	.word	0x08003eeb

080033e4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80033e4:	b480      	push	{r7}
 80033e6:	b083      	sub	sp, #12
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80033ec:	bf00      	nop
 80033ee:	370c      	adds	r7, #12
 80033f0:	46bd      	mov	sp, r7
 80033f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f6:	4770      	bx	lr

080033f8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80033f8:	b480      	push	{r7}
 80033fa:	b083      	sub	sp, #12
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003400:	bf00      	nop
 8003402:	370c      	adds	r7, #12
 8003404:	46bd      	mov	sp, r7
 8003406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340a:	4770      	bx	lr

0800340c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800340c:	b590      	push	{r4, r7, lr}
 800340e:	b0a1      	sub	sp, #132	@ 0x84
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
 8003414:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003416:	2300      	movs	r3, #0
 8003418:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 800341c:	2300      	movs	r3, #0
 800341e:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	68db      	ldr	r3, [r3, #12]
 8003424:	4a9d      	ldr	r2, [pc, #628]	@ (800369c <HAL_ADC_ConfigChannel+0x290>)
 8003426:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800342e:	2b01      	cmp	r3, #1
 8003430:	d101      	bne.n	8003436 <HAL_ADC_ConfigChannel+0x2a>
 8003432:	2302      	movs	r3, #2
 8003434:	e321      	b.n	8003a7a <HAL_ADC_ConfigChannel+0x66e>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2201      	movs	r2, #1
 800343a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4618      	mov	r0, r3
 8003444:	f7ff fbac 	bl	8002ba0 <LL_ADC_REG_IsConversionOngoing>
 8003448:	4603      	mov	r3, r0
 800344a:	2b00      	cmp	r3, #0
 800344c:	f040 8306 	bne.w	8003a5c <HAL_ADC_ConfigChannel+0x650>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003458:	2b00      	cmp	r3, #0
 800345a:	d108      	bne.n	800346e <HAL_ADC_ConfigChannel+0x62>
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	0e9b      	lsrs	r3, r3, #26
 8003462:	f003 031f 	and.w	r3, r3, #31
 8003466:	2201      	movs	r2, #1
 8003468:	fa02 f303 	lsl.w	r3, r2, r3
 800346c:	e016      	b.n	800349c <HAL_ADC_ConfigChannel+0x90>
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	667b      	str	r3, [r7, #100]	@ 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003474:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003476:	fa93 f3a3 	rbit	r3, r3
 800347a:	663b      	str	r3, [r7, #96]	@ 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800347c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800347e:	66bb      	str	r3, [r7, #104]	@ 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003480:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003482:	2b00      	cmp	r3, #0
 8003484:	d101      	bne.n	800348a <HAL_ADC_ConfigChannel+0x7e>
  {
    return 32U;
 8003486:	2320      	movs	r3, #32
 8003488:	e003      	b.n	8003492 <HAL_ADC_ConfigChannel+0x86>
  }
  return __builtin_clz(value);
 800348a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800348c:	fab3 f383 	clz	r3, r3
 8003490:	b2db      	uxtb	r3, r3
 8003492:	f003 031f 	and.w	r3, r3, #31
 8003496:	2201      	movs	r2, #1
 8003498:	fa02 f303 	lsl.w	r3, r2, r3
 800349c:	687a      	ldr	r2, [r7, #4]
 800349e:	6812      	ldr	r2, [r2, #0]
 80034a0:	69d1      	ldr	r1, [r2, #28]
 80034a2:	687a      	ldr	r2, [r7, #4]
 80034a4:	6812      	ldr	r2, [r2, #0]
 80034a6:	430b      	orrs	r3, r1
 80034a8:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6818      	ldr	r0, [r3, #0]
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	6859      	ldr	r1, [r3, #4]
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	461a      	mov	r2, r3
 80034b8:	f7ff fa11 	bl	80028de <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4618      	mov	r0, r3
 80034c2:	f7ff fb6d 	bl	8002ba0 <LL_ADC_REG_IsConversionOngoing>
 80034c6:	67b8      	str	r0, [r7, #120]	@ 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4618      	mov	r0, r3
 80034ce:	f7ff fb8f 	bl	8002bf0 <LL_ADC_INJ_IsConversionOngoing>
 80034d2:	6778      	str	r0, [r7, #116]	@ 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80034d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	f040 80b3 	bne.w	8003642 <HAL_ADC_ConfigChannel+0x236>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80034dc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80034de:	2b00      	cmp	r3, #0
 80034e0:	f040 80af 	bne.w	8003642 <HAL_ADC_ConfigChannel+0x236>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6818      	ldr	r0, [r3, #0]
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	6819      	ldr	r1, [r3, #0]
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	689b      	ldr	r3, [r3, #8]
 80034f0:	461a      	mov	r2, r3
 80034f2:	f7ff fa33 	bl	800295c <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80034f6:	4b6a      	ldr	r3, [pc, #424]	@ (80036a0 <HAL_ADC_ConfigChannel+0x294>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80034fe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003502:	d10b      	bne.n	800351c <HAL_ADC_ConfigChannel+0x110>
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	695a      	ldr	r2, [r3, #20]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	68db      	ldr	r3, [r3, #12]
 800350e:	089b      	lsrs	r3, r3, #2
 8003510:	f003 0307 	and.w	r3, r3, #7
 8003514:	005b      	lsls	r3, r3, #1
 8003516:	fa02 f303 	lsl.w	r3, r2, r3
 800351a:	e01d      	b.n	8003558 <HAL_ADC_ConfigChannel+0x14c>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	68db      	ldr	r3, [r3, #12]
 8003522:	f003 0310 	and.w	r3, r3, #16
 8003526:	2b00      	cmp	r3, #0
 8003528:	d10b      	bne.n	8003542 <HAL_ADC_ConfigChannel+0x136>
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	695a      	ldr	r2, [r3, #20]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	68db      	ldr	r3, [r3, #12]
 8003534:	089b      	lsrs	r3, r3, #2
 8003536:	f003 0307 	and.w	r3, r3, #7
 800353a:	005b      	lsls	r3, r3, #1
 800353c:	fa02 f303 	lsl.w	r3, r2, r3
 8003540:	e00a      	b.n	8003558 <HAL_ADC_ConfigChannel+0x14c>
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	695a      	ldr	r2, [r3, #20]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	68db      	ldr	r3, [r3, #12]
 800354c:	089b      	lsrs	r3, r3, #2
 800354e:	f003 0304 	and.w	r3, r3, #4
 8003552:	005b      	lsls	r3, r3, #1
 8003554:	fa02 f303 	lsl.w	r3, r2, r3
 8003558:	673b      	str	r3, [r7, #112]	@ 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	691b      	ldr	r3, [r3, #16]
 800355e:	2b04      	cmp	r3, #4
 8003560:	d027      	beq.n	80035b2 <HAL_ADC_ConfigChannel+0x1a6>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6818      	ldr	r0, [r3, #0]
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	6919      	ldr	r1, [r3, #16]
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	681a      	ldr	r2, [r3, #0]
 800356e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003570:	f7ff f94e 	bl	8002810 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6818      	ldr	r0, [r3, #0]
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	6919      	ldr	r1, [r3, #16]
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	7e5b      	ldrb	r3, [r3, #25]
 8003580:	2b01      	cmp	r3, #1
 8003582:	d102      	bne.n	800358a <HAL_ADC_ConfigChannel+0x17e>
 8003584:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8003588:	e000      	b.n	800358c <HAL_ADC_ConfigChannel+0x180>
 800358a:	2300      	movs	r3, #0
 800358c:	461a      	mov	r2, r3
 800358e:	f7ff f978 	bl	8002882 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6818      	ldr	r0, [r3, #0]
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	6919      	ldr	r1, [r3, #16]
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	7e1b      	ldrb	r3, [r3, #24]
 800359e:	2b01      	cmp	r3, #1
 80035a0:	d102      	bne.n	80035a8 <HAL_ADC_ConfigChannel+0x19c>
 80035a2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80035a6:	e000      	b.n	80035aa <HAL_ADC_ConfigChannel+0x19e>
 80035a8:	2300      	movs	r3, #0
 80035aa:	461a      	mov	r2, r3
 80035ac:	f7ff f950 	bl	8002850 <LL_ADC_SetDataRightShift>
 80035b0:	e047      	b.n	8003642 <HAL_ADC_ConfigChannel+0x236>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035b8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	069b      	lsls	r3, r3, #26
 80035c2:	429a      	cmp	r2, r3
 80035c4:	d107      	bne.n	80035d6 <HAL_ADC_ConfigChannel+0x1ca>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80035d4:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80035dc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	069b      	lsls	r3, r3, #26
 80035e6:	429a      	cmp	r2, r3
 80035e8:	d107      	bne.n	80035fa <HAL_ADC_ConfigChannel+0x1ee>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80035f8:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003600:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	069b      	lsls	r3, r3, #26
 800360a:	429a      	cmp	r2, r3
 800360c:	d107      	bne.n	800361e <HAL_ADC_ConfigChannel+0x212>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800361c:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003624:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	069b      	lsls	r3, r3, #26
 800362e:	429a      	cmp	r2, r3
 8003630:	d107      	bne.n	8003642 <HAL_ADC_ConfigChannel+0x236>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003640:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4618      	mov	r0, r3
 8003648:	f7ff fa5c 	bl	8002b04 <LL_ADC_IsEnabled>
 800364c:	4603      	mov	r3, r0
 800364e:	2b00      	cmp	r3, #0
 8003650:	f040 820d 	bne.w	8003a6e <HAL_ADC_ConfigChannel+0x662>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6818      	ldr	r0, [r3, #0]
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	6819      	ldr	r1, [r3, #0]
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	68db      	ldr	r3, [r3, #12]
 8003660:	461a      	mov	r2, r3
 8003662:	f7ff f9a7 	bl	80029b4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	68db      	ldr	r3, [r3, #12]
 800366a:	4a0c      	ldr	r2, [pc, #48]	@ (800369c <HAL_ADC_ConfigChannel+0x290>)
 800366c:	4293      	cmp	r3, r2
 800366e:	f040 8133 	bne.w	80038d8 <HAL_ADC_ConfigChannel+0x4cc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800367e:	2b00      	cmp	r3, #0
 8003680:	d110      	bne.n	80036a4 <HAL_ADC_ConfigChannel+0x298>
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	0e9b      	lsrs	r3, r3, #26
 8003688:	3301      	adds	r3, #1
 800368a:	f003 031f 	and.w	r3, r3, #31
 800368e:	2b09      	cmp	r3, #9
 8003690:	bf94      	ite	ls
 8003692:	2301      	movls	r3, #1
 8003694:	2300      	movhi	r3, #0
 8003696:	b2db      	uxtb	r3, r3
 8003698:	e01e      	b.n	80036d8 <HAL_ADC_ConfigChannel+0x2cc>
 800369a:	bf00      	nop
 800369c:	47ff0000 	.word	0x47ff0000
 80036a0:	5c001000 	.word	0x5c001000
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036aa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80036ac:	fa93 f3a3 	rbit	r3, r3
 80036b0:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80036b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80036b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80036b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d101      	bne.n	80036c0 <HAL_ADC_ConfigChannel+0x2b4>
    return 32U;
 80036bc:	2320      	movs	r3, #32
 80036be:	e003      	b.n	80036c8 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 80036c0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80036c2:	fab3 f383 	clz	r3, r3
 80036c6:	b2db      	uxtb	r3, r3
 80036c8:	3301      	adds	r3, #1
 80036ca:	f003 031f 	and.w	r3, r3, #31
 80036ce:	2b09      	cmp	r3, #9
 80036d0:	bf94      	ite	ls
 80036d2:	2301      	movls	r3, #1
 80036d4:	2300      	movhi	r3, #0
 80036d6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d079      	beq.n	80037d0 <HAL_ADC_ConfigChannel+0x3c4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d107      	bne.n	80036f8 <HAL_ADC_ConfigChannel+0x2ec>
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	0e9b      	lsrs	r3, r3, #26
 80036ee:	3301      	adds	r3, #1
 80036f0:	069b      	lsls	r3, r3, #26
 80036f2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80036f6:	e015      	b.n	8003724 <HAL_ADC_ConfigChannel+0x318>
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003700:	fa93 f3a3 	rbit	r3, r3
 8003704:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8003706:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003708:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800370a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800370c:	2b00      	cmp	r3, #0
 800370e:	d101      	bne.n	8003714 <HAL_ADC_ConfigChannel+0x308>
    return 32U;
 8003710:	2320      	movs	r3, #32
 8003712:	e003      	b.n	800371c <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8003714:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003716:	fab3 f383 	clz	r3, r3
 800371a:	b2db      	uxtb	r3, r3
 800371c:	3301      	adds	r3, #1
 800371e:	069b      	lsls	r3, r3, #26
 8003720:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800372c:	2b00      	cmp	r3, #0
 800372e:	d109      	bne.n	8003744 <HAL_ADC_ConfigChannel+0x338>
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	0e9b      	lsrs	r3, r3, #26
 8003736:	3301      	adds	r3, #1
 8003738:	f003 031f 	and.w	r3, r3, #31
 800373c:	2101      	movs	r1, #1
 800373e:	fa01 f303 	lsl.w	r3, r1, r3
 8003742:	e017      	b.n	8003774 <HAL_ADC_ConfigChannel+0x368>
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800374a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800374c:	fa93 f3a3 	rbit	r3, r3
 8003750:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8003752:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003754:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8003756:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003758:	2b00      	cmp	r3, #0
 800375a:	d101      	bne.n	8003760 <HAL_ADC_ConfigChannel+0x354>
    return 32U;
 800375c:	2320      	movs	r3, #32
 800375e:	e003      	b.n	8003768 <HAL_ADC_ConfigChannel+0x35c>
  return __builtin_clz(value);
 8003760:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003762:	fab3 f383 	clz	r3, r3
 8003766:	b2db      	uxtb	r3, r3
 8003768:	3301      	adds	r3, #1
 800376a:	f003 031f 	and.w	r3, r3, #31
 800376e:	2101      	movs	r1, #1
 8003770:	fa01 f303 	lsl.w	r3, r1, r3
 8003774:	ea42 0103 	orr.w	r1, r2, r3
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003780:	2b00      	cmp	r3, #0
 8003782:	d10a      	bne.n	800379a <HAL_ADC_ConfigChannel+0x38e>
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	0e9b      	lsrs	r3, r3, #26
 800378a:	3301      	adds	r3, #1
 800378c:	f003 021f 	and.w	r2, r3, #31
 8003790:	4613      	mov	r3, r2
 8003792:	005b      	lsls	r3, r3, #1
 8003794:	4413      	add	r3, r2
 8003796:	051b      	lsls	r3, r3, #20
 8003798:	e018      	b.n	80037cc <HAL_ADC_ConfigChannel+0x3c0>
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037a2:	fa93 f3a3 	rbit	r3, r3
 80037a6:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80037a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037aa:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80037ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d101      	bne.n	80037b6 <HAL_ADC_ConfigChannel+0x3aa>
    return 32U;
 80037b2:	2320      	movs	r3, #32
 80037b4:	e003      	b.n	80037be <HAL_ADC_ConfigChannel+0x3b2>
  return __builtin_clz(value);
 80037b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037b8:	fab3 f383 	clz	r3, r3
 80037bc:	b2db      	uxtb	r3, r3
 80037be:	3301      	adds	r3, #1
 80037c0:	f003 021f 	and.w	r2, r3, #31
 80037c4:	4613      	mov	r3, r2
 80037c6:	005b      	lsls	r3, r3, #1
 80037c8:	4413      	add	r3, r2
 80037ca:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80037cc:	430b      	orrs	r3, r1
 80037ce:	e07e      	b.n	80038ce <HAL_ADC_ConfigChannel+0x4c2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d107      	bne.n	80037ec <HAL_ADC_ConfigChannel+0x3e0>
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	0e9b      	lsrs	r3, r3, #26
 80037e2:	3301      	adds	r3, #1
 80037e4:	069b      	lsls	r3, r3, #26
 80037e6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80037ea:	e015      	b.n	8003818 <HAL_ADC_ConfigChannel+0x40c>
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037f4:	fa93 f3a3 	rbit	r3, r3
 80037f8:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80037fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80037fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003800:	2b00      	cmp	r3, #0
 8003802:	d101      	bne.n	8003808 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8003804:	2320      	movs	r3, #32
 8003806:	e003      	b.n	8003810 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8003808:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800380a:	fab3 f383 	clz	r3, r3
 800380e:	b2db      	uxtb	r3, r3
 8003810:	3301      	adds	r3, #1
 8003812:	069b      	lsls	r3, r3, #26
 8003814:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003820:	2b00      	cmp	r3, #0
 8003822:	d109      	bne.n	8003838 <HAL_ADC_ConfigChannel+0x42c>
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	0e9b      	lsrs	r3, r3, #26
 800382a:	3301      	adds	r3, #1
 800382c:	f003 031f 	and.w	r3, r3, #31
 8003830:	2101      	movs	r1, #1
 8003832:	fa01 f303 	lsl.w	r3, r1, r3
 8003836:	e017      	b.n	8003868 <HAL_ADC_ConfigChannel+0x45c>
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800383e:	69fb      	ldr	r3, [r7, #28]
 8003840:	fa93 f3a3 	rbit	r3, r3
 8003844:	61bb      	str	r3, [r7, #24]
  return result;
 8003846:	69bb      	ldr	r3, [r7, #24]
 8003848:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800384a:	6a3b      	ldr	r3, [r7, #32]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d101      	bne.n	8003854 <HAL_ADC_ConfigChannel+0x448>
    return 32U;
 8003850:	2320      	movs	r3, #32
 8003852:	e003      	b.n	800385c <HAL_ADC_ConfigChannel+0x450>
  return __builtin_clz(value);
 8003854:	6a3b      	ldr	r3, [r7, #32]
 8003856:	fab3 f383 	clz	r3, r3
 800385a:	b2db      	uxtb	r3, r3
 800385c:	3301      	adds	r3, #1
 800385e:	f003 031f 	and.w	r3, r3, #31
 8003862:	2101      	movs	r1, #1
 8003864:	fa01 f303 	lsl.w	r3, r1, r3
 8003868:	ea42 0103 	orr.w	r1, r2, r3
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003874:	2b00      	cmp	r3, #0
 8003876:	d10d      	bne.n	8003894 <HAL_ADC_ConfigChannel+0x488>
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	0e9b      	lsrs	r3, r3, #26
 800387e:	3301      	adds	r3, #1
 8003880:	f003 021f 	and.w	r2, r3, #31
 8003884:	4613      	mov	r3, r2
 8003886:	005b      	lsls	r3, r3, #1
 8003888:	4413      	add	r3, r2
 800388a:	3b1e      	subs	r3, #30
 800388c:	051b      	lsls	r3, r3, #20
 800388e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003892:	e01b      	b.n	80038cc <HAL_ADC_ConfigChannel+0x4c0>
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800389a:	693b      	ldr	r3, [r7, #16]
 800389c:	fa93 f3a3 	rbit	r3, r3
 80038a0:	60fb      	str	r3, [r7, #12]
  return result;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80038a6:	697b      	ldr	r3, [r7, #20]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d101      	bne.n	80038b0 <HAL_ADC_ConfigChannel+0x4a4>
    return 32U;
 80038ac:	2320      	movs	r3, #32
 80038ae:	e003      	b.n	80038b8 <HAL_ADC_ConfigChannel+0x4ac>
  return __builtin_clz(value);
 80038b0:	697b      	ldr	r3, [r7, #20]
 80038b2:	fab3 f383 	clz	r3, r3
 80038b6:	b2db      	uxtb	r3, r3
 80038b8:	3301      	adds	r3, #1
 80038ba:	f003 021f 	and.w	r2, r3, #31
 80038be:	4613      	mov	r3, r2
 80038c0:	005b      	lsls	r3, r3, #1
 80038c2:	4413      	add	r3, r2
 80038c4:	3b1e      	subs	r3, #30
 80038c6:	051b      	lsls	r3, r3, #20
 80038c8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80038cc:	430b      	orrs	r3, r1
 80038ce:	683a      	ldr	r2, [r7, #0]
 80038d0:	6892      	ldr	r2, [r2, #8]
 80038d2:	4619      	mov	r1, r3
 80038d4:	f7ff f842 	bl	800295c <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	f280 80c6 	bge.w	8003a6e <HAL_ADC_ConfigChannel+0x662>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4a67      	ldr	r2, [pc, #412]	@ (8003a84 <HAL_ADC_ConfigChannel+0x678>)
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d004      	beq.n	80038f6 <HAL_ADC_ConfigChannel+0x4ea>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a65      	ldr	r2, [pc, #404]	@ (8003a88 <HAL_ADC_ConfigChannel+0x67c>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d101      	bne.n	80038fa <HAL_ADC_ConfigChannel+0x4ee>
 80038f6:	4b65      	ldr	r3, [pc, #404]	@ (8003a8c <HAL_ADC_ConfigChannel+0x680>)
 80038f8:	e000      	b.n	80038fc <HAL_ADC_ConfigChannel+0x4f0>
 80038fa:	4b65      	ldr	r3, [pc, #404]	@ (8003a90 <HAL_ADC_ConfigChannel+0x684>)
 80038fc:	4618      	mov	r0, r3
 80038fe:	f7fe ff79 	bl	80027f4 <LL_ADC_GetCommonPathInternalCh>
 8003902:	66f8      	str	r0, [r7, #108]	@ 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a5e      	ldr	r2, [pc, #376]	@ (8003a84 <HAL_ADC_ConfigChannel+0x678>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d004      	beq.n	8003918 <HAL_ADC_ConfigChannel+0x50c>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4a5d      	ldr	r2, [pc, #372]	@ (8003a88 <HAL_ADC_ConfigChannel+0x67c>)
 8003914:	4293      	cmp	r3, r2
 8003916:	d10e      	bne.n	8003936 <HAL_ADC_ConfigChannel+0x52a>
 8003918:	485a      	ldr	r0, [pc, #360]	@ (8003a84 <HAL_ADC_ConfigChannel+0x678>)
 800391a:	f7ff f8f3 	bl	8002b04 <LL_ADC_IsEnabled>
 800391e:	4604      	mov	r4, r0
 8003920:	4859      	ldr	r0, [pc, #356]	@ (8003a88 <HAL_ADC_ConfigChannel+0x67c>)
 8003922:	f7ff f8ef 	bl	8002b04 <LL_ADC_IsEnabled>
 8003926:	4603      	mov	r3, r0
 8003928:	4323      	orrs	r3, r4
 800392a:	2b00      	cmp	r3, #0
 800392c:	bf0c      	ite	eq
 800392e:	2301      	moveq	r3, #1
 8003930:	2300      	movne	r3, #0
 8003932:	b2db      	uxtb	r3, r3
 8003934:	e008      	b.n	8003948 <HAL_ADC_ConfigChannel+0x53c>
 8003936:	4857      	ldr	r0, [pc, #348]	@ (8003a94 <HAL_ADC_ConfigChannel+0x688>)
 8003938:	f7ff f8e4 	bl	8002b04 <LL_ADC_IsEnabled>
 800393c:	4603      	mov	r3, r0
 800393e:	2b00      	cmp	r3, #0
 8003940:	bf0c      	ite	eq
 8003942:	2301      	moveq	r3, #1
 8003944:	2300      	movne	r3, #0
 8003946:	b2db      	uxtb	r3, r3
 8003948:	2b00      	cmp	r3, #0
 800394a:	d07d      	beq.n	8003a48 <HAL_ADC_ConfigChannel+0x63c>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a51      	ldr	r2, [pc, #324]	@ (8003a98 <HAL_ADC_ConfigChannel+0x68c>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d130      	bne.n	80039b8 <HAL_ADC_ConfigChannel+0x5ac>
 8003956:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003958:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800395c:	2b00      	cmp	r3, #0
 800395e:	d12b      	bne.n	80039b8 <HAL_ADC_ConfigChannel+0x5ac>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a4b      	ldr	r2, [pc, #300]	@ (8003a94 <HAL_ADC_ConfigChannel+0x688>)
 8003966:	4293      	cmp	r3, r2
 8003968:	f040 8081 	bne.w	8003a6e <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a44      	ldr	r2, [pc, #272]	@ (8003a84 <HAL_ADC_ConfigChannel+0x678>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d004      	beq.n	8003980 <HAL_ADC_ConfigChannel+0x574>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4a43      	ldr	r2, [pc, #268]	@ (8003a88 <HAL_ADC_ConfigChannel+0x67c>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d101      	bne.n	8003984 <HAL_ADC_ConfigChannel+0x578>
 8003980:	4a42      	ldr	r2, [pc, #264]	@ (8003a8c <HAL_ADC_ConfigChannel+0x680>)
 8003982:	e000      	b.n	8003986 <HAL_ADC_ConfigChannel+0x57a>
 8003984:	4a42      	ldr	r2, [pc, #264]	@ (8003a90 <HAL_ADC_ConfigChannel+0x684>)
 8003986:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003988:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800398c:	4619      	mov	r1, r3
 800398e:	4610      	mov	r0, r2
 8003990:	f7fe ff1d 	bl	80027ce <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003994:	4b41      	ldr	r3, [pc, #260]	@ (8003a9c <HAL_ADC_ConfigChannel+0x690>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	099b      	lsrs	r3, r3, #6
 800399a:	4a41      	ldr	r2, [pc, #260]	@ (8003aa0 <HAL_ADC_ConfigChannel+0x694>)
 800399c:	fba2 2303 	umull	r2, r3, r2, r3
 80039a0:	099b      	lsrs	r3, r3, #6
 80039a2:	3301      	adds	r3, #1
 80039a4:	005b      	lsls	r3, r3, #1
 80039a6:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80039a8:	e002      	b.n	80039b0 <HAL_ADC_ConfigChannel+0x5a4>
              {
                wait_loop_index--;
 80039aa:	68bb      	ldr	r3, [r7, #8]
 80039ac:	3b01      	subs	r3, #1
 80039ae:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d1f9      	bne.n	80039aa <HAL_ADC_ConfigChannel+0x59e>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80039b6:	e05a      	b.n	8003a6e <HAL_ADC_ConfigChannel+0x662>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a39      	ldr	r2, [pc, #228]	@ (8003aa4 <HAL_ADC_ConfigChannel+0x698>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d11e      	bne.n	8003a00 <HAL_ADC_ConfigChannel+0x5f4>
 80039c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80039c4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d119      	bne.n	8003a00 <HAL_ADC_ConfigChannel+0x5f4>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a30      	ldr	r2, [pc, #192]	@ (8003a94 <HAL_ADC_ConfigChannel+0x688>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d14b      	bne.n	8003a6e <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	4a2a      	ldr	r2, [pc, #168]	@ (8003a84 <HAL_ADC_ConfigChannel+0x678>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	d004      	beq.n	80039ea <HAL_ADC_ConfigChannel+0x5de>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a28      	ldr	r2, [pc, #160]	@ (8003a88 <HAL_ADC_ConfigChannel+0x67c>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d101      	bne.n	80039ee <HAL_ADC_ConfigChannel+0x5e2>
 80039ea:	4a28      	ldr	r2, [pc, #160]	@ (8003a8c <HAL_ADC_ConfigChannel+0x680>)
 80039ec:	e000      	b.n	80039f0 <HAL_ADC_ConfigChannel+0x5e4>
 80039ee:	4a28      	ldr	r2, [pc, #160]	@ (8003a90 <HAL_ADC_ConfigChannel+0x684>)
 80039f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80039f2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80039f6:	4619      	mov	r1, r3
 80039f8:	4610      	mov	r0, r2
 80039fa:	f7fe fee8 	bl	80027ce <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80039fe:	e036      	b.n	8003a6e <HAL_ADC_ConfigChannel+0x662>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a28      	ldr	r2, [pc, #160]	@ (8003aa8 <HAL_ADC_ConfigChannel+0x69c>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d131      	bne.n	8003a6e <HAL_ADC_ConfigChannel+0x662>
 8003a0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a0c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d12c      	bne.n	8003a6e <HAL_ADC_ConfigChannel+0x662>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a1e      	ldr	r2, [pc, #120]	@ (8003a94 <HAL_ADC_ConfigChannel+0x688>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d127      	bne.n	8003a6e <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a18      	ldr	r2, [pc, #96]	@ (8003a84 <HAL_ADC_ConfigChannel+0x678>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d004      	beq.n	8003a32 <HAL_ADC_ConfigChannel+0x626>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a16      	ldr	r2, [pc, #88]	@ (8003a88 <HAL_ADC_ConfigChannel+0x67c>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d101      	bne.n	8003a36 <HAL_ADC_ConfigChannel+0x62a>
 8003a32:	4a16      	ldr	r2, [pc, #88]	@ (8003a8c <HAL_ADC_ConfigChannel+0x680>)
 8003a34:	e000      	b.n	8003a38 <HAL_ADC_ConfigChannel+0x62c>
 8003a36:	4a16      	ldr	r2, [pc, #88]	@ (8003a90 <HAL_ADC_ConfigChannel+0x684>)
 8003a38:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a3a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003a3e:	4619      	mov	r1, r3
 8003a40:	4610      	mov	r0, r2
 8003a42:	f7fe fec4 	bl	80027ce <LL_ADC_SetCommonPathInternalCh>
 8003a46:	e012      	b.n	8003a6e <HAL_ADC_ConfigChannel+0x662>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a4c:	f043 0220 	orr.w	r2, r3, #32
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8003a54:	2301      	movs	r3, #1
 8003a56:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003a5a:	e008      	b.n	8003a6e <HAL_ADC_ConfigChannel+0x662>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a60:	f043 0220 	orr.w	r2, r3, #32
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2200      	movs	r2, #0
 8003a72:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003a76:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	3784      	adds	r7, #132	@ 0x84
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bd90      	pop	{r4, r7, pc}
 8003a82:	bf00      	nop
 8003a84:	40022000 	.word	0x40022000
 8003a88:	40022100 	.word	0x40022100
 8003a8c:	40022300 	.word	0x40022300
 8003a90:	58026300 	.word	0x58026300
 8003a94:	58026000 	.word	0x58026000
 8003a98:	cb840000 	.word	0xcb840000
 8003a9c:	24000000 	.word	0x24000000
 8003aa0:	053e2d63 	.word	0x053e2d63
 8003aa4:	c7520000 	.word	0xc7520000
 8003aa8:	cfb80000 	.word	0xcfb80000

08003aac <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b088      	sub	sp, #32
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
 8003ab4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	f7ff f86c 	bl	8002ba0 <LL_ADC_REG_IsConversionOngoing>
 8003ac8:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f7ff f88e 	bl	8002bf0 <LL_ADC_INJ_IsConversionOngoing>
 8003ad4:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d103      	bne.n	8003ae4 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	f000 8098 	beq.w	8003c14 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	68db      	ldr	r3, [r3, #12]
 8003aea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d02a      	beq.n	8003b48 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	7d5b      	ldrb	r3, [r3, #21]
 8003af6:	2b01      	cmp	r3, #1
 8003af8:	d126      	bne.n	8003b48 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	7d1b      	ldrb	r3, [r3, #20]
 8003afe:	2b01      	cmp	r3, #1
 8003b00:	d122      	bne.n	8003b48 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8003b02:	2301      	movs	r3, #1
 8003b04:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003b06:	e014      	b.n	8003b32 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8003b08:	69fb      	ldr	r3, [r7, #28]
 8003b0a:	4a45      	ldr	r2, [pc, #276]	@ (8003c20 <ADC_ConversionStop+0x174>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d90d      	bls.n	8003b2c <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b14:	f043 0210 	orr.w	r2, r3, #16
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b20:	f043 0201 	orr.w	r2, r3, #1
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003b28:	2301      	movs	r3, #1
 8003b2a:	e074      	b.n	8003c16 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003b2c:	69fb      	ldr	r3, [r7, #28]
 8003b2e:	3301      	adds	r3, #1
 8003b30:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b3c:	2b40      	cmp	r3, #64	@ 0x40
 8003b3e:	d1e3      	bne.n	8003b08 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	2240      	movs	r2, #64	@ 0x40
 8003b46:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003b48:	69bb      	ldr	r3, [r7, #24]
 8003b4a:	2b02      	cmp	r3, #2
 8003b4c:	d014      	beq.n	8003b78 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4618      	mov	r0, r3
 8003b54:	f7ff f824 	bl	8002ba0 <LL_ADC_REG_IsConversionOngoing>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d00c      	beq.n	8003b78 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4618      	mov	r0, r3
 8003b64:	f7fe ffe1 	bl	8002b2a <LL_ADC_IsDisableOngoing>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d104      	bne.n	8003b78 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4618      	mov	r0, r3
 8003b74:	f7ff f800 	bl	8002b78 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003b78:	69bb      	ldr	r3, [r7, #24]
 8003b7a:	2b01      	cmp	r3, #1
 8003b7c:	d014      	beq.n	8003ba8 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4618      	mov	r0, r3
 8003b84:	f7ff f834 	bl	8002bf0 <LL_ADC_INJ_IsConversionOngoing>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d00c      	beq.n	8003ba8 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4618      	mov	r0, r3
 8003b94:	f7fe ffc9 	bl	8002b2a <LL_ADC_IsDisableOngoing>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d104      	bne.n	8003ba8 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	f7ff f810 	bl	8002bc8 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8003ba8:	69bb      	ldr	r3, [r7, #24]
 8003baa:	2b02      	cmp	r3, #2
 8003bac:	d005      	beq.n	8003bba <ADC_ConversionStop+0x10e>
 8003bae:	69bb      	ldr	r3, [r7, #24]
 8003bb0:	2b03      	cmp	r3, #3
 8003bb2:	d105      	bne.n	8003bc0 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003bb4:	230c      	movs	r3, #12
 8003bb6:	617b      	str	r3, [r7, #20]
        break;
 8003bb8:	e005      	b.n	8003bc6 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8003bba:	2308      	movs	r3, #8
 8003bbc:	617b      	str	r3, [r7, #20]
        break;
 8003bbe:	e002      	b.n	8003bc6 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003bc0:	2304      	movs	r3, #4
 8003bc2:	617b      	str	r3, [r7, #20]
        break;
 8003bc4:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8003bc6:	f7fe fdb3 	bl	8002730 <HAL_GetTick>
 8003bca:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003bcc:	e01b      	b.n	8003c06 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003bce:	f7fe fdaf 	bl	8002730 <HAL_GetTick>
 8003bd2:	4602      	mov	r2, r0
 8003bd4:	68bb      	ldr	r3, [r7, #8]
 8003bd6:	1ad3      	subs	r3, r2, r3
 8003bd8:	2b05      	cmp	r3, #5
 8003bda:	d914      	bls.n	8003c06 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	689a      	ldr	r2, [r3, #8]
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	4013      	ands	r3, r2
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d00d      	beq.n	8003c06 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bee:	f043 0210 	orr.w	r2, r3, #16
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bfa:	f043 0201 	orr.w	r2, r3, #1
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003c02:	2301      	movs	r3, #1
 8003c04:	e007      	b.n	8003c16 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	689a      	ldr	r2, [r3, #8]
 8003c0c:	697b      	ldr	r3, [r7, #20]
 8003c0e:	4013      	ands	r3, r2
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d1dc      	bne.n	8003bce <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003c14:	2300      	movs	r3, #0
}
 8003c16:	4618      	mov	r0, r3
 8003c18:	3720      	adds	r7, #32
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}
 8003c1e:	bf00      	nop
 8003c20:	000cdbff 	.word	0x000cdbff

08003c24 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b084      	sub	sp, #16
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4618      	mov	r0, r3
 8003c32:	f7fe ff67 	bl	8002b04 <LL_ADC_IsEnabled>
 8003c36:	4603      	mov	r3, r0
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d16e      	bne.n	8003d1a <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	689a      	ldr	r2, [r3, #8]
 8003c42:	4b38      	ldr	r3, [pc, #224]	@ (8003d24 <ADC_Enable+0x100>)
 8003c44:	4013      	ands	r3, r2
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d00d      	beq.n	8003c66 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c4e:	f043 0210 	orr.w	r2, r3, #16
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c5a:	f043 0201 	orr.w	r2, r3, #1
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	e05a      	b.n	8003d1c <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	f7fe ff22 	bl	8002ab4 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003c70:	f7fe fd5e 	bl	8002730 <HAL_GetTick>
 8003c74:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a2b      	ldr	r2, [pc, #172]	@ (8003d28 <ADC_Enable+0x104>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d004      	beq.n	8003c8a <ADC_Enable+0x66>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a29      	ldr	r2, [pc, #164]	@ (8003d2c <ADC_Enable+0x108>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d101      	bne.n	8003c8e <ADC_Enable+0x6a>
 8003c8a:	4b29      	ldr	r3, [pc, #164]	@ (8003d30 <ADC_Enable+0x10c>)
 8003c8c:	e000      	b.n	8003c90 <ADC_Enable+0x6c>
 8003c8e:	4b29      	ldr	r3, [pc, #164]	@ (8003d34 <ADC_Enable+0x110>)
 8003c90:	4618      	mov	r0, r3
 8003c92:	f7fe feb3 	bl	80029fc <LL_ADC_GetMultimode>
 8003c96:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a23      	ldr	r2, [pc, #140]	@ (8003d2c <ADC_Enable+0x108>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d002      	beq.n	8003ca8 <ADC_Enable+0x84>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	e000      	b.n	8003caa <ADC_Enable+0x86>
 8003ca8:	4b1f      	ldr	r3, [pc, #124]	@ (8003d28 <ADC_Enable+0x104>)
 8003caa:	687a      	ldr	r2, [r7, #4]
 8003cac:	6812      	ldr	r2, [r2, #0]
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d02c      	beq.n	8003d0c <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d130      	bne.n	8003d1a <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003cb8:	e028      	b.n	8003d0c <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	f7fe ff20 	bl	8002b04 <LL_ADC_IsEnabled>
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d104      	bne.n	8003cd4 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4618      	mov	r0, r3
 8003cd0:	f7fe fef0 	bl	8002ab4 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003cd4:	f7fe fd2c 	bl	8002730 <HAL_GetTick>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	1ad3      	subs	r3, r2, r3
 8003cde:	2b02      	cmp	r3, #2
 8003ce0:	d914      	bls.n	8003d0c <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f003 0301 	and.w	r3, r3, #1
 8003cec:	2b01      	cmp	r3, #1
 8003cee:	d00d      	beq.n	8003d0c <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cf4:	f043 0210 	orr.w	r2, r3, #16
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d00:	f043 0201 	orr.w	r2, r3, #1
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	e007      	b.n	8003d1c <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f003 0301 	and.w	r3, r3, #1
 8003d16:	2b01      	cmp	r3, #1
 8003d18:	d1cf      	bne.n	8003cba <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003d1a:	2300      	movs	r3, #0
}
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	3710      	adds	r7, #16
 8003d20:	46bd      	mov	sp, r7
 8003d22:	bd80      	pop	{r7, pc}
 8003d24:	8000003f 	.word	0x8000003f
 8003d28:	40022000 	.word	0x40022000
 8003d2c:	40022100 	.word	0x40022100
 8003d30:	40022300 	.word	0x40022300
 8003d34:	58026300 	.word	0x58026300

08003d38 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b084      	sub	sp, #16
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4618      	mov	r0, r3
 8003d46:	f7fe fef0 	bl	8002b2a <LL_ADC_IsDisableOngoing>
 8003d4a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4618      	mov	r0, r3
 8003d52:	f7fe fed7 	bl	8002b04 <LL_ADC_IsEnabled>
 8003d56:	4603      	mov	r3, r0
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d047      	beq.n	8003dec <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d144      	bne.n	8003dec <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	689b      	ldr	r3, [r3, #8]
 8003d68:	f003 030d 	and.w	r3, r3, #13
 8003d6c:	2b01      	cmp	r3, #1
 8003d6e:	d10c      	bne.n	8003d8a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4618      	mov	r0, r3
 8003d76:	f7fe feb1 	bl	8002adc <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	2203      	movs	r2, #3
 8003d80:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003d82:	f7fe fcd5 	bl	8002730 <HAL_GetTick>
 8003d86:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003d88:	e029      	b.n	8003dde <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d8e:	f043 0210 	orr.w	r2, r3, #16
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d9a:	f043 0201 	orr.w	r2, r3, #1
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	e023      	b.n	8003dee <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003da6:	f7fe fcc3 	bl	8002730 <HAL_GetTick>
 8003daa:	4602      	mov	r2, r0
 8003dac:	68bb      	ldr	r3, [r7, #8]
 8003dae:	1ad3      	subs	r3, r2, r3
 8003db0:	2b02      	cmp	r3, #2
 8003db2:	d914      	bls.n	8003dde <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	689b      	ldr	r3, [r3, #8]
 8003dba:	f003 0301 	and.w	r3, r3, #1
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d00d      	beq.n	8003dde <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dc6:	f043 0210 	orr.w	r2, r3, #16
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dd2:	f043 0201 	orr.w	r2, r3, #1
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e007      	b.n	8003dee <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	f003 0301 	and.w	r3, r3, #1
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d1dc      	bne.n	8003da6 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003dec:	2300      	movs	r3, #0
}
 8003dee:	4618      	mov	r0, r3
 8003df0:	3710      	adds	r7, #16
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd80      	pop	{r7, pc}

08003df6 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003df6:	b580      	push	{r7, lr}
 8003df8:	b084      	sub	sp, #16
 8003dfa:	af00      	add	r7, sp, #0
 8003dfc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e02:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e08:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d14b      	bne.n	8003ea8 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e14:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f003 0308 	and.w	r3, r3, #8
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d021      	beq.n	8003e6e <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4618      	mov	r0, r3
 8003e30:	f7fe fd42 	bl	80028b8 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003e34:	4603      	mov	r3, r0
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d032      	beq.n	8003ea0 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	68db      	ldr	r3, [r3, #12]
 8003e40:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d12b      	bne.n	8003ea0 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e4c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e58:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d11f      	bne.n	8003ea0 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e64:	f043 0201 	orr.w	r2, r3, #1
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	655a      	str	r2, [r3, #84]	@ 0x54
 8003e6c:	e018      	b.n	8003ea0 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	68db      	ldr	r3, [r3, #12]
 8003e74:	f003 0303 	and.w	r3, r3, #3
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d111      	bne.n	8003ea0 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e80:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e8c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d105      	bne.n	8003ea0 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e98:	f043 0201 	orr.w	r2, r3, #1
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003ea0:	68f8      	ldr	r0, [r7, #12]
 8003ea2:	f7fd ffed 	bl	8001e80 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003ea6:	e00e      	b.n	8003ec6 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003eac:	f003 0310 	and.w	r3, r3, #16
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d003      	beq.n	8003ebc <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003eb4:	68f8      	ldr	r0, [r7, #12]
 8003eb6:	f7ff fa9f 	bl	80033f8 <HAL_ADC_ErrorCallback>
}
 8003eba:	e004      	b.n	8003ec6 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ec0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ec2:	6878      	ldr	r0, [r7, #4]
 8003ec4:	4798      	blx	r3
}
 8003ec6:	bf00      	nop
 8003ec8:	3710      	adds	r7, #16
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}

08003ece <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003ece:	b580      	push	{r7, lr}
 8003ed0:	b084      	sub	sp, #16
 8003ed2:	af00      	add	r7, sp, #0
 8003ed4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003eda:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003edc:	68f8      	ldr	r0, [r7, #12]
 8003ede:	f7ff fa81 	bl	80033e4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003ee2:	bf00      	nop
 8003ee4:	3710      	adds	r7, #16
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd80      	pop	{r7, pc}

08003eea <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003eea:	b580      	push	{r7, lr}
 8003eec:	b084      	sub	sp, #16
 8003eee:	af00      	add	r7, sp, #0
 8003ef0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ef6:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003efc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f08:	f043 0204 	orr.w	r2, r3, #4
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003f10:	68f8      	ldr	r0, [r7, #12]
 8003f12:	f7ff fa71 	bl	80033f8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003f16:	bf00      	nop
 8003f18:	3710      	adds	r7, #16
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bd80      	pop	{r7, pc}
	...

08003f20 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b084      	sub	sp, #16
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4a7a      	ldr	r2, [pc, #488]	@ (8004118 <ADC_ConfigureBoostMode+0x1f8>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d004      	beq.n	8003f3c <ADC_ConfigureBoostMode+0x1c>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4a79      	ldr	r2, [pc, #484]	@ (800411c <ADC_ConfigureBoostMode+0x1fc>)
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d109      	bne.n	8003f50 <ADC_ConfigureBoostMode+0x30>
 8003f3c:	4b78      	ldr	r3, [pc, #480]	@ (8004120 <ADC_ConfigureBoostMode+0x200>)
 8003f3e:	689b      	ldr	r3, [r3, #8]
 8003f40:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	bf14      	ite	ne
 8003f48:	2301      	movne	r3, #1
 8003f4a:	2300      	moveq	r3, #0
 8003f4c:	b2db      	uxtb	r3, r3
 8003f4e:	e008      	b.n	8003f62 <ADC_ConfigureBoostMode+0x42>
 8003f50:	4b74      	ldr	r3, [pc, #464]	@ (8004124 <ADC_ConfigureBoostMode+0x204>)
 8003f52:	689b      	ldr	r3, [r3, #8]
 8003f54:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	bf14      	ite	ne
 8003f5c:	2301      	movne	r3, #1
 8003f5e:	2300      	moveq	r3, #0
 8003f60:	b2db      	uxtb	r3, r3
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d01c      	beq.n	8003fa0 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8003f66:	f005 f923 	bl	80091b0 <HAL_RCC_GetHCLKFreq>
 8003f6a:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003f74:	d010      	beq.n	8003f98 <ADC_ConfigureBoostMode+0x78>
 8003f76:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003f7a:	d873      	bhi.n	8004064 <ADC_ConfigureBoostMode+0x144>
 8003f7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f80:	d002      	beq.n	8003f88 <ADC_ConfigureBoostMode+0x68>
 8003f82:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003f86:	d16d      	bne.n	8004064 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	0c1b      	lsrs	r3, r3, #16
 8003f8e:	68fa      	ldr	r2, [r7, #12]
 8003f90:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f94:	60fb      	str	r3, [r7, #12]
        break;
 8003f96:	e068      	b.n	800406a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	089b      	lsrs	r3, r3, #2
 8003f9c:	60fb      	str	r3, [r7, #12]
        break;
 8003f9e:	e064      	b.n	800406a <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8003fa0:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8003fa4:	f04f 0100 	mov.w	r1, #0
 8003fa8:	f006 fb68 	bl	800a67c <HAL_RCCEx_GetPeriphCLKFreq>
 8003fac:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003fb6:	d051      	beq.n	800405c <ADC_ConfigureBoostMode+0x13c>
 8003fb8:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003fbc:	d854      	bhi.n	8004068 <ADC_ConfigureBoostMode+0x148>
 8003fbe:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003fc2:	d047      	beq.n	8004054 <ADC_ConfigureBoostMode+0x134>
 8003fc4:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003fc8:	d84e      	bhi.n	8004068 <ADC_ConfigureBoostMode+0x148>
 8003fca:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003fce:	d03d      	beq.n	800404c <ADC_ConfigureBoostMode+0x12c>
 8003fd0:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003fd4:	d848      	bhi.n	8004068 <ADC_ConfigureBoostMode+0x148>
 8003fd6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003fda:	d033      	beq.n	8004044 <ADC_ConfigureBoostMode+0x124>
 8003fdc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003fe0:	d842      	bhi.n	8004068 <ADC_ConfigureBoostMode+0x148>
 8003fe2:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003fe6:	d029      	beq.n	800403c <ADC_ConfigureBoostMode+0x11c>
 8003fe8:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003fec:	d83c      	bhi.n	8004068 <ADC_ConfigureBoostMode+0x148>
 8003fee:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003ff2:	d01a      	beq.n	800402a <ADC_ConfigureBoostMode+0x10a>
 8003ff4:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003ff8:	d836      	bhi.n	8004068 <ADC_ConfigureBoostMode+0x148>
 8003ffa:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003ffe:	d014      	beq.n	800402a <ADC_ConfigureBoostMode+0x10a>
 8004000:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8004004:	d830      	bhi.n	8004068 <ADC_ConfigureBoostMode+0x148>
 8004006:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800400a:	d00e      	beq.n	800402a <ADC_ConfigureBoostMode+0x10a>
 800400c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004010:	d82a      	bhi.n	8004068 <ADC_ConfigureBoostMode+0x148>
 8004012:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004016:	d008      	beq.n	800402a <ADC_ConfigureBoostMode+0x10a>
 8004018:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800401c:	d824      	bhi.n	8004068 <ADC_ConfigureBoostMode+0x148>
 800401e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004022:	d002      	beq.n	800402a <ADC_ConfigureBoostMode+0x10a>
 8004024:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004028:	d11e      	bne.n	8004068 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	0c9b      	lsrs	r3, r3, #18
 8004030:	005b      	lsls	r3, r3, #1
 8004032:	68fa      	ldr	r2, [r7, #12]
 8004034:	fbb2 f3f3 	udiv	r3, r2, r3
 8004038:	60fb      	str	r3, [r7, #12]
        break;
 800403a:	e016      	b.n	800406a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	091b      	lsrs	r3, r3, #4
 8004040:	60fb      	str	r3, [r7, #12]
        break;
 8004042:	e012      	b.n	800406a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	095b      	lsrs	r3, r3, #5
 8004048:	60fb      	str	r3, [r7, #12]
        break;
 800404a:	e00e      	b.n	800406a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	099b      	lsrs	r3, r3, #6
 8004050:	60fb      	str	r3, [r7, #12]
        break;
 8004052:	e00a      	b.n	800406a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	09db      	lsrs	r3, r3, #7
 8004058:	60fb      	str	r3, [r7, #12]
        break;
 800405a:	e006      	b.n	800406a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	0a1b      	lsrs	r3, r3, #8
 8004060:	60fb      	str	r3, [r7, #12]
        break;
 8004062:	e002      	b.n	800406a <ADC_ConfigureBoostMode+0x14a>
        break;
 8004064:	bf00      	nop
 8004066:	e000      	b.n	800406a <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8004068:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 800406a:	f7fe fb91 	bl	8002790 <HAL_GetREVID>
 800406e:	4603      	mov	r3, r0
 8004070:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004074:	4293      	cmp	r3, r2
 8004076:	d815      	bhi.n	80040a4 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	4a2b      	ldr	r2, [pc, #172]	@ (8004128 <ADC_ConfigureBoostMode+0x208>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d908      	bls.n	8004092 <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	689a      	ldr	r2, [r3, #8]
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800408e:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8004090:	e03e      	b.n	8004110 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	689a      	ldr	r2, [r3, #8]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80040a0:	609a      	str	r2, [r3, #8]
}
 80040a2:	e035      	b.n	8004110 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	085b      	lsrs	r3, r3, #1
 80040a8:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	4a1f      	ldr	r2, [pc, #124]	@ (800412c <ADC_ConfigureBoostMode+0x20c>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d808      	bhi.n	80040c4 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	689a      	ldr	r2, [r3, #8]
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80040c0:	609a      	str	r2, [r3, #8]
}
 80040c2:	e025      	b.n	8004110 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	4a1a      	ldr	r2, [pc, #104]	@ (8004130 <ADC_ConfigureBoostMode+0x210>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d80a      	bhi.n	80040e2 <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	689b      	ldr	r3, [r3, #8]
 80040d2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80040de:	609a      	str	r2, [r3, #8]
}
 80040e0:	e016      	b.n	8004110 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	4a13      	ldr	r2, [pc, #76]	@ (8004134 <ADC_ConfigureBoostMode+0x214>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d80a      	bhi.n	8004100 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	689b      	ldr	r3, [r3, #8]
 80040f0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040fc:	609a      	str	r2, [r3, #8]
}
 80040fe:	e007      	b.n	8004110 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	689a      	ldr	r2, [r3, #8]
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 800410e:	609a      	str	r2, [r3, #8]
}
 8004110:	bf00      	nop
 8004112:	3710      	adds	r7, #16
 8004114:	46bd      	mov	sp, r7
 8004116:	bd80      	pop	{r7, pc}
 8004118:	40022000 	.word	0x40022000
 800411c:	40022100 	.word	0x40022100
 8004120:	40022300 	.word	0x40022300
 8004124:	58026300 	.word	0x58026300
 8004128:	01312d00 	.word	0x01312d00
 800412c:	005f5e10 	.word	0x005f5e10
 8004130:	00bebc20 	.word	0x00bebc20
 8004134:	017d7840 	.word	0x017d7840

08004138 <LL_ADC_IsEnabled>:
{
 8004138:	b480      	push	{r7}
 800413a:	b083      	sub	sp, #12
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	689b      	ldr	r3, [r3, #8]
 8004144:	f003 0301 	and.w	r3, r3, #1
 8004148:	2b01      	cmp	r3, #1
 800414a:	d101      	bne.n	8004150 <LL_ADC_IsEnabled+0x18>
 800414c:	2301      	movs	r3, #1
 800414e:	e000      	b.n	8004152 <LL_ADC_IsEnabled+0x1a>
 8004150:	2300      	movs	r3, #0
}
 8004152:	4618      	mov	r0, r3
 8004154:	370c      	adds	r7, #12
 8004156:	46bd      	mov	sp, r7
 8004158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415c:	4770      	bx	lr
	...

08004160 <LL_ADC_StartCalibration>:
{
 8004160:	b480      	push	{r7}
 8004162:	b085      	sub	sp, #20
 8004164:	af00      	add	r7, sp, #0
 8004166:	60f8      	str	r0, [r7, #12]
 8004168:	60b9      	str	r1, [r7, #8]
 800416a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	689a      	ldr	r2, [r3, #8]
 8004170:	4b09      	ldr	r3, [pc, #36]	@ (8004198 <LL_ADC_StartCalibration+0x38>)
 8004172:	4013      	ands	r3, r2
 8004174:	68ba      	ldr	r2, [r7, #8]
 8004176:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 800417a:	687a      	ldr	r2, [r7, #4]
 800417c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004180:	430a      	orrs	r2, r1
 8004182:	4313      	orrs	r3, r2
 8004184:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	609a      	str	r2, [r3, #8]
}
 800418c:	bf00      	nop
 800418e:	3714      	adds	r7, #20
 8004190:	46bd      	mov	sp, r7
 8004192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004196:	4770      	bx	lr
 8004198:	3ffeffc0 	.word	0x3ffeffc0

0800419c <LL_ADC_IsCalibrationOnGoing>:
{
 800419c:	b480      	push	{r7}
 800419e:	b083      	sub	sp, #12
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	689b      	ldr	r3, [r3, #8]
 80041a8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80041ac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80041b0:	d101      	bne.n	80041b6 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80041b2:	2301      	movs	r3, #1
 80041b4:	e000      	b.n	80041b8 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80041b6:	2300      	movs	r3, #0
}
 80041b8:	4618      	mov	r0, r3
 80041ba:	370c      	adds	r7, #12
 80041bc:	46bd      	mov	sp, r7
 80041be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c2:	4770      	bx	lr

080041c4 <LL_ADC_REG_IsConversionOngoing>:
{
 80041c4:	b480      	push	{r7}
 80041c6:	b083      	sub	sp, #12
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	689b      	ldr	r3, [r3, #8]
 80041d0:	f003 0304 	and.w	r3, r3, #4
 80041d4:	2b04      	cmp	r3, #4
 80041d6:	d101      	bne.n	80041dc <LL_ADC_REG_IsConversionOngoing+0x18>
 80041d8:	2301      	movs	r3, #1
 80041da:	e000      	b.n	80041de <LL_ADC_REG_IsConversionOngoing+0x1a>
 80041dc:	2300      	movs	r3, #0
}
 80041de:	4618      	mov	r0, r3
 80041e0:	370c      	adds	r7, #12
 80041e2:	46bd      	mov	sp, r7
 80041e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e8:	4770      	bx	lr
	...

080041ec <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b086      	sub	sp, #24
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	60f8      	str	r0, [r7, #12]
 80041f4:	60b9      	str	r1, [r7, #8]
 80041f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80041f8:	2300      	movs	r3, #0
 80041fa:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004202:	2b01      	cmp	r3, #1
 8004204:	d101      	bne.n	800420a <HAL_ADCEx_Calibration_Start+0x1e>
 8004206:	2302      	movs	r3, #2
 8004208:	e04c      	b.n	80042a4 <HAL_ADCEx_Calibration_Start+0xb8>
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	2201      	movs	r2, #1
 800420e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004212:	68f8      	ldr	r0, [r7, #12]
 8004214:	f7ff fd90 	bl	8003d38 <ADC_Disable>
 8004218:	4603      	mov	r3, r0
 800421a:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800421c:	7dfb      	ldrb	r3, [r7, #23]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d135      	bne.n	800428e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004226:	4b21      	ldr	r3, [pc, #132]	@ (80042ac <HAL_ADCEx_Calibration_Start+0xc0>)
 8004228:	4013      	ands	r3, r2
 800422a:	f043 0202 	orr.w	r2, r3, #2
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	687a      	ldr	r2, [r7, #4]
 8004238:	68b9      	ldr	r1, [r7, #8]
 800423a:	4618      	mov	r0, r3
 800423c:	f7ff ff90 	bl	8004160 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004240:	e014      	b.n	800426c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8004242:	693b      	ldr	r3, [r7, #16]
 8004244:	3301      	adds	r3, #1
 8004246:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004248:	693b      	ldr	r3, [r7, #16]
 800424a:	4a19      	ldr	r2, [pc, #100]	@ (80042b0 <HAL_ADCEx_Calibration_Start+0xc4>)
 800424c:	4293      	cmp	r3, r2
 800424e:	d30d      	bcc.n	800426c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004254:	f023 0312 	bic.w	r3, r3, #18
 8004258:	f043 0210 	orr.w	r2, r3, #16
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	2200      	movs	r2, #0
 8004264:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8004268:	2301      	movs	r3, #1
 800426a:	e01b      	b.n	80042a4 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4618      	mov	r0, r3
 8004272:	f7ff ff93 	bl	800419c <LL_ADC_IsCalibrationOnGoing>
 8004276:	4603      	mov	r3, r0
 8004278:	2b00      	cmp	r3, #0
 800427a:	d1e2      	bne.n	8004242 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004280:	f023 0303 	bic.w	r3, r3, #3
 8004284:	f043 0201 	orr.w	r2, r3, #1
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	655a      	str	r2, [r3, #84]	@ 0x54
 800428c:	e005      	b.n	800429a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004292:	f043 0210 	orr.w	r2, r3, #16
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	2200      	movs	r2, #0
 800429e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80042a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80042a4:	4618      	mov	r0, r3
 80042a6:	3718      	adds	r7, #24
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd80      	pop	{r7, pc}
 80042ac:	ffffeefd 	.word	0xffffeefd
 80042b0:	25c3f800 	.word	0x25c3f800

080042b4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80042b4:	b590      	push	{r4, r7, lr}
 80042b6:	b09f      	sub	sp, #124	@ 0x7c
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
 80042bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80042be:	2300      	movs	r3, #0
 80042c0:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80042ca:	2b01      	cmp	r3, #1
 80042cc:	d101      	bne.n	80042d2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80042ce:	2302      	movs	r3, #2
 80042d0:	e0be      	b.n	8004450 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2201      	movs	r2, #1
 80042d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80042da:	2300      	movs	r3, #0
 80042dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80042de:	2300      	movs	r3, #0
 80042e0:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4a5c      	ldr	r2, [pc, #368]	@ (8004458 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d102      	bne.n	80042f2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80042ec:	4b5b      	ldr	r3, [pc, #364]	@ (800445c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80042ee:	60bb      	str	r3, [r7, #8]
 80042f0:	e001      	b.n	80042f6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80042f2:	2300      	movs	r3, #0
 80042f4:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80042f6:	68bb      	ldr	r3, [r7, #8]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d10b      	bne.n	8004314 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004300:	f043 0220 	orr.w	r2, r3, #32
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2200      	movs	r2, #0
 800430c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8004310:	2301      	movs	r3, #1
 8004312:	e09d      	b.n	8004450 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8004314:	68bb      	ldr	r3, [r7, #8]
 8004316:	4618      	mov	r0, r3
 8004318:	f7ff ff54 	bl	80041c4 <LL_ADC_REG_IsConversionOngoing>
 800431c:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4618      	mov	r0, r3
 8004324:	f7ff ff4e 	bl	80041c4 <LL_ADC_REG_IsConversionOngoing>
 8004328:	4603      	mov	r3, r0
 800432a:	2b00      	cmp	r3, #0
 800432c:	d17f      	bne.n	800442e <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800432e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004330:	2b00      	cmp	r3, #0
 8004332:	d17c      	bne.n	800442e <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a47      	ldr	r2, [pc, #284]	@ (8004458 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d004      	beq.n	8004348 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a46      	ldr	r2, [pc, #280]	@ (800445c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d101      	bne.n	800434c <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8004348:	4b45      	ldr	r3, [pc, #276]	@ (8004460 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800434a:	e000      	b.n	800434e <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 800434c:	4b45      	ldr	r3, [pc, #276]	@ (8004464 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800434e:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d039      	beq.n	80043cc <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8004358:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800435a:	689b      	ldr	r3, [r3, #8]
 800435c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	431a      	orrs	r2, r3
 8004366:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004368:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4a3a      	ldr	r2, [pc, #232]	@ (8004458 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d004      	beq.n	800437e <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	4a38      	ldr	r2, [pc, #224]	@ (800445c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800437a:	4293      	cmp	r3, r2
 800437c:	d10e      	bne.n	800439c <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800437e:	4836      	ldr	r0, [pc, #216]	@ (8004458 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8004380:	f7ff feda 	bl	8004138 <LL_ADC_IsEnabled>
 8004384:	4604      	mov	r4, r0
 8004386:	4835      	ldr	r0, [pc, #212]	@ (800445c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8004388:	f7ff fed6 	bl	8004138 <LL_ADC_IsEnabled>
 800438c:	4603      	mov	r3, r0
 800438e:	4323      	orrs	r3, r4
 8004390:	2b00      	cmp	r3, #0
 8004392:	bf0c      	ite	eq
 8004394:	2301      	moveq	r3, #1
 8004396:	2300      	movne	r3, #0
 8004398:	b2db      	uxtb	r3, r3
 800439a:	e008      	b.n	80043ae <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 800439c:	4832      	ldr	r0, [pc, #200]	@ (8004468 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 800439e:	f7ff fecb 	bl	8004138 <LL_ADC_IsEnabled>
 80043a2:	4603      	mov	r3, r0
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	bf0c      	ite	eq
 80043a8:	2301      	moveq	r3, #1
 80043aa:	2300      	movne	r3, #0
 80043ac:	b2db      	uxtb	r3, r3
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d047      	beq.n	8004442 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80043b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80043b4:	689a      	ldr	r2, [r3, #8]
 80043b6:	4b2d      	ldr	r3, [pc, #180]	@ (800446c <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80043b8:	4013      	ands	r3, r2
 80043ba:	683a      	ldr	r2, [r7, #0]
 80043bc:	6811      	ldr	r1, [r2, #0]
 80043be:	683a      	ldr	r2, [r7, #0]
 80043c0:	6892      	ldr	r2, [r2, #8]
 80043c2:	430a      	orrs	r2, r1
 80043c4:	431a      	orrs	r2, r3
 80043c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80043c8:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80043ca:	e03a      	b.n	8004442 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80043cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80043ce:	689b      	ldr	r3, [r3, #8]
 80043d0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80043d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80043d6:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a1e      	ldr	r2, [pc, #120]	@ (8004458 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d004      	beq.n	80043ec <HAL_ADCEx_MultiModeConfigChannel+0x138>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	4a1d      	ldr	r2, [pc, #116]	@ (800445c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d10e      	bne.n	800440a <HAL_ADCEx_MultiModeConfigChannel+0x156>
 80043ec:	481a      	ldr	r0, [pc, #104]	@ (8004458 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80043ee:	f7ff fea3 	bl	8004138 <LL_ADC_IsEnabled>
 80043f2:	4604      	mov	r4, r0
 80043f4:	4819      	ldr	r0, [pc, #100]	@ (800445c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80043f6:	f7ff fe9f 	bl	8004138 <LL_ADC_IsEnabled>
 80043fa:	4603      	mov	r3, r0
 80043fc:	4323      	orrs	r3, r4
 80043fe:	2b00      	cmp	r3, #0
 8004400:	bf0c      	ite	eq
 8004402:	2301      	moveq	r3, #1
 8004404:	2300      	movne	r3, #0
 8004406:	b2db      	uxtb	r3, r3
 8004408:	e008      	b.n	800441c <HAL_ADCEx_MultiModeConfigChannel+0x168>
 800440a:	4817      	ldr	r0, [pc, #92]	@ (8004468 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 800440c:	f7ff fe94 	bl	8004138 <LL_ADC_IsEnabled>
 8004410:	4603      	mov	r3, r0
 8004412:	2b00      	cmp	r3, #0
 8004414:	bf0c      	ite	eq
 8004416:	2301      	moveq	r3, #1
 8004418:	2300      	movne	r3, #0
 800441a:	b2db      	uxtb	r3, r3
 800441c:	2b00      	cmp	r3, #0
 800441e:	d010      	beq.n	8004442 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004420:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004422:	689a      	ldr	r2, [r3, #8]
 8004424:	4b11      	ldr	r3, [pc, #68]	@ (800446c <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8004426:	4013      	ands	r3, r2
 8004428:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800442a:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800442c:	e009      	b.n	8004442 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004432:	f043 0220 	orr.w	r2, r3, #32
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800443a:	2301      	movs	r3, #1
 800443c:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8004440:	e000      	b.n	8004444 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004442:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2200      	movs	r2, #0
 8004448:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800444c:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8004450:	4618      	mov	r0, r3
 8004452:	377c      	adds	r7, #124	@ 0x7c
 8004454:	46bd      	mov	sp, r7
 8004456:	bd90      	pop	{r4, r7, pc}
 8004458:	40022000 	.word	0x40022000
 800445c:	40022100 	.word	0x40022100
 8004460:	40022300 	.word	0x40022300
 8004464:	58026300 	.word	0x58026300
 8004468:	58026000 	.word	0x58026000
 800446c:	fffff0e0 	.word	0xfffff0e0

08004470 <__NVIC_SetPriorityGrouping>:
{
 8004470:	b480      	push	{r7}
 8004472:	b085      	sub	sp, #20
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	f003 0307 	and.w	r3, r3, #7
 800447e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004480:	4b0b      	ldr	r3, [pc, #44]	@ (80044b0 <__NVIC_SetPriorityGrouping+0x40>)
 8004482:	68db      	ldr	r3, [r3, #12]
 8004484:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004486:	68ba      	ldr	r2, [r7, #8]
 8004488:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800448c:	4013      	ands	r3, r2
 800448e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004498:	4b06      	ldr	r3, [pc, #24]	@ (80044b4 <__NVIC_SetPriorityGrouping+0x44>)
 800449a:	4313      	orrs	r3, r2
 800449c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800449e:	4a04      	ldr	r2, [pc, #16]	@ (80044b0 <__NVIC_SetPriorityGrouping+0x40>)
 80044a0:	68bb      	ldr	r3, [r7, #8]
 80044a2:	60d3      	str	r3, [r2, #12]
}
 80044a4:	bf00      	nop
 80044a6:	3714      	adds	r7, #20
 80044a8:	46bd      	mov	sp, r7
 80044aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ae:	4770      	bx	lr
 80044b0:	e000ed00 	.word	0xe000ed00
 80044b4:	05fa0000 	.word	0x05fa0000

080044b8 <__NVIC_GetPriorityGrouping>:
{
 80044b8:	b480      	push	{r7}
 80044ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80044bc:	4b04      	ldr	r3, [pc, #16]	@ (80044d0 <__NVIC_GetPriorityGrouping+0x18>)
 80044be:	68db      	ldr	r3, [r3, #12]
 80044c0:	0a1b      	lsrs	r3, r3, #8
 80044c2:	f003 0307 	and.w	r3, r3, #7
}
 80044c6:	4618      	mov	r0, r3
 80044c8:	46bd      	mov	sp, r7
 80044ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ce:	4770      	bx	lr
 80044d0:	e000ed00 	.word	0xe000ed00

080044d4 <__NVIC_EnableIRQ>:
{
 80044d4:	b480      	push	{r7}
 80044d6:	b083      	sub	sp, #12
 80044d8:	af00      	add	r7, sp, #0
 80044da:	4603      	mov	r3, r0
 80044dc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80044de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	db0b      	blt.n	80044fe <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80044e6:	88fb      	ldrh	r3, [r7, #6]
 80044e8:	f003 021f 	and.w	r2, r3, #31
 80044ec:	4907      	ldr	r1, [pc, #28]	@ (800450c <__NVIC_EnableIRQ+0x38>)
 80044ee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80044f2:	095b      	lsrs	r3, r3, #5
 80044f4:	2001      	movs	r0, #1
 80044f6:	fa00 f202 	lsl.w	r2, r0, r2
 80044fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80044fe:	bf00      	nop
 8004500:	370c      	adds	r7, #12
 8004502:	46bd      	mov	sp, r7
 8004504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004508:	4770      	bx	lr
 800450a:	bf00      	nop
 800450c:	e000e100 	.word	0xe000e100

08004510 <__NVIC_SetPriority>:
{
 8004510:	b480      	push	{r7}
 8004512:	b083      	sub	sp, #12
 8004514:	af00      	add	r7, sp, #0
 8004516:	4603      	mov	r3, r0
 8004518:	6039      	str	r1, [r7, #0]
 800451a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800451c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004520:	2b00      	cmp	r3, #0
 8004522:	db0a      	blt.n	800453a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	b2da      	uxtb	r2, r3
 8004528:	490c      	ldr	r1, [pc, #48]	@ (800455c <__NVIC_SetPriority+0x4c>)
 800452a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800452e:	0112      	lsls	r2, r2, #4
 8004530:	b2d2      	uxtb	r2, r2
 8004532:	440b      	add	r3, r1
 8004534:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004538:	e00a      	b.n	8004550 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	b2da      	uxtb	r2, r3
 800453e:	4908      	ldr	r1, [pc, #32]	@ (8004560 <__NVIC_SetPriority+0x50>)
 8004540:	88fb      	ldrh	r3, [r7, #6]
 8004542:	f003 030f 	and.w	r3, r3, #15
 8004546:	3b04      	subs	r3, #4
 8004548:	0112      	lsls	r2, r2, #4
 800454a:	b2d2      	uxtb	r2, r2
 800454c:	440b      	add	r3, r1
 800454e:	761a      	strb	r2, [r3, #24]
}
 8004550:	bf00      	nop
 8004552:	370c      	adds	r7, #12
 8004554:	46bd      	mov	sp, r7
 8004556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455a:	4770      	bx	lr
 800455c:	e000e100 	.word	0xe000e100
 8004560:	e000ed00 	.word	0xe000ed00

08004564 <NVIC_EncodePriority>:
{
 8004564:	b480      	push	{r7}
 8004566:	b089      	sub	sp, #36	@ 0x24
 8004568:	af00      	add	r7, sp, #0
 800456a:	60f8      	str	r0, [r7, #12]
 800456c:	60b9      	str	r1, [r7, #8]
 800456e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	f003 0307 	and.w	r3, r3, #7
 8004576:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004578:	69fb      	ldr	r3, [r7, #28]
 800457a:	f1c3 0307 	rsb	r3, r3, #7
 800457e:	2b04      	cmp	r3, #4
 8004580:	bf28      	it	cs
 8004582:	2304      	movcs	r3, #4
 8004584:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004586:	69fb      	ldr	r3, [r7, #28]
 8004588:	3304      	adds	r3, #4
 800458a:	2b06      	cmp	r3, #6
 800458c:	d902      	bls.n	8004594 <NVIC_EncodePriority+0x30>
 800458e:	69fb      	ldr	r3, [r7, #28]
 8004590:	3b03      	subs	r3, #3
 8004592:	e000      	b.n	8004596 <NVIC_EncodePriority+0x32>
 8004594:	2300      	movs	r3, #0
 8004596:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004598:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800459c:	69bb      	ldr	r3, [r7, #24]
 800459e:	fa02 f303 	lsl.w	r3, r2, r3
 80045a2:	43da      	mvns	r2, r3
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	401a      	ands	r2, r3
 80045a8:	697b      	ldr	r3, [r7, #20]
 80045aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80045ac:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80045b0:	697b      	ldr	r3, [r7, #20]
 80045b2:	fa01 f303 	lsl.w	r3, r1, r3
 80045b6:	43d9      	mvns	r1, r3
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80045bc:	4313      	orrs	r3, r2
}
 80045be:	4618      	mov	r0, r3
 80045c0:	3724      	adds	r7, #36	@ 0x24
 80045c2:	46bd      	mov	sp, r7
 80045c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c8:	4770      	bx	lr
	...

080045cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b082      	sub	sp, #8
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	3b01      	subs	r3, #1
 80045d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80045dc:	d301      	bcc.n	80045e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80045de:	2301      	movs	r3, #1
 80045e0:	e00f      	b.n	8004602 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80045e2:	4a0a      	ldr	r2, [pc, #40]	@ (800460c <SysTick_Config+0x40>)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	3b01      	subs	r3, #1
 80045e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80045ea:	210f      	movs	r1, #15
 80045ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80045f0:	f7ff ff8e 	bl	8004510 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80045f4:	4b05      	ldr	r3, [pc, #20]	@ (800460c <SysTick_Config+0x40>)
 80045f6:	2200      	movs	r2, #0
 80045f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80045fa:	4b04      	ldr	r3, [pc, #16]	@ (800460c <SysTick_Config+0x40>)
 80045fc:	2207      	movs	r2, #7
 80045fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004600:	2300      	movs	r3, #0
}
 8004602:	4618      	mov	r0, r3
 8004604:	3708      	adds	r7, #8
 8004606:	46bd      	mov	sp, r7
 8004608:	bd80      	pop	{r7, pc}
 800460a:	bf00      	nop
 800460c:	e000e010 	.word	0xe000e010

08004610 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b082      	sub	sp, #8
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004618:	6878      	ldr	r0, [r7, #4]
 800461a:	f7ff ff29 	bl	8004470 <__NVIC_SetPriorityGrouping>
}
 800461e:	bf00      	nop
 8004620:	3708      	adds	r7, #8
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}

08004626 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004626:	b580      	push	{r7, lr}
 8004628:	b086      	sub	sp, #24
 800462a:	af00      	add	r7, sp, #0
 800462c:	4603      	mov	r3, r0
 800462e:	60b9      	str	r1, [r7, #8]
 8004630:	607a      	str	r2, [r7, #4]
 8004632:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004634:	f7ff ff40 	bl	80044b8 <__NVIC_GetPriorityGrouping>
 8004638:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800463a:	687a      	ldr	r2, [r7, #4]
 800463c:	68b9      	ldr	r1, [r7, #8]
 800463e:	6978      	ldr	r0, [r7, #20]
 8004640:	f7ff ff90 	bl	8004564 <NVIC_EncodePriority>
 8004644:	4602      	mov	r2, r0
 8004646:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800464a:	4611      	mov	r1, r2
 800464c:	4618      	mov	r0, r3
 800464e:	f7ff ff5f 	bl	8004510 <__NVIC_SetPriority>
}
 8004652:	bf00      	nop
 8004654:	3718      	adds	r7, #24
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}

0800465a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800465a:	b580      	push	{r7, lr}
 800465c:	b082      	sub	sp, #8
 800465e:	af00      	add	r7, sp, #0
 8004660:	4603      	mov	r3, r0
 8004662:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004664:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004668:	4618      	mov	r0, r3
 800466a:	f7ff ff33 	bl	80044d4 <__NVIC_EnableIRQ>
}
 800466e:	bf00      	nop
 8004670:	3708      	adds	r7, #8
 8004672:	46bd      	mov	sp, r7
 8004674:	bd80      	pop	{r7, pc}

08004676 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004676:	b580      	push	{r7, lr}
 8004678:	b082      	sub	sp, #8
 800467a:	af00      	add	r7, sp, #0
 800467c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800467e:	6878      	ldr	r0, [r7, #4]
 8004680:	f7ff ffa4 	bl	80045cc <SysTick_Config>
 8004684:	4603      	mov	r3, r0
}
 8004686:	4618      	mov	r0, r3
 8004688:	3708      	adds	r7, #8
 800468a:	46bd      	mov	sp, r7
 800468c:	bd80      	pop	{r7, pc}
	...

08004690 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8004690:	b480      	push	{r7}
 8004692:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8004694:	f3bf 8f5f 	dmb	sy
}
 8004698:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800469a:	4b07      	ldr	r3, [pc, #28]	@ (80046b8 <HAL_MPU_Disable+0x28>)
 800469c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800469e:	4a06      	ldr	r2, [pc, #24]	@ (80046b8 <HAL_MPU_Disable+0x28>)
 80046a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80046a4:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80046a6:	4b05      	ldr	r3, [pc, #20]	@ (80046bc <HAL_MPU_Disable+0x2c>)
 80046a8:	2200      	movs	r2, #0
 80046aa:	605a      	str	r2, [r3, #4]
}
 80046ac:	bf00      	nop
 80046ae:	46bd      	mov	sp, r7
 80046b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b4:	4770      	bx	lr
 80046b6:	bf00      	nop
 80046b8:	e000ed00 	.word	0xe000ed00
 80046bc:	e000ed90 	.word	0xe000ed90

080046c0 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80046c0:	b480      	push	{r7}
 80046c2:	b083      	sub	sp, #12
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80046c8:	4a0b      	ldr	r2, [pc, #44]	@ (80046f8 <HAL_MPU_Enable+0x38>)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	f043 0301 	orr.w	r3, r3, #1
 80046d0:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80046d2:	4b0a      	ldr	r3, [pc, #40]	@ (80046fc <HAL_MPU_Enable+0x3c>)
 80046d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046d6:	4a09      	ldr	r2, [pc, #36]	@ (80046fc <HAL_MPU_Enable+0x3c>)
 80046d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046dc:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80046de:	f3bf 8f4f 	dsb	sy
}
 80046e2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80046e4:	f3bf 8f6f 	isb	sy
}
 80046e8:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80046ea:	bf00      	nop
 80046ec:	370c      	adds	r7, #12
 80046ee:	46bd      	mov	sp, r7
 80046f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f4:	4770      	bx	lr
 80046f6:	bf00      	nop
 80046f8:	e000ed90 	.word	0xe000ed90
 80046fc:	e000ed00 	.word	0xe000ed00

08004700 <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                  the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8004700:	b480      	push	{r7}
 8004702:	b083      	sub	sp, #12
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	785a      	ldrb	r2, [r3, #1]
 800470c:	4b1d      	ldr	r3, [pc, #116]	@ (8004784 <HAL_MPU_ConfigRegion+0x84>)
 800470e:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != 0UL)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	781b      	ldrb	r3, [r3, #0]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d029      	beq.n	800476c <HAL_MPU_ConfigRegion+0x6c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

    MPU->RBAR = MPU_Init->BaseAddress;
 8004718:	4a1a      	ldr	r2, [pc, #104]	@ (8004784 <HAL_MPU_ConfigRegion+0x84>)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	7b1b      	ldrb	r3, [r3, #12]
 8004724:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	7adb      	ldrb	r3, [r3, #11]
 800472a:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800472c:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	7a9b      	ldrb	r3, [r3, #10]
 8004732:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004734:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	7b5b      	ldrb	r3, [r3, #13]
 800473a:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800473c:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	7b9b      	ldrb	r3, [r3, #14]
 8004742:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004744:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	7bdb      	ldrb	r3, [r3, #15]
 800474a:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800474c:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	7a5b      	ldrb	r3, [r3, #9]
 8004752:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004754:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	7a1b      	ldrb	r3, [r3, #8]
 800475a:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800475c:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800475e:	687a      	ldr	r2, [r7, #4]
 8004760:	7812      	ldrb	r2, [r2, #0]
 8004762:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004764:	4a07      	ldr	r2, [pc, #28]	@ (8004784 <HAL_MPU_ConfigRegion+0x84>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004766:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004768:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 800476a:	e005      	b.n	8004778 <HAL_MPU_ConfigRegion+0x78>
    MPU->RBAR = 0x00;
 800476c:	4b05      	ldr	r3, [pc, #20]	@ (8004784 <HAL_MPU_ConfigRegion+0x84>)
 800476e:	2200      	movs	r2, #0
 8004770:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 8004772:	4b04      	ldr	r3, [pc, #16]	@ (8004784 <HAL_MPU_ConfigRegion+0x84>)
 8004774:	2200      	movs	r2, #0
 8004776:	611a      	str	r2, [r3, #16]
}
 8004778:	bf00      	nop
 800477a:	370c      	adds	r7, #12
 800477c:	46bd      	mov	sp, r7
 800477e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004782:	4770      	bx	lr
 8004784:	e000ed90 	.word	0xe000ed90

08004788 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b082      	sub	sp, #8
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d101      	bne.n	800479a <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8004796:	2301      	movs	r3, #1
 8004798:	e014      	b.n	80047c4 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	791b      	ldrb	r3, [r3, #4]
 800479e:	b2db      	uxtb	r3, r3
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d105      	bne.n	80047b0 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2200      	movs	r2, #0
 80047a8:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80047aa:	6878      	ldr	r0, [r7, #4]
 80047ac:	f7fc fd06 	bl	80011bc <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2202      	movs	r2, #2
 80047b4:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2200      	movs	r2, #0
 80047ba:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2201      	movs	r2, #1
 80047c0:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80047c2:	2300      	movs	r3, #0
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	3708      	adds	r7, #8
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bd80      	pop	{r7, pc}

080047cc <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b088      	sub	sp, #32
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	60f8      	str	r0, [r7, #12]
 80047d4:	60b9      	str	r1, [r7, #8]
 80047d6:	607a      	str	r2, [r7, #4]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	795b      	ldrb	r3, [r3, #5]
 80047dc:	2b01      	cmp	r3, #1
 80047de:	d101      	bne.n	80047e4 <HAL_DAC_ConfigChannel+0x18>
 80047e0:	2302      	movs	r3, #2
 80047e2:	e12a      	b.n	8004a3a <HAL_DAC_ConfigChannel+0x26e>
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	2201      	movs	r2, #1
 80047e8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	2202      	movs	r2, #2
 80047ee:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80047f0:	68bb      	ldr	r3, [r7, #8]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	2b04      	cmp	r3, #4
 80047f6:	f040 8081 	bne.w	80048fc <HAL_DAC_ConfigChannel+0x130>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80047fa:	f7fd ff99 	bl	8002730 <HAL_GetTick>
 80047fe:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d140      	bne.n	8004888 <HAL_DAC_ConfigChannel+0xbc>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004806:	e018      	b.n	800483a <HAL_DAC_ConfigChannel+0x6e>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004808:	f7fd ff92 	bl	8002730 <HAL_GetTick>
 800480c:	4602      	mov	r2, r0
 800480e:	69bb      	ldr	r3, [r7, #24]
 8004810:	1ad3      	subs	r3, r2, r3
 8004812:	2b01      	cmp	r3, #1
 8004814:	d911      	bls.n	800483a <HAL_DAC_ConfigChannel+0x6e>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800481c:	4b89      	ldr	r3, [pc, #548]	@ (8004a44 <HAL_DAC_ConfigChannel+0x278>)
 800481e:	4013      	ands	r3, r2
 8004820:	2b00      	cmp	r3, #0
 8004822:	d00a      	beq.n	800483a <HAL_DAC_ConfigChannel+0x6e>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	691b      	ldr	r3, [r3, #16]
 8004828:	f043 0208 	orr.w	r2, r3, #8
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	2203      	movs	r2, #3
 8004834:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8004836:	2303      	movs	r3, #3
 8004838:	e0ff      	b.n	8004a3a <HAL_DAC_ConfigChannel+0x26e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004840:	4b80      	ldr	r3, [pc, #512]	@ (8004a44 <HAL_DAC_ConfigChannel+0x278>)
 8004842:	4013      	ands	r3, r2
 8004844:	2b00      	cmp	r3, #0
 8004846:	d1df      	bne.n	8004808 <HAL_DAC_ConfigChannel+0x3c>
          }
        }
      }
      HAL_Delay(1);
 8004848:	2001      	movs	r0, #1
 800484a:	f7fd ff7d 	bl	8002748 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	68ba      	ldr	r2, [r7, #8]
 8004854:	6992      	ldr	r2, [r2, #24]
 8004856:	641a      	str	r2, [r3, #64]	@ 0x40
 8004858:	e023      	b.n	80048a2 <HAL_DAC_ConfigChannel+0xd6>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800485a:	f7fd ff69 	bl	8002730 <HAL_GetTick>
 800485e:	4602      	mov	r2, r0
 8004860:	69bb      	ldr	r3, [r7, #24]
 8004862:	1ad3      	subs	r3, r2, r3
 8004864:	2b01      	cmp	r3, #1
 8004866:	d90f      	bls.n	8004888 <HAL_DAC_ConfigChannel+0xbc>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800486e:	2b00      	cmp	r3, #0
 8004870:	da0a      	bge.n	8004888 <HAL_DAC_ConfigChannel+0xbc>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	691b      	ldr	r3, [r3, #16]
 8004876:	f043 0208 	orr.w	r2, r3, #8
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	2203      	movs	r2, #3
 8004882:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8004884:	2303      	movs	r3, #3
 8004886:	e0d8      	b.n	8004a3a <HAL_DAC_ConfigChannel+0x26e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800488e:	2b00      	cmp	r3, #0
 8004890:	dbe3      	blt.n	800485a <HAL_DAC_ConfigChannel+0x8e>
          }
        }
      }
      HAL_Delay(1U);
 8004892:	2001      	movs	r0, #1
 8004894:	f7fd ff58 	bl	8002748 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	68ba      	ldr	r2, [r7, #8]
 800489e:	6992      	ldr	r2, [r2, #24]
 80048a0:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	f003 0310 	and.w	r3, r3, #16
 80048ae:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80048b2:	fa01 f303 	lsl.w	r3, r1, r3
 80048b6:	43db      	mvns	r3, r3
 80048b8:	ea02 0103 	and.w	r1, r2, r3
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	69da      	ldr	r2, [r3, #28]
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	f003 0310 	and.w	r3, r3, #16
 80048c6:	409a      	lsls	r2, r3
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	430a      	orrs	r2, r1
 80048ce:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	f003 0310 	and.w	r3, r3, #16
 80048dc:	21ff      	movs	r1, #255	@ 0xff
 80048de:	fa01 f303 	lsl.w	r3, r1, r3
 80048e2:	43db      	mvns	r3, r3
 80048e4:	ea02 0103 	and.w	r1, r2, r3
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	6a1a      	ldr	r2, [r3, #32]
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	f003 0310 	and.w	r3, r3, #16
 80048f2:	409a      	lsls	r2, r3
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	430a      	orrs	r2, r1
 80048fa:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80048fc:	68bb      	ldr	r3, [r7, #8]
 80048fe:	691b      	ldr	r3, [r3, #16]
 8004900:	2b01      	cmp	r3, #1
 8004902:	d11d      	bne.n	8004940 <HAL_DAC_ConfigChannel+0x174>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800490a:	617b      	str	r3, [r7, #20]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	f003 0310 	and.w	r3, r3, #16
 8004912:	221f      	movs	r2, #31
 8004914:	fa02 f303 	lsl.w	r3, r2, r3
 8004918:	43db      	mvns	r3, r3
 800491a:	697a      	ldr	r2, [r7, #20]
 800491c:	4013      	ands	r3, r2
 800491e:	617b      	str	r3, [r7, #20]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8004920:	68bb      	ldr	r3, [r7, #8]
 8004922:	695b      	ldr	r3, [r3, #20]
 8004924:	613b      	str	r3, [r7, #16]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	f003 0310 	and.w	r3, r3, #16
 800492c:	693a      	ldr	r2, [r7, #16]
 800492e:	fa02 f303 	lsl.w	r3, r2, r3
 8004932:	697a      	ldr	r2, [r7, #20]
 8004934:	4313      	orrs	r3, r2
 8004936:	617b      	str	r3, [r7, #20]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	697a      	ldr	r2, [r7, #20]
 800493e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004946:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	f003 0310 	and.w	r3, r3, #16
 800494e:	2207      	movs	r2, #7
 8004950:	fa02 f303 	lsl.w	r3, r2, r3
 8004954:	43db      	mvns	r3, r3
 8004956:	697a      	ldr	r2, [r7, #20]
 8004958:	4013      	ands	r3, r2
 800495a:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 800495c:	68bb      	ldr	r3, [r7, #8]
 800495e:	68db      	ldr	r3, [r3, #12]
 8004960:	2b01      	cmp	r3, #1
 8004962:	d102      	bne.n	800496a <HAL_DAC_ConfigChannel+0x19e>
  {
    connectOnChip = 0x00000000UL;
 8004964:	2300      	movs	r3, #0
 8004966:	61fb      	str	r3, [r7, #28]
 8004968:	e00f      	b.n	800498a <HAL_DAC_ConfigChannel+0x1be>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 800496a:	68bb      	ldr	r3, [r7, #8]
 800496c:	68db      	ldr	r3, [r3, #12]
 800496e:	2b02      	cmp	r3, #2
 8004970:	d102      	bne.n	8004978 <HAL_DAC_ConfigChannel+0x1ac>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8004972:	2301      	movs	r3, #1
 8004974:	61fb      	str	r3, [r7, #28]
 8004976:	e008      	b.n	800498a <HAL_DAC_ConfigChannel+0x1be>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8004978:	68bb      	ldr	r3, [r7, #8]
 800497a:	689b      	ldr	r3, [r3, #8]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d102      	bne.n	8004986 <HAL_DAC_ConfigChannel+0x1ba>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8004980:	2301      	movs	r3, #1
 8004982:	61fb      	str	r3, [r7, #28]
 8004984:	e001      	b.n	800498a <HAL_DAC_ConfigChannel+0x1be>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8004986:	2300      	movs	r3, #0
 8004988:	61fb      	str	r3, [r7, #28]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800498a:	68bb      	ldr	r3, [r7, #8]
 800498c:	681a      	ldr	r2, [r3, #0]
 800498e:	68bb      	ldr	r3, [r7, #8]
 8004990:	689b      	ldr	r3, [r3, #8]
 8004992:	4313      	orrs	r3, r2
 8004994:	69fa      	ldr	r2, [r7, #28]
 8004996:	4313      	orrs	r3, r2
 8004998:	613b      	str	r3, [r7, #16]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	f003 0310 	and.w	r3, r3, #16
 80049a0:	693a      	ldr	r2, [r7, #16]
 80049a2:	fa02 f303 	lsl.w	r3, r2, r3
 80049a6:	697a      	ldr	r2, [r7, #20]
 80049a8:	4313      	orrs	r3, r2
 80049aa:	617b      	str	r3, [r7, #20]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	697a      	ldr	r2, [r7, #20]
 80049b2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	6819      	ldr	r1, [r3, #0]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	f003 0310 	and.w	r3, r3, #16
 80049c0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80049c4:	fa02 f303 	lsl.w	r3, r2, r3
 80049c8:	43da      	mvns	r2, r3
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	400a      	ands	r2, r1
 80049d0:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	617b      	str	r3, [r7, #20]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	f003 0310 	and.w	r3, r3, #16
 80049e0:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80049e4:	fa02 f303 	lsl.w	r3, r2, r3
 80049e8:	43db      	mvns	r3, r3
 80049ea:	697a      	ldr	r2, [r7, #20]
 80049ec:	4013      	ands	r3, r2
 80049ee:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80049f0:	68bb      	ldr	r3, [r7, #8]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	f003 0310 	and.w	r3, r3, #16
 80049fc:	693a      	ldr	r2, [r7, #16]
 80049fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004a02:	697a      	ldr	r2, [r7, #20]
 8004a04:	4313      	orrs	r3, r2
 8004a06:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	697a      	ldr	r2, [r7, #20]
 8004a0e:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	6819      	ldr	r1, [r3, #0]
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	f003 0310 	and.w	r3, r3, #16
 8004a1c:	22c0      	movs	r2, #192	@ 0xc0
 8004a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a22:	43da      	mvns	r2, r3
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	400a      	ands	r2, r1
 8004a2a:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	2201      	movs	r2, #1
 8004a30:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	2200      	movs	r2, #0
 8004a36:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004a38:	2300      	movs	r3, #0
}
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	3720      	adds	r7, #32
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bd80      	pop	{r7, pc}
 8004a42:	bf00      	nop
 8004a44:	20008000 	.word	0x20008000

08004a48 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b086      	sub	sp, #24
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8004a50:	f7fd fe6e 	bl	8002730 <HAL_GetTick>
 8004a54:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d101      	bne.n	8004a60 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	e316      	b.n	800508e <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	4a66      	ldr	r2, [pc, #408]	@ (8004c00 <HAL_DMA_Init+0x1b8>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d04a      	beq.n	8004b00 <HAL_DMA_Init+0xb8>
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4a65      	ldr	r2, [pc, #404]	@ (8004c04 <HAL_DMA_Init+0x1bc>)
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d045      	beq.n	8004b00 <HAL_DMA_Init+0xb8>
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4a63      	ldr	r2, [pc, #396]	@ (8004c08 <HAL_DMA_Init+0x1c0>)
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d040      	beq.n	8004b00 <HAL_DMA_Init+0xb8>
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	4a62      	ldr	r2, [pc, #392]	@ (8004c0c <HAL_DMA_Init+0x1c4>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d03b      	beq.n	8004b00 <HAL_DMA_Init+0xb8>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	4a60      	ldr	r2, [pc, #384]	@ (8004c10 <HAL_DMA_Init+0x1c8>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d036      	beq.n	8004b00 <HAL_DMA_Init+0xb8>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	4a5f      	ldr	r2, [pc, #380]	@ (8004c14 <HAL_DMA_Init+0x1cc>)
 8004a98:	4293      	cmp	r3, r2
 8004a9a:	d031      	beq.n	8004b00 <HAL_DMA_Init+0xb8>
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	4a5d      	ldr	r2, [pc, #372]	@ (8004c18 <HAL_DMA_Init+0x1d0>)
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d02c      	beq.n	8004b00 <HAL_DMA_Init+0xb8>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	4a5c      	ldr	r2, [pc, #368]	@ (8004c1c <HAL_DMA_Init+0x1d4>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d027      	beq.n	8004b00 <HAL_DMA_Init+0xb8>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	4a5a      	ldr	r2, [pc, #360]	@ (8004c20 <HAL_DMA_Init+0x1d8>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d022      	beq.n	8004b00 <HAL_DMA_Init+0xb8>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	4a59      	ldr	r2, [pc, #356]	@ (8004c24 <HAL_DMA_Init+0x1dc>)
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d01d      	beq.n	8004b00 <HAL_DMA_Init+0xb8>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	4a57      	ldr	r2, [pc, #348]	@ (8004c28 <HAL_DMA_Init+0x1e0>)
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d018      	beq.n	8004b00 <HAL_DMA_Init+0xb8>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	4a56      	ldr	r2, [pc, #344]	@ (8004c2c <HAL_DMA_Init+0x1e4>)
 8004ad4:	4293      	cmp	r3, r2
 8004ad6:	d013      	beq.n	8004b00 <HAL_DMA_Init+0xb8>
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	4a54      	ldr	r2, [pc, #336]	@ (8004c30 <HAL_DMA_Init+0x1e8>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d00e      	beq.n	8004b00 <HAL_DMA_Init+0xb8>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	4a53      	ldr	r2, [pc, #332]	@ (8004c34 <HAL_DMA_Init+0x1ec>)
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d009      	beq.n	8004b00 <HAL_DMA_Init+0xb8>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	4a51      	ldr	r2, [pc, #324]	@ (8004c38 <HAL_DMA_Init+0x1f0>)
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d004      	beq.n	8004b00 <HAL_DMA_Init+0xb8>
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	4a50      	ldr	r2, [pc, #320]	@ (8004c3c <HAL_DMA_Init+0x1f4>)
 8004afc:	4293      	cmp	r3, r2
 8004afe:	d101      	bne.n	8004b04 <HAL_DMA_Init+0xbc>
 8004b00:	2301      	movs	r3, #1
 8004b02:	e000      	b.n	8004b06 <HAL_DMA_Init+0xbe>
 8004b04:	2300      	movs	r3, #0
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	f000 813b 	beq.w	8004d82 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2202      	movs	r2, #2
 8004b10:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2200      	movs	r2, #0
 8004b18:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4a37      	ldr	r2, [pc, #220]	@ (8004c00 <HAL_DMA_Init+0x1b8>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d04a      	beq.n	8004bbc <HAL_DMA_Init+0x174>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4a36      	ldr	r2, [pc, #216]	@ (8004c04 <HAL_DMA_Init+0x1bc>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d045      	beq.n	8004bbc <HAL_DMA_Init+0x174>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a34      	ldr	r2, [pc, #208]	@ (8004c08 <HAL_DMA_Init+0x1c0>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d040      	beq.n	8004bbc <HAL_DMA_Init+0x174>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4a33      	ldr	r2, [pc, #204]	@ (8004c0c <HAL_DMA_Init+0x1c4>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d03b      	beq.n	8004bbc <HAL_DMA_Init+0x174>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4a31      	ldr	r2, [pc, #196]	@ (8004c10 <HAL_DMA_Init+0x1c8>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d036      	beq.n	8004bbc <HAL_DMA_Init+0x174>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4a30      	ldr	r2, [pc, #192]	@ (8004c14 <HAL_DMA_Init+0x1cc>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d031      	beq.n	8004bbc <HAL_DMA_Init+0x174>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4a2e      	ldr	r2, [pc, #184]	@ (8004c18 <HAL_DMA_Init+0x1d0>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d02c      	beq.n	8004bbc <HAL_DMA_Init+0x174>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4a2d      	ldr	r2, [pc, #180]	@ (8004c1c <HAL_DMA_Init+0x1d4>)
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d027      	beq.n	8004bbc <HAL_DMA_Init+0x174>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a2b      	ldr	r2, [pc, #172]	@ (8004c20 <HAL_DMA_Init+0x1d8>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d022      	beq.n	8004bbc <HAL_DMA_Init+0x174>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a2a      	ldr	r2, [pc, #168]	@ (8004c24 <HAL_DMA_Init+0x1dc>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d01d      	beq.n	8004bbc <HAL_DMA_Init+0x174>
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4a28      	ldr	r2, [pc, #160]	@ (8004c28 <HAL_DMA_Init+0x1e0>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d018      	beq.n	8004bbc <HAL_DMA_Init+0x174>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4a27      	ldr	r2, [pc, #156]	@ (8004c2c <HAL_DMA_Init+0x1e4>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d013      	beq.n	8004bbc <HAL_DMA_Init+0x174>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a25      	ldr	r2, [pc, #148]	@ (8004c30 <HAL_DMA_Init+0x1e8>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d00e      	beq.n	8004bbc <HAL_DMA_Init+0x174>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	4a24      	ldr	r2, [pc, #144]	@ (8004c34 <HAL_DMA_Init+0x1ec>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d009      	beq.n	8004bbc <HAL_DMA_Init+0x174>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4a22      	ldr	r2, [pc, #136]	@ (8004c38 <HAL_DMA_Init+0x1f0>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d004      	beq.n	8004bbc <HAL_DMA_Init+0x174>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	4a21      	ldr	r2, [pc, #132]	@ (8004c3c <HAL_DMA_Init+0x1f4>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d108      	bne.n	8004bce <HAL_DMA_Init+0x186>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	681a      	ldr	r2, [r3, #0]
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f022 0201 	bic.w	r2, r2, #1
 8004bca:	601a      	str	r2, [r3, #0]
 8004bcc:	e007      	b.n	8004bde <HAL_DMA_Init+0x196>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	681a      	ldr	r2, [r3, #0]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f022 0201 	bic.w	r2, r2, #1
 8004bdc:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004bde:	e02f      	b.n	8004c40 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004be0:	f7fd fda6 	bl	8002730 <HAL_GetTick>
 8004be4:	4602      	mov	r2, r0
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	1ad3      	subs	r3, r2, r3
 8004bea:	2b05      	cmp	r3, #5
 8004bec:	d928      	bls.n	8004c40 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2220      	movs	r2, #32
 8004bf2:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2203      	movs	r2, #3
 8004bf8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	e246      	b.n	800508e <HAL_DMA_Init+0x646>
 8004c00:	40020010 	.word	0x40020010
 8004c04:	40020028 	.word	0x40020028
 8004c08:	40020040 	.word	0x40020040
 8004c0c:	40020058 	.word	0x40020058
 8004c10:	40020070 	.word	0x40020070
 8004c14:	40020088 	.word	0x40020088
 8004c18:	400200a0 	.word	0x400200a0
 8004c1c:	400200b8 	.word	0x400200b8
 8004c20:	40020410 	.word	0x40020410
 8004c24:	40020428 	.word	0x40020428
 8004c28:	40020440 	.word	0x40020440
 8004c2c:	40020458 	.word	0x40020458
 8004c30:	40020470 	.word	0x40020470
 8004c34:	40020488 	.word	0x40020488
 8004c38:	400204a0 	.word	0x400204a0
 8004c3c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f003 0301 	and.w	r3, r3, #1
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d1c8      	bne.n	8004be0 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004c56:	697a      	ldr	r2, [r7, #20]
 8004c58:	4b83      	ldr	r3, [pc, #524]	@ (8004e68 <HAL_DMA_Init+0x420>)
 8004c5a:	4013      	ands	r3, r2
 8004c5c:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8004c66:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	691b      	ldr	r3, [r3, #16]
 8004c6c:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004c72:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	699b      	ldr	r3, [r3, #24]
 8004c78:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004c7e:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6a1b      	ldr	r3, [r3, #32]
 8004c84:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8004c86:	697a      	ldr	r2, [r7, #20]
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c90:	2b04      	cmp	r3, #4
 8004c92:	d107      	bne.n	8004ca4 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	697a      	ldr	r2, [r7, #20]
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8004ca4:	4b71      	ldr	r3, [pc, #452]	@ (8004e6c <HAL_DMA_Init+0x424>)
 8004ca6:	681a      	ldr	r2, [r3, #0]
 8004ca8:	4b71      	ldr	r3, [pc, #452]	@ (8004e70 <HAL_DMA_Init+0x428>)
 8004caa:	4013      	ands	r3, r2
 8004cac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004cb0:	d328      	bcc.n	8004d04 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	2b28      	cmp	r3, #40	@ 0x28
 8004cb8:	d903      	bls.n	8004cc2 <HAL_DMA_Init+0x27a>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	2b2e      	cmp	r3, #46	@ 0x2e
 8004cc0:	d917      	bls.n	8004cf2 <HAL_DMA_Init+0x2aa>
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	2b3e      	cmp	r3, #62	@ 0x3e
 8004cc8:	d903      	bls.n	8004cd2 <HAL_DMA_Init+0x28a>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	685b      	ldr	r3, [r3, #4]
 8004cce:	2b42      	cmp	r3, #66	@ 0x42
 8004cd0:	d90f      	bls.n	8004cf2 <HAL_DMA_Init+0x2aa>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	685b      	ldr	r3, [r3, #4]
 8004cd6:	2b46      	cmp	r3, #70	@ 0x46
 8004cd8:	d903      	bls.n	8004ce2 <HAL_DMA_Init+0x29a>
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	685b      	ldr	r3, [r3, #4]
 8004cde:	2b48      	cmp	r3, #72	@ 0x48
 8004ce0:	d907      	bls.n	8004cf2 <HAL_DMA_Init+0x2aa>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	2b4e      	cmp	r3, #78	@ 0x4e
 8004ce8:	d905      	bls.n	8004cf6 <HAL_DMA_Init+0x2ae>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	2b52      	cmp	r3, #82	@ 0x52
 8004cf0:	d801      	bhi.n	8004cf6 <HAL_DMA_Init+0x2ae>
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	e000      	b.n	8004cf8 <HAL_DMA_Init+0x2b0>
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d003      	beq.n	8004d04 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8004cfc:	697b      	ldr	r3, [r7, #20]
 8004cfe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004d02:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	697a      	ldr	r2, [r7, #20]
 8004d0a:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	695b      	ldr	r3, [r3, #20]
 8004d12:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	f023 0307 	bic.w	r3, r3, #7
 8004d1a:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d20:	697a      	ldr	r2, [r7, #20]
 8004d22:	4313      	orrs	r3, r2
 8004d24:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d2a:	2b04      	cmp	r3, #4
 8004d2c:	d117      	bne.n	8004d5e <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d32:	697a      	ldr	r2, [r7, #20]
 8004d34:	4313      	orrs	r3, r2
 8004d36:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d00e      	beq.n	8004d5e <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004d40:	6878      	ldr	r0, [r7, #4]
 8004d42:	f002 fce9 	bl	8007718 <DMA_CheckFifoParam>
 8004d46:	4603      	mov	r3, r0
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d008      	beq.n	8004d5e <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2240      	movs	r2, #64	@ 0x40
 8004d50:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2201      	movs	r2, #1
 8004d56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	e197      	b.n	800508e <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	697a      	ldr	r2, [r7, #20]
 8004d64:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004d66:	6878      	ldr	r0, [r7, #4]
 8004d68:	f002 fc24 	bl	80075b4 <DMA_CalcBaseAndBitshift>
 8004d6c:	4603      	mov	r3, r0
 8004d6e:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d74:	f003 031f 	and.w	r3, r3, #31
 8004d78:	223f      	movs	r2, #63	@ 0x3f
 8004d7a:	409a      	lsls	r2, r3
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	609a      	str	r2, [r3, #8]
 8004d80:	e0cd      	b.n	8004f1e <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4a3b      	ldr	r2, [pc, #236]	@ (8004e74 <HAL_DMA_Init+0x42c>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d022      	beq.n	8004dd2 <HAL_DMA_Init+0x38a>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a39      	ldr	r2, [pc, #228]	@ (8004e78 <HAL_DMA_Init+0x430>)
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d01d      	beq.n	8004dd2 <HAL_DMA_Init+0x38a>
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4a38      	ldr	r2, [pc, #224]	@ (8004e7c <HAL_DMA_Init+0x434>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d018      	beq.n	8004dd2 <HAL_DMA_Init+0x38a>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4a36      	ldr	r2, [pc, #216]	@ (8004e80 <HAL_DMA_Init+0x438>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d013      	beq.n	8004dd2 <HAL_DMA_Init+0x38a>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4a35      	ldr	r2, [pc, #212]	@ (8004e84 <HAL_DMA_Init+0x43c>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d00e      	beq.n	8004dd2 <HAL_DMA_Init+0x38a>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	4a33      	ldr	r2, [pc, #204]	@ (8004e88 <HAL_DMA_Init+0x440>)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d009      	beq.n	8004dd2 <HAL_DMA_Init+0x38a>
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	4a32      	ldr	r2, [pc, #200]	@ (8004e8c <HAL_DMA_Init+0x444>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d004      	beq.n	8004dd2 <HAL_DMA_Init+0x38a>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	4a30      	ldr	r2, [pc, #192]	@ (8004e90 <HAL_DMA_Init+0x448>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d101      	bne.n	8004dd6 <HAL_DMA_Init+0x38e>
 8004dd2:	2301      	movs	r3, #1
 8004dd4:	e000      	b.n	8004dd8 <HAL_DMA_Init+0x390>
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	f000 8097 	beq.w	8004f0c <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	4a24      	ldr	r2, [pc, #144]	@ (8004e74 <HAL_DMA_Init+0x42c>)
 8004de4:	4293      	cmp	r3, r2
 8004de6:	d021      	beq.n	8004e2c <HAL_DMA_Init+0x3e4>
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	4a22      	ldr	r2, [pc, #136]	@ (8004e78 <HAL_DMA_Init+0x430>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d01c      	beq.n	8004e2c <HAL_DMA_Init+0x3e4>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	4a21      	ldr	r2, [pc, #132]	@ (8004e7c <HAL_DMA_Init+0x434>)
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	d017      	beq.n	8004e2c <HAL_DMA_Init+0x3e4>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	4a1f      	ldr	r2, [pc, #124]	@ (8004e80 <HAL_DMA_Init+0x438>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d012      	beq.n	8004e2c <HAL_DMA_Init+0x3e4>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	4a1e      	ldr	r2, [pc, #120]	@ (8004e84 <HAL_DMA_Init+0x43c>)
 8004e0c:	4293      	cmp	r3, r2
 8004e0e:	d00d      	beq.n	8004e2c <HAL_DMA_Init+0x3e4>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	4a1c      	ldr	r2, [pc, #112]	@ (8004e88 <HAL_DMA_Init+0x440>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d008      	beq.n	8004e2c <HAL_DMA_Init+0x3e4>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	4a1b      	ldr	r2, [pc, #108]	@ (8004e8c <HAL_DMA_Init+0x444>)
 8004e20:	4293      	cmp	r3, r2
 8004e22:	d003      	beq.n	8004e2c <HAL_DMA_Init+0x3e4>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4a19      	ldr	r2, [pc, #100]	@ (8004e90 <HAL_DMA_Init+0x448>)
 8004e2a:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2202      	movs	r2, #2
 8004e30:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2200      	movs	r2, #0
 8004e38:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8004e44:	697a      	ldr	r2, [r7, #20]
 8004e46:	4b13      	ldr	r3, [pc, #76]	@ (8004e94 <HAL_DMA_Init+0x44c>)
 8004e48:	4013      	ands	r3, r2
 8004e4a:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	689b      	ldr	r3, [r3, #8]
 8004e50:	2b40      	cmp	r3, #64	@ 0x40
 8004e52:	d021      	beq.n	8004e98 <HAL_DMA_Init+0x450>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	689b      	ldr	r3, [r3, #8]
 8004e58:	2b80      	cmp	r3, #128	@ 0x80
 8004e5a:	d102      	bne.n	8004e62 <HAL_DMA_Init+0x41a>
 8004e5c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004e60:	e01b      	b.n	8004e9a <HAL_DMA_Init+0x452>
 8004e62:	2300      	movs	r3, #0
 8004e64:	e019      	b.n	8004e9a <HAL_DMA_Init+0x452>
 8004e66:	bf00      	nop
 8004e68:	fe10803f 	.word	0xfe10803f
 8004e6c:	5c001000 	.word	0x5c001000
 8004e70:	ffff0000 	.word	0xffff0000
 8004e74:	58025408 	.word	0x58025408
 8004e78:	5802541c 	.word	0x5802541c
 8004e7c:	58025430 	.word	0x58025430
 8004e80:	58025444 	.word	0x58025444
 8004e84:	58025458 	.word	0x58025458
 8004e88:	5802546c 	.word	0x5802546c
 8004e8c:	58025480 	.word	0x58025480
 8004e90:	58025494 	.word	0x58025494
 8004e94:	fffe000f 	.word	0xfffe000f
 8004e98:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8004e9a:	687a      	ldr	r2, [r7, #4]
 8004e9c:	68d2      	ldr	r2, [r2, #12]
 8004e9e:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004ea0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	691b      	ldr	r3, [r3, #16]
 8004ea6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8004ea8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	695b      	ldr	r3, [r3, #20]
 8004eae:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004eb0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	699b      	ldr	r3, [r3, #24]
 8004eb6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004eb8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	69db      	ldr	r3, [r3, #28]
 8004ebe:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004ec0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6a1b      	ldr	r3, [r3, #32]
 8004ec6:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004ec8:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004eca:	697a      	ldr	r2, [r7, #20]
 8004ecc:	4313      	orrs	r3, r2
 8004ece:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	697a      	ldr	r2, [r7, #20]
 8004ed6:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	461a      	mov	r2, r3
 8004ede:	4b6e      	ldr	r3, [pc, #440]	@ (8005098 <HAL_DMA_Init+0x650>)
 8004ee0:	4413      	add	r3, r2
 8004ee2:	4a6e      	ldr	r2, [pc, #440]	@ (800509c <HAL_DMA_Init+0x654>)
 8004ee4:	fba2 2303 	umull	r2, r3, r2, r3
 8004ee8:	091b      	lsrs	r3, r3, #4
 8004eea:	009a      	lsls	r2, r3, #2
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004ef0:	6878      	ldr	r0, [r7, #4]
 8004ef2:	f002 fb5f 	bl	80075b4 <DMA_CalcBaseAndBitshift>
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004efe:	f003 031f 	and.w	r3, r3, #31
 8004f02:	2201      	movs	r2, #1
 8004f04:	409a      	lsls	r2, r3
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	605a      	str	r2, [r3, #4]
 8004f0a:	e008      	b.n	8004f1e <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2240      	movs	r2, #64	@ 0x40
 8004f10:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2203      	movs	r2, #3
 8004f16:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	e0b7      	b.n	800508e <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	4a5f      	ldr	r2, [pc, #380]	@ (80050a0 <HAL_DMA_Init+0x658>)
 8004f24:	4293      	cmp	r3, r2
 8004f26:	d072      	beq.n	800500e <HAL_DMA_Init+0x5c6>
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4a5d      	ldr	r2, [pc, #372]	@ (80050a4 <HAL_DMA_Init+0x65c>)
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d06d      	beq.n	800500e <HAL_DMA_Init+0x5c6>
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4a5c      	ldr	r2, [pc, #368]	@ (80050a8 <HAL_DMA_Init+0x660>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d068      	beq.n	800500e <HAL_DMA_Init+0x5c6>
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4a5a      	ldr	r2, [pc, #360]	@ (80050ac <HAL_DMA_Init+0x664>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d063      	beq.n	800500e <HAL_DMA_Init+0x5c6>
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4a59      	ldr	r2, [pc, #356]	@ (80050b0 <HAL_DMA_Init+0x668>)
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d05e      	beq.n	800500e <HAL_DMA_Init+0x5c6>
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4a57      	ldr	r2, [pc, #348]	@ (80050b4 <HAL_DMA_Init+0x66c>)
 8004f56:	4293      	cmp	r3, r2
 8004f58:	d059      	beq.n	800500e <HAL_DMA_Init+0x5c6>
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	4a56      	ldr	r2, [pc, #344]	@ (80050b8 <HAL_DMA_Init+0x670>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d054      	beq.n	800500e <HAL_DMA_Init+0x5c6>
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4a54      	ldr	r2, [pc, #336]	@ (80050bc <HAL_DMA_Init+0x674>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d04f      	beq.n	800500e <HAL_DMA_Init+0x5c6>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4a53      	ldr	r2, [pc, #332]	@ (80050c0 <HAL_DMA_Init+0x678>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d04a      	beq.n	800500e <HAL_DMA_Init+0x5c6>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	4a51      	ldr	r2, [pc, #324]	@ (80050c4 <HAL_DMA_Init+0x67c>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d045      	beq.n	800500e <HAL_DMA_Init+0x5c6>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	4a50      	ldr	r2, [pc, #320]	@ (80050c8 <HAL_DMA_Init+0x680>)
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	d040      	beq.n	800500e <HAL_DMA_Init+0x5c6>
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4a4e      	ldr	r2, [pc, #312]	@ (80050cc <HAL_DMA_Init+0x684>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d03b      	beq.n	800500e <HAL_DMA_Init+0x5c6>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a4d      	ldr	r2, [pc, #308]	@ (80050d0 <HAL_DMA_Init+0x688>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d036      	beq.n	800500e <HAL_DMA_Init+0x5c6>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4a4b      	ldr	r2, [pc, #300]	@ (80050d4 <HAL_DMA_Init+0x68c>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d031      	beq.n	800500e <HAL_DMA_Init+0x5c6>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4a4a      	ldr	r2, [pc, #296]	@ (80050d8 <HAL_DMA_Init+0x690>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d02c      	beq.n	800500e <HAL_DMA_Init+0x5c6>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4a48      	ldr	r2, [pc, #288]	@ (80050dc <HAL_DMA_Init+0x694>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d027      	beq.n	800500e <HAL_DMA_Init+0x5c6>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4a47      	ldr	r2, [pc, #284]	@ (80050e0 <HAL_DMA_Init+0x698>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d022      	beq.n	800500e <HAL_DMA_Init+0x5c6>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a45      	ldr	r2, [pc, #276]	@ (80050e4 <HAL_DMA_Init+0x69c>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d01d      	beq.n	800500e <HAL_DMA_Init+0x5c6>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	4a44      	ldr	r2, [pc, #272]	@ (80050e8 <HAL_DMA_Init+0x6a0>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d018      	beq.n	800500e <HAL_DMA_Init+0x5c6>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a42      	ldr	r2, [pc, #264]	@ (80050ec <HAL_DMA_Init+0x6a4>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d013      	beq.n	800500e <HAL_DMA_Init+0x5c6>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	4a41      	ldr	r2, [pc, #260]	@ (80050f0 <HAL_DMA_Init+0x6a8>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d00e      	beq.n	800500e <HAL_DMA_Init+0x5c6>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4a3f      	ldr	r2, [pc, #252]	@ (80050f4 <HAL_DMA_Init+0x6ac>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d009      	beq.n	800500e <HAL_DMA_Init+0x5c6>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a3e      	ldr	r2, [pc, #248]	@ (80050f8 <HAL_DMA_Init+0x6b0>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d004      	beq.n	800500e <HAL_DMA_Init+0x5c6>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a3c      	ldr	r2, [pc, #240]	@ (80050fc <HAL_DMA_Init+0x6b4>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d101      	bne.n	8005012 <HAL_DMA_Init+0x5ca>
 800500e:	2301      	movs	r3, #1
 8005010:	e000      	b.n	8005014 <HAL_DMA_Init+0x5cc>
 8005012:	2300      	movs	r3, #0
 8005014:	2b00      	cmp	r3, #0
 8005016:	d032      	beq.n	800507e <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005018:	6878      	ldr	r0, [r7, #4]
 800501a:	f002 fbf9 	bl	8007810 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	689b      	ldr	r3, [r3, #8]
 8005022:	2b80      	cmp	r3, #128	@ 0x80
 8005024:	d102      	bne.n	800502c <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2200      	movs	r2, #0
 800502a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	685a      	ldr	r2, [r3, #4]
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005034:	b2d2      	uxtb	r2, r2
 8005036:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800503c:	687a      	ldr	r2, [r7, #4]
 800503e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005040:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d010      	beq.n	800506c <HAL_DMA_Init+0x624>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	2b08      	cmp	r3, #8
 8005050:	d80c      	bhi.n	800506c <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005052:	6878      	ldr	r0, [r7, #4]
 8005054:	f002 fc76 	bl	8007944 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800505c:	2200      	movs	r2, #0
 800505e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005064:	687a      	ldr	r2, [r7, #4]
 8005066:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005068:	605a      	str	r2, [r3, #4]
 800506a:	e008      	b.n	800507e <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2200      	movs	r2, #0
 8005070:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2200      	movs	r2, #0
 8005076:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2200      	movs	r2, #0
 800507c:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2200      	movs	r2, #0
 8005082:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2201      	movs	r2, #1
 8005088:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800508c:	2300      	movs	r3, #0
}
 800508e:	4618      	mov	r0, r3
 8005090:	3718      	adds	r7, #24
 8005092:	46bd      	mov	sp, r7
 8005094:	bd80      	pop	{r7, pc}
 8005096:	bf00      	nop
 8005098:	a7fdabf8 	.word	0xa7fdabf8
 800509c:	cccccccd 	.word	0xcccccccd
 80050a0:	40020010 	.word	0x40020010
 80050a4:	40020028 	.word	0x40020028
 80050a8:	40020040 	.word	0x40020040
 80050ac:	40020058 	.word	0x40020058
 80050b0:	40020070 	.word	0x40020070
 80050b4:	40020088 	.word	0x40020088
 80050b8:	400200a0 	.word	0x400200a0
 80050bc:	400200b8 	.word	0x400200b8
 80050c0:	40020410 	.word	0x40020410
 80050c4:	40020428 	.word	0x40020428
 80050c8:	40020440 	.word	0x40020440
 80050cc:	40020458 	.word	0x40020458
 80050d0:	40020470 	.word	0x40020470
 80050d4:	40020488 	.word	0x40020488
 80050d8:	400204a0 	.word	0x400204a0
 80050dc:	400204b8 	.word	0x400204b8
 80050e0:	58025408 	.word	0x58025408
 80050e4:	5802541c 	.word	0x5802541c
 80050e8:	58025430 	.word	0x58025430
 80050ec:	58025444 	.word	0x58025444
 80050f0:	58025458 	.word	0x58025458
 80050f4:	5802546c 	.word	0x5802546c
 80050f8:	58025480 	.word	0x58025480
 80050fc:	58025494 	.word	0x58025494

08005100 <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b084      	sub	sp, #16
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d101      	bne.n	8005112 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800510e:	2301      	movs	r3, #1
 8005110:	e1a8      	b.n	8005464 <HAL_DMA_DeInit+0x364>
  }

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	4a82      	ldr	r2, [pc, #520]	@ (8005320 <HAL_DMA_DeInit+0x220>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d04a      	beq.n	80051b2 <HAL_DMA_DeInit+0xb2>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4a80      	ldr	r2, [pc, #512]	@ (8005324 <HAL_DMA_DeInit+0x224>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d045      	beq.n	80051b2 <HAL_DMA_DeInit+0xb2>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	4a7f      	ldr	r2, [pc, #508]	@ (8005328 <HAL_DMA_DeInit+0x228>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d040      	beq.n	80051b2 <HAL_DMA_DeInit+0xb2>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a7d      	ldr	r2, [pc, #500]	@ (800532c <HAL_DMA_DeInit+0x22c>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d03b      	beq.n	80051b2 <HAL_DMA_DeInit+0xb2>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	4a7c      	ldr	r2, [pc, #496]	@ (8005330 <HAL_DMA_DeInit+0x230>)
 8005140:	4293      	cmp	r3, r2
 8005142:	d036      	beq.n	80051b2 <HAL_DMA_DeInit+0xb2>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a7a      	ldr	r2, [pc, #488]	@ (8005334 <HAL_DMA_DeInit+0x234>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d031      	beq.n	80051b2 <HAL_DMA_DeInit+0xb2>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4a79      	ldr	r2, [pc, #484]	@ (8005338 <HAL_DMA_DeInit+0x238>)
 8005154:	4293      	cmp	r3, r2
 8005156:	d02c      	beq.n	80051b2 <HAL_DMA_DeInit+0xb2>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	4a77      	ldr	r2, [pc, #476]	@ (800533c <HAL_DMA_DeInit+0x23c>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d027      	beq.n	80051b2 <HAL_DMA_DeInit+0xb2>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a76      	ldr	r2, [pc, #472]	@ (8005340 <HAL_DMA_DeInit+0x240>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d022      	beq.n	80051b2 <HAL_DMA_DeInit+0xb2>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4a74      	ldr	r2, [pc, #464]	@ (8005344 <HAL_DMA_DeInit+0x244>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d01d      	beq.n	80051b2 <HAL_DMA_DeInit+0xb2>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4a73      	ldr	r2, [pc, #460]	@ (8005348 <HAL_DMA_DeInit+0x248>)
 800517c:	4293      	cmp	r3, r2
 800517e:	d018      	beq.n	80051b2 <HAL_DMA_DeInit+0xb2>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a71      	ldr	r2, [pc, #452]	@ (800534c <HAL_DMA_DeInit+0x24c>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d013      	beq.n	80051b2 <HAL_DMA_DeInit+0xb2>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a70      	ldr	r2, [pc, #448]	@ (8005350 <HAL_DMA_DeInit+0x250>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d00e      	beq.n	80051b2 <HAL_DMA_DeInit+0xb2>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a6e      	ldr	r2, [pc, #440]	@ (8005354 <HAL_DMA_DeInit+0x254>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d009      	beq.n	80051b2 <HAL_DMA_DeInit+0xb2>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4a6d      	ldr	r2, [pc, #436]	@ (8005358 <HAL_DMA_DeInit+0x258>)
 80051a4:	4293      	cmp	r3, r2
 80051a6:	d004      	beq.n	80051b2 <HAL_DMA_DeInit+0xb2>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4a6b      	ldr	r2, [pc, #428]	@ (800535c <HAL_DMA_DeInit+0x25c>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d108      	bne.n	80051c4 <HAL_DMA_DeInit+0xc4>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	681a      	ldr	r2, [r3, #0]
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f022 0201 	bic.w	r2, r2, #1
 80051c0:	601a      	str	r2, [r3, #0]
 80051c2:	e007      	b.n	80051d4 <HAL_DMA_DeInit+0xd4>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	681a      	ldr	r2, [r3, #0]
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f022 0201 	bic.w	r2, r2, #1
 80051d2:	601a      	str	r2, [r3, #0]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4a51      	ldr	r2, [pc, #324]	@ (8005320 <HAL_DMA_DeInit+0x220>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d04a      	beq.n	8005274 <HAL_DMA_DeInit+0x174>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4a50      	ldr	r2, [pc, #320]	@ (8005324 <HAL_DMA_DeInit+0x224>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d045      	beq.n	8005274 <HAL_DMA_DeInit+0x174>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a4e      	ldr	r2, [pc, #312]	@ (8005328 <HAL_DMA_DeInit+0x228>)
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d040      	beq.n	8005274 <HAL_DMA_DeInit+0x174>
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	4a4d      	ldr	r2, [pc, #308]	@ (800532c <HAL_DMA_DeInit+0x22c>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d03b      	beq.n	8005274 <HAL_DMA_DeInit+0x174>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4a4b      	ldr	r2, [pc, #300]	@ (8005330 <HAL_DMA_DeInit+0x230>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d036      	beq.n	8005274 <HAL_DMA_DeInit+0x174>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	4a4a      	ldr	r2, [pc, #296]	@ (8005334 <HAL_DMA_DeInit+0x234>)
 800520c:	4293      	cmp	r3, r2
 800520e:	d031      	beq.n	8005274 <HAL_DMA_DeInit+0x174>
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4a48      	ldr	r2, [pc, #288]	@ (8005338 <HAL_DMA_DeInit+0x238>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d02c      	beq.n	8005274 <HAL_DMA_DeInit+0x174>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	4a47      	ldr	r2, [pc, #284]	@ (800533c <HAL_DMA_DeInit+0x23c>)
 8005220:	4293      	cmp	r3, r2
 8005222:	d027      	beq.n	8005274 <HAL_DMA_DeInit+0x174>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	4a45      	ldr	r2, [pc, #276]	@ (8005340 <HAL_DMA_DeInit+0x240>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d022      	beq.n	8005274 <HAL_DMA_DeInit+0x174>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	4a44      	ldr	r2, [pc, #272]	@ (8005344 <HAL_DMA_DeInit+0x244>)
 8005234:	4293      	cmp	r3, r2
 8005236:	d01d      	beq.n	8005274 <HAL_DMA_DeInit+0x174>
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	4a42      	ldr	r2, [pc, #264]	@ (8005348 <HAL_DMA_DeInit+0x248>)
 800523e:	4293      	cmp	r3, r2
 8005240:	d018      	beq.n	8005274 <HAL_DMA_DeInit+0x174>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4a41      	ldr	r2, [pc, #260]	@ (800534c <HAL_DMA_DeInit+0x24c>)
 8005248:	4293      	cmp	r3, r2
 800524a:	d013      	beq.n	8005274 <HAL_DMA_DeInit+0x174>
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	4a3f      	ldr	r2, [pc, #252]	@ (8005350 <HAL_DMA_DeInit+0x250>)
 8005252:	4293      	cmp	r3, r2
 8005254:	d00e      	beq.n	8005274 <HAL_DMA_DeInit+0x174>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	4a3e      	ldr	r2, [pc, #248]	@ (8005354 <HAL_DMA_DeInit+0x254>)
 800525c:	4293      	cmp	r3, r2
 800525e:	d009      	beq.n	8005274 <HAL_DMA_DeInit+0x174>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	4a3c      	ldr	r2, [pc, #240]	@ (8005358 <HAL_DMA_DeInit+0x258>)
 8005266:	4293      	cmp	r3, r2
 8005268:	d004      	beq.n	8005274 <HAL_DMA_DeInit+0x174>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	4a3b      	ldr	r2, [pc, #236]	@ (800535c <HAL_DMA_DeInit+0x25c>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d101      	bne.n	8005278 <HAL_DMA_DeInit+0x178>
 8005274:	2301      	movs	r3, #1
 8005276:	e000      	b.n	800527a <HAL_DMA_DeInit+0x17a>
 8005278:	2300      	movs	r3, #0
 800527a:	2b00      	cmp	r3, #0
 800527c:	d025      	beq.n	80052ca <HAL_DMA_DeInit+0x1ca>
  {
    /* Reset DMA Streamx control register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR   = 0U;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	2200      	movs	r2, #0
 8005284:	601a      	str	r2, [r3, #0]

    /* Reset DMA Streamx number of data to transfer register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->NDTR = 0U;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	2200      	movs	r2, #0
 800528c:	605a      	str	r2, [r3, #4]

    /* Reset DMA Streamx peripheral address register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->PAR  = 0U;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	2200      	movs	r2, #0
 8005294:	609a      	str	r2, [r3, #8]

    /* Reset DMA Streamx memory 0 address register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = 0U;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	2200      	movs	r2, #0
 800529c:	60da      	str	r2, [r3, #12]

    /* Reset DMA Streamx memory 1 address register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->M1AR = 0U;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	2200      	movs	r2, #0
 80052a4:	611a      	str	r2, [r3, #16]

    /* Reset DMA Streamx FIFO control register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR  = (uint32_t)0x00000021U;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	2221      	movs	r2, #33	@ 0x21
 80052ac:	615a      	str	r2, [r3, #20]

    /* Get DMA steam Base Address */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80052ae:	6878      	ldr	r0, [r7, #4]
 80052b0:	f002 f980 	bl	80075b4 <DMA_CalcBaseAndBitshift>
 80052b4:	4603      	mov	r3, r0
 80052b6:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052bc:	f003 031f 	and.w	r3, r3, #31
 80052c0:	223f      	movs	r2, #63	@ 0x3f
 80052c2:	409a      	lsls	r2, r3
 80052c4:	68bb      	ldr	r3, [r7, #8]
 80052c6:	609a      	str	r2, [r3, #8]
 80052c8:	e081      	b.n	80053ce <HAL_DMA_DeInit+0x2ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a24      	ldr	r2, [pc, #144]	@ (8005360 <HAL_DMA_DeInit+0x260>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d022      	beq.n	800531a <HAL_DMA_DeInit+0x21a>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a22      	ldr	r2, [pc, #136]	@ (8005364 <HAL_DMA_DeInit+0x264>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d01d      	beq.n	800531a <HAL_DMA_DeInit+0x21a>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a21      	ldr	r2, [pc, #132]	@ (8005368 <HAL_DMA_DeInit+0x268>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d018      	beq.n	800531a <HAL_DMA_DeInit+0x21a>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4a1f      	ldr	r2, [pc, #124]	@ (800536c <HAL_DMA_DeInit+0x26c>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d013      	beq.n	800531a <HAL_DMA_DeInit+0x21a>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	4a1e      	ldr	r2, [pc, #120]	@ (8005370 <HAL_DMA_DeInit+0x270>)
 80052f8:	4293      	cmp	r3, r2
 80052fa:	d00e      	beq.n	800531a <HAL_DMA_DeInit+0x21a>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4a1c      	ldr	r2, [pc, #112]	@ (8005374 <HAL_DMA_DeInit+0x274>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d009      	beq.n	800531a <HAL_DMA_DeInit+0x21a>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4a1b      	ldr	r2, [pc, #108]	@ (8005378 <HAL_DMA_DeInit+0x278>)
 800530c:	4293      	cmp	r3, r2
 800530e:	d004      	beq.n	800531a <HAL_DMA_DeInit+0x21a>
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	4a19      	ldr	r2, [pc, #100]	@ (800537c <HAL_DMA_DeInit+0x27c>)
 8005316:	4293      	cmp	r3, r2
 8005318:	d132      	bne.n	8005380 <HAL_DMA_DeInit+0x280>
 800531a:	2301      	movs	r3, #1
 800531c:	e031      	b.n	8005382 <HAL_DMA_DeInit+0x282>
 800531e:	bf00      	nop
 8005320:	40020010 	.word	0x40020010
 8005324:	40020028 	.word	0x40020028
 8005328:	40020040 	.word	0x40020040
 800532c:	40020058 	.word	0x40020058
 8005330:	40020070 	.word	0x40020070
 8005334:	40020088 	.word	0x40020088
 8005338:	400200a0 	.word	0x400200a0
 800533c:	400200b8 	.word	0x400200b8
 8005340:	40020410 	.word	0x40020410
 8005344:	40020428 	.word	0x40020428
 8005348:	40020440 	.word	0x40020440
 800534c:	40020458 	.word	0x40020458
 8005350:	40020470 	.word	0x40020470
 8005354:	40020488 	.word	0x40020488
 8005358:	400204a0 	.word	0x400204a0
 800535c:	400204b8 	.word	0x400204b8
 8005360:	58025408 	.word	0x58025408
 8005364:	5802541c 	.word	0x5802541c
 8005368:	58025430 	.word	0x58025430
 800536c:	58025444 	.word	0x58025444
 8005370:	58025458 	.word	0x58025458
 8005374:	5802546c 	.word	0x5802546c
 8005378:	58025480 	.word	0x58025480
 800537c:	58025494 	.word	0x58025494
 8005380:	2300      	movs	r3, #0
 8005382:	2b00      	cmp	r3, #0
 8005384:	d021      	beq.n	80053ca <HAL_DMA_DeInit+0x2ca>
  {
    /* Reset DMA Channel control register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR  = 0U;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	2200      	movs	r2, #0
 800538c:	601a      	str	r2, [r3, #0]

    /* Reset DMA Channel Number of Data to Transfer register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = 0U;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	2200      	movs	r2, #0
 8005394:	605a      	str	r2, [r3, #4]

    /* Reset DMA Channel peripheral address register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR  = 0U;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	2200      	movs	r2, #0
 800539c:	609a      	str	r2, [r3, #8]

    /* Reset DMA Channel memory 0 address register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = 0U;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	2200      	movs	r2, #0
 80053a4:	60da      	str	r2, [r3, #12]

    /* Reset DMA Channel memory 1 address register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CM1AR = 0U;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	2200      	movs	r2, #0
 80053ac:	611a      	str	r2, [r3, #16]

    /* Get DMA steam Base Address */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80053ae:	6878      	ldr	r0, [r7, #4]
 80053b0:	f002 f900 	bl	80075b4 <DMA_CalcBaseAndBitshift>
 80053b4:	4603      	mov	r3, r0
 80053b6:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags at correct offset within the register */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053bc:	f003 031f 	and.w	r3, r3, #31
 80053c0:	2201      	movs	r2, #1
 80053c2:	409a      	lsls	r2, r3
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	605a      	str	r2, [r3, #4]
 80053c8:	e001      	b.n	80053ce <HAL_DMA_DeInit+0x2ce>
  }
  else
  {
    /* Return error status */
    return HAL_ERROR;
 80053ca:	2301      	movs	r3, #1
 80053cc:	e04a      	b.n	8005464 <HAL_DMA_DeInit+0x364>
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
#endif /* BDMA1 */
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80053ce:	6878      	ldr	r0, [r7, #4]
 80053d0:	f002 fa1e 	bl	8007810 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->DMAmuxChannel != 0U)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d008      	beq.n	80053ee <HAL_DMA_DeInit+0x2ee>
    {
      /* Resett he DMAMUX channel that corresponds to the DMA stream */
      hdma->DMAmuxChannel->CCR = 0U;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053e0:	2200      	movs	r2, #0
 80053e2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80053e8:	687a      	ldr	r2, [r7, #4]
 80053ea:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80053ec:	605a      	str	r2, [r3, #4]
    }

    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d00f      	beq.n	8005416 <HAL_DMA_DeInit+0x316>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	685b      	ldr	r3, [r3, #4]
 80053fa:	2b08      	cmp	r3, #8
 80053fc:	d80b      	bhi.n	8005416 <HAL_DMA_DeInit+0x316>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80053fe:	6878      	ldr	r0, [r7, #4]
 8005400:	f002 faa0 	bl	8007944 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005408:	2200      	movs	r2, #0
 800540a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005410:	687a      	ldr	r2, [r7, #4]
 8005412:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005414:	605a      	str	r2, [r3, #4]
    }

    hdma->DMAmuxRequestGen = 0U;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2200      	movs	r2, #0
 800541a:	66da      	str	r2, [r3, #108]	@ 0x6c
    hdma->DMAmuxRequestGenStatus = 0U;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2200      	movs	r2, #0
 8005420:	671a      	str	r2, [r3, #112]	@ 0x70
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2200      	movs	r2, #0
 8005426:	675a      	str	r2, [r3, #116]	@ 0x74
  }


  /* Clean callbacks */
  hdma->XferCpltCallback       = NULL;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2200      	movs	r2, #0
 800542c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback   = NULL;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2200      	movs	r2, #0
 8005432:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback     = NULL;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2200      	movs	r2, #0
 8005438:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2200      	movs	r2, #0
 800543e:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback      = NULL;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2200      	movs	r2, #0
 8005444:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback      = NULL;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2200      	movs	r2, #0
 800544a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2200      	movs	r2, #0
 8005450:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2200      	movs	r2, #0
 8005456:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2200      	movs	r2, #0
 800545e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005462:	2300      	movs	r3, #0
}
 8005464:	4618      	mov	r0, r3
 8005466:	3710      	adds	r7, #16
 8005468:	46bd      	mov	sp, r7
 800546a:	bd80      	pop	{r7, pc}

0800546c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b086      	sub	sp, #24
 8005470:	af00      	add	r7, sp, #0
 8005472:	60f8      	str	r0, [r7, #12]
 8005474:	60b9      	str	r1, [r7, #8]
 8005476:	607a      	str	r2, [r7, #4]
 8005478:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800547a:	2300      	movs	r3, #0
 800547c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d101      	bne.n	8005488 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8005484:	2301      	movs	r3, #1
 8005486:	e226      	b.n	80058d6 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800548e:	2b01      	cmp	r3, #1
 8005490:	d101      	bne.n	8005496 <HAL_DMA_Start_IT+0x2a>
 8005492:	2302      	movs	r3, #2
 8005494:	e21f      	b.n	80058d6 <HAL_DMA_Start_IT+0x46a>
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	2201      	movs	r2, #1
 800549a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80054a4:	b2db      	uxtb	r3, r3
 80054a6:	2b01      	cmp	r3, #1
 80054a8:	f040 820a 	bne.w	80058c0 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	2202      	movs	r2, #2
 80054b0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	2200      	movs	r2, #0
 80054b8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	4a68      	ldr	r2, [pc, #416]	@ (8005660 <HAL_DMA_Start_IT+0x1f4>)
 80054c0:	4293      	cmp	r3, r2
 80054c2:	d04a      	beq.n	800555a <HAL_DMA_Start_IT+0xee>
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4a66      	ldr	r2, [pc, #408]	@ (8005664 <HAL_DMA_Start_IT+0x1f8>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d045      	beq.n	800555a <HAL_DMA_Start_IT+0xee>
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	4a65      	ldr	r2, [pc, #404]	@ (8005668 <HAL_DMA_Start_IT+0x1fc>)
 80054d4:	4293      	cmp	r3, r2
 80054d6:	d040      	beq.n	800555a <HAL_DMA_Start_IT+0xee>
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	4a63      	ldr	r2, [pc, #396]	@ (800566c <HAL_DMA_Start_IT+0x200>)
 80054de:	4293      	cmp	r3, r2
 80054e0:	d03b      	beq.n	800555a <HAL_DMA_Start_IT+0xee>
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4a62      	ldr	r2, [pc, #392]	@ (8005670 <HAL_DMA_Start_IT+0x204>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d036      	beq.n	800555a <HAL_DMA_Start_IT+0xee>
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	4a60      	ldr	r2, [pc, #384]	@ (8005674 <HAL_DMA_Start_IT+0x208>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d031      	beq.n	800555a <HAL_DMA_Start_IT+0xee>
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4a5f      	ldr	r2, [pc, #380]	@ (8005678 <HAL_DMA_Start_IT+0x20c>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d02c      	beq.n	800555a <HAL_DMA_Start_IT+0xee>
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4a5d      	ldr	r2, [pc, #372]	@ (800567c <HAL_DMA_Start_IT+0x210>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d027      	beq.n	800555a <HAL_DMA_Start_IT+0xee>
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	4a5c      	ldr	r2, [pc, #368]	@ (8005680 <HAL_DMA_Start_IT+0x214>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d022      	beq.n	800555a <HAL_DMA_Start_IT+0xee>
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	4a5a      	ldr	r2, [pc, #360]	@ (8005684 <HAL_DMA_Start_IT+0x218>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d01d      	beq.n	800555a <HAL_DMA_Start_IT+0xee>
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	4a59      	ldr	r2, [pc, #356]	@ (8005688 <HAL_DMA_Start_IT+0x21c>)
 8005524:	4293      	cmp	r3, r2
 8005526:	d018      	beq.n	800555a <HAL_DMA_Start_IT+0xee>
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	4a57      	ldr	r2, [pc, #348]	@ (800568c <HAL_DMA_Start_IT+0x220>)
 800552e:	4293      	cmp	r3, r2
 8005530:	d013      	beq.n	800555a <HAL_DMA_Start_IT+0xee>
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	4a56      	ldr	r2, [pc, #344]	@ (8005690 <HAL_DMA_Start_IT+0x224>)
 8005538:	4293      	cmp	r3, r2
 800553a:	d00e      	beq.n	800555a <HAL_DMA_Start_IT+0xee>
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	4a54      	ldr	r2, [pc, #336]	@ (8005694 <HAL_DMA_Start_IT+0x228>)
 8005542:	4293      	cmp	r3, r2
 8005544:	d009      	beq.n	800555a <HAL_DMA_Start_IT+0xee>
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	4a53      	ldr	r2, [pc, #332]	@ (8005698 <HAL_DMA_Start_IT+0x22c>)
 800554c:	4293      	cmp	r3, r2
 800554e:	d004      	beq.n	800555a <HAL_DMA_Start_IT+0xee>
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	4a51      	ldr	r2, [pc, #324]	@ (800569c <HAL_DMA_Start_IT+0x230>)
 8005556:	4293      	cmp	r3, r2
 8005558:	d108      	bne.n	800556c <HAL_DMA_Start_IT+0x100>
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	681a      	ldr	r2, [r3, #0]
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f022 0201 	bic.w	r2, r2, #1
 8005568:	601a      	str	r2, [r3, #0]
 800556a:	e007      	b.n	800557c <HAL_DMA_Start_IT+0x110>
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	681a      	ldr	r2, [r3, #0]
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f022 0201 	bic.w	r2, r2, #1
 800557a:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	687a      	ldr	r2, [r7, #4]
 8005580:	68b9      	ldr	r1, [r7, #8]
 8005582:	68f8      	ldr	r0, [r7, #12]
 8005584:	f001 fe6a 	bl	800725c <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	4a34      	ldr	r2, [pc, #208]	@ (8005660 <HAL_DMA_Start_IT+0x1f4>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d04a      	beq.n	8005628 <HAL_DMA_Start_IT+0x1bc>
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	4a33      	ldr	r2, [pc, #204]	@ (8005664 <HAL_DMA_Start_IT+0x1f8>)
 8005598:	4293      	cmp	r3, r2
 800559a:	d045      	beq.n	8005628 <HAL_DMA_Start_IT+0x1bc>
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	4a31      	ldr	r2, [pc, #196]	@ (8005668 <HAL_DMA_Start_IT+0x1fc>)
 80055a2:	4293      	cmp	r3, r2
 80055a4:	d040      	beq.n	8005628 <HAL_DMA_Start_IT+0x1bc>
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	4a30      	ldr	r2, [pc, #192]	@ (800566c <HAL_DMA_Start_IT+0x200>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d03b      	beq.n	8005628 <HAL_DMA_Start_IT+0x1bc>
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	4a2e      	ldr	r2, [pc, #184]	@ (8005670 <HAL_DMA_Start_IT+0x204>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d036      	beq.n	8005628 <HAL_DMA_Start_IT+0x1bc>
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	4a2d      	ldr	r2, [pc, #180]	@ (8005674 <HAL_DMA_Start_IT+0x208>)
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d031      	beq.n	8005628 <HAL_DMA_Start_IT+0x1bc>
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	4a2b      	ldr	r2, [pc, #172]	@ (8005678 <HAL_DMA_Start_IT+0x20c>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d02c      	beq.n	8005628 <HAL_DMA_Start_IT+0x1bc>
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	4a2a      	ldr	r2, [pc, #168]	@ (800567c <HAL_DMA_Start_IT+0x210>)
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d027      	beq.n	8005628 <HAL_DMA_Start_IT+0x1bc>
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a28      	ldr	r2, [pc, #160]	@ (8005680 <HAL_DMA_Start_IT+0x214>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d022      	beq.n	8005628 <HAL_DMA_Start_IT+0x1bc>
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	4a27      	ldr	r2, [pc, #156]	@ (8005684 <HAL_DMA_Start_IT+0x218>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d01d      	beq.n	8005628 <HAL_DMA_Start_IT+0x1bc>
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4a25      	ldr	r2, [pc, #148]	@ (8005688 <HAL_DMA_Start_IT+0x21c>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d018      	beq.n	8005628 <HAL_DMA_Start_IT+0x1bc>
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	4a24      	ldr	r2, [pc, #144]	@ (800568c <HAL_DMA_Start_IT+0x220>)
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d013      	beq.n	8005628 <HAL_DMA_Start_IT+0x1bc>
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4a22      	ldr	r2, [pc, #136]	@ (8005690 <HAL_DMA_Start_IT+0x224>)
 8005606:	4293      	cmp	r3, r2
 8005608:	d00e      	beq.n	8005628 <HAL_DMA_Start_IT+0x1bc>
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4a21      	ldr	r2, [pc, #132]	@ (8005694 <HAL_DMA_Start_IT+0x228>)
 8005610:	4293      	cmp	r3, r2
 8005612:	d009      	beq.n	8005628 <HAL_DMA_Start_IT+0x1bc>
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	4a1f      	ldr	r2, [pc, #124]	@ (8005698 <HAL_DMA_Start_IT+0x22c>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d004      	beq.n	8005628 <HAL_DMA_Start_IT+0x1bc>
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	4a1e      	ldr	r2, [pc, #120]	@ (800569c <HAL_DMA_Start_IT+0x230>)
 8005624:	4293      	cmp	r3, r2
 8005626:	d101      	bne.n	800562c <HAL_DMA_Start_IT+0x1c0>
 8005628:	2301      	movs	r3, #1
 800562a:	e000      	b.n	800562e <HAL_DMA_Start_IT+0x1c2>
 800562c:	2300      	movs	r3, #0
 800562e:	2b00      	cmp	r3, #0
 8005630:	d036      	beq.n	80056a0 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f023 021e 	bic.w	r2, r3, #30
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f042 0216 	orr.w	r2, r2, #22
 8005644:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800564a:	2b00      	cmp	r3, #0
 800564c:	d03e      	beq.n	80056cc <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	681a      	ldr	r2, [r3, #0]
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f042 0208 	orr.w	r2, r2, #8
 800565c:	601a      	str	r2, [r3, #0]
 800565e:	e035      	b.n	80056cc <HAL_DMA_Start_IT+0x260>
 8005660:	40020010 	.word	0x40020010
 8005664:	40020028 	.word	0x40020028
 8005668:	40020040 	.word	0x40020040
 800566c:	40020058 	.word	0x40020058
 8005670:	40020070 	.word	0x40020070
 8005674:	40020088 	.word	0x40020088
 8005678:	400200a0 	.word	0x400200a0
 800567c:	400200b8 	.word	0x400200b8
 8005680:	40020410 	.word	0x40020410
 8005684:	40020428 	.word	0x40020428
 8005688:	40020440 	.word	0x40020440
 800568c:	40020458 	.word	0x40020458
 8005690:	40020470 	.word	0x40020470
 8005694:	40020488 	.word	0x40020488
 8005698:	400204a0 	.word	0x400204a0
 800569c:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f023 020e 	bic.w	r2, r3, #14
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f042 020a 	orr.w	r2, r2, #10
 80056b2:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d007      	beq.n	80056cc <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	681a      	ldr	r2, [r3, #0]
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f042 0204 	orr.w	r2, r2, #4
 80056ca:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4a83      	ldr	r2, [pc, #524]	@ (80058e0 <HAL_DMA_Start_IT+0x474>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d072      	beq.n	80057bc <HAL_DMA_Start_IT+0x350>
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	4a82      	ldr	r2, [pc, #520]	@ (80058e4 <HAL_DMA_Start_IT+0x478>)
 80056dc:	4293      	cmp	r3, r2
 80056de:	d06d      	beq.n	80057bc <HAL_DMA_Start_IT+0x350>
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4a80      	ldr	r2, [pc, #512]	@ (80058e8 <HAL_DMA_Start_IT+0x47c>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d068      	beq.n	80057bc <HAL_DMA_Start_IT+0x350>
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	4a7f      	ldr	r2, [pc, #508]	@ (80058ec <HAL_DMA_Start_IT+0x480>)
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d063      	beq.n	80057bc <HAL_DMA_Start_IT+0x350>
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4a7d      	ldr	r2, [pc, #500]	@ (80058f0 <HAL_DMA_Start_IT+0x484>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d05e      	beq.n	80057bc <HAL_DMA_Start_IT+0x350>
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	4a7c      	ldr	r2, [pc, #496]	@ (80058f4 <HAL_DMA_Start_IT+0x488>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d059      	beq.n	80057bc <HAL_DMA_Start_IT+0x350>
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	4a7a      	ldr	r2, [pc, #488]	@ (80058f8 <HAL_DMA_Start_IT+0x48c>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d054      	beq.n	80057bc <HAL_DMA_Start_IT+0x350>
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4a79      	ldr	r2, [pc, #484]	@ (80058fc <HAL_DMA_Start_IT+0x490>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d04f      	beq.n	80057bc <HAL_DMA_Start_IT+0x350>
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	4a77      	ldr	r2, [pc, #476]	@ (8005900 <HAL_DMA_Start_IT+0x494>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d04a      	beq.n	80057bc <HAL_DMA_Start_IT+0x350>
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4a76      	ldr	r2, [pc, #472]	@ (8005904 <HAL_DMA_Start_IT+0x498>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d045      	beq.n	80057bc <HAL_DMA_Start_IT+0x350>
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4a74      	ldr	r2, [pc, #464]	@ (8005908 <HAL_DMA_Start_IT+0x49c>)
 8005736:	4293      	cmp	r3, r2
 8005738:	d040      	beq.n	80057bc <HAL_DMA_Start_IT+0x350>
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4a73      	ldr	r2, [pc, #460]	@ (800590c <HAL_DMA_Start_IT+0x4a0>)
 8005740:	4293      	cmp	r3, r2
 8005742:	d03b      	beq.n	80057bc <HAL_DMA_Start_IT+0x350>
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	4a71      	ldr	r2, [pc, #452]	@ (8005910 <HAL_DMA_Start_IT+0x4a4>)
 800574a:	4293      	cmp	r3, r2
 800574c:	d036      	beq.n	80057bc <HAL_DMA_Start_IT+0x350>
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	4a70      	ldr	r2, [pc, #448]	@ (8005914 <HAL_DMA_Start_IT+0x4a8>)
 8005754:	4293      	cmp	r3, r2
 8005756:	d031      	beq.n	80057bc <HAL_DMA_Start_IT+0x350>
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a6e      	ldr	r2, [pc, #440]	@ (8005918 <HAL_DMA_Start_IT+0x4ac>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d02c      	beq.n	80057bc <HAL_DMA_Start_IT+0x350>
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	4a6d      	ldr	r2, [pc, #436]	@ (800591c <HAL_DMA_Start_IT+0x4b0>)
 8005768:	4293      	cmp	r3, r2
 800576a:	d027      	beq.n	80057bc <HAL_DMA_Start_IT+0x350>
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	4a6b      	ldr	r2, [pc, #428]	@ (8005920 <HAL_DMA_Start_IT+0x4b4>)
 8005772:	4293      	cmp	r3, r2
 8005774:	d022      	beq.n	80057bc <HAL_DMA_Start_IT+0x350>
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	4a6a      	ldr	r2, [pc, #424]	@ (8005924 <HAL_DMA_Start_IT+0x4b8>)
 800577c:	4293      	cmp	r3, r2
 800577e:	d01d      	beq.n	80057bc <HAL_DMA_Start_IT+0x350>
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	4a68      	ldr	r2, [pc, #416]	@ (8005928 <HAL_DMA_Start_IT+0x4bc>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d018      	beq.n	80057bc <HAL_DMA_Start_IT+0x350>
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	4a67      	ldr	r2, [pc, #412]	@ (800592c <HAL_DMA_Start_IT+0x4c0>)
 8005790:	4293      	cmp	r3, r2
 8005792:	d013      	beq.n	80057bc <HAL_DMA_Start_IT+0x350>
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	4a65      	ldr	r2, [pc, #404]	@ (8005930 <HAL_DMA_Start_IT+0x4c4>)
 800579a:	4293      	cmp	r3, r2
 800579c:	d00e      	beq.n	80057bc <HAL_DMA_Start_IT+0x350>
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	4a64      	ldr	r2, [pc, #400]	@ (8005934 <HAL_DMA_Start_IT+0x4c8>)
 80057a4:	4293      	cmp	r3, r2
 80057a6:	d009      	beq.n	80057bc <HAL_DMA_Start_IT+0x350>
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	4a62      	ldr	r2, [pc, #392]	@ (8005938 <HAL_DMA_Start_IT+0x4cc>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d004      	beq.n	80057bc <HAL_DMA_Start_IT+0x350>
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	4a61      	ldr	r2, [pc, #388]	@ (800593c <HAL_DMA_Start_IT+0x4d0>)
 80057b8:	4293      	cmp	r3, r2
 80057ba:	d101      	bne.n	80057c0 <HAL_DMA_Start_IT+0x354>
 80057bc:	2301      	movs	r3, #1
 80057be:	e000      	b.n	80057c2 <HAL_DMA_Start_IT+0x356>
 80057c0:	2300      	movs	r3, #0
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d01a      	beq.n	80057fc <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d007      	beq.n	80057e4 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057d8:	681a      	ldr	r2, [r3, #0]
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057de:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80057e2:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d007      	beq.n	80057fc <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80057f0:	681a      	ldr	r2, [r3, #0]
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80057f6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80057fa:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	4a37      	ldr	r2, [pc, #220]	@ (80058e0 <HAL_DMA_Start_IT+0x474>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d04a      	beq.n	800589c <HAL_DMA_Start_IT+0x430>
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	4a36      	ldr	r2, [pc, #216]	@ (80058e4 <HAL_DMA_Start_IT+0x478>)
 800580c:	4293      	cmp	r3, r2
 800580e:	d045      	beq.n	800589c <HAL_DMA_Start_IT+0x430>
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a34      	ldr	r2, [pc, #208]	@ (80058e8 <HAL_DMA_Start_IT+0x47c>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d040      	beq.n	800589c <HAL_DMA_Start_IT+0x430>
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	4a33      	ldr	r2, [pc, #204]	@ (80058ec <HAL_DMA_Start_IT+0x480>)
 8005820:	4293      	cmp	r3, r2
 8005822:	d03b      	beq.n	800589c <HAL_DMA_Start_IT+0x430>
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	4a31      	ldr	r2, [pc, #196]	@ (80058f0 <HAL_DMA_Start_IT+0x484>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d036      	beq.n	800589c <HAL_DMA_Start_IT+0x430>
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	4a30      	ldr	r2, [pc, #192]	@ (80058f4 <HAL_DMA_Start_IT+0x488>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d031      	beq.n	800589c <HAL_DMA_Start_IT+0x430>
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4a2e      	ldr	r2, [pc, #184]	@ (80058f8 <HAL_DMA_Start_IT+0x48c>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d02c      	beq.n	800589c <HAL_DMA_Start_IT+0x430>
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	4a2d      	ldr	r2, [pc, #180]	@ (80058fc <HAL_DMA_Start_IT+0x490>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d027      	beq.n	800589c <HAL_DMA_Start_IT+0x430>
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	4a2b      	ldr	r2, [pc, #172]	@ (8005900 <HAL_DMA_Start_IT+0x494>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d022      	beq.n	800589c <HAL_DMA_Start_IT+0x430>
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4a2a      	ldr	r2, [pc, #168]	@ (8005904 <HAL_DMA_Start_IT+0x498>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d01d      	beq.n	800589c <HAL_DMA_Start_IT+0x430>
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	4a28      	ldr	r2, [pc, #160]	@ (8005908 <HAL_DMA_Start_IT+0x49c>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d018      	beq.n	800589c <HAL_DMA_Start_IT+0x430>
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	4a27      	ldr	r2, [pc, #156]	@ (800590c <HAL_DMA_Start_IT+0x4a0>)
 8005870:	4293      	cmp	r3, r2
 8005872:	d013      	beq.n	800589c <HAL_DMA_Start_IT+0x430>
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4a25      	ldr	r2, [pc, #148]	@ (8005910 <HAL_DMA_Start_IT+0x4a4>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d00e      	beq.n	800589c <HAL_DMA_Start_IT+0x430>
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	4a24      	ldr	r2, [pc, #144]	@ (8005914 <HAL_DMA_Start_IT+0x4a8>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d009      	beq.n	800589c <HAL_DMA_Start_IT+0x430>
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	4a22      	ldr	r2, [pc, #136]	@ (8005918 <HAL_DMA_Start_IT+0x4ac>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d004      	beq.n	800589c <HAL_DMA_Start_IT+0x430>
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	4a21      	ldr	r2, [pc, #132]	@ (800591c <HAL_DMA_Start_IT+0x4b0>)
 8005898:	4293      	cmp	r3, r2
 800589a:	d108      	bne.n	80058ae <HAL_DMA_Start_IT+0x442>
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	681a      	ldr	r2, [r3, #0]
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f042 0201 	orr.w	r2, r2, #1
 80058aa:	601a      	str	r2, [r3, #0]
 80058ac:	e012      	b.n	80058d4 <HAL_DMA_Start_IT+0x468>
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	681a      	ldr	r2, [r3, #0]
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f042 0201 	orr.w	r2, r2, #1
 80058bc:	601a      	str	r2, [r3, #0]
 80058be:	e009      	b.n	80058d4 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80058c6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	2200      	movs	r2, #0
 80058cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 80058d0:	2301      	movs	r3, #1
 80058d2:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80058d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80058d6:	4618      	mov	r0, r3
 80058d8:	3718      	adds	r7, #24
 80058da:	46bd      	mov	sp, r7
 80058dc:	bd80      	pop	{r7, pc}
 80058de:	bf00      	nop
 80058e0:	40020010 	.word	0x40020010
 80058e4:	40020028 	.word	0x40020028
 80058e8:	40020040 	.word	0x40020040
 80058ec:	40020058 	.word	0x40020058
 80058f0:	40020070 	.word	0x40020070
 80058f4:	40020088 	.word	0x40020088
 80058f8:	400200a0 	.word	0x400200a0
 80058fc:	400200b8 	.word	0x400200b8
 8005900:	40020410 	.word	0x40020410
 8005904:	40020428 	.word	0x40020428
 8005908:	40020440 	.word	0x40020440
 800590c:	40020458 	.word	0x40020458
 8005910:	40020470 	.word	0x40020470
 8005914:	40020488 	.word	0x40020488
 8005918:	400204a0 	.word	0x400204a0
 800591c:	400204b8 	.word	0x400204b8
 8005920:	58025408 	.word	0x58025408
 8005924:	5802541c 	.word	0x5802541c
 8005928:	58025430 	.word	0x58025430
 800592c:	58025444 	.word	0x58025444
 8005930:	58025458 	.word	0x58025458
 8005934:	5802546c 	.word	0x5802546c
 8005938:	58025480 	.word	0x58025480
 800593c:	58025494 	.word	0x58025494

08005940 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b086      	sub	sp, #24
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8005948:	f7fc fef2 	bl	8002730 <HAL_GetTick>
 800594c:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d101      	bne.n	8005958 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8005954:	2301      	movs	r3, #1
 8005956:	e2dc      	b.n	8005f12 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800595e:	b2db      	uxtb	r3, r3
 8005960:	2b02      	cmp	r3, #2
 8005962:	d008      	beq.n	8005976 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2280      	movs	r2, #128	@ 0x80
 8005968:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2200      	movs	r2, #0
 800596e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8005972:	2301      	movs	r3, #1
 8005974:	e2cd      	b.n	8005f12 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	4a76      	ldr	r2, [pc, #472]	@ (8005b54 <HAL_DMA_Abort+0x214>)
 800597c:	4293      	cmp	r3, r2
 800597e:	d04a      	beq.n	8005a16 <HAL_DMA_Abort+0xd6>
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	4a74      	ldr	r2, [pc, #464]	@ (8005b58 <HAL_DMA_Abort+0x218>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d045      	beq.n	8005a16 <HAL_DMA_Abort+0xd6>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	4a73      	ldr	r2, [pc, #460]	@ (8005b5c <HAL_DMA_Abort+0x21c>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d040      	beq.n	8005a16 <HAL_DMA_Abort+0xd6>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	4a71      	ldr	r2, [pc, #452]	@ (8005b60 <HAL_DMA_Abort+0x220>)
 800599a:	4293      	cmp	r3, r2
 800599c:	d03b      	beq.n	8005a16 <HAL_DMA_Abort+0xd6>
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	4a70      	ldr	r2, [pc, #448]	@ (8005b64 <HAL_DMA_Abort+0x224>)
 80059a4:	4293      	cmp	r3, r2
 80059a6:	d036      	beq.n	8005a16 <HAL_DMA_Abort+0xd6>
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	4a6e      	ldr	r2, [pc, #440]	@ (8005b68 <HAL_DMA_Abort+0x228>)
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d031      	beq.n	8005a16 <HAL_DMA_Abort+0xd6>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4a6d      	ldr	r2, [pc, #436]	@ (8005b6c <HAL_DMA_Abort+0x22c>)
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d02c      	beq.n	8005a16 <HAL_DMA_Abort+0xd6>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	4a6b      	ldr	r2, [pc, #428]	@ (8005b70 <HAL_DMA_Abort+0x230>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d027      	beq.n	8005a16 <HAL_DMA_Abort+0xd6>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	4a6a      	ldr	r2, [pc, #424]	@ (8005b74 <HAL_DMA_Abort+0x234>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d022      	beq.n	8005a16 <HAL_DMA_Abort+0xd6>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	4a68      	ldr	r2, [pc, #416]	@ (8005b78 <HAL_DMA_Abort+0x238>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d01d      	beq.n	8005a16 <HAL_DMA_Abort+0xd6>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	4a67      	ldr	r2, [pc, #412]	@ (8005b7c <HAL_DMA_Abort+0x23c>)
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d018      	beq.n	8005a16 <HAL_DMA_Abort+0xd6>
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	4a65      	ldr	r2, [pc, #404]	@ (8005b80 <HAL_DMA_Abort+0x240>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d013      	beq.n	8005a16 <HAL_DMA_Abort+0xd6>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	4a64      	ldr	r2, [pc, #400]	@ (8005b84 <HAL_DMA_Abort+0x244>)
 80059f4:	4293      	cmp	r3, r2
 80059f6:	d00e      	beq.n	8005a16 <HAL_DMA_Abort+0xd6>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	4a62      	ldr	r2, [pc, #392]	@ (8005b88 <HAL_DMA_Abort+0x248>)
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d009      	beq.n	8005a16 <HAL_DMA_Abort+0xd6>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	4a61      	ldr	r2, [pc, #388]	@ (8005b8c <HAL_DMA_Abort+0x24c>)
 8005a08:	4293      	cmp	r3, r2
 8005a0a:	d004      	beq.n	8005a16 <HAL_DMA_Abort+0xd6>
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	4a5f      	ldr	r2, [pc, #380]	@ (8005b90 <HAL_DMA_Abort+0x250>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d101      	bne.n	8005a1a <HAL_DMA_Abort+0xda>
 8005a16:	2301      	movs	r3, #1
 8005a18:	e000      	b.n	8005a1c <HAL_DMA_Abort+0xdc>
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d013      	beq.n	8005a48 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	681a      	ldr	r2, [r3, #0]
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f022 021e 	bic.w	r2, r2, #30
 8005a2e:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	695a      	ldr	r2, [r3, #20]
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005a3e:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	617b      	str	r3, [r7, #20]
 8005a46:	e00a      	b.n	8005a5e <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	681a      	ldr	r2, [r3, #0]
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f022 020e 	bic.w	r2, r2, #14
 8005a56:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	4a3c      	ldr	r2, [pc, #240]	@ (8005b54 <HAL_DMA_Abort+0x214>)
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d072      	beq.n	8005b4e <HAL_DMA_Abort+0x20e>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4a3a      	ldr	r2, [pc, #232]	@ (8005b58 <HAL_DMA_Abort+0x218>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d06d      	beq.n	8005b4e <HAL_DMA_Abort+0x20e>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	4a39      	ldr	r2, [pc, #228]	@ (8005b5c <HAL_DMA_Abort+0x21c>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d068      	beq.n	8005b4e <HAL_DMA_Abort+0x20e>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4a37      	ldr	r2, [pc, #220]	@ (8005b60 <HAL_DMA_Abort+0x220>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d063      	beq.n	8005b4e <HAL_DMA_Abort+0x20e>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4a36      	ldr	r2, [pc, #216]	@ (8005b64 <HAL_DMA_Abort+0x224>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d05e      	beq.n	8005b4e <HAL_DMA_Abort+0x20e>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4a34      	ldr	r2, [pc, #208]	@ (8005b68 <HAL_DMA_Abort+0x228>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d059      	beq.n	8005b4e <HAL_DMA_Abort+0x20e>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4a33      	ldr	r2, [pc, #204]	@ (8005b6c <HAL_DMA_Abort+0x22c>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d054      	beq.n	8005b4e <HAL_DMA_Abort+0x20e>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	4a31      	ldr	r2, [pc, #196]	@ (8005b70 <HAL_DMA_Abort+0x230>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d04f      	beq.n	8005b4e <HAL_DMA_Abort+0x20e>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	4a30      	ldr	r2, [pc, #192]	@ (8005b74 <HAL_DMA_Abort+0x234>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d04a      	beq.n	8005b4e <HAL_DMA_Abort+0x20e>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	4a2e      	ldr	r2, [pc, #184]	@ (8005b78 <HAL_DMA_Abort+0x238>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d045      	beq.n	8005b4e <HAL_DMA_Abort+0x20e>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	4a2d      	ldr	r2, [pc, #180]	@ (8005b7c <HAL_DMA_Abort+0x23c>)
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d040      	beq.n	8005b4e <HAL_DMA_Abort+0x20e>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	4a2b      	ldr	r2, [pc, #172]	@ (8005b80 <HAL_DMA_Abort+0x240>)
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d03b      	beq.n	8005b4e <HAL_DMA_Abort+0x20e>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4a2a      	ldr	r2, [pc, #168]	@ (8005b84 <HAL_DMA_Abort+0x244>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d036      	beq.n	8005b4e <HAL_DMA_Abort+0x20e>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	4a28      	ldr	r2, [pc, #160]	@ (8005b88 <HAL_DMA_Abort+0x248>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d031      	beq.n	8005b4e <HAL_DMA_Abort+0x20e>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4a27      	ldr	r2, [pc, #156]	@ (8005b8c <HAL_DMA_Abort+0x24c>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d02c      	beq.n	8005b4e <HAL_DMA_Abort+0x20e>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	4a25      	ldr	r2, [pc, #148]	@ (8005b90 <HAL_DMA_Abort+0x250>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d027      	beq.n	8005b4e <HAL_DMA_Abort+0x20e>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4a24      	ldr	r2, [pc, #144]	@ (8005b94 <HAL_DMA_Abort+0x254>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d022      	beq.n	8005b4e <HAL_DMA_Abort+0x20e>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a22      	ldr	r2, [pc, #136]	@ (8005b98 <HAL_DMA_Abort+0x258>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d01d      	beq.n	8005b4e <HAL_DMA_Abort+0x20e>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	4a21      	ldr	r2, [pc, #132]	@ (8005b9c <HAL_DMA_Abort+0x25c>)
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d018      	beq.n	8005b4e <HAL_DMA_Abort+0x20e>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4a1f      	ldr	r2, [pc, #124]	@ (8005ba0 <HAL_DMA_Abort+0x260>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d013      	beq.n	8005b4e <HAL_DMA_Abort+0x20e>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	4a1e      	ldr	r2, [pc, #120]	@ (8005ba4 <HAL_DMA_Abort+0x264>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d00e      	beq.n	8005b4e <HAL_DMA_Abort+0x20e>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	4a1c      	ldr	r2, [pc, #112]	@ (8005ba8 <HAL_DMA_Abort+0x268>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d009      	beq.n	8005b4e <HAL_DMA_Abort+0x20e>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	4a1b      	ldr	r2, [pc, #108]	@ (8005bac <HAL_DMA_Abort+0x26c>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d004      	beq.n	8005b4e <HAL_DMA_Abort+0x20e>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4a19      	ldr	r2, [pc, #100]	@ (8005bb0 <HAL_DMA_Abort+0x270>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d132      	bne.n	8005bb4 <HAL_DMA_Abort+0x274>
 8005b4e:	2301      	movs	r3, #1
 8005b50:	e031      	b.n	8005bb6 <HAL_DMA_Abort+0x276>
 8005b52:	bf00      	nop
 8005b54:	40020010 	.word	0x40020010
 8005b58:	40020028 	.word	0x40020028
 8005b5c:	40020040 	.word	0x40020040
 8005b60:	40020058 	.word	0x40020058
 8005b64:	40020070 	.word	0x40020070
 8005b68:	40020088 	.word	0x40020088
 8005b6c:	400200a0 	.word	0x400200a0
 8005b70:	400200b8 	.word	0x400200b8
 8005b74:	40020410 	.word	0x40020410
 8005b78:	40020428 	.word	0x40020428
 8005b7c:	40020440 	.word	0x40020440
 8005b80:	40020458 	.word	0x40020458
 8005b84:	40020470 	.word	0x40020470
 8005b88:	40020488 	.word	0x40020488
 8005b8c:	400204a0 	.word	0x400204a0
 8005b90:	400204b8 	.word	0x400204b8
 8005b94:	58025408 	.word	0x58025408
 8005b98:	5802541c 	.word	0x5802541c
 8005b9c:	58025430 	.word	0x58025430
 8005ba0:	58025444 	.word	0x58025444
 8005ba4:	58025458 	.word	0x58025458
 8005ba8:	5802546c 	.word	0x5802546c
 8005bac:	58025480 	.word	0x58025480
 8005bb0:	58025494 	.word	0x58025494
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d007      	beq.n	8005bca <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005bbe:	681a      	ldr	r2, [r3, #0]
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005bc4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005bc8:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	4a6d      	ldr	r2, [pc, #436]	@ (8005d84 <HAL_DMA_Abort+0x444>)
 8005bd0:	4293      	cmp	r3, r2
 8005bd2:	d04a      	beq.n	8005c6a <HAL_DMA_Abort+0x32a>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	4a6b      	ldr	r2, [pc, #428]	@ (8005d88 <HAL_DMA_Abort+0x448>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d045      	beq.n	8005c6a <HAL_DMA_Abort+0x32a>
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	4a6a      	ldr	r2, [pc, #424]	@ (8005d8c <HAL_DMA_Abort+0x44c>)
 8005be4:	4293      	cmp	r3, r2
 8005be6:	d040      	beq.n	8005c6a <HAL_DMA_Abort+0x32a>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	4a68      	ldr	r2, [pc, #416]	@ (8005d90 <HAL_DMA_Abort+0x450>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d03b      	beq.n	8005c6a <HAL_DMA_Abort+0x32a>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	4a67      	ldr	r2, [pc, #412]	@ (8005d94 <HAL_DMA_Abort+0x454>)
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d036      	beq.n	8005c6a <HAL_DMA_Abort+0x32a>
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	4a65      	ldr	r2, [pc, #404]	@ (8005d98 <HAL_DMA_Abort+0x458>)
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d031      	beq.n	8005c6a <HAL_DMA_Abort+0x32a>
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	4a64      	ldr	r2, [pc, #400]	@ (8005d9c <HAL_DMA_Abort+0x45c>)
 8005c0c:	4293      	cmp	r3, r2
 8005c0e:	d02c      	beq.n	8005c6a <HAL_DMA_Abort+0x32a>
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	4a62      	ldr	r2, [pc, #392]	@ (8005da0 <HAL_DMA_Abort+0x460>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d027      	beq.n	8005c6a <HAL_DMA_Abort+0x32a>
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	4a61      	ldr	r2, [pc, #388]	@ (8005da4 <HAL_DMA_Abort+0x464>)
 8005c20:	4293      	cmp	r3, r2
 8005c22:	d022      	beq.n	8005c6a <HAL_DMA_Abort+0x32a>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	4a5f      	ldr	r2, [pc, #380]	@ (8005da8 <HAL_DMA_Abort+0x468>)
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	d01d      	beq.n	8005c6a <HAL_DMA_Abort+0x32a>
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	4a5e      	ldr	r2, [pc, #376]	@ (8005dac <HAL_DMA_Abort+0x46c>)
 8005c34:	4293      	cmp	r3, r2
 8005c36:	d018      	beq.n	8005c6a <HAL_DMA_Abort+0x32a>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	4a5c      	ldr	r2, [pc, #368]	@ (8005db0 <HAL_DMA_Abort+0x470>)
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d013      	beq.n	8005c6a <HAL_DMA_Abort+0x32a>
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	4a5b      	ldr	r2, [pc, #364]	@ (8005db4 <HAL_DMA_Abort+0x474>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d00e      	beq.n	8005c6a <HAL_DMA_Abort+0x32a>
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	4a59      	ldr	r2, [pc, #356]	@ (8005db8 <HAL_DMA_Abort+0x478>)
 8005c52:	4293      	cmp	r3, r2
 8005c54:	d009      	beq.n	8005c6a <HAL_DMA_Abort+0x32a>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	4a58      	ldr	r2, [pc, #352]	@ (8005dbc <HAL_DMA_Abort+0x47c>)
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d004      	beq.n	8005c6a <HAL_DMA_Abort+0x32a>
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	4a56      	ldr	r2, [pc, #344]	@ (8005dc0 <HAL_DMA_Abort+0x480>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d108      	bne.n	8005c7c <HAL_DMA_Abort+0x33c>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	681a      	ldr	r2, [r3, #0]
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f022 0201 	bic.w	r2, r2, #1
 8005c78:	601a      	str	r2, [r3, #0]
 8005c7a:	e007      	b.n	8005c8c <HAL_DMA_Abort+0x34c>
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	681a      	ldr	r2, [r3, #0]
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f022 0201 	bic.w	r2, r2, #1
 8005c8a:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005c8c:	e013      	b.n	8005cb6 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005c8e:	f7fc fd4f 	bl	8002730 <HAL_GetTick>
 8005c92:	4602      	mov	r2, r0
 8005c94:	693b      	ldr	r3, [r7, #16]
 8005c96:	1ad3      	subs	r3, r2, r3
 8005c98:	2b05      	cmp	r3, #5
 8005c9a:	d90c      	bls.n	8005cb6 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2220      	movs	r2, #32
 8005ca0:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2203      	movs	r2, #3
 8005ca6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2200      	movs	r2, #0
 8005cae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	e12d      	b.n	8005f12 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005cb6:	697b      	ldr	r3, [r7, #20]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f003 0301 	and.w	r3, r3, #1
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d1e5      	bne.n	8005c8e <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4a2f      	ldr	r2, [pc, #188]	@ (8005d84 <HAL_DMA_Abort+0x444>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d04a      	beq.n	8005d62 <HAL_DMA_Abort+0x422>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a2d      	ldr	r2, [pc, #180]	@ (8005d88 <HAL_DMA_Abort+0x448>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d045      	beq.n	8005d62 <HAL_DMA_Abort+0x422>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4a2c      	ldr	r2, [pc, #176]	@ (8005d8c <HAL_DMA_Abort+0x44c>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d040      	beq.n	8005d62 <HAL_DMA_Abort+0x422>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	4a2a      	ldr	r2, [pc, #168]	@ (8005d90 <HAL_DMA_Abort+0x450>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d03b      	beq.n	8005d62 <HAL_DMA_Abort+0x422>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	4a29      	ldr	r2, [pc, #164]	@ (8005d94 <HAL_DMA_Abort+0x454>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d036      	beq.n	8005d62 <HAL_DMA_Abort+0x422>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4a27      	ldr	r2, [pc, #156]	@ (8005d98 <HAL_DMA_Abort+0x458>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d031      	beq.n	8005d62 <HAL_DMA_Abort+0x422>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	4a26      	ldr	r2, [pc, #152]	@ (8005d9c <HAL_DMA_Abort+0x45c>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d02c      	beq.n	8005d62 <HAL_DMA_Abort+0x422>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4a24      	ldr	r2, [pc, #144]	@ (8005da0 <HAL_DMA_Abort+0x460>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d027      	beq.n	8005d62 <HAL_DMA_Abort+0x422>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4a23      	ldr	r2, [pc, #140]	@ (8005da4 <HAL_DMA_Abort+0x464>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d022      	beq.n	8005d62 <HAL_DMA_Abort+0x422>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a21      	ldr	r2, [pc, #132]	@ (8005da8 <HAL_DMA_Abort+0x468>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d01d      	beq.n	8005d62 <HAL_DMA_Abort+0x422>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4a20      	ldr	r2, [pc, #128]	@ (8005dac <HAL_DMA_Abort+0x46c>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d018      	beq.n	8005d62 <HAL_DMA_Abort+0x422>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	4a1e      	ldr	r2, [pc, #120]	@ (8005db0 <HAL_DMA_Abort+0x470>)
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d013      	beq.n	8005d62 <HAL_DMA_Abort+0x422>
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	4a1d      	ldr	r2, [pc, #116]	@ (8005db4 <HAL_DMA_Abort+0x474>)
 8005d40:	4293      	cmp	r3, r2
 8005d42:	d00e      	beq.n	8005d62 <HAL_DMA_Abort+0x422>
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4a1b      	ldr	r2, [pc, #108]	@ (8005db8 <HAL_DMA_Abort+0x478>)
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d009      	beq.n	8005d62 <HAL_DMA_Abort+0x422>
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	4a1a      	ldr	r2, [pc, #104]	@ (8005dbc <HAL_DMA_Abort+0x47c>)
 8005d54:	4293      	cmp	r3, r2
 8005d56:	d004      	beq.n	8005d62 <HAL_DMA_Abort+0x422>
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	4a18      	ldr	r2, [pc, #96]	@ (8005dc0 <HAL_DMA_Abort+0x480>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d101      	bne.n	8005d66 <HAL_DMA_Abort+0x426>
 8005d62:	2301      	movs	r3, #1
 8005d64:	e000      	b.n	8005d68 <HAL_DMA_Abort+0x428>
 8005d66:	2300      	movs	r3, #0
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d02b      	beq.n	8005dc4 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d70:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d76:	f003 031f 	and.w	r3, r3, #31
 8005d7a:	223f      	movs	r2, #63	@ 0x3f
 8005d7c:	409a      	lsls	r2, r3
 8005d7e:	68bb      	ldr	r3, [r7, #8]
 8005d80:	609a      	str	r2, [r3, #8]
 8005d82:	e02a      	b.n	8005dda <HAL_DMA_Abort+0x49a>
 8005d84:	40020010 	.word	0x40020010
 8005d88:	40020028 	.word	0x40020028
 8005d8c:	40020040 	.word	0x40020040
 8005d90:	40020058 	.word	0x40020058
 8005d94:	40020070 	.word	0x40020070
 8005d98:	40020088 	.word	0x40020088
 8005d9c:	400200a0 	.word	0x400200a0
 8005da0:	400200b8 	.word	0x400200b8
 8005da4:	40020410 	.word	0x40020410
 8005da8:	40020428 	.word	0x40020428
 8005dac:	40020440 	.word	0x40020440
 8005db0:	40020458 	.word	0x40020458
 8005db4:	40020470 	.word	0x40020470
 8005db8:	40020488 	.word	0x40020488
 8005dbc:	400204a0 	.word	0x400204a0
 8005dc0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005dc8:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005dce:	f003 031f 	and.w	r3, r3, #31
 8005dd2:	2201      	movs	r2, #1
 8005dd4:	409a      	lsls	r2, r3
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	4a4f      	ldr	r2, [pc, #316]	@ (8005f1c <HAL_DMA_Abort+0x5dc>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d072      	beq.n	8005eca <HAL_DMA_Abort+0x58a>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	4a4d      	ldr	r2, [pc, #308]	@ (8005f20 <HAL_DMA_Abort+0x5e0>)
 8005dea:	4293      	cmp	r3, r2
 8005dec:	d06d      	beq.n	8005eca <HAL_DMA_Abort+0x58a>
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	4a4c      	ldr	r2, [pc, #304]	@ (8005f24 <HAL_DMA_Abort+0x5e4>)
 8005df4:	4293      	cmp	r3, r2
 8005df6:	d068      	beq.n	8005eca <HAL_DMA_Abort+0x58a>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	4a4a      	ldr	r2, [pc, #296]	@ (8005f28 <HAL_DMA_Abort+0x5e8>)
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d063      	beq.n	8005eca <HAL_DMA_Abort+0x58a>
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	4a49      	ldr	r2, [pc, #292]	@ (8005f2c <HAL_DMA_Abort+0x5ec>)
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d05e      	beq.n	8005eca <HAL_DMA_Abort+0x58a>
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	4a47      	ldr	r2, [pc, #284]	@ (8005f30 <HAL_DMA_Abort+0x5f0>)
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d059      	beq.n	8005eca <HAL_DMA_Abort+0x58a>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	4a46      	ldr	r2, [pc, #280]	@ (8005f34 <HAL_DMA_Abort+0x5f4>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d054      	beq.n	8005eca <HAL_DMA_Abort+0x58a>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	4a44      	ldr	r2, [pc, #272]	@ (8005f38 <HAL_DMA_Abort+0x5f8>)
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d04f      	beq.n	8005eca <HAL_DMA_Abort+0x58a>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	4a43      	ldr	r2, [pc, #268]	@ (8005f3c <HAL_DMA_Abort+0x5fc>)
 8005e30:	4293      	cmp	r3, r2
 8005e32:	d04a      	beq.n	8005eca <HAL_DMA_Abort+0x58a>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	4a41      	ldr	r2, [pc, #260]	@ (8005f40 <HAL_DMA_Abort+0x600>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d045      	beq.n	8005eca <HAL_DMA_Abort+0x58a>
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	4a40      	ldr	r2, [pc, #256]	@ (8005f44 <HAL_DMA_Abort+0x604>)
 8005e44:	4293      	cmp	r3, r2
 8005e46:	d040      	beq.n	8005eca <HAL_DMA_Abort+0x58a>
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	4a3e      	ldr	r2, [pc, #248]	@ (8005f48 <HAL_DMA_Abort+0x608>)
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d03b      	beq.n	8005eca <HAL_DMA_Abort+0x58a>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	4a3d      	ldr	r2, [pc, #244]	@ (8005f4c <HAL_DMA_Abort+0x60c>)
 8005e58:	4293      	cmp	r3, r2
 8005e5a:	d036      	beq.n	8005eca <HAL_DMA_Abort+0x58a>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	4a3b      	ldr	r2, [pc, #236]	@ (8005f50 <HAL_DMA_Abort+0x610>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d031      	beq.n	8005eca <HAL_DMA_Abort+0x58a>
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	4a3a      	ldr	r2, [pc, #232]	@ (8005f54 <HAL_DMA_Abort+0x614>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d02c      	beq.n	8005eca <HAL_DMA_Abort+0x58a>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	4a38      	ldr	r2, [pc, #224]	@ (8005f58 <HAL_DMA_Abort+0x618>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d027      	beq.n	8005eca <HAL_DMA_Abort+0x58a>
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	4a37      	ldr	r2, [pc, #220]	@ (8005f5c <HAL_DMA_Abort+0x61c>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d022      	beq.n	8005eca <HAL_DMA_Abort+0x58a>
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	4a35      	ldr	r2, [pc, #212]	@ (8005f60 <HAL_DMA_Abort+0x620>)
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d01d      	beq.n	8005eca <HAL_DMA_Abort+0x58a>
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	4a34      	ldr	r2, [pc, #208]	@ (8005f64 <HAL_DMA_Abort+0x624>)
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d018      	beq.n	8005eca <HAL_DMA_Abort+0x58a>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	4a32      	ldr	r2, [pc, #200]	@ (8005f68 <HAL_DMA_Abort+0x628>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d013      	beq.n	8005eca <HAL_DMA_Abort+0x58a>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4a31      	ldr	r2, [pc, #196]	@ (8005f6c <HAL_DMA_Abort+0x62c>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d00e      	beq.n	8005eca <HAL_DMA_Abort+0x58a>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4a2f      	ldr	r2, [pc, #188]	@ (8005f70 <HAL_DMA_Abort+0x630>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d009      	beq.n	8005eca <HAL_DMA_Abort+0x58a>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	4a2e      	ldr	r2, [pc, #184]	@ (8005f74 <HAL_DMA_Abort+0x634>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d004      	beq.n	8005eca <HAL_DMA_Abort+0x58a>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4a2c      	ldr	r2, [pc, #176]	@ (8005f78 <HAL_DMA_Abort+0x638>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d101      	bne.n	8005ece <HAL_DMA_Abort+0x58e>
 8005eca:	2301      	movs	r3, #1
 8005ecc:	e000      	b.n	8005ed0 <HAL_DMA_Abort+0x590>
 8005ece:	2300      	movs	r3, #0
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d015      	beq.n	8005f00 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ed8:	687a      	ldr	r2, [r7, #4]
 8005eda:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005edc:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d00c      	beq.n	8005f00 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005eea:	681a      	ldr	r2, [r3, #0]
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005ef0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005ef4:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005efa:	687a      	ldr	r2, [r7, #4]
 8005efc:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005efe:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2201      	movs	r2, #1
 8005f04:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8005f10:	2300      	movs	r3, #0
}
 8005f12:	4618      	mov	r0, r3
 8005f14:	3718      	adds	r7, #24
 8005f16:	46bd      	mov	sp, r7
 8005f18:	bd80      	pop	{r7, pc}
 8005f1a:	bf00      	nop
 8005f1c:	40020010 	.word	0x40020010
 8005f20:	40020028 	.word	0x40020028
 8005f24:	40020040 	.word	0x40020040
 8005f28:	40020058 	.word	0x40020058
 8005f2c:	40020070 	.word	0x40020070
 8005f30:	40020088 	.word	0x40020088
 8005f34:	400200a0 	.word	0x400200a0
 8005f38:	400200b8 	.word	0x400200b8
 8005f3c:	40020410 	.word	0x40020410
 8005f40:	40020428 	.word	0x40020428
 8005f44:	40020440 	.word	0x40020440
 8005f48:	40020458 	.word	0x40020458
 8005f4c:	40020470 	.word	0x40020470
 8005f50:	40020488 	.word	0x40020488
 8005f54:	400204a0 	.word	0x400204a0
 8005f58:	400204b8 	.word	0x400204b8
 8005f5c:	58025408 	.word	0x58025408
 8005f60:	5802541c 	.word	0x5802541c
 8005f64:	58025430 	.word	0x58025430
 8005f68:	58025444 	.word	0x58025444
 8005f6c:	58025458 	.word	0x58025458
 8005f70:	5802546c 	.word	0x5802546c
 8005f74:	58025480 	.word	0x58025480
 8005f78:	58025494 	.word	0x58025494

08005f7c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	b084      	sub	sp, #16
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d101      	bne.n	8005f8e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	e237      	b.n	80063fe <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005f94:	b2db      	uxtb	r3, r3
 8005f96:	2b02      	cmp	r3, #2
 8005f98:	d004      	beq.n	8005fa4 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2280      	movs	r2, #128	@ 0x80
 8005f9e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	e22c      	b.n	80063fe <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	4a5c      	ldr	r2, [pc, #368]	@ (800611c <HAL_DMA_Abort_IT+0x1a0>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d04a      	beq.n	8006044 <HAL_DMA_Abort_IT+0xc8>
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	4a5b      	ldr	r2, [pc, #364]	@ (8006120 <HAL_DMA_Abort_IT+0x1a4>)
 8005fb4:	4293      	cmp	r3, r2
 8005fb6:	d045      	beq.n	8006044 <HAL_DMA_Abort_IT+0xc8>
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	4a59      	ldr	r2, [pc, #356]	@ (8006124 <HAL_DMA_Abort_IT+0x1a8>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d040      	beq.n	8006044 <HAL_DMA_Abort_IT+0xc8>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4a58      	ldr	r2, [pc, #352]	@ (8006128 <HAL_DMA_Abort_IT+0x1ac>)
 8005fc8:	4293      	cmp	r3, r2
 8005fca:	d03b      	beq.n	8006044 <HAL_DMA_Abort_IT+0xc8>
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	4a56      	ldr	r2, [pc, #344]	@ (800612c <HAL_DMA_Abort_IT+0x1b0>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d036      	beq.n	8006044 <HAL_DMA_Abort_IT+0xc8>
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	4a55      	ldr	r2, [pc, #340]	@ (8006130 <HAL_DMA_Abort_IT+0x1b4>)
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d031      	beq.n	8006044 <HAL_DMA_Abort_IT+0xc8>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	4a53      	ldr	r2, [pc, #332]	@ (8006134 <HAL_DMA_Abort_IT+0x1b8>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d02c      	beq.n	8006044 <HAL_DMA_Abort_IT+0xc8>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	4a52      	ldr	r2, [pc, #328]	@ (8006138 <HAL_DMA_Abort_IT+0x1bc>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d027      	beq.n	8006044 <HAL_DMA_Abort_IT+0xc8>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	4a50      	ldr	r2, [pc, #320]	@ (800613c <HAL_DMA_Abort_IT+0x1c0>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d022      	beq.n	8006044 <HAL_DMA_Abort_IT+0xc8>
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	4a4f      	ldr	r2, [pc, #316]	@ (8006140 <HAL_DMA_Abort_IT+0x1c4>)
 8006004:	4293      	cmp	r3, r2
 8006006:	d01d      	beq.n	8006044 <HAL_DMA_Abort_IT+0xc8>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	4a4d      	ldr	r2, [pc, #308]	@ (8006144 <HAL_DMA_Abort_IT+0x1c8>)
 800600e:	4293      	cmp	r3, r2
 8006010:	d018      	beq.n	8006044 <HAL_DMA_Abort_IT+0xc8>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	4a4c      	ldr	r2, [pc, #304]	@ (8006148 <HAL_DMA_Abort_IT+0x1cc>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d013      	beq.n	8006044 <HAL_DMA_Abort_IT+0xc8>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	4a4a      	ldr	r2, [pc, #296]	@ (800614c <HAL_DMA_Abort_IT+0x1d0>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d00e      	beq.n	8006044 <HAL_DMA_Abort_IT+0xc8>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	4a49      	ldr	r2, [pc, #292]	@ (8006150 <HAL_DMA_Abort_IT+0x1d4>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d009      	beq.n	8006044 <HAL_DMA_Abort_IT+0xc8>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	4a47      	ldr	r2, [pc, #284]	@ (8006154 <HAL_DMA_Abort_IT+0x1d8>)
 8006036:	4293      	cmp	r3, r2
 8006038:	d004      	beq.n	8006044 <HAL_DMA_Abort_IT+0xc8>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	4a46      	ldr	r2, [pc, #280]	@ (8006158 <HAL_DMA_Abort_IT+0x1dc>)
 8006040:	4293      	cmp	r3, r2
 8006042:	d101      	bne.n	8006048 <HAL_DMA_Abort_IT+0xcc>
 8006044:	2301      	movs	r3, #1
 8006046:	e000      	b.n	800604a <HAL_DMA_Abort_IT+0xce>
 8006048:	2300      	movs	r3, #0
 800604a:	2b00      	cmp	r3, #0
 800604c:	f000 8086 	beq.w	800615c <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2204      	movs	r2, #4
 8006054:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	4a2f      	ldr	r2, [pc, #188]	@ (800611c <HAL_DMA_Abort_IT+0x1a0>)
 800605e:	4293      	cmp	r3, r2
 8006060:	d04a      	beq.n	80060f8 <HAL_DMA_Abort_IT+0x17c>
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	4a2e      	ldr	r2, [pc, #184]	@ (8006120 <HAL_DMA_Abort_IT+0x1a4>)
 8006068:	4293      	cmp	r3, r2
 800606a:	d045      	beq.n	80060f8 <HAL_DMA_Abort_IT+0x17c>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	4a2c      	ldr	r2, [pc, #176]	@ (8006124 <HAL_DMA_Abort_IT+0x1a8>)
 8006072:	4293      	cmp	r3, r2
 8006074:	d040      	beq.n	80060f8 <HAL_DMA_Abort_IT+0x17c>
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	4a2b      	ldr	r2, [pc, #172]	@ (8006128 <HAL_DMA_Abort_IT+0x1ac>)
 800607c:	4293      	cmp	r3, r2
 800607e:	d03b      	beq.n	80060f8 <HAL_DMA_Abort_IT+0x17c>
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4a29      	ldr	r2, [pc, #164]	@ (800612c <HAL_DMA_Abort_IT+0x1b0>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d036      	beq.n	80060f8 <HAL_DMA_Abort_IT+0x17c>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	4a28      	ldr	r2, [pc, #160]	@ (8006130 <HAL_DMA_Abort_IT+0x1b4>)
 8006090:	4293      	cmp	r3, r2
 8006092:	d031      	beq.n	80060f8 <HAL_DMA_Abort_IT+0x17c>
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	4a26      	ldr	r2, [pc, #152]	@ (8006134 <HAL_DMA_Abort_IT+0x1b8>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d02c      	beq.n	80060f8 <HAL_DMA_Abort_IT+0x17c>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	4a25      	ldr	r2, [pc, #148]	@ (8006138 <HAL_DMA_Abort_IT+0x1bc>)
 80060a4:	4293      	cmp	r3, r2
 80060a6:	d027      	beq.n	80060f8 <HAL_DMA_Abort_IT+0x17c>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	4a23      	ldr	r2, [pc, #140]	@ (800613c <HAL_DMA_Abort_IT+0x1c0>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d022      	beq.n	80060f8 <HAL_DMA_Abort_IT+0x17c>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	4a22      	ldr	r2, [pc, #136]	@ (8006140 <HAL_DMA_Abort_IT+0x1c4>)
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d01d      	beq.n	80060f8 <HAL_DMA_Abort_IT+0x17c>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4a20      	ldr	r2, [pc, #128]	@ (8006144 <HAL_DMA_Abort_IT+0x1c8>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d018      	beq.n	80060f8 <HAL_DMA_Abort_IT+0x17c>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	4a1f      	ldr	r2, [pc, #124]	@ (8006148 <HAL_DMA_Abort_IT+0x1cc>)
 80060cc:	4293      	cmp	r3, r2
 80060ce:	d013      	beq.n	80060f8 <HAL_DMA_Abort_IT+0x17c>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	4a1d      	ldr	r2, [pc, #116]	@ (800614c <HAL_DMA_Abort_IT+0x1d0>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d00e      	beq.n	80060f8 <HAL_DMA_Abort_IT+0x17c>
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	4a1c      	ldr	r2, [pc, #112]	@ (8006150 <HAL_DMA_Abort_IT+0x1d4>)
 80060e0:	4293      	cmp	r3, r2
 80060e2:	d009      	beq.n	80060f8 <HAL_DMA_Abort_IT+0x17c>
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	4a1a      	ldr	r2, [pc, #104]	@ (8006154 <HAL_DMA_Abort_IT+0x1d8>)
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d004      	beq.n	80060f8 <HAL_DMA_Abort_IT+0x17c>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	4a19      	ldr	r2, [pc, #100]	@ (8006158 <HAL_DMA_Abort_IT+0x1dc>)
 80060f4:	4293      	cmp	r3, r2
 80060f6:	d108      	bne.n	800610a <HAL_DMA_Abort_IT+0x18e>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	681a      	ldr	r2, [r3, #0]
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f022 0201 	bic.w	r2, r2, #1
 8006106:	601a      	str	r2, [r3, #0]
 8006108:	e178      	b.n	80063fc <HAL_DMA_Abort_IT+0x480>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	681a      	ldr	r2, [r3, #0]
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f022 0201 	bic.w	r2, r2, #1
 8006118:	601a      	str	r2, [r3, #0]
 800611a:	e16f      	b.n	80063fc <HAL_DMA_Abort_IT+0x480>
 800611c:	40020010 	.word	0x40020010
 8006120:	40020028 	.word	0x40020028
 8006124:	40020040 	.word	0x40020040
 8006128:	40020058 	.word	0x40020058
 800612c:	40020070 	.word	0x40020070
 8006130:	40020088 	.word	0x40020088
 8006134:	400200a0 	.word	0x400200a0
 8006138:	400200b8 	.word	0x400200b8
 800613c:	40020410 	.word	0x40020410
 8006140:	40020428 	.word	0x40020428
 8006144:	40020440 	.word	0x40020440
 8006148:	40020458 	.word	0x40020458
 800614c:	40020470 	.word	0x40020470
 8006150:	40020488 	.word	0x40020488
 8006154:	400204a0 	.word	0x400204a0
 8006158:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	681a      	ldr	r2, [r3, #0]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f022 020e 	bic.w	r2, r2, #14
 800616a:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4a6c      	ldr	r2, [pc, #432]	@ (8006324 <HAL_DMA_Abort_IT+0x3a8>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d04a      	beq.n	800620c <HAL_DMA_Abort_IT+0x290>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	4a6b      	ldr	r2, [pc, #428]	@ (8006328 <HAL_DMA_Abort_IT+0x3ac>)
 800617c:	4293      	cmp	r3, r2
 800617e:	d045      	beq.n	800620c <HAL_DMA_Abort_IT+0x290>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	4a69      	ldr	r2, [pc, #420]	@ (800632c <HAL_DMA_Abort_IT+0x3b0>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d040      	beq.n	800620c <HAL_DMA_Abort_IT+0x290>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4a68      	ldr	r2, [pc, #416]	@ (8006330 <HAL_DMA_Abort_IT+0x3b4>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d03b      	beq.n	800620c <HAL_DMA_Abort_IT+0x290>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	4a66      	ldr	r2, [pc, #408]	@ (8006334 <HAL_DMA_Abort_IT+0x3b8>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d036      	beq.n	800620c <HAL_DMA_Abort_IT+0x290>
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	4a65      	ldr	r2, [pc, #404]	@ (8006338 <HAL_DMA_Abort_IT+0x3bc>)
 80061a4:	4293      	cmp	r3, r2
 80061a6:	d031      	beq.n	800620c <HAL_DMA_Abort_IT+0x290>
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	4a63      	ldr	r2, [pc, #396]	@ (800633c <HAL_DMA_Abort_IT+0x3c0>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d02c      	beq.n	800620c <HAL_DMA_Abort_IT+0x290>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	4a62      	ldr	r2, [pc, #392]	@ (8006340 <HAL_DMA_Abort_IT+0x3c4>)
 80061b8:	4293      	cmp	r3, r2
 80061ba:	d027      	beq.n	800620c <HAL_DMA_Abort_IT+0x290>
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	4a60      	ldr	r2, [pc, #384]	@ (8006344 <HAL_DMA_Abort_IT+0x3c8>)
 80061c2:	4293      	cmp	r3, r2
 80061c4:	d022      	beq.n	800620c <HAL_DMA_Abort_IT+0x290>
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	4a5f      	ldr	r2, [pc, #380]	@ (8006348 <HAL_DMA_Abort_IT+0x3cc>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d01d      	beq.n	800620c <HAL_DMA_Abort_IT+0x290>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	4a5d      	ldr	r2, [pc, #372]	@ (800634c <HAL_DMA_Abort_IT+0x3d0>)
 80061d6:	4293      	cmp	r3, r2
 80061d8:	d018      	beq.n	800620c <HAL_DMA_Abort_IT+0x290>
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4a5c      	ldr	r2, [pc, #368]	@ (8006350 <HAL_DMA_Abort_IT+0x3d4>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d013      	beq.n	800620c <HAL_DMA_Abort_IT+0x290>
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4a5a      	ldr	r2, [pc, #360]	@ (8006354 <HAL_DMA_Abort_IT+0x3d8>)
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d00e      	beq.n	800620c <HAL_DMA_Abort_IT+0x290>
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4a59      	ldr	r2, [pc, #356]	@ (8006358 <HAL_DMA_Abort_IT+0x3dc>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d009      	beq.n	800620c <HAL_DMA_Abort_IT+0x290>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	4a57      	ldr	r2, [pc, #348]	@ (800635c <HAL_DMA_Abort_IT+0x3e0>)
 80061fe:	4293      	cmp	r3, r2
 8006200:	d004      	beq.n	800620c <HAL_DMA_Abort_IT+0x290>
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	4a56      	ldr	r2, [pc, #344]	@ (8006360 <HAL_DMA_Abort_IT+0x3e4>)
 8006208:	4293      	cmp	r3, r2
 800620a:	d108      	bne.n	800621e <HAL_DMA_Abort_IT+0x2a2>
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	681a      	ldr	r2, [r3, #0]
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f022 0201 	bic.w	r2, r2, #1
 800621a:	601a      	str	r2, [r3, #0]
 800621c:	e007      	b.n	800622e <HAL_DMA_Abort_IT+0x2b2>
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	681a      	ldr	r2, [r3, #0]
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f022 0201 	bic.w	r2, r2, #1
 800622c:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	4a3c      	ldr	r2, [pc, #240]	@ (8006324 <HAL_DMA_Abort_IT+0x3a8>)
 8006234:	4293      	cmp	r3, r2
 8006236:	d072      	beq.n	800631e <HAL_DMA_Abort_IT+0x3a2>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	4a3a      	ldr	r2, [pc, #232]	@ (8006328 <HAL_DMA_Abort_IT+0x3ac>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d06d      	beq.n	800631e <HAL_DMA_Abort_IT+0x3a2>
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	4a39      	ldr	r2, [pc, #228]	@ (800632c <HAL_DMA_Abort_IT+0x3b0>)
 8006248:	4293      	cmp	r3, r2
 800624a:	d068      	beq.n	800631e <HAL_DMA_Abort_IT+0x3a2>
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	4a37      	ldr	r2, [pc, #220]	@ (8006330 <HAL_DMA_Abort_IT+0x3b4>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d063      	beq.n	800631e <HAL_DMA_Abort_IT+0x3a2>
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4a36      	ldr	r2, [pc, #216]	@ (8006334 <HAL_DMA_Abort_IT+0x3b8>)
 800625c:	4293      	cmp	r3, r2
 800625e:	d05e      	beq.n	800631e <HAL_DMA_Abort_IT+0x3a2>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4a34      	ldr	r2, [pc, #208]	@ (8006338 <HAL_DMA_Abort_IT+0x3bc>)
 8006266:	4293      	cmp	r3, r2
 8006268:	d059      	beq.n	800631e <HAL_DMA_Abort_IT+0x3a2>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4a33      	ldr	r2, [pc, #204]	@ (800633c <HAL_DMA_Abort_IT+0x3c0>)
 8006270:	4293      	cmp	r3, r2
 8006272:	d054      	beq.n	800631e <HAL_DMA_Abort_IT+0x3a2>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	4a31      	ldr	r2, [pc, #196]	@ (8006340 <HAL_DMA_Abort_IT+0x3c4>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d04f      	beq.n	800631e <HAL_DMA_Abort_IT+0x3a2>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	4a30      	ldr	r2, [pc, #192]	@ (8006344 <HAL_DMA_Abort_IT+0x3c8>)
 8006284:	4293      	cmp	r3, r2
 8006286:	d04a      	beq.n	800631e <HAL_DMA_Abort_IT+0x3a2>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	4a2e      	ldr	r2, [pc, #184]	@ (8006348 <HAL_DMA_Abort_IT+0x3cc>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d045      	beq.n	800631e <HAL_DMA_Abort_IT+0x3a2>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	4a2d      	ldr	r2, [pc, #180]	@ (800634c <HAL_DMA_Abort_IT+0x3d0>)
 8006298:	4293      	cmp	r3, r2
 800629a:	d040      	beq.n	800631e <HAL_DMA_Abort_IT+0x3a2>
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	4a2b      	ldr	r2, [pc, #172]	@ (8006350 <HAL_DMA_Abort_IT+0x3d4>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d03b      	beq.n	800631e <HAL_DMA_Abort_IT+0x3a2>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	4a2a      	ldr	r2, [pc, #168]	@ (8006354 <HAL_DMA_Abort_IT+0x3d8>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d036      	beq.n	800631e <HAL_DMA_Abort_IT+0x3a2>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	4a28      	ldr	r2, [pc, #160]	@ (8006358 <HAL_DMA_Abort_IT+0x3dc>)
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d031      	beq.n	800631e <HAL_DMA_Abort_IT+0x3a2>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4a27      	ldr	r2, [pc, #156]	@ (800635c <HAL_DMA_Abort_IT+0x3e0>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d02c      	beq.n	800631e <HAL_DMA_Abort_IT+0x3a2>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	4a25      	ldr	r2, [pc, #148]	@ (8006360 <HAL_DMA_Abort_IT+0x3e4>)
 80062ca:	4293      	cmp	r3, r2
 80062cc:	d027      	beq.n	800631e <HAL_DMA_Abort_IT+0x3a2>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4a24      	ldr	r2, [pc, #144]	@ (8006364 <HAL_DMA_Abort_IT+0x3e8>)
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d022      	beq.n	800631e <HAL_DMA_Abort_IT+0x3a2>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4a22      	ldr	r2, [pc, #136]	@ (8006368 <HAL_DMA_Abort_IT+0x3ec>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d01d      	beq.n	800631e <HAL_DMA_Abort_IT+0x3a2>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	4a21      	ldr	r2, [pc, #132]	@ (800636c <HAL_DMA_Abort_IT+0x3f0>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d018      	beq.n	800631e <HAL_DMA_Abort_IT+0x3a2>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4a1f      	ldr	r2, [pc, #124]	@ (8006370 <HAL_DMA_Abort_IT+0x3f4>)
 80062f2:	4293      	cmp	r3, r2
 80062f4:	d013      	beq.n	800631e <HAL_DMA_Abort_IT+0x3a2>
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	4a1e      	ldr	r2, [pc, #120]	@ (8006374 <HAL_DMA_Abort_IT+0x3f8>)
 80062fc:	4293      	cmp	r3, r2
 80062fe:	d00e      	beq.n	800631e <HAL_DMA_Abort_IT+0x3a2>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4a1c      	ldr	r2, [pc, #112]	@ (8006378 <HAL_DMA_Abort_IT+0x3fc>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d009      	beq.n	800631e <HAL_DMA_Abort_IT+0x3a2>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	4a1b      	ldr	r2, [pc, #108]	@ (800637c <HAL_DMA_Abort_IT+0x400>)
 8006310:	4293      	cmp	r3, r2
 8006312:	d004      	beq.n	800631e <HAL_DMA_Abort_IT+0x3a2>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	4a19      	ldr	r2, [pc, #100]	@ (8006380 <HAL_DMA_Abort_IT+0x404>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d132      	bne.n	8006384 <HAL_DMA_Abort_IT+0x408>
 800631e:	2301      	movs	r3, #1
 8006320:	e031      	b.n	8006386 <HAL_DMA_Abort_IT+0x40a>
 8006322:	bf00      	nop
 8006324:	40020010 	.word	0x40020010
 8006328:	40020028 	.word	0x40020028
 800632c:	40020040 	.word	0x40020040
 8006330:	40020058 	.word	0x40020058
 8006334:	40020070 	.word	0x40020070
 8006338:	40020088 	.word	0x40020088
 800633c:	400200a0 	.word	0x400200a0
 8006340:	400200b8 	.word	0x400200b8
 8006344:	40020410 	.word	0x40020410
 8006348:	40020428 	.word	0x40020428
 800634c:	40020440 	.word	0x40020440
 8006350:	40020458 	.word	0x40020458
 8006354:	40020470 	.word	0x40020470
 8006358:	40020488 	.word	0x40020488
 800635c:	400204a0 	.word	0x400204a0
 8006360:	400204b8 	.word	0x400204b8
 8006364:	58025408 	.word	0x58025408
 8006368:	5802541c 	.word	0x5802541c
 800636c:	58025430 	.word	0x58025430
 8006370:	58025444 	.word	0x58025444
 8006374:	58025458 	.word	0x58025458
 8006378:	5802546c 	.word	0x5802546c
 800637c:	58025480 	.word	0x58025480
 8006380:	58025494 	.word	0x58025494
 8006384:	2300      	movs	r3, #0
 8006386:	2b00      	cmp	r3, #0
 8006388:	d028      	beq.n	80063dc <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800638e:	681a      	ldr	r2, [r3, #0]
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006394:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006398:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800639e:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063a4:	f003 031f 	and.w	r3, r3, #31
 80063a8:	2201      	movs	r2, #1
 80063aa:	409a      	lsls	r2, r3
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80063b4:	687a      	ldr	r2, [r7, #4]
 80063b6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80063b8:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d00c      	beq.n	80063dc <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80063c6:	681a      	ldr	r2, [r3, #0]
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80063cc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80063d0:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063d6:	687a      	ldr	r2, [r7, #4]
 80063d8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80063da:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2201      	movs	r2, #1
 80063e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2200      	movs	r2, #0
 80063e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d003      	beq.n	80063fc <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063f8:	6878      	ldr	r0, [r7, #4]
 80063fa:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80063fc:	2300      	movs	r3, #0
}
 80063fe:	4618      	mov	r0, r3
 8006400:	3710      	adds	r7, #16
 8006402:	46bd      	mov	sp, r7
 8006404:	bd80      	pop	{r7, pc}
 8006406:	bf00      	nop

08006408 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006408:	b580      	push	{r7, lr}
 800640a:	b08a      	sub	sp, #40	@ 0x28
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8006410:	2300      	movs	r3, #0
 8006412:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006414:	4b67      	ldr	r3, [pc, #412]	@ (80065b4 <HAL_DMA_IRQHandler+0x1ac>)
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	4a67      	ldr	r2, [pc, #412]	@ (80065b8 <HAL_DMA_IRQHandler+0x1b0>)
 800641a:	fba2 2303 	umull	r2, r3, r2, r3
 800641e:	0a9b      	lsrs	r3, r3, #10
 8006420:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006426:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800642c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800642e:	6a3b      	ldr	r3, [r7, #32]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8006434:	69fb      	ldr	r3, [r7, #28]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	4a5f      	ldr	r2, [pc, #380]	@ (80065bc <HAL_DMA_IRQHandler+0x1b4>)
 8006440:	4293      	cmp	r3, r2
 8006442:	d04a      	beq.n	80064da <HAL_DMA_IRQHandler+0xd2>
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	4a5d      	ldr	r2, [pc, #372]	@ (80065c0 <HAL_DMA_IRQHandler+0x1b8>)
 800644a:	4293      	cmp	r3, r2
 800644c:	d045      	beq.n	80064da <HAL_DMA_IRQHandler+0xd2>
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	4a5c      	ldr	r2, [pc, #368]	@ (80065c4 <HAL_DMA_IRQHandler+0x1bc>)
 8006454:	4293      	cmp	r3, r2
 8006456:	d040      	beq.n	80064da <HAL_DMA_IRQHandler+0xd2>
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	4a5a      	ldr	r2, [pc, #360]	@ (80065c8 <HAL_DMA_IRQHandler+0x1c0>)
 800645e:	4293      	cmp	r3, r2
 8006460:	d03b      	beq.n	80064da <HAL_DMA_IRQHandler+0xd2>
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	4a59      	ldr	r2, [pc, #356]	@ (80065cc <HAL_DMA_IRQHandler+0x1c4>)
 8006468:	4293      	cmp	r3, r2
 800646a:	d036      	beq.n	80064da <HAL_DMA_IRQHandler+0xd2>
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4a57      	ldr	r2, [pc, #348]	@ (80065d0 <HAL_DMA_IRQHandler+0x1c8>)
 8006472:	4293      	cmp	r3, r2
 8006474:	d031      	beq.n	80064da <HAL_DMA_IRQHandler+0xd2>
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	4a56      	ldr	r2, [pc, #344]	@ (80065d4 <HAL_DMA_IRQHandler+0x1cc>)
 800647c:	4293      	cmp	r3, r2
 800647e:	d02c      	beq.n	80064da <HAL_DMA_IRQHandler+0xd2>
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	4a54      	ldr	r2, [pc, #336]	@ (80065d8 <HAL_DMA_IRQHandler+0x1d0>)
 8006486:	4293      	cmp	r3, r2
 8006488:	d027      	beq.n	80064da <HAL_DMA_IRQHandler+0xd2>
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	4a53      	ldr	r2, [pc, #332]	@ (80065dc <HAL_DMA_IRQHandler+0x1d4>)
 8006490:	4293      	cmp	r3, r2
 8006492:	d022      	beq.n	80064da <HAL_DMA_IRQHandler+0xd2>
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	4a51      	ldr	r2, [pc, #324]	@ (80065e0 <HAL_DMA_IRQHandler+0x1d8>)
 800649a:	4293      	cmp	r3, r2
 800649c:	d01d      	beq.n	80064da <HAL_DMA_IRQHandler+0xd2>
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	4a50      	ldr	r2, [pc, #320]	@ (80065e4 <HAL_DMA_IRQHandler+0x1dc>)
 80064a4:	4293      	cmp	r3, r2
 80064a6:	d018      	beq.n	80064da <HAL_DMA_IRQHandler+0xd2>
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	4a4e      	ldr	r2, [pc, #312]	@ (80065e8 <HAL_DMA_IRQHandler+0x1e0>)
 80064ae:	4293      	cmp	r3, r2
 80064b0:	d013      	beq.n	80064da <HAL_DMA_IRQHandler+0xd2>
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	4a4d      	ldr	r2, [pc, #308]	@ (80065ec <HAL_DMA_IRQHandler+0x1e4>)
 80064b8:	4293      	cmp	r3, r2
 80064ba:	d00e      	beq.n	80064da <HAL_DMA_IRQHandler+0xd2>
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	4a4b      	ldr	r2, [pc, #300]	@ (80065f0 <HAL_DMA_IRQHandler+0x1e8>)
 80064c2:	4293      	cmp	r3, r2
 80064c4:	d009      	beq.n	80064da <HAL_DMA_IRQHandler+0xd2>
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	4a4a      	ldr	r2, [pc, #296]	@ (80065f4 <HAL_DMA_IRQHandler+0x1ec>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d004      	beq.n	80064da <HAL_DMA_IRQHandler+0xd2>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	4a48      	ldr	r2, [pc, #288]	@ (80065f8 <HAL_DMA_IRQHandler+0x1f0>)
 80064d6:	4293      	cmp	r3, r2
 80064d8:	d101      	bne.n	80064de <HAL_DMA_IRQHandler+0xd6>
 80064da:	2301      	movs	r3, #1
 80064dc:	e000      	b.n	80064e0 <HAL_DMA_IRQHandler+0xd8>
 80064de:	2300      	movs	r3, #0
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	f000 842b 	beq.w	8006d3c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064ea:	f003 031f 	and.w	r3, r3, #31
 80064ee:	2208      	movs	r2, #8
 80064f0:	409a      	lsls	r2, r3
 80064f2:	69bb      	ldr	r3, [r7, #24]
 80064f4:	4013      	ands	r3, r2
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	f000 80a2 	beq.w	8006640 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	4a2e      	ldr	r2, [pc, #184]	@ (80065bc <HAL_DMA_IRQHandler+0x1b4>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d04a      	beq.n	800659c <HAL_DMA_IRQHandler+0x194>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	4a2d      	ldr	r2, [pc, #180]	@ (80065c0 <HAL_DMA_IRQHandler+0x1b8>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d045      	beq.n	800659c <HAL_DMA_IRQHandler+0x194>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	4a2b      	ldr	r2, [pc, #172]	@ (80065c4 <HAL_DMA_IRQHandler+0x1bc>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d040      	beq.n	800659c <HAL_DMA_IRQHandler+0x194>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	4a2a      	ldr	r2, [pc, #168]	@ (80065c8 <HAL_DMA_IRQHandler+0x1c0>)
 8006520:	4293      	cmp	r3, r2
 8006522:	d03b      	beq.n	800659c <HAL_DMA_IRQHandler+0x194>
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	4a28      	ldr	r2, [pc, #160]	@ (80065cc <HAL_DMA_IRQHandler+0x1c4>)
 800652a:	4293      	cmp	r3, r2
 800652c:	d036      	beq.n	800659c <HAL_DMA_IRQHandler+0x194>
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	4a27      	ldr	r2, [pc, #156]	@ (80065d0 <HAL_DMA_IRQHandler+0x1c8>)
 8006534:	4293      	cmp	r3, r2
 8006536:	d031      	beq.n	800659c <HAL_DMA_IRQHandler+0x194>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	4a25      	ldr	r2, [pc, #148]	@ (80065d4 <HAL_DMA_IRQHandler+0x1cc>)
 800653e:	4293      	cmp	r3, r2
 8006540:	d02c      	beq.n	800659c <HAL_DMA_IRQHandler+0x194>
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	4a24      	ldr	r2, [pc, #144]	@ (80065d8 <HAL_DMA_IRQHandler+0x1d0>)
 8006548:	4293      	cmp	r3, r2
 800654a:	d027      	beq.n	800659c <HAL_DMA_IRQHandler+0x194>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	4a22      	ldr	r2, [pc, #136]	@ (80065dc <HAL_DMA_IRQHandler+0x1d4>)
 8006552:	4293      	cmp	r3, r2
 8006554:	d022      	beq.n	800659c <HAL_DMA_IRQHandler+0x194>
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	4a21      	ldr	r2, [pc, #132]	@ (80065e0 <HAL_DMA_IRQHandler+0x1d8>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d01d      	beq.n	800659c <HAL_DMA_IRQHandler+0x194>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	4a1f      	ldr	r2, [pc, #124]	@ (80065e4 <HAL_DMA_IRQHandler+0x1dc>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d018      	beq.n	800659c <HAL_DMA_IRQHandler+0x194>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	4a1e      	ldr	r2, [pc, #120]	@ (80065e8 <HAL_DMA_IRQHandler+0x1e0>)
 8006570:	4293      	cmp	r3, r2
 8006572:	d013      	beq.n	800659c <HAL_DMA_IRQHandler+0x194>
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	4a1c      	ldr	r2, [pc, #112]	@ (80065ec <HAL_DMA_IRQHandler+0x1e4>)
 800657a:	4293      	cmp	r3, r2
 800657c:	d00e      	beq.n	800659c <HAL_DMA_IRQHandler+0x194>
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	4a1b      	ldr	r2, [pc, #108]	@ (80065f0 <HAL_DMA_IRQHandler+0x1e8>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d009      	beq.n	800659c <HAL_DMA_IRQHandler+0x194>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	4a19      	ldr	r2, [pc, #100]	@ (80065f4 <HAL_DMA_IRQHandler+0x1ec>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d004      	beq.n	800659c <HAL_DMA_IRQHandler+0x194>
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	4a18      	ldr	r2, [pc, #96]	@ (80065f8 <HAL_DMA_IRQHandler+0x1f0>)
 8006598:	4293      	cmp	r3, r2
 800659a:	d12f      	bne.n	80065fc <HAL_DMA_IRQHandler+0x1f4>
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f003 0304 	and.w	r3, r3, #4
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	bf14      	ite	ne
 80065aa:	2301      	movne	r3, #1
 80065ac:	2300      	moveq	r3, #0
 80065ae:	b2db      	uxtb	r3, r3
 80065b0:	e02e      	b.n	8006610 <HAL_DMA_IRQHandler+0x208>
 80065b2:	bf00      	nop
 80065b4:	24000000 	.word	0x24000000
 80065b8:	1b4e81b5 	.word	0x1b4e81b5
 80065bc:	40020010 	.word	0x40020010
 80065c0:	40020028 	.word	0x40020028
 80065c4:	40020040 	.word	0x40020040
 80065c8:	40020058 	.word	0x40020058
 80065cc:	40020070 	.word	0x40020070
 80065d0:	40020088 	.word	0x40020088
 80065d4:	400200a0 	.word	0x400200a0
 80065d8:	400200b8 	.word	0x400200b8
 80065dc:	40020410 	.word	0x40020410
 80065e0:	40020428 	.word	0x40020428
 80065e4:	40020440 	.word	0x40020440
 80065e8:	40020458 	.word	0x40020458
 80065ec:	40020470 	.word	0x40020470
 80065f0:	40020488 	.word	0x40020488
 80065f4:	400204a0 	.word	0x400204a0
 80065f8:	400204b8 	.word	0x400204b8
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f003 0308 	and.w	r3, r3, #8
 8006606:	2b00      	cmp	r3, #0
 8006608:	bf14      	ite	ne
 800660a:	2301      	movne	r3, #1
 800660c:	2300      	moveq	r3, #0
 800660e:	b2db      	uxtb	r3, r3
 8006610:	2b00      	cmp	r3, #0
 8006612:	d015      	beq.n	8006640 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	681a      	ldr	r2, [r3, #0]
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f022 0204 	bic.w	r2, r2, #4
 8006622:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006628:	f003 031f 	and.w	r3, r3, #31
 800662c:	2208      	movs	r2, #8
 800662e:	409a      	lsls	r2, r3
 8006630:	6a3b      	ldr	r3, [r7, #32]
 8006632:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006638:	f043 0201 	orr.w	r2, r3, #1
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006644:	f003 031f 	and.w	r3, r3, #31
 8006648:	69ba      	ldr	r2, [r7, #24]
 800664a:	fa22 f303 	lsr.w	r3, r2, r3
 800664e:	f003 0301 	and.w	r3, r3, #1
 8006652:	2b00      	cmp	r3, #0
 8006654:	d06e      	beq.n	8006734 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	4a69      	ldr	r2, [pc, #420]	@ (8006800 <HAL_DMA_IRQHandler+0x3f8>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d04a      	beq.n	80066f6 <HAL_DMA_IRQHandler+0x2ee>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	4a67      	ldr	r2, [pc, #412]	@ (8006804 <HAL_DMA_IRQHandler+0x3fc>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d045      	beq.n	80066f6 <HAL_DMA_IRQHandler+0x2ee>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	4a66      	ldr	r2, [pc, #408]	@ (8006808 <HAL_DMA_IRQHandler+0x400>)
 8006670:	4293      	cmp	r3, r2
 8006672:	d040      	beq.n	80066f6 <HAL_DMA_IRQHandler+0x2ee>
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	4a64      	ldr	r2, [pc, #400]	@ (800680c <HAL_DMA_IRQHandler+0x404>)
 800667a:	4293      	cmp	r3, r2
 800667c:	d03b      	beq.n	80066f6 <HAL_DMA_IRQHandler+0x2ee>
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	4a63      	ldr	r2, [pc, #396]	@ (8006810 <HAL_DMA_IRQHandler+0x408>)
 8006684:	4293      	cmp	r3, r2
 8006686:	d036      	beq.n	80066f6 <HAL_DMA_IRQHandler+0x2ee>
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	4a61      	ldr	r2, [pc, #388]	@ (8006814 <HAL_DMA_IRQHandler+0x40c>)
 800668e:	4293      	cmp	r3, r2
 8006690:	d031      	beq.n	80066f6 <HAL_DMA_IRQHandler+0x2ee>
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	4a60      	ldr	r2, [pc, #384]	@ (8006818 <HAL_DMA_IRQHandler+0x410>)
 8006698:	4293      	cmp	r3, r2
 800669a:	d02c      	beq.n	80066f6 <HAL_DMA_IRQHandler+0x2ee>
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	4a5e      	ldr	r2, [pc, #376]	@ (800681c <HAL_DMA_IRQHandler+0x414>)
 80066a2:	4293      	cmp	r3, r2
 80066a4:	d027      	beq.n	80066f6 <HAL_DMA_IRQHandler+0x2ee>
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	4a5d      	ldr	r2, [pc, #372]	@ (8006820 <HAL_DMA_IRQHandler+0x418>)
 80066ac:	4293      	cmp	r3, r2
 80066ae:	d022      	beq.n	80066f6 <HAL_DMA_IRQHandler+0x2ee>
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	4a5b      	ldr	r2, [pc, #364]	@ (8006824 <HAL_DMA_IRQHandler+0x41c>)
 80066b6:	4293      	cmp	r3, r2
 80066b8:	d01d      	beq.n	80066f6 <HAL_DMA_IRQHandler+0x2ee>
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	4a5a      	ldr	r2, [pc, #360]	@ (8006828 <HAL_DMA_IRQHandler+0x420>)
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d018      	beq.n	80066f6 <HAL_DMA_IRQHandler+0x2ee>
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	4a58      	ldr	r2, [pc, #352]	@ (800682c <HAL_DMA_IRQHandler+0x424>)
 80066ca:	4293      	cmp	r3, r2
 80066cc:	d013      	beq.n	80066f6 <HAL_DMA_IRQHandler+0x2ee>
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	4a57      	ldr	r2, [pc, #348]	@ (8006830 <HAL_DMA_IRQHandler+0x428>)
 80066d4:	4293      	cmp	r3, r2
 80066d6:	d00e      	beq.n	80066f6 <HAL_DMA_IRQHandler+0x2ee>
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	4a55      	ldr	r2, [pc, #340]	@ (8006834 <HAL_DMA_IRQHandler+0x42c>)
 80066de:	4293      	cmp	r3, r2
 80066e0:	d009      	beq.n	80066f6 <HAL_DMA_IRQHandler+0x2ee>
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	4a54      	ldr	r2, [pc, #336]	@ (8006838 <HAL_DMA_IRQHandler+0x430>)
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d004      	beq.n	80066f6 <HAL_DMA_IRQHandler+0x2ee>
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	4a52      	ldr	r2, [pc, #328]	@ (800683c <HAL_DMA_IRQHandler+0x434>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d10a      	bne.n	800670c <HAL_DMA_IRQHandler+0x304>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	695b      	ldr	r3, [r3, #20]
 80066fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006700:	2b00      	cmp	r3, #0
 8006702:	bf14      	ite	ne
 8006704:	2301      	movne	r3, #1
 8006706:	2300      	moveq	r3, #0
 8006708:	b2db      	uxtb	r3, r3
 800670a:	e003      	b.n	8006714 <HAL_DMA_IRQHandler+0x30c>
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	2300      	movs	r3, #0
 8006714:	2b00      	cmp	r3, #0
 8006716:	d00d      	beq.n	8006734 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800671c:	f003 031f 	and.w	r3, r3, #31
 8006720:	2201      	movs	r2, #1
 8006722:	409a      	lsls	r2, r3
 8006724:	6a3b      	ldr	r3, [r7, #32]
 8006726:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800672c:	f043 0202 	orr.w	r2, r3, #2
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006738:	f003 031f 	and.w	r3, r3, #31
 800673c:	2204      	movs	r2, #4
 800673e:	409a      	lsls	r2, r3
 8006740:	69bb      	ldr	r3, [r7, #24]
 8006742:	4013      	ands	r3, r2
 8006744:	2b00      	cmp	r3, #0
 8006746:	f000 808f 	beq.w	8006868 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	4a2c      	ldr	r2, [pc, #176]	@ (8006800 <HAL_DMA_IRQHandler+0x3f8>)
 8006750:	4293      	cmp	r3, r2
 8006752:	d04a      	beq.n	80067ea <HAL_DMA_IRQHandler+0x3e2>
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	4a2a      	ldr	r2, [pc, #168]	@ (8006804 <HAL_DMA_IRQHandler+0x3fc>)
 800675a:	4293      	cmp	r3, r2
 800675c:	d045      	beq.n	80067ea <HAL_DMA_IRQHandler+0x3e2>
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	4a29      	ldr	r2, [pc, #164]	@ (8006808 <HAL_DMA_IRQHandler+0x400>)
 8006764:	4293      	cmp	r3, r2
 8006766:	d040      	beq.n	80067ea <HAL_DMA_IRQHandler+0x3e2>
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	4a27      	ldr	r2, [pc, #156]	@ (800680c <HAL_DMA_IRQHandler+0x404>)
 800676e:	4293      	cmp	r3, r2
 8006770:	d03b      	beq.n	80067ea <HAL_DMA_IRQHandler+0x3e2>
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	4a26      	ldr	r2, [pc, #152]	@ (8006810 <HAL_DMA_IRQHandler+0x408>)
 8006778:	4293      	cmp	r3, r2
 800677a:	d036      	beq.n	80067ea <HAL_DMA_IRQHandler+0x3e2>
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	4a24      	ldr	r2, [pc, #144]	@ (8006814 <HAL_DMA_IRQHandler+0x40c>)
 8006782:	4293      	cmp	r3, r2
 8006784:	d031      	beq.n	80067ea <HAL_DMA_IRQHandler+0x3e2>
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	4a23      	ldr	r2, [pc, #140]	@ (8006818 <HAL_DMA_IRQHandler+0x410>)
 800678c:	4293      	cmp	r3, r2
 800678e:	d02c      	beq.n	80067ea <HAL_DMA_IRQHandler+0x3e2>
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	4a21      	ldr	r2, [pc, #132]	@ (800681c <HAL_DMA_IRQHandler+0x414>)
 8006796:	4293      	cmp	r3, r2
 8006798:	d027      	beq.n	80067ea <HAL_DMA_IRQHandler+0x3e2>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	4a20      	ldr	r2, [pc, #128]	@ (8006820 <HAL_DMA_IRQHandler+0x418>)
 80067a0:	4293      	cmp	r3, r2
 80067a2:	d022      	beq.n	80067ea <HAL_DMA_IRQHandler+0x3e2>
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	4a1e      	ldr	r2, [pc, #120]	@ (8006824 <HAL_DMA_IRQHandler+0x41c>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d01d      	beq.n	80067ea <HAL_DMA_IRQHandler+0x3e2>
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	4a1d      	ldr	r2, [pc, #116]	@ (8006828 <HAL_DMA_IRQHandler+0x420>)
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d018      	beq.n	80067ea <HAL_DMA_IRQHandler+0x3e2>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	4a1b      	ldr	r2, [pc, #108]	@ (800682c <HAL_DMA_IRQHandler+0x424>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d013      	beq.n	80067ea <HAL_DMA_IRQHandler+0x3e2>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4a1a      	ldr	r2, [pc, #104]	@ (8006830 <HAL_DMA_IRQHandler+0x428>)
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d00e      	beq.n	80067ea <HAL_DMA_IRQHandler+0x3e2>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4a18      	ldr	r2, [pc, #96]	@ (8006834 <HAL_DMA_IRQHandler+0x42c>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d009      	beq.n	80067ea <HAL_DMA_IRQHandler+0x3e2>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	4a17      	ldr	r2, [pc, #92]	@ (8006838 <HAL_DMA_IRQHandler+0x430>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d004      	beq.n	80067ea <HAL_DMA_IRQHandler+0x3e2>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4a15      	ldr	r2, [pc, #84]	@ (800683c <HAL_DMA_IRQHandler+0x434>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d12a      	bne.n	8006840 <HAL_DMA_IRQHandler+0x438>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	f003 0302 	and.w	r3, r3, #2
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	bf14      	ite	ne
 80067f8:	2301      	movne	r3, #1
 80067fa:	2300      	moveq	r3, #0
 80067fc:	b2db      	uxtb	r3, r3
 80067fe:	e023      	b.n	8006848 <HAL_DMA_IRQHandler+0x440>
 8006800:	40020010 	.word	0x40020010
 8006804:	40020028 	.word	0x40020028
 8006808:	40020040 	.word	0x40020040
 800680c:	40020058 	.word	0x40020058
 8006810:	40020070 	.word	0x40020070
 8006814:	40020088 	.word	0x40020088
 8006818:	400200a0 	.word	0x400200a0
 800681c:	400200b8 	.word	0x400200b8
 8006820:	40020410 	.word	0x40020410
 8006824:	40020428 	.word	0x40020428
 8006828:	40020440 	.word	0x40020440
 800682c:	40020458 	.word	0x40020458
 8006830:	40020470 	.word	0x40020470
 8006834:	40020488 	.word	0x40020488
 8006838:	400204a0 	.word	0x400204a0
 800683c:	400204b8 	.word	0x400204b8
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	2300      	movs	r3, #0
 8006848:	2b00      	cmp	r3, #0
 800684a:	d00d      	beq.n	8006868 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006850:	f003 031f 	and.w	r3, r3, #31
 8006854:	2204      	movs	r2, #4
 8006856:	409a      	lsls	r2, r3
 8006858:	6a3b      	ldr	r3, [r7, #32]
 800685a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006860:	f043 0204 	orr.w	r2, r3, #4
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800686c:	f003 031f 	and.w	r3, r3, #31
 8006870:	2210      	movs	r2, #16
 8006872:	409a      	lsls	r2, r3
 8006874:	69bb      	ldr	r3, [r7, #24]
 8006876:	4013      	ands	r3, r2
 8006878:	2b00      	cmp	r3, #0
 800687a:	f000 80a6 	beq.w	80069ca <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	4a85      	ldr	r2, [pc, #532]	@ (8006a98 <HAL_DMA_IRQHandler+0x690>)
 8006884:	4293      	cmp	r3, r2
 8006886:	d04a      	beq.n	800691e <HAL_DMA_IRQHandler+0x516>
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	4a83      	ldr	r2, [pc, #524]	@ (8006a9c <HAL_DMA_IRQHandler+0x694>)
 800688e:	4293      	cmp	r3, r2
 8006890:	d045      	beq.n	800691e <HAL_DMA_IRQHandler+0x516>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	4a82      	ldr	r2, [pc, #520]	@ (8006aa0 <HAL_DMA_IRQHandler+0x698>)
 8006898:	4293      	cmp	r3, r2
 800689a:	d040      	beq.n	800691e <HAL_DMA_IRQHandler+0x516>
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	4a80      	ldr	r2, [pc, #512]	@ (8006aa4 <HAL_DMA_IRQHandler+0x69c>)
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d03b      	beq.n	800691e <HAL_DMA_IRQHandler+0x516>
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	4a7f      	ldr	r2, [pc, #508]	@ (8006aa8 <HAL_DMA_IRQHandler+0x6a0>)
 80068ac:	4293      	cmp	r3, r2
 80068ae:	d036      	beq.n	800691e <HAL_DMA_IRQHandler+0x516>
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	4a7d      	ldr	r2, [pc, #500]	@ (8006aac <HAL_DMA_IRQHandler+0x6a4>)
 80068b6:	4293      	cmp	r3, r2
 80068b8:	d031      	beq.n	800691e <HAL_DMA_IRQHandler+0x516>
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	4a7c      	ldr	r2, [pc, #496]	@ (8006ab0 <HAL_DMA_IRQHandler+0x6a8>)
 80068c0:	4293      	cmp	r3, r2
 80068c2:	d02c      	beq.n	800691e <HAL_DMA_IRQHandler+0x516>
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	4a7a      	ldr	r2, [pc, #488]	@ (8006ab4 <HAL_DMA_IRQHandler+0x6ac>)
 80068ca:	4293      	cmp	r3, r2
 80068cc:	d027      	beq.n	800691e <HAL_DMA_IRQHandler+0x516>
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	4a79      	ldr	r2, [pc, #484]	@ (8006ab8 <HAL_DMA_IRQHandler+0x6b0>)
 80068d4:	4293      	cmp	r3, r2
 80068d6:	d022      	beq.n	800691e <HAL_DMA_IRQHandler+0x516>
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	4a77      	ldr	r2, [pc, #476]	@ (8006abc <HAL_DMA_IRQHandler+0x6b4>)
 80068de:	4293      	cmp	r3, r2
 80068e0:	d01d      	beq.n	800691e <HAL_DMA_IRQHandler+0x516>
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	4a76      	ldr	r2, [pc, #472]	@ (8006ac0 <HAL_DMA_IRQHandler+0x6b8>)
 80068e8:	4293      	cmp	r3, r2
 80068ea:	d018      	beq.n	800691e <HAL_DMA_IRQHandler+0x516>
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	4a74      	ldr	r2, [pc, #464]	@ (8006ac4 <HAL_DMA_IRQHandler+0x6bc>)
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d013      	beq.n	800691e <HAL_DMA_IRQHandler+0x516>
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	4a73      	ldr	r2, [pc, #460]	@ (8006ac8 <HAL_DMA_IRQHandler+0x6c0>)
 80068fc:	4293      	cmp	r3, r2
 80068fe:	d00e      	beq.n	800691e <HAL_DMA_IRQHandler+0x516>
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	4a71      	ldr	r2, [pc, #452]	@ (8006acc <HAL_DMA_IRQHandler+0x6c4>)
 8006906:	4293      	cmp	r3, r2
 8006908:	d009      	beq.n	800691e <HAL_DMA_IRQHandler+0x516>
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	4a70      	ldr	r2, [pc, #448]	@ (8006ad0 <HAL_DMA_IRQHandler+0x6c8>)
 8006910:	4293      	cmp	r3, r2
 8006912:	d004      	beq.n	800691e <HAL_DMA_IRQHandler+0x516>
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	4a6e      	ldr	r2, [pc, #440]	@ (8006ad4 <HAL_DMA_IRQHandler+0x6cc>)
 800691a:	4293      	cmp	r3, r2
 800691c:	d10a      	bne.n	8006934 <HAL_DMA_IRQHandler+0x52c>
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f003 0308 	and.w	r3, r3, #8
 8006928:	2b00      	cmp	r3, #0
 800692a:	bf14      	ite	ne
 800692c:	2301      	movne	r3, #1
 800692e:	2300      	moveq	r3, #0
 8006930:	b2db      	uxtb	r3, r3
 8006932:	e009      	b.n	8006948 <HAL_DMA_IRQHandler+0x540>
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	f003 0304 	and.w	r3, r3, #4
 800693e:	2b00      	cmp	r3, #0
 8006940:	bf14      	ite	ne
 8006942:	2301      	movne	r3, #1
 8006944:	2300      	moveq	r3, #0
 8006946:	b2db      	uxtb	r3, r3
 8006948:	2b00      	cmp	r3, #0
 800694a:	d03e      	beq.n	80069ca <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006950:	f003 031f 	and.w	r3, r3, #31
 8006954:	2210      	movs	r2, #16
 8006956:	409a      	lsls	r2, r3
 8006958:	6a3b      	ldr	r3, [r7, #32]
 800695a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006966:	2b00      	cmp	r3, #0
 8006968:	d018      	beq.n	800699c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006974:	2b00      	cmp	r3, #0
 8006976:	d108      	bne.n	800698a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800697c:	2b00      	cmp	r3, #0
 800697e:	d024      	beq.n	80069ca <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006984:	6878      	ldr	r0, [r7, #4]
 8006986:	4798      	blx	r3
 8006988:	e01f      	b.n	80069ca <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800698e:	2b00      	cmp	r3, #0
 8006990:	d01b      	beq.n	80069ca <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006996:	6878      	ldr	r0, [r7, #4]
 8006998:	4798      	blx	r3
 800699a:	e016      	b.n	80069ca <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d107      	bne.n	80069ba <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	681a      	ldr	r2, [r3, #0]
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	f022 0208 	bic.w	r2, r2, #8
 80069b8:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d003      	beq.n	80069ca <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069c6:	6878      	ldr	r0, [r7, #4]
 80069c8:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069ce:	f003 031f 	and.w	r3, r3, #31
 80069d2:	2220      	movs	r2, #32
 80069d4:	409a      	lsls	r2, r3
 80069d6:	69bb      	ldr	r3, [r7, #24]
 80069d8:	4013      	ands	r3, r2
 80069da:	2b00      	cmp	r3, #0
 80069dc:	f000 8110 	beq.w	8006c00 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	4a2c      	ldr	r2, [pc, #176]	@ (8006a98 <HAL_DMA_IRQHandler+0x690>)
 80069e6:	4293      	cmp	r3, r2
 80069e8:	d04a      	beq.n	8006a80 <HAL_DMA_IRQHandler+0x678>
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	4a2b      	ldr	r2, [pc, #172]	@ (8006a9c <HAL_DMA_IRQHandler+0x694>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d045      	beq.n	8006a80 <HAL_DMA_IRQHandler+0x678>
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	4a29      	ldr	r2, [pc, #164]	@ (8006aa0 <HAL_DMA_IRQHandler+0x698>)
 80069fa:	4293      	cmp	r3, r2
 80069fc:	d040      	beq.n	8006a80 <HAL_DMA_IRQHandler+0x678>
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	4a28      	ldr	r2, [pc, #160]	@ (8006aa4 <HAL_DMA_IRQHandler+0x69c>)
 8006a04:	4293      	cmp	r3, r2
 8006a06:	d03b      	beq.n	8006a80 <HAL_DMA_IRQHandler+0x678>
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	4a26      	ldr	r2, [pc, #152]	@ (8006aa8 <HAL_DMA_IRQHandler+0x6a0>)
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	d036      	beq.n	8006a80 <HAL_DMA_IRQHandler+0x678>
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	4a25      	ldr	r2, [pc, #148]	@ (8006aac <HAL_DMA_IRQHandler+0x6a4>)
 8006a18:	4293      	cmp	r3, r2
 8006a1a:	d031      	beq.n	8006a80 <HAL_DMA_IRQHandler+0x678>
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	4a23      	ldr	r2, [pc, #140]	@ (8006ab0 <HAL_DMA_IRQHandler+0x6a8>)
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d02c      	beq.n	8006a80 <HAL_DMA_IRQHandler+0x678>
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	4a22      	ldr	r2, [pc, #136]	@ (8006ab4 <HAL_DMA_IRQHandler+0x6ac>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d027      	beq.n	8006a80 <HAL_DMA_IRQHandler+0x678>
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	4a20      	ldr	r2, [pc, #128]	@ (8006ab8 <HAL_DMA_IRQHandler+0x6b0>)
 8006a36:	4293      	cmp	r3, r2
 8006a38:	d022      	beq.n	8006a80 <HAL_DMA_IRQHandler+0x678>
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	4a1f      	ldr	r2, [pc, #124]	@ (8006abc <HAL_DMA_IRQHandler+0x6b4>)
 8006a40:	4293      	cmp	r3, r2
 8006a42:	d01d      	beq.n	8006a80 <HAL_DMA_IRQHandler+0x678>
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	4a1d      	ldr	r2, [pc, #116]	@ (8006ac0 <HAL_DMA_IRQHandler+0x6b8>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d018      	beq.n	8006a80 <HAL_DMA_IRQHandler+0x678>
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	4a1c      	ldr	r2, [pc, #112]	@ (8006ac4 <HAL_DMA_IRQHandler+0x6bc>)
 8006a54:	4293      	cmp	r3, r2
 8006a56:	d013      	beq.n	8006a80 <HAL_DMA_IRQHandler+0x678>
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	4a1a      	ldr	r2, [pc, #104]	@ (8006ac8 <HAL_DMA_IRQHandler+0x6c0>)
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d00e      	beq.n	8006a80 <HAL_DMA_IRQHandler+0x678>
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	4a19      	ldr	r2, [pc, #100]	@ (8006acc <HAL_DMA_IRQHandler+0x6c4>)
 8006a68:	4293      	cmp	r3, r2
 8006a6a:	d009      	beq.n	8006a80 <HAL_DMA_IRQHandler+0x678>
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	4a17      	ldr	r2, [pc, #92]	@ (8006ad0 <HAL_DMA_IRQHandler+0x6c8>)
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d004      	beq.n	8006a80 <HAL_DMA_IRQHandler+0x678>
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	4a16      	ldr	r2, [pc, #88]	@ (8006ad4 <HAL_DMA_IRQHandler+0x6cc>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d12b      	bne.n	8006ad8 <HAL_DMA_IRQHandler+0x6d0>
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f003 0310 	and.w	r3, r3, #16
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	bf14      	ite	ne
 8006a8e:	2301      	movne	r3, #1
 8006a90:	2300      	moveq	r3, #0
 8006a92:	b2db      	uxtb	r3, r3
 8006a94:	e02a      	b.n	8006aec <HAL_DMA_IRQHandler+0x6e4>
 8006a96:	bf00      	nop
 8006a98:	40020010 	.word	0x40020010
 8006a9c:	40020028 	.word	0x40020028
 8006aa0:	40020040 	.word	0x40020040
 8006aa4:	40020058 	.word	0x40020058
 8006aa8:	40020070 	.word	0x40020070
 8006aac:	40020088 	.word	0x40020088
 8006ab0:	400200a0 	.word	0x400200a0
 8006ab4:	400200b8 	.word	0x400200b8
 8006ab8:	40020410 	.word	0x40020410
 8006abc:	40020428 	.word	0x40020428
 8006ac0:	40020440 	.word	0x40020440
 8006ac4:	40020458 	.word	0x40020458
 8006ac8:	40020470 	.word	0x40020470
 8006acc:	40020488 	.word	0x40020488
 8006ad0:	400204a0 	.word	0x400204a0
 8006ad4:	400204b8 	.word	0x400204b8
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f003 0302 	and.w	r3, r3, #2
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	bf14      	ite	ne
 8006ae6:	2301      	movne	r3, #1
 8006ae8:	2300      	moveq	r3, #0
 8006aea:	b2db      	uxtb	r3, r3
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	f000 8087 	beq.w	8006c00 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006af6:	f003 031f 	and.w	r3, r3, #31
 8006afa:	2220      	movs	r2, #32
 8006afc:	409a      	lsls	r2, r3
 8006afe:	6a3b      	ldr	r3, [r7, #32]
 8006b00:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006b08:	b2db      	uxtb	r3, r3
 8006b0a:	2b04      	cmp	r3, #4
 8006b0c:	d139      	bne.n	8006b82 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	681a      	ldr	r2, [r3, #0]
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f022 0216 	bic.w	r2, r2, #22
 8006b1c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	695a      	ldr	r2, [r3, #20]
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006b2c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d103      	bne.n	8006b3e <HAL_DMA_IRQHandler+0x736>
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d007      	beq.n	8006b4e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	681a      	ldr	r2, [r3, #0]
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f022 0208 	bic.w	r2, r2, #8
 8006b4c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b52:	f003 031f 	and.w	r3, r3, #31
 8006b56:	223f      	movs	r2, #63	@ 0x3f
 8006b58:	409a      	lsls	r2, r3
 8006b5a:	6a3b      	ldr	r3, [r7, #32]
 8006b5c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2201      	movs	r2, #1
 8006b62:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2200      	movs	r2, #0
 8006b6a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	f000 834a 	beq.w	800720c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b7c:	6878      	ldr	r0, [r7, #4]
 8006b7e:	4798      	blx	r3
          }
          return;
 8006b80:	e344      	b.n	800720c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d018      	beq.n	8006bc2 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d108      	bne.n	8006bb0 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d02c      	beq.n	8006c00 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006baa:	6878      	ldr	r0, [r7, #4]
 8006bac:	4798      	blx	r3
 8006bae:	e027      	b.n	8006c00 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d023      	beq.n	8006c00 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bbc:	6878      	ldr	r0, [r7, #4]
 8006bbe:	4798      	blx	r3
 8006bc0:	e01e      	b.n	8006c00 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d10f      	bne.n	8006bf0 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	681a      	ldr	r2, [r3, #0]
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f022 0210 	bic.w	r2, r2, #16
 8006bde:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2201      	movs	r2, #1
 8006be4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2200      	movs	r2, #0
 8006bec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d003      	beq.n	8006c00 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bfc:	6878      	ldr	r0, [r7, #4]
 8006bfe:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	f000 8306 	beq.w	8007216 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c0e:	f003 0301 	and.w	r3, r3, #1
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	f000 8088 	beq.w	8006d28 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2204      	movs	r2, #4
 8006c1c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	4a7a      	ldr	r2, [pc, #488]	@ (8006e10 <HAL_DMA_IRQHandler+0xa08>)
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d04a      	beq.n	8006cc0 <HAL_DMA_IRQHandler+0x8b8>
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	4a79      	ldr	r2, [pc, #484]	@ (8006e14 <HAL_DMA_IRQHandler+0xa0c>)
 8006c30:	4293      	cmp	r3, r2
 8006c32:	d045      	beq.n	8006cc0 <HAL_DMA_IRQHandler+0x8b8>
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	4a77      	ldr	r2, [pc, #476]	@ (8006e18 <HAL_DMA_IRQHandler+0xa10>)
 8006c3a:	4293      	cmp	r3, r2
 8006c3c:	d040      	beq.n	8006cc0 <HAL_DMA_IRQHandler+0x8b8>
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	4a76      	ldr	r2, [pc, #472]	@ (8006e1c <HAL_DMA_IRQHandler+0xa14>)
 8006c44:	4293      	cmp	r3, r2
 8006c46:	d03b      	beq.n	8006cc0 <HAL_DMA_IRQHandler+0x8b8>
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	4a74      	ldr	r2, [pc, #464]	@ (8006e20 <HAL_DMA_IRQHandler+0xa18>)
 8006c4e:	4293      	cmp	r3, r2
 8006c50:	d036      	beq.n	8006cc0 <HAL_DMA_IRQHandler+0x8b8>
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	4a73      	ldr	r2, [pc, #460]	@ (8006e24 <HAL_DMA_IRQHandler+0xa1c>)
 8006c58:	4293      	cmp	r3, r2
 8006c5a:	d031      	beq.n	8006cc0 <HAL_DMA_IRQHandler+0x8b8>
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	4a71      	ldr	r2, [pc, #452]	@ (8006e28 <HAL_DMA_IRQHandler+0xa20>)
 8006c62:	4293      	cmp	r3, r2
 8006c64:	d02c      	beq.n	8006cc0 <HAL_DMA_IRQHandler+0x8b8>
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	4a70      	ldr	r2, [pc, #448]	@ (8006e2c <HAL_DMA_IRQHandler+0xa24>)
 8006c6c:	4293      	cmp	r3, r2
 8006c6e:	d027      	beq.n	8006cc0 <HAL_DMA_IRQHandler+0x8b8>
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	4a6e      	ldr	r2, [pc, #440]	@ (8006e30 <HAL_DMA_IRQHandler+0xa28>)
 8006c76:	4293      	cmp	r3, r2
 8006c78:	d022      	beq.n	8006cc0 <HAL_DMA_IRQHandler+0x8b8>
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	4a6d      	ldr	r2, [pc, #436]	@ (8006e34 <HAL_DMA_IRQHandler+0xa2c>)
 8006c80:	4293      	cmp	r3, r2
 8006c82:	d01d      	beq.n	8006cc0 <HAL_DMA_IRQHandler+0x8b8>
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	4a6b      	ldr	r2, [pc, #428]	@ (8006e38 <HAL_DMA_IRQHandler+0xa30>)
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	d018      	beq.n	8006cc0 <HAL_DMA_IRQHandler+0x8b8>
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	4a6a      	ldr	r2, [pc, #424]	@ (8006e3c <HAL_DMA_IRQHandler+0xa34>)
 8006c94:	4293      	cmp	r3, r2
 8006c96:	d013      	beq.n	8006cc0 <HAL_DMA_IRQHandler+0x8b8>
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	4a68      	ldr	r2, [pc, #416]	@ (8006e40 <HAL_DMA_IRQHandler+0xa38>)
 8006c9e:	4293      	cmp	r3, r2
 8006ca0:	d00e      	beq.n	8006cc0 <HAL_DMA_IRQHandler+0x8b8>
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	4a67      	ldr	r2, [pc, #412]	@ (8006e44 <HAL_DMA_IRQHandler+0xa3c>)
 8006ca8:	4293      	cmp	r3, r2
 8006caa:	d009      	beq.n	8006cc0 <HAL_DMA_IRQHandler+0x8b8>
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	4a65      	ldr	r2, [pc, #404]	@ (8006e48 <HAL_DMA_IRQHandler+0xa40>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d004      	beq.n	8006cc0 <HAL_DMA_IRQHandler+0x8b8>
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	4a64      	ldr	r2, [pc, #400]	@ (8006e4c <HAL_DMA_IRQHandler+0xa44>)
 8006cbc:	4293      	cmp	r3, r2
 8006cbe:	d108      	bne.n	8006cd2 <HAL_DMA_IRQHandler+0x8ca>
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	681a      	ldr	r2, [r3, #0]
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	f022 0201 	bic.w	r2, r2, #1
 8006cce:	601a      	str	r2, [r3, #0]
 8006cd0:	e007      	b.n	8006ce2 <HAL_DMA_IRQHandler+0x8da>
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	681a      	ldr	r2, [r3, #0]
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f022 0201 	bic.w	r2, r2, #1
 8006ce0:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	3301      	adds	r3, #1
 8006ce6:	60fb      	str	r3, [r7, #12]
 8006ce8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006cea:	429a      	cmp	r2, r3
 8006cec:	d307      	bcc.n	8006cfe <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f003 0301 	and.w	r3, r3, #1
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d1f2      	bne.n	8006ce2 <HAL_DMA_IRQHandler+0x8da>
 8006cfc:	e000      	b.n	8006d00 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8006cfe:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f003 0301 	and.w	r3, r3, #1
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d004      	beq.n	8006d18 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	2203      	movs	r2, #3
 8006d12:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8006d16:	e003      	b.n	8006d20 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2201      	movs	r2, #1
 8006d1c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2200      	movs	r2, #0
 8006d24:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	f000 8272 	beq.w	8007216 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d36:	6878      	ldr	r0, [r7, #4]
 8006d38:	4798      	blx	r3
 8006d3a:	e26c      	b.n	8007216 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	4a43      	ldr	r2, [pc, #268]	@ (8006e50 <HAL_DMA_IRQHandler+0xa48>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d022      	beq.n	8006d8c <HAL_DMA_IRQHandler+0x984>
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	4a42      	ldr	r2, [pc, #264]	@ (8006e54 <HAL_DMA_IRQHandler+0xa4c>)
 8006d4c:	4293      	cmp	r3, r2
 8006d4e:	d01d      	beq.n	8006d8c <HAL_DMA_IRQHandler+0x984>
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	4a40      	ldr	r2, [pc, #256]	@ (8006e58 <HAL_DMA_IRQHandler+0xa50>)
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d018      	beq.n	8006d8c <HAL_DMA_IRQHandler+0x984>
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	4a3f      	ldr	r2, [pc, #252]	@ (8006e5c <HAL_DMA_IRQHandler+0xa54>)
 8006d60:	4293      	cmp	r3, r2
 8006d62:	d013      	beq.n	8006d8c <HAL_DMA_IRQHandler+0x984>
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	4a3d      	ldr	r2, [pc, #244]	@ (8006e60 <HAL_DMA_IRQHandler+0xa58>)
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	d00e      	beq.n	8006d8c <HAL_DMA_IRQHandler+0x984>
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	4a3c      	ldr	r2, [pc, #240]	@ (8006e64 <HAL_DMA_IRQHandler+0xa5c>)
 8006d74:	4293      	cmp	r3, r2
 8006d76:	d009      	beq.n	8006d8c <HAL_DMA_IRQHandler+0x984>
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	4a3a      	ldr	r2, [pc, #232]	@ (8006e68 <HAL_DMA_IRQHandler+0xa60>)
 8006d7e:	4293      	cmp	r3, r2
 8006d80:	d004      	beq.n	8006d8c <HAL_DMA_IRQHandler+0x984>
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	4a39      	ldr	r2, [pc, #228]	@ (8006e6c <HAL_DMA_IRQHandler+0xa64>)
 8006d88:	4293      	cmp	r3, r2
 8006d8a:	d101      	bne.n	8006d90 <HAL_DMA_IRQHandler+0x988>
 8006d8c:	2301      	movs	r3, #1
 8006d8e:	e000      	b.n	8006d92 <HAL_DMA_IRQHandler+0x98a>
 8006d90:	2300      	movs	r3, #0
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	f000 823f 	beq.w	8007216 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006da4:	f003 031f 	and.w	r3, r3, #31
 8006da8:	2204      	movs	r2, #4
 8006daa:	409a      	lsls	r2, r3
 8006dac:	697b      	ldr	r3, [r7, #20]
 8006dae:	4013      	ands	r3, r2
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	f000 80cd 	beq.w	8006f50 <HAL_DMA_IRQHandler+0xb48>
 8006db6:	693b      	ldr	r3, [r7, #16]
 8006db8:	f003 0304 	and.w	r3, r3, #4
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	f000 80c7 	beq.w	8006f50 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006dc6:	f003 031f 	and.w	r3, r3, #31
 8006dca:	2204      	movs	r2, #4
 8006dcc:	409a      	lsls	r2, r3
 8006dce:	69fb      	ldr	r3, [r7, #28]
 8006dd0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006dd2:	693b      	ldr	r3, [r7, #16]
 8006dd4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d049      	beq.n	8006e70 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006ddc:	693b      	ldr	r3, [r7, #16]
 8006dde:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d109      	bne.n	8006dfa <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	f000 8210 	beq.w	8007210 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006df4:	6878      	ldr	r0, [r7, #4]
 8006df6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006df8:	e20a      	b.n	8007210 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	f000 8206 	beq.w	8007210 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e08:	6878      	ldr	r0, [r7, #4]
 8006e0a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006e0c:	e200      	b.n	8007210 <HAL_DMA_IRQHandler+0xe08>
 8006e0e:	bf00      	nop
 8006e10:	40020010 	.word	0x40020010
 8006e14:	40020028 	.word	0x40020028
 8006e18:	40020040 	.word	0x40020040
 8006e1c:	40020058 	.word	0x40020058
 8006e20:	40020070 	.word	0x40020070
 8006e24:	40020088 	.word	0x40020088
 8006e28:	400200a0 	.word	0x400200a0
 8006e2c:	400200b8 	.word	0x400200b8
 8006e30:	40020410 	.word	0x40020410
 8006e34:	40020428 	.word	0x40020428
 8006e38:	40020440 	.word	0x40020440
 8006e3c:	40020458 	.word	0x40020458
 8006e40:	40020470 	.word	0x40020470
 8006e44:	40020488 	.word	0x40020488
 8006e48:	400204a0 	.word	0x400204a0
 8006e4c:	400204b8 	.word	0x400204b8
 8006e50:	58025408 	.word	0x58025408
 8006e54:	5802541c 	.word	0x5802541c
 8006e58:	58025430 	.word	0x58025430
 8006e5c:	58025444 	.word	0x58025444
 8006e60:	58025458 	.word	0x58025458
 8006e64:	5802546c 	.word	0x5802546c
 8006e68:	58025480 	.word	0x58025480
 8006e6c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006e70:	693b      	ldr	r3, [r7, #16]
 8006e72:	f003 0320 	and.w	r3, r3, #32
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d160      	bne.n	8006f3c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	4a7f      	ldr	r2, [pc, #508]	@ (800707c <HAL_DMA_IRQHandler+0xc74>)
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d04a      	beq.n	8006f1a <HAL_DMA_IRQHandler+0xb12>
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	4a7d      	ldr	r2, [pc, #500]	@ (8007080 <HAL_DMA_IRQHandler+0xc78>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d045      	beq.n	8006f1a <HAL_DMA_IRQHandler+0xb12>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	4a7c      	ldr	r2, [pc, #496]	@ (8007084 <HAL_DMA_IRQHandler+0xc7c>)
 8006e94:	4293      	cmp	r3, r2
 8006e96:	d040      	beq.n	8006f1a <HAL_DMA_IRQHandler+0xb12>
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	4a7a      	ldr	r2, [pc, #488]	@ (8007088 <HAL_DMA_IRQHandler+0xc80>)
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	d03b      	beq.n	8006f1a <HAL_DMA_IRQHandler+0xb12>
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	4a79      	ldr	r2, [pc, #484]	@ (800708c <HAL_DMA_IRQHandler+0xc84>)
 8006ea8:	4293      	cmp	r3, r2
 8006eaa:	d036      	beq.n	8006f1a <HAL_DMA_IRQHandler+0xb12>
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	4a77      	ldr	r2, [pc, #476]	@ (8007090 <HAL_DMA_IRQHandler+0xc88>)
 8006eb2:	4293      	cmp	r3, r2
 8006eb4:	d031      	beq.n	8006f1a <HAL_DMA_IRQHandler+0xb12>
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	4a76      	ldr	r2, [pc, #472]	@ (8007094 <HAL_DMA_IRQHandler+0xc8c>)
 8006ebc:	4293      	cmp	r3, r2
 8006ebe:	d02c      	beq.n	8006f1a <HAL_DMA_IRQHandler+0xb12>
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	4a74      	ldr	r2, [pc, #464]	@ (8007098 <HAL_DMA_IRQHandler+0xc90>)
 8006ec6:	4293      	cmp	r3, r2
 8006ec8:	d027      	beq.n	8006f1a <HAL_DMA_IRQHandler+0xb12>
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	4a73      	ldr	r2, [pc, #460]	@ (800709c <HAL_DMA_IRQHandler+0xc94>)
 8006ed0:	4293      	cmp	r3, r2
 8006ed2:	d022      	beq.n	8006f1a <HAL_DMA_IRQHandler+0xb12>
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	4a71      	ldr	r2, [pc, #452]	@ (80070a0 <HAL_DMA_IRQHandler+0xc98>)
 8006eda:	4293      	cmp	r3, r2
 8006edc:	d01d      	beq.n	8006f1a <HAL_DMA_IRQHandler+0xb12>
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	4a70      	ldr	r2, [pc, #448]	@ (80070a4 <HAL_DMA_IRQHandler+0xc9c>)
 8006ee4:	4293      	cmp	r3, r2
 8006ee6:	d018      	beq.n	8006f1a <HAL_DMA_IRQHandler+0xb12>
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	4a6e      	ldr	r2, [pc, #440]	@ (80070a8 <HAL_DMA_IRQHandler+0xca0>)
 8006eee:	4293      	cmp	r3, r2
 8006ef0:	d013      	beq.n	8006f1a <HAL_DMA_IRQHandler+0xb12>
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	4a6d      	ldr	r2, [pc, #436]	@ (80070ac <HAL_DMA_IRQHandler+0xca4>)
 8006ef8:	4293      	cmp	r3, r2
 8006efa:	d00e      	beq.n	8006f1a <HAL_DMA_IRQHandler+0xb12>
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	4a6b      	ldr	r2, [pc, #428]	@ (80070b0 <HAL_DMA_IRQHandler+0xca8>)
 8006f02:	4293      	cmp	r3, r2
 8006f04:	d009      	beq.n	8006f1a <HAL_DMA_IRQHandler+0xb12>
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	4a6a      	ldr	r2, [pc, #424]	@ (80070b4 <HAL_DMA_IRQHandler+0xcac>)
 8006f0c:	4293      	cmp	r3, r2
 8006f0e:	d004      	beq.n	8006f1a <HAL_DMA_IRQHandler+0xb12>
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	4a68      	ldr	r2, [pc, #416]	@ (80070b8 <HAL_DMA_IRQHandler+0xcb0>)
 8006f16:	4293      	cmp	r3, r2
 8006f18:	d108      	bne.n	8006f2c <HAL_DMA_IRQHandler+0xb24>
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	681a      	ldr	r2, [r3, #0]
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	f022 0208 	bic.w	r2, r2, #8
 8006f28:	601a      	str	r2, [r3, #0]
 8006f2a:	e007      	b.n	8006f3c <HAL_DMA_IRQHandler+0xb34>
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	681a      	ldr	r2, [r3, #0]
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	f022 0204 	bic.w	r2, r2, #4
 8006f3a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	f000 8165 	beq.w	8007210 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f4a:	6878      	ldr	r0, [r7, #4]
 8006f4c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006f4e:	e15f      	b.n	8007210 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f54:	f003 031f 	and.w	r3, r3, #31
 8006f58:	2202      	movs	r2, #2
 8006f5a:	409a      	lsls	r2, r3
 8006f5c:	697b      	ldr	r3, [r7, #20]
 8006f5e:	4013      	ands	r3, r2
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	f000 80c5 	beq.w	80070f0 <HAL_DMA_IRQHandler+0xce8>
 8006f66:	693b      	ldr	r3, [r7, #16]
 8006f68:	f003 0302 	and.w	r3, r3, #2
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	f000 80bf 	beq.w	80070f0 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f76:	f003 031f 	and.w	r3, r3, #31
 8006f7a:	2202      	movs	r2, #2
 8006f7c:	409a      	lsls	r2, r3
 8006f7e:	69fb      	ldr	r3, [r7, #28]
 8006f80:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006f82:	693b      	ldr	r3, [r7, #16]
 8006f84:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d018      	beq.n	8006fbe <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006f8c:	693b      	ldr	r3, [r7, #16]
 8006f8e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d109      	bne.n	8006faa <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	f000 813a 	beq.w	8007214 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fa4:	6878      	ldr	r0, [r7, #4]
 8006fa6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006fa8:	e134      	b.n	8007214 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	f000 8130 	beq.w	8007214 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fb8:	6878      	ldr	r0, [r7, #4]
 8006fba:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006fbc:	e12a      	b.n	8007214 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006fbe:	693b      	ldr	r3, [r7, #16]
 8006fc0:	f003 0320 	and.w	r3, r3, #32
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	f040 8089 	bne.w	80070dc <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	4a2b      	ldr	r2, [pc, #172]	@ (800707c <HAL_DMA_IRQHandler+0xc74>)
 8006fd0:	4293      	cmp	r3, r2
 8006fd2:	d04a      	beq.n	800706a <HAL_DMA_IRQHandler+0xc62>
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	4a29      	ldr	r2, [pc, #164]	@ (8007080 <HAL_DMA_IRQHandler+0xc78>)
 8006fda:	4293      	cmp	r3, r2
 8006fdc:	d045      	beq.n	800706a <HAL_DMA_IRQHandler+0xc62>
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	4a28      	ldr	r2, [pc, #160]	@ (8007084 <HAL_DMA_IRQHandler+0xc7c>)
 8006fe4:	4293      	cmp	r3, r2
 8006fe6:	d040      	beq.n	800706a <HAL_DMA_IRQHandler+0xc62>
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	4a26      	ldr	r2, [pc, #152]	@ (8007088 <HAL_DMA_IRQHandler+0xc80>)
 8006fee:	4293      	cmp	r3, r2
 8006ff0:	d03b      	beq.n	800706a <HAL_DMA_IRQHandler+0xc62>
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	4a25      	ldr	r2, [pc, #148]	@ (800708c <HAL_DMA_IRQHandler+0xc84>)
 8006ff8:	4293      	cmp	r3, r2
 8006ffa:	d036      	beq.n	800706a <HAL_DMA_IRQHandler+0xc62>
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	4a23      	ldr	r2, [pc, #140]	@ (8007090 <HAL_DMA_IRQHandler+0xc88>)
 8007002:	4293      	cmp	r3, r2
 8007004:	d031      	beq.n	800706a <HAL_DMA_IRQHandler+0xc62>
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	4a22      	ldr	r2, [pc, #136]	@ (8007094 <HAL_DMA_IRQHandler+0xc8c>)
 800700c:	4293      	cmp	r3, r2
 800700e:	d02c      	beq.n	800706a <HAL_DMA_IRQHandler+0xc62>
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	4a20      	ldr	r2, [pc, #128]	@ (8007098 <HAL_DMA_IRQHandler+0xc90>)
 8007016:	4293      	cmp	r3, r2
 8007018:	d027      	beq.n	800706a <HAL_DMA_IRQHandler+0xc62>
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	4a1f      	ldr	r2, [pc, #124]	@ (800709c <HAL_DMA_IRQHandler+0xc94>)
 8007020:	4293      	cmp	r3, r2
 8007022:	d022      	beq.n	800706a <HAL_DMA_IRQHandler+0xc62>
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	4a1d      	ldr	r2, [pc, #116]	@ (80070a0 <HAL_DMA_IRQHandler+0xc98>)
 800702a:	4293      	cmp	r3, r2
 800702c:	d01d      	beq.n	800706a <HAL_DMA_IRQHandler+0xc62>
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	4a1c      	ldr	r2, [pc, #112]	@ (80070a4 <HAL_DMA_IRQHandler+0xc9c>)
 8007034:	4293      	cmp	r3, r2
 8007036:	d018      	beq.n	800706a <HAL_DMA_IRQHandler+0xc62>
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	4a1a      	ldr	r2, [pc, #104]	@ (80070a8 <HAL_DMA_IRQHandler+0xca0>)
 800703e:	4293      	cmp	r3, r2
 8007040:	d013      	beq.n	800706a <HAL_DMA_IRQHandler+0xc62>
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	4a19      	ldr	r2, [pc, #100]	@ (80070ac <HAL_DMA_IRQHandler+0xca4>)
 8007048:	4293      	cmp	r3, r2
 800704a:	d00e      	beq.n	800706a <HAL_DMA_IRQHandler+0xc62>
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	4a17      	ldr	r2, [pc, #92]	@ (80070b0 <HAL_DMA_IRQHandler+0xca8>)
 8007052:	4293      	cmp	r3, r2
 8007054:	d009      	beq.n	800706a <HAL_DMA_IRQHandler+0xc62>
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	4a16      	ldr	r2, [pc, #88]	@ (80070b4 <HAL_DMA_IRQHandler+0xcac>)
 800705c:	4293      	cmp	r3, r2
 800705e:	d004      	beq.n	800706a <HAL_DMA_IRQHandler+0xc62>
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	4a14      	ldr	r2, [pc, #80]	@ (80070b8 <HAL_DMA_IRQHandler+0xcb0>)
 8007066:	4293      	cmp	r3, r2
 8007068:	d128      	bne.n	80070bc <HAL_DMA_IRQHandler+0xcb4>
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	681a      	ldr	r2, [r3, #0]
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	f022 0214 	bic.w	r2, r2, #20
 8007078:	601a      	str	r2, [r3, #0]
 800707a:	e027      	b.n	80070cc <HAL_DMA_IRQHandler+0xcc4>
 800707c:	40020010 	.word	0x40020010
 8007080:	40020028 	.word	0x40020028
 8007084:	40020040 	.word	0x40020040
 8007088:	40020058 	.word	0x40020058
 800708c:	40020070 	.word	0x40020070
 8007090:	40020088 	.word	0x40020088
 8007094:	400200a0 	.word	0x400200a0
 8007098:	400200b8 	.word	0x400200b8
 800709c:	40020410 	.word	0x40020410
 80070a0:	40020428 	.word	0x40020428
 80070a4:	40020440 	.word	0x40020440
 80070a8:	40020458 	.word	0x40020458
 80070ac:	40020470 	.word	0x40020470
 80070b0:	40020488 	.word	0x40020488
 80070b4:	400204a0 	.word	0x400204a0
 80070b8:	400204b8 	.word	0x400204b8
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	681a      	ldr	r2, [r3, #0]
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	f022 020a 	bic.w	r2, r2, #10
 80070ca:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2201      	movs	r2, #1
 80070d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2200      	movs	r2, #0
 80070d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	f000 8097 	beq.w	8007214 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070ea:	6878      	ldr	r0, [r7, #4]
 80070ec:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80070ee:	e091      	b.n	8007214 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070f4:	f003 031f 	and.w	r3, r3, #31
 80070f8:	2208      	movs	r2, #8
 80070fa:	409a      	lsls	r2, r3
 80070fc:	697b      	ldr	r3, [r7, #20]
 80070fe:	4013      	ands	r3, r2
 8007100:	2b00      	cmp	r3, #0
 8007102:	f000 8088 	beq.w	8007216 <HAL_DMA_IRQHandler+0xe0e>
 8007106:	693b      	ldr	r3, [r7, #16]
 8007108:	f003 0308 	and.w	r3, r3, #8
 800710c:	2b00      	cmp	r3, #0
 800710e:	f000 8082 	beq.w	8007216 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	4a41      	ldr	r2, [pc, #260]	@ (800721c <HAL_DMA_IRQHandler+0xe14>)
 8007118:	4293      	cmp	r3, r2
 800711a:	d04a      	beq.n	80071b2 <HAL_DMA_IRQHandler+0xdaa>
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	4a3f      	ldr	r2, [pc, #252]	@ (8007220 <HAL_DMA_IRQHandler+0xe18>)
 8007122:	4293      	cmp	r3, r2
 8007124:	d045      	beq.n	80071b2 <HAL_DMA_IRQHandler+0xdaa>
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	4a3e      	ldr	r2, [pc, #248]	@ (8007224 <HAL_DMA_IRQHandler+0xe1c>)
 800712c:	4293      	cmp	r3, r2
 800712e:	d040      	beq.n	80071b2 <HAL_DMA_IRQHandler+0xdaa>
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	4a3c      	ldr	r2, [pc, #240]	@ (8007228 <HAL_DMA_IRQHandler+0xe20>)
 8007136:	4293      	cmp	r3, r2
 8007138:	d03b      	beq.n	80071b2 <HAL_DMA_IRQHandler+0xdaa>
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	4a3b      	ldr	r2, [pc, #236]	@ (800722c <HAL_DMA_IRQHandler+0xe24>)
 8007140:	4293      	cmp	r3, r2
 8007142:	d036      	beq.n	80071b2 <HAL_DMA_IRQHandler+0xdaa>
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	4a39      	ldr	r2, [pc, #228]	@ (8007230 <HAL_DMA_IRQHandler+0xe28>)
 800714a:	4293      	cmp	r3, r2
 800714c:	d031      	beq.n	80071b2 <HAL_DMA_IRQHandler+0xdaa>
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	4a38      	ldr	r2, [pc, #224]	@ (8007234 <HAL_DMA_IRQHandler+0xe2c>)
 8007154:	4293      	cmp	r3, r2
 8007156:	d02c      	beq.n	80071b2 <HAL_DMA_IRQHandler+0xdaa>
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	4a36      	ldr	r2, [pc, #216]	@ (8007238 <HAL_DMA_IRQHandler+0xe30>)
 800715e:	4293      	cmp	r3, r2
 8007160:	d027      	beq.n	80071b2 <HAL_DMA_IRQHandler+0xdaa>
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	4a35      	ldr	r2, [pc, #212]	@ (800723c <HAL_DMA_IRQHandler+0xe34>)
 8007168:	4293      	cmp	r3, r2
 800716a:	d022      	beq.n	80071b2 <HAL_DMA_IRQHandler+0xdaa>
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	4a33      	ldr	r2, [pc, #204]	@ (8007240 <HAL_DMA_IRQHandler+0xe38>)
 8007172:	4293      	cmp	r3, r2
 8007174:	d01d      	beq.n	80071b2 <HAL_DMA_IRQHandler+0xdaa>
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	4a32      	ldr	r2, [pc, #200]	@ (8007244 <HAL_DMA_IRQHandler+0xe3c>)
 800717c:	4293      	cmp	r3, r2
 800717e:	d018      	beq.n	80071b2 <HAL_DMA_IRQHandler+0xdaa>
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	4a30      	ldr	r2, [pc, #192]	@ (8007248 <HAL_DMA_IRQHandler+0xe40>)
 8007186:	4293      	cmp	r3, r2
 8007188:	d013      	beq.n	80071b2 <HAL_DMA_IRQHandler+0xdaa>
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	4a2f      	ldr	r2, [pc, #188]	@ (800724c <HAL_DMA_IRQHandler+0xe44>)
 8007190:	4293      	cmp	r3, r2
 8007192:	d00e      	beq.n	80071b2 <HAL_DMA_IRQHandler+0xdaa>
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	4a2d      	ldr	r2, [pc, #180]	@ (8007250 <HAL_DMA_IRQHandler+0xe48>)
 800719a:	4293      	cmp	r3, r2
 800719c:	d009      	beq.n	80071b2 <HAL_DMA_IRQHandler+0xdaa>
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	4a2c      	ldr	r2, [pc, #176]	@ (8007254 <HAL_DMA_IRQHandler+0xe4c>)
 80071a4:	4293      	cmp	r3, r2
 80071a6:	d004      	beq.n	80071b2 <HAL_DMA_IRQHandler+0xdaa>
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	4a2a      	ldr	r2, [pc, #168]	@ (8007258 <HAL_DMA_IRQHandler+0xe50>)
 80071ae:	4293      	cmp	r3, r2
 80071b0:	d108      	bne.n	80071c4 <HAL_DMA_IRQHandler+0xdbc>
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	681a      	ldr	r2, [r3, #0]
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f022 021c 	bic.w	r2, r2, #28
 80071c0:	601a      	str	r2, [r3, #0]
 80071c2:	e007      	b.n	80071d4 <HAL_DMA_IRQHandler+0xdcc>
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	681a      	ldr	r2, [r3, #0]
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	f022 020e 	bic.w	r2, r2, #14
 80071d2:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80071d8:	f003 031f 	and.w	r3, r3, #31
 80071dc:	2201      	movs	r2, #1
 80071de:	409a      	lsls	r2, r3
 80071e0:	69fb      	ldr	r3, [r7, #28]
 80071e2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2201      	movs	r2, #1
 80071e8:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	2201      	movs	r2, #1
 80071ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2200      	movs	r2, #0
 80071f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d009      	beq.n	8007216 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007206:	6878      	ldr	r0, [r7, #4]
 8007208:	4798      	blx	r3
 800720a:	e004      	b.n	8007216 <HAL_DMA_IRQHandler+0xe0e>
          return;
 800720c:	bf00      	nop
 800720e:	e002      	b.n	8007216 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007210:	bf00      	nop
 8007212:	e000      	b.n	8007216 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007214:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8007216:	3728      	adds	r7, #40	@ 0x28
 8007218:	46bd      	mov	sp, r7
 800721a:	bd80      	pop	{r7, pc}
 800721c:	40020010 	.word	0x40020010
 8007220:	40020028 	.word	0x40020028
 8007224:	40020040 	.word	0x40020040
 8007228:	40020058 	.word	0x40020058
 800722c:	40020070 	.word	0x40020070
 8007230:	40020088 	.word	0x40020088
 8007234:	400200a0 	.word	0x400200a0
 8007238:	400200b8 	.word	0x400200b8
 800723c:	40020410 	.word	0x40020410
 8007240:	40020428 	.word	0x40020428
 8007244:	40020440 	.word	0x40020440
 8007248:	40020458 	.word	0x40020458
 800724c:	40020470 	.word	0x40020470
 8007250:	40020488 	.word	0x40020488
 8007254:	400204a0 	.word	0x400204a0
 8007258:	400204b8 	.word	0x400204b8

0800725c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800725c:	b480      	push	{r7}
 800725e:	b087      	sub	sp, #28
 8007260:	af00      	add	r7, sp, #0
 8007262:	60f8      	str	r0, [r7, #12]
 8007264:	60b9      	str	r1, [r7, #8]
 8007266:	607a      	str	r2, [r7, #4]
 8007268:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800726e:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007274:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	4a7f      	ldr	r2, [pc, #508]	@ (8007478 <DMA_SetConfig+0x21c>)
 800727c:	4293      	cmp	r3, r2
 800727e:	d072      	beq.n	8007366 <DMA_SetConfig+0x10a>
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	4a7d      	ldr	r2, [pc, #500]	@ (800747c <DMA_SetConfig+0x220>)
 8007286:	4293      	cmp	r3, r2
 8007288:	d06d      	beq.n	8007366 <DMA_SetConfig+0x10a>
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	4a7c      	ldr	r2, [pc, #496]	@ (8007480 <DMA_SetConfig+0x224>)
 8007290:	4293      	cmp	r3, r2
 8007292:	d068      	beq.n	8007366 <DMA_SetConfig+0x10a>
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	4a7a      	ldr	r2, [pc, #488]	@ (8007484 <DMA_SetConfig+0x228>)
 800729a:	4293      	cmp	r3, r2
 800729c:	d063      	beq.n	8007366 <DMA_SetConfig+0x10a>
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	4a79      	ldr	r2, [pc, #484]	@ (8007488 <DMA_SetConfig+0x22c>)
 80072a4:	4293      	cmp	r3, r2
 80072a6:	d05e      	beq.n	8007366 <DMA_SetConfig+0x10a>
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	4a77      	ldr	r2, [pc, #476]	@ (800748c <DMA_SetConfig+0x230>)
 80072ae:	4293      	cmp	r3, r2
 80072b0:	d059      	beq.n	8007366 <DMA_SetConfig+0x10a>
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	4a76      	ldr	r2, [pc, #472]	@ (8007490 <DMA_SetConfig+0x234>)
 80072b8:	4293      	cmp	r3, r2
 80072ba:	d054      	beq.n	8007366 <DMA_SetConfig+0x10a>
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	4a74      	ldr	r2, [pc, #464]	@ (8007494 <DMA_SetConfig+0x238>)
 80072c2:	4293      	cmp	r3, r2
 80072c4:	d04f      	beq.n	8007366 <DMA_SetConfig+0x10a>
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	4a73      	ldr	r2, [pc, #460]	@ (8007498 <DMA_SetConfig+0x23c>)
 80072cc:	4293      	cmp	r3, r2
 80072ce:	d04a      	beq.n	8007366 <DMA_SetConfig+0x10a>
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	4a71      	ldr	r2, [pc, #452]	@ (800749c <DMA_SetConfig+0x240>)
 80072d6:	4293      	cmp	r3, r2
 80072d8:	d045      	beq.n	8007366 <DMA_SetConfig+0x10a>
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	4a70      	ldr	r2, [pc, #448]	@ (80074a0 <DMA_SetConfig+0x244>)
 80072e0:	4293      	cmp	r3, r2
 80072e2:	d040      	beq.n	8007366 <DMA_SetConfig+0x10a>
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	4a6e      	ldr	r2, [pc, #440]	@ (80074a4 <DMA_SetConfig+0x248>)
 80072ea:	4293      	cmp	r3, r2
 80072ec:	d03b      	beq.n	8007366 <DMA_SetConfig+0x10a>
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	4a6d      	ldr	r2, [pc, #436]	@ (80074a8 <DMA_SetConfig+0x24c>)
 80072f4:	4293      	cmp	r3, r2
 80072f6:	d036      	beq.n	8007366 <DMA_SetConfig+0x10a>
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	4a6b      	ldr	r2, [pc, #428]	@ (80074ac <DMA_SetConfig+0x250>)
 80072fe:	4293      	cmp	r3, r2
 8007300:	d031      	beq.n	8007366 <DMA_SetConfig+0x10a>
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	4a6a      	ldr	r2, [pc, #424]	@ (80074b0 <DMA_SetConfig+0x254>)
 8007308:	4293      	cmp	r3, r2
 800730a:	d02c      	beq.n	8007366 <DMA_SetConfig+0x10a>
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	4a68      	ldr	r2, [pc, #416]	@ (80074b4 <DMA_SetConfig+0x258>)
 8007312:	4293      	cmp	r3, r2
 8007314:	d027      	beq.n	8007366 <DMA_SetConfig+0x10a>
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	4a67      	ldr	r2, [pc, #412]	@ (80074b8 <DMA_SetConfig+0x25c>)
 800731c:	4293      	cmp	r3, r2
 800731e:	d022      	beq.n	8007366 <DMA_SetConfig+0x10a>
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	4a65      	ldr	r2, [pc, #404]	@ (80074bc <DMA_SetConfig+0x260>)
 8007326:	4293      	cmp	r3, r2
 8007328:	d01d      	beq.n	8007366 <DMA_SetConfig+0x10a>
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	4a64      	ldr	r2, [pc, #400]	@ (80074c0 <DMA_SetConfig+0x264>)
 8007330:	4293      	cmp	r3, r2
 8007332:	d018      	beq.n	8007366 <DMA_SetConfig+0x10a>
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	4a62      	ldr	r2, [pc, #392]	@ (80074c4 <DMA_SetConfig+0x268>)
 800733a:	4293      	cmp	r3, r2
 800733c:	d013      	beq.n	8007366 <DMA_SetConfig+0x10a>
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	4a61      	ldr	r2, [pc, #388]	@ (80074c8 <DMA_SetConfig+0x26c>)
 8007344:	4293      	cmp	r3, r2
 8007346:	d00e      	beq.n	8007366 <DMA_SetConfig+0x10a>
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	4a5f      	ldr	r2, [pc, #380]	@ (80074cc <DMA_SetConfig+0x270>)
 800734e:	4293      	cmp	r3, r2
 8007350:	d009      	beq.n	8007366 <DMA_SetConfig+0x10a>
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	4a5e      	ldr	r2, [pc, #376]	@ (80074d0 <DMA_SetConfig+0x274>)
 8007358:	4293      	cmp	r3, r2
 800735a:	d004      	beq.n	8007366 <DMA_SetConfig+0x10a>
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	4a5c      	ldr	r2, [pc, #368]	@ (80074d4 <DMA_SetConfig+0x278>)
 8007362:	4293      	cmp	r3, r2
 8007364:	d101      	bne.n	800736a <DMA_SetConfig+0x10e>
 8007366:	2301      	movs	r3, #1
 8007368:	e000      	b.n	800736c <DMA_SetConfig+0x110>
 800736a:	2300      	movs	r3, #0
 800736c:	2b00      	cmp	r3, #0
 800736e:	d00d      	beq.n	800738c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007374:	68fa      	ldr	r2, [r7, #12]
 8007376:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8007378:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800737e:	2b00      	cmp	r3, #0
 8007380:	d004      	beq.n	800738c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007386:	68fa      	ldr	r2, [r7, #12]
 8007388:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800738a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	4a39      	ldr	r2, [pc, #228]	@ (8007478 <DMA_SetConfig+0x21c>)
 8007392:	4293      	cmp	r3, r2
 8007394:	d04a      	beq.n	800742c <DMA_SetConfig+0x1d0>
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	4a38      	ldr	r2, [pc, #224]	@ (800747c <DMA_SetConfig+0x220>)
 800739c:	4293      	cmp	r3, r2
 800739e:	d045      	beq.n	800742c <DMA_SetConfig+0x1d0>
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	4a36      	ldr	r2, [pc, #216]	@ (8007480 <DMA_SetConfig+0x224>)
 80073a6:	4293      	cmp	r3, r2
 80073a8:	d040      	beq.n	800742c <DMA_SetConfig+0x1d0>
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	4a35      	ldr	r2, [pc, #212]	@ (8007484 <DMA_SetConfig+0x228>)
 80073b0:	4293      	cmp	r3, r2
 80073b2:	d03b      	beq.n	800742c <DMA_SetConfig+0x1d0>
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	4a33      	ldr	r2, [pc, #204]	@ (8007488 <DMA_SetConfig+0x22c>)
 80073ba:	4293      	cmp	r3, r2
 80073bc:	d036      	beq.n	800742c <DMA_SetConfig+0x1d0>
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	4a32      	ldr	r2, [pc, #200]	@ (800748c <DMA_SetConfig+0x230>)
 80073c4:	4293      	cmp	r3, r2
 80073c6:	d031      	beq.n	800742c <DMA_SetConfig+0x1d0>
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	4a30      	ldr	r2, [pc, #192]	@ (8007490 <DMA_SetConfig+0x234>)
 80073ce:	4293      	cmp	r3, r2
 80073d0:	d02c      	beq.n	800742c <DMA_SetConfig+0x1d0>
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	4a2f      	ldr	r2, [pc, #188]	@ (8007494 <DMA_SetConfig+0x238>)
 80073d8:	4293      	cmp	r3, r2
 80073da:	d027      	beq.n	800742c <DMA_SetConfig+0x1d0>
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	4a2d      	ldr	r2, [pc, #180]	@ (8007498 <DMA_SetConfig+0x23c>)
 80073e2:	4293      	cmp	r3, r2
 80073e4:	d022      	beq.n	800742c <DMA_SetConfig+0x1d0>
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	4a2c      	ldr	r2, [pc, #176]	@ (800749c <DMA_SetConfig+0x240>)
 80073ec:	4293      	cmp	r3, r2
 80073ee:	d01d      	beq.n	800742c <DMA_SetConfig+0x1d0>
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	4a2a      	ldr	r2, [pc, #168]	@ (80074a0 <DMA_SetConfig+0x244>)
 80073f6:	4293      	cmp	r3, r2
 80073f8:	d018      	beq.n	800742c <DMA_SetConfig+0x1d0>
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	4a29      	ldr	r2, [pc, #164]	@ (80074a4 <DMA_SetConfig+0x248>)
 8007400:	4293      	cmp	r3, r2
 8007402:	d013      	beq.n	800742c <DMA_SetConfig+0x1d0>
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	4a27      	ldr	r2, [pc, #156]	@ (80074a8 <DMA_SetConfig+0x24c>)
 800740a:	4293      	cmp	r3, r2
 800740c:	d00e      	beq.n	800742c <DMA_SetConfig+0x1d0>
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	4a26      	ldr	r2, [pc, #152]	@ (80074ac <DMA_SetConfig+0x250>)
 8007414:	4293      	cmp	r3, r2
 8007416:	d009      	beq.n	800742c <DMA_SetConfig+0x1d0>
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	4a24      	ldr	r2, [pc, #144]	@ (80074b0 <DMA_SetConfig+0x254>)
 800741e:	4293      	cmp	r3, r2
 8007420:	d004      	beq.n	800742c <DMA_SetConfig+0x1d0>
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	4a23      	ldr	r2, [pc, #140]	@ (80074b4 <DMA_SetConfig+0x258>)
 8007428:	4293      	cmp	r3, r2
 800742a:	d101      	bne.n	8007430 <DMA_SetConfig+0x1d4>
 800742c:	2301      	movs	r3, #1
 800742e:	e000      	b.n	8007432 <DMA_SetConfig+0x1d6>
 8007430:	2300      	movs	r3, #0
 8007432:	2b00      	cmp	r3, #0
 8007434:	d059      	beq.n	80074ea <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800743a:	f003 031f 	and.w	r3, r3, #31
 800743e:	223f      	movs	r2, #63	@ 0x3f
 8007440:	409a      	lsls	r2, r3
 8007442:	697b      	ldr	r3, [r7, #20]
 8007444:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	681a      	ldr	r2, [r3, #0]
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007454:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	683a      	ldr	r2, [r7, #0]
 800745c:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	689b      	ldr	r3, [r3, #8]
 8007462:	2b40      	cmp	r3, #64	@ 0x40
 8007464:	d138      	bne.n	80074d8 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	687a      	ldr	r2, [r7, #4]
 800746c:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	68ba      	ldr	r2, [r7, #8]
 8007474:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8007476:	e086      	b.n	8007586 <DMA_SetConfig+0x32a>
 8007478:	40020010 	.word	0x40020010
 800747c:	40020028 	.word	0x40020028
 8007480:	40020040 	.word	0x40020040
 8007484:	40020058 	.word	0x40020058
 8007488:	40020070 	.word	0x40020070
 800748c:	40020088 	.word	0x40020088
 8007490:	400200a0 	.word	0x400200a0
 8007494:	400200b8 	.word	0x400200b8
 8007498:	40020410 	.word	0x40020410
 800749c:	40020428 	.word	0x40020428
 80074a0:	40020440 	.word	0x40020440
 80074a4:	40020458 	.word	0x40020458
 80074a8:	40020470 	.word	0x40020470
 80074ac:	40020488 	.word	0x40020488
 80074b0:	400204a0 	.word	0x400204a0
 80074b4:	400204b8 	.word	0x400204b8
 80074b8:	58025408 	.word	0x58025408
 80074bc:	5802541c 	.word	0x5802541c
 80074c0:	58025430 	.word	0x58025430
 80074c4:	58025444 	.word	0x58025444
 80074c8:	58025458 	.word	0x58025458
 80074cc:	5802546c 	.word	0x5802546c
 80074d0:	58025480 	.word	0x58025480
 80074d4:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	68ba      	ldr	r2, [r7, #8]
 80074de:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	687a      	ldr	r2, [r7, #4]
 80074e6:	60da      	str	r2, [r3, #12]
}
 80074e8:	e04d      	b.n	8007586 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	4a29      	ldr	r2, [pc, #164]	@ (8007594 <DMA_SetConfig+0x338>)
 80074f0:	4293      	cmp	r3, r2
 80074f2:	d022      	beq.n	800753a <DMA_SetConfig+0x2de>
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	4a27      	ldr	r2, [pc, #156]	@ (8007598 <DMA_SetConfig+0x33c>)
 80074fa:	4293      	cmp	r3, r2
 80074fc:	d01d      	beq.n	800753a <DMA_SetConfig+0x2de>
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	4a26      	ldr	r2, [pc, #152]	@ (800759c <DMA_SetConfig+0x340>)
 8007504:	4293      	cmp	r3, r2
 8007506:	d018      	beq.n	800753a <DMA_SetConfig+0x2de>
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	4a24      	ldr	r2, [pc, #144]	@ (80075a0 <DMA_SetConfig+0x344>)
 800750e:	4293      	cmp	r3, r2
 8007510:	d013      	beq.n	800753a <DMA_SetConfig+0x2de>
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	4a23      	ldr	r2, [pc, #140]	@ (80075a4 <DMA_SetConfig+0x348>)
 8007518:	4293      	cmp	r3, r2
 800751a:	d00e      	beq.n	800753a <DMA_SetConfig+0x2de>
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	4a21      	ldr	r2, [pc, #132]	@ (80075a8 <DMA_SetConfig+0x34c>)
 8007522:	4293      	cmp	r3, r2
 8007524:	d009      	beq.n	800753a <DMA_SetConfig+0x2de>
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	4a20      	ldr	r2, [pc, #128]	@ (80075ac <DMA_SetConfig+0x350>)
 800752c:	4293      	cmp	r3, r2
 800752e:	d004      	beq.n	800753a <DMA_SetConfig+0x2de>
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	4a1e      	ldr	r2, [pc, #120]	@ (80075b0 <DMA_SetConfig+0x354>)
 8007536:	4293      	cmp	r3, r2
 8007538:	d101      	bne.n	800753e <DMA_SetConfig+0x2e2>
 800753a:	2301      	movs	r3, #1
 800753c:	e000      	b.n	8007540 <DMA_SetConfig+0x2e4>
 800753e:	2300      	movs	r3, #0
 8007540:	2b00      	cmp	r3, #0
 8007542:	d020      	beq.n	8007586 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007548:	f003 031f 	and.w	r3, r3, #31
 800754c:	2201      	movs	r2, #1
 800754e:	409a      	lsls	r2, r3
 8007550:	693b      	ldr	r3, [r7, #16]
 8007552:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	683a      	ldr	r2, [r7, #0]
 800755a:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	689b      	ldr	r3, [r3, #8]
 8007560:	2b40      	cmp	r3, #64	@ 0x40
 8007562:	d108      	bne.n	8007576 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	687a      	ldr	r2, [r7, #4]
 800756a:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	68ba      	ldr	r2, [r7, #8]
 8007572:	60da      	str	r2, [r3, #12]
}
 8007574:	e007      	b.n	8007586 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	68ba      	ldr	r2, [r7, #8]
 800757c:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	687a      	ldr	r2, [r7, #4]
 8007584:	60da      	str	r2, [r3, #12]
}
 8007586:	bf00      	nop
 8007588:	371c      	adds	r7, #28
 800758a:	46bd      	mov	sp, r7
 800758c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007590:	4770      	bx	lr
 8007592:	bf00      	nop
 8007594:	58025408 	.word	0x58025408
 8007598:	5802541c 	.word	0x5802541c
 800759c:	58025430 	.word	0x58025430
 80075a0:	58025444 	.word	0x58025444
 80075a4:	58025458 	.word	0x58025458
 80075a8:	5802546c 	.word	0x5802546c
 80075ac:	58025480 	.word	0x58025480
 80075b0:	58025494 	.word	0x58025494

080075b4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80075b4:	b480      	push	{r7}
 80075b6:	b085      	sub	sp, #20
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	4a42      	ldr	r2, [pc, #264]	@ (80076cc <DMA_CalcBaseAndBitshift+0x118>)
 80075c2:	4293      	cmp	r3, r2
 80075c4:	d04a      	beq.n	800765c <DMA_CalcBaseAndBitshift+0xa8>
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	4a41      	ldr	r2, [pc, #260]	@ (80076d0 <DMA_CalcBaseAndBitshift+0x11c>)
 80075cc:	4293      	cmp	r3, r2
 80075ce:	d045      	beq.n	800765c <DMA_CalcBaseAndBitshift+0xa8>
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	4a3f      	ldr	r2, [pc, #252]	@ (80076d4 <DMA_CalcBaseAndBitshift+0x120>)
 80075d6:	4293      	cmp	r3, r2
 80075d8:	d040      	beq.n	800765c <DMA_CalcBaseAndBitshift+0xa8>
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	4a3e      	ldr	r2, [pc, #248]	@ (80076d8 <DMA_CalcBaseAndBitshift+0x124>)
 80075e0:	4293      	cmp	r3, r2
 80075e2:	d03b      	beq.n	800765c <DMA_CalcBaseAndBitshift+0xa8>
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	4a3c      	ldr	r2, [pc, #240]	@ (80076dc <DMA_CalcBaseAndBitshift+0x128>)
 80075ea:	4293      	cmp	r3, r2
 80075ec:	d036      	beq.n	800765c <DMA_CalcBaseAndBitshift+0xa8>
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	4a3b      	ldr	r2, [pc, #236]	@ (80076e0 <DMA_CalcBaseAndBitshift+0x12c>)
 80075f4:	4293      	cmp	r3, r2
 80075f6:	d031      	beq.n	800765c <DMA_CalcBaseAndBitshift+0xa8>
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	4a39      	ldr	r2, [pc, #228]	@ (80076e4 <DMA_CalcBaseAndBitshift+0x130>)
 80075fe:	4293      	cmp	r3, r2
 8007600:	d02c      	beq.n	800765c <DMA_CalcBaseAndBitshift+0xa8>
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	4a38      	ldr	r2, [pc, #224]	@ (80076e8 <DMA_CalcBaseAndBitshift+0x134>)
 8007608:	4293      	cmp	r3, r2
 800760a:	d027      	beq.n	800765c <DMA_CalcBaseAndBitshift+0xa8>
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	4a36      	ldr	r2, [pc, #216]	@ (80076ec <DMA_CalcBaseAndBitshift+0x138>)
 8007612:	4293      	cmp	r3, r2
 8007614:	d022      	beq.n	800765c <DMA_CalcBaseAndBitshift+0xa8>
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	4a35      	ldr	r2, [pc, #212]	@ (80076f0 <DMA_CalcBaseAndBitshift+0x13c>)
 800761c:	4293      	cmp	r3, r2
 800761e:	d01d      	beq.n	800765c <DMA_CalcBaseAndBitshift+0xa8>
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	4a33      	ldr	r2, [pc, #204]	@ (80076f4 <DMA_CalcBaseAndBitshift+0x140>)
 8007626:	4293      	cmp	r3, r2
 8007628:	d018      	beq.n	800765c <DMA_CalcBaseAndBitshift+0xa8>
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	4a32      	ldr	r2, [pc, #200]	@ (80076f8 <DMA_CalcBaseAndBitshift+0x144>)
 8007630:	4293      	cmp	r3, r2
 8007632:	d013      	beq.n	800765c <DMA_CalcBaseAndBitshift+0xa8>
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	4a30      	ldr	r2, [pc, #192]	@ (80076fc <DMA_CalcBaseAndBitshift+0x148>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d00e      	beq.n	800765c <DMA_CalcBaseAndBitshift+0xa8>
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	4a2f      	ldr	r2, [pc, #188]	@ (8007700 <DMA_CalcBaseAndBitshift+0x14c>)
 8007644:	4293      	cmp	r3, r2
 8007646:	d009      	beq.n	800765c <DMA_CalcBaseAndBitshift+0xa8>
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	4a2d      	ldr	r2, [pc, #180]	@ (8007704 <DMA_CalcBaseAndBitshift+0x150>)
 800764e:	4293      	cmp	r3, r2
 8007650:	d004      	beq.n	800765c <DMA_CalcBaseAndBitshift+0xa8>
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	4a2c      	ldr	r2, [pc, #176]	@ (8007708 <DMA_CalcBaseAndBitshift+0x154>)
 8007658:	4293      	cmp	r3, r2
 800765a:	d101      	bne.n	8007660 <DMA_CalcBaseAndBitshift+0xac>
 800765c:	2301      	movs	r3, #1
 800765e:	e000      	b.n	8007662 <DMA_CalcBaseAndBitshift+0xae>
 8007660:	2300      	movs	r3, #0
 8007662:	2b00      	cmp	r3, #0
 8007664:	d024      	beq.n	80076b0 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	b2db      	uxtb	r3, r3
 800766c:	3b10      	subs	r3, #16
 800766e:	4a27      	ldr	r2, [pc, #156]	@ (800770c <DMA_CalcBaseAndBitshift+0x158>)
 8007670:	fba2 2303 	umull	r2, r3, r2, r3
 8007674:	091b      	lsrs	r3, r3, #4
 8007676:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	f003 0307 	and.w	r3, r3, #7
 800767e:	4a24      	ldr	r2, [pc, #144]	@ (8007710 <DMA_CalcBaseAndBitshift+0x15c>)
 8007680:	5cd3      	ldrb	r3, [r2, r3]
 8007682:	461a      	mov	r2, r3
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	2b03      	cmp	r3, #3
 800768c:	d908      	bls.n	80076a0 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	461a      	mov	r2, r3
 8007694:	4b1f      	ldr	r3, [pc, #124]	@ (8007714 <DMA_CalcBaseAndBitshift+0x160>)
 8007696:	4013      	ands	r3, r2
 8007698:	1d1a      	adds	r2, r3, #4
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	659a      	str	r2, [r3, #88]	@ 0x58
 800769e:	e00d      	b.n	80076bc <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	461a      	mov	r2, r3
 80076a6:	4b1b      	ldr	r3, [pc, #108]	@ (8007714 <DMA_CalcBaseAndBitshift+0x160>)
 80076a8:	4013      	ands	r3, r2
 80076aa:	687a      	ldr	r2, [r7, #4]
 80076ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80076ae:	e005      	b.n	80076bc <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80076c0:	4618      	mov	r0, r3
 80076c2:	3714      	adds	r7, #20
 80076c4:	46bd      	mov	sp, r7
 80076c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ca:	4770      	bx	lr
 80076cc:	40020010 	.word	0x40020010
 80076d0:	40020028 	.word	0x40020028
 80076d4:	40020040 	.word	0x40020040
 80076d8:	40020058 	.word	0x40020058
 80076dc:	40020070 	.word	0x40020070
 80076e0:	40020088 	.word	0x40020088
 80076e4:	400200a0 	.word	0x400200a0
 80076e8:	400200b8 	.word	0x400200b8
 80076ec:	40020410 	.word	0x40020410
 80076f0:	40020428 	.word	0x40020428
 80076f4:	40020440 	.word	0x40020440
 80076f8:	40020458 	.word	0x40020458
 80076fc:	40020470 	.word	0x40020470
 8007700:	40020488 	.word	0x40020488
 8007704:	400204a0 	.word	0x400204a0
 8007708:	400204b8 	.word	0x400204b8
 800770c:	aaaaaaab 	.word	0xaaaaaaab
 8007710:	08013ef8 	.word	0x08013ef8
 8007714:	fffffc00 	.word	0xfffffc00

08007718 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007718:	b480      	push	{r7}
 800771a:	b085      	sub	sp, #20
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007720:	2300      	movs	r3, #0
 8007722:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	699b      	ldr	r3, [r3, #24]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d120      	bne.n	800776e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007730:	2b03      	cmp	r3, #3
 8007732:	d858      	bhi.n	80077e6 <DMA_CheckFifoParam+0xce>
 8007734:	a201      	add	r2, pc, #4	@ (adr r2, 800773c <DMA_CheckFifoParam+0x24>)
 8007736:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800773a:	bf00      	nop
 800773c:	0800774d 	.word	0x0800774d
 8007740:	0800775f 	.word	0x0800775f
 8007744:	0800774d 	.word	0x0800774d
 8007748:	080077e7 	.word	0x080077e7
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007750:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007754:	2b00      	cmp	r3, #0
 8007756:	d048      	beq.n	80077ea <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8007758:	2301      	movs	r3, #1
 800775a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800775c:	e045      	b.n	80077ea <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007762:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8007766:	d142      	bne.n	80077ee <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8007768:	2301      	movs	r3, #1
 800776a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800776c:	e03f      	b.n	80077ee <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	699b      	ldr	r3, [r3, #24]
 8007772:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007776:	d123      	bne.n	80077c0 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800777c:	2b03      	cmp	r3, #3
 800777e:	d838      	bhi.n	80077f2 <DMA_CheckFifoParam+0xda>
 8007780:	a201      	add	r2, pc, #4	@ (adr r2, 8007788 <DMA_CheckFifoParam+0x70>)
 8007782:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007786:	bf00      	nop
 8007788:	08007799 	.word	0x08007799
 800778c:	0800779f 	.word	0x0800779f
 8007790:	08007799 	.word	0x08007799
 8007794:	080077b1 	.word	0x080077b1
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8007798:	2301      	movs	r3, #1
 800779a:	73fb      	strb	r3, [r7, #15]
        break;
 800779c:	e030      	b.n	8007800 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077a2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d025      	beq.n	80077f6 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80077aa:	2301      	movs	r3, #1
 80077ac:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80077ae:	e022      	b.n	80077f6 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077b4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80077b8:	d11f      	bne.n	80077fa <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80077ba:	2301      	movs	r3, #1
 80077bc:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80077be:	e01c      	b.n	80077fa <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077c4:	2b02      	cmp	r3, #2
 80077c6:	d902      	bls.n	80077ce <DMA_CheckFifoParam+0xb6>
 80077c8:	2b03      	cmp	r3, #3
 80077ca:	d003      	beq.n	80077d4 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80077cc:	e018      	b.n	8007800 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80077ce:	2301      	movs	r3, #1
 80077d0:	73fb      	strb	r3, [r7, #15]
        break;
 80077d2:	e015      	b.n	8007800 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077d8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d00e      	beq.n	80077fe <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80077e0:	2301      	movs	r3, #1
 80077e2:	73fb      	strb	r3, [r7, #15]
    break;
 80077e4:	e00b      	b.n	80077fe <DMA_CheckFifoParam+0xe6>
        break;
 80077e6:	bf00      	nop
 80077e8:	e00a      	b.n	8007800 <DMA_CheckFifoParam+0xe8>
        break;
 80077ea:	bf00      	nop
 80077ec:	e008      	b.n	8007800 <DMA_CheckFifoParam+0xe8>
        break;
 80077ee:	bf00      	nop
 80077f0:	e006      	b.n	8007800 <DMA_CheckFifoParam+0xe8>
        break;
 80077f2:	bf00      	nop
 80077f4:	e004      	b.n	8007800 <DMA_CheckFifoParam+0xe8>
        break;
 80077f6:	bf00      	nop
 80077f8:	e002      	b.n	8007800 <DMA_CheckFifoParam+0xe8>
        break;
 80077fa:	bf00      	nop
 80077fc:	e000      	b.n	8007800 <DMA_CheckFifoParam+0xe8>
    break;
 80077fe:	bf00      	nop
    }
  }

  return status;
 8007800:	7bfb      	ldrb	r3, [r7, #15]
}
 8007802:	4618      	mov	r0, r3
 8007804:	3714      	adds	r7, #20
 8007806:	46bd      	mov	sp, r7
 8007808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780c:	4770      	bx	lr
 800780e:	bf00      	nop

08007810 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007810:	b480      	push	{r7}
 8007812:	b085      	sub	sp, #20
 8007814:	af00      	add	r7, sp, #0
 8007816:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	4a38      	ldr	r2, [pc, #224]	@ (8007904 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8007824:	4293      	cmp	r3, r2
 8007826:	d022      	beq.n	800786e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	4a36      	ldr	r2, [pc, #216]	@ (8007908 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800782e:	4293      	cmp	r3, r2
 8007830:	d01d      	beq.n	800786e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	4a35      	ldr	r2, [pc, #212]	@ (800790c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8007838:	4293      	cmp	r3, r2
 800783a:	d018      	beq.n	800786e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	4a33      	ldr	r2, [pc, #204]	@ (8007910 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8007842:	4293      	cmp	r3, r2
 8007844:	d013      	beq.n	800786e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	4a32      	ldr	r2, [pc, #200]	@ (8007914 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800784c:	4293      	cmp	r3, r2
 800784e:	d00e      	beq.n	800786e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	4a30      	ldr	r2, [pc, #192]	@ (8007918 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8007856:	4293      	cmp	r3, r2
 8007858:	d009      	beq.n	800786e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	4a2f      	ldr	r2, [pc, #188]	@ (800791c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8007860:	4293      	cmp	r3, r2
 8007862:	d004      	beq.n	800786e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	4a2d      	ldr	r2, [pc, #180]	@ (8007920 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800786a:	4293      	cmp	r3, r2
 800786c:	d101      	bne.n	8007872 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800786e:	2301      	movs	r3, #1
 8007870:	e000      	b.n	8007874 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8007872:	2300      	movs	r3, #0
 8007874:	2b00      	cmp	r3, #0
 8007876:	d01a      	beq.n	80078ae <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	b2db      	uxtb	r3, r3
 800787e:	3b08      	subs	r3, #8
 8007880:	4a28      	ldr	r2, [pc, #160]	@ (8007924 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8007882:	fba2 2303 	umull	r2, r3, r2, r3
 8007886:	091b      	lsrs	r3, r3, #4
 8007888:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800788a:	68fa      	ldr	r2, [r7, #12]
 800788c:	4b26      	ldr	r3, [pc, #152]	@ (8007928 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800788e:	4413      	add	r3, r2
 8007890:	009b      	lsls	r3, r3, #2
 8007892:	461a      	mov	r2, r3
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	4a24      	ldr	r2, [pc, #144]	@ (800792c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800789c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	f003 031f 	and.w	r3, r3, #31
 80078a4:	2201      	movs	r2, #1
 80078a6:	409a      	lsls	r2, r3
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80078ac:	e024      	b.n	80078f8 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	b2db      	uxtb	r3, r3
 80078b4:	3b10      	subs	r3, #16
 80078b6:	4a1e      	ldr	r2, [pc, #120]	@ (8007930 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80078b8:	fba2 2303 	umull	r2, r3, r2, r3
 80078bc:	091b      	lsrs	r3, r3, #4
 80078be:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80078c0:	68bb      	ldr	r3, [r7, #8]
 80078c2:	4a1c      	ldr	r2, [pc, #112]	@ (8007934 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80078c4:	4293      	cmp	r3, r2
 80078c6:	d806      	bhi.n	80078d6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80078c8:	68bb      	ldr	r3, [r7, #8]
 80078ca:	4a1b      	ldr	r2, [pc, #108]	@ (8007938 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80078cc:	4293      	cmp	r3, r2
 80078ce:	d902      	bls.n	80078d6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	3308      	adds	r3, #8
 80078d4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80078d6:	68fa      	ldr	r2, [r7, #12]
 80078d8:	4b18      	ldr	r3, [pc, #96]	@ (800793c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80078da:	4413      	add	r3, r2
 80078dc:	009b      	lsls	r3, r3, #2
 80078de:	461a      	mov	r2, r3
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	4a16      	ldr	r2, [pc, #88]	@ (8007940 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80078e8:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	f003 031f 	and.w	r3, r3, #31
 80078f0:	2201      	movs	r2, #1
 80078f2:	409a      	lsls	r2, r3
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80078f8:	bf00      	nop
 80078fa:	3714      	adds	r7, #20
 80078fc:	46bd      	mov	sp, r7
 80078fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007902:	4770      	bx	lr
 8007904:	58025408 	.word	0x58025408
 8007908:	5802541c 	.word	0x5802541c
 800790c:	58025430 	.word	0x58025430
 8007910:	58025444 	.word	0x58025444
 8007914:	58025458 	.word	0x58025458
 8007918:	5802546c 	.word	0x5802546c
 800791c:	58025480 	.word	0x58025480
 8007920:	58025494 	.word	0x58025494
 8007924:	cccccccd 	.word	0xcccccccd
 8007928:	16009600 	.word	0x16009600
 800792c:	58025880 	.word	0x58025880
 8007930:	aaaaaaab 	.word	0xaaaaaaab
 8007934:	400204b8 	.word	0x400204b8
 8007938:	4002040f 	.word	0x4002040f
 800793c:	10008200 	.word	0x10008200
 8007940:	40020880 	.word	0x40020880

08007944 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007944:	b480      	push	{r7}
 8007946:	b085      	sub	sp, #20
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	685b      	ldr	r3, [r3, #4]
 8007950:	b2db      	uxtb	r3, r3
 8007952:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	2b00      	cmp	r3, #0
 8007958:	d04a      	beq.n	80079f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	2b08      	cmp	r3, #8
 800795e:	d847      	bhi.n	80079f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	4a25      	ldr	r2, [pc, #148]	@ (80079fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8007966:	4293      	cmp	r3, r2
 8007968:	d022      	beq.n	80079b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	4a24      	ldr	r2, [pc, #144]	@ (8007a00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8007970:	4293      	cmp	r3, r2
 8007972:	d01d      	beq.n	80079b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	4a22      	ldr	r2, [pc, #136]	@ (8007a04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800797a:	4293      	cmp	r3, r2
 800797c:	d018      	beq.n	80079b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	4a21      	ldr	r2, [pc, #132]	@ (8007a08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8007984:	4293      	cmp	r3, r2
 8007986:	d013      	beq.n	80079b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	4a1f      	ldr	r2, [pc, #124]	@ (8007a0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800798e:	4293      	cmp	r3, r2
 8007990:	d00e      	beq.n	80079b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	4a1e      	ldr	r2, [pc, #120]	@ (8007a10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8007998:	4293      	cmp	r3, r2
 800799a:	d009      	beq.n	80079b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	4a1c      	ldr	r2, [pc, #112]	@ (8007a14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 80079a2:	4293      	cmp	r3, r2
 80079a4:	d004      	beq.n	80079b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	4a1b      	ldr	r2, [pc, #108]	@ (8007a18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80079ac:	4293      	cmp	r3, r2
 80079ae:	d101      	bne.n	80079b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80079b0:	2301      	movs	r3, #1
 80079b2:	e000      	b.n	80079b6 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80079b4:	2300      	movs	r3, #0
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d00a      	beq.n	80079d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80079ba:	68fa      	ldr	r2, [r7, #12]
 80079bc:	4b17      	ldr	r3, [pc, #92]	@ (8007a1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80079be:	4413      	add	r3, r2
 80079c0:	009b      	lsls	r3, r3, #2
 80079c2:	461a      	mov	r2, r3
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	4a15      	ldr	r2, [pc, #84]	@ (8007a20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80079cc:	671a      	str	r2, [r3, #112]	@ 0x70
 80079ce:	e009      	b.n	80079e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80079d0:	68fa      	ldr	r2, [r7, #12]
 80079d2:	4b14      	ldr	r3, [pc, #80]	@ (8007a24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80079d4:	4413      	add	r3, r2
 80079d6:	009b      	lsls	r3, r3, #2
 80079d8:	461a      	mov	r2, r3
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	4a11      	ldr	r2, [pc, #68]	@ (8007a28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80079e2:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	3b01      	subs	r3, #1
 80079e8:	2201      	movs	r2, #1
 80079ea:	409a      	lsls	r2, r3
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80079f0:	bf00      	nop
 80079f2:	3714      	adds	r7, #20
 80079f4:	46bd      	mov	sp, r7
 80079f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fa:	4770      	bx	lr
 80079fc:	58025408 	.word	0x58025408
 8007a00:	5802541c 	.word	0x5802541c
 8007a04:	58025430 	.word	0x58025430
 8007a08:	58025444 	.word	0x58025444
 8007a0c:	58025458 	.word	0x58025458
 8007a10:	5802546c 	.word	0x5802546c
 8007a14:	58025480 	.word	0x58025480
 8007a18:	58025494 	.word	0x58025494
 8007a1c:	1600963f 	.word	0x1600963f
 8007a20:	58025940 	.word	0x58025940
 8007a24:	1000823f 	.word	0x1000823f
 8007a28:	40020940 	.word	0x40020940

08007a2c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007a2c:	b480      	push	{r7}
 8007a2e:	b089      	sub	sp, #36	@ 0x24
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
 8007a34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007a36:	2300      	movs	r3, #0
 8007a38:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8007a3a:	4b89      	ldr	r3, [pc, #548]	@ (8007c60 <HAL_GPIO_Init+0x234>)
 8007a3c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007a3e:	e194      	b.n	8007d6a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007a40:	683b      	ldr	r3, [r7, #0]
 8007a42:	681a      	ldr	r2, [r3, #0]
 8007a44:	2101      	movs	r1, #1
 8007a46:	69fb      	ldr	r3, [r7, #28]
 8007a48:	fa01 f303 	lsl.w	r3, r1, r3
 8007a4c:	4013      	ands	r3, r2
 8007a4e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8007a50:	693b      	ldr	r3, [r7, #16]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	f000 8186 	beq.w	8007d64 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007a58:	683b      	ldr	r3, [r7, #0]
 8007a5a:	685b      	ldr	r3, [r3, #4]
 8007a5c:	f003 0303 	and.w	r3, r3, #3
 8007a60:	2b01      	cmp	r3, #1
 8007a62:	d005      	beq.n	8007a70 <HAL_GPIO_Init+0x44>
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	685b      	ldr	r3, [r3, #4]
 8007a68:	f003 0303 	and.w	r3, r3, #3
 8007a6c:	2b02      	cmp	r3, #2
 8007a6e:	d130      	bne.n	8007ad2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	689b      	ldr	r3, [r3, #8]
 8007a74:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007a76:	69fb      	ldr	r3, [r7, #28]
 8007a78:	005b      	lsls	r3, r3, #1
 8007a7a:	2203      	movs	r2, #3
 8007a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8007a80:	43db      	mvns	r3, r3
 8007a82:	69ba      	ldr	r2, [r7, #24]
 8007a84:	4013      	ands	r3, r2
 8007a86:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007a88:	683b      	ldr	r3, [r7, #0]
 8007a8a:	68da      	ldr	r2, [r3, #12]
 8007a8c:	69fb      	ldr	r3, [r7, #28]
 8007a8e:	005b      	lsls	r3, r3, #1
 8007a90:	fa02 f303 	lsl.w	r3, r2, r3
 8007a94:	69ba      	ldr	r2, [r7, #24]
 8007a96:	4313      	orrs	r3, r2
 8007a98:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	69ba      	ldr	r2, [r7, #24]
 8007a9e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	685b      	ldr	r3, [r3, #4]
 8007aa4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007aa6:	2201      	movs	r2, #1
 8007aa8:	69fb      	ldr	r3, [r7, #28]
 8007aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8007aae:	43db      	mvns	r3, r3
 8007ab0:	69ba      	ldr	r2, [r7, #24]
 8007ab2:	4013      	ands	r3, r2
 8007ab4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007ab6:	683b      	ldr	r3, [r7, #0]
 8007ab8:	685b      	ldr	r3, [r3, #4]
 8007aba:	091b      	lsrs	r3, r3, #4
 8007abc:	f003 0201 	and.w	r2, r3, #1
 8007ac0:	69fb      	ldr	r3, [r7, #28]
 8007ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8007ac6:	69ba      	ldr	r2, [r7, #24]
 8007ac8:	4313      	orrs	r3, r2
 8007aca:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	69ba      	ldr	r2, [r7, #24]
 8007ad0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007ad2:	683b      	ldr	r3, [r7, #0]
 8007ad4:	685b      	ldr	r3, [r3, #4]
 8007ad6:	f003 0303 	and.w	r3, r3, #3
 8007ada:	2b03      	cmp	r3, #3
 8007adc:	d017      	beq.n	8007b0e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	68db      	ldr	r3, [r3, #12]
 8007ae2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007ae4:	69fb      	ldr	r3, [r7, #28]
 8007ae6:	005b      	lsls	r3, r3, #1
 8007ae8:	2203      	movs	r2, #3
 8007aea:	fa02 f303 	lsl.w	r3, r2, r3
 8007aee:	43db      	mvns	r3, r3
 8007af0:	69ba      	ldr	r2, [r7, #24]
 8007af2:	4013      	ands	r3, r2
 8007af4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007af6:	683b      	ldr	r3, [r7, #0]
 8007af8:	689a      	ldr	r2, [r3, #8]
 8007afa:	69fb      	ldr	r3, [r7, #28]
 8007afc:	005b      	lsls	r3, r3, #1
 8007afe:	fa02 f303 	lsl.w	r3, r2, r3
 8007b02:	69ba      	ldr	r2, [r7, #24]
 8007b04:	4313      	orrs	r3, r2
 8007b06:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	69ba      	ldr	r2, [r7, #24]
 8007b0c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007b0e:	683b      	ldr	r3, [r7, #0]
 8007b10:	685b      	ldr	r3, [r3, #4]
 8007b12:	f003 0303 	and.w	r3, r3, #3
 8007b16:	2b02      	cmp	r3, #2
 8007b18:	d123      	bne.n	8007b62 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007b1a:	69fb      	ldr	r3, [r7, #28]
 8007b1c:	08da      	lsrs	r2, r3, #3
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	3208      	adds	r2, #8
 8007b22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b26:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007b28:	69fb      	ldr	r3, [r7, #28]
 8007b2a:	f003 0307 	and.w	r3, r3, #7
 8007b2e:	009b      	lsls	r3, r3, #2
 8007b30:	220f      	movs	r2, #15
 8007b32:	fa02 f303 	lsl.w	r3, r2, r3
 8007b36:	43db      	mvns	r3, r3
 8007b38:	69ba      	ldr	r2, [r7, #24]
 8007b3a:	4013      	ands	r3, r2
 8007b3c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007b3e:	683b      	ldr	r3, [r7, #0]
 8007b40:	691a      	ldr	r2, [r3, #16]
 8007b42:	69fb      	ldr	r3, [r7, #28]
 8007b44:	f003 0307 	and.w	r3, r3, #7
 8007b48:	009b      	lsls	r3, r3, #2
 8007b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8007b4e:	69ba      	ldr	r2, [r7, #24]
 8007b50:	4313      	orrs	r3, r2
 8007b52:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007b54:	69fb      	ldr	r3, [r7, #28]
 8007b56:	08da      	lsrs	r2, r3, #3
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	3208      	adds	r2, #8
 8007b5c:	69b9      	ldr	r1, [r7, #24]
 8007b5e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007b68:	69fb      	ldr	r3, [r7, #28]
 8007b6a:	005b      	lsls	r3, r3, #1
 8007b6c:	2203      	movs	r2, #3
 8007b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8007b72:	43db      	mvns	r3, r3
 8007b74:	69ba      	ldr	r2, [r7, #24]
 8007b76:	4013      	ands	r3, r2
 8007b78:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007b7a:	683b      	ldr	r3, [r7, #0]
 8007b7c:	685b      	ldr	r3, [r3, #4]
 8007b7e:	f003 0203 	and.w	r2, r3, #3
 8007b82:	69fb      	ldr	r3, [r7, #28]
 8007b84:	005b      	lsls	r3, r3, #1
 8007b86:	fa02 f303 	lsl.w	r3, r2, r3
 8007b8a:	69ba      	ldr	r2, [r7, #24]
 8007b8c:	4313      	orrs	r3, r2
 8007b8e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	69ba      	ldr	r2, [r7, #24]
 8007b94:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007b96:	683b      	ldr	r3, [r7, #0]
 8007b98:	685b      	ldr	r3, [r3, #4]
 8007b9a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	f000 80e0 	beq.w	8007d64 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007ba4:	4b2f      	ldr	r3, [pc, #188]	@ (8007c64 <HAL_GPIO_Init+0x238>)
 8007ba6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007baa:	4a2e      	ldr	r2, [pc, #184]	@ (8007c64 <HAL_GPIO_Init+0x238>)
 8007bac:	f043 0302 	orr.w	r3, r3, #2
 8007bb0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8007bb4:	4b2b      	ldr	r3, [pc, #172]	@ (8007c64 <HAL_GPIO_Init+0x238>)
 8007bb6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007bba:	f003 0302 	and.w	r3, r3, #2
 8007bbe:	60fb      	str	r3, [r7, #12]
 8007bc0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007bc2:	4a29      	ldr	r2, [pc, #164]	@ (8007c68 <HAL_GPIO_Init+0x23c>)
 8007bc4:	69fb      	ldr	r3, [r7, #28]
 8007bc6:	089b      	lsrs	r3, r3, #2
 8007bc8:	3302      	adds	r3, #2
 8007bca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007bce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007bd0:	69fb      	ldr	r3, [r7, #28]
 8007bd2:	f003 0303 	and.w	r3, r3, #3
 8007bd6:	009b      	lsls	r3, r3, #2
 8007bd8:	220f      	movs	r2, #15
 8007bda:	fa02 f303 	lsl.w	r3, r2, r3
 8007bde:	43db      	mvns	r3, r3
 8007be0:	69ba      	ldr	r2, [r7, #24]
 8007be2:	4013      	ands	r3, r2
 8007be4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	4a20      	ldr	r2, [pc, #128]	@ (8007c6c <HAL_GPIO_Init+0x240>)
 8007bea:	4293      	cmp	r3, r2
 8007bec:	d052      	beq.n	8007c94 <HAL_GPIO_Init+0x268>
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	4a1f      	ldr	r2, [pc, #124]	@ (8007c70 <HAL_GPIO_Init+0x244>)
 8007bf2:	4293      	cmp	r3, r2
 8007bf4:	d031      	beq.n	8007c5a <HAL_GPIO_Init+0x22e>
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	4a1e      	ldr	r2, [pc, #120]	@ (8007c74 <HAL_GPIO_Init+0x248>)
 8007bfa:	4293      	cmp	r3, r2
 8007bfc:	d02b      	beq.n	8007c56 <HAL_GPIO_Init+0x22a>
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	4a1d      	ldr	r2, [pc, #116]	@ (8007c78 <HAL_GPIO_Init+0x24c>)
 8007c02:	4293      	cmp	r3, r2
 8007c04:	d025      	beq.n	8007c52 <HAL_GPIO_Init+0x226>
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	4a1c      	ldr	r2, [pc, #112]	@ (8007c7c <HAL_GPIO_Init+0x250>)
 8007c0a:	4293      	cmp	r3, r2
 8007c0c:	d01f      	beq.n	8007c4e <HAL_GPIO_Init+0x222>
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	4a1b      	ldr	r2, [pc, #108]	@ (8007c80 <HAL_GPIO_Init+0x254>)
 8007c12:	4293      	cmp	r3, r2
 8007c14:	d019      	beq.n	8007c4a <HAL_GPIO_Init+0x21e>
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	4a1a      	ldr	r2, [pc, #104]	@ (8007c84 <HAL_GPIO_Init+0x258>)
 8007c1a:	4293      	cmp	r3, r2
 8007c1c:	d013      	beq.n	8007c46 <HAL_GPIO_Init+0x21a>
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	4a19      	ldr	r2, [pc, #100]	@ (8007c88 <HAL_GPIO_Init+0x25c>)
 8007c22:	4293      	cmp	r3, r2
 8007c24:	d00d      	beq.n	8007c42 <HAL_GPIO_Init+0x216>
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	4a18      	ldr	r2, [pc, #96]	@ (8007c8c <HAL_GPIO_Init+0x260>)
 8007c2a:	4293      	cmp	r3, r2
 8007c2c:	d007      	beq.n	8007c3e <HAL_GPIO_Init+0x212>
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	4a17      	ldr	r2, [pc, #92]	@ (8007c90 <HAL_GPIO_Init+0x264>)
 8007c32:	4293      	cmp	r3, r2
 8007c34:	d101      	bne.n	8007c3a <HAL_GPIO_Init+0x20e>
 8007c36:	2309      	movs	r3, #9
 8007c38:	e02d      	b.n	8007c96 <HAL_GPIO_Init+0x26a>
 8007c3a:	230a      	movs	r3, #10
 8007c3c:	e02b      	b.n	8007c96 <HAL_GPIO_Init+0x26a>
 8007c3e:	2308      	movs	r3, #8
 8007c40:	e029      	b.n	8007c96 <HAL_GPIO_Init+0x26a>
 8007c42:	2307      	movs	r3, #7
 8007c44:	e027      	b.n	8007c96 <HAL_GPIO_Init+0x26a>
 8007c46:	2306      	movs	r3, #6
 8007c48:	e025      	b.n	8007c96 <HAL_GPIO_Init+0x26a>
 8007c4a:	2305      	movs	r3, #5
 8007c4c:	e023      	b.n	8007c96 <HAL_GPIO_Init+0x26a>
 8007c4e:	2304      	movs	r3, #4
 8007c50:	e021      	b.n	8007c96 <HAL_GPIO_Init+0x26a>
 8007c52:	2303      	movs	r3, #3
 8007c54:	e01f      	b.n	8007c96 <HAL_GPIO_Init+0x26a>
 8007c56:	2302      	movs	r3, #2
 8007c58:	e01d      	b.n	8007c96 <HAL_GPIO_Init+0x26a>
 8007c5a:	2301      	movs	r3, #1
 8007c5c:	e01b      	b.n	8007c96 <HAL_GPIO_Init+0x26a>
 8007c5e:	bf00      	nop
 8007c60:	58000080 	.word	0x58000080
 8007c64:	58024400 	.word	0x58024400
 8007c68:	58000400 	.word	0x58000400
 8007c6c:	58020000 	.word	0x58020000
 8007c70:	58020400 	.word	0x58020400
 8007c74:	58020800 	.word	0x58020800
 8007c78:	58020c00 	.word	0x58020c00
 8007c7c:	58021000 	.word	0x58021000
 8007c80:	58021400 	.word	0x58021400
 8007c84:	58021800 	.word	0x58021800
 8007c88:	58021c00 	.word	0x58021c00
 8007c8c:	58022000 	.word	0x58022000
 8007c90:	58022400 	.word	0x58022400
 8007c94:	2300      	movs	r3, #0
 8007c96:	69fa      	ldr	r2, [r7, #28]
 8007c98:	f002 0203 	and.w	r2, r2, #3
 8007c9c:	0092      	lsls	r2, r2, #2
 8007c9e:	4093      	lsls	r3, r2
 8007ca0:	69ba      	ldr	r2, [r7, #24]
 8007ca2:	4313      	orrs	r3, r2
 8007ca4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007ca6:	4938      	ldr	r1, [pc, #224]	@ (8007d88 <HAL_GPIO_Init+0x35c>)
 8007ca8:	69fb      	ldr	r3, [r7, #28]
 8007caa:	089b      	lsrs	r3, r3, #2
 8007cac:	3302      	adds	r3, #2
 8007cae:	69ba      	ldr	r2, [r7, #24]
 8007cb0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007cb4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007cbc:	693b      	ldr	r3, [r7, #16]
 8007cbe:	43db      	mvns	r3, r3
 8007cc0:	69ba      	ldr	r2, [r7, #24]
 8007cc2:	4013      	ands	r3, r2
 8007cc4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007cc6:	683b      	ldr	r3, [r7, #0]
 8007cc8:	685b      	ldr	r3, [r3, #4]
 8007cca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d003      	beq.n	8007cda <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8007cd2:	69ba      	ldr	r2, [r7, #24]
 8007cd4:	693b      	ldr	r3, [r7, #16]
 8007cd6:	4313      	orrs	r3, r2
 8007cd8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8007cda:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007cde:	69bb      	ldr	r3, [r7, #24]
 8007ce0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8007ce2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007ce6:	685b      	ldr	r3, [r3, #4]
 8007ce8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007cea:	693b      	ldr	r3, [r7, #16]
 8007cec:	43db      	mvns	r3, r3
 8007cee:	69ba      	ldr	r2, [r7, #24]
 8007cf0:	4013      	ands	r3, r2
 8007cf2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	685b      	ldr	r3, [r3, #4]
 8007cf8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d003      	beq.n	8007d08 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8007d00:	69ba      	ldr	r2, [r7, #24]
 8007d02:	693b      	ldr	r3, [r7, #16]
 8007d04:	4313      	orrs	r3, r2
 8007d06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8007d08:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007d0c:	69bb      	ldr	r3, [r7, #24]
 8007d0e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8007d10:	697b      	ldr	r3, [r7, #20]
 8007d12:	685b      	ldr	r3, [r3, #4]
 8007d14:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007d16:	693b      	ldr	r3, [r7, #16]
 8007d18:	43db      	mvns	r3, r3
 8007d1a:	69ba      	ldr	r2, [r7, #24]
 8007d1c:	4013      	ands	r3, r2
 8007d1e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007d20:	683b      	ldr	r3, [r7, #0]
 8007d22:	685b      	ldr	r3, [r3, #4]
 8007d24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d003      	beq.n	8007d34 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8007d2c:	69ba      	ldr	r2, [r7, #24]
 8007d2e:	693b      	ldr	r3, [r7, #16]
 8007d30:	4313      	orrs	r3, r2
 8007d32:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8007d34:	697b      	ldr	r3, [r7, #20]
 8007d36:	69ba      	ldr	r2, [r7, #24]
 8007d38:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8007d3a:	697b      	ldr	r3, [r7, #20]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007d40:	693b      	ldr	r3, [r7, #16]
 8007d42:	43db      	mvns	r3, r3
 8007d44:	69ba      	ldr	r2, [r7, #24]
 8007d46:	4013      	ands	r3, r2
 8007d48:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007d4a:	683b      	ldr	r3, [r7, #0]
 8007d4c:	685b      	ldr	r3, [r3, #4]
 8007d4e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d003      	beq.n	8007d5e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8007d56:	69ba      	ldr	r2, [r7, #24]
 8007d58:	693b      	ldr	r3, [r7, #16]
 8007d5a:	4313      	orrs	r3, r2
 8007d5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8007d5e:	697b      	ldr	r3, [r7, #20]
 8007d60:	69ba      	ldr	r2, [r7, #24]
 8007d62:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8007d64:	69fb      	ldr	r3, [r7, #28]
 8007d66:	3301      	adds	r3, #1
 8007d68:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007d6a:	683b      	ldr	r3, [r7, #0]
 8007d6c:	681a      	ldr	r2, [r3, #0]
 8007d6e:	69fb      	ldr	r3, [r7, #28]
 8007d70:	fa22 f303 	lsr.w	r3, r2, r3
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	f47f ae63 	bne.w	8007a40 <HAL_GPIO_Init+0x14>
  }
}
 8007d7a:	bf00      	nop
 8007d7c:	bf00      	nop
 8007d7e:	3724      	adds	r7, #36	@ 0x24
 8007d80:	46bd      	mov	sp, r7
 8007d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d86:	4770      	bx	lr
 8007d88:	58000400 	.word	0x58000400

08007d8c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8007d8c:	b480      	push	{r7}
 8007d8e:	b087      	sub	sp, #28
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
 8007d94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007d96:	2300      	movs	r3, #0
 8007d98:	617b      	str	r3, [r7, #20]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8007d9a:	4b75      	ldr	r3, [pc, #468]	@ (8007f70 <HAL_GPIO_DeInit+0x1e4>)
 8007d9c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00U)
 8007d9e:	e0d9      	b.n	8007f54 <HAL_GPIO_DeInit+0x1c8>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position) ;
 8007da0:	2201      	movs	r2, #1
 8007da2:	697b      	ldr	r3, [r7, #20]
 8007da4:	fa02 f303 	lsl.w	r3, r2, r3
 8007da8:	683a      	ldr	r2, [r7, #0]
 8007daa:	4013      	ands	r3, r2
 8007dac:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	f000 80cc 	beq.w	8007f4e <HAL_GPIO_DeInit+0x1c2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = SYSCFG->EXTICR[position >> 2U];
 8007db6:	4a6f      	ldr	r2, [pc, #444]	@ (8007f74 <HAL_GPIO_DeInit+0x1e8>)
 8007db8:	697b      	ldr	r3, [r7, #20]
 8007dba:	089b      	lsrs	r3, r3, #2
 8007dbc:	3302      	adds	r3, #2
 8007dbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007dc2:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8007dc4:	697b      	ldr	r3, [r7, #20]
 8007dc6:	f003 0303 	and.w	r3, r3, #3
 8007dca:	009b      	lsls	r3, r3, #2
 8007dcc:	220f      	movs	r2, #15
 8007dce:	fa02 f303 	lsl.w	r3, r2, r3
 8007dd2:	68ba      	ldr	r2, [r7, #8]
 8007dd4:	4013      	ands	r3, r2
 8007dd6:	60bb      	str	r3, [r7, #8]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	4a67      	ldr	r2, [pc, #412]	@ (8007f78 <HAL_GPIO_DeInit+0x1ec>)
 8007ddc:	4293      	cmp	r3, r2
 8007dde:	d037      	beq.n	8007e50 <HAL_GPIO_DeInit+0xc4>
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	4a66      	ldr	r2, [pc, #408]	@ (8007f7c <HAL_GPIO_DeInit+0x1f0>)
 8007de4:	4293      	cmp	r3, r2
 8007de6:	d031      	beq.n	8007e4c <HAL_GPIO_DeInit+0xc0>
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	4a65      	ldr	r2, [pc, #404]	@ (8007f80 <HAL_GPIO_DeInit+0x1f4>)
 8007dec:	4293      	cmp	r3, r2
 8007dee:	d02b      	beq.n	8007e48 <HAL_GPIO_DeInit+0xbc>
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	4a64      	ldr	r2, [pc, #400]	@ (8007f84 <HAL_GPIO_DeInit+0x1f8>)
 8007df4:	4293      	cmp	r3, r2
 8007df6:	d025      	beq.n	8007e44 <HAL_GPIO_DeInit+0xb8>
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	4a63      	ldr	r2, [pc, #396]	@ (8007f88 <HAL_GPIO_DeInit+0x1fc>)
 8007dfc:	4293      	cmp	r3, r2
 8007dfe:	d01f      	beq.n	8007e40 <HAL_GPIO_DeInit+0xb4>
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	4a62      	ldr	r2, [pc, #392]	@ (8007f8c <HAL_GPIO_DeInit+0x200>)
 8007e04:	4293      	cmp	r3, r2
 8007e06:	d019      	beq.n	8007e3c <HAL_GPIO_DeInit+0xb0>
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	4a61      	ldr	r2, [pc, #388]	@ (8007f90 <HAL_GPIO_DeInit+0x204>)
 8007e0c:	4293      	cmp	r3, r2
 8007e0e:	d013      	beq.n	8007e38 <HAL_GPIO_DeInit+0xac>
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	4a60      	ldr	r2, [pc, #384]	@ (8007f94 <HAL_GPIO_DeInit+0x208>)
 8007e14:	4293      	cmp	r3, r2
 8007e16:	d00d      	beq.n	8007e34 <HAL_GPIO_DeInit+0xa8>
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	4a5f      	ldr	r2, [pc, #380]	@ (8007f98 <HAL_GPIO_DeInit+0x20c>)
 8007e1c:	4293      	cmp	r3, r2
 8007e1e:	d007      	beq.n	8007e30 <HAL_GPIO_DeInit+0xa4>
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	4a5e      	ldr	r2, [pc, #376]	@ (8007f9c <HAL_GPIO_DeInit+0x210>)
 8007e24:	4293      	cmp	r3, r2
 8007e26:	d101      	bne.n	8007e2c <HAL_GPIO_DeInit+0xa0>
 8007e28:	2309      	movs	r3, #9
 8007e2a:	e012      	b.n	8007e52 <HAL_GPIO_DeInit+0xc6>
 8007e2c:	230a      	movs	r3, #10
 8007e2e:	e010      	b.n	8007e52 <HAL_GPIO_DeInit+0xc6>
 8007e30:	2308      	movs	r3, #8
 8007e32:	e00e      	b.n	8007e52 <HAL_GPIO_DeInit+0xc6>
 8007e34:	2307      	movs	r3, #7
 8007e36:	e00c      	b.n	8007e52 <HAL_GPIO_DeInit+0xc6>
 8007e38:	2306      	movs	r3, #6
 8007e3a:	e00a      	b.n	8007e52 <HAL_GPIO_DeInit+0xc6>
 8007e3c:	2305      	movs	r3, #5
 8007e3e:	e008      	b.n	8007e52 <HAL_GPIO_DeInit+0xc6>
 8007e40:	2304      	movs	r3, #4
 8007e42:	e006      	b.n	8007e52 <HAL_GPIO_DeInit+0xc6>
 8007e44:	2303      	movs	r3, #3
 8007e46:	e004      	b.n	8007e52 <HAL_GPIO_DeInit+0xc6>
 8007e48:	2302      	movs	r3, #2
 8007e4a:	e002      	b.n	8007e52 <HAL_GPIO_DeInit+0xc6>
 8007e4c:	2301      	movs	r3, #1
 8007e4e:	e000      	b.n	8007e52 <HAL_GPIO_DeInit+0xc6>
 8007e50:	2300      	movs	r3, #0
 8007e52:	697a      	ldr	r2, [r7, #20]
 8007e54:	f002 0203 	and.w	r2, r2, #3
 8007e58:	0092      	lsls	r2, r2, #2
 8007e5a:	4093      	lsls	r3, r2
 8007e5c:	68ba      	ldr	r2, [r7, #8]
 8007e5e:	429a      	cmp	r2, r3
 8007e60:	d136      	bne.n	8007ed0 <HAL_GPIO_DeInit+0x144>
      {
        /* Clear EXTI line configuration for Current CPU */
        EXTI_CurrentCPU->IMR1 &= ~(iocurrent);
 8007e62:	693b      	ldr	r3, [r7, #16]
 8007e64:	681a      	ldr	r2, [r3, #0]
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	43db      	mvns	r3, r3
 8007e6a:	401a      	ands	r2, r3
 8007e6c:	693b      	ldr	r3, [r7, #16]
 8007e6e:	601a      	str	r2, [r3, #0]
        EXTI_CurrentCPU->EMR1 &= ~(iocurrent);
 8007e70:	693b      	ldr	r3, [r7, #16]
 8007e72:	685a      	ldr	r2, [r3, #4]
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	43db      	mvns	r3, r3
 8007e78:	401a      	ands	r2, r3
 8007e7a:	693b      	ldr	r3, [r7, #16]
 8007e7c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8007e7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007e82:	685a      	ldr	r2, [r3, #4]
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	43db      	mvns	r3, r3
 8007e88:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007e8c:	4013      	ands	r3, r2
 8007e8e:	604b      	str	r3, [r1, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8007e90:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007e94:	681a      	ldr	r2, [r3, #0]
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	43db      	mvns	r3, r3
 8007e9a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007e9e:	4013      	ands	r3, r2
 8007ea0:	600b      	str	r3, [r1, #0]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 8007ea2:	697b      	ldr	r3, [r7, #20]
 8007ea4:	f003 0303 	and.w	r3, r3, #3
 8007ea8:	009b      	lsls	r3, r3, #2
 8007eaa:	220f      	movs	r2, #15
 8007eac:	fa02 f303 	lsl.w	r3, r2, r3
 8007eb0:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8007eb2:	4a30      	ldr	r2, [pc, #192]	@ (8007f74 <HAL_GPIO_DeInit+0x1e8>)
 8007eb4:	697b      	ldr	r3, [r7, #20]
 8007eb6:	089b      	lsrs	r3, r3, #2
 8007eb8:	3302      	adds	r3, #2
 8007eba:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8007ebe:	68bb      	ldr	r3, [r7, #8]
 8007ec0:	43da      	mvns	r2, r3
 8007ec2:	482c      	ldr	r0, [pc, #176]	@ (8007f74 <HAL_GPIO_DeInit+0x1e8>)
 8007ec4:	697b      	ldr	r3, [r7, #20]
 8007ec6:	089b      	lsrs	r3, r3, #2
 8007ec8:	400a      	ands	r2, r1
 8007eca:	3302      	adds	r3, #2
 8007ecc:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681a      	ldr	r2, [r3, #0]
 8007ed4:	697b      	ldr	r3, [r7, #20]
 8007ed6:	005b      	lsls	r3, r3, #1
 8007ed8:	2103      	movs	r1, #3
 8007eda:	fa01 f303 	lsl.w	r3, r1, r3
 8007ede:	431a      	orrs	r2, r3
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8007ee4:	697b      	ldr	r3, [r7, #20]
 8007ee6:	08da      	lsrs	r2, r3, #3
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	3208      	adds	r2, #8
 8007eec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007ef0:	697b      	ldr	r3, [r7, #20]
 8007ef2:	f003 0307 	and.w	r3, r3, #7
 8007ef6:	009b      	lsls	r3, r3, #2
 8007ef8:	220f      	movs	r2, #15
 8007efa:	fa02 f303 	lsl.w	r3, r2, r3
 8007efe:	43db      	mvns	r3, r3
 8007f00:	697a      	ldr	r2, [r7, #20]
 8007f02:	08d2      	lsrs	r2, r2, #3
 8007f04:	4019      	ands	r1, r3
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	3208      	adds	r2, #8
 8007f0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	68da      	ldr	r2, [r3, #12]
 8007f12:	697b      	ldr	r3, [r7, #20]
 8007f14:	005b      	lsls	r3, r3, #1
 8007f16:	2103      	movs	r1, #3
 8007f18:	fa01 f303 	lsl.w	r3, r1, r3
 8007f1c:	43db      	mvns	r3, r3
 8007f1e:	401a      	ands	r2, r3
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	685a      	ldr	r2, [r3, #4]
 8007f28:	2101      	movs	r1, #1
 8007f2a:	697b      	ldr	r3, [r7, #20]
 8007f2c:	fa01 f303 	lsl.w	r3, r1, r3
 8007f30:	43db      	mvns	r3, r3
 8007f32:	401a      	ands	r2, r3
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	689a      	ldr	r2, [r3, #8]
 8007f3c:	697b      	ldr	r3, [r7, #20]
 8007f3e:	005b      	lsls	r3, r3, #1
 8007f40:	2103      	movs	r1, #3
 8007f42:	fa01 f303 	lsl.w	r3, r1, r3
 8007f46:	43db      	mvns	r3, r3
 8007f48:	401a      	ands	r2, r3
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	609a      	str	r2, [r3, #8]
    }

    position++;
 8007f4e:	697b      	ldr	r3, [r7, #20]
 8007f50:	3301      	adds	r3, #1
 8007f52:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00U)
 8007f54:	683a      	ldr	r2, [r7, #0]
 8007f56:	697b      	ldr	r3, [r7, #20]
 8007f58:	fa22 f303 	lsr.w	r3, r2, r3
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	f47f af1f 	bne.w	8007da0 <HAL_GPIO_DeInit+0x14>
  }
}
 8007f62:	bf00      	nop
 8007f64:	bf00      	nop
 8007f66:	371c      	adds	r7, #28
 8007f68:	46bd      	mov	sp, r7
 8007f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6e:	4770      	bx	lr
 8007f70:	58000080 	.word	0x58000080
 8007f74:	58000400 	.word	0x58000400
 8007f78:	58020000 	.word	0x58020000
 8007f7c:	58020400 	.word	0x58020400
 8007f80:	58020800 	.word	0x58020800
 8007f84:	58020c00 	.word	0x58020c00
 8007f88:	58021000 	.word	0x58021000
 8007f8c:	58021400 	.word	0x58021400
 8007f90:	58021800 	.word	0x58021800
 8007f94:	58021c00 	.word	0x58021c00
 8007f98:	58022000 	.word	0x58022000
 8007f9c:	58022400 	.word	0x58022400

08007fa0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007fa0:	b480      	push	{r7}
 8007fa2:	b083      	sub	sp, #12
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	6078      	str	r0, [r7, #4]
 8007fa8:	460b      	mov	r3, r1
 8007faa:	807b      	strh	r3, [r7, #2]
 8007fac:	4613      	mov	r3, r2
 8007fae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007fb0:	787b      	ldrb	r3, [r7, #1]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d003      	beq.n	8007fbe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007fb6:	887a      	ldrh	r2, [r7, #2]
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8007fbc:	e003      	b.n	8007fc6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8007fbe:	887b      	ldrh	r3, [r7, #2]
 8007fc0:	041a      	lsls	r2, r3, #16
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	619a      	str	r2, [r3, #24]
}
 8007fc6:	bf00      	nop
 8007fc8:	370c      	adds	r7, #12
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd0:	4770      	bx	lr
	...

08007fd4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b082      	sub	sp, #8
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d101      	bne.n	8007fe6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007fe2:	2301      	movs	r3, #1
 8007fe4:	e07f      	b.n	80080e6 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007fec:	b2db      	uxtb	r3, r3
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d106      	bne.n	8008000 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	2200      	movs	r2, #0
 8007ff6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007ffa:	6878      	ldr	r0, [r7, #4]
 8007ffc:	f7f9 fa42 	bl	8001484 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	2224      	movs	r2, #36	@ 0x24
 8008004:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	681a      	ldr	r2, [r3, #0]
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	f022 0201 	bic.w	r2, r2, #1
 8008016:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	685a      	ldr	r2, [r3, #4]
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8008024:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	689a      	ldr	r2, [r3, #8]
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008034:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	68db      	ldr	r3, [r3, #12]
 800803a:	2b01      	cmp	r3, #1
 800803c:	d107      	bne.n	800804e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	689a      	ldr	r2, [r3, #8]
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800804a:	609a      	str	r2, [r3, #8]
 800804c:	e006      	b.n	800805c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	689a      	ldr	r2, [r3, #8]
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800805a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	68db      	ldr	r3, [r3, #12]
 8008060:	2b02      	cmp	r3, #2
 8008062:	d104      	bne.n	800806e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800806c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	6859      	ldr	r1, [r3, #4]
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681a      	ldr	r2, [r3, #0]
 8008078:	4b1d      	ldr	r3, [pc, #116]	@ (80080f0 <HAL_I2C_Init+0x11c>)
 800807a:	430b      	orrs	r3, r1
 800807c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	68da      	ldr	r2, [r3, #12]
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800808c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	691a      	ldr	r2, [r3, #16]
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	695b      	ldr	r3, [r3, #20]
 8008096:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	699b      	ldr	r3, [r3, #24]
 800809e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	430a      	orrs	r2, r1
 80080a6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	69d9      	ldr	r1, [r3, #28]
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	6a1a      	ldr	r2, [r3, #32]
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	430a      	orrs	r2, r1
 80080b6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	681a      	ldr	r2, [r3, #0]
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	f042 0201 	orr.w	r2, r2, #1
 80080c6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	2200      	movs	r2, #0
 80080cc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	2220      	movs	r2, #32
 80080d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	2200      	movs	r2, #0
 80080da:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	2200      	movs	r2, #0
 80080e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80080e4:	2300      	movs	r3, #0
}
 80080e6:	4618      	mov	r0, r3
 80080e8:	3708      	adds	r7, #8
 80080ea:	46bd      	mov	sp, r7
 80080ec:	bd80      	pop	{r7, pc}
 80080ee:	bf00      	nop
 80080f0:	02008000 	.word	0x02008000

080080f4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80080f4:	b480      	push	{r7}
 80080f6:	b083      	sub	sp, #12
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	6078      	str	r0, [r7, #4]
 80080fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008104:	b2db      	uxtb	r3, r3
 8008106:	2b20      	cmp	r3, #32
 8008108:	d138      	bne.n	800817c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008110:	2b01      	cmp	r3, #1
 8008112:	d101      	bne.n	8008118 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008114:	2302      	movs	r3, #2
 8008116:	e032      	b.n	800817e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	2201      	movs	r2, #1
 800811c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	2224      	movs	r2, #36	@ 0x24
 8008124:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	681a      	ldr	r2, [r3, #0]
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	f022 0201 	bic.w	r2, r2, #1
 8008136:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	681a      	ldr	r2, [r3, #0]
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008146:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	6819      	ldr	r1, [r3, #0]
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	683a      	ldr	r2, [r7, #0]
 8008154:	430a      	orrs	r2, r1
 8008156:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	681a      	ldr	r2, [r3, #0]
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	f042 0201 	orr.w	r2, r2, #1
 8008166:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2220      	movs	r2, #32
 800816c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	2200      	movs	r2, #0
 8008174:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008178:	2300      	movs	r3, #0
 800817a:	e000      	b.n	800817e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800817c:	2302      	movs	r3, #2
  }
}
 800817e:	4618      	mov	r0, r3
 8008180:	370c      	adds	r7, #12
 8008182:	46bd      	mov	sp, r7
 8008184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008188:	4770      	bx	lr

0800818a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800818a:	b480      	push	{r7}
 800818c:	b085      	sub	sp, #20
 800818e:	af00      	add	r7, sp, #0
 8008190:	6078      	str	r0, [r7, #4]
 8008192:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800819a:	b2db      	uxtb	r3, r3
 800819c:	2b20      	cmp	r3, #32
 800819e:	d139      	bne.n	8008214 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80081a6:	2b01      	cmp	r3, #1
 80081a8:	d101      	bne.n	80081ae <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80081aa:	2302      	movs	r3, #2
 80081ac:	e033      	b.n	8008216 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	2201      	movs	r2, #1
 80081b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	2224      	movs	r2, #36	@ 0x24
 80081ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	681a      	ldr	r2, [r3, #0]
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	f022 0201 	bic.w	r2, r2, #1
 80081cc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80081dc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80081de:	683b      	ldr	r3, [r7, #0]
 80081e0:	021b      	lsls	r3, r3, #8
 80081e2:	68fa      	ldr	r2, [r7, #12]
 80081e4:	4313      	orrs	r3, r2
 80081e6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	68fa      	ldr	r2, [r7, #12]
 80081ee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	681a      	ldr	r2, [r3, #0]
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	f042 0201 	orr.w	r2, r2, #1
 80081fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2220      	movs	r2, #32
 8008204:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	2200      	movs	r2, #0
 800820c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008210:	2300      	movs	r3, #0
 8008212:	e000      	b.n	8008216 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008214:	2302      	movs	r3, #2
  }
}
 8008216:	4618      	mov	r0, r3
 8008218:	3714      	adds	r7, #20
 800821a:	46bd      	mov	sp, r7
 800821c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008220:	4770      	bx	lr
	...

08008224 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8008224:	b580      	push	{r7, lr}
 8008226:	b084      	sub	sp, #16
 8008228:	af00      	add	r7, sp, #0
 800822a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800822c:	4b19      	ldr	r3, [pc, #100]	@ (8008294 <HAL_PWREx_ConfigSupply+0x70>)
 800822e:	68db      	ldr	r3, [r3, #12]
 8008230:	f003 0304 	and.w	r3, r3, #4
 8008234:	2b04      	cmp	r3, #4
 8008236:	d00a      	beq.n	800824e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8008238:	4b16      	ldr	r3, [pc, #88]	@ (8008294 <HAL_PWREx_ConfigSupply+0x70>)
 800823a:	68db      	ldr	r3, [r3, #12]
 800823c:	f003 0307 	and.w	r3, r3, #7
 8008240:	687a      	ldr	r2, [r7, #4]
 8008242:	429a      	cmp	r2, r3
 8008244:	d001      	beq.n	800824a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8008246:	2301      	movs	r3, #1
 8008248:	e01f      	b.n	800828a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800824a:	2300      	movs	r3, #0
 800824c:	e01d      	b.n	800828a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800824e:	4b11      	ldr	r3, [pc, #68]	@ (8008294 <HAL_PWREx_ConfigSupply+0x70>)
 8008250:	68db      	ldr	r3, [r3, #12]
 8008252:	f023 0207 	bic.w	r2, r3, #7
 8008256:	490f      	ldr	r1, [pc, #60]	@ (8008294 <HAL_PWREx_ConfigSupply+0x70>)
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	4313      	orrs	r3, r2
 800825c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800825e:	f7fa fa67 	bl	8002730 <HAL_GetTick>
 8008262:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8008264:	e009      	b.n	800827a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8008266:	f7fa fa63 	bl	8002730 <HAL_GetTick>
 800826a:	4602      	mov	r2, r0
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	1ad3      	subs	r3, r2, r3
 8008270:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008274:	d901      	bls.n	800827a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8008276:	2301      	movs	r3, #1
 8008278:	e007      	b.n	800828a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800827a:	4b06      	ldr	r3, [pc, #24]	@ (8008294 <HAL_PWREx_ConfigSupply+0x70>)
 800827c:	685b      	ldr	r3, [r3, #4]
 800827e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008282:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008286:	d1ee      	bne.n	8008266 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8008288:	2300      	movs	r3, #0
}
 800828a:	4618      	mov	r0, r3
 800828c:	3710      	adds	r7, #16
 800828e:	46bd      	mov	sp, r7
 8008290:	bd80      	pop	{r7, pc}
 8008292:	bf00      	nop
 8008294:	58024800 	.word	0x58024800

08008298 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008298:	b580      	push	{r7, lr}
 800829a:	b08c      	sub	sp, #48	@ 0x30
 800829c:	af00      	add	r7, sp, #0
 800829e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d102      	bne.n	80082ac <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80082a6:	2301      	movs	r3, #1
 80082a8:	f000 bc48 	b.w	8008b3c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	f003 0301 	and.w	r3, r3, #1
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	f000 808c 	beq.w	80083d2 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80082ba:	4b96      	ldr	r3, [pc, #600]	@ (8008514 <HAL_RCC_OscConfig+0x27c>)
 80082bc:	691b      	ldr	r3, [r3, #16]
 80082be:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80082c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80082c4:	4b93      	ldr	r3, [pc, #588]	@ (8008514 <HAL_RCC_OscConfig+0x27c>)
 80082c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80082ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082cc:	2b10      	cmp	r3, #16
 80082ce:	d007      	beq.n	80082e0 <HAL_RCC_OscConfig+0x48>
 80082d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082d2:	2b18      	cmp	r3, #24
 80082d4:	d111      	bne.n	80082fa <HAL_RCC_OscConfig+0x62>
 80082d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082d8:	f003 0303 	and.w	r3, r3, #3
 80082dc:	2b02      	cmp	r3, #2
 80082de:	d10c      	bne.n	80082fa <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80082e0:	4b8c      	ldr	r3, [pc, #560]	@ (8008514 <HAL_RCC_OscConfig+0x27c>)
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d071      	beq.n	80083d0 <HAL_RCC_OscConfig+0x138>
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	685b      	ldr	r3, [r3, #4]
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d16d      	bne.n	80083d0 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80082f4:	2301      	movs	r3, #1
 80082f6:	f000 bc21 	b.w	8008b3c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	685b      	ldr	r3, [r3, #4]
 80082fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008302:	d106      	bne.n	8008312 <HAL_RCC_OscConfig+0x7a>
 8008304:	4b83      	ldr	r3, [pc, #524]	@ (8008514 <HAL_RCC_OscConfig+0x27c>)
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	4a82      	ldr	r2, [pc, #520]	@ (8008514 <HAL_RCC_OscConfig+0x27c>)
 800830a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800830e:	6013      	str	r3, [r2, #0]
 8008310:	e02e      	b.n	8008370 <HAL_RCC_OscConfig+0xd8>
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	685b      	ldr	r3, [r3, #4]
 8008316:	2b00      	cmp	r3, #0
 8008318:	d10c      	bne.n	8008334 <HAL_RCC_OscConfig+0x9c>
 800831a:	4b7e      	ldr	r3, [pc, #504]	@ (8008514 <HAL_RCC_OscConfig+0x27c>)
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	4a7d      	ldr	r2, [pc, #500]	@ (8008514 <HAL_RCC_OscConfig+0x27c>)
 8008320:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008324:	6013      	str	r3, [r2, #0]
 8008326:	4b7b      	ldr	r3, [pc, #492]	@ (8008514 <HAL_RCC_OscConfig+0x27c>)
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	4a7a      	ldr	r2, [pc, #488]	@ (8008514 <HAL_RCC_OscConfig+0x27c>)
 800832c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008330:	6013      	str	r3, [r2, #0]
 8008332:	e01d      	b.n	8008370 <HAL_RCC_OscConfig+0xd8>
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	685b      	ldr	r3, [r3, #4]
 8008338:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800833c:	d10c      	bne.n	8008358 <HAL_RCC_OscConfig+0xc0>
 800833e:	4b75      	ldr	r3, [pc, #468]	@ (8008514 <HAL_RCC_OscConfig+0x27c>)
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	4a74      	ldr	r2, [pc, #464]	@ (8008514 <HAL_RCC_OscConfig+0x27c>)
 8008344:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008348:	6013      	str	r3, [r2, #0]
 800834a:	4b72      	ldr	r3, [pc, #456]	@ (8008514 <HAL_RCC_OscConfig+0x27c>)
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	4a71      	ldr	r2, [pc, #452]	@ (8008514 <HAL_RCC_OscConfig+0x27c>)
 8008350:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008354:	6013      	str	r3, [r2, #0]
 8008356:	e00b      	b.n	8008370 <HAL_RCC_OscConfig+0xd8>
 8008358:	4b6e      	ldr	r3, [pc, #440]	@ (8008514 <HAL_RCC_OscConfig+0x27c>)
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	4a6d      	ldr	r2, [pc, #436]	@ (8008514 <HAL_RCC_OscConfig+0x27c>)
 800835e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008362:	6013      	str	r3, [r2, #0]
 8008364:	4b6b      	ldr	r3, [pc, #428]	@ (8008514 <HAL_RCC_OscConfig+0x27c>)
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	4a6a      	ldr	r2, [pc, #424]	@ (8008514 <HAL_RCC_OscConfig+0x27c>)
 800836a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800836e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	685b      	ldr	r3, [r3, #4]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d015      	beq.n	80083a4 <HAL_RCC_OscConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008378:	f7fa f9da 	bl	8002730 <HAL_GetTick>
 800837c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800837e:	e00a      	b.n	8008396 <HAL_RCC_OscConfig+0xfe>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008380:	f7fa f9d6 	bl	8002730 <HAL_GetTick>
 8008384:	4602      	mov	r2, r0
 8008386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008388:	1ad3      	subs	r3, r2, r3
 800838a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800838e:	4293      	cmp	r3, r2
 8008390:	d901      	bls.n	8008396 <HAL_RCC_OscConfig+0xfe>
          {
            return HAL_TIMEOUT;
 8008392:	2303      	movs	r3, #3
 8008394:	e3d2      	b.n	8008b3c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008396:	4b5f      	ldr	r3, [pc, #380]	@ (8008514 <HAL_RCC_OscConfig+0x27c>)
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d0ee      	beq.n	8008380 <HAL_RCC_OscConfig+0xe8>
 80083a2:	e016      	b.n	80083d2 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80083a4:	f7fa f9c4 	bl	8002730 <HAL_GetTick>
 80083a8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80083aa:	e00a      	b.n	80083c2 <HAL_RCC_OscConfig+0x12a>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80083ac:	f7fa f9c0 	bl	8002730 <HAL_GetTick>
 80083b0:	4602      	mov	r2, r0
 80083b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083b4:	1ad3      	subs	r3, r2, r3
 80083b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80083ba:	4293      	cmp	r3, r2
 80083bc:	d901      	bls.n	80083c2 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80083be:	2303      	movs	r3, #3
 80083c0:	e3bc      	b.n	8008b3c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80083c2:	4b54      	ldr	r3, [pc, #336]	@ (8008514 <HAL_RCC_OscConfig+0x27c>)
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d1ee      	bne.n	80083ac <HAL_RCC_OscConfig+0x114>
 80083ce:	e000      	b.n	80083d2 <HAL_RCC_OscConfig+0x13a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80083d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	f003 0302 	and.w	r3, r3, #2
 80083da:	2b00      	cmp	r3, #0
 80083dc:	f000 80cb 	beq.w	8008576 <HAL_RCC_OscConfig+0x2de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80083e0:	4b4c      	ldr	r3, [pc, #304]	@ (8008514 <HAL_RCC_OscConfig+0x27c>)
 80083e2:	691b      	ldr	r3, [r3, #16]
 80083e4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80083e8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80083ea:	4b4a      	ldr	r3, [pc, #296]	@ (8008514 <HAL_RCC_OscConfig+0x27c>)
 80083ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083ee:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80083f0:	6a3b      	ldr	r3, [r7, #32]
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d007      	beq.n	8008406 <HAL_RCC_OscConfig+0x16e>
 80083f6:	6a3b      	ldr	r3, [r7, #32]
 80083f8:	2b18      	cmp	r3, #24
 80083fa:	d156      	bne.n	80084aa <HAL_RCC_OscConfig+0x212>
 80083fc:	69fb      	ldr	r3, [r7, #28]
 80083fe:	f003 0303 	and.w	r3, r3, #3
 8008402:	2b00      	cmp	r3, #0
 8008404:	d151      	bne.n	80084aa <HAL_RCC_OscConfig+0x212>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008406:	4b43      	ldr	r3, [pc, #268]	@ (8008514 <HAL_RCC_OscConfig+0x27c>)
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	f003 0304 	and.w	r3, r3, #4
 800840e:	2b00      	cmp	r3, #0
 8008410:	d005      	beq.n	800841e <HAL_RCC_OscConfig+0x186>
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	68db      	ldr	r3, [r3, #12]
 8008416:	2b00      	cmp	r3, #0
 8008418:	d101      	bne.n	800841e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800841a:	2301      	movs	r3, #1
 800841c:	e38e      	b.n	8008b3c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800841e:	4b3d      	ldr	r3, [pc, #244]	@ (8008514 <HAL_RCC_OscConfig+0x27c>)
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	f023 0219 	bic.w	r2, r3, #25
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	68db      	ldr	r3, [r3, #12]
 800842a:	493a      	ldr	r1, [pc, #232]	@ (8008514 <HAL_RCC_OscConfig+0x27c>)
 800842c:	4313      	orrs	r3, r2
 800842e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008430:	f7fa f97e 	bl	8002730 <HAL_GetTick>
 8008434:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008436:	e008      	b.n	800844a <HAL_RCC_OscConfig+0x1b2>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008438:	f7fa f97a 	bl	8002730 <HAL_GetTick>
 800843c:	4602      	mov	r2, r0
 800843e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008440:	1ad3      	subs	r3, r2, r3
 8008442:	2b02      	cmp	r3, #2
 8008444:	d901      	bls.n	800844a <HAL_RCC_OscConfig+0x1b2>
          {
            return HAL_TIMEOUT;
 8008446:	2303      	movs	r3, #3
 8008448:	e378      	b.n	8008b3c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800844a:	4b32      	ldr	r3, [pc, #200]	@ (8008514 <HAL_RCC_OscConfig+0x27c>)
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	f003 0304 	and.w	r3, r3, #4
 8008452:	2b00      	cmp	r3, #0
 8008454:	d0f0      	beq.n	8008438 <HAL_RCC_OscConfig+0x1a0>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008456:	f7fa f99b 	bl	8002790 <HAL_GetREVID>
 800845a:	4603      	mov	r3, r0
 800845c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008460:	4293      	cmp	r3, r2
 8008462:	d817      	bhi.n	8008494 <HAL_RCC_OscConfig+0x1fc>
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	691b      	ldr	r3, [r3, #16]
 8008468:	2b40      	cmp	r3, #64	@ 0x40
 800846a:	d108      	bne.n	800847e <HAL_RCC_OscConfig+0x1e6>
 800846c:	4b29      	ldr	r3, [pc, #164]	@ (8008514 <HAL_RCC_OscConfig+0x27c>)
 800846e:	685b      	ldr	r3, [r3, #4]
 8008470:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8008474:	4a27      	ldr	r2, [pc, #156]	@ (8008514 <HAL_RCC_OscConfig+0x27c>)
 8008476:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800847a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800847c:	e07b      	b.n	8008576 <HAL_RCC_OscConfig+0x2de>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800847e:	4b25      	ldr	r3, [pc, #148]	@ (8008514 <HAL_RCC_OscConfig+0x27c>)
 8008480:	685b      	ldr	r3, [r3, #4]
 8008482:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	691b      	ldr	r3, [r3, #16]
 800848a:	031b      	lsls	r3, r3, #12
 800848c:	4921      	ldr	r1, [pc, #132]	@ (8008514 <HAL_RCC_OscConfig+0x27c>)
 800848e:	4313      	orrs	r3, r2
 8008490:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008492:	e070      	b.n	8008576 <HAL_RCC_OscConfig+0x2de>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008494:	4b1f      	ldr	r3, [pc, #124]	@ (8008514 <HAL_RCC_OscConfig+0x27c>)
 8008496:	685b      	ldr	r3, [r3, #4]
 8008498:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	691b      	ldr	r3, [r3, #16]
 80084a0:	061b      	lsls	r3, r3, #24
 80084a2:	491c      	ldr	r1, [pc, #112]	@ (8008514 <HAL_RCC_OscConfig+0x27c>)
 80084a4:	4313      	orrs	r3, r2
 80084a6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80084a8:	e065      	b.n	8008576 <HAL_RCC_OscConfig+0x2de>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	68db      	ldr	r3, [r3, #12]
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d048      	beq.n	8008544 <HAL_RCC_OscConfig+0x2ac>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80084b2:	4b18      	ldr	r3, [pc, #96]	@ (8008514 <HAL_RCC_OscConfig+0x27c>)
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	f023 0219 	bic.w	r2, r3, #25
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	68db      	ldr	r3, [r3, #12]
 80084be:	4915      	ldr	r1, [pc, #84]	@ (8008514 <HAL_RCC_OscConfig+0x27c>)
 80084c0:	4313      	orrs	r3, r2
 80084c2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084c4:	f7fa f934 	bl	8002730 <HAL_GetTick>
 80084c8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80084ca:	e008      	b.n	80084de <HAL_RCC_OscConfig+0x246>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80084cc:	f7fa f930 	bl	8002730 <HAL_GetTick>
 80084d0:	4602      	mov	r2, r0
 80084d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084d4:	1ad3      	subs	r3, r2, r3
 80084d6:	2b02      	cmp	r3, #2
 80084d8:	d901      	bls.n	80084de <HAL_RCC_OscConfig+0x246>
          {
            return HAL_TIMEOUT;
 80084da:	2303      	movs	r3, #3
 80084dc:	e32e      	b.n	8008b3c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80084de:	4b0d      	ldr	r3, [pc, #52]	@ (8008514 <HAL_RCC_OscConfig+0x27c>)
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	f003 0304 	and.w	r3, r3, #4
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d0f0      	beq.n	80084cc <HAL_RCC_OscConfig+0x234>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80084ea:	f7fa f951 	bl	8002790 <HAL_GetREVID>
 80084ee:	4603      	mov	r3, r0
 80084f0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80084f4:	4293      	cmp	r3, r2
 80084f6:	d81a      	bhi.n	800852e <HAL_RCC_OscConfig+0x296>
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	691b      	ldr	r3, [r3, #16]
 80084fc:	2b40      	cmp	r3, #64	@ 0x40
 80084fe:	d10b      	bne.n	8008518 <HAL_RCC_OscConfig+0x280>
 8008500:	4b04      	ldr	r3, [pc, #16]	@ (8008514 <HAL_RCC_OscConfig+0x27c>)
 8008502:	685b      	ldr	r3, [r3, #4]
 8008504:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8008508:	4a02      	ldr	r2, [pc, #8]	@ (8008514 <HAL_RCC_OscConfig+0x27c>)
 800850a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800850e:	6053      	str	r3, [r2, #4]
 8008510:	e031      	b.n	8008576 <HAL_RCC_OscConfig+0x2de>
 8008512:	bf00      	nop
 8008514:	58024400 	.word	0x58024400
 8008518:	4b9c      	ldr	r3, [pc, #624]	@ (800878c <HAL_RCC_OscConfig+0x4f4>)
 800851a:	685b      	ldr	r3, [r3, #4]
 800851c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	691b      	ldr	r3, [r3, #16]
 8008524:	031b      	lsls	r3, r3, #12
 8008526:	4999      	ldr	r1, [pc, #612]	@ (800878c <HAL_RCC_OscConfig+0x4f4>)
 8008528:	4313      	orrs	r3, r2
 800852a:	604b      	str	r3, [r1, #4]
 800852c:	e023      	b.n	8008576 <HAL_RCC_OscConfig+0x2de>
 800852e:	4b97      	ldr	r3, [pc, #604]	@ (800878c <HAL_RCC_OscConfig+0x4f4>)
 8008530:	685b      	ldr	r3, [r3, #4]
 8008532:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	691b      	ldr	r3, [r3, #16]
 800853a:	061b      	lsls	r3, r3, #24
 800853c:	4993      	ldr	r1, [pc, #588]	@ (800878c <HAL_RCC_OscConfig+0x4f4>)
 800853e:	4313      	orrs	r3, r2
 8008540:	604b      	str	r3, [r1, #4]
 8008542:	e018      	b.n	8008576 <HAL_RCC_OscConfig+0x2de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008544:	4b91      	ldr	r3, [pc, #580]	@ (800878c <HAL_RCC_OscConfig+0x4f4>)
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	4a90      	ldr	r2, [pc, #576]	@ (800878c <HAL_RCC_OscConfig+0x4f4>)
 800854a:	f023 0301 	bic.w	r3, r3, #1
 800854e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008550:	f7fa f8ee 	bl	8002730 <HAL_GetTick>
 8008554:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008556:	e008      	b.n	800856a <HAL_RCC_OscConfig+0x2d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008558:	f7fa f8ea 	bl	8002730 <HAL_GetTick>
 800855c:	4602      	mov	r2, r0
 800855e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008560:	1ad3      	subs	r3, r2, r3
 8008562:	2b02      	cmp	r3, #2
 8008564:	d901      	bls.n	800856a <HAL_RCC_OscConfig+0x2d2>
          {
            return HAL_TIMEOUT;
 8008566:	2303      	movs	r3, #3
 8008568:	e2e8      	b.n	8008b3c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800856a:	4b88      	ldr	r3, [pc, #544]	@ (800878c <HAL_RCC_OscConfig+0x4f4>)
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	f003 0304 	and.w	r3, r3, #4
 8008572:	2b00      	cmp	r3, #0
 8008574:	d1f0      	bne.n	8008558 <HAL_RCC_OscConfig+0x2c0>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	f003 0310 	and.w	r3, r3, #16
 800857e:	2b00      	cmp	r3, #0
 8008580:	f000 80a9 	beq.w	80086d6 <HAL_RCC_OscConfig+0x43e>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008584:	4b81      	ldr	r3, [pc, #516]	@ (800878c <HAL_RCC_OscConfig+0x4f4>)
 8008586:	691b      	ldr	r3, [r3, #16]
 8008588:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800858c:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800858e:	4b7f      	ldr	r3, [pc, #508]	@ (800878c <HAL_RCC_OscConfig+0x4f4>)
 8008590:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008592:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8008594:	69bb      	ldr	r3, [r7, #24]
 8008596:	2b08      	cmp	r3, #8
 8008598:	d007      	beq.n	80085aa <HAL_RCC_OscConfig+0x312>
 800859a:	69bb      	ldr	r3, [r7, #24]
 800859c:	2b18      	cmp	r3, #24
 800859e:	d13a      	bne.n	8008616 <HAL_RCC_OscConfig+0x37e>
 80085a0:	697b      	ldr	r3, [r7, #20]
 80085a2:	f003 0303 	and.w	r3, r3, #3
 80085a6:	2b01      	cmp	r3, #1
 80085a8:	d135      	bne.n	8008616 <HAL_RCC_OscConfig+0x37e>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80085aa:	4b78      	ldr	r3, [pc, #480]	@ (800878c <HAL_RCC_OscConfig+0x4f4>)
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d005      	beq.n	80085c2 <HAL_RCC_OscConfig+0x32a>
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	69db      	ldr	r3, [r3, #28]
 80085ba:	2b80      	cmp	r3, #128	@ 0x80
 80085bc:	d001      	beq.n	80085c2 <HAL_RCC_OscConfig+0x32a>
      {
        return HAL_ERROR;
 80085be:	2301      	movs	r3, #1
 80085c0:	e2bc      	b.n	8008b3c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80085c2:	f7fa f8e5 	bl	8002790 <HAL_GetREVID>
 80085c6:	4603      	mov	r3, r0
 80085c8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80085cc:	4293      	cmp	r3, r2
 80085ce:	d817      	bhi.n	8008600 <HAL_RCC_OscConfig+0x368>
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	6a1b      	ldr	r3, [r3, #32]
 80085d4:	2b20      	cmp	r3, #32
 80085d6:	d108      	bne.n	80085ea <HAL_RCC_OscConfig+0x352>
 80085d8:	4b6c      	ldr	r3, [pc, #432]	@ (800878c <HAL_RCC_OscConfig+0x4f4>)
 80085da:	685b      	ldr	r3, [r3, #4]
 80085dc:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80085e0:	4a6a      	ldr	r2, [pc, #424]	@ (800878c <HAL_RCC_OscConfig+0x4f4>)
 80085e2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80085e6:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80085e8:	e075      	b.n	80086d6 <HAL_RCC_OscConfig+0x43e>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80085ea:	4b68      	ldr	r3, [pc, #416]	@ (800878c <HAL_RCC_OscConfig+0x4f4>)
 80085ec:	685b      	ldr	r3, [r3, #4]
 80085ee:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	6a1b      	ldr	r3, [r3, #32]
 80085f6:	069b      	lsls	r3, r3, #26
 80085f8:	4964      	ldr	r1, [pc, #400]	@ (800878c <HAL_RCC_OscConfig+0x4f4>)
 80085fa:	4313      	orrs	r3, r2
 80085fc:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80085fe:	e06a      	b.n	80086d6 <HAL_RCC_OscConfig+0x43e>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008600:	4b62      	ldr	r3, [pc, #392]	@ (800878c <HAL_RCC_OscConfig+0x4f4>)
 8008602:	68db      	ldr	r3, [r3, #12]
 8008604:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	6a1b      	ldr	r3, [r3, #32]
 800860c:	061b      	lsls	r3, r3, #24
 800860e:	495f      	ldr	r1, [pc, #380]	@ (800878c <HAL_RCC_OscConfig+0x4f4>)
 8008610:	4313      	orrs	r3, r2
 8008612:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008614:	e05f      	b.n	80086d6 <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	69db      	ldr	r3, [r3, #28]
 800861a:	2b00      	cmp	r3, #0
 800861c:	d042      	beq.n	80086a4 <HAL_RCC_OscConfig+0x40c>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800861e:	4b5b      	ldr	r3, [pc, #364]	@ (800878c <HAL_RCC_OscConfig+0x4f4>)
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	4a5a      	ldr	r2, [pc, #360]	@ (800878c <HAL_RCC_OscConfig+0x4f4>)
 8008624:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008628:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800862a:	f7fa f881 	bl	8002730 <HAL_GetTick>
 800862e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008630:	e008      	b.n	8008644 <HAL_RCC_OscConfig+0x3ac>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8008632:	f7fa f87d 	bl	8002730 <HAL_GetTick>
 8008636:	4602      	mov	r2, r0
 8008638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800863a:	1ad3      	subs	r3, r2, r3
 800863c:	2b02      	cmp	r3, #2
 800863e:	d901      	bls.n	8008644 <HAL_RCC_OscConfig+0x3ac>
          {
            return HAL_TIMEOUT;
 8008640:	2303      	movs	r3, #3
 8008642:	e27b      	b.n	8008b3c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008644:	4b51      	ldr	r3, [pc, #324]	@ (800878c <HAL_RCC_OscConfig+0x4f4>)
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800864c:	2b00      	cmp	r3, #0
 800864e:	d0f0      	beq.n	8008632 <HAL_RCC_OscConfig+0x39a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008650:	f7fa f89e 	bl	8002790 <HAL_GetREVID>
 8008654:	4603      	mov	r3, r0
 8008656:	f241 0203 	movw	r2, #4099	@ 0x1003
 800865a:	4293      	cmp	r3, r2
 800865c:	d817      	bhi.n	800868e <HAL_RCC_OscConfig+0x3f6>
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	6a1b      	ldr	r3, [r3, #32]
 8008662:	2b20      	cmp	r3, #32
 8008664:	d108      	bne.n	8008678 <HAL_RCC_OscConfig+0x3e0>
 8008666:	4b49      	ldr	r3, [pc, #292]	@ (800878c <HAL_RCC_OscConfig+0x4f4>)
 8008668:	685b      	ldr	r3, [r3, #4]
 800866a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800866e:	4a47      	ldr	r2, [pc, #284]	@ (800878c <HAL_RCC_OscConfig+0x4f4>)
 8008670:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008674:	6053      	str	r3, [r2, #4]
 8008676:	e02e      	b.n	80086d6 <HAL_RCC_OscConfig+0x43e>
 8008678:	4b44      	ldr	r3, [pc, #272]	@ (800878c <HAL_RCC_OscConfig+0x4f4>)
 800867a:	685b      	ldr	r3, [r3, #4]
 800867c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	6a1b      	ldr	r3, [r3, #32]
 8008684:	069b      	lsls	r3, r3, #26
 8008686:	4941      	ldr	r1, [pc, #260]	@ (800878c <HAL_RCC_OscConfig+0x4f4>)
 8008688:	4313      	orrs	r3, r2
 800868a:	604b      	str	r3, [r1, #4]
 800868c:	e023      	b.n	80086d6 <HAL_RCC_OscConfig+0x43e>
 800868e:	4b3f      	ldr	r3, [pc, #252]	@ (800878c <HAL_RCC_OscConfig+0x4f4>)
 8008690:	68db      	ldr	r3, [r3, #12]
 8008692:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	6a1b      	ldr	r3, [r3, #32]
 800869a:	061b      	lsls	r3, r3, #24
 800869c:	493b      	ldr	r1, [pc, #236]	@ (800878c <HAL_RCC_OscConfig+0x4f4>)
 800869e:	4313      	orrs	r3, r2
 80086a0:	60cb      	str	r3, [r1, #12]
 80086a2:	e018      	b.n	80086d6 <HAL_RCC_OscConfig+0x43e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80086a4:	4b39      	ldr	r3, [pc, #228]	@ (800878c <HAL_RCC_OscConfig+0x4f4>)
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	4a38      	ldr	r2, [pc, #224]	@ (800878c <HAL_RCC_OscConfig+0x4f4>)
 80086aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80086ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086b0:	f7fa f83e 	bl	8002730 <HAL_GetTick>
 80086b4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80086b6:	e008      	b.n	80086ca <HAL_RCC_OscConfig+0x432>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80086b8:	f7fa f83a 	bl	8002730 <HAL_GetTick>
 80086bc:	4602      	mov	r2, r0
 80086be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086c0:	1ad3      	subs	r3, r2, r3
 80086c2:	2b02      	cmp	r3, #2
 80086c4:	d901      	bls.n	80086ca <HAL_RCC_OscConfig+0x432>
          {
            return HAL_TIMEOUT;
 80086c6:	2303      	movs	r3, #3
 80086c8:	e238      	b.n	8008b3c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80086ca:	4b30      	ldr	r3, [pc, #192]	@ (800878c <HAL_RCC_OscConfig+0x4f4>)
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d1f0      	bne.n	80086b8 <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	f003 0308 	and.w	r3, r3, #8
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d036      	beq.n	8008750 <HAL_RCC_OscConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	695b      	ldr	r3, [r3, #20]
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d019      	beq.n	800871e <HAL_RCC_OscConfig+0x486>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80086ea:	4b28      	ldr	r3, [pc, #160]	@ (800878c <HAL_RCC_OscConfig+0x4f4>)
 80086ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80086ee:	4a27      	ldr	r2, [pc, #156]	@ (800878c <HAL_RCC_OscConfig+0x4f4>)
 80086f0:	f043 0301 	orr.w	r3, r3, #1
 80086f4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80086f6:	f7fa f81b 	bl	8002730 <HAL_GetTick>
 80086fa:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80086fc:	e008      	b.n	8008710 <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80086fe:	f7fa f817 	bl	8002730 <HAL_GetTick>
 8008702:	4602      	mov	r2, r0
 8008704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008706:	1ad3      	subs	r3, r2, r3
 8008708:	2b02      	cmp	r3, #2
 800870a:	d901      	bls.n	8008710 <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 800870c:	2303      	movs	r3, #3
 800870e:	e215      	b.n	8008b3c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008710:	4b1e      	ldr	r3, [pc, #120]	@ (800878c <HAL_RCC_OscConfig+0x4f4>)
 8008712:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008714:	f003 0302 	and.w	r3, r3, #2
 8008718:	2b00      	cmp	r3, #0
 800871a:	d0f0      	beq.n	80086fe <HAL_RCC_OscConfig+0x466>
 800871c:	e018      	b.n	8008750 <HAL_RCC_OscConfig+0x4b8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800871e:	4b1b      	ldr	r3, [pc, #108]	@ (800878c <HAL_RCC_OscConfig+0x4f4>)
 8008720:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008722:	4a1a      	ldr	r2, [pc, #104]	@ (800878c <HAL_RCC_OscConfig+0x4f4>)
 8008724:	f023 0301 	bic.w	r3, r3, #1
 8008728:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800872a:	f7fa f801 	bl	8002730 <HAL_GetTick>
 800872e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008730:	e008      	b.n	8008744 <HAL_RCC_OscConfig+0x4ac>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008732:	f7f9 fffd 	bl	8002730 <HAL_GetTick>
 8008736:	4602      	mov	r2, r0
 8008738:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800873a:	1ad3      	subs	r3, r2, r3
 800873c:	2b02      	cmp	r3, #2
 800873e:	d901      	bls.n	8008744 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8008740:	2303      	movs	r3, #3
 8008742:	e1fb      	b.n	8008b3c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008744:	4b11      	ldr	r3, [pc, #68]	@ (800878c <HAL_RCC_OscConfig+0x4f4>)
 8008746:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008748:	f003 0302 	and.w	r3, r3, #2
 800874c:	2b00      	cmp	r3, #0
 800874e:	d1f0      	bne.n	8008732 <HAL_RCC_OscConfig+0x49a>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	f003 0320 	and.w	r3, r3, #32
 8008758:	2b00      	cmp	r3, #0
 800875a:	d039      	beq.n	80087d0 <HAL_RCC_OscConfig+0x538>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	699b      	ldr	r3, [r3, #24]
 8008760:	2b00      	cmp	r3, #0
 8008762:	d01c      	beq.n	800879e <HAL_RCC_OscConfig+0x506>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008764:	4b09      	ldr	r3, [pc, #36]	@ (800878c <HAL_RCC_OscConfig+0x4f4>)
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	4a08      	ldr	r2, [pc, #32]	@ (800878c <HAL_RCC_OscConfig+0x4f4>)
 800876a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800876e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008770:	f7f9 ffde 	bl	8002730 <HAL_GetTick>
 8008774:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008776:	e00b      	b.n	8008790 <HAL_RCC_OscConfig+0x4f8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008778:	f7f9 ffda 	bl	8002730 <HAL_GetTick>
 800877c:	4602      	mov	r2, r0
 800877e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008780:	1ad3      	subs	r3, r2, r3
 8008782:	2b02      	cmp	r3, #2
 8008784:	d904      	bls.n	8008790 <HAL_RCC_OscConfig+0x4f8>
        {
          return HAL_TIMEOUT;
 8008786:	2303      	movs	r3, #3
 8008788:	e1d8      	b.n	8008b3c <HAL_RCC_OscConfig+0x8a4>
 800878a:	bf00      	nop
 800878c:	58024400 	.word	0x58024400
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008790:	4b65      	ldr	r3, [pc, #404]	@ (8008928 <HAL_RCC_OscConfig+0x690>)
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008798:	2b00      	cmp	r3, #0
 800879a:	d0ed      	beq.n	8008778 <HAL_RCC_OscConfig+0x4e0>
 800879c:	e018      	b.n	80087d0 <HAL_RCC_OscConfig+0x538>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800879e:	4b62      	ldr	r3, [pc, #392]	@ (8008928 <HAL_RCC_OscConfig+0x690>)
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	4a61      	ldr	r2, [pc, #388]	@ (8008928 <HAL_RCC_OscConfig+0x690>)
 80087a4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80087a8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80087aa:	f7f9 ffc1 	bl	8002730 <HAL_GetTick>
 80087ae:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80087b0:	e008      	b.n	80087c4 <HAL_RCC_OscConfig+0x52c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80087b2:	f7f9 ffbd 	bl	8002730 <HAL_GetTick>
 80087b6:	4602      	mov	r2, r0
 80087b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087ba:	1ad3      	subs	r3, r2, r3
 80087bc:	2b02      	cmp	r3, #2
 80087be:	d901      	bls.n	80087c4 <HAL_RCC_OscConfig+0x52c>
        {
          return HAL_TIMEOUT;
 80087c0:	2303      	movs	r3, #3
 80087c2:	e1bb      	b.n	8008b3c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80087c4:	4b58      	ldr	r3, [pc, #352]	@ (8008928 <HAL_RCC_OscConfig+0x690>)
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d1f0      	bne.n	80087b2 <HAL_RCC_OscConfig+0x51a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	f003 0304 	and.w	r3, r3, #4
 80087d8:	2b00      	cmp	r3, #0
 80087da:	f000 8081 	beq.w	80088e0 <HAL_RCC_OscConfig+0x648>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80087de:	4b53      	ldr	r3, [pc, #332]	@ (800892c <HAL_RCC_OscConfig+0x694>)
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	4a52      	ldr	r2, [pc, #328]	@ (800892c <HAL_RCC_OscConfig+0x694>)
 80087e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80087e8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80087ea:	f7f9 ffa1 	bl	8002730 <HAL_GetTick>
 80087ee:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80087f0:	e008      	b.n	8008804 <HAL_RCC_OscConfig+0x56c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80087f2:	f7f9 ff9d 	bl	8002730 <HAL_GetTick>
 80087f6:	4602      	mov	r2, r0
 80087f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087fa:	1ad3      	subs	r3, r2, r3
 80087fc:	2b64      	cmp	r3, #100	@ 0x64
 80087fe:	d901      	bls.n	8008804 <HAL_RCC_OscConfig+0x56c>
      {
        return HAL_TIMEOUT;
 8008800:	2303      	movs	r3, #3
 8008802:	e19b      	b.n	8008b3c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008804:	4b49      	ldr	r3, [pc, #292]	@ (800892c <HAL_RCC_OscConfig+0x694>)
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800880c:	2b00      	cmp	r3, #0
 800880e:	d0f0      	beq.n	80087f2 <HAL_RCC_OscConfig+0x55a>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	689b      	ldr	r3, [r3, #8]
 8008814:	2b01      	cmp	r3, #1
 8008816:	d106      	bne.n	8008826 <HAL_RCC_OscConfig+0x58e>
 8008818:	4b43      	ldr	r3, [pc, #268]	@ (8008928 <HAL_RCC_OscConfig+0x690>)
 800881a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800881c:	4a42      	ldr	r2, [pc, #264]	@ (8008928 <HAL_RCC_OscConfig+0x690>)
 800881e:	f043 0301 	orr.w	r3, r3, #1
 8008822:	6713      	str	r3, [r2, #112]	@ 0x70
 8008824:	e02d      	b.n	8008882 <HAL_RCC_OscConfig+0x5ea>
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	689b      	ldr	r3, [r3, #8]
 800882a:	2b00      	cmp	r3, #0
 800882c:	d10c      	bne.n	8008848 <HAL_RCC_OscConfig+0x5b0>
 800882e:	4b3e      	ldr	r3, [pc, #248]	@ (8008928 <HAL_RCC_OscConfig+0x690>)
 8008830:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008832:	4a3d      	ldr	r2, [pc, #244]	@ (8008928 <HAL_RCC_OscConfig+0x690>)
 8008834:	f023 0301 	bic.w	r3, r3, #1
 8008838:	6713      	str	r3, [r2, #112]	@ 0x70
 800883a:	4b3b      	ldr	r3, [pc, #236]	@ (8008928 <HAL_RCC_OscConfig+0x690>)
 800883c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800883e:	4a3a      	ldr	r2, [pc, #232]	@ (8008928 <HAL_RCC_OscConfig+0x690>)
 8008840:	f023 0304 	bic.w	r3, r3, #4
 8008844:	6713      	str	r3, [r2, #112]	@ 0x70
 8008846:	e01c      	b.n	8008882 <HAL_RCC_OscConfig+0x5ea>
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	689b      	ldr	r3, [r3, #8]
 800884c:	2b05      	cmp	r3, #5
 800884e:	d10c      	bne.n	800886a <HAL_RCC_OscConfig+0x5d2>
 8008850:	4b35      	ldr	r3, [pc, #212]	@ (8008928 <HAL_RCC_OscConfig+0x690>)
 8008852:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008854:	4a34      	ldr	r2, [pc, #208]	@ (8008928 <HAL_RCC_OscConfig+0x690>)
 8008856:	f043 0304 	orr.w	r3, r3, #4
 800885a:	6713      	str	r3, [r2, #112]	@ 0x70
 800885c:	4b32      	ldr	r3, [pc, #200]	@ (8008928 <HAL_RCC_OscConfig+0x690>)
 800885e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008860:	4a31      	ldr	r2, [pc, #196]	@ (8008928 <HAL_RCC_OscConfig+0x690>)
 8008862:	f043 0301 	orr.w	r3, r3, #1
 8008866:	6713      	str	r3, [r2, #112]	@ 0x70
 8008868:	e00b      	b.n	8008882 <HAL_RCC_OscConfig+0x5ea>
 800886a:	4b2f      	ldr	r3, [pc, #188]	@ (8008928 <HAL_RCC_OscConfig+0x690>)
 800886c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800886e:	4a2e      	ldr	r2, [pc, #184]	@ (8008928 <HAL_RCC_OscConfig+0x690>)
 8008870:	f023 0301 	bic.w	r3, r3, #1
 8008874:	6713      	str	r3, [r2, #112]	@ 0x70
 8008876:	4b2c      	ldr	r3, [pc, #176]	@ (8008928 <HAL_RCC_OscConfig+0x690>)
 8008878:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800887a:	4a2b      	ldr	r2, [pc, #172]	@ (8008928 <HAL_RCC_OscConfig+0x690>)
 800887c:	f023 0304 	bic.w	r3, r3, #4
 8008880:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	689b      	ldr	r3, [r3, #8]
 8008886:	2b00      	cmp	r3, #0
 8008888:	d015      	beq.n	80088b6 <HAL_RCC_OscConfig+0x61e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800888a:	f7f9 ff51 	bl	8002730 <HAL_GetTick>
 800888e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008890:	e00a      	b.n	80088a8 <HAL_RCC_OscConfig+0x610>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008892:	f7f9 ff4d 	bl	8002730 <HAL_GetTick>
 8008896:	4602      	mov	r2, r0
 8008898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800889a:	1ad3      	subs	r3, r2, r3
 800889c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80088a0:	4293      	cmp	r3, r2
 80088a2:	d901      	bls.n	80088a8 <HAL_RCC_OscConfig+0x610>
        {
          return HAL_TIMEOUT;
 80088a4:	2303      	movs	r3, #3
 80088a6:	e149      	b.n	8008b3c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80088a8:	4b1f      	ldr	r3, [pc, #124]	@ (8008928 <HAL_RCC_OscConfig+0x690>)
 80088aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80088ac:	f003 0302 	and.w	r3, r3, #2
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d0ee      	beq.n	8008892 <HAL_RCC_OscConfig+0x5fa>
 80088b4:	e014      	b.n	80088e0 <HAL_RCC_OscConfig+0x648>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80088b6:	f7f9 ff3b 	bl	8002730 <HAL_GetTick>
 80088ba:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80088bc:	e00a      	b.n	80088d4 <HAL_RCC_OscConfig+0x63c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80088be:	f7f9 ff37 	bl	8002730 <HAL_GetTick>
 80088c2:	4602      	mov	r2, r0
 80088c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088c6:	1ad3      	subs	r3, r2, r3
 80088c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80088cc:	4293      	cmp	r3, r2
 80088ce:	d901      	bls.n	80088d4 <HAL_RCC_OscConfig+0x63c>
        {
          return HAL_TIMEOUT;
 80088d0:	2303      	movs	r3, #3
 80088d2:	e133      	b.n	8008b3c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80088d4:	4b14      	ldr	r3, [pc, #80]	@ (8008928 <HAL_RCC_OscConfig+0x690>)
 80088d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80088d8:	f003 0302 	and.w	r3, r3, #2
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d1ee      	bne.n	80088be <HAL_RCC_OscConfig+0x626>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	f000 8128 	beq.w	8008b3a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80088ea:	4b0f      	ldr	r3, [pc, #60]	@ (8008928 <HAL_RCC_OscConfig+0x690>)
 80088ec:	691b      	ldr	r3, [r3, #16]
 80088ee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80088f2:	2b18      	cmp	r3, #24
 80088f4:	f000 80b8 	beq.w	8008a68 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088fc:	2b02      	cmp	r3, #2
 80088fe:	f040 8099 	bne.w	8008a34 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008902:	4b09      	ldr	r3, [pc, #36]	@ (8008928 <HAL_RCC_OscConfig+0x690>)
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	4a08      	ldr	r2, [pc, #32]	@ (8008928 <HAL_RCC_OscConfig+0x690>)
 8008908:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800890c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800890e:	f7f9 ff0f 	bl	8002730 <HAL_GetTick>
 8008912:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008914:	e00c      	b.n	8008930 <HAL_RCC_OscConfig+0x698>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008916:	f7f9 ff0b 	bl	8002730 <HAL_GetTick>
 800891a:	4602      	mov	r2, r0
 800891c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800891e:	1ad3      	subs	r3, r2, r3
 8008920:	2b02      	cmp	r3, #2
 8008922:	d905      	bls.n	8008930 <HAL_RCC_OscConfig+0x698>
          {
            return HAL_TIMEOUT;
 8008924:	2303      	movs	r3, #3
 8008926:	e109      	b.n	8008b3c <HAL_RCC_OscConfig+0x8a4>
 8008928:	58024400 	.word	0x58024400
 800892c:	58024800 	.word	0x58024800
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008930:	4b84      	ldr	r3, [pc, #528]	@ (8008b44 <HAL_RCC_OscConfig+0x8ac>)
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008938:	2b00      	cmp	r3, #0
 800893a:	d1ec      	bne.n	8008916 <HAL_RCC_OscConfig+0x67e>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800893c:	4b81      	ldr	r3, [pc, #516]	@ (8008b44 <HAL_RCC_OscConfig+0x8ac>)
 800893e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008940:	4b81      	ldr	r3, [pc, #516]	@ (8008b48 <HAL_RCC_OscConfig+0x8b0>)
 8008942:	4013      	ands	r3, r2
 8008944:	687a      	ldr	r2, [r7, #4]
 8008946:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8008948:	687a      	ldr	r2, [r7, #4]
 800894a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800894c:	0112      	lsls	r2, r2, #4
 800894e:	430a      	orrs	r2, r1
 8008950:	497c      	ldr	r1, [pc, #496]	@ (8008b44 <HAL_RCC_OscConfig+0x8ac>)
 8008952:	4313      	orrs	r3, r2
 8008954:	628b      	str	r3, [r1, #40]	@ 0x28
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800895a:	3b01      	subs	r3, #1
 800895c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008964:	3b01      	subs	r3, #1
 8008966:	025b      	lsls	r3, r3, #9
 8008968:	b29b      	uxth	r3, r3
 800896a:	431a      	orrs	r2, r3
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008970:	3b01      	subs	r3, #1
 8008972:	041b      	lsls	r3, r3, #16
 8008974:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008978:	431a      	orrs	r2, r3
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800897e:	3b01      	subs	r3, #1
 8008980:	061b      	lsls	r3, r3, #24
 8008982:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008986:	496f      	ldr	r1, [pc, #444]	@ (8008b44 <HAL_RCC_OscConfig+0x8ac>)
 8008988:	4313      	orrs	r3, r2
 800898a:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800898c:	4b6d      	ldr	r3, [pc, #436]	@ (8008b44 <HAL_RCC_OscConfig+0x8ac>)
 800898e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008990:	4a6c      	ldr	r2, [pc, #432]	@ (8008b44 <HAL_RCC_OscConfig+0x8ac>)
 8008992:	f023 0301 	bic.w	r3, r3, #1
 8008996:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008998:	4b6a      	ldr	r3, [pc, #424]	@ (8008b44 <HAL_RCC_OscConfig+0x8ac>)
 800899a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800899c:	4b6b      	ldr	r3, [pc, #428]	@ (8008b4c <HAL_RCC_OscConfig+0x8b4>)
 800899e:	4013      	ands	r3, r2
 80089a0:	687a      	ldr	r2, [r7, #4]
 80089a2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80089a4:	00d2      	lsls	r2, r2, #3
 80089a6:	4967      	ldr	r1, [pc, #412]	@ (8008b44 <HAL_RCC_OscConfig+0x8ac>)
 80089a8:	4313      	orrs	r3, r2
 80089aa:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80089ac:	4b65      	ldr	r3, [pc, #404]	@ (8008b44 <HAL_RCC_OscConfig+0x8ac>)
 80089ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089b0:	f023 020c 	bic.w	r2, r3, #12
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089b8:	4962      	ldr	r1, [pc, #392]	@ (8008b44 <HAL_RCC_OscConfig+0x8ac>)
 80089ba:	4313      	orrs	r3, r2
 80089bc:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80089be:	4b61      	ldr	r3, [pc, #388]	@ (8008b44 <HAL_RCC_OscConfig+0x8ac>)
 80089c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089c2:	f023 0202 	bic.w	r2, r3, #2
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80089ca:	495e      	ldr	r1, [pc, #376]	@ (8008b44 <HAL_RCC_OscConfig+0x8ac>)
 80089cc:	4313      	orrs	r3, r2
 80089ce:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80089d0:	4b5c      	ldr	r3, [pc, #368]	@ (8008b44 <HAL_RCC_OscConfig+0x8ac>)
 80089d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089d4:	4a5b      	ldr	r2, [pc, #364]	@ (8008b44 <HAL_RCC_OscConfig+0x8ac>)
 80089d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80089da:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80089dc:	4b59      	ldr	r3, [pc, #356]	@ (8008b44 <HAL_RCC_OscConfig+0x8ac>)
 80089de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089e0:	4a58      	ldr	r2, [pc, #352]	@ (8008b44 <HAL_RCC_OscConfig+0x8ac>)
 80089e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80089e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80089e8:	4b56      	ldr	r3, [pc, #344]	@ (8008b44 <HAL_RCC_OscConfig+0x8ac>)
 80089ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089ec:	4a55      	ldr	r2, [pc, #340]	@ (8008b44 <HAL_RCC_OscConfig+0x8ac>)
 80089ee:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80089f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80089f4:	4b53      	ldr	r3, [pc, #332]	@ (8008b44 <HAL_RCC_OscConfig+0x8ac>)
 80089f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089f8:	4a52      	ldr	r2, [pc, #328]	@ (8008b44 <HAL_RCC_OscConfig+0x8ac>)
 80089fa:	f043 0301 	orr.w	r3, r3, #1
 80089fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008a00:	4b50      	ldr	r3, [pc, #320]	@ (8008b44 <HAL_RCC_OscConfig+0x8ac>)
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	4a4f      	ldr	r2, [pc, #316]	@ (8008b44 <HAL_RCC_OscConfig+0x8ac>)
 8008a06:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008a0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a0c:	f7f9 fe90 	bl	8002730 <HAL_GetTick>
 8008a10:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008a12:	e008      	b.n	8008a26 <HAL_RCC_OscConfig+0x78e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008a14:	f7f9 fe8c 	bl	8002730 <HAL_GetTick>
 8008a18:	4602      	mov	r2, r0
 8008a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a1c:	1ad3      	subs	r3, r2, r3
 8008a1e:	2b02      	cmp	r3, #2
 8008a20:	d901      	bls.n	8008a26 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8008a22:	2303      	movs	r3, #3
 8008a24:	e08a      	b.n	8008b3c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008a26:	4b47      	ldr	r3, [pc, #284]	@ (8008b44 <HAL_RCC_OscConfig+0x8ac>)
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d0f0      	beq.n	8008a14 <HAL_RCC_OscConfig+0x77c>
 8008a32:	e082      	b.n	8008b3a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008a34:	4b43      	ldr	r3, [pc, #268]	@ (8008b44 <HAL_RCC_OscConfig+0x8ac>)
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	4a42      	ldr	r2, [pc, #264]	@ (8008b44 <HAL_RCC_OscConfig+0x8ac>)
 8008a3a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008a3e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a40:	f7f9 fe76 	bl	8002730 <HAL_GetTick>
 8008a44:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008a46:	e008      	b.n	8008a5a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008a48:	f7f9 fe72 	bl	8002730 <HAL_GetTick>
 8008a4c:	4602      	mov	r2, r0
 8008a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a50:	1ad3      	subs	r3, r2, r3
 8008a52:	2b02      	cmp	r3, #2
 8008a54:	d901      	bls.n	8008a5a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8008a56:	2303      	movs	r3, #3
 8008a58:	e070      	b.n	8008b3c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008a5a:	4b3a      	ldr	r3, [pc, #232]	@ (8008b44 <HAL_RCC_OscConfig+0x8ac>)
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d1f0      	bne.n	8008a48 <HAL_RCC_OscConfig+0x7b0>
 8008a66:	e068      	b.n	8008b3a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8008a68:	4b36      	ldr	r3, [pc, #216]	@ (8008b44 <HAL_RCC_OscConfig+0x8ac>)
 8008a6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a6c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8008a6e:	4b35      	ldr	r3, [pc, #212]	@ (8008b44 <HAL_RCC_OscConfig+0x8ac>)
 8008a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a72:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a78:	2b01      	cmp	r3, #1
 8008a7a:	d031      	beq.n	8008ae0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008a7c:	693b      	ldr	r3, [r7, #16]
 8008a7e:	f003 0203 	and.w	r2, r3, #3
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008a86:	429a      	cmp	r2, r3
 8008a88:	d12a      	bne.n	8008ae0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008a8a:	693b      	ldr	r3, [r7, #16]
 8008a8c:	091b      	lsrs	r3, r3, #4
 8008a8e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008a96:	429a      	cmp	r2, r3
 8008a98:	d122      	bne.n	8008ae0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008aa4:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008aa6:	429a      	cmp	r2, r3
 8008aa8:	d11a      	bne.n	8008ae0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	0a5b      	lsrs	r3, r3, #9
 8008aae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ab6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008ab8:	429a      	cmp	r2, r3
 8008aba:	d111      	bne.n	8008ae0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	0c1b      	lsrs	r3, r3, #16
 8008ac0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ac8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008aca:	429a      	cmp	r2, r3
 8008acc:	d108      	bne.n	8008ae0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	0e1b      	lsrs	r3, r3, #24
 8008ad2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ada:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008adc:	429a      	cmp	r2, r3
 8008ade:	d001      	beq.n	8008ae4 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8008ae0:	2301      	movs	r3, #1
 8008ae2:	e02b      	b.n	8008b3c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8008ae4:	4b17      	ldr	r3, [pc, #92]	@ (8008b44 <HAL_RCC_OscConfig+0x8ac>)
 8008ae6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ae8:	08db      	lsrs	r3, r3, #3
 8008aea:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008aee:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008af4:	693a      	ldr	r2, [r7, #16]
 8008af6:	429a      	cmp	r2, r3
 8008af8:	d01f      	beq.n	8008b3a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8008afa:	4b12      	ldr	r3, [pc, #72]	@ (8008b44 <HAL_RCC_OscConfig+0x8ac>)
 8008afc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008afe:	4a11      	ldr	r2, [pc, #68]	@ (8008b44 <HAL_RCC_OscConfig+0x8ac>)
 8008b00:	f023 0301 	bic.w	r3, r3, #1
 8008b04:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008b06:	f7f9 fe13 	bl	8002730 <HAL_GetTick>
 8008b0a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8008b0c:	bf00      	nop
 8008b0e:	f7f9 fe0f 	bl	8002730 <HAL_GetTick>
 8008b12:	4602      	mov	r2, r0
 8008b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b16:	4293      	cmp	r3, r2
 8008b18:	d0f9      	beq.n	8008b0e <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008b1a:	4b0a      	ldr	r3, [pc, #40]	@ (8008b44 <HAL_RCC_OscConfig+0x8ac>)
 8008b1c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008b1e:	4b0b      	ldr	r3, [pc, #44]	@ (8008b4c <HAL_RCC_OscConfig+0x8b4>)
 8008b20:	4013      	ands	r3, r2
 8008b22:	687a      	ldr	r2, [r7, #4]
 8008b24:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008b26:	00d2      	lsls	r2, r2, #3
 8008b28:	4906      	ldr	r1, [pc, #24]	@ (8008b44 <HAL_RCC_OscConfig+0x8ac>)
 8008b2a:	4313      	orrs	r3, r2
 8008b2c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8008b2e:	4b05      	ldr	r3, [pc, #20]	@ (8008b44 <HAL_RCC_OscConfig+0x8ac>)
 8008b30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b32:	4a04      	ldr	r2, [pc, #16]	@ (8008b44 <HAL_RCC_OscConfig+0x8ac>)
 8008b34:	f043 0301 	orr.w	r3, r3, #1
 8008b38:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8008b3a:	2300      	movs	r3, #0
}
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	3730      	adds	r7, #48	@ 0x30
 8008b40:	46bd      	mov	sp, r7
 8008b42:	bd80      	pop	{r7, pc}
 8008b44:	58024400 	.word	0x58024400
 8008b48:	fffffc0c 	.word	0xfffffc0c
 8008b4c:	ffff0007 	.word	0xffff0007

08008b50 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008b50:	b580      	push	{r7, lr}
 8008b52:	b086      	sub	sp, #24
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	6078      	str	r0, [r7, #4]
 8008b58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d101      	bne.n	8008b64 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008b60:	2301      	movs	r3, #1
 8008b62:	e19c      	b.n	8008e9e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008b64:	4b8a      	ldr	r3, [pc, #552]	@ (8008d90 <HAL_RCC_ClockConfig+0x240>)
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	f003 030f 	and.w	r3, r3, #15
 8008b6c:	683a      	ldr	r2, [r7, #0]
 8008b6e:	429a      	cmp	r2, r3
 8008b70:	d910      	bls.n	8008b94 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008b72:	4b87      	ldr	r3, [pc, #540]	@ (8008d90 <HAL_RCC_ClockConfig+0x240>)
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	f023 020f 	bic.w	r2, r3, #15
 8008b7a:	4985      	ldr	r1, [pc, #532]	@ (8008d90 <HAL_RCC_ClockConfig+0x240>)
 8008b7c:	683b      	ldr	r3, [r7, #0]
 8008b7e:	4313      	orrs	r3, r2
 8008b80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008b82:	4b83      	ldr	r3, [pc, #524]	@ (8008d90 <HAL_RCC_ClockConfig+0x240>)
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	f003 030f 	and.w	r3, r3, #15
 8008b8a:	683a      	ldr	r2, [r7, #0]
 8008b8c:	429a      	cmp	r2, r3
 8008b8e:	d001      	beq.n	8008b94 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8008b90:	2301      	movs	r3, #1
 8008b92:	e184      	b.n	8008e9e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	f003 0304 	and.w	r3, r3, #4
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d010      	beq.n	8008bc2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	691a      	ldr	r2, [r3, #16]
 8008ba4:	4b7b      	ldr	r3, [pc, #492]	@ (8008d94 <HAL_RCC_ClockConfig+0x244>)
 8008ba6:	699b      	ldr	r3, [r3, #24]
 8008ba8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008bac:	429a      	cmp	r2, r3
 8008bae:	d908      	bls.n	8008bc2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008bb0:	4b78      	ldr	r3, [pc, #480]	@ (8008d94 <HAL_RCC_ClockConfig+0x244>)
 8008bb2:	699b      	ldr	r3, [r3, #24]
 8008bb4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	691b      	ldr	r3, [r3, #16]
 8008bbc:	4975      	ldr	r1, [pc, #468]	@ (8008d94 <HAL_RCC_ClockConfig+0x244>)
 8008bbe:	4313      	orrs	r3, r2
 8008bc0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	f003 0308 	and.w	r3, r3, #8
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d010      	beq.n	8008bf0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	695a      	ldr	r2, [r3, #20]
 8008bd2:	4b70      	ldr	r3, [pc, #448]	@ (8008d94 <HAL_RCC_ClockConfig+0x244>)
 8008bd4:	69db      	ldr	r3, [r3, #28]
 8008bd6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008bda:	429a      	cmp	r2, r3
 8008bdc:	d908      	bls.n	8008bf0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008bde:	4b6d      	ldr	r3, [pc, #436]	@ (8008d94 <HAL_RCC_ClockConfig+0x244>)
 8008be0:	69db      	ldr	r3, [r3, #28]
 8008be2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	695b      	ldr	r3, [r3, #20]
 8008bea:	496a      	ldr	r1, [pc, #424]	@ (8008d94 <HAL_RCC_ClockConfig+0x244>)
 8008bec:	4313      	orrs	r3, r2
 8008bee:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	f003 0310 	and.w	r3, r3, #16
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d010      	beq.n	8008c1e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	699a      	ldr	r2, [r3, #24]
 8008c00:	4b64      	ldr	r3, [pc, #400]	@ (8008d94 <HAL_RCC_ClockConfig+0x244>)
 8008c02:	69db      	ldr	r3, [r3, #28]
 8008c04:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008c08:	429a      	cmp	r2, r3
 8008c0a:	d908      	bls.n	8008c1e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008c0c:	4b61      	ldr	r3, [pc, #388]	@ (8008d94 <HAL_RCC_ClockConfig+0x244>)
 8008c0e:	69db      	ldr	r3, [r3, #28]
 8008c10:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	699b      	ldr	r3, [r3, #24]
 8008c18:	495e      	ldr	r1, [pc, #376]	@ (8008d94 <HAL_RCC_ClockConfig+0x244>)
 8008c1a:	4313      	orrs	r3, r2
 8008c1c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	f003 0320 	and.w	r3, r3, #32
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d010      	beq.n	8008c4c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	69da      	ldr	r2, [r3, #28]
 8008c2e:	4b59      	ldr	r3, [pc, #356]	@ (8008d94 <HAL_RCC_ClockConfig+0x244>)
 8008c30:	6a1b      	ldr	r3, [r3, #32]
 8008c32:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008c36:	429a      	cmp	r2, r3
 8008c38:	d908      	bls.n	8008c4c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8008c3a:	4b56      	ldr	r3, [pc, #344]	@ (8008d94 <HAL_RCC_ClockConfig+0x244>)
 8008c3c:	6a1b      	ldr	r3, [r3, #32]
 8008c3e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	69db      	ldr	r3, [r3, #28]
 8008c46:	4953      	ldr	r1, [pc, #332]	@ (8008d94 <HAL_RCC_ClockConfig+0x244>)
 8008c48:	4313      	orrs	r3, r2
 8008c4a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	f003 0302 	and.w	r3, r3, #2
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d010      	beq.n	8008c7a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	68da      	ldr	r2, [r3, #12]
 8008c5c:	4b4d      	ldr	r3, [pc, #308]	@ (8008d94 <HAL_RCC_ClockConfig+0x244>)
 8008c5e:	699b      	ldr	r3, [r3, #24]
 8008c60:	f003 030f 	and.w	r3, r3, #15
 8008c64:	429a      	cmp	r2, r3
 8008c66:	d908      	bls.n	8008c7a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008c68:	4b4a      	ldr	r3, [pc, #296]	@ (8008d94 <HAL_RCC_ClockConfig+0x244>)
 8008c6a:	699b      	ldr	r3, [r3, #24]
 8008c6c:	f023 020f 	bic.w	r2, r3, #15
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	68db      	ldr	r3, [r3, #12]
 8008c74:	4947      	ldr	r1, [pc, #284]	@ (8008d94 <HAL_RCC_ClockConfig+0x244>)
 8008c76:	4313      	orrs	r3, r2
 8008c78:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	f003 0301 	and.w	r3, r3, #1
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d055      	beq.n	8008d32 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8008c86:	4b43      	ldr	r3, [pc, #268]	@ (8008d94 <HAL_RCC_ClockConfig+0x244>)
 8008c88:	699b      	ldr	r3, [r3, #24]
 8008c8a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	689b      	ldr	r3, [r3, #8]
 8008c92:	4940      	ldr	r1, [pc, #256]	@ (8008d94 <HAL_RCC_ClockConfig+0x244>)
 8008c94:	4313      	orrs	r3, r2
 8008c96:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	685b      	ldr	r3, [r3, #4]
 8008c9c:	2b02      	cmp	r3, #2
 8008c9e:	d107      	bne.n	8008cb0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008ca0:	4b3c      	ldr	r3, [pc, #240]	@ (8008d94 <HAL_RCC_ClockConfig+0x244>)
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d121      	bne.n	8008cf0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008cac:	2301      	movs	r3, #1
 8008cae:	e0f6      	b.n	8008e9e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	685b      	ldr	r3, [r3, #4]
 8008cb4:	2b03      	cmp	r3, #3
 8008cb6:	d107      	bne.n	8008cc8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008cb8:	4b36      	ldr	r3, [pc, #216]	@ (8008d94 <HAL_RCC_ClockConfig+0x244>)
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d115      	bne.n	8008cf0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008cc4:	2301      	movs	r3, #1
 8008cc6:	e0ea      	b.n	8008e9e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	685b      	ldr	r3, [r3, #4]
 8008ccc:	2b01      	cmp	r3, #1
 8008cce:	d107      	bne.n	8008ce0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008cd0:	4b30      	ldr	r3, [pc, #192]	@ (8008d94 <HAL_RCC_ClockConfig+0x244>)
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d109      	bne.n	8008cf0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008cdc:	2301      	movs	r3, #1
 8008cde:	e0de      	b.n	8008e9e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008ce0:	4b2c      	ldr	r3, [pc, #176]	@ (8008d94 <HAL_RCC_ClockConfig+0x244>)
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	f003 0304 	and.w	r3, r3, #4
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d101      	bne.n	8008cf0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008cec:	2301      	movs	r3, #1
 8008cee:	e0d6      	b.n	8008e9e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008cf0:	4b28      	ldr	r3, [pc, #160]	@ (8008d94 <HAL_RCC_ClockConfig+0x244>)
 8008cf2:	691b      	ldr	r3, [r3, #16]
 8008cf4:	f023 0207 	bic.w	r2, r3, #7
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	685b      	ldr	r3, [r3, #4]
 8008cfc:	4925      	ldr	r1, [pc, #148]	@ (8008d94 <HAL_RCC_ClockConfig+0x244>)
 8008cfe:	4313      	orrs	r3, r2
 8008d00:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008d02:	f7f9 fd15 	bl	8002730 <HAL_GetTick>
 8008d06:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008d08:	e00a      	b.n	8008d20 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008d0a:	f7f9 fd11 	bl	8002730 <HAL_GetTick>
 8008d0e:	4602      	mov	r2, r0
 8008d10:	697b      	ldr	r3, [r7, #20]
 8008d12:	1ad3      	subs	r3, r2, r3
 8008d14:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008d18:	4293      	cmp	r3, r2
 8008d1a:	d901      	bls.n	8008d20 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8008d1c:	2303      	movs	r3, #3
 8008d1e:	e0be      	b.n	8008e9e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008d20:	4b1c      	ldr	r3, [pc, #112]	@ (8008d94 <HAL_RCC_ClockConfig+0x244>)
 8008d22:	691b      	ldr	r3, [r3, #16]
 8008d24:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	685b      	ldr	r3, [r3, #4]
 8008d2c:	00db      	lsls	r3, r3, #3
 8008d2e:	429a      	cmp	r2, r3
 8008d30:	d1eb      	bne.n	8008d0a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	f003 0302 	and.w	r3, r3, #2
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d010      	beq.n	8008d60 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	68da      	ldr	r2, [r3, #12]
 8008d42:	4b14      	ldr	r3, [pc, #80]	@ (8008d94 <HAL_RCC_ClockConfig+0x244>)
 8008d44:	699b      	ldr	r3, [r3, #24]
 8008d46:	f003 030f 	and.w	r3, r3, #15
 8008d4a:	429a      	cmp	r2, r3
 8008d4c:	d208      	bcs.n	8008d60 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008d4e:	4b11      	ldr	r3, [pc, #68]	@ (8008d94 <HAL_RCC_ClockConfig+0x244>)
 8008d50:	699b      	ldr	r3, [r3, #24]
 8008d52:	f023 020f 	bic.w	r2, r3, #15
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	68db      	ldr	r3, [r3, #12]
 8008d5a:	490e      	ldr	r1, [pc, #56]	@ (8008d94 <HAL_RCC_ClockConfig+0x244>)
 8008d5c:	4313      	orrs	r3, r2
 8008d5e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008d60:	4b0b      	ldr	r3, [pc, #44]	@ (8008d90 <HAL_RCC_ClockConfig+0x240>)
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	f003 030f 	and.w	r3, r3, #15
 8008d68:	683a      	ldr	r2, [r7, #0]
 8008d6a:	429a      	cmp	r2, r3
 8008d6c:	d214      	bcs.n	8008d98 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008d6e:	4b08      	ldr	r3, [pc, #32]	@ (8008d90 <HAL_RCC_ClockConfig+0x240>)
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	f023 020f 	bic.w	r2, r3, #15
 8008d76:	4906      	ldr	r1, [pc, #24]	@ (8008d90 <HAL_RCC_ClockConfig+0x240>)
 8008d78:	683b      	ldr	r3, [r7, #0]
 8008d7a:	4313      	orrs	r3, r2
 8008d7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008d7e:	4b04      	ldr	r3, [pc, #16]	@ (8008d90 <HAL_RCC_ClockConfig+0x240>)
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	f003 030f 	and.w	r3, r3, #15
 8008d86:	683a      	ldr	r2, [r7, #0]
 8008d88:	429a      	cmp	r2, r3
 8008d8a:	d005      	beq.n	8008d98 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8008d8c:	2301      	movs	r3, #1
 8008d8e:	e086      	b.n	8008e9e <HAL_RCC_ClockConfig+0x34e>
 8008d90:	52002000 	.word	0x52002000
 8008d94:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	f003 0304 	and.w	r3, r3, #4
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d010      	beq.n	8008dc6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	691a      	ldr	r2, [r3, #16]
 8008da8:	4b3f      	ldr	r3, [pc, #252]	@ (8008ea8 <HAL_RCC_ClockConfig+0x358>)
 8008daa:	699b      	ldr	r3, [r3, #24]
 8008dac:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008db0:	429a      	cmp	r2, r3
 8008db2:	d208      	bcs.n	8008dc6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008db4:	4b3c      	ldr	r3, [pc, #240]	@ (8008ea8 <HAL_RCC_ClockConfig+0x358>)
 8008db6:	699b      	ldr	r3, [r3, #24]
 8008db8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	691b      	ldr	r3, [r3, #16]
 8008dc0:	4939      	ldr	r1, [pc, #228]	@ (8008ea8 <HAL_RCC_ClockConfig+0x358>)
 8008dc2:	4313      	orrs	r3, r2
 8008dc4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	f003 0308 	and.w	r3, r3, #8
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d010      	beq.n	8008df4 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	695a      	ldr	r2, [r3, #20]
 8008dd6:	4b34      	ldr	r3, [pc, #208]	@ (8008ea8 <HAL_RCC_ClockConfig+0x358>)
 8008dd8:	69db      	ldr	r3, [r3, #28]
 8008dda:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008dde:	429a      	cmp	r2, r3
 8008de0:	d208      	bcs.n	8008df4 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008de2:	4b31      	ldr	r3, [pc, #196]	@ (8008ea8 <HAL_RCC_ClockConfig+0x358>)
 8008de4:	69db      	ldr	r3, [r3, #28]
 8008de6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	695b      	ldr	r3, [r3, #20]
 8008dee:	492e      	ldr	r1, [pc, #184]	@ (8008ea8 <HAL_RCC_ClockConfig+0x358>)
 8008df0:	4313      	orrs	r3, r2
 8008df2:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	f003 0310 	and.w	r3, r3, #16
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d010      	beq.n	8008e22 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	699a      	ldr	r2, [r3, #24]
 8008e04:	4b28      	ldr	r3, [pc, #160]	@ (8008ea8 <HAL_RCC_ClockConfig+0x358>)
 8008e06:	69db      	ldr	r3, [r3, #28]
 8008e08:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008e0c:	429a      	cmp	r2, r3
 8008e0e:	d208      	bcs.n	8008e22 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008e10:	4b25      	ldr	r3, [pc, #148]	@ (8008ea8 <HAL_RCC_ClockConfig+0x358>)
 8008e12:	69db      	ldr	r3, [r3, #28]
 8008e14:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	699b      	ldr	r3, [r3, #24]
 8008e1c:	4922      	ldr	r1, [pc, #136]	@ (8008ea8 <HAL_RCC_ClockConfig+0x358>)
 8008e1e:	4313      	orrs	r3, r2
 8008e20:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	f003 0320 	and.w	r3, r3, #32
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d010      	beq.n	8008e50 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	69da      	ldr	r2, [r3, #28]
 8008e32:	4b1d      	ldr	r3, [pc, #116]	@ (8008ea8 <HAL_RCC_ClockConfig+0x358>)
 8008e34:	6a1b      	ldr	r3, [r3, #32]
 8008e36:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008e3a:	429a      	cmp	r2, r3
 8008e3c:	d208      	bcs.n	8008e50 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8008e3e:	4b1a      	ldr	r3, [pc, #104]	@ (8008ea8 <HAL_RCC_ClockConfig+0x358>)
 8008e40:	6a1b      	ldr	r3, [r3, #32]
 8008e42:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	69db      	ldr	r3, [r3, #28]
 8008e4a:	4917      	ldr	r1, [pc, #92]	@ (8008ea8 <HAL_RCC_ClockConfig+0x358>)
 8008e4c:	4313      	orrs	r3, r2
 8008e4e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008e50:	f000 f834 	bl	8008ebc <HAL_RCC_GetSysClockFreq>
 8008e54:	4602      	mov	r2, r0
 8008e56:	4b14      	ldr	r3, [pc, #80]	@ (8008ea8 <HAL_RCC_ClockConfig+0x358>)
 8008e58:	699b      	ldr	r3, [r3, #24]
 8008e5a:	0a1b      	lsrs	r3, r3, #8
 8008e5c:	f003 030f 	and.w	r3, r3, #15
 8008e60:	4912      	ldr	r1, [pc, #72]	@ (8008eac <HAL_RCC_ClockConfig+0x35c>)
 8008e62:	5ccb      	ldrb	r3, [r1, r3]
 8008e64:	f003 031f 	and.w	r3, r3, #31
 8008e68:	fa22 f303 	lsr.w	r3, r2, r3
 8008e6c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008e6e:	4b0e      	ldr	r3, [pc, #56]	@ (8008ea8 <HAL_RCC_ClockConfig+0x358>)
 8008e70:	699b      	ldr	r3, [r3, #24]
 8008e72:	f003 030f 	and.w	r3, r3, #15
 8008e76:	4a0d      	ldr	r2, [pc, #52]	@ (8008eac <HAL_RCC_ClockConfig+0x35c>)
 8008e78:	5cd3      	ldrb	r3, [r2, r3]
 8008e7a:	f003 031f 	and.w	r3, r3, #31
 8008e7e:	693a      	ldr	r2, [r7, #16]
 8008e80:	fa22 f303 	lsr.w	r3, r2, r3
 8008e84:	4a0a      	ldr	r2, [pc, #40]	@ (8008eb0 <HAL_RCC_ClockConfig+0x360>)
 8008e86:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008e88:	4a0a      	ldr	r2, [pc, #40]	@ (8008eb4 <HAL_RCC_ClockConfig+0x364>)
 8008e8a:	693b      	ldr	r3, [r7, #16]
 8008e8c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8008e8e:	4b0a      	ldr	r3, [pc, #40]	@ (8008eb8 <HAL_RCC_ClockConfig+0x368>)
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	4618      	mov	r0, r3
 8008e94:	f7f9 fc02 	bl	800269c <HAL_InitTick>
 8008e98:	4603      	mov	r3, r0
 8008e9a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8008e9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e9e:	4618      	mov	r0, r3
 8008ea0:	3718      	adds	r7, #24
 8008ea2:	46bd      	mov	sp, r7
 8008ea4:	bd80      	pop	{r7, pc}
 8008ea6:	bf00      	nop
 8008ea8:	58024400 	.word	0x58024400
 8008eac:	08013ee8 	.word	0x08013ee8
 8008eb0:	24000004 	.word	0x24000004
 8008eb4:	24000000 	.word	0x24000000
 8008eb8:	24000008 	.word	0x24000008

08008ebc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008ebc:	b480      	push	{r7}
 8008ebe:	b089      	sub	sp, #36	@ 0x24
 8008ec0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008ec2:	4bb3      	ldr	r3, [pc, #716]	@ (8009190 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008ec4:	691b      	ldr	r3, [r3, #16]
 8008ec6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008eca:	2b18      	cmp	r3, #24
 8008ecc:	f200 8155 	bhi.w	800917a <HAL_RCC_GetSysClockFreq+0x2be>
 8008ed0:	a201      	add	r2, pc, #4	@ (adr r2, 8008ed8 <HAL_RCC_GetSysClockFreq+0x1c>)
 8008ed2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ed6:	bf00      	nop
 8008ed8:	08008f3d 	.word	0x08008f3d
 8008edc:	0800917b 	.word	0x0800917b
 8008ee0:	0800917b 	.word	0x0800917b
 8008ee4:	0800917b 	.word	0x0800917b
 8008ee8:	0800917b 	.word	0x0800917b
 8008eec:	0800917b 	.word	0x0800917b
 8008ef0:	0800917b 	.word	0x0800917b
 8008ef4:	0800917b 	.word	0x0800917b
 8008ef8:	08008f63 	.word	0x08008f63
 8008efc:	0800917b 	.word	0x0800917b
 8008f00:	0800917b 	.word	0x0800917b
 8008f04:	0800917b 	.word	0x0800917b
 8008f08:	0800917b 	.word	0x0800917b
 8008f0c:	0800917b 	.word	0x0800917b
 8008f10:	0800917b 	.word	0x0800917b
 8008f14:	0800917b 	.word	0x0800917b
 8008f18:	08008f69 	.word	0x08008f69
 8008f1c:	0800917b 	.word	0x0800917b
 8008f20:	0800917b 	.word	0x0800917b
 8008f24:	0800917b 	.word	0x0800917b
 8008f28:	0800917b 	.word	0x0800917b
 8008f2c:	0800917b 	.word	0x0800917b
 8008f30:	0800917b 	.word	0x0800917b
 8008f34:	0800917b 	.word	0x0800917b
 8008f38:	08008f6f 	.word	0x08008f6f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008f3c:	4b94      	ldr	r3, [pc, #592]	@ (8009190 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	f003 0320 	and.w	r3, r3, #32
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d009      	beq.n	8008f5c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008f48:	4b91      	ldr	r3, [pc, #580]	@ (8009190 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	08db      	lsrs	r3, r3, #3
 8008f4e:	f003 0303 	and.w	r3, r3, #3
 8008f52:	4a90      	ldr	r2, [pc, #576]	@ (8009194 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008f54:	fa22 f303 	lsr.w	r3, r2, r3
 8008f58:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8008f5a:	e111      	b.n	8009180 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8008f5c:	4b8d      	ldr	r3, [pc, #564]	@ (8009194 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008f5e:	61bb      	str	r3, [r7, #24]
      break;
 8008f60:	e10e      	b.n	8009180 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8008f62:	4b8d      	ldr	r3, [pc, #564]	@ (8009198 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008f64:	61bb      	str	r3, [r7, #24]
      break;
 8008f66:	e10b      	b.n	8009180 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8008f68:	4b8c      	ldr	r3, [pc, #560]	@ (800919c <HAL_RCC_GetSysClockFreq+0x2e0>)
 8008f6a:	61bb      	str	r3, [r7, #24]
      break;
 8008f6c:	e108      	b.n	8009180 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008f6e:	4b88      	ldr	r3, [pc, #544]	@ (8009190 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008f70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f72:	f003 0303 	and.w	r3, r3, #3
 8008f76:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8008f78:	4b85      	ldr	r3, [pc, #532]	@ (8009190 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008f7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f7c:	091b      	lsrs	r3, r3, #4
 8008f7e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008f82:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8008f84:	4b82      	ldr	r3, [pc, #520]	@ (8009190 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008f86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f88:	f003 0301 	and.w	r3, r3, #1
 8008f8c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8008f8e:	4b80      	ldr	r3, [pc, #512]	@ (8009190 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008f90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f92:	08db      	lsrs	r3, r3, #3
 8008f94:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008f98:	68fa      	ldr	r2, [r7, #12]
 8008f9a:	fb02 f303 	mul.w	r3, r2, r3
 8008f9e:	ee07 3a90 	vmov	s15, r3
 8008fa2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008fa6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8008faa:	693b      	ldr	r3, [r7, #16]
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	f000 80e1 	beq.w	8009174 <HAL_RCC_GetSysClockFreq+0x2b8>
 8008fb2:	697b      	ldr	r3, [r7, #20]
 8008fb4:	2b02      	cmp	r3, #2
 8008fb6:	f000 8083 	beq.w	80090c0 <HAL_RCC_GetSysClockFreq+0x204>
 8008fba:	697b      	ldr	r3, [r7, #20]
 8008fbc:	2b02      	cmp	r3, #2
 8008fbe:	f200 80a1 	bhi.w	8009104 <HAL_RCC_GetSysClockFreq+0x248>
 8008fc2:	697b      	ldr	r3, [r7, #20]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d003      	beq.n	8008fd0 <HAL_RCC_GetSysClockFreq+0x114>
 8008fc8:	697b      	ldr	r3, [r7, #20]
 8008fca:	2b01      	cmp	r3, #1
 8008fcc:	d056      	beq.n	800907c <HAL_RCC_GetSysClockFreq+0x1c0>
 8008fce:	e099      	b.n	8009104 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008fd0:	4b6f      	ldr	r3, [pc, #444]	@ (8009190 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	f003 0320 	and.w	r3, r3, #32
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d02d      	beq.n	8009038 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008fdc:	4b6c      	ldr	r3, [pc, #432]	@ (8009190 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	08db      	lsrs	r3, r3, #3
 8008fe2:	f003 0303 	and.w	r3, r3, #3
 8008fe6:	4a6b      	ldr	r2, [pc, #428]	@ (8009194 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008fe8:	fa22 f303 	lsr.w	r3, r2, r3
 8008fec:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	ee07 3a90 	vmov	s15, r3
 8008ff4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ff8:	693b      	ldr	r3, [r7, #16]
 8008ffa:	ee07 3a90 	vmov	s15, r3
 8008ffe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009002:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009006:	4b62      	ldr	r3, [pc, #392]	@ (8009190 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800900a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800900e:	ee07 3a90 	vmov	s15, r3
 8009012:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009016:	ed97 6a02 	vldr	s12, [r7, #8]
 800901a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80091a0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800901e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009022:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009026:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800902a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800902e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009032:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8009036:	e087      	b.n	8009148 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009038:	693b      	ldr	r3, [r7, #16]
 800903a:	ee07 3a90 	vmov	s15, r3
 800903e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009042:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80091a4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8009046:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800904a:	4b51      	ldr	r3, [pc, #324]	@ (8009190 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800904c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800904e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009052:	ee07 3a90 	vmov	s15, r3
 8009056:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800905a:	ed97 6a02 	vldr	s12, [r7, #8]
 800905e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80091a0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009062:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009066:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800906a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800906e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009072:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009076:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800907a:	e065      	b.n	8009148 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800907c:	693b      	ldr	r3, [r7, #16]
 800907e:	ee07 3a90 	vmov	s15, r3
 8009082:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009086:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80091a8 <HAL_RCC_GetSysClockFreq+0x2ec>
 800908a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800908e:	4b40      	ldr	r3, [pc, #256]	@ (8009190 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009092:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009096:	ee07 3a90 	vmov	s15, r3
 800909a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800909e:	ed97 6a02 	vldr	s12, [r7, #8]
 80090a2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80091a0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80090a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80090aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80090ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80090b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80090b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80090ba:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80090be:	e043      	b.n	8009148 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80090c0:	693b      	ldr	r3, [r7, #16]
 80090c2:	ee07 3a90 	vmov	s15, r3
 80090c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090ca:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80091ac <HAL_RCC_GetSysClockFreq+0x2f0>
 80090ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80090d2:	4b2f      	ldr	r3, [pc, #188]	@ (8009190 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80090d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090da:	ee07 3a90 	vmov	s15, r3
 80090de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80090e2:	ed97 6a02 	vldr	s12, [r7, #8]
 80090e6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80091a0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80090ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80090ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80090f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80090f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80090fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80090fe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8009102:	e021      	b.n	8009148 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009104:	693b      	ldr	r3, [r7, #16]
 8009106:	ee07 3a90 	vmov	s15, r3
 800910a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800910e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80091a8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8009112:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009116:	4b1e      	ldr	r3, [pc, #120]	@ (8009190 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800911a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800911e:	ee07 3a90 	vmov	s15, r3
 8009122:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009126:	ed97 6a02 	vldr	s12, [r7, #8]
 800912a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80091a0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800912e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009132:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009136:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800913a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800913e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009142:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8009146:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8009148:	4b11      	ldr	r3, [pc, #68]	@ (8009190 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800914a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800914c:	0a5b      	lsrs	r3, r3, #9
 800914e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009152:	3301      	adds	r3, #1
 8009154:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8009156:	683b      	ldr	r3, [r7, #0]
 8009158:	ee07 3a90 	vmov	s15, r3
 800915c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8009160:	edd7 6a07 	vldr	s13, [r7, #28]
 8009164:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009168:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800916c:	ee17 3a90 	vmov	r3, s15
 8009170:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8009172:	e005      	b.n	8009180 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8009174:	2300      	movs	r3, #0
 8009176:	61bb      	str	r3, [r7, #24]
      break;
 8009178:	e002      	b.n	8009180 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800917a:	4b07      	ldr	r3, [pc, #28]	@ (8009198 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800917c:	61bb      	str	r3, [r7, #24]
      break;
 800917e:	bf00      	nop
  }

  return sysclockfreq;
 8009180:	69bb      	ldr	r3, [r7, #24]
}
 8009182:	4618      	mov	r0, r3
 8009184:	3724      	adds	r7, #36	@ 0x24
 8009186:	46bd      	mov	sp, r7
 8009188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800918c:	4770      	bx	lr
 800918e:	bf00      	nop
 8009190:	58024400 	.word	0x58024400
 8009194:	03d09000 	.word	0x03d09000
 8009198:	003d0900 	.word	0x003d0900
 800919c:	017d7840 	.word	0x017d7840
 80091a0:	46000000 	.word	0x46000000
 80091a4:	4c742400 	.word	0x4c742400
 80091a8:	4a742400 	.word	0x4a742400
 80091ac:	4bbebc20 	.word	0x4bbebc20

080091b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80091b0:	b580      	push	{r7, lr}
 80091b2:	b082      	sub	sp, #8
 80091b4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80091b6:	f7ff fe81 	bl	8008ebc <HAL_RCC_GetSysClockFreq>
 80091ba:	4602      	mov	r2, r0
 80091bc:	4b10      	ldr	r3, [pc, #64]	@ (8009200 <HAL_RCC_GetHCLKFreq+0x50>)
 80091be:	699b      	ldr	r3, [r3, #24]
 80091c0:	0a1b      	lsrs	r3, r3, #8
 80091c2:	f003 030f 	and.w	r3, r3, #15
 80091c6:	490f      	ldr	r1, [pc, #60]	@ (8009204 <HAL_RCC_GetHCLKFreq+0x54>)
 80091c8:	5ccb      	ldrb	r3, [r1, r3]
 80091ca:	f003 031f 	and.w	r3, r3, #31
 80091ce:	fa22 f303 	lsr.w	r3, r2, r3
 80091d2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80091d4:	4b0a      	ldr	r3, [pc, #40]	@ (8009200 <HAL_RCC_GetHCLKFreq+0x50>)
 80091d6:	699b      	ldr	r3, [r3, #24]
 80091d8:	f003 030f 	and.w	r3, r3, #15
 80091dc:	4a09      	ldr	r2, [pc, #36]	@ (8009204 <HAL_RCC_GetHCLKFreq+0x54>)
 80091de:	5cd3      	ldrb	r3, [r2, r3]
 80091e0:	f003 031f 	and.w	r3, r3, #31
 80091e4:	687a      	ldr	r2, [r7, #4]
 80091e6:	fa22 f303 	lsr.w	r3, r2, r3
 80091ea:	4a07      	ldr	r2, [pc, #28]	@ (8009208 <HAL_RCC_GetHCLKFreq+0x58>)
 80091ec:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80091ee:	4a07      	ldr	r2, [pc, #28]	@ (800920c <HAL_RCC_GetHCLKFreq+0x5c>)
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80091f4:	4b04      	ldr	r3, [pc, #16]	@ (8009208 <HAL_RCC_GetHCLKFreq+0x58>)
 80091f6:	681b      	ldr	r3, [r3, #0]
}
 80091f8:	4618      	mov	r0, r3
 80091fa:	3708      	adds	r7, #8
 80091fc:	46bd      	mov	sp, r7
 80091fe:	bd80      	pop	{r7, pc}
 8009200:	58024400 	.word	0x58024400
 8009204:	08013ee8 	.word	0x08013ee8
 8009208:	24000004 	.word	0x24000004
 800920c:	24000000 	.word	0x24000000

08009210 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009210:	b580      	push	{r7, lr}
 8009212:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8009214:	f7ff ffcc 	bl	80091b0 <HAL_RCC_GetHCLKFreq>
 8009218:	4602      	mov	r2, r0
 800921a:	4b06      	ldr	r3, [pc, #24]	@ (8009234 <HAL_RCC_GetPCLK1Freq+0x24>)
 800921c:	69db      	ldr	r3, [r3, #28]
 800921e:	091b      	lsrs	r3, r3, #4
 8009220:	f003 0307 	and.w	r3, r3, #7
 8009224:	4904      	ldr	r1, [pc, #16]	@ (8009238 <HAL_RCC_GetPCLK1Freq+0x28>)
 8009226:	5ccb      	ldrb	r3, [r1, r3]
 8009228:	f003 031f 	and.w	r3, r3, #31
 800922c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8009230:	4618      	mov	r0, r3
 8009232:	bd80      	pop	{r7, pc}
 8009234:	58024400 	.word	0x58024400
 8009238:	08013ee8 	.word	0x08013ee8

0800923c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800923c:	b580      	push	{r7, lr}
 800923e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8009240:	f7ff ffb6 	bl	80091b0 <HAL_RCC_GetHCLKFreq>
 8009244:	4602      	mov	r2, r0
 8009246:	4b06      	ldr	r3, [pc, #24]	@ (8009260 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009248:	69db      	ldr	r3, [r3, #28]
 800924a:	0a1b      	lsrs	r3, r3, #8
 800924c:	f003 0307 	and.w	r3, r3, #7
 8009250:	4904      	ldr	r1, [pc, #16]	@ (8009264 <HAL_RCC_GetPCLK2Freq+0x28>)
 8009252:	5ccb      	ldrb	r3, [r1, r3]
 8009254:	f003 031f 	and.w	r3, r3, #31
 8009258:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800925c:	4618      	mov	r0, r3
 800925e:	bd80      	pop	{r7, pc}
 8009260:	58024400 	.word	0x58024400
 8009264:	08013ee8 	.word	0x08013ee8

08009268 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009268:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800926c:	b0ca      	sub	sp, #296	@ 0x128
 800926e:	af00      	add	r7, sp, #0
 8009270:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009274:	2300      	movs	r3, #0
 8009276:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800927a:	2300      	movs	r3, #0
 800927c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8009280:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009284:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009288:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800928c:	2500      	movs	r5, #0
 800928e:	ea54 0305 	orrs.w	r3, r4, r5
 8009292:	d049      	beq.n	8009328 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8009294:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009298:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800929a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800929e:	d02f      	beq.n	8009300 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80092a0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80092a4:	d828      	bhi.n	80092f8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80092a6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80092aa:	d01a      	beq.n	80092e2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80092ac:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80092b0:	d822      	bhi.n	80092f8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d003      	beq.n	80092be <HAL_RCCEx_PeriphCLKConfig+0x56>
 80092b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80092ba:	d007      	beq.n	80092cc <HAL_RCCEx_PeriphCLKConfig+0x64>
 80092bc:	e01c      	b.n	80092f8 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80092be:	4bb8      	ldr	r3, [pc, #736]	@ (80095a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80092c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092c2:	4ab7      	ldr	r2, [pc, #732]	@ (80095a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80092c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80092c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80092ca:	e01a      	b.n	8009302 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80092cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092d0:	3308      	adds	r3, #8
 80092d2:	2102      	movs	r1, #2
 80092d4:	4618      	mov	r0, r3
 80092d6:	f002 fb61 	bl	800b99c <RCCEx_PLL2_Config>
 80092da:	4603      	mov	r3, r0
 80092dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80092e0:	e00f      	b.n	8009302 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80092e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092e6:	3328      	adds	r3, #40	@ 0x28
 80092e8:	2102      	movs	r1, #2
 80092ea:	4618      	mov	r0, r3
 80092ec:	f002 fc08 	bl	800bb00 <RCCEx_PLL3_Config>
 80092f0:	4603      	mov	r3, r0
 80092f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80092f6:	e004      	b.n	8009302 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80092f8:	2301      	movs	r3, #1
 80092fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80092fe:	e000      	b.n	8009302 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8009300:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009302:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009306:	2b00      	cmp	r3, #0
 8009308:	d10a      	bne.n	8009320 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800930a:	4ba5      	ldr	r3, [pc, #660]	@ (80095a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800930c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800930e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8009312:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009316:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009318:	4aa1      	ldr	r2, [pc, #644]	@ (80095a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800931a:	430b      	orrs	r3, r1
 800931c:	6513      	str	r3, [r2, #80]	@ 0x50
 800931e:	e003      	b.n	8009328 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009320:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009324:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009328:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800932c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009330:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8009334:	f04f 0900 	mov.w	r9, #0
 8009338:	ea58 0309 	orrs.w	r3, r8, r9
 800933c:	d047      	beq.n	80093ce <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800933e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009342:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009344:	2b04      	cmp	r3, #4
 8009346:	d82a      	bhi.n	800939e <HAL_RCCEx_PeriphCLKConfig+0x136>
 8009348:	a201      	add	r2, pc, #4	@ (adr r2, 8009350 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800934a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800934e:	bf00      	nop
 8009350:	08009365 	.word	0x08009365
 8009354:	08009373 	.word	0x08009373
 8009358:	08009389 	.word	0x08009389
 800935c:	080093a7 	.word	0x080093a7
 8009360:	080093a7 	.word	0x080093a7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009364:	4b8e      	ldr	r3, [pc, #568]	@ (80095a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009366:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009368:	4a8d      	ldr	r2, [pc, #564]	@ (80095a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800936a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800936e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009370:	e01a      	b.n	80093a8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009372:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009376:	3308      	adds	r3, #8
 8009378:	2100      	movs	r1, #0
 800937a:	4618      	mov	r0, r3
 800937c:	f002 fb0e 	bl	800b99c <RCCEx_PLL2_Config>
 8009380:	4603      	mov	r3, r0
 8009382:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009386:	e00f      	b.n	80093a8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009388:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800938c:	3328      	adds	r3, #40	@ 0x28
 800938e:	2100      	movs	r1, #0
 8009390:	4618      	mov	r0, r3
 8009392:	f002 fbb5 	bl	800bb00 <RCCEx_PLL3_Config>
 8009396:	4603      	mov	r3, r0
 8009398:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800939c:	e004      	b.n	80093a8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800939e:	2301      	movs	r3, #1
 80093a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80093a4:	e000      	b.n	80093a8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80093a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80093a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d10a      	bne.n	80093c6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80093b0:	4b7b      	ldr	r3, [pc, #492]	@ (80095a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80093b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80093b4:	f023 0107 	bic.w	r1, r3, #7
 80093b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80093be:	4a78      	ldr	r2, [pc, #480]	@ (80095a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80093c0:	430b      	orrs	r3, r1
 80093c2:	6513      	str	r3, [r2, #80]	@ 0x50
 80093c4:	e003      	b.n	80093ce <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80093c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80093ca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80093ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093d6:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80093da:	f04f 0b00 	mov.w	fp, #0
 80093de:	ea5a 030b 	orrs.w	r3, sl, fp
 80093e2:	d04c      	beq.n	800947e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80093e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80093ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80093ee:	d030      	beq.n	8009452 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80093f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80093f4:	d829      	bhi.n	800944a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80093f6:	2bc0      	cmp	r3, #192	@ 0xc0
 80093f8:	d02d      	beq.n	8009456 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80093fa:	2bc0      	cmp	r3, #192	@ 0xc0
 80093fc:	d825      	bhi.n	800944a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80093fe:	2b80      	cmp	r3, #128	@ 0x80
 8009400:	d018      	beq.n	8009434 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8009402:	2b80      	cmp	r3, #128	@ 0x80
 8009404:	d821      	bhi.n	800944a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8009406:	2b00      	cmp	r3, #0
 8009408:	d002      	beq.n	8009410 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800940a:	2b40      	cmp	r3, #64	@ 0x40
 800940c:	d007      	beq.n	800941e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800940e:	e01c      	b.n	800944a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009410:	4b63      	ldr	r3, [pc, #396]	@ (80095a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009412:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009414:	4a62      	ldr	r2, [pc, #392]	@ (80095a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009416:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800941a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800941c:	e01c      	b.n	8009458 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800941e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009422:	3308      	adds	r3, #8
 8009424:	2100      	movs	r1, #0
 8009426:	4618      	mov	r0, r3
 8009428:	f002 fab8 	bl	800b99c <RCCEx_PLL2_Config>
 800942c:	4603      	mov	r3, r0
 800942e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8009432:	e011      	b.n	8009458 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009434:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009438:	3328      	adds	r3, #40	@ 0x28
 800943a:	2100      	movs	r1, #0
 800943c:	4618      	mov	r0, r3
 800943e:	f002 fb5f 	bl	800bb00 <RCCEx_PLL3_Config>
 8009442:	4603      	mov	r3, r0
 8009444:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8009448:	e006      	b.n	8009458 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800944a:	2301      	movs	r3, #1
 800944c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009450:	e002      	b.n	8009458 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8009452:	bf00      	nop
 8009454:	e000      	b.n	8009458 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8009456:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009458:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800945c:	2b00      	cmp	r3, #0
 800945e:	d10a      	bne.n	8009476 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8009460:	4b4f      	ldr	r3, [pc, #316]	@ (80095a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009462:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009464:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8009468:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800946c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800946e:	4a4c      	ldr	r2, [pc, #304]	@ (80095a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009470:	430b      	orrs	r3, r1
 8009472:	6513      	str	r3, [r2, #80]	@ 0x50
 8009474:	e003      	b.n	800947e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009476:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800947a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800947e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009486:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800948a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800948e:	2300      	movs	r3, #0
 8009490:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8009494:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8009498:	460b      	mov	r3, r1
 800949a:	4313      	orrs	r3, r2
 800949c:	d053      	beq.n	8009546 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800949e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094a2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80094a6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80094aa:	d035      	beq.n	8009518 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80094ac:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80094b0:	d82e      	bhi.n	8009510 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80094b2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80094b6:	d031      	beq.n	800951c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80094b8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80094bc:	d828      	bhi.n	8009510 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80094be:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80094c2:	d01a      	beq.n	80094fa <HAL_RCCEx_PeriphCLKConfig+0x292>
 80094c4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80094c8:	d822      	bhi.n	8009510 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d003      	beq.n	80094d6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80094ce:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80094d2:	d007      	beq.n	80094e4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80094d4:	e01c      	b.n	8009510 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80094d6:	4b32      	ldr	r3, [pc, #200]	@ (80095a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80094d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094da:	4a31      	ldr	r2, [pc, #196]	@ (80095a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80094dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80094e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80094e2:	e01c      	b.n	800951e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80094e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094e8:	3308      	adds	r3, #8
 80094ea:	2100      	movs	r1, #0
 80094ec:	4618      	mov	r0, r3
 80094ee:	f002 fa55 	bl	800b99c <RCCEx_PLL2_Config>
 80094f2:	4603      	mov	r3, r0
 80094f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80094f8:	e011      	b.n	800951e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80094fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094fe:	3328      	adds	r3, #40	@ 0x28
 8009500:	2100      	movs	r1, #0
 8009502:	4618      	mov	r0, r3
 8009504:	f002 fafc 	bl	800bb00 <RCCEx_PLL3_Config>
 8009508:	4603      	mov	r3, r0
 800950a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800950e:	e006      	b.n	800951e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8009510:	2301      	movs	r3, #1
 8009512:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009516:	e002      	b.n	800951e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8009518:	bf00      	nop
 800951a:	e000      	b.n	800951e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800951c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800951e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009522:	2b00      	cmp	r3, #0
 8009524:	d10b      	bne.n	800953e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8009526:	4b1e      	ldr	r3, [pc, #120]	@ (80095a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009528:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800952a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800952e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009532:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009536:	4a1a      	ldr	r2, [pc, #104]	@ (80095a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009538:	430b      	orrs	r3, r1
 800953a:	6593      	str	r3, [r2, #88]	@ 0x58
 800953c:	e003      	b.n	8009546 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800953e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009542:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8009546:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800954a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800954e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8009552:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8009556:	2300      	movs	r3, #0
 8009558:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800955c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8009560:	460b      	mov	r3, r1
 8009562:	4313      	orrs	r3, r2
 8009564:	d056      	beq.n	8009614 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8009566:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800956a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800956e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009572:	d038      	beq.n	80095e6 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8009574:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009578:	d831      	bhi.n	80095de <HAL_RCCEx_PeriphCLKConfig+0x376>
 800957a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800957e:	d034      	beq.n	80095ea <HAL_RCCEx_PeriphCLKConfig+0x382>
 8009580:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009584:	d82b      	bhi.n	80095de <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009586:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800958a:	d01d      	beq.n	80095c8 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800958c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009590:	d825      	bhi.n	80095de <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009592:	2b00      	cmp	r3, #0
 8009594:	d006      	beq.n	80095a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8009596:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800959a:	d00a      	beq.n	80095b2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800959c:	e01f      	b.n	80095de <HAL_RCCEx_PeriphCLKConfig+0x376>
 800959e:	bf00      	nop
 80095a0:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80095a4:	4ba2      	ldr	r3, [pc, #648]	@ (8009830 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80095a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095a8:	4aa1      	ldr	r2, [pc, #644]	@ (8009830 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80095aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80095ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80095b0:	e01c      	b.n	80095ec <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80095b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095b6:	3308      	adds	r3, #8
 80095b8:	2100      	movs	r1, #0
 80095ba:	4618      	mov	r0, r3
 80095bc:	f002 f9ee 	bl	800b99c <RCCEx_PLL2_Config>
 80095c0:	4603      	mov	r3, r0
 80095c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80095c6:	e011      	b.n	80095ec <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80095c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095cc:	3328      	adds	r3, #40	@ 0x28
 80095ce:	2100      	movs	r1, #0
 80095d0:	4618      	mov	r0, r3
 80095d2:	f002 fa95 	bl	800bb00 <RCCEx_PLL3_Config>
 80095d6:	4603      	mov	r3, r0
 80095d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80095dc:	e006      	b.n	80095ec <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80095de:	2301      	movs	r3, #1
 80095e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80095e4:	e002      	b.n	80095ec <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80095e6:	bf00      	nop
 80095e8:	e000      	b.n	80095ec <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80095ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 80095ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d10b      	bne.n	800960c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80095f4:	4b8e      	ldr	r3, [pc, #568]	@ (8009830 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80095f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80095f8:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80095fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009600:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009604:	4a8a      	ldr	r2, [pc, #552]	@ (8009830 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009606:	430b      	orrs	r3, r1
 8009608:	6593      	str	r3, [r2, #88]	@ 0x58
 800960a:	e003      	b.n	8009614 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800960c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009610:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8009614:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800961c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8009620:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8009624:	2300      	movs	r3, #0
 8009626:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800962a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800962e:	460b      	mov	r3, r1
 8009630:	4313      	orrs	r3, r2
 8009632:	d03a      	beq.n	80096aa <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8009634:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009638:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800963a:	2b30      	cmp	r3, #48	@ 0x30
 800963c:	d01f      	beq.n	800967e <HAL_RCCEx_PeriphCLKConfig+0x416>
 800963e:	2b30      	cmp	r3, #48	@ 0x30
 8009640:	d819      	bhi.n	8009676 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8009642:	2b20      	cmp	r3, #32
 8009644:	d00c      	beq.n	8009660 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8009646:	2b20      	cmp	r3, #32
 8009648:	d815      	bhi.n	8009676 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800964a:	2b00      	cmp	r3, #0
 800964c:	d019      	beq.n	8009682 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800964e:	2b10      	cmp	r3, #16
 8009650:	d111      	bne.n	8009676 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009652:	4b77      	ldr	r3, [pc, #476]	@ (8009830 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009654:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009656:	4a76      	ldr	r2, [pc, #472]	@ (8009830 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009658:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800965c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800965e:	e011      	b.n	8009684 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009660:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009664:	3308      	adds	r3, #8
 8009666:	2102      	movs	r1, #2
 8009668:	4618      	mov	r0, r3
 800966a:	f002 f997 	bl	800b99c <RCCEx_PLL2_Config>
 800966e:	4603      	mov	r3, r0
 8009670:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8009674:	e006      	b.n	8009684 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8009676:	2301      	movs	r3, #1
 8009678:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800967c:	e002      	b.n	8009684 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800967e:	bf00      	nop
 8009680:	e000      	b.n	8009684 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8009682:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009684:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009688:	2b00      	cmp	r3, #0
 800968a:	d10a      	bne.n	80096a2 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800968c:	4b68      	ldr	r3, [pc, #416]	@ (8009830 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800968e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009690:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8009694:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009698:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800969a:	4a65      	ldr	r2, [pc, #404]	@ (8009830 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800969c:	430b      	orrs	r3, r1
 800969e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80096a0:	e003      	b.n	80096aa <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80096a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80096a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80096aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096b2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80096b6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80096ba:	2300      	movs	r3, #0
 80096bc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80096c0:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80096c4:	460b      	mov	r3, r1
 80096c6:	4313      	orrs	r3, r2
 80096c8:	d051      	beq.n	800976e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80096ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80096d0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80096d4:	d035      	beq.n	8009742 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80096d6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80096da:	d82e      	bhi.n	800973a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80096dc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80096e0:	d031      	beq.n	8009746 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80096e2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80096e6:	d828      	bhi.n	800973a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80096e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80096ec:	d01a      	beq.n	8009724 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80096ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80096f2:	d822      	bhi.n	800973a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d003      	beq.n	8009700 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80096f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80096fc:	d007      	beq.n	800970e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80096fe:	e01c      	b.n	800973a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009700:	4b4b      	ldr	r3, [pc, #300]	@ (8009830 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009702:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009704:	4a4a      	ldr	r2, [pc, #296]	@ (8009830 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009706:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800970a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800970c:	e01c      	b.n	8009748 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800970e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009712:	3308      	adds	r3, #8
 8009714:	2100      	movs	r1, #0
 8009716:	4618      	mov	r0, r3
 8009718:	f002 f940 	bl	800b99c <RCCEx_PLL2_Config>
 800971c:	4603      	mov	r3, r0
 800971e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009722:	e011      	b.n	8009748 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009724:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009728:	3328      	adds	r3, #40	@ 0x28
 800972a:	2100      	movs	r1, #0
 800972c:	4618      	mov	r0, r3
 800972e:	f002 f9e7 	bl	800bb00 <RCCEx_PLL3_Config>
 8009732:	4603      	mov	r3, r0
 8009734:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009738:	e006      	b.n	8009748 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800973a:	2301      	movs	r3, #1
 800973c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009740:	e002      	b.n	8009748 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8009742:	bf00      	nop
 8009744:	e000      	b.n	8009748 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8009746:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009748:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800974c:	2b00      	cmp	r3, #0
 800974e:	d10a      	bne.n	8009766 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8009750:	4b37      	ldr	r3, [pc, #220]	@ (8009830 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009752:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009754:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8009758:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800975c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800975e:	4a34      	ldr	r2, [pc, #208]	@ (8009830 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009760:	430b      	orrs	r3, r1
 8009762:	6513      	str	r3, [r2, #80]	@ 0x50
 8009764:	e003      	b.n	800976e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009766:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800976a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800976e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009776:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800977a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800977e:	2300      	movs	r3, #0
 8009780:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8009784:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8009788:	460b      	mov	r3, r1
 800978a:	4313      	orrs	r3, r2
 800978c:	d056      	beq.n	800983c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800978e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009792:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009794:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009798:	d033      	beq.n	8009802 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800979a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800979e:	d82c      	bhi.n	80097fa <HAL_RCCEx_PeriphCLKConfig+0x592>
 80097a0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80097a4:	d02f      	beq.n	8009806 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80097a6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80097aa:	d826      	bhi.n	80097fa <HAL_RCCEx_PeriphCLKConfig+0x592>
 80097ac:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80097b0:	d02b      	beq.n	800980a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80097b2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80097b6:	d820      	bhi.n	80097fa <HAL_RCCEx_PeriphCLKConfig+0x592>
 80097b8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80097bc:	d012      	beq.n	80097e4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80097be:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80097c2:	d81a      	bhi.n	80097fa <HAL_RCCEx_PeriphCLKConfig+0x592>
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d022      	beq.n	800980e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80097c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80097cc:	d115      	bne.n	80097fa <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80097ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097d2:	3308      	adds	r3, #8
 80097d4:	2101      	movs	r1, #1
 80097d6:	4618      	mov	r0, r3
 80097d8:	f002 f8e0 	bl	800b99c <RCCEx_PLL2_Config>
 80097dc:	4603      	mov	r3, r0
 80097de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80097e2:	e015      	b.n	8009810 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80097e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097e8:	3328      	adds	r3, #40	@ 0x28
 80097ea:	2101      	movs	r1, #1
 80097ec:	4618      	mov	r0, r3
 80097ee:	f002 f987 	bl	800bb00 <RCCEx_PLL3_Config>
 80097f2:	4603      	mov	r3, r0
 80097f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80097f8:	e00a      	b.n	8009810 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80097fa:	2301      	movs	r3, #1
 80097fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009800:	e006      	b.n	8009810 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8009802:	bf00      	nop
 8009804:	e004      	b.n	8009810 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8009806:	bf00      	nop
 8009808:	e002      	b.n	8009810 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800980a:	bf00      	nop
 800980c:	e000      	b.n	8009810 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800980e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009810:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009814:	2b00      	cmp	r3, #0
 8009816:	d10d      	bne.n	8009834 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8009818:	4b05      	ldr	r3, [pc, #20]	@ (8009830 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800981a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800981c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8009820:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009824:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009826:	4a02      	ldr	r2, [pc, #8]	@ (8009830 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009828:	430b      	orrs	r3, r1
 800982a:	6513      	str	r3, [r2, #80]	@ 0x50
 800982c:	e006      	b.n	800983c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800982e:	bf00      	nop
 8009830:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009834:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009838:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800983c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009840:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009844:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8009848:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800984c:	2300      	movs	r3, #0
 800984e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009852:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8009856:	460b      	mov	r3, r1
 8009858:	4313      	orrs	r3, r2
 800985a:	d055      	beq.n	8009908 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800985c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009860:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009864:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009868:	d033      	beq.n	80098d2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800986a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800986e:	d82c      	bhi.n	80098ca <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009870:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009874:	d02f      	beq.n	80098d6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8009876:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800987a:	d826      	bhi.n	80098ca <HAL_RCCEx_PeriphCLKConfig+0x662>
 800987c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009880:	d02b      	beq.n	80098da <HAL_RCCEx_PeriphCLKConfig+0x672>
 8009882:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009886:	d820      	bhi.n	80098ca <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009888:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800988c:	d012      	beq.n	80098b4 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800988e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009892:	d81a      	bhi.n	80098ca <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009894:	2b00      	cmp	r3, #0
 8009896:	d022      	beq.n	80098de <HAL_RCCEx_PeriphCLKConfig+0x676>
 8009898:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800989c:	d115      	bne.n	80098ca <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800989e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098a2:	3308      	adds	r3, #8
 80098a4:	2101      	movs	r1, #1
 80098a6:	4618      	mov	r0, r3
 80098a8:	f002 f878 	bl	800b99c <RCCEx_PLL2_Config>
 80098ac:	4603      	mov	r3, r0
 80098ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80098b2:	e015      	b.n	80098e0 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80098b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098b8:	3328      	adds	r3, #40	@ 0x28
 80098ba:	2101      	movs	r1, #1
 80098bc:	4618      	mov	r0, r3
 80098be:	f002 f91f 	bl	800bb00 <RCCEx_PLL3_Config>
 80098c2:	4603      	mov	r3, r0
 80098c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80098c8:	e00a      	b.n	80098e0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80098ca:	2301      	movs	r3, #1
 80098cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80098d0:	e006      	b.n	80098e0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80098d2:	bf00      	nop
 80098d4:	e004      	b.n	80098e0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80098d6:	bf00      	nop
 80098d8:	e002      	b.n	80098e0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80098da:	bf00      	nop
 80098dc:	e000      	b.n	80098e0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80098de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80098e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d10b      	bne.n	8009900 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80098e8:	4ba3      	ldr	r3, [pc, #652]	@ (8009b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80098ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80098ec:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80098f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098f4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80098f8:	4a9f      	ldr	r2, [pc, #636]	@ (8009b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80098fa:	430b      	orrs	r3, r1
 80098fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80098fe:	e003      	b.n	8009908 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009900:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009904:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009908:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800990c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009910:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8009914:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009918:	2300      	movs	r3, #0
 800991a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800991e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009922:	460b      	mov	r3, r1
 8009924:	4313      	orrs	r3, r2
 8009926:	d037      	beq.n	8009998 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8009928:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800992c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800992e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009932:	d00e      	beq.n	8009952 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8009934:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009938:	d816      	bhi.n	8009968 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800993a:	2b00      	cmp	r3, #0
 800993c:	d018      	beq.n	8009970 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800993e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009942:	d111      	bne.n	8009968 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009944:	4b8c      	ldr	r3, [pc, #560]	@ (8009b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009946:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009948:	4a8b      	ldr	r2, [pc, #556]	@ (8009b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800994a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800994e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8009950:	e00f      	b.n	8009972 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009952:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009956:	3308      	adds	r3, #8
 8009958:	2101      	movs	r1, #1
 800995a:	4618      	mov	r0, r3
 800995c:	f002 f81e 	bl	800b99c <RCCEx_PLL2_Config>
 8009960:	4603      	mov	r3, r0
 8009962:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8009966:	e004      	b.n	8009972 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009968:	2301      	movs	r3, #1
 800996a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800996e:	e000      	b.n	8009972 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8009970:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009972:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009976:	2b00      	cmp	r3, #0
 8009978:	d10a      	bne.n	8009990 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800997a:	4b7f      	ldr	r3, [pc, #508]	@ (8009b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800997c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800997e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8009982:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009986:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009988:	4a7b      	ldr	r2, [pc, #492]	@ (8009b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800998a:	430b      	orrs	r3, r1
 800998c:	6513      	str	r3, [r2, #80]	@ 0x50
 800998e:	e003      	b.n	8009998 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009990:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009994:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8009998:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800999c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099a0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80099a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80099a8:	2300      	movs	r3, #0
 80099aa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80099ae:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80099b2:	460b      	mov	r3, r1
 80099b4:	4313      	orrs	r3, r2
 80099b6:	d039      	beq.n	8009a2c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80099b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80099be:	2b03      	cmp	r3, #3
 80099c0:	d81c      	bhi.n	80099fc <HAL_RCCEx_PeriphCLKConfig+0x794>
 80099c2:	a201      	add	r2, pc, #4	@ (adr r2, 80099c8 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80099c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099c8:	08009a05 	.word	0x08009a05
 80099cc:	080099d9 	.word	0x080099d9
 80099d0:	080099e7 	.word	0x080099e7
 80099d4:	08009a05 	.word	0x08009a05
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80099d8:	4b67      	ldr	r3, [pc, #412]	@ (8009b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80099da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099dc:	4a66      	ldr	r2, [pc, #408]	@ (8009b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80099de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80099e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80099e4:	e00f      	b.n	8009a06 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80099e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099ea:	3308      	adds	r3, #8
 80099ec:	2102      	movs	r1, #2
 80099ee:	4618      	mov	r0, r3
 80099f0:	f001 ffd4 	bl	800b99c <RCCEx_PLL2_Config>
 80099f4:	4603      	mov	r3, r0
 80099f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80099fa:	e004      	b.n	8009a06 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80099fc:	2301      	movs	r3, #1
 80099fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009a02:	e000      	b.n	8009a06 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8009a04:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009a06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d10a      	bne.n	8009a24 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8009a0e:	4b5a      	ldr	r3, [pc, #360]	@ (8009b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009a10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009a12:	f023 0103 	bic.w	r1, r3, #3
 8009a16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009a1c:	4a56      	ldr	r2, [pc, #344]	@ (8009b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009a1e:	430b      	orrs	r3, r1
 8009a20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009a22:	e003      	b.n	8009a2c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a24:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009a28:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009a2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a34:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8009a38:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009a3c:	2300      	movs	r3, #0
 8009a3e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009a42:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8009a46:	460b      	mov	r3, r1
 8009a48:	4313      	orrs	r3, r2
 8009a4a:	f000 809f 	beq.w	8009b8c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009a4e:	4b4b      	ldr	r3, [pc, #300]	@ (8009b7c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	4a4a      	ldr	r2, [pc, #296]	@ (8009b7c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8009a54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009a58:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009a5a:	f7f8 fe69 	bl	8002730 <HAL_GetTick>
 8009a5e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009a62:	e00b      	b.n	8009a7c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009a64:	f7f8 fe64 	bl	8002730 <HAL_GetTick>
 8009a68:	4602      	mov	r2, r0
 8009a6a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8009a6e:	1ad3      	subs	r3, r2, r3
 8009a70:	2b64      	cmp	r3, #100	@ 0x64
 8009a72:	d903      	bls.n	8009a7c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8009a74:	2303      	movs	r3, #3
 8009a76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009a7a:	e005      	b.n	8009a88 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009a7c:	4b3f      	ldr	r3, [pc, #252]	@ (8009b7c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d0ed      	beq.n	8009a64 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8009a88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d179      	bne.n	8009b84 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8009a90:	4b39      	ldr	r3, [pc, #228]	@ (8009b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009a92:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009a94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a98:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009a9c:	4053      	eors	r3, r2
 8009a9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d015      	beq.n	8009ad2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009aa6:	4b34      	ldr	r3, [pc, #208]	@ (8009b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009aa8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009aaa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009aae:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009ab2:	4b31      	ldr	r3, [pc, #196]	@ (8009b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009ab4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009ab6:	4a30      	ldr	r2, [pc, #192]	@ (8009b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009ab8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009abc:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009abe:	4b2e      	ldr	r3, [pc, #184]	@ (8009b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009ac0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009ac2:	4a2d      	ldr	r2, [pc, #180]	@ (8009b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009ac4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009ac8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8009aca:	4a2b      	ldr	r2, [pc, #172]	@ (8009b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009acc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8009ad0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8009ad2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ad6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009ada:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009ade:	d118      	bne.n	8009b12 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ae0:	f7f8 fe26 	bl	8002730 <HAL_GetTick>
 8009ae4:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009ae8:	e00d      	b.n	8009b06 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009aea:	f7f8 fe21 	bl	8002730 <HAL_GetTick>
 8009aee:	4602      	mov	r2, r0
 8009af0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8009af4:	1ad2      	subs	r2, r2, r3
 8009af6:	f241 3388 	movw	r3, #5000	@ 0x1388
 8009afa:	429a      	cmp	r2, r3
 8009afc:	d903      	bls.n	8009b06 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8009afe:	2303      	movs	r3, #3
 8009b00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8009b04:	e005      	b.n	8009b12 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009b06:	4b1c      	ldr	r3, [pc, #112]	@ (8009b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009b08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009b0a:	f003 0302 	and.w	r3, r3, #2
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d0eb      	beq.n	8009aea <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8009b12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d129      	bne.n	8009b6e <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009b1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b1e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009b22:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009b26:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009b2a:	d10e      	bne.n	8009b4a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8009b2c:	4b12      	ldr	r3, [pc, #72]	@ (8009b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009b2e:	691b      	ldr	r3, [r3, #16]
 8009b30:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8009b34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b38:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009b3c:	091a      	lsrs	r2, r3, #4
 8009b3e:	4b10      	ldr	r3, [pc, #64]	@ (8009b80 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8009b40:	4013      	ands	r3, r2
 8009b42:	4a0d      	ldr	r2, [pc, #52]	@ (8009b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009b44:	430b      	orrs	r3, r1
 8009b46:	6113      	str	r3, [r2, #16]
 8009b48:	e005      	b.n	8009b56 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8009b4a:	4b0b      	ldr	r3, [pc, #44]	@ (8009b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009b4c:	691b      	ldr	r3, [r3, #16]
 8009b4e:	4a0a      	ldr	r2, [pc, #40]	@ (8009b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009b50:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009b54:	6113      	str	r3, [r2, #16]
 8009b56:	4b08      	ldr	r3, [pc, #32]	@ (8009b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009b58:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8009b5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b5e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009b62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009b66:	4a04      	ldr	r2, [pc, #16]	@ (8009b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009b68:	430b      	orrs	r3, r1
 8009b6a:	6713      	str	r3, [r2, #112]	@ 0x70
 8009b6c:	e00e      	b.n	8009b8c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009b6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009b72:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8009b76:	e009      	b.n	8009b8c <HAL_RCCEx_PeriphCLKConfig+0x924>
 8009b78:	58024400 	.word	0x58024400
 8009b7c:	58024800 	.word	0x58024800
 8009b80:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009b84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009b88:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8009b8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b94:	f002 0301 	and.w	r3, r2, #1
 8009b98:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009b9c:	2300      	movs	r3, #0
 8009b9e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009ba2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009ba6:	460b      	mov	r3, r1
 8009ba8:	4313      	orrs	r3, r2
 8009baa:	f000 8089 	beq.w	8009cc0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8009bae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009bb2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009bb4:	2b28      	cmp	r3, #40	@ 0x28
 8009bb6:	d86b      	bhi.n	8009c90 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8009bb8:	a201      	add	r2, pc, #4	@ (adr r2, 8009bc0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8009bba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bbe:	bf00      	nop
 8009bc0:	08009c99 	.word	0x08009c99
 8009bc4:	08009c91 	.word	0x08009c91
 8009bc8:	08009c91 	.word	0x08009c91
 8009bcc:	08009c91 	.word	0x08009c91
 8009bd0:	08009c91 	.word	0x08009c91
 8009bd4:	08009c91 	.word	0x08009c91
 8009bd8:	08009c91 	.word	0x08009c91
 8009bdc:	08009c91 	.word	0x08009c91
 8009be0:	08009c65 	.word	0x08009c65
 8009be4:	08009c91 	.word	0x08009c91
 8009be8:	08009c91 	.word	0x08009c91
 8009bec:	08009c91 	.word	0x08009c91
 8009bf0:	08009c91 	.word	0x08009c91
 8009bf4:	08009c91 	.word	0x08009c91
 8009bf8:	08009c91 	.word	0x08009c91
 8009bfc:	08009c91 	.word	0x08009c91
 8009c00:	08009c7b 	.word	0x08009c7b
 8009c04:	08009c91 	.word	0x08009c91
 8009c08:	08009c91 	.word	0x08009c91
 8009c0c:	08009c91 	.word	0x08009c91
 8009c10:	08009c91 	.word	0x08009c91
 8009c14:	08009c91 	.word	0x08009c91
 8009c18:	08009c91 	.word	0x08009c91
 8009c1c:	08009c91 	.word	0x08009c91
 8009c20:	08009c99 	.word	0x08009c99
 8009c24:	08009c91 	.word	0x08009c91
 8009c28:	08009c91 	.word	0x08009c91
 8009c2c:	08009c91 	.word	0x08009c91
 8009c30:	08009c91 	.word	0x08009c91
 8009c34:	08009c91 	.word	0x08009c91
 8009c38:	08009c91 	.word	0x08009c91
 8009c3c:	08009c91 	.word	0x08009c91
 8009c40:	08009c99 	.word	0x08009c99
 8009c44:	08009c91 	.word	0x08009c91
 8009c48:	08009c91 	.word	0x08009c91
 8009c4c:	08009c91 	.word	0x08009c91
 8009c50:	08009c91 	.word	0x08009c91
 8009c54:	08009c91 	.word	0x08009c91
 8009c58:	08009c91 	.word	0x08009c91
 8009c5c:	08009c91 	.word	0x08009c91
 8009c60:	08009c99 	.word	0x08009c99
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009c64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c68:	3308      	adds	r3, #8
 8009c6a:	2101      	movs	r1, #1
 8009c6c:	4618      	mov	r0, r3
 8009c6e:	f001 fe95 	bl	800b99c <RCCEx_PLL2_Config>
 8009c72:	4603      	mov	r3, r0
 8009c74:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8009c78:	e00f      	b.n	8009c9a <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009c7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c7e:	3328      	adds	r3, #40	@ 0x28
 8009c80:	2101      	movs	r1, #1
 8009c82:	4618      	mov	r0, r3
 8009c84:	f001 ff3c 	bl	800bb00 <RCCEx_PLL3_Config>
 8009c88:	4603      	mov	r3, r0
 8009c8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8009c8e:	e004      	b.n	8009c9a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009c90:	2301      	movs	r3, #1
 8009c92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009c96:	e000      	b.n	8009c9a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8009c98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009c9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d10a      	bne.n	8009cb8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8009ca2:	4bbf      	ldr	r3, [pc, #764]	@ (8009fa0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009ca4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ca6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8009caa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009cae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009cb0:	4abb      	ldr	r2, [pc, #748]	@ (8009fa0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009cb2:	430b      	orrs	r3, r1
 8009cb4:	6553      	str	r3, [r2, #84]	@ 0x54
 8009cb6:	e003      	b.n	8009cc0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009cb8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009cbc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8009cc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cc8:	f002 0302 	and.w	r3, r2, #2
 8009ccc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009cd0:	2300      	movs	r3, #0
 8009cd2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009cd6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8009cda:	460b      	mov	r3, r1
 8009cdc:	4313      	orrs	r3, r2
 8009cde:	d041      	beq.n	8009d64 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8009ce0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ce4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009ce6:	2b05      	cmp	r3, #5
 8009ce8:	d824      	bhi.n	8009d34 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8009cea:	a201      	add	r2, pc, #4	@ (adr r2, 8009cf0 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8009cec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cf0:	08009d3d 	.word	0x08009d3d
 8009cf4:	08009d09 	.word	0x08009d09
 8009cf8:	08009d1f 	.word	0x08009d1f
 8009cfc:	08009d3d 	.word	0x08009d3d
 8009d00:	08009d3d 	.word	0x08009d3d
 8009d04:	08009d3d 	.word	0x08009d3d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009d08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d0c:	3308      	adds	r3, #8
 8009d0e:	2101      	movs	r1, #1
 8009d10:	4618      	mov	r0, r3
 8009d12:	f001 fe43 	bl	800b99c <RCCEx_PLL2_Config>
 8009d16:	4603      	mov	r3, r0
 8009d18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8009d1c:	e00f      	b.n	8009d3e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009d1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d22:	3328      	adds	r3, #40	@ 0x28
 8009d24:	2101      	movs	r1, #1
 8009d26:	4618      	mov	r0, r3
 8009d28:	f001 feea 	bl	800bb00 <RCCEx_PLL3_Config>
 8009d2c:	4603      	mov	r3, r0
 8009d2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8009d32:	e004      	b.n	8009d3e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009d34:	2301      	movs	r3, #1
 8009d36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009d3a:	e000      	b.n	8009d3e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8009d3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009d3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d10a      	bne.n	8009d5c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8009d46:	4b96      	ldr	r3, [pc, #600]	@ (8009fa0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009d48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d4a:	f023 0107 	bic.w	r1, r3, #7
 8009d4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d52:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009d54:	4a92      	ldr	r2, [pc, #584]	@ (8009fa0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009d56:	430b      	orrs	r3, r1
 8009d58:	6553      	str	r3, [r2, #84]	@ 0x54
 8009d5a:	e003      	b.n	8009d64 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009d5c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009d60:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009d64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d6c:	f002 0304 	and.w	r3, r2, #4
 8009d70:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009d74:	2300      	movs	r3, #0
 8009d76:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009d7a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8009d7e:	460b      	mov	r3, r1
 8009d80:	4313      	orrs	r3, r2
 8009d82:	d044      	beq.n	8009e0e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8009d84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d88:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009d8c:	2b05      	cmp	r3, #5
 8009d8e:	d825      	bhi.n	8009ddc <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8009d90:	a201      	add	r2, pc, #4	@ (adr r2, 8009d98 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8009d92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d96:	bf00      	nop
 8009d98:	08009de5 	.word	0x08009de5
 8009d9c:	08009db1 	.word	0x08009db1
 8009da0:	08009dc7 	.word	0x08009dc7
 8009da4:	08009de5 	.word	0x08009de5
 8009da8:	08009de5 	.word	0x08009de5
 8009dac:	08009de5 	.word	0x08009de5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009db0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009db4:	3308      	adds	r3, #8
 8009db6:	2101      	movs	r1, #1
 8009db8:	4618      	mov	r0, r3
 8009dba:	f001 fdef 	bl	800b99c <RCCEx_PLL2_Config>
 8009dbe:	4603      	mov	r3, r0
 8009dc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8009dc4:	e00f      	b.n	8009de6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009dc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009dca:	3328      	adds	r3, #40	@ 0x28
 8009dcc:	2101      	movs	r1, #1
 8009dce:	4618      	mov	r0, r3
 8009dd0:	f001 fe96 	bl	800bb00 <RCCEx_PLL3_Config>
 8009dd4:	4603      	mov	r3, r0
 8009dd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8009dda:	e004      	b.n	8009de6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009ddc:	2301      	movs	r3, #1
 8009dde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009de2:	e000      	b.n	8009de6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8009de4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009de6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d10b      	bne.n	8009e06 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009dee:	4b6c      	ldr	r3, [pc, #432]	@ (8009fa0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009df0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009df2:	f023 0107 	bic.w	r1, r3, #7
 8009df6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009dfa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009dfe:	4a68      	ldr	r2, [pc, #416]	@ (8009fa0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009e00:	430b      	orrs	r3, r1
 8009e02:	6593      	str	r3, [r2, #88]	@ 0x58
 8009e04:	e003      	b.n	8009e0e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009e06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009e0a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009e0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e16:	f002 0320 	and.w	r3, r2, #32
 8009e1a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009e1e:	2300      	movs	r3, #0
 8009e20:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009e24:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009e28:	460b      	mov	r3, r1
 8009e2a:	4313      	orrs	r3, r2
 8009e2c:	d055      	beq.n	8009eda <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8009e2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e36:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009e3a:	d033      	beq.n	8009ea4 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8009e3c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009e40:	d82c      	bhi.n	8009e9c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009e42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009e46:	d02f      	beq.n	8009ea8 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8009e48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009e4c:	d826      	bhi.n	8009e9c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009e4e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009e52:	d02b      	beq.n	8009eac <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8009e54:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009e58:	d820      	bhi.n	8009e9c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009e5a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009e5e:	d012      	beq.n	8009e86 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8009e60:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009e64:	d81a      	bhi.n	8009e9c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d022      	beq.n	8009eb0 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8009e6a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009e6e:	d115      	bne.n	8009e9c <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009e70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e74:	3308      	adds	r3, #8
 8009e76:	2100      	movs	r1, #0
 8009e78:	4618      	mov	r0, r3
 8009e7a:	f001 fd8f 	bl	800b99c <RCCEx_PLL2_Config>
 8009e7e:	4603      	mov	r3, r0
 8009e80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8009e84:	e015      	b.n	8009eb2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009e86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e8a:	3328      	adds	r3, #40	@ 0x28
 8009e8c:	2102      	movs	r1, #2
 8009e8e:	4618      	mov	r0, r3
 8009e90:	f001 fe36 	bl	800bb00 <RCCEx_PLL3_Config>
 8009e94:	4603      	mov	r3, r0
 8009e96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8009e9a:	e00a      	b.n	8009eb2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009e9c:	2301      	movs	r3, #1
 8009e9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009ea2:	e006      	b.n	8009eb2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009ea4:	bf00      	nop
 8009ea6:	e004      	b.n	8009eb2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009ea8:	bf00      	nop
 8009eaa:	e002      	b.n	8009eb2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009eac:	bf00      	nop
 8009eae:	e000      	b.n	8009eb2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009eb0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009eb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d10b      	bne.n	8009ed2 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009eba:	4b39      	ldr	r3, [pc, #228]	@ (8009fa0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009ebc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ebe:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8009ec2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ec6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009eca:	4a35      	ldr	r2, [pc, #212]	@ (8009fa0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009ecc:	430b      	orrs	r3, r1
 8009ece:	6553      	str	r3, [r2, #84]	@ 0x54
 8009ed0:	e003      	b.n	8009eda <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009ed2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009ed6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8009eda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ee2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8009ee6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009eea:	2300      	movs	r3, #0
 8009eec:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009ef0:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8009ef4:	460b      	mov	r3, r1
 8009ef6:	4313      	orrs	r3, r2
 8009ef8:	d058      	beq.n	8009fac <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8009efa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009efe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009f02:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8009f06:	d033      	beq.n	8009f70 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8009f08:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8009f0c:	d82c      	bhi.n	8009f68 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009f0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009f12:	d02f      	beq.n	8009f74 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8009f14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009f18:	d826      	bhi.n	8009f68 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009f1a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009f1e:	d02b      	beq.n	8009f78 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8009f20:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009f24:	d820      	bhi.n	8009f68 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009f26:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009f2a:	d012      	beq.n	8009f52 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8009f2c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009f30:	d81a      	bhi.n	8009f68 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d022      	beq.n	8009f7c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8009f36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009f3a:	d115      	bne.n	8009f68 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009f3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f40:	3308      	adds	r3, #8
 8009f42:	2100      	movs	r1, #0
 8009f44:	4618      	mov	r0, r3
 8009f46:	f001 fd29 	bl	800b99c <RCCEx_PLL2_Config>
 8009f4a:	4603      	mov	r3, r0
 8009f4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009f50:	e015      	b.n	8009f7e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009f52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f56:	3328      	adds	r3, #40	@ 0x28
 8009f58:	2102      	movs	r1, #2
 8009f5a:	4618      	mov	r0, r3
 8009f5c:	f001 fdd0 	bl	800bb00 <RCCEx_PLL3_Config>
 8009f60:	4603      	mov	r3, r0
 8009f62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009f66:	e00a      	b.n	8009f7e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009f68:	2301      	movs	r3, #1
 8009f6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009f6e:	e006      	b.n	8009f7e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009f70:	bf00      	nop
 8009f72:	e004      	b.n	8009f7e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009f74:	bf00      	nop
 8009f76:	e002      	b.n	8009f7e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009f78:	bf00      	nop
 8009f7a:	e000      	b.n	8009f7e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009f7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009f7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d10e      	bne.n	8009fa4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009f86:	4b06      	ldr	r3, [pc, #24]	@ (8009fa0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009f88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f8a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8009f8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f92:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009f96:	4a02      	ldr	r2, [pc, #8]	@ (8009fa0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009f98:	430b      	orrs	r3, r1
 8009f9a:	6593      	str	r3, [r2, #88]	@ 0x58
 8009f9c:	e006      	b.n	8009fac <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8009f9e:	bf00      	nop
 8009fa0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009fa4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009fa8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8009fac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fb4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8009fb8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009fbc:	2300      	movs	r3, #0
 8009fbe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009fc2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8009fc6:	460b      	mov	r3, r1
 8009fc8:	4313      	orrs	r3, r2
 8009fca:	d055      	beq.n	800a078 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8009fcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fd0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009fd4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8009fd8:	d033      	beq.n	800a042 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8009fda:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8009fde:	d82c      	bhi.n	800a03a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009fe0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009fe4:	d02f      	beq.n	800a046 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8009fe6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009fea:	d826      	bhi.n	800a03a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009fec:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8009ff0:	d02b      	beq.n	800a04a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8009ff2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8009ff6:	d820      	bhi.n	800a03a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009ff8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009ffc:	d012      	beq.n	800a024 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8009ffe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a002:	d81a      	bhi.n	800a03a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a004:	2b00      	cmp	r3, #0
 800a006:	d022      	beq.n	800a04e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800a008:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a00c:	d115      	bne.n	800a03a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a00e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a012:	3308      	adds	r3, #8
 800a014:	2100      	movs	r1, #0
 800a016:	4618      	mov	r0, r3
 800a018:	f001 fcc0 	bl	800b99c <RCCEx_PLL2_Config>
 800a01c:	4603      	mov	r3, r0
 800a01e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800a022:	e015      	b.n	800a050 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a024:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a028:	3328      	adds	r3, #40	@ 0x28
 800a02a:	2102      	movs	r1, #2
 800a02c:	4618      	mov	r0, r3
 800a02e:	f001 fd67 	bl	800bb00 <RCCEx_PLL3_Config>
 800a032:	4603      	mov	r3, r0
 800a034:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800a038:	e00a      	b.n	800a050 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a03a:	2301      	movs	r3, #1
 800a03c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a040:	e006      	b.n	800a050 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a042:	bf00      	nop
 800a044:	e004      	b.n	800a050 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a046:	bf00      	nop
 800a048:	e002      	b.n	800a050 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a04a:	bf00      	nop
 800a04c:	e000      	b.n	800a050 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a04e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a050:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a054:	2b00      	cmp	r3, #0
 800a056:	d10b      	bne.n	800a070 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800a058:	4ba1      	ldr	r3, [pc, #644]	@ (800a2e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a05a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a05c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800a060:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a064:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a068:	4a9d      	ldr	r2, [pc, #628]	@ (800a2e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a06a:	430b      	orrs	r3, r1
 800a06c:	6593      	str	r3, [r2, #88]	@ 0x58
 800a06e:	e003      	b.n	800a078 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a070:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a074:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800a078:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a07c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a080:	f002 0308 	and.w	r3, r2, #8
 800a084:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a088:	2300      	movs	r3, #0
 800a08a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a08e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800a092:	460b      	mov	r3, r1
 800a094:	4313      	orrs	r3, r2
 800a096:	d01e      	beq.n	800a0d6 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800a098:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a09c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a0a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a0a4:	d10c      	bne.n	800a0c0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a0a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0aa:	3328      	adds	r3, #40	@ 0x28
 800a0ac:	2102      	movs	r1, #2
 800a0ae:	4618      	mov	r0, r3
 800a0b0:	f001 fd26 	bl	800bb00 <RCCEx_PLL3_Config>
 800a0b4:	4603      	mov	r3, r0
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d002      	beq.n	800a0c0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800a0ba:	2301      	movs	r3, #1
 800a0bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800a0c0:	4b87      	ldr	r3, [pc, #540]	@ (800a2e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a0c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a0c4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a0c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a0d0:	4a83      	ldr	r2, [pc, #524]	@ (800a2e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a0d2:	430b      	orrs	r3, r1
 800a0d4:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a0d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0de:	f002 0310 	and.w	r3, r2, #16
 800a0e2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a0e6:	2300      	movs	r3, #0
 800a0e8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a0ec:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800a0f0:	460b      	mov	r3, r1
 800a0f2:	4313      	orrs	r3, r2
 800a0f4:	d01e      	beq.n	800a134 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800a0f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a0fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a102:	d10c      	bne.n	800a11e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a104:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a108:	3328      	adds	r3, #40	@ 0x28
 800a10a:	2102      	movs	r1, #2
 800a10c:	4618      	mov	r0, r3
 800a10e:	f001 fcf7 	bl	800bb00 <RCCEx_PLL3_Config>
 800a112:	4603      	mov	r3, r0
 800a114:	2b00      	cmp	r3, #0
 800a116:	d002      	beq.n	800a11e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800a118:	2301      	movs	r3, #1
 800a11a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800a11e:	4b70      	ldr	r3, [pc, #448]	@ (800a2e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a120:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a122:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800a126:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a12a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a12e:	4a6c      	ldr	r2, [pc, #432]	@ (800a2e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a130:	430b      	orrs	r3, r1
 800a132:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a134:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a13c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800a140:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a144:	2300      	movs	r3, #0
 800a146:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a14a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800a14e:	460b      	mov	r3, r1
 800a150:	4313      	orrs	r3, r2
 800a152:	d03e      	beq.n	800a1d2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800a154:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a158:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a15c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a160:	d022      	beq.n	800a1a8 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800a162:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a166:	d81b      	bhi.n	800a1a0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d003      	beq.n	800a174 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800a16c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a170:	d00b      	beq.n	800a18a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800a172:	e015      	b.n	800a1a0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a174:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a178:	3308      	adds	r3, #8
 800a17a:	2100      	movs	r1, #0
 800a17c:	4618      	mov	r0, r3
 800a17e:	f001 fc0d 	bl	800b99c <RCCEx_PLL2_Config>
 800a182:	4603      	mov	r3, r0
 800a184:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800a188:	e00f      	b.n	800a1aa <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a18a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a18e:	3328      	adds	r3, #40	@ 0x28
 800a190:	2102      	movs	r1, #2
 800a192:	4618      	mov	r0, r3
 800a194:	f001 fcb4 	bl	800bb00 <RCCEx_PLL3_Config>
 800a198:	4603      	mov	r3, r0
 800a19a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800a19e:	e004      	b.n	800a1aa <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a1a0:	2301      	movs	r3, #1
 800a1a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a1a6:	e000      	b.n	800a1aa <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800a1a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a1aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d10b      	bne.n	800a1ca <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a1b2:	4b4b      	ldr	r3, [pc, #300]	@ (800a2e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a1b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a1b6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800a1ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1be:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a1c2:	4a47      	ldr	r2, [pc, #284]	@ (800a2e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a1c4:	430b      	orrs	r3, r1
 800a1c6:	6593      	str	r3, [r2, #88]	@ 0x58
 800a1c8:	e003      	b.n	800a1d2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a1ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a1ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800a1d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1da:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800a1de:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a1e0:	2300      	movs	r3, #0
 800a1e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a1e4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800a1e8:	460b      	mov	r3, r1
 800a1ea:	4313      	orrs	r3, r2
 800a1ec:	d03b      	beq.n	800a266 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800a1ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a1f6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a1fa:	d01f      	beq.n	800a23c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800a1fc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a200:	d818      	bhi.n	800a234 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800a202:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a206:	d003      	beq.n	800a210 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800a208:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a20c:	d007      	beq.n	800a21e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800a20e:	e011      	b.n	800a234 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a210:	4b33      	ldr	r3, [pc, #204]	@ (800a2e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a212:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a214:	4a32      	ldr	r2, [pc, #200]	@ (800a2e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a216:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a21a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800a21c:	e00f      	b.n	800a23e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a21e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a222:	3328      	adds	r3, #40	@ 0x28
 800a224:	2101      	movs	r1, #1
 800a226:	4618      	mov	r0, r3
 800a228:	f001 fc6a 	bl	800bb00 <RCCEx_PLL3_Config>
 800a22c:	4603      	mov	r3, r0
 800a22e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800a232:	e004      	b.n	800a23e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a234:	2301      	movs	r3, #1
 800a236:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a23a:	e000      	b.n	800a23e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800a23c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a23e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a242:	2b00      	cmp	r3, #0
 800a244:	d10b      	bne.n	800a25e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a246:	4b26      	ldr	r3, [pc, #152]	@ (800a2e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a248:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a24a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800a24e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a252:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a256:	4a22      	ldr	r2, [pc, #136]	@ (800a2e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a258:	430b      	orrs	r3, r1
 800a25a:	6553      	str	r3, [r2, #84]	@ 0x54
 800a25c:	e003      	b.n	800a266 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a25e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a262:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800a266:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a26a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a26e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800a272:	673b      	str	r3, [r7, #112]	@ 0x70
 800a274:	2300      	movs	r3, #0
 800a276:	677b      	str	r3, [r7, #116]	@ 0x74
 800a278:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800a27c:	460b      	mov	r3, r1
 800a27e:	4313      	orrs	r3, r2
 800a280:	d034      	beq.n	800a2ec <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800a282:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a286:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d003      	beq.n	800a294 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800a28c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a290:	d007      	beq.n	800a2a2 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800a292:	e011      	b.n	800a2b8 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a294:	4b12      	ldr	r3, [pc, #72]	@ (800a2e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a296:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a298:	4a11      	ldr	r2, [pc, #68]	@ (800a2e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a29a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a29e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800a2a0:	e00e      	b.n	800a2c0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a2a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2a6:	3308      	adds	r3, #8
 800a2a8:	2102      	movs	r1, #2
 800a2aa:	4618      	mov	r0, r3
 800a2ac:	f001 fb76 	bl	800b99c <RCCEx_PLL2_Config>
 800a2b0:	4603      	mov	r3, r0
 800a2b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800a2b6:	e003      	b.n	800a2c0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800a2b8:	2301      	movs	r3, #1
 800a2ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a2be:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a2c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d10d      	bne.n	800a2e4 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800a2c8:	4b05      	ldr	r3, [pc, #20]	@ (800a2e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a2ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a2cc:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a2d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a2d6:	4a02      	ldr	r2, [pc, #8]	@ (800a2e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a2d8:	430b      	orrs	r3, r1
 800a2da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a2dc:	e006      	b.n	800a2ec <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800a2de:	bf00      	nop
 800a2e0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a2e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a2e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800a2ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2f4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800a2f8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a2fa:	2300      	movs	r3, #0
 800a2fc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a2fe:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800a302:	460b      	mov	r3, r1
 800a304:	4313      	orrs	r3, r2
 800a306:	d00c      	beq.n	800a322 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a308:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a30c:	3328      	adds	r3, #40	@ 0x28
 800a30e:	2102      	movs	r1, #2
 800a310:	4618      	mov	r0, r3
 800a312:	f001 fbf5 	bl	800bb00 <RCCEx_PLL3_Config>
 800a316:	4603      	mov	r3, r0
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d002      	beq.n	800a322 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800a31c:	2301      	movs	r3, #1
 800a31e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800a322:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a32a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800a32e:	663b      	str	r3, [r7, #96]	@ 0x60
 800a330:	2300      	movs	r3, #0
 800a332:	667b      	str	r3, [r7, #100]	@ 0x64
 800a334:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800a338:	460b      	mov	r3, r1
 800a33a:	4313      	orrs	r3, r2
 800a33c:	d038      	beq.n	800a3b0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800a33e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a342:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a346:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a34a:	d018      	beq.n	800a37e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800a34c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a350:	d811      	bhi.n	800a376 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800a352:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a356:	d014      	beq.n	800a382 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800a358:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a35c:	d80b      	bhi.n	800a376 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d011      	beq.n	800a386 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800a362:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a366:	d106      	bne.n	800a376 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a368:	4bc3      	ldr	r3, [pc, #780]	@ (800a678 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a36a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a36c:	4ac2      	ldr	r2, [pc, #776]	@ (800a678 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a36e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a372:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800a374:	e008      	b.n	800a388 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a376:	2301      	movs	r3, #1
 800a378:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a37c:	e004      	b.n	800a388 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a37e:	bf00      	nop
 800a380:	e002      	b.n	800a388 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a382:	bf00      	nop
 800a384:	e000      	b.n	800a388 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a386:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a388:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d10b      	bne.n	800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a390:	4bb9      	ldr	r3, [pc, #740]	@ (800a678 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a392:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a394:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800a398:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a39c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a3a0:	4ab5      	ldr	r2, [pc, #724]	@ (800a678 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a3a2:	430b      	orrs	r3, r1
 800a3a4:	6553      	str	r3, [r2, #84]	@ 0x54
 800a3a6:	e003      	b.n	800a3b0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a3a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a3ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800a3b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a3b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3b8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800a3bc:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a3be:	2300      	movs	r3, #0
 800a3c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a3c2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800a3c6:	460b      	mov	r3, r1
 800a3c8:	4313      	orrs	r3, r2
 800a3ca:	d009      	beq.n	800a3e0 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800a3cc:	4baa      	ldr	r3, [pc, #680]	@ (800a678 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a3ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a3d0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800a3d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a3d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a3da:	4aa7      	ldr	r2, [pc, #668]	@ (800a678 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a3dc:	430b      	orrs	r3, r1
 800a3de:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800a3e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a3e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3e8:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800a3ec:	653b      	str	r3, [r7, #80]	@ 0x50
 800a3ee:	2300      	movs	r3, #0
 800a3f0:	657b      	str	r3, [r7, #84]	@ 0x54
 800a3f2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800a3f6:	460b      	mov	r3, r1
 800a3f8:	4313      	orrs	r3, r2
 800a3fa:	d00a      	beq.n	800a412 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800a3fc:	4b9e      	ldr	r3, [pc, #632]	@ (800a678 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a3fe:	691b      	ldr	r3, [r3, #16]
 800a400:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800a404:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a408:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800a40c:	4a9a      	ldr	r2, [pc, #616]	@ (800a678 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a40e:	430b      	orrs	r3, r1
 800a410:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800a412:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a41a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800a41e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a420:	2300      	movs	r3, #0
 800a422:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a424:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800a428:	460b      	mov	r3, r1
 800a42a:	4313      	orrs	r3, r2
 800a42c:	d009      	beq.n	800a442 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800a42e:	4b92      	ldr	r3, [pc, #584]	@ (800a678 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a430:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a432:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800a436:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a43a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a43c:	4a8e      	ldr	r2, [pc, #568]	@ (800a678 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a43e:	430b      	orrs	r3, r1
 800a440:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800a442:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a44a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800a44e:	643b      	str	r3, [r7, #64]	@ 0x40
 800a450:	2300      	movs	r3, #0
 800a452:	647b      	str	r3, [r7, #68]	@ 0x44
 800a454:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800a458:	460b      	mov	r3, r1
 800a45a:	4313      	orrs	r3, r2
 800a45c:	d00e      	beq.n	800a47c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a45e:	4b86      	ldr	r3, [pc, #536]	@ (800a678 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a460:	691b      	ldr	r3, [r3, #16]
 800a462:	4a85      	ldr	r2, [pc, #532]	@ (800a678 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a464:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a468:	6113      	str	r3, [r2, #16]
 800a46a:	4b83      	ldr	r3, [pc, #524]	@ (800a678 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a46c:	6919      	ldr	r1, [r3, #16]
 800a46e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a472:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800a476:	4a80      	ldr	r2, [pc, #512]	@ (800a678 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a478:	430b      	orrs	r3, r1
 800a47a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800a47c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a480:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a484:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800a488:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a48a:	2300      	movs	r3, #0
 800a48c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a48e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800a492:	460b      	mov	r3, r1
 800a494:	4313      	orrs	r3, r2
 800a496:	d009      	beq.n	800a4ac <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800a498:	4b77      	ldr	r3, [pc, #476]	@ (800a678 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a49a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a49c:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800a4a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a4a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a4a6:	4a74      	ldr	r2, [pc, #464]	@ (800a678 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a4a8:	430b      	orrs	r3, r1
 800a4aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a4ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a4b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4b4:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800a4b8:	633b      	str	r3, [r7, #48]	@ 0x30
 800a4ba:	2300      	movs	r3, #0
 800a4bc:	637b      	str	r3, [r7, #52]	@ 0x34
 800a4be:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800a4c2:	460b      	mov	r3, r1
 800a4c4:	4313      	orrs	r3, r2
 800a4c6:	d00a      	beq.n	800a4de <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a4c8:	4b6b      	ldr	r3, [pc, #428]	@ (800a678 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a4ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a4cc:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800a4d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a4d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a4d8:	4a67      	ldr	r2, [pc, #412]	@ (800a678 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a4da:	430b      	orrs	r3, r1
 800a4dc:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800a4de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a4e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4e6:	2100      	movs	r1, #0
 800a4e8:	62b9      	str	r1, [r7, #40]	@ 0x28
 800a4ea:	f003 0301 	and.w	r3, r3, #1
 800a4ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a4f0:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800a4f4:	460b      	mov	r3, r1
 800a4f6:	4313      	orrs	r3, r2
 800a4f8:	d011      	beq.n	800a51e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a4fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a4fe:	3308      	adds	r3, #8
 800a500:	2100      	movs	r1, #0
 800a502:	4618      	mov	r0, r3
 800a504:	f001 fa4a 	bl	800b99c <RCCEx_PLL2_Config>
 800a508:	4603      	mov	r3, r0
 800a50a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a50e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a512:	2b00      	cmp	r3, #0
 800a514:	d003      	beq.n	800a51e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a516:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a51a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800a51e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a522:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a526:	2100      	movs	r1, #0
 800a528:	6239      	str	r1, [r7, #32]
 800a52a:	f003 0302 	and.w	r3, r3, #2
 800a52e:	627b      	str	r3, [r7, #36]	@ 0x24
 800a530:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800a534:	460b      	mov	r3, r1
 800a536:	4313      	orrs	r3, r2
 800a538:	d011      	beq.n	800a55e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a53a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a53e:	3308      	adds	r3, #8
 800a540:	2101      	movs	r1, #1
 800a542:	4618      	mov	r0, r3
 800a544:	f001 fa2a 	bl	800b99c <RCCEx_PLL2_Config>
 800a548:	4603      	mov	r3, r0
 800a54a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a54e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a552:	2b00      	cmp	r3, #0
 800a554:	d003      	beq.n	800a55e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a556:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a55a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800a55e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a562:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a566:	2100      	movs	r1, #0
 800a568:	61b9      	str	r1, [r7, #24]
 800a56a:	f003 0304 	and.w	r3, r3, #4
 800a56e:	61fb      	str	r3, [r7, #28]
 800a570:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800a574:	460b      	mov	r3, r1
 800a576:	4313      	orrs	r3, r2
 800a578:	d011      	beq.n	800a59e <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a57a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a57e:	3308      	adds	r3, #8
 800a580:	2102      	movs	r1, #2
 800a582:	4618      	mov	r0, r3
 800a584:	f001 fa0a 	bl	800b99c <RCCEx_PLL2_Config>
 800a588:	4603      	mov	r3, r0
 800a58a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a58e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a592:	2b00      	cmp	r3, #0
 800a594:	d003      	beq.n	800a59e <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a596:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a59a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800a59e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a5a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5a6:	2100      	movs	r1, #0
 800a5a8:	6139      	str	r1, [r7, #16]
 800a5aa:	f003 0308 	and.w	r3, r3, #8
 800a5ae:	617b      	str	r3, [r7, #20]
 800a5b0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800a5b4:	460b      	mov	r3, r1
 800a5b6:	4313      	orrs	r3, r2
 800a5b8:	d011      	beq.n	800a5de <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a5ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a5be:	3328      	adds	r3, #40	@ 0x28
 800a5c0:	2100      	movs	r1, #0
 800a5c2:	4618      	mov	r0, r3
 800a5c4:	f001 fa9c 	bl	800bb00 <RCCEx_PLL3_Config>
 800a5c8:	4603      	mov	r3, r0
 800a5ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800a5ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d003      	beq.n	800a5de <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a5d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a5da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800a5de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a5e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5e6:	2100      	movs	r1, #0
 800a5e8:	60b9      	str	r1, [r7, #8]
 800a5ea:	f003 0310 	and.w	r3, r3, #16
 800a5ee:	60fb      	str	r3, [r7, #12]
 800a5f0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800a5f4:	460b      	mov	r3, r1
 800a5f6:	4313      	orrs	r3, r2
 800a5f8:	d011      	beq.n	800a61e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a5fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a5fe:	3328      	adds	r3, #40	@ 0x28
 800a600:	2101      	movs	r1, #1
 800a602:	4618      	mov	r0, r3
 800a604:	f001 fa7c 	bl	800bb00 <RCCEx_PLL3_Config>
 800a608:	4603      	mov	r3, r0
 800a60a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a60e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a612:	2b00      	cmp	r3, #0
 800a614:	d003      	beq.n	800a61e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a616:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a61a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800a61e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a622:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a626:	2100      	movs	r1, #0
 800a628:	6039      	str	r1, [r7, #0]
 800a62a:	f003 0320 	and.w	r3, r3, #32
 800a62e:	607b      	str	r3, [r7, #4]
 800a630:	e9d7 1200 	ldrd	r1, r2, [r7]
 800a634:	460b      	mov	r3, r1
 800a636:	4313      	orrs	r3, r2
 800a638:	d011      	beq.n	800a65e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a63a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a63e:	3328      	adds	r3, #40	@ 0x28
 800a640:	2102      	movs	r1, #2
 800a642:	4618      	mov	r0, r3
 800a644:	f001 fa5c 	bl	800bb00 <RCCEx_PLL3_Config>
 800a648:	4603      	mov	r3, r0
 800a64a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a64e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a652:	2b00      	cmp	r3, #0
 800a654:	d003      	beq.n	800a65e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a656:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a65a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800a65e:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800a662:	2b00      	cmp	r3, #0
 800a664:	d101      	bne.n	800a66a <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800a666:	2300      	movs	r3, #0
 800a668:	e000      	b.n	800a66c <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800a66a:	2301      	movs	r3, #1
}
 800a66c:	4618      	mov	r0, r3
 800a66e:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800a672:	46bd      	mov	sp, r7
 800a674:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a678:	58024400 	.word	0x58024400

0800a67c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800a67c:	b580      	push	{r7, lr}
 800a67e:	b090      	sub	sp, #64	@ 0x40
 800a680:	af00      	add	r7, sp, #0
 800a682:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800a686:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a68a:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800a68e:	430b      	orrs	r3, r1
 800a690:	f040 8094 	bne.w	800a7bc <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800a694:	4b9e      	ldr	r3, [pc, #632]	@ (800a910 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a696:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a698:	f003 0307 	and.w	r3, r3, #7
 800a69c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a69e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6a0:	2b04      	cmp	r3, #4
 800a6a2:	f200 8087 	bhi.w	800a7b4 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800a6a6:	a201      	add	r2, pc, #4	@ (adr r2, 800a6ac <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800a6a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6ac:	0800a6c1 	.word	0x0800a6c1
 800a6b0:	0800a6e9 	.word	0x0800a6e9
 800a6b4:	0800a711 	.word	0x0800a711
 800a6b8:	0800a7ad 	.word	0x0800a7ad
 800a6bc:	0800a739 	.word	0x0800a739
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a6c0:	4b93      	ldr	r3, [pc, #588]	@ (800a910 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a6c8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a6cc:	d108      	bne.n	800a6e0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a6ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a6d2:	4618      	mov	r0, r3
 800a6d4:	f001 f810 	bl	800b6f8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a6d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a6dc:	f000 bd45 	b.w	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a6e0:	2300      	movs	r3, #0
 800a6e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a6e4:	f000 bd41 	b.w	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a6e8:	4b89      	ldr	r3, [pc, #548]	@ (800a910 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a6f0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a6f4:	d108      	bne.n	800a708 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a6f6:	f107 0318 	add.w	r3, r7, #24
 800a6fa:	4618      	mov	r0, r3
 800a6fc:	f000 fd54 	bl	800b1a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a700:	69bb      	ldr	r3, [r7, #24]
 800a702:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a704:	f000 bd31 	b.w	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a708:	2300      	movs	r3, #0
 800a70a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a70c:	f000 bd2d 	b.w	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a710:	4b7f      	ldr	r3, [pc, #508]	@ (800a910 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a718:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a71c:	d108      	bne.n	800a730 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a71e:	f107 030c 	add.w	r3, r7, #12
 800a722:	4618      	mov	r0, r3
 800a724:	f000 fe94 	bl	800b450 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a72c:	f000 bd1d 	b.w	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a730:	2300      	movs	r3, #0
 800a732:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a734:	f000 bd19 	b.w	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a738:	4b75      	ldr	r3, [pc, #468]	@ (800a910 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a73a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a73c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a740:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a742:	4b73      	ldr	r3, [pc, #460]	@ (800a910 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	f003 0304 	and.w	r3, r3, #4
 800a74a:	2b04      	cmp	r3, #4
 800a74c:	d10c      	bne.n	800a768 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800a74e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a750:	2b00      	cmp	r3, #0
 800a752:	d109      	bne.n	800a768 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a754:	4b6e      	ldr	r3, [pc, #440]	@ (800a910 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	08db      	lsrs	r3, r3, #3
 800a75a:	f003 0303 	and.w	r3, r3, #3
 800a75e:	4a6d      	ldr	r2, [pc, #436]	@ (800a914 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800a760:	fa22 f303 	lsr.w	r3, r2, r3
 800a764:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a766:	e01f      	b.n	800a7a8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a768:	4b69      	ldr	r3, [pc, #420]	@ (800a910 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a770:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a774:	d106      	bne.n	800a784 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800a776:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a778:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a77c:	d102      	bne.n	800a784 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a77e:	4b66      	ldr	r3, [pc, #408]	@ (800a918 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800a780:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a782:	e011      	b.n	800a7a8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a784:	4b62      	ldr	r3, [pc, #392]	@ (800a910 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a78c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a790:	d106      	bne.n	800a7a0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800a792:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a794:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a798:	d102      	bne.n	800a7a0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a79a:	4b60      	ldr	r3, [pc, #384]	@ (800a91c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800a79c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a79e:	e003      	b.n	800a7a8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a7a0:	2300      	movs	r3, #0
 800a7a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a7a4:	f000 bce1 	b.w	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a7a8:	f000 bcdf 	b.w	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a7ac:	4b5c      	ldr	r3, [pc, #368]	@ (800a920 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800a7ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a7b0:	f000 bcdb 	b.w	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a7b4:	2300      	movs	r3, #0
 800a7b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a7b8:	f000 bcd7 	b.w	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800a7bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a7c0:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800a7c4:	430b      	orrs	r3, r1
 800a7c6:	f040 80ad 	bne.w	800a924 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800a7ca:	4b51      	ldr	r3, [pc, #324]	@ (800a910 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a7cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a7ce:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800a7d2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a7d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a7da:	d056      	beq.n	800a88a <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800a7dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a7e2:	f200 8090 	bhi.w	800a906 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a7e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7e8:	2bc0      	cmp	r3, #192	@ 0xc0
 800a7ea:	f000 8088 	beq.w	800a8fe <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800a7ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7f0:	2bc0      	cmp	r3, #192	@ 0xc0
 800a7f2:	f200 8088 	bhi.w	800a906 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a7f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7f8:	2b80      	cmp	r3, #128	@ 0x80
 800a7fa:	d032      	beq.n	800a862 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800a7fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7fe:	2b80      	cmp	r3, #128	@ 0x80
 800a800:	f200 8081 	bhi.w	800a906 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a806:	2b00      	cmp	r3, #0
 800a808:	d003      	beq.n	800a812 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800a80a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a80c:	2b40      	cmp	r3, #64	@ 0x40
 800a80e:	d014      	beq.n	800a83a <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800a810:	e079      	b.n	800a906 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a812:	4b3f      	ldr	r3, [pc, #252]	@ (800a910 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a81a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a81e:	d108      	bne.n	800a832 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a820:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a824:	4618      	mov	r0, r3
 800a826:	f000 ff67 	bl	800b6f8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a82a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a82c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a82e:	f000 bc9c 	b.w	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a832:	2300      	movs	r3, #0
 800a834:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a836:	f000 bc98 	b.w	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a83a:	4b35      	ldr	r3, [pc, #212]	@ (800a910 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a842:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a846:	d108      	bne.n	800a85a <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a848:	f107 0318 	add.w	r3, r7, #24
 800a84c:	4618      	mov	r0, r3
 800a84e:	f000 fcab 	bl	800b1a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a852:	69bb      	ldr	r3, [r7, #24]
 800a854:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a856:	f000 bc88 	b.w	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a85a:	2300      	movs	r3, #0
 800a85c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a85e:	f000 bc84 	b.w	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a862:	4b2b      	ldr	r3, [pc, #172]	@ (800a910 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a86a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a86e:	d108      	bne.n	800a882 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a870:	f107 030c 	add.w	r3, r7, #12
 800a874:	4618      	mov	r0, r3
 800a876:	f000 fdeb 	bl	800b450 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a87e:	f000 bc74 	b.w	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a882:	2300      	movs	r3, #0
 800a884:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a886:	f000 bc70 	b.w	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a88a:	4b21      	ldr	r3, [pc, #132]	@ (800a910 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a88c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a88e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a892:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a894:	4b1e      	ldr	r3, [pc, #120]	@ (800a910 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	f003 0304 	and.w	r3, r3, #4
 800a89c:	2b04      	cmp	r3, #4
 800a89e:	d10c      	bne.n	800a8ba <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800a8a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d109      	bne.n	800a8ba <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a8a6:	4b1a      	ldr	r3, [pc, #104]	@ (800a910 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	08db      	lsrs	r3, r3, #3
 800a8ac:	f003 0303 	and.w	r3, r3, #3
 800a8b0:	4a18      	ldr	r2, [pc, #96]	@ (800a914 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800a8b2:	fa22 f303 	lsr.w	r3, r2, r3
 800a8b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a8b8:	e01f      	b.n	800a8fa <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a8ba:	4b15      	ldr	r3, [pc, #84]	@ (800a910 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a8c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a8c6:	d106      	bne.n	800a8d6 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800a8c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8ca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a8ce:	d102      	bne.n	800a8d6 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a8d0:	4b11      	ldr	r3, [pc, #68]	@ (800a918 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800a8d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a8d4:	e011      	b.n	800a8fa <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a8d6:	4b0e      	ldr	r3, [pc, #56]	@ (800a910 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a8de:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a8e2:	d106      	bne.n	800a8f2 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800a8e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a8ea:	d102      	bne.n	800a8f2 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a8ec:	4b0b      	ldr	r3, [pc, #44]	@ (800a91c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800a8ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a8f0:	e003      	b.n	800a8fa <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a8f2:	2300      	movs	r3, #0
 800a8f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a8f6:	f000 bc38 	b.w	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a8fa:	f000 bc36 	b.w	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a8fe:	4b08      	ldr	r3, [pc, #32]	@ (800a920 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800a900:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a902:	f000 bc32 	b.w	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a906:	2300      	movs	r3, #0
 800a908:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a90a:	f000 bc2e 	b.w	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a90e:	bf00      	nop
 800a910:	58024400 	.word	0x58024400
 800a914:	03d09000 	.word	0x03d09000
 800a918:	003d0900 	.word	0x003d0900
 800a91c:	017d7840 	.word	0x017d7840
 800a920:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800a924:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a928:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800a92c:	430b      	orrs	r3, r1
 800a92e:	f040 809c 	bne.w	800aa6a <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800a932:	4b9e      	ldr	r3, [pc, #632]	@ (800abac <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a934:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a936:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800a93a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a93c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a93e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a942:	d054      	beq.n	800a9ee <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800a944:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a946:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a94a:	f200 808b 	bhi.w	800aa64 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800a94e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a950:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a954:	f000 8083 	beq.w	800aa5e <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800a958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a95a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a95e:	f200 8081 	bhi.w	800aa64 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800a962:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a964:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a968:	d02f      	beq.n	800a9ca <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800a96a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a96c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a970:	d878      	bhi.n	800aa64 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800a972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a974:	2b00      	cmp	r3, #0
 800a976:	d004      	beq.n	800a982 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800a978:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a97a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a97e:	d012      	beq.n	800a9a6 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800a980:	e070      	b.n	800aa64 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a982:	4b8a      	ldr	r3, [pc, #552]	@ (800abac <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a98a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a98e:	d107      	bne.n	800a9a0 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a990:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a994:	4618      	mov	r0, r3
 800a996:	f000 feaf 	bl	800b6f8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a99a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a99c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a99e:	e3e4      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a9a0:	2300      	movs	r3, #0
 800a9a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a9a4:	e3e1      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a9a6:	4b81      	ldr	r3, [pc, #516]	@ (800abac <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a9ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a9b2:	d107      	bne.n	800a9c4 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a9b4:	f107 0318 	add.w	r3, r7, #24
 800a9b8:	4618      	mov	r0, r3
 800a9ba:	f000 fbf5 	bl	800b1a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a9be:	69bb      	ldr	r3, [r7, #24]
 800a9c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a9c2:	e3d2      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a9c4:	2300      	movs	r3, #0
 800a9c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a9c8:	e3cf      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a9ca:	4b78      	ldr	r3, [pc, #480]	@ (800abac <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a9d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a9d6:	d107      	bne.n	800a9e8 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a9d8:	f107 030c 	add.w	r3, r7, #12
 800a9dc:	4618      	mov	r0, r3
 800a9de:	f000 fd37 	bl	800b450 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a9e6:	e3c0      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a9e8:	2300      	movs	r3, #0
 800a9ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a9ec:	e3bd      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a9ee:	4b6f      	ldr	r3, [pc, #444]	@ (800abac <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a9f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a9f2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a9f6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a9f8:	4b6c      	ldr	r3, [pc, #432]	@ (800abac <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	f003 0304 	and.w	r3, r3, #4
 800aa00:	2b04      	cmp	r3, #4
 800aa02:	d10c      	bne.n	800aa1e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800aa04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d109      	bne.n	800aa1e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aa0a:	4b68      	ldr	r3, [pc, #416]	@ (800abac <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	08db      	lsrs	r3, r3, #3
 800aa10:	f003 0303 	and.w	r3, r3, #3
 800aa14:	4a66      	ldr	r2, [pc, #408]	@ (800abb0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800aa16:	fa22 f303 	lsr.w	r3, r2, r3
 800aa1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aa1c:	e01e      	b.n	800aa5c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800aa1e:	4b63      	ldr	r3, [pc, #396]	@ (800abac <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aa2a:	d106      	bne.n	800aa3a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800aa2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa2e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aa32:	d102      	bne.n	800aa3a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800aa34:	4b5f      	ldr	r3, [pc, #380]	@ (800abb4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800aa36:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aa38:	e010      	b.n	800aa5c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800aa3a:	4b5c      	ldr	r3, [pc, #368]	@ (800abac <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aa42:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aa46:	d106      	bne.n	800aa56 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800aa48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa4a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aa4e:	d102      	bne.n	800aa56 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800aa50:	4b59      	ldr	r3, [pc, #356]	@ (800abb8 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800aa52:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aa54:	e002      	b.n	800aa5c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800aa56:	2300      	movs	r3, #0
 800aa58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800aa5a:	e386      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800aa5c:	e385      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800aa5e:	4b57      	ldr	r3, [pc, #348]	@ (800abbc <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800aa60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa62:	e382      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800aa64:	2300      	movs	r3, #0
 800aa66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa68:	e37f      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800aa6a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aa6e:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800aa72:	430b      	orrs	r3, r1
 800aa74:	f040 80a7 	bne.w	800abc6 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800aa78:	4b4c      	ldr	r3, [pc, #304]	@ (800abac <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800aa7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aa7c:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800aa80:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800aa82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa84:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800aa88:	d055      	beq.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800aa8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa8c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800aa90:	f200 8096 	bhi.w	800abc0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800aa94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa96:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800aa9a:	f000 8084 	beq.w	800aba6 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800aa9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aaa0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800aaa4:	f200 808c 	bhi.w	800abc0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800aaa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aaaa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800aaae:	d030      	beq.n	800ab12 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800aab0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aab2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800aab6:	f200 8083 	bhi.w	800abc0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800aaba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d004      	beq.n	800aaca <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800aac0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aac2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800aac6:	d012      	beq.n	800aaee <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800aac8:	e07a      	b.n	800abc0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800aaca:	4b38      	ldr	r3, [pc, #224]	@ (800abac <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aad2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800aad6:	d107      	bne.n	800aae8 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800aad8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800aadc:	4618      	mov	r0, r3
 800aade:	f000 fe0b 	bl	800b6f8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800aae2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aae4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aae6:	e340      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aae8:	2300      	movs	r3, #0
 800aaea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aaec:	e33d      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800aaee:	4b2f      	ldr	r3, [pc, #188]	@ (800abac <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800aaf6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800aafa:	d107      	bne.n	800ab0c <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aafc:	f107 0318 	add.w	r3, r7, #24
 800ab00:	4618      	mov	r0, r3
 800ab02:	f000 fb51 	bl	800b1a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ab06:	69bb      	ldr	r3, [r7, #24]
 800ab08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ab0a:	e32e      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ab0c:	2300      	movs	r3, #0
 800ab0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab10:	e32b      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ab12:	4b26      	ldr	r3, [pc, #152]	@ (800abac <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ab1a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ab1e:	d107      	bne.n	800ab30 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ab20:	f107 030c 	add.w	r3, r7, #12
 800ab24:	4618      	mov	r0, r3
 800ab26:	f000 fc93 	bl	800b450 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ab2e:	e31c      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ab30:	2300      	movs	r3, #0
 800ab32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab34:	e319      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ab36:	4b1d      	ldr	r3, [pc, #116]	@ (800abac <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ab38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ab3a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ab3e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ab40:	4b1a      	ldr	r3, [pc, #104]	@ (800abac <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	f003 0304 	and.w	r3, r3, #4
 800ab48:	2b04      	cmp	r3, #4
 800ab4a:	d10c      	bne.n	800ab66 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800ab4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d109      	bne.n	800ab66 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ab52:	4b16      	ldr	r3, [pc, #88]	@ (800abac <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	08db      	lsrs	r3, r3, #3
 800ab58:	f003 0303 	and.w	r3, r3, #3
 800ab5c:	4a14      	ldr	r2, [pc, #80]	@ (800abb0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800ab5e:	fa22 f303 	lsr.w	r3, r2, r3
 800ab62:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ab64:	e01e      	b.n	800aba4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ab66:	4b11      	ldr	r3, [pc, #68]	@ (800abac <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ab6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ab72:	d106      	bne.n	800ab82 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800ab74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab76:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ab7a:	d102      	bne.n	800ab82 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ab7c:	4b0d      	ldr	r3, [pc, #52]	@ (800abb4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800ab7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ab80:	e010      	b.n	800aba4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ab82:	4b0a      	ldr	r3, [pc, #40]	@ (800abac <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ab8a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ab8e:	d106      	bne.n	800ab9e <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800ab90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab92:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ab96:	d102      	bne.n	800ab9e <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ab98:	4b07      	ldr	r3, [pc, #28]	@ (800abb8 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800ab9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ab9c:	e002      	b.n	800aba4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ab9e:	2300      	movs	r3, #0
 800aba0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800aba2:	e2e2      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800aba4:	e2e1      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800aba6:	4b05      	ldr	r3, [pc, #20]	@ (800abbc <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800aba8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800abaa:	e2de      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800abac:	58024400 	.word	0x58024400
 800abb0:	03d09000 	.word	0x03d09000
 800abb4:	003d0900 	.word	0x003d0900
 800abb8:	017d7840 	.word	0x017d7840
 800abbc:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800abc0:	2300      	movs	r3, #0
 800abc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800abc4:	e2d1      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800abc6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800abca:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800abce:	430b      	orrs	r3, r1
 800abd0:	f040 809c 	bne.w	800ad0c <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800abd4:	4b93      	ldr	r3, [pc, #588]	@ (800ae24 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800abd6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800abd8:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800abdc:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800abde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abe0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800abe4:	d054      	beq.n	800ac90 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800abe6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abe8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800abec:	f200 808b 	bhi.w	800ad06 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800abf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abf2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800abf6:	f000 8083 	beq.w	800ad00 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800abfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abfc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ac00:	f200 8081 	bhi.w	800ad06 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800ac04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac06:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ac0a:	d02f      	beq.n	800ac6c <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800ac0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac0e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ac12:	d878      	bhi.n	800ad06 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800ac14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d004      	beq.n	800ac24 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800ac1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac1c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ac20:	d012      	beq.n	800ac48 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800ac22:	e070      	b.n	800ad06 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ac24:	4b7f      	ldr	r3, [pc, #508]	@ (800ae24 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ac2c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ac30:	d107      	bne.n	800ac42 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ac32:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ac36:	4618      	mov	r0, r3
 800ac38:	f000 fd5e 	bl	800b6f8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ac3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ac40:	e293      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ac42:	2300      	movs	r3, #0
 800ac44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac46:	e290      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ac48:	4b76      	ldr	r3, [pc, #472]	@ (800ae24 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ac50:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ac54:	d107      	bne.n	800ac66 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ac56:	f107 0318 	add.w	r3, r7, #24
 800ac5a:	4618      	mov	r0, r3
 800ac5c:	f000 faa4 	bl	800b1a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ac60:	69bb      	ldr	r3, [r7, #24]
 800ac62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ac64:	e281      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ac66:	2300      	movs	r3, #0
 800ac68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac6a:	e27e      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ac6c:	4b6d      	ldr	r3, [pc, #436]	@ (800ae24 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ac74:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ac78:	d107      	bne.n	800ac8a <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ac7a:	f107 030c 	add.w	r3, r7, #12
 800ac7e:	4618      	mov	r0, r3
 800ac80:	f000 fbe6 	bl	800b450 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ac88:	e26f      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ac8a:	2300      	movs	r3, #0
 800ac8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac8e:	e26c      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ac90:	4b64      	ldr	r3, [pc, #400]	@ (800ae24 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ac92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ac94:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ac98:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ac9a:	4b62      	ldr	r3, [pc, #392]	@ (800ae24 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	f003 0304 	and.w	r3, r3, #4
 800aca2:	2b04      	cmp	r3, #4
 800aca4:	d10c      	bne.n	800acc0 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800aca6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d109      	bne.n	800acc0 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800acac:	4b5d      	ldr	r3, [pc, #372]	@ (800ae24 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	08db      	lsrs	r3, r3, #3
 800acb2:	f003 0303 	and.w	r3, r3, #3
 800acb6:	4a5c      	ldr	r2, [pc, #368]	@ (800ae28 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800acb8:	fa22 f303 	lsr.w	r3, r2, r3
 800acbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800acbe:	e01e      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800acc0:	4b58      	ldr	r3, [pc, #352]	@ (800ae24 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800acc8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800accc:	d106      	bne.n	800acdc <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800acce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800acd0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800acd4:	d102      	bne.n	800acdc <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800acd6:	4b55      	ldr	r3, [pc, #340]	@ (800ae2c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800acd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800acda:	e010      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800acdc:	4b51      	ldr	r3, [pc, #324]	@ (800ae24 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ace4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ace8:	d106      	bne.n	800acf8 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800acea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800acec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800acf0:	d102      	bne.n	800acf8 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800acf2:	4b4f      	ldr	r3, [pc, #316]	@ (800ae30 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800acf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800acf6:	e002      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800acf8:	2300      	movs	r3, #0
 800acfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800acfc:	e235      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800acfe:	e234      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ad00:	4b4c      	ldr	r3, [pc, #304]	@ (800ae34 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800ad02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad04:	e231      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800ad06:	2300      	movs	r3, #0
 800ad08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad0a:	e22e      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800ad0c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ad10:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800ad14:	430b      	orrs	r3, r1
 800ad16:	f040 808f 	bne.w	800ae38 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800ad1a:	4b42      	ldr	r3, [pc, #264]	@ (800ae24 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ad1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad1e:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800ad22:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800ad24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad26:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ad2a:	d06b      	beq.n	800ae04 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800ad2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad2e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ad32:	d874      	bhi.n	800ae1e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800ad34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad36:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ad3a:	d056      	beq.n	800adea <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800ad3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad3e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ad42:	d86c      	bhi.n	800ae1e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800ad44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad46:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800ad4a:	d03b      	beq.n	800adc4 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800ad4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad4e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800ad52:	d864      	bhi.n	800ae1e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800ad54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad56:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ad5a:	d021      	beq.n	800ada0 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800ad5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad5e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ad62:	d85c      	bhi.n	800ae1e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800ad64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d004      	beq.n	800ad74 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800ad6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ad70:	d004      	beq.n	800ad7c <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800ad72:	e054      	b.n	800ae1e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800ad74:	f7fe fa4c 	bl	8009210 <HAL_RCC_GetPCLK1Freq>
 800ad78:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ad7a:	e1f6      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ad7c:	4b29      	ldr	r3, [pc, #164]	@ (800ae24 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ad84:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ad88:	d107      	bne.n	800ad9a <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ad8a:	f107 0318 	add.w	r3, r7, #24
 800ad8e:	4618      	mov	r0, r3
 800ad90:	f000 fa0a 	bl	800b1a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ad94:	69fb      	ldr	r3, [r7, #28]
 800ad96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ad98:	e1e7      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ad9a:	2300      	movs	r3, #0
 800ad9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad9e:	e1e4      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ada0:	4b20      	ldr	r3, [pc, #128]	@ (800ae24 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ada8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800adac:	d107      	bne.n	800adbe <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800adae:	f107 030c 	add.w	r3, r7, #12
 800adb2:	4618      	mov	r0, r3
 800adb4:	f000 fb4c 	bl	800b450 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800adb8:	693b      	ldr	r3, [r7, #16]
 800adba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800adbc:	e1d5      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800adbe:	2300      	movs	r3, #0
 800adc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800adc2:	e1d2      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800adc4:	4b17      	ldr	r3, [pc, #92]	@ (800ae24 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	f003 0304 	and.w	r3, r3, #4
 800adcc:	2b04      	cmp	r3, #4
 800adce:	d109      	bne.n	800ade4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800add0:	4b14      	ldr	r3, [pc, #80]	@ (800ae24 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	08db      	lsrs	r3, r3, #3
 800add6:	f003 0303 	and.w	r3, r3, #3
 800adda:	4a13      	ldr	r2, [pc, #76]	@ (800ae28 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800addc:	fa22 f303 	lsr.w	r3, r2, r3
 800ade0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ade2:	e1c2      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ade4:	2300      	movs	r3, #0
 800ade6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ade8:	e1bf      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800adea:	4b0e      	ldr	r3, [pc, #56]	@ (800ae24 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800adf2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800adf6:	d102      	bne.n	800adfe <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800adf8:	4b0c      	ldr	r3, [pc, #48]	@ (800ae2c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800adfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800adfc:	e1b5      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800adfe:	2300      	movs	r3, #0
 800ae00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae02:	e1b2      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800ae04:	4b07      	ldr	r3, [pc, #28]	@ (800ae24 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ae0c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ae10:	d102      	bne.n	800ae18 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800ae12:	4b07      	ldr	r3, [pc, #28]	@ (800ae30 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800ae14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ae16:	e1a8      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ae18:	2300      	movs	r3, #0
 800ae1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae1c:	e1a5      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800ae1e:	2300      	movs	r3, #0
 800ae20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae22:	e1a2      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ae24:	58024400 	.word	0x58024400
 800ae28:	03d09000 	.word	0x03d09000
 800ae2c:	003d0900 	.word	0x003d0900
 800ae30:	017d7840 	.word	0x017d7840
 800ae34:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800ae38:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ae3c:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800ae40:	430b      	orrs	r3, r1
 800ae42:	d173      	bne.n	800af2c <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800ae44:	4b9c      	ldr	r3, [pc, #624]	@ (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ae46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ae48:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800ae4c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800ae4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae50:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ae54:	d02f      	beq.n	800aeb6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800ae56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae58:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ae5c:	d863      	bhi.n	800af26 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800ae5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d004      	beq.n	800ae6e <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800ae64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae66:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ae6a:	d012      	beq.n	800ae92 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800ae6c:	e05b      	b.n	800af26 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ae6e:	4b92      	ldr	r3, [pc, #584]	@ (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ae76:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ae7a:	d107      	bne.n	800ae8c <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ae7c:	f107 0318 	add.w	r3, r7, #24
 800ae80:	4618      	mov	r0, r3
 800ae82:	f000 f991 	bl	800b1a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ae86:	69bb      	ldr	r3, [r7, #24]
 800ae88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ae8a:	e16e      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ae8c:	2300      	movs	r3, #0
 800ae8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae90:	e16b      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ae92:	4b89      	ldr	r3, [pc, #548]	@ (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ae9a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ae9e:	d107      	bne.n	800aeb0 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aea0:	f107 030c 	add.w	r3, r7, #12
 800aea4:	4618      	mov	r0, r3
 800aea6:	f000 fad3 	bl	800b450 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800aeaa:	697b      	ldr	r3, [r7, #20]
 800aeac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aeae:	e15c      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aeb0:	2300      	movs	r3, #0
 800aeb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aeb4:	e159      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800aeb6:	4b80      	ldr	r3, [pc, #512]	@ (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aeb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aeba:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800aebe:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800aec0:	4b7d      	ldr	r3, [pc, #500]	@ (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	f003 0304 	and.w	r3, r3, #4
 800aec8:	2b04      	cmp	r3, #4
 800aeca:	d10c      	bne.n	800aee6 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800aecc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d109      	bne.n	800aee6 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aed2:	4b79      	ldr	r3, [pc, #484]	@ (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	08db      	lsrs	r3, r3, #3
 800aed8:	f003 0303 	and.w	r3, r3, #3
 800aedc:	4a77      	ldr	r2, [pc, #476]	@ (800b0bc <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800aede:	fa22 f303 	lsr.w	r3, r2, r3
 800aee2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aee4:	e01e      	b.n	800af24 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800aee6:	4b74      	ldr	r3, [pc, #464]	@ (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aeee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aef2:	d106      	bne.n	800af02 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800aef4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aef6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aefa:	d102      	bne.n	800af02 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800aefc:	4b70      	ldr	r3, [pc, #448]	@ (800b0c0 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800aefe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800af00:	e010      	b.n	800af24 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800af02:	4b6d      	ldr	r3, [pc, #436]	@ (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800af0a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800af0e:	d106      	bne.n	800af1e <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800af10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af12:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800af16:	d102      	bne.n	800af1e <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800af18:	4b6a      	ldr	r3, [pc, #424]	@ (800b0c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800af1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800af1c:	e002      	b.n	800af24 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800af1e:	2300      	movs	r3, #0
 800af20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800af22:	e122      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800af24:	e121      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800af26:	2300      	movs	r3, #0
 800af28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af2a:	e11e      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800af2c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800af30:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800af34:	430b      	orrs	r3, r1
 800af36:	d133      	bne.n	800afa0 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800af38:	4b5f      	ldr	r3, [pc, #380]	@ (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800af3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800af3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800af40:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800af42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af44:	2b00      	cmp	r3, #0
 800af46:	d004      	beq.n	800af52 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800af48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af4a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800af4e:	d012      	beq.n	800af76 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800af50:	e023      	b.n	800af9a <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800af52:	4b59      	ldr	r3, [pc, #356]	@ (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800af5a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800af5e:	d107      	bne.n	800af70 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800af60:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800af64:	4618      	mov	r0, r3
 800af66:	f000 fbc7 	bl	800b6f8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800af6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800af6e:	e0fc      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800af70:	2300      	movs	r3, #0
 800af72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af74:	e0f9      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800af76:	4b50      	ldr	r3, [pc, #320]	@ (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800af7e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800af82:	d107      	bne.n	800af94 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800af84:	f107 0318 	add.w	r3, r7, #24
 800af88:	4618      	mov	r0, r3
 800af8a:	f000 f90d 	bl	800b1a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800af8e:	6a3b      	ldr	r3, [r7, #32]
 800af90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800af92:	e0ea      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800af94:	2300      	movs	r3, #0
 800af96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af98:	e0e7      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800af9a:	2300      	movs	r3, #0
 800af9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af9e:	e0e4      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800afa0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800afa4:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800afa8:	430b      	orrs	r3, r1
 800afaa:	f040 808d 	bne.w	800b0c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800afae:	4b42      	ldr	r3, [pc, #264]	@ (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800afb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800afb2:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800afb6:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800afb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800afbe:	d06b      	beq.n	800b098 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800afc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afc2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800afc6:	d874      	bhi.n	800b0b2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800afc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800afce:	d056      	beq.n	800b07e <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800afd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afd2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800afd6:	d86c      	bhi.n	800b0b2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800afd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afda:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800afde:	d03b      	beq.n	800b058 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800afe0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afe2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800afe6:	d864      	bhi.n	800b0b2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800afe8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800afee:	d021      	beq.n	800b034 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800aff0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aff2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aff6:	d85c      	bhi.n	800b0b2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800aff8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800affa:	2b00      	cmp	r3, #0
 800affc:	d004      	beq.n	800b008 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800affe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b000:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b004:	d004      	beq.n	800b010 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800b006:	e054      	b.n	800b0b2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800b008:	f000 f8b8 	bl	800b17c <HAL_RCCEx_GetD3PCLK1Freq>
 800b00c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b00e:	e0ac      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b010:	4b29      	ldr	r3, [pc, #164]	@ (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b018:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b01c:	d107      	bne.n	800b02e <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b01e:	f107 0318 	add.w	r3, r7, #24
 800b022:	4618      	mov	r0, r3
 800b024:	f000 f8c0 	bl	800b1a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b028:	69fb      	ldr	r3, [r7, #28]
 800b02a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b02c:	e09d      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b02e:	2300      	movs	r3, #0
 800b030:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b032:	e09a      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b034:	4b20      	ldr	r3, [pc, #128]	@ (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b03c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b040:	d107      	bne.n	800b052 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b042:	f107 030c 	add.w	r3, r7, #12
 800b046:	4618      	mov	r0, r3
 800b048:	f000 fa02 	bl	800b450 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800b04c:	693b      	ldr	r3, [r7, #16]
 800b04e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b050:	e08b      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b052:	2300      	movs	r3, #0
 800b054:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b056:	e088      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800b058:	4b17      	ldr	r3, [pc, #92]	@ (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	f003 0304 	and.w	r3, r3, #4
 800b060:	2b04      	cmp	r3, #4
 800b062:	d109      	bne.n	800b078 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b064:	4b14      	ldr	r3, [pc, #80]	@ (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	08db      	lsrs	r3, r3, #3
 800b06a:	f003 0303 	and.w	r3, r3, #3
 800b06e:	4a13      	ldr	r2, [pc, #76]	@ (800b0bc <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800b070:	fa22 f303 	lsr.w	r3, r2, r3
 800b074:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b076:	e078      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b078:	2300      	movs	r3, #0
 800b07a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b07c:	e075      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800b07e:	4b0e      	ldr	r3, [pc, #56]	@ (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b086:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b08a:	d102      	bne.n	800b092 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800b08c:	4b0c      	ldr	r3, [pc, #48]	@ (800b0c0 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800b08e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b090:	e06b      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b092:	2300      	movs	r3, #0
 800b094:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b096:	e068      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b098:	4b07      	ldr	r3, [pc, #28]	@ (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b0a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b0a4:	d102      	bne.n	800b0ac <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800b0a6:	4b07      	ldr	r3, [pc, #28]	@ (800b0c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800b0a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b0aa:	e05e      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b0ac:	2300      	movs	r3, #0
 800b0ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b0b0:	e05b      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800b0b2:	2300      	movs	r3, #0
 800b0b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b0b6:	e058      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800b0b8:	58024400 	.word	0x58024400
 800b0bc:	03d09000 	.word	0x03d09000
 800b0c0:	003d0900 	.word	0x003d0900
 800b0c4:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800b0c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b0cc:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800b0d0:	430b      	orrs	r3, r1
 800b0d2:	d148      	bne.n	800b166 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800b0d4:	4b27      	ldr	r3, [pc, #156]	@ (800b174 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800b0d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b0d8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800b0dc:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800b0de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b0e4:	d02a      	beq.n	800b13c <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800b0e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b0ec:	d838      	bhi.n	800b160 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800b0ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d004      	beq.n	800b0fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800b0f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0f6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b0fa:	d00d      	beq.n	800b118 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800b0fc:	e030      	b.n	800b160 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b0fe:	4b1d      	ldr	r3, [pc, #116]	@ (800b174 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b106:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b10a:	d102      	bne.n	800b112 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800b10c:	4b1a      	ldr	r3, [pc, #104]	@ (800b178 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800b10e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b110:	e02b      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b112:	2300      	movs	r3, #0
 800b114:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b116:	e028      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b118:	4b16      	ldr	r3, [pc, #88]	@ (800b174 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b120:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b124:	d107      	bne.n	800b136 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b126:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b12a:	4618      	mov	r0, r3
 800b12c:	f000 fae4 	bl	800b6f8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b130:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b132:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b134:	e019      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b136:	2300      	movs	r3, #0
 800b138:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b13a:	e016      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b13c:	4b0d      	ldr	r3, [pc, #52]	@ (800b174 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b144:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b148:	d107      	bne.n	800b15a <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b14a:	f107 0318 	add.w	r3, r7, #24
 800b14e:	4618      	mov	r0, r3
 800b150:	f000 f82a 	bl	800b1a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b154:	69fb      	ldr	r3, [r7, #28]
 800b156:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b158:	e007      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b15a:	2300      	movs	r3, #0
 800b15c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b15e:	e004      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800b160:	2300      	movs	r3, #0
 800b162:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b164:	e001      	b.n	800b16a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800b166:	2300      	movs	r3, #0
 800b168:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800b16a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800b16c:	4618      	mov	r0, r3
 800b16e:	3740      	adds	r7, #64	@ 0x40
 800b170:	46bd      	mov	sp, r7
 800b172:	bd80      	pop	{r7, pc}
 800b174:	58024400 	.word	0x58024400
 800b178:	017d7840 	.word	0x017d7840

0800b17c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800b17c:	b580      	push	{r7, lr}
 800b17e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800b180:	f7fe f816 	bl	80091b0 <HAL_RCC_GetHCLKFreq>
 800b184:	4602      	mov	r2, r0
 800b186:	4b06      	ldr	r3, [pc, #24]	@ (800b1a0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800b188:	6a1b      	ldr	r3, [r3, #32]
 800b18a:	091b      	lsrs	r3, r3, #4
 800b18c:	f003 0307 	and.w	r3, r3, #7
 800b190:	4904      	ldr	r1, [pc, #16]	@ (800b1a4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800b192:	5ccb      	ldrb	r3, [r1, r3]
 800b194:	f003 031f 	and.w	r3, r3, #31
 800b198:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800b19c:	4618      	mov	r0, r3
 800b19e:	bd80      	pop	{r7, pc}
 800b1a0:	58024400 	.word	0x58024400
 800b1a4:	08013ee8 	.word	0x08013ee8

0800b1a8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800b1a8:	b480      	push	{r7}
 800b1aa:	b089      	sub	sp, #36	@ 0x24
 800b1ac:	af00      	add	r7, sp, #0
 800b1ae:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b1b0:	4ba1      	ldr	r3, [pc, #644]	@ (800b438 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b1b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1b4:	f003 0303 	and.w	r3, r3, #3
 800b1b8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800b1ba:	4b9f      	ldr	r3, [pc, #636]	@ (800b438 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b1bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1be:	0b1b      	lsrs	r3, r3, #12
 800b1c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b1c4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800b1c6:	4b9c      	ldr	r3, [pc, #624]	@ (800b438 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b1c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1ca:	091b      	lsrs	r3, r3, #4
 800b1cc:	f003 0301 	and.w	r3, r3, #1
 800b1d0:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800b1d2:	4b99      	ldr	r3, [pc, #612]	@ (800b438 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b1d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b1d6:	08db      	lsrs	r3, r3, #3
 800b1d8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b1dc:	693a      	ldr	r2, [r7, #16]
 800b1de:	fb02 f303 	mul.w	r3, r2, r3
 800b1e2:	ee07 3a90 	vmov	s15, r3
 800b1e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b1ea:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800b1ee:	697b      	ldr	r3, [r7, #20]
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	f000 8111 	beq.w	800b418 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800b1f6:	69bb      	ldr	r3, [r7, #24]
 800b1f8:	2b02      	cmp	r3, #2
 800b1fa:	f000 8083 	beq.w	800b304 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800b1fe:	69bb      	ldr	r3, [r7, #24]
 800b200:	2b02      	cmp	r3, #2
 800b202:	f200 80a1 	bhi.w	800b348 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800b206:	69bb      	ldr	r3, [r7, #24]
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d003      	beq.n	800b214 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800b20c:	69bb      	ldr	r3, [r7, #24]
 800b20e:	2b01      	cmp	r3, #1
 800b210:	d056      	beq.n	800b2c0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800b212:	e099      	b.n	800b348 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b214:	4b88      	ldr	r3, [pc, #544]	@ (800b438 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	f003 0320 	and.w	r3, r3, #32
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d02d      	beq.n	800b27c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b220:	4b85      	ldr	r3, [pc, #532]	@ (800b438 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	08db      	lsrs	r3, r3, #3
 800b226:	f003 0303 	and.w	r3, r3, #3
 800b22a:	4a84      	ldr	r2, [pc, #528]	@ (800b43c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800b22c:	fa22 f303 	lsr.w	r3, r2, r3
 800b230:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b232:	68bb      	ldr	r3, [r7, #8]
 800b234:	ee07 3a90 	vmov	s15, r3
 800b238:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b23c:	697b      	ldr	r3, [r7, #20]
 800b23e:	ee07 3a90 	vmov	s15, r3
 800b242:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b246:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b24a:	4b7b      	ldr	r3, [pc, #492]	@ (800b438 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b24c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b24e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b252:	ee07 3a90 	vmov	s15, r3
 800b256:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b25a:	ed97 6a03 	vldr	s12, [r7, #12]
 800b25e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b440 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b262:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b266:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b26a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b26e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b272:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b276:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b27a:	e087      	b.n	800b38c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b27c:	697b      	ldr	r3, [r7, #20]
 800b27e:	ee07 3a90 	vmov	s15, r3
 800b282:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b286:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b444 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800b28a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b28e:	4b6a      	ldr	r3, [pc, #424]	@ (800b438 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b290:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b292:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b296:	ee07 3a90 	vmov	s15, r3
 800b29a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b29e:	ed97 6a03 	vldr	s12, [r7, #12]
 800b2a2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b440 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b2a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b2aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b2ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b2b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b2b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b2ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b2be:	e065      	b.n	800b38c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b2c0:	697b      	ldr	r3, [r7, #20]
 800b2c2:	ee07 3a90 	vmov	s15, r3
 800b2c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b2ca:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b448 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b2ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b2d2:	4b59      	ldr	r3, [pc, #356]	@ (800b438 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b2d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b2da:	ee07 3a90 	vmov	s15, r3
 800b2de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b2e2:	ed97 6a03 	vldr	s12, [r7, #12]
 800b2e6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b440 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b2ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b2ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b2f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b2f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b2fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b2fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b302:	e043      	b.n	800b38c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b304:	697b      	ldr	r3, [r7, #20]
 800b306:	ee07 3a90 	vmov	s15, r3
 800b30a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b30e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b44c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800b312:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b316:	4b48      	ldr	r3, [pc, #288]	@ (800b438 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b318:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b31a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b31e:	ee07 3a90 	vmov	s15, r3
 800b322:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b326:	ed97 6a03 	vldr	s12, [r7, #12]
 800b32a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b440 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b32e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b332:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b336:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b33a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b33e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b342:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b346:	e021      	b.n	800b38c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b348:	697b      	ldr	r3, [r7, #20]
 800b34a:	ee07 3a90 	vmov	s15, r3
 800b34e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b352:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b448 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b356:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b35a:	4b37      	ldr	r3, [pc, #220]	@ (800b438 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b35c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b35e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b362:	ee07 3a90 	vmov	s15, r3
 800b366:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b36a:	ed97 6a03 	vldr	s12, [r7, #12]
 800b36e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b440 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b372:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b376:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b37a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b37e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b382:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b386:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b38a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800b38c:	4b2a      	ldr	r3, [pc, #168]	@ (800b438 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b38e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b390:	0a5b      	lsrs	r3, r3, #9
 800b392:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b396:	ee07 3a90 	vmov	s15, r3
 800b39a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b39e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b3a2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b3a6:	edd7 6a07 	vldr	s13, [r7, #28]
 800b3aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b3ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b3b2:	ee17 2a90 	vmov	r2, s15
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800b3ba:	4b1f      	ldr	r3, [pc, #124]	@ (800b438 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b3bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3be:	0c1b      	lsrs	r3, r3, #16
 800b3c0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b3c4:	ee07 3a90 	vmov	s15, r3
 800b3c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b3cc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b3d0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b3d4:	edd7 6a07 	vldr	s13, [r7, #28]
 800b3d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b3dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b3e0:	ee17 2a90 	vmov	r2, s15
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800b3e8:	4b13      	ldr	r3, [pc, #76]	@ (800b438 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b3ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3ec:	0e1b      	lsrs	r3, r3, #24
 800b3ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b3f2:	ee07 3a90 	vmov	s15, r3
 800b3f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b3fa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b3fe:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b402:	edd7 6a07 	vldr	s13, [r7, #28]
 800b406:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b40a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b40e:	ee17 2a90 	vmov	r2, s15
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800b416:	e008      	b.n	800b42a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	2200      	movs	r2, #0
 800b41c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	2200      	movs	r2, #0
 800b422:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	2200      	movs	r2, #0
 800b428:	609a      	str	r2, [r3, #8]
}
 800b42a:	bf00      	nop
 800b42c:	3724      	adds	r7, #36	@ 0x24
 800b42e:	46bd      	mov	sp, r7
 800b430:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b434:	4770      	bx	lr
 800b436:	bf00      	nop
 800b438:	58024400 	.word	0x58024400
 800b43c:	03d09000 	.word	0x03d09000
 800b440:	46000000 	.word	0x46000000
 800b444:	4c742400 	.word	0x4c742400
 800b448:	4a742400 	.word	0x4a742400
 800b44c:	4bbebc20 	.word	0x4bbebc20

0800b450 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800b450:	b480      	push	{r7}
 800b452:	b089      	sub	sp, #36	@ 0x24
 800b454:	af00      	add	r7, sp, #0
 800b456:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b458:	4ba1      	ldr	r3, [pc, #644]	@ (800b6e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b45a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b45c:	f003 0303 	and.w	r3, r3, #3
 800b460:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800b462:	4b9f      	ldr	r3, [pc, #636]	@ (800b6e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b464:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b466:	0d1b      	lsrs	r3, r3, #20
 800b468:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b46c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800b46e:	4b9c      	ldr	r3, [pc, #624]	@ (800b6e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b470:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b472:	0a1b      	lsrs	r3, r3, #8
 800b474:	f003 0301 	and.w	r3, r3, #1
 800b478:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800b47a:	4b99      	ldr	r3, [pc, #612]	@ (800b6e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b47c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b47e:	08db      	lsrs	r3, r3, #3
 800b480:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b484:	693a      	ldr	r2, [r7, #16]
 800b486:	fb02 f303 	mul.w	r3, r2, r3
 800b48a:	ee07 3a90 	vmov	s15, r3
 800b48e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b492:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800b496:	697b      	ldr	r3, [r7, #20]
 800b498:	2b00      	cmp	r3, #0
 800b49a:	f000 8111 	beq.w	800b6c0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800b49e:	69bb      	ldr	r3, [r7, #24]
 800b4a0:	2b02      	cmp	r3, #2
 800b4a2:	f000 8083 	beq.w	800b5ac <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800b4a6:	69bb      	ldr	r3, [r7, #24]
 800b4a8:	2b02      	cmp	r3, #2
 800b4aa:	f200 80a1 	bhi.w	800b5f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800b4ae:	69bb      	ldr	r3, [r7, #24]
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d003      	beq.n	800b4bc <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800b4b4:	69bb      	ldr	r3, [r7, #24]
 800b4b6:	2b01      	cmp	r3, #1
 800b4b8:	d056      	beq.n	800b568 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800b4ba:	e099      	b.n	800b5f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b4bc:	4b88      	ldr	r3, [pc, #544]	@ (800b6e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	f003 0320 	and.w	r3, r3, #32
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d02d      	beq.n	800b524 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b4c8:	4b85      	ldr	r3, [pc, #532]	@ (800b6e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	08db      	lsrs	r3, r3, #3
 800b4ce:	f003 0303 	and.w	r3, r3, #3
 800b4d2:	4a84      	ldr	r2, [pc, #528]	@ (800b6e4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800b4d4:	fa22 f303 	lsr.w	r3, r2, r3
 800b4d8:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b4da:	68bb      	ldr	r3, [r7, #8]
 800b4dc:	ee07 3a90 	vmov	s15, r3
 800b4e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b4e4:	697b      	ldr	r3, [r7, #20]
 800b4e6:	ee07 3a90 	vmov	s15, r3
 800b4ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b4ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b4f2:	4b7b      	ldr	r3, [pc, #492]	@ (800b6e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b4f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b4f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b4fa:	ee07 3a90 	vmov	s15, r3
 800b4fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b502:	ed97 6a03 	vldr	s12, [r7, #12]
 800b506:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b6e8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b50a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b50e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b512:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b516:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b51a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b51e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b522:	e087      	b.n	800b634 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b524:	697b      	ldr	r3, [r7, #20]
 800b526:	ee07 3a90 	vmov	s15, r3
 800b52a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b52e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b6ec <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800b532:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b536:	4b6a      	ldr	r3, [pc, #424]	@ (800b6e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b53a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b53e:	ee07 3a90 	vmov	s15, r3
 800b542:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b546:	ed97 6a03 	vldr	s12, [r7, #12]
 800b54a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b6e8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b54e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b552:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b556:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b55a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b55e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b562:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b566:	e065      	b.n	800b634 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b568:	697b      	ldr	r3, [r7, #20]
 800b56a:	ee07 3a90 	vmov	s15, r3
 800b56e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b572:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b6f0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b576:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b57a:	4b59      	ldr	r3, [pc, #356]	@ (800b6e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b57c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b57e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b582:	ee07 3a90 	vmov	s15, r3
 800b586:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b58a:	ed97 6a03 	vldr	s12, [r7, #12]
 800b58e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b6e8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b592:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b596:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b59a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b59e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b5a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b5a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b5aa:	e043      	b.n	800b634 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b5ac:	697b      	ldr	r3, [r7, #20]
 800b5ae:	ee07 3a90 	vmov	s15, r3
 800b5b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b5b6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b6f4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800b5ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b5be:	4b48      	ldr	r3, [pc, #288]	@ (800b6e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b5c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b5c6:	ee07 3a90 	vmov	s15, r3
 800b5ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b5ce:	ed97 6a03 	vldr	s12, [r7, #12]
 800b5d2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b6e8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b5d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b5da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b5de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b5e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b5e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b5ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b5ee:	e021      	b.n	800b634 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b5f0:	697b      	ldr	r3, [r7, #20]
 800b5f2:	ee07 3a90 	vmov	s15, r3
 800b5f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b5fa:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b6f0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b5fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b602:	4b37      	ldr	r3, [pc, #220]	@ (800b6e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b604:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b606:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b60a:	ee07 3a90 	vmov	s15, r3
 800b60e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b612:	ed97 6a03 	vldr	s12, [r7, #12]
 800b616:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b6e8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b61a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b61e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b622:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b626:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b62a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b62e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b632:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800b634:	4b2a      	ldr	r3, [pc, #168]	@ (800b6e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b638:	0a5b      	lsrs	r3, r3, #9
 800b63a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b63e:	ee07 3a90 	vmov	s15, r3
 800b642:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b646:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b64a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b64e:	edd7 6a07 	vldr	s13, [r7, #28]
 800b652:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b656:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b65a:	ee17 2a90 	vmov	r2, s15
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800b662:	4b1f      	ldr	r3, [pc, #124]	@ (800b6e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b664:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b666:	0c1b      	lsrs	r3, r3, #16
 800b668:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b66c:	ee07 3a90 	vmov	s15, r3
 800b670:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b674:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b678:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b67c:	edd7 6a07 	vldr	s13, [r7, #28]
 800b680:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b684:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b688:	ee17 2a90 	vmov	r2, s15
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800b690:	4b13      	ldr	r3, [pc, #76]	@ (800b6e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b694:	0e1b      	lsrs	r3, r3, #24
 800b696:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b69a:	ee07 3a90 	vmov	s15, r3
 800b69e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b6a2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b6a6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b6aa:	edd7 6a07 	vldr	s13, [r7, #28]
 800b6ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b6b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b6b6:	ee17 2a90 	vmov	r2, s15
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800b6be:	e008      	b.n	800b6d2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	2200      	movs	r2, #0
 800b6c4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	2200      	movs	r2, #0
 800b6ca:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	2200      	movs	r2, #0
 800b6d0:	609a      	str	r2, [r3, #8]
}
 800b6d2:	bf00      	nop
 800b6d4:	3724      	adds	r7, #36	@ 0x24
 800b6d6:	46bd      	mov	sp, r7
 800b6d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6dc:	4770      	bx	lr
 800b6de:	bf00      	nop
 800b6e0:	58024400 	.word	0x58024400
 800b6e4:	03d09000 	.word	0x03d09000
 800b6e8:	46000000 	.word	0x46000000
 800b6ec:	4c742400 	.word	0x4c742400
 800b6f0:	4a742400 	.word	0x4a742400
 800b6f4:	4bbebc20 	.word	0x4bbebc20

0800b6f8 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800b6f8:	b480      	push	{r7}
 800b6fa:	b089      	sub	sp, #36	@ 0x24
 800b6fc:	af00      	add	r7, sp, #0
 800b6fe:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b700:	4ba0      	ldr	r3, [pc, #640]	@ (800b984 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b702:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b704:	f003 0303 	and.w	r3, r3, #3
 800b708:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800b70a:	4b9e      	ldr	r3, [pc, #632]	@ (800b984 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b70c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b70e:	091b      	lsrs	r3, r3, #4
 800b710:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b714:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800b716:	4b9b      	ldr	r3, [pc, #620]	@ (800b984 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b718:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b71a:	f003 0301 	and.w	r3, r3, #1
 800b71e:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b720:	4b98      	ldr	r3, [pc, #608]	@ (800b984 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b722:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b724:	08db      	lsrs	r3, r3, #3
 800b726:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b72a:	693a      	ldr	r2, [r7, #16]
 800b72c:	fb02 f303 	mul.w	r3, r2, r3
 800b730:	ee07 3a90 	vmov	s15, r3
 800b734:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b738:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800b73c:	697b      	ldr	r3, [r7, #20]
 800b73e:	2b00      	cmp	r3, #0
 800b740:	f000 8111 	beq.w	800b966 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800b744:	69bb      	ldr	r3, [r7, #24]
 800b746:	2b02      	cmp	r3, #2
 800b748:	f000 8083 	beq.w	800b852 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800b74c:	69bb      	ldr	r3, [r7, #24]
 800b74e:	2b02      	cmp	r3, #2
 800b750:	f200 80a1 	bhi.w	800b896 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800b754:	69bb      	ldr	r3, [r7, #24]
 800b756:	2b00      	cmp	r3, #0
 800b758:	d003      	beq.n	800b762 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800b75a:	69bb      	ldr	r3, [r7, #24]
 800b75c:	2b01      	cmp	r3, #1
 800b75e:	d056      	beq.n	800b80e <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800b760:	e099      	b.n	800b896 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b762:	4b88      	ldr	r3, [pc, #544]	@ (800b984 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	f003 0320 	and.w	r3, r3, #32
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d02d      	beq.n	800b7ca <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b76e:	4b85      	ldr	r3, [pc, #532]	@ (800b984 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	08db      	lsrs	r3, r3, #3
 800b774:	f003 0303 	and.w	r3, r3, #3
 800b778:	4a83      	ldr	r2, [pc, #524]	@ (800b988 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800b77a:	fa22 f303 	lsr.w	r3, r2, r3
 800b77e:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b780:	68bb      	ldr	r3, [r7, #8]
 800b782:	ee07 3a90 	vmov	s15, r3
 800b786:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b78a:	697b      	ldr	r3, [r7, #20]
 800b78c:	ee07 3a90 	vmov	s15, r3
 800b790:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b794:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b798:	4b7a      	ldr	r3, [pc, #488]	@ (800b984 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b79a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b79c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b7a0:	ee07 3a90 	vmov	s15, r3
 800b7a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b7a8:	ed97 6a03 	vldr	s12, [r7, #12]
 800b7ac:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800b98c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b7b0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b7b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b7b8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b7bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b7c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b7c4:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b7c8:	e087      	b.n	800b8da <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b7ca:	697b      	ldr	r3, [r7, #20]
 800b7cc:	ee07 3a90 	vmov	s15, r3
 800b7d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b7d4:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800b990 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b7d8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b7dc:	4b69      	ldr	r3, [pc, #420]	@ (800b984 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b7de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b7e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b7e4:	ee07 3a90 	vmov	s15, r3
 800b7e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b7ec:	ed97 6a03 	vldr	s12, [r7, #12]
 800b7f0:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800b98c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b7f4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b7f8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b7fc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b800:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b804:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b808:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b80c:	e065      	b.n	800b8da <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b80e:	697b      	ldr	r3, [r7, #20]
 800b810:	ee07 3a90 	vmov	s15, r3
 800b814:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b818:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800b994 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800b81c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b820:	4b58      	ldr	r3, [pc, #352]	@ (800b984 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b822:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b824:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b828:	ee07 3a90 	vmov	s15, r3
 800b82c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b830:	ed97 6a03 	vldr	s12, [r7, #12]
 800b834:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800b98c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b838:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b83c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b840:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b844:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b848:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b84c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b850:	e043      	b.n	800b8da <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b852:	697b      	ldr	r3, [r7, #20]
 800b854:	ee07 3a90 	vmov	s15, r3
 800b858:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b85c:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800b998 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800b860:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b864:	4b47      	ldr	r3, [pc, #284]	@ (800b984 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b866:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b868:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b86c:	ee07 3a90 	vmov	s15, r3
 800b870:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b874:	ed97 6a03 	vldr	s12, [r7, #12]
 800b878:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800b98c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b87c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b880:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b884:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b888:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b88c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b890:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b894:	e021      	b.n	800b8da <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b896:	697b      	ldr	r3, [r7, #20]
 800b898:	ee07 3a90 	vmov	s15, r3
 800b89c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b8a0:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800b990 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b8a4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b8a8:	4b36      	ldr	r3, [pc, #216]	@ (800b984 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b8aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b8ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b8b0:	ee07 3a90 	vmov	s15, r3
 800b8b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b8b8:	ed97 6a03 	vldr	s12, [r7, #12]
 800b8bc:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800b98c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b8c0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b8c4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b8c8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b8cc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b8d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b8d4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b8d8:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800b8da:	4b2a      	ldr	r3, [pc, #168]	@ (800b984 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b8dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b8de:	0a5b      	lsrs	r3, r3, #9
 800b8e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b8e4:	ee07 3a90 	vmov	s15, r3
 800b8e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b8ec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b8f0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b8f4:	edd7 6a07 	vldr	s13, [r7, #28]
 800b8f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b8fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b900:	ee17 2a90 	vmov	r2, s15
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800b908:	4b1e      	ldr	r3, [pc, #120]	@ (800b984 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b90a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b90c:	0c1b      	lsrs	r3, r3, #16
 800b90e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b912:	ee07 3a90 	vmov	s15, r3
 800b916:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b91a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b91e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b922:	edd7 6a07 	vldr	s13, [r7, #28]
 800b926:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b92a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b92e:	ee17 2a90 	vmov	r2, s15
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800b936:	4b13      	ldr	r3, [pc, #76]	@ (800b984 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b93a:	0e1b      	lsrs	r3, r3, #24
 800b93c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b940:	ee07 3a90 	vmov	s15, r3
 800b944:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b948:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b94c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b950:	edd7 6a07 	vldr	s13, [r7, #28]
 800b954:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b958:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b95c:	ee17 2a90 	vmov	r2, s15
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800b964:	e008      	b.n	800b978 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	2200      	movs	r2, #0
 800b96a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	2200      	movs	r2, #0
 800b970:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	2200      	movs	r2, #0
 800b976:	609a      	str	r2, [r3, #8]
}
 800b978:	bf00      	nop
 800b97a:	3724      	adds	r7, #36	@ 0x24
 800b97c:	46bd      	mov	sp, r7
 800b97e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b982:	4770      	bx	lr
 800b984:	58024400 	.word	0x58024400
 800b988:	03d09000 	.word	0x03d09000
 800b98c:	46000000 	.word	0x46000000
 800b990:	4c742400 	.word	0x4c742400
 800b994:	4a742400 	.word	0x4a742400
 800b998:	4bbebc20 	.word	0x4bbebc20

0800b99c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800b99c:	b580      	push	{r7, lr}
 800b99e:	b084      	sub	sp, #16
 800b9a0:	af00      	add	r7, sp, #0
 800b9a2:	6078      	str	r0, [r7, #4]
 800b9a4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b9a6:	2300      	movs	r3, #0
 800b9a8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b9aa:	4b53      	ldr	r3, [pc, #332]	@ (800baf8 <RCCEx_PLL2_Config+0x15c>)
 800b9ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b9ae:	f003 0303 	and.w	r3, r3, #3
 800b9b2:	2b03      	cmp	r3, #3
 800b9b4:	d101      	bne.n	800b9ba <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800b9b6:	2301      	movs	r3, #1
 800b9b8:	e099      	b.n	800baee <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800b9ba:	4b4f      	ldr	r3, [pc, #316]	@ (800baf8 <RCCEx_PLL2_Config+0x15c>)
 800b9bc:	681b      	ldr	r3, [r3, #0]
 800b9be:	4a4e      	ldr	r2, [pc, #312]	@ (800baf8 <RCCEx_PLL2_Config+0x15c>)
 800b9c0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b9c4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b9c6:	f7f6 feb3 	bl	8002730 <HAL_GetTick>
 800b9ca:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b9cc:	e008      	b.n	800b9e0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b9ce:	f7f6 feaf 	bl	8002730 <HAL_GetTick>
 800b9d2:	4602      	mov	r2, r0
 800b9d4:	68bb      	ldr	r3, [r7, #8]
 800b9d6:	1ad3      	subs	r3, r2, r3
 800b9d8:	2b02      	cmp	r3, #2
 800b9da:	d901      	bls.n	800b9e0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b9dc:	2303      	movs	r3, #3
 800b9de:	e086      	b.n	800baee <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b9e0:	4b45      	ldr	r3, [pc, #276]	@ (800baf8 <RCCEx_PLL2_Config+0x15c>)
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d1f0      	bne.n	800b9ce <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800b9ec:	4b42      	ldr	r3, [pc, #264]	@ (800baf8 <RCCEx_PLL2_Config+0x15c>)
 800b9ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b9f0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	031b      	lsls	r3, r3, #12
 800b9fa:	493f      	ldr	r1, [pc, #252]	@ (800baf8 <RCCEx_PLL2_Config+0x15c>)
 800b9fc:	4313      	orrs	r3, r2
 800b9fe:	628b      	str	r3, [r1, #40]	@ 0x28
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	685b      	ldr	r3, [r3, #4]
 800ba04:	3b01      	subs	r3, #1
 800ba06:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	689b      	ldr	r3, [r3, #8]
 800ba0e:	3b01      	subs	r3, #1
 800ba10:	025b      	lsls	r3, r3, #9
 800ba12:	b29b      	uxth	r3, r3
 800ba14:	431a      	orrs	r2, r3
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	68db      	ldr	r3, [r3, #12]
 800ba1a:	3b01      	subs	r3, #1
 800ba1c:	041b      	lsls	r3, r3, #16
 800ba1e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800ba22:	431a      	orrs	r2, r3
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	691b      	ldr	r3, [r3, #16]
 800ba28:	3b01      	subs	r3, #1
 800ba2a:	061b      	lsls	r3, r3, #24
 800ba2c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800ba30:	4931      	ldr	r1, [pc, #196]	@ (800baf8 <RCCEx_PLL2_Config+0x15c>)
 800ba32:	4313      	orrs	r3, r2
 800ba34:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800ba36:	4b30      	ldr	r3, [pc, #192]	@ (800baf8 <RCCEx_PLL2_Config+0x15c>)
 800ba38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba3a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	695b      	ldr	r3, [r3, #20]
 800ba42:	492d      	ldr	r1, [pc, #180]	@ (800baf8 <RCCEx_PLL2_Config+0x15c>)
 800ba44:	4313      	orrs	r3, r2
 800ba46:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800ba48:	4b2b      	ldr	r3, [pc, #172]	@ (800baf8 <RCCEx_PLL2_Config+0x15c>)
 800ba4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba4c:	f023 0220 	bic.w	r2, r3, #32
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	699b      	ldr	r3, [r3, #24]
 800ba54:	4928      	ldr	r1, [pc, #160]	@ (800baf8 <RCCEx_PLL2_Config+0x15c>)
 800ba56:	4313      	orrs	r3, r2
 800ba58:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800ba5a:	4b27      	ldr	r3, [pc, #156]	@ (800baf8 <RCCEx_PLL2_Config+0x15c>)
 800ba5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba5e:	4a26      	ldr	r2, [pc, #152]	@ (800baf8 <RCCEx_PLL2_Config+0x15c>)
 800ba60:	f023 0310 	bic.w	r3, r3, #16
 800ba64:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800ba66:	4b24      	ldr	r3, [pc, #144]	@ (800baf8 <RCCEx_PLL2_Config+0x15c>)
 800ba68:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ba6a:	4b24      	ldr	r3, [pc, #144]	@ (800bafc <RCCEx_PLL2_Config+0x160>)
 800ba6c:	4013      	ands	r3, r2
 800ba6e:	687a      	ldr	r2, [r7, #4]
 800ba70:	69d2      	ldr	r2, [r2, #28]
 800ba72:	00d2      	lsls	r2, r2, #3
 800ba74:	4920      	ldr	r1, [pc, #128]	@ (800baf8 <RCCEx_PLL2_Config+0x15c>)
 800ba76:	4313      	orrs	r3, r2
 800ba78:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800ba7a:	4b1f      	ldr	r3, [pc, #124]	@ (800baf8 <RCCEx_PLL2_Config+0x15c>)
 800ba7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba7e:	4a1e      	ldr	r2, [pc, #120]	@ (800baf8 <RCCEx_PLL2_Config+0x15c>)
 800ba80:	f043 0310 	orr.w	r3, r3, #16
 800ba84:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800ba86:	683b      	ldr	r3, [r7, #0]
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d106      	bne.n	800ba9a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800ba8c:	4b1a      	ldr	r3, [pc, #104]	@ (800baf8 <RCCEx_PLL2_Config+0x15c>)
 800ba8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba90:	4a19      	ldr	r2, [pc, #100]	@ (800baf8 <RCCEx_PLL2_Config+0x15c>)
 800ba92:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ba96:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800ba98:	e00f      	b.n	800baba <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800ba9a:	683b      	ldr	r3, [r7, #0]
 800ba9c:	2b01      	cmp	r3, #1
 800ba9e:	d106      	bne.n	800baae <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800baa0:	4b15      	ldr	r3, [pc, #84]	@ (800baf8 <RCCEx_PLL2_Config+0x15c>)
 800baa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800baa4:	4a14      	ldr	r2, [pc, #80]	@ (800baf8 <RCCEx_PLL2_Config+0x15c>)
 800baa6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800baaa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800baac:	e005      	b.n	800baba <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800baae:	4b12      	ldr	r3, [pc, #72]	@ (800baf8 <RCCEx_PLL2_Config+0x15c>)
 800bab0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bab2:	4a11      	ldr	r2, [pc, #68]	@ (800baf8 <RCCEx_PLL2_Config+0x15c>)
 800bab4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800bab8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800baba:	4b0f      	ldr	r3, [pc, #60]	@ (800baf8 <RCCEx_PLL2_Config+0x15c>)
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	4a0e      	ldr	r2, [pc, #56]	@ (800baf8 <RCCEx_PLL2_Config+0x15c>)
 800bac0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800bac4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bac6:	f7f6 fe33 	bl	8002730 <HAL_GetTick>
 800baca:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800bacc:	e008      	b.n	800bae0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800bace:	f7f6 fe2f 	bl	8002730 <HAL_GetTick>
 800bad2:	4602      	mov	r2, r0
 800bad4:	68bb      	ldr	r3, [r7, #8]
 800bad6:	1ad3      	subs	r3, r2, r3
 800bad8:	2b02      	cmp	r3, #2
 800bada:	d901      	bls.n	800bae0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800badc:	2303      	movs	r3, #3
 800bade:	e006      	b.n	800baee <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800bae0:	4b05      	ldr	r3, [pc, #20]	@ (800baf8 <RCCEx_PLL2_Config+0x15c>)
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d0f0      	beq.n	800bace <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800baec:	7bfb      	ldrb	r3, [r7, #15]
}
 800baee:	4618      	mov	r0, r3
 800baf0:	3710      	adds	r7, #16
 800baf2:	46bd      	mov	sp, r7
 800baf4:	bd80      	pop	{r7, pc}
 800baf6:	bf00      	nop
 800baf8:	58024400 	.word	0x58024400
 800bafc:	ffff0007 	.word	0xffff0007

0800bb00 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800bb00:	b580      	push	{r7, lr}
 800bb02:	b084      	sub	sp, #16
 800bb04:	af00      	add	r7, sp, #0
 800bb06:	6078      	str	r0, [r7, #4]
 800bb08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800bb0a:	2300      	movs	r3, #0
 800bb0c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800bb0e:	4b53      	ldr	r3, [pc, #332]	@ (800bc5c <RCCEx_PLL3_Config+0x15c>)
 800bb10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb12:	f003 0303 	and.w	r3, r3, #3
 800bb16:	2b03      	cmp	r3, #3
 800bb18:	d101      	bne.n	800bb1e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800bb1a:	2301      	movs	r3, #1
 800bb1c:	e099      	b.n	800bc52 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800bb1e:	4b4f      	ldr	r3, [pc, #316]	@ (800bc5c <RCCEx_PLL3_Config+0x15c>)
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	4a4e      	ldr	r2, [pc, #312]	@ (800bc5c <RCCEx_PLL3_Config+0x15c>)
 800bb24:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bb28:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bb2a:	f7f6 fe01 	bl	8002730 <HAL_GetTick>
 800bb2e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800bb30:	e008      	b.n	800bb44 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800bb32:	f7f6 fdfd 	bl	8002730 <HAL_GetTick>
 800bb36:	4602      	mov	r2, r0
 800bb38:	68bb      	ldr	r3, [r7, #8]
 800bb3a:	1ad3      	subs	r3, r2, r3
 800bb3c:	2b02      	cmp	r3, #2
 800bb3e:	d901      	bls.n	800bb44 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800bb40:	2303      	movs	r3, #3
 800bb42:	e086      	b.n	800bc52 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800bb44:	4b45      	ldr	r3, [pc, #276]	@ (800bc5c <RCCEx_PLL3_Config+0x15c>)
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d1f0      	bne.n	800bb32 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800bb50:	4b42      	ldr	r3, [pc, #264]	@ (800bc5c <RCCEx_PLL3_Config+0x15c>)
 800bb52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb54:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	051b      	lsls	r3, r3, #20
 800bb5e:	493f      	ldr	r1, [pc, #252]	@ (800bc5c <RCCEx_PLL3_Config+0x15c>)
 800bb60:	4313      	orrs	r3, r2
 800bb62:	628b      	str	r3, [r1, #40]	@ 0x28
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	685b      	ldr	r3, [r3, #4]
 800bb68:	3b01      	subs	r3, #1
 800bb6a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	689b      	ldr	r3, [r3, #8]
 800bb72:	3b01      	subs	r3, #1
 800bb74:	025b      	lsls	r3, r3, #9
 800bb76:	b29b      	uxth	r3, r3
 800bb78:	431a      	orrs	r2, r3
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	68db      	ldr	r3, [r3, #12]
 800bb7e:	3b01      	subs	r3, #1
 800bb80:	041b      	lsls	r3, r3, #16
 800bb82:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800bb86:	431a      	orrs	r2, r3
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	691b      	ldr	r3, [r3, #16]
 800bb8c:	3b01      	subs	r3, #1
 800bb8e:	061b      	lsls	r3, r3, #24
 800bb90:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800bb94:	4931      	ldr	r1, [pc, #196]	@ (800bc5c <RCCEx_PLL3_Config+0x15c>)
 800bb96:	4313      	orrs	r3, r2
 800bb98:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800bb9a:	4b30      	ldr	r3, [pc, #192]	@ (800bc5c <RCCEx_PLL3_Config+0x15c>)
 800bb9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb9e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	695b      	ldr	r3, [r3, #20]
 800bba6:	492d      	ldr	r1, [pc, #180]	@ (800bc5c <RCCEx_PLL3_Config+0x15c>)
 800bba8:	4313      	orrs	r3, r2
 800bbaa:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800bbac:	4b2b      	ldr	r3, [pc, #172]	@ (800bc5c <RCCEx_PLL3_Config+0x15c>)
 800bbae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bbb0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	699b      	ldr	r3, [r3, #24]
 800bbb8:	4928      	ldr	r1, [pc, #160]	@ (800bc5c <RCCEx_PLL3_Config+0x15c>)
 800bbba:	4313      	orrs	r3, r2
 800bbbc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800bbbe:	4b27      	ldr	r3, [pc, #156]	@ (800bc5c <RCCEx_PLL3_Config+0x15c>)
 800bbc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bbc2:	4a26      	ldr	r2, [pc, #152]	@ (800bc5c <RCCEx_PLL3_Config+0x15c>)
 800bbc4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bbc8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800bbca:	4b24      	ldr	r3, [pc, #144]	@ (800bc5c <RCCEx_PLL3_Config+0x15c>)
 800bbcc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bbce:	4b24      	ldr	r3, [pc, #144]	@ (800bc60 <RCCEx_PLL3_Config+0x160>)
 800bbd0:	4013      	ands	r3, r2
 800bbd2:	687a      	ldr	r2, [r7, #4]
 800bbd4:	69d2      	ldr	r2, [r2, #28]
 800bbd6:	00d2      	lsls	r2, r2, #3
 800bbd8:	4920      	ldr	r1, [pc, #128]	@ (800bc5c <RCCEx_PLL3_Config+0x15c>)
 800bbda:	4313      	orrs	r3, r2
 800bbdc:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800bbde:	4b1f      	ldr	r3, [pc, #124]	@ (800bc5c <RCCEx_PLL3_Config+0x15c>)
 800bbe0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bbe2:	4a1e      	ldr	r2, [pc, #120]	@ (800bc5c <RCCEx_PLL3_Config+0x15c>)
 800bbe4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bbe8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800bbea:	683b      	ldr	r3, [r7, #0]
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d106      	bne.n	800bbfe <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800bbf0:	4b1a      	ldr	r3, [pc, #104]	@ (800bc5c <RCCEx_PLL3_Config+0x15c>)
 800bbf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bbf4:	4a19      	ldr	r2, [pc, #100]	@ (800bc5c <RCCEx_PLL3_Config+0x15c>)
 800bbf6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800bbfa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800bbfc:	e00f      	b.n	800bc1e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800bbfe:	683b      	ldr	r3, [r7, #0]
 800bc00:	2b01      	cmp	r3, #1
 800bc02:	d106      	bne.n	800bc12 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800bc04:	4b15      	ldr	r3, [pc, #84]	@ (800bc5c <RCCEx_PLL3_Config+0x15c>)
 800bc06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc08:	4a14      	ldr	r2, [pc, #80]	@ (800bc5c <RCCEx_PLL3_Config+0x15c>)
 800bc0a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800bc0e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800bc10:	e005      	b.n	800bc1e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800bc12:	4b12      	ldr	r3, [pc, #72]	@ (800bc5c <RCCEx_PLL3_Config+0x15c>)
 800bc14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc16:	4a11      	ldr	r2, [pc, #68]	@ (800bc5c <RCCEx_PLL3_Config+0x15c>)
 800bc18:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800bc1c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800bc1e:	4b0f      	ldr	r3, [pc, #60]	@ (800bc5c <RCCEx_PLL3_Config+0x15c>)
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	4a0e      	ldr	r2, [pc, #56]	@ (800bc5c <RCCEx_PLL3_Config+0x15c>)
 800bc24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bc28:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bc2a:	f7f6 fd81 	bl	8002730 <HAL_GetTick>
 800bc2e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800bc30:	e008      	b.n	800bc44 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800bc32:	f7f6 fd7d 	bl	8002730 <HAL_GetTick>
 800bc36:	4602      	mov	r2, r0
 800bc38:	68bb      	ldr	r3, [r7, #8]
 800bc3a:	1ad3      	subs	r3, r2, r3
 800bc3c:	2b02      	cmp	r3, #2
 800bc3e:	d901      	bls.n	800bc44 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800bc40:	2303      	movs	r3, #3
 800bc42:	e006      	b.n	800bc52 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800bc44:	4b05      	ldr	r3, [pc, #20]	@ (800bc5c <RCCEx_PLL3_Config+0x15c>)
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	d0f0      	beq.n	800bc32 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800bc50:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc52:	4618      	mov	r0, r3
 800bc54:	3710      	adds	r7, #16
 800bc56:	46bd      	mov	sp, r7
 800bc58:	bd80      	pop	{r7, pc}
 800bc5a:	bf00      	nop
 800bc5c:	58024400 	.word	0x58024400
 800bc60:	ffff0007 	.word	0xffff0007

0800bc64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800bc64:	b580      	push	{r7, lr}
 800bc66:	b082      	sub	sp, #8
 800bc68:	af00      	add	r7, sp, #0
 800bc6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d101      	bne.n	800bc76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800bc72:	2301      	movs	r3, #1
 800bc74:	e049      	b.n	800bd0a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bc7c:	b2db      	uxtb	r3, r3
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d106      	bne.n	800bc90 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	2200      	movs	r2, #0
 800bc86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800bc8a:	6878      	ldr	r0, [r7, #4]
 800bc8c:	f7f6 fba8 	bl	80023e0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	2202      	movs	r2, #2
 800bc94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	681a      	ldr	r2, [r3, #0]
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	3304      	adds	r3, #4
 800bca0:	4619      	mov	r1, r3
 800bca2:	4610      	mov	r0, r2
 800bca4:	f000 f9c6 	bl	800c034 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	2201      	movs	r2, #1
 800bcac:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	2201      	movs	r2, #1
 800bcb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	2201      	movs	r2, #1
 800bcbc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	2201      	movs	r2, #1
 800bcc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	2201      	movs	r2, #1
 800bccc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	2201      	movs	r2, #1
 800bcd4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	2201      	movs	r2, #1
 800bcdc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	2201      	movs	r2, #1
 800bce4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	2201      	movs	r2, #1
 800bcec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	2201      	movs	r2, #1
 800bcf4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	2201      	movs	r2, #1
 800bcfc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	2201      	movs	r2, #1
 800bd04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bd08:	2300      	movs	r3, #0
}
 800bd0a:	4618      	mov	r0, r3
 800bd0c:	3708      	adds	r7, #8
 800bd0e:	46bd      	mov	sp, r7
 800bd10:	bd80      	pop	{r7, pc}
	...

0800bd14 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800bd14:	b480      	push	{r7}
 800bd16:	b085      	sub	sp, #20
 800bd18:	af00      	add	r7, sp, #0
 800bd1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bd22:	b2db      	uxtb	r3, r3
 800bd24:	2b01      	cmp	r3, #1
 800bd26:	d001      	beq.n	800bd2c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800bd28:	2301      	movs	r3, #1
 800bd2a:	e04c      	b.n	800bdc6 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	2202      	movs	r2, #2
 800bd30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	4a26      	ldr	r2, [pc, #152]	@ (800bdd4 <HAL_TIM_Base_Start+0xc0>)
 800bd3a:	4293      	cmp	r3, r2
 800bd3c:	d022      	beq.n	800bd84 <HAL_TIM_Base_Start+0x70>
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bd46:	d01d      	beq.n	800bd84 <HAL_TIM_Base_Start+0x70>
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	4a22      	ldr	r2, [pc, #136]	@ (800bdd8 <HAL_TIM_Base_Start+0xc4>)
 800bd4e:	4293      	cmp	r3, r2
 800bd50:	d018      	beq.n	800bd84 <HAL_TIM_Base_Start+0x70>
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	4a21      	ldr	r2, [pc, #132]	@ (800bddc <HAL_TIM_Base_Start+0xc8>)
 800bd58:	4293      	cmp	r3, r2
 800bd5a:	d013      	beq.n	800bd84 <HAL_TIM_Base_Start+0x70>
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	4a1f      	ldr	r2, [pc, #124]	@ (800bde0 <HAL_TIM_Base_Start+0xcc>)
 800bd62:	4293      	cmp	r3, r2
 800bd64:	d00e      	beq.n	800bd84 <HAL_TIM_Base_Start+0x70>
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	4a1e      	ldr	r2, [pc, #120]	@ (800bde4 <HAL_TIM_Base_Start+0xd0>)
 800bd6c:	4293      	cmp	r3, r2
 800bd6e:	d009      	beq.n	800bd84 <HAL_TIM_Base_Start+0x70>
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	681b      	ldr	r3, [r3, #0]
 800bd74:	4a1c      	ldr	r2, [pc, #112]	@ (800bde8 <HAL_TIM_Base_Start+0xd4>)
 800bd76:	4293      	cmp	r3, r2
 800bd78:	d004      	beq.n	800bd84 <HAL_TIM_Base_Start+0x70>
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	4a1b      	ldr	r2, [pc, #108]	@ (800bdec <HAL_TIM_Base_Start+0xd8>)
 800bd80:	4293      	cmp	r3, r2
 800bd82:	d115      	bne.n	800bdb0 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	681b      	ldr	r3, [r3, #0]
 800bd88:	689a      	ldr	r2, [r3, #8]
 800bd8a:	4b19      	ldr	r3, [pc, #100]	@ (800bdf0 <HAL_TIM_Base_Start+0xdc>)
 800bd8c:	4013      	ands	r3, r2
 800bd8e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bd90:	68fb      	ldr	r3, [r7, #12]
 800bd92:	2b06      	cmp	r3, #6
 800bd94:	d015      	beq.n	800bdc2 <HAL_TIM_Base_Start+0xae>
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bd9c:	d011      	beq.n	800bdc2 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	681a      	ldr	r2, [r3, #0]
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	f042 0201 	orr.w	r2, r2, #1
 800bdac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bdae:	e008      	b.n	800bdc2 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	681b      	ldr	r3, [r3, #0]
 800bdb4:	681a      	ldr	r2, [r3, #0]
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	f042 0201 	orr.w	r2, r2, #1
 800bdbe:	601a      	str	r2, [r3, #0]
 800bdc0:	e000      	b.n	800bdc4 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bdc2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800bdc4:	2300      	movs	r3, #0
}
 800bdc6:	4618      	mov	r0, r3
 800bdc8:	3714      	adds	r7, #20
 800bdca:	46bd      	mov	sp, r7
 800bdcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdd0:	4770      	bx	lr
 800bdd2:	bf00      	nop
 800bdd4:	40010000 	.word	0x40010000
 800bdd8:	40000400 	.word	0x40000400
 800bddc:	40000800 	.word	0x40000800
 800bde0:	40000c00 	.word	0x40000c00
 800bde4:	40010400 	.word	0x40010400
 800bde8:	40001800 	.word	0x40001800
 800bdec:	40014000 	.word	0x40014000
 800bdf0:	00010007 	.word	0x00010007

0800bdf4 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800bdf4:	b480      	push	{r7}
 800bdf6:	b083      	sub	sp, #12
 800bdf8:	af00      	add	r7, sp, #0
 800bdfa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	6a1a      	ldr	r2, [r3, #32]
 800be02:	f241 1311 	movw	r3, #4369	@ 0x1111
 800be06:	4013      	ands	r3, r2
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d10f      	bne.n	800be2c <HAL_TIM_Base_Stop+0x38>
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	6a1a      	ldr	r2, [r3, #32]
 800be12:	f240 4344 	movw	r3, #1092	@ 0x444
 800be16:	4013      	ands	r3, r2
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d107      	bne.n	800be2c <HAL_TIM_Base_Stop+0x38>
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	681a      	ldr	r2, [r3, #0]
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	681b      	ldr	r3, [r3, #0]
 800be26:	f022 0201 	bic.w	r2, r2, #1
 800be2a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	2201      	movs	r2, #1
 800be30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800be34:	2300      	movs	r3, #0
}
 800be36:	4618      	mov	r0, r3
 800be38:	370c      	adds	r7, #12
 800be3a:	46bd      	mov	sp, r7
 800be3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be40:	4770      	bx	lr
	...

0800be44 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800be44:	b580      	push	{r7, lr}
 800be46:	b084      	sub	sp, #16
 800be48:	af00      	add	r7, sp, #0
 800be4a:	6078      	str	r0, [r7, #4]
 800be4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800be4e:	2300      	movs	r3, #0
 800be50:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800be58:	2b01      	cmp	r3, #1
 800be5a:	d101      	bne.n	800be60 <HAL_TIM_ConfigClockSource+0x1c>
 800be5c:	2302      	movs	r3, #2
 800be5e:	e0dc      	b.n	800c01a <HAL_TIM_ConfigClockSource+0x1d6>
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	2201      	movs	r2, #1
 800be64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	2202      	movs	r2, #2
 800be6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	689b      	ldr	r3, [r3, #8]
 800be76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800be78:	68ba      	ldr	r2, [r7, #8]
 800be7a:	4b6a      	ldr	r3, [pc, #424]	@ (800c024 <HAL_TIM_ConfigClockSource+0x1e0>)
 800be7c:	4013      	ands	r3, r2
 800be7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800be80:	68bb      	ldr	r3, [r7, #8]
 800be82:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800be86:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	68ba      	ldr	r2, [r7, #8]
 800be8e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800be90:	683b      	ldr	r3, [r7, #0]
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	4a64      	ldr	r2, [pc, #400]	@ (800c028 <HAL_TIM_ConfigClockSource+0x1e4>)
 800be96:	4293      	cmp	r3, r2
 800be98:	f000 80a9 	beq.w	800bfee <HAL_TIM_ConfigClockSource+0x1aa>
 800be9c:	4a62      	ldr	r2, [pc, #392]	@ (800c028 <HAL_TIM_ConfigClockSource+0x1e4>)
 800be9e:	4293      	cmp	r3, r2
 800bea0:	f200 80ae 	bhi.w	800c000 <HAL_TIM_ConfigClockSource+0x1bc>
 800bea4:	4a61      	ldr	r2, [pc, #388]	@ (800c02c <HAL_TIM_ConfigClockSource+0x1e8>)
 800bea6:	4293      	cmp	r3, r2
 800bea8:	f000 80a1 	beq.w	800bfee <HAL_TIM_ConfigClockSource+0x1aa>
 800beac:	4a5f      	ldr	r2, [pc, #380]	@ (800c02c <HAL_TIM_ConfigClockSource+0x1e8>)
 800beae:	4293      	cmp	r3, r2
 800beb0:	f200 80a6 	bhi.w	800c000 <HAL_TIM_ConfigClockSource+0x1bc>
 800beb4:	4a5e      	ldr	r2, [pc, #376]	@ (800c030 <HAL_TIM_ConfigClockSource+0x1ec>)
 800beb6:	4293      	cmp	r3, r2
 800beb8:	f000 8099 	beq.w	800bfee <HAL_TIM_ConfigClockSource+0x1aa>
 800bebc:	4a5c      	ldr	r2, [pc, #368]	@ (800c030 <HAL_TIM_ConfigClockSource+0x1ec>)
 800bebe:	4293      	cmp	r3, r2
 800bec0:	f200 809e 	bhi.w	800c000 <HAL_TIM_ConfigClockSource+0x1bc>
 800bec4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800bec8:	f000 8091 	beq.w	800bfee <HAL_TIM_ConfigClockSource+0x1aa>
 800becc:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800bed0:	f200 8096 	bhi.w	800c000 <HAL_TIM_ConfigClockSource+0x1bc>
 800bed4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bed8:	f000 8089 	beq.w	800bfee <HAL_TIM_ConfigClockSource+0x1aa>
 800bedc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bee0:	f200 808e 	bhi.w	800c000 <HAL_TIM_ConfigClockSource+0x1bc>
 800bee4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bee8:	d03e      	beq.n	800bf68 <HAL_TIM_ConfigClockSource+0x124>
 800beea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800beee:	f200 8087 	bhi.w	800c000 <HAL_TIM_ConfigClockSource+0x1bc>
 800bef2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bef6:	f000 8086 	beq.w	800c006 <HAL_TIM_ConfigClockSource+0x1c2>
 800befa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800befe:	d87f      	bhi.n	800c000 <HAL_TIM_ConfigClockSource+0x1bc>
 800bf00:	2b70      	cmp	r3, #112	@ 0x70
 800bf02:	d01a      	beq.n	800bf3a <HAL_TIM_ConfigClockSource+0xf6>
 800bf04:	2b70      	cmp	r3, #112	@ 0x70
 800bf06:	d87b      	bhi.n	800c000 <HAL_TIM_ConfigClockSource+0x1bc>
 800bf08:	2b60      	cmp	r3, #96	@ 0x60
 800bf0a:	d050      	beq.n	800bfae <HAL_TIM_ConfigClockSource+0x16a>
 800bf0c:	2b60      	cmp	r3, #96	@ 0x60
 800bf0e:	d877      	bhi.n	800c000 <HAL_TIM_ConfigClockSource+0x1bc>
 800bf10:	2b50      	cmp	r3, #80	@ 0x50
 800bf12:	d03c      	beq.n	800bf8e <HAL_TIM_ConfigClockSource+0x14a>
 800bf14:	2b50      	cmp	r3, #80	@ 0x50
 800bf16:	d873      	bhi.n	800c000 <HAL_TIM_ConfigClockSource+0x1bc>
 800bf18:	2b40      	cmp	r3, #64	@ 0x40
 800bf1a:	d058      	beq.n	800bfce <HAL_TIM_ConfigClockSource+0x18a>
 800bf1c:	2b40      	cmp	r3, #64	@ 0x40
 800bf1e:	d86f      	bhi.n	800c000 <HAL_TIM_ConfigClockSource+0x1bc>
 800bf20:	2b30      	cmp	r3, #48	@ 0x30
 800bf22:	d064      	beq.n	800bfee <HAL_TIM_ConfigClockSource+0x1aa>
 800bf24:	2b30      	cmp	r3, #48	@ 0x30
 800bf26:	d86b      	bhi.n	800c000 <HAL_TIM_ConfigClockSource+0x1bc>
 800bf28:	2b20      	cmp	r3, #32
 800bf2a:	d060      	beq.n	800bfee <HAL_TIM_ConfigClockSource+0x1aa>
 800bf2c:	2b20      	cmp	r3, #32
 800bf2e:	d867      	bhi.n	800c000 <HAL_TIM_ConfigClockSource+0x1bc>
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	d05c      	beq.n	800bfee <HAL_TIM_ConfigClockSource+0x1aa>
 800bf34:	2b10      	cmp	r3, #16
 800bf36:	d05a      	beq.n	800bfee <HAL_TIM_ConfigClockSource+0x1aa>
 800bf38:	e062      	b.n	800c000 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800bf3e:	683b      	ldr	r3, [r7, #0]
 800bf40:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800bf42:	683b      	ldr	r3, [r7, #0]
 800bf44:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800bf46:	683b      	ldr	r3, [r7, #0]
 800bf48:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800bf4a:	f000 f98b 	bl	800c264 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	689b      	ldr	r3, [r3, #8]
 800bf54:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800bf56:	68bb      	ldr	r3, [r7, #8]
 800bf58:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800bf5c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	681b      	ldr	r3, [r3, #0]
 800bf62:	68ba      	ldr	r2, [r7, #8]
 800bf64:	609a      	str	r2, [r3, #8]
      break;
 800bf66:	e04f      	b.n	800c008 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800bf6c:	683b      	ldr	r3, [r7, #0]
 800bf6e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800bf70:	683b      	ldr	r3, [r7, #0]
 800bf72:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800bf74:	683b      	ldr	r3, [r7, #0]
 800bf76:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800bf78:	f000 f974 	bl	800c264 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	689a      	ldr	r2, [r3, #8]
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800bf8a:	609a      	str	r2, [r3, #8]
      break;
 800bf8c:	e03c      	b.n	800c008 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800bf92:	683b      	ldr	r3, [r7, #0]
 800bf94:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bf96:	683b      	ldr	r3, [r7, #0]
 800bf98:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bf9a:	461a      	mov	r2, r3
 800bf9c:	f000 f8e4 	bl	800c168 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	2150      	movs	r1, #80	@ 0x50
 800bfa6:	4618      	mov	r0, r3
 800bfa8:	f000 f93e 	bl	800c228 <TIM_ITRx_SetConfig>
      break;
 800bfac:	e02c      	b.n	800c008 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800bfb2:	683b      	ldr	r3, [r7, #0]
 800bfb4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bfb6:	683b      	ldr	r3, [r7, #0]
 800bfb8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800bfba:	461a      	mov	r2, r3
 800bfbc:	f000 f903 	bl	800c1c6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	2160      	movs	r1, #96	@ 0x60
 800bfc6:	4618      	mov	r0, r3
 800bfc8:	f000 f92e 	bl	800c228 <TIM_ITRx_SetConfig>
      break;
 800bfcc:	e01c      	b.n	800c008 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800bfd2:	683b      	ldr	r3, [r7, #0]
 800bfd4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bfd6:	683b      	ldr	r3, [r7, #0]
 800bfd8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bfda:	461a      	mov	r2, r3
 800bfdc:	f000 f8c4 	bl	800c168 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	2140      	movs	r1, #64	@ 0x40
 800bfe6:	4618      	mov	r0, r3
 800bfe8:	f000 f91e 	bl	800c228 <TIM_ITRx_SetConfig>
      break;
 800bfec:	e00c      	b.n	800c008 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	681a      	ldr	r2, [r3, #0]
 800bff2:	683b      	ldr	r3, [r7, #0]
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	4619      	mov	r1, r3
 800bff8:	4610      	mov	r0, r2
 800bffa:	f000 f915 	bl	800c228 <TIM_ITRx_SetConfig>
      break;
 800bffe:	e003      	b.n	800c008 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800c000:	2301      	movs	r3, #1
 800c002:	73fb      	strb	r3, [r7, #15]
      break;
 800c004:	e000      	b.n	800c008 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800c006:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	2201      	movs	r2, #1
 800c00c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	2200      	movs	r2, #0
 800c014:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c018:	7bfb      	ldrb	r3, [r7, #15]
}
 800c01a:	4618      	mov	r0, r3
 800c01c:	3710      	adds	r7, #16
 800c01e:	46bd      	mov	sp, r7
 800c020:	bd80      	pop	{r7, pc}
 800c022:	bf00      	nop
 800c024:	ffceff88 	.word	0xffceff88
 800c028:	00100040 	.word	0x00100040
 800c02c:	00100030 	.word	0x00100030
 800c030:	00100020 	.word	0x00100020

0800c034 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c034:	b480      	push	{r7}
 800c036:	b085      	sub	sp, #20
 800c038:	af00      	add	r7, sp, #0
 800c03a:	6078      	str	r0, [r7, #4]
 800c03c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	681b      	ldr	r3, [r3, #0]
 800c042:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	4a40      	ldr	r2, [pc, #256]	@ (800c148 <TIM_Base_SetConfig+0x114>)
 800c048:	4293      	cmp	r3, r2
 800c04a:	d013      	beq.n	800c074 <TIM_Base_SetConfig+0x40>
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c052:	d00f      	beq.n	800c074 <TIM_Base_SetConfig+0x40>
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	4a3d      	ldr	r2, [pc, #244]	@ (800c14c <TIM_Base_SetConfig+0x118>)
 800c058:	4293      	cmp	r3, r2
 800c05a:	d00b      	beq.n	800c074 <TIM_Base_SetConfig+0x40>
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	4a3c      	ldr	r2, [pc, #240]	@ (800c150 <TIM_Base_SetConfig+0x11c>)
 800c060:	4293      	cmp	r3, r2
 800c062:	d007      	beq.n	800c074 <TIM_Base_SetConfig+0x40>
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	4a3b      	ldr	r2, [pc, #236]	@ (800c154 <TIM_Base_SetConfig+0x120>)
 800c068:	4293      	cmp	r3, r2
 800c06a:	d003      	beq.n	800c074 <TIM_Base_SetConfig+0x40>
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	4a3a      	ldr	r2, [pc, #232]	@ (800c158 <TIM_Base_SetConfig+0x124>)
 800c070:	4293      	cmp	r3, r2
 800c072:	d108      	bne.n	800c086 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c074:	68fb      	ldr	r3, [r7, #12]
 800c076:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c07a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c07c:	683b      	ldr	r3, [r7, #0]
 800c07e:	685b      	ldr	r3, [r3, #4]
 800c080:	68fa      	ldr	r2, [r7, #12]
 800c082:	4313      	orrs	r3, r2
 800c084:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	4a2f      	ldr	r2, [pc, #188]	@ (800c148 <TIM_Base_SetConfig+0x114>)
 800c08a:	4293      	cmp	r3, r2
 800c08c:	d01f      	beq.n	800c0ce <TIM_Base_SetConfig+0x9a>
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c094:	d01b      	beq.n	800c0ce <TIM_Base_SetConfig+0x9a>
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	4a2c      	ldr	r2, [pc, #176]	@ (800c14c <TIM_Base_SetConfig+0x118>)
 800c09a:	4293      	cmp	r3, r2
 800c09c:	d017      	beq.n	800c0ce <TIM_Base_SetConfig+0x9a>
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	4a2b      	ldr	r2, [pc, #172]	@ (800c150 <TIM_Base_SetConfig+0x11c>)
 800c0a2:	4293      	cmp	r3, r2
 800c0a4:	d013      	beq.n	800c0ce <TIM_Base_SetConfig+0x9a>
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	4a2a      	ldr	r2, [pc, #168]	@ (800c154 <TIM_Base_SetConfig+0x120>)
 800c0aa:	4293      	cmp	r3, r2
 800c0ac:	d00f      	beq.n	800c0ce <TIM_Base_SetConfig+0x9a>
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	4a29      	ldr	r2, [pc, #164]	@ (800c158 <TIM_Base_SetConfig+0x124>)
 800c0b2:	4293      	cmp	r3, r2
 800c0b4:	d00b      	beq.n	800c0ce <TIM_Base_SetConfig+0x9a>
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	4a28      	ldr	r2, [pc, #160]	@ (800c15c <TIM_Base_SetConfig+0x128>)
 800c0ba:	4293      	cmp	r3, r2
 800c0bc:	d007      	beq.n	800c0ce <TIM_Base_SetConfig+0x9a>
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	4a27      	ldr	r2, [pc, #156]	@ (800c160 <TIM_Base_SetConfig+0x12c>)
 800c0c2:	4293      	cmp	r3, r2
 800c0c4:	d003      	beq.n	800c0ce <TIM_Base_SetConfig+0x9a>
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	4a26      	ldr	r2, [pc, #152]	@ (800c164 <TIM_Base_SetConfig+0x130>)
 800c0ca:	4293      	cmp	r3, r2
 800c0cc:	d108      	bne.n	800c0e0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c0d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c0d6:	683b      	ldr	r3, [r7, #0]
 800c0d8:	68db      	ldr	r3, [r3, #12]
 800c0da:	68fa      	ldr	r2, [r7, #12]
 800c0dc:	4313      	orrs	r3, r2
 800c0de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c0e0:	68fb      	ldr	r3, [r7, #12]
 800c0e2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c0e6:	683b      	ldr	r3, [r7, #0]
 800c0e8:	695b      	ldr	r3, [r3, #20]
 800c0ea:	4313      	orrs	r3, r2
 800c0ec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	68fa      	ldr	r2, [r7, #12]
 800c0f2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c0f4:	683b      	ldr	r3, [r7, #0]
 800c0f6:	689a      	ldr	r2, [r3, #8]
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c0fc:	683b      	ldr	r3, [r7, #0]
 800c0fe:	681a      	ldr	r2, [r3, #0]
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	4a10      	ldr	r2, [pc, #64]	@ (800c148 <TIM_Base_SetConfig+0x114>)
 800c108:	4293      	cmp	r3, r2
 800c10a:	d00f      	beq.n	800c12c <TIM_Base_SetConfig+0xf8>
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	4a12      	ldr	r2, [pc, #72]	@ (800c158 <TIM_Base_SetConfig+0x124>)
 800c110:	4293      	cmp	r3, r2
 800c112:	d00b      	beq.n	800c12c <TIM_Base_SetConfig+0xf8>
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	4a11      	ldr	r2, [pc, #68]	@ (800c15c <TIM_Base_SetConfig+0x128>)
 800c118:	4293      	cmp	r3, r2
 800c11a:	d007      	beq.n	800c12c <TIM_Base_SetConfig+0xf8>
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	4a10      	ldr	r2, [pc, #64]	@ (800c160 <TIM_Base_SetConfig+0x12c>)
 800c120:	4293      	cmp	r3, r2
 800c122:	d003      	beq.n	800c12c <TIM_Base_SetConfig+0xf8>
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	4a0f      	ldr	r2, [pc, #60]	@ (800c164 <TIM_Base_SetConfig+0x130>)
 800c128:	4293      	cmp	r3, r2
 800c12a:	d103      	bne.n	800c134 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c12c:	683b      	ldr	r3, [r7, #0]
 800c12e:	691a      	ldr	r2, [r3, #16]
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	2201      	movs	r2, #1
 800c138:	615a      	str	r2, [r3, #20]
}
 800c13a:	bf00      	nop
 800c13c:	3714      	adds	r7, #20
 800c13e:	46bd      	mov	sp, r7
 800c140:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c144:	4770      	bx	lr
 800c146:	bf00      	nop
 800c148:	40010000 	.word	0x40010000
 800c14c:	40000400 	.word	0x40000400
 800c150:	40000800 	.word	0x40000800
 800c154:	40000c00 	.word	0x40000c00
 800c158:	40010400 	.word	0x40010400
 800c15c:	40014000 	.word	0x40014000
 800c160:	40014400 	.word	0x40014400
 800c164:	40014800 	.word	0x40014800

0800c168 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c168:	b480      	push	{r7}
 800c16a:	b087      	sub	sp, #28
 800c16c:	af00      	add	r7, sp, #0
 800c16e:	60f8      	str	r0, [r7, #12]
 800c170:	60b9      	str	r1, [r7, #8]
 800c172:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c174:	68fb      	ldr	r3, [r7, #12]
 800c176:	6a1b      	ldr	r3, [r3, #32]
 800c178:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	6a1b      	ldr	r3, [r3, #32]
 800c17e:	f023 0201 	bic.w	r2, r3, #1
 800c182:	68fb      	ldr	r3, [r7, #12]
 800c184:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c186:	68fb      	ldr	r3, [r7, #12]
 800c188:	699b      	ldr	r3, [r3, #24]
 800c18a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c18c:	693b      	ldr	r3, [r7, #16]
 800c18e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c192:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	011b      	lsls	r3, r3, #4
 800c198:	693a      	ldr	r2, [r7, #16]
 800c19a:	4313      	orrs	r3, r2
 800c19c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c19e:	697b      	ldr	r3, [r7, #20]
 800c1a0:	f023 030a 	bic.w	r3, r3, #10
 800c1a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c1a6:	697a      	ldr	r2, [r7, #20]
 800c1a8:	68bb      	ldr	r3, [r7, #8]
 800c1aa:	4313      	orrs	r3, r2
 800c1ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c1ae:	68fb      	ldr	r3, [r7, #12]
 800c1b0:	693a      	ldr	r2, [r7, #16]
 800c1b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c1b4:	68fb      	ldr	r3, [r7, #12]
 800c1b6:	697a      	ldr	r2, [r7, #20]
 800c1b8:	621a      	str	r2, [r3, #32]
}
 800c1ba:	bf00      	nop
 800c1bc:	371c      	adds	r7, #28
 800c1be:	46bd      	mov	sp, r7
 800c1c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1c4:	4770      	bx	lr

0800c1c6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c1c6:	b480      	push	{r7}
 800c1c8:	b087      	sub	sp, #28
 800c1ca:	af00      	add	r7, sp, #0
 800c1cc:	60f8      	str	r0, [r7, #12]
 800c1ce:	60b9      	str	r1, [r7, #8]
 800c1d0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	6a1b      	ldr	r3, [r3, #32]
 800c1d6:	f023 0210 	bic.w	r2, r3, #16
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	699b      	ldr	r3, [r3, #24]
 800c1e2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	6a1b      	ldr	r3, [r3, #32]
 800c1e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c1ea:	697b      	ldr	r3, [r7, #20]
 800c1ec:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c1f0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	031b      	lsls	r3, r3, #12
 800c1f6:	697a      	ldr	r2, [r7, #20]
 800c1f8:	4313      	orrs	r3, r2
 800c1fa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c1fc:	693b      	ldr	r3, [r7, #16]
 800c1fe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800c202:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c204:	68bb      	ldr	r3, [r7, #8]
 800c206:	011b      	lsls	r3, r3, #4
 800c208:	693a      	ldr	r2, [r7, #16]
 800c20a:	4313      	orrs	r3, r2
 800c20c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	697a      	ldr	r2, [r7, #20]
 800c212:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	693a      	ldr	r2, [r7, #16]
 800c218:	621a      	str	r2, [r3, #32]
}
 800c21a:	bf00      	nop
 800c21c:	371c      	adds	r7, #28
 800c21e:	46bd      	mov	sp, r7
 800c220:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c224:	4770      	bx	lr
	...

0800c228 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c228:	b480      	push	{r7}
 800c22a:	b085      	sub	sp, #20
 800c22c:	af00      	add	r7, sp, #0
 800c22e:	6078      	str	r0, [r7, #4]
 800c230:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	689b      	ldr	r3, [r3, #8]
 800c236:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c238:	68fa      	ldr	r2, [r7, #12]
 800c23a:	4b09      	ldr	r3, [pc, #36]	@ (800c260 <TIM_ITRx_SetConfig+0x38>)
 800c23c:	4013      	ands	r3, r2
 800c23e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c240:	683a      	ldr	r2, [r7, #0]
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	4313      	orrs	r3, r2
 800c246:	f043 0307 	orr.w	r3, r3, #7
 800c24a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	68fa      	ldr	r2, [r7, #12]
 800c250:	609a      	str	r2, [r3, #8]
}
 800c252:	bf00      	nop
 800c254:	3714      	adds	r7, #20
 800c256:	46bd      	mov	sp, r7
 800c258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c25c:	4770      	bx	lr
 800c25e:	bf00      	nop
 800c260:	ffcfff8f 	.word	0xffcfff8f

0800c264 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c264:	b480      	push	{r7}
 800c266:	b087      	sub	sp, #28
 800c268:	af00      	add	r7, sp, #0
 800c26a:	60f8      	str	r0, [r7, #12]
 800c26c:	60b9      	str	r1, [r7, #8]
 800c26e:	607a      	str	r2, [r7, #4]
 800c270:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c272:	68fb      	ldr	r3, [r7, #12]
 800c274:	689b      	ldr	r3, [r3, #8]
 800c276:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c278:	697b      	ldr	r3, [r7, #20]
 800c27a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c27e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c280:	683b      	ldr	r3, [r7, #0]
 800c282:	021a      	lsls	r2, r3, #8
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	431a      	orrs	r2, r3
 800c288:	68bb      	ldr	r3, [r7, #8]
 800c28a:	4313      	orrs	r3, r2
 800c28c:	697a      	ldr	r2, [r7, #20]
 800c28e:	4313      	orrs	r3, r2
 800c290:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c292:	68fb      	ldr	r3, [r7, #12]
 800c294:	697a      	ldr	r2, [r7, #20]
 800c296:	609a      	str	r2, [r3, #8]
}
 800c298:	bf00      	nop
 800c29a:	371c      	adds	r7, #28
 800c29c:	46bd      	mov	sp, r7
 800c29e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2a2:	4770      	bx	lr

0800c2a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c2a4:	b480      	push	{r7}
 800c2a6:	b085      	sub	sp, #20
 800c2a8:	af00      	add	r7, sp, #0
 800c2aa:	6078      	str	r0, [r7, #4]
 800c2ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c2b4:	2b01      	cmp	r3, #1
 800c2b6:	d101      	bne.n	800c2bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c2b8:	2302      	movs	r3, #2
 800c2ba:	e06d      	b.n	800c398 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	2201      	movs	r2, #1
 800c2c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	2202      	movs	r2, #2
 800c2c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	685b      	ldr	r3, [r3, #4]
 800c2d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	689b      	ldr	r3, [r3, #8]
 800c2da:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	4a30      	ldr	r2, [pc, #192]	@ (800c3a4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c2e2:	4293      	cmp	r3, r2
 800c2e4:	d004      	beq.n	800c2f0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	4a2f      	ldr	r2, [pc, #188]	@ (800c3a8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800c2ec:	4293      	cmp	r3, r2
 800c2ee:	d108      	bne.n	800c302 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c2f0:	68fb      	ldr	r3, [r7, #12]
 800c2f2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800c2f6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c2f8:	683b      	ldr	r3, [r7, #0]
 800c2fa:	685b      	ldr	r3, [r3, #4]
 800c2fc:	68fa      	ldr	r2, [r7, #12]
 800c2fe:	4313      	orrs	r3, r2
 800c300:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c302:	68fb      	ldr	r3, [r7, #12]
 800c304:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c308:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c30a:	683b      	ldr	r3, [r7, #0]
 800c30c:	681b      	ldr	r3, [r3, #0]
 800c30e:	68fa      	ldr	r2, [r7, #12]
 800c310:	4313      	orrs	r3, r2
 800c312:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	68fa      	ldr	r2, [r7, #12]
 800c31a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	4a20      	ldr	r2, [pc, #128]	@ (800c3a4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c322:	4293      	cmp	r3, r2
 800c324:	d022      	beq.n	800c36c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	681b      	ldr	r3, [r3, #0]
 800c32a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c32e:	d01d      	beq.n	800c36c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	681b      	ldr	r3, [r3, #0]
 800c334:	4a1d      	ldr	r2, [pc, #116]	@ (800c3ac <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800c336:	4293      	cmp	r3, r2
 800c338:	d018      	beq.n	800c36c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	681b      	ldr	r3, [r3, #0]
 800c33e:	4a1c      	ldr	r2, [pc, #112]	@ (800c3b0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800c340:	4293      	cmp	r3, r2
 800c342:	d013      	beq.n	800c36c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	4a1a      	ldr	r2, [pc, #104]	@ (800c3b4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800c34a:	4293      	cmp	r3, r2
 800c34c:	d00e      	beq.n	800c36c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	4a15      	ldr	r2, [pc, #84]	@ (800c3a8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800c354:	4293      	cmp	r3, r2
 800c356:	d009      	beq.n	800c36c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	681b      	ldr	r3, [r3, #0]
 800c35c:	4a16      	ldr	r2, [pc, #88]	@ (800c3b8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800c35e:	4293      	cmp	r3, r2
 800c360:	d004      	beq.n	800c36c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	681b      	ldr	r3, [r3, #0]
 800c366:	4a15      	ldr	r2, [pc, #84]	@ (800c3bc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800c368:	4293      	cmp	r3, r2
 800c36a:	d10c      	bne.n	800c386 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c36c:	68bb      	ldr	r3, [r7, #8]
 800c36e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c372:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c374:	683b      	ldr	r3, [r7, #0]
 800c376:	689b      	ldr	r3, [r3, #8]
 800c378:	68ba      	ldr	r2, [r7, #8]
 800c37a:	4313      	orrs	r3, r2
 800c37c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	68ba      	ldr	r2, [r7, #8]
 800c384:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	2201      	movs	r2, #1
 800c38a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	2200      	movs	r2, #0
 800c392:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c396:	2300      	movs	r3, #0
}
 800c398:	4618      	mov	r0, r3
 800c39a:	3714      	adds	r7, #20
 800c39c:	46bd      	mov	sp, r7
 800c39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3a2:	4770      	bx	lr
 800c3a4:	40010000 	.word	0x40010000
 800c3a8:	40010400 	.word	0x40010400
 800c3ac:	40000400 	.word	0x40000400
 800c3b0:	40000800 	.word	0x40000800
 800c3b4:	40000c00 	.word	0x40000c00
 800c3b8:	40001800 	.word	0x40001800
 800c3bc:	40014000 	.word	0x40014000

0800c3c0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c3c0:	b580      	push	{r7, lr}
 800c3c2:	b082      	sub	sp, #8
 800c3c4:	af00      	add	r7, sp, #0
 800c3c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	d101      	bne.n	800c3d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c3ce:	2301      	movs	r3, #1
 800c3d0:	e042      	b.n	800c458 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d106      	bne.n	800c3ea <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	2200      	movs	r2, #0
 800c3e0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c3e4:	6878      	ldr	r0, [r7, #4]
 800c3e6:	f7f6 f881 	bl	80024ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	2224      	movs	r2, #36	@ 0x24
 800c3ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	681a      	ldr	r2, [r3, #0]
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	681b      	ldr	r3, [r3, #0]
 800c3fc:	f022 0201 	bic.w	r2, r2, #1
 800c400:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c402:	6878      	ldr	r0, [r7, #4]
 800c404:	f000 fc94 	bl	800cd30 <UART_SetConfig>
 800c408:	4603      	mov	r3, r0
 800c40a:	2b01      	cmp	r3, #1
 800c40c:	d101      	bne.n	800c412 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800c40e:	2301      	movs	r3, #1
 800c410:	e022      	b.n	800c458 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c416:	2b00      	cmp	r3, #0
 800c418:	d002      	beq.n	800c420 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800c41a:	6878      	ldr	r0, [r7, #4]
 800c41c:	f001 f9f0 	bl	800d800 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	685a      	ldr	r2, [r3, #4]
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c42e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	689a      	ldr	r2, [r3, #8]
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c43e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	681b      	ldr	r3, [r3, #0]
 800c444:	681a      	ldr	r2, [r3, #0]
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	681b      	ldr	r3, [r3, #0]
 800c44a:	f042 0201 	orr.w	r2, r2, #1
 800c44e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c450:	6878      	ldr	r0, [r7, #4]
 800c452:	f001 fa77 	bl	800d944 <UART_CheckIdleState>
 800c456:	4603      	mov	r3, r0
}
 800c458:	4618      	mov	r0, r3
 800c45a:	3708      	adds	r7, #8
 800c45c:	46bd      	mov	sp, r7
 800c45e:	bd80      	pop	{r7, pc}

0800c460 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c460:	b580      	push	{r7, lr}
 800c462:	b08a      	sub	sp, #40	@ 0x28
 800c464:	af02      	add	r7, sp, #8
 800c466:	60f8      	str	r0, [r7, #12]
 800c468:	60b9      	str	r1, [r7, #8]
 800c46a:	603b      	str	r3, [r7, #0]
 800c46c:	4613      	mov	r3, r2
 800c46e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c470:	68fb      	ldr	r3, [r7, #12]
 800c472:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c476:	2b20      	cmp	r3, #32
 800c478:	d17b      	bne.n	800c572 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800c47a:	68bb      	ldr	r3, [r7, #8]
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d002      	beq.n	800c486 <HAL_UART_Transmit+0x26>
 800c480:	88fb      	ldrh	r3, [r7, #6]
 800c482:	2b00      	cmp	r3, #0
 800c484:	d101      	bne.n	800c48a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800c486:	2301      	movs	r3, #1
 800c488:	e074      	b.n	800c574 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	2200      	movs	r2, #0
 800c48e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	2221      	movs	r2, #33	@ 0x21
 800c496:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800c49a:	f7f6 f949 	bl	8002730 <HAL_GetTick>
 800c49e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	88fa      	ldrh	r2, [r7, #6]
 800c4a4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800c4a8:	68fb      	ldr	r3, [r7, #12]
 800c4aa:	88fa      	ldrh	r2, [r7, #6]
 800c4ac:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c4b0:	68fb      	ldr	r3, [r7, #12]
 800c4b2:	689b      	ldr	r3, [r3, #8]
 800c4b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c4b8:	d108      	bne.n	800c4cc <HAL_UART_Transmit+0x6c>
 800c4ba:	68fb      	ldr	r3, [r7, #12]
 800c4bc:	691b      	ldr	r3, [r3, #16]
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	d104      	bne.n	800c4cc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800c4c2:	2300      	movs	r3, #0
 800c4c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800c4c6:	68bb      	ldr	r3, [r7, #8]
 800c4c8:	61bb      	str	r3, [r7, #24]
 800c4ca:	e003      	b.n	800c4d4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800c4cc:	68bb      	ldr	r3, [r7, #8]
 800c4ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800c4d0:	2300      	movs	r3, #0
 800c4d2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800c4d4:	e030      	b.n	800c538 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c4d6:	683b      	ldr	r3, [r7, #0]
 800c4d8:	9300      	str	r3, [sp, #0]
 800c4da:	697b      	ldr	r3, [r7, #20]
 800c4dc:	2200      	movs	r2, #0
 800c4de:	2180      	movs	r1, #128	@ 0x80
 800c4e0:	68f8      	ldr	r0, [r7, #12]
 800c4e2:	f001 fad9 	bl	800da98 <UART_WaitOnFlagUntilTimeout>
 800c4e6:	4603      	mov	r3, r0
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	d005      	beq.n	800c4f8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800c4ec:	68fb      	ldr	r3, [r7, #12]
 800c4ee:	2220      	movs	r2, #32
 800c4f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800c4f4:	2303      	movs	r3, #3
 800c4f6:	e03d      	b.n	800c574 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800c4f8:	69fb      	ldr	r3, [r7, #28]
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	d10b      	bne.n	800c516 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800c4fe:	69bb      	ldr	r3, [r7, #24]
 800c500:	881b      	ldrh	r3, [r3, #0]
 800c502:	461a      	mov	r2, r3
 800c504:	68fb      	ldr	r3, [r7, #12]
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c50c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800c50e:	69bb      	ldr	r3, [r7, #24]
 800c510:	3302      	adds	r3, #2
 800c512:	61bb      	str	r3, [r7, #24]
 800c514:	e007      	b.n	800c526 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800c516:	69fb      	ldr	r3, [r7, #28]
 800c518:	781a      	ldrb	r2, [r3, #0]
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800c520:	69fb      	ldr	r3, [r7, #28]
 800c522:	3301      	adds	r3, #1
 800c524:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800c526:	68fb      	ldr	r3, [r7, #12]
 800c528:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c52c:	b29b      	uxth	r3, r3
 800c52e:	3b01      	subs	r3, #1
 800c530:	b29a      	uxth	r2, r3
 800c532:	68fb      	ldr	r3, [r7, #12]
 800c534:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c53e:	b29b      	uxth	r3, r3
 800c540:	2b00      	cmp	r3, #0
 800c542:	d1c8      	bne.n	800c4d6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c544:	683b      	ldr	r3, [r7, #0]
 800c546:	9300      	str	r3, [sp, #0]
 800c548:	697b      	ldr	r3, [r7, #20]
 800c54a:	2200      	movs	r2, #0
 800c54c:	2140      	movs	r1, #64	@ 0x40
 800c54e:	68f8      	ldr	r0, [r7, #12]
 800c550:	f001 faa2 	bl	800da98 <UART_WaitOnFlagUntilTimeout>
 800c554:	4603      	mov	r3, r0
 800c556:	2b00      	cmp	r3, #0
 800c558:	d005      	beq.n	800c566 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	2220      	movs	r2, #32
 800c55e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800c562:	2303      	movs	r3, #3
 800c564:	e006      	b.n	800c574 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800c566:	68fb      	ldr	r3, [r7, #12]
 800c568:	2220      	movs	r2, #32
 800c56a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800c56e:	2300      	movs	r3, #0
 800c570:	e000      	b.n	800c574 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800c572:	2302      	movs	r3, #2
  }
}
 800c574:	4618      	mov	r0, r3
 800c576:	3720      	adds	r7, #32
 800c578:	46bd      	mov	sp, r7
 800c57a:	bd80      	pop	{r7, pc}

0800c57c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c57c:	b580      	push	{r7, lr}
 800c57e:	b0ba      	sub	sp, #232	@ 0xe8
 800c580:	af00      	add	r7, sp, #0
 800c582:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	681b      	ldr	r3, [r3, #0]
 800c588:	69db      	ldr	r3, [r3, #28]
 800c58a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	681b      	ldr	r3, [r3, #0]
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	681b      	ldr	r3, [r3, #0]
 800c59c:	689b      	ldr	r3, [r3, #8]
 800c59e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c5a2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800c5a6:	f640 030f 	movw	r3, #2063	@ 0x80f
 800c5aa:	4013      	ands	r3, r2
 800c5ac:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800c5b0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c5b4:	2b00      	cmp	r3, #0
 800c5b6:	d11b      	bne.n	800c5f0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c5b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c5bc:	f003 0320 	and.w	r3, r3, #32
 800c5c0:	2b00      	cmp	r3, #0
 800c5c2:	d015      	beq.n	800c5f0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c5c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c5c8:	f003 0320 	and.w	r3, r3, #32
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	d105      	bne.n	800c5dc <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c5d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c5d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d009      	beq.n	800c5f0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c5e0:	2b00      	cmp	r3, #0
 800c5e2:	f000 8377 	beq.w	800ccd4 <HAL_UART_IRQHandler+0x758>
      {
        huart->RxISR(huart);
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c5ea:	6878      	ldr	r0, [r7, #4]
 800c5ec:	4798      	blx	r3
      }
      return;
 800c5ee:	e371      	b.n	800ccd4 <HAL_UART_IRQHandler+0x758>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800c5f0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	f000 8123 	beq.w	800c840 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800c5fa:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c5fe:	4b8d      	ldr	r3, [pc, #564]	@ (800c834 <HAL_UART_IRQHandler+0x2b8>)
 800c600:	4013      	ands	r3, r2
 800c602:	2b00      	cmp	r3, #0
 800c604:	d106      	bne.n	800c614 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800c606:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800c60a:	4b8b      	ldr	r3, [pc, #556]	@ (800c838 <HAL_UART_IRQHandler+0x2bc>)
 800c60c:	4013      	ands	r3, r2
 800c60e:	2b00      	cmp	r3, #0
 800c610:	f000 8116 	beq.w	800c840 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c614:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c618:	f003 0301 	and.w	r3, r3, #1
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d011      	beq.n	800c644 <HAL_UART_IRQHandler+0xc8>
 800c620:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c624:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d00b      	beq.n	800c644 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	681b      	ldr	r3, [r3, #0]
 800c630:	2201      	movs	r2, #1
 800c632:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c63a:	f043 0201 	orr.w	r2, r3, #1
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c644:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c648:	f003 0302 	and.w	r3, r3, #2
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	d011      	beq.n	800c674 <HAL_UART_IRQHandler+0xf8>
 800c650:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c654:	f003 0301 	and.w	r3, r3, #1
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d00b      	beq.n	800c674 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	2202      	movs	r2, #2
 800c662:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c66a:	f043 0204 	orr.w	r2, r3, #4
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c674:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c678:	f003 0304 	and.w	r3, r3, #4
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	d011      	beq.n	800c6a4 <HAL_UART_IRQHandler+0x128>
 800c680:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c684:	f003 0301 	and.w	r3, r3, #1
 800c688:	2b00      	cmp	r3, #0
 800c68a:	d00b      	beq.n	800c6a4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	2204      	movs	r2, #4
 800c692:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c69a:	f043 0202 	orr.w	r2, r3, #2
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800c6a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c6a8:	f003 0308 	and.w	r3, r3, #8
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	d017      	beq.n	800c6e0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c6b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c6b4:	f003 0320 	and.w	r3, r3, #32
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d105      	bne.n	800c6c8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800c6bc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c6c0:	4b5c      	ldr	r3, [pc, #368]	@ (800c834 <HAL_UART_IRQHandler+0x2b8>)
 800c6c2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d00b      	beq.n	800c6e0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	2208      	movs	r2, #8
 800c6ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c6d6:	f043 0208 	orr.w	r2, r3, #8
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800c6e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c6e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d012      	beq.n	800c712 <HAL_UART_IRQHandler+0x196>
 800c6ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c6f0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d00c      	beq.n	800c712 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	681b      	ldr	r3, [r3, #0]
 800c6fc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c700:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c708:	f043 0220 	orr.w	r2, r3, #32
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c718:	2b00      	cmp	r3, #0
 800c71a:	f000 82dd 	beq.w	800ccd8 <HAL_UART_IRQHandler+0x75c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c71e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c722:	f003 0320 	and.w	r3, r3, #32
 800c726:	2b00      	cmp	r3, #0
 800c728:	d013      	beq.n	800c752 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c72a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c72e:	f003 0320 	and.w	r3, r3, #32
 800c732:	2b00      	cmp	r3, #0
 800c734:	d105      	bne.n	800c742 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c736:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c73a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d007      	beq.n	800c752 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c746:	2b00      	cmp	r3, #0
 800c748:	d003      	beq.n	800c752 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c74e:	6878      	ldr	r0, [r7, #4]
 800c750:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c758:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	681b      	ldr	r3, [r3, #0]
 800c760:	689b      	ldr	r3, [r3, #8]
 800c762:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c766:	2b40      	cmp	r3, #64	@ 0x40
 800c768:	d005      	beq.n	800c776 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800c76a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800c76e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c772:	2b00      	cmp	r3, #0
 800c774:	d054      	beq.n	800c820 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c776:	6878      	ldr	r0, [r7, #4]
 800c778:	f001 f9f6 	bl	800db68 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	681b      	ldr	r3, [r3, #0]
 800c780:	689b      	ldr	r3, [r3, #8]
 800c782:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c786:	2b40      	cmp	r3, #64	@ 0x40
 800c788:	d146      	bne.n	800c818 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	681b      	ldr	r3, [r3, #0]
 800c78e:	3308      	adds	r3, #8
 800c790:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c794:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c798:	e853 3f00 	ldrex	r3, [r3]
 800c79c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800c7a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c7a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c7a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	3308      	adds	r3, #8
 800c7b2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800c7b6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800c7ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c7be:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800c7c2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800c7c6:	e841 2300 	strex	r3, r2, [r1]
 800c7ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800c7ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	d1d9      	bne.n	800c78a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	d017      	beq.n	800c810 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c7e6:	4a15      	ldr	r2, [pc, #84]	@ (800c83c <HAL_UART_IRQHandler+0x2c0>)
 800c7e8:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c7f0:	4618      	mov	r0, r3
 800c7f2:	f7f9 fbc3 	bl	8005f7c <HAL_DMA_Abort_IT>
 800c7f6:	4603      	mov	r3, r0
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d019      	beq.n	800c830 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c802:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c804:	687a      	ldr	r2, [r7, #4]
 800c806:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800c80a:	4610      	mov	r0, r2
 800c80c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c80e:	e00f      	b.n	800c830 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c810:	6878      	ldr	r0, [r7, #4]
 800c812:	f000 fa77 	bl	800cd04 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c816:	e00b      	b.n	800c830 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c818:	6878      	ldr	r0, [r7, #4]
 800c81a:	f000 fa73 	bl	800cd04 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c81e:	e007      	b.n	800c830 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c820:	6878      	ldr	r0, [r7, #4]
 800c822:	f000 fa6f 	bl	800cd04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	2200      	movs	r2, #0
 800c82a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800c82e:	e253      	b.n	800ccd8 <HAL_UART_IRQHandler+0x75c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c830:	bf00      	nop
    return;
 800c832:	e251      	b.n	800ccd8 <HAL_UART_IRQHandler+0x75c>
 800c834:	10000001 	.word	0x10000001
 800c838:	04000120 	.word	0x04000120
 800c83c:	0800dc35 	.word	0x0800dc35

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c844:	2b01      	cmp	r3, #1
 800c846:	f040 81e7 	bne.w	800cc18 <HAL_UART_IRQHandler+0x69c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800c84a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c84e:	f003 0310 	and.w	r3, r3, #16
 800c852:	2b00      	cmp	r3, #0
 800c854:	f000 81e0 	beq.w	800cc18 <HAL_UART_IRQHandler+0x69c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800c858:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c85c:	f003 0310 	and.w	r3, r3, #16
 800c860:	2b00      	cmp	r3, #0
 800c862:	f000 81d9 	beq.w	800cc18 <HAL_UART_IRQHandler+0x69c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	681b      	ldr	r3, [r3, #0]
 800c86a:	2210      	movs	r2, #16
 800c86c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	681b      	ldr	r3, [r3, #0]
 800c872:	689b      	ldr	r3, [r3, #8]
 800c874:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c878:	2b40      	cmp	r3, #64	@ 0x40
 800c87a:	f040 8151 	bne.w	800cb20 <HAL_UART_IRQHandler+0x5a4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c884:	681b      	ldr	r3, [r3, #0]
 800c886:	4a96      	ldr	r2, [pc, #600]	@ (800cae0 <HAL_UART_IRQHandler+0x564>)
 800c888:	4293      	cmp	r3, r2
 800c88a:	d068      	beq.n	800c95e <HAL_UART_IRQHandler+0x3e2>
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	4a93      	ldr	r2, [pc, #588]	@ (800cae4 <HAL_UART_IRQHandler+0x568>)
 800c896:	4293      	cmp	r3, r2
 800c898:	d061      	beq.n	800c95e <HAL_UART_IRQHandler+0x3e2>
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c8a0:	681b      	ldr	r3, [r3, #0]
 800c8a2:	4a91      	ldr	r2, [pc, #580]	@ (800cae8 <HAL_UART_IRQHandler+0x56c>)
 800c8a4:	4293      	cmp	r3, r2
 800c8a6:	d05a      	beq.n	800c95e <HAL_UART_IRQHandler+0x3e2>
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c8ae:	681b      	ldr	r3, [r3, #0]
 800c8b0:	4a8e      	ldr	r2, [pc, #568]	@ (800caec <HAL_UART_IRQHandler+0x570>)
 800c8b2:	4293      	cmp	r3, r2
 800c8b4:	d053      	beq.n	800c95e <HAL_UART_IRQHandler+0x3e2>
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c8bc:	681b      	ldr	r3, [r3, #0]
 800c8be:	4a8c      	ldr	r2, [pc, #560]	@ (800caf0 <HAL_UART_IRQHandler+0x574>)
 800c8c0:	4293      	cmp	r3, r2
 800c8c2:	d04c      	beq.n	800c95e <HAL_UART_IRQHandler+0x3e2>
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	4a89      	ldr	r2, [pc, #548]	@ (800caf4 <HAL_UART_IRQHandler+0x578>)
 800c8ce:	4293      	cmp	r3, r2
 800c8d0:	d045      	beq.n	800c95e <HAL_UART_IRQHandler+0x3e2>
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c8d8:	681b      	ldr	r3, [r3, #0]
 800c8da:	4a87      	ldr	r2, [pc, #540]	@ (800caf8 <HAL_UART_IRQHandler+0x57c>)
 800c8dc:	4293      	cmp	r3, r2
 800c8de:	d03e      	beq.n	800c95e <HAL_UART_IRQHandler+0x3e2>
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c8e6:	681b      	ldr	r3, [r3, #0]
 800c8e8:	4a84      	ldr	r2, [pc, #528]	@ (800cafc <HAL_UART_IRQHandler+0x580>)
 800c8ea:	4293      	cmp	r3, r2
 800c8ec:	d037      	beq.n	800c95e <HAL_UART_IRQHandler+0x3e2>
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c8f4:	681b      	ldr	r3, [r3, #0]
 800c8f6:	4a82      	ldr	r2, [pc, #520]	@ (800cb00 <HAL_UART_IRQHandler+0x584>)
 800c8f8:	4293      	cmp	r3, r2
 800c8fa:	d030      	beq.n	800c95e <HAL_UART_IRQHandler+0x3e2>
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c902:	681b      	ldr	r3, [r3, #0]
 800c904:	4a7f      	ldr	r2, [pc, #508]	@ (800cb04 <HAL_UART_IRQHandler+0x588>)
 800c906:	4293      	cmp	r3, r2
 800c908:	d029      	beq.n	800c95e <HAL_UART_IRQHandler+0x3e2>
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	4a7d      	ldr	r2, [pc, #500]	@ (800cb08 <HAL_UART_IRQHandler+0x58c>)
 800c914:	4293      	cmp	r3, r2
 800c916:	d022      	beq.n	800c95e <HAL_UART_IRQHandler+0x3e2>
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	4a7a      	ldr	r2, [pc, #488]	@ (800cb0c <HAL_UART_IRQHandler+0x590>)
 800c922:	4293      	cmp	r3, r2
 800c924:	d01b      	beq.n	800c95e <HAL_UART_IRQHandler+0x3e2>
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	4a78      	ldr	r2, [pc, #480]	@ (800cb10 <HAL_UART_IRQHandler+0x594>)
 800c930:	4293      	cmp	r3, r2
 800c932:	d014      	beq.n	800c95e <HAL_UART_IRQHandler+0x3e2>
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c93a:	681b      	ldr	r3, [r3, #0]
 800c93c:	4a75      	ldr	r2, [pc, #468]	@ (800cb14 <HAL_UART_IRQHandler+0x598>)
 800c93e:	4293      	cmp	r3, r2
 800c940:	d00d      	beq.n	800c95e <HAL_UART_IRQHandler+0x3e2>
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c948:	681b      	ldr	r3, [r3, #0]
 800c94a:	4a73      	ldr	r2, [pc, #460]	@ (800cb18 <HAL_UART_IRQHandler+0x59c>)
 800c94c:	4293      	cmp	r3, r2
 800c94e:	d006      	beq.n	800c95e <HAL_UART_IRQHandler+0x3e2>
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	4a70      	ldr	r2, [pc, #448]	@ (800cb1c <HAL_UART_IRQHandler+0x5a0>)
 800c95a:	4293      	cmp	r3, r2
 800c95c:	d106      	bne.n	800c96c <HAL_UART_IRQHandler+0x3f0>
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c964:	681b      	ldr	r3, [r3, #0]
 800c966:	685b      	ldr	r3, [r3, #4]
 800c968:	b29b      	uxth	r3, r3
 800c96a:	e005      	b.n	800c978 <HAL_UART_IRQHandler+0x3fc>
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c972:	681b      	ldr	r3, [r3, #0]
 800c974:	685b      	ldr	r3, [r3, #4]
 800c976:	b29b      	uxth	r3, r3
 800c978:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800c97c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800c980:	2b00      	cmp	r3, #0
 800c982:	f000 81ab 	beq.w	800ccdc <HAL_UART_IRQHandler+0x760>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c98c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c990:	429a      	cmp	r2, r3
 800c992:	f080 81a3 	bcs.w	800ccdc <HAL_UART_IRQHandler+0x760>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c99c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c9a6:	69db      	ldr	r3, [r3, #28]
 800c9a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c9ac:	f000 8087 	beq.w	800cabe <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	681b      	ldr	r3, [r3, #0]
 800c9b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9b8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c9bc:	e853 3f00 	ldrex	r3, [r3]
 800c9c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800c9c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c9c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c9cc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	681b      	ldr	r3, [r3, #0]
 800c9d4:	461a      	mov	r2, r3
 800c9d6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800c9da:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c9de:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9e2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800c9e6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800c9ea:	e841 2300 	strex	r3, r2, [r1]
 800c9ee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800c9f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c9f6:	2b00      	cmp	r3, #0
 800c9f8:	d1da      	bne.n	800c9b0 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	681b      	ldr	r3, [r3, #0]
 800c9fe:	3308      	adds	r3, #8
 800ca00:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca02:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ca04:	e853 3f00 	ldrex	r3, [r3]
 800ca08:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ca0a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ca0c:	f023 0301 	bic.w	r3, r3, #1
 800ca10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	681b      	ldr	r3, [r3, #0]
 800ca18:	3308      	adds	r3, #8
 800ca1a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800ca1e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800ca22:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca24:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ca26:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ca2a:	e841 2300 	strex	r3, r2, [r1]
 800ca2e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800ca30:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ca32:	2b00      	cmp	r3, #0
 800ca34:	d1e1      	bne.n	800c9fa <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	3308      	adds	r3, #8
 800ca3c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca3e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ca40:	e853 3f00 	ldrex	r3, [r3]
 800ca44:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800ca46:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ca48:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ca4c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	681b      	ldr	r3, [r3, #0]
 800ca54:	3308      	adds	r3, #8
 800ca56:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800ca5a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ca5c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca5e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ca60:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ca62:	e841 2300 	strex	r3, r2, [r1]
 800ca66:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800ca68:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ca6a:	2b00      	cmp	r3, #0
 800ca6c:	d1e3      	bne.n	800ca36 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	2220      	movs	r2, #32
 800ca72:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	2200      	movs	r2, #0
 800ca7a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ca84:	e853 3f00 	ldrex	r3, [r3]
 800ca88:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ca8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ca8c:	f023 0310 	bic.w	r3, r3, #16
 800ca90:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	681b      	ldr	r3, [r3, #0]
 800ca98:	461a      	mov	r2, r3
 800ca9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ca9e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800caa0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800caa2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800caa4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800caa6:	e841 2300 	strex	r3, r2, [r1]
 800caaa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800caac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800caae:	2b00      	cmp	r3, #0
 800cab0:	d1e4      	bne.n	800ca7c <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cab8:	4618      	mov	r0, r3
 800caba:	f7f8 ff41 	bl	8005940 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	2202      	movs	r2, #2
 800cac2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cad0:	b29b      	uxth	r3, r3
 800cad2:	1ad3      	subs	r3, r2, r3
 800cad4:	b29b      	uxth	r3, r3
 800cad6:	4619      	mov	r1, r3
 800cad8:	6878      	ldr	r0, [r7, #4]
 800cada:	f000 f91d 	bl	800cd18 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800cade:	e0fd      	b.n	800ccdc <HAL_UART_IRQHandler+0x760>
 800cae0:	40020010 	.word	0x40020010
 800cae4:	40020028 	.word	0x40020028
 800cae8:	40020040 	.word	0x40020040
 800caec:	40020058 	.word	0x40020058
 800caf0:	40020070 	.word	0x40020070
 800caf4:	40020088 	.word	0x40020088
 800caf8:	400200a0 	.word	0x400200a0
 800cafc:	400200b8 	.word	0x400200b8
 800cb00:	40020410 	.word	0x40020410
 800cb04:	40020428 	.word	0x40020428
 800cb08:	40020440 	.word	0x40020440
 800cb0c:	40020458 	.word	0x40020458
 800cb10:	40020470 	.word	0x40020470
 800cb14:	40020488 	.word	0x40020488
 800cb18:	400204a0 	.word	0x400204a0
 800cb1c:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cb2c:	b29b      	uxth	r3, r3
 800cb2e:	1ad3      	subs	r3, r2, r3
 800cb30:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cb3a:	b29b      	uxth	r3, r3
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	f000 80cf 	beq.w	800cce0 <HAL_UART_IRQHandler+0x764>
          && (nb_rx_data > 0U))
 800cb42:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	f000 80ca 	beq.w	800cce0 <HAL_UART_IRQHandler+0x764>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	681b      	ldr	r3, [r3, #0]
 800cb50:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb54:	e853 3f00 	ldrex	r3, [r3]
 800cb58:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800cb5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb5c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cb60:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	681b      	ldr	r3, [r3, #0]
 800cb68:	461a      	mov	r2, r3
 800cb6a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800cb6e:	647b      	str	r3, [r7, #68]	@ 0x44
 800cb70:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb72:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cb74:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cb76:	e841 2300 	strex	r3, r2, [r1]
 800cb7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800cb7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb7e:	2b00      	cmp	r3, #0
 800cb80:	d1e4      	bne.n	800cb4c <HAL_UART_IRQHandler+0x5d0>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	681b      	ldr	r3, [r3, #0]
 800cb86:	3308      	adds	r3, #8
 800cb88:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb8c:	e853 3f00 	ldrex	r3, [r3]
 800cb90:	623b      	str	r3, [r7, #32]
   return(result);
 800cb92:	6a3a      	ldr	r2, [r7, #32]
 800cb94:	4b55      	ldr	r3, [pc, #340]	@ (800ccec <HAL_UART_IRQHandler+0x770>)
 800cb96:	4013      	ands	r3, r2
 800cb98:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	681b      	ldr	r3, [r3, #0]
 800cba0:	3308      	adds	r3, #8
 800cba2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800cba6:	633a      	str	r2, [r7, #48]	@ 0x30
 800cba8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbaa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cbac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cbae:	e841 2300 	strex	r3, r2, [r1]
 800cbb2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800cbb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbb6:	2b00      	cmp	r3, #0
 800cbb8:	d1e3      	bne.n	800cb82 <HAL_UART_IRQHandler+0x606>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	2220      	movs	r2, #32
 800cbbe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	2200      	movs	r2, #0
 800cbc6:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	2200      	movs	r2, #0
 800cbcc:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbd4:	693b      	ldr	r3, [r7, #16]
 800cbd6:	e853 3f00 	ldrex	r3, [r3]
 800cbda:	60fb      	str	r3, [r7, #12]
   return(result);
 800cbdc:	68fb      	ldr	r3, [r7, #12]
 800cbde:	f023 0310 	bic.w	r3, r3, #16
 800cbe2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	681b      	ldr	r3, [r3, #0]
 800cbea:	461a      	mov	r2, r3
 800cbec:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800cbf0:	61fb      	str	r3, [r7, #28]
 800cbf2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbf4:	69b9      	ldr	r1, [r7, #24]
 800cbf6:	69fa      	ldr	r2, [r7, #28]
 800cbf8:	e841 2300 	strex	r3, r2, [r1]
 800cbfc:	617b      	str	r3, [r7, #20]
   return(result);
 800cbfe:	697b      	ldr	r3, [r7, #20]
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	d1e4      	bne.n	800cbce <HAL_UART_IRQHandler+0x652>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	2202      	movs	r2, #2
 800cc08:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800cc0a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800cc0e:	4619      	mov	r1, r3
 800cc10:	6878      	ldr	r0, [r7, #4]
 800cc12:	f000 f881 	bl	800cd18 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800cc16:	e063      	b.n	800cce0 <HAL_UART_IRQHandler+0x764>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800cc18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cc1c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	d00e      	beq.n	800cc42 <HAL_UART_IRQHandler+0x6c6>
 800cc24:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cc28:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d008      	beq.n	800cc42 <HAL_UART_IRQHandler+0x6c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	681b      	ldr	r3, [r3, #0]
 800cc34:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800cc38:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800cc3a:	6878      	ldr	r0, [r7, #4]
 800cc3c:	f001 f83b 	bl	800dcb6 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800cc40:	e051      	b.n	800cce6 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800cc42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cc46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	d014      	beq.n	800cc78 <HAL_UART_IRQHandler+0x6fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800cc4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cc52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cc56:	2b00      	cmp	r3, #0
 800cc58:	d105      	bne.n	800cc66 <HAL_UART_IRQHandler+0x6ea>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800cc5a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cc5e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cc62:	2b00      	cmp	r3, #0
 800cc64:	d008      	beq.n	800cc78 <HAL_UART_IRQHandler+0x6fc>
  {
    if (huart->TxISR != NULL)
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d03a      	beq.n	800cce4 <HAL_UART_IRQHandler+0x768>
    {
      huart->TxISR(huart);
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800cc72:	6878      	ldr	r0, [r7, #4]
 800cc74:	4798      	blx	r3
    }
    return;
 800cc76:	e035      	b.n	800cce4 <HAL_UART_IRQHandler+0x768>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800cc78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cc7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	d009      	beq.n	800cc98 <HAL_UART_IRQHandler+0x71c>
 800cc84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cc88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	d003      	beq.n	800cc98 <HAL_UART_IRQHandler+0x71c>
  {
    UART_EndTransmit_IT(huart);
 800cc90:	6878      	ldr	r0, [r7, #4]
 800cc92:	f000 ffe5 	bl	800dc60 <UART_EndTransmit_IT>
    return;
 800cc96:	e026      	b.n	800cce6 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800cc98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cc9c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	d009      	beq.n	800ccb8 <HAL_UART_IRQHandler+0x73c>
 800cca4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cca8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	d003      	beq.n	800ccb8 <HAL_UART_IRQHandler+0x73c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800ccb0:	6878      	ldr	r0, [r7, #4]
 800ccb2:	f001 f814 	bl	800dcde <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ccb6:	e016      	b.n	800cce6 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800ccb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ccbc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	d010      	beq.n	800cce6 <HAL_UART_IRQHandler+0x76a>
 800ccc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	da0c      	bge.n	800cce6 <HAL_UART_IRQHandler+0x76a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800cccc:	6878      	ldr	r0, [r7, #4]
 800ccce:	f000 fffc 	bl	800dcca <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ccd2:	e008      	b.n	800cce6 <HAL_UART_IRQHandler+0x76a>
      return;
 800ccd4:	bf00      	nop
 800ccd6:	e006      	b.n	800cce6 <HAL_UART_IRQHandler+0x76a>
    return;
 800ccd8:	bf00      	nop
 800ccda:	e004      	b.n	800cce6 <HAL_UART_IRQHandler+0x76a>
      return;
 800ccdc:	bf00      	nop
 800ccde:	e002      	b.n	800cce6 <HAL_UART_IRQHandler+0x76a>
      return;
 800cce0:	bf00      	nop
 800cce2:	e000      	b.n	800cce6 <HAL_UART_IRQHandler+0x76a>
    return;
 800cce4:	bf00      	nop
  }
}
 800cce6:	37e8      	adds	r7, #232	@ 0xe8
 800cce8:	46bd      	mov	sp, r7
 800ccea:	bd80      	pop	{r7, pc}
 800ccec:	effffffe 	.word	0xeffffffe

0800ccf0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ccf0:	b480      	push	{r7}
 800ccf2:	b083      	sub	sp, #12
 800ccf4:	af00      	add	r7, sp, #0
 800ccf6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800ccf8:	bf00      	nop
 800ccfa:	370c      	adds	r7, #12
 800ccfc:	46bd      	mov	sp, r7
 800ccfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd02:	4770      	bx	lr

0800cd04 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800cd04:	b480      	push	{r7}
 800cd06:	b083      	sub	sp, #12
 800cd08:	af00      	add	r7, sp, #0
 800cd0a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800cd0c:	bf00      	nop
 800cd0e:	370c      	adds	r7, #12
 800cd10:	46bd      	mov	sp, r7
 800cd12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd16:	4770      	bx	lr

0800cd18 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800cd18:	b480      	push	{r7}
 800cd1a:	b083      	sub	sp, #12
 800cd1c:	af00      	add	r7, sp, #0
 800cd1e:	6078      	str	r0, [r7, #4]
 800cd20:	460b      	mov	r3, r1
 800cd22:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800cd24:	bf00      	nop
 800cd26:	370c      	adds	r7, #12
 800cd28:	46bd      	mov	sp, r7
 800cd2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd2e:	4770      	bx	lr

0800cd30 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800cd30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800cd34:	b092      	sub	sp, #72	@ 0x48
 800cd36:	af00      	add	r7, sp, #0
 800cd38:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800cd3a:	2300      	movs	r3, #0
 800cd3c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800cd40:	697b      	ldr	r3, [r7, #20]
 800cd42:	689a      	ldr	r2, [r3, #8]
 800cd44:	697b      	ldr	r3, [r7, #20]
 800cd46:	691b      	ldr	r3, [r3, #16]
 800cd48:	431a      	orrs	r2, r3
 800cd4a:	697b      	ldr	r3, [r7, #20]
 800cd4c:	695b      	ldr	r3, [r3, #20]
 800cd4e:	431a      	orrs	r2, r3
 800cd50:	697b      	ldr	r3, [r7, #20]
 800cd52:	69db      	ldr	r3, [r3, #28]
 800cd54:	4313      	orrs	r3, r2
 800cd56:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800cd58:	697b      	ldr	r3, [r7, #20]
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	681a      	ldr	r2, [r3, #0]
 800cd5e:	4bbe      	ldr	r3, [pc, #760]	@ (800d058 <UART_SetConfig+0x328>)
 800cd60:	4013      	ands	r3, r2
 800cd62:	697a      	ldr	r2, [r7, #20]
 800cd64:	6812      	ldr	r2, [r2, #0]
 800cd66:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800cd68:	430b      	orrs	r3, r1
 800cd6a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800cd6c:	697b      	ldr	r3, [r7, #20]
 800cd6e:	681b      	ldr	r3, [r3, #0]
 800cd70:	685b      	ldr	r3, [r3, #4]
 800cd72:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800cd76:	697b      	ldr	r3, [r7, #20]
 800cd78:	68da      	ldr	r2, [r3, #12]
 800cd7a:	697b      	ldr	r3, [r7, #20]
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	430a      	orrs	r2, r1
 800cd80:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800cd82:	697b      	ldr	r3, [r7, #20]
 800cd84:	699b      	ldr	r3, [r3, #24]
 800cd86:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800cd88:	697b      	ldr	r3, [r7, #20]
 800cd8a:	681b      	ldr	r3, [r3, #0]
 800cd8c:	4ab3      	ldr	r2, [pc, #716]	@ (800d05c <UART_SetConfig+0x32c>)
 800cd8e:	4293      	cmp	r3, r2
 800cd90:	d004      	beq.n	800cd9c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800cd92:	697b      	ldr	r3, [r7, #20]
 800cd94:	6a1b      	ldr	r3, [r3, #32]
 800cd96:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cd98:	4313      	orrs	r3, r2
 800cd9a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800cd9c:	697b      	ldr	r3, [r7, #20]
 800cd9e:	681b      	ldr	r3, [r3, #0]
 800cda0:	689a      	ldr	r2, [r3, #8]
 800cda2:	4baf      	ldr	r3, [pc, #700]	@ (800d060 <UART_SetConfig+0x330>)
 800cda4:	4013      	ands	r3, r2
 800cda6:	697a      	ldr	r2, [r7, #20]
 800cda8:	6812      	ldr	r2, [r2, #0]
 800cdaa:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800cdac:	430b      	orrs	r3, r1
 800cdae:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800cdb0:	697b      	ldr	r3, [r7, #20]
 800cdb2:	681b      	ldr	r3, [r3, #0]
 800cdb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cdb6:	f023 010f 	bic.w	r1, r3, #15
 800cdba:	697b      	ldr	r3, [r7, #20]
 800cdbc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cdbe:	697b      	ldr	r3, [r7, #20]
 800cdc0:	681b      	ldr	r3, [r3, #0]
 800cdc2:	430a      	orrs	r2, r1
 800cdc4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800cdc6:	697b      	ldr	r3, [r7, #20]
 800cdc8:	681b      	ldr	r3, [r3, #0]
 800cdca:	4aa6      	ldr	r2, [pc, #664]	@ (800d064 <UART_SetConfig+0x334>)
 800cdcc:	4293      	cmp	r3, r2
 800cdce:	d177      	bne.n	800cec0 <UART_SetConfig+0x190>
 800cdd0:	4ba5      	ldr	r3, [pc, #660]	@ (800d068 <UART_SetConfig+0x338>)
 800cdd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cdd4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800cdd8:	2b28      	cmp	r3, #40	@ 0x28
 800cdda:	d86d      	bhi.n	800ceb8 <UART_SetConfig+0x188>
 800cddc:	a201      	add	r2, pc, #4	@ (adr r2, 800cde4 <UART_SetConfig+0xb4>)
 800cdde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cde2:	bf00      	nop
 800cde4:	0800ce89 	.word	0x0800ce89
 800cde8:	0800ceb9 	.word	0x0800ceb9
 800cdec:	0800ceb9 	.word	0x0800ceb9
 800cdf0:	0800ceb9 	.word	0x0800ceb9
 800cdf4:	0800ceb9 	.word	0x0800ceb9
 800cdf8:	0800ceb9 	.word	0x0800ceb9
 800cdfc:	0800ceb9 	.word	0x0800ceb9
 800ce00:	0800ceb9 	.word	0x0800ceb9
 800ce04:	0800ce91 	.word	0x0800ce91
 800ce08:	0800ceb9 	.word	0x0800ceb9
 800ce0c:	0800ceb9 	.word	0x0800ceb9
 800ce10:	0800ceb9 	.word	0x0800ceb9
 800ce14:	0800ceb9 	.word	0x0800ceb9
 800ce18:	0800ceb9 	.word	0x0800ceb9
 800ce1c:	0800ceb9 	.word	0x0800ceb9
 800ce20:	0800ceb9 	.word	0x0800ceb9
 800ce24:	0800ce99 	.word	0x0800ce99
 800ce28:	0800ceb9 	.word	0x0800ceb9
 800ce2c:	0800ceb9 	.word	0x0800ceb9
 800ce30:	0800ceb9 	.word	0x0800ceb9
 800ce34:	0800ceb9 	.word	0x0800ceb9
 800ce38:	0800ceb9 	.word	0x0800ceb9
 800ce3c:	0800ceb9 	.word	0x0800ceb9
 800ce40:	0800ceb9 	.word	0x0800ceb9
 800ce44:	0800cea1 	.word	0x0800cea1
 800ce48:	0800ceb9 	.word	0x0800ceb9
 800ce4c:	0800ceb9 	.word	0x0800ceb9
 800ce50:	0800ceb9 	.word	0x0800ceb9
 800ce54:	0800ceb9 	.word	0x0800ceb9
 800ce58:	0800ceb9 	.word	0x0800ceb9
 800ce5c:	0800ceb9 	.word	0x0800ceb9
 800ce60:	0800ceb9 	.word	0x0800ceb9
 800ce64:	0800cea9 	.word	0x0800cea9
 800ce68:	0800ceb9 	.word	0x0800ceb9
 800ce6c:	0800ceb9 	.word	0x0800ceb9
 800ce70:	0800ceb9 	.word	0x0800ceb9
 800ce74:	0800ceb9 	.word	0x0800ceb9
 800ce78:	0800ceb9 	.word	0x0800ceb9
 800ce7c:	0800ceb9 	.word	0x0800ceb9
 800ce80:	0800ceb9 	.word	0x0800ceb9
 800ce84:	0800ceb1 	.word	0x0800ceb1
 800ce88:	2301      	movs	r3, #1
 800ce8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce8e:	e222      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800ce90:	2304      	movs	r3, #4
 800ce92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce96:	e21e      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800ce98:	2308      	movs	r3, #8
 800ce9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce9e:	e21a      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800cea0:	2310      	movs	r3, #16
 800cea2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cea6:	e216      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800cea8:	2320      	movs	r3, #32
 800ceaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ceae:	e212      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800ceb0:	2340      	movs	r3, #64	@ 0x40
 800ceb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ceb6:	e20e      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800ceb8:	2380      	movs	r3, #128	@ 0x80
 800ceba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cebe:	e20a      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800cec0:	697b      	ldr	r3, [r7, #20]
 800cec2:	681b      	ldr	r3, [r3, #0]
 800cec4:	4a69      	ldr	r2, [pc, #420]	@ (800d06c <UART_SetConfig+0x33c>)
 800cec6:	4293      	cmp	r3, r2
 800cec8:	d130      	bne.n	800cf2c <UART_SetConfig+0x1fc>
 800ceca:	4b67      	ldr	r3, [pc, #412]	@ (800d068 <UART_SetConfig+0x338>)
 800cecc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cece:	f003 0307 	and.w	r3, r3, #7
 800ced2:	2b05      	cmp	r3, #5
 800ced4:	d826      	bhi.n	800cf24 <UART_SetConfig+0x1f4>
 800ced6:	a201      	add	r2, pc, #4	@ (adr r2, 800cedc <UART_SetConfig+0x1ac>)
 800ced8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cedc:	0800cef5 	.word	0x0800cef5
 800cee0:	0800cefd 	.word	0x0800cefd
 800cee4:	0800cf05 	.word	0x0800cf05
 800cee8:	0800cf0d 	.word	0x0800cf0d
 800ceec:	0800cf15 	.word	0x0800cf15
 800cef0:	0800cf1d 	.word	0x0800cf1d
 800cef4:	2300      	movs	r3, #0
 800cef6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cefa:	e1ec      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800cefc:	2304      	movs	r3, #4
 800cefe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cf02:	e1e8      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800cf04:	2308      	movs	r3, #8
 800cf06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cf0a:	e1e4      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800cf0c:	2310      	movs	r3, #16
 800cf0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cf12:	e1e0      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800cf14:	2320      	movs	r3, #32
 800cf16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cf1a:	e1dc      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800cf1c:	2340      	movs	r3, #64	@ 0x40
 800cf1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cf22:	e1d8      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800cf24:	2380      	movs	r3, #128	@ 0x80
 800cf26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cf2a:	e1d4      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800cf2c:	697b      	ldr	r3, [r7, #20]
 800cf2e:	681b      	ldr	r3, [r3, #0]
 800cf30:	4a4f      	ldr	r2, [pc, #316]	@ (800d070 <UART_SetConfig+0x340>)
 800cf32:	4293      	cmp	r3, r2
 800cf34:	d130      	bne.n	800cf98 <UART_SetConfig+0x268>
 800cf36:	4b4c      	ldr	r3, [pc, #304]	@ (800d068 <UART_SetConfig+0x338>)
 800cf38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cf3a:	f003 0307 	and.w	r3, r3, #7
 800cf3e:	2b05      	cmp	r3, #5
 800cf40:	d826      	bhi.n	800cf90 <UART_SetConfig+0x260>
 800cf42:	a201      	add	r2, pc, #4	@ (adr r2, 800cf48 <UART_SetConfig+0x218>)
 800cf44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf48:	0800cf61 	.word	0x0800cf61
 800cf4c:	0800cf69 	.word	0x0800cf69
 800cf50:	0800cf71 	.word	0x0800cf71
 800cf54:	0800cf79 	.word	0x0800cf79
 800cf58:	0800cf81 	.word	0x0800cf81
 800cf5c:	0800cf89 	.word	0x0800cf89
 800cf60:	2300      	movs	r3, #0
 800cf62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cf66:	e1b6      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800cf68:	2304      	movs	r3, #4
 800cf6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cf6e:	e1b2      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800cf70:	2308      	movs	r3, #8
 800cf72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cf76:	e1ae      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800cf78:	2310      	movs	r3, #16
 800cf7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cf7e:	e1aa      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800cf80:	2320      	movs	r3, #32
 800cf82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cf86:	e1a6      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800cf88:	2340      	movs	r3, #64	@ 0x40
 800cf8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cf8e:	e1a2      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800cf90:	2380      	movs	r3, #128	@ 0x80
 800cf92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cf96:	e19e      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800cf98:	697b      	ldr	r3, [r7, #20]
 800cf9a:	681b      	ldr	r3, [r3, #0]
 800cf9c:	4a35      	ldr	r2, [pc, #212]	@ (800d074 <UART_SetConfig+0x344>)
 800cf9e:	4293      	cmp	r3, r2
 800cfa0:	d130      	bne.n	800d004 <UART_SetConfig+0x2d4>
 800cfa2:	4b31      	ldr	r3, [pc, #196]	@ (800d068 <UART_SetConfig+0x338>)
 800cfa4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cfa6:	f003 0307 	and.w	r3, r3, #7
 800cfaa:	2b05      	cmp	r3, #5
 800cfac:	d826      	bhi.n	800cffc <UART_SetConfig+0x2cc>
 800cfae:	a201      	add	r2, pc, #4	@ (adr r2, 800cfb4 <UART_SetConfig+0x284>)
 800cfb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cfb4:	0800cfcd 	.word	0x0800cfcd
 800cfb8:	0800cfd5 	.word	0x0800cfd5
 800cfbc:	0800cfdd 	.word	0x0800cfdd
 800cfc0:	0800cfe5 	.word	0x0800cfe5
 800cfc4:	0800cfed 	.word	0x0800cfed
 800cfc8:	0800cff5 	.word	0x0800cff5
 800cfcc:	2300      	movs	r3, #0
 800cfce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cfd2:	e180      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800cfd4:	2304      	movs	r3, #4
 800cfd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cfda:	e17c      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800cfdc:	2308      	movs	r3, #8
 800cfde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cfe2:	e178      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800cfe4:	2310      	movs	r3, #16
 800cfe6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cfea:	e174      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800cfec:	2320      	movs	r3, #32
 800cfee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cff2:	e170      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800cff4:	2340      	movs	r3, #64	@ 0x40
 800cff6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cffa:	e16c      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800cffc:	2380      	movs	r3, #128	@ 0x80
 800cffe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d002:	e168      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800d004:	697b      	ldr	r3, [r7, #20]
 800d006:	681b      	ldr	r3, [r3, #0]
 800d008:	4a1b      	ldr	r2, [pc, #108]	@ (800d078 <UART_SetConfig+0x348>)
 800d00a:	4293      	cmp	r3, r2
 800d00c:	d142      	bne.n	800d094 <UART_SetConfig+0x364>
 800d00e:	4b16      	ldr	r3, [pc, #88]	@ (800d068 <UART_SetConfig+0x338>)
 800d010:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d012:	f003 0307 	and.w	r3, r3, #7
 800d016:	2b05      	cmp	r3, #5
 800d018:	d838      	bhi.n	800d08c <UART_SetConfig+0x35c>
 800d01a:	a201      	add	r2, pc, #4	@ (adr r2, 800d020 <UART_SetConfig+0x2f0>)
 800d01c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d020:	0800d039 	.word	0x0800d039
 800d024:	0800d041 	.word	0x0800d041
 800d028:	0800d049 	.word	0x0800d049
 800d02c:	0800d051 	.word	0x0800d051
 800d030:	0800d07d 	.word	0x0800d07d
 800d034:	0800d085 	.word	0x0800d085
 800d038:	2300      	movs	r3, #0
 800d03a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d03e:	e14a      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800d040:	2304      	movs	r3, #4
 800d042:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d046:	e146      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800d048:	2308      	movs	r3, #8
 800d04a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d04e:	e142      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800d050:	2310      	movs	r3, #16
 800d052:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d056:	e13e      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800d058:	cfff69f3 	.word	0xcfff69f3
 800d05c:	58000c00 	.word	0x58000c00
 800d060:	11fff4ff 	.word	0x11fff4ff
 800d064:	40011000 	.word	0x40011000
 800d068:	58024400 	.word	0x58024400
 800d06c:	40004400 	.word	0x40004400
 800d070:	40004800 	.word	0x40004800
 800d074:	40004c00 	.word	0x40004c00
 800d078:	40005000 	.word	0x40005000
 800d07c:	2320      	movs	r3, #32
 800d07e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d082:	e128      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800d084:	2340      	movs	r3, #64	@ 0x40
 800d086:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d08a:	e124      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800d08c:	2380      	movs	r3, #128	@ 0x80
 800d08e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d092:	e120      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800d094:	697b      	ldr	r3, [r7, #20]
 800d096:	681b      	ldr	r3, [r3, #0]
 800d098:	4acb      	ldr	r2, [pc, #812]	@ (800d3c8 <UART_SetConfig+0x698>)
 800d09a:	4293      	cmp	r3, r2
 800d09c:	d176      	bne.n	800d18c <UART_SetConfig+0x45c>
 800d09e:	4bcb      	ldr	r3, [pc, #812]	@ (800d3cc <UART_SetConfig+0x69c>)
 800d0a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d0a2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d0a6:	2b28      	cmp	r3, #40	@ 0x28
 800d0a8:	d86c      	bhi.n	800d184 <UART_SetConfig+0x454>
 800d0aa:	a201      	add	r2, pc, #4	@ (adr r2, 800d0b0 <UART_SetConfig+0x380>)
 800d0ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d0b0:	0800d155 	.word	0x0800d155
 800d0b4:	0800d185 	.word	0x0800d185
 800d0b8:	0800d185 	.word	0x0800d185
 800d0bc:	0800d185 	.word	0x0800d185
 800d0c0:	0800d185 	.word	0x0800d185
 800d0c4:	0800d185 	.word	0x0800d185
 800d0c8:	0800d185 	.word	0x0800d185
 800d0cc:	0800d185 	.word	0x0800d185
 800d0d0:	0800d15d 	.word	0x0800d15d
 800d0d4:	0800d185 	.word	0x0800d185
 800d0d8:	0800d185 	.word	0x0800d185
 800d0dc:	0800d185 	.word	0x0800d185
 800d0e0:	0800d185 	.word	0x0800d185
 800d0e4:	0800d185 	.word	0x0800d185
 800d0e8:	0800d185 	.word	0x0800d185
 800d0ec:	0800d185 	.word	0x0800d185
 800d0f0:	0800d165 	.word	0x0800d165
 800d0f4:	0800d185 	.word	0x0800d185
 800d0f8:	0800d185 	.word	0x0800d185
 800d0fc:	0800d185 	.word	0x0800d185
 800d100:	0800d185 	.word	0x0800d185
 800d104:	0800d185 	.word	0x0800d185
 800d108:	0800d185 	.word	0x0800d185
 800d10c:	0800d185 	.word	0x0800d185
 800d110:	0800d16d 	.word	0x0800d16d
 800d114:	0800d185 	.word	0x0800d185
 800d118:	0800d185 	.word	0x0800d185
 800d11c:	0800d185 	.word	0x0800d185
 800d120:	0800d185 	.word	0x0800d185
 800d124:	0800d185 	.word	0x0800d185
 800d128:	0800d185 	.word	0x0800d185
 800d12c:	0800d185 	.word	0x0800d185
 800d130:	0800d175 	.word	0x0800d175
 800d134:	0800d185 	.word	0x0800d185
 800d138:	0800d185 	.word	0x0800d185
 800d13c:	0800d185 	.word	0x0800d185
 800d140:	0800d185 	.word	0x0800d185
 800d144:	0800d185 	.word	0x0800d185
 800d148:	0800d185 	.word	0x0800d185
 800d14c:	0800d185 	.word	0x0800d185
 800d150:	0800d17d 	.word	0x0800d17d
 800d154:	2301      	movs	r3, #1
 800d156:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d15a:	e0bc      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800d15c:	2304      	movs	r3, #4
 800d15e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d162:	e0b8      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800d164:	2308      	movs	r3, #8
 800d166:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d16a:	e0b4      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800d16c:	2310      	movs	r3, #16
 800d16e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d172:	e0b0      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800d174:	2320      	movs	r3, #32
 800d176:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d17a:	e0ac      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800d17c:	2340      	movs	r3, #64	@ 0x40
 800d17e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d182:	e0a8      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800d184:	2380      	movs	r3, #128	@ 0x80
 800d186:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d18a:	e0a4      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800d18c:	697b      	ldr	r3, [r7, #20]
 800d18e:	681b      	ldr	r3, [r3, #0]
 800d190:	4a8f      	ldr	r2, [pc, #572]	@ (800d3d0 <UART_SetConfig+0x6a0>)
 800d192:	4293      	cmp	r3, r2
 800d194:	d130      	bne.n	800d1f8 <UART_SetConfig+0x4c8>
 800d196:	4b8d      	ldr	r3, [pc, #564]	@ (800d3cc <UART_SetConfig+0x69c>)
 800d198:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d19a:	f003 0307 	and.w	r3, r3, #7
 800d19e:	2b05      	cmp	r3, #5
 800d1a0:	d826      	bhi.n	800d1f0 <UART_SetConfig+0x4c0>
 800d1a2:	a201      	add	r2, pc, #4	@ (adr r2, 800d1a8 <UART_SetConfig+0x478>)
 800d1a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d1a8:	0800d1c1 	.word	0x0800d1c1
 800d1ac:	0800d1c9 	.word	0x0800d1c9
 800d1b0:	0800d1d1 	.word	0x0800d1d1
 800d1b4:	0800d1d9 	.word	0x0800d1d9
 800d1b8:	0800d1e1 	.word	0x0800d1e1
 800d1bc:	0800d1e9 	.word	0x0800d1e9
 800d1c0:	2300      	movs	r3, #0
 800d1c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d1c6:	e086      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800d1c8:	2304      	movs	r3, #4
 800d1ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d1ce:	e082      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800d1d0:	2308      	movs	r3, #8
 800d1d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d1d6:	e07e      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800d1d8:	2310      	movs	r3, #16
 800d1da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d1de:	e07a      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800d1e0:	2320      	movs	r3, #32
 800d1e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d1e6:	e076      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800d1e8:	2340      	movs	r3, #64	@ 0x40
 800d1ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d1ee:	e072      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800d1f0:	2380      	movs	r3, #128	@ 0x80
 800d1f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d1f6:	e06e      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800d1f8:	697b      	ldr	r3, [r7, #20]
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	4a75      	ldr	r2, [pc, #468]	@ (800d3d4 <UART_SetConfig+0x6a4>)
 800d1fe:	4293      	cmp	r3, r2
 800d200:	d130      	bne.n	800d264 <UART_SetConfig+0x534>
 800d202:	4b72      	ldr	r3, [pc, #456]	@ (800d3cc <UART_SetConfig+0x69c>)
 800d204:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d206:	f003 0307 	and.w	r3, r3, #7
 800d20a:	2b05      	cmp	r3, #5
 800d20c:	d826      	bhi.n	800d25c <UART_SetConfig+0x52c>
 800d20e:	a201      	add	r2, pc, #4	@ (adr r2, 800d214 <UART_SetConfig+0x4e4>)
 800d210:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d214:	0800d22d 	.word	0x0800d22d
 800d218:	0800d235 	.word	0x0800d235
 800d21c:	0800d23d 	.word	0x0800d23d
 800d220:	0800d245 	.word	0x0800d245
 800d224:	0800d24d 	.word	0x0800d24d
 800d228:	0800d255 	.word	0x0800d255
 800d22c:	2300      	movs	r3, #0
 800d22e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d232:	e050      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800d234:	2304      	movs	r3, #4
 800d236:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d23a:	e04c      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800d23c:	2308      	movs	r3, #8
 800d23e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d242:	e048      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800d244:	2310      	movs	r3, #16
 800d246:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d24a:	e044      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800d24c:	2320      	movs	r3, #32
 800d24e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d252:	e040      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800d254:	2340      	movs	r3, #64	@ 0x40
 800d256:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d25a:	e03c      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800d25c:	2380      	movs	r3, #128	@ 0x80
 800d25e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d262:	e038      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800d264:	697b      	ldr	r3, [r7, #20]
 800d266:	681b      	ldr	r3, [r3, #0]
 800d268:	4a5b      	ldr	r2, [pc, #364]	@ (800d3d8 <UART_SetConfig+0x6a8>)
 800d26a:	4293      	cmp	r3, r2
 800d26c:	d130      	bne.n	800d2d0 <UART_SetConfig+0x5a0>
 800d26e:	4b57      	ldr	r3, [pc, #348]	@ (800d3cc <UART_SetConfig+0x69c>)
 800d270:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d272:	f003 0307 	and.w	r3, r3, #7
 800d276:	2b05      	cmp	r3, #5
 800d278:	d826      	bhi.n	800d2c8 <UART_SetConfig+0x598>
 800d27a:	a201      	add	r2, pc, #4	@ (adr r2, 800d280 <UART_SetConfig+0x550>)
 800d27c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d280:	0800d299 	.word	0x0800d299
 800d284:	0800d2a1 	.word	0x0800d2a1
 800d288:	0800d2a9 	.word	0x0800d2a9
 800d28c:	0800d2b1 	.word	0x0800d2b1
 800d290:	0800d2b9 	.word	0x0800d2b9
 800d294:	0800d2c1 	.word	0x0800d2c1
 800d298:	2302      	movs	r3, #2
 800d29a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d29e:	e01a      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800d2a0:	2304      	movs	r3, #4
 800d2a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d2a6:	e016      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800d2a8:	2308      	movs	r3, #8
 800d2aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d2ae:	e012      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800d2b0:	2310      	movs	r3, #16
 800d2b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d2b6:	e00e      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800d2b8:	2320      	movs	r3, #32
 800d2ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d2be:	e00a      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800d2c0:	2340      	movs	r3, #64	@ 0x40
 800d2c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d2c6:	e006      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800d2c8:	2380      	movs	r3, #128	@ 0x80
 800d2ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d2ce:	e002      	b.n	800d2d6 <UART_SetConfig+0x5a6>
 800d2d0:	2380      	movs	r3, #128	@ 0x80
 800d2d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d2d6:	697b      	ldr	r3, [r7, #20]
 800d2d8:	681b      	ldr	r3, [r3, #0]
 800d2da:	4a3f      	ldr	r2, [pc, #252]	@ (800d3d8 <UART_SetConfig+0x6a8>)
 800d2dc:	4293      	cmp	r3, r2
 800d2de:	f040 80f8 	bne.w	800d4d2 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800d2e2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d2e6:	2b20      	cmp	r3, #32
 800d2e8:	dc46      	bgt.n	800d378 <UART_SetConfig+0x648>
 800d2ea:	2b02      	cmp	r3, #2
 800d2ec:	f2c0 8082 	blt.w	800d3f4 <UART_SetConfig+0x6c4>
 800d2f0:	3b02      	subs	r3, #2
 800d2f2:	2b1e      	cmp	r3, #30
 800d2f4:	d87e      	bhi.n	800d3f4 <UART_SetConfig+0x6c4>
 800d2f6:	a201      	add	r2, pc, #4	@ (adr r2, 800d2fc <UART_SetConfig+0x5cc>)
 800d2f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d2fc:	0800d37f 	.word	0x0800d37f
 800d300:	0800d3f5 	.word	0x0800d3f5
 800d304:	0800d387 	.word	0x0800d387
 800d308:	0800d3f5 	.word	0x0800d3f5
 800d30c:	0800d3f5 	.word	0x0800d3f5
 800d310:	0800d3f5 	.word	0x0800d3f5
 800d314:	0800d397 	.word	0x0800d397
 800d318:	0800d3f5 	.word	0x0800d3f5
 800d31c:	0800d3f5 	.word	0x0800d3f5
 800d320:	0800d3f5 	.word	0x0800d3f5
 800d324:	0800d3f5 	.word	0x0800d3f5
 800d328:	0800d3f5 	.word	0x0800d3f5
 800d32c:	0800d3f5 	.word	0x0800d3f5
 800d330:	0800d3f5 	.word	0x0800d3f5
 800d334:	0800d3a7 	.word	0x0800d3a7
 800d338:	0800d3f5 	.word	0x0800d3f5
 800d33c:	0800d3f5 	.word	0x0800d3f5
 800d340:	0800d3f5 	.word	0x0800d3f5
 800d344:	0800d3f5 	.word	0x0800d3f5
 800d348:	0800d3f5 	.word	0x0800d3f5
 800d34c:	0800d3f5 	.word	0x0800d3f5
 800d350:	0800d3f5 	.word	0x0800d3f5
 800d354:	0800d3f5 	.word	0x0800d3f5
 800d358:	0800d3f5 	.word	0x0800d3f5
 800d35c:	0800d3f5 	.word	0x0800d3f5
 800d360:	0800d3f5 	.word	0x0800d3f5
 800d364:	0800d3f5 	.word	0x0800d3f5
 800d368:	0800d3f5 	.word	0x0800d3f5
 800d36c:	0800d3f5 	.word	0x0800d3f5
 800d370:	0800d3f5 	.word	0x0800d3f5
 800d374:	0800d3e7 	.word	0x0800d3e7
 800d378:	2b40      	cmp	r3, #64	@ 0x40
 800d37a:	d037      	beq.n	800d3ec <UART_SetConfig+0x6bc>
 800d37c:	e03a      	b.n	800d3f4 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800d37e:	f7fd fefd 	bl	800b17c <HAL_RCCEx_GetD3PCLK1Freq>
 800d382:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d384:	e03c      	b.n	800d400 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d386:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d38a:	4618      	mov	r0, r3
 800d38c:	f7fd ff0c 	bl	800b1a8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800d390:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d392:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d394:	e034      	b.n	800d400 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d396:	f107 0318 	add.w	r3, r7, #24
 800d39a:	4618      	mov	r0, r3
 800d39c:	f7fe f858 	bl	800b450 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800d3a0:	69fb      	ldr	r3, [r7, #28]
 800d3a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d3a4:	e02c      	b.n	800d400 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d3a6:	4b09      	ldr	r3, [pc, #36]	@ (800d3cc <UART_SetConfig+0x69c>)
 800d3a8:	681b      	ldr	r3, [r3, #0]
 800d3aa:	f003 0320 	and.w	r3, r3, #32
 800d3ae:	2b00      	cmp	r3, #0
 800d3b0:	d016      	beq.n	800d3e0 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800d3b2:	4b06      	ldr	r3, [pc, #24]	@ (800d3cc <UART_SetConfig+0x69c>)
 800d3b4:	681b      	ldr	r3, [r3, #0]
 800d3b6:	08db      	lsrs	r3, r3, #3
 800d3b8:	f003 0303 	and.w	r3, r3, #3
 800d3bc:	4a07      	ldr	r2, [pc, #28]	@ (800d3dc <UART_SetConfig+0x6ac>)
 800d3be:	fa22 f303 	lsr.w	r3, r2, r3
 800d3c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800d3c4:	e01c      	b.n	800d400 <UART_SetConfig+0x6d0>
 800d3c6:	bf00      	nop
 800d3c8:	40011400 	.word	0x40011400
 800d3cc:	58024400 	.word	0x58024400
 800d3d0:	40007800 	.word	0x40007800
 800d3d4:	40007c00 	.word	0x40007c00
 800d3d8:	58000c00 	.word	0x58000c00
 800d3dc:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800d3e0:	4b9d      	ldr	r3, [pc, #628]	@ (800d658 <UART_SetConfig+0x928>)
 800d3e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d3e4:	e00c      	b.n	800d400 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800d3e6:	4b9d      	ldr	r3, [pc, #628]	@ (800d65c <UART_SetConfig+0x92c>)
 800d3e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d3ea:	e009      	b.n	800d400 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d3ec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d3f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d3f2:	e005      	b.n	800d400 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800d3f4:	2300      	movs	r3, #0
 800d3f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800d3f8:	2301      	movs	r3, #1
 800d3fa:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800d3fe:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800d400:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d402:	2b00      	cmp	r3, #0
 800d404:	f000 81de 	beq.w	800d7c4 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d408:	697b      	ldr	r3, [r7, #20]
 800d40a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d40c:	4a94      	ldr	r2, [pc, #592]	@ (800d660 <UART_SetConfig+0x930>)
 800d40e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d412:	461a      	mov	r2, r3
 800d414:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d416:	fbb3 f3f2 	udiv	r3, r3, r2
 800d41a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d41c:	697b      	ldr	r3, [r7, #20]
 800d41e:	685a      	ldr	r2, [r3, #4]
 800d420:	4613      	mov	r3, r2
 800d422:	005b      	lsls	r3, r3, #1
 800d424:	4413      	add	r3, r2
 800d426:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d428:	429a      	cmp	r2, r3
 800d42a:	d305      	bcc.n	800d438 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800d42c:	697b      	ldr	r3, [r7, #20]
 800d42e:	685b      	ldr	r3, [r3, #4]
 800d430:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d432:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d434:	429a      	cmp	r2, r3
 800d436:	d903      	bls.n	800d440 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800d438:	2301      	movs	r3, #1
 800d43a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800d43e:	e1c1      	b.n	800d7c4 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d440:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d442:	2200      	movs	r2, #0
 800d444:	60bb      	str	r3, [r7, #8]
 800d446:	60fa      	str	r2, [r7, #12]
 800d448:	697b      	ldr	r3, [r7, #20]
 800d44a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d44c:	4a84      	ldr	r2, [pc, #528]	@ (800d660 <UART_SetConfig+0x930>)
 800d44e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d452:	b29b      	uxth	r3, r3
 800d454:	2200      	movs	r2, #0
 800d456:	603b      	str	r3, [r7, #0]
 800d458:	607a      	str	r2, [r7, #4]
 800d45a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d45e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800d462:	f7f2 ff95 	bl	8000390 <__aeabi_uldivmod>
 800d466:	4602      	mov	r2, r0
 800d468:	460b      	mov	r3, r1
 800d46a:	4610      	mov	r0, r2
 800d46c:	4619      	mov	r1, r3
 800d46e:	f04f 0200 	mov.w	r2, #0
 800d472:	f04f 0300 	mov.w	r3, #0
 800d476:	020b      	lsls	r3, r1, #8
 800d478:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800d47c:	0202      	lsls	r2, r0, #8
 800d47e:	6979      	ldr	r1, [r7, #20]
 800d480:	6849      	ldr	r1, [r1, #4]
 800d482:	0849      	lsrs	r1, r1, #1
 800d484:	2000      	movs	r0, #0
 800d486:	460c      	mov	r4, r1
 800d488:	4605      	mov	r5, r0
 800d48a:	eb12 0804 	adds.w	r8, r2, r4
 800d48e:	eb43 0905 	adc.w	r9, r3, r5
 800d492:	697b      	ldr	r3, [r7, #20]
 800d494:	685b      	ldr	r3, [r3, #4]
 800d496:	2200      	movs	r2, #0
 800d498:	469a      	mov	sl, r3
 800d49a:	4693      	mov	fp, r2
 800d49c:	4652      	mov	r2, sl
 800d49e:	465b      	mov	r3, fp
 800d4a0:	4640      	mov	r0, r8
 800d4a2:	4649      	mov	r1, r9
 800d4a4:	f7f2 ff74 	bl	8000390 <__aeabi_uldivmod>
 800d4a8:	4602      	mov	r2, r0
 800d4aa:	460b      	mov	r3, r1
 800d4ac:	4613      	mov	r3, r2
 800d4ae:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d4b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4b2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d4b6:	d308      	bcc.n	800d4ca <UART_SetConfig+0x79a>
 800d4b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d4be:	d204      	bcs.n	800d4ca <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800d4c0:	697b      	ldr	r3, [r7, #20]
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d4c6:	60da      	str	r2, [r3, #12]
 800d4c8:	e17c      	b.n	800d7c4 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800d4ca:	2301      	movs	r3, #1
 800d4cc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800d4d0:	e178      	b.n	800d7c4 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d4d2:	697b      	ldr	r3, [r7, #20]
 800d4d4:	69db      	ldr	r3, [r3, #28]
 800d4d6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d4da:	f040 80c5 	bne.w	800d668 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800d4de:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d4e2:	2b20      	cmp	r3, #32
 800d4e4:	dc48      	bgt.n	800d578 <UART_SetConfig+0x848>
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	db7b      	blt.n	800d5e2 <UART_SetConfig+0x8b2>
 800d4ea:	2b20      	cmp	r3, #32
 800d4ec:	d879      	bhi.n	800d5e2 <UART_SetConfig+0x8b2>
 800d4ee:	a201      	add	r2, pc, #4	@ (adr r2, 800d4f4 <UART_SetConfig+0x7c4>)
 800d4f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4f4:	0800d57f 	.word	0x0800d57f
 800d4f8:	0800d587 	.word	0x0800d587
 800d4fc:	0800d5e3 	.word	0x0800d5e3
 800d500:	0800d5e3 	.word	0x0800d5e3
 800d504:	0800d58f 	.word	0x0800d58f
 800d508:	0800d5e3 	.word	0x0800d5e3
 800d50c:	0800d5e3 	.word	0x0800d5e3
 800d510:	0800d5e3 	.word	0x0800d5e3
 800d514:	0800d59f 	.word	0x0800d59f
 800d518:	0800d5e3 	.word	0x0800d5e3
 800d51c:	0800d5e3 	.word	0x0800d5e3
 800d520:	0800d5e3 	.word	0x0800d5e3
 800d524:	0800d5e3 	.word	0x0800d5e3
 800d528:	0800d5e3 	.word	0x0800d5e3
 800d52c:	0800d5e3 	.word	0x0800d5e3
 800d530:	0800d5e3 	.word	0x0800d5e3
 800d534:	0800d5af 	.word	0x0800d5af
 800d538:	0800d5e3 	.word	0x0800d5e3
 800d53c:	0800d5e3 	.word	0x0800d5e3
 800d540:	0800d5e3 	.word	0x0800d5e3
 800d544:	0800d5e3 	.word	0x0800d5e3
 800d548:	0800d5e3 	.word	0x0800d5e3
 800d54c:	0800d5e3 	.word	0x0800d5e3
 800d550:	0800d5e3 	.word	0x0800d5e3
 800d554:	0800d5e3 	.word	0x0800d5e3
 800d558:	0800d5e3 	.word	0x0800d5e3
 800d55c:	0800d5e3 	.word	0x0800d5e3
 800d560:	0800d5e3 	.word	0x0800d5e3
 800d564:	0800d5e3 	.word	0x0800d5e3
 800d568:	0800d5e3 	.word	0x0800d5e3
 800d56c:	0800d5e3 	.word	0x0800d5e3
 800d570:	0800d5e3 	.word	0x0800d5e3
 800d574:	0800d5d5 	.word	0x0800d5d5
 800d578:	2b40      	cmp	r3, #64	@ 0x40
 800d57a:	d02e      	beq.n	800d5da <UART_SetConfig+0x8aa>
 800d57c:	e031      	b.n	800d5e2 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d57e:	f7fb fe47 	bl	8009210 <HAL_RCC_GetPCLK1Freq>
 800d582:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d584:	e033      	b.n	800d5ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d586:	f7fb fe59 	bl	800923c <HAL_RCC_GetPCLK2Freq>
 800d58a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d58c:	e02f      	b.n	800d5ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d58e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d592:	4618      	mov	r0, r3
 800d594:	f7fd fe08 	bl	800b1a8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800d598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d59a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d59c:	e027      	b.n	800d5ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d59e:	f107 0318 	add.w	r3, r7, #24
 800d5a2:	4618      	mov	r0, r3
 800d5a4:	f7fd ff54 	bl	800b450 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800d5a8:	69fb      	ldr	r3, [r7, #28]
 800d5aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d5ac:	e01f      	b.n	800d5ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d5ae:	4b2d      	ldr	r3, [pc, #180]	@ (800d664 <UART_SetConfig+0x934>)
 800d5b0:	681b      	ldr	r3, [r3, #0]
 800d5b2:	f003 0320 	and.w	r3, r3, #32
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	d009      	beq.n	800d5ce <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800d5ba:	4b2a      	ldr	r3, [pc, #168]	@ (800d664 <UART_SetConfig+0x934>)
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	08db      	lsrs	r3, r3, #3
 800d5c0:	f003 0303 	and.w	r3, r3, #3
 800d5c4:	4a24      	ldr	r2, [pc, #144]	@ (800d658 <UART_SetConfig+0x928>)
 800d5c6:	fa22 f303 	lsr.w	r3, r2, r3
 800d5ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800d5cc:	e00f      	b.n	800d5ee <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800d5ce:	4b22      	ldr	r3, [pc, #136]	@ (800d658 <UART_SetConfig+0x928>)
 800d5d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d5d2:	e00c      	b.n	800d5ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800d5d4:	4b21      	ldr	r3, [pc, #132]	@ (800d65c <UART_SetConfig+0x92c>)
 800d5d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d5d8:	e009      	b.n	800d5ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d5da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d5de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d5e0:	e005      	b.n	800d5ee <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800d5e2:	2300      	movs	r3, #0
 800d5e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800d5e6:	2301      	movs	r3, #1
 800d5e8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800d5ec:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d5ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	f000 80e7 	beq.w	800d7c4 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d5f6:	697b      	ldr	r3, [r7, #20]
 800d5f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d5fa:	4a19      	ldr	r2, [pc, #100]	@ (800d660 <UART_SetConfig+0x930>)
 800d5fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d600:	461a      	mov	r2, r3
 800d602:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d604:	fbb3 f3f2 	udiv	r3, r3, r2
 800d608:	005a      	lsls	r2, r3, #1
 800d60a:	697b      	ldr	r3, [r7, #20]
 800d60c:	685b      	ldr	r3, [r3, #4]
 800d60e:	085b      	lsrs	r3, r3, #1
 800d610:	441a      	add	r2, r3
 800d612:	697b      	ldr	r3, [r7, #20]
 800d614:	685b      	ldr	r3, [r3, #4]
 800d616:	fbb2 f3f3 	udiv	r3, r2, r3
 800d61a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d61c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d61e:	2b0f      	cmp	r3, #15
 800d620:	d916      	bls.n	800d650 <UART_SetConfig+0x920>
 800d622:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d624:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d628:	d212      	bcs.n	800d650 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d62a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d62c:	b29b      	uxth	r3, r3
 800d62e:	f023 030f 	bic.w	r3, r3, #15
 800d632:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d634:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d636:	085b      	lsrs	r3, r3, #1
 800d638:	b29b      	uxth	r3, r3
 800d63a:	f003 0307 	and.w	r3, r3, #7
 800d63e:	b29a      	uxth	r2, r3
 800d640:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d642:	4313      	orrs	r3, r2
 800d644:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800d646:	697b      	ldr	r3, [r7, #20]
 800d648:	681b      	ldr	r3, [r3, #0]
 800d64a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800d64c:	60da      	str	r2, [r3, #12]
 800d64e:	e0b9      	b.n	800d7c4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800d650:	2301      	movs	r3, #1
 800d652:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800d656:	e0b5      	b.n	800d7c4 <UART_SetConfig+0xa94>
 800d658:	03d09000 	.word	0x03d09000
 800d65c:	003d0900 	.word	0x003d0900
 800d660:	08013f00 	.word	0x08013f00
 800d664:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800d668:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d66c:	2b20      	cmp	r3, #32
 800d66e:	dc49      	bgt.n	800d704 <UART_SetConfig+0x9d4>
 800d670:	2b00      	cmp	r3, #0
 800d672:	db7c      	blt.n	800d76e <UART_SetConfig+0xa3e>
 800d674:	2b20      	cmp	r3, #32
 800d676:	d87a      	bhi.n	800d76e <UART_SetConfig+0xa3e>
 800d678:	a201      	add	r2, pc, #4	@ (adr r2, 800d680 <UART_SetConfig+0x950>)
 800d67a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d67e:	bf00      	nop
 800d680:	0800d70b 	.word	0x0800d70b
 800d684:	0800d713 	.word	0x0800d713
 800d688:	0800d76f 	.word	0x0800d76f
 800d68c:	0800d76f 	.word	0x0800d76f
 800d690:	0800d71b 	.word	0x0800d71b
 800d694:	0800d76f 	.word	0x0800d76f
 800d698:	0800d76f 	.word	0x0800d76f
 800d69c:	0800d76f 	.word	0x0800d76f
 800d6a0:	0800d72b 	.word	0x0800d72b
 800d6a4:	0800d76f 	.word	0x0800d76f
 800d6a8:	0800d76f 	.word	0x0800d76f
 800d6ac:	0800d76f 	.word	0x0800d76f
 800d6b0:	0800d76f 	.word	0x0800d76f
 800d6b4:	0800d76f 	.word	0x0800d76f
 800d6b8:	0800d76f 	.word	0x0800d76f
 800d6bc:	0800d76f 	.word	0x0800d76f
 800d6c0:	0800d73b 	.word	0x0800d73b
 800d6c4:	0800d76f 	.word	0x0800d76f
 800d6c8:	0800d76f 	.word	0x0800d76f
 800d6cc:	0800d76f 	.word	0x0800d76f
 800d6d0:	0800d76f 	.word	0x0800d76f
 800d6d4:	0800d76f 	.word	0x0800d76f
 800d6d8:	0800d76f 	.word	0x0800d76f
 800d6dc:	0800d76f 	.word	0x0800d76f
 800d6e0:	0800d76f 	.word	0x0800d76f
 800d6e4:	0800d76f 	.word	0x0800d76f
 800d6e8:	0800d76f 	.word	0x0800d76f
 800d6ec:	0800d76f 	.word	0x0800d76f
 800d6f0:	0800d76f 	.word	0x0800d76f
 800d6f4:	0800d76f 	.word	0x0800d76f
 800d6f8:	0800d76f 	.word	0x0800d76f
 800d6fc:	0800d76f 	.word	0x0800d76f
 800d700:	0800d761 	.word	0x0800d761
 800d704:	2b40      	cmp	r3, #64	@ 0x40
 800d706:	d02e      	beq.n	800d766 <UART_SetConfig+0xa36>
 800d708:	e031      	b.n	800d76e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d70a:	f7fb fd81 	bl	8009210 <HAL_RCC_GetPCLK1Freq>
 800d70e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d710:	e033      	b.n	800d77a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d712:	f7fb fd93 	bl	800923c <HAL_RCC_GetPCLK2Freq>
 800d716:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d718:	e02f      	b.n	800d77a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d71a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d71e:	4618      	mov	r0, r3
 800d720:	f7fd fd42 	bl	800b1a8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800d724:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d726:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d728:	e027      	b.n	800d77a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d72a:	f107 0318 	add.w	r3, r7, #24
 800d72e:	4618      	mov	r0, r3
 800d730:	f7fd fe8e 	bl	800b450 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800d734:	69fb      	ldr	r3, [r7, #28]
 800d736:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d738:	e01f      	b.n	800d77a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d73a:	4b2d      	ldr	r3, [pc, #180]	@ (800d7f0 <UART_SetConfig+0xac0>)
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	f003 0320 	and.w	r3, r3, #32
 800d742:	2b00      	cmp	r3, #0
 800d744:	d009      	beq.n	800d75a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800d746:	4b2a      	ldr	r3, [pc, #168]	@ (800d7f0 <UART_SetConfig+0xac0>)
 800d748:	681b      	ldr	r3, [r3, #0]
 800d74a:	08db      	lsrs	r3, r3, #3
 800d74c:	f003 0303 	and.w	r3, r3, #3
 800d750:	4a28      	ldr	r2, [pc, #160]	@ (800d7f4 <UART_SetConfig+0xac4>)
 800d752:	fa22 f303 	lsr.w	r3, r2, r3
 800d756:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800d758:	e00f      	b.n	800d77a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800d75a:	4b26      	ldr	r3, [pc, #152]	@ (800d7f4 <UART_SetConfig+0xac4>)
 800d75c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d75e:	e00c      	b.n	800d77a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800d760:	4b25      	ldr	r3, [pc, #148]	@ (800d7f8 <UART_SetConfig+0xac8>)
 800d762:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d764:	e009      	b.n	800d77a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d766:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d76a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d76c:	e005      	b.n	800d77a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800d76e:	2300      	movs	r3, #0
 800d770:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800d772:	2301      	movs	r3, #1
 800d774:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800d778:	bf00      	nop
    }

    if (pclk != 0U)
 800d77a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d77c:	2b00      	cmp	r3, #0
 800d77e:	d021      	beq.n	800d7c4 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d780:	697b      	ldr	r3, [r7, #20]
 800d782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d784:	4a1d      	ldr	r2, [pc, #116]	@ (800d7fc <UART_SetConfig+0xacc>)
 800d786:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d78a:	461a      	mov	r2, r3
 800d78c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d78e:	fbb3 f2f2 	udiv	r2, r3, r2
 800d792:	697b      	ldr	r3, [r7, #20]
 800d794:	685b      	ldr	r3, [r3, #4]
 800d796:	085b      	lsrs	r3, r3, #1
 800d798:	441a      	add	r2, r3
 800d79a:	697b      	ldr	r3, [r7, #20]
 800d79c:	685b      	ldr	r3, [r3, #4]
 800d79e:	fbb2 f3f3 	udiv	r3, r2, r3
 800d7a2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d7a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7a6:	2b0f      	cmp	r3, #15
 800d7a8:	d909      	bls.n	800d7be <UART_SetConfig+0xa8e>
 800d7aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d7b0:	d205      	bcs.n	800d7be <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d7b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7b4:	b29a      	uxth	r2, r3
 800d7b6:	697b      	ldr	r3, [r7, #20]
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	60da      	str	r2, [r3, #12]
 800d7bc:	e002      	b.n	800d7c4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800d7be:	2301      	movs	r3, #1
 800d7c0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800d7c4:	697b      	ldr	r3, [r7, #20]
 800d7c6:	2201      	movs	r2, #1
 800d7c8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800d7cc:	697b      	ldr	r3, [r7, #20]
 800d7ce:	2201      	movs	r2, #1
 800d7d0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d7d4:	697b      	ldr	r3, [r7, #20]
 800d7d6:	2200      	movs	r2, #0
 800d7d8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800d7da:	697b      	ldr	r3, [r7, #20]
 800d7dc:	2200      	movs	r2, #0
 800d7de:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800d7e0:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800d7e4:	4618      	mov	r0, r3
 800d7e6:	3748      	adds	r7, #72	@ 0x48
 800d7e8:	46bd      	mov	sp, r7
 800d7ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d7ee:	bf00      	nop
 800d7f0:	58024400 	.word	0x58024400
 800d7f4:	03d09000 	.word	0x03d09000
 800d7f8:	003d0900 	.word	0x003d0900
 800d7fc:	08013f00 	.word	0x08013f00

0800d800 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d800:	b480      	push	{r7}
 800d802:	b083      	sub	sp, #12
 800d804:	af00      	add	r7, sp, #0
 800d806:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d80c:	f003 0301 	and.w	r3, r3, #1
 800d810:	2b00      	cmp	r3, #0
 800d812:	d00a      	beq.n	800d82a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	681b      	ldr	r3, [r3, #0]
 800d818:	685b      	ldr	r3, [r3, #4]
 800d81a:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	681b      	ldr	r3, [r3, #0]
 800d826:	430a      	orrs	r2, r1
 800d828:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d82e:	f003 0302 	and.w	r3, r3, #2
 800d832:	2b00      	cmp	r3, #0
 800d834:	d00a      	beq.n	800d84c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	681b      	ldr	r3, [r3, #0]
 800d83a:	685b      	ldr	r3, [r3, #4]
 800d83c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	681b      	ldr	r3, [r3, #0]
 800d848:	430a      	orrs	r2, r1
 800d84a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d850:	f003 0304 	and.w	r3, r3, #4
 800d854:	2b00      	cmp	r3, #0
 800d856:	d00a      	beq.n	800d86e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	681b      	ldr	r3, [r3, #0]
 800d85c:	685b      	ldr	r3, [r3, #4]
 800d85e:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	430a      	orrs	r2, r1
 800d86c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d872:	f003 0308 	and.w	r3, r3, #8
 800d876:	2b00      	cmp	r3, #0
 800d878:	d00a      	beq.n	800d890 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	681b      	ldr	r3, [r3, #0]
 800d87e:	685b      	ldr	r3, [r3, #4]
 800d880:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	681b      	ldr	r3, [r3, #0]
 800d88c:	430a      	orrs	r2, r1
 800d88e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d894:	f003 0310 	and.w	r3, r3, #16
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d00a      	beq.n	800d8b2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	681b      	ldr	r3, [r3, #0]
 800d8a0:	689b      	ldr	r3, [r3, #8]
 800d8a2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	681b      	ldr	r3, [r3, #0]
 800d8ae:	430a      	orrs	r2, r1
 800d8b0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d8b6:	f003 0320 	and.w	r3, r3, #32
 800d8ba:	2b00      	cmp	r3, #0
 800d8bc:	d00a      	beq.n	800d8d4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	681b      	ldr	r3, [r3, #0]
 800d8c2:	689b      	ldr	r3, [r3, #8]
 800d8c4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	681b      	ldr	r3, [r3, #0]
 800d8d0:	430a      	orrs	r2, r1
 800d8d2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d8d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d8dc:	2b00      	cmp	r3, #0
 800d8de:	d01a      	beq.n	800d916 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	685b      	ldr	r3, [r3, #4]
 800d8e6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	681b      	ldr	r3, [r3, #0]
 800d8f2:	430a      	orrs	r2, r1
 800d8f4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d8f6:	687b      	ldr	r3, [r7, #4]
 800d8f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d8fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d8fe:	d10a      	bne.n	800d916 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	681b      	ldr	r3, [r3, #0]
 800d904:	685b      	ldr	r3, [r3, #4]
 800d906:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	681b      	ldr	r3, [r3, #0]
 800d912:	430a      	orrs	r2, r1
 800d914:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d91a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d91e:	2b00      	cmp	r3, #0
 800d920:	d00a      	beq.n	800d938 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	681b      	ldr	r3, [r3, #0]
 800d926:	685b      	ldr	r3, [r3, #4]
 800d928:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	681b      	ldr	r3, [r3, #0]
 800d934:	430a      	orrs	r2, r1
 800d936:	605a      	str	r2, [r3, #4]
  }
}
 800d938:	bf00      	nop
 800d93a:	370c      	adds	r7, #12
 800d93c:	46bd      	mov	sp, r7
 800d93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d942:	4770      	bx	lr

0800d944 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d944:	b580      	push	{r7, lr}
 800d946:	b098      	sub	sp, #96	@ 0x60
 800d948:	af02      	add	r7, sp, #8
 800d94a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	2200      	movs	r2, #0
 800d950:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d954:	f7f4 feec 	bl	8002730 <HAL_GetTick>
 800d958:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	681b      	ldr	r3, [r3, #0]
 800d95e:	681b      	ldr	r3, [r3, #0]
 800d960:	f003 0308 	and.w	r3, r3, #8
 800d964:	2b08      	cmp	r3, #8
 800d966:	d12f      	bne.n	800d9c8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d968:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d96c:	9300      	str	r3, [sp, #0]
 800d96e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d970:	2200      	movs	r2, #0
 800d972:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800d976:	6878      	ldr	r0, [r7, #4]
 800d978:	f000 f88e 	bl	800da98 <UART_WaitOnFlagUntilTimeout>
 800d97c:	4603      	mov	r3, r0
 800d97e:	2b00      	cmp	r3, #0
 800d980:	d022      	beq.n	800d9c8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	681b      	ldr	r3, [r3, #0]
 800d986:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d988:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d98a:	e853 3f00 	ldrex	r3, [r3]
 800d98e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d990:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d992:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d996:	653b      	str	r3, [r7, #80]	@ 0x50
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	681b      	ldr	r3, [r3, #0]
 800d99c:	461a      	mov	r2, r3
 800d99e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d9a0:	647b      	str	r3, [r7, #68]	@ 0x44
 800d9a2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d9a4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d9a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d9a8:	e841 2300 	strex	r3, r2, [r1]
 800d9ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d9ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	d1e6      	bne.n	800d982 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	2220      	movs	r2, #32
 800d9b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	2200      	movs	r2, #0
 800d9c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d9c4:	2303      	movs	r3, #3
 800d9c6:	e063      	b.n	800da90 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	681b      	ldr	r3, [r3, #0]
 800d9cc:	681b      	ldr	r3, [r3, #0]
 800d9ce:	f003 0304 	and.w	r3, r3, #4
 800d9d2:	2b04      	cmp	r3, #4
 800d9d4:	d149      	bne.n	800da6a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d9d6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d9da:	9300      	str	r3, [sp, #0]
 800d9dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d9de:	2200      	movs	r2, #0
 800d9e0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800d9e4:	6878      	ldr	r0, [r7, #4]
 800d9e6:	f000 f857 	bl	800da98 <UART_WaitOnFlagUntilTimeout>
 800d9ea:	4603      	mov	r3, r0
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	d03c      	beq.n	800da6a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	681b      	ldr	r3, [r3, #0]
 800d9f4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d9f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9f8:	e853 3f00 	ldrex	r3, [r3]
 800d9fc:	623b      	str	r3, [r7, #32]
   return(result);
 800d9fe:	6a3b      	ldr	r3, [r7, #32]
 800da00:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800da04:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	681b      	ldr	r3, [r3, #0]
 800da0a:	461a      	mov	r2, r3
 800da0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800da0e:	633b      	str	r3, [r7, #48]	@ 0x30
 800da10:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da12:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800da14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800da16:	e841 2300 	strex	r3, r2, [r1]
 800da1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800da1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da1e:	2b00      	cmp	r3, #0
 800da20:	d1e6      	bne.n	800d9f0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	681b      	ldr	r3, [r3, #0]
 800da26:	3308      	adds	r3, #8
 800da28:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da2a:	693b      	ldr	r3, [r7, #16]
 800da2c:	e853 3f00 	ldrex	r3, [r3]
 800da30:	60fb      	str	r3, [r7, #12]
   return(result);
 800da32:	68fb      	ldr	r3, [r7, #12]
 800da34:	f023 0301 	bic.w	r3, r3, #1
 800da38:	64bb      	str	r3, [r7, #72]	@ 0x48
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	681b      	ldr	r3, [r3, #0]
 800da3e:	3308      	adds	r3, #8
 800da40:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800da42:	61fa      	str	r2, [r7, #28]
 800da44:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da46:	69b9      	ldr	r1, [r7, #24]
 800da48:	69fa      	ldr	r2, [r7, #28]
 800da4a:	e841 2300 	strex	r3, r2, [r1]
 800da4e:	617b      	str	r3, [r7, #20]
   return(result);
 800da50:	697b      	ldr	r3, [r7, #20]
 800da52:	2b00      	cmp	r3, #0
 800da54:	d1e5      	bne.n	800da22 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	2220      	movs	r2, #32
 800da5a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	2200      	movs	r2, #0
 800da62:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800da66:	2303      	movs	r3, #3
 800da68:	e012      	b.n	800da90 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	2220      	movs	r2, #32
 800da6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	2220      	movs	r2, #32
 800da76:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	2200      	movs	r2, #0
 800da7e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	2200      	movs	r2, #0
 800da84:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800da86:	687b      	ldr	r3, [r7, #4]
 800da88:	2200      	movs	r2, #0
 800da8a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800da8e:	2300      	movs	r3, #0
}
 800da90:	4618      	mov	r0, r3
 800da92:	3758      	adds	r7, #88	@ 0x58
 800da94:	46bd      	mov	sp, r7
 800da96:	bd80      	pop	{r7, pc}

0800da98 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800da98:	b580      	push	{r7, lr}
 800da9a:	b084      	sub	sp, #16
 800da9c:	af00      	add	r7, sp, #0
 800da9e:	60f8      	str	r0, [r7, #12]
 800daa0:	60b9      	str	r1, [r7, #8]
 800daa2:	603b      	str	r3, [r7, #0]
 800daa4:	4613      	mov	r3, r2
 800daa6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800daa8:	e049      	b.n	800db3e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800daaa:	69bb      	ldr	r3, [r7, #24]
 800daac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800dab0:	d045      	beq.n	800db3e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800dab2:	f7f4 fe3d 	bl	8002730 <HAL_GetTick>
 800dab6:	4602      	mov	r2, r0
 800dab8:	683b      	ldr	r3, [r7, #0]
 800daba:	1ad3      	subs	r3, r2, r3
 800dabc:	69ba      	ldr	r2, [r7, #24]
 800dabe:	429a      	cmp	r2, r3
 800dac0:	d302      	bcc.n	800dac8 <UART_WaitOnFlagUntilTimeout+0x30>
 800dac2:	69bb      	ldr	r3, [r7, #24]
 800dac4:	2b00      	cmp	r3, #0
 800dac6:	d101      	bne.n	800dacc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800dac8:	2303      	movs	r3, #3
 800daca:	e048      	b.n	800db5e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800dacc:	68fb      	ldr	r3, [r7, #12]
 800dace:	681b      	ldr	r3, [r3, #0]
 800dad0:	681b      	ldr	r3, [r3, #0]
 800dad2:	f003 0304 	and.w	r3, r3, #4
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	d031      	beq.n	800db3e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800dada:	68fb      	ldr	r3, [r7, #12]
 800dadc:	681b      	ldr	r3, [r3, #0]
 800dade:	69db      	ldr	r3, [r3, #28]
 800dae0:	f003 0308 	and.w	r3, r3, #8
 800dae4:	2b08      	cmp	r3, #8
 800dae6:	d110      	bne.n	800db0a <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800dae8:	68fb      	ldr	r3, [r7, #12]
 800daea:	681b      	ldr	r3, [r3, #0]
 800daec:	2208      	movs	r2, #8
 800daee:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800daf0:	68f8      	ldr	r0, [r7, #12]
 800daf2:	f000 f839 	bl	800db68 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800daf6:	68fb      	ldr	r3, [r7, #12]
 800daf8:	2208      	movs	r2, #8
 800dafa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800dafe:	68fb      	ldr	r3, [r7, #12]
 800db00:	2200      	movs	r2, #0
 800db02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

           return HAL_ERROR;
 800db06:	2301      	movs	r3, #1
 800db08:	e029      	b.n	800db5e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800db0a:	68fb      	ldr	r3, [r7, #12]
 800db0c:	681b      	ldr	r3, [r3, #0]
 800db0e:	69db      	ldr	r3, [r3, #28]
 800db10:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800db14:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800db18:	d111      	bne.n	800db3e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800db1a:	68fb      	ldr	r3, [r7, #12]
 800db1c:	681b      	ldr	r3, [r3, #0]
 800db1e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800db22:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800db24:	68f8      	ldr	r0, [r7, #12]
 800db26:	f000 f81f 	bl	800db68 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	2220      	movs	r2, #32
 800db2e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800db32:	68fb      	ldr	r3, [r7, #12]
 800db34:	2200      	movs	r2, #0
 800db36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800db3a:	2303      	movs	r3, #3
 800db3c:	e00f      	b.n	800db5e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800db3e:	68fb      	ldr	r3, [r7, #12]
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	69da      	ldr	r2, [r3, #28]
 800db44:	68bb      	ldr	r3, [r7, #8]
 800db46:	4013      	ands	r3, r2
 800db48:	68ba      	ldr	r2, [r7, #8]
 800db4a:	429a      	cmp	r2, r3
 800db4c:	bf0c      	ite	eq
 800db4e:	2301      	moveq	r3, #1
 800db50:	2300      	movne	r3, #0
 800db52:	b2db      	uxtb	r3, r3
 800db54:	461a      	mov	r2, r3
 800db56:	79fb      	ldrb	r3, [r7, #7]
 800db58:	429a      	cmp	r2, r3
 800db5a:	d0a6      	beq.n	800daaa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800db5c:	2300      	movs	r3, #0
}
 800db5e:	4618      	mov	r0, r3
 800db60:	3710      	adds	r7, #16
 800db62:	46bd      	mov	sp, r7
 800db64:	bd80      	pop	{r7, pc}
	...

0800db68 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800db68:	b480      	push	{r7}
 800db6a:	b095      	sub	sp, #84	@ 0x54
 800db6c:	af00      	add	r7, sp, #0
 800db6e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	681b      	ldr	r3, [r3, #0]
 800db74:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db78:	e853 3f00 	ldrex	r3, [r3]
 800db7c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800db7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db80:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800db84:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	681b      	ldr	r3, [r3, #0]
 800db8a:	461a      	mov	r2, r3
 800db8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800db8e:	643b      	str	r3, [r7, #64]	@ 0x40
 800db90:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db92:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800db94:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800db96:	e841 2300 	strex	r3, r2, [r1]
 800db9a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800db9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db9e:	2b00      	cmp	r3, #0
 800dba0:	d1e6      	bne.n	800db70 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800dba2:	687b      	ldr	r3, [r7, #4]
 800dba4:	681b      	ldr	r3, [r3, #0]
 800dba6:	3308      	adds	r3, #8
 800dba8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dbaa:	6a3b      	ldr	r3, [r7, #32]
 800dbac:	e853 3f00 	ldrex	r3, [r3]
 800dbb0:	61fb      	str	r3, [r7, #28]
   return(result);
 800dbb2:	69fa      	ldr	r2, [r7, #28]
 800dbb4:	4b1e      	ldr	r3, [pc, #120]	@ (800dc30 <UART_EndRxTransfer+0xc8>)
 800dbb6:	4013      	ands	r3, r2
 800dbb8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	681b      	ldr	r3, [r3, #0]
 800dbbe:	3308      	adds	r3, #8
 800dbc0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800dbc2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800dbc4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dbc6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800dbc8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dbca:	e841 2300 	strex	r3, r2, [r1]
 800dbce:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800dbd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbd2:	2b00      	cmp	r3, #0
 800dbd4:	d1e5      	bne.n	800dba2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dbda:	2b01      	cmp	r3, #1
 800dbdc:	d118      	bne.n	800dc10 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	681b      	ldr	r3, [r3, #0]
 800dbe2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dbe4:	68fb      	ldr	r3, [r7, #12]
 800dbe6:	e853 3f00 	ldrex	r3, [r3]
 800dbea:	60bb      	str	r3, [r7, #8]
   return(result);
 800dbec:	68bb      	ldr	r3, [r7, #8]
 800dbee:	f023 0310 	bic.w	r3, r3, #16
 800dbf2:	647b      	str	r3, [r7, #68]	@ 0x44
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	681b      	ldr	r3, [r3, #0]
 800dbf8:	461a      	mov	r2, r3
 800dbfa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dbfc:	61bb      	str	r3, [r7, #24]
 800dbfe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc00:	6979      	ldr	r1, [r7, #20]
 800dc02:	69ba      	ldr	r2, [r7, #24]
 800dc04:	e841 2300 	strex	r3, r2, [r1]
 800dc08:	613b      	str	r3, [r7, #16]
   return(result);
 800dc0a:	693b      	ldr	r3, [r7, #16]
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	d1e6      	bne.n	800dbde <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	2220      	movs	r2, #32
 800dc14:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	2200      	movs	r2, #0
 800dc1c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800dc1e:	687b      	ldr	r3, [r7, #4]
 800dc20:	2200      	movs	r2, #0
 800dc22:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800dc24:	bf00      	nop
 800dc26:	3754      	adds	r7, #84	@ 0x54
 800dc28:	46bd      	mov	sp, r7
 800dc2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc2e:	4770      	bx	lr
 800dc30:	effffffe 	.word	0xeffffffe

0800dc34 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800dc34:	b580      	push	{r7, lr}
 800dc36:	b084      	sub	sp, #16
 800dc38:	af00      	add	r7, sp, #0
 800dc3a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dc40:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800dc42:	68fb      	ldr	r3, [r7, #12]
 800dc44:	2200      	movs	r2, #0
 800dc46:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800dc4a:	68fb      	ldr	r3, [r7, #12]
 800dc4c:	2200      	movs	r2, #0
 800dc4e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800dc52:	68f8      	ldr	r0, [r7, #12]
 800dc54:	f7ff f856 	bl	800cd04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800dc58:	bf00      	nop
 800dc5a:	3710      	adds	r7, #16
 800dc5c:	46bd      	mov	sp, r7
 800dc5e:	bd80      	pop	{r7, pc}

0800dc60 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800dc60:	b580      	push	{r7, lr}
 800dc62:	b088      	sub	sp, #32
 800dc64:	af00      	add	r7, sp, #0
 800dc66:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	681b      	ldr	r3, [r3, #0]
 800dc6c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc6e:	68fb      	ldr	r3, [r7, #12]
 800dc70:	e853 3f00 	ldrex	r3, [r3]
 800dc74:	60bb      	str	r3, [r7, #8]
   return(result);
 800dc76:	68bb      	ldr	r3, [r7, #8]
 800dc78:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dc7c:	61fb      	str	r3, [r7, #28]
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	681b      	ldr	r3, [r3, #0]
 800dc82:	461a      	mov	r2, r3
 800dc84:	69fb      	ldr	r3, [r7, #28]
 800dc86:	61bb      	str	r3, [r7, #24]
 800dc88:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc8a:	6979      	ldr	r1, [r7, #20]
 800dc8c:	69ba      	ldr	r2, [r7, #24]
 800dc8e:	e841 2300 	strex	r3, r2, [r1]
 800dc92:	613b      	str	r3, [r7, #16]
   return(result);
 800dc94:	693b      	ldr	r3, [r7, #16]
 800dc96:	2b00      	cmp	r3, #0
 800dc98:	d1e6      	bne.n	800dc68 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	2220      	movs	r2, #32
 800dc9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	2200      	movs	r2, #0
 800dca6:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800dca8:	6878      	ldr	r0, [r7, #4]
 800dcaa:	f7ff f821 	bl	800ccf0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800dcae:	bf00      	nop
 800dcb0:	3720      	adds	r7, #32
 800dcb2:	46bd      	mov	sp, r7
 800dcb4:	bd80      	pop	{r7, pc}

0800dcb6 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800dcb6:	b480      	push	{r7}
 800dcb8:	b083      	sub	sp, #12
 800dcba:	af00      	add	r7, sp, #0
 800dcbc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800dcbe:	bf00      	nop
 800dcc0:	370c      	adds	r7, #12
 800dcc2:	46bd      	mov	sp, r7
 800dcc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcc8:	4770      	bx	lr

0800dcca <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800dcca:	b480      	push	{r7}
 800dccc:	b083      	sub	sp, #12
 800dcce:	af00      	add	r7, sp, #0
 800dcd0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800dcd2:	bf00      	nop
 800dcd4:	370c      	adds	r7, #12
 800dcd6:	46bd      	mov	sp, r7
 800dcd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcdc:	4770      	bx	lr

0800dcde <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800dcde:	b480      	push	{r7}
 800dce0:	b083      	sub	sp, #12
 800dce2:	af00      	add	r7, sp, #0
 800dce4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800dce6:	bf00      	nop
 800dce8:	370c      	adds	r7, #12
 800dcea:	46bd      	mov	sp, r7
 800dcec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcf0:	4770      	bx	lr

0800dcf2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800dcf2:	b480      	push	{r7}
 800dcf4:	b085      	sub	sp, #20
 800dcf6:	af00      	add	r7, sp, #0
 800dcf8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800dd00:	2b01      	cmp	r3, #1
 800dd02:	d101      	bne.n	800dd08 <HAL_UARTEx_DisableFifoMode+0x16>
 800dd04:	2302      	movs	r3, #2
 800dd06:	e027      	b.n	800dd58 <HAL_UARTEx_DisableFifoMode+0x66>
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	2201      	movs	r2, #1
 800dd0c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	2224      	movs	r2, #36	@ 0x24
 800dd14:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	681b      	ldr	r3, [r3, #0]
 800dd1c:	681b      	ldr	r3, [r3, #0]
 800dd1e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	681b      	ldr	r3, [r3, #0]
 800dd24:	681a      	ldr	r2, [r3, #0]
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	f022 0201 	bic.w	r2, r2, #1
 800dd2e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800dd30:	68fb      	ldr	r3, [r7, #12]
 800dd32:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800dd36:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	2200      	movs	r2, #0
 800dd3c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	681b      	ldr	r3, [r3, #0]
 800dd42:	68fa      	ldr	r2, [r7, #12]
 800dd44:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800dd46:	687b      	ldr	r3, [r7, #4]
 800dd48:	2220      	movs	r2, #32
 800dd4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	2200      	movs	r2, #0
 800dd52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800dd56:	2300      	movs	r3, #0
}
 800dd58:	4618      	mov	r0, r3
 800dd5a:	3714      	adds	r7, #20
 800dd5c:	46bd      	mov	sp, r7
 800dd5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd62:	4770      	bx	lr

0800dd64 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800dd64:	b580      	push	{r7, lr}
 800dd66:	b084      	sub	sp, #16
 800dd68:	af00      	add	r7, sp, #0
 800dd6a:	6078      	str	r0, [r7, #4]
 800dd6c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800dd74:	2b01      	cmp	r3, #1
 800dd76:	d101      	bne.n	800dd7c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800dd78:	2302      	movs	r3, #2
 800dd7a:	e02d      	b.n	800ddd8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	2201      	movs	r2, #1
 800dd80:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	2224      	movs	r2, #36	@ 0x24
 800dd88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	681b      	ldr	r3, [r3, #0]
 800dd90:	681b      	ldr	r3, [r3, #0]
 800dd92:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	681b      	ldr	r3, [r3, #0]
 800dd98:	681a      	ldr	r2, [r3, #0]
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	681b      	ldr	r3, [r3, #0]
 800dd9e:	f022 0201 	bic.w	r2, r2, #1
 800dda2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800dda4:	687b      	ldr	r3, [r7, #4]
 800dda6:	681b      	ldr	r3, [r3, #0]
 800dda8:	689b      	ldr	r3, [r3, #8]
 800ddaa:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	681b      	ldr	r3, [r3, #0]
 800ddb2:	683a      	ldr	r2, [r7, #0]
 800ddb4:	430a      	orrs	r2, r1
 800ddb6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ddb8:	6878      	ldr	r0, [r7, #4]
 800ddba:	f000 f84f 	bl	800de5c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	681b      	ldr	r3, [r3, #0]
 800ddc2:	68fa      	ldr	r2, [r7, #12]
 800ddc4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	2220      	movs	r2, #32
 800ddca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	2200      	movs	r2, #0
 800ddd2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ddd6:	2300      	movs	r3, #0
}
 800ddd8:	4618      	mov	r0, r3
 800ddda:	3710      	adds	r7, #16
 800dddc:	46bd      	mov	sp, r7
 800ddde:	bd80      	pop	{r7, pc}

0800dde0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800dde0:	b580      	push	{r7, lr}
 800dde2:	b084      	sub	sp, #16
 800dde4:	af00      	add	r7, sp, #0
 800dde6:	6078      	str	r0, [r7, #4]
 800dde8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ddf0:	2b01      	cmp	r3, #1
 800ddf2:	d101      	bne.n	800ddf8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800ddf4:	2302      	movs	r3, #2
 800ddf6:	e02d      	b.n	800de54 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	2201      	movs	r2, #1
 800ddfc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	2224      	movs	r2, #36	@ 0x24
 800de04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	681b      	ldr	r3, [r3, #0]
 800de0c:	681b      	ldr	r3, [r3, #0]
 800de0e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	681b      	ldr	r3, [r3, #0]
 800de14:	681a      	ldr	r2, [r3, #0]
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	681b      	ldr	r3, [r3, #0]
 800de1a:	f022 0201 	bic.w	r2, r2, #1
 800de1e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	681b      	ldr	r3, [r3, #0]
 800de24:	689b      	ldr	r3, [r3, #8]
 800de26:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800de2a:	687b      	ldr	r3, [r7, #4]
 800de2c:	681b      	ldr	r3, [r3, #0]
 800de2e:	683a      	ldr	r2, [r7, #0]
 800de30:	430a      	orrs	r2, r1
 800de32:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800de34:	6878      	ldr	r0, [r7, #4]
 800de36:	f000 f811 	bl	800de5c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	681b      	ldr	r3, [r3, #0]
 800de3e:	68fa      	ldr	r2, [r7, #12]
 800de40:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	2220      	movs	r2, #32
 800de46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	2200      	movs	r2, #0
 800de4e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800de52:	2300      	movs	r3, #0
}
 800de54:	4618      	mov	r0, r3
 800de56:	3710      	adds	r7, #16
 800de58:	46bd      	mov	sp, r7
 800de5a:	bd80      	pop	{r7, pc}

0800de5c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800de5c:	b480      	push	{r7}
 800de5e:	b085      	sub	sp, #20
 800de60:	af00      	add	r7, sp, #0
 800de62:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800de68:	2b00      	cmp	r3, #0
 800de6a:	d108      	bne.n	800de7e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	2201      	movs	r2, #1
 800de70:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	2201      	movs	r2, #1
 800de78:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800de7c:	e031      	b.n	800dee2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800de7e:	2310      	movs	r3, #16
 800de80:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800de82:	2310      	movs	r3, #16
 800de84:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	681b      	ldr	r3, [r3, #0]
 800de8a:	689b      	ldr	r3, [r3, #8]
 800de8c:	0e5b      	lsrs	r3, r3, #25
 800de8e:	b2db      	uxtb	r3, r3
 800de90:	f003 0307 	and.w	r3, r3, #7
 800de94:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800de96:	687b      	ldr	r3, [r7, #4]
 800de98:	681b      	ldr	r3, [r3, #0]
 800de9a:	689b      	ldr	r3, [r3, #8]
 800de9c:	0f5b      	lsrs	r3, r3, #29
 800de9e:	b2db      	uxtb	r3, r3
 800dea0:	f003 0307 	and.w	r3, r3, #7
 800dea4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800dea6:	7bbb      	ldrb	r3, [r7, #14]
 800dea8:	7b3a      	ldrb	r2, [r7, #12]
 800deaa:	4911      	ldr	r1, [pc, #68]	@ (800def0 <UARTEx_SetNbDataToProcess+0x94>)
 800deac:	5c8a      	ldrb	r2, [r1, r2]
 800deae:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800deb2:	7b3a      	ldrb	r2, [r7, #12]
 800deb4:	490f      	ldr	r1, [pc, #60]	@ (800def4 <UARTEx_SetNbDataToProcess+0x98>)
 800deb6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800deb8:	fb93 f3f2 	sdiv	r3, r3, r2
 800debc:	b29a      	uxth	r2, r3
 800debe:	687b      	ldr	r3, [r7, #4]
 800dec0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800dec4:	7bfb      	ldrb	r3, [r7, #15]
 800dec6:	7b7a      	ldrb	r2, [r7, #13]
 800dec8:	4909      	ldr	r1, [pc, #36]	@ (800def0 <UARTEx_SetNbDataToProcess+0x94>)
 800deca:	5c8a      	ldrb	r2, [r1, r2]
 800decc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800ded0:	7b7a      	ldrb	r2, [r7, #13]
 800ded2:	4908      	ldr	r1, [pc, #32]	@ (800def4 <UARTEx_SetNbDataToProcess+0x98>)
 800ded4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ded6:	fb93 f3f2 	sdiv	r3, r3, r2
 800deda:	b29a      	uxth	r2, r3
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800dee2:	bf00      	nop
 800dee4:	3714      	adds	r7, #20
 800dee6:	46bd      	mov	sp, r7
 800dee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800deec:	4770      	bx	lr
 800deee:	bf00      	nop
 800def0:	08013f18 	.word	0x08013f18
 800def4:	08013f20 	.word	0x08013f20

0800def8 <__sprint_r>:
 800def8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800defc:	6893      	ldr	r3, [r2, #8]
 800defe:	4680      	mov	r8, r0
 800df00:	460e      	mov	r6, r1
 800df02:	4614      	mov	r4, r2
 800df04:	b343      	cbz	r3, 800df58 <__sprint_r+0x60>
 800df06:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 800df08:	049d      	lsls	r5, r3, #18
 800df0a:	d522      	bpl.n	800df52 <__sprint_r+0x5a>
 800df0c:	6815      	ldr	r5, [r2, #0]
 800df0e:	68a0      	ldr	r0, [r4, #8]
 800df10:	3508      	adds	r5, #8
 800df12:	b928      	cbnz	r0, 800df20 <__sprint_r+0x28>
 800df14:	2300      	movs	r3, #0
 800df16:	60a3      	str	r3, [r4, #8]
 800df18:	2300      	movs	r3, #0
 800df1a:	6063      	str	r3, [r4, #4]
 800df1c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df20:	e955 b702 	ldrd	fp, r7, [r5, #-8]
 800df24:	f04f 0900 	mov.w	r9, #0
 800df28:	ea4f 0a97 	mov.w	sl, r7, lsr #2
 800df2c:	45ca      	cmp	sl, r9
 800df2e:	dc05      	bgt.n	800df3c <__sprint_r+0x44>
 800df30:	68a3      	ldr	r3, [r4, #8]
 800df32:	f027 0703 	bic.w	r7, r7, #3
 800df36:	1bdb      	subs	r3, r3, r7
 800df38:	60a3      	str	r3, [r4, #8]
 800df3a:	e7e8      	b.n	800df0e <__sprint_r+0x16>
 800df3c:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800df40:	4632      	mov	r2, r6
 800df42:	4640      	mov	r0, r8
 800df44:	f001 f845 	bl	800efd2 <_fputwc_r>
 800df48:	1c43      	adds	r3, r0, #1
 800df4a:	d0e3      	beq.n	800df14 <__sprint_r+0x1c>
 800df4c:	f109 0901 	add.w	r9, r9, #1
 800df50:	e7ec      	b.n	800df2c <__sprint_r+0x34>
 800df52:	f000 fe3d 	bl	800ebd0 <__sfvwrite_r>
 800df56:	e7dd      	b.n	800df14 <__sprint_r+0x1c>
 800df58:	4618      	mov	r0, r3
 800df5a:	e7dd      	b.n	800df18 <__sprint_r+0x20>

0800df5c <_vfiprintf_r>:
 800df5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df60:	b0bb      	sub	sp, #236	@ 0xec
 800df62:	460f      	mov	r7, r1
 800df64:	4693      	mov	fp, r2
 800df66:	461c      	mov	r4, r3
 800df68:	461d      	mov	r5, r3
 800df6a:	9000      	str	r0, [sp, #0]
 800df6c:	b118      	cbz	r0, 800df76 <_vfiprintf_r+0x1a>
 800df6e:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800df70:	b90b      	cbnz	r3, 800df76 <_vfiprintf_r+0x1a>
 800df72:	f000 fe15 	bl	800eba0 <__sinit>
 800df76:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800df78:	07db      	lsls	r3, r3, #31
 800df7a:	d405      	bmi.n	800df88 <_vfiprintf_r+0x2c>
 800df7c:	89bb      	ldrh	r3, [r7, #12]
 800df7e:	059e      	lsls	r6, r3, #22
 800df80:	d402      	bmi.n	800df88 <_vfiprintf_r+0x2c>
 800df82:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800df84:	f001 f8ba 	bl	800f0fc <__retarget_lock_acquire_recursive>
 800df88:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800df8c:	0498      	lsls	r0, r3, #18
 800df8e:	d406      	bmi.n	800df9e <_vfiprintf_r+0x42>
 800df90:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800df94:	81bb      	strh	r3, [r7, #12]
 800df96:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800df98:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800df9c:	667b      	str	r3, [r7, #100]	@ 0x64
 800df9e:	89bb      	ldrh	r3, [r7, #12]
 800dfa0:	0719      	lsls	r1, r3, #28
 800dfa2:	d501      	bpl.n	800dfa8 <_vfiprintf_r+0x4c>
 800dfa4:	693b      	ldr	r3, [r7, #16]
 800dfa6:	b9ab      	cbnz	r3, 800dfd4 <_vfiprintf_r+0x78>
 800dfa8:	9800      	ldr	r0, [sp, #0]
 800dfaa:	4639      	mov	r1, r7
 800dfac:	f000 ff7a 	bl	800eea4 <__swsetup_r>
 800dfb0:	b180      	cbz	r0, 800dfd4 <_vfiprintf_r+0x78>
 800dfb2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dfb4:	07da      	lsls	r2, r3, #31
 800dfb6:	d506      	bpl.n	800dfc6 <_vfiprintf_r+0x6a>
 800dfb8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800dfbc:	9303      	str	r3, [sp, #12]
 800dfbe:	9803      	ldr	r0, [sp, #12]
 800dfc0:	b03b      	add	sp, #236	@ 0xec
 800dfc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dfc6:	89bb      	ldrh	r3, [r7, #12]
 800dfc8:	059b      	lsls	r3, r3, #22
 800dfca:	d4f5      	bmi.n	800dfb8 <_vfiprintf_r+0x5c>
 800dfcc:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800dfce:	f001 f896 	bl	800f0fe <__retarget_lock_release_recursive>
 800dfd2:	e7f1      	b.n	800dfb8 <_vfiprintf_r+0x5c>
 800dfd4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800dfd8:	f003 021a 	and.w	r2, r3, #26
 800dfdc:	2a0a      	cmp	r2, #10
 800dfde:	d114      	bne.n	800e00a <_vfiprintf_r+0xae>
 800dfe0:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800dfe4:	2a00      	cmp	r2, #0
 800dfe6:	db10      	blt.n	800e00a <_vfiprintf_r+0xae>
 800dfe8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800dfea:	07d6      	lsls	r6, r2, #31
 800dfec:	d404      	bmi.n	800dff8 <_vfiprintf_r+0x9c>
 800dfee:	059d      	lsls	r5, r3, #22
 800dff0:	d402      	bmi.n	800dff8 <_vfiprintf_r+0x9c>
 800dff2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800dff4:	f001 f883 	bl	800f0fe <__retarget_lock_release_recursive>
 800dff8:	9800      	ldr	r0, [sp, #0]
 800dffa:	4623      	mov	r3, r4
 800dffc:	465a      	mov	r2, fp
 800dffe:	4639      	mov	r1, r7
 800e000:	b03b      	add	sp, #236	@ 0xec
 800e002:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e006:	f000 bc31 	b.w	800e86c <__sbprintf>
 800e00a:	2300      	movs	r3, #0
 800e00c:	e9cd 330f 	strd	r3, r3, [sp, #60]	@ 0x3c
 800e010:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800e014:	ae11      	add	r6, sp, #68	@ 0x44
 800e016:	960e      	str	r6, [sp, #56]	@ 0x38
 800e018:	9307      	str	r3, [sp, #28]
 800e01a:	9309      	str	r3, [sp, #36]	@ 0x24
 800e01c:	9303      	str	r3, [sp, #12]
 800e01e:	465b      	mov	r3, fp
 800e020:	461c      	mov	r4, r3
 800e022:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e026:	b10a      	cbz	r2, 800e02c <_vfiprintf_r+0xd0>
 800e028:	2a25      	cmp	r2, #37	@ 0x25
 800e02a:	d1f9      	bne.n	800e020 <_vfiprintf_r+0xc4>
 800e02c:	ebb4 080b 	subs.w	r8, r4, fp
 800e030:	d00d      	beq.n	800e04e <_vfiprintf_r+0xf2>
 800e032:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e034:	4443      	add	r3, r8
 800e036:	9310      	str	r3, [sp, #64]	@ 0x40
 800e038:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e03a:	3301      	adds	r3, #1
 800e03c:	2b07      	cmp	r3, #7
 800e03e:	e9c6 b800 	strd	fp, r8, [r6]
 800e042:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e044:	dc75      	bgt.n	800e132 <_vfiprintf_r+0x1d6>
 800e046:	3608      	adds	r6, #8
 800e048:	9b03      	ldr	r3, [sp, #12]
 800e04a:	4443      	add	r3, r8
 800e04c:	9303      	str	r3, [sp, #12]
 800e04e:	7823      	ldrb	r3, [r4, #0]
 800e050:	2b00      	cmp	r3, #0
 800e052:	f000 83cd 	beq.w	800e7f0 <_vfiprintf_r+0x894>
 800e056:	2300      	movs	r3, #0
 800e058:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e05c:	e9cd 2301 	strd	r2, r3, [sp, #4]
 800e060:	3401      	adds	r4, #1
 800e062:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 800e066:	469a      	mov	sl, r3
 800e068:	46a3      	mov	fp, r4
 800e06a:	f81b 3b01 	ldrb.w	r3, [fp], #1
 800e06e:	f1a3 0220 	sub.w	r2, r3, #32
 800e072:	2a5a      	cmp	r2, #90	@ 0x5a
 800e074:	f200 8316 	bhi.w	800e6a4 <_vfiprintf_r+0x748>
 800e078:	e8df f012 	tbh	[pc, r2, lsl #1]
 800e07c:	0314009a 	.word	0x0314009a
 800e080:	00a20314 	.word	0x00a20314
 800e084:	03140314 	.word	0x03140314
 800e088:	00820314 	.word	0x00820314
 800e08c:	03140314 	.word	0x03140314
 800e090:	00af00a5 	.word	0x00af00a5
 800e094:	00ac0314 	.word	0x00ac0314
 800e098:	031400b1 	.word	0x031400b1
 800e09c:	00d000cd 	.word	0x00d000cd
 800e0a0:	00d000d0 	.word	0x00d000d0
 800e0a4:	00d000d0 	.word	0x00d000d0
 800e0a8:	00d000d0 	.word	0x00d000d0
 800e0ac:	00d000d0 	.word	0x00d000d0
 800e0b0:	03140314 	.word	0x03140314
 800e0b4:	03140314 	.word	0x03140314
 800e0b8:	03140314 	.word	0x03140314
 800e0bc:	03140314 	.word	0x03140314
 800e0c0:	00f70314 	.word	0x00f70314
 800e0c4:	03140104 	.word	0x03140104
 800e0c8:	03140314 	.word	0x03140314
 800e0cc:	03140314 	.word	0x03140314
 800e0d0:	03140314 	.word	0x03140314
 800e0d4:	03140314 	.word	0x03140314
 800e0d8:	01520314 	.word	0x01520314
 800e0dc:	03140314 	.word	0x03140314
 800e0e0:	019a0314 	.word	0x019a0314
 800e0e4:	027a0314 	.word	0x027a0314
 800e0e8:	03140314 	.word	0x03140314
 800e0ec:	0314029a 	.word	0x0314029a
 800e0f0:	03140314 	.word	0x03140314
 800e0f4:	03140314 	.word	0x03140314
 800e0f8:	03140314 	.word	0x03140314
 800e0fc:	03140314 	.word	0x03140314
 800e100:	00f70314 	.word	0x00f70314
 800e104:	03140106 	.word	0x03140106
 800e108:	03140314 	.word	0x03140314
 800e10c:	010600e0 	.word	0x010600e0
 800e110:	031400f1 	.word	0x031400f1
 800e114:	031400eb 	.word	0x031400eb
 800e118:	01540132 	.word	0x01540132
 800e11c:	00f10189 	.word	0x00f10189
 800e120:	019a0314 	.word	0x019a0314
 800e124:	027c0098 	.word	0x027c0098
 800e128:	03140314 	.word	0x03140314
 800e12c:	03140065 	.word	0x03140065
 800e130:	0098      	.short	0x0098
 800e132:	9800      	ldr	r0, [sp, #0]
 800e134:	aa0e      	add	r2, sp, #56	@ 0x38
 800e136:	4639      	mov	r1, r7
 800e138:	f7ff fede 	bl	800def8 <__sprint_r>
 800e13c:	2800      	cmp	r0, #0
 800e13e:	f040 8336 	bne.w	800e7ae <_vfiprintf_r+0x852>
 800e142:	ae11      	add	r6, sp, #68	@ 0x44
 800e144:	e780      	b.n	800e048 <_vfiprintf_r+0xec>
 800e146:	4a99      	ldr	r2, [pc, #612]	@ (800e3ac <_vfiprintf_r+0x450>)
 800e148:	9205      	str	r2, [sp, #20]
 800e14a:	f01a 0220 	ands.w	r2, sl, #32
 800e14e:	f000 8231 	beq.w	800e5b4 <_vfiprintf_r+0x658>
 800e152:	3507      	adds	r5, #7
 800e154:	f025 0507 	bic.w	r5, r5, #7
 800e158:	46a8      	mov	r8, r5
 800e15a:	686d      	ldr	r5, [r5, #4]
 800e15c:	f858 4b08 	ldr.w	r4, [r8], #8
 800e160:	f01a 0f01 	tst.w	sl, #1
 800e164:	d009      	beq.n	800e17a <_vfiprintf_r+0x21e>
 800e166:	ea54 0205 	orrs.w	r2, r4, r5
 800e16a:	bf1f      	itttt	ne
 800e16c:	2230      	movne	r2, #48	@ 0x30
 800e16e:	f88d 2034 	strbne.w	r2, [sp, #52]	@ 0x34
 800e172:	f88d 3035 	strbne.w	r3, [sp, #53]	@ 0x35
 800e176:	f04a 0a02 	orrne.w	sl, sl, #2
 800e17a:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 800e17e:	e112      	b.n	800e3a6 <_vfiprintf_r+0x44a>
 800e180:	9800      	ldr	r0, [sp, #0]
 800e182:	f000 ff8b 	bl	800f09c <_localeconv_r>
 800e186:	6843      	ldr	r3, [r0, #4]
 800e188:	9309      	str	r3, [sp, #36]	@ 0x24
 800e18a:	4618      	mov	r0, r3
 800e18c:	f7f2 f8f8 	bl	8000380 <strlen>
 800e190:	9007      	str	r0, [sp, #28]
 800e192:	9800      	ldr	r0, [sp, #0]
 800e194:	f000 ff82 	bl	800f09c <_localeconv_r>
 800e198:	6883      	ldr	r3, [r0, #8]
 800e19a:	9306      	str	r3, [sp, #24]
 800e19c:	9b07      	ldr	r3, [sp, #28]
 800e19e:	b12b      	cbz	r3, 800e1ac <_vfiprintf_r+0x250>
 800e1a0:	9b06      	ldr	r3, [sp, #24]
 800e1a2:	b11b      	cbz	r3, 800e1ac <_vfiprintf_r+0x250>
 800e1a4:	781b      	ldrb	r3, [r3, #0]
 800e1a6:	b10b      	cbz	r3, 800e1ac <_vfiprintf_r+0x250>
 800e1a8:	f44a 6a80 	orr.w	sl, sl, #1024	@ 0x400
 800e1ac:	465c      	mov	r4, fp
 800e1ae:	e75b      	b.n	800e068 <_vfiprintf_r+0x10c>
 800e1b0:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800e1b4:	2b00      	cmp	r3, #0
 800e1b6:	d1f9      	bne.n	800e1ac <_vfiprintf_r+0x250>
 800e1b8:	2320      	movs	r3, #32
 800e1ba:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 800e1be:	e7f5      	b.n	800e1ac <_vfiprintf_r+0x250>
 800e1c0:	f04a 0a01 	orr.w	sl, sl, #1
 800e1c4:	e7f2      	b.n	800e1ac <_vfiprintf_r+0x250>
 800e1c6:	f855 3b04 	ldr.w	r3, [r5], #4
 800e1ca:	9302      	str	r3, [sp, #8]
 800e1cc:	2b00      	cmp	r3, #0
 800e1ce:	daed      	bge.n	800e1ac <_vfiprintf_r+0x250>
 800e1d0:	425b      	negs	r3, r3
 800e1d2:	9302      	str	r3, [sp, #8]
 800e1d4:	f04a 0a04 	orr.w	sl, sl, #4
 800e1d8:	e7e8      	b.n	800e1ac <_vfiprintf_r+0x250>
 800e1da:	232b      	movs	r3, #43	@ 0x2b
 800e1dc:	e7ed      	b.n	800e1ba <_vfiprintf_r+0x25e>
 800e1de:	465a      	mov	r2, fp
 800e1e0:	f812 3b01 	ldrb.w	r3, [r2], #1
 800e1e4:	2b2a      	cmp	r3, #42	@ 0x2a
 800e1e6:	d112      	bne.n	800e20e <_vfiprintf_r+0x2b2>
 800e1e8:	f855 3b04 	ldr.w	r3, [r5], #4
 800e1ec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e1f0:	9301      	str	r3, [sp, #4]
 800e1f2:	4693      	mov	fp, r2
 800e1f4:	e7da      	b.n	800e1ac <_vfiprintf_r+0x250>
 800e1f6:	9b01      	ldr	r3, [sp, #4]
 800e1f8:	fb00 1303 	mla	r3, r0, r3, r1
 800e1fc:	9301      	str	r3, [sp, #4]
 800e1fe:	f812 3b01 	ldrb.w	r3, [r2], #1
 800e202:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 800e206:	2909      	cmp	r1, #9
 800e208:	d9f5      	bls.n	800e1f6 <_vfiprintf_r+0x29a>
 800e20a:	4693      	mov	fp, r2
 800e20c:	e72f      	b.n	800e06e <_vfiprintf_r+0x112>
 800e20e:	2100      	movs	r1, #0
 800e210:	9101      	str	r1, [sp, #4]
 800e212:	200a      	movs	r0, #10
 800e214:	e7f5      	b.n	800e202 <_vfiprintf_r+0x2a6>
 800e216:	f04a 0a80 	orr.w	sl, sl, #128	@ 0x80
 800e21a:	e7c7      	b.n	800e1ac <_vfiprintf_r+0x250>
 800e21c:	2100      	movs	r1, #0
 800e21e:	465a      	mov	r2, fp
 800e220:	9102      	str	r1, [sp, #8]
 800e222:	200a      	movs	r0, #10
 800e224:	9902      	ldr	r1, [sp, #8]
 800e226:	3b30      	subs	r3, #48	@ 0x30
 800e228:	fb00 3301 	mla	r3, r0, r1, r3
 800e22c:	9302      	str	r3, [sp, #8]
 800e22e:	f812 3b01 	ldrb.w	r3, [r2], #1
 800e232:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 800e236:	2909      	cmp	r1, #9
 800e238:	d9f4      	bls.n	800e224 <_vfiprintf_r+0x2c8>
 800e23a:	e7e6      	b.n	800e20a <_vfiprintf_r+0x2ae>
 800e23c:	f89b 3000 	ldrb.w	r3, [fp]
 800e240:	2b68      	cmp	r3, #104	@ 0x68
 800e242:	bf06      	itte	eq
 800e244:	f10b 0b01 	addeq.w	fp, fp, #1
 800e248:	f44a 7a00 	orreq.w	sl, sl, #512	@ 0x200
 800e24c:	f04a 0a40 	orrne.w	sl, sl, #64	@ 0x40
 800e250:	e7ac      	b.n	800e1ac <_vfiprintf_r+0x250>
 800e252:	f89b 3000 	ldrb.w	r3, [fp]
 800e256:	2b6c      	cmp	r3, #108	@ 0x6c
 800e258:	d104      	bne.n	800e264 <_vfiprintf_r+0x308>
 800e25a:	f10b 0b01 	add.w	fp, fp, #1
 800e25e:	f04a 0a20 	orr.w	sl, sl, #32
 800e262:	e7a3      	b.n	800e1ac <_vfiprintf_r+0x250>
 800e264:	f04a 0a10 	orr.w	sl, sl, #16
 800e268:	e7a0      	b.n	800e1ac <_vfiprintf_r+0x250>
 800e26a:	46a8      	mov	r8, r5
 800e26c:	2400      	movs	r4, #0
 800e26e:	f858 3b04 	ldr.w	r3, [r8], #4
 800e272:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 800e276:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 800e27a:	2301      	movs	r3, #1
 800e27c:	9301      	str	r3, [sp, #4]
 800e27e:	f10d 0984 	add.w	r9, sp, #132	@ 0x84
 800e282:	e0ab      	b.n	800e3dc <_vfiprintf_r+0x480>
 800e284:	f04a 0a10 	orr.w	sl, sl, #16
 800e288:	f01a 0f20 	tst.w	sl, #32
 800e28c:	d011      	beq.n	800e2b2 <_vfiprintf_r+0x356>
 800e28e:	3507      	adds	r5, #7
 800e290:	f025 0507 	bic.w	r5, r5, #7
 800e294:	46a8      	mov	r8, r5
 800e296:	686d      	ldr	r5, [r5, #4]
 800e298:	f858 4b08 	ldr.w	r4, [r8], #8
 800e29c:	2d00      	cmp	r5, #0
 800e29e:	da06      	bge.n	800e2ae <_vfiprintf_r+0x352>
 800e2a0:	4264      	negs	r4, r4
 800e2a2:	f04f 032d 	mov.w	r3, #45	@ 0x2d
 800e2a6:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800e2aa:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 800e2ae:	2301      	movs	r3, #1
 800e2b0:	e048      	b.n	800e344 <_vfiprintf_r+0x3e8>
 800e2b2:	46a8      	mov	r8, r5
 800e2b4:	f01a 0f10 	tst.w	sl, #16
 800e2b8:	f858 5b04 	ldr.w	r5, [r8], #4
 800e2bc:	d002      	beq.n	800e2c4 <_vfiprintf_r+0x368>
 800e2be:	462c      	mov	r4, r5
 800e2c0:	17ed      	asrs	r5, r5, #31
 800e2c2:	e7eb      	b.n	800e29c <_vfiprintf_r+0x340>
 800e2c4:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 800e2c8:	d003      	beq.n	800e2d2 <_vfiprintf_r+0x376>
 800e2ca:	b22c      	sxth	r4, r5
 800e2cc:	f345 35c0 	sbfx	r5, r5, #15, #1
 800e2d0:	e7e4      	b.n	800e29c <_vfiprintf_r+0x340>
 800e2d2:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 800e2d6:	d0f2      	beq.n	800e2be <_vfiprintf_r+0x362>
 800e2d8:	b26c      	sxtb	r4, r5
 800e2da:	f345 15c0 	sbfx	r5, r5, #7, #1
 800e2de:	e7dd      	b.n	800e29c <_vfiprintf_r+0x340>
 800e2e0:	f01a 0f20 	tst.w	sl, #32
 800e2e4:	d007      	beq.n	800e2f6 <_vfiprintf_r+0x39a>
 800e2e6:	9a03      	ldr	r2, [sp, #12]
 800e2e8:	682b      	ldr	r3, [r5, #0]
 800e2ea:	9903      	ldr	r1, [sp, #12]
 800e2ec:	17d2      	asrs	r2, r2, #31
 800e2ee:	e9c3 1200 	strd	r1, r2, [r3]
 800e2f2:	3504      	adds	r5, #4
 800e2f4:	e693      	b.n	800e01e <_vfiprintf_r+0xc2>
 800e2f6:	f01a 0f10 	tst.w	sl, #16
 800e2fa:	d003      	beq.n	800e304 <_vfiprintf_r+0x3a8>
 800e2fc:	682b      	ldr	r3, [r5, #0]
 800e2fe:	9a03      	ldr	r2, [sp, #12]
 800e300:	601a      	str	r2, [r3, #0]
 800e302:	e7f6      	b.n	800e2f2 <_vfiprintf_r+0x396>
 800e304:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 800e308:	d003      	beq.n	800e312 <_vfiprintf_r+0x3b6>
 800e30a:	682b      	ldr	r3, [r5, #0]
 800e30c:	9a03      	ldr	r2, [sp, #12]
 800e30e:	801a      	strh	r2, [r3, #0]
 800e310:	e7ef      	b.n	800e2f2 <_vfiprintf_r+0x396>
 800e312:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 800e316:	d0f1      	beq.n	800e2fc <_vfiprintf_r+0x3a0>
 800e318:	682b      	ldr	r3, [r5, #0]
 800e31a:	9a03      	ldr	r2, [sp, #12]
 800e31c:	701a      	strb	r2, [r3, #0]
 800e31e:	e7e8      	b.n	800e2f2 <_vfiprintf_r+0x396>
 800e320:	f04a 0a10 	orr.w	sl, sl, #16
 800e324:	f01a 0320 	ands.w	r3, sl, #32
 800e328:	d01f      	beq.n	800e36a <_vfiprintf_r+0x40e>
 800e32a:	3507      	adds	r5, #7
 800e32c:	f025 0507 	bic.w	r5, r5, #7
 800e330:	46a8      	mov	r8, r5
 800e332:	686d      	ldr	r5, [r5, #4]
 800e334:	f858 4b08 	ldr.w	r4, [r8], #8
 800e338:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 800e33c:	2300      	movs	r3, #0
 800e33e:	2200      	movs	r2, #0
 800e340:	f88d 2033 	strb.w	r2, [sp, #51]	@ 0x33
 800e344:	9a01      	ldr	r2, [sp, #4]
 800e346:	3201      	adds	r2, #1
 800e348:	f000 825f 	beq.w	800e80a <_vfiprintf_r+0x8ae>
 800e34c:	f02a 0280 	bic.w	r2, sl, #128	@ 0x80
 800e350:	9204      	str	r2, [sp, #16]
 800e352:	ea54 0205 	orrs.w	r2, r4, r5
 800e356:	f040 825e 	bne.w	800e816 <_vfiprintf_r+0x8ba>
 800e35a:	9a01      	ldr	r2, [sp, #4]
 800e35c:	2a00      	cmp	r2, #0
 800e35e:	f000 8198 	beq.w	800e692 <_vfiprintf_r+0x736>
 800e362:	2b01      	cmp	r3, #1
 800e364:	f040 825a 	bne.w	800e81c <_vfiprintf_r+0x8c0>
 800e368:	e13b      	b.n	800e5e2 <_vfiprintf_r+0x686>
 800e36a:	46a8      	mov	r8, r5
 800e36c:	f01a 0510 	ands.w	r5, sl, #16
 800e370:	f858 4b04 	ldr.w	r4, [r8], #4
 800e374:	d001      	beq.n	800e37a <_vfiprintf_r+0x41e>
 800e376:	461d      	mov	r5, r3
 800e378:	e7de      	b.n	800e338 <_vfiprintf_r+0x3dc>
 800e37a:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 800e37e:	d001      	beq.n	800e384 <_vfiprintf_r+0x428>
 800e380:	b2a4      	uxth	r4, r4
 800e382:	e7d9      	b.n	800e338 <_vfiprintf_r+0x3dc>
 800e384:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 800e388:	d0d6      	beq.n	800e338 <_vfiprintf_r+0x3dc>
 800e38a:	b2e4      	uxtb	r4, r4
 800e38c:	e7f3      	b.n	800e376 <_vfiprintf_r+0x41a>
 800e38e:	46a8      	mov	r8, r5
 800e390:	f647 0330 	movw	r3, #30768	@ 0x7830
 800e394:	f8ad 3034 	strh.w	r3, [sp, #52]	@ 0x34
 800e398:	f858 4b04 	ldr.w	r4, [r8], #4
 800e39c:	4b03      	ldr	r3, [pc, #12]	@ (800e3ac <_vfiprintf_r+0x450>)
 800e39e:	9305      	str	r3, [sp, #20]
 800e3a0:	2500      	movs	r5, #0
 800e3a2:	f04a 0a02 	orr.w	sl, sl, #2
 800e3a6:	2302      	movs	r3, #2
 800e3a8:	e7c9      	b.n	800e33e <_vfiprintf_r+0x3e2>
 800e3aa:	bf00      	nop
 800e3ac:	08013f39 	.word	0x08013f39
 800e3b0:	9b01      	ldr	r3, [sp, #4]
 800e3b2:	46a8      	mov	r8, r5
 800e3b4:	1c5c      	adds	r4, r3, #1
 800e3b6:	f04f 0500 	mov.w	r5, #0
 800e3ba:	f858 9b04 	ldr.w	r9, [r8], #4
 800e3be:	f88d 5033 	strb.w	r5, [sp, #51]	@ 0x33
 800e3c2:	f000 80d0 	beq.w	800e566 <_vfiprintf_r+0x60a>
 800e3c6:	461a      	mov	r2, r3
 800e3c8:	4629      	mov	r1, r5
 800e3ca:	4648      	mov	r0, r9
 800e3cc:	f7f1 ff88 	bl	80002e0 <memchr>
 800e3d0:	4604      	mov	r4, r0
 800e3d2:	b118      	cbz	r0, 800e3dc <_vfiprintf_r+0x480>
 800e3d4:	eba0 0309 	sub.w	r3, r0, r9
 800e3d8:	9301      	str	r3, [sp, #4]
 800e3da:	462c      	mov	r4, r5
 800e3dc:	9b01      	ldr	r3, [sp, #4]
 800e3de:	42a3      	cmp	r3, r4
 800e3e0:	bfb8      	it	lt
 800e3e2:	4623      	movlt	r3, r4
 800e3e4:	9304      	str	r3, [sp, #16]
 800e3e6:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800e3ea:	b113      	cbz	r3, 800e3f2 <_vfiprintf_r+0x496>
 800e3ec:	9b04      	ldr	r3, [sp, #16]
 800e3ee:	3301      	adds	r3, #1
 800e3f0:	9304      	str	r3, [sp, #16]
 800e3f2:	f01a 0302 	ands.w	r3, sl, #2
 800e3f6:	9308      	str	r3, [sp, #32]
 800e3f8:	bf1e      	ittt	ne
 800e3fa:	9b04      	ldrne	r3, [sp, #16]
 800e3fc:	3302      	addne	r3, #2
 800e3fe:	9304      	strne	r3, [sp, #16]
 800e400:	f01a 0384 	ands.w	r3, sl, #132	@ 0x84
 800e404:	930a      	str	r3, [sp, #40]	@ 0x28
 800e406:	d11f      	bne.n	800e448 <_vfiprintf_r+0x4ec>
 800e408:	9b02      	ldr	r3, [sp, #8]
 800e40a:	9a04      	ldr	r2, [sp, #16]
 800e40c:	1a9d      	subs	r5, r3, r2
 800e40e:	2d00      	cmp	r5, #0
 800e410:	dd1a      	ble.n	800e448 <_vfiprintf_r+0x4ec>
 800e412:	4ba9      	ldr	r3, [pc, #676]	@ (800e6b8 <_vfiprintf_r+0x75c>)
 800e414:	6033      	str	r3, [r6, #0]
 800e416:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	@ 0x3c
 800e41a:	2d10      	cmp	r5, #16
 800e41c:	f102 0201 	add.w	r2, r2, #1
 800e420:	f106 0008 	add.w	r0, r6, #8
 800e424:	f300 814e 	bgt.w	800e6c4 <_vfiprintf_r+0x768>
 800e428:	6075      	str	r5, [r6, #4]
 800e42a:	2a07      	cmp	r2, #7
 800e42c:	4465      	add	r5, ip
 800e42e:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 800e432:	f340 815a 	ble.w	800e6ea <_vfiprintf_r+0x78e>
 800e436:	9800      	ldr	r0, [sp, #0]
 800e438:	aa0e      	add	r2, sp, #56	@ 0x38
 800e43a:	4639      	mov	r1, r7
 800e43c:	f7ff fd5c 	bl	800def8 <__sprint_r>
 800e440:	2800      	cmp	r0, #0
 800e442:	f040 81b4 	bne.w	800e7ae <_vfiprintf_r+0x852>
 800e446:	ae11      	add	r6, sp, #68	@ 0x44
 800e448:	f89d 1033 	ldrb.w	r1, [sp, #51]	@ 0x33
 800e44c:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 800e450:	b161      	cbz	r1, 800e46c <_vfiprintf_r+0x510>
 800e452:	f10d 0133 	add.w	r1, sp, #51	@ 0x33
 800e456:	3301      	adds	r3, #1
 800e458:	6031      	str	r1, [r6, #0]
 800e45a:	2101      	movs	r1, #1
 800e45c:	440a      	add	r2, r1
 800e45e:	2b07      	cmp	r3, #7
 800e460:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 800e464:	6071      	str	r1, [r6, #4]
 800e466:	f300 8142 	bgt.w	800e6ee <_vfiprintf_r+0x792>
 800e46a:	3608      	adds	r6, #8
 800e46c:	9908      	ldr	r1, [sp, #32]
 800e46e:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 800e472:	b159      	cbz	r1, 800e48c <_vfiprintf_r+0x530>
 800e474:	a90d      	add	r1, sp, #52	@ 0x34
 800e476:	3301      	adds	r3, #1
 800e478:	6031      	str	r1, [r6, #0]
 800e47a:	2102      	movs	r1, #2
 800e47c:	440a      	add	r2, r1
 800e47e:	2b07      	cmp	r3, #7
 800e480:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 800e484:	6071      	str	r1, [r6, #4]
 800e486:	f300 813b 	bgt.w	800e700 <_vfiprintf_r+0x7a4>
 800e48a:	3608      	adds	r6, #8
 800e48c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e48e:	2b80      	cmp	r3, #128	@ 0x80
 800e490:	d11f      	bne.n	800e4d2 <_vfiprintf_r+0x576>
 800e492:	9b02      	ldr	r3, [sp, #8]
 800e494:	9a04      	ldr	r2, [sp, #16]
 800e496:	1a9d      	subs	r5, r3, r2
 800e498:	2d00      	cmp	r5, #0
 800e49a:	dd1a      	ble.n	800e4d2 <_vfiprintf_r+0x576>
 800e49c:	4b87      	ldr	r3, [pc, #540]	@ (800e6bc <_vfiprintf_r+0x760>)
 800e49e:	6033      	str	r3, [r6, #0]
 800e4a0:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	@ 0x3c
 800e4a4:	2d10      	cmp	r5, #16
 800e4a6:	f102 0201 	add.w	r2, r2, #1
 800e4aa:	f106 0008 	add.w	r0, r6, #8
 800e4ae:	f300 8130 	bgt.w	800e712 <_vfiprintf_r+0x7b6>
 800e4b2:	6075      	str	r5, [r6, #4]
 800e4b4:	2a07      	cmp	r2, #7
 800e4b6:	4465      	add	r5, ip
 800e4b8:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 800e4bc:	f340 813c 	ble.w	800e738 <_vfiprintf_r+0x7dc>
 800e4c0:	9800      	ldr	r0, [sp, #0]
 800e4c2:	aa0e      	add	r2, sp, #56	@ 0x38
 800e4c4:	4639      	mov	r1, r7
 800e4c6:	f7ff fd17 	bl	800def8 <__sprint_r>
 800e4ca:	2800      	cmp	r0, #0
 800e4cc:	f040 816f 	bne.w	800e7ae <_vfiprintf_r+0x852>
 800e4d0:	ae11      	add	r6, sp, #68	@ 0x44
 800e4d2:	9b01      	ldr	r3, [sp, #4]
 800e4d4:	1ae4      	subs	r4, r4, r3
 800e4d6:	2c00      	cmp	r4, #0
 800e4d8:	dd1a      	ble.n	800e510 <_vfiprintf_r+0x5b4>
 800e4da:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 800e4de:	4877      	ldr	r0, [pc, #476]	@ (800e6bc <_vfiprintf_r+0x760>)
 800e4e0:	6030      	str	r0, [r6, #0]
 800e4e2:	2c10      	cmp	r4, #16
 800e4e4:	f103 0301 	add.w	r3, r3, #1
 800e4e8:	f106 0108 	add.w	r1, r6, #8
 800e4ec:	f300 8126 	bgt.w	800e73c <_vfiprintf_r+0x7e0>
 800e4f0:	6074      	str	r4, [r6, #4]
 800e4f2:	2b07      	cmp	r3, #7
 800e4f4:	4414      	add	r4, r2
 800e4f6:	e9cd 340f 	strd	r3, r4, [sp, #60]	@ 0x3c
 800e4fa:	f340 8130 	ble.w	800e75e <_vfiprintf_r+0x802>
 800e4fe:	9800      	ldr	r0, [sp, #0]
 800e500:	aa0e      	add	r2, sp, #56	@ 0x38
 800e502:	4639      	mov	r1, r7
 800e504:	f7ff fcf8 	bl	800def8 <__sprint_r>
 800e508:	2800      	cmp	r0, #0
 800e50a:	f040 8150 	bne.w	800e7ae <_vfiprintf_r+0x852>
 800e50e:	ae11      	add	r6, sp, #68	@ 0x44
 800e510:	9b01      	ldr	r3, [sp, #4]
 800e512:	9a01      	ldr	r2, [sp, #4]
 800e514:	6073      	str	r3, [r6, #4]
 800e516:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e518:	f8c6 9000 	str.w	r9, [r6]
 800e51c:	4413      	add	r3, r2
 800e51e:	9310      	str	r3, [sp, #64]	@ 0x40
 800e520:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e522:	3301      	adds	r3, #1
 800e524:	2b07      	cmp	r3, #7
 800e526:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e528:	f300 811b 	bgt.w	800e762 <_vfiprintf_r+0x806>
 800e52c:	f106 0308 	add.w	r3, r6, #8
 800e530:	f01a 0f04 	tst.w	sl, #4
 800e534:	f040 811d 	bne.w	800e772 <_vfiprintf_r+0x816>
 800e538:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e53c:	9904      	ldr	r1, [sp, #16]
 800e53e:	428a      	cmp	r2, r1
 800e540:	bfac      	ite	ge
 800e542:	189b      	addge	r3, r3, r2
 800e544:	185b      	addlt	r3, r3, r1
 800e546:	9303      	str	r3, [sp, #12]
 800e548:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e54a:	b13b      	cbz	r3, 800e55c <_vfiprintf_r+0x600>
 800e54c:	9800      	ldr	r0, [sp, #0]
 800e54e:	aa0e      	add	r2, sp, #56	@ 0x38
 800e550:	4639      	mov	r1, r7
 800e552:	f7ff fcd1 	bl	800def8 <__sprint_r>
 800e556:	2800      	cmp	r0, #0
 800e558:	f040 8129 	bne.w	800e7ae <_vfiprintf_r+0x852>
 800e55c:	2300      	movs	r3, #0
 800e55e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e560:	4645      	mov	r5, r8
 800e562:	ae11      	add	r6, sp, #68	@ 0x44
 800e564:	e55b      	b.n	800e01e <_vfiprintf_r+0xc2>
 800e566:	4648      	mov	r0, r9
 800e568:	f7f1 ff0a 	bl	8000380 <strlen>
 800e56c:	9001      	str	r0, [sp, #4]
 800e56e:	e734      	b.n	800e3da <_vfiprintf_r+0x47e>
 800e570:	f04a 0a10 	orr.w	sl, sl, #16
 800e574:	f01a 0320 	ands.w	r3, sl, #32
 800e578:	d008      	beq.n	800e58c <_vfiprintf_r+0x630>
 800e57a:	3507      	adds	r5, #7
 800e57c:	f025 0507 	bic.w	r5, r5, #7
 800e580:	46a8      	mov	r8, r5
 800e582:	686d      	ldr	r5, [r5, #4]
 800e584:	f858 4b08 	ldr.w	r4, [r8], #8
 800e588:	2301      	movs	r3, #1
 800e58a:	e6d8      	b.n	800e33e <_vfiprintf_r+0x3e2>
 800e58c:	46a8      	mov	r8, r5
 800e58e:	f01a 0510 	ands.w	r5, sl, #16
 800e592:	f858 4b04 	ldr.w	r4, [r8], #4
 800e596:	d001      	beq.n	800e59c <_vfiprintf_r+0x640>
 800e598:	461d      	mov	r5, r3
 800e59a:	e7f5      	b.n	800e588 <_vfiprintf_r+0x62c>
 800e59c:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 800e5a0:	d001      	beq.n	800e5a6 <_vfiprintf_r+0x64a>
 800e5a2:	b2a4      	uxth	r4, r4
 800e5a4:	e7f0      	b.n	800e588 <_vfiprintf_r+0x62c>
 800e5a6:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 800e5aa:	d0ed      	beq.n	800e588 <_vfiprintf_r+0x62c>
 800e5ac:	b2e4      	uxtb	r4, r4
 800e5ae:	e7f3      	b.n	800e598 <_vfiprintf_r+0x63c>
 800e5b0:	4a43      	ldr	r2, [pc, #268]	@ (800e6c0 <_vfiprintf_r+0x764>)
 800e5b2:	e5c9      	b.n	800e148 <_vfiprintf_r+0x1ec>
 800e5b4:	46a8      	mov	r8, r5
 800e5b6:	f01a 0510 	ands.w	r5, sl, #16
 800e5ba:	f858 4b04 	ldr.w	r4, [r8], #4
 800e5be:	d001      	beq.n	800e5c4 <_vfiprintf_r+0x668>
 800e5c0:	4615      	mov	r5, r2
 800e5c2:	e5cd      	b.n	800e160 <_vfiprintf_r+0x204>
 800e5c4:	f01a 0240 	ands.w	r2, sl, #64	@ 0x40
 800e5c8:	d001      	beq.n	800e5ce <_vfiprintf_r+0x672>
 800e5ca:	b2a4      	uxth	r4, r4
 800e5cc:	e5c8      	b.n	800e160 <_vfiprintf_r+0x204>
 800e5ce:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 800e5d2:	f43f adc5 	beq.w	800e160 <_vfiprintf_r+0x204>
 800e5d6:	b2e4      	uxtb	r4, r4
 800e5d8:	e7f2      	b.n	800e5c0 <_vfiprintf_r+0x664>
 800e5da:	2c0a      	cmp	r4, #10
 800e5dc:	f175 0300 	sbcs.w	r3, r5, #0
 800e5e0:	d206      	bcs.n	800e5f0 <_vfiprintf_r+0x694>
 800e5e2:	3430      	adds	r4, #48	@ 0x30
 800e5e4:	b2e4      	uxtb	r4, r4
 800e5e6:	f88d 40e7 	strb.w	r4, [sp, #231]	@ 0xe7
 800e5ea:	f10d 09e7 	add.w	r9, sp, #231	@ 0xe7
 800e5ee:	e131      	b.n	800e854 <_vfiprintf_r+0x8f8>
 800e5f0:	ab3a      	add	r3, sp, #232	@ 0xe8
 800e5f2:	9308      	str	r3, [sp, #32]
 800e5f4:	9b04      	ldr	r3, [sp, #16]
 800e5f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e5fa:	f04f 0a00 	mov.w	sl, #0
 800e5fe:	930a      	str	r3, [sp, #40]	@ 0x28
 800e600:	220a      	movs	r2, #10
 800e602:	2300      	movs	r3, #0
 800e604:	4620      	mov	r0, r4
 800e606:	4629      	mov	r1, r5
 800e608:	f7f1 fec2 	bl	8000390 <__aeabi_uldivmod>
 800e60c:	460b      	mov	r3, r1
 800e60e:	9908      	ldr	r1, [sp, #32]
 800e610:	900b      	str	r0, [sp, #44]	@ 0x2c
 800e612:	3230      	adds	r2, #48	@ 0x30
 800e614:	f801 2c01 	strb.w	r2, [r1, #-1]
 800e618:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e61a:	f101 39ff 	add.w	r9, r1, #4294967295	@ 0xffffffff
 800e61e:	f10a 0a01 	add.w	sl, sl, #1
 800e622:	b1e2      	cbz	r2, 800e65e <_vfiprintf_r+0x702>
 800e624:	9a06      	ldr	r2, [sp, #24]
 800e626:	7812      	ldrb	r2, [r2, #0]
 800e628:	4552      	cmp	r2, sl
 800e62a:	d118      	bne.n	800e65e <_vfiprintf_r+0x702>
 800e62c:	f1ba 0fff 	cmp.w	sl, #255	@ 0xff
 800e630:	d015      	beq.n	800e65e <_vfiprintf_r+0x702>
 800e632:	2c0a      	cmp	r4, #10
 800e634:	f175 0200 	sbcs.w	r2, r5, #0
 800e638:	d311      	bcc.n	800e65e <_vfiprintf_r+0x702>
 800e63a:	9308      	str	r3, [sp, #32]
 800e63c:	9b07      	ldr	r3, [sp, #28]
 800e63e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e640:	eba9 0903 	sub.w	r9, r9, r3
 800e644:	461a      	mov	r2, r3
 800e646:	4648      	mov	r0, r9
 800e648:	f000 fd0e 	bl	800f068 <strncpy>
 800e64c:	9b06      	ldr	r3, [sp, #24]
 800e64e:	785a      	ldrb	r2, [r3, #1]
 800e650:	9b08      	ldr	r3, [sp, #32]
 800e652:	b172      	cbz	r2, 800e672 <_vfiprintf_r+0x716>
 800e654:	9a06      	ldr	r2, [sp, #24]
 800e656:	3201      	adds	r2, #1
 800e658:	9206      	str	r2, [sp, #24]
 800e65a:	f04f 0a00 	mov.w	sl, #0
 800e65e:	2c0a      	cmp	r4, #10
 800e660:	f175 0500 	sbcs.w	r5, r5, #0
 800e664:	f0c0 80f6 	bcc.w	800e854 <_vfiprintf_r+0x8f8>
 800e668:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800e66a:	f8cd 9020 	str.w	r9, [sp, #32]
 800e66e:	461d      	mov	r5, r3
 800e670:	e7c6      	b.n	800e600 <_vfiprintf_r+0x6a4>
 800e672:	4692      	mov	sl, r2
 800e674:	e7f3      	b.n	800e65e <_vfiprintf_r+0x702>
 800e676:	f004 030f 	and.w	r3, r4, #15
 800e67a:	9a05      	ldr	r2, [sp, #20]
 800e67c:	0924      	lsrs	r4, r4, #4
 800e67e:	5cd3      	ldrb	r3, [r2, r3]
 800e680:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800e684:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 800e688:	092d      	lsrs	r5, r5, #4
 800e68a:	ea54 0305 	orrs.w	r3, r4, r5
 800e68e:	d1f2      	bne.n	800e676 <_vfiprintf_r+0x71a>
 800e690:	e0e0      	b.n	800e854 <_vfiprintf_r+0x8f8>
 800e692:	b923      	cbnz	r3, 800e69e <_vfiprintf_r+0x742>
 800e694:	f01a 0f01 	tst.w	sl, #1
 800e698:	d001      	beq.n	800e69e <_vfiprintf_r+0x742>
 800e69a:	2430      	movs	r4, #48	@ 0x30
 800e69c:	e7a3      	b.n	800e5e6 <_vfiprintf_r+0x68a>
 800e69e:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 800e6a2:	e0d7      	b.n	800e854 <_vfiprintf_r+0x8f8>
 800e6a4:	2b00      	cmp	r3, #0
 800e6a6:	f000 80a3 	beq.w	800e7f0 <_vfiprintf_r+0x894>
 800e6aa:	2400      	movs	r4, #0
 800e6ac:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 800e6b0:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 800e6b4:	46a8      	mov	r8, r5
 800e6b6:	e5e0      	b.n	800e27a <_vfiprintf_r+0x31e>
 800e6b8:	08013f5a 	.word	0x08013f5a
 800e6bc:	08013f4a 	.word	0x08013f4a
 800e6c0:	08013f28 	.word	0x08013f28
 800e6c4:	2110      	movs	r1, #16
 800e6c6:	6071      	str	r1, [r6, #4]
 800e6c8:	2a07      	cmp	r2, #7
 800e6ca:	4461      	add	r1, ip
 800e6cc:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 800e6d0:	dd08      	ble.n	800e6e4 <_vfiprintf_r+0x788>
 800e6d2:	9800      	ldr	r0, [sp, #0]
 800e6d4:	aa0e      	add	r2, sp, #56	@ 0x38
 800e6d6:	4639      	mov	r1, r7
 800e6d8:	f7ff fc0e 	bl	800def8 <__sprint_r>
 800e6dc:	2800      	cmp	r0, #0
 800e6de:	d166      	bne.n	800e7ae <_vfiprintf_r+0x852>
 800e6e0:	4b60      	ldr	r3, [pc, #384]	@ (800e864 <_vfiprintf_r+0x908>)
 800e6e2:	a811      	add	r0, sp, #68	@ 0x44
 800e6e4:	3d10      	subs	r5, #16
 800e6e6:	4606      	mov	r6, r0
 800e6e8:	e694      	b.n	800e414 <_vfiprintf_r+0x4b8>
 800e6ea:	4606      	mov	r6, r0
 800e6ec:	e6ac      	b.n	800e448 <_vfiprintf_r+0x4ec>
 800e6ee:	9800      	ldr	r0, [sp, #0]
 800e6f0:	aa0e      	add	r2, sp, #56	@ 0x38
 800e6f2:	4639      	mov	r1, r7
 800e6f4:	f7ff fc00 	bl	800def8 <__sprint_r>
 800e6f8:	2800      	cmp	r0, #0
 800e6fa:	d158      	bne.n	800e7ae <_vfiprintf_r+0x852>
 800e6fc:	ae11      	add	r6, sp, #68	@ 0x44
 800e6fe:	e6b5      	b.n	800e46c <_vfiprintf_r+0x510>
 800e700:	9800      	ldr	r0, [sp, #0]
 800e702:	aa0e      	add	r2, sp, #56	@ 0x38
 800e704:	4639      	mov	r1, r7
 800e706:	f7ff fbf7 	bl	800def8 <__sprint_r>
 800e70a:	2800      	cmp	r0, #0
 800e70c:	d14f      	bne.n	800e7ae <_vfiprintf_r+0x852>
 800e70e:	ae11      	add	r6, sp, #68	@ 0x44
 800e710:	e6bc      	b.n	800e48c <_vfiprintf_r+0x530>
 800e712:	2110      	movs	r1, #16
 800e714:	6071      	str	r1, [r6, #4]
 800e716:	2a07      	cmp	r2, #7
 800e718:	4461      	add	r1, ip
 800e71a:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 800e71e:	dd08      	ble.n	800e732 <_vfiprintf_r+0x7d6>
 800e720:	9800      	ldr	r0, [sp, #0]
 800e722:	aa0e      	add	r2, sp, #56	@ 0x38
 800e724:	4639      	mov	r1, r7
 800e726:	f7ff fbe7 	bl	800def8 <__sprint_r>
 800e72a:	2800      	cmp	r0, #0
 800e72c:	d13f      	bne.n	800e7ae <_vfiprintf_r+0x852>
 800e72e:	4b4e      	ldr	r3, [pc, #312]	@ (800e868 <_vfiprintf_r+0x90c>)
 800e730:	a811      	add	r0, sp, #68	@ 0x44
 800e732:	3d10      	subs	r5, #16
 800e734:	4606      	mov	r6, r0
 800e736:	e6b2      	b.n	800e49e <_vfiprintf_r+0x542>
 800e738:	4606      	mov	r6, r0
 800e73a:	e6ca      	b.n	800e4d2 <_vfiprintf_r+0x576>
 800e73c:	2010      	movs	r0, #16
 800e73e:	4402      	add	r2, r0
 800e740:	2b07      	cmp	r3, #7
 800e742:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 800e746:	6070      	str	r0, [r6, #4]
 800e748:	dd06      	ble.n	800e758 <_vfiprintf_r+0x7fc>
 800e74a:	9800      	ldr	r0, [sp, #0]
 800e74c:	aa0e      	add	r2, sp, #56	@ 0x38
 800e74e:	4639      	mov	r1, r7
 800e750:	f7ff fbd2 	bl	800def8 <__sprint_r>
 800e754:	bb58      	cbnz	r0, 800e7ae <_vfiprintf_r+0x852>
 800e756:	a911      	add	r1, sp, #68	@ 0x44
 800e758:	3c10      	subs	r4, #16
 800e75a:	460e      	mov	r6, r1
 800e75c:	e6bd      	b.n	800e4da <_vfiprintf_r+0x57e>
 800e75e:	460e      	mov	r6, r1
 800e760:	e6d6      	b.n	800e510 <_vfiprintf_r+0x5b4>
 800e762:	9800      	ldr	r0, [sp, #0]
 800e764:	aa0e      	add	r2, sp, #56	@ 0x38
 800e766:	4639      	mov	r1, r7
 800e768:	f7ff fbc6 	bl	800def8 <__sprint_r>
 800e76c:	b9f8      	cbnz	r0, 800e7ae <_vfiprintf_r+0x852>
 800e76e:	ab11      	add	r3, sp, #68	@ 0x44
 800e770:	e6de      	b.n	800e530 <_vfiprintf_r+0x5d4>
 800e772:	9a02      	ldr	r2, [sp, #8]
 800e774:	9904      	ldr	r1, [sp, #16]
 800e776:	1a54      	subs	r4, r2, r1
 800e778:	2c00      	cmp	r4, #0
 800e77a:	f77f aedd 	ble.w	800e538 <_vfiprintf_r+0x5dc>
 800e77e:	4d39      	ldr	r5, [pc, #228]	@ (800e864 <_vfiprintf_r+0x908>)
 800e780:	2610      	movs	r6, #16
 800e782:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
 800e786:	2c10      	cmp	r4, #16
 800e788:	f102 0201 	add.w	r2, r2, #1
 800e78c:	601d      	str	r5, [r3, #0]
 800e78e:	dc1d      	bgt.n	800e7cc <_vfiprintf_r+0x870>
 800e790:	605c      	str	r4, [r3, #4]
 800e792:	2a07      	cmp	r2, #7
 800e794:	440c      	add	r4, r1
 800e796:	e9cd 240f 	strd	r2, r4, [sp, #60]	@ 0x3c
 800e79a:	f77f aecd 	ble.w	800e538 <_vfiprintf_r+0x5dc>
 800e79e:	9800      	ldr	r0, [sp, #0]
 800e7a0:	aa0e      	add	r2, sp, #56	@ 0x38
 800e7a2:	4639      	mov	r1, r7
 800e7a4:	f7ff fba8 	bl	800def8 <__sprint_r>
 800e7a8:	2800      	cmp	r0, #0
 800e7aa:	f43f aec5 	beq.w	800e538 <_vfiprintf_r+0x5dc>
 800e7ae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e7b0:	07d9      	lsls	r1, r3, #31
 800e7b2:	d405      	bmi.n	800e7c0 <_vfiprintf_r+0x864>
 800e7b4:	89bb      	ldrh	r3, [r7, #12]
 800e7b6:	059a      	lsls	r2, r3, #22
 800e7b8:	d402      	bmi.n	800e7c0 <_vfiprintf_r+0x864>
 800e7ba:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800e7bc:	f000 fc9f 	bl	800f0fe <__retarget_lock_release_recursive>
 800e7c0:	89bb      	ldrh	r3, [r7, #12]
 800e7c2:	065b      	lsls	r3, r3, #25
 800e7c4:	f57f abfb 	bpl.w	800dfbe <_vfiprintf_r+0x62>
 800e7c8:	f7ff bbf6 	b.w	800dfb8 <_vfiprintf_r+0x5c>
 800e7cc:	3110      	adds	r1, #16
 800e7ce:	2a07      	cmp	r2, #7
 800e7d0:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 800e7d4:	605e      	str	r6, [r3, #4]
 800e7d6:	dc02      	bgt.n	800e7de <_vfiprintf_r+0x882>
 800e7d8:	3308      	adds	r3, #8
 800e7da:	3c10      	subs	r4, #16
 800e7dc:	e7d1      	b.n	800e782 <_vfiprintf_r+0x826>
 800e7de:	9800      	ldr	r0, [sp, #0]
 800e7e0:	aa0e      	add	r2, sp, #56	@ 0x38
 800e7e2:	4639      	mov	r1, r7
 800e7e4:	f7ff fb88 	bl	800def8 <__sprint_r>
 800e7e8:	2800      	cmp	r0, #0
 800e7ea:	d1e0      	bne.n	800e7ae <_vfiprintf_r+0x852>
 800e7ec:	ab11      	add	r3, sp, #68	@ 0x44
 800e7ee:	e7f4      	b.n	800e7da <_vfiprintf_r+0x87e>
 800e7f0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e7f2:	b913      	cbnz	r3, 800e7fa <_vfiprintf_r+0x89e>
 800e7f4:	2300      	movs	r3, #0
 800e7f6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e7f8:	e7d9      	b.n	800e7ae <_vfiprintf_r+0x852>
 800e7fa:	9800      	ldr	r0, [sp, #0]
 800e7fc:	aa0e      	add	r2, sp, #56	@ 0x38
 800e7fe:	4639      	mov	r1, r7
 800e800:	f7ff fb7a 	bl	800def8 <__sprint_r>
 800e804:	2800      	cmp	r0, #0
 800e806:	d0f5      	beq.n	800e7f4 <_vfiprintf_r+0x898>
 800e808:	e7d1      	b.n	800e7ae <_vfiprintf_r+0x852>
 800e80a:	ea54 0205 	orrs.w	r2, r4, r5
 800e80e:	f8cd a010 	str.w	sl, [sp, #16]
 800e812:	f43f ada6 	beq.w	800e362 <_vfiprintf_r+0x406>
 800e816:	2b01      	cmp	r3, #1
 800e818:	f43f aedf 	beq.w	800e5da <_vfiprintf_r+0x67e>
 800e81c:	2b02      	cmp	r3, #2
 800e81e:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 800e822:	f43f af28 	beq.w	800e676 <_vfiprintf_r+0x71a>
 800e826:	f004 0307 	and.w	r3, r4, #7
 800e82a:	08e4      	lsrs	r4, r4, #3
 800e82c:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 800e830:	08ed      	lsrs	r5, r5, #3
 800e832:	3330      	adds	r3, #48	@ 0x30
 800e834:	ea54 0105 	orrs.w	r1, r4, r5
 800e838:	464a      	mov	r2, r9
 800e83a:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800e83e:	d1f2      	bne.n	800e826 <_vfiprintf_r+0x8ca>
 800e840:	9904      	ldr	r1, [sp, #16]
 800e842:	07c8      	lsls	r0, r1, #31
 800e844:	d506      	bpl.n	800e854 <_vfiprintf_r+0x8f8>
 800e846:	2b30      	cmp	r3, #48	@ 0x30
 800e848:	d004      	beq.n	800e854 <_vfiprintf_r+0x8f8>
 800e84a:	2330      	movs	r3, #48	@ 0x30
 800e84c:	f809 3c01 	strb.w	r3, [r9, #-1]
 800e850:	f1a2 0902 	sub.w	r9, r2, #2
 800e854:	ab3a      	add	r3, sp, #232	@ 0xe8
 800e856:	eba3 0309 	sub.w	r3, r3, r9
 800e85a:	9c01      	ldr	r4, [sp, #4]
 800e85c:	f8dd a010 	ldr.w	sl, [sp, #16]
 800e860:	9301      	str	r3, [sp, #4]
 800e862:	e5bb      	b.n	800e3dc <_vfiprintf_r+0x480>
 800e864:	08013f5a 	.word	0x08013f5a
 800e868:	08013f4a 	.word	0x08013f4a

0800e86c <__sbprintf>:
 800e86c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e86e:	461f      	mov	r7, r3
 800e870:	898b      	ldrh	r3, [r1, #12]
 800e872:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
 800e876:	f023 0302 	bic.w	r3, r3, #2
 800e87a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800e87e:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 800e880:	9319      	str	r3, [sp, #100]	@ 0x64
 800e882:	89cb      	ldrh	r3, [r1, #14]
 800e884:	f8ad 300e 	strh.w	r3, [sp, #14]
 800e888:	69cb      	ldr	r3, [r1, #28]
 800e88a:	9307      	str	r3, [sp, #28]
 800e88c:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 800e88e:	9309      	str	r3, [sp, #36]	@ 0x24
 800e890:	ab1a      	add	r3, sp, #104	@ 0x68
 800e892:	9300      	str	r3, [sp, #0]
 800e894:	9304      	str	r3, [sp, #16]
 800e896:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e89a:	4615      	mov	r5, r2
 800e89c:	4606      	mov	r6, r0
 800e89e:	9302      	str	r3, [sp, #8]
 800e8a0:	9305      	str	r3, [sp, #20]
 800e8a2:	a816      	add	r0, sp, #88	@ 0x58
 800e8a4:	2300      	movs	r3, #0
 800e8a6:	460c      	mov	r4, r1
 800e8a8:	9306      	str	r3, [sp, #24]
 800e8aa:	f000 fc25 	bl	800f0f8 <__retarget_lock_init_recursive>
 800e8ae:	462a      	mov	r2, r5
 800e8b0:	463b      	mov	r3, r7
 800e8b2:	4669      	mov	r1, sp
 800e8b4:	4630      	mov	r0, r6
 800e8b6:	f7ff fb51 	bl	800df5c <_vfiprintf_r>
 800e8ba:	1e05      	subs	r5, r0, #0
 800e8bc:	db07      	blt.n	800e8ce <__sbprintf+0x62>
 800e8be:	4669      	mov	r1, sp
 800e8c0:	4630      	mov	r0, r6
 800e8c2:	f000 f89b 	bl	800e9fc <_fflush_r>
 800e8c6:	2800      	cmp	r0, #0
 800e8c8:	bf18      	it	ne
 800e8ca:	f04f 35ff 	movne.w	r5, #4294967295	@ 0xffffffff
 800e8ce:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800e8d2:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800e8d4:	065b      	lsls	r3, r3, #25
 800e8d6:	bf42      	ittt	mi
 800e8d8:	89a3      	ldrhmi	r3, [r4, #12]
 800e8da:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 800e8de:	81a3      	strhmi	r3, [r4, #12]
 800e8e0:	f000 fc0b 	bl	800f0fa <__retarget_lock_close_recursive>
 800e8e4:	4628      	mov	r0, r5
 800e8e6:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
 800e8ea:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800e8ec <__sflush_r>:
 800e8ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e8f0:	4605      	mov	r5, r0
 800e8f2:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 800e8f6:	0706      	lsls	r6, r0, #28
 800e8f8:	460c      	mov	r4, r1
 800e8fa:	d457      	bmi.n	800e9ac <__sflush_r+0xc0>
 800e8fc:	f440 6300 	orr.w	r3, r0, #2048	@ 0x800
 800e900:	818b      	strh	r3, [r1, #12]
 800e902:	684b      	ldr	r3, [r1, #4]
 800e904:	2b00      	cmp	r3, #0
 800e906:	dc02      	bgt.n	800e90e <__sflush_r+0x22>
 800e908:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
 800e90a:	2b00      	cmp	r3, #0
 800e90c:	dd4c      	ble.n	800e9a8 <__sflush_r+0xbc>
 800e90e:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e910:	2e00      	cmp	r6, #0
 800e912:	d049      	beq.n	800e9a8 <__sflush_r+0xbc>
 800e914:	2300      	movs	r3, #0
 800e916:	f410 5280 	ands.w	r2, r0, #4096	@ 0x1000
 800e91a:	682f      	ldr	r7, [r5, #0]
 800e91c:	69e1      	ldr	r1, [r4, #28]
 800e91e:	602b      	str	r3, [r5, #0]
 800e920:	d034      	beq.n	800e98c <__sflush_r+0xa0>
 800e922:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 800e924:	89a3      	ldrh	r3, [r4, #12]
 800e926:	0759      	lsls	r1, r3, #29
 800e928:	d505      	bpl.n	800e936 <__sflush_r+0x4a>
 800e92a:	6863      	ldr	r3, [r4, #4]
 800e92c:	1ad2      	subs	r2, r2, r3
 800e92e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800e930:	b10b      	cbz	r3, 800e936 <__sflush_r+0x4a>
 800e932:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800e934:	1ad2      	subs	r2, r2, r3
 800e936:	2300      	movs	r3, #0
 800e938:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e93a:	69e1      	ldr	r1, [r4, #28]
 800e93c:	4628      	mov	r0, r5
 800e93e:	47b0      	blx	r6
 800e940:	1c43      	adds	r3, r0, #1
 800e942:	d106      	bne.n	800e952 <__sflush_r+0x66>
 800e944:	682a      	ldr	r2, [r5, #0]
 800e946:	2a1d      	cmp	r2, #29
 800e948:	d848      	bhi.n	800e9dc <__sflush_r+0xf0>
 800e94a:	4b2b      	ldr	r3, [pc, #172]	@ (800e9f8 <__sflush_r+0x10c>)
 800e94c:	4113      	asrs	r3, r2
 800e94e:	07de      	lsls	r6, r3, #31
 800e950:	d444      	bmi.n	800e9dc <__sflush_r+0xf0>
 800e952:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e956:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800e95a:	81a2      	strh	r2, [r4, #12]
 800e95c:	2200      	movs	r2, #0
 800e95e:	6062      	str	r2, [r4, #4]
 800e960:	04d9      	lsls	r1, r3, #19
 800e962:	6922      	ldr	r2, [r4, #16]
 800e964:	6022      	str	r2, [r4, #0]
 800e966:	d504      	bpl.n	800e972 <__sflush_r+0x86>
 800e968:	1c42      	adds	r2, r0, #1
 800e96a:	d101      	bne.n	800e970 <__sflush_r+0x84>
 800e96c:	682b      	ldr	r3, [r5, #0]
 800e96e:	b903      	cbnz	r3, 800e972 <__sflush_r+0x86>
 800e970:	6520      	str	r0, [r4, #80]	@ 0x50
 800e972:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800e974:	602f      	str	r7, [r5, #0]
 800e976:	b1b9      	cbz	r1, 800e9a8 <__sflush_r+0xbc>
 800e978:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 800e97c:	4299      	cmp	r1, r3
 800e97e:	d002      	beq.n	800e986 <__sflush_r+0x9a>
 800e980:	4628      	mov	r0, r5
 800e982:	f001 fa45 	bl	800fe10 <_free_r>
 800e986:	2300      	movs	r3, #0
 800e988:	6323      	str	r3, [r4, #48]	@ 0x30
 800e98a:	e00d      	b.n	800e9a8 <__sflush_r+0xbc>
 800e98c:	2301      	movs	r3, #1
 800e98e:	4628      	mov	r0, r5
 800e990:	47b0      	blx	r6
 800e992:	4602      	mov	r2, r0
 800e994:	1c50      	adds	r0, r2, #1
 800e996:	d1c5      	bne.n	800e924 <__sflush_r+0x38>
 800e998:	682b      	ldr	r3, [r5, #0]
 800e99a:	2b00      	cmp	r3, #0
 800e99c:	d0c2      	beq.n	800e924 <__sflush_r+0x38>
 800e99e:	2b1d      	cmp	r3, #29
 800e9a0:	d001      	beq.n	800e9a6 <__sflush_r+0xba>
 800e9a2:	2b16      	cmp	r3, #22
 800e9a4:	d11a      	bne.n	800e9dc <__sflush_r+0xf0>
 800e9a6:	602f      	str	r7, [r5, #0]
 800e9a8:	2000      	movs	r0, #0
 800e9aa:	e01e      	b.n	800e9ea <__sflush_r+0xfe>
 800e9ac:	690f      	ldr	r7, [r1, #16]
 800e9ae:	2f00      	cmp	r7, #0
 800e9b0:	d0fa      	beq.n	800e9a8 <__sflush_r+0xbc>
 800e9b2:	0783      	lsls	r3, r0, #30
 800e9b4:	680e      	ldr	r6, [r1, #0]
 800e9b6:	bf08      	it	eq
 800e9b8:	694b      	ldreq	r3, [r1, #20]
 800e9ba:	600f      	str	r7, [r1, #0]
 800e9bc:	bf18      	it	ne
 800e9be:	2300      	movne	r3, #0
 800e9c0:	eba6 0807 	sub.w	r8, r6, r7
 800e9c4:	608b      	str	r3, [r1, #8]
 800e9c6:	f1b8 0f00 	cmp.w	r8, #0
 800e9ca:	dded      	ble.n	800e9a8 <__sflush_r+0xbc>
 800e9cc:	69e1      	ldr	r1, [r4, #28]
 800e9ce:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 800e9d0:	4643      	mov	r3, r8
 800e9d2:	463a      	mov	r2, r7
 800e9d4:	4628      	mov	r0, r5
 800e9d6:	47b0      	blx	r6
 800e9d8:	2800      	cmp	r0, #0
 800e9da:	dc08      	bgt.n	800e9ee <__sflush_r+0x102>
 800e9dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e9e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e9e4:	81a3      	strh	r3, [r4, #12]
 800e9e6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e9ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e9ee:	4407      	add	r7, r0
 800e9f0:	eba8 0800 	sub.w	r8, r8, r0
 800e9f4:	e7e7      	b.n	800e9c6 <__sflush_r+0xda>
 800e9f6:	bf00      	nop
 800e9f8:	dfbffffe 	.word	0xdfbffffe

0800e9fc <_fflush_r>:
 800e9fc:	b538      	push	{r3, r4, r5, lr}
 800e9fe:	460c      	mov	r4, r1
 800ea00:	4605      	mov	r5, r0
 800ea02:	b118      	cbz	r0, 800ea0c <_fflush_r+0x10>
 800ea04:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800ea06:	b90b      	cbnz	r3, 800ea0c <_fflush_r+0x10>
 800ea08:	f000 f8ca 	bl	800eba0 <__sinit>
 800ea0c:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800ea10:	b1b8      	cbz	r0, 800ea42 <_fflush_r+0x46>
 800ea12:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ea14:	07db      	lsls	r3, r3, #31
 800ea16:	d404      	bmi.n	800ea22 <_fflush_r+0x26>
 800ea18:	0581      	lsls	r1, r0, #22
 800ea1a:	d402      	bmi.n	800ea22 <_fflush_r+0x26>
 800ea1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ea1e:	f000 fb6d 	bl	800f0fc <__retarget_lock_acquire_recursive>
 800ea22:	4628      	mov	r0, r5
 800ea24:	4621      	mov	r1, r4
 800ea26:	f7ff ff61 	bl	800e8ec <__sflush_r>
 800ea2a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ea2c:	07da      	lsls	r2, r3, #31
 800ea2e:	4605      	mov	r5, r0
 800ea30:	d405      	bmi.n	800ea3e <_fflush_r+0x42>
 800ea32:	89a3      	ldrh	r3, [r4, #12]
 800ea34:	059b      	lsls	r3, r3, #22
 800ea36:	d402      	bmi.n	800ea3e <_fflush_r+0x42>
 800ea38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ea3a:	f000 fb60 	bl	800f0fe <__retarget_lock_release_recursive>
 800ea3e:	4628      	mov	r0, r5
 800ea40:	bd38      	pop	{r3, r4, r5, pc}
 800ea42:	4605      	mov	r5, r0
 800ea44:	e7fb      	b.n	800ea3e <_fflush_r+0x42>
	...

0800ea48 <sprintf>:
 800ea48:	b40e      	push	{r1, r2, r3}
 800ea4a:	b500      	push	{lr}
 800ea4c:	b09c      	sub	sp, #112	@ 0x70
 800ea4e:	ab1d      	add	r3, sp, #116	@ 0x74
 800ea50:	9002      	str	r0, [sp, #8]
 800ea52:	9006      	str	r0, [sp, #24]
 800ea54:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800ea58:	4809      	ldr	r0, [pc, #36]	@ (800ea80 <sprintf+0x38>)
 800ea5a:	9107      	str	r1, [sp, #28]
 800ea5c:	9104      	str	r1, [sp, #16]
 800ea5e:	4909      	ldr	r1, [pc, #36]	@ (800ea84 <sprintf+0x3c>)
 800ea60:	f853 2b04 	ldr.w	r2, [r3], #4
 800ea64:	9105      	str	r1, [sp, #20]
 800ea66:	6800      	ldr	r0, [r0, #0]
 800ea68:	9301      	str	r3, [sp, #4]
 800ea6a:	a902      	add	r1, sp, #8
 800ea6c:	f001 fcdc 	bl	8010428 <_svfprintf_r>
 800ea70:	9b02      	ldr	r3, [sp, #8]
 800ea72:	2200      	movs	r2, #0
 800ea74:	701a      	strb	r2, [r3, #0]
 800ea76:	b01c      	add	sp, #112	@ 0x70
 800ea78:	f85d eb04 	ldr.w	lr, [sp], #4
 800ea7c:	b003      	add	sp, #12
 800ea7e:	4770      	bx	lr
 800ea80:	24000188 	.word	0x24000188
 800ea84:	ffff0208 	.word	0xffff0208

0800ea88 <std>:
 800ea88:	2300      	movs	r3, #0
 800ea8a:	b510      	push	{r4, lr}
 800ea8c:	4604      	mov	r4, r0
 800ea8e:	e9c0 3300 	strd	r3, r3, [r0]
 800ea92:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ea96:	6083      	str	r3, [r0, #8]
 800ea98:	8181      	strh	r1, [r0, #12]
 800ea9a:	6643      	str	r3, [r0, #100]	@ 0x64
 800ea9c:	81c2      	strh	r2, [r0, #14]
 800ea9e:	6183      	str	r3, [r0, #24]
 800eaa0:	4619      	mov	r1, r3
 800eaa2:	2208      	movs	r2, #8
 800eaa4:	305c      	adds	r0, #92	@ 0x5c
 800eaa6:	f000 fad7 	bl	800f058 <memset>
 800eaaa:	4b0d      	ldr	r3, [pc, #52]	@ (800eae0 <std+0x58>)
 800eaac:	6223      	str	r3, [r4, #32]
 800eaae:	4b0d      	ldr	r3, [pc, #52]	@ (800eae4 <std+0x5c>)
 800eab0:	6263      	str	r3, [r4, #36]	@ 0x24
 800eab2:	4b0d      	ldr	r3, [pc, #52]	@ (800eae8 <std+0x60>)
 800eab4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800eab6:	4b0d      	ldr	r3, [pc, #52]	@ (800eaec <std+0x64>)
 800eab8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800eaba:	4b0d      	ldr	r3, [pc, #52]	@ (800eaf0 <std+0x68>)
 800eabc:	61e4      	str	r4, [r4, #28]
 800eabe:	429c      	cmp	r4, r3
 800eac0:	d006      	beq.n	800ead0 <std+0x48>
 800eac2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800eac6:	4294      	cmp	r4, r2
 800eac8:	d002      	beq.n	800ead0 <std+0x48>
 800eaca:	33d0      	adds	r3, #208	@ 0xd0
 800eacc:	429c      	cmp	r4, r3
 800eace:	d105      	bne.n	800eadc <std+0x54>
 800ead0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ead4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ead8:	f000 bb0e 	b.w	800f0f8 <__retarget_lock_init_recursive>
 800eadc:	bd10      	pop	{r4, pc}
 800eade:	bf00      	nop
 800eae0:	08012275 	.word	0x08012275
 800eae4:	08012297 	.word	0x08012297
 800eae8:	080122cf 	.word	0x080122cf
 800eaec:	080122f3 	.word	0x080122f3
 800eaf0:	240149f4 	.word	0x240149f4

0800eaf4 <stdio_exit_handler>:
 800eaf4:	4a02      	ldr	r2, [pc, #8]	@ (800eb00 <stdio_exit_handler+0xc>)
 800eaf6:	4903      	ldr	r1, [pc, #12]	@ (800eb04 <stdio_exit_handler+0x10>)
 800eaf8:	4803      	ldr	r0, [pc, #12]	@ (800eb08 <stdio_exit_handler+0x14>)
 800eafa:	f000 b9b5 	b.w	800ee68 <_fwalk_sglue>
 800eafe:	bf00      	nop
 800eb00:	24000010 	.word	0x24000010
 800eb04:	08011e79 	.word	0x08011e79
 800eb08:	24000190 	.word	0x24000190

0800eb0c <cleanup_stdio>:
 800eb0c:	6841      	ldr	r1, [r0, #4]
 800eb0e:	4b0c      	ldr	r3, [pc, #48]	@ (800eb40 <cleanup_stdio+0x34>)
 800eb10:	4299      	cmp	r1, r3
 800eb12:	b510      	push	{r4, lr}
 800eb14:	4604      	mov	r4, r0
 800eb16:	d001      	beq.n	800eb1c <cleanup_stdio+0x10>
 800eb18:	f003 f9ae 	bl	8011e78 <_fclose_r>
 800eb1c:	68a1      	ldr	r1, [r4, #8]
 800eb1e:	4b09      	ldr	r3, [pc, #36]	@ (800eb44 <cleanup_stdio+0x38>)
 800eb20:	4299      	cmp	r1, r3
 800eb22:	d002      	beq.n	800eb2a <cleanup_stdio+0x1e>
 800eb24:	4620      	mov	r0, r4
 800eb26:	f003 f9a7 	bl	8011e78 <_fclose_r>
 800eb2a:	68e1      	ldr	r1, [r4, #12]
 800eb2c:	4b06      	ldr	r3, [pc, #24]	@ (800eb48 <cleanup_stdio+0x3c>)
 800eb2e:	4299      	cmp	r1, r3
 800eb30:	d004      	beq.n	800eb3c <cleanup_stdio+0x30>
 800eb32:	4620      	mov	r0, r4
 800eb34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eb38:	f003 b99e 	b.w	8011e78 <_fclose_r>
 800eb3c:	bd10      	pop	{r4, pc}
 800eb3e:	bf00      	nop
 800eb40:	240149f4 	.word	0x240149f4
 800eb44:	24014a5c 	.word	0x24014a5c
 800eb48:	24014ac4 	.word	0x24014ac4

0800eb4c <global_stdio_init.part.0>:
 800eb4c:	b510      	push	{r4, lr}
 800eb4e:	4b0b      	ldr	r3, [pc, #44]	@ (800eb7c <global_stdio_init.part.0+0x30>)
 800eb50:	4c0b      	ldr	r4, [pc, #44]	@ (800eb80 <global_stdio_init.part.0+0x34>)
 800eb52:	4a0c      	ldr	r2, [pc, #48]	@ (800eb84 <global_stdio_init.part.0+0x38>)
 800eb54:	601a      	str	r2, [r3, #0]
 800eb56:	4620      	mov	r0, r4
 800eb58:	2200      	movs	r2, #0
 800eb5a:	2104      	movs	r1, #4
 800eb5c:	f7ff ff94 	bl	800ea88 <std>
 800eb60:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800eb64:	2201      	movs	r2, #1
 800eb66:	2109      	movs	r1, #9
 800eb68:	f7ff ff8e 	bl	800ea88 <std>
 800eb6c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800eb70:	2202      	movs	r2, #2
 800eb72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eb76:	2112      	movs	r1, #18
 800eb78:	f7ff bf86 	b.w	800ea88 <std>
 800eb7c:	24014b2c 	.word	0x24014b2c
 800eb80:	240149f4 	.word	0x240149f4
 800eb84:	0800eaf5 	.word	0x0800eaf5

0800eb88 <__sfp_lock_acquire>:
 800eb88:	4801      	ldr	r0, [pc, #4]	@ (800eb90 <__sfp_lock_acquire+0x8>)
 800eb8a:	f000 bab7 	b.w	800f0fc <__retarget_lock_acquire_recursive>
 800eb8e:	bf00      	nop
 800eb90:	24014b32 	.word	0x24014b32

0800eb94 <__sfp_lock_release>:
 800eb94:	4801      	ldr	r0, [pc, #4]	@ (800eb9c <__sfp_lock_release+0x8>)
 800eb96:	f000 bab2 	b.w	800f0fe <__retarget_lock_release_recursive>
 800eb9a:	bf00      	nop
 800eb9c:	24014b32 	.word	0x24014b32

0800eba0 <__sinit>:
 800eba0:	b510      	push	{r4, lr}
 800eba2:	4604      	mov	r4, r0
 800eba4:	f7ff fff0 	bl	800eb88 <__sfp_lock_acquire>
 800eba8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ebaa:	b11b      	cbz	r3, 800ebb4 <__sinit+0x14>
 800ebac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ebb0:	f7ff bff0 	b.w	800eb94 <__sfp_lock_release>
 800ebb4:	4b04      	ldr	r3, [pc, #16]	@ (800ebc8 <__sinit+0x28>)
 800ebb6:	6363      	str	r3, [r4, #52]	@ 0x34
 800ebb8:	4b04      	ldr	r3, [pc, #16]	@ (800ebcc <__sinit+0x2c>)
 800ebba:	681b      	ldr	r3, [r3, #0]
 800ebbc:	2b00      	cmp	r3, #0
 800ebbe:	d1f5      	bne.n	800ebac <__sinit+0xc>
 800ebc0:	f7ff ffc4 	bl	800eb4c <global_stdio_init.part.0>
 800ebc4:	e7f2      	b.n	800ebac <__sinit+0xc>
 800ebc6:	bf00      	nop
 800ebc8:	0800eb0d 	.word	0x0800eb0d
 800ebcc:	24014b2c 	.word	0x24014b2c

0800ebd0 <__sfvwrite_r>:
 800ebd0:	6893      	ldr	r3, [r2, #8]
 800ebd2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebd6:	4606      	mov	r6, r0
 800ebd8:	460c      	mov	r4, r1
 800ebda:	4691      	mov	r9, r2
 800ebdc:	b91b      	cbnz	r3, 800ebe6 <__sfvwrite_r+0x16>
 800ebde:	2000      	movs	r0, #0
 800ebe0:	b003      	add	sp, #12
 800ebe2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ebe6:	898b      	ldrh	r3, [r1, #12]
 800ebe8:	0718      	lsls	r0, r3, #28
 800ebea:	d550      	bpl.n	800ec8e <__sfvwrite_r+0xbe>
 800ebec:	690b      	ldr	r3, [r1, #16]
 800ebee:	2b00      	cmp	r3, #0
 800ebf0:	d04d      	beq.n	800ec8e <__sfvwrite_r+0xbe>
 800ebf2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ebf6:	f8d9 8000 	ldr.w	r8, [r9]
 800ebfa:	f013 0702 	ands.w	r7, r3, #2
 800ebfe:	d16b      	bne.n	800ecd8 <__sfvwrite_r+0x108>
 800ec00:	f013 0301 	ands.w	r3, r3, #1
 800ec04:	f000 809c 	beq.w	800ed40 <__sfvwrite_r+0x170>
 800ec08:	4638      	mov	r0, r7
 800ec0a:	46ba      	mov	sl, r7
 800ec0c:	46bb      	mov	fp, r7
 800ec0e:	f1bb 0f00 	cmp.w	fp, #0
 800ec12:	f000 8103 	beq.w	800ee1c <__sfvwrite_r+0x24c>
 800ec16:	b950      	cbnz	r0, 800ec2e <__sfvwrite_r+0x5e>
 800ec18:	465a      	mov	r2, fp
 800ec1a:	210a      	movs	r1, #10
 800ec1c:	4650      	mov	r0, sl
 800ec1e:	f7f1 fb5f 	bl	80002e0 <memchr>
 800ec22:	2800      	cmp	r0, #0
 800ec24:	f000 8100 	beq.w	800ee28 <__sfvwrite_r+0x258>
 800ec28:	3001      	adds	r0, #1
 800ec2a:	eba0 070a 	sub.w	r7, r0, sl
 800ec2e:	6820      	ldr	r0, [r4, #0]
 800ec30:	6921      	ldr	r1, [r4, #16]
 800ec32:	68a5      	ldr	r5, [r4, #8]
 800ec34:	6963      	ldr	r3, [r4, #20]
 800ec36:	455f      	cmp	r7, fp
 800ec38:	463a      	mov	r2, r7
 800ec3a:	bf28      	it	cs
 800ec3c:	465a      	movcs	r2, fp
 800ec3e:	4288      	cmp	r0, r1
 800ec40:	f240 80f5 	bls.w	800ee2e <__sfvwrite_r+0x25e>
 800ec44:	441d      	add	r5, r3
 800ec46:	42aa      	cmp	r2, r5
 800ec48:	f340 80f1 	ble.w	800ee2e <__sfvwrite_r+0x25e>
 800ec4c:	4651      	mov	r1, sl
 800ec4e:	462a      	mov	r2, r5
 800ec50:	f000 f9e8 	bl	800f024 <memmove>
 800ec54:	6823      	ldr	r3, [r4, #0]
 800ec56:	442b      	add	r3, r5
 800ec58:	6023      	str	r3, [r4, #0]
 800ec5a:	4621      	mov	r1, r4
 800ec5c:	4630      	mov	r0, r6
 800ec5e:	f7ff fecd 	bl	800e9fc <_fflush_r>
 800ec62:	2800      	cmp	r0, #0
 800ec64:	d167      	bne.n	800ed36 <__sfvwrite_r+0x166>
 800ec66:	1b7f      	subs	r7, r7, r5
 800ec68:	f040 80f9 	bne.w	800ee5e <__sfvwrite_r+0x28e>
 800ec6c:	4621      	mov	r1, r4
 800ec6e:	4630      	mov	r0, r6
 800ec70:	f7ff fec4 	bl	800e9fc <_fflush_r>
 800ec74:	2800      	cmp	r0, #0
 800ec76:	d15e      	bne.n	800ed36 <__sfvwrite_r+0x166>
 800ec78:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800ec7c:	1b5b      	subs	r3, r3, r5
 800ec7e:	44aa      	add	sl, r5
 800ec80:	ebab 0b05 	sub.w	fp, fp, r5
 800ec84:	f8c9 3008 	str.w	r3, [r9, #8]
 800ec88:	2b00      	cmp	r3, #0
 800ec8a:	d1c0      	bne.n	800ec0e <__sfvwrite_r+0x3e>
 800ec8c:	e7a7      	b.n	800ebde <__sfvwrite_r+0xe>
 800ec8e:	4621      	mov	r1, r4
 800ec90:	4630      	mov	r0, r6
 800ec92:	f000 f907 	bl	800eea4 <__swsetup_r>
 800ec96:	2800      	cmp	r0, #0
 800ec98:	d0ab      	beq.n	800ebf2 <__sfvwrite_r+0x22>
 800ec9a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ec9e:	e79f      	b.n	800ebe0 <__sfvwrite_r+0x10>
 800eca0:	e9d8 a500 	ldrd	sl, r5, [r8]
 800eca4:	f108 0808 	add.w	r8, r8, #8
 800eca8:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 800ecac:	69e1      	ldr	r1, [r4, #28]
 800ecae:	2d00      	cmp	r5, #0
 800ecb0:	d0f6      	beq.n	800eca0 <__sfvwrite_r+0xd0>
 800ecb2:	42bd      	cmp	r5, r7
 800ecb4:	462b      	mov	r3, r5
 800ecb6:	4652      	mov	r2, sl
 800ecb8:	bf28      	it	cs
 800ecba:	463b      	movcs	r3, r7
 800ecbc:	4630      	mov	r0, r6
 800ecbe:	47d8      	blx	fp
 800ecc0:	2800      	cmp	r0, #0
 800ecc2:	dd38      	ble.n	800ed36 <__sfvwrite_r+0x166>
 800ecc4:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800ecc8:	1a1b      	subs	r3, r3, r0
 800ecca:	4482      	add	sl, r0
 800eccc:	1a2d      	subs	r5, r5, r0
 800ecce:	f8c9 3008 	str.w	r3, [r9, #8]
 800ecd2:	2b00      	cmp	r3, #0
 800ecd4:	d1e8      	bne.n	800eca8 <__sfvwrite_r+0xd8>
 800ecd6:	e782      	b.n	800ebde <__sfvwrite_r+0xe>
 800ecd8:	f04f 0a00 	mov.w	sl, #0
 800ecdc:	4f61      	ldr	r7, [pc, #388]	@ (800ee64 <__sfvwrite_r+0x294>)
 800ecde:	4655      	mov	r5, sl
 800ece0:	e7e2      	b.n	800eca8 <__sfvwrite_r+0xd8>
 800ece2:	e9d8 7a00 	ldrd	r7, sl, [r8]
 800ece6:	f108 0808 	add.w	r8, r8, #8
 800ecea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ecee:	6820      	ldr	r0, [r4, #0]
 800ecf0:	68a2      	ldr	r2, [r4, #8]
 800ecf2:	f1ba 0f00 	cmp.w	sl, #0
 800ecf6:	d0f4      	beq.n	800ece2 <__sfvwrite_r+0x112>
 800ecf8:	0599      	lsls	r1, r3, #22
 800ecfa:	d563      	bpl.n	800edc4 <__sfvwrite_r+0x1f4>
 800ecfc:	4552      	cmp	r2, sl
 800ecfe:	d836      	bhi.n	800ed6e <__sfvwrite_r+0x19e>
 800ed00:	f413 6f90 	tst.w	r3, #1152	@ 0x480
 800ed04:	d033      	beq.n	800ed6e <__sfvwrite_r+0x19e>
 800ed06:	6921      	ldr	r1, [r4, #16]
 800ed08:	6965      	ldr	r5, [r4, #20]
 800ed0a:	eba0 0b01 	sub.w	fp, r0, r1
 800ed0e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ed12:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ed16:	f10b 0201 	add.w	r2, fp, #1
 800ed1a:	106d      	asrs	r5, r5, #1
 800ed1c:	4452      	add	r2, sl
 800ed1e:	4295      	cmp	r5, r2
 800ed20:	bf38      	it	cc
 800ed22:	4615      	movcc	r5, r2
 800ed24:	055b      	lsls	r3, r3, #21
 800ed26:	d53d      	bpl.n	800eda4 <__sfvwrite_r+0x1d4>
 800ed28:	4629      	mov	r1, r5
 800ed2a:	4630      	mov	r0, r6
 800ed2c:	f001 f930 	bl	800ff90 <_malloc_r>
 800ed30:	b948      	cbnz	r0, 800ed46 <__sfvwrite_r+0x176>
 800ed32:	230c      	movs	r3, #12
 800ed34:	6033      	str	r3, [r6, #0]
 800ed36:	89a3      	ldrh	r3, [r4, #12]
 800ed38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ed3c:	81a3      	strh	r3, [r4, #12]
 800ed3e:	e7ac      	b.n	800ec9a <__sfvwrite_r+0xca>
 800ed40:	461f      	mov	r7, r3
 800ed42:	469a      	mov	sl, r3
 800ed44:	e7d1      	b.n	800ecea <__sfvwrite_r+0x11a>
 800ed46:	465a      	mov	r2, fp
 800ed48:	6921      	ldr	r1, [r4, #16]
 800ed4a:	9001      	str	r0, [sp, #4]
 800ed4c:	f000 f9d8 	bl	800f100 <memcpy>
 800ed50:	89a2      	ldrh	r2, [r4, #12]
 800ed52:	9b01      	ldr	r3, [sp, #4]
 800ed54:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 800ed58:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800ed5c:	81a2      	strh	r2, [r4, #12]
 800ed5e:	6123      	str	r3, [r4, #16]
 800ed60:	6165      	str	r5, [r4, #20]
 800ed62:	445b      	add	r3, fp
 800ed64:	eba5 050b 	sub.w	r5, r5, fp
 800ed68:	6023      	str	r3, [r4, #0]
 800ed6a:	4652      	mov	r2, sl
 800ed6c:	60a5      	str	r5, [r4, #8]
 800ed6e:	4552      	cmp	r2, sl
 800ed70:	bf28      	it	cs
 800ed72:	4652      	movcs	r2, sl
 800ed74:	6820      	ldr	r0, [r4, #0]
 800ed76:	9201      	str	r2, [sp, #4]
 800ed78:	4639      	mov	r1, r7
 800ed7a:	f000 f953 	bl	800f024 <memmove>
 800ed7e:	68a3      	ldr	r3, [r4, #8]
 800ed80:	9a01      	ldr	r2, [sp, #4]
 800ed82:	1a9b      	subs	r3, r3, r2
 800ed84:	60a3      	str	r3, [r4, #8]
 800ed86:	6823      	ldr	r3, [r4, #0]
 800ed88:	4413      	add	r3, r2
 800ed8a:	4655      	mov	r5, sl
 800ed8c:	6023      	str	r3, [r4, #0]
 800ed8e:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800ed92:	1b5b      	subs	r3, r3, r5
 800ed94:	442f      	add	r7, r5
 800ed96:	ebaa 0a05 	sub.w	sl, sl, r5
 800ed9a:	f8c9 3008 	str.w	r3, [r9, #8]
 800ed9e:	2b00      	cmp	r3, #0
 800eda0:	d1a3      	bne.n	800ecea <__sfvwrite_r+0x11a>
 800eda2:	e71c      	b.n	800ebde <__sfvwrite_r+0xe>
 800eda4:	462a      	mov	r2, r5
 800eda6:	4630      	mov	r0, r6
 800eda8:	f003 f8bc 	bl	8011f24 <_realloc_r>
 800edac:	4603      	mov	r3, r0
 800edae:	2800      	cmp	r0, #0
 800edb0:	d1d5      	bne.n	800ed5e <__sfvwrite_r+0x18e>
 800edb2:	6921      	ldr	r1, [r4, #16]
 800edb4:	4630      	mov	r0, r6
 800edb6:	f001 f82b 	bl	800fe10 <_free_r>
 800edba:	89a3      	ldrh	r3, [r4, #12]
 800edbc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800edc0:	81a3      	strh	r3, [r4, #12]
 800edc2:	e7b6      	b.n	800ed32 <__sfvwrite_r+0x162>
 800edc4:	6923      	ldr	r3, [r4, #16]
 800edc6:	4283      	cmp	r3, r0
 800edc8:	d302      	bcc.n	800edd0 <__sfvwrite_r+0x200>
 800edca:	6961      	ldr	r1, [r4, #20]
 800edcc:	4551      	cmp	r1, sl
 800edce:	d915      	bls.n	800edfc <__sfvwrite_r+0x22c>
 800edd0:	4552      	cmp	r2, sl
 800edd2:	bf28      	it	cs
 800edd4:	4652      	movcs	r2, sl
 800edd6:	4639      	mov	r1, r7
 800edd8:	4615      	mov	r5, r2
 800edda:	f000 f923 	bl	800f024 <memmove>
 800edde:	68a3      	ldr	r3, [r4, #8]
 800ede0:	6822      	ldr	r2, [r4, #0]
 800ede2:	1b5b      	subs	r3, r3, r5
 800ede4:	442a      	add	r2, r5
 800ede6:	60a3      	str	r3, [r4, #8]
 800ede8:	6022      	str	r2, [r4, #0]
 800edea:	2b00      	cmp	r3, #0
 800edec:	d1cf      	bne.n	800ed8e <__sfvwrite_r+0x1be>
 800edee:	4621      	mov	r1, r4
 800edf0:	4630      	mov	r0, r6
 800edf2:	f7ff fe03 	bl	800e9fc <_fflush_r>
 800edf6:	2800      	cmp	r0, #0
 800edf8:	d0c9      	beq.n	800ed8e <__sfvwrite_r+0x1be>
 800edfa:	e79c      	b.n	800ed36 <__sfvwrite_r+0x166>
 800edfc:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800ee00:	4553      	cmp	r3, sl
 800ee02:	bf28      	it	cs
 800ee04:	4653      	movcs	r3, sl
 800ee06:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 800ee08:	fb93 f3f1 	sdiv	r3, r3, r1
 800ee0c:	463a      	mov	r2, r7
 800ee0e:	434b      	muls	r3, r1
 800ee10:	4630      	mov	r0, r6
 800ee12:	69e1      	ldr	r1, [r4, #28]
 800ee14:	47a8      	blx	r5
 800ee16:	1e05      	subs	r5, r0, #0
 800ee18:	dcb9      	bgt.n	800ed8e <__sfvwrite_r+0x1be>
 800ee1a:	e78c      	b.n	800ed36 <__sfvwrite_r+0x166>
 800ee1c:	e9d8 ab00 	ldrd	sl, fp, [r8]
 800ee20:	2000      	movs	r0, #0
 800ee22:	f108 0808 	add.w	r8, r8, #8
 800ee26:	e6f2      	b.n	800ec0e <__sfvwrite_r+0x3e>
 800ee28:	f10b 0701 	add.w	r7, fp, #1
 800ee2c:	e6ff      	b.n	800ec2e <__sfvwrite_r+0x5e>
 800ee2e:	4293      	cmp	r3, r2
 800ee30:	dc08      	bgt.n	800ee44 <__sfvwrite_r+0x274>
 800ee32:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 800ee34:	69e1      	ldr	r1, [r4, #28]
 800ee36:	4652      	mov	r2, sl
 800ee38:	4630      	mov	r0, r6
 800ee3a:	47a8      	blx	r5
 800ee3c:	1e05      	subs	r5, r0, #0
 800ee3e:	f73f af12 	bgt.w	800ec66 <__sfvwrite_r+0x96>
 800ee42:	e778      	b.n	800ed36 <__sfvwrite_r+0x166>
 800ee44:	4651      	mov	r1, sl
 800ee46:	9201      	str	r2, [sp, #4]
 800ee48:	f000 f8ec 	bl	800f024 <memmove>
 800ee4c:	9a01      	ldr	r2, [sp, #4]
 800ee4e:	68a3      	ldr	r3, [r4, #8]
 800ee50:	1a9b      	subs	r3, r3, r2
 800ee52:	60a3      	str	r3, [r4, #8]
 800ee54:	6823      	ldr	r3, [r4, #0]
 800ee56:	4413      	add	r3, r2
 800ee58:	6023      	str	r3, [r4, #0]
 800ee5a:	4615      	mov	r5, r2
 800ee5c:	e703      	b.n	800ec66 <__sfvwrite_r+0x96>
 800ee5e:	2001      	movs	r0, #1
 800ee60:	e70a      	b.n	800ec78 <__sfvwrite_r+0xa8>
 800ee62:	bf00      	nop
 800ee64:	7ffffc00 	.word	0x7ffffc00

0800ee68 <_fwalk_sglue>:
 800ee68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ee6c:	4607      	mov	r7, r0
 800ee6e:	4688      	mov	r8, r1
 800ee70:	4614      	mov	r4, r2
 800ee72:	2600      	movs	r6, #0
 800ee74:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ee78:	f1b9 0901 	subs.w	r9, r9, #1
 800ee7c:	d505      	bpl.n	800ee8a <_fwalk_sglue+0x22>
 800ee7e:	6824      	ldr	r4, [r4, #0]
 800ee80:	2c00      	cmp	r4, #0
 800ee82:	d1f7      	bne.n	800ee74 <_fwalk_sglue+0xc>
 800ee84:	4630      	mov	r0, r6
 800ee86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ee8a:	89ab      	ldrh	r3, [r5, #12]
 800ee8c:	2b01      	cmp	r3, #1
 800ee8e:	d907      	bls.n	800eea0 <_fwalk_sglue+0x38>
 800ee90:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ee94:	3301      	adds	r3, #1
 800ee96:	d003      	beq.n	800eea0 <_fwalk_sglue+0x38>
 800ee98:	4629      	mov	r1, r5
 800ee9a:	4638      	mov	r0, r7
 800ee9c:	47c0      	blx	r8
 800ee9e:	4306      	orrs	r6, r0
 800eea0:	3568      	adds	r5, #104	@ 0x68
 800eea2:	e7e9      	b.n	800ee78 <_fwalk_sglue+0x10>

0800eea4 <__swsetup_r>:
 800eea4:	b538      	push	{r3, r4, r5, lr}
 800eea6:	4b29      	ldr	r3, [pc, #164]	@ (800ef4c <__swsetup_r+0xa8>)
 800eea8:	4605      	mov	r5, r0
 800eeaa:	6818      	ldr	r0, [r3, #0]
 800eeac:	460c      	mov	r4, r1
 800eeae:	b118      	cbz	r0, 800eeb8 <__swsetup_r+0x14>
 800eeb0:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800eeb2:	b90b      	cbnz	r3, 800eeb8 <__swsetup_r+0x14>
 800eeb4:	f7ff fe74 	bl	800eba0 <__sinit>
 800eeb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eebc:	0719      	lsls	r1, r3, #28
 800eebe:	d422      	bmi.n	800ef06 <__swsetup_r+0x62>
 800eec0:	06da      	lsls	r2, r3, #27
 800eec2:	d407      	bmi.n	800eed4 <__swsetup_r+0x30>
 800eec4:	2209      	movs	r2, #9
 800eec6:	602a      	str	r2, [r5, #0]
 800eec8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eecc:	81a3      	strh	r3, [r4, #12]
 800eece:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800eed2:	e033      	b.n	800ef3c <__swsetup_r+0x98>
 800eed4:	0758      	lsls	r0, r3, #29
 800eed6:	d512      	bpl.n	800eefe <__swsetup_r+0x5a>
 800eed8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800eeda:	b141      	cbz	r1, 800eeee <__swsetup_r+0x4a>
 800eedc:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 800eee0:	4299      	cmp	r1, r3
 800eee2:	d002      	beq.n	800eeea <__swsetup_r+0x46>
 800eee4:	4628      	mov	r0, r5
 800eee6:	f000 ff93 	bl	800fe10 <_free_r>
 800eeea:	2300      	movs	r3, #0
 800eeec:	6323      	str	r3, [r4, #48]	@ 0x30
 800eeee:	89a3      	ldrh	r3, [r4, #12]
 800eef0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800eef4:	81a3      	strh	r3, [r4, #12]
 800eef6:	2300      	movs	r3, #0
 800eef8:	6063      	str	r3, [r4, #4]
 800eefa:	6923      	ldr	r3, [r4, #16]
 800eefc:	6023      	str	r3, [r4, #0]
 800eefe:	89a3      	ldrh	r3, [r4, #12]
 800ef00:	f043 0308 	orr.w	r3, r3, #8
 800ef04:	81a3      	strh	r3, [r4, #12]
 800ef06:	6923      	ldr	r3, [r4, #16]
 800ef08:	b94b      	cbnz	r3, 800ef1e <__swsetup_r+0x7a>
 800ef0a:	89a3      	ldrh	r3, [r4, #12]
 800ef0c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ef10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ef14:	d003      	beq.n	800ef1e <__swsetup_r+0x7a>
 800ef16:	4621      	mov	r1, r4
 800ef18:	4628      	mov	r0, r5
 800ef1a:	f002 fc31 	bl	8011780 <__smakebuf_r>
 800ef1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ef22:	f013 0201 	ands.w	r2, r3, #1
 800ef26:	d00a      	beq.n	800ef3e <__swsetup_r+0x9a>
 800ef28:	2200      	movs	r2, #0
 800ef2a:	60a2      	str	r2, [r4, #8]
 800ef2c:	6962      	ldr	r2, [r4, #20]
 800ef2e:	4252      	negs	r2, r2
 800ef30:	61a2      	str	r2, [r4, #24]
 800ef32:	6922      	ldr	r2, [r4, #16]
 800ef34:	b942      	cbnz	r2, 800ef48 <__swsetup_r+0xa4>
 800ef36:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ef3a:	d1c5      	bne.n	800eec8 <__swsetup_r+0x24>
 800ef3c:	bd38      	pop	{r3, r4, r5, pc}
 800ef3e:	0799      	lsls	r1, r3, #30
 800ef40:	bf58      	it	pl
 800ef42:	6962      	ldrpl	r2, [r4, #20]
 800ef44:	60a2      	str	r2, [r4, #8]
 800ef46:	e7f4      	b.n	800ef32 <__swsetup_r+0x8e>
 800ef48:	2000      	movs	r0, #0
 800ef4a:	e7f7      	b.n	800ef3c <__swsetup_r+0x98>
 800ef4c:	24000188 	.word	0x24000188

0800ef50 <__fputwc>:
 800ef50:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ef54:	4680      	mov	r8, r0
 800ef56:	460f      	mov	r7, r1
 800ef58:	4614      	mov	r4, r2
 800ef5a:	f000 f899 	bl	800f090 <__locale_mb_cur_max>
 800ef5e:	2801      	cmp	r0, #1
 800ef60:	4605      	mov	r5, r0
 800ef62:	d11b      	bne.n	800ef9c <__fputwc+0x4c>
 800ef64:	1e7b      	subs	r3, r7, #1
 800ef66:	2bfe      	cmp	r3, #254	@ 0xfe
 800ef68:	d818      	bhi.n	800ef9c <__fputwc+0x4c>
 800ef6a:	f88d 7004 	strb.w	r7, [sp, #4]
 800ef6e:	2600      	movs	r6, #0
 800ef70:	f10d 0904 	add.w	r9, sp, #4
 800ef74:	42ae      	cmp	r6, r5
 800ef76:	d021      	beq.n	800efbc <__fputwc+0x6c>
 800ef78:	68a3      	ldr	r3, [r4, #8]
 800ef7a:	f816 1009 	ldrb.w	r1, [r6, r9]
 800ef7e:	3b01      	subs	r3, #1
 800ef80:	2b00      	cmp	r3, #0
 800ef82:	60a3      	str	r3, [r4, #8]
 800ef84:	da04      	bge.n	800ef90 <__fputwc+0x40>
 800ef86:	69a2      	ldr	r2, [r4, #24]
 800ef88:	4293      	cmp	r3, r2
 800ef8a:	db1b      	blt.n	800efc4 <__fputwc+0x74>
 800ef8c:	290a      	cmp	r1, #10
 800ef8e:	d019      	beq.n	800efc4 <__fputwc+0x74>
 800ef90:	6823      	ldr	r3, [r4, #0]
 800ef92:	1c5a      	adds	r2, r3, #1
 800ef94:	6022      	str	r2, [r4, #0]
 800ef96:	7019      	strb	r1, [r3, #0]
 800ef98:	3601      	adds	r6, #1
 800ef9a:	e7eb      	b.n	800ef74 <__fputwc+0x24>
 800ef9c:	f104 035c 	add.w	r3, r4, #92	@ 0x5c
 800efa0:	463a      	mov	r2, r7
 800efa2:	a901      	add	r1, sp, #4
 800efa4:	4640      	mov	r0, r8
 800efa6:	f000 f8b9 	bl	800f11c <_wcrtomb_r>
 800efaa:	1c43      	adds	r3, r0, #1
 800efac:	4605      	mov	r5, r0
 800efae:	d1de      	bne.n	800ef6e <__fputwc+0x1e>
 800efb0:	89a3      	ldrh	r3, [r4, #12]
 800efb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800efb6:	81a3      	strh	r3, [r4, #12]
 800efb8:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800efbc:	4638      	mov	r0, r7
 800efbe:	b003      	add	sp, #12
 800efc0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800efc4:	4622      	mov	r2, r4
 800efc6:	4640      	mov	r0, r8
 800efc8:	f003 f9a4 	bl	8012314 <__swbuf_r>
 800efcc:	3001      	adds	r0, #1
 800efce:	d1e3      	bne.n	800ef98 <__fputwc+0x48>
 800efd0:	e7f2      	b.n	800efb8 <__fputwc+0x68>

0800efd2 <_fputwc_r>:
 800efd2:	6e53      	ldr	r3, [r2, #100]	@ 0x64
 800efd4:	07db      	lsls	r3, r3, #31
 800efd6:	b570      	push	{r4, r5, r6, lr}
 800efd8:	4605      	mov	r5, r0
 800efda:	460e      	mov	r6, r1
 800efdc:	4614      	mov	r4, r2
 800efde:	d405      	bmi.n	800efec <_fputwc_r+0x1a>
 800efe0:	8993      	ldrh	r3, [r2, #12]
 800efe2:	0598      	lsls	r0, r3, #22
 800efe4:	d402      	bmi.n	800efec <_fputwc_r+0x1a>
 800efe6:	6d90      	ldr	r0, [r2, #88]	@ 0x58
 800efe8:	f000 f888 	bl	800f0fc <__retarget_lock_acquire_recursive>
 800efec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eff0:	0499      	lsls	r1, r3, #18
 800eff2:	d406      	bmi.n	800f002 <_fputwc_r+0x30>
 800eff4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800eff8:	81a3      	strh	r3, [r4, #12]
 800effa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800effc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800f000:	6663      	str	r3, [r4, #100]	@ 0x64
 800f002:	4622      	mov	r2, r4
 800f004:	4628      	mov	r0, r5
 800f006:	4631      	mov	r1, r6
 800f008:	f7ff ffa2 	bl	800ef50 <__fputwc>
 800f00c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f00e:	07da      	lsls	r2, r3, #31
 800f010:	4605      	mov	r5, r0
 800f012:	d405      	bmi.n	800f020 <_fputwc_r+0x4e>
 800f014:	89a3      	ldrh	r3, [r4, #12]
 800f016:	059b      	lsls	r3, r3, #22
 800f018:	d402      	bmi.n	800f020 <_fputwc_r+0x4e>
 800f01a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f01c:	f000 f86f 	bl	800f0fe <__retarget_lock_release_recursive>
 800f020:	4628      	mov	r0, r5
 800f022:	bd70      	pop	{r4, r5, r6, pc}

0800f024 <memmove>:
 800f024:	4288      	cmp	r0, r1
 800f026:	b510      	push	{r4, lr}
 800f028:	eb01 0402 	add.w	r4, r1, r2
 800f02c:	d902      	bls.n	800f034 <memmove+0x10>
 800f02e:	4284      	cmp	r4, r0
 800f030:	4623      	mov	r3, r4
 800f032:	d807      	bhi.n	800f044 <memmove+0x20>
 800f034:	1e43      	subs	r3, r0, #1
 800f036:	42a1      	cmp	r1, r4
 800f038:	d008      	beq.n	800f04c <memmove+0x28>
 800f03a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f03e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f042:	e7f8      	b.n	800f036 <memmove+0x12>
 800f044:	4402      	add	r2, r0
 800f046:	4601      	mov	r1, r0
 800f048:	428a      	cmp	r2, r1
 800f04a:	d100      	bne.n	800f04e <memmove+0x2a>
 800f04c:	bd10      	pop	{r4, pc}
 800f04e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f052:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f056:	e7f7      	b.n	800f048 <memmove+0x24>

0800f058 <memset>:
 800f058:	4402      	add	r2, r0
 800f05a:	4603      	mov	r3, r0
 800f05c:	4293      	cmp	r3, r2
 800f05e:	d100      	bne.n	800f062 <memset+0xa>
 800f060:	4770      	bx	lr
 800f062:	f803 1b01 	strb.w	r1, [r3], #1
 800f066:	e7f9      	b.n	800f05c <memset+0x4>

0800f068 <strncpy>:
 800f068:	b510      	push	{r4, lr}
 800f06a:	3901      	subs	r1, #1
 800f06c:	4603      	mov	r3, r0
 800f06e:	b132      	cbz	r2, 800f07e <strncpy+0x16>
 800f070:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800f074:	f803 4b01 	strb.w	r4, [r3], #1
 800f078:	3a01      	subs	r2, #1
 800f07a:	2c00      	cmp	r4, #0
 800f07c:	d1f7      	bne.n	800f06e <strncpy+0x6>
 800f07e:	441a      	add	r2, r3
 800f080:	2100      	movs	r1, #0
 800f082:	4293      	cmp	r3, r2
 800f084:	d100      	bne.n	800f088 <strncpy+0x20>
 800f086:	bd10      	pop	{r4, pc}
 800f088:	f803 1b01 	strb.w	r1, [r3], #1
 800f08c:	e7f9      	b.n	800f082 <strncpy+0x1a>
	...

0800f090 <__locale_mb_cur_max>:
 800f090:	4b01      	ldr	r3, [pc, #4]	@ (800f098 <__locale_mb_cur_max+0x8>)
 800f092:	f893 0128 	ldrb.w	r0, [r3, #296]	@ 0x128
 800f096:	4770      	bx	lr
 800f098:	2400001c 	.word	0x2400001c

0800f09c <_localeconv_r>:
 800f09c:	4800      	ldr	r0, [pc, #0]	@ (800f0a0 <_localeconv_r+0x4>)
 800f09e:	4770      	bx	lr
 800f0a0:	2400010c 	.word	0x2400010c

0800f0a4 <__errno>:
 800f0a4:	4b01      	ldr	r3, [pc, #4]	@ (800f0ac <__errno+0x8>)
 800f0a6:	6818      	ldr	r0, [r3, #0]
 800f0a8:	4770      	bx	lr
 800f0aa:	bf00      	nop
 800f0ac:	24000188 	.word	0x24000188

0800f0b0 <__libc_init_array>:
 800f0b0:	b570      	push	{r4, r5, r6, lr}
 800f0b2:	4d0d      	ldr	r5, [pc, #52]	@ (800f0e8 <__libc_init_array+0x38>)
 800f0b4:	4c0d      	ldr	r4, [pc, #52]	@ (800f0ec <__libc_init_array+0x3c>)
 800f0b6:	1b64      	subs	r4, r4, r5
 800f0b8:	10a4      	asrs	r4, r4, #2
 800f0ba:	2600      	movs	r6, #0
 800f0bc:	42a6      	cmp	r6, r4
 800f0be:	d109      	bne.n	800f0d4 <__libc_init_array+0x24>
 800f0c0:	4d0b      	ldr	r5, [pc, #44]	@ (800f0f0 <__libc_init_array+0x40>)
 800f0c2:	4c0c      	ldr	r4, [pc, #48]	@ (800f0f4 <__libc_init_array+0x44>)
 800f0c4:	f004 fe86 	bl	8013dd4 <_init>
 800f0c8:	1b64      	subs	r4, r4, r5
 800f0ca:	10a4      	asrs	r4, r4, #2
 800f0cc:	2600      	movs	r6, #0
 800f0ce:	42a6      	cmp	r6, r4
 800f0d0:	d105      	bne.n	800f0de <__libc_init_array+0x2e>
 800f0d2:	bd70      	pop	{r4, r5, r6, pc}
 800f0d4:	f855 3b04 	ldr.w	r3, [r5], #4
 800f0d8:	4798      	blx	r3
 800f0da:	3601      	adds	r6, #1
 800f0dc:	e7ee      	b.n	800f0bc <__libc_init_array+0xc>
 800f0de:	f855 3b04 	ldr.w	r3, [r5], #4
 800f0e2:	4798      	blx	r3
 800f0e4:	3601      	adds	r6, #1
 800f0e6:	e7f2      	b.n	800f0ce <__libc_init_array+0x1e>
 800f0e8:	080165e0 	.word	0x080165e0
 800f0ec:	080165e0 	.word	0x080165e0
 800f0f0:	080165e0 	.word	0x080165e0
 800f0f4:	080165e8 	.word	0x080165e8

0800f0f8 <__retarget_lock_init_recursive>:
 800f0f8:	4770      	bx	lr

0800f0fa <__retarget_lock_close_recursive>:
 800f0fa:	4770      	bx	lr

0800f0fc <__retarget_lock_acquire_recursive>:
 800f0fc:	4770      	bx	lr

0800f0fe <__retarget_lock_release_recursive>:
 800f0fe:	4770      	bx	lr

0800f100 <memcpy>:
 800f100:	440a      	add	r2, r1
 800f102:	4291      	cmp	r1, r2
 800f104:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800f108:	d100      	bne.n	800f10c <memcpy+0xc>
 800f10a:	4770      	bx	lr
 800f10c:	b510      	push	{r4, lr}
 800f10e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f112:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f116:	4291      	cmp	r1, r2
 800f118:	d1f9      	bne.n	800f10e <memcpy+0xe>
 800f11a:	bd10      	pop	{r4, pc}

0800f11c <_wcrtomb_r>:
 800f11c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f11e:	4c09      	ldr	r4, [pc, #36]	@ (800f144 <_wcrtomb_r+0x28>)
 800f120:	b085      	sub	sp, #20
 800f122:	f8d4 70e0 	ldr.w	r7, [r4, #224]	@ 0xe0
 800f126:	4605      	mov	r5, r0
 800f128:	461e      	mov	r6, r3
 800f12a:	b909      	cbnz	r1, 800f130 <_wcrtomb_r+0x14>
 800f12c:	460a      	mov	r2, r1
 800f12e:	a901      	add	r1, sp, #4
 800f130:	47b8      	blx	r7
 800f132:	1c43      	adds	r3, r0, #1
 800f134:	bf01      	itttt	eq
 800f136:	2300      	moveq	r3, #0
 800f138:	6033      	streq	r3, [r6, #0]
 800f13a:	238a      	moveq	r3, #138	@ 0x8a
 800f13c:	602b      	streq	r3, [r5, #0]
 800f13e:	b005      	add	sp, #20
 800f140:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f142:	bf00      	nop
 800f144:	2400001c 	.word	0x2400001c

0800f148 <frexp>:
 800f148:	2200      	movs	r2, #0
 800f14a:	ee10 1a90 	vmov	r1, s1
 800f14e:	6002      	str	r2, [r0, #0]
 800f150:	4a17      	ldr	r2, [pc, #92]	@ (800f1b0 <frexp+0x68>)
 800f152:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800f156:	4293      	cmp	r3, r2
 800f158:	d823      	bhi.n	800f1a2 <frexp+0x5a>
 800f15a:	ee10 2a10 	vmov	r2, s0
 800f15e:	431a      	orrs	r2, r3
 800f160:	d01f      	beq.n	800f1a2 <frexp+0x5a>
 800f162:	4a14      	ldr	r2, [pc, #80]	@ (800f1b4 <frexp+0x6c>)
 800f164:	400a      	ands	r2, r1
 800f166:	b952      	cbnz	r2, 800f17e <frexp+0x36>
 800f168:	ed9f 7b0f 	vldr	d7, [pc, #60]	@ 800f1a8 <frexp+0x60>
 800f16c:	ee20 0b07 	vmul.f64	d0, d0, d7
 800f170:	ee10 1a90 	vmov	r1, s1
 800f174:	f06f 0235 	mvn.w	r2, #53	@ 0x35
 800f178:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800f17c:	6002      	str	r2, [r0, #0]
 800f17e:	6802      	ldr	r2, [r0, #0]
 800f180:	151b      	asrs	r3, r3, #20
 800f182:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 800f186:	f021 41ff 	bic.w	r1, r1, #2139095040	@ 0x7f800000
 800f18a:	441a      	add	r2, r3
 800f18c:	f421 01e0 	bic.w	r1, r1, #7340032	@ 0x700000
 800f190:	6002      	str	r2, [r0, #0]
 800f192:	ec53 2b10 	vmov	r2, r3, d0
 800f196:	f041 537f 	orr.w	r3, r1, #1069547520	@ 0x3fc00000
 800f19a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800f19e:	ec43 2b10 	vmov	d0, r2, r3
 800f1a2:	4770      	bx	lr
 800f1a4:	f3af 8000 	nop.w
 800f1a8:	00000000 	.word	0x00000000
 800f1ac:	43500000 	.word	0x43500000
 800f1b0:	7fefffff 	.word	0x7fefffff
 800f1b4:	7ff00000 	.word	0x7ff00000

0800f1b8 <register_fini>:
 800f1b8:	4b02      	ldr	r3, [pc, #8]	@ (800f1c4 <register_fini+0xc>)
 800f1ba:	b113      	cbz	r3, 800f1c2 <register_fini+0xa>
 800f1bc:	4802      	ldr	r0, [pc, #8]	@ (800f1c8 <register_fini+0x10>)
 800f1be:	f000 b805 	b.w	800f1cc <atexit>
 800f1c2:	4770      	bx	lr
 800f1c4:	00000000 	.word	0x00000000
 800f1c8:	080124b1 	.word	0x080124b1

0800f1cc <atexit>:
 800f1cc:	2300      	movs	r3, #0
 800f1ce:	4601      	mov	r1, r0
 800f1d0:	461a      	mov	r2, r3
 800f1d2:	4618      	mov	r0, r3
 800f1d4:	f003 b980 	b.w	80124d8 <__register_exitproc>

0800f1d8 <quorem>:
 800f1d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f1dc:	6903      	ldr	r3, [r0, #16]
 800f1de:	690c      	ldr	r4, [r1, #16]
 800f1e0:	42a3      	cmp	r3, r4
 800f1e2:	4607      	mov	r7, r0
 800f1e4:	db7e      	blt.n	800f2e4 <quorem+0x10c>
 800f1e6:	3c01      	subs	r4, #1
 800f1e8:	f101 0814 	add.w	r8, r1, #20
 800f1ec:	00a3      	lsls	r3, r4, #2
 800f1ee:	f100 0514 	add.w	r5, r0, #20
 800f1f2:	9300      	str	r3, [sp, #0]
 800f1f4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f1f8:	9301      	str	r3, [sp, #4]
 800f1fa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f1fe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f202:	3301      	adds	r3, #1
 800f204:	429a      	cmp	r2, r3
 800f206:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f20a:	fbb2 f6f3 	udiv	r6, r2, r3
 800f20e:	d32e      	bcc.n	800f26e <quorem+0x96>
 800f210:	f04f 0a00 	mov.w	sl, #0
 800f214:	46c4      	mov	ip, r8
 800f216:	46ae      	mov	lr, r5
 800f218:	46d3      	mov	fp, sl
 800f21a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800f21e:	b298      	uxth	r0, r3
 800f220:	fb06 a000 	mla	r0, r6, r0, sl
 800f224:	0c02      	lsrs	r2, r0, #16
 800f226:	0c1b      	lsrs	r3, r3, #16
 800f228:	fb06 2303 	mla	r3, r6, r3, r2
 800f22c:	f8de 2000 	ldr.w	r2, [lr]
 800f230:	b280      	uxth	r0, r0
 800f232:	b292      	uxth	r2, r2
 800f234:	1a12      	subs	r2, r2, r0
 800f236:	445a      	add	r2, fp
 800f238:	f8de 0000 	ldr.w	r0, [lr]
 800f23c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f240:	b29b      	uxth	r3, r3
 800f242:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800f246:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800f24a:	b292      	uxth	r2, r2
 800f24c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800f250:	45e1      	cmp	r9, ip
 800f252:	f84e 2b04 	str.w	r2, [lr], #4
 800f256:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800f25a:	d2de      	bcs.n	800f21a <quorem+0x42>
 800f25c:	9b00      	ldr	r3, [sp, #0]
 800f25e:	58eb      	ldr	r3, [r5, r3]
 800f260:	b92b      	cbnz	r3, 800f26e <quorem+0x96>
 800f262:	9b01      	ldr	r3, [sp, #4]
 800f264:	3b04      	subs	r3, #4
 800f266:	429d      	cmp	r5, r3
 800f268:	461a      	mov	r2, r3
 800f26a:	d32f      	bcc.n	800f2cc <quorem+0xf4>
 800f26c:	613c      	str	r4, [r7, #16]
 800f26e:	4638      	mov	r0, r7
 800f270:	f002 fcfa 	bl	8011c68 <__mcmp>
 800f274:	2800      	cmp	r0, #0
 800f276:	db25      	blt.n	800f2c4 <quorem+0xec>
 800f278:	4629      	mov	r1, r5
 800f27a:	2000      	movs	r0, #0
 800f27c:	f858 2b04 	ldr.w	r2, [r8], #4
 800f280:	f8d1 c000 	ldr.w	ip, [r1]
 800f284:	fa1f fe82 	uxth.w	lr, r2
 800f288:	fa1f f38c 	uxth.w	r3, ip
 800f28c:	eba3 030e 	sub.w	r3, r3, lr
 800f290:	4403      	add	r3, r0
 800f292:	0c12      	lsrs	r2, r2, #16
 800f294:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800f298:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800f29c:	b29b      	uxth	r3, r3
 800f29e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f2a2:	45c1      	cmp	r9, r8
 800f2a4:	f841 3b04 	str.w	r3, [r1], #4
 800f2a8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800f2ac:	d2e6      	bcs.n	800f27c <quorem+0xa4>
 800f2ae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f2b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f2b6:	b922      	cbnz	r2, 800f2c2 <quorem+0xea>
 800f2b8:	3b04      	subs	r3, #4
 800f2ba:	429d      	cmp	r5, r3
 800f2bc:	461a      	mov	r2, r3
 800f2be:	d30b      	bcc.n	800f2d8 <quorem+0x100>
 800f2c0:	613c      	str	r4, [r7, #16]
 800f2c2:	3601      	adds	r6, #1
 800f2c4:	4630      	mov	r0, r6
 800f2c6:	b003      	add	sp, #12
 800f2c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f2cc:	6812      	ldr	r2, [r2, #0]
 800f2ce:	3b04      	subs	r3, #4
 800f2d0:	2a00      	cmp	r2, #0
 800f2d2:	d1cb      	bne.n	800f26c <quorem+0x94>
 800f2d4:	3c01      	subs	r4, #1
 800f2d6:	e7c6      	b.n	800f266 <quorem+0x8e>
 800f2d8:	6812      	ldr	r2, [r2, #0]
 800f2da:	3b04      	subs	r3, #4
 800f2dc:	2a00      	cmp	r2, #0
 800f2de:	d1ef      	bne.n	800f2c0 <quorem+0xe8>
 800f2e0:	3c01      	subs	r4, #1
 800f2e2:	e7ea      	b.n	800f2ba <quorem+0xe2>
 800f2e4:	2000      	movs	r0, #0
 800f2e6:	e7ee      	b.n	800f2c6 <quorem+0xee>

0800f2e8 <_dtoa_r>:
 800f2e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2ec:	ed2d 8b02 	vpush	{d8}
 800f2f0:	b091      	sub	sp, #68	@ 0x44
 800f2f2:	ed8d 0b02 	vstr	d0, [sp, #8]
 800f2f6:	9107      	str	r1, [sp, #28]
 800f2f8:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 800f2fa:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800f2fc:	9209      	str	r2, [sp, #36]	@ 0x24
 800f2fe:	ec55 4b10 	vmov	r4, r5, d0
 800f302:	4681      	mov	r9, r0
 800f304:	930d      	str	r3, [sp, #52]	@ 0x34
 800f306:	b149      	cbz	r1, 800f31c <_dtoa_r+0x34>
 800f308:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f30a:	604a      	str	r2, [r1, #4]
 800f30c:	2301      	movs	r3, #1
 800f30e:	4093      	lsls	r3, r2
 800f310:	608b      	str	r3, [r1, #8]
 800f312:	f002 faa2 	bl	801185a <_Bfree>
 800f316:	2300      	movs	r3, #0
 800f318:	f8c9 3038 	str.w	r3, [r9, #56]	@ 0x38
 800f31c:	1e2b      	subs	r3, r5, #0
 800f31e:	bfbb      	ittet	lt
 800f320:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800f324:	9303      	strlt	r3, [sp, #12]
 800f326:	2300      	movge	r3, #0
 800f328:	2201      	movlt	r2, #1
 800f32a:	bfac      	ite	ge
 800f32c:	6033      	strge	r3, [r6, #0]
 800f32e:	6032      	strlt	r2, [r6, #0]
 800f330:	4b91      	ldr	r3, [pc, #580]	@ (800f578 <_dtoa_r+0x290>)
 800f332:	9e03      	ldr	r6, [sp, #12]
 800f334:	43b3      	bics	r3, r6
 800f336:	d114      	bne.n	800f362 <_dtoa_r+0x7a>
 800f338:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f33a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800f33e:	6013      	str	r3, [r2, #0]
 800f340:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800f344:	4323      	orrs	r3, r4
 800f346:	f000 84df 	beq.w	800fd08 <_dtoa_r+0xa20>
 800f34a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800f34c:	4f8b      	ldr	r7, [pc, #556]	@ (800f57c <_dtoa_r+0x294>)
 800f34e:	b113      	cbz	r3, 800f356 <_dtoa_r+0x6e>
 800f350:	1cfb      	adds	r3, r7, #3
 800f352:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800f354:	6013      	str	r3, [r2, #0]
 800f356:	4638      	mov	r0, r7
 800f358:	b011      	add	sp, #68	@ 0x44
 800f35a:	ecbd 8b02 	vpop	{d8}
 800f35e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f362:	ed9d 8b02 	vldr	d8, [sp, #8]
 800f366:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800f36a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f36e:	d109      	bne.n	800f384 <_dtoa_r+0x9c>
 800f370:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f372:	2301      	movs	r3, #1
 800f374:	6013      	str	r3, [r2, #0]
 800f376:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800f378:	b113      	cbz	r3, 800f380 <_dtoa_r+0x98>
 800f37a:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800f37c:	4b80      	ldr	r3, [pc, #512]	@ (800f580 <_dtoa_r+0x298>)
 800f37e:	6013      	str	r3, [r2, #0]
 800f380:	4f80      	ldr	r7, [pc, #512]	@ (800f584 <_dtoa_r+0x29c>)
 800f382:	e7e8      	b.n	800f356 <_dtoa_r+0x6e>
 800f384:	aa0e      	add	r2, sp, #56	@ 0x38
 800f386:	a90f      	add	r1, sp, #60	@ 0x3c
 800f388:	4648      	mov	r0, r9
 800f38a:	eeb0 0b48 	vmov.f64	d0, d8
 800f38e:	f002 fd1b 	bl	8011dc8 <__d2b>
 800f392:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800f396:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f398:	9001      	str	r0, [sp, #4]
 800f39a:	2b00      	cmp	r3, #0
 800f39c:	d045      	beq.n	800f42a <_dtoa_r+0x142>
 800f39e:	eeb0 7b48 	vmov.f64	d7, d8
 800f3a2:	ee18 1a90 	vmov	r1, s17
 800f3a6:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800f3aa:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800f3ae:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800f3b2:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800f3b6:	2500      	movs	r5, #0
 800f3b8:	ee07 1a90 	vmov	s15, r1
 800f3bc:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800f3c0:	ed9f 5b67 	vldr	d5, [pc, #412]	@ 800f560 <_dtoa_r+0x278>
 800f3c4:	ee37 7b46 	vsub.f64	d7, d7, d6
 800f3c8:	ed9f 6b67 	vldr	d6, [pc, #412]	@ 800f568 <_dtoa_r+0x280>
 800f3cc:	eea7 6b05 	vfma.f64	d6, d7, d5
 800f3d0:	ed9f 5b67 	vldr	d5, [pc, #412]	@ 800f570 <_dtoa_r+0x288>
 800f3d4:	ee07 3a90 	vmov	s15, r3
 800f3d8:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800f3dc:	eeb0 7b46 	vmov.f64	d7, d6
 800f3e0:	eea4 7b05 	vfma.f64	d7, d4, d5
 800f3e4:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800f3e8:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800f3ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f3f0:	ee16 8a90 	vmov	r8, s13
 800f3f4:	d508      	bpl.n	800f408 <_dtoa_r+0x120>
 800f3f6:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800f3fa:	eeb4 6b47 	vcmp.f64	d6, d7
 800f3fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f402:	bf18      	it	ne
 800f404:	f108 38ff 	addne.w	r8, r8, #4294967295	@ 0xffffffff
 800f408:	f1b8 0f16 	cmp.w	r8, #22
 800f40c:	d82b      	bhi.n	800f466 <_dtoa_r+0x17e>
 800f40e:	495e      	ldr	r1, [pc, #376]	@ (800f588 <_dtoa_r+0x2a0>)
 800f410:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800f414:	ed91 7b00 	vldr	d7, [r1]
 800f418:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800f41c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f420:	d501      	bpl.n	800f426 <_dtoa_r+0x13e>
 800f422:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800f426:	2100      	movs	r1, #0
 800f428:	e01e      	b.n	800f468 <_dtoa_r+0x180>
 800f42a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f42c:	4413      	add	r3, r2
 800f42e:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800f432:	2920      	cmp	r1, #32
 800f434:	bfc1      	itttt	gt
 800f436:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800f43a:	408e      	lslgt	r6, r1
 800f43c:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800f440:	fa24 f101 	lsrgt.w	r1, r4, r1
 800f444:	bfd6      	itet	le
 800f446:	f1c1 0120 	rsble	r1, r1, #32
 800f44a:	4331      	orrgt	r1, r6
 800f44c:	fa04 f101 	lslle.w	r1, r4, r1
 800f450:	ee07 1a90 	vmov	s15, r1
 800f454:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800f458:	3b01      	subs	r3, #1
 800f45a:	ee17 1a90 	vmov	r1, s15
 800f45e:	2501      	movs	r5, #1
 800f460:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800f464:	e7a8      	b.n	800f3b8 <_dtoa_r+0xd0>
 800f466:	2101      	movs	r1, #1
 800f468:	1ad2      	subs	r2, r2, r3
 800f46a:	1e53      	subs	r3, r2, #1
 800f46c:	9306      	str	r3, [sp, #24]
 800f46e:	bf45      	ittet	mi
 800f470:	f1c2 0301 	rsbmi	r3, r2, #1
 800f474:	9305      	strmi	r3, [sp, #20]
 800f476:	2300      	movpl	r3, #0
 800f478:	2300      	movmi	r3, #0
 800f47a:	bf4c      	ite	mi
 800f47c:	9306      	strmi	r3, [sp, #24]
 800f47e:	9305      	strpl	r3, [sp, #20]
 800f480:	f1b8 0f00 	cmp.w	r8, #0
 800f484:	910c      	str	r1, [sp, #48]	@ 0x30
 800f486:	db18      	blt.n	800f4ba <_dtoa_r+0x1d2>
 800f488:	9b06      	ldr	r3, [sp, #24]
 800f48a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800f48e:	4443      	add	r3, r8
 800f490:	9306      	str	r3, [sp, #24]
 800f492:	2300      	movs	r3, #0
 800f494:	9a07      	ldr	r2, [sp, #28]
 800f496:	2a09      	cmp	r2, #9
 800f498:	d84a      	bhi.n	800f530 <_dtoa_r+0x248>
 800f49a:	2a05      	cmp	r2, #5
 800f49c:	bfc4      	itt	gt
 800f49e:	3a04      	subgt	r2, #4
 800f4a0:	9207      	strgt	r2, [sp, #28]
 800f4a2:	9a07      	ldr	r2, [sp, #28]
 800f4a4:	f1a2 0202 	sub.w	r2, r2, #2
 800f4a8:	bfcc      	ite	gt
 800f4aa:	2400      	movgt	r4, #0
 800f4ac:	2401      	movle	r4, #1
 800f4ae:	2a03      	cmp	r2, #3
 800f4b0:	d849      	bhi.n	800f546 <_dtoa_r+0x25e>
 800f4b2:	e8df f002 	tbb	[pc, r2]
 800f4b6:	2f0b      	.short	0x2f0b
 800f4b8:	3b2d      	.short	0x3b2d
 800f4ba:	9b05      	ldr	r3, [sp, #20]
 800f4bc:	2200      	movs	r2, #0
 800f4be:	eba3 0308 	sub.w	r3, r3, r8
 800f4c2:	9305      	str	r3, [sp, #20]
 800f4c4:	920a      	str	r2, [sp, #40]	@ 0x28
 800f4c6:	f1c8 0300 	rsb	r3, r8, #0
 800f4ca:	e7e3      	b.n	800f494 <_dtoa_r+0x1ac>
 800f4cc:	2200      	movs	r2, #0
 800f4ce:	9208      	str	r2, [sp, #32]
 800f4d0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f4d2:	2a00      	cmp	r2, #0
 800f4d4:	dc3a      	bgt.n	800f54c <_dtoa_r+0x264>
 800f4d6:	f04f 0b01 	mov.w	fp, #1
 800f4da:	46da      	mov	sl, fp
 800f4dc:	465a      	mov	r2, fp
 800f4de:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800f4e2:	2100      	movs	r1, #0
 800f4e4:	2004      	movs	r0, #4
 800f4e6:	f100 0614 	add.w	r6, r0, #20
 800f4ea:	4296      	cmp	r6, r2
 800f4ec:	d933      	bls.n	800f556 <_dtoa_r+0x26e>
 800f4ee:	f8c9 103c 	str.w	r1, [r9, #60]	@ 0x3c
 800f4f2:	4648      	mov	r0, r9
 800f4f4:	9304      	str	r3, [sp, #16]
 800f4f6:	f002 f98b 	bl	8011810 <_Balloc>
 800f4fa:	9b04      	ldr	r3, [sp, #16]
 800f4fc:	4607      	mov	r7, r0
 800f4fe:	2800      	cmp	r0, #0
 800f500:	d148      	bne.n	800f594 <_dtoa_r+0x2ac>
 800f502:	4b22      	ldr	r3, [pc, #136]	@ (800f58c <_dtoa_r+0x2a4>)
 800f504:	4602      	mov	r2, r0
 800f506:	f240 11af 	movw	r1, #431	@ 0x1af
 800f50a:	4821      	ldr	r0, [pc, #132]	@ (800f590 <_dtoa_r+0x2a8>)
 800f50c:	f003 f824 	bl	8012558 <__assert_func>
 800f510:	2201      	movs	r2, #1
 800f512:	e7dc      	b.n	800f4ce <_dtoa_r+0x1e6>
 800f514:	2200      	movs	r2, #0
 800f516:	9208      	str	r2, [sp, #32]
 800f518:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f51a:	eb08 0b02 	add.w	fp, r8, r2
 800f51e:	f10b 0a01 	add.w	sl, fp, #1
 800f522:	4652      	mov	r2, sl
 800f524:	2a01      	cmp	r2, #1
 800f526:	bfb8      	it	lt
 800f528:	2201      	movlt	r2, #1
 800f52a:	e7da      	b.n	800f4e2 <_dtoa_r+0x1fa>
 800f52c:	2201      	movs	r2, #1
 800f52e:	e7f2      	b.n	800f516 <_dtoa_r+0x22e>
 800f530:	2401      	movs	r4, #1
 800f532:	2200      	movs	r2, #0
 800f534:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800f538:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800f53c:	2100      	movs	r1, #0
 800f53e:	46da      	mov	sl, fp
 800f540:	2212      	movs	r2, #18
 800f542:	9109      	str	r1, [sp, #36]	@ 0x24
 800f544:	e7cd      	b.n	800f4e2 <_dtoa_r+0x1fa>
 800f546:	2201      	movs	r2, #1
 800f548:	9208      	str	r2, [sp, #32]
 800f54a:	e7f5      	b.n	800f538 <_dtoa_r+0x250>
 800f54c:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 800f550:	46da      	mov	sl, fp
 800f552:	465a      	mov	r2, fp
 800f554:	e7c5      	b.n	800f4e2 <_dtoa_r+0x1fa>
 800f556:	3101      	adds	r1, #1
 800f558:	0040      	lsls	r0, r0, #1
 800f55a:	e7c4      	b.n	800f4e6 <_dtoa_r+0x1fe>
 800f55c:	f3af 8000 	nop.w
 800f560:	636f4361 	.word	0x636f4361
 800f564:	3fd287a7 	.word	0x3fd287a7
 800f568:	8b60c8b3 	.word	0x8b60c8b3
 800f56c:	3fc68a28 	.word	0x3fc68a28
 800f570:	509f79fb 	.word	0x509f79fb
 800f574:	3fd34413 	.word	0x3fd34413
 800f578:	7ff00000 	.word	0x7ff00000
 800f57c:	0801407e 	.word	0x0801407e
 800f580:	08014083 	.word	0x08014083
 800f584:	08014082 	.word	0x08014082
 800f588:	080141b0 	.word	0x080141b0
 800f58c:	08014084 	.word	0x08014084
 800f590:	08014095 	.word	0x08014095
 800f594:	f1ba 0f0e 	cmp.w	sl, #14
 800f598:	f8c9 0038 	str.w	r0, [r9, #56]	@ 0x38
 800f59c:	d86f      	bhi.n	800f67e <_dtoa_r+0x396>
 800f59e:	2c00      	cmp	r4, #0
 800f5a0:	d06d      	beq.n	800f67e <_dtoa_r+0x396>
 800f5a2:	f1b8 0f00 	cmp.w	r8, #0
 800f5a6:	f340 80c2 	ble.w	800f72e <_dtoa_r+0x446>
 800f5aa:	4aca      	ldr	r2, [pc, #808]	@ (800f8d4 <_dtoa_r+0x5ec>)
 800f5ac:	f008 010f 	and.w	r1, r8, #15
 800f5b0:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800f5b4:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800f5b8:	ed92 7b00 	vldr	d7, [r2]
 800f5bc:	ea4f 1128 	mov.w	r1, r8, asr #4
 800f5c0:	f000 80a9 	beq.w	800f716 <_dtoa_r+0x42e>
 800f5c4:	4ac4      	ldr	r2, [pc, #784]	@ (800f8d8 <_dtoa_r+0x5f0>)
 800f5c6:	ed92 6b08 	vldr	d6, [r2, #32]
 800f5ca:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800f5ce:	ed8d 6b02 	vstr	d6, [sp, #8]
 800f5d2:	f001 010f 	and.w	r1, r1, #15
 800f5d6:	2203      	movs	r2, #3
 800f5d8:	48bf      	ldr	r0, [pc, #764]	@ (800f8d8 <_dtoa_r+0x5f0>)
 800f5da:	2900      	cmp	r1, #0
 800f5dc:	f040 809d 	bne.w	800f71a <_dtoa_r+0x432>
 800f5e0:	ed9d 6b02 	vldr	d6, [sp, #8]
 800f5e4:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800f5e8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f5ec:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800f5ee:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f5f2:	2900      	cmp	r1, #0
 800f5f4:	f000 80c1 	beq.w	800f77a <_dtoa_r+0x492>
 800f5f8:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800f5fc:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800f600:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f604:	f140 80b9 	bpl.w	800f77a <_dtoa_r+0x492>
 800f608:	f1ba 0f00 	cmp.w	sl, #0
 800f60c:	f000 80b5 	beq.w	800f77a <_dtoa_r+0x492>
 800f610:	f1bb 0f00 	cmp.w	fp, #0
 800f614:	dd31      	ble.n	800f67a <_dtoa_r+0x392>
 800f616:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800f61a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f61e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f622:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 800f626:	9104      	str	r1, [sp, #16]
 800f628:	3201      	adds	r2, #1
 800f62a:	465c      	mov	r4, fp
 800f62c:	ed9d 6b02 	vldr	d6, [sp, #8]
 800f630:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800f634:	ee07 2a90 	vmov	s15, r2
 800f638:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800f63c:	eea7 5b06 	vfma.f64	d5, d7, d6
 800f640:	ee15 2a90 	vmov	r2, s11
 800f644:	ec51 0b15 	vmov	r0, r1, d5
 800f648:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800f64c:	2c00      	cmp	r4, #0
 800f64e:	f040 8098 	bne.w	800f782 <_dtoa_r+0x49a>
 800f652:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800f656:	ee36 6b47 	vsub.f64	d6, d6, d7
 800f65a:	ec41 0b17 	vmov	d7, r0, r1
 800f65e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f662:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f666:	f300 8260 	bgt.w	800fb2a <_dtoa_r+0x842>
 800f66a:	eeb1 7b47 	vneg.f64	d7, d7
 800f66e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f672:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f676:	f100 80f5 	bmi.w	800f864 <_dtoa_r+0x57c>
 800f67a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800f67e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800f680:	2a00      	cmp	r2, #0
 800f682:	f2c0 812b 	blt.w	800f8dc <_dtoa_r+0x5f4>
 800f686:	f1b8 0f0e 	cmp.w	r8, #14
 800f68a:	f300 8127 	bgt.w	800f8dc <_dtoa_r+0x5f4>
 800f68e:	4b91      	ldr	r3, [pc, #580]	@ (800f8d4 <_dtoa_r+0x5ec>)
 800f690:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800f694:	ed93 6b00 	vldr	d6, [r3]
 800f698:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f69a:	2b00      	cmp	r3, #0
 800f69c:	da03      	bge.n	800f6a6 <_dtoa_r+0x3be>
 800f69e:	f1ba 0f00 	cmp.w	sl, #0
 800f6a2:	f340 80d2 	ble.w	800f84a <_dtoa_r+0x562>
 800f6a6:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800f6aa:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f6ae:	463e      	mov	r6, r7
 800f6b0:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800f6b4:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800f6b8:	ee15 3a10 	vmov	r3, s10
 800f6bc:	3330      	adds	r3, #48	@ 0x30
 800f6be:	f806 3b01 	strb.w	r3, [r6], #1
 800f6c2:	1bf3      	subs	r3, r6, r7
 800f6c4:	459a      	cmp	sl, r3
 800f6c6:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800f6ca:	eea3 7b46 	vfms.f64	d7, d3, d6
 800f6ce:	f040 80f8 	bne.w	800f8c2 <_dtoa_r+0x5da>
 800f6d2:	ee37 7b07 	vadd.f64	d7, d7, d7
 800f6d6:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800f6da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f6de:	f300 80dd 	bgt.w	800f89c <_dtoa_r+0x5b4>
 800f6e2:	eeb4 7b46 	vcmp.f64	d7, d6
 800f6e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f6ea:	d104      	bne.n	800f6f6 <_dtoa_r+0x40e>
 800f6ec:	ee15 3a10 	vmov	r3, s10
 800f6f0:	07db      	lsls	r3, r3, #31
 800f6f2:	f100 80d3 	bmi.w	800f89c <_dtoa_r+0x5b4>
 800f6f6:	9901      	ldr	r1, [sp, #4]
 800f6f8:	4648      	mov	r0, r9
 800f6fa:	f002 f8ae 	bl	801185a <_Bfree>
 800f6fe:	2300      	movs	r3, #0
 800f700:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f702:	7033      	strb	r3, [r6, #0]
 800f704:	f108 0301 	add.w	r3, r8, #1
 800f708:	6013      	str	r3, [r2, #0]
 800f70a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800f70c:	2b00      	cmp	r3, #0
 800f70e:	f43f ae22 	beq.w	800f356 <_dtoa_r+0x6e>
 800f712:	601e      	str	r6, [r3, #0]
 800f714:	e61f      	b.n	800f356 <_dtoa_r+0x6e>
 800f716:	2202      	movs	r2, #2
 800f718:	e75e      	b.n	800f5d8 <_dtoa_r+0x2f0>
 800f71a:	07cc      	lsls	r4, r1, #31
 800f71c:	d504      	bpl.n	800f728 <_dtoa_r+0x440>
 800f71e:	ed90 6b00 	vldr	d6, [r0]
 800f722:	3201      	adds	r2, #1
 800f724:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f728:	1049      	asrs	r1, r1, #1
 800f72a:	3008      	adds	r0, #8
 800f72c:	e755      	b.n	800f5da <_dtoa_r+0x2f2>
 800f72e:	d022      	beq.n	800f776 <_dtoa_r+0x48e>
 800f730:	f1c8 0100 	rsb	r1, r8, #0
 800f734:	4a67      	ldr	r2, [pc, #412]	@ (800f8d4 <_dtoa_r+0x5ec>)
 800f736:	f001 000f 	and.w	r0, r1, #15
 800f73a:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800f73e:	ed92 7b00 	vldr	d7, [r2]
 800f742:	ee28 7b07 	vmul.f64	d7, d8, d7
 800f746:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f74a:	4863      	ldr	r0, [pc, #396]	@ (800f8d8 <_dtoa_r+0x5f0>)
 800f74c:	1109      	asrs	r1, r1, #4
 800f74e:	2400      	movs	r4, #0
 800f750:	2202      	movs	r2, #2
 800f752:	b929      	cbnz	r1, 800f760 <_dtoa_r+0x478>
 800f754:	2c00      	cmp	r4, #0
 800f756:	f43f af49 	beq.w	800f5ec <_dtoa_r+0x304>
 800f75a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f75e:	e745      	b.n	800f5ec <_dtoa_r+0x304>
 800f760:	07ce      	lsls	r6, r1, #31
 800f762:	d505      	bpl.n	800f770 <_dtoa_r+0x488>
 800f764:	ed90 6b00 	vldr	d6, [r0]
 800f768:	3201      	adds	r2, #1
 800f76a:	2401      	movs	r4, #1
 800f76c:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f770:	1049      	asrs	r1, r1, #1
 800f772:	3008      	adds	r0, #8
 800f774:	e7ed      	b.n	800f752 <_dtoa_r+0x46a>
 800f776:	2202      	movs	r2, #2
 800f778:	e738      	b.n	800f5ec <_dtoa_r+0x304>
 800f77a:	f8cd 8010 	str.w	r8, [sp, #16]
 800f77e:	4654      	mov	r4, sl
 800f780:	e754      	b.n	800f62c <_dtoa_r+0x344>
 800f782:	4a54      	ldr	r2, [pc, #336]	@ (800f8d4 <_dtoa_r+0x5ec>)
 800f784:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800f788:	ed12 4b02 	vldr	d4, [r2, #-8]
 800f78c:	9a08      	ldr	r2, [sp, #32]
 800f78e:	ec41 0b17 	vmov	d7, r0, r1
 800f792:	443c      	add	r4, r7
 800f794:	b34a      	cbz	r2, 800f7ea <_dtoa_r+0x502>
 800f796:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800f79a:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800f79e:	463e      	mov	r6, r7
 800f7a0:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800f7a4:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800f7a8:	ee35 7b47 	vsub.f64	d7, d5, d7
 800f7ac:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800f7b0:	ee14 2a90 	vmov	r2, s9
 800f7b4:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800f7b8:	3230      	adds	r2, #48	@ 0x30
 800f7ba:	ee36 6b45 	vsub.f64	d6, d6, d5
 800f7be:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f7c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f7c6:	f806 2b01 	strb.w	r2, [r6], #1
 800f7ca:	d438      	bmi.n	800f83e <_dtoa_r+0x556>
 800f7cc:	ee32 5b46 	vsub.f64	d5, d2, d6
 800f7d0:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800f7d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f7d8:	d462      	bmi.n	800f8a0 <_dtoa_r+0x5b8>
 800f7da:	42a6      	cmp	r6, r4
 800f7dc:	f43f af4d 	beq.w	800f67a <_dtoa_r+0x392>
 800f7e0:	ee27 7b03 	vmul.f64	d7, d7, d3
 800f7e4:	ee26 6b03 	vmul.f64	d6, d6, d3
 800f7e8:	e7e0      	b.n	800f7ac <_dtoa_r+0x4c4>
 800f7ea:	4621      	mov	r1, r4
 800f7ec:	463e      	mov	r6, r7
 800f7ee:	ee27 7b04 	vmul.f64	d7, d7, d4
 800f7f2:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800f7f6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800f7fa:	ee14 2a90 	vmov	r2, s9
 800f7fe:	3230      	adds	r2, #48	@ 0x30
 800f800:	f806 2b01 	strb.w	r2, [r6], #1
 800f804:	42a6      	cmp	r6, r4
 800f806:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800f80a:	ee36 6b45 	vsub.f64	d6, d6, d5
 800f80e:	d119      	bne.n	800f844 <_dtoa_r+0x55c>
 800f810:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800f814:	ee37 4b05 	vadd.f64	d4, d7, d5
 800f818:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800f81c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f820:	dc3e      	bgt.n	800f8a0 <_dtoa_r+0x5b8>
 800f822:	ee35 5b47 	vsub.f64	d5, d5, d7
 800f826:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800f82a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f82e:	f57f af24 	bpl.w	800f67a <_dtoa_r+0x392>
 800f832:	460e      	mov	r6, r1
 800f834:	3901      	subs	r1, #1
 800f836:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f83a:	2b30      	cmp	r3, #48	@ 0x30
 800f83c:	d0f9      	beq.n	800f832 <_dtoa_r+0x54a>
 800f83e:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800f842:	e758      	b.n	800f6f6 <_dtoa_r+0x40e>
 800f844:	ee26 6b03 	vmul.f64	d6, d6, d3
 800f848:	e7d5      	b.n	800f7f6 <_dtoa_r+0x50e>
 800f84a:	d10b      	bne.n	800f864 <_dtoa_r+0x57c>
 800f84c:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800f850:	ee26 6b07 	vmul.f64	d6, d6, d7
 800f854:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f858:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f85c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f860:	f2c0 8160 	blt.w	800fb24 <_dtoa_r+0x83c>
 800f864:	2400      	movs	r4, #0
 800f866:	4625      	mov	r5, r4
 800f868:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f86a:	43db      	mvns	r3, r3
 800f86c:	9304      	str	r3, [sp, #16]
 800f86e:	463e      	mov	r6, r7
 800f870:	f04f 0800 	mov.w	r8, #0
 800f874:	4621      	mov	r1, r4
 800f876:	4648      	mov	r0, r9
 800f878:	f001 ffef 	bl	801185a <_Bfree>
 800f87c:	2d00      	cmp	r5, #0
 800f87e:	d0de      	beq.n	800f83e <_dtoa_r+0x556>
 800f880:	f1b8 0f00 	cmp.w	r8, #0
 800f884:	d005      	beq.n	800f892 <_dtoa_r+0x5aa>
 800f886:	45a8      	cmp	r8, r5
 800f888:	d003      	beq.n	800f892 <_dtoa_r+0x5aa>
 800f88a:	4641      	mov	r1, r8
 800f88c:	4648      	mov	r0, r9
 800f88e:	f001 ffe4 	bl	801185a <_Bfree>
 800f892:	4629      	mov	r1, r5
 800f894:	4648      	mov	r0, r9
 800f896:	f001 ffe0 	bl	801185a <_Bfree>
 800f89a:	e7d0      	b.n	800f83e <_dtoa_r+0x556>
 800f89c:	f8cd 8010 	str.w	r8, [sp, #16]
 800f8a0:	4633      	mov	r3, r6
 800f8a2:	461e      	mov	r6, r3
 800f8a4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f8a8:	2a39      	cmp	r2, #57	@ 0x39
 800f8aa:	d106      	bne.n	800f8ba <_dtoa_r+0x5d2>
 800f8ac:	429f      	cmp	r7, r3
 800f8ae:	d1f8      	bne.n	800f8a2 <_dtoa_r+0x5ba>
 800f8b0:	9a04      	ldr	r2, [sp, #16]
 800f8b2:	3201      	adds	r2, #1
 800f8b4:	9204      	str	r2, [sp, #16]
 800f8b6:	2230      	movs	r2, #48	@ 0x30
 800f8b8:	703a      	strb	r2, [r7, #0]
 800f8ba:	781a      	ldrb	r2, [r3, #0]
 800f8bc:	3201      	adds	r2, #1
 800f8be:	701a      	strb	r2, [r3, #0]
 800f8c0:	e7bd      	b.n	800f83e <_dtoa_r+0x556>
 800f8c2:	ee27 7b04 	vmul.f64	d7, d7, d4
 800f8c6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800f8ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f8ce:	f47f aeef 	bne.w	800f6b0 <_dtoa_r+0x3c8>
 800f8d2:	e710      	b.n	800f6f6 <_dtoa_r+0x40e>
 800f8d4:	080141b0 	.word	0x080141b0
 800f8d8:	08014188 	.word	0x08014188
 800f8dc:	9908      	ldr	r1, [sp, #32]
 800f8de:	2900      	cmp	r1, #0
 800f8e0:	f000 80e3 	beq.w	800faaa <_dtoa_r+0x7c2>
 800f8e4:	9907      	ldr	r1, [sp, #28]
 800f8e6:	2901      	cmp	r1, #1
 800f8e8:	f300 80c8 	bgt.w	800fa7c <_dtoa_r+0x794>
 800f8ec:	2d00      	cmp	r5, #0
 800f8ee:	f000 80c1 	beq.w	800fa74 <_dtoa_r+0x78c>
 800f8f2:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800f8f6:	9e05      	ldr	r6, [sp, #20]
 800f8f8:	461c      	mov	r4, r3
 800f8fa:	9304      	str	r3, [sp, #16]
 800f8fc:	9b05      	ldr	r3, [sp, #20]
 800f8fe:	4413      	add	r3, r2
 800f900:	9305      	str	r3, [sp, #20]
 800f902:	9b06      	ldr	r3, [sp, #24]
 800f904:	2101      	movs	r1, #1
 800f906:	4413      	add	r3, r2
 800f908:	4648      	mov	r0, r9
 800f90a:	9306      	str	r3, [sp, #24]
 800f90c:	f002 f840 	bl	8011990 <__i2b>
 800f910:	9b04      	ldr	r3, [sp, #16]
 800f912:	4605      	mov	r5, r0
 800f914:	b166      	cbz	r6, 800f930 <_dtoa_r+0x648>
 800f916:	9a06      	ldr	r2, [sp, #24]
 800f918:	2a00      	cmp	r2, #0
 800f91a:	dd09      	ble.n	800f930 <_dtoa_r+0x648>
 800f91c:	42b2      	cmp	r2, r6
 800f91e:	9905      	ldr	r1, [sp, #20]
 800f920:	bfa8      	it	ge
 800f922:	4632      	movge	r2, r6
 800f924:	1a89      	subs	r1, r1, r2
 800f926:	9105      	str	r1, [sp, #20]
 800f928:	9906      	ldr	r1, [sp, #24]
 800f92a:	1ab6      	subs	r6, r6, r2
 800f92c:	1a8a      	subs	r2, r1, r2
 800f92e:	9206      	str	r2, [sp, #24]
 800f930:	b1fb      	cbz	r3, 800f972 <_dtoa_r+0x68a>
 800f932:	9a08      	ldr	r2, [sp, #32]
 800f934:	2a00      	cmp	r2, #0
 800f936:	f000 80bc 	beq.w	800fab2 <_dtoa_r+0x7ca>
 800f93a:	b19c      	cbz	r4, 800f964 <_dtoa_r+0x67c>
 800f93c:	4629      	mov	r1, r5
 800f93e:	4622      	mov	r2, r4
 800f940:	4648      	mov	r0, r9
 800f942:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f944:	f002 f8e4 	bl	8011b10 <__pow5mult>
 800f948:	9a01      	ldr	r2, [sp, #4]
 800f94a:	4601      	mov	r1, r0
 800f94c:	4605      	mov	r5, r0
 800f94e:	4648      	mov	r0, r9
 800f950:	f002 f834 	bl	80119bc <__multiply>
 800f954:	9901      	ldr	r1, [sp, #4]
 800f956:	9004      	str	r0, [sp, #16]
 800f958:	4648      	mov	r0, r9
 800f95a:	f001 ff7e 	bl	801185a <_Bfree>
 800f95e:	9a04      	ldr	r2, [sp, #16]
 800f960:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f962:	9201      	str	r2, [sp, #4]
 800f964:	1b1a      	subs	r2, r3, r4
 800f966:	d004      	beq.n	800f972 <_dtoa_r+0x68a>
 800f968:	9901      	ldr	r1, [sp, #4]
 800f96a:	4648      	mov	r0, r9
 800f96c:	f002 f8d0 	bl	8011b10 <__pow5mult>
 800f970:	9001      	str	r0, [sp, #4]
 800f972:	2101      	movs	r1, #1
 800f974:	4648      	mov	r0, r9
 800f976:	f002 f80b 	bl	8011990 <__i2b>
 800f97a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f97c:	4604      	mov	r4, r0
 800f97e:	2b00      	cmp	r3, #0
 800f980:	f000 81cb 	beq.w	800fd1a <_dtoa_r+0xa32>
 800f984:	461a      	mov	r2, r3
 800f986:	4601      	mov	r1, r0
 800f988:	4648      	mov	r0, r9
 800f98a:	f002 f8c1 	bl	8011b10 <__pow5mult>
 800f98e:	9b07      	ldr	r3, [sp, #28]
 800f990:	2b01      	cmp	r3, #1
 800f992:	4604      	mov	r4, r0
 800f994:	f300 8095 	bgt.w	800fac2 <_dtoa_r+0x7da>
 800f998:	9b02      	ldr	r3, [sp, #8]
 800f99a:	2b00      	cmp	r3, #0
 800f99c:	f040 808b 	bne.w	800fab6 <_dtoa_r+0x7ce>
 800f9a0:	9b03      	ldr	r3, [sp, #12]
 800f9a2:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800f9a6:	2a00      	cmp	r2, #0
 800f9a8:	f040 8087 	bne.w	800faba <_dtoa_r+0x7d2>
 800f9ac:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800f9b0:	0d12      	lsrs	r2, r2, #20
 800f9b2:	0512      	lsls	r2, r2, #20
 800f9b4:	2a00      	cmp	r2, #0
 800f9b6:	f000 8082 	beq.w	800fabe <_dtoa_r+0x7d6>
 800f9ba:	9b05      	ldr	r3, [sp, #20]
 800f9bc:	3301      	adds	r3, #1
 800f9be:	9305      	str	r3, [sp, #20]
 800f9c0:	9b06      	ldr	r3, [sp, #24]
 800f9c2:	3301      	adds	r3, #1
 800f9c4:	9306      	str	r3, [sp, #24]
 800f9c6:	2301      	movs	r3, #1
 800f9c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f9ca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f9cc:	2b00      	cmp	r3, #0
 800f9ce:	f000 81aa 	beq.w	800fd26 <_dtoa_r+0xa3e>
 800f9d2:	6922      	ldr	r2, [r4, #16]
 800f9d4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800f9d8:	6910      	ldr	r0, [r2, #16]
 800f9da:	f001 ff8d 	bl	80118f8 <__hi0bits>
 800f9de:	f1c0 0020 	rsb	r0, r0, #32
 800f9e2:	9b06      	ldr	r3, [sp, #24]
 800f9e4:	4418      	add	r0, r3
 800f9e6:	f010 001f 	ands.w	r0, r0, #31
 800f9ea:	d076      	beq.n	800fada <_dtoa_r+0x7f2>
 800f9ec:	f1c0 0220 	rsb	r2, r0, #32
 800f9f0:	2a04      	cmp	r2, #4
 800f9f2:	dd69      	ble.n	800fac8 <_dtoa_r+0x7e0>
 800f9f4:	9b05      	ldr	r3, [sp, #20]
 800f9f6:	f1c0 001c 	rsb	r0, r0, #28
 800f9fa:	4403      	add	r3, r0
 800f9fc:	9305      	str	r3, [sp, #20]
 800f9fe:	9b06      	ldr	r3, [sp, #24]
 800fa00:	4406      	add	r6, r0
 800fa02:	4403      	add	r3, r0
 800fa04:	9306      	str	r3, [sp, #24]
 800fa06:	9b05      	ldr	r3, [sp, #20]
 800fa08:	2b00      	cmp	r3, #0
 800fa0a:	dd05      	ble.n	800fa18 <_dtoa_r+0x730>
 800fa0c:	9901      	ldr	r1, [sp, #4]
 800fa0e:	461a      	mov	r2, r3
 800fa10:	4648      	mov	r0, r9
 800fa12:	f002 f8bd 	bl	8011b90 <__lshift>
 800fa16:	9001      	str	r0, [sp, #4]
 800fa18:	9b06      	ldr	r3, [sp, #24]
 800fa1a:	2b00      	cmp	r3, #0
 800fa1c:	dd05      	ble.n	800fa2a <_dtoa_r+0x742>
 800fa1e:	4621      	mov	r1, r4
 800fa20:	461a      	mov	r2, r3
 800fa22:	4648      	mov	r0, r9
 800fa24:	f002 f8b4 	bl	8011b90 <__lshift>
 800fa28:	4604      	mov	r4, r0
 800fa2a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800fa2c:	2b00      	cmp	r3, #0
 800fa2e:	d056      	beq.n	800fade <_dtoa_r+0x7f6>
 800fa30:	9801      	ldr	r0, [sp, #4]
 800fa32:	4621      	mov	r1, r4
 800fa34:	f002 f918 	bl	8011c68 <__mcmp>
 800fa38:	2800      	cmp	r0, #0
 800fa3a:	da50      	bge.n	800fade <_dtoa_r+0x7f6>
 800fa3c:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 800fa40:	9304      	str	r3, [sp, #16]
 800fa42:	9901      	ldr	r1, [sp, #4]
 800fa44:	2300      	movs	r3, #0
 800fa46:	220a      	movs	r2, #10
 800fa48:	4648      	mov	r0, r9
 800fa4a:	f001 ff0f 	bl	801186c <__multadd>
 800fa4e:	9b08      	ldr	r3, [sp, #32]
 800fa50:	9001      	str	r0, [sp, #4]
 800fa52:	2b00      	cmp	r3, #0
 800fa54:	f000 8169 	beq.w	800fd2a <_dtoa_r+0xa42>
 800fa58:	4629      	mov	r1, r5
 800fa5a:	2300      	movs	r3, #0
 800fa5c:	220a      	movs	r2, #10
 800fa5e:	4648      	mov	r0, r9
 800fa60:	f001 ff04 	bl	801186c <__multadd>
 800fa64:	f1bb 0f00 	cmp.w	fp, #0
 800fa68:	4605      	mov	r5, r0
 800fa6a:	dc64      	bgt.n	800fb36 <_dtoa_r+0x84e>
 800fa6c:	9b07      	ldr	r3, [sp, #28]
 800fa6e:	2b02      	cmp	r3, #2
 800fa70:	dc3e      	bgt.n	800faf0 <_dtoa_r+0x808>
 800fa72:	e060      	b.n	800fb36 <_dtoa_r+0x84e>
 800fa74:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fa76:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800fa7a:	e73c      	b.n	800f8f6 <_dtoa_r+0x60e>
 800fa7c:	f10a 34ff 	add.w	r4, sl, #4294967295	@ 0xffffffff
 800fa80:	42a3      	cmp	r3, r4
 800fa82:	bfbf      	itttt	lt
 800fa84:	1ae2      	sublt	r2, r4, r3
 800fa86:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800fa88:	189b      	addlt	r3, r3, r2
 800fa8a:	930a      	strlt	r3, [sp, #40]	@ 0x28
 800fa8c:	bfae      	itee	ge
 800fa8e:	1b1c      	subge	r4, r3, r4
 800fa90:	4623      	movlt	r3, r4
 800fa92:	2400      	movlt	r4, #0
 800fa94:	f1ba 0f00 	cmp.w	sl, #0
 800fa98:	bfb5      	itete	lt
 800fa9a:	9a05      	ldrlt	r2, [sp, #20]
 800fa9c:	9e05      	ldrge	r6, [sp, #20]
 800fa9e:	eba2 060a 	sublt.w	r6, r2, sl
 800faa2:	4652      	movge	r2, sl
 800faa4:	bfb8      	it	lt
 800faa6:	2200      	movlt	r2, #0
 800faa8:	e727      	b.n	800f8fa <_dtoa_r+0x612>
 800faaa:	9e05      	ldr	r6, [sp, #20]
 800faac:	9d08      	ldr	r5, [sp, #32]
 800faae:	461c      	mov	r4, r3
 800fab0:	e730      	b.n	800f914 <_dtoa_r+0x62c>
 800fab2:	461a      	mov	r2, r3
 800fab4:	e758      	b.n	800f968 <_dtoa_r+0x680>
 800fab6:	2300      	movs	r3, #0
 800fab8:	e786      	b.n	800f9c8 <_dtoa_r+0x6e0>
 800faba:	9b02      	ldr	r3, [sp, #8]
 800fabc:	e784      	b.n	800f9c8 <_dtoa_r+0x6e0>
 800fabe:	920b      	str	r2, [sp, #44]	@ 0x2c
 800fac0:	e783      	b.n	800f9ca <_dtoa_r+0x6e2>
 800fac2:	2300      	movs	r3, #0
 800fac4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800fac6:	e784      	b.n	800f9d2 <_dtoa_r+0x6ea>
 800fac8:	d09d      	beq.n	800fa06 <_dtoa_r+0x71e>
 800faca:	9b05      	ldr	r3, [sp, #20]
 800facc:	321c      	adds	r2, #28
 800face:	4413      	add	r3, r2
 800fad0:	9305      	str	r3, [sp, #20]
 800fad2:	9b06      	ldr	r3, [sp, #24]
 800fad4:	4416      	add	r6, r2
 800fad6:	4413      	add	r3, r2
 800fad8:	e794      	b.n	800fa04 <_dtoa_r+0x71c>
 800fada:	4602      	mov	r2, r0
 800fadc:	e7f5      	b.n	800faca <_dtoa_r+0x7e2>
 800fade:	f1ba 0f00 	cmp.w	sl, #0
 800fae2:	f8cd 8010 	str.w	r8, [sp, #16]
 800fae6:	46d3      	mov	fp, sl
 800fae8:	dc21      	bgt.n	800fb2e <_dtoa_r+0x846>
 800faea:	9b07      	ldr	r3, [sp, #28]
 800faec:	2b02      	cmp	r3, #2
 800faee:	dd1e      	ble.n	800fb2e <_dtoa_r+0x846>
 800faf0:	f1bb 0f00 	cmp.w	fp, #0
 800faf4:	f47f aeb8 	bne.w	800f868 <_dtoa_r+0x580>
 800faf8:	4621      	mov	r1, r4
 800fafa:	465b      	mov	r3, fp
 800fafc:	2205      	movs	r2, #5
 800fafe:	4648      	mov	r0, r9
 800fb00:	f001 feb4 	bl	801186c <__multadd>
 800fb04:	4601      	mov	r1, r0
 800fb06:	4604      	mov	r4, r0
 800fb08:	9801      	ldr	r0, [sp, #4]
 800fb0a:	f002 f8ad 	bl	8011c68 <__mcmp>
 800fb0e:	2800      	cmp	r0, #0
 800fb10:	f77f aeaa 	ble.w	800f868 <_dtoa_r+0x580>
 800fb14:	463e      	mov	r6, r7
 800fb16:	2331      	movs	r3, #49	@ 0x31
 800fb18:	f806 3b01 	strb.w	r3, [r6], #1
 800fb1c:	9b04      	ldr	r3, [sp, #16]
 800fb1e:	3301      	adds	r3, #1
 800fb20:	9304      	str	r3, [sp, #16]
 800fb22:	e6a5      	b.n	800f870 <_dtoa_r+0x588>
 800fb24:	f8cd 8010 	str.w	r8, [sp, #16]
 800fb28:	4654      	mov	r4, sl
 800fb2a:	4625      	mov	r5, r4
 800fb2c:	e7f2      	b.n	800fb14 <_dtoa_r+0x82c>
 800fb2e:	9b08      	ldr	r3, [sp, #32]
 800fb30:	2b00      	cmp	r3, #0
 800fb32:	f000 80fe 	beq.w	800fd32 <_dtoa_r+0xa4a>
 800fb36:	2e00      	cmp	r6, #0
 800fb38:	dd05      	ble.n	800fb46 <_dtoa_r+0x85e>
 800fb3a:	4629      	mov	r1, r5
 800fb3c:	4632      	mov	r2, r6
 800fb3e:	4648      	mov	r0, r9
 800fb40:	f002 f826 	bl	8011b90 <__lshift>
 800fb44:	4605      	mov	r5, r0
 800fb46:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fb48:	2b00      	cmp	r3, #0
 800fb4a:	d057      	beq.n	800fbfc <_dtoa_r+0x914>
 800fb4c:	6869      	ldr	r1, [r5, #4]
 800fb4e:	4648      	mov	r0, r9
 800fb50:	f001 fe5e 	bl	8011810 <_Balloc>
 800fb54:	4606      	mov	r6, r0
 800fb56:	b920      	cbnz	r0, 800fb62 <_dtoa_r+0x87a>
 800fb58:	4b80      	ldr	r3, [pc, #512]	@ (800fd5c <_dtoa_r+0xa74>)
 800fb5a:	4602      	mov	r2, r0
 800fb5c:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800fb60:	e4d3      	b.n	800f50a <_dtoa_r+0x222>
 800fb62:	692a      	ldr	r2, [r5, #16]
 800fb64:	3202      	adds	r2, #2
 800fb66:	0092      	lsls	r2, r2, #2
 800fb68:	f105 010c 	add.w	r1, r5, #12
 800fb6c:	300c      	adds	r0, #12
 800fb6e:	f7ff fac7 	bl	800f100 <memcpy>
 800fb72:	2201      	movs	r2, #1
 800fb74:	4631      	mov	r1, r6
 800fb76:	4648      	mov	r0, r9
 800fb78:	f002 f80a 	bl	8011b90 <__lshift>
 800fb7c:	1c7b      	adds	r3, r7, #1
 800fb7e:	9305      	str	r3, [sp, #20]
 800fb80:	eb07 030b 	add.w	r3, r7, fp
 800fb84:	9309      	str	r3, [sp, #36]	@ 0x24
 800fb86:	9b02      	ldr	r3, [sp, #8]
 800fb88:	f003 0301 	and.w	r3, r3, #1
 800fb8c:	46a8      	mov	r8, r5
 800fb8e:	9308      	str	r3, [sp, #32]
 800fb90:	4605      	mov	r5, r0
 800fb92:	9b05      	ldr	r3, [sp, #20]
 800fb94:	9801      	ldr	r0, [sp, #4]
 800fb96:	4621      	mov	r1, r4
 800fb98:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800fb9c:	f7ff fb1c 	bl	800f1d8 <quorem>
 800fba0:	4641      	mov	r1, r8
 800fba2:	9002      	str	r0, [sp, #8]
 800fba4:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800fba8:	9801      	ldr	r0, [sp, #4]
 800fbaa:	f002 f85d 	bl	8011c68 <__mcmp>
 800fbae:	462a      	mov	r2, r5
 800fbb0:	9006      	str	r0, [sp, #24]
 800fbb2:	4621      	mov	r1, r4
 800fbb4:	4648      	mov	r0, r9
 800fbb6:	f002 f873 	bl	8011ca0 <__mdiff>
 800fbba:	68c2      	ldr	r2, [r0, #12]
 800fbbc:	4606      	mov	r6, r0
 800fbbe:	b9fa      	cbnz	r2, 800fc00 <_dtoa_r+0x918>
 800fbc0:	4601      	mov	r1, r0
 800fbc2:	9801      	ldr	r0, [sp, #4]
 800fbc4:	f002 f850 	bl	8011c68 <__mcmp>
 800fbc8:	4602      	mov	r2, r0
 800fbca:	4631      	mov	r1, r6
 800fbcc:	4648      	mov	r0, r9
 800fbce:	920a      	str	r2, [sp, #40]	@ 0x28
 800fbd0:	f001 fe43 	bl	801185a <_Bfree>
 800fbd4:	9b07      	ldr	r3, [sp, #28]
 800fbd6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800fbd8:	9e05      	ldr	r6, [sp, #20]
 800fbda:	ea43 0102 	orr.w	r1, r3, r2
 800fbde:	9b08      	ldr	r3, [sp, #32]
 800fbe0:	4319      	orrs	r1, r3
 800fbe2:	d10f      	bne.n	800fc04 <_dtoa_r+0x91c>
 800fbe4:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800fbe8:	d028      	beq.n	800fc3c <_dtoa_r+0x954>
 800fbea:	9b06      	ldr	r3, [sp, #24]
 800fbec:	2b00      	cmp	r3, #0
 800fbee:	dd02      	ble.n	800fbf6 <_dtoa_r+0x90e>
 800fbf0:	9b02      	ldr	r3, [sp, #8]
 800fbf2:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800fbf6:	f88b a000 	strb.w	sl, [fp]
 800fbfa:	e63b      	b.n	800f874 <_dtoa_r+0x58c>
 800fbfc:	4628      	mov	r0, r5
 800fbfe:	e7bd      	b.n	800fb7c <_dtoa_r+0x894>
 800fc00:	2201      	movs	r2, #1
 800fc02:	e7e2      	b.n	800fbca <_dtoa_r+0x8e2>
 800fc04:	9b06      	ldr	r3, [sp, #24]
 800fc06:	2b00      	cmp	r3, #0
 800fc08:	db04      	blt.n	800fc14 <_dtoa_r+0x92c>
 800fc0a:	9907      	ldr	r1, [sp, #28]
 800fc0c:	430b      	orrs	r3, r1
 800fc0e:	9908      	ldr	r1, [sp, #32]
 800fc10:	430b      	orrs	r3, r1
 800fc12:	d120      	bne.n	800fc56 <_dtoa_r+0x96e>
 800fc14:	2a00      	cmp	r2, #0
 800fc16:	ddee      	ble.n	800fbf6 <_dtoa_r+0x90e>
 800fc18:	9901      	ldr	r1, [sp, #4]
 800fc1a:	2201      	movs	r2, #1
 800fc1c:	4648      	mov	r0, r9
 800fc1e:	f001 ffb7 	bl	8011b90 <__lshift>
 800fc22:	4621      	mov	r1, r4
 800fc24:	9001      	str	r0, [sp, #4]
 800fc26:	f002 f81f 	bl	8011c68 <__mcmp>
 800fc2a:	2800      	cmp	r0, #0
 800fc2c:	dc03      	bgt.n	800fc36 <_dtoa_r+0x94e>
 800fc2e:	d1e2      	bne.n	800fbf6 <_dtoa_r+0x90e>
 800fc30:	f01a 0f01 	tst.w	sl, #1
 800fc34:	d0df      	beq.n	800fbf6 <_dtoa_r+0x90e>
 800fc36:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800fc3a:	d1d9      	bne.n	800fbf0 <_dtoa_r+0x908>
 800fc3c:	2339      	movs	r3, #57	@ 0x39
 800fc3e:	f88b 3000 	strb.w	r3, [fp]
 800fc42:	4633      	mov	r3, r6
 800fc44:	461e      	mov	r6, r3
 800fc46:	3b01      	subs	r3, #1
 800fc48:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800fc4c:	2a39      	cmp	r2, #57	@ 0x39
 800fc4e:	d053      	beq.n	800fcf8 <_dtoa_r+0xa10>
 800fc50:	3201      	adds	r2, #1
 800fc52:	701a      	strb	r2, [r3, #0]
 800fc54:	e60e      	b.n	800f874 <_dtoa_r+0x58c>
 800fc56:	2a00      	cmp	r2, #0
 800fc58:	dd07      	ble.n	800fc6a <_dtoa_r+0x982>
 800fc5a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800fc5e:	d0ed      	beq.n	800fc3c <_dtoa_r+0x954>
 800fc60:	f10a 0301 	add.w	r3, sl, #1
 800fc64:	f88b 3000 	strb.w	r3, [fp]
 800fc68:	e604      	b.n	800f874 <_dtoa_r+0x58c>
 800fc6a:	9b05      	ldr	r3, [sp, #20]
 800fc6c:	9a05      	ldr	r2, [sp, #20]
 800fc6e:	f803 ac01 	strb.w	sl, [r3, #-1]
 800fc72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fc74:	4293      	cmp	r3, r2
 800fc76:	d029      	beq.n	800fccc <_dtoa_r+0x9e4>
 800fc78:	9901      	ldr	r1, [sp, #4]
 800fc7a:	2300      	movs	r3, #0
 800fc7c:	220a      	movs	r2, #10
 800fc7e:	4648      	mov	r0, r9
 800fc80:	f001 fdf4 	bl	801186c <__multadd>
 800fc84:	45a8      	cmp	r8, r5
 800fc86:	9001      	str	r0, [sp, #4]
 800fc88:	f04f 0300 	mov.w	r3, #0
 800fc8c:	f04f 020a 	mov.w	r2, #10
 800fc90:	4641      	mov	r1, r8
 800fc92:	4648      	mov	r0, r9
 800fc94:	d107      	bne.n	800fca6 <_dtoa_r+0x9be>
 800fc96:	f001 fde9 	bl	801186c <__multadd>
 800fc9a:	4680      	mov	r8, r0
 800fc9c:	4605      	mov	r5, r0
 800fc9e:	9b05      	ldr	r3, [sp, #20]
 800fca0:	3301      	adds	r3, #1
 800fca2:	9305      	str	r3, [sp, #20]
 800fca4:	e775      	b.n	800fb92 <_dtoa_r+0x8aa>
 800fca6:	f001 fde1 	bl	801186c <__multadd>
 800fcaa:	4629      	mov	r1, r5
 800fcac:	4680      	mov	r8, r0
 800fcae:	2300      	movs	r3, #0
 800fcb0:	220a      	movs	r2, #10
 800fcb2:	4648      	mov	r0, r9
 800fcb4:	f001 fdda 	bl	801186c <__multadd>
 800fcb8:	4605      	mov	r5, r0
 800fcba:	e7f0      	b.n	800fc9e <_dtoa_r+0x9b6>
 800fcbc:	f1bb 0f00 	cmp.w	fp, #0
 800fcc0:	bfcc      	ite	gt
 800fcc2:	465e      	movgt	r6, fp
 800fcc4:	2601      	movle	r6, #1
 800fcc6:	443e      	add	r6, r7
 800fcc8:	f04f 0800 	mov.w	r8, #0
 800fccc:	9901      	ldr	r1, [sp, #4]
 800fcce:	2201      	movs	r2, #1
 800fcd0:	4648      	mov	r0, r9
 800fcd2:	f001 ff5d 	bl	8011b90 <__lshift>
 800fcd6:	4621      	mov	r1, r4
 800fcd8:	9001      	str	r0, [sp, #4]
 800fcda:	f001 ffc5 	bl	8011c68 <__mcmp>
 800fcde:	2800      	cmp	r0, #0
 800fce0:	dcaf      	bgt.n	800fc42 <_dtoa_r+0x95a>
 800fce2:	d102      	bne.n	800fcea <_dtoa_r+0xa02>
 800fce4:	f01a 0f01 	tst.w	sl, #1
 800fce8:	d1ab      	bne.n	800fc42 <_dtoa_r+0x95a>
 800fcea:	4633      	mov	r3, r6
 800fcec:	461e      	mov	r6, r3
 800fcee:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fcf2:	2a30      	cmp	r2, #48	@ 0x30
 800fcf4:	d0fa      	beq.n	800fcec <_dtoa_r+0xa04>
 800fcf6:	e5bd      	b.n	800f874 <_dtoa_r+0x58c>
 800fcf8:	429f      	cmp	r7, r3
 800fcfa:	d1a3      	bne.n	800fc44 <_dtoa_r+0x95c>
 800fcfc:	9b04      	ldr	r3, [sp, #16]
 800fcfe:	3301      	adds	r3, #1
 800fd00:	9304      	str	r3, [sp, #16]
 800fd02:	2331      	movs	r3, #49	@ 0x31
 800fd04:	703b      	strb	r3, [r7, #0]
 800fd06:	e5b5      	b.n	800f874 <_dtoa_r+0x58c>
 800fd08:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800fd0a:	4f15      	ldr	r7, [pc, #84]	@ (800fd60 <_dtoa_r+0xa78>)
 800fd0c:	2b00      	cmp	r3, #0
 800fd0e:	f43f ab22 	beq.w	800f356 <_dtoa_r+0x6e>
 800fd12:	f107 0308 	add.w	r3, r7, #8
 800fd16:	f7ff bb1c 	b.w	800f352 <_dtoa_r+0x6a>
 800fd1a:	9b07      	ldr	r3, [sp, #28]
 800fd1c:	2b01      	cmp	r3, #1
 800fd1e:	f77f ae3b 	ble.w	800f998 <_dtoa_r+0x6b0>
 800fd22:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fd24:	930b      	str	r3, [sp, #44]	@ 0x2c
 800fd26:	2001      	movs	r0, #1
 800fd28:	e65b      	b.n	800f9e2 <_dtoa_r+0x6fa>
 800fd2a:	f1bb 0f00 	cmp.w	fp, #0
 800fd2e:	f77f aedc 	ble.w	800faea <_dtoa_r+0x802>
 800fd32:	463e      	mov	r6, r7
 800fd34:	9801      	ldr	r0, [sp, #4]
 800fd36:	4621      	mov	r1, r4
 800fd38:	f7ff fa4e 	bl	800f1d8 <quorem>
 800fd3c:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800fd40:	f806 ab01 	strb.w	sl, [r6], #1
 800fd44:	1bf2      	subs	r2, r6, r7
 800fd46:	4593      	cmp	fp, r2
 800fd48:	ddb8      	ble.n	800fcbc <_dtoa_r+0x9d4>
 800fd4a:	9901      	ldr	r1, [sp, #4]
 800fd4c:	2300      	movs	r3, #0
 800fd4e:	220a      	movs	r2, #10
 800fd50:	4648      	mov	r0, r9
 800fd52:	f001 fd8b 	bl	801186c <__multadd>
 800fd56:	9001      	str	r0, [sp, #4]
 800fd58:	e7ec      	b.n	800fd34 <_dtoa_r+0xa4c>
 800fd5a:	bf00      	nop
 800fd5c:	08014084 	.word	0x08014084
 800fd60:	08014075 	.word	0x08014075

0800fd64 <_malloc_trim_r>:
 800fd64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fd68:	4606      	mov	r6, r0
 800fd6a:	2008      	movs	r0, #8
 800fd6c:	4689      	mov	r9, r1
 800fd6e:	f002 fb93 	bl	8012498 <sysconf>
 800fd72:	4f24      	ldr	r7, [pc, #144]	@ (800fe04 <_malloc_trim_r+0xa0>)
 800fd74:	4680      	mov	r8, r0
 800fd76:	4630      	mov	r0, r6
 800fd78:	f001 fd3e 	bl	80117f8 <__malloc_lock>
 800fd7c:	68bb      	ldr	r3, [r7, #8]
 800fd7e:	685d      	ldr	r5, [r3, #4]
 800fd80:	f025 0503 	bic.w	r5, r5, #3
 800fd84:	f1a5 0411 	sub.w	r4, r5, #17
 800fd88:	eba4 0409 	sub.w	r4, r4, r9
 800fd8c:	4444      	add	r4, r8
 800fd8e:	fbb4 f4f8 	udiv	r4, r4, r8
 800fd92:	3c01      	subs	r4, #1
 800fd94:	fb08 f404 	mul.w	r4, r8, r4
 800fd98:	45a0      	cmp	r8, r4
 800fd9a:	dd05      	ble.n	800fda8 <_malloc_trim_r+0x44>
 800fd9c:	4630      	mov	r0, r6
 800fd9e:	f001 fd31 	bl	8011804 <__malloc_unlock>
 800fda2:	2000      	movs	r0, #0
 800fda4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fda8:	2100      	movs	r1, #0
 800fdaa:	4630      	mov	r0, r6
 800fdac:	f002 fb52 	bl	8012454 <_sbrk_r>
 800fdb0:	68bb      	ldr	r3, [r7, #8]
 800fdb2:	442b      	add	r3, r5
 800fdb4:	4298      	cmp	r0, r3
 800fdb6:	d1f1      	bne.n	800fd9c <_malloc_trim_r+0x38>
 800fdb8:	4261      	negs	r1, r4
 800fdba:	4630      	mov	r0, r6
 800fdbc:	f002 fb4a 	bl	8012454 <_sbrk_r>
 800fdc0:	3001      	adds	r0, #1
 800fdc2:	d110      	bne.n	800fde6 <_malloc_trim_r+0x82>
 800fdc4:	2100      	movs	r1, #0
 800fdc6:	4630      	mov	r0, r6
 800fdc8:	f002 fb44 	bl	8012454 <_sbrk_r>
 800fdcc:	68ba      	ldr	r2, [r7, #8]
 800fdce:	1a83      	subs	r3, r0, r2
 800fdd0:	2b0f      	cmp	r3, #15
 800fdd2:	dde3      	ble.n	800fd9c <_malloc_trim_r+0x38>
 800fdd4:	490c      	ldr	r1, [pc, #48]	@ (800fe08 <_malloc_trim_r+0xa4>)
 800fdd6:	6809      	ldr	r1, [r1, #0]
 800fdd8:	1a40      	subs	r0, r0, r1
 800fdda:	490c      	ldr	r1, [pc, #48]	@ (800fe0c <_malloc_trim_r+0xa8>)
 800fddc:	f043 0301 	orr.w	r3, r3, #1
 800fde0:	6008      	str	r0, [r1, #0]
 800fde2:	6053      	str	r3, [r2, #4]
 800fde4:	e7da      	b.n	800fd9c <_malloc_trim_r+0x38>
 800fde6:	68bb      	ldr	r3, [r7, #8]
 800fde8:	4a08      	ldr	r2, [pc, #32]	@ (800fe0c <_malloc_trim_r+0xa8>)
 800fdea:	1b2d      	subs	r5, r5, r4
 800fdec:	f045 0501 	orr.w	r5, r5, #1
 800fdf0:	605d      	str	r5, [r3, #4]
 800fdf2:	6813      	ldr	r3, [r2, #0]
 800fdf4:	4630      	mov	r0, r6
 800fdf6:	1b1b      	subs	r3, r3, r4
 800fdf8:	6013      	str	r3, [r2, #0]
 800fdfa:	f001 fd03 	bl	8011804 <__malloc_unlock>
 800fdfe:	2001      	movs	r0, #1
 800fe00:	e7d0      	b.n	800fda4 <_malloc_trim_r+0x40>
 800fe02:	bf00      	nop
 800fe04:	240002bc 	.word	0x240002bc
 800fe08:	240002b4 	.word	0x240002b4
 800fe0c:	24014b38 	.word	0x24014b38

0800fe10 <_free_r>:
 800fe10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe12:	4604      	mov	r4, r0
 800fe14:	460f      	mov	r7, r1
 800fe16:	2900      	cmp	r1, #0
 800fe18:	f000 80b1 	beq.w	800ff7e <_free_r+0x16e>
 800fe1c:	f001 fcec 	bl	80117f8 <__malloc_lock>
 800fe20:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800fe24:	4d56      	ldr	r5, [pc, #344]	@ (800ff80 <_free_r+0x170>)
 800fe26:	f022 0001 	bic.w	r0, r2, #1
 800fe2a:	f1a7 0308 	sub.w	r3, r7, #8
 800fe2e:	eb03 0c00 	add.w	ip, r3, r0
 800fe32:	68a9      	ldr	r1, [r5, #8]
 800fe34:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800fe38:	4561      	cmp	r1, ip
 800fe3a:	f026 0603 	bic.w	r6, r6, #3
 800fe3e:	f002 0201 	and.w	r2, r2, #1
 800fe42:	d11b      	bne.n	800fe7c <_free_r+0x6c>
 800fe44:	4406      	add	r6, r0
 800fe46:	b93a      	cbnz	r2, 800fe58 <_free_r+0x48>
 800fe48:	f857 2c08 	ldr.w	r2, [r7, #-8]
 800fe4c:	1a9b      	subs	r3, r3, r2
 800fe4e:	4416      	add	r6, r2
 800fe50:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 800fe54:	60ca      	str	r2, [r1, #12]
 800fe56:	6091      	str	r1, [r2, #8]
 800fe58:	f046 0201 	orr.w	r2, r6, #1
 800fe5c:	605a      	str	r2, [r3, #4]
 800fe5e:	60ab      	str	r3, [r5, #8]
 800fe60:	4b48      	ldr	r3, [pc, #288]	@ (800ff84 <_free_r+0x174>)
 800fe62:	681b      	ldr	r3, [r3, #0]
 800fe64:	42b3      	cmp	r3, r6
 800fe66:	d804      	bhi.n	800fe72 <_free_r+0x62>
 800fe68:	4b47      	ldr	r3, [pc, #284]	@ (800ff88 <_free_r+0x178>)
 800fe6a:	4620      	mov	r0, r4
 800fe6c:	6819      	ldr	r1, [r3, #0]
 800fe6e:	f7ff ff79 	bl	800fd64 <_malloc_trim_r>
 800fe72:	4620      	mov	r0, r4
 800fe74:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800fe78:	f001 bcc4 	b.w	8011804 <__malloc_unlock>
 800fe7c:	f8cc 6004 	str.w	r6, [ip, #4]
 800fe80:	2a00      	cmp	r2, #0
 800fe82:	d138      	bne.n	800fef6 <_free_r+0xe6>
 800fe84:	f857 1c08 	ldr.w	r1, [r7, #-8]
 800fe88:	1a5b      	subs	r3, r3, r1
 800fe8a:	4408      	add	r0, r1
 800fe8c:	6899      	ldr	r1, [r3, #8]
 800fe8e:	f105 0708 	add.w	r7, r5, #8
 800fe92:	42b9      	cmp	r1, r7
 800fe94:	d031      	beq.n	800fefa <_free_r+0xea>
 800fe96:	68df      	ldr	r7, [r3, #12]
 800fe98:	60cf      	str	r7, [r1, #12]
 800fe9a:	60b9      	str	r1, [r7, #8]
 800fe9c:	eb0c 0106 	add.w	r1, ip, r6
 800fea0:	6849      	ldr	r1, [r1, #4]
 800fea2:	07c9      	lsls	r1, r1, #31
 800fea4:	d40b      	bmi.n	800febe <_free_r+0xae>
 800fea6:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800feaa:	4430      	add	r0, r6
 800feac:	bb3a      	cbnz	r2, 800fefe <_free_r+0xee>
 800feae:	4e37      	ldr	r6, [pc, #220]	@ (800ff8c <_free_r+0x17c>)
 800feb0:	42b1      	cmp	r1, r6
 800feb2:	d124      	bne.n	800fefe <_free_r+0xee>
 800feb4:	e9c5 3304 	strd	r3, r3, [r5, #16]
 800feb8:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800febc:	2201      	movs	r2, #1
 800febe:	f040 0101 	orr.w	r1, r0, #1
 800fec2:	6059      	str	r1, [r3, #4]
 800fec4:	5018      	str	r0, [r3, r0]
 800fec6:	2a00      	cmp	r2, #0
 800fec8:	d1d3      	bne.n	800fe72 <_free_r+0x62>
 800feca:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 800fece:	d21b      	bcs.n	800ff08 <_free_r+0xf8>
 800fed0:	08c2      	lsrs	r2, r0, #3
 800fed2:	2101      	movs	r1, #1
 800fed4:	0940      	lsrs	r0, r0, #5
 800fed6:	4081      	lsls	r1, r0
 800fed8:	6868      	ldr	r0, [r5, #4]
 800feda:	3201      	adds	r2, #1
 800fedc:	4301      	orrs	r1, r0
 800fede:	6069      	str	r1, [r5, #4]
 800fee0:	f855 0032 	ldr.w	r0, [r5, r2, lsl #3]
 800fee4:	eb05 01c2 	add.w	r1, r5, r2, lsl #3
 800fee8:	3908      	subs	r1, #8
 800feea:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800feee:	f845 3032 	str.w	r3, [r5, r2, lsl #3]
 800fef2:	60c3      	str	r3, [r0, #12]
 800fef4:	e7bd      	b.n	800fe72 <_free_r+0x62>
 800fef6:	2200      	movs	r2, #0
 800fef8:	e7d0      	b.n	800fe9c <_free_r+0x8c>
 800fefa:	2201      	movs	r2, #1
 800fefc:	e7ce      	b.n	800fe9c <_free_r+0x8c>
 800fefe:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800ff02:	60ce      	str	r6, [r1, #12]
 800ff04:	60b1      	str	r1, [r6, #8]
 800ff06:	e7da      	b.n	800febe <_free_r+0xae>
 800ff08:	f5b0 6f20 	cmp.w	r0, #2560	@ 0xa00
 800ff0c:	ea4f 2250 	mov.w	r2, r0, lsr #9
 800ff10:	d214      	bcs.n	800ff3c <_free_r+0x12c>
 800ff12:	0982      	lsrs	r2, r0, #6
 800ff14:	3238      	adds	r2, #56	@ 0x38
 800ff16:	1c51      	adds	r1, r2, #1
 800ff18:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 800ff1c:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 800ff20:	428e      	cmp	r6, r1
 800ff22:	d125      	bne.n	800ff70 <_free_r+0x160>
 800ff24:	2001      	movs	r0, #1
 800ff26:	1092      	asrs	r2, r2, #2
 800ff28:	fa00 f202 	lsl.w	r2, r0, r2
 800ff2c:	6868      	ldr	r0, [r5, #4]
 800ff2e:	4302      	orrs	r2, r0
 800ff30:	606a      	str	r2, [r5, #4]
 800ff32:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800ff36:	60b3      	str	r3, [r6, #8]
 800ff38:	60cb      	str	r3, [r1, #12]
 800ff3a:	e79a      	b.n	800fe72 <_free_r+0x62>
 800ff3c:	2a14      	cmp	r2, #20
 800ff3e:	d801      	bhi.n	800ff44 <_free_r+0x134>
 800ff40:	325b      	adds	r2, #91	@ 0x5b
 800ff42:	e7e8      	b.n	800ff16 <_free_r+0x106>
 800ff44:	2a54      	cmp	r2, #84	@ 0x54
 800ff46:	d802      	bhi.n	800ff4e <_free_r+0x13e>
 800ff48:	0b02      	lsrs	r2, r0, #12
 800ff4a:	326e      	adds	r2, #110	@ 0x6e
 800ff4c:	e7e3      	b.n	800ff16 <_free_r+0x106>
 800ff4e:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 800ff52:	d802      	bhi.n	800ff5a <_free_r+0x14a>
 800ff54:	0bc2      	lsrs	r2, r0, #15
 800ff56:	3277      	adds	r2, #119	@ 0x77
 800ff58:	e7dd      	b.n	800ff16 <_free_r+0x106>
 800ff5a:	f240 5154 	movw	r1, #1364	@ 0x554
 800ff5e:	428a      	cmp	r2, r1
 800ff60:	bf9a      	itte	ls
 800ff62:	0c82      	lsrls	r2, r0, #18
 800ff64:	327c      	addls	r2, #124	@ 0x7c
 800ff66:	227e      	movhi	r2, #126	@ 0x7e
 800ff68:	e7d5      	b.n	800ff16 <_free_r+0x106>
 800ff6a:	6889      	ldr	r1, [r1, #8]
 800ff6c:	428e      	cmp	r6, r1
 800ff6e:	d004      	beq.n	800ff7a <_free_r+0x16a>
 800ff70:	684a      	ldr	r2, [r1, #4]
 800ff72:	f022 0203 	bic.w	r2, r2, #3
 800ff76:	4282      	cmp	r2, r0
 800ff78:	d8f7      	bhi.n	800ff6a <_free_r+0x15a>
 800ff7a:	68ce      	ldr	r6, [r1, #12]
 800ff7c:	e7d9      	b.n	800ff32 <_free_r+0x122>
 800ff7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ff80:	240002bc 	.word	0x240002bc
 800ff84:	240002b8 	.word	0x240002b8
 800ff88:	24014b68 	.word	0x24014b68
 800ff8c:	240002c4 	.word	0x240002c4

0800ff90 <_malloc_r>:
 800ff90:	f101 030b 	add.w	r3, r1, #11
 800ff94:	2b16      	cmp	r3, #22
 800ff96:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff9a:	4605      	mov	r5, r0
 800ff9c:	d906      	bls.n	800ffac <_malloc_r+0x1c>
 800ff9e:	f033 0707 	bics.w	r7, r3, #7
 800ffa2:	d504      	bpl.n	800ffae <_malloc_r+0x1e>
 800ffa4:	230c      	movs	r3, #12
 800ffa6:	602b      	str	r3, [r5, #0]
 800ffa8:	2400      	movs	r4, #0
 800ffaa:	e1a3      	b.n	80102f4 <_malloc_r+0x364>
 800ffac:	2710      	movs	r7, #16
 800ffae:	42b9      	cmp	r1, r7
 800ffb0:	d8f8      	bhi.n	800ffa4 <_malloc_r+0x14>
 800ffb2:	4628      	mov	r0, r5
 800ffb4:	f001 fc20 	bl	80117f8 <__malloc_lock>
 800ffb8:	f5b7 7ffc 	cmp.w	r7, #504	@ 0x1f8
 800ffbc:	4eaf      	ldr	r6, [pc, #700]	@ (801027c <_malloc_r+0x2ec>)
 800ffbe:	d237      	bcs.n	8010030 <_malloc_r+0xa0>
 800ffc0:	f107 0208 	add.w	r2, r7, #8
 800ffc4:	4432      	add	r2, r6
 800ffc6:	f1a2 0108 	sub.w	r1, r2, #8
 800ffca:	6854      	ldr	r4, [r2, #4]
 800ffcc:	428c      	cmp	r4, r1
 800ffce:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 800ffd2:	d102      	bne.n	800ffda <_malloc_r+0x4a>
 800ffd4:	68d4      	ldr	r4, [r2, #12]
 800ffd6:	42a2      	cmp	r2, r4
 800ffd8:	d010      	beq.n	800fffc <_malloc_r+0x6c>
 800ffda:	6863      	ldr	r3, [r4, #4]
 800ffdc:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 800ffe0:	f023 0303 	bic.w	r3, r3, #3
 800ffe4:	60ca      	str	r2, [r1, #12]
 800ffe6:	4423      	add	r3, r4
 800ffe8:	6091      	str	r1, [r2, #8]
 800ffea:	685a      	ldr	r2, [r3, #4]
 800ffec:	f042 0201 	orr.w	r2, r2, #1
 800fff0:	605a      	str	r2, [r3, #4]
 800fff2:	4628      	mov	r0, r5
 800fff4:	f001 fc06 	bl	8011804 <__malloc_unlock>
 800fff8:	3408      	adds	r4, #8
 800fffa:	e17b      	b.n	80102f4 <_malloc_r+0x364>
 800fffc:	3302      	adds	r3, #2
 800fffe:	6934      	ldr	r4, [r6, #16]
 8010000:	499f      	ldr	r1, [pc, #636]	@ (8010280 <_malloc_r+0x2f0>)
 8010002:	428c      	cmp	r4, r1
 8010004:	d077      	beq.n	80100f6 <_malloc_r+0x166>
 8010006:	6862      	ldr	r2, [r4, #4]
 8010008:	f022 0c03 	bic.w	ip, r2, #3
 801000c:	ebac 0007 	sub.w	r0, ip, r7
 8010010:	280f      	cmp	r0, #15
 8010012:	dd48      	ble.n	80100a6 <_malloc_r+0x116>
 8010014:	19e2      	adds	r2, r4, r7
 8010016:	f040 0301 	orr.w	r3, r0, #1
 801001a:	f047 0701 	orr.w	r7, r7, #1
 801001e:	6067      	str	r7, [r4, #4]
 8010020:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8010024:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8010028:	6053      	str	r3, [r2, #4]
 801002a:	f844 000c 	str.w	r0, [r4, ip]
 801002e:	e7e0      	b.n	800fff2 <_malloc_r+0x62>
 8010030:	0a7b      	lsrs	r3, r7, #9
 8010032:	d02a      	beq.n	801008a <_malloc_r+0xfa>
 8010034:	2b04      	cmp	r3, #4
 8010036:	d812      	bhi.n	801005e <_malloc_r+0xce>
 8010038:	09bb      	lsrs	r3, r7, #6
 801003a:	3338      	adds	r3, #56	@ 0x38
 801003c:	1c5a      	adds	r2, r3, #1
 801003e:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8010042:	f1a2 0c08 	sub.w	ip, r2, #8
 8010046:	6854      	ldr	r4, [r2, #4]
 8010048:	4564      	cmp	r4, ip
 801004a:	d006      	beq.n	801005a <_malloc_r+0xca>
 801004c:	6862      	ldr	r2, [r4, #4]
 801004e:	f022 0203 	bic.w	r2, r2, #3
 8010052:	1bd0      	subs	r0, r2, r7
 8010054:	280f      	cmp	r0, #15
 8010056:	dd1c      	ble.n	8010092 <_malloc_r+0x102>
 8010058:	3b01      	subs	r3, #1
 801005a:	3301      	adds	r3, #1
 801005c:	e7cf      	b.n	800fffe <_malloc_r+0x6e>
 801005e:	2b14      	cmp	r3, #20
 8010060:	d801      	bhi.n	8010066 <_malloc_r+0xd6>
 8010062:	335b      	adds	r3, #91	@ 0x5b
 8010064:	e7ea      	b.n	801003c <_malloc_r+0xac>
 8010066:	2b54      	cmp	r3, #84	@ 0x54
 8010068:	d802      	bhi.n	8010070 <_malloc_r+0xe0>
 801006a:	0b3b      	lsrs	r3, r7, #12
 801006c:	336e      	adds	r3, #110	@ 0x6e
 801006e:	e7e5      	b.n	801003c <_malloc_r+0xac>
 8010070:	f5b3 7faa 	cmp.w	r3, #340	@ 0x154
 8010074:	d802      	bhi.n	801007c <_malloc_r+0xec>
 8010076:	0bfb      	lsrs	r3, r7, #15
 8010078:	3377      	adds	r3, #119	@ 0x77
 801007a:	e7df      	b.n	801003c <_malloc_r+0xac>
 801007c:	f240 5254 	movw	r2, #1364	@ 0x554
 8010080:	4293      	cmp	r3, r2
 8010082:	d804      	bhi.n	801008e <_malloc_r+0xfe>
 8010084:	0cbb      	lsrs	r3, r7, #18
 8010086:	337c      	adds	r3, #124	@ 0x7c
 8010088:	e7d8      	b.n	801003c <_malloc_r+0xac>
 801008a:	233f      	movs	r3, #63	@ 0x3f
 801008c:	e7d6      	b.n	801003c <_malloc_r+0xac>
 801008e:	237e      	movs	r3, #126	@ 0x7e
 8010090:	e7d4      	b.n	801003c <_malloc_r+0xac>
 8010092:	2800      	cmp	r0, #0
 8010094:	68e1      	ldr	r1, [r4, #12]
 8010096:	db04      	blt.n	80100a2 <_malloc_r+0x112>
 8010098:	68a3      	ldr	r3, [r4, #8]
 801009a:	60d9      	str	r1, [r3, #12]
 801009c:	608b      	str	r3, [r1, #8]
 801009e:	18a3      	adds	r3, r4, r2
 80100a0:	e7a3      	b.n	800ffea <_malloc_r+0x5a>
 80100a2:	460c      	mov	r4, r1
 80100a4:	e7d0      	b.n	8010048 <_malloc_r+0xb8>
 80100a6:	2800      	cmp	r0, #0
 80100a8:	e9c6 1104 	strd	r1, r1, [r6, #16]
 80100ac:	db07      	blt.n	80100be <_malloc_r+0x12e>
 80100ae:	44a4      	add	ip, r4
 80100b0:	f8dc 3004 	ldr.w	r3, [ip, #4]
 80100b4:	f043 0301 	orr.w	r3, r3, #1
 80100b8:	f8cc 3004 	str.w	r3, [ip, #4]
 80100bc:	e799      	b.n	800fff2 <_malloc_r+0x62>
 80100be:	f5bc 7f00 	cmp.w	ip, #512	@ 0x200
 80100c2:	6870      	ldr	r0, [r6, #4]
 80100c4:	f080 8095 	bcs.w	80101f2 <_malloc_r+0x262>
 80100c8:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 80100cc:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 80100d0:	f04f 0c01 	mov.w	ip, #1
 80100d4:	3201      	adds	r2, #1
 80100d6:	fa0c fc0e 	lsl.w	ip, ip, lr
 80100da:	ea4c 0000 	orr.w	r0, ip, r0
 80100de:	6070      	str	r0, [r6, #4]
 80100e0:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 80100e4:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 80100e8:	3808      	subs	r0, #8
 80100ea:	e9c4 c002 	strd	ip, r0, [r4, #8]
 80100ee:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 80100f2:	f8cc 400c 	str.w	r4, [ip, #12]
 80100f6:	1098      	asrs	r0, r3, #2
 80100f8:	2201      	movs	r2, #1
 80100fa:	4082      	lsls	r2, r0
 80100fc:	6870      	ldr	r0, [r6, #4]
 80100fe:	4290      	cmp	r0, r2
 8010100:	d326      	bcc.n	8010150 <_malloc_r+0x1c0>
 8010102:	4210      	tst	r0, r2
 8010104:	d106      	bne.n	8010114 <_malloc_r+0x184>
 8010106:	f023 0303 	bic.w	r3, r3, #3
 801010a:	0052      	lsls	r2, r2, #1
 801010c:	4210      	tst	r0, r2
 801010e:	f103 0304 	add.w	r3, r3, #4
 8010112:	d0fa      	beq.n	801010a <_malloc_r+0x17a>
 8010114:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8010118:	46c1      	mov	r9, r8
 801011a:	469e      	mov	lr, r3
 801011c:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8010120:	454c      	cmp	r4, r9
 8010122:	f040 80b9 	bne.w	8010298 <_malloc_r+0x308>
 8010126:	f10e 0e01 	add.w	lr, lr, #1
 801012a:	f01e 0f03 	tst.w	lr, #3
 801012e:	f109 0908 	add.w	r9, r9, #8
 8010132:	d1f3      	bne.n	801011c <_malloc_r+0x18c>
 8010134:	0798      	lsls	r0, r3, #30
 8010136:	f040 80e3 	bne.w	8010300 <_malloc_r+0x370>
 801013a:	6873      	ldr	r3, [r6, #4]
 801013c:	ea23 0302 	bic.w	r3, r3, r2
 8010140:	6073      	str	r3, [r6, #4]
 8010142:	6870      	ldr	r0, [r6, #4]
 8010144:	0052      	lsls	r2, r2, #1
 8010146:	4290      	cmp	r0, r2
 8010148:	d302      	bcc.n	8010150 <_malloc_r+0x1c0>
 801014a:	2a00      	cmp	r2, #0
 801014c:	f040 80e5 	bne.w	801031a <_malloc_r+0x38a>
 8010150:	f8d6 a008 	ldr.w	sl, [r6, #8]
 8010154:	f8da 3004 	ldr.w	r3, [sl, #4]
 8010158:	f023 0903 	bic.w	r9, r3, #3
 801015c:	45b9      	cmp	r9, r7
 801015e:	d304      	bcc.n	801016a <_malloc_r+0x1da>
 8010160:	eba9 0207 	sub.w	r2, r9, r7
 8010164:	2a0f      	cmp	r2, #15
 8010166:	f300 8141 	bgt.w	80103ec <_malloc_r+0x45c>
 801016a:	4b46      	ldr	r3, [pc, #280]	@ (8010284 <_malloc_r+0x2f4>)
 801016c:	6819      	ldr	r1, [r3, #0]
 801016e:	3110      	adds	r1, #16
 8010170:	4439      	add	r1, r7
 8010172:	2008      	movs	r0, #8
 8010174:	9101      	str	r1, [sp, #4]
 8010176:	f002 f98f 	bl	8012498 <sysconf>
 801017a:	4a43      	ldr	r2, [pc, #268]	@ (8010288 <_malloc_r+0x2f8>)
 801017c:	9901      	ldr	r1, [sp, #4]
 801017e:	6813      	ldr	r3, [r2, #0]
 8010180:	3301      	adds	r3, #1
 8010182:	bf1f      	itttt	ne
 8010184:	f101 31ff 	addne.w	r1, r1, #4294967295	@ 0xffffffff
 8010188:	1809      	addne	r1, r1, r0
 801018a:	4243      	negne	r3, r0
 801018c:	4019      	andne	r1, r3
 801018e:	4680      	mov	r8, r0
 8010190:	4628      	mov	r0, r5
 8010192:	9101      	str	r1, [sp, #4]
 8010194:	f002 f95e 	bl	8012454 <_sbrk_r>
 8010198:	1c42      	adds	r2, r0, #1
 801019a:	eb0a 0b09 	add.w	fp, sl, r9
 801019e:	4604      	mov	r4, r0
 80101a0:	f000 80f7 	beq.w	8010392 <_malloc_r+0x402>
 80101a4:	4583      	cmp	fp, r0
 80101a6:	9901      	ldr	r1, [sp, #4]
 80101a8:	4a37      	ldr	r2, [pc, #220]	@ (8010288 <_malloc_r+0x2f8>)
 80101aa:	d902      	bls.n	80101b2 <_malloc_r+0x222>
 80101ac:	45b2      	cmp	sl, r6
 80101ae:	f040 80f0 	bne.w	8010392 <_malloc_r+0x402>
 80101b2:	4b36      	ldr	r3, [pc, #216]	@ (801028c <_malloc_r+0x2fc>)
 80101b4:	6818      	ldr	r0, [r3, #0]
 80101b6:	45a3      	cmp	fp, r4
 80101b8:	eb00 0e01 	add.w	lr, r0, r1
 80101bc:	f8c3 e000 	str.w	lr, [r3]
 80101c0:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80101c4:	f040 80ab 	bne.w	801031e <_malloc_r+0x38e>
 80101c8:	ea1b 0f0c 	tst.w	fp, ip
 80101cc:	f040 80a7 	bne.w	801031e <_malloc_r+0x38e>
 80101d0:	68b2      	ldr	r2, [r6, #8]
 80101d2:	4449      	add	r1, r9
 80101d4:	f041 0101 	orr.w	r1, r1, #1
 80101d8:	6051      	str	r1, [r2, #4]
 80101da:	4a2d      	ldr	r2, [pc, #180]	@ (8010290 <_malloc_r+0x300>)
 80101dc:	681b      	ldr	r3, [r3, #0]
 80101de:	6811      	ldr	r1, [r2, #0]
 80101e0:	428b      	cmp	r3, r1
 80101e2:	bf88      	it	hi
 80101e4:	6013      	strhi	r3, [r2, #0]
 80101e6:	4a2b      	ldr	r2, [pc, #172]	@ (8010294 <_malloc_r+0x304>)
 80101e8:	6811      	ldr	r1, [r2, #0]
 80101ea:	428b      	cmp	r3, r1
 80101ec:	bf88      	it	hi
 80101ee:	6013      	strhi	r3, [r2, #0]
 80101f0:	e0cf      	b.n	8010392 <_malloc_r+0x402>
 80101f2:	f5bc 6f20 	cmp.w	ip, #2560	@ 0xa00
 80101f6:	ea4f 225c 	mov.w	r2, ip, lsr #9
 80101fa:	d218      	bcs.n	801022e <_malloc_r+0x29e>
 80101fc:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8010200:	3238      	adds	r2, #56	@ 0x38
 8010202:	f102 0e01 	add.w	lr, r2, #1
 8010206:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 801020a:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 801020e:	45f0      	cmp	r8, lr
 8010210:	d12b      	bne.n	801026a <_malloc_r+0x2da>
 8010212:	1092      	asrs	r2, r2, #2
 8010214:	f04f 0c01 	mov.w	ip, #1
 8010218:	fa0c f202 	lsl.w	r2, ip, r2
 801021c:	4302      	orrs	r2, r0
 801021e:	6072      	str	r2, [r6, #4]
 8010220:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8010224:	f8c8 4008 	str.w	r4, [r8, #8]
 8010228:	f8ce 400c 	str.w	r4, [lr, #12]
 801022c:	e763      	b.n	80100f6 <_malloc_r+0x166>
 801022e:	2a14      	cmp	r2, #20
 8010230:	d801      	bhi.n	8010236 <_malloc_r+0x2a6>
 8010232:	325b      	adds	r2, #91	@ 0x5b
 8010234:	e7e5      	b.n	8010202 <_malloc_r+0x272>
 8010236:	2a54      	cmp	r2, #84	@ 0x54
 8010238:	d803      	bhi.n	8010242 <_malloc_r+0x2b2>
 801023a:	ea4f 321c 	mov.w	r2, ip, lsr #12
 801023e:	326e      	adds	r2, #110	@ 0x6e
 8010240:	e7df      	b.n	8010202 <_malloc_r+0x272>
 8010242:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 8010246:	d803      	bhi.n	8010250 <_malloc_r+0x2c0>
 8010248:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 801024c:	3277      	adds	r2, #119	@ 0x77
 801024e:	e7d8      	b.n	8010202 <_malloc_r+0x272>
 8010250:	f240 5e54 	movw	lr, #1364	@ 0x554
 8010254:	4572      	cmp	r2, lr
 8010256:	bf9a      	itte	ls
 8010258:	ea4f 429c 	movls.w	r2, ip, lsr #18
 801025c:	327c      	addls	r2, #124	@ 0x7c
 801025e:	227e      	movhi	r2, #126	@ 0x7e
 8010260:	e7cf      	b.n	8010202 <_malloc_r+0x272>
 8010262:	f8de e008 	ldr.w	lr, [lr, #8]
 8010266:	45f0      	cmp	r8, lr
 8010268:	d005      	beq.n	8010276 <_malloc_r+0x2e6>
 801026a:	f8de 2004 	ldr.w	r2, [lr, #4]
 801026e:	f022 0203 	bic.w	r2, r2, #3
 8010272:	4562      	cmp	r2, ip
 8010274:	d8f5      	bhi.n	8010262 <_malloc_r+0x2d2>
 8010276:	f8de 800c 	ldr.w	r8, [lr, #12]
 801027a:	e7d1      	b.n	8010220 <_malloc_r+0x290>
 801027c:	240002bc 	.word	0x240002bc
 8010280:	240002c4 	.word	0x240002c4
 8010284:	24014b68 	.word	0x24014b68
 8010288:	240002b4 	.word	0x240002b4
 801028c:	24014b38 	.word	0x24014b38
 8010290:	24014b64 	.word	0x24014b64
 8010294:	24014b60 	.word	0x24014b60
 8010298:	6860      	ldr	r0, [r4, #4]
 801029a:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 801029e:	f020 0003 	bic.w	r0, r0, #3
 80102a2:	eba0 0a07 	sub.w	sl, r0, r7
 80102a6:	f1ba 0f0f 	cmp.w	sl, #15
 80102aa:	dd12      	ble.n	80102d2 <_malloc_r+0x342>
 80102ac:	68a3      	ldr	r3, [r4, #8]
 80102ae:	19e2      	adds	r2, r4, r7
 80102b0:	f047 0701 	orr.w	r7, r7, #1
 80102b4:	6067      	str	r7, [r4, #4]
 80102b6:	f8c3 c00c 	str.w	ip, [r3, #12]
 80102ba:	f8cc 3008 	str.w	r3, [ip, #8]
 80102be:	f04a 0301 	orr.w	r3, sl, #1
 80102c2:	e9c6 2204 	strd	r2, r2, [r6, #16]
 80102c6:	e9c2 1102 	strd	r1, r1, [r2, #8]
 80102ca:	6053      	str	r3, [r2, #4]
 80102cc:	f844 a000 	str.w	sl, [r4, r0]
 80102d0:	e68f      	b.n	800fff2 <_malloc_r+0x62>
 80102d2:	f1ba 0f00 	cmp.w	sl, #0
 80102d6:	db11      	blt.n	80102fc <_malloc_r+0x36c>
 80102d8:	4420      	add	r0, r4
 80102da:	6843      	ldr	r3, [r0, #4]
 80102dc:	f043 0301 	orr.w	r3, r3, #1
 80102e0:	6043      	str	r3, [r0, #4]
 80102e2:	f854 3f08 	ldr.w	r3, [r4, #8]!
 80102e6:	4628      	mov	r0, r5
 80102e8:	f8c3 c00c 	str.w	ip, [r3, #12]
 80102ec:	f8cc 3008 	str.w	r3, [ip, #8]
 80102f0:	f001 fa88 	bl	8011804 <__malloc_unlock>
 80102f4:	4620      	mov	r0, r4
 80102f6:	b003      	add	sp, #12
 80102f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80102fc:	4664      	mov	r4, ip
 80102fe:	e70f      	b.n	8010120 <_malloc_r+0x190>
 8010300:	f858 0908 	ldr.w	r0, [r8], #-8
 8010304:	4540      	cmp	r0, r8
 8010306:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 801030a:	f43f af13 	beq.w	8010134 <_malloc_r+0x1a4>
 801030e:	e718      	b.n	8010142 <_malloc_r+0x1b2>
 8010310:	3304      	adds	r3, #4
 8010312:	0052      	lsls	r2, r2, #1
 8010314:	4210      	tst	r0, r2
 8010316:	d0fb      	beq.n	8010310 <_malloc_r+0x380>
 8010318:	e6fc      	b.n	8010114 <_malloc_r+0x184>
 801031a:	4673      	mov	r3, lr
 801031c:	e7fa      	b.n	8010314 <_malloc_r+0x384>
 801031e:	6810      	ldr	r0, [r2, #0]
 8010320:	3001      	adds	r0, #1
 8010322:	bf1b      	ittet	ne
 8010324:	eba4 0b0b 	subne.w	fp, r4, fp
 8010328:	eb0b 020e 	addne.w	r2, fp, lr
 801032c:	6014      	streq	r4, [r2, #0]
 801032e:	601a      	strne	r2, [r3, #0]
 8010330:	f014 0b07 	ands.w	fp, r4, #7
 8010334:	bf1a      	itte	ne
 8010336:	f1cb 0008 	rsbne	r0, fp, #8
 801033a:	1824      	addne	r4, r4, r0
 801033c:	4658      	moveq	r0, fp
 801033e:	1862      	adds	r2, r4, r1
 8010340:	ea02 010c 	and.w	r1, r2, ip
 8010344:	4480      	add	r8, r0
 8010346:	eba8 0801 	sub.w	r8, r8, r1
 801034a:	ea08 080c 	and.w	r8, r8, ip
 801034e:	4641      	mov	r1, r8
 8010350:	4628      	mov	r0, r5
 8010352:	9201      	str	r2, [sp, #4]
 8010354:	f002 f87e 	bl	8012454 <_sbrk_r>
 8010358:	1c43      	adds	r3, r0, #1
 801035a:	9a01      	ldr	r2, [sp, #4]
 801035c:	4b28      	ldr	r3, [pc, #160]	@ (8010400 <_malloc_r+0x470>)
 801035e:	d107      	bne.n	8010370 <_malloc_r+0x3e0>
 8010360:	f1bb 0f00 	cmp.w	fp, #0
 8010364:	d023      	beq.n	80103ae <_malloc_r+0x41e>
 8010366:	f1ab 0008 	sub.w	r0, fp, #8
 801036a:	4410      	add	r0, r2
 801036c:	f04f 0800 	mov.w	r8, #0
 8010370:	681a      	ldr	r2, [r3, #0]
 8010372:	60b4      	str	r4, [r6, #8]
 8010374:	1b00      	subs	r0, r0, r4
 8010376:	4440      	add	r0, r8
 8010378:	4442      	add	r2, r8
 801037a:	f040 0001 	orr.w	r0, r0, #1
 801037e:	45b2      	cmp	sl, r6
 8010380:	601a      	str	r2, [r3, #0]
 8010382:	6060      	str	r0, [r4, #4]
 8010384:	f43f af29 	beq.w	80101da <_malloc_r+0x24a>
 8010388:	f1b9 0f0f 	cmp.w	r9, #15
 801038c:	d812      	bhi.n	80103b4 <_malloc_r+0x424>
 801038e:	2301      	movs	r3, #1
 8010390:	6063      	str	r3, [r4, #4]
 8010392:	68b3      	ldr	r3, [r6, #8]
 8010394:	685b      	ldr	r3, [r3, #4]
 8010396:	f023 0303 	bic.w	r3, r3, #3
 801039a:	42bb      	cmp	r3, r7
 801039c:	eba3 0207 	sub.w	r2, r3, r7
 80103a0:	d301      	bcc.n	80103a6 <_malloc_r+0x416>
 80103a2:	2a0f      	cmp	r2, #15
 80103a4:	dc22      	bgt.n	80103ec <_malloc_r+0x45c>
 80103a6:	4628      	mov	r0, r5
 80103a8:	f001 fa2c 	bl	8011804 <__malloc_unlock>
 80103ac:	e5fc      	b.n	800ffa8 <_malloc_r+0x18>
 80103ae:	4610      	mov	r0, r2
 80103b0:	46d8      	mov	r8, fp
 80103b2:	e7dd      	b.n	8010370 <_malloc_r+0x3e0>
 80103b4:	f8da 2004 	ldr.w	r2, [sl, #4]
 80103b8:	f1a9 090c 	sub.w	r9, r9, #12
 80103bc:	f029 0907 	bic.w	r9, r9, #7
 80103c0:	f002 0201 	and.w	r2, r2, #1
 80103c4:	ea42 0209 	orr.w	r2, r2, r9
 80103c8:	f8ca 2004 	str.w	r2, [sl, #4]
 80103cc:	2105      	movs	r1, #5
 80103ce:	eb0a 0209 	add.w	r2, sl, r9
 80103d2:	f1b9 0f0f 	cmp.w	r9, #15
 80103d6:	e9c2 1101 	strd	r1, r1, [r2, #4]
 80103da:	f67f aefe 	bls.w	80101da <_malloc_r+0x24a>
 80103de:	f10a 0108 	add.w	r1, sl, #8
 80103e2:	4628      	mov	r0, r5
 80103e4:	f7ff fd14 	bl	800fe10 <_free_r>
 80103e8:	4b05      	ldr	r3, [pc, #20]	@ (8010400 <_malloc_r+0x470>)
 80103ea:	e6f6      	b.n	80101da <_malloc_r+0x24a>
 80103ec:	68b4      	ldr	r4, [r6, #8]
 80103ee:	f047 0301 	orr.w	r3, r7, #1
 80103f2:	4427      	add	r7, r4
 80103f4:	f042 0201 	orr.w	r2, r2, #1
 80103f8:	6063      	str	r3, [r4, #4]
 80103fa:	60b7      	str	r7, [r6, #8]
 80103fc:	607a      	str	r2, [r7, #4]
 80103fe:	e5f8      	b.n	800fff2 <_malloc_r+0x62>
 8010400:	24014b38 	.word	0x24014b38

08010404 <__ascii_mbtowc>:
 8010404:	b082      	sub	sp, #8
 8010406:	b901      	cbnz	r1, 801040a <__ascii_mbtowc+0x6>
 8010408:	a901      	add	r1, sp, #4
 801040a:	b142      	cbz	r2, 801041e <__ascii_mbtowc+0x1a>
 801040c:	b14b      	cbz	r3, 8010422 <__ascii_mbtowc+0x1e>
 801040e:	7813      	ldrb	r3, [r2, #0]
 8010410:	600b      	str	r3, [r1, #0]
 8010412:	7812      	ldrb	r2, [r2, #0]
 8010414:	1e10      	subs	r0, r2, #0
 8010416:	bf18      	it	ne
 8010418:	2001      	movne	r0, #1
 801041a:	b002      	add	sp, #8
 801041c:	4770      	bx	lr
 801041e:	4610      	mov	r0, r2
 8010420:	e7fb      	b.n	801041a <__ascii_mbtowc+0x16>
 8010422:	f06f 0001 	mvn.w	r0, #1
 8010426:	e7f8      	b.n	801041a <__ascii_mbtowc+0x16>

08010428 <_svfprintf_r>:
 8010428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801042c:	ed2d 8b04 	vpush	{d8-d9}
 8010430:	b0cb      	sub	sp, #300	@ 0x12c
 8010432:	468a      	mov	sl, r1
 8010434:	4691      	mov	r9, r2
 8010436:	461e      	mov	r6, r3
 8010438:	9002      	str	r0, [sp, #8]
 801043a:	f7fe fe2f 	bl	800f09c <_localeconv_r>
 801043e:	6803      	ldr	r3, [r0, #0]
 8010440:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010442:	4618      	mov	r0, r3
 8010444:	f7ef ff9c 	bl	8000380 <strlen>
 8010448:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 801044c:	9009      	str	r0, [sp, #36]	@ 0x24
 801044e:	061c      	lsls	r4, r3, #24
 8010450:	d515      	bpl.n	801047e <_svfprintf_r+0x56>
 8010452:	f8da 3010 	ldr.w	r3, [sl, #16]
 8010456:	b993      	cbnz	r3, 801047e <_svfprintf_r+0x56>
 8010458:	9802      	ldr	r0, [sp, #8]
 801045a:	2140      	movs	r1, #64	@ 0x40
 801045c:	f7ff fd98 	bl	800ff90 <_malloc_r>
 8010460:	f8ca 0000 	str.w	r0, [sl]
 8010464:	f8ca 0010 	str.w	r0, [sl, #16]
 8010468:	b930      	cbnz	r0, 8010478 <_svfprintf_r+0x50>
 801046a:	9a02      	ldr	r2, [sp, #8]
 801046c:	230c      	movs	r3, #12
 801046e:	6013      	str	r3, [r2, #0]
 8010470:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8010474:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010476:	e1e1      	b.n	801083c <_svfprintf_r+0x414>
 8010478:	2340      	movs	r3, #64	@ 0x40
 801047a:	f8ca 3014 	str.w	r3, [sl, #20]
 801047e:	2300      	movs	r3, #0
 8010480:	e9cd 331f 	strd	r3, r3, [sp, #124]	@ 0x7c
 8010484:	ed9f 8b96 	vldr	d8, [pc, #600]	@ 80106e0 <_svfprintf_r+0x2b8>
 8010488:	e9cd 3311 	strd	r3, r3, [sp, #68]	@ 0x44
 801048c:	ac21      	add	r4, sp, #132	@ 0x84
 801048e:	941e      	str	r4, [sp, #120]	@ 0x78
 8010490:	9303      	str	r3, [sp, #12]
 8010492:	9307      	str	r3, [sp, #28]
 8010494:	930e      	str	r3, [sp, #56]	@ 0x38
 8010496:	9310      	str	r3, [sp, #64]	@ 0x40
 8010498:	930b      	str	r3, [sp, #44]	@ 0x2c
 801049a:	464b      	mov	r3, r9
 801049c:	461d      	mov	r5, r3
 801049e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80104a2:	b10a      	cbz	r2, 80104a8 <_svfprintf_r+0x80>
 80104a4:	2a25      	cmp	r2, #37	@ 0x25
 80104a6:	d1f9      	bne.n	801049c <_svfprintf_r+0x74>
 80104a8:	ebb5 0709 	subs.w	r7, r5, r9
 80104ac:	d00d      	beq.n	80104ca <_svfprintf_r+0xa2>
 80104ae:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80104b0:	443b      	add	r3, r7
 80104b2:	9320      	str	r3, [sp, #128]	@ 0x80
 80104b4:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 80104b6:	3301      	adds	r3, #1
 80104b8:	2b07      	cmp	r3, #7
 80104ba:	e9c4 9700 	strd	r9, r7, [r4]
 80104be:	931f      	str	r3, [sp, #124]	@ 0x7c
 80104c0:	dc75      	bgt.n	80105ae <_svfprintf_r+0x186>
 80104c2:	3408      	adds	r4, #8
 80104c4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80104c6:	443b      	add	r3, r7
 80104c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80104ca:	782b      	ldrb	r3, [r5, #0]
 80104cc:	2b00      	cmp	r3, #0
 80104ce:	f001 80ee 	beq.w	80116ae <_svfprintf_r+0x1286>
 80104d2:	2200      	movs	r2, #0
 80104d4:	1c6b      	adds	r3, r5, #1
 80104d6:	f88d 205b 	strb.w	r2, [sp, #91]	@ 0x5b
 80104da:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 80104de:	920a      	str	r2, [sp, #40]	@ 0x28
 80104e0:	4615      	mov	r5, r2
 80104e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80104e6:	9204      	str	r2, [sp, #16]
 80104e8:	9308      	str	r3, [sp, #32]
 80104ea:	9b04      	ldr	r3, [sp, #16]
 80104ec:	3b20      	subs	r3, #32
 80104ee:	2b5a      	cmp	r3, #90	@ 0x5a
 80104f0:	f200 8564 	bhi.w	8010fbc <_svfprintf_r+0xb94>
 80104f4:	e8df f013 	tbh	[pc, r3, lsl #1]
 80104f8:	0562009c 	.word	0x0562009c
 80104fc:	00a40562 	.word	0x00a40562
 8010500:	05620562 	.word	0x05620562
 8010504:	00840562 	.word	0x00840562
 8010508:	05620562 	.word	0x05620562
 801050c:	00b100a7 	.word	0x00b100a7
 8010510:	00ae0562 	.word	0x00ae0562
 8010514:	056200b3 	.word	0x056200b3
 8010518:	00d000cd 	.word	0x00d000cd
 801051c:	00d000d0 	.word	0x00d000d0
 8010520:	00d000d0 	.word	0x00d000d0
 8010524:	00d000d0 	.word	0x00d000d0
 8010528:	00d000d0 	.word	0x00d000d0
 801052c:	05620562 	.word	0x05620562
 8010530:	05620562 	.word	0x05620562
 8010534:	05620562 	.word	0x05620562
 8010538:	01460562 	.word	0x01460562
 801053c:	01070562 	.word	0x01070562
 8010540:	0146011a 	.word	0x0146011a
 8010544:	01460146 	.word	0x01460146
 8010548:	05620562 	.word	0x05620562
 801054c:	05620562 	.word	0x05620562
 8010550:	056200e1 	.word	0x056200e1
 8010554:	045c0562 	.word	0x045c0562
 8010558:	05620562 	.word	0x05620562
 801055c:	04a60562 	.word	0x04a60562
 8010560:	04c70562 	.word	0x04c70562
 8010564:	05620562 	.word	0x05620562
 8010568:	056204e9 	.word	0x056204e9
 801056c:	05620562 	.word	0x05620562
 8010570:	05620562 	.word	0x05620562
 8010574:	05620562 	.word	0x05620562
 8010578:	01460562 	.word	0x01460562
 801057c:	01070562 	.word	0x01070562
 8010580:	0146011c 	.word	0x0146011c
 8010584:	01460146 	.word	0x01460146
 8010588:	011c00e4 	.word	0x011c00e4
 801058c:	05620101 	.word	0x05620101
 8010590:	056200fa 	.word	0x056200fa
 8010594:	045e043d 	.word	0x045e043d
 8010598:	01010495 	.word	0x01010495
 801059c:	04a60562 	.word	0x04a60562
 80105a0:	04c9009a 	.word	0x04c9009a
 80105a4:	05620562 	.word	0x05620562
 80105a8:	05620065 	.word	0x05620065
 80105ac:	009a      	.short	0x009a
 80105ae:	9802      	ldr	r0, [sp, #8]
 80105b0:	aa1e      	add	r2, sp, #120	@ 0x78
 80105b2:	4651      	mov	r1, sl
 80105b4:	f002 f836 	bl	8012624 <__ssprint_r>
 80105b8:	2800      	cmp	r0, #0
 80105ba:	f040 813a 	bne.w	8010832 <_svfprintf_r+0x40a>
 80105be:	ac21      	add	r4, sp, #132	@ 0x84
 80105c0:	e780      	b.n	80104c4 <_svfprintf_r+0x9c>
 80105c2:	4b49      	ldr	r3, [pc, #292]	@ (80106e8 <_svfprintf_r+0x2c0>)
 80105c4:	9312      	str	r3, [sp, #72]	@ 0x48
 80105c6:	f015 0320 	ands.w	r3, r5, #32
 80105ca:	f000 8481 	beq.w	8010ed0 <_svfprintf_r+0xaa8>
 80105ce:	3607      	adds	r6, #7
 80105d0:	f026 0307 	bic.w	r3, r6, #7
 80105d4:	461a      	mov	r2, r3
 80105d6:	685f      	ldr	r7, [r3, #4]
 80105d8:	f852 6b08 	ldr.w	r6, [r2], #8
 80105dc:	9205      	str	r2, [sp, #20]
 80105de:	07eb      	lsls	r3, r5, #31
 80105e0:	d50a      	bpl.n	80105f8 <_svfprintf_r+0x1d0>
 80105e2:	ea56 0307 	orrs.w	r3, r6, r7
 80105e6:	d007      	beq.n	80105f8 <_svfprintf_r+0x1d0>
 80105e8:	2330      	movs	r3, #48	@ 0x30
 80105ea:	f88d 305c 	strb.w	r3, [sp, #92]	@ 0x5c
 80105ee:	9b04      	ldr	r3, [sp, #16]
 80105f0:	f88d 305d 	strb.w	r3, [sp, #93]	@ 0x5d
 80105f4:	f045 0502 	orr.w	r5, r5, #2
 80105f8:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 80105fc:	2302      	movs	r3, #2
 80105fe:	e3e7      	b.n	8010dd0 <_svfprintf_r+0x9a8>
 8010600:	9802      	ldr	r0, [sp, #8]
 8010602:	f7fe fd4b 	bl	800f09c <_localeconv_r>
 8010606:	6843      	ldr	r3, [r0, #4]
 8010608:	9310      	str	r3, [sp, #64]	@ 0x40
 801060a:	4618      	mov	r0, r3
 801060c:	f7ef feb8 	bl	8000380 <strlen>
 8010610:	900e      	str	r0, [sp, #56]	@ 0x38
 8010612:	9802      	ldr	r0, [sp, #8]
 8010614:	f7fe fd42 	bl	800f09c <_localeconv_r>
 8010618:	6883      	ldr	r3, [r0, #8]
 801061a:	9307      	str	r3, [sp, #28]
 801061c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801061e:	b12b      	cbz	r3, 801062c <_svfprintf_r+0x204>
 8010620:	9b07      	ldr	r3, [sp, #28]
 8010622:	b11b      	cbz	r3, 801062c <_svfprintf_r+0x204>
 8010624:	781b      	ldrb	r3, [r3, #0]
 8010626:	b10b      	cbz	r3, 801062c <_svfprintf_r+0x204>
 8010628:	f445 6580 	orr.w	r5, r5, #1024	@ 0x400
 801062c:	9b08      	ldr	r3, [sp, #32]
 801062e:	e758      	b.n	80104e2 <_svfprintf_r+0xba>
 8010630:	f89d 305b 	ldrb.w	r3, [sp, #91]	@ 0x5b
 8010634:	2b00      	cmp	r3, #0
 8010636:	d1f9      	bne.n	801062c <_svfprintf_r+0x204>
 8010638:	2320      	movs	r3, #32
 801063a:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
 801063e:	e7f5      	b.n	801062c <_svfprintf_r+0x204>
 8010640:	f045 0501 	orr.w	r5, r5, #1
 8010644:	e7f2      	b.n	801062c <_svfprintf_r+0x204>
 8010646:	f856 3b04 	ldr.w	r3, [r6], #4
 801064a:	930a      	str	r3, [sp, #40]	@ 0x28
 801064c:	2b00      	cmp	r3, #0
 801064e:	daed      	bge.n	801062c <_svfprintf_r+0x204>
 8010650:	425b      	negs	r3, r3
 8010652:	930a      	str	r3, [sp, #40]	@ 0x28
 8010654:	f045 0504 	orr.w	r5, r5, #4
 8010658:	e7e8      	b.n	801062c <_svfprintf_r+0x204>
 801065a:	232b      	movs	r3, #43	@ 0x2b
 801065c:	e7ed      	b.n	801063a <_svfprintf_r+0x212>
 801065e:	9b08      	ldr	r3, [sp, #32]
 8010660:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010664:	9204      	str	r2, [sp, #16]
 8010666:	2a2a      	cmp	r2, #42	@ 0x2a
 8010668:	d10f      	bne.n	801068a <_svfprintf_r+0x262>
 801066a:	f856 2b04 	ldr.w	r2, [r6], #4
 801066e:	9308      	str	r3, [sp, #32]
 8010670:	ea42 78e2 	orr.w	r8, r2, r2, asr #31
 8010674:	e7da      	b.n	801062c <_svfprintf_r+0x204>
 8010676:	fb01 2808 	mla	r8, r1, r8, r2
 801067a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801067e:	9204      	str	r2, [sp, #16]
 8010680:	9a04      	ldr	r2, [sp, #16]
 8010682:	3a30      	subs	r2, #48	@ 0x30
 8010684:	2a09      	cmp	r2, #9
 8010686:	d9f6      	bls.n	8010676 <_svfprintf_r+0x24e>
 8010688:	e72e      	b.n	80104e8 <_svfprintf_r+0xc0>
 801068a:	f04f 0800 	mov.w	r8, #0
 801068e:	210a      	movs	r1, #10
 8010690:	e7f6      	b.n	8010680 <_svfprintf_r+0x258>
 8010692:	f045 0580 	orr.w	r5, r5, #128	@ 0x80
 8010696:	e7c9      	b.n	801062c <_svfprintf_r+0x204>
 8010698:	2200      	movs	r2, #0
 801069a:	9b08      	ldr	r3, [sp, #32]
 801069c:	920a      	str	r2, [sp, #40]	@ 0x28
 801069e:	210a      	movs	r1, #10
 80106a0:	9a04      	ldr	r2, [sp, #16]
 80106a2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80106a4:	3a30      	subs	r2, #48	@ 0x30
 80106a6:	fb01 2200 	mla	r2, r1, r0, r2
 80106aa:	920a      	str	r2, [sp, #40]	@ 0x28
 80106ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 80106b0:	9204      	str	r2, [sp, #16]
 80106b2:	3a30      	subs	r2, #48	@ 0x30
 80106b4:	2a09      	cmp	r2, #9
 80106b6:	d9f3      	bls.n	80106a0 <_svfprintf_r+0x278>
 80106b8:	e716      	b.n	80104e8 <_svfprintf_r+0xc0>
 80106ba:	f045 0508 	orr.w	r5, r5, #8
 80106be:	e7b5      	b.n	801062c <_svfprintf_r+0x204>
 80106c0:	9b08      	ldr	r3, [sp, #32]
 80106c2:	781b      	ldrb	r3, [r3, #0]
 80106c4:	2b68      	cmp	r3, #104	@ 0x68
 80106c6:	bf01      	itttt	eq
 80106c8:	9b08      	ldreq	r3, [sp, #32]
 80106ca:	3301      	addeq	r3, #1
 80106cc:	9308      	streq	r3, [sp, #32]
 80106ce:	f445 7500 	orreq.w	r5, r5, #512	@ 0x200
 80106d2:	bf18      	it	ne
 80106d4:	f045 0540 	orrne.w	r5, r5, #64	@ 0x40
 80106d8:	e7a8      	b.n	801062c <_svfprintf_r+0x204>
 80106da:	bf00      	nop
 80106dc:	f3af 8000 	nop.w
	...
 80106e8:	08013f39 	.word	0x08013f39
 80106ec:	9b08      	ldr	r3, [sp, #32]
 80106ee:	781b      	ldrb	r3, [r3, #0]
 80106f0:	2b6c      	cmp	r3, #108	@ 0x6c
 80106f2:	d105      	bne.n	8010700 <_svfprintf_r+0x2d8>
 80106f4:	9b08      	ldr	r3, [sp, #32]
 80106f6:	3301      	adds	r3, #1
 80106f8:	9308      	str	r3, [sp, #32]
 80106fa:	f045 0520 	orr.w	r5, r5, #32
 80106fe:	e795      	b.n	801062c <_svfprintf_r+0x204>
 8010700:	f045 0510 	orr.w	r5, r5, #16
 8010704:	e792      	b.n	801062c <_svfprintf_r+0x204>
 8010706:	4632      	mov	r2, r6
 8010708:	f852 3b04 	ldr.w	r3, [r2], #4
 801070c:	f88d 30c4 	strb.w	r3, [sp, #196]	@ 0xc4
 8010710:	2300      	movs	r3, #0
 8010712:	9205      	str	r2, [sp, #20]
 8010714:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
 8010718:	469b      	mov	fp, r3
 801071a:	f04f 0801 	mov.w	r8, #1
 801071e:	930c      	str	r3, [sp, #48]	@ 0x30
 8010720:	461f      	mov	r7, r3
 8010722:	9306      	str	r3, [sp, #24]
 8010724:	461e      	mov	r6, r3
 8010726:	f10d 09c4 	add.w	r9, sp, #196	@ 0xc4
 801072a:	e1a1      	b.n	8010a70 <_svfprintf_r+0x648>
 801072c:	f045 0510 	orr.w	r5, r5, #16
 8010730:	06a8      	lsls	r0, r5, #26
 8010732:	d512      	bpl.n	801075a <_svfprintf_r+0x332>
 8010734:	3607      	adds	r6, #7
 8010736:	f026 0307 	bic.w	r3, r6, #7
 801073a:	461a      	mov	r2, r3
 801073c:	685f      	ldr	r7, [r3, #4]
 801073e:	f852 6b08 	ldr.w	r6, [r2], #8
 8010742:	9205      	str	r2, [sp, #20]
 8010744:	2f00      	cmp	r7, #0
 8010746:	da06      	bge.n	8010756 <_svfprintf_r+0x32e>
 8010748:	4276      	negs	r6, r6
 801074a:	f04f 032d 	mov.w	r3, #45	@ 0x2d
 801074e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8010752:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
 8010756:	2301      	movs	r3, #1
 8010758:	e33d      	b.n	8010dd6 <_svfprintf_r+0x9ae>
 801075a:	4633      	mov	r3, r6
 801075c:	06e9      	lsls	r1, r5, #27
 801075e:	f853 7b04 	ldr.w	r7, [r3], #4
 8010762:	9305      	str	r3, [sp, #20]
 8010764:	d502      	bpl.n	801076c <_svfprintf_r+0x344>
 8010766:	463e      	mov	r6, r7
 8010768:	17ff      	asrs	r7, r7, #31
 801076a:	e7eb      	b.n	8010744 <_svfprintf_r+0x31c>
 801076c:	066a      	lsls	r2, r5, #25
 801076e:	d503      	bpl.n	8010778 <_svfprintf_r+0x350>
 8010770:	b23e      	sxth	r6, r7
 8010772:	f347 37c0 	sbfx	r7, r7, #15, #1
 8010776:	e7e5      	b.n	8010744 <_svfprintf_r+0x31c>
 8010778:	05ab      	lsls	r3, r5, #22
 801077a:	d5f4      	bpl.n	8010766 <_svfprintf_r+0x33e>
 801077c:	b27e      	sxtb	r6, r7
 801077e:	f347 17c0 	sbfx	r7, r7, #7, #1
 8010782:	e7df      	b.n	8010744 <_svfprintf_r+0x31c>
 8010784:	3607      	adds	r6, #7
 8010786:	f026 0307 	bic.w	r3, r6, #7
 801078a:	ecb3 8b02 	vldmia	r3!, {d8}
 801078e:	ed9f 7b70 	vldr	d7, [pc, #448]	@ 8010950 <_svfprintf_r+0x528>
 8010792:	eeb0 6bc8 	vabs.f64	d6, d8
 8010796:	eeb4 6b47 	vcmp.f64	d6, d7
 801079a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801079e:	9305      	str	r3, [sp, #20]
 80107a0:	dd18      	ble.n	80107d4 <_svfprintf_r+0x3ac>
 80107a2:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 80107a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80107aa:	d502      	bpl.n	80107b2 <_svfprintf_r+0x38a>
 80107ac:	232d      	movs	r3, #45	@ 0x2d
 80107ae:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
 80107b2:	4a69      	ldr	r2, [pc, #420]	@ (8010958 <_svfprintf_r+0x530>)
 80107b4:	4b69      	ldr	r3, [pc, #420]	@ (801095c <_svfprintf_r+0x534>)
 80107b6:	9904      	ldr	r1, [sp, #16]
 80107b8:	f025 0580 	bic.w	r5, r5, #128	@ 0x80
 80107bc:	2947      	cmp	r1, #71	@ 0x47
 80107be:	bfd4      	ite	le
 80107c0:	4691      	movle	r9, r2
 80107c2:	4699      	movgt	r9, r3
 80107c4:	f04f 0b00 	mov.w	fp, #0
 80107c8:	f04f 0803 	mov.w	r8, #3
 80107cc:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80107d0:	f000 bfa4 	b.w	801171c <_svfprintf_r+0x12f4>
 80107d4:	eeb4 8b48 	vcmp.f64	d8, d8
 80107d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80107dc:	d709      	bvc.n	80107f2 <_svfprintf_r+0x3ca>
 80107de:	ee18 3a90 	vmov	r3, s17
 80107e2:	2b00      	cmp	r3, #0
 80107e4:	bfbc      	itt	lt
 80107e6:	232d      	movlt	r3, #45	@ 0x2d
 80107e8:	f88d 305b 	strblt.w	r3, [sp, #91]	@ 0x5b
 80107ec:	4a5c      	ldr	r2, [pc, #368]	@ (8010960 <_svfprintf_r+0x538>)
 80107ee:	4b5d      	ldr	r3, [pc, #372]	@ (8010964 <_svfprintf_r+0x53c>)
 80107f0:	e7e1      	b.n	80107b6 <_svfprintf_r+0x38e>
 80107f2:	9b04      	ldr	r3, [sp, #16]
 80107f4:	2b61      	cmp	r3, #97	@ 0x61
 80107f6:	d027      	beq.n	8010848 <_svfprintf_r+0x420>
 80107f8:	2b41      	cmp	r3, #65	@ 0x41
 80107fa:	d127      	bne.n	801084c <_svfprintf_r+0x424>
 80107fc:	2358      	movs	r3, #88	@ 0x58
 80107fe:	2230      	movs	r2, #48	@ 0x30
 8010800:	f1b8 0f63 	cmp.w	r8, #99	@ 0x63
 8010804:	f88d 205c 	strb.w	r2, [sp, #92]	@ 0x5c
 8010808:	f88d 305d 	strb.w	r3, [sp, #93]	@ 0x5d
 801080c:	f045 0502 	orr.w	r5, r5, #2
 8010810:	f340 8089 	ble.w	8010926 <_svfprintf_r+0x4fe>
 8010814:	9802      	ldr	r0, [sp, #8]
 8010816:	f108 0101 	add.w	r1, r8, #1
 801081a:	f7ff fbb9 	bl	800ff90 <_malloc_r>
 801081e:	4681      	mov	r9, r0
 8010820:	2800      	cmp	r0, #0
 8010822:	f040 8085 	bne.w	8010930 <_svfprintf_r+0x508>
 8010826:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 801082a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801082e:	f8aa 300c 	strh.w	r3, [sl, #12]
 8010832:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8010836:	065b      	lsls	r3, r3, #25
 8010838:	f53f ae1a 	bmi.w	8010470 <_svfprintf_r+0x48>
 801083c:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 801083e:	b04b      	add	sp, #300	@ 0x12c
 8010840:	ecbd 8b04 	vpop	{d8-d9}
 8010844:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010848:	2378      	movs	r3, #120	@ 0x78
 801084a:	e7d8      	b.n	80107fe <_svfprintf_r+0x3d6>
 801084c:	f1b8 3fff 	cmp.w	r8, #4294967295	@ 0xffffffff
 8010850:	d070      	beq.n	8010934 <_svfprintf_r+0x50c>
 8010852:	9b04      	ldr	r3, [sp, #16]
 8010854:	f023 0320 	bic.w	r3, r3, #32
 8010858:	2b47      	cmp	r3, #71	@ 0x47
 801085a:	d170      	bne.n	801093e <_svfprintf_r+0x516>
 801085c:	f1b8 0f00 	cmp.w	r8, #0
 8010860:	d16d      	bne.n	801093e <_svfprintf_r+0x516>
 8010862:	46c3      	mov	fp, r8
 8010864:	f04f 0801 	mov.w	r8, #1
 8010868:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 801086c:	930c      	str	r3, [sp, #48]	@ 0x30
 801086e:	ee18 3a90 	vmov	r3, s17
 8010872:	2b00      	cmp	r3, #0
 8010874:	da66      	bge.n	8010944 <_svfprintf_r+0x51c>
 8010876:	eeb1 9b48 	vneg.f64	d9, d8
 801087a:	232d      	movs	r3, #45	@ 0x2d
 801087c:	930d      	str	r3, [sp, #52]	@ 0x34
 801087e:	9b04      	ldr	r3, [sp, #16]
 8010880:	f023 0720 	bic.w	r7, r3, #32
 8010884:	2f41      	cmp	r7, #65	@ 0x41
 8010886:	f040 81c6 	bne.w	8010c16 <_svfprintf_r+0x7ee>
 801088a:	eeb0 0b49 	vmov.f64	d0, d9
 801088e:	a818      	add	r0, sp, #96	@ 0x60
 8010890:	f7fe fc5a 	bl	800f148 <frexp>
 8010894:	eeb4 7b00 	vmov.f64	d7, #64	@ 0x3e000000  0.125
 8010898:	ee20 0b07 	vmul.f64	d0, d0, d7
 801089c:	eeb5 0b40 	vcmp.f64	d0, #0.0
 80108a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108a4:	bf08      	it	eq
 80108a6:	2301      	moveq	r3, #1
 80108a8:	9a04      	ldr	r2, [sp, #16]
 80108aa:	bf08      	it	eq
 80108ac:	9318      	streq	r3, [sp, #96]	@ 0x60
 80108ae:	492e      	ldr	r1, [pc, #184]	@ (8010968 <_svfprintf_r+0x540>)
 80108b0:	4b2e      	ldr	r3, [pc, #184]	@ (801096c <_svfprintf_r+0x544>)
 80108b2:	eeb3 7b00 	vmov.f64	d7, #48	@ 0x41800000  16.0
 80108b6:	2a61      	cmp	r2, #97	@ 0x61
 80108b8:	bf18      	it	ne
 80108ba:	4619      	movne	r1, r3
 80108bc:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 80108c0:	464b      	mov	r3, r9
 80108c2:	ee20 0b07 	vmul.f64	d0, d0, d7
 80108c6:	eefd 6bc0 	vcvt.s32.f64	s13, d0
 80108ca:	ee16 0a90 	vmov	r0, s13
 80108ce:	5c0e      	ldrb	r6, [r1, r0]
 80108d0:	f803 6b01 	strb.w	r6, [r3], #1
 80108d4:	1c56      	adds	r6, r2, #1
 80108d6:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80108da:	ee30 0b46 	vsub.f64	d0, d0, d6
 80108de:	d006      	beq.n	80108ee <_svfprintf_r+0x4c6>
 80108e0:	eeb5 0b40 	vcmp.f64	d0, #0.0
 80108e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108e8:	f102 36ff 	add.w	r6, r2, #4294967295	@ 0xffffffff
 80108ec:	d12e      	bne.n	801094c <_svfprintf_r+0x524>
 80108ee:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 80108f2:	eeb4 0bc7 	vcmpe.f64	d0, d7
 80108f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108fa:	dc39      	bgt.n	8010970 <_svfprintf_r+0x548>
 80108fc:	eeb4 0b47 	vcmp.f64	d0, d7
 8010900:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010904:	d101      	bne.n	801090a <_svfprintf_r+0x4e2>
 8010906:	07c6      	lsls	r6, r0, #31
 8010908:	d432      	bmi.n	8010970 <_svfprintf_r+0x548>
 801090a:	4619      	mov	r1, r3
 801090c:	189e      	adds	r6, r3, r2
 801090e:	f04f 0c30 	mov.w	ip, #48	@ 0x30
 8010912:	1a70      	subs	r0, r6, r1
 8010914:	2800      	cmp	r0, #0
 8010916:	f280 817b 	bge.w	8010c10 <_svfprintf_r+0x7e8>
 801091a:	1c51      	adds	r1, r2, #1
 801091c:	3201      	adds	r2, #1
 801091e:	bfb8      	it	lt
 8010920:	2100      	movlt	r1, #0
 8010922:	440b      	add	r3, r1
 8010924:	e037      	b.n	8010996 <_svfprintf_r+0x56e>
 8010926:	f04f 0b00 	mov.w	fp, #0
 801092a:	f10d 09c4 	add.w	r9, sp, #196	@ 0xc4
 801092e:	e79b      	b.n	8010868 <_svfprintf_r+0x440>
 8010930:	4683      	mov	fp, r0
 8010932:	e799      	b.n	8010868 <_svfprintf_r+0x440>
 8010934:	f04f 0b00 	mov.w	fp, #0
 8010938:	f04f 0806 	mov.w	r8, #6
 801093c:	e794      	b.n	8010868 <_svfprintf_r+0x440>
 801093e:	f04f 0b00 	mov.w	fp, #0
 8010942:	e791      	b.n	8010868 <_svfprintf_r+0x440>
 8010944:	2300      	movs	r3, #0
 8010946:	eeb0 9b48 	vmov.f64	d9, d8
 801094a:	e797      	b.n	801087c <_svfprintf_r+0x454>
 801094c:	4632      	mov	r2, r6
 801094e:	e7b8      	b.n	80108c2 <_svfprintf_r+0x49a>
 8010950:	ffffffff 	.word	0xffffffff
 8010954:	7fefffff 	.word	0x7fefffff
 8010958:	080140ed 	.word	0x080140ed
 801095c:	080140f1 	.word	0x080140f1
 8010960:	080140f5 	.word	0x080140f5
 8010964:	080140f9 	.word	0x080140f9
 8010968:	08013f39 	.word	0x08013f39
 801096c:	08013f28 	.word	0x08013f28
 8010970:	7bce      	ldrb	r6, [r1, #15]
 8010972:	931c      	str	r3, [sp, #112]	@ 0x70
 8010974:	f04f 0c30 	mov.w	ip, #48	@ 0x30
 8010978:	981c      	ldr	r0, [sp, #112]	@ 0x70
 801097a:	1e42      	subs	r2, r0, #1
 801097c:	921c      	str	r2, [sp, #112]	@ 0x70
 801097e:	f810 2c01 	ldrb.w	r2, [r0, #-1]
 8010982:	42b2      	cmp	r2, r6
 8010984:	f000 8141 	beq.w	8010c0a <_svfprintf_r+0x7e2>
 8010988:	2a39      	cmp	r2, #57	@ 0x39
 801098a:	bf16      	itet	ne
 801098c:	3201      	addne	r2, #1
 801098e:	7a8a      	ldrbeq	r2, [r1, #10]
 8010990:	b2d2      	uxtbne	r2, r2
 8010992:	f800 2c01 	strb.w	r2, [r0, #-1]
 8010996:	eba3 0309 	sub.w	r3, r3, r9
 801099a:	2f47      	cmp	r7, #71	@ 0x47
 801099c:	9e18      	ldr	r6, [sp, #96]	@ 0x60
 801099e:	9303      	str	r3, [sp, #12]
 80109a0:	f040 8179 	bne.w	8010c96 <_svfprintf_r+0x86e>
 80109a4:	1cf1      	adds	r1, r6, #3
 80109a6:	db02      	blt.n	80109ae <_svfprintf_r+0x586>
 80109a8:	4546      	cmp	r6, r8
 80109aa:	f340 8196 	ble.w	8010cda <_svfprintf_r+0x8b2>
 80109ae:	9b04      	ldr	r3, [sp, #16]
 80109b0:	3b02      	subs	r3, #2
 80109b2:	9304      	str	r3, [sp, #16]
 80109b4:	9904      	ldr	r1, [sp, #16]
 80109b6:	f89d 2010 	ldrb.w	r2, [sp, #16]
 80109ba:	f021 0120 	bic.w	r1, r1, #32
 80109be:	2941      	cmp	r1, #65	@ 0x41
 80109c0:	bf08      	it	eq
 80109c2:	320f      	addeq	r2, #15
 80109c4:	f106 33ff 	add.w	r3, r6, #4294967295	@ 0xffffffff
 80109c8:	bf06      	itte	eq
 80109ca:	b2d2      	uxtbeq	r2, r2
 80109cc:	2101      	moveq	r1, #1
 80109ce:	2100      	movne	r1, #0
 80109d0:	2b00      	cmp	r3, #0
 80109d2:	9318      	str	r3, [sp, #96]	@ 0x60
 80109d4:	bfb8      	it	lt
 80109d6:	f1c6 0301 	rsblt	r3, r6, #1
 80109da:	f88d 2068 	strb.w	r2, [sp, #104]	@ 0x68
 80109de:	bfb4      	ite	lt
 80109e0:	222d      	movlt	r2, #45	@ 0x2d
 80109e2:	222b      	movge	r2, #43	@ 0x2b
 80109e4:	2b09      	cmp	r3, #9
 80109e6:	f88d 2069 	strb.w	r2, [sp, #105]	@ 0x69
 80109ea:	f340 8169 	ble.w	8010cc0 <_svfprintf_r+0x898>
 80109ee:	f10d 0077 	add.w	r0, sp, #119	@ 0x77
 80109f2:	270a      	movs	r7, #10
 80109f4:	4602      	mov	r2, r0
 80109f6:	fbb3 f6f7 	udiv	r6, r3, r7
 80109fa:	fb07 3116 	mls	r1, r7, r6, r3
 80109fe:	3130      	adds	r1, #48	@ 0x30
 8010a00:	f802 1c01 	strb.w	r1, [r2, #-1]
 8010a04:	4619      	mov	r1, r3
 8010a06:	2963      	cmp	r1, #99	@ 0x63
 8010a08:	f100 30ff 	add.w	r0, r0, #4294967295	@ 0xffffffff
 8010a0c:	4633      	mov	r3, r6
 8010a0e:	dcf1      	bgt.n	80109f4 <_svfprintf_r+0x5cc>
 8010a10:	3330      	adds	r3, #48	@ 0x30
 8010a12:	1e91      	subs	r1, r2, #2
 8010a14:	f800 3c01 	strb.w	r3, [r0, #-1]
 8010a18:	f10d 0669 	add.w	r6, sp, #105	@ 0x69
 8010a1c:	460b      	mov	r3, r1
 8010a1e:	f10d 0077 	add.w	r0, sp, #119	@ 0x77
 8010a22:	4283      	cmp	r3, r0
 8010a24:	f0c0 8147 	bcc.w	8010cb6 <_svfprintf_r+0x88e>
 8010a28:	f10d 0379 	add.w	r3, sp, #121	@ 0x79
 8010a2c:	1a9b      	subs	r3, r3, r2
 8010a2e:	4281      	cmp	r1, r0
 8010a30:	bf88      	it	hi
 8010a32:	2300      	movhi	r3, #0
 8010a34:	f10d 026a 	add.w	r2, sp, #106	@ 0x6a
 8010a38:	441a      	add	r2, r3
 8010a3a:	ab1a      	add	r3, sp, #104	@ 0x68
 8010a3c:	1ad3      	subs	r3, r2, r3
 8010a3e:	9a03      	ldr	r2, [sp, #12]
 8010a40:	9311      	str	r3, [sp, #68]	@ 0x44
 8010a42:	2a01      	cmp	r2, #1
 8010a44:	eb03 0802 	add.w	r8, r3, r2
 8010a48:	dc01      	bgt.n	8010a4e <_svfprintf_r+0x626>
 8010a4a:	07ea      	lsls	r2, r5, #31
 8010a4c:	d501      	bpl.n	8010a52 <_svfprintf_r+0x62a>
 8010a4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010a50:	4498      	add	r8, r3
 8010a52:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 8010a56:	2700      	movs	r7, #0
 8010a58:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 8010a5c:	930c      	str	r3, [sp, #48]	@ 0x30
 8010a5e:	9706      	str	r7, [sp, #24]
 8010a60:	463e      	mov	r6, r7
 8010a62:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010a64:	2b00      	cmp	r3, #0
 8010a66:	f040 8180 	bne.w	8010d6a <_svfprintf_r+0x942>
 8010a6a:	2300      	movs	r3, #0
 8010a6c:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 8010a6e:	930c      	str	r3, [sp, #48]	@ 0x30
 8010a70:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010a72:	4543      	cmp	r3, r8
 8010a74:	bfb8      	it	lt
 8010a76:	4643      	movlt	r3, r8
 8010a78:	930d      	str	r3, [sp, #52]	@ 0x34
 8010a7a:	f89d 305b 	ldrb.w	r3, [sp, #91]	@ 0x5b
 8010a7e:	b113      	cbz	r3, 8010a86 <_svfprintf_r+0x65e>
 8010a80:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010a82:	3301      	adds	r3, #1
 8010a84:	930d      	str	r3, [sp, #52]	@ 0x34
 8010a86:	f015 0302 	ands.w	r3, r5, #2
 8010a8a:	9313      	str	r3, [sp, #76]	@ 0x4c
 8010a8c:	bf1e      	ittt	ne
 8010a8e:	9b0d      	ldrne	r3, [sp, #52]	@ 0x34
 8010a90:	3302      	addne	r3, #2
 8010a92:	930d      	strne	r3, [sp, #52]	@ 0x34
 8010a94:	f015 0384 	ands.w	r3, r5, #132	@ 0x84
 8010a98:	9314      	str	r3, [sp, #80]	@ 0x50
 8010a9a:	d120      	bne.n	8010ade <_svfprintf_r+0x6b6>
 8010a9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010a9e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010aa0:	1a9b      	subs	r3, r3, r2
 8010aa2:	2b00      	cmp	r3, #0
 8010aa4:	dd1b      	ble.n	8010ade <_svfprintf_r+0x6b6>
 8010aa6:	e9dd 2c1f 	ldrd	r2, ip, [sp, #124]	@ 0x7c
 8010aaa:	49a5      	ldr	r1, [pc, #660]	@ (8010d40 <_svfprintf_r+0x918>)
 8010aac:	6021      	str	r1, [r4, #0]
 8010aae:	2b10      	cmp	r3, #16
 8010ab0:	f102 0201 	add.w	r2, r2, #1
 8010ab4:	f104 0008 	add.w	r0, r4, #8
 8010ab8:	f300 828c 	bgt.w	8010fd4 <_svfprintf_r+0xbac>
 8010abc:	eb0c 0103 	add.w	r1, ip, r3
 8010ac0:	2a07      	cmp	r2, #7
 8010ac2:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
 8010ac6:	6063      	str	r3, [r4, #4]
 8010ac8:	f340 8299 	ble.w	8010ffe <_svfprintf_r+0xbd6>
 8010acc:	9802      	ldr	r0, [sp, #8]
 8010ace:	aa1e      	add	r2, sp, #120	@ 0x78
 8010ad0:	4651      	mov	r1, sl
 8010ad2:	f001 fda7 	bl	8012624 <__ssprint_r>
 8010ad6:	2800      	cmp	r0, #0
 8010ad8:	f040 85c7 	bne.w	801166a <_svfprintf_r+0x1242>
 8010adc:	ac21      	add	r4, sp, #132	@ 0x84
 8010ade:	f89d 205b 	ldrb.w	r2, [sp, #91]	@ 0x5b
 8010ae2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8010ae4:	b16a      	cbz	r2, 8010b02 <_svfprintf_r+0x6da>
 8010ae6:	f10d 025b 	add.w	r2, sp, #91	@ 0x5b
 8010aea:	6022      	str	r2, [r4, #0]
 8010aec:	2201      	movs	r2, #1
 8010aee:	4413      	add	r3, r2
 8010af0:	9320      	str	r3, [sp, #128]	@ 0x80
 8010af2:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8010af4:	6062      	str	r2, [r4, #4]
 8010af6:	4413      	add	r3, r2
 8010af8:	2b07      	cmp	r3, #7
 8010afa:	931f      	str	r3, [sp, #124]	@ 0x7c
 8010afc:	f300 8281 	bgt.w	8011002 <_svfprintf_r+0xbda>
 8010b00:	3408      	adds	r4, #8
 8010b02:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8010b04:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8010b06:	b162      	cbz	r2, 8010b22 <_svfprintf_r+0x6fa>
 8010b08:	aa17      	add	r2, sp, #92	@ 0x5c
 8010b0a:	6022      	str	r2, [r4, #0]
 8010b0c:	2202      	movs	r2, #2
 8010b0e:	4413      	add	r3, r2
 8010b10:	9320      	str	r3, [sp, #128]	@ 0x80
 8010b12:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8010b14:	6062      	str	r2, [r4, #4]
 8010b16:	3301      	adds	r3, #1
 8010b18:	2b07      	cmp	r3, #7
 8010b1a:	931f      	str	r3, [sp, #124]	@ 0x7c
 8010b1c:	f300 827b 	bgt.w	8011016 <_svfprintf_r+0xbee>
 8010b20:	3408      	adds	r4, #8
 8010b22:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8010b24:	2b80      	cmp	r3, #128	@ 0x80
 8010b26:	d120      	bne.n	8010b6a <_svfprintf_r+0x742>
 8010b28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010b2a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010b2c:	1a9b      	subs	r3, r3, r2
 8010b2e:	2b00      	cmp	r3, #0
 8010b30:	dd1b      	ble.n	8010b6a <_svfprintf_r+0x742>
 8010b32:	e9dd 2c1f 	ldrd	r2, ip, [sp, #124]	@ 0x7c
 8010b36:	4983      	ldr	r1, [pc, #524]	@ (8010d44 <_svfprintf_r+0x91c>)
 8010b38:	6021      	str	r1, [r4, #0]
 8010b3a:	2b10      	cmp	r3, #16
 8010b3c:	f102 0201 	add.w	r2, r2, #1
 8010b40:	f104 0008 	add.w	r0, r4, #8
 8010b44:	f300 8271 	bgt.w	801102a <_svfprintf_r+0xc02>
 8010b48:	eb0c 0103 	add.w	r1, ip, r3
 8010b4c:	2a07      	cmp	r2, #7
 8010b4e:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
 8010b52:	6063      	str	r3, [r4, #4]
 8010b54:	f340 827e 	ble.w	8011054 <_svfprintf_r+0xc2c>
 8010b58:	9802      	ldr	r0, [sp, #8]
 8010b5a:	aa1e      	add	r2, sp, #120	@ 0x78
 8010b5c:	4651      	mov	r1, sl
 8010b5e:	f001 fd61 	bl	8012624 <__ssprint_r>
 8010b62:	2800      	cmp	r0, #0
 8010b64:	f040 8581 	bne.w	801166a <_svfprintf_r+0x1242>
 8010b68:	ac21      	add	r4, sp, #132	@ 0x84
 8010b6a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010b6c:	eba3 0308 	sub.w	r3, r3, r8
 8010b70:	2b00      	cmp	r3, #0
 8010b72:	930c      	str	r3, [sp, #48]	@ 0x30
 8010b74:	dd1c      	ble.n	8010bb0 <_svfprintf_r+0x788>
 8010b76:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8010b78:	e9dd 231f 	ldrd	r2, r3, [sp, #124]	@ 0x7c
 8010b7c:	2810      	cmp	r0, #16
 8010b7e:	4871      	ldr	r0, [pc, #452]	@ (8010d44 <_svfprintf_r+0x91c>)
 8010b80:	6020      	str	r0, [r4, #0]
 8010b82:	f102 0201 	add.w	r2, r2, #1
 8010b86:	f104 0108 	add.w	r1, r4, #8
 8010b8a:	f300 8265 	bgt.w	8011058 <_svfprintf_r+0xc30>
 8010b8e:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8010b90:	6060      	str	r0, [r4, #4]
 8010b92:	4403      	add	r3, r0
 8010b94:	2a07      	cmp	r2, #7
 8010b96:	e9cd 231f 	strd	r2, r3, [sp, #124]	@ 0x7c
 8010b9a:	f340 8272 	ble.w	8011082 <_svfprintf_r+0xc5a>
 8010b9e:	9802      	ldr	r0, [sp, #8]
 8010ba0:	aa1e      	add	r2, sp, #120	@ 0x78
 8010ba2:	4651      	mov	r1, sl
 8010ba4:	f001 fd3e 	bl	8012624 <__ssprint_r>
 8010ba8:	2800      	cmp	r0, #0
 8010baa:	f040 855e 	bne.w	801166a <_svfprintf_r+0x1242>
 8010bae:	ac21      	add	r4, sp, #132	@ 0x84
 8010bb0:	05e9      	lsls	r1, r5, #23
 8010bb2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8010bb4:	f100 826c 	bmi.w	8011090 <_svfprintf_r+0xc68>
 8010bb8:	4443      	add	r3, r8
 8010bba:	9320      	str	r3, [sp, #128]	@ 0x80
 8010bbc:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8010bbe:	3301      	adds	r3, #1
 8010bc0:	2b07      	cmp	r3, #7
 8010bc2:	e9c4 9800 	strd	r9, r8, [r4]
 8010bc6:	931f      	str	r3, [sp, #124]	@ 0x7c
 8010bc8:	f300 82a4 	bgt.w	8011114 <_svfprintf_r+0xcec>
 8010bcc:	3408      	adds	r4, #8
 8010bce:	076a      	lsls	r2, r5, #29
 8010bd0:	f100 852d 	bmi.w	801162e <_svfprintf_r+0x1206>
 8010bd4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 8010bd8:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8010bda:	428a      	cmp	r2, r1
 8010bdc:	bfac      	ite	ge
 8010bde:	189b      	addge	r3, r3, r2
 8010be0:	185b      	addlt	r3, r3, r1
 8010be2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010be4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8010be6:	b13b      	cbz	r3, 8010bf8 <_svfprintf_r+0x7d0>
 8010be8:	9802      	ldr	r0, [sp, #8]
 8010bea:	aa1e      	add	r2, sp, #120	@ 0x78
 8010bec:	4651      	mov	r1, sl
 8010bee:	f001 fd19 	bl	8012624 <__ssprint_r>
 8010bf2:	2800      	cmp	r0, #0
 8010bf4:	f040 8539 	bne.w	801166a <_svfprintf_r+0x1242>
 8010bf8:	2300      	movs	r3, #0
 8010bfa:	931f      	str	r3, [sp, #124]	@ 0x7c
 8010bfc:	f1bb 0f00 	cmp.w	fp, #0
 8010c00:	f040 854f 	bne.w	80116a2 <_svfprintf_r+0x127a>
 8010c04:	9e05      	ldr	r6, [sp, #20]
 8010c06:	ac21      	add	r4, sp, #132	@ 0x84
 8010c08:	e0bc      	b.n	8010d84 <_svfprintf_r+0x95c>
 8010c0a:	f800 cc01 	strb.w	ip, [r0, #-1]
 8010c0e:	e6b3      	b.n	8010978 <_svfprintf_r+0x550>
 8010c10:	f801 cb01 	strb.w	ip, [r1], #1
 8010c14:	e67d      	b.n	8010912 <_svfprintf_r+0x4ea>
 8010c16:	2f46      	cmp	r7, #70	@ 0x46
 8010c18:	d005      	beq.n	8010c26 <_svfprintf_r+0x7fe>
 8010c1a:	2f45      	cmp	r7, #69	@ 0x45
 8010c1c:	d117      	bne.n	8010c4e <_svfprintf_r+0x826>
 8010c1e:	f108 0601 	add.w	r6, r8, #1
 8010c22:	2102      	movs	r1, #2
 8010c24:	e001      	b.n	8010c2a <_svfprintf_r+0x802>
 8010c26:	4646      	mov	r6, r8
 8010c28:	2103      	movs	r1, #3
 8010c2a:	ab1c      	add	r3, sp, #112	@ 0x70
 8010c2c:	9301      	str	r3, [sp, #4]
 8010c2e:	ab19      	add	r3, sp, #100	@ 0x64
 8010c30:	9300      	str	r3, [sp, #0]
 8010c32:	9802      	ldr	r0, [sp, #8]
 8010c34:	eeb0 0b49 	vmov.f64	d0, d9
 8010c38:	ab18      	add	r3, sp, #96	@ 0x60
 8010c3a:	4632      	mov	r2, r6
 8010c3c:	f7fe fb54 	bl	800f2e8 <_dtoa_r>
 8010c40:	2f47      	cmp	r7, #71	@ 0x47
 8010c42:	4681      	mov	r9, r0
 8010c44:	d115      	bne.n	8010c72 <_svfprintf_r+0x84a>
 8010c46:	07e8      	lsls	r0, r5, #31
 8010c48:	d403      	bmi.n	8010c52 <_svfprintf_r+0x82a>
 8010c4a:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8010c4c:	e6a3      	b.n	8010996 <_svfprintf_r+0x56e>
 8010c4e:	4646      	mov	r6, r8
 8010c50:	e7e7      	b.n	8010c22 <_svfprintf_r+0x7fa>
 8010c52:	eb09 0306 	add.w	r3, r9, r6
 8010c56:	eeb5 9b40 	vcmp.f64	d9, #0.0
 8010c5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c5e:	bf08      	it	eq
 8010c60:	931c      	streq	r3, [sp, #112]	@ 0x70
 8010c62:	2130      	movs	r1, #48	@ 0x30
 8010c64:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8010c66:	4293      	cmp	r3, r2
 8010c68:	d9ef      	bls.n	8010c4a <_svfprintf_r+0x822>
 8010c6a:	1c50      	adds	r0, r2, #1
 8010c6c:	901c      	str	r0, [sp, #112]	@ 0x70
 8010c6e:	7011      	strb	r1, [r2, #0]
 8010c70:	e7f8      	b.n	8010c64 <_svfprintf_r+0x83c>
 8010c72:	2f46      	cmp	r7, #70	@ 0x46
 8010c74:	eb00 0306 	add.w	r3, r0, r6
 8010c78:	d1ed      	bne.n	8010c56 <_svfprintf_r+0x82e>
 8010c7a:	7802      	ldrb	r2, [r0, #0]
 8010c7c:	2a30      	cmp	r2, #48	@ 0x30
 8010c7e:	d107      	bne.n	8010c90 <_svfprintf_r+0x868>
 8010c80:	eeb5 9b40 	vcmp.f64	d9, #0.0
 8010c84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c88:	bf1c      	itt	ne
 8010c8a:	f1c6 0601 	rsbne	r6, r6, #1
 8010c8e:	9618      	strne	r6, [sp, #96]	@ 0x60
 8010c90:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8010c92:	4413      	add	r3, r2
 8010c94:	e7df      	b.n	8010c56 <_svfprintf_r+0x82e>
 8010c96:	2f46      	cmp	r7, #70	@ 0x46
 8010c98:	f47f ae8c 	bne.w	80109b4 <_svfprintf_r+0x58c>
 8010c9c:	f005 0301 	and.w	r3, r5, #1
 8010ca0:	2e00      	cmp	r6, #0
 8010ca2:	ea43 0308 	orr.w	r3, r3, r8
 8010ca6:	dd25      	ble.n	8010cf4 <_svfprintf_r+0x8cc>
 8010ca8:	b37b      	cbz	r3, 8010d0a <_svfprintf_r+0x8e2>
 8010caa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010cac:	18f3      	adds	r3, r6, r3
 8010cae:	4498      	add	r8, r3
 8010cb0:	2366      	movs	r3, #102	@ 0x66
 8010cb2:	9304      	str	r3, [sp, #16]
 8010cb4:	e02f      	b.n	8010d16 <_svfprintf_r+0x8ee>
 8010cb6:	f813 7b01 	ldrb.w	r7, [r3], #1
 8010cba:	f806 7f01 	strb.w	r7, [r6, #1]!
 8010cbe:	e6b0      	b.n	8010a22 <_svfprintf_r+0x5fa>
 8010cc0:	b941      	cbnz	r1, 8010cd4 <_svfprintf_r+0x8ac>
 8010cc2:	2230      	movs	r2, #48	@ 0x30
 8010cc4:	f88d 206a 	strb.w	r2, [sp, #106]	@ 0x6a
 8010cc8:	f10d 026b 	add.w	r2, sp, #107	@ 0x6b
 8010ccc:	3330      	adds	r3, #48	@ 0x30
 8010cce:	f802 3b01 	strb.w	r3, [r2], #1
 8010cd2:	e6b2      	b.n	8010a3a <_svfprintf_r+0x612>
 8010cd4:	f10d 026a 	add.w	r2, sp, #106	@ 0x6a
 8010cd8:	e7f8      	b.n	8010ccc <_svfprintf_r+0x8a4>
 8010cda:	9b03      	ldr	r3, [sp, #12]
 8010cdc:	429e      	cmp	r6, r3
 8010cde:	da0d      	bge.n	8010cfc <_svfprintf_r+0x8d4>
 8010ce0:	9b03      	ldr	r3, [sp, #12]
 8010ce2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010ce4:	2e00      	cmp	r6, #0
 8010ce6:	eb03 0802 	add.w	r8, r3, r2
 8010cea:	dc0c      	bgt.n	8010d06 <_svfprintf_r+0x8de>
 8010cec:	f1c6 0301 	rsb	r3, r6, #1
 8010cf0:	4498      	add	r8, r3
 8010cf2:	e008      	b.n	8010d06 <_svfprintf_r+0x8de>
 8010cf4:	b15b      	cbz	r3, 8010d0e <_svfprintf_r+0x8e6>
 8010cf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010cf8:	3301      	adds	r3, #1
 8010cfa:	e7d8      	b.n	8010cae <_svfprintf_r+0x886>
 8010cfc:	07eb      	lsls	r3, r5, #31
 8010cfe:	d51d      	bpl.n	8010d3c <_svfprintf_r+0x914>
 8010d00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010d02:	eb06 0803 	add.w	r8, r6, r3
 8010d06:	2367      	movs	r3, #103	@ 0x67
 8010d08:	e7d3      	b.n	8010cb2 <_svfprintf_r+0x88a>
 8010d0a:	46b0      	mov	r8, r6
 8010d0c:	e7d0      	b.n	8010cb0 <_svfprintf_r+0x888>
 8010d0e:	2366      	movs	r3, #102	@ 0x66
 8010d10:	9304      	str	r3, [sp, #16]
 8010d12:	f04f 0801 	mov.w	r8, #1
 8010d16:	f415 6380 	ands.w	r3, r5, #1024	@ 0x400
 8010d1a:	9306      	str	r3, [sp, #24]
 8010d1c:	d023      	beq.n	8010d66 <_svfprintf_r+0x93e>
 8010d1e:	2700      	movs	r7, #0
 8010d20:	2e00      	cmp	r6, #0
 8010d22:	9706      	str	r7, [sp, #24]
 8010d24:	f77f ae9d 	ble.w	8010a62 <_svfprintf_r+0x63a>
 8010d28:	9b07      	ldr	r3, [sp, #28]
 8010d2a:	781b      	ldrb	r3, [r3, #0]
 8010d2c:	2bff      	cmp	r3, #255	@ 0xff
 8010d2e:	d10b      	bne.n	8010d48 <_svfprintf_r+0x920>
 8010d30:	9b06      	ldr	r3, [sp, #24]
 8010d32:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010d34:	443b      	add	r3, r7
 8010d36:	fb02 8803 	mla	r8, r2, r3, r8
 8010d3a:	e692      	b.n	8010a62 <_svfprintf_r+0x63a>
 8010d3c:	46b0      	mov	r8, r6
 8010d3e:	e7e2      	b.n	8010d06 <_svfprintf_r+0x8de>
 8010d40:	0801410d 	.word	0x0801410d
 8010d44:	080140fd 	.word	0x080140fd
 8010d48:	42b3      	cmp	r3, r6
 8010d4a:	daf1      	bge.n	8010d30 <_svfprintf_r+0x908>
 8010d4c:	1af6      	subs	r6, r6, r3
 8010d4e:	9b07      	ldr	r3, [sp, #28]
 8010d50:	785b      	ldrb	r3, [r3, #1]
 8010d52:	b133      	cbz	r3, 8010d62 <_svfprintf_r+0x93a>
 8010d54:	9b06      	ldr	r3, [sp, #24]
 8010d56:	3301      	adds	r3, #1
 8010d58:	9306      	str	r3, [sp, #24]
 8010d5a:	9b07      	ldr	r3, [sp, #28]
 8010d5c:	3301      	adds	r3, #1
 8010d5e:	9307      	str	r3, [sp, #28]
 8010d60:	e7e2      	b.n	8010d28 <_svfprintf_r+0x900>
 8010d62:	3701      	adds	r7, #1
 8010d64:	e7e0      	b.n	8010d28 <_svfprintf_r+0x900>
 8010d66:	9f06      	ldr	r7, [sp, #24]
 8010d68:	e67b      	b.n	8010a62 <_svfprintf_r+0x63a>
 8010d6a:	232d      	movs	r3, #45	@ 0x2d
 8010d6c:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
 8010d70:	e67b      	b.n	8010a6a <_svfprintf_r+0x642>
 8010d72:	06af      	lsls	r7, r5, #26
 8010d74:	d50a      	bpl.n	8010d8c <_svfprintf_r+0x964>
 8010d76:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8010d78:	6833      	ldr	r3, [r6, #0]
 8010d7a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8010d7c:	17d2      	asrs	r2, r2, #31
 8010d7e:	e9c3 1200 	strd	r1, r2, [r3]
 8010d82:	3604      	adds	r6, #4
 8010d84:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010d88:	f7ff bb87 	b.w	801049a <_svfprintf_r+0x72>
 8010d8c:	06e8      	lsls	r0, r5, #27
 8010d8e:	d503      	bpl.n	8010d98 <_svfprintf_r+0x970>
 8010d90:	6833      	ldr	r3, [r6, #0]
 8010d92:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8010d94:	601a      	str	r2, [r3, #0]
 8010d96:	e7f4      	b.n	8010d82 <_svfprintf_r+0x95a>
 8010d98:	0669      	lsls	r1, r5, #25
 8010d9a:	d503      	bpl.n	8010da4 <_svfprintf_r+0x97c>
 8010d9c:	6833      	ldr	r3, [r6, #0]
 8010d9e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8010da0:	801a      	strh	r2, [r3, #0]
 8010da2:	e7ee      	b.n	8010d82 <_svfprintf_r+0x95a>
 8010da4:	05aa      	lsls	r2, r5, #22
 8010da6:	d5f3      	bpl.n	8010d90 <_svfprintf_r+0x968>
 8010da8:	6833      	ldr	r3, [r6, #0]
 8010daa:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8010dac:	701a      	strb	r2, [r3, #0]
 8010dae:	e7e8      	b.n	8010d82 <_svfprintf_r+0x95a>
 8010db0:	f045 0510 	orr.w	r5, r5, #16
 8010db4:	f015 0320 	ands.w	r3, r5, #32
 8010db8:	d020      	beq.n	8010dfc <_svfprintf_r+0x9d4>
 8010dba:	3607      	adds	r6, #7
 8010dbc:	f026 0307 	bic.w	r3, r6, #7
 8010dc0:	461a      	mov	r2, r3
 8010dc2:	685f      	ldr	r7, [r3, #4]
 8010dc4:	f852 6b08 	ldr.w	r6, [r2], #8
 8010dc8:	9205      	str	r2, [sp, #20]
 8010dca:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 8010dce:	2300      	movs	r3, #0
 8010dd0:	2200      	movs	r2, #0
 8010dd2:	f88d 205b 	strb.w	r2, [sp, #91]	@ 0x5b
 8010dd6:	f1b8 3fff 	cmp.w	r8, #4294967295	@ 0xffffffff
 8010dda:	f000 8473 	beq.w	80116c4 <_svfprintf_r+0x129c>
 8010dde:	f025 0280 	bic.w	r2, r5, #128	@ 0x80
 8010de2:	9206      	str	r2, [sp, #24]
 8010de4:	ea56 0207 	orrs.w	r2, r6, r7
 8010de8:	f040 8471 	bne.w	80116ce <_svfprintf_r+0x12a6>
 8010dec:	f1b8 0f00 	cmp.w	r8, #0
 8010df0:	f000 80dc 	beq.w	8010fac <_svfprintf_r+0xb84>
 8010df4:	2b01      	cmp	r3, #1
 8010df6:	f040 846d 	bne.w	80116d4 <_svfprintf_r+0x12ac>
 8010dfa:	e083      	b.n	8010f04 <_svfprintf_r+0xadc>
 8010dfc:	4632      	mov	r2, r6
 8010dfe:	f015 0710 	ands.w	r7, r5, #16
 8010e02:	f852 6b04 	ldr.w	r6, [r2], #4
 8010e06:	9205      	str	r2, [sp, #20]
 8010e08:	d001      	beq.n	8010e0e <_svfprintf_r+0x9e6>
 8010e0a:	461f      	mov	r7, r3
 8010e0c:	e7dd      	b.n	8010dca <_svfprintf_r+0x9a2>
 8010e0e:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 8010e12:	d001      	beq.n	8010e18 <_svfprintf_r+0x9f0>
 8010e14:	b2b6      	uxth	r6, r6
 8010e16:	e7d8      	b.n	8010dca <_svfprintf_r+0x9a2>
 8010e18:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 8010e1c:	d0d5      	beq.n	8010dca <_svfprintf_r+0x9a2>
 8010e1e:	b2f6      	uxtb	r6, r6
 8010e20:	e7f3      	b.n	8010e0a <_svfprintf_r+0x9e2>
 8010e22:	4633      	mov	r3, r6
 8010e24:	2278      	movs	r2, #120	@ 0x78
 8010e26:	f853 6b04 	ldr.w	r6, [r3], #4
 8010e2a:	9305      	str	r3, [sp, #20]
 8010e2c:	f647 0330 	movw	r3, #30768	@ 0x7830
 8010e30:	f8ad 305c 	strh.w	r3, [sp, #92]	@ 0x5c
 8010e34:	4b94      	ldr	r3, [pc, #592]	@ (8011088 <_svfprintf_r+0xc60>)
 8010e36:	9312      	str	r3, [sp, #72]	@ 0x48
 8010e38:	2700      	movs	r7, #0
 8010e3a:	f045 0502 	orr.w	r5, r5, #2
 8010e3e:	2302      	movs	r3, #2
 8010e40:	9204      	str	r2, [sp, #16]
 8010e42:	e7c5      	b.n	8010dd0 <_svfprintf_r+0x9a8>
 8010e44:	4633      	mov	r3, r6
 8010e46:	f1b8 3fff 	cmp.w	r8, #4294967295	@ 0xffffffff
 8010e4a:	f853 9b04 	ldr.w	r9, [r3], #4
 8010e4e:	9305      	str	r3, [sp, #20]
 8010e50:	f04f 0600 	mov.w	r6, #0
 8010e54:	f88d 605b 	strb.w	r6, [sp, #91]	@ 0x5b
 8010e58:	d00f      	beq.n	8010e7a <_svfprintf_r+0xa52>
 8010e5a:	4642      	mov	r2, r8
 8010e5c:	4631      	mov	r1, r6
 8010e5e:	4648      	mov	r0, r9
 8010e60:	f7ef fa3e 	bl	80002e0 <memchr>
 8010e64:	4683      	mov	fp, r0
 8010e66:	2800      	cmp	r0, #0
 8010e68:	f43f acb0 	beq.w	80107cc <_svfprintf_r+0x3a4>
 8010e6c:	eba0 0809 	sub.w	r8, r0, r9
 8010e70:	46b3      	mov	fp, r6
 8010e72:	960c      	str	r6, [sp, #48]	@ 0x30
 8010e74:	4637      	mov	r7, r6
 8010e76:	9606      	str	r6, [sp, #24]
 8010e78:	e5fa      	b.n	8010a70 <_svfprintf_r+0x648>
 8010e7a:	4648      	mov	r0, r9
 8010e7c:	f7ef fa80 	bl	8000380 <strlen>
 8010e80:	46b3      	mov	fp, r6
 8010e82:	4680      	mov	r8, r0
 8010e84:	e4a2      	b.n	80107cc <_svfprintf_r+0x3a4>
 8010e86:	f045 0510 	orr.w	r5, r5, #16
 8010e8a:	f015 0320 	ands.w	r3, r5, #32
 8010e8e:	d009      	beq.n	8010ea4 <_svfprintf_r+0xa7c>
 8010e90:	3607      	adds	r6, #7
 8010e92:	f026 0307 	bic.w	r3, r6, #7
 8010e96:	461a      	mov	r2, r3
 8010e98:	685f      	ldr	r7, [r3, #4]
 8010e9a:	f852 6b08 	ldr.w	r6, [r2], #8
 8010e9e:	9205      	str	r2, [sp, #20]
 8010ea0:	2301      	movs	r3, #1
 8010ea2:	e795      	b.n	8010dd0 <_svfprintf_r+0x9a8>
 8010ea4:	4632      	mov	r2, r6
 8010ea6:	f015 0710 	ands.w	r7, r5, #16
 8010eaa:	f852 6b04 	ldr.w	r6, [r2], #4
 8010eae:	9205      	str	r2, [sp, #20]
 8010eb0:	d001      	beq.n	8010eb6 <_svfprintf_r+0xa8e>
 8010eb2:	461f      	mov	r7, r3
 8010eb4:	e7f4      	b.n	8010ea0 <_svfprintf_r+0xa78>
 8010eb6:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 8010eba:	d001      	beq.n	8010ec0 <_svfprintf_r+0xa98>
 8010ebc:	b2b6      	uxth	r6, r6
 8010ebe:	e7ef      	b.n	8010ea0 <_svfprintf_r+0xa78>
 8010ec0:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 8010ec4:	d0ec      	beq.n	8010ea0 <_svfprintf_r+0xa78>
 8010ec6:	b2f6      	uxtb	r6, r6
 8010ec8:	e7f3      	b.n	8010eb2 <_svfprintf_r+0xa8a>
 8010eca:	4b70      	ldr	r3, [pc, #448]	@ (801108c <_svfprintf_r+0xc64>)
 8010ecc:	f7ff bb7a 	b.w	80105c4 <_svfprintf_r+0x19c>
 8010ed0:	4632      	mov	r2, r6
 8010ed2:	f015 0710 	ands.w	r7, r5, #16
 8010ed6:	f852 6b04 	ldr.w	r6, [r2], #4
 8010eda:	9205      	str	r2, [sp, #20]
 8010edc:	d002      	beq.n	8010ee4 <_svfprintf_r+0xabc>
 8010ede:	461f      	mov	r7, r3
 8010ee0:	f7ff bb7d 	b.w	80105de <_svfprintf_r+0x1b6>
 8010ee4:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 8010ee8:	d002      	beq.n	8010ef0 <_svfprintf_r+0xac8>
 8010eea:	b2b6      	uxth	r6, r6
 8010eec:	f7ff bb77 	b.w	80105de <_svfprintf_r+0x1b6>
 8010ef0:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 8010ef4:	f43f ab73 	beq.w	80105de <_svfprintf_r+0x1b6>
 8010ef8:	b2f6      	uxtb	r6, r6
 8010efa:	e7f0      	b.n	8010ede <_svfprintf_r+0xab6>
 8010efc:	2e0a      	cmp	r6, #10
 8010efe:	f177 0300 	sbcs.w	r3, r7, #0
 8010f02:	d206      	bcs.n	8010f12 <_svfprintf_r+0xaea>
 8010f04:	3630      	adds	r6, #48	@ 0x30
 8010f06:	b2f6      	uxtb	r6, r6
 8010f08:	f88d 6127 	strb.w	r6, [sp, #295]	@ 0x127
 8010f0c:	f20d 1927 	addw	r9, sp, #295	@ 0x127
 8010f10:	e3fc      	b.n	801170c <_svfprintf_r+0x12e4>
 8010f12:	2300      	movs	r3, #0
 8010f14:	9303      	str	r3, [sp, #12]
 8010f16:	9b06      	ldr	r3, [sp, #24]
 8010f18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8010f1c:	ad4a      	add	r5, sp, #296	@ 0x128
 8010f1e:	930c      	str	r3, [sp, #48]	@ 0x30
 8010f20:	220a      	movs	r2, #10
 8010f22:	2300      	movs	r3, #0
 8010f24:	4630      	mov	r0, r6
 8010f26:	4639      	mov	r1, r7
 8010f28:	f7ef fa32 	bl	8000390 <__aeabi_uldivmod>
 8010f2c:	3230      	adds	r2, #48	@ 0x30
 8010f2e:	f805 2c01 	strb.w	r2, [r5, #-1]
 8010f32:	9a03      	ldr	r2, [sp, #12]
 8010f34:	3201      	adds	r2, #1
 8010f36:	9203      	str	r2, [sp, #12]
 8010f38:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8010f3a:	4603      	mov	r3, r0
 8010f3c:	468b      	mov	fp, r1
 8010f3e:	f105 39ff 	add.w	r9, r5, #4294967295	@ 0xffffffff
 8010f42:	b1e2      	cbz	r2, 8010f7e <_svfprintf_r+0xb56>
 8010f44:	9a07      	ldr	r2, [sp, #28]
 8010f46:	9903      	ldr	r1, [sp, #12]
 8010f48:	7812      	ldrb	r2, [r2, #0]
 8010f4a:	4291      	cmp	r1, r2
 8010f4c:	d117      	bne.n	8010f7e <_svfprintf_r+0xb56>
 8010f4e:	29ff      	cmp	r1, #255	@ 0xff
 8010f50:	d015      	beq.n	8010f7e <_svfprintf_r+0xb56>
 8010f52:	2e0a      	cmp	r6, #10
 8010f54:	f177 0200 	sbcs.w	r2, r7, #0
 8010f58:	d311      	bcc.n	8010f7e <_svfprintf_r+0xb56>
 8010f5a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010f5c:	9003      	str	r0, [sp, #12]
 8010f5e:	eba9 0903 	sub.w	r9, r9, r3
 8010f62:	461a      	mov	r2, r3
 8010f64:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8010f66:	4648      	mov	r0, r9
 8010f68:	f7fe f87e 	bl	800f068 <strncpy>
 8010f6c:	9b07      	ldr	r3, [sp, #28]
 8010f6e:	785a      	ldrb	r2, [r3, #1]
 8010f70:	9b03      	ldr	r3, [sp, #12]
 8010f72:	b11a      	cbz	r2, 8010f7c <_svfprintf_r+0xb54>
 8010f74:	9a07      	ldr	r2, [sp, #28]
 8010f76:	3201      	adds	r2, #1
 8010f78:	9207      	str	r2, [sp, #28]
 8010f7a:	2200      	movs	r2, #0
 8010f7c:	9203      	str	r2, [sp, #12]
 8010f7e:	2e0a      	cmp	r6, #10
 8010f80:	f177 0700 	sbcs.w	r7, r7, #0
 8010f84:	f0c0 83c2 	bcc.w	801170c <_svfprintf_r+0x12e4>
 8010f88:	461e      	mov	r6, r3
 8010f8a:	465f      	mov	r7, fp
 8010f8c:	464d      	mov	r5, r9
 8010f8e:	e7c7      	b.n	8010f20 <_svfprintf_r+0xaf8>
 8010f90:	f006 030f 	and.w	r3, r6, #15
 8010f94:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8010f96:	0936      	lsrs	r6, r6, #4
 8010f98:	5cd3      	ldrb	r3, [r2, r3]
 8010f9a:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8010f9e:	ea46 7607 	orr.w	r6, r6, r7, lsl #28
 8010fa2:	093f      	lsrs	r7, r7, #4
 8010fa4:	ea56 0307 	orrs.w	r3, r6, r7
 8010fa8:	d1f2      	bne.n	8010f90 <_svfprintf_r+0xb68>
 8010faa:	e3af      	b.n	801170c <_svfprintf_r+0x12e4>
 8010fac:	b91b      	cbnz	r3, 8010fb6 <_svfprintf_r+0xb8e>
 8010fae:	07e8      	lsls	r0, r5, #31
 8010fb0:	d501      	bpl.n	8010fb6 <_svfprintf_r+0xb8e>
 8010fb2:	2630      	movs	r6, #48	@ 0x30
 8010fb4:	e7a8      	b.n	8010f08 <_svfprintf_r+0xae0>
 8010fb6:	f50d 7994 	add.w	r9, sp, #296	@ 0x128
 8010fba:	e3a7      	b.n	801170c <_svfprintf_r+0x12e4>
 8010fbc:	9b04      	ldr	r3, [sp, #16]
 8010fbe:	2b00      	cmp	r3, #0
 8010fc0:	f000 8375 	beq.w	80116ae <_svfprintf_r+0x1286>
 8010fc4:	f88d 30c4 	strb.w	r3, [sp, #196]	@ 0xc4
 8010fc8:	2300      	movs	r3, #0
 8010fca:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
 8010fce:	9605      	str	r6, [sp, #20]
 8010fd0:	f7ff bba2 	b.w	8010718 <_svfprintf_r+0x2f0>
 8010fd4:	2110      	movs	r1, #16
 8010fd6:	6061      	str	r1, [r4, #4]
 8010fd8:	2a07      	cmp	r2, #7
 8010fda:	4461      	add	r1, ip
 8010fdc:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
 8010fe0:	dd0a      	ble.n	8010ff8 <_svfprintf_r+0xbd0>
 8010fe2:	9802      	ldr	r0, [sp, #8]
 8010fe4:	9315      	str	r3, [sp, #84]	@ 0x54
 8010fe6:	aa1e      	add	r2, sp, #120	@ 0x78
 8010fe8:	4651      	mov	r1, sl
 8010fea:	f001 fb1b 	bl	8012624 <__ssprint_r>
 8010fee:	2800      	cmp	r0, #0
 8010ff0:	f040 833b 	bne.w	801166a <_svfprintf_r+0x1242>
 8010ff4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8010ff6:	a821      	add	r0, sp, #132	@ 0x84
 8010ff8:	3b10      	subs	r3, #16
 8010ffa:	4604      	mov	r4, r0
 8010ffc:	e553      	b.n	8010aa6 <_svfprintf_r+0x67e>
 8010ffe:	4604      	mov	r4, r0
 8011000:	e56d      	b.n	8010ade <_svfprintf_r+0x6b6>
 8011002:	9802      	ldr	r0, [sp, #8]
 8011004:	aa1e      	add	r2, sp, #120	@ 0x78
 8011006:	4651      	mov	r1, sl
 8011008:	f001 fb0c 	bl	8012624 <__ssprint_r>
 801100c:	2800      	cmp	r0, #0
 801100e:	f040 832c 	bne.w	801166a <_svfprintf_r+0x1242>
 8011012:	ac21      	add	r4, sp, #132	@ 0x84
 8011014:	e575      	b.n	8010b02 <_svfprintf_r+0x6da>
 8011016:	9802      	ldr	r0, [sp, #8]
 8011018:	aa1e      	add	r2, sp, #120	@ 0x78
 801101a:	4651      	mov	r1, sl
 801101c:	f001 fb02 	bl	8012624 <__ssprint_r>
 8011020:	2800      	cmp	r0, #0
 8011022:	f040 8322 	bne.w	801166a <_svfprintf_r+0x1242>
 8011026:	ac21      	add	r4, sp, #132	@ 0x84
 8011028:	e57b      	b.n	8010b22 <_svfprintf_r+0x6fa>
 801102a:	2110      	movs	r1, #16
 801102c:	6061      	str	r1, [r4, #4]
 801102e:	2a07      	cmp	r2, #7
 8011030:	4461      	add	r1, ip
 8011032:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
 8011036:	dd0a      	ble.n	801104e <_svfprintf_r+0xc26>
 8011038:	9802      	ldr	r0, [sp, #8]
 801103a:	9313      	str	r3, [sp, #76]	@ 0x4c
 801103c:	aa1e      	add	r2, sp, #120	@ 0x78
 801103e:	4651      	mov	r1, sl
 8011040:	f001 faf0 	bl	8012624 <__ssprint_r>
 8011044:	2800      	cmp	r0, #0
 8011046:	f040 8310 	bne.w	801166a <_svfprintf_r+0x1242>
 801104a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801104c:	a821      	add	r0, sp, #132	@ 0x84
 801104e:	3b10      	subs	r3, #16
 8011050:	4604      	mov	r4, r0
 8011052:	e56e      	b.n	8010b32 <_svfprintf_r+0x70a>
 8011054:	4604      	mov	r4, r0
 8011056:	e588      	b.n	8010b6a <_svfprintf_r+0x742>
 8011058:	2010      	movs	r0, #16
 801105a:	4403      	add	r3, r0
 801105c:	2a07      	cmp	r2, #7
 801105e:	e9cd 231f 	strd	r2, r3, [sp, #124]	@ 0x7c
 8011062:	6060      	str	r0, [r4, #4]
 8011064:	dd08      	ble.n	8011078 <_svfprintf_r+0xc50>
 8011066:	9802      	ldr	r0, [sp, #8]
 8011068:	aa1e      	add	r2, sp, #120	@ 0x78
 801106a:	4651      	mov	r1, sl
 801106c:	f001 fada 	bl	8012624 <__ssprint_r>
 8011070:	2800      	cmp	r0, #0
 8011072:	f040 82fa 	bne.w	801166a <_svfprintf_r+0x1242>
 8011076:	a921      	add	r1, sp, #132	@ 0x84
 8011078:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801107a:	3b10      	subs	r3, #16
 801107c:	930c      	str	r3, [sp, #48]	@ 0x30
 801107e:	460c      	mov	r4, r1
 8011080:	e579      	b.n	8010b76 <_svfprintf_r+0x74e>
 8011082:	460c      	mov	r4, r1
 8011084:	e594      	b.n	8010bb0 <_svfprintf_r+0x788>
 8011086:	bf00      	nop
 8011088:	08013f39 	.word	0x08013f39
 801108c:	08013f28 	.word	0x08013f28
 8011090:	9a04      	ldr	r2, [sp, #16]
 8011092:	2a65      	cmp	r2, #101	@ 0x65
 8011094:	f340 823e 	ble.w	8011514 <_svfprintf_r+0x10ec>
 8011098:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801109c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80110a0:	d169      	bne.n	8011176 <_svfprintf_r+0xd4e>
 80110a2:	4a72      	ldr	r2, [pc, #456]	@ (801126c <_svfprintf_r+0xe44>)
 80110a4:	6022      	str	r2, [r4, #0]
 80110a6:	2201      	movs	r2, #1
 80110a8:	4413      	add	r3, r2
 80110aa:	9320      	str	r3, [sp, #128]	@ 0x80
 80110ac:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 80110ae:	6062      	str	r2, [r4, #4]
 80110b0:	4413      	add	r3, r2
 80110b2:	2b07      	cmp	r3, #7
 80110b4:	931f      	str	r3, [sp, #124]	@ 0x7c
 80110b6:	dc37      	bgt.n	8011128 <_svfprintf_r+0xd00>
 80110b8:	3408      	adds	r4, #8
 80110ba:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 80110bc:	9a03      	ldr	r2, [sp, #12]
 80110be:	4293      	cmp	r3, r2
 80110c0:	db02      	blt.n	80110c8 <_svfprintf_r+0xca0>
 80110c2:	07ea      	lsls	r2, r5, #31
 80110c4:	f57f ad83 	bpl.w	8010bce <_svfprintf_r+0x7a6>
 80110c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80110ca:	6023      	str	r3, [r4, #0]
 80110cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80110ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80110d0:	6063      	str	r3, [r4, #4]
 80110d2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80110d4:	4413      	add	r3, r2
 80110d6:	9320      	str	r3, [sp, #128]	@ 0x80
 80110d8:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 80110da:	3301      	adds	r3, #1
 80110dc:	2b07      	cmp	r3, #7
 80110de:	931f      	str	r3, [sp, #124]	@ 0x7c
 80110e0:	dc2c      	bgt.n	801113c <_svfprintf_r+0xd14>
 80110e2:	3408      	adds	r4, #8
 80110e4:	9b03      	ldr	r3, [sp, #12]
 80110e6:	1e5e      	subs	r6, r3, #1
 80110e8:	2e00      	cmp	r6, #0
 80110ea:	f77f ad70 	ble.w	8010bce <_svfprintf_r+0x7a6>
 80110ee:	4f60      	ldr	r7, [pc, #384]	@ (8011270 <_svfprintf_r+0xe48>)
 80110f0:	f04f 0810 	mov.w	r8, #16
 80110f4:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	@ 0x7c
 80110f8:	2e10      	cmp	r6, #16
 80110fa:	f103 0301 	add.w	r3, r3, #1
 80110fe:	f104 0108 	add.w	r1, r4, #8
 8011102:	6027      	str	r7, [r4, #0]
 8011104:	dc24      	bgt.n	8011150 <_svfprintf_r+0xd28>
 8011106:	6066      	str	r6, [r4, #4]
 8011108:	2b07      	cmp	r3, #7
 801110a:	4416      	add	r6, r2
 801110c:	e9cd 361f 	strd	r3, r6, [sp, #124]	@ 0x7c
 8011110:	f340 828a 	ble.w	8011628 <_svfprintf_r+0x1200>
 8011114:	9802      	ldr	r0, [sp, #8]
 8011116:	aa1e      	add	r2, sp, #120	@ 0x78
 8011118:	4651      	mov	r1, sl
 801111a:	f001 fa83 	bl	8012624 <__ssprint_r>
 801111e:	2800      	cmp	r0, #0
 8011120:	f040 82a3 	bne.w	801166a <_svfprintf_r+0x1242>
 8011124:	ac21      	add	r4, sp, #132	@ 0x84
 8011126:	e552      	b.n	8010bce <_svfprintf_r+0x7a6>
 8011128:	9802      	ldr	r0, [sp, #8]
 801112a:	aa1e      	add	r2, sp, #120	@ 0x78
 801112c:	4651      	mov	r1, sl
 801112e:	f001 fa79 	bl	8012624 <__ssprint_r>
 8011132:	2800      	cmp	r0, #0
 8011134:	f040 8299 	bne.w	801166a <_svfprintf_r+0x1242>
 8011138:	ac21      	add	r4, sp, #132	@ 0x84
 801113a:	e7be      	b.n	80110ba <_svfprintf_r+0xc92>
 801113c:	9802      	ldr	r0, [sp, #8]
 801113e:	aa1e      	add	r2, sp, #120	@ 0x78
 8011140:	4651      	mov	r1, sl
 8011142:	f001 fa6f 	bl	8012624 <__ssprint_r>
 8011146:	2800      	cmp	r0, #0
 8011148:	f040 828f 	bne.w	801166a <_svfprintf_r+0x1242>
 801114c:	ac21      	add	r4, sp, #132	@ 0x84
 801114e:	e7c9      	b.n	80110e4 <_svfprintf_r+0xcbc>
 8011150:	3210      	adds	r2, #16
 8011152:	2b07      	cmp	r3, #7
 8011154:	e9cd 321f 	strd	r3, r2, [sp, #124]	@ 0x7c
 8011158:	f8c4 8004 	str.w	r8, [r4, #4]
 801115c:	dd08      	ble.n	8011170 <_svfprintf_r+0xd48>
 801115e:	9802      	ldr	r0, [sp, #8]
 8011160:	aa1e      	add	r2, sp, #120	@ 0x78
 8011162:	4651      	mov	r1, sl
 8011164:	f001 fa5e 	bl	8012624 <__ssprint_r>
 8011168:	2800      	cmp	r0, #0
 801116a:	f040 827e 	bne.w	801166a <_svfprintf_r+0x1242>
 801116e:	a921      	add	r1, sp, #132	@ 0x84
 8011170:	3e10      	subs	r6, #16
 8011172:	460c      	mov	r4, r1
 8011174:	e7be      	b.n	80110f4 <_svfprintf_r+0xccc>
 8011176:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8011178:	2a00      	cmp	r2, #0
 801117a:	dc7b      	bgt.n	8011274 <_svfprintf_r+0xe4c>
 801117c:	4a3b      	ldr	r2, [pc, #236]	@ (801126c <_svfprintf_r+0xe44>)
 801117e:	6022      	str	r2, [r4, #0]
 8011180:	2201      	movs	r2, #1
 8011182:	4413      	add	r3, r2
 8011184:	9320      	str	r3, [sp, #128]	@ 0x80
 8011186:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8011188:	6062      	str	r2, [r4, #4]
 801118a:	4413      	add	r3, r2
 801118c:	2b07      	cmp	r3, #7
 801118e:	931f      	str	r3, [sp, #124]	@ 0x7c
 8011190:	dc46      	bgt.n	8011220 <_svfprintf_r+0xdf8>
 8011192:	3408      	adds	r4, #8
 8011194:	9903      	ldr	r1, [sp, #12]
 8011196:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8011198:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801119a:	430b      	orrs	r3, r1
 801119c:	f005 0101 	and.w	r1, r5, #1
 80111a0:	430b      	orrs	r3, r1
 80111a2:	f43f ad14 	beq.w	8010bce <_svfprintf_r+0x7a6>
 80111a6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80111a8:	6023      	str	r3, [r4, #0]
 80111aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80111ac:	6063      	str	r3, [r4, #4]
 80111ae:	441a      	add	r2, r3
 80111b0:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 80111b2:	9220      	str	r2, [sp, #128]	@ 0x80
 80111b4:	3301      	adds	r3, #1
 80111b6:	2b07      	cmp	r3, #7
 80111b8:	931f      	str	r3, [sp, #124]	@ 0x7c
 80111ba:	dc3b      	bgt.n	8011234 <_svfprintf_r+0xe0c>
 80111bc:	f104 0308 	add.w	r3, r4, #8
 80111c0:	9e18      	ldr	r6, [sp, #96]	@ 0x60
 80111c2:	2e00      	cmp	r6, #0
 80111c4:	da1b      	bge.n	80111fe <_svfprintf_r+0xdd6>
 80111c6:	4f2a      	ldr	r7, [pc, #168]	@ (8011270 <_svfprintf_r+0xe48>)
 80111c8:	4276      	negs	r6, r6
 80111ca:	461a      	mov	r2, r3
 80111cc:	2410      	movs	r4, #16
 80111ce:	e9dd 101f 	ldrd	r1, r0, [sp, #124]	@ 0x7c
 80111d2:	2e10      	cmp	r6, #16
 80111d4:	f101 0101 	add.w	r1, r1, #1
 80111d8:	f103 0308 	add.w	r3, r3, #8
 80111dc:	6017      	str	r7, [r2, #0]
 80111de:	dc33      	bgt.n	8011248 <_svfprintf_r+0xe20>
 80111e0:	6056      	str	r6, [r2, #4]
 80111e2:	2907      	cmp	r1, #7
 80111e4:	4406      	add	r6, r0
 80111e6:	e9cd 161f 	strd	r1, r6, [sp, #124]	@ 0x7c
 80111ea:	dd08      	ble.n	80111fe <_svfprintf_r+0xdd6>
 80111ec:	9802      	ldr	r0, [sp, #8]
 80111ee:	aa1e      	add	r2, sp, #120	@ 0x78
 80111f0:	4651      	mov	r1, sl
 80111f2:	f001 fa17 	bl	8012624 <__ssprint_r>
 80111f6:	2800      	cmp	r0, #0
 80111f8:	f040 8237 	bne.w	801166a <_svfprintf_r+0x1242>
 80111fc:	ab21      	add	r3, sp, #132	@ 0x84
 80111fe:	9a03      	ldr	r2, [sp, #12]
 8011200:	605a      	str	r2, [r3, #4]
 8011202:	9903      	ldr	r1, [sp, #12]
 8011204:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8011206:	f8c3 9000 	str.w	r9, [r3]
 801120a:	440a      	add	r2, r1
 801120c:	9220      	str	r2, [sp, #128]	@ 0x80
 801120e:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
 8011210:	3201      	adds	r2, #1
 8011212:	2a07      	cmp	r2, #7
 8011214:	921f      	str	r2, [sp, #124]	@ 0x7c
 8011216:	f73f af7d 	bgt.w	8011114 <_svfprintf_r+0xcec>
 801121a:	f103 0408 	add.w	r4, r3, #8
 801121e:	e4d6      	b.n	8010bce <_svfprintf_r+0x7a6>
 8011220:	9802      	ldr	r0, [sp, #8]
 8011222:	aa1e      	add	r2, sp, #120	@ 0x78
 8011224:	4651      	mov	r1, sl
 8011226:	f001 f9fd 	bl	8012624 <__ssprint_r>
 801122a:	2800      	cmp	r0, #0
 801122c:	f040 821d 	bne.w	801166a <_svfprintf_r+0x1242>
 8011230:	ac21      	add	r4, sp, #132	@ 0x84
 8011232:	e7af      	b.n	8011194 <_svfprintf_r+0xd6c>
 8011234:	9802      	ldr	r0, [sp, #8]
 8011236:	aa1e      	add	r2, sp, #120	@ 0x78
 8011238:	4651      	mov	r1, sl
 801123a:	f001 f9f3 	bl	8012624 <__ssprint_r>
 801123e:	2800      	cmp	r0, #0
 8011240:	f040 8213 	bne.w	801166a <_svfprintf_r+0x1242>
 8011244:	ab21      	add	r3, sp, #132	@ 0x84
 8011246:	e7bb      	b.n	80111c0 <_svfprintf_r+0xd98>
 8011248:	3010      	adds	r0, #16
 801124a:	2907      	cmp	r1, #7
 801124c:	e9cd 101f 	strd	r1, r0, [sp, #124]	@ 0x7c
 8011250:	6054      	str	r4, [r2, #4]
 8011252:	dd08      	ble.n	8011266 <_svfprintf_r+0xe3e>
 8011254:	9802      	ldr	r0, [sp, #8]
 8011256:	aa1e      	add	r2, sp, #120	@ 0x78
 8011258:	4651      	mov	r1, sl
 801125a:	f001 f9e3 	bl	8012624 <__ssprint_r>
 801125e:	2800      	cmp	r0, #0
 8011260:	f040 8203 	bne.w	801166a <_svfprintf_r+0x1242>
 8011264:	ab21      	add	r3, sp, #132	@ 0x84
 8011266:	3e10      	subs	r6, #16
 8011268:	461a      	mov	r2, r3
 801126a:	e7b0      	b.n	80111ce <_svfprintf_r+0xda6>
 801126c:	08014082 	.word	0x08014082
 8011270:	080140fd 	.word	0x080140fd
 8011274:	9a03      	ldr	r2, [sp, #12]
 8011276:	444a      	add	r2, r9
 8011278:	9204      	str	r2, [sp, #16]
 801127a:	9a03      	ldr	r2, [sp, #12]
 801127c:	42b2      	cmp	r2, r6
 801127e:	bfa8      	it	ge
 8011280:	4632      	movge	r2, r6
 8011282:	2a00      	cmp	r2, #0
 8011284:	4690      	mov	r8, r2
 8011286:	dd0a      	ble.n	801129e <_svfprintf_r+0xe76>
 8011288:	4413      	add	r3, r2
 801128a:	9320      	str	r3, [sp, #128]	@ 0x80
 801128c:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 801128e:	3301      	adds	r3, #1
 8011290:	2b07      	cmp	r3, #7
 8011292:	e9c4 9200 	strd	r9, r2, [r4]
 8011296:	931f      	str	r3, [sp, #124]	@ 0x7c
 8011298:	f300 8089 	bgt.w	80113ae <_svfprintf_r+0xf86>
 801129c:	3408      	adds	r4, #8
 801129e:	4643      	mov	r3, r8
 80112a0:	2b00      	cmp	r3, #0
 80112a2:	bfac      	ite	ge
 80112a4:	eba6 0808 	subge.w	r8, r6, r8
 80112a8:	46b0      	movlt	r8, r6
 80112aa:	f1b8 0f00 	cmp.w	r8, #0
 80112ae:	dd1b      	ble.n	80112e8 <_svfprintf_r+0xec0>
 80112b0:	e9dd 231f 	ldrd	r2, r3, [sp, #124]	@ 0x7c
 80112b4:	4896      	ldr	r0, [pc, #600]	@ (8011510 <_svfprintf_r+0x10e8>)
 80112b6:	6020      	str	r0, [r4, #0]
 80112b8:	f1b8 0f10 	cmp.w	r8, #16
 80112bc:	f102 0201 	add.w	r2, r2, #1
 80112c0:	f104 0108 	add.w	r1, r4, #8
 80112c4:	dc7d      	bgt.n	80113c2 <_svfprintf_r+0xf9a>
 80112c6:	4443      	add	r3, r8
 80112c8:	2a07      	cmp	r2, #7
 80112ca:	e9cd 231f 	strd	r2, r3, [sp, #124]	@ 0x7c
 80112ce:	f8c4 8004 	str.w	r8, [r4, #4]
 80112d2:	f340 808a 	ble.w	80113ea <_svfprintf_r+0xfc2>
 80112d6:	9802      	ldr	r0, [sp, #8]
 80112d8:	aa1e      	add	r2, sp, #120	@ 0x78
 80112da:	4651      	mov	r1, sl
 80112dc:	f001 f9a2 	bl	8012624 <__ssprint_r>
 80112e0:	2800      	cmp	r0, #0
 80112e2:	f040 81c2 	bne.w	801166a <_svfprintf_r+0x1242>
 80112e6:	ac21      	add	r4, sp, #132	@ 0x84
 80112e8:	056b      	lsls	r3, r5, #21
 80112ea:	eb09 0806 	add.w	r8, r9, r6
 80112ee:	d508      	bpl.n	8011302 <_svfprintf_r+0xeda>
 80112f0:	9b06      	ldr	r3, [sp, #24]
 80112f2:	2b00      	cmp	r3, #0
 80112f4:	d17b      	bne.n	80113ee <_svfprintf_r+0xfc6>
 80112f6:	2f00      	cmp	r7, #0
 80112f8:	d17b      	bne.n	80113f2 <_svfprintf_r+0xfca>
 80112fa:	9b04      	ldr	r3, [sp, #16]
 80112fc:	4598      	cmp	r8, r3
 80112fe:	bf28      	it	cs
 8011300:	4698      	movcs	r8, r3
 8011302:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8011304:	9a03      	ldr	r2, [sp, #12]
 8011306:	4293      	cmp	r3, r2
 8011308:	db01      	blt.n	801130e <_svfprintf_r+0xee6>
 801130a:	07ee      	lsls	r6, r5, #31
 801130c:	d50e      	bpl.n	801132c <_svfprintf_r+0xf04>
 801130e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011310:	6023      	str	r3, [r4, #0]
 8011312:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011314:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011316:	6063      	str	r3, [r4, #4]
 8011318:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 801131a:	4413      	add	r3, r2
 801131c:	9320      	str	r3, [sp, #128]	@ 0x80
 801131e:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8011320:	3301      	adds	r3, #1
 8011322:	2b07      	cmp	r3, #7
 8011324:	931f      	str	r3, [sp, #124]	@ 0x7c
 8011326:	f300 80df 	bgt.w	80114e8 <_svfprintf_r+0x10c0>
 801132a:	3408      	adds	r4, #8
 801132c:	9b03      	ldr	r3, [sp, #12]
 801132e:	9f18      	ldr	r7, [sp, #96]	@ 0x60
 8011330:	1bdf      	subs	r7, r3, r7
 8011332:	9b04      	ldr	r3, [sp, #16]
 8011334:	eba3 0308 	sub.w	r3, r3, r8
 8011338:	429f      	cmp	r7, r3
 801133a:	bfa8      	it	ge
 801133c:	461f      	movge	r7, r3
 801133e:	2f00      	cmp	r7, #0
 8011340:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8011342:	dd0a      	ble.n	801135a <_svfprintf_r+0xf32>
 8011344:	443b      	add	r3, r7
 8011346:	9320      	str	r3, [sp, #128]	@ 0x80
 8011348:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 801134a:	3301      	adds	r3, #1
 801134c:	2b07      	cmp	r3, #7
 801134e:	e9c4 8700 	strd	r8, r7, [r4]
 8011352:	931f      	str	r3, [sp, #124]	@ 0x7c
 8011354:	f300 80d2 	bgt.w	80114fc <_svfprintf_r+0x10d4>
 8011358:	3408      	adds	r4, #8
 801135a:	9e18      	ldr	r6, [sp, #96]	@ 0x60
 801135c:	9b03      	ldr	r3, [sp, #12]
 801135e:	2f00      	cmp	r7, #0
 8011360:	eba3 0606 	sub.w	r6, r3, r6
 8011364:	bfa8      	it	ge
 8011366:	1bf6      	subge	r6, r6, r7
 8011368:	2e00      	cmp	r6, #0
 801136a:	f77f ac30 	ble.w	8010bce <_svfprintf_r+0x7a6>
 801136e:	4f68      	ldr	r7, [pc, #416]	@ (8011510 <_svfprintf_r+0x10e8>)
 8011370:	f04f 0810 	mov.w	r8, #16
 8011374:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	@ 0x7c
 8011378:	2e10      	cmp	r6, #16
 801137a:	f103 0301 	add.w	r3, r3, #1
 801137e:	f104 0108 	add.w	r1, r4, #8
 8011382:	6027      	str	r7, [r4, #0]
 8011384:	f77f aebf 	ble.w	8011106 <_svfprintf_r+0xcde>
 8011388:	3210      	adds	r2, #16
 801138a:	2b07      	cmp	r3, #7
 801138c:	e9cd 321f 	strd	r3, r2, [sp, #124]	@ 0x7c
 8011390:	f8c4 8004 	str.w	r8, [r4, #4]
 8011394:	dd08      	ble.n	80113a8 <_svfprintf_r+0xf80>
 8011396:	9802      	ldr	r0, [sp, #8]
 8011398:	aa1e      	add	r2, sp, #120	@ 0x78
 801139a:	4651      	mov	r1, sl
 801139c:	f001 f942 	bl	8012624 <__ssprint_r>
 80113a0:	2800      	cmp	r0, #0
 80113a2:	f040 8162 	bne.w	801166a <_svfprintf_r+0x1242>
 80113a6:	a921      	add	r1, sp, #132	@ 0x84
 80113a8:	3e10      	subs	r6, #16
 80113aa:	460c      	mov	r4, r1
 80113ac:	e7e2      	b.n	8011374 <_svfprintf_r+0xf4c>
 80113ae:	9802      	ldr	r0, [sp, #8]
 80113b0:	aa1e      	add	r2, sp, #120	@ 0x78
 80113b2:	4651      	mov	r1, sl
 80113b4:	f001 f936 	bl	8012624 <__ssprint_r>
 80113b8:	2800      	cmp	r0, #0
 80113ba:	f040 8156 	bne.w	801166a <_svfprintf_r+0x1242>
 80113be:	ac21      	add	r4, sp, #132	@ 0x84
 80113c0:	e76d      	b.n	801129e <_svfprintf_r+0xe76>
 80113c2:	2010      	movs	r0, #16
 80113c4:	4403      	add	r3, r0
 80113c6:	2a07      	cmp	r2, #7
 80113c8:	e9cd 231f 	strd	r2, r3, [sp, #124]	@ 0x7c
 80113cc:	6060      	str	r0, [r4, #4]
 80113ce:	dd08      	ble.n	80113e2 <_svfprintf_r+0xfba>
 80113d0:	9802      	ldr	r0, [sp, #8]
 80113d2:	aa1e      	add	r2, sp, #120	@ 0x78
 80113d4:	4651      	mov	r1, sl
 80113d6:	f001 f925 	bl	8012624 <__ssprint_r>
 80113da:	2800      	cmp	r0, #0
 80113dc:	f040 8145 	bne.w	801166a <_svfprintf_r+0x1242>
 80113e0:	a921      	add	r1, sp, #132	@ 0x84
 80113e2:	f1a8 0810 	sub.w	r8, r8, #16
 80113e6:	460c      	mov	r4, r1
 80113e8:	e762      	b.n	80112b0 <_svfprintf_r+0xe88>
 80113ea:	460c      	mov	r4, r1
 80113ec:	e77c      	b.n	80112e8 <_svfprintf_r+0xec0>
 80113ee:	2f00      	cmp	r7, #0
 80113f0:	d04a      	beq.n	8011488 <_svfprintf_r+0x1060>
 80113f2:	3f01      	subs	r7, #1
 80113f4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80113f6:	6023      	str	r3, [r4, #0]
 80113f8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80113fa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80113fc:	6063      	str	r3, [r4, #4]
 80113fe:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8011400:	4413      	add	r3, r2
 8011402:	9320      	str	r3, [sp, #128]	@ 0x80
 8011404:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8011406:	3301      	adds	r3, #1
 8011408:	2b07      	cmp	r3, #7
 801140a:	931f      	str	r3, [sp, #124]	@ 0x7c
 801140c:	dc43      	bgt.n	8011496 <_svfprintf_r+0x106e>
 801140e:	3408      	adds	r4, #8
 8011410:	9b07      	ldr	r3, [sp, #28]
 8011412:	781a      	ldrb	r2, [r3, #0]
 8011414:	9b04      	ldr	r3, [sp, #16]
 8011416:	eba3 0308 	sub.w	r3, r3, r8
 801141a:	429a      	cmp	r2, r3
 801141c:	bfa8      	it	ge
 801141e:	461a      	movge	r2, r3
 8011420:	2a00      	cmp	r2, #0
 8011422:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8011424:	4691      	mov	r9, r2
 8011426:	dd09      	ble.n	801143c <_svfprintf_r+0x1014>
 8011428:	4413      	add	r3, r2
 801142a:	9320      	str	r3, [sp, #128]	@ 0x80
 801142c:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 801142e:	3301      	adds	r3, #1
 8011430:	2b07      	cmp	r3, #7
 8011432:	e9c4 8200 	strd	r8, r2, [r4]
 8011436:	931f      	str	r3, [sp, #124]	@ 0x7c
 8011438:	dc37      	bgt.n	80114aa <_svfprintf_r+0x1082>
 801143a:	3408      	adds	r4, #8
 801143c:	9b07      	ldr	r3, [sp, #28]
 801143e:	781e      	ldrb	r6, [r3, #0]
 8011440:	f1b9 0f00 	cmp.w	r9, #0
 8011444:	bfa8      	it	ge
 8011446:	eba6 0609 	subge.w	r6, r6, r9
 801144a:	2e00      	cmp	r6, #0
 801144c:	dd18      	ble.n	8011480 <_svfprintf_r+0x1058>
 801144e:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	@ 0x7c
 8011452:	482f      	ldr	r0, [pc, #188]	@ (8011510 <_svfprintf_r+0x10e8>)
 8011454:	6020      	str	r0, [r4, #0]
 8011456:	2e10      	cmp	r6, #16
 8011458:	f103 0301 	add.w	r3, r3, #1
 801145c:	f104 0108 	add.w	r1, r4, #8
 8011460:	dc2d      	bgt.n	80114be <_svfprintf_r+0x1096>
 8011462:	6066      	str	r6, [r4, #4]
 8011464:	2b07      	cmp	r3, #7
 8011466:	4416      	add	r6, r2
 8011468:	e9cd 361f 	strd	r3, r6, [sp, #124]	@ 0x7c
 801146c:	dd3a      	ble.n	80114e4 <_svfprintf_r+0x10bc>
 801146e:	9802      	ldr	r0, [sp, #8]
 8011470:	aa1e      	add	r2, sp, #120	@ 0x78
 8011472:	4651      	mov	r1, sl
 8011474:	f001 f8d6 	bl	8012624 <__ssprint_r>
 8011478:	2800      	cmp	r0, #0
 801147a:	f040 80f6 	bne.w	801166a <_svfprintf_r+0x1242>
 801147e:	ac21      	add	r4, sp, #132	@ 0x84
 8011480:	9b07      	ldr	r3, [sp, #28]
 8011482:	781b      	ldrb	r3, [r3, #0]
 8011484:	4498      	add	r8, r3
 8011486:	e733      	b.n	80112f0 <_svfprintf_r+0xec8>
 8011488:	9b07      	ldr	r3, [sp, #28]
 801148a:	3b01      	subs	r3, #1
 801148c:	9307      	str	r3, [sp, #28]
 801148e:	9b06      	ldr	r3, [sp, #24]
 8011490:	3b01      	subs	r3, #1
 8011492:	9306      	str	r3, [sp, #24]
 8011494:	e7ae      	b.n	80113f4 <_svfprintf_r+0xfcc>
 8011496:	9802      	ldr	r0, [sp, #8]
 8011498:	aa1e      	add	r2, sp, #120	@ 0x78
 801149a:	4651      	mov	r1, sl
 801149c:	f001 f8c2 	bl	8012624 <__ssprint_r>
 80114a0:	2800      	cmp	r0, #0
 80114a2:	f040 80e2 	bne.w	801166a <_svfprintf_r+0x1242>
 80114a6:	ac21      	add	r4, sp, #132	@ 0x84
 80114a8:	e7b2      	b.n	8011410 <_svfprintf_r+0xfe8>
 80114aa:	9802      	ldr	r0, [sp, #8]
 80114ac:	aa1e      	add	r2, sp, #120	@ 0x78
 80114ae:	4651      	mov	r1, sl
 80114b0:	f001 f8b8 	bl	8012624 <__ssprint_r>
 80114b4:	2800      	cmp	r0, #0
 80114b6:	f040 80d8 	bne.w	801166a <_svfprintf_r+0x1242>
 80114ba:	ac21      	add	r4, sp, #132	@ 0x84
 80114bc:	e7be      	b.n	801143c <_svfprintf_r+0x1014>
 80114be:	2010      	movs	r0, #16
 80114c0:	4402      	add	r2, r0
 80114c2:	2b07      	cmp	r3, #7
 80114c4:	e9cd 321f 	strd	r3, r2, [sp, #124]	@ 0x7c
 80114c8:	6060      	str	r0, [r4, #4]
 80114ca:	dd08      	ble.n	80114de <_svfprintf_r+0x10b6>
 80114cc:	9802      	ldr	r0, [sp, #8]
 80114ce:	aa1e      	add	r2, sp, #120	@ 0x78
 80114d0:	4651      	mov	r1, sl
 80114d2:	f001 f8a7 	bl	8012624 <__ssprint_r>
 80114d6:	2800      	cmp	r0, #0
 80114d8:	f040 80c7 	bne.w	801166a <_svfprintf_r+0x1242>
 80114dc:	a921      	add	r1, sp, #132	@ 0x84
 80114de:	3e10      	subs	r6, #16
 80114e0:	460c      	mov	r4, r1
 80114e2:	e7b4      	b.n	801144e <_svfprintf_r+0x1026>
 80114e4:	460c      	mov	r4, r1
 80114e6:	e7cb      	b.n	8011480 <_svfprintf_r+0x1058>
 80114e8:	9802      	ldr	r0, [sp, #8]
 80114ea:	aa1e      	add	r2, sp, #120	@ 0x78
 80114ec:	4651      	mov	r1, sl
 80114ee:	f001 f899 	bl	8012624 <__ssprint_r>
 80114f2:	2800      	cmp	r0, #0
 80114f4:	f040 80b9 	bne.w	801166a <_svfprintf_r+0x1242>
 80114f8:	ac21      	add	r4, sp, #132	@ 0x84
 80114fa:	e717      	b.n	801132c <_svfprintf_r+0xf04>
 80114fc:	9802      	ldr	r0, [sp, #8]
 80114fe:	aa1e      	add	r2, sp, #120	@ 0x78
 8011500:	4651      	mov	r1, sl
 8011502:	f001 f88f 	bl	8012624 <__ssprint_r>
 8011506:	2800      	cmp	r0, #0
 8011508:	f040 80af 	bne.w	801166a <_svfprintf_r+0x1242>
 801150c:	ac21      	add	r4, sp, #132	@ 0x84
 801150e:	e724      	b.n	801135a <_svfprintf_r+0xf32>
 8011510:	080140fd 	.word	0x080140fd
 8011514:	9803      	ldr	r0, [sp, #12]
 8011516:	991f      	ldr	r1, [sp, #124]	@ 0x7c
 8011518:	2801      	cmp	r0, #1
 801151a:	f103 0201 	add.w	r2, r3, #1
 801151e:	f101 0101 	add.w	r1, r1, #1
 8011522:	f104 0308 	add.w	r3, r4, #8
 8011526:	dc01      	bgt.n	801152c <_svfprintf_r+0x1104>
 8011528:	07e8      	lsls	r0, r5, #31
 801152a:	d572      	bpl.n	8011612 <_svfprintf_r+0x11ea>
 801152c:	2001      	movs	r0, #1
 801152e:	2907      	cmp	r1, #7
 8011530:	e9cd 121f 	strd	r1, r2, [sp, #124]	@ 0x7c
 8011534:	f8c4 9000 	str.w	r9, [r4]
 8011538:	6060      	str	r0, [r4, #4]
 801153a:	dd08      	ble.n	801154e <_svfprintf_r+0x1126>
 801153c:	9802      	ldr	r0, [sp, #8]
 801153e:	aa1e      	add	r2, sp, #120	@ 0x78
 8011540:	4651      	mov	r1, sl
 8011542:	f001 f86f 	bl	8012624 <__ssprint_r>
 8011546:	2800      	cmp	r0, #0
 8011548:	f040 808f 	bne.w	801166a <_svfprintf_r+0x1242>
 801154c:	ab21      	add	r3, sp, #132	@ 0x84
 801154e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8011550:	601a      	str	r2, [r3, #0]
 8011552:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011554:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011556:	605a      	str	r2, [r3, #4]
 8011558:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801155a:	440a      	add	r2, r1
 801155c:	9220      	str	r2, [sp, #128]	@ 0x80
 801155e:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
 8011560:	3201      	adds	r2, #1
 8011562:	2a07      	cmp	r2, #7
 8011564:	921f      	str	r2, [sp, #124]	@ 0x7c
 8011566:	dc25      	bgt.n	80115b4 <_svfprintf_r+0x118c>
 8011568:	3308      	adds	r3, #8
 801156a:	9803      	ldr	r0, [sp, #12]
 801156c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8011570:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011574:	e9dd 121f 	ldrd	r1, r2, [sp, #124]	@ 0x7c
 8011578:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 801157c:	d023      	beq.n	80115c6 <_svfprintf_r+0x119e>
 801157e:	f109 0001 	add.w	r0, r9, #1
 8011582:	e9c3 0400 	strd	r0, r4, [r3]
 8011586:	9803      	ldr	r0, [sp, #12]
 8011588:	3101      	adds	r1, #1
 801158a:	3a01      	subs	r2, #1
 801158c:	4402      	add	r2, r0
 801158e:	2907      	cmp	r1, #7
 8011590:	e9cd 121f 	strd	r1, r2, [sp, #124]	@ 0x7c
 8011594:	dd46      	ble.n	8011624 <_svfprintf_r+0x11fc>
 8011596:	9802      	ldr	r0, [sp, #8]
 8011598:	aa1e      	add	r2, sp, #120	@ 0x78
 801159a:	4651      	mov	r1, sl
 801159c:	f001 f842 	bl	8012624 <__ssprint_r>
 80115a0:	2800      	cmp	r0, #0
 80115a2:	d162      	bne.n	801166a <_svfprintf_r+0x1242>
 80115a4:	ab21      	add	r3, sp, #132	@ 0x84
 80115a6:	aa1a      	add	r2, sp, #104	@ 0x68
 80115a8:	601a      	str	r2, [r3, #0]
 80115aa:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80115ac:	605a      	str	r2, [r3, #4]
 80115ae:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80115b0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80115b2:	e62a      	b.n	801120a <_svfprintf_r+0xde2>
 80115b4:	9802      	ldr	r0, [sp, #8]
 80115b6:	aa1e      	add	r2, sp, #120	@ 0x78
 80115b8:	4651      	mov	r1, sl
 80115ba:	f001 f833 	bl	8012624 <__ssprint_r>
 80115be:	2800      	cmp	r0, #0
 80115c0:	d153      	bne.n	801166a <_svfprintf_r+0x1242>
 80115c2:	ab21      	add	r3, sp, #132	@ 0x84
 80115c4:	e7d1      	b.n	801156a <_svfprintf_r+0x1142>
 80115c6:	9a03      	ldr	r2, [sp, #12]
 80115c8:	2a01      	cmp	r2, #1
 80115ca:	ddec      	ble.n	80115a6 <_svfprintf_r+0x117e>
 80115cc:	4e56      	ldr	r6, [pc, #344]	@ (8011728 <_svfprintf_r+0x1300>)
 80115ce:	2710      	movs	r7, #16
 80115d0:	e9dd 211f 	ldrd	r2, r1, [sp, #124]	@ 0x7c
 80115d4:	2c10      	cmp	r4, #16
 80115d6:	f102 0201 	add.w	r2, r2, #1
 80115da:	f103 0008 	add.w	r0, r3, #8
 80115de:	601e      	str	r6, [r3, #0]
 80115e0:	dc07      	bgt.n	80115f2 <_svfprintf_r+0x11ca>
 80115e2:	605c      	str	r4, [r3, #4]
 80115e4:	2a07      	cmp	r2, #7
 80115e6:	440c      	add	r4, r1
 80115e8:	e9cd 241f 	strd	r2, r4, [sp, #124]	@ 0x7c
 80115ec:	dcd3      	bgt.n	8011596 <_svfprintf_r+0x116e>
 80115ee:	4603      	mov	r3, r0
 80115f0:	e7d9      	b.n	80115a6 <_svfprintf_r+0x117e>
 80115f2:	3110      	adds	r1, #16
 80115f4:	2a07      	cmp	r2, #7
 80115f6:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
 80115fa:	605f      	str	r7, [r3, #4]
 80115fc:	dd06      	ble.n	801160c <_svfprintf_r+0x11e4>
 80115fe:	9802      	ldr	r0, [sp, #8]
 8011600:	aa1e      	add	r2, sp, #120	@ 0x78
 8011602:	4651      	mov	r1, sl
 8011604:	f001 f80e 	bl	8012624 <__ssprint_r>
 8011608:	bb78      	cbnz	r0, 801166a <_svfprintf_r+0x1242>
 801160a:	a821      	add	r0, sp, #132	@ 0x84
 801160c:	3c10      	subs	r4, #16
 801160e:	4603      	mov	r3, r0
 8011610:	e7de      	b.n	80115d0 <_svfprintf_r+0x11a8>
 8011612:	2001      	movs	r0, #1
 8011614:	2907      	cmp	r1, #7
 8011616:	e9cd 121f 	strd	r1, r2, [sp, #124]	@ 0x7c
 801161a:	f8c4 9000 	str.w	r9, [r4]
 801161e:	6060      	str	r0, [r4, #4]
 8011620:	ddc1      	ble.n	80115a6 <_svfprintf_r+0x117e>
 8011622:	e7b8      	b.n	8011596 <_svfprintf_r+0x116e>
 8011624:	3308      	adds	r3, #8
 8011626:	e7be      	b.n	80115a6 <_svfprintf_r+0x117e>
 8011628:	460c      	mov	r4, r1
 801162a:	f7ff bad0 	b.w	8010bce <_svfprintf_r+0x7a6>
 801162e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011630:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011632:	1a9d      	subs	r5, r3, r2
 8011634:	2d00      	cmp	r5, #0
 8011636:	f77f aacd 	ble.w	8010bd4 <_svfprintf_r+0x7ac>
 801163a:	4e3c      	ldr	r6, [pc, #240]	@ (801172c <_svfprintf_r+0x1304>)
 801163c:	2710      	movs	r7, #16
 801163e:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	@ 0x7c
 8011642:	2d10      	cmp	r5, #16
 8011644:	f103 0301 	add.w	r3, r3, #1
 8011648:	6026      	str	r6, [r4, #0]
 801164a:	dc18      	bgt.n	801167e <_svfprintf_r+0x1256>
 801164c:	442a      	add	r2, r5
 801164e:	2b07      	cmp	r3, #7
 8011650:	e9cd 321f 	strd	r3, r2, [sp, #124]	@ 0x7c
 8011654:	6065      	str	r5, [r4, #4]
 8011656:	f77f aabd 	ble.w	8010bd4 <_svfprintf_r+0x7ac>
 801165a:	9802      	ldr	r0, [sp, #8]
 801165c:	aa1e      	add	r2, sp, #120	@ 0x78
 801165e:	4651      	mov	r1, sl
 8011660:	f000 ffe0 	bl	8012624 <__ssprint_r>
 8011664:	2800      	cmp	r0, #0
 8011666:	f43f aab5 	beq.w	8010bd4 <_svfprintf_r+0x7ac>
 801166a:	f1bb 0f00 	cmp.w	fp, #0
 801166e:	f43f a8e0 	beq.w	8010832 <_svfprintf_r+0x40a>
 8011672:	9802      	ldr	r0, [sp, #8]
 8011674:	4659      	mov	r1, fp
 8011676:	f7fe fbcb 	bl	800fe10 <_free_r>
 801167a:	f7ff b8da 	b.w	8010832 <_svfprintf_r+0x40a>
 801167e:	3210      	adds	r2, #16
 8011680:	2b07      	cmp	r3, #7
 8011682:	e9cd 321f 	strd	r3, r2, [sp, #124]	@ 0x7c
 8011686:	6067      	str	r7, [r4, #4]
 8011688:	dc02      	bgt.n	8011690 <_svfprintf_r+0x1268>
 801168a:	3408      	adds	r4, #8
 801168c:	3d10      	subs	r5, #16
 801168e:	e7d6      	b.n	801163e <_svfprintf_r+0x1216>
 8011690:	9802      	ldr	r0, [sp, #8]
 8011692:	aa1e      	add	r2, sp, #120	@ 0x78
 8011694:	4651      	mov	r1, sl
 8011696:	f000 ffc5 	bl	8012624 <__ssprint_r>
 801169a:	2800      	cmp	r0, #0
 801169c:	d1e5      	bne.n	801166a <_svfprintf_r+0x1242>
 801169e:	ac21      	add	r4, sp, #132	@ 0x84
 80116a0:	e7f4      	b.n	801168c <_svfprintf_r+0x1264>
 80116a2:	9802      	ldr	r0, [sp, #8]
 80116a4:	4659      	mov	r1, fp
 80116a6:	f7fe fbb3 	bl	800fe10 <_free_r>
 80116aa:	f7ff baab 	b.w	8010c04 <_svfprintf_r+0x7dc>
 80116ae:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80116b0:	2b00      	cmp	r3, #0
 80116b2:	f43f a8be 	beq.w	8010832 <_svfprintf_r+0x40a>
 80116b6:	9802      	ldr	r0, [sp, #8]
 80116b8:	aa1e      	add	r2, sp, #120	@ 0x78
 80116ba:	4651      	mov	r1, sl
 80116bc:	f000 ffb2 	bl	8012624 <__ssprint_r>
 80116c0:	f7ff b8b7 	b.w	8010832 <_svfprintf_r+0x40a>
 80116c4:	ea56 0207 	orrs.w	r2, r6, r7
 80116c8:	9506      	str	r5, [sp, #24]
 80116ca:	f43f ab93 	beq.w	8010df4 <_svfprintf_r+0x9cc>
 80116ce:	2b01      	cmp	r3, #1
 80116d0:	f43f ac14 	beq.w	8010efc <_svfprintf_r+0xad4>
 80116d4:	2b02      	cmp	r3, #2
 80116d6:	f50d 7994 	add.w	r9, sp, #296	@ 0x128
 80116da:	f43f ac59 	beq.w	8010f90 <_svfprintf_r+0xb68>
 80116de:	f006 0307 	and.w	r3, r6, #7
 80116e2:	08f6      	lsrs	r6, r6, #3
 80116e4:	ea46 7647 	orr.w	r6, r6, r7, lsl #29
 80116e8:	08ff      	lsrs	r7, r7, #3
 80116ea:	3330      	adds	r3, #48	@ 0x30
 80116ec:	ea56 0107 	orrs.w	r1, r6, r7
 80116f0:	464a      	mov	r2, r9
 80116f2:	f809 3d01 	strb.w	r3, [r9, #-1]!
 80116f6:	d1f2      	bne.n	80116de <_svfprintf_r+0x12b6>
 80116f8:	9906      	ldr	r1, [sp, #24]
 80116fa:	07cd      	lsls	r5, r1, #31
 80116fc:	d506      	bpl.n	801170c <_svfprintf_r+0x12e4>
 80116fe:	2b30      	cmp	r3, #48	@ 0x30
 8011700:	d004      	beq.n	801170c <_svfprintf_r+0x12e4>
 8011702:	2330      	movs	r3, #48	@ 0x30
 8011704:	f809 3c01 	strb.w	r3, [r9, #-1]
 8011708:	f1a2 0902 	sub.w	r9, r2, #2
 801170c:	ab4a      	add	r3, sp, #296	@ 0x128
 801170e:	9d06      	ldr	r5, [sp, #24]
 8011710:	f8cd 8030 	str.w	r8, [sp, #48]	@ 0x30
 8011714:	f04f 0b00 	mov.w	fp, #0
 8011718:	eba3 0809 	sub.w	r8, r3, r9
 801171c:	465f      	mov	r7, fp
 801171e:	f8cd b018 	str.w	fp, [sp, #24]
 8011722:	465e      	mov	r6, fp
 8011724:	f7ff b9a4 	b.w	8010a70 <_svfprintf_r+0x648>
 8011728:	080140fd 	.word	0x080140fd
 801172c:	0801410d 	.word	0x0801410d

08011730 <__swhatbuf_r>:
 8011730:	b570      	push	{r4, r5, r6, lr}
 8011732:	460c      	mov	r4, r1
 8011734:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011738:	2900      	cmp	r1, #0
 801173a:	b096      	sub	sp, #88	@ 0x58
 801173c:	4615      	mov	r5, r2
 801173e:	461e      	mov	r6, r3
 8011740:	da07      	bge.n	8011752 <__swhatbuf_r+0x22>
 8011742:	89a1      	ldrh	r1, [r4, #12]
 8011744:	f011 0180 	ands.w	r1, r1, #128	@ 0x80
 8011748:	d117      	bne.n	801177a <__swhatbuf_r+0x4a>
 801174a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801174e:	4608      	mov	r0, r1
 8011750:	e00f      	b.n	8011772 <__swhatbuf_r+0x42>
 8011752:	466a      	mov	r2, sp
 8011754:	f000 fe38 	bl	80123c8 <_fstat_r>
 8011758:	2800      	cmp	r0, #0
 801175a:	dbf2      	blt.n	8011742 <__swhatbuf_r+0x12>
 801175c:	9901      	ldr	r1, [sp, #4]
 801175e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8011762:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8011766:	4259      	negs	r1, r3
 8011768:	4159      	adcs	r1, r3
 801176a:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 801176e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011772:	6031      	str	r1, [r6, #0]
 8011774:	602b      	str	r3, [r5, #0]
 8011776:	b016      	add	sp, #88	@ 0x58
 8011778:	bd70      	pop	{r4, r5, r6, pc}
 801177a:	2100      	movs	r1, #0
 801177c:	2340      	movs	r3, #64	@ 0x40
 801177e:	e7e6      	b.n	801174e <__swhatbuf_r+0x1e>

08011780 <__smakebuf_r>:
 8011780:	898b      	ldrh	r3, [r1, #12]
 8011782:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011784:	079d      	lsls	r5, r3, #30
 8011786:	4606      	mov	r6, r0
 8011788:	460c      	mov	r4, r1
 801178a:	d507      	bpl.n	801179c <__smakebuf_r+0x1c>
 801178c:	f104 0343 	add.w	r3, r4, #67	@ 0x43
 8011790:	6023      	str	r3, [r4, #0]
 8011792:	6123      	str	r3, [r4, #16]
 8011794:	2301      	movs	r3, #1
 8011796:	6163      	str	r3, [r4, #20]
 8011798:	b003      	add	sp, #12
 801179a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801179c:	ab01      	add	r3, sp, #4
 801179e:	466a      	mov	r2, sp
 80117a0:	f7ff ffc6 	bl	8011730 <__swhatbuf_r>
 80117a4:	9f00      	ldr	r7, [sp, #0]
 80117a6:	4605      	mov	r5, r0
 80117a8:	4639      	mov	r1, r7
 80117aa:	4630      	mov	r0, r6
 80117ac:	f7fe fbf0 	bl	800ff90 <_malloc_r>
 80117b0:	b948      	cbnz	r0, 80117c6 <__smakebuf_r+0x46>
 80117b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80117b6:	059a      	lsls	r2, r3, #22
 80117b8:	d4ee      	bmi.n	8011798 <__smakebuf_r+0x18>
 80117ba:	f023 0303 	bic.w	r3, r3, #3
 80117be:	f043 0302 	orr.w	r3, r3, #2
 80117c2:	81a3      	strh	r3, [r4, #12]
 80117c4:	e7e2      	b.n	801178c <__smakebuf_r+0xc>
 80117c6:	89a3      	ldrh	r3, [r4, #12]
 80117c8:	6020      	str	r0, [r4, #0]
 80117ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80117ce:	81a3      	strh	r3, [r4, #12]
 80117d0:	9b01      	ldr	r3, [sp, #4]
 80117d2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80117d6:	b15b      	cbz	r3, 80117f0 <__smakebuf_r+0x70>
 80117d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80117dc:	4630      	mov	r0, r6
 80117de:	f000 fe05 	bl	80123ec <_isatty_r>
 80117e2:	b128      	cbz	r0, 80117f0 <__smakebuf_r+0x70>
 80117e4:	89a3      	ldrh	r3, [r4, #12]
 80117e6:	f023 0303 	bic.w	r3, r3, #3
 80117ea:	f043 0301 	orr.w	r3, r3, #1
 80117ee:	81a3      	strh	r3, [r4, #12]
 80117f0:	89a3      	ldrh	r3, [r4, #12]
 80117f2:	431d      	orrs	r5, r3
 80117f4:	81a5      	strh	r5, [r4, #12]
 80117f6:	e7cf      	b.n	8011798 <__smakebuf_r+0x18>

080117f8 <__malloc_lock>:
 80117f8:	4801      	ldr	r0, [pc, #4]	@ (8011800 <__malloc_lock+0x8>)
 80117fa:	f7fd bc7f 	b.w	800f0fc <__retarget_lock_acquire_recursive>
 80117fe:	bf00      	nop
 8011800:	24014b30 	.word	0x24014b30

08011804 <__malloc_unlock>:
 8011804:	4801      	ldr	r0, [pc, #4]	@ (801180c <__malloc_unlock+0x8>)
 8011806:	f7fd bc7a 	b.w	800f0fe <__retarget_lock_release_recursive>
 801180a:	bf00      	nop
 801180c:	24014b30 	.word	0x24014b30

08011810 <_Balloc>:
 8011810:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8011812:	b570      	push	{r4, r5, r6, lr}
 8011814:	4605      	mov	r5, r0
 8011816:	460c      	mov	r4, r1
 8011818:	b17b      	cbz	r3, 801183a <_Balloc+0x2a>
 801181a:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 801181c:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8011820:	b9a0      	cbnz	r0, 801184c <_Balloc+0x3c>
 8011822:	2101      	movs	r1, #1
 8011824:	fa01 f604 	lsl.w	r6, r1, r4
 8011828:	1d72      	adds	r2, r6, #5
 801182a:	0092      	lsls	r2, r2, #2
 801182c:	4628      	mov	r0, r5
 801182e:	f000 feb1 	bl	8012594 <_calloc_r>
 8011832:	b148      	cbz	r0, 8011848 <_Balloc+0x38>
 8011834:	e9c0 4601 	strd	r4, r6, [r0, #4]
 8011838:	e00b      	b.n	8011852 <_Balloc+0x42>
 801183a:	2221      	movs	r2, #33	@ 0x21
 801183c:	2104      	movs	r1, #4
 801183e:	f000 fea9 	bl	8012594 <_calloc_r>
 8011842:	6468      	str	r0, [r5, #68]	@ 0x44
 8011844:	2800      	cmp	r0, #0
 8011846:	d1e8      	bne.n	801181a <_Balloc+0xa>
 8011848:	2000      	movs	r0, #0
 801184a:	bd70      	pop	{r4, r5, r6, pc}
 801184c:	6802      	ldr	r2, [r0, #0]
 801184e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8011852:	2300      	movs	r3, #0
 8011854:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011858:	e7f7      	b.n	801184a <_Balloc+0x3a>

0801185a <_Bfree>:
 801185a:	b131      	cbz	r1, 801186a <_Bfree+0x10>
 801185c:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 801185e:	684a      	ldr	r2, [r1, #4]
 8011860:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8011864:	6008      	str	r0, [r1, #0]
 8011866:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 801186a:	4770      	bx	lr

0801186c <__multadd>:
 801186c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011870:	690d      	ldr	r5, [r1, #16]
 8011872:	4607      	mov	r7, r0
 8011874:	460c      	mov	r4, r1
 8011876:	461e      	mov	r6, r3
 8011878:	f101 0c14 	add.w	ip, r1, #20
 801187c:	2000      	movs	r0, #0
 801187e:	f8dc 3000 	ldr.w	r3, [ip]
 8011882:	b299      	uxth	r1, r3
 8011884:	fb02 6101 	mla	r1, r2, r1, r6
 8011888:	0c1e      	lsrs	r6, r3, #16
 801188a:	0c0b      	lsrs	r3, r1, #16
 801188c:	fb02 3306 	mla	r3, r2, r6, r3
 8011890:	b289      	uxth	r1, r1
 8011892:	3001      	adds	r0, #1
 8011894:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8011898:	4285      	cmp	r5, r0
 801189a:	f84c 1b04 	str.w	r1, [ip], #4
 801189e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80118a2:	dcec      	bgt.n	801187e <__multadd+0x12>
 80118a4:	b30e      	cbz	r6, 80118ea <__multadd+0x7e>
 80118a6:	68a3      	ldr	r3, [r4, #8]
 80118a8:	42ab      	cmp	r3, r5
 80118aa:	dc19      	bgt.n	80118e0 <__multadd+0x74>
 80118ac:	6861      	ldr	r1, [r4, #4]
 80118ae:	4638      	mov	r0, r7
 80118b0:	3101      	adds	r1, #1
 80118b2:	f7ff ffad 	bl	8011810 <_Balloc>
 80118b6:	4680      	mov	r8, r0
 80118b8:	b928      	cbnz	r0, 80118c6 <__multadd+0x5a>
 80118ba:	4602      	mov	r2, r0
 80118bc:	4b0c      	ldr	r3, [pc, #48]	@ (80118f0 <__multadd+0x84>)
 80118be:	480d      	ldr	r0, [pc, #52]	@ (80118f4 <__multadd+0x88>)
 80118c0:	21ba      	movs	r1, #186	@ 0xba
 80118c2:	f000 fe49 	bl	8012558 <__assert_func>
 80118c6:	6922      	ldr	r2, [r4, #16]
 80118c8:	3202      	adds	r2, #2
 80118ca:	f104 010c 	add.w	r1, r4, #12
 80118ce:	0092      	lsls	r2, r2, #2
 80118d0:	300c      	adds	r0, #12
 80118d2:	f7fd fc15 	bl	800f100 <memcpy>
 80118d6:	4621      	mov	r1, r4
 80118d8:	4638      	mov	r0, r7
 80118da:	f7ff ffbe 	bl	801185a <_Bfree>
 80118de:	4644      	mov	r4, r8
 80118e0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80118e4:	3501      	adds	r5, #1
 80118e6:	615e      	str	r6, [r3, #20]
 80118e8:	6125      	str	r5, [r4, #16]
 80118ea:	4620      	mov	r0, r4
 80118ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80118f0:	08014084 	.word	0x08014084
 80118f4:	0801411d 	.word	0x0801411d

080118f8 <__hi0bits>:
 80118f8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80118fc:	4603      	mov	r3, r0
 80118fe:	bf36      	itet	cc
 8011900:	0403      	lslcc	r3, r0, #16
 8011902:	2000      	movcs	r0, #0
 8011904:	2010      	movcc	r0, #16
 8011906:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801190a:	bf3c      	itt	cc
 801190c:	021b      	lslcc	r3, r3, #8
 801190e:	3008      	addcc	r0, #8
 8011910:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011914:	bf3c      	itt	cc
 8011916:	011b      	lslcc	r3, r3, #4
 8011918:	3004      	addcc	r0, #4
 801191a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801191e:	bf3c      	itt	cc
 8011920:	009b      	lslcc	r3, r3, #2
 8011922:	3002      	addcc	r0, #2
 8011924:	2b00      	cmp	r3, #0
 8011926:	db05      	blt.n	8011934 <__hi0bits+0x3c>
 8011928:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801192c:	f100 0001 	add.w	r0, r0, #1
 8011930:	bf08      	it	eq
 8011932:	2020      	moveq	r0, #32
 8011934:	4770      	bx	lr

08011936 <__lo0bits>:
 8011936:	6803      	ldr	r3, [r0, #0]
 8011938:	4602      	mov	r2, r0
 801193a:	f013 0007 	ands.w	r0, r3, #7
 801193e:	d00b      	beq.n	8011958 <__lo0bits+0x22>
 8011940:	07d9      	lsls	r1, r3, #31
 8011942:	d421      	bmi.n	8011988 <__lo0bits+0x52>
 8011944:	0798      	lsls	r0, r3, #30
 8011946:	bf49      	itett	mi
 8011948:	085b      	lsrmi	r3, r3, #1
 801194a:	089b      	lsrpl	r3, r3, #2
 801194c:	2001      	movmi	r0, #1
 801194e:	6013      	strmi	r3, [r2, #0]
 8011950:	bf5c      	itt	pl
 8011952:	6013      	strpl	r3, [r2, #0]
 8011954:	2002      	movpl	r0, #2
 8011956:	4770      	bx	lr
 8011958:	b299      	uxth	r1, r3
 801195a:	b909      	cbnz	r1, 8011960 <__lo0bits+0x2a>
 801195c:	0c1b      	lsrs	r3, r3, #16
 801195e:	2010      	movs	r0, #16
 8011960:	b2d9      	uxtb	r1, r3
 8011962:	b909      	cbnz	r1, 8011968 <__lo0bits+0x32>
 8011964:	3008      	adds	r0, #8
 8011966:	0a1b      	lsrs	r3, r3, #8
 8011968:	0719      	lsls	r1, r3, #28
 801196a:	bf04      	itt	eq
 801196c:	091b      	lsreq	r3, r3, #4
 801196e:	3004      	addeq	r0, #4
 8011970:	0799      	lsls	r1, r3, #30
 8011972:	bf04      	itt	eq
 8011974:	089b      	lsreq	r3, r3, #2
 8011976:	3002      	addeq	r0, #2
 8011978:	07d9      	lsls	r1, r3, #31
 801197a:	d403      	bmi.n	8011984 <__lo0bits+0x4e>
 801197c:	085b      	lsrs	r3, r3, #1
 801197e:	f100 0001 	add.w	r0, r0, #1
 8011982:	d003      	beq.n	801198c <__lo0bits+0x56>
 8011984:	6013      	str	r3, [r2, #0]
 8011986:	4770      	bx	lr
 8011988:	2000      	movs	r0, #0
 801198a:	4770      	bx	lr
 801198c:	2020      	movs	r0, #32
 801198e:	4770      	bx	lr

08011990 <__i2b>:
 8011990:	b510      	push	{r4, lr}
 8011992:	460c      	mov	r4, r1
 8011994:	2101      	movs	r1, #1
 8011996:	f7ff ff3b 	bl	8011810 <_Balloc>
 801199a:	4602      	mov	r2, r0
 801199c:	b928      	cbnz	r0, 80119aa <__i2b+0x1a>
 801199e:	4b05      	ldr	r3, [pc, #20]	@ (80119b4 <__i2b+0x24>)
 80119a0:	4805      	ldr	r0, [pc, #20]	@ (80119b8 <__i2b+0x28>)
 80119a2:	f240 1145 	movw	r1, #325	@ 0x145
 80119a6:	f000 fdd7 	bl	8012558 <__assert_func>
 80119aa:	2301      	movs	r3, #1
 80119ac:	6144      	str	r4, [r0, #20]
 80119ae:	6103      	str	r3, [r0, #16]
 80119b0:	bd10      	pop	{r4, pc}
 80119b2:	bf00      	nop
 80119b4:	08014084 	.word	0x08014084
 80119b8:	0801411d 	.word	0x0801411d

080119bc <__multiply>:
 80119bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80119c0:	4614      	mov	r4, r2
 80119c2:	690a      	ldr	r2, [r1, #16]
 80119c4:	6923      	ldr	r3, [r4, #16]
 80119c6:	429a      	cmp	r2, r3
 80119c8:	bfa8      	it	ge
 80119ca:	4623      	movge	r3, r4
 80119cc:	460f      	mov	r7, r1
 80119ce:	bfa4      	itt	ge
 80119d0:	460c      	movge	r4, r1
 80119d2:	461f      	movge	r7, r3
 80119d4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80119d8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80119dc:	68a3      	ldr	r3, [r4, #8]
 80119de:	6861      	ldr	r1, [r4, #4]
 80119e0:	eb0a 0609 	add.w	r6, sl, r9
 80119e4:	42b3      	cmp	r3, r6
 80119e6:	b085      	sub	sp, #20
 80119e8:	bfb8      	it	lt
 80119ea:	3101      	addlt	r1, #1
 80119ec:	f7ff ff10 	bl	8011810 <_Balloc>
 80119f0:	b930      	cbnz	r0, 8011a00 <__multiply+0x44>
 80119f2:	4602      	mov	r2, r0
 80119f4:	4b44      	ldr	r3, [pc, #272]	@ (8011b08 <__multiply+0x14c>)
 80119f6:	4845      	ldr	r0, [pc, #276]	@ (8011b0c <__multiply+0x150>)
 80119f8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80119fc:	f000 fdac 	bl	8012558 <__assert_func>
 8011a00:	f100 0514 	add.w	r5, r0, #20
 8011a04:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8011a08:	462b      	mov	r3, r5
 8011a0a:	2200      	movs	r2, #0
 8011a0c:	4543      	cmp	r3, r8
 8011a0e:	d321      	bcc.n	8011a54 <__multiply+0x98>
 8011a10:	f107 0114 	add.w	r1, r7, #20
 8011a14:	f104 0214 	add.w	r2, r4, #20
 8011a18:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8011a1c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8011a20:	9302      	str	r3, [sp, #8]
 8011a22:	1b13      	subs	r3, r2, r4
 8011a24:	3b15      	subs	r3, #21
 8011a26:	f023 0303 	bic.w	r3, r3, #3
 8011a2a:	3304      	adds	r3, #4
 8011a2c:	f104 0715 	add.w	r7, r4, #21
 8011a30:	42ba      	cmp	r2, r7
 8011a32:	bf38      	it	cc
 8011a34:	2304      	movcc	r3, #4
 8011a36:	9301      	str	r3, [sp, #4]
 8011a38:	9b02      	ldr	r3, [sp, #8]
 8011a3a:	9103      	str	r1, [sp, #12]
 8011a3c:	428b      	cmp	r3, r1
 8011a3e:	d80c      	bhi.n	8011a5a <__multiply+0x9e>
 8011a40:	2e00      	cmp	r6, #0
 8011a42:	dd03      	ble.n	8011a4c <__multiply+0x90>
 8011a44:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8011a48:	2b00      	cmp	r3, #0
 8011a4a:	d05b      	beq.n	8011b04 <__multiply+0x148>
 8011a4c:	6106      	str	r6, [r0, #16]
 8011a4e:	b005      	add	sp, #20
 8011a50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011a54:	f843 2b04 	str.w	r2, [r3], #4
 8011a58:	e7d8      	b.n	8011a0c <__multiply+0x50>
 8011a5a:	f8b1 a000 	ldrh.w	sl, [r1]
 8011a5e:	f1ba 0f00 	cmp.w	sl, #0
 8011a62:	d024      	beq.n	8011aae <__multiply+0xf2>
 8011a64:	f104 0e14 	add.w	lr, r4, #20
 8011a68:	46a9      	mov	r9, r5
 8011a6a:	f04f 0c00 	mov.w	ip, #0
 8011a6e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8011a72:	f8d9 3000 	ldr.w	r3, [r9]
 8011a76:	fa1f fb87 	uxth.w	fp, r7
 8011a7a:	b29b      	uxth	r3, r3
 8011a7c:	fb0a 330b 	mla	r3, sl, fp, r3
 8011a80:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8011a84:	f8d9 7000 	ldr.w	r7, [r9]
 8011a88:	4463      	add	r3, ip
 8011a8a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8011a8e:	fb0a c70b 	mla	r7, sl, fp, ip
 8011a92:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8011a96:	b29b      	uxth	r3, r3
 8011a98:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8011a9c:	4572      	cmp	r2, lr
 8011a9e:	f849 3b04 	str.w	r3, [r9], #4
 8011aa2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8011aa6:	d8e2      	bhi.n	8011a6e <__multiply+0xb2>
 8011aa8:	9b01      	ldr	r3, [sp, #4]
 8011aaa:	f845 c003 	str.w	ip, [r5, r3]
 8011aae:	9b03      	ldr	r3, [sp, #12]
 8011ab0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8011ab4:	3104      	adds	r1, #4
 8011ab6:	f1b9 0f00 	cmp.w	r9, #0
 8011aba:	d021      	beq.n	8011b00 <__multiply+0x144>
 8011abc:	682b      	ldr	r3, [r5, #0]
 8011abe:	f104 0c14 	add.w	ip, r4, #20
 8011ac2:	46ae      	mov	lr, r5
 8011ac4:	f04f 0a00 	mov.w	sl, #0
 8011ac8:	f8bc b000 	ldrh.w	fp, [ip]
 8011acc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8011ad0:	fb09 770b 	mla	r7, r9, fp, r7
 8011ad4:	4457      	add	r7, sl
 8011ad6:	b29b      	uxth	r3, r3
 8011ad8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8011adc:	f84e 3b04 	str.w	r3, [lr], #4
 8011ae0:	f85c 3b04 	ldr.w	r3, [ip], #4
 8011ae4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011ae8:	f8be 3000 	ldrh.w	r3, [lr]
 8011aec:	fb09 330a 	mla	r3, r9, sl, r3
 8011af0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8011af4:	4562      	cmp	r2, ip
 8011af6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011afa:	d8e5      	bhi.n	8011ac8 <__multiply+0x10c>
 8011afc:	9f01      	ldr	r7, [sp, #4]
 8011afe:	51eb      	str	r3, [r5, r7]
 8011b00:	3504      	adds	r5, #4
 8011b02:	e799      	b.n	8011a38 <__multiply+0x7c>
 8011b04:	3e01      	subs	r6, #1
 8011b06:	e79b      	b.n	8011a40 <__multiply+0x84>
 8011b08:	08014084 	.word	0x08014084
 8011b0c:	0801411d 	.word	0x0801411d

08011b10 <__pow5mult>:
 8011b10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011b14:	4615      	mov	r5, r2
 8011b16:	f012 0203 	ands.w	r2, r2, #3
 8011b1a:	4607      	mov	r7, r0
 8011b1c:	460e      	mov	r6, r1
 8011b1e:	d007      	beq.n	8011b30 <__pow5mult+0x20>
 8011b20:	4c1a      	ldr	r4, [pc, #104]	@ (8011b8c <__pow5mult+0x7c>)
 8011b22:	3a01      	subs	r2, #1
 8011b24:	2300      	movs	r3, #0
 8011b26:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011b2a:	f7ff fe9f 	bl	801186c <__multadd>
 8011b2e:	4606      	mov	r6, r0
 8011b30:	10ad      	asrs	r5, r5, #2
 8011b32:	d027      	beq.n	8011b84 <__pow5mult+0x74>
 8011b34:	6c3c      	ldr	r4, [r7, #64]	@ 0x40
 8011b36:	b944      	cbnz	r4, 8011b4a <__pow5mult+0x3a>
 8011b38:	f240 2171 	movw	r1, #625	@ 0x271
 8011b3c:	4638      	mov	r0, r7
 8011b3e:	f7ff ff27 	bl	8011990 <__i2b>
 8011b42:	2300      	movs	r3, #0
 8011b44:	6438      	str	r0, [r7, #64]	@ 0x40
 8011b46:	4604      	mov	r4, r0
 8011b48:	6003      	str	r3, [r0, #0]
 8011b4a:	f04f 0900 	mov.w	r9, #0
 8011b4e:	07eb      	lsls	r3, r5, #31
 8011b50:	d50a      	bpl.n	8011b68 <__pow5mult+0x58>
 8011b52:	4631      	mov	r1, r6
 8011b54:	4622      	mov	r2, r4
 8011b56:	4638      	mov	r0, r7
 8011b58:	f7ff ff30 	bl	80119bc <__multiply>
 8011b5c:	4631      	mov	r1, r6
 8011b5e:	4680      	mov	r8, r0
 8011b60:	4638      	mov	r0, r7
 8011b62:	f7ff fe7a 	bl	801185a <_Bfree>
 8011b66:	4646      	mov	r6, r8
 8011b68:	106d      	asrs	r5, r5, #1
 8011b6a:	d00b      	beq.n	8011b84 <__pow5mult+0x74>
 8011b6c:	6820      	ldr	r0, [r4, #0]
 8011b6e:	b938      	cbnz	r0, 8011b80 <__pow5mult+0x70>
 8011b70:	4622      	mov	r2, r4
 8011b72:	4621      	mov	r1, r4
 8011b74:	4638      	mov	r0, r7
 8011b76:	f7ff ff21 	bl	80119bc <__multiply>
 8011b7a:	6020      	str	r0, [r4, #0]
 8011b7c:	f8c0 9000 	str.w	r9, [r0]
 8011b80:	4604      	mov	r4, r0
 8011b82:	e7e4      	b.n	8011b4e <__pow5mult+0x3e>
 8011b84:	4630      	mov	r0, r6
 8011b86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011b8a:	bf00      	nop
 8011b8c:	08014178 	.word	0x08014178

08011b90 <__lshift>:
 8011b90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011b94:	460c      	mov	r4, r1
 8011b96:	6849      	ldr	r1, [r1, #4]
 8011b98:	6923      	ldr	r3, [r4, #16]
 8011b9a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8011b9e:	68a3      	ldr	r3, [r4, #8]
 8011ba0:	4607      	mov	r7, r0
 8011ba2:	4691      	mov	r9, r2
 8011ba4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011ba8:	f108 0601 	add.w	r6, r8, #1
 8011bac:	42b3      	cmp	r3, r6
 8011bae:	db0b      	blt.n	8011bc8 <__lshift+0x38>
 8011bb0:	4638      	mov	r0, r7
 8011bb2:	f7ff fe2d 	bl	8011810 <_Balloc>
 8011bb6:	4605      	mov	r5, r0
 8011bb8:	b948      	cbnz	r0, 8011bce <__lshift+0x3e>
 8011bba:	4602      	mov	r2, r0
 8011bbc:	4b28      	ldr	r3, [pc, #160]	@ (8011c60 <__lshift+0xd0>)
 8011bbe:	4829      	ldr	r0, [pc, #164]	@ (8011c64 <__lshift+0xd4>)
 8011bc0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8011bc4:	f000 fcc8 	bl	8012558 <__assert_func>
 8011bc8:	3101      	adds	r1, #1
 8011bca:	005b      	lsls	r3, r3, #1
 8011bcc:	e7ee      	b.n	8011bac <__lshift+0x1c>
 8011bce:	2300      	movs	r3, #0
 8011bd0:	f100 0114 	add.w	r1, r0, #20
 8011bd4:	f100 0210 	add.w	r2, r0, #16
 8011bd8:	4618      	mov	r0, r3
 8011bda:	4553      	cmp	r3, sl
 8011bdc:	db33      	blt.n	8011c46 <__lshift+0xb6>
 8011bde:	6920      	ldr	r0, [r4, #16]
 8011be0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011be4:	f104 0314 	add.w	r3, r4, #20
 8011be8:	f019 091f 	ands.w	r9, r9, #31
 8011bec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011bf0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8011bf4:	d02b      	beq.n	8011c4e <__lshift+0xbe>
 8011bf6:	f1c9 0e20 	rsb	lr, r9, #32
 8011bfa:	468a      	mov	sl, r1
 8011bfc:	2200      	movs	r2, #0
 8011bfe:	6818      	ldr	r0, [r3, #0]
 8011c00:	fa00 f009 	lsl.w	r0, r0, r9
 8011c04:	4310      	orrs	r0, r2
 8011c06:	f84a 0b04 	str.w	r0, [sl], #4
 8011c0a:	f853 2b04 	ldr.w	r2, [r3], #4
 8011c0e:	459c      	cmp	ip, r3
 8011c10:	fa22 f20e 	lsr.w	r2, r2, lr
 8011c14:	d8f3      	bhi.n	8011bfe <__lshift+0x6e>
 8011c16:	ebac 0304 	sub.w	r3, ip, r4
 8011c1a:	3b15      	subs	r3, #21
 8011c1c:	f023 0303 	bic.w	r3, r3, #3
 8011c20:	3304      	adds	r3, #4
 8011c22:	f104 0015 	add.w	r0, r4, #21
 8011c26:	4584      	cmp	ip, r0
 8011c28:	bf38      	it	cc
 8011c2a:	2304      	movcc	r3, #4
 8011c2c:	50ca      	str	r2, [r1, r3]
 8011c2e:	b10a      	cbz	r2, 8011c34 <__lshift+0xa4>
 8011c30:	f108 0602 	add.w	r6, r8, #2
 8011c34:	3e01      	subs	r6, #1
 8011c36:	4638      	mov	r0, r7
 8011c38:	612e      	str	r6, [r5, #16]
 8011c3a:	4621      	mov	r1, r4
 8011c3c:	f7ff fe0d 	bl	801185a <_Bfree>
 8011c40:	4628      	mov	r0, r5
 8011c42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011c46:	f842 0f04 	str.w	r0, [r2, #4]!
 8011c4a:	3301      	adds	r3, #1
 8011c4c:	e7c5      	b.n	8011bda <__lshift+0x4a>
 8011c4e:	3904      	subs	r1, #4
 8011c50:	f853 2b04 	ldr.w	r2, [r3], #4
 8011c54:	f841 2f04 	str.w	r2, [r1, #4]!
 8011c58:	459c      	cmp	ip, r3
 8011c5a:	d8f9      	bhi.n	8011c50 <__lshift+0xc0>
 8011c5c:	e7ea      	b.n	8011c34 <__lshift+0xa4>
 8011c5e:	bf00      	nop
 8011c60:	08014084 	.word	0x08014084
 8011c64:	0801411d 	.word	0x0801411d

08011c68 <__mcmp>:
 8011c68:	690a      	ldr	r2, [r1, #16]
 8011c6a:	4603      	mov	r3, r0
 8011c6c:	6900      	ldr	r0, [r0, #16]
 8011c6e:	1a80      	subs	r0, r0, r2
 8011c70:	b530      	push	{r4, r5, lr}
 8011c72:	d10e      	bne.n	8011c92 <__mcmp+0x2a>
 8011c74:	3314      	adds	r3, #20
 8011c76:	3114      	adds	r1, #20
 8011c78:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8011c7c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8011c80:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8011c84:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8011c88:	4295      	cmp	r5, r2
 8011c8a:	d003      	beq.n	8011c94 <__mcmp+0x2c>
 8011c8c:	d205      	bcs.n	8011c9a <__mcmp+0x32>
 8011c8e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011c92:	bd30      	pop	{r4, r5, pc}
 8011c94:	42a3      	cmp	r3, r4
 8011c96:	d3f3      	bcc.n	8011c80 <__mcmp+0x18>
 8011c98:	e7fb      	b.n	8011c92 <__mcmp+0x2a>
 8011c9a:	2001      	movs	r0, #1
 8011c9c:	e7f9      	b.n	8011c92 <__mcmp+0x2a>
	...

08011ca0 <__mdiff>:
 8011ca0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ca4:	4689      	mov	r9, r1
 8011ca6:	4606      	mov	r6, r0
 8011ca8:	4611      	mov	r1, r2
 8011caa:	4648      	mov	r0, r9
 8011cac:	4614      	mov	r4, r2
 8011cae:	f7ff ffdb 	bl	8011c68 <__mcmp>
 8011cb2:	1e05      	subs	r5, r0, #0
 8011cb4:	d112      	bne.n	8011cdc <__mdiff+0x3c>
 8011cb6:	4629      	mov	r1, r5
 8011cb8:	4630      	mov	r0, r6
 8011cba:	f7ff fda9 	bl	8011810 <_Balloc>
 8011cbe:	4602      	mov	r2, r0
 8011cc0:	b928      	cbnz	r0, 8011cce <__mdiff+0x2e>
 8011cc2:	4b3f      	ldr	r3, [pc, #252]	@ (8011dc0 <__mdiff+0x120>)
 8011cc4:	f240 2137 	movw	r1, #567	@ 0x237
 8011cc8:	483e      	ldr	r0, [pc, #248]	@ (8011dc4 <__mdiff+0x124>)
 8011cca:	f000 fc45 	bl	8012558 <__assert_func>
 8011cce:	2301      	movs	r3, #1
 8011cd0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011cd4:	4610      	mov	r0, r2
 8011cd6:	b003      	add	sp, #12
 8011cd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011cdc:	bfbc      	itt	lt
 8011cde:	464b      	movlt	r3, r9
 8011ce0:	46a1      	movlt	r9, r4
 8011ce2:	4630      	mov	r0, r6
 8011ce4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8011ce8:	bfba      	itte	lt
 8011cea:	461c      	movlt	r4, r3
 8011cec:	2501      	movlt	r5, #1
 8011cee:	2500      	movge	r5, #0
 8011cf0:	f7ff fd8e 	bl	8011810 <_Balloc>
 8011cf4:	4602      	mov	r2, r0
 8011cf6:	b918      	cbnz	r0, 8011d00 <__mdiff+0x60>
 8011cf8:	4b31      	ldr	r3, [pc, #196]	@ (8011dc0 <__mdiff+0x120>)
 8011cfa:	f240 2145 	movw	r1, #581	@ 0x245
 8011cfe:	e7e3      	b.n	8011cc8 <__mdiff+0x28>
 8011d00:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8011d04:	6926      	ldr	r6, [r4, #16]
 8011d06:	60c5      	str	r5, [r0, #12]
 8011d08:	f109 0310 	add.w	r3, r9, #16
 8011d0c:	f109 0514 	add.w	r5, r9, #20
 8011d10:	f104 0e14 	add.w	lr, r4, #20
 8011d14:	f100 0b14 	add.w	fp, r0, #20
 8011d18:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8011d1c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8011d20:	9301      	str	r3, [sp, #4]
 8011d22:	46d9      	mov	r9, fp
 8011d24:	f04f 0c00 	mov.w	ip, #0
 8011d28:	9b01      	ldr	r3, [sp, #4]
 8011d2a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8011d2e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8011d32:	9301      	str	r3, [sp, #4]
 8011d34:	fa1f f38a 	uxth.w	r3, sl
 8011d38:	4619      	mov	r1, r3
 8011d3a:	b283      	uxth	r3, r0
 8011d3c:	1acb      	subs	r3, r1, r3
 8011d3e:	0c00      	lsrs	r0, r0, #16
 8011d40:	4463      	add	r3, ip
 8011d42:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8011d46:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8011d4a:	b29b      	uxth	r3, r3
 8011d4c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8011d50:	4576      	cmp	r6, lr
 8011d52:	f849 3b04 	str.w	r3, [r9], #4
 8011d56:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011d5a:	d8e5      	bhi.n	8011d28 <__mdiff+0x88>
 8011d5c:	1b33      	subs	r3, r6, r4
 8011d5e:	3b15      	subs	r3, #21
 8011d60:	f023 0303 	bic.w	r3, r3, #3
 8011d64:	3415      	adds	r4, #21
 8011d66:	3304      	adds	r3, #4
 8011d68:	42a6      	cmp	r6, r4
 8011d6a:	bf38      	it	cc
 8011d6c:	2304      	movcc	r3, #4
 8011d6e:	441d      	add	r5, r3
 8011d70:	445b      	add	r3, fp
 8011d72:	461e      	mov	r6, r3
 8011d74:	462c      	mov	r4, r5
 8011d76:	4544      	cmp	r4, r8
 8011d78:	d30e      	bcc.n	8011d98 <__mdiff+0xf8>
 8011d7a:	f108 0103 	add.w	r1, r8, #3
 8011d7e:	1b49      	subs	r1, r1, r5
 8011d80:	f021 0103 	bic.w	r1, r1, #3
 8011d84:	3d03      	subs	r5, #3
 8011d86:	45a8      	cmp	r8, r5
 8011d88:	bf38      	it	cc
 8011d8a:	2100      	movcc	r1, #0
 8011d8c:	440b      	add	r3, r1
 8011d8e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011d92:	b191      	cbz	r1, 8011dba <__mdiff+0x11a>
 8011d94:	6117      	str	r7, [r2, #16]
 8011d96:	e79d      	b.n	8011cd4 <__mdiff+0x34>
 8011d98:	f854 1b04 	ldr.w	r1, [r4], #4
 8011d9c:	46e6      	mov	lr, ip
 8011d9e:	0c08      	lsrs	r0, r1, #16
 8011da0:	fa1c fc81 	uxtah	ip, ip, r1
 8011da4:	4471      	add	r1, lr
 8011da6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8011daa:	b289      	uxth	r1, r1
 8011dac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8011db0:	f846 1b04 	str.w	r1, [r6], #4
 8011db4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011db8:	e7dd      	b.n	8011d76 <__mdiff+0xd6>
 8011dba:	3f01      	subs	r7, #1
 8011dbc:	e7e7      	b.n	8011d8e <__mdiff+0xee>
 8011dbe:	bf00      	nop
 8011dc0:	08014084 	.word	0x08014084
 8011dc4:	0801411d 	.word	0x0801411d

08011dc8 <__d2b>:
 8011dc8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011dcc:	460f      	mov	r7, r1
 8011dce:	2101      	movs	r1, #1
 8011dd0:	ec59 8b10 	vmov	r8, r9, d0
 8011dd4:	4616      	mov	r6, r2
 8011dd6:	f7ff fd1b 	bl	8011810 <_Balloc>
 8011dda:	4604      	mov	r4, r0
 8011ddc:	b930      	cbnz	r0, 8011dec <__d2b+0x24>
 8011dde:	4602      	mov	r2, r0
 8011de0:	4b23      	ldr	r3, [pc, #140]	@ (8011e70 <__d2b+0xa8>)
 8011de2:	4824      	ldr	r0, [pc, #144]	@ (8011e74 <__d2b+0xac>)
 8011de4:	f240 310f 	movw	r1, #783	@ 0x30f
 8011de8:	f000 fbb6 	bl	8012558 <__assert_func>
 8011dec:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8011df0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8011df4:	b10d      	cbz	r5, 8011dfa <__d2b+0x32>
 8011df6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011dfa:	9301      	str	r3, [sp, #4]
 8011dfc:	f1b8 0300 	subs.w	r3, r8, #0
 8011e00:	d023      	beq.n	8011e4a <__d2b+0x82>
 8011e02:	4668      	mov	r0, sp
 8011e04:	9300      	str	r3, [sp, #0]
 8011e06:	f7ff fd96 	bl	8011936 <__lo0bits>
 8011e0a:	e9dd 1200 	ldrd	r1, r2, [sp]
 8011e0e:	b1d0      	cbz	r0, 8011e46 <__d2b+0x7e>
 8011e10:	f1c0 0320 	rsb	r3, r0, #32
 8011e14:	fa02 f303 	lsl.w	r3, r2, r3
 8011e18:	430b      	orrs	r3, r1
 8011e1a:	40c2      	lsrs	r2, r0
 8011e1c:	6163      	str	r3, [r4, #20]
 8011e1e:	9201      	str	r2, [sp, #4]
 8011e20:	9b01      	ldr	r3, [sp, #4]
 8011e22:	61a3      	str	r3, [r4, #24]
 8011e24:	2b00      	cmp	r3, #0
 8011e26:	bf0c      	ite	eq
 8011e28:	2201      	moveq	r2, #1
 8011e2a:	2202      	movne	r2, #2
 8011e2c:	6122      	str	r2, [r4, #16]
 8011e2e:	b1a5      	cbz	r5, 8011e5a <__d2b+0x92>
 8011e30:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8011e34:	4405      	add	r5, r0
 8011e36:	603d      	str	r5, [r7, #0]
 8011e38:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8011e3c:	6030      	str	r0, [r6, #0]
 8011e3e:	4620      	mov	r0, r4
 8011e40:	b003      	add	sp, #12
 8011e42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011e46:	6161      	str	r1, [r4, #20]
 8011e48:	e7ea      	b.n	8011e20 <__d2b+0x58>
 8011e4a:	a801      	add	r0, sp, #4
 8011e4c:	f7ff fd73 	bl	8011936 <__lo0bits>
 8011e50:	9b01      	ldr	r3, [sp, #4]
 8011e52:	6163      	str	r3, [r4, #20]
 8011e54:	3020      	adds	r0, #32
 8011e56:	2201      	movs	r2, #1
 8011e58:	e7e8      	b.n	8011e2c <__d2b+0x64>
 8011e5a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8011e5e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8011e62:	6038      	str	r0, [r7, #0]
 8011e64:	6918      	ldr	r0, [r3, #16]
 8011e66:	f7ff fd47 	bl	80118f8 <__hi0bits>
 8011e6a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8011e6e:	e7e5      	b.n	8011e3c <__d2b+0x74>
 8011e70:	08014084 	.word	0x08014084
 8011e74:	0801411d 	.word	0x0801411d

08011e78 <_fclose_r>:
 8011e78:	b570      	push	{r4, r5, r6, lr}
 8011e7a:	4605      	mov	r5, r0
 8011e7c:	460c      	mov	r4, r1
 8011e7e:	b1b1      	cbz	r1, 8011eae <_fclose_r+0x36>
 8011e80:	b118      	cbz	r0, 8011e8a <_fclose_r+0x12>
 8011e82:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8011e84:	b90b      	cbnz	r3, 8011e8a <_fclose_r+0x12>
 8011e86:	f7fc fe8b 	bl	800eba0 <__sinit>
 8011e8a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011e8c:	07de      	lsls	r6, r3, #31
 8011e8e:	d405      	bmi.n	8011e9c <_fclose_r+0x24>
 8011e90:	89a3      	ldrh	r3, [r4, #12]
 8011e92:	0598      	lsls	r0, r3, #22
 8011e94:	d402      	bmi.n	8011e9c <_fclose_r+0x24>
 8011e96:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011e98:	f7fd f930 	bl	800f0fc <__retarget_lock_acquire_recursive>
 8011e9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011ea0:	b943      	cbnz	r3, 8011eb4 <_fclose_r+0x3c>
 8011ea2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011ea4:	07d9      	lsls	r1, r3, #31
 8011ea6:	d402      	bmi.n	8011eae <_fclose_r+0x36>
 8011ea8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011eaa:	f7fd f928 	bl	800f0fe <__retarget_lock_release_recursive>
 8011eae:	2600      	movs	r6, #0
 8011eb0:	4630      	mov	r0, r6
 8011eb2:	bd70      	pop	{r4, r5, r6, pc}
 8011eb4:	4621      	mov	r1, r4
 8011eb6:	4628      	mov	r0, r5
 8011eb8:	f7fc fd18 	bl	800e8ec <__sflush_r>
 8011ebc:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8011ebe:	4606      	mov	r6, r0
 8011ec0:	b133      	cbz	r3, 8011ed0 <_fclose_r+0x58>
 8011ec2:	69e1      	ldr	r1, [r4, #28]
 8011ec4:	4628      	mov	r0, r5
 8011ec6:	4798      	blx	r3
 8011ec8:	2800      	cmp	r0, #0
 8011eca:	bfb8      	it	lt
 8011ecc:	f04f 36ff 	movlt.w	r6, #4294967295	@ 0xffffffff
 8011ed0:	89a3      	ldrh	r3, [r4, #12]
 8011ed2:	061a      	lsls	r2, r3, #24
 8011ed4:	d503      	bpl.n	8011ede <_fclose_r+0x66>
 8011ed6:	6921      	ldr	r1, [r4, #16]
 8011ed8:	4628      	mov	r0, r5
 8011eda:	f7fd ff99 	bl	800fe10 <_free_r>
 8011ede:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8011ee0:	b141      	cbz	r1, 8011ef4 <_fclose_r+0x7c>
 8011ee2:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 8011ee6:	4299      	cmp	r1, r3
 8011ee8:	d002      	beq.n	8011ef0 <_fclose_r+0x78>
 8011eea:	4628      	mov	r0, r5
 8011eec:	f7fd ff90 	bl	800fe10 <_free_r>
 8011ef0:	2300      	movs	r3, #0
 8011ef2:	6323      	str	r3, [r4, #48]	@ 0x30
 8011ef4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8011ef6:	b121      	cbz	r1, 8011f02 <_fclose_r+0x8a>
 8011ef8:	4628      	mov	r0, r5
 8011efa:	f7fd ff89 	bl	800fe10 <_free_r>
 8011efe:	2300      	movs	r3, #0
 8011f00:	6463      	str	r3, [r4, #68]	@ 0x44
 8011f02:	f7fc fe41 	bl	800eb88 <__sfp_lock_acquire>
 8011f06:	2300      	movs	r3, #0
 8011f08:	81a3      	strh	r3, [r4, #12]
 8011f0a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011f0c:	07db      	lsls	r3, r3, #31
 8011f0e:	d402      	bmi.n	8011f16 <_fclose_r+0x9e>
 8011f10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011f12:	f7fd f8f4 	bl	800f0fe <__retarget_lock_release_recursive>
 8011f16:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011f18:	f7fd f8ef 	bl	800f0fa <__retarget_lock_close_recursive>
 8011f1c:	f7fc fe3a 	bl	800eb94 <__sfp_lock_release>
 8011f20:	e7c6      	b.n	8011eb0 <_fclose_r+0x38>
	...

08011f24 <_realloc_r>:
 8011f24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f28:	4682      	mov	sl, r0
 8011f2a:	4693      	mov	fp, r2
 8011f2c:	460c      	mov	r4, r1
 8011f2e:	b929      	cbnz	r1, 8011f3c <_realloc_r+0x18>
 8011f30:	4611      	mov	r1, r2
 8011f32:	b003      	add	sp, #12
 8011f34:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f38:	f7fe b82a 	b.w	800ff90 <_malloc_r>
 8011f3c:	f7ff fc5c 	bl	80117f8 <__malloc_lock>
 8011f40:	f10b 080b 	add.w	r8, fp, #11
 8011f44:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8011f48:	f1b8 0f16 	cmp.w	r8, #22
 8011f4c:	f1a4 0908 	sub.w	r9, r4, #8
 8011f50:	f025 0603 	bic.w	r6, r5, #3
 8011f54:	d908      	bls.n	8011f68 <_realloc_r+0x44>
 8011f56:	f038 0807 	bics.w	r8, r8, #7
 8011f5a:	d507      	bpl.n	8011f6c <_realloc_r+0x48>
 8011f5c:	230c      	movs	r3, #12
 8011f5e:	f8ca 3000 	str.w	r3, [sl]
 8011f62:	f04f 0b00 	mov.w	fp, #0
 8011f66:	e032      	b.n	8011fce <_realloc_r+0xaa>
 8011f68:	f04f 0810 	mov.w	r8, #16
 8011f6c:	45c3      	cmp	fp, r8
 8011f6e:	d8f5      	bhi.n	8011f5c <_realloc_r+0x38>
 8011f70:	4546      	cmp	r6, r8
 8011f72:	f280 8174 	bge.w	801225e <_realloc_r+0x33a>
 8011f76:	4b9e      	ldr	r3, [pc, #632]	@ (80121f0 <_realloc_r+0x2cc>)
 8011f78:	f8d3 c008 	ldr.w	ip, [r3, #8]
 8011f7c:	eb09 0106 	add.w	r1, r9, r6
 8011f80:	458c      	cmp	ip, r1
 8011f82:	6848      	ldr	r0, [r1, #4]
 8011f84:	d005      	beq.n	8011f92 <_realloc_r+0x6e>
 8011f86:	f020 0201 	bic.w	r2, r0, #1
 8011f8a:	440a      	add	r2, r1
 8011f8c:	6852      	ldr	r2, [r2, #4]
 8011f8e:	07d7      	lsls	r7, r2, #31
 8011f90:	d449      	bmi.n	8012026 <_realloc_r+0x102>
 8011f92:	f020 0003 	bic.w	r0, r0, #3
 8011f96:	458c      	cmp	ip, r1
 8011f98:	eb06 0700 	add.w	r7, r6, r0
 8011f9c:	d11b      	bne.n	8011fd6 <_realloc_r+0xb2>
 8011f9e:	f108 0210 	add.w	r2, r8, #16
 8011fa2:	42ba      	cmp	r2, r7
 8011fa4:	dc41      	bgt.n	801202a <_realloc_r+0x106>
 8011fa6:	eb09 0208 	add.w	r2, r9, r8
 8011faa:	eba7 0708 	sub.w	r7, r7, r8
 8011fae:	f047 0701 	orr.w	r7, r7, #1
 8011fb2:	609a      	str	r2, [r3, #8]
 8011fb4:	6057      	str	r7, [r2, #4]
 8011fb6:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8011fba:	f003 0301 	and.w	r3, r3, #1
 8011fbe:	ea43 0308 	orr.w	r3, r3, r8
 8011fc2:	f844 3c04 	str.w	r3, [r4, #-4]
 8011fc6:	4650      	mov	r0, sl
 8011fc8:	f7ff fc1c 	bl	8011804 <__malloc_unlock>
 8011fcc:	46a3      	mov	fp, r4
 8011fce:	4658      	mov	r0, fp
 8011fd0:	b003      	add	sp, #12
 8011fd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011fd6:	45b8      	cmp	r8, r7
 8011fd8:	dc27      	bgt.n	801202a <_realloc_r+0x106>
 8011fda:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 8011fde:	60d3      	str	r3, [r2, #12]
 8011fe0:	609a      	str	r2, [r3, #8]
 8011fe2:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8011fe6:	eba7 0008 	sub.w	r0, r7, r8
 8011fea:	280f      	cmp	r0, #15
 8011fec:	f003 0301 	and.w	r3, r3, #1
 8011ff0:	eb09 0207 	add.w	r2, r9, r7
 8011ff4:	f240 8135 	bls.w	8012262 <_realloc_r+0x33e>
 8011ff8:	eb09 0108 	add.w	r1, r9, r8
 8011ffc:	ea48 0303 	orr.w	r3, r8, r3
 8012000:	f040 0001 	orr.w	r0, r0, #1
 8012004:	f8c9 3004 	str.w	r3, [r9, #4]
 8012008:	6048      	str	r0, [r1, #4]
 801200a:	6853      	ldr	r3, [r2, #4]
 801200c:	f043 0301 	orr.w	r3, r3, #1
 8012010:	6053      	str	r3, [r2, #4]
 8012012:	3108      	adds	r1, #8
 8012014:	4650      	mov	r0, sl
 8012016:	f7fd fefb 	bl	800fe10 <_free_r>
 801201a:	4650      	mov	r0, sl
 801201c:	f7ff fbf2 	bl	8011804 <__malloc_unlock>
 8012020:	f109 0b08 	add.w	fp, r9, #8
 8012024:	e7d3      	b.n	8011fce <_realloc_r+0xaa>
 8012026:	2000      	movs	r0, #0
 8012028:	4601      	mov	r1, r0
 801202a:	07ea      	lsls	r2, r5, #31
 801202c:	f100 80c7 	bmi.w	80121be <_realloc_r+0x29a>
 8012030:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8012034:	eba9 0505 	sub.w	r5, r9, r5
 8012038:	686a      	ldr	r2, [r5, #4]
 801203a:	f022 0203 	bic.w	r2, r2, #3
 801203e:	4432      	add	r2, r6
 8012040:	9201      	str	r2, [sp, #4]
 8012042:	2900      	cmp	r1, #0
 8012044:	f000 8086 	beq.w	8012154 <_realloc_r+0x230>
 8012048:	458c      	cmp	ip, r1
 801204a:	eb00 0702 	add.w	r7, r0, r2
 801204e:	d149      	bne.n	80120e4 <_realloc_r+0x1c0>
 8012050:	f108 0210 	add.w	r2, r8, #16
 8012054:	42ba      	cmp	r2, r7
 8012056:	dc7d      	bgt.n	8012154 <_realloc_r+0x230>
 8012058:	46ab      	mov	fp, r5
 801205a:	68ea      	ldr	r2, [r5, #12]
 801205c:	f85b 1f08 	ldr.w	r1, [fp, #8]!
 8012060:	60ca      	str	r2, [r1, #12]
 8012062:	6091      	str	r1, [r2, #8]
 8012064:	1f32      	subs	r2, r6, #4
 8012066:	2a24      	cmp	r2, #36	@ 0x24
 8012068:	d836      	bhi.n	80120d8 <_realloc_r+0x1b4>
 801206a:	2a13      	cmp	r2, #19
 801206c:	d932      	bls.n	80120d4 <_realloc_r+0x1b0>
 801206e:	6821      	ldr	r1, [r4, #0]
 8012070:	60a9      	str	r1, [r5, #8]
 8012072:	6861      	ldr	r1, [r4, #4]
 8012074:	60e9      	str	r1, [r5, #12]
 8012076:	2a1b      	cmp	r2, #27
 8012078:	d81a      	bhi.n	80120b0 <_realloc_r+0x18c>
 801207a:	3408      	adds	r4, #8
 801207c:	f105 0210 	add.w	r2, r5, #16
 8012080:	6821      	ldr	r1, [r4, #0]
 8012082:	6011      	str	r1, [r2, #0]
 8012084:	6861      	ldr	r1, [r4, #4]
 8012086:	6051      	str	r1, [r2, #4]
 8012088:	68a1      	ldr	r1, [r4, #8]
 801208a:	6091      	str	r1, [r2, #8]
 801208c:	eb05 0208 	add.w	r2, r5, r8
 8012090:	eba7 0708 	sub.w	r7, r7, r8
 8012094:	f047 0701 	orr.w	r7, r7, #1
 8012098:	609a      	str	r2, [r3, #8]
 801209a:	6057      	str	r7, [r2, #4]
 801209c:	686b      	ldr	r3, [r5, #4]
 801209e:	f003 0301 	and.w	r3, r3, #1
 80120a2:	ea43 0308 	orr.w	r3, r3, r8
 80120a6:	606b      	str	r3, [r5, #4]
 80120a8:	4650      	mov	r0, sl
 80120aa:	f7ff fbab 	bl	8011804 <__malloc_unlock>
 80120ae:	e78e      	b.n	8011fce <_realloc_r+0xaa>
 80120b0:	68a1      	ldr	r1, [r4, #8]
 80120b2:	6129      	str	r1, [r5, #16]
 80120b4:	68e1      	ldr	r1, [r4, #12]
 80120b6:	6169      	str	r1, [r5, #20]
 80120b8:	2a24      	cmp	r2, #36	@ 0x24
 80120ba:	bf01      	itttt	eq
 80120bc:	6922      	ldreq	r2, [r4, #16]
 80120be:	61aa      	streq	r2, [r5, #24]
 80120c0:	6961      	ldreq	r1, [r4, #20]
 80120c2:	61e9      	streq	r1, [r5, #28]
 80120c4:	bf19      	ittee	ne
 80120c6:	3410      	addne	r4, #16
 80120c8:	f105 0218 	addne.w	r2, r5, #24
 80120cc:	f105 0220 	addeq.w	r2, r5, #32
 80120d0:	3418      	addeq	r4, #24
 80120d2:	e7d5      	b.n	8012080 <_realloc_r+0x15c>
 80120d4:	465a      	mov	r2, fp
 80120d6:	e7d3      	b.n	8012080 <_realloc_r+0x15c>
 80120d8:	4621      	mov	r1, r4
 80120da:	4658      	mov	r0, fp
 80120dc:	f7fc ffa2 	bl	800f024 <memmove>
 80120e0:	4b43      	ldr	r3, [pc, #268]	@ (80121f0 <_realloc_r+0x2cc>)
 80120e2:	e7d3      	b.n	801208c <_realloc_r+0x168>
 80120e4:	45b8      	cmp	r8, r7
 80120e6:	dc35      	bgt.n	8012154 <_realloc_r+0x230>
 80120e8:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 80120ec:	4628      	mov	r0, r5
 80120ee:	60d3      	str	r3, [r2, #12]
 80120f0:	609a      	str	r2, [r3, #8]
 80120f2:	f850 2f08 	ldr.w	r2, [r0, #8]!
 80120f6:	68eb      	ldr	r3, [r5, #12]
 80120f8:	60d3      	str	r3, [r2, #12]
 80120fa:	609a      	str	r2, [r3, #8]
 80120fc:	1f32      	subs	r2, r6, #4
 80120fe:	2a24      	cmp	r2, #36	@ 0x24
 8012100:	d824      	bhi.n	801214c <_realloc_r+0x228>
 8012102:	2a13      	cmp	r2, #19
 8012104:	d908      	bls.n	8012118 <_realloc_r+0x1f4>
 8012106:	6823      	ldr	r3, [r4, #0]
 8012108:	60ab      	str	r3, [r5, #8]
 801210a:	6863      	ldr	r3, [r4, #4]
 801210c:	60eb      	str	r3, [r5, #12]
 801210e:	2a1b      	cmp	r2, #27
 8012110:	d80a      	bhi.n	8012128 <_realloc_r+0x204>
 8012112:	3408      	adds	r4, #8
 8012114:	f105 0010 	add.w	r0, r5, #16
 8012118:	6823      	ldr	r3, [r4, #0]
 801211a:	6003      	str	r3, [r0, #0]
 801211c:	6863      	ldr	r3, [r4, #4]
 801211e:	6043      	str	r3, [r0, #4]
 8012120:	68a3      	ldr	r3, [r4, #8]
 8012122:	6083      	str	r3, [r0, #8]
 8012124:	46a9      	mov	r9, r5
 8012126:	e75c      	b.n	8011fe2 <_realloc_r+0xbe>
 8012128:	68a3      	ldr	r3, [r4, #8]
 801212a:	612b      	str	r3, [r5, #16]
 801212c:	68e3      	ldr	r3, [r4, #12]
 801212e:	616b      	str	r3, [r5, #20]
 8012130:	2a24      	cmp	r2, #36	@ 0x24
 8012132:	bf01      	itttt	eq
 8012134:	6923      	ldreq	r3, [r4, #16]
 8012136:	61ab      	streq	r3, [r5, #24]
 8012138:	6963      	ldreq	r3, [r4, #20]
 801213a:	61eb      	streq	r3, [r5, #28]
 801213c:	bf19      	ittee	ne
 801213e:	3410      	addne	r4, #16
 8012140:	f105 0018 	addne.w	r0, r5, #24
 8012144:	f105 0020 	addeq.w	r0, r5, #32
 8012148:	3418      	addeq	r4, #24
 801214a:	e7e5      	b.n	8012118 <_realloc_r+0x1f4>
 801214c:	4621      	mov	r1, r4
 801214e:	f7fc ff69 	bl	800f024 <memmove>
 8012152:	e7e7      	b.n	8012124 <_realloc_r+0x200>
 8012154:	9b01      	ldr	r3, [sp, #4]
 8012156:	4598      	cmp	r8, r3
 8012158:	dc31      	bgt.n	80121be <_realloc_r+0x29a>
 801215a:	4628      	mov	r0, r5
 801215c:	68eb      	ldr	r3, [r5, #12]
 801215e:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8012162:	60d3      	str	r3, [r2, #12]
 8012164:	609a      	str	r2, [r3, #8]
 8012166:	1f32      	subs	r2, r6, #4
 8012168:	2a24      	cmp	r2, #36	@ 0x24
 801216a:	d824      	bhi.n	80121b6 <_realloc_r+0x292>
 801216c:	2a13      	cmp	r2, #19
 801216e:	d908      	bls.n	8012182 <_realloc_r+0x25e>
 8012170:	6823      	ldr	r3, [r4, #0]
 8012172:	60ab      	str	r3, [r5, #8]
 8012174:	6863      	ldr	r3, [r4, #4]
 8012176:	60eb      	str	r3, [r5, #12]
 8012178:	2a1b      	cmp	r2, #27
 801217a:	d80a      	bhi.n	8012192 <_realloc_r+0x26e>
 801217c:	3408      	adds	r4, #8
 801217e:	f105 0010 	add.w	r0, r5, #16
 8012182:	6823      	ldr	r3, [r4, #0]
 8012184:	6003      	str	r3, [r0, #0]
 8012186:	6863      	ldr	r3, [r4, #4]
 8012188:	6043      	str	r3, [r0, #4]
 801218a:	68a3      	ldr	r3, [r4, #8]
 801218c:	6083      	str	r3, [r0, #8]
 801218e:	9f01      	ldr	r7, [sp, #4]
 8012190:	e7c8      	b.n	8012124 <_realloc_r+0x200>
 8012192:	68a3      	ldr	r3, [r4, #8]
 8012194:	612b      	str	r3, [r5, #16]
 8012196:	68e3      	ldr	r3, [r4, #12]
 8012198:	616b      	str	r3, [r5, #20]
 801219a:	2a24      	cmp	r2, #36	@ 0x24
 801219c:	bf01      	itttt	eq
 801219e:	6923      	ldreq	r3, [r4, #16]
 80121a0:	61ab      	streq	r3, [r5, #24]
 80121a2:	6963      	ldreq	r3, [r4, #20]
 80121a4:	61eb      	streq	r3, [r5, #28]
 80121a6:	bf19      	ittee	ne
 80121a8:	3410      	addne	r4, #16
 80121aa:	f105 0018 	addne.w	r0, r5, #24
 80121ae:	f105 0020 	addeq.w	r0, r5, #32
 80121b2:	3418      	addeq	r4, #24
 80121b4:	e7e5      	b.n	8012182 <_realloc_r+0x25e>
 80121b6:	4621      	mov	r1, r4
 80121b8:	f7fc ff34 	bl	800f024 <memmove>
 80121bc:	e7e7      	b.n	801218e <_realloc_r+0x26a>
 80121be:	4659      	mov	r1, fp
 80121c0:	4650      	mov	r0, sl
 80121c2:	f7fd fee5 	bl	800ff90 <_malloc_r>
 80121c6:	4683      	mov	fp, r0
 80121c8:	b918      	cbnz	r0, 80121d2 <_realloc_r+0x2ae>
 80121ca:	4650      	mov	r0, sl
 80121cc:	f7ff fb1a 	bl	8011804 <__malloc_unlock>
 80121d0:	e6c7      	b.n	8011f62 <_realloc_r+0x3e>
 80121d2:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80121d6:	f023 0301 	bic.w	r3, r3, #1
 80121da:	444b      	add	r3, r9
 80121dc:	f1a0 0208 	sub.w	r2, r0, #8
 80121e0:	4293      	cmp	r3, r2
 80121e2:	d107      	bne.n	80121f4 <_realloc_r+0x2d0>
 80121e4:	f850 7c04 	ldr.w	r7, [r0, #-4]
 80121e8:	f027 0703 	bic.w	r7, r7, #3
 80121ec:	4437      	add	r7, r6
 80121ee:	e6f8      	b.n	8011fe2 <_realloc_r+0xbe>
 80121f0:	240002bc 	.word	0x240002bc
 80121f4:	1f32      	subs	r2, r6, #4
 80121f6:	2a24      	cmp	r2, #36	@ 0x24
 80121f8:	d82d      	bhi.n	8012256 <_realloc_r+0x332>
 80121fa:	2a13      	cmp	r2, #19
 80121fc:	d928      	bls.n	8012250 <_realloc_r+0x32c>
 80121fe:	6823      	ldr	r3, [r4, #0]
 8012200:	6003      	str	r3, [r0, #0]
 8012202:	6863      	ldr	r3, [r4, #4]
 8012204:	6043      	str	r3, [r0, #4]
 8012206:	2a1b      	cmp	r2, #27
 8012208:	d80e      	bhi.n	8012228 <_realloc_r+0x304>
 801220a:	f104 0208 	add.w	r2, r4, #8
 801220e:	f100 0308 	add.w	r3, r0, #8
 8012212:	6811      	ldr	r1, [r2, #0]
 8012214:	6019      	str	r1, [r3, #0]
 8012216:	6851      	ldr	r1, [r2, #4]
 8012218:	6059      	str	r1, [r3, #4]
 801221a:	6892      	ldr	r2, [r2, #8]
 801221c:	609a      	str	r2, [r3, #8]
 801221e:	4621      	mov	r1, r4
 8012220:	4650      	mov	r0, sl
 8012222:	f7fd fdf5 	bl	800fe10 <_free_r>
 8012226:	e73f      	b.n	80120a8 <_realloc_r+0x184>
 8012228:	68a3      	ldr	r3, [r4, #8]
 801222a:	6083      	str	r3, [r0, #8]
 801222c:	68e3      	ldr	r3, [r4, #12]
 801222e:	60c3      	str	r3, [r0, #12]
 8012230:	2a24      	cmp	r2, #36	@ 0x24
 8012232:	bf01      	itttt	eq
 8012234:	6923      	ldreq	r3, [r4, #16]
 8012236:	6103      	streq	r3, [r0, #16]
 8012238:	6961      	ldreq	r1, [r4, #20]
 801223a:	6141      	streq	r1, [r0, #20]
 801223c:	bf19      	ittee	ne
 801223e:	f104 0210 	addne.w	r2, r4, #16
 8012242:	f100 0310 	addne.w	r3, r0, #16
 8012246:	f104 0218 	addeq.w	r2, r4, #24
 801224a:	f100 0318 	addeq.w	r3, r0, #24
 801224e:	e7e0      	b.n	8012212 <_realloc_r+0x2ee>
 8012250:	4603      	mov	r3, r0
 8012252:	4622      	mov	r2, r4
 8012254:	e7dd      	b.n	8012212 <_realloc_r+0x2ee>
 8012256:	4621      	mov	r1, r4
 8012258:	f7fc fee4 	bl	800f024 <memmove>
 801225c:	e7df      	b.n	801221e <_realloc_r+0x2fa>
 801225e:	4637      	mov	r7, r6
 8012260:	e6bf      	b.n	8011fe2 <_realloc_r+0xbe>
 8012262:	431f      	orrs	r7, r3
 8012264:	f8c9 7004 	str.w	r7, [r9, #4]
 8012268:	6853      	ldr	r3, [r2, #4]
 801226a:	f043 0301 	orr.w	r3, r3, #1
 801226e:	6053      	str	r3, [r2, #4]
 8012270:	e6d3      	b.n	801201a <_realloc_r+0xf6>
 8012272:	bf00      	nop

08012274 <__sread>:
 8012274:	b510      	push	{r4, lr}
 8012276:	460c      	mov	r4, r1
 8012278:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801227c:	f000 f8d8 	bl	8012430 <_read_r>
 8012280:	2800      	cmp	r0, #0
 8012282:	bfab      	itete	ge
 8012284:	6d23      	ldrge	r3, [r4, #80]	@ 0x50
 8012286:	89a3      	ldrhlt	r3, [r4, #12]
 8012288:	181b      	addge	r3, r3, r0
 801228a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801228e:	bfac      	ite	ge
 8012290:	6523      	strge	r3, [r4, #80]	@ 0x50
 8012292:	81a3      	strhlt	r3, [r4, #12]
 8012294:	bd10      	pop	{r4, pc}

08012296 <__swrite>:
 8012296:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801229a:	461f      	mov	r7, r3
 801229c:	898b      	ldrh	r3, [r1, #12]
 801229e:	05db      	lsls	r3, r3, #23
 80122a0:	4605      	mov	r5, r0
 80122a2:	460c      	mov	r4, r1
 80122a4:	4616      	mov	r6, r2
 80122a6:	d505      	bpl.n	80122b4 <__swrite+0x1e>
 80122a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80122ac:	2302      	movs	r3, #2
 80122ae:	2200      	movs	r2, #0
 80122b0:	f000 f8ac 	bl	801240c <_lseek_r>
 80122b4:	89a3      	ldrh	r3, [r4, #12]
 80122b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80122ba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80122be:	81a3      	strh	r3, [r4, #12]
 80122c0:	4632      	mov	r2, r6
 80122c2:	463b      	mov	r3, r7
 80122c4:	4628      	mov	r0, r5
 80122c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80122ca:	f000 b8d3 	b.w	8012474 <_write_r>

080122ce <__sseek>:
 80122ce:	b510      	push	{r4, lr}
 80122d0:	460c      	mov	r4, r1
 80122d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80122d6:	f000 f899 	bl	801240c <_lseek_r>
 80122da:	1c43      	adds	r3, r0, #1
 80122dc:	89a3      	ldrh	r3, [r4, #12]
 80122de:	bf15      	itete	ne
 80122e0:	6520      	strne	r0, [r4, #80]	@ 0x50
 80122e2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80122e6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80122ea:	81a3      	strheq	r3, [r4, #12]
 80122ec:	bf18      	it	ne
 80122ee:	81a3      	strhne	r3, [r4, #12]
 80122f0:	bd10      	pop	{r4, pc}

080122f2 <__sclose>:
 80122f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80122f6:	f000 b857 	b.w	80123a8 <_close_r>

080122fa <__ascii_wctomb>:
 80122fa:	4603      	mov	r3, r0
 80122fc:	4608      	mov	r0, r1
 80122fe:	b141      	cbz	r1, 8012312 <__ascii_wctomb+0x18>
 8012300:	2aff      	cmp	r2, #255	@ 0xff
 8012302:	d904      	bls.n	801230e <__ascii_wctomb+0x14>
 8012304:	228a      	movs	r2, #138	@ 0x8a
 8012306:	601a      	str	r2, [r3, #0]
 8012308:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801230c:	4770      	bx	lr
 801230e:	700a      	strb	r2, [r1, #0]
 8012310:	2001      	movs	r0, #1
 8012312:	4770      	bx	lr

08012314 <__swbuf_r>:
 8012314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012316:	460e      	mov	r6, r1
 8012318:	4614      	mov	r4, r2
 801231a:	4605      	mov	r5, r0
 801231c:	b118      	cbz	r0, 8012326 <__swbuf_r+0x12>
 801231e:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8012320:	b90b      	cbnz	r3, 8012326 <__swbuf_r+0x12>
 8012322:	f7fc fc3d 	bl	800eba0 <__sinit>
 8012326:	69a3      	ldr	r3, [r4, #24]
 8012328:	60a3      	str	r3, [r4, #8]
 801232a:	89a3      	ldrh	r3, [r4, #12]
 801232c:	0719      	lsls	r1, r3, #28
 801232e:	d501      	bpl.n	8012334 <__swbuf_r+0x20>
 8012330:	6923      	ldr	r3, [r4, #16]
 8012332:	b943      	cbnz	r3, 8012346 <__swbuf_r+0x32>
 8012334:	4621      	mov	r1, r4
 8012336:	4628      	mov	r0, r5
 8012338:	f7fc fdb4 	bl	800eea4 <__swsetup_r>
 801233c:	b118      	cbz	r0, 8012346 <__swbuf_r+0x32>
 801233e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8012342:	4638      	mov	r0, r7
 8012344:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012346:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801234a:	b2f6      	uxtb	r6, r6
 801234c:	049a      	lsls	r2, r3, #18
 801234e:	4637      	mov	r7, r6
 8012350:	d406      	bmi.n	8012360 <__swbuf_r+0x4c>
 8012352:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8012356:	81a3      	strh	r3, [r4, #12]
 8012358:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801235a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 801235e:	6663      	str	r3, [r4, #100]	@ 0x64
 8012360:	6823      	ldr	r3, [r4, #0]
 8012362:	6922      	ldr	r2, [r4, #16]
 8012364:	1a98      	subs	r0, r3, r2
 8012366:	6963      	ldr	r3, [r4, #20]
 8012368:	4283      	cmp	r3, r0
 801236a:	dc05      	bgt.n	8012378 <__swbuf_r+0x64>
 801236c:	4621      	mov	r1, r4
 801236e:	4628      	mov	r0, r5
 8012370:	f7fc fb44 	bl	800e9fc <_fflush_r>
 8012374:	2800      	cmp	r0, #0
 8012376:	d1e2      	bne.n	801233e <__swbuf_r+0x2a>
 8012378:	68a3      	ldr	r3, [r4, #8]
 801237a:	3b01      	subs	r3, #1
 801237c:	60a3      	str	r3, [r4, #8]
 801237e:	6823      	ldr	r3, [r4, #0]
 8012380:	1c5a      	adds	r2, r3, #1
 8012382:	6022      	str	r2, [r4, #0]
 8012384:	701e      	strb	r6, [r3, #0]
 8012386:	6962      	ldr	r2, [r4, #20]
 8012388:	1c43      	adds	r3, r0, #1
 801238a:	429a      	cmp	r2, r3
 801238c:	d004      	beq.n	8012398 <__swbuf_r+0x84>
 801238e:	89a3      	ldrh	r3, [r4, #12]
 8012390:	07db      	lsls	r3, r3, #31
 8012392:	d5d6      	bpl.n	8012342 <__swbuf_r+0x2e>
 8012394:	2e0a      	cmp	r6, #10
 8012396:	d1d4      	bne.n	8012342 <__swbuf_r+0x2e>
 8012398:	4621      	mov	r1, r4
 801239a:	4628      	mov	r0, r5
 801239c:	f7fc fb2e 	bl	800e9fc <_fflush_r>
 80123a0:	2800      	cmp	r0, #0
 80123a2:	d0ce      	beq.n	8012342 <__swbuf_r+0x2e>
 80123a4:	e7cb      	b.n	801233e <__swbuf_r+0x2a>
	...

080123a8 <_close_r>:
 80123a8:	b538      	push	{r3, r4, r5, lr}
 80123aa:	4d06      	ldr	r5, [pc, #24]	@ (80123c4 <_close_r+0x1c>)
 80123ac:	2300      	movs	r3, #0
 80123ae:	4604      	mov	r4, r0
 80123b0:	4608      	mov	r0, r1
 80123b2:	602b      	str	r3, [r5, #0]
 80123b4:	f7ef fe9c 	bl	80020f0 <_close>
 80123b8:	1c43      	adds	r3, r0, #1
 80123ba:	d102      	bne.n	80123c2 <_close_r+0x1a>
 80123bc:	682b      	ldr	r3, [r5, #0]
 80123be:	b103      	cbz	r3, 80123c2 <_close_r+0x1a>
 80123c0:	6023      	str	r3, [r4, #0]
 80123c2:	bd38      	pop	{r3, r4, r5, pc}
 80123c4:	24014b6c 	.word	0x24014b6c

080123c8 <_fstat_r>:
 80123c8:	b538      	push	{r3, r4, r5, lr}
 80123ca:	4d07      	ldr	r5, [pc, #28]	@ (80123e8 <_fstat_r+0x20>)
 80123cc:	2300      	movs	r3, #0
 80123ce:	4604      	mov	r4, r0
 80123d0:	4608      	mov	r0, r1
 80123d2:	4611      	mov	r1, r2
 80123d4:	602b      	str	r3, [r5, #0]
 80123d6:	f7ef fe97 	bl	8002108 <_fstat>
 80123da:	1c43      	adds	r3, r0, #1
 80123dc:	d102      	bne.n	80123e4 <_fstat_r+0x1c>
 80123de:	682b      	ldr	r3, [r5, #0]
 80123e0:	b103      	cbz	r3, 80123e4 <_fstat_r+0x1c>
 80123e2:	6023      	str	r3, [r4, #0]
 80123e4:	bd38      	pop	{r3, r4, r5, pc}
 80123e6:	bf00      	nop
 80123e8:	24014b6c 	.word	0x24014b6c

080123ec <_isatty_r>:
 80123ec:	b538      	push	{r3, r4, r5, lr}
 80123ee:	4d06      	ldr	r5, [pc, #24]	@ (8012408 <_isatty_r+0x1c>)
 80123f0:	2300      	movs	r3, #0
 80123f2:	4604      	mov	r4, r0
 80123f4:	4608      	mov	r0, r1
 80123f6:	602b      	str	r3, [r5, #0]
 80123f8:	f7ef fe96 	bl	8002128 <_isatty>
 80123fc:	1c43      	adds	r3, r0, #1
 80123fe:	d102      	bne.n	8012406 <_isatty_r+0x1a>
 8012400:	682b      	ldr	r3, [r5, #0]
 8012402:	b103      	cbz	r3, 8012406 <_isatty_r+0x1a>
 8012404:	6023      	str	r3, [r4, #0]
 8012406:	bd38      	pop	{r3, r4, r5, pc}
 8012408:	24014b6c 	.word	0x24014b6c

0801240c <_lseek_r>:
 801240c:	b538      	push	{r3, r4, r5, lr}
 801240e:	4d07      	ldr	r5, [pc, #28]	@ (801242c <_lseek_r+0x20>)
 8012410:	4604      	mov	r4, r0
 8012412:	4608      	mov	r0, r1
 8012414:	4611      	mov	r1, r2
 8012416:	2200      	movs	r2, #0
 8012418:	602a      	str	r2, [r5, #0]
 801241a:	461a      	mov	r2, r3
 801241c:	f7ef fe8f 	bl	800213e <_lseek>
 8012420:	1c43      	adds	r3, r0, #1
 8012422:	d102      	bne.n	801242a <_lseek_r+0x1e>
 8012424:	682b      	ldr	r3, [r5, #0]
 8012426:	b103      	cbz	r3, 801242a <_lseek_r+0x1e>
 8012428:	6023      	str	r3, [r4, #0]
 801242a:	bd38      	pop	{r3, r4, r5, pc}
 801242c:	24014b6c 	.word	0x24014b6c

08012430 <_read_r>:
 8012430:	b538      	push	{r3, r4, r5, lr}
 8012432:	4d07      	ldr	r5, [pc, #28]	@ (8012450 <_read_r+0x20>)
 8012434:	4604      	mov	r4, r0
 8012436:	4608      	mov	r0, r1
 8012438:	4611      	mov	r1, r2
 801243a:	2200      	movs	r2, #0
 801243c:	602a      	str	r2, [r5, #0]
 801243e:	461a      	mov	r2, r3
 8012440:	f7ef fe1d 	bl	800207e <_read>
 8012444:	1c43      	adds	r3, r0, #1
 8012446:	d102      	bne.n	801244e <_read_r+0x1e>
 8012448:	682b      	ldr	r3, [r5, #0]
 801244a:	b103      	cbz	r3, 801244e <_read_r+0x1e>
 801244c:	6023      	str	r3, [r4, #0]
 801244e:	bd38      	pop	{r3, r4, r5, pc}
 8012450:	24014b6c 	.word	0x24014b6c

08012454 <_sbrk_r>:
 8012454:	b538      	push	{r3, r4, r5, lr}
 8012456:	4d06      	ldr	r5, [pc, #24]	@ (8012470 <_sbrk_r+0x1c>)
 8012458:	2300      	movs	r3, #0
 801245a:	4604      	mov	r4, r0
 801245c:	4608      	mov	r0, r1
 801245e:	602b      	str	r3, [r5, #0]
 8012460:	f7ef fe7a 	bl	8002158 <_sbrk>
 8012464:	1c43      	adds	r3, r0, #1
 8012466:	d102      	bne.n	801246e <_sbrk_r+0x1a>
 8012468:	682b      	ldr	r3, [r5, #0]
 801246a:	b103      	cbz	r3, 801246e <_sbrk_r+0x1a>
 801246c:	6023      	str	r3, [r4, #0]
 801246e:	bd38      	pop	{r3, r4, r5, pc}
 8012470:	24014b6c 	.word	0x24014b6c

08012474 <_write_r>:
 8012474:	b538      	push	{r3, r4, r5, lr}
 8012476:	4d07      	ldr	r5, [pc, #28]	@ (8012494 <_write_r+0x20>)
 8012478:	4604      	mov	r4, r0
 801247a:	4608      	mov	r0, r1
 801247c:	4611      	mov	r1, r2
 801247e:	2200      	movs	r2, #0
 8012480:	602a      	str	r2, [r5, #0]
 8012482:	461a      	mov	r2, r3
 8012484:	f7ef fe18 	bl	80020b8 <_write>
 8012488:	1c43      	adds	r3, r0, #1
 801248a:	d102      	bne.n	8012492 <_write_r+0x1e>
 801248c:	682b      	ldr	r3, [r5, #0]
 801248e:	b103      	cbz	r3, 8012492 <_write_r+0x1e>
 8012490:	6023      	str	r3, [r4, #0]
 8012492:	bd38      	pop	{r3, r4, r5, pc}
 8012494:	24014b6c 	.word	0x24014b6c

08012498 <sysconf>:
 8012498:	2808      	cmp	r0, #8
 801249a:	b508      	push	{r3, lr}
 801249c:	d006      	beq.n	80124ac <sysconf+0x14>
 801249e:	f7fc fe01 	bl	800f0a4 <__errno>
 80124a2:	2316      	movs	r3, #22
 80124a4:	6003      	str	r3, [r0, #0]
 80124a6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80124aa:	bd08      	pop	{r3, pc}
 80124ac:	2080      	movs	r0, #128	@ 0x80
 80124ae:	e7fc      	b.n	80124aa <sysconf+0x12>

080124b0 <__libc_fini_array>:
 80124b0:	b538      	push	{r3, r4, r5, lr}
 80124b2:	4d07      	ldr	r5, [pc, #28]	@ (80124d0 <__libc_fini_array+0x20>)
 80124b4:	4c07      	ldr	r4, [pc, #28]	@ (80124d4 <__libc_fini_array+0x24>)
 80124b6:	1b64      	subs	r4, r4, r5
 80124b8:	10a4      	asrs	r4, r4, #2
 80124ba:	b91c      	cbnz	r4, 80124c4 <__libc_fini_array+0x14>
 80124bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80124c0:	f001 bc8e 	b.w	8013de0 <_fini>
 80124c4:	3c01      	subs	r4, #1
 80124c6:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 80124ca:	4798      	blx	r3
 80124cc:	e7f5      	b.n	80124ba <__libc_fini_array+0xa>
 80124ce:	bf00      	nop
 80124d0:	080165e8 	.word	0x080165e8
 80124d4:	080165ec 	.word	0x080165ec

080124d8 <__register_exitproc>:
 80124d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80124dc:	f8df a074 	ldr.w	sl, [pc, #116]	@ 8012554 <__register_exitproc+0x7c>
 80124e0:	4606      	mov	r6, r0
 80124e2:	f8da 0000 	ldr.w	r0, [sl]
 80124e6:	4698      	mov	r8, r3
 80124e8:	460f      	mov	r7, r1
 80124ea:	4691      	mov	r9, r2
 80124ec:	f7fc fe06 	bl	800f0fc <__retarget_lock_acquire_recursive>
 80124f0:	4b16      	ldr	r3, [pc, #88]	@ (801254c <__register_exitproc+0x74>)
 80124f2:	681c      	ldr	r4, [r3, #0]
 80124f4:	b90c      	cbnz	r4, 80124fa <__register_exitproc+0x22>
 80124f6:	4c16      	ldr	r4, [pc, #88]	@ (8012550 <__register_exitproc+0x78>)
 80124f8:	601c      	str	r4, [r3, #0]
 80124fa:	6865      	ldr	r5, [r4, #4]
 80124fc:	f8da 0000 	ldr.w	r0, [sl]
 8012500:	2d1f      	cmp	r5, #31
 8012502:	dd05      	ble.n	8012510 <__register_exitproc+0x38>
 8012504:	f7fc fdfb 	bl	800f0fe <__retarget_lock_release_recursive>
 8012508:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801250c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012510:	b19e      	cbz	r6, 801253a <__register_exitproc+0x62>
 8012512:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 8012516:	2201      	movs	r2, #1
 8012518:	f8c1 9088 	str.w	r9, [r1, #136]	@ 0x88
 801251c:	f8d4 3188 	ldr.w	r3, [r4, #392]	@ 0x188
 8012520:	40aa      	lsls	r2, r5
 8012522:	4313      	orrs	r3, r2
 8012524:	f8c4 3188 	str.w	r3, [r4, #392]	@ 0x188
 8012528:	2e02      	cmp	r6, #2
 801252a:	f8c1 8108 	str.w	r8, [r1, #264]	@ 0x108
 801252e:	bf02      	ittt	eq
 8012530:	f8d4 318c 	ldreq.w	r3, [r4, #396]	@ 0x18c
 8012534:	4313      	orreq	r3, r2
 8012536:	f8c4 318c 	streq.w	r3, [r4, #396]	@ 0x18c
 801253a:	1c6b      	adds	r3, r5, #1
 801253c:	3502      	adds	r5, #2
 801253e:	6063      	str	r3, [r4, #4]
 8012540:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 8012544:	f7fc fddb 	bl	800f0fe <__retarget_lock_release_recursive>
 8012548:	2000      	movs	r0, #0
 801254a:	e7df      	b.n	801250c <__register_exitproc+0x34>
 801254c:	24014b34 	.word	0x24014b34
 8012550:	24014b70 	.word	0x24014b70
 8012554:	240002b0 	.word	0x240002b0

08012558 <__assert_func>:
 8012558:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801255a:	4614      	mov	r4, r2
 801255c:	461a      	mov	r2, r3
 801255e:	4b09      	ldr	r3, [pc, #36]	@ (8012584 <__assert_func+0x2c>)
 8012560:	681b      	ldr	r3, [r3, #0]
 8012562:	4605      	mov	r5, r0
 8012564:	68d8      	ldr	r0, [r3, #12]
 8012566:	b954      	cbnz	r4, 801257e <__assert_func+0x26>
 8012568:	4b07      	ldr	r3, [pc, #28]	@ (8012588 <__assert_func+0x30>)
 801256a:	461c      	mov	r4, r3
 801256c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012570:	9100      	str	r1, [sp, #0]
 8012572:	462b      	mov	r3, r5
 8012574:	4905      	ldr	r1, [pc, #20]	@ (801258c <__assert_func+0x34>)
 8012576:	f000 f843 	bl	8012600 <fiprintf>
 801257a:	f000 f8d0 	bl	801271e <abort>
 801257e:	4b04      	ldr	r3, [pc, #16]	@ (8012590 <__assert_func+0x38>)
 8012580:	e7f4      	b.n	801256c <__assert_func+0x14>
 8012582:	bf00      	nop
 8012584:	24000188 	.word	0x24000188
 8012588:	080142b3 	.word	0x080142b3
 801258c:	08014285 	.word	0x08014285
 8012590:	08014278 	.word	0x08014278

08012594 <_calloc_r>:
 8012594:	b538      	push	{r3, r4, r5, lr}
 8012596:	fba1 1502 	umull	r1, r5, r1, r2
 801259a:	b935      	cbnz	r5, 80125aa <_calloc_r+0x16>
 801259c:	f7fd fcf8 	bl	800ff90 <_malloc_r>
 80125a0:	4604      	mov	r4, r0
 80125a2:	b938      	cbnz	r0, 80125b4 <_calloc_r+0x20>
 80125a4:	2400      	movs	r4, #0
 80125a6:	4620      	mov	r0, r4
 80125a8:	bd38      	pop	{r3, r4, r5, pc}
 80125aa:	f7fc fd7b 	bl	800f0a4 <__errno>
 80125ae:	230c      	movs	r3, #12
 80125b0:	6003      	str	r3, [r0, #0]
 80125b2:	e7f7      	b.n	80125a4 <_calloc_r+0x10>
 80125b4:	f850 2c04 	ldr.w	r2, [r0, #-4]
 80125b8:	f022 0203 	bic.w	r2, r2, #3
 80125bc:	3a04      	subs	r2, #4
 80125be:	2a24      	cmp	r2, #36	@ 0x24
 80125c0:	d819      	bhi.n	80125f6 <_calloc_r+0x62>
 80125c2:	2a13      	cmp	r2, #19
 80125c4:	d915      	bls.n	80125f2 <_calloc_r+0x5e>
 80125c6:	2a1b      	cmp	r2, #27
 80125c8:	e9c0 5500 	strd	r5, r5, [r0]
 80125cc:	d806      	bhi.n	80125dc <_calloc_r+0x48>
 80125ce:	f100 0308 	add.w	r3, r0, #8
 80125d2:	2200      	movs	r2, #0
 80125d4:	e9c3 2200 	strd	r2, r2, [r3]
 80125d8:	609a      	str	r2, [r3, #8]
 80125da:	e7e4      	b.n	80125a6 <_calloc_r+0x12>
 80125dc:	2a24      	cmp	r2, #36	@ 0x24
 80125de:	e9c0 5502 	strd	r5, r5, [r0, #8]
 80125e2:	bf11      	iteee	ne
 80125e4:	f100 0310 	addne.w	r3, r0, #16
 80125e8:	6105      	streq	r5, [r0, #16]
 80125ea:	f100 0318 	addeq.w	r3, r0, #24
 80125ee:	6145      	streq	r5, [r0, #20]
 80125f0:	e7ef      	b.n	80125d2 <_calloc_r+0x3e>
 80125f2:	4603      	mov	r3, r0
 80125f4:	e7ed      	b.n	80125d2 <_calloc_r+0x3e>
 80125f6:	4629      	mov	r1, r5
 80125f8:	f7fc fd2e 	bl	800f058 <memset>
 80125fc:	e7d3      	b.n	80125a6 <_calloc_r+0x12>
	...

08012600 <fiprintf>:
 8012600:	b40e      	push	{r1, r2, r3}
 8012602:	b503      	push	{r0, r1, lr}
 8012604:	4601      	mov	r1, r0
 8012606:	ab03      	add	r3, sp, #12
 8012608:	4805      	ldr	r0, [pc, #20]	@ (8012620 <fiprintf+0x20>)
 801260a:	f853 2b04 	ldr.w	r2, [r3], #4
 801260e:	6800      	ldr	r0, [r0, #0]
 8012610:	9301      	str	r3, [sp, #4]
 8012612:	f7fb fca3 	bl	800df5c <_vfiprintf_r>
 8012616:	b002      	add	sp, #8
 8012618:	f85d eb04 	ldr.w	lr, [sp], #4
 801261c:	b003      	add	sp, #12
 801261e:	4770      	bx	lr
 8012620:	24000188 	.word	0x24000188

08012624 <__ssprint_r>:
 8012624:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012628:	6893      	ldr	r3, [r2, #8]
 801262a:	f8d2 b000 	ldr.w	fp, [r2]
 801262e:	9001      	str	r0, [sp, #4]
 8012630:	460c      	mov	r4, r1
 8012632:	4617      	mov	r7, r2
 8012634:	2b00      	cmp	r3, #0
 8012636:	d157      	bne.n	80126e8 <__ssprint_r+0xc4>
 8012638:	2000      	movs	r0, #0
 801263a:	2300      	movs	r3, #0
 801263c:	607b      	str	r3, [r7, #4]
 801263e:	b003      	add	sp, #12
 8012640:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012644:	e9db a800 	ldrd	sl, r8, [fp]
 8012648:	f10b 0b08 	add.w	fp, fp, #8
 801264c:	68a6      	ldr	r6, [r4, #8]
 801264e:	6820      	ldr	r0, [r4, #0]
 8012650:	f1b8 0f00 	cmp.w	r8, #0
 8012654:	d0f6      	beq.n	8012644 <__ssprint_r+0x20>
 8012656:	45b0      	cmp	r8, r6
 8012658:	d32e      	bcc.n	80126b8 <__ssprint_r+0x94>
 801265a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801265e:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8012662:	d029      	beq.n	80126b8 <__ssprint_r+0x94>
 8012664:	6921      	ldr	r1, [r4, #16]
 8012666:	6965      	ldr	r5, [r4, #20]
 8012668:	eba0 0901 	sub.w	r9, r0, r1
 801266c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012670:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012674:	f109 0001 	add.w	r0, r9, #1
 8012678:	106d      	asrs	r5, r5, #1
 801267a:	4440      	add	r0, r8
 801267c:	4285      	cmp	r5, r0
 801267e:	bf38      	it	cc
 8012680:	4605      	movcc	r5, r0
 8012682:	0553      	lsls	r3, r2, #21
 8012684:	d534      	bpl.n	80126f0 <__ssprint_r+0xcc>
 8012686:	9801      	ldr	r0, [sp, #4]
 8012688:	4629      	mov	r1, r5
 801268a:	f7fd fc81 	bl	800ff90 <_malloc_r>
 801268e:	4606      	mov	r6, r0
 8012690:	2800      	cmp	r0, #0
 8012692:	d038      	beq.n	8012706 <__ssprint_r+0xe2>
 8012694:	464a      	mov	r2, r9
 8012696:	6921      	ldr	r1, [r4, #16]
 8012698:	f7fc fd32 	bl	800f100 <memcpy>
 801269c:	89a2      	ldrh	r2, [r4, #12]
 801269e:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 80126a2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80126a6:	81a2      	strh	r2, [r4, #12]
 80126a8:	6126      	str	r6, [r4, #16]
 80126aa:	6165      	str	r5, [r4, #20]
 80126ac:	444e      	add	r6, r9
 80126ae:	eba5 0509 	sub.w	r5, r5, r9
 80126b2:	6026      	str	r6, [r4, #0]
 80126b4:	60a5      	str	r5, [r4, #8]
 80126b6:	4646      	mov	r6, r8
 80126b8:	4546      	cmp	r6, r8
 80126ba:	bf28      	it	cs
 80126bc:	4646      	movcs	r6, r8
 80126be:	4632      	mov	r2, r6
 80126c0:	4651      	mov	r1, sl
 80126c2:	6820      	ldr	r0, [r4, #0]
 80126c4:	f7fc fcae 	bl	800f024 <memmove>
 80126c8:	68a2      	ldr	r2, [r4, #8]
 80126ca:	1b92      	subs	r2, r2, r6
 80126cc:	60a2      	str	r2, [r4, #8]
 80126ce:	6822      	ldr	r2, [r4, #0]
 80126d0:	4432      	add	r2, r6
 80126d2:	6022      	str	r2, [r4, #0]
 80126d4:	68ba      	ldr	r2, [r7, #8]
 80126d6:	eba2 0308 	sub.w	r3, r2, r8
 80126da:	44c2      	add	sl, r8
 80126dc:	60bb      	str	r3, [r7, #8]
 80126de:	2b00      	cmp	r3, #0
 80126e0:	d0aa      	beq.n	8012638 <__ssprint_r+0x14>
 80126e2:	f04f 0800 	mov.w	r8, #0
 80126e6:	e7b1      	b.n	801264c <__ssprint_r+0x28>
 80126e8:	f04f 0a00 	mov.w	sl, #0
 80126ec:	46d0      	mov	r8, sl
 80126ee:	e7ad      	b.n	801264c <__ssprint_r+0x28>
 80126f0:	9801      	ldr	r0, [sp, #4]
 80126f2:	462a      	mov	r2, r5
 80126f4:	f7ff fc16 	bl	8011f24 <_realloc_r>
 80126f8:	4606      	mov	r6, r0
 80126fa:	2800      	cmp	r0, #0
 80126fc:	d1d4      	bne.n	80126a8 <__ssprint_r+0x84>
 80126fe:	6921      	ldr	r1, [r4, #16]
 8012700:	9801      	ldr	r0, [sp, #4]
 8012702:	f7fd fb85 	bl	800fe10 <_free_r>
 8012706:	9a01      	ldr	r2, [sp, #4]
 8012708:	230c      	movs	r3, #12
 801270a:	6013      	str	r3, [r2, #0]
 801270c:	89a3      	ldrh	r3, [r4, #12]
 801270e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012712:	81a3      	strh	r3, [r4, #12]
 8012714:	2300      	movs	r3, #0
 8012716:	60bb      	str	r3, [r7, #8]
 8012718:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801271c:	e78d      	b.n	801263a <__ssprint_r+0x16>

0801271e <abort>:
 801271e:	b508      	push	{r3, lr}
 8012720:	2006      	movs	r0, #6
 8012722:	f000 f82d 	bl	8012780 <raise>
 8012726:	2001      	movs	r0, #1
 8012728:	f7ef fc9e 	bl	8002068 <_exit>

0801272c <_raise_r>:
 801272c:	291f      	cmp	r1, #31
 801272e:	b538      	push	{r3, r4, r5, lr}
 8012730:	4605      	mov	r5, r0
 8012732:	460c      	mov	r4, r1
 8012734:	d904      	bls.n	8012740 <_raise_r+0x14>
 8012736:	2316      	movs	r3, #22
 8012738:	6003      	str	r3, [r0, #0]
 801273a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801273e:	bd38      	pop	{r3, r4, r5, pc}
 8012740:	f8d0 2118 	ldr.w	r2, [r0, #280]	@ 0x118
 8012744:	b112      	cbz	r2, 801274c <_raise_r+0x20>
 8012746:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801274a:	b94b      	cbnz	r3, 8012760 <_raise_r+0x34>
 801274c:	4628      	mov	r0, r5
 801274e:	f000 f831 	bl	80127b4 <_getpid_r>
 8012752:	4622      	mov	r2, r4
 8012754:	4601      	mov	r1, r0
 8012756:	4628      	mov	r0, r5
 8012758:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801275c:	f000 b818 	b.w	8012790 <_kill_r>
 8012760:	2b01      	cmp	r3, #1
 8012762:	d00a      	beq.n	801277a <_raise_r+0x4e>
 8012764:	1c59      	adds	r1, r3, #1
 8012766:	d103      	bne.n	8012770 <_raise_r+0x44>
 8012768:	2316      	movs	r3, #22
 801276a:	6003      	str	r3, [r0, #0]
 801276c:	2001      	movs	r0, #1
 801276e:	e7e6      	b.n	801273e <_raise_r+0x12>
 8012770:	2100      	movs	r1, #0
 8012772:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8012776:	4620      	mov	r0, r4
 8012778:	4798      	blx	r3
 801277a:	2000      	movs	r0, #0
 801277c:	e7df      	b.n	801273e <_raise_r+0x12>
	...

08012780 <raise>:
 8012780:	4b02      	ldr	r3, [pc, #8]	@ (801278c <raise+0xc>)
 8012782:	4601      	mov	r1, r0
 8012784:	6818      	ldr	r0, [r3, #0]
 8012786:	f7ff bfd1 	b.w	801272c <_raise_r>
 801278a:	bf00      	nop
 801278c:	24000188 	.word	0x24000188

08012790 <_kill_r>:
 8012790:	b538      	push	{r3, r4, r5, lr}
 8012792:	4d07      	ldr	r5, [pc, #28]	@ (80127b0 <_kill_r+0x20>)
 8012794:	2300      	movs	r3, #0
 8012796:	4604      	mov	r4, r0
 8012798:	4608      	mov	r0, r1
 801279a:	4611      	mov	r1, r2
 801279c:	602b      	str	r3, [r5, #0]
 801279e:	f7ef fc53 	bl	8002048 <_kill>
 80127a2:	1c43      	adds	r3, r0, #1
 80127a4:	d102      	bne.n	80127ac <_kill_r+0x1c>
 80127a6:	682b      	ldr	r3, [r5, #0]
 80127a8:	b103      	cbz	r3, 80127ac <_kill_r+0x1c>
 80127aa:	6023      	str	r3, [r4, #0]
 80127ac:	bd38      	pop	{r3, r4, r5, pc}
 80127ae:	bf00      	nop
 80127b0:	24014b6c 	.word	0x24014b6c

080127b4 <_getpid_r>:
 80127b4:	f7ef bc40 	b.w	8002038 <_getpid>

080127b8 <cabs>:
 80127b8:	b508      	push	{r3, lr}
 80127ba:	ed2d 8b06 	vpush	{d8-d10}
 80127be:	eeb0 ab40 	vmov.f64	d10, d0
 80127c2:	eeb0 9b41 	vmov.f64	d9, d1
 80127c6:	f000 fc26 	bl	8013016 <creal>
 80127ca:	eeb0 1b49 	vmov.f64	d1, d9
 80127ce:	eeb0 8b40 	vmov.f64	d8, d0
 80127d2:	eeb0 0b4a 	vmov.f64	d0, d10
 80127d6:	f000 fc1b 	bl	8013010 <cimag>
 80127da:	eeb0 1b40 	vmov.f64	d1, d0
 80127de:	eeb0 0b48 	vmov.f64	d0, d8
 80127e2:	ecbd 8b06 	vpop	{d8-d10}
 80127e6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80127ea:	f000 bdd1 	b.w	8013390 <hypot>
	...

080127f0 <log>:
 80127f0:	b4f0      	push	{r4, r5, r6, r7}
 80127f2:	ee10 0a90 	vmov	r0, s1
 80127f6:	ee10 3a10 	vmov	r3, s0
 80127fa:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80127fe:	429c      	cmp	r4, r3
 8012800:	f100 4140 	add.w	r1, r0, #3221225472	@ 0xc0000000
 8012804:	4c70      	ldr	r4, [pc, #448]	@ (80129c8 <log+0x1d8>)
 8012806:	f501 1190 	add.w	r1, r1, #1179648	@ 0x120000
 801280a:	418c      	sbcs	r4, r1
 801280c:	ed2d 8b02 	vpush	{d8}
 8012810:	ea4f 4210 	mov.w	r2, r0, lsr #16
 8012814:	d35a      	bcc.n	80128cc <log+0xdc>
 8012816:	4a6d      	ldr	r2, [pc, #436]	@ (80129cc <log+0x1dc>)
 8012818:	4290      	cmp	r0, r2
 801281a:	bf08      	it	eq
 801281c:	2b00      	cmpeq	r3, #0
 801281e:	f000 80c4 	beq.w	80129aa <log+0x1ba>
 8012822:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 8012826:	ee30 0b47 	vsub.f64	d0, d0, d7
 801282a:	4b69      	ldr	r3, [pc, #420]	@ (80129d0 <log+0x1e0>)
 801282c:	ee20 2b00 	vmul.f64	d2, d0, d0
 8012830:	ed93 6b12 	vldr	d6, [r3, #72]	@ 0x48
 8012834:	ee20 4b02 	vmul.f64	d4, d0, d2
 8012838:	ed93 7b10 	vldr	d7, [r3, #64]	@ 0x40
 801283c:	eea6 7b00 	vfma.f64	d7, d6, d0
 8012840:	ed93 6b14 	vldr	d6, [r3, #80]	@ 0x50
 8012844:	ed93 5b18 	vldr	d5, [r3, #96]	@ 0x60
 8012848:	eea6 7b02 	vfma.f64	d7, d6, d2
 801284c:	ed93 6b16 	vldr	d6, [r3, #88]	@ 0x58
 8012850:	eea5 6b00 	vfma.f64	d6, d5, d0
 8012854:	ed93 5b1a 	vldr	d5, [r3, #104]	@ 0x68
 8012858:	ed93 3b1e 	vldr	d3, [r3, #120]	@ 0x78
 801285c:	eea5 6b02 	vfma.f64	d6, d5, d2
 8012860:	ed93 5b1c 	vldr	d5, [r3, #112]	@ 0x70
 8012864:	eea3 5b00 	vfma.f64	d5, d3, d0
 8012868:	ed93 3b20 	vldr	d3, [r3, #128]	@ 0x80
 801286c:	eea3 5b02 	vfma.f64	d5, d3, d2
 8012870:	ed93 3b22 	vldr	d3, [r3, #136]	@ 0x88
 8012874:	eea3 5b04 	vfma.f64	d5, d3, d4
 8012878:	eea5 6b04 	vfma.f64	d6, d5, d4
 801287c:	ed93 5b0e 	vldr	d5, [r3, #56]	@ 0x38
 8012880:	eea6 7b04 	vfma.f64	d7, d6, d4
 8012884:	eeb0 2b47 	vmov.f64	d2, d7
 8012888:	ed9f 7b49 	vldr	d7, [pc, #292]	@ 80129b0 <log+0x1c0>
 801288c:	eeb0 6b40 	vmov.f64	d6, d0
 8012890:	eeb0 3b40 	vmov.f64	d3, d0
 8012894:	eea0 6b07 	vfma.f64	d6, d0, d7
 8012898:	eea0 6b47 	vfms.f64	d6, d0, d7
 801289c:	ee30 8b46 	vsub.f64	d8, d0, d6
 80128a0:	ee26 1b06 	vmul.f64	d1, d6, d6
 80128a4:	eea1 3b05 	vfma.f64	d3, d1, d5
 80128a8:	ee30 7b43 	vsub.f64	d7, d0, d3
 80128ac:	ee30 0b06 	vadd.f64	d0, d0, d6
 80128b0:	eea1 7b05 	vfma.f64	d7, d1, d5
 80128b4:	ee25 5b08 	vmul.f64	d5, d5, d8
 80128b8:	eea5 7b00 	vfma.f64	d7, d5, d0
 80128bc:	eea2 7b04 	vfma.f64	d7, d2, d4
 80128c0:	ee33 0b07 	vadd.f64	d0, d3, d7
 80128c4:	ecbd 8b02 	vpop	{d8}
 80128c8:	bcf0      	pop	{r4, r5, r6, r7}
 80128ca:	4770      	bx	lr
 80128cc:	f1a2 0410 	sub.w	r4, r2, #16
 80128d0:	f647 71df 	movw	r1, #32735	@ 0x7fdf
 80128d4:	428c      	cmp	r4, r1
 80128d6:	d923      	bls.n	8012920 <log+0x130>
 80128d8:	18d9      	adds	r1, r3, r3
 80128da:	eb40 0400 	adc.w	r4, r0, r0
 80128de:	4321      	orrs	r1, r4
 80128e0:	d105      	bne.n	80128ee <log+0xfe>
 80128e2:	ecbd 8b02 	vpop	{d8}
 80128e6:	2001      	movs	r0, #1
 80128e8:	bcf0      	pop	{r4, r5, r6, r7}
 80128ea:	f000 bda9 	b.w	8013440 <__math_divzero>
 80128ee:	4939      	ldr	r1, [pc, #228]	@ (80129d4 <log+0x1e4>)
 80128f0:	4288      	cmp	r0, r1
 80128f2:	bf08      	it	eq
 80128f4:	2b00      	cmpeq	r3, #0
 80128f6:	d0e5      	beq.n	80128c4 <log+0xd4>
 80128f8:	0413      	lsls	r3, r2, #16
 80128fa:	d403      	bmi.n	8012904 <log+0x114>
 80128fc:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8012900:	4393      	bics	r3, r2
 8012902:	d104      	bne.n	801290e <log+0x11e>
 8012904:	ecbd 8b02 	vpop	{d8}
 8012908:	bcf0      	pop	{r4, r5, r6, r7}
 801290a:	f000 bdb1 	b.w	8013470 <__math_invalid>
 801290e:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 80129b8 <log+0x1c8>
 8012912:	ee20 7b07 	vmul.f64	d7, d0, d7
 8012916:	ec53 2b17 	vmov	r2, r3, d7
 801291a:	f1a3 7050 	sub.w	r0, r3, #54525952	@ 0x3400000
 801291e:	4613      	mov	r3, r2
 8012920:	f100 4240 	add.w	r2, r0, #3221225472	@ 0xc0000000
 8012924:	492a      	ldr	r1, [pc, #168]	@ (80129d0 <log+0x1e0>)
 8012926:	eebf 5b00 	vmov.f64	d5, #240	@ 0xbf800000 -1.0
 801292a:	f502 12d0 	add.w	r2, r2, #1703936	@ 0x1a0000
 801292e:	f3c2 3446 	ubfx	r4, r2, #13, #7
 8012932:	0d15      	lsrs	r5, r2, #20
 8012934:	eb01 1c04 	add.w	ip, r1, r4, lsl #4
 8012938:	052d      	lsls	r5, r5, #20
 801293a:	ed9c 7b24 	vldr	d7, [ip, #144]	@ 0x90
 801293e:	1e1e      	subs	r6, r3, #0
 8012940:	1b47      	subs	r7, r0, r5
 8012942:	ec47 6b16 	vmov	d6, r6, r7
 8012946:	1512      	asrs	r2, r2, #20
 8012948:	eea7 5b06 	vfma.f64	d5, d7, d6
 801294c:	ee07 2a90 	vmov	s15, r2
 8012950:	ee25 2b05 	vmul.f64	d2, d5, d5
 8012954:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8012958:	ed91 4b00 	vldr	d4, [r1]
 801295c:	ee25 1b02 	vmul.f64	d1, d5, d2
 8012960:	ed9c 7b26 	vldr	d7, [ip, #152]	@ 0x98
 8012964:	eea4 7b06 	vfma.f64	d7, d4, d6
 8012968:	ee35 4b07 	vadd.f64	d4, d5, d7
 801296c:	ee37 0b44 	vsub.f64	d0, d7, d4
 8012970:	ed91 7b02 	vldr	d7, [r1, #8]
 8012974:	ee30 0b05 	vadd.f64	d0, d0, d5
 8012978:	eea7 0b06 	vfma.f64	d0, d7, d6
 801297c:	ed91 7b04 	vldr	d7, [r1, #16]
 8012980:	ed91 6b08 	vldr	d6, [r1, #32]
 8012984:	eea7 0b02 	vfma.f64	d0, d7, d2
 8012988:	ed91 7b06 	vldr	d7, [r1, #24]
 801298c:	ed91 3b0c 	vldr	d3, [r1, #48]	@ 0x30
 8012990:	eea6 7b05 	vfma.f64	d7, d6, d5
 8012994:	ed91 6b0a 	vldr	d6, [r1, #40]	@ 0x28
 8012998:	eea3 6b05 	vfma.f64	d6, d3, d5
 801299c:	eea6 7b02 	vfma.f64	d7, d6, d2
 80129a0:	eea1 0b07 	vfma.f64	d0, d1, d7
 80129a4:	ee30 0b04 	vadd.f64	d0, d0, d4
 80129a8:	e78c      	b.n	80128c4 <log+0xd4>
 80129aa:	ed9f 0b05 	vldr	d0, [pc, #20]	@ 80129c0 <log+0x1d0>
 80129ae:	e789      	b.n	80128c4 <log+0xd4>
 80129b0:	00000000 	.word	0x00000000
 80129b4:	41a00000 	.word	0x41a00000
 80129b8:	00000000 	.word	0x00000000
 80129bc:	43300000 	.word	0x43300000
	...
 80129c8:	000308ff 	.word	0x000308ff
 80129cc:	3ff00000 	.word	0x3ff00000
 80129d0:	080142b8 	.word	0x080142b8
 80129d4:	7ff00000 	.word	0x7ff00000

080129d8 <checkint>:
 80129d8:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80129dc:	f240 33fe 	movw	r3, #1022	@ 0x3fe
 80129e0:	429a      	cmp	r2, r3
 80129e2:	b570      	push	{r4, r5, r6, lr}
 80129e4:	dd2a      	ble.n	8012a3c <checkint+0x64>
 80129e6:	f240 4333 	movw	r3, #1075	@ 0x433
 80129ea:	429a      	cmp	r2, r3
 80129ec:	dc24      	bgt.n	8012a38 <checkint+0x60>
 80129ee:	1a9b      	subs	r3, r3, r2
 80129f0:	f1a3 0620 	sub.w	r6, r3, #32
 80129f4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80129f8:	fa02 f403 	lsl.w	r4, r2, r3
 80129fc:	fa02 f606 	lsl.w	r6, r2, r6
 8012a00:	f1c3 0520 	rsb	r5, r3, #32
 8012a04:	fa22 f505 	lsr.w	r5, r2, r5
 8012a08:	4334      	orrs	r4, r6
 8012a0a:	432c      	orrs	r4, r5
 8012a0c:	409a      	lsls	r2, r3
 8012a0e:	ea20 0202 	bic.w	r2, r0, r2
 8012a12:	ea21 0404 	bic.w	r4, r1, r4
 8012a16:	4322      	orrs	r2, r4
 8012a18:	f1a3 0420 	sub.w	r4, r3, #32
 8012a1c:	f1c3 0220 	rsb	r2, r3, #32
 8012a20:	d10c      	bne.n	8012a3c <checkint+0x64>
 8012a22:	40d8      	lsrs	r0, r3
 8012a24:	fa01 f302 	lsl.w	r3, r1, r2
 8012a28:	4318      	orrs	r0, r3
 8012a2a:	40e1      	lsrs	r1, r4
 8012a2c:	4308      	orrs	r0, r1
 8012a2e:	f000 0001 	and.w	r0, r0, #1
 8012a32:	f1d0 0002 	rsbs	r0, r0, #2
 8012a36:	bd70      	pop	{r4, r5, r6, pc}
 8012a38:	2002      	movs	r0, #2
 8012a3a:	e7fc      	b.n	8012a36 <checkint+0x5e>
 8012a3c:	2000      	movs	r0, #0
 8012a3e:	e7fa      	b.n	8012a36 <checkint+0x5e>

08012a40 <pow>:
 8012a40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012a44:	ee10 4a90 	vmov	r4, s1
 8012a48:	ed2d 8b0a 	vpush	{d8-d12}
 8012a4c:	ea4f 5814 	mov.w	r8, r4, lsr #20
 8012a50:	ee11 aa90 	vmov	sl, s3
 8012a54:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 8012a58:	f240 73fd 	movw	r3, #2045	@ 0x7fd
 8012a5c:	429a      	cmp	r2, r3
 8012a5e:	ee10 5a10 	vmov	r5, s0
 8012a62:	ee11 0a10 	vmov	r0, s2
 8012a66:	b087      	sub	sp, #28
 8012a68:	46c4      	mov	ip, r8
 8012a6a:	ea4f 561a 	mov.w	r6, sl, lsr #20
 8012a6e:	d806      	bhi.n	8012a7e <pow+0x3e>
 8012a70:	f3c6 030a 	ubfx	r3, r6, #0, #11
 8012a74:	f2a3 33be 	subw	r3, r3, #958	@ 0x3be
 8012a78:	2b7f      	cmp	r3, #127	@ 0x7f
 8012a7a:	f240 8157 	bls.w	8012d2c <pow+0x2ec>
 8012a7e:	1802      	adds	r2, r0, r0
 8012a80:	eb4a 010a 	adc.w	r1, sl, sl
 8012a84:	f06f 0b01 	mvn.w	fp, #1
 8012a88:	1e57      	subs	r7, r2, #1
 8012a8a:	f141 33ff 	adc.w	r3, r1, #4294967295	@ 0xffffffff
 8012a8e:	f46f 1e00 	mvn.w	lr, #2097152	@ 0x200000
 8012a92:	45bb      	cmp	fp, r7
 8012a94:	eb7e 0303 	sbcs.w	r3, lr, r3
 8012a98:	d242      	bcs.n	8012b20 <pow+0xe0>
 8012a9a:	ea52 0301 	orrs.w	r3, r2, r1
 8012a9e:	f04f 0300 	mov.w	r3, #0
 8012aa2:	d10c      	bne.n	8012abe <pow+0x7e>
 8012aa4:	196d      	adds	r5, r5, r5
 8012aa6:	f484 2400 	eor.w	r4, r4, #524288	@ 0x80000
 8012aaa:	4164      	adcs	r4, r4
 8012aac:	42ab      	cmp	r3, r5
 8012aae:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8012ab2:	41a3      	sbcs	r3, r4
 8012ab4:	f0c0 808f 	bcc.w	8012bd6 <pow+0x196>
 8012ab8:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8012abc:	e02b      	b.n	8012b16 <pow+0xd6>
 8012abe:	4ed4      	ldr	r6, [pc, #848]	@ (8012e10 <pow+0x3d0>)
 8012ac0:	42b4      	cmp	r4, r6
 8012ac2:	bf08      	it	eq
 8012ac4:	429d      	cmpeq	r5, r3
 8012ac6:	d109      	bne.n	8012adc <pow+0x9c>
 8012ac8:	1800      	adds	r0, r0, r0
 8012aca:	f48a 2a00 	eor.w	sl, sl, #524288	@ 0x80000
 8012ace:	eb4a 0a0a 	adc.w	sl, sl, sl
 8012ad2:	4283      	cmp	r3, r0
 8012ad4:	4bcf      	ldr	r3, [pc, #828]	@ (8012e14 <pow+0x3d4>)
 8012ad6:	eb73 030a 	sbcs.w	r3, r3, sl
 8012ada:	e7eb      	b.n	8012ab4 <pow+0x74>
 8012adc:	196d      	adds	r5, r5, r5
 8012ade:	48ce      	ldr	r0, [pc, #824]	@ (8012e18 <pow+0x3d8>)
 8012ae0:	4164      	adcs	r4, r4
 8012ae2:	42ab      	cmp	r3, r5
 8012ae4:	eb70 0604 	sbcs.w	r6, r0, r4
 8012ae8:	d375      	bcc.n	8012bd6 <pow+0x196>
 8012aea:	4281      	cmp	r1, r0
 8012aec:	bf08      	it	eq
 8012aee:	429a      	cmpeq	r2, r3
 8012af0:	d171      	bne.n	8012bd6 <pow+0x196>
 8012af2:	4aca      	ldr	r2, [pc, #808]	@ (8012e1c <pow+0x3dc>)
 8012af4:	4294      	cmp	r4, r2
 8012af6:	bf08      	it	eq
 8012af8:	429d      	cmpeq	r5, r3
 8012afa:	d0dd      	beq.n	8012ab8 <pow+0x78>
 8012afc:	4294      	cmp	r4, r2
 8012afe:	ea6f 0a0a 	mvn.w	sl, sl
 8012b02:	bf34      	ite	cc
 8012b04:	2400      	movcc	r4, #0
 8012b06:	2401      	movcs	r4, #1
 8012b08:	ea4f 7ada 	mov.w	sl, sl, lsr #31
 8012b0c:	4554      	cmp	r4, sl
 8012b0e:	f040 81dc 	bne.w	8012eca <pow+0x48a>
 8012b12:	ee21 0b01 	vmul.f64	d0, d1, d1
 8012b16:	b007      	add	sp, #28
 8012b18:	ecbd 8b0a 	vpop	{d8-d12}
 8012b1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012b20:	196f      	adds	r7, r5, r5
 8012b22:	eb44 0904 	adc.w	r9, r4, r4
 8012b26:	1e7a      	subs	r2, r7, #1
 8012b28:	f169 0300 	sbc.w	r3, r9, #0
 8012b2c:	4593      	cmp	fp, r2
 8012b2e:	eb7e 0303 	sbcs.w	r3, lr, r3
 8012b32:	d225      	bcs.n	8012b80 <pow+0x140>
 8012b34:	ee20 0b00 	vmul.f64	d0, d0, d0
 8012b38:	2c00      	cmp	r4, #0
 8012b3a:	da13      	bge.n	8012b64 <pow+0x124>
 8012b3c:	4651      	mov	r1, sl
 8012b3e:	f7ff ff4b 	bl	80129d8 <checkint>
 8012b42:	2801      	cmp	r0, #1
 8012b44:	d10e      	bne.n	8012b64 <pow+0x124>
 8012b46:	eeb1 0b40 	vneg.f64	d0, d0
 8012b4a:	ea57 0909 	orrs.w	r9, r7, r9
 8012b4e:	d10b      	bne.n	8012b68 <pow+0x128>
 8012b50:	f1ba 0f00 	cmp.w	sl, #0
 8012b54:	dadf      	bge.n	8012b16 <pow+0xd6>
 8012b56:	b007      	add	sp, #28
 8012b58:	ecbd 8b0a 	vpop	{d8-d12}
 8012b5c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012b60:	f000 bc6e 	b.w	8013440 <__math_divzero>
 8012b64:	2000      	movs	r0, #0
 8012b66:	e7f0      	b.n	8012b4a <pow+0x10a>
 8012b68:	f1ba 0f00 	cmp.w	sl, #0
 8012b6c:	dad3      	bge.n	8012b16 <pow+0xd6>
 8012b6e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8012b72:	ee86 7b00 	vdiv.f64	d7, d6, d0
 8012b76:	ed8d 7b00 	vstr	d7, [sp]
 8012b7a:	ed9d 0b00 	vldr	d0, [sp]
 8012b7e:	e7ca      	b.n	8012b16 <pow+0xd6>
 8012b80:	2c00      	cmp	r4, #0
 8012b82:	da2b      	bge.n	8012bdc <pow+0x19c>
 8012b84:	4651      	mov	r1, sl
 8012b86:	f7ff ff27 	bl	80129d8 <checkint>
 8012b8a:	b930      	cbnz	r0, 8012b9a <pow+0x15a>
 8012b8c:	b007      	add	sp, #28
 8012b8e:	ecbd 8b0a 	vpop	{d8-d12}
 8012b92:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012b96:	f000 bc6b 	b.w	8013470 <__math_invalid>
 8012b9a:	1e41      	subs	r1, r0, #1
 8012b9c:	4248      	negs	r0, r1
 8012b9e:	4148      	adcs	r0, r1
 8012ba0:	0480      	lsls	r0, r0, #18
 8012ba2:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8012ba6:	f3c8 0c0a 	ubfx	ip, r8, #0, #11
 8012baa:	f3c6 020a 	ubfx	r2, r6, #0, #11
 8012bae:	f2a2 33be 	subw	r3, r2, #958	@ 0x3be
 8012bb2:	2b7f      	cmp	r3, #127	@ 0x7f
 8012bb4:	d92d      	bls.n	8012c12 <pow+0x1d2>
 8012bb6:	4b96      	ldr	r3, [pc, #600]	@ (8012e10 <pow+0x3d0>)
 8012bb8:	2000      	movs	r0, #0
 8012bba:	429c      	cmp	r4, r3
 8012bbc:	bf08      	it	eq
 8012bbe:	4285      	cmpeq	r5, r0
 8012bc0:	f43f af7a 	beq.w	8012ab8 <pow+0x78>
 8012bc4:	f240 31bd 	movw	r1, #957	@ 0x3bd
 8012bc8:	428a      	cmp	r2, r1
 8012bca:	d80c      	bhi.n	8012be6 <pow+0x1a6>
 8012bcc:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8012bd0:	42a8      	cmp	r0, r5
 8012bd2:	41a3      	sbcs	r3, r4
 8012bd4:	d204      	bcs.n	8012be0 <pow+0x1a0>
 8012bd6:	ee31 0b00 	vadd.f64	d0, d1, d0
 8012bda:	e79c      	b.n	8012b16 <pow+0xd6>
 8012bdc:	2000      	movs	r0, #0
 8012bde:	e7e4      	b.n	8012baa <pow+0x16a>
 8012be0:	ee30 0b41 	vsub.f64	d0, d0, d1
 8012be4:	e797      	b.n	8012b16 <pow+0xd6>
 8012be6:	2d01      	cmp	r5, #1
 8012be8:	eb74 0303 	sbcs.w	r3, r4, r3
 8012bec:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8012bf0:	bf34      	ite	cc
 8012bf2:	2301      	movcc	r3, #1
 8012bf4:	2300      	movcs	r3, #0
 8012bf6:	4296      	cmp	r6, r2
 8012bf8:	bf8c      	ite	hi
 8012bfa:	2600      	movhi	r6, #0
 8012bfc:	2601      	movls	r6, #1
 8012bfe:	42b3      	cmp	r3, r6
 8012c00:	f000 809c 	beq.w	8012d3c <pow+0x2fc>
 8012c04:	b007      	add	sp, #28
 8012c06:	ecbd 8b0a 	vpop	{d8-d12}
 8012c0a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012c0e:	f000 bc0f 	b.w	8013430 <__math_oflow>
 8012c12:	f1bc 0f00 	cmp.w	ip, #0
 8012c16:	d10a      	bne.n	8012c2e <pow+0x1ee>
 8012c18:	ed9f 7b79 	vldr	d7, [pc, #484]	@ 8012e00 <pow+0x3c0>
 8012c1c:	ee20 7b07 	vmul.f64	d7, d0, d7
 8012c20:	ec53 2b17 	vmov	r2, r3, d7
 8012c24:	f023 4400 	bic.w	r4, r3, #2147483648	@ 0x80000000
 8012c28:	4615      	mov	r5, r2
 8012c2a:	f1a4 7450 	sub.w	r4, r4, #54525952	@ 0x3400000
 8012c2e:	4a7c      	ldr	r2, [pc, #496]	@ (8012e20 <pow+0x3e0>)
 8012c30:	eebf 6b00 	vmov.f64	d6, #240	@ 0xbf800000 -1.0
 8012c34:	4422      	add	r2, r4
 8012c36:	1513      	asrs	r3, r2, #20
 8012c38:	f3c2 3146 	ubfx	r1, r2, #13, #7
 8012c3c:	ee03 3a10 	vmov	s6, r3
 8012c40:	0d12      	lsrs	r2, r2, #20
 8012c42:	4b78      	ldr	r3, [pc, #480]	@ (8012e24 <pow+0x3e4>)
 8012c44:	0512      	lsls	r2, r2, #20
 8012c46:	eb03 1641 	add.w	r6, r3, r1, lsl #5
 8012c4a:	1aa7      	subs	r7, r4, r2
 8012c4c:	eb03 1241 	add.w	r2, r3, r1, lsl #5
 8012c50:	ed92 5b12 	vldr	d5, [r2, #72]	@ 0x48
 8012c54:	ed96 7b18 	vldr	d7, [r6, #96]	@ 0x60
 8012c58:	1e2e      	subs	r6, r5, #0
 8012c5a:	ec47 6b14 	vmov	d4, r6, r7
 8012c5e:	ed92 2b16 	vldr	d2, [r2, #88]	@ 0x58
 8012c62:	eea4 6b05 	vfma.f64	d6, d4, d5
 8012c66:	ed93 5b00 	vldr	d5, [r3]
 8012c6a:	eeb8 3bc3 	vcvt.f64.s32	d3, s6
 8012c6e:	eea3 2b05 	vfma.f64	d2, d3, d5
 8012c72:	ed93 5b02 	vldr	d5, [r3, #8]
 8012c76:	ee36 4b02 	vadd.f64	d4, d6, d2
 8012c7a:	ee32 2b44 	vsub.f64	d2, d2, d4
 8012c7e:	eea3 7b05 	vfma.f64	d7, d3, d5
 8012c82:	ed93 5b04 	vldr	d5, [r3, #16]
 8012c86:	ee32 2b06 	vadd.f64	d2, d2, d6
 8012c8a:	ee37 7b02 	vadd.f64	d7, d7, d2
 8012c8e:	ee26 5b05 	vmul.f64	d5, d6, d5
 8012c92:	ee26 0b05 	vmul.f64	d0, d6, d5
 8012c96:	ee34 8b00 	vadd.f64	d8, d4, d0
 8012c9a:	eeb0 9b40 	vmov.f64	d9, d0
 8012c9e:	ee34 4b48 	vsub.f64	d4, d4, d8
 8012ca2:	ee96 9b05 	vfnms.f64	d9, d6, d5
 8012ca6:	ee34 ab00 	vadd.f64	d10, d4, d0
 8012caa:	ed93 5b06 	vldr	d5, [r3, #24]
 8012cae:	ee26 bb00 	vmul.f64	d11, d6, d0
 8012cb2:	ee37 7b09 	vadd.f64	d7, d7, d9
 8012cb6:	ed93 4b08 	vldr	d4, [r3, #32]
 8012cba:	ee37 7b0a 	vadd.f64	d7, d7, d10
 8012cbe:	ed93 3b0c 	vldr	d3, [r3, #48]	@ 0x30
 8012cc2:	eea6 5b04 	vfma.f64	d5, d6, d4
 8012cc6:	ed93 4b0a 	vldr	d4, [r3, #40]	@ 0x28
 8012cca:	ed93 cb10 	vldr	d12, [r3, #64]	@ 0x40
 8012cce:	eea6 4b03 	vfma.f64	d4, d6, d3
 8012cd2:	ed93 3b0e 	vldr	d3, [r3, #56]	@ 0x38
 8012cd6:	eea6 3b0c 	vfma.f64	d3, d6, d12
 8012cda:	eea0 4b03 	vfma.f64	d4, d0, d3
 8012cde:	eea0 5b04 	vfma.f64	d5, d0, d4
 8012ce2:	eeab 7b05 	vfma.f64	d7, d11, d5
 8012ce6:	ee38 4b07 	vadd.f64	d4, d8, d7
 8012cea:	ee21 6b04 	vmul.f64	d6, d1, d4
 8012cee:	ee16 3a90 	vmov	r3, s13
 8012cf2:	eeb0 5b46 	vmov.f64	d5, d6
 8012cf6:	f3c3 560a 	ubfx	r6, r3, #20, #11
 8012cfa:	f46f 7272 	mvn.w	r2, #968	@ 0x3c8
 8012cfe:	18b2      	adds	r2, r6, r2
 8012d00:	2a3e      	cmp	r2, #62	@ 0x3e
 8012d02:	ee91 5b04 	vfnms.f64	d5, d1, d4
 8012d06:	ee38 8b44 	vsub.f64	d8, d8, d4
 8012d0a:	ee38 8b07 	vadd.f64	d8, d8, d7
 8012d0e:	eea1 5b08 	vfma.f64	d5, d1, d8
 8012d12:	d91b      	bls.n	8012d4c <pow+0x30c>
 8012d14:	2a00      	cmp	r2, #0
 8012d16:	da0b      	bge.n	8012d30 <pow+0x2f0>
 8012d18:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8012d1c:	ee36 0b00 	vadd.f64	d0, d6, d0
 8012d20:	2800      	cmp	r0, #0
 8012d22:	f43f aef8 	beq.w	8012b16 <pow+0xd6>
 8012d26:	eeb1 0b40 	vneg.f64	d0, d0
 8012d2a:	e6f4      	b.n	8012b16 <pow+0xd6>
 8012d2c:	2000      	movs	r0, #0
 8012d2e:	e77e      	b.n	8012c2e <pow+0x1ee>
 8012d30:	f5b6 6f81 	cmp.w	r6, #1032	@ 0x408
 8012d34:	d909      	bls.n	8012d4a <pow+0x30a>
 8012d36:	2b00      	cmp	r3, #0
 8012d38:	f6bf af64 	bge.w	8012c04 <pow+0x1c4>
 8012d3c:	b007      	add	sp, #28
 8012d3e:	ecbd 8b0a 	vpop	{d8-d12}
 8012d42:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d46:	f000 bb6b 	b.w	8013420 <__math_uflow>
 8012d4a:	2600      	movs	r6, #0
 8012d4c:	4936      	ldr	r1, [pc, #216]	@ (8012e28 <pow+0x3e8>)
 8012d4e:	ed91 4b02 	vldr	d4, [r1, #8]
 8012d52:	ed91 3b00 	vldr	d3, [r1]
 8012d56:	eeb0 7b44 	vmov.f64	d7, d4
 8012d5a:	eea6 7b03 	vfma.f64	d7, d6, d3
 8012d5e:	ee17 5a10 	vmov	r5, s14
 8012d62:	ee37 7b44 	vsub.f64	d7, d7, d4
 8012d66:	ed91 4b04 	vldr	d4, [r1, #16]
 8012d6a:	f005 037f 	and.w	r3, r5, #127	@ 0x7f
 8012d6e:	eea7 6b04 	vfma.f64	d6, d7, d4
 8012d72:	ed91 4b06 	vldr	d4, [r1, #24]
 8012d76:	18dc      	adds	r4, r3, r3
 8012d78:	f104 030f 	add.w	r3, r4, #15
 8012d7c:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 8012d80:	eea7 6b04 	vfma.f64	d6, d7, d4
 8012d84:	ed91 3b0a 	vldr	d3, [r1, #40]	@ 0x28
 8012d88:	ee35 5b06 	vadd.f64	d5, d5, d6
 8012d8c:	ee25 6b05 	vmul.f64	d6, d5, d5
 8012d90:	ed94 7b1c 	vldr	d7, [r4, #112]	@ 0x70
 8012d94:	ed91 4b08 	vldr	d4, [r1, #32]
 8012d98:	ee35 7b07 	vadd.f64	d7, d5, d7
 8012d9c:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
 8012da0:	eea5 4b03 	vfma.f64	d4, d5, d3
 8012da4:	ed91 3b0e 	vldr	d3, [r1, #56]	@ 0x38
 8012da8:	eea6 7b04 	vfma.f64	d7, d6, d4
 8012dac:	ee26 6b06 	vmul.f64	d6, d6, d6
 8012db0:	ed91 4b0c 	vldr	d4, [r1, #48]	@ 0x30
 8012db4:	f851 c033 	ldr.w	ip, [r1, r3, lsl #3]
 8012db8:	f8d2 e004 	ldr.w	lr, [r2, #4]
 8012dbc:	eea5 4b03 	vfma.f64	d4, d5, d3
 8012dc0:	1940      	adds	r0, r0, r5
 8012dc2:	2700      	movs	r7, #0
 8012dc4:	eb17 020c 	adds.w	r2, r7, ip
 8012dc8:	eb0e 3340 	add.w	r3, lr, r0, lsl #13
 8012dcc:	eea6 7b04 	vfma.f64	d7, d6, d4
 8012dd0:	2e00      	cmp	r6, #0
 8012dd2:	d175      	bne.n	8012ec0 <pow+0x480>
 8012dd4:	42bd      	cmp	r5, r7
 8012dd6:	db29      	blt.n	8012e2c <pow+0x3ec>
 8012dd8:	f103 4140 	add.w	r1, r3, #3221225472	@ 0xc0000000
 8012ddc:	f501 0170 	add.w	r1, r1, #15728640	@ 0xf00000
 8012de0:	4610      	mov	r0, r2
 8012de2:	ec41 0b10 	vmov	d0, r0, r1
 8012de6:	eea7 0b00 	vfma.f64	d0, d7, d0
 8012dea:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 8012e08 <pow+0x3c8>
 8012dee:	ee20 0b07 	vmul.f64	d0, d0, d7
 8012df2:	b007      	add	sp, #28
 8012df4:	ecbd 8b0a 	vpop	{d8-d12}
 8012df8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012dfc:	f000 bb50 	b.w	80134a0 <__math_check_oflow>
 8012e00:	00000000 	.word	0x00000000
 8012e04:	43300000 	.word	0x43300000
 8012e08:	00000000 	.word	0x00000000
 8012e0c:	7f000000 	.word	0x7f000000
 8012e10:	3ff00000 	.word	0x3ff00000
 8012e14:	fff00000 	.word	0xfff00000
 8012e18:	ffe00000 	.word	0xffe00000
 8012e1c:	7fe00000 	.word	0x7fe00000
 8012e20:	c0196aab 	.word	0xc0196aab
 8012e24:	08014b48 	.word	0x08014b48
 8012e28:	08015d18 	.word	0x08015d18
 8012e2c:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 8012e30:	f501 1100 	add.w	r1, r1, #2097152	@ 0x200000
 8012e34:	4610      	mov	r0, r2
 8012e36:	ec41 0b15 	vmov	d5, r0, r1
 8012e3a:	eeb7 3b00 	vmov.f64	d3, #112	@ 0x3f800000  1.0
 8012e3e:	ee27 6b05 	vmul.f64	d6, d7, d5
 8012e42:	ee35 7b06 	vadd.f64	d7, d5, d6
 8012e46:	eeb0 4bc7 	vabs.f64	d4, d7
 8012e4a:	eeb4 4bc3 	vcmpe.f64	d4, d3
 8012e4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012e52:	ed9f 0b1f 	vldr	d0, [pc, #124]	@ 8012ed0 <pow+0x490>
 8012e56:	d52a      	bpl.n	8012eae <pow+0x46e>
 8012e58:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8012e5c:	ee35 5b47 	vsub.f64	d5, d5, d7
 8012e60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012e64:	ee35 5b06 	vadd.f64	d5, d5, d6
 8012e68:	eebf 4b00 	vmov.f64	d4, #240	@ 0xbf800000 -1.0
 8012e6c:	bf58      	it	pl
 8012e6e:	eeb0 4b43 	vmovpl.f64	d4, d3
 8012e72:	ee37 3b04 	vadd.f64	d3, d7, d4
 8012e76:	ee34 6b43 	vsub.f64	d6, d4, d3
 8012e7a:	ee36 6b07 	vadd.f64	d6, d6, d7
 8012e7e:	ee36 6b05 	vadd.f64	d6, d6, d5
 8012e82:	ee36 6b03 	vadd.f64	d6, d6, d3
 8012e86:	ee36 7b44 	vsub.f64	d7, d6, d4
 8012e8a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8012e8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012e92:	d104      	bne.n	8012e9e <pow+0x45e>
 8012e94:	4632      	mov	r2, r6
 8012e96:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 8012e9a:	ec43 2b17 	vmov	d7, r2, r3
 8012e9e:	ed8d 0b02 	vstr	d0, [sp, #8]
 8012ea2:	ed9d 6b02 	vldr	d6, [sp, #8]
 8012ea6:	ee26 6b00 	vmul.f64	d6, d6, d0
 8012eaa:	ed8d 6b04 	vstr	d6, [sp, #16]
 8012eae:	ee27 0b00 	vmul.f64	d0, d7, d0
 8012eb2:	b007      	add	sp, #28
 8012eb4:	ecbd 8b0a 	vpop	{d8-d12}
 8012eb8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012ebc:	f000 bae7 	b.w	801348e <__math_check_uflow>
 8012ec0:	ec43 2b10 	vmov	d0, r2, r3
 8012ec4:	eea7 0b00 	vfma.f64	d0, d7, d0
 8012ec8:	e625      	b.n	8012b16 <pow+0xd6>
 8012eca:	ed9f 0b03 	vldr	d0, [pc, #12]	@ 8012ed8 <pow+0x498>
 8012ece:	e622      	b.n	8012b16 <pow+0xd6>
 8012ed0:	00000000 	.word	0x00000000
 8012ed4:	00100000 	.word	0x00100000
	...

08012ee0 <cos>:
 8012ee0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012ee2:	eeb0 7b40 	vmov.f64	d7, d0
 8012ee6:	ee17 3a90 	vmov	r3, s15
 8012eea:	4a21      	ldr	r2, [pc, #132]	@ (8012f70 <cos+0x90>)
 8012eec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012ef0:	4293      	cmp	r3, r2
 8012ef2:	d806      	bhi.n	8012f02 <cos+0x22>
 8012ef4:	ed9f 1b1c 	vldr	d1, [pc, #112]	@ 8012f68 <cos+0x88>
 8012ef8:	b005      	add	sp, #20
 8012efa:	f85d eb04 	ldr.w	lr, [sp], #4
 8012efe:	f000 bd5f 	b.w	80139c0 <__kernel_cos>
 8012f02:	4a1c      	ldr	r2, [pc, #112]	@ (8012f74 <cos+0x94>)
 8012f04:	4293      	cmp	r3, r2
 8012f06:	d904      	bls.n	8012f12 <cos+0x32>
 8012f08:	ee30 0b40 	vsub.f64	d0, d0, d0
 8012f0c:	b005      	add	sp, #20
 8012f0e:	f85d fb04 	ldr.w	pc, [sp], #4
 8012f12:	4668      	mov	r0, sp
 8012f14:	f000 f8f8 	bl	8013108 <__ieee754_rem_pio2>
 8012f18:	f000 0003 	and.w	r0, r0, #3
 8012f1c:	2801      	cmp	r0, #1
 8012f1e:	d009      	beq.n	8012f34 <cos+0x54>
 8012f20:	2802      	cmp	r0, #2
 8012f22:	d010      	beq.n	8012f46 <cos+0x66>
 8012f24:	b9b0      	cbnz	r0, 8012f54 <cos+0x74>
 8012f26:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012f2a:	ed9d 0b00 	vldr	d0, [sp]
 8012f2e:	f000 fd47 	bl	80139c0 <__kernel_cos>
 8012f32:	e7eb      	b.n	8012f0c <cos+0x2c>
 8012f34:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012f38:	ed9d 0b00 	vldr	d0, [sp]
 8012f3c:	f000 fda8 	bl	8013a90 <__kernel_sin>
 8012f40:	eeb1 0b40 	vneg.f64	d0, d0
 8012f44:	e7e2      	b.n	8012f0c <cos+0x2c>
 8012f46:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012f4a:	ed9d 0b00 	vldr	d0, [sp]
 8012f4e:	f000 fd37 	bl	80139c0 <__kernel_cos>
 8012f52:	e7f5      	b.n	8012f40 <cos+0x60>
 8012f54:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012f58:	ed9d 0b00 	vldr	d0, [sp]
 8012f5c:	2001      	movs	r0, #1
 8012f5e:	f000 fd97 	bl	8013a90 <__kernel_sin>
 8012f62:	e7d3      	b.n	8012f0c <cos+0x2c>
 8012f64:	f3af 8000 	nop.w
	...
 8012f70:	3fe921fb 	.word	0x3fe921fb
 8012f74:	7fefffff 	.word	0x7fefffff

08012f78 <sin>:
 8012f78:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012f7a:	eeb0 7b40 	vmov.f64	d7, d0
 8012f7e:	ee17 3a90 	vmov	r3, s15
 8012f82:	4a21      	ldr	r2, [pc, #132]	@ (8013008 <sin+0x90>)
 8012f84:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012f88:	4293      	cmp	r3, r2
 8012f8a:	d807      	bhi.n	8012f9c <sin+0x24>
 8012f8c:	ed9f 1b1c 	vldr	d1, [pc, #112]	@ 8013000 <sin+0x88>
 8012f90:	2000      	movs	r0, #0
 8012f92:	b005      	add	sp, #20
 8012f94:	f85d eb04 	ldr.w	lr, [sp], #4
 8012f98:	f000 bd7a 	b.w	8013a90 <__kernel_sin>
 8012f9c:	4a1b      	ldr	r2, [pc, #108]	@ (801300c <sin+0x94>)
 8012f9e:	4293      	cmp	r3, r2
 8012fa0:	d904      	bls.n	8012fac <sin+0x34>
 8012fa2:	ee30 0b40 	vsub.f64	d0, d0, d0
 8012fa6:	b005      	add	sp, #20
 8012fa8:	f85d fb04 	ldr.w	pc, [sp], #4
 8012fac:	4668      	mov	r0, sp
 8012fae:	f000 f8ab 	bl	8013108 <__ieee754_rem_pio2>
 8012fb2:	f000 0003 	and.w	r0, r0, #3
 8012fb6:	2801      	cmp	r0, #1
 8012fb8:	d00a      	beq.n	8012fd0 <sin+0x58>
 8012fba:	2802      	cmp	r0, #2
 8012fbc:	d00f      	beq.n	8012fde <sin+0x66>
 8012fbe:	b9c0      	cbnz	r0, 8012ff2 <sin+0x7a>
 8012fc0:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012fc4:	ed9d 0b00 	vldr	d0, [sp]
 8012fc8:	2001      	movs	r0, #1
 8012fca:	f000 fd61 	bl	8013a90 <__kernel_sin>
 8012fce:	e7ea      	b.n	8012fa6 <sin+0x2e>
 8012fd0:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012fd4:	ed9d 0b00 	vldr	d0, [sp]
 8012fd8:	f000 fcf2 	bl	80139c0 <__kernel_cos>
 8012fdc:	e7e3      	b.n	8012fa6 <sin+0x2e>
 8012fde:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012fe2:	ed9d 0b00 	vldr	d0, [sp]
 8012fe6:	2001      	movs	r0, #1
 8012fe8:	f000 fd52 	bl	8013a90 <__kernel_sin>
 8012fec:	eeb1 0b40 	vneg.f64	d0, d0
 8012ff0:	e7d9      	b.n	8012fa6 <sin+0x2e>
 8012ff2:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012ff6:	ed9d 0b00 	vldr	d0, [sp]
 8012ffa:	f000 fce1 	bl	80139c0 <__kernel_cos>
 8012ffe:	e7f5      	b.n	8012fec <sin+0x74>
	...
 8013008:	3fe921fb 	.word	0x3fe921fb
 801300c:	7fefffff 	.word	0x7fefffff

08013010 <cimag>:
 8013010:	eeb0 0b41 	vmov.f64	d0, d1
 8013014:	4770      	bx	lr

08013016 <creal>:
 8013016:	4770      	bx	lr

08013018 <floor>:
 8013018:	ee10 3a90 	vmov	r3, s1
 801301c:	f3c3 500a 	ubfx	r0, r3, #20, #11
 8013020:	ee10 2a10 	vmov	r2, s0
 8013024:	f2a0 31ff 	subw	r1, r0, #1023	@ 0x3ff
 8013028:	2913      	cmp	r1, #19
 801302a:	b530      	push	{r4, r5, lr}
 801302c:	4615      	mov	r5, r2
 801302e:	dc33      	bgt.n	8013098 <floor+0x80>
 8013030:	2900      	cmp	r1, #0
 8013032:	da18      	bge.n	8013066 <floor+0x4e>
 8013034:	ed9f 7b30 	vldr	d7, [pc, #192]	@ 80130f8 <floor+0xe0>
 8013038:	ee30 0b07 	vadd.f64	d0, d0, d7
 801303c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8013040:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013044:	dd0a      	ble.n	801305c <floor+0x44>
 8013046:	2b00      	cmp	r3, #0
 8013048:	da50      	bge.n	80130ec <floor+0xd4>
 801304a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801304e:	4313      	orrs	r3, r2
 8013050:	2200      	movs	r2, #0
 8013052:	4293      	cmp	r3, r2
 8013054:	4b2a      	ldr	r3, [pc, #168]	@ (8013100 <floor+0xe8>)
 8013056:	bf08      	it	eq
 8013058:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 801305c:	4619      	mov	r1, r3
 801305e:	4610      	mov	r0, r2
 8013060:	ec41 0b10 	vmov	d0, r0, r1
 8013064:	e01f      	b.n	80130a6 <floor+0x8e>
 8013066:	4827      	ldr	r0, [pc, #156]	@ (8013104 <floor+0xec>)
 8013068:	4108      	asrs	r0, r1
 801306a:	ea03 0400 	and.w	r4, r3, r0
 801306e:	4314      	orrs	r4, r2
 8013070:	d019      	beq.n	80130a6 <floor+0x8e>
 8013072:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80130f8 <floor+0xe0>
 8013076:	ee30 0b07 	vadd.f64	d0, d0, d7
 801307a:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801307e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013082:	ddeb      	ble.n	801305c <floor+0x44>
 8013084:	2b00      	cmp	r3, #0
 8013086:	bfbe      	ittt	lt
 8013088:	f44f 1280 	movlt.w	r2, #1048576	@ 0x100000
 801308c:	410a      	asrlt	r2, r1
 801308e:	189b      	addlt	r3, r3, r2
 8013090:	ea23 0300 	bic.w	r3, r3, r0
 8013094:	2200      	movs	r2, #0
 8013096:	e7e1      	b.n	801305c <floor+0x44>
 8013098:	2933      	cmp	r1, #51	@ 0x33
 801309a:	dd05      	ble.n	80130a8 <floor+0x90>
 801309c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80130a0:	d101      	bne.n	80130a6 <floor+0x8e>
 80130a2:	ee30 0b00 	vadd.f64	d0, d0, d0
 80130a6:	bd30      	pop	{r4, r5, pc}
 80130a8:	f2a0 4413 	subw	r4, r0, #1043	@ 0x413
 80130ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80130b0:	40e0      	lsrs	r0, r4
 80130b2:	4210      	tst	r0, r2
 80130b4:	d0f7      	beq.n	80130a6 <floor+0x8e>
 80130b6:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 80130f8 <floor+0xe0>
 80130ba:	ee30 0b07 	vadd.f64	d0, d0, d7
 80130be:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80130c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80130c6:	ddc9      	ble.n	801305c <floor+0x44>
 80130c8:	2b00      	cmp	r3, #0
 80130ca:	da02      	bge.n	80130d2 <floor+0xba>
 80130cc:	2914      	cmp	r1, #20
 80130ce:	d103      	bne.n	80130d8 <floor+0xc0>
 80130d0:	3301      	adds	r3, #1
 80130d2:	ea22 0200 	bic.w	r2, r2, r0
 80130d6:	e7c1      	b.n	801305c <floor+0x44>
 80130d8:	2401      	movs	r4, #1
 80130da:	f1c1 0134 	rsb	r1, r1, #52	@ 0x34
 80130de:	fa04 f101 	lsl.w	r1, r4, r1
 80130e2:	440a      	add	r2, r1
 80130e4:	42aa      	cmp	r2, r5
 80130e6:	bf38      	it	cc
 80130e8:	191b      	addcc	r3, r3, r4
 80130ea:	e7f2      	b.n	80130d2 <floor+0xba>
 80130ec:	2200      	movs	r2, #0
 80130ee:	4613      	mov	r3, r2
 80130f0:	e7b4      	b.n	801305c <floor+0x44>
 80130f2:	bf00      	nop
 80130f4:	f3af 8000 	nop.w
 80130f8:	8800759c 	.word	0x8800759c
 80130fc:	7e37e43c 	.word	0x7e37e43c
 8013100:	bff00000 	.word	0xbff00000
 8013104:	000fffff 	.word	0x000fffff

08013108 <__ieee754_rem_pio2>:
 8013108:	b570      	push	{r4, r5, r6, lr}
 801310a:	eeb0 7b40 	vmov.f64	d7, d0
 801310e:	ee17 5a90 	vmov	r5, s15
 8013112:	4b99      	ldr	r3, [pc, #612]	@ (8013378 <__ieee754_rem_pio2+0x270>)
 8013114:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8013118:	429e      	cmp	r6, r3
 801311a:	b088      	sub	sp, #32
 801311c:	4604      	mov	r4, r0
 801311e:	d807      	bhi.n	8013130 <__ieee754_rem_pio2+0x28>
 8013120:	2200      	movs	r2, #0
 8013122:	2300      	movs	r3, #0
 8013124:	ed84 0b00 	vstr	d0, [r4]
 8013128:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801312c:	2000      	movs	r0, #0
 801312e:	e01b      	b.n	8013168 <__ieee754_rem_pio2+0x60>
 8013130:	4b92      	ldr	r3, [pc, #584]	@ (801337c <__ieee754_rem_pio2+0x274>)
 8013132:	429e      	cmp	r6, r3
 8013134:	d83b      	bhi.n	80131ae <__ieee754_rem_pio2+0xa6>
 8013136:	f5a3 231b 	sub.w	r3, r3, #634880	@ 0x9b000
 801313a:	2d00      	cmp	r5, #0
 801313c:	ed9f 6b7e 	vldr	d6, [pc, #504]	@ 8013338 <__ieee754_rem_pio2+0x230>
 8013140:	f5a3 63f0 	sub.w	r3, r3, #1920	@ 0x780
 8013144:	dd19      	ble.n	801317a <__ieee754_rem_pio2+0x72>
 8013146:	ee30 7b46 	vsub.f64	d7, d0, d6
 801314a:	429e      	cmp	r6, r3
 801314c:	d00e      	beq.n	801316c <__ieee754_rem_pio2+0x64>
 801314e:	ed9f 5b7c 	vldr	d5, [pc, #496]	@ 8013340 <__ieee754_rem_pio2+0x238>
 8013152:	ee37 6b45 	vsub.f64	d6, d7, d5
 8013156:	ee37 7b46 	vsub.f64	d7, d7, d6
 801315a:	ed84 6b00 	vstr	d6, [r4]
 801315e:	ee37 7b45 	vsub.f64	d7, d7, d5
 8013162:	ed84 7b02 	vstr	d7, [r4, #8]
 8013166:	2001      	movs	r0, #1
 8013168:	b008      	add	sp, #32
 801316a:	bd70      	pop	{r4, r5, r6, pc}
 801316c:	ed9f 6b76 	vldr	d6, [pc, #472]	@ 8013348 <__ieee754_rem_pio2+0x240>
 8013170:	ed9f 5b77 	vldr	d5, [pc, #476]	@ 8013350 <__ieee754_rem_pio2+0x248>
 8013174:	ee37 7b46 	vsub.f64	d7, d7, d6
 8013178:	e7eb      	b.n	8013152 <__ieee754_rem_pio2+0x4a>
 801317a:	429e      	cmp	r6, r3
 801317c:	ee30 7b06 	vadd.f64	d7, d0, d6
 8013180:	d00e      	beq.n	80131a0 <__ieee754_rem_pio2+0x98>
 8013182:	ed9f 5b6f 	vldr	d5, [pc, #444]	@ 8013340 <__ieee754_rem_pio2+0x238>
 8013186:	ee37 6b05 	vadd.f64	d6, d7, d5
 801318a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801318e:	ed84 6b00 	vstr	d6, [r4]
 8013192:	ee37 7b05 	vadd.f64	d7, d7, d5
 8013196:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801319a:	ed84 7b02 	vstr	d7, [r4, #8]
 801319e:	e7e3      	b.n	8013168 <__ieee754_rem_pio2+0x60>
 80131a0:	ed9f 6b69 	vldr	d6, [pc, #420]	@ 8013348 <__ieee754_rem_pio2+0x240>
 80131a4:	ed9f 5b6a 	vldr	d5, [pc, #424]	@ 8013350 <__ieee754_rem_pio2+0x248>
 80131a8:	ee37 7b06 	vadd.f64	d7, d7, d6
 80131ac:	e7eb      	b.n	8013186 <__ieee754_rem_pio2+0x7e>
 80131ae:	4b74      	ldr	r3, [pc, #464]	@ (8013380 <__ieee754_rem_pio2+0x278>)
 80131b0:	429e      	cmp	r6, r3
 80131b2:	d870      	bhi.n	8013296 <__ieee754_rem_pio2+0x18e>
 80131b4:	f000 fcc4 	bl	8013b40 <fabs>
 80131b8:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 80131bc:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8013358 <__ieee754_rem_pio2+0x250>
 80131c0:	eea0 7b06 	vfma.f64	d7, d0, d6
 80131c4:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80131c8:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 80131cc:	ee17 0a90 	vmov	r0, s15
 80131d0:	eeb1 4b45 	vneg.f64	d4, d5
 80131d4:	ed9f 7b58 	vldr	d7, [pc, #352]	@ 8013338 <__ieee754_rem_pio2+0x230>
 80131d8:	eea5 0b47 	vfms.f64	d0, d5, d7
 80131dc:	ed9f 7b58 	vldr	d7, [pc, #352]	@ 8013340 <__ieee754_rem_pio2+0x238>
 80131e0:	281f      	cmp	r0, #31
 80131e2:	ee25 7b07 	vmul.f64	d7, d5, d7
 80131e6:	ee30 6b47 	vsub.f64	d6, d0, d7
 80131ea:	dc05      	bgt.n	80131f8 <__ieee754_rem_pio2+0xf0>
 80131ec:	4b65      	ldr	r3, [pc, #404]	@ (8013384 <__ieee754_rem_pio2+0x27c>)
 80131ee:	1e42      	subs	r2, r0, #1
 80131f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80131f4:	42b3      	cmp	r3, r6
 80131f6:	d109      	bne.n	801320c <__ieee754_rem_pio2+0x104>
 80131f8:	ee16 3a90 	vmov	r3, s13
 80131fc:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8013200:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 8013204:	2b10      	cmp	r3, #16
 8013206:	ea4f 5226 	mov.w	r2, r6, asr #20
 801320a:	dc02      	bgt.n	8013212 <__ieee754_rem_pio2+0x10a>
 801320c:	ed84 6b00 	vstr	d6, [r4]
 8013210:	e01a      	b.n	8013248 <__ieee754_rem_pio2+0x140>
 8013212:	ed9f 3b4d 	vldr	d3, [pc, #308]	@ 8013348 <__ieee754_rem_pio2+0x240>
 8013216:	eeb0 6b40 	vmov.f64	d6, d0
 801321a:	eea4 6b03 	vfma.f64	d6, d4, d3
 801321e:	ee30 7b46 	vsub.f64	d7, d0, d6
 8013222:	eea4 7b03 	vfma.f64	d7, d4, d3
 8013226:	ed9f 3b4a 	vldr	d3, [pc, #296]	@ 8013350 <__ieee754_rem_pio2+0x248>
 801322a:	ee95 7b03 	vfnms.f64	d7, d5, d3
 801322e:	ee36 3b47 	vsub.f64	d3, d6, d7
 8013232:	ee13 3a90 	vmov	r3, s7
 8013236:	f3c3 530a 	ubfx	r3, r3, #20, #11
 801323a:	1ad3      	subs	r3, r2, r3
 801323c:	2b31      	cmp	r3, #49	@ 0x31
 801323e:	dc17      	bgt.n	8013270 <__ieee754_rem_pio2+0x168>
 8013240:	eeb0 0b46 	vmov.f64	d0, d6
 8013244:	ed84 3b00 	vstr	d3, [r4]
 8013248:	ed94 6b00 	vldr	d6, [r4]
 801324c:	2d00      	cmp	r5, #0
 801324e:	ee30 0b46 	vsub.f64	d0, d0, d6
 8013252:	ee30 0b47 	vsub.f64	d0, d0, d7
 8013256:	ed84 0b02 	vstr	d0, [r4, #8]
 801325a:	da85      	bge.n	8013168 <__ieee754_rem_pio2+0x60>
 801325c:	eeb1 6b46 	vneg.f64	d6, d6
 8013260:	eeb1 0b40 	vneg.f64	d0, d0
 8013264:	ed84 6b00 	vstr	d6, [r4]
 8013268:	ed84 0b02 	vstr	d0, [r4, #8]
 801326c:	4240      	negs	r0, r0
 801326e:	e77b      	b.n	8013168 <__ieee754_rem_pio2+0x60>
 8013270:	ed9f 7b3b 	vldr	d7, [pc, #236]	@ 8013360 <__ieee754_rem_pio2+0x258>
 8013274:	eeb0 0b46 	vmov.f64	d0, d6
 8013278:	eea4 0b07 	vfma.f64	d0, d4, d7
 801327c:	ee36 6b40 	vsub.f64	d6, d6, d0
 8013280:	eea4 6b07 	vfma.f64	d6, d4, d7
 8013284:	ed9f 4b38 	vldr	d4, [pc, #224]	@ 8013368 <__ieee754_rem_pio2+0x260>
 8013288:	eeb0 7b46 	vmov.f64	d7, d6
 801328c:	ee95 7b04 	vfnms.f64	d7, d5, d4
 8013290:	ee30 6b47 	vsub.f64	d6, d0, d7
 8013294:	e7ba      	b.n	801320c <__ieee754_rem_pio2+0x104>
 8013296:	4b3c      	ldr	r3, [pc, #240]	@ (8013388 <__ieee754_rem_pio2+0x280>)
 8013298:	429e      	cmp	r6, r3
 801329a:	d906      	bls.n	80132aa <__ieee754_rem_pio2+0x1a2>
 801329c:	ee30 7b40 	vsub.f64	d7, d0, d0
 80132a0:	ed80 7b02 	vstr	d7, [r0, #8]
 80132a4:	ed80 7b00 	vstr	d7, [r0]
 80132a8:	e740      	b.n	801312c <__ieee754_rem_pio2+0x24>
 80132aa:	ee10 3a10 	vmov	r3, s0
 80132ae:	1532      	asrs	r2, r6, #20
 80132b0:	f2a2 4216 	subw	r2, r2, #1046	@ 0x416
 80132b4:	4618      	mov	r0, r3
 80132b6:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 80132ba:	ec41 0b17 	vmov	d7, r0, r1
 80132be:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 80132c2:	ed9f 5b2b 	vldr	d5, [pc, #172]	@ 8013370 <__ieee754_rem_pio2+0x268>
 80132c6:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 80132ca:	ee37 7b46 	vsub.f64	d7, d7, d6
 80132ce:	ed8d 6b02 	vstr	d6, [sp, #8]
 80132d2:	ee27 7b05 	vmul.f64	d7, d7, d5
 80132d6:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 80132da:	a808      	add	r0, sp, #32
 80132dc:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 80132e0:	ee37 7b46 	vsub.f64	d7, d7, d6
 80132e4:	ed8d 6b04 	vstr	d6, [sp, #16]
 80132e8:	ee27 7b05 	vmul.f64	d7, d7, d5
 80132ec:	ed8d 7b06 	vstr	d7, [sp, #24]
 80132f0:	2103      	movs	r1, #3
 80132f2:	ed30 7b02 	vldmdb	r0!, {d7}
 80132f6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80132fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80132fe:	460b      	mov	r3, r1
 8013300:	f101 31ff 	add.w	r1, r1, #4294967295	@ 0xffffffff
 8013304:	d0f5      	beq.n	80132f2 <__ieee754_rem_pio2+0x1ea>
 8013306:	4921      	ldr	r1, [pc, #132]	@ (801338c <__ieee754_rem_pio2+0x284>)
 8013308:	9101      	str	r1, [sp, #4]
 801330a:	2102      	movs	r1, #2
 801330c:	9100      	str	r1, [sp, #0]
 801330e:	a802      	add	r0, sp, #8
 8013310:	4621      	mov	r1, r4
 8013312:	f000 f8d9 	bl	80134c8 <__kernel_rem_pio2>
 8013316:	2d00      	cmp	r5, #0
 8013318:	f6bf af26 	bge.w	8013168 <__ieee754_rem_pio2+0x60>
 801331c:	ed94 7b00 	vldr	d7, [r4]
 8013320:	eeb1 7b47 	vneg.f64	d7, d7
 8013324:	ed84 7b00 	vstr	d7, [r4]
 8013328:	ed94 7b02 	vldr	d7, [r4, #8]
 801332c:	eeb1 7b47 	vneg.f64	d7, d7
 8013330:	ed84 7b02 	vstr	d7, [r4, #8]
 8013334:	e79a      	b.n	801326c <__ieee754_rem_pio2+0x164>
 8013336:	bf00      	nop
 8013338:	54400000 	.word	0x54400000
 801333c:	3ff921fb 	.word	0x3ff921fb
 8013340:	1a626331 	.word	0x1a626331
 8013344:	3dd0b461 	.word	0x3dd0b461
 8013348:	1a600000 	.word	0x1a600000
 801334c:	3dd0b461 	.word	0x3dd0b461
 8013350:	2e037073 	.word	0x2e037073
 8013354:	3ba3198a 	.word	0x3ba3198a
 8013358:	6dc9c883 	.word	0x6dc9c883
 801335c:	3fe45f30 	.word	0x3fe45f30
 8013360:	2e000000 	.word	0x2e000000
 8013364:	3ba3198a 	.word	0x3ba3198a
 8013368:	252049c1 	.word	0x252049c1
 801336c:	397b839a 	.word	0x397b839a
 8013370:	00000000 	.word	0x00000000
 8013374:	41700000 	.word	0x41700000
 8013378:	3fe921fb 	.word	0x3fe921fb
 801337c:	4002d97b 	.word	0x4002d97b
 8013380:	413921fb 	.word	0x413921fb
 8013384:	08015b90 	.word	0x08015b90
 8013388:	7fefffff 	.word	0x7fefffff
 801338c:	08015c10 	.word	0x08015c10

08013390 <hypot>:
 8013390:	b508      	push	{r3, lr}
 8013392:	ed2d 8b06 	vpush	{d8-d10}
 8013396:	eeb0 ab40 	vmov.f64	d10, d0
 801339a:	eeb0 9b41 	vmov.f64	d9, d1
 801339e:	f000 fc63 	bl	8013c68 <__ieee754_hypot>
 80133a2:	eeb0 8b40 	vmov.f64	d8, d0
 80133a6:	f000 fbd3 	bl	8013b50 <finite>
 80133aa:	b978      	cbnz	r0, 80133cc <hypot+0x3c>
 80133ac:	eeb0 0b4a 	vmov.f64	d0, d10
 80133b0:	f000 fbce 	bl	8013b50 <finite>
 80133b4:	b150      	cbz	r0, 80133cc <hypot+0x3c>
 80133b6:	eeb0 0b49 	vmov.f64	d0, d9
 80133ba:	f000 fbc9 	bl	8013b50 <finite>
 80133be:	b128      	cbz	r0, 80133cc <hypot+0x3c>
 80133c0:	f7fb fe70 	bl	800f0a4 <__errno>
 80133c4:	ed9f 8b04 	vldr	d8, [pc, #16]	@ 80133d8 <hypot+0x48>
 80133c8:	2322      	movs	r3, #34	@ 0x22
 80133ca:	6003      	str	r3, [r0, #0]
 80133cc:	eeb0 0b48 	vmov.f64	d0, d8
 80133d0:	ecbd 8b06 	vpop	{d8-d10}
 80133d4:	bd08      	pop	{r3, pc}
 80133d6:	bf00      	nop
 80133d8:	00000000 	.word	0x00000000
 80133dc:	7ff00000 	.word	0x7ff00000

080133e0 <with_errno>:
 80133e0:	b510      	push	{r4, lr}
 80133e2:	ed2d 8b02 	vpush	{d8}
 80133e6:	eeb0 8b40 	vmov.f64	d8, d0
 80133ea:	4604      	mov	r4, r0
 80133ec:	f7fb fe5a 	bl	800f0a4 <__errno>
 80133f0:	eeb0 0b48 	vmov.f64	d0, d8
 80133f4:	ecbd 8b02 	vpop	{d8}
 80133f8:	6004      	str	r4, [r0, #0]
 80133fa:	bd10      	pop	{r4, pc}

080133fc <xflow>:
 80133fc:	b082      	sub	sp, #8
 80133fe:	b158      	cbz	r0, 8013418 <xflow+0x1c>
 8013400:	eeb1 7b40 	vneg.f64	d7, d0
 8013404:	ed8d 7b00 	vstr	d7, [sp]
 8013408:	ed9d 7b00 	vldr	d7, [sp]
 801340c:	2022      	movs	r0, #34	@ 0x22
 801340e:	ee20 0b07 	vmul.f64	d0, d0, d7
 8013412:	b002      	add	sp, #8
 8013414:	f7ff bfe4 	b.w	80133e0 <with_errno>
 8013418:	eeb0 7b40 	vmov.f64	d7, d0
 801341c:	e7f2      	b.n	8013404 <xflow+0x8>
	...

08013420 <__math_uflow>:
 8013420:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8013428 <__math_uflow+0x8>
 8013424:	f7ff bfea 	b.w	80133fc <xflow>
 8013428:	00000000 	.word	0x00000000
 801342c:	10000000 	.word	0x10000000

08013430 <__math_oflow>:
 8013430:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8013438 <__math_oflow+0x8>
 8013434:	f7ff bfe2 	b.w	80133fc <xflow>
 8013438:	00000000 	.word	0x00000000
 801343c:	70000000 	.word	0x70000000

08013440 <__math_divzero>:
 8013440:	b082      	sub	sp, #8
 8013442:	2800      	cmp	r0, #0
 8013444:	eebf 6b00 	vmov.f64	d6, #240	@ 0xbf800000 -1.0
 8013448:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 801344c:	fe07 7b06 	vseleq.f64	d7, d7, d6
 8013450:	ed8d 7b00 	vstr	d7, [sp]
 8013454:	ed9d 0b00 	vldr	d0, [sp]
 8013458:	ed9f 7b03 	vldr	d7, [pc, #12]	@ 8013468 <__math_divzero+0x28>
 801345c:	2022      	movs	r0, #34	@ 0x22
 801345e:	ee80 0b07 	vdiv.f64	d0, d0, d7
 8013462:	b002      	add	sp, #8
 8013464:	f7ff bfbc 	b.w	80133e0 <with_errno>
	...

08013470 <__math_invalid>:
 8013470:	eeb0 7b40 	vmov.f64	d7, d0
 8013474:	eeb4 7b47 	vcmp.f64	d7, d7
 8013478:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801347c:	ee30 6b40 	vsub.f64	d6, d0, d0
 8013480:	ee86 0b06 	vdiv.f64	d0, d6, d6
 8013484:	d602      	bvs.n	801348c <__math_invalid+0x1c>
 8013486:	2021      	movs	r0, #33	@ 0x21
 8013488:	f7ff bfaa 	b.w	80133e0 <with_errno>
 801348c:	4770      	bx	lr

0801348e <__math_check_uflow>:
 801348e:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8013492:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013496:	d102      	bne.n	801349e <__math_check_uflow+0x10>
 8013498:	2022      	movs	r0, #34	@ 0x22
 801349a:	f7ff bfa1 	b.w	80133e0 <with_errno>
 801349e:	4770      	bx	lr

080134a0 <__math_check_oflow>:
 80134a0:	ed9f 6b07 	vldr	d6, [pc, #28]	@ 80134c0 <__math_check_oflow+0x20>
 80134a4:	eeb0 7bc0 	vabs.f64	d7, d0
 80134a8:	eeb4 7b46 	vcmp.f64	d7, d6
 80134ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80134b0:	dd02      	ble.n	80134b8 <__math_check_oflow+0x18>
 80134b2:	2022      	movs	r0, #34	@ 0x22
 80134b4:	f7ff bf94 	b.w	80133e0 <with_errno>
 80134b8:	4770      	bx	lr
 80134ba:	bf00      	nop
 80134bc:	f3af 8000 	nop.w
 80134c0:	ffffffff 	.word	0xffffffff
 80134c4:	7fefffff 	.word	0x7fefffff

080134c8 <__kernel_rem_pio2>:
 80134c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134cc:	ed2d 8b06 	vpush	{d8-d10}
 80134d0:	f5ad 7d13 	sub.w	sp, sp, #588	@ 0x24c
 80134d4:	469b      	mov	fp, r3
 80134d6:	9001      	str	r0, [sp, #4]
 80134d8:	4bbb      	ldr	r3, [pc, #748]	@ (80137c8 <__kernel_rem_pio2+0x300>)
 80134da:	98a2      	ldr	r0, [sp, #648]	@ 0x288
 80134dc:	f8dd 828c 	ldr.w	r8, [sp, #652]	@ 0x28c
 80134e0:	f853 9020 	ldr.w	r9, [r3, r0, lsl #2]
 80134e4:	f112 0f14 	cmn.w	r2, #20
 80134e8:	bfa8      	it	ge
 80134ea:	1ed3      	subge	r3, r2, #3
 80134ec:	f10b 3aff 	add.w	sl, fp, #4294967295	@ 0xffffffff
 80134f0:	bfb8      	it	lt
 80134f2:	2300      	movlt	r3, #0
 80134f4:	f06f 0517 	mvn.w	r5, #23
 80134f8:	ed9f 6bad 	vldr	d6, [pc, #692]	@ 80137b0 <__kernel_rem_pio2+0x2e8>
 80134fc:	bfa4      	itt	ge
 80134fe:	2018      	movge	r0, #24
 8013500:	fb93 f3f0 	sdivge	r3, r3, r0
 8013504:	fb03 5505 	mla	r5, r3, r5, r5
 8013508:	eba3 040a 	sub.w	r4, r3, sl
 801350c:	4415      	add	r5, r2
 801350e:	460f      	mov	r7, r1
 8013510:	eb09 060a 	add.w	r6, r9, sl
 8013514:	a81a      	add	r0, sp, #104	@ 0x68
 8013516:	eb08 0c84 	add.w	ip, r8, r4, lsl #2
 801351a:	2200      	movs	r2, #0
 801351c:	42b2      	cmp	r2, r6
 801351e:	dd0e      	ble.n	801353e <__kernel_rem_pio2+0x76>
 8013520:	aa1a      	add	r2, sp, #104	@ 0x68
 8013522:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 8013526:	f50d 7ed4 	add.w	lr, sp, #424	@ 0x1a8
 801352a:	2600      	movs	r6, #0
 801352c:	454e      	cmp	r6, r9
 801352e:	dc25      	bgt.n	801357c <__kernel_rem_pio2+0xb4>
 8013530:	ed9f 7b9f 	vldr	d7, [pc, #636]	@ 80137b0 <__kernel_rem_pio2+0x2e8>
 8013534:	f8dd c004 	ldr.w	ip, [sp, #4]
 8013538:	4614      	mov	r4, r2
 801353a:	2000      	movs	r0, #0
 801353c:	e015      	b.n	801356a <__kernel_rem_pio2+0xa2>
 801353e:	42d4      	cmn	r4, r2
 8013540:	d409      	bmi.n	8013556 <__kernel_rem_pio2+0x8e>
 8013542:	f85c 1022 	ldr.w	r1, [ip, r2, lsl #2]
 8013546:	ee07 1a90 	vmov	s15, r1
 801354a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801354e:	eca0 7b02 	vstmia	r0!, {d7}
 8013552:	3201      	adds	r2, #1
 8013554:	e7e2      	b.n	801351c <__kernel_rem_pio2+0x54>
 8013556:	eeb0 7b46 	vmov.f64	d7, d6
 801355a:	e7f8      	b.n	801354e <__kernel_rem_pio2+0x86>
 801355c:	ecbc 5b02 	vldmia	ip!, {d5}
 8013560:	ed94 6b00 	vldr	d6, [r4]
 8013564:	3001      	adds	r0, #1
 8013566:	eea5 7b06 	vfma.f64	d7, d5, d6
 801356a:	4550      	cmp	r0, sl
 801356c:	f1a4 0408 	sub.w	r4, r4, #8
 8013570:	ddf4      	ble.n	801355c <__kernel_rem_pio2+0x94>
 8013572:	ecae 7b02 	vstmia	lr!, {d7}
 8013576:	3601      	adds	r6, #1
 8013578:	3208      	adds	r2, #8
 801357a:	e7d7      	b.n	801352c <__kernel_rem_pio2+0x64>
 801357c:	aa06      	add	r2, sp, #24
 801357e:	ed9f 9b8e 	vldr	d9, [pc, #568]	@ 80137b8 <__kernel_rem_pio2+0x2f0>
 8013582:	ed9f ab8f 	vldr	d10, [pc, #572]	@ 80137c0 <__kernel_rem_pio2+0x2f8>
 8013586:	eb02 0289 	add.w	r2, r2, r9, lsl #2
 801358a:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 801358e:	9203      	str	r2, [sp, #12]
 8013590:	9302      	str	r3, [sp, #8]
 8013592:	464c      	mov	r4, r9
 8013594:	00e3      	lsls	r3, r4, #3
 8013596:	9304      	str	r3, [sp, #16]
 8013598:	ab92      	add	r3, sp, #584	@ 0x248
 801359a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801359e:	ed13 0b28 	vldr	d0, [r3, #-160]	@ 0xffffff60
 80135a2:	aa6a      	add	r2, sp, #424	@ 0x1a8
 80135a4:	ab06      	add	r3, sp, #24
 80135a6:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 80135aa:	461e      	mov	r6, r3
 80135ac:	4620      	mov	r0, r4
 80135ae:	2800      	cmp	r0, #0
 80135b0:	f1a2 0208 	sub.w	r2, r2, #8
 80135b4:	dc4a      	bgt.n	801364c <__kernel_rem_pio2+0x184>
 80135b6:	4628      	mov	r0, r5
 80135b8:	9305      	str	r3, [sp, #20]
 80135ba:	f000 fad5 	bl	8013b68 <scalbn>
 80135be:	eeb0 8b40 	vmov.f64	d8, d0
 80135c2:	eeb4 0b00 	vmov.f64	d0, #64	@ 0x3e000000  0.125
 80135c6:	ee28 0b00 	vmul.f64	d0, d8, d0
 80135ca:	f7ff fd25 	bl	8013018 <floor>
 80135ce:	eeb2 7b00 	vmov.f64	d7, #32	@ 0x41000000  8.0
 80135d2:	eea0 8b47 	vfms.f64	d8, d0, d7
 80135d6:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 80135da:	2d00      	cmp	r5, #0
 80135dc:	ee17 8a90 	vmov	r8, s15
 80135e0:	9b05      	ldr	r3, [sp, #20]
 80135e2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80135e6:	ee38 8b47 	vsub.f64	d8, d8, d7
 80135ea:	dd41      	ble.n	8013670 <__kernel_rem_pio2+0x1a8>
 80135ec:	1e60      	subs	r0, r4, #1
 80135ee:	aa06      	add	r2, sp, #24
 80135f0:	f1c5 0c18 	rsb	ip, r5, #24
 80135f4:	f852 6020 	ldr.w	r6, [r2, r0, lsl #2]
 80135f8:	fa46 f20c 	asr.w	r2, r6, ip
 80135fc:	4490      	add	r8, r2
 80135fe:	fa02 f20c 	lsl.w	r2, r2, ip
 8013602:	1ab6      	subs	r6, r6, r2
 8013604:	aa06      	add	r2, sp, #24
 8013606:	f842 6020 	str.w	r6, [r2, r0, lsl #2]
 801360a:	f1c5 0217 	rsb	r2, r5, #23
 801360e:	4116      	asrs	r6, r2
 8013610:	2e00      	cmp	r6, #0
 8013612:	dd3c      	ble.n	801368e <__kernel_rem_pio2+0x1c6>
 8013614:	f04f 0c00 	mov.w	ip, #0
 8013618:	f108 0801 	add.w	r8, r8, #1
 801361c:	4660      	mov	r0, ip
 801361e:	f06f 4e7f 	mvn.w	lr, #4278190080	@ 0xff000000
 8013622:	4564      	cmp	r4, ip
 8013624:	dc66      	bgt.n	80136f4 <__kernel_rem_pio2+0x22c>
 8013626:	2d00      	cmp	r5, #0
 8013628:	dd03      	ble.n	8013632 <__kernel_rem_pio2+0x16a>
 801362a:	2d01      	cmp	r5, #1
 801362c:	d072      	beq.n	8013714 <__kernel_rem_pio2+0x24c>
 801362e:	2d02      	cmp	r5, #2
 8013630:	d07a      	beq.n	8013728 <__kernel_rem_pio2+0x260>
 8013632:	2e02      	cmp	r6, #2
 8013634:	d12b      	bne.n	801368e <__kernel_rem_pio2+0x1c6>
 8013636:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 801363a:	ee30 8b48 	vsub.f64	d8, d0, d8
 801363e:	b330      	cbz	r0, 801368e <__kernel_rem_pio2+0x1c6>
 8013640:	4628      	mov	r0, r5
 8013642:	f000 fa91 	bl	8013b68 <scalbn>
 8013646:	ee38 8b40 	vsub.f64	d8, d8, d0
 801364a:	e020      	b.n	801368e <__kernel_rem_pio2+0x1c6>
 801364c:	ee20 7b09 	vmul.f64	d7, d0, d9
 8013650:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8013654:	3801      	subs	r0, #1
 8013656:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 801365a:	eea7 0b4a 	vfms.f64	d0, d7, d10
 801365e:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8013662:	eca6 0a01 	vstmia	r6!, {s0}
 8013666:	ed92 0b00 	vldr	d0, [r2]
 801366a:	ee37 0b00 	vadd.f64	d0, d7, d0
 801366e:	e79e      	b.n	80135ae <__kernel_rem_pio2+0xe6>
 8013670:	d105      	bne.n	801367e <__kernel_rem_pio2+0x1b6>
 8013672:	1e62      	subs	r2, r4, #1
 8013674:	a906      	add	r1, sp, #24
 8013676:	f851 6022 	ldr.w	r6, [r1, r2, lsl #2]
 801367a:	15f6      	asrs	r6, r6, #23
 801367c:	e7c8      	b.n	8013610 <__kernel_rem_pio2+0x148>
 801367e:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 8013682:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8013686:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801368a:	da31      	bge.n	80136f0 <__kernel_rem_pio2+0x228>
 801368c:	2600      	movs	r6, #0
 801368e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8013692:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013696:	f040 809b 	bne.w	80137d0 <__kernel_rem_pio2+0x308>
 801369a:	1e62      	subs	r2, r4, #1
 801369c:	2000      	movs	r0, #0
 801369e:	454a      	cmp	r2, r9
 80136a0:	da49      	bge.n	8013736 <__kernel_rem_pio2+0x26e>
 80136a2:	2800      	cmp	r0, #0
 80136a4:	d062      	beq.n	801376c <__kernel_rem_pio2+0x2a4>
 80136a6:	3c01      	subs	r4, #1
 80136a8:	ab06      	add	r3, sp, #24
 80136aa:	3d18      	subs	r5, #24
 80136ac:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80136b0:	2b00      	cmp	r3, #0
 80136b2:	d0f8      	beq.n	80136a6 <__kernel_rem_pio2+0x1de>
 80136b4:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 80136b8:	4628      	mov	r0, r5
 80136ba:	f000 fa55 	bl	8013b68 <scalbn>
 80136be:	ed9f 6b3e 	vldr	d6, [pc, #248]	@ 80137b8 <__kernel_rem_pio2+0x2f0>
 80136c2:	1c62      	adds	r2, r4, #1
 80136c4:	a96a      	add	r1, sp, #424	@ 0x1a8
 80136c6:	00d3      	lsls	r3, r2, #3
 80136c8:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 80136cc:	4622      	mov	r2, r4
 80136ce:	2a00      	cmp	r2, #0
 80136d0:	f280 80a8 	bge.w	8013824 <__kernel_rem_pio2+0x35c>
 80136d4:	4622      	mov	r2, r4
 80136d6:	2a00      	cmp	r2, #0
 80136d8:	f2c0 80c6 	blt.w	8013868 <__kernel_rem_pio2+0x3a0>
 80136dc:	a96a      	add	r1, sp, #424	@ 0x1a8
 80136de:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 80136e2:	ed9f 7b33 	vldr	d7, [pc, #204]	@ 80137b0 <__kernel_rem_pio2+0x2e8>
 80136e6:	f8df c0e4 	ldr.w	ip, [pc, #228]	@ 80137cc <__kernel_rem_pio2+0x304>
 80136ea:	2000      	movs	r0, #0
 80136ec:	1aa1      	subs	r1, r4, r2
 80136ee:	e0b0      	b.n	8013852 <__kernel_rem_pio2+0x38a>
 80136f0:	2602      	movs	r6, #2
 80136f2:	e78f      	b.n	8013614 <__kernel_rem_pio2+0x14c>
 80136f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80136f8:	b948      	cbnz	r0, 801370e <__kernel_rem_pio2+0x246>
 80136fa:	b122      	cbz	r2, 8013706 <__kernel_rem_pio2+0x23e>
 80136fc:	f1c2 7280 	rsb	r2, r2, #16777216	@ 0x1000000
 8013700:	f843 2c04 	str.w	r2, [r3, #-4]
 8013704:	2201      	movs	r2, #1
 8013706:	f10c 0c01 	add.w	ip, ip, #1
 801370a:	4610      	mov	r0, r2
 801370c:	e789      	b.n	8013622 <__kernel_rem_pio2+0x15a>
 801370e:	ebae 0202 	sub.w	r2, lr, r2
 8013712:	e7f5      	b.n	8013700 <__kernel_rem_pio2+0x238>
 8013714:	1e62      	subs	r2, r4, #1
 8013716:	ab06      	add	r3, sp, #24
 8013718:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801371c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8013720:	a906      	add	r1, sp, #24
 8013722:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8013726:	e784      	b.n	8013632 <__kernel_rem_pio2+0x16a>
 8013728:	1e62      	subs	r2, r4, #1
 801372a:	ab06      	add	r3, sp, #24
 801372c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013730:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8013734:	e7f4      	b.n	8013720 <__kernel_rem_pio2+0x258>
 8013736:	ab06      	add	r3, sp, #24
 8013738:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801373c:	3a01      	subs	r2, #1
 801373e:	4318      	orrs	r0, r3
 8013740:	e7ad      	b.n	801369e <__kernel_rem_pio2+0x1d6>
 8013742:	3301      	adds	r3, #1
 8013744:	f852 0d04 	ldr.w	r0, [r2, #-4]!
 8013748:	2800      	cmp	r0, #0
 801374a:	d0fa      	beq.n	8013742 <__kernel_rem_pio2+0x27a>
 801374c:	9a04      	ldr	r2, [sp, #16]
 801374e:	f502 7212 	add.w	r2, r2, #584	@ 0x248
 8013752:	446a      	add	r2, sp
 8013754:	eb04 000b 	add.w	r0, r4, fp
 8013758:	a91a      	add	r1, sp, #104	@ 0x68
 801375a:	1c66      	adds	r6, r4, #1
 801375c:	3a98      	subs	r2, #152	@ 0x98
 801375e:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 8013762:	4423      	add	r3, r4
 8013764:	42b3      	cmp	r3, r6
 8013766:	da04      	bge.n	8013772 <__kernel_rem_pio2+0x2aa>
 8013768:	461c      	mov	r4, r3
 801376a:	e713      	b.n	8013594 <__kernel_rem_pio2+0xcc>
 801376c:	9a03      	ldr	r2, [sp, #12]
 801376e:	2301      	movs	r3, #1
 8013770:	e7e8      	b.n	8013744 <__kernel_rem_pio2+0x27c>
 8013772:	9902      	ldr	r1, [sp, #8]
 8013774:	f8dd c004 	ldr.w	ip, [sp, #4]
 8013778:	f851 1026 	ldr.w	r1, [r1, r6, lsl #2]
 801377c:	9104      	str	r1, [sp, #16]
 801377e:	ee07 1a90 	vmov	s15, r1
 8013782:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8013786:	2400      	movs	r4, #0
 8013788:	eca0 7b02 	vstmia	r0!, {d7}
 801378c:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 80137b0 <__kernel_rem_pio2+0x2e8>
 8013790:	4686      	mov	lr, r0
 8013792:	4554      	cmp	r4, sl
 8013794:	dd03      	ble.n	801379e <__kernel_rem_pio2+0x2d6>
 8013796:	eca2 7b02 	vstmia	r2!, {d7}
 801379a:	3601      	adds	r6, #1
 801379c:	e7e2      	b.n	8013764 <__kernel_rem_pio2+0x29c>
 801379e:	ecbc 5b02 	vldmia	ip!, {d5}
 80137a2:	ed3e 6b02 	vldmdb	lr!, {d6}
 80137a6:	3401      	adds	r4, #1
 80137a8:	eea5 7b06 	vfma.f64	d7, d5, d6
 80137ac:	e7f1      	b.n	8013792 <__kernel_rem_pio2+0x2ca>
 80137ae:	bf00      	nop
	...
 80137bc:	3e700000 	.word	0x3e700000
 80137c0:	00000000 	.word	0x00000000
 80137c4:	41700000 	.word	0x41700000
 80137c8:	080165c8 	.word	0x080165c8
 80137cc:	08016588 	.word	0x08016588
 80137d0:	4268      	negs	r0, r5
 80137d2:	eeb0 0b48 	vmov.f64	d0, d8
 80137d6:	f000 f9c7 	bl	8013b68 <scalbn>
 80137da:	ed9f 6b73 	vldr	d6, [pc, #460]	@ 80139a8 <__kernel_rem_pio2+0x4e0>
 80137de:	eeb4 0bc6 	vcmpe.f64	d0, d6
 80137e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80137e6:	db17      	blt.n	8013818 <__kernel_rem_pio2+0x350>
 80137e8:	ed9f 7b71 	vldr	d7, [pc, #452]	@ 80139b0 <__kernel_rem_pio2+0x4e8>
 80137ec:	ee20 7b07 	vmul.f64	d7, d0, d7
 80137f0:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 80137f4:	aa06      	add	r2, sp, #24
 80137f6:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 80137fa:	eea5 0b46 	vfms.f64	d0, d5, d6
 80137fe:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8013802:	3518      	adds	r5, #24
 8013804:	ee10 3a10 	vmov	r3, s0
 8013808:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 801380c:	ee17 3a10 	vmov	r3, s14
 8013810:	3401      	adds	r4, #1
 8013812:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8013816:	e74d      	b.n	80136b4 <__kernel_rem_pio2+0x1ec>
 8013818:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 801381c:	aa06      	add	r2, sp, #24
 801381e:	ee10 3a10 	vmov	r3, s0
 8013822:	e7f6      	b.n	8013812 <__kernel_rem_pio2+0x34a>
 8013824:	a806      	add	r0, sp, #24
 8013826:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 801382a:	9001      	str	r0, [sp, #4]
 801382c:	ee07 0a90 	vmov	s15, r0
 8013830:	3a01      	subs	r2, #1
 8013832:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8013836:	ee27 7b00 	vmul.f64	d7, d7, d0
 801383a:	ee20 0b06 	vmul.f64	d0, d0, d6
 801383e:	ed21 7b02 	vstmdb	r1!, {d7}
 8013842:	e744      	b.n	80136ce <__kernel_rem_pio2+0x206>
 8013844:	ecbc 5b02 	vldmia	ip!, {d5}
 8013848:	ecb5 6b02 	vldmia	r5!, {d6}
 801384c:	3001      	adds	r0, #1
 801384e:	eea5 7b06 	vfma.f64	d7, d5, d6
 8013852:	4548      	cmp	r0, r9
 8013854:	dc01      	bgt.n	801385a <__kernel_rem_pio2+0x392>
 8013856:	4281      	cmp	r1, r0
 8013858:	daf4      	bge.n	8013844 <__kernel_rem_pio2+0x37c>
 801385a:	a842      	add	r0, sp, #264	@ 0x108
 801385c:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 8013860:	ed81 7b00 	vstr	d7, [r1]
 8013864:	3a01      	subs	r2, #1
 8013866:	e736      	b.n	80136d6 <__kernel_rem_pio2+0x20e>
 8013868:	9aa2      	ldr	r2, [sp, #648]	@ 0x288
 801386a:	2a02      	cmp	r2, #2
 801386c:	dc0a      	bgt.n	8013884 <__kernel_rem_pio2+0x3bc>
 801386e:	2a00      	cmp	r2, #0
 8013870:	dc2d      	bgt.n	80138ce <__kernel_rem_pio2+0x406>
 8013872:	d046      	beq.n	8013902 <__kernel_rem_pio2+0x43a>
 8013874:	f008 0007 	and.w	r0, r8, #7
 8013878:	f50d 7d13 	add.w	sp, sp, #588	@ 0x24c
 801387c:	ecbd 8b06 	vpop	{d8-d10}
 8013880:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013884:	9aa2      	ldr	r2, [sp, #648]	@ 0x288
 8013886:	2a03      	cmp	r2, #3
 8013888:	d1f4      	bne.n	8013874 <__kernel_rem_pio2+0x3ac>
 801388a:	a942      	add	r1, sp, #264	@ 0x108
 801388c:	f1a3 0208 	sub.w	r2, r3, #8
 8013890:	440a      	add	r2, r1
 8013892:	4611      	mov	r1, r2
 8013894:	4620      	mov	r0, r4
 8013896:	2800      	cmp	r0, #0
 8013898:	f1a1 0108 	sub.w	r1, r1, #8
 801389c:	dc52      	bgt.n	8013944 <__kernel_rem_pio2+0x47c>
 801389e:	4621      	mov	r1, r4
 80138a0:	2901      	cmp	r1, #1
 80138a2:	f1a2 0208 	sub.w	r2, r2, #8
 80138a6:	dc5d      	bgt.n	8013964 <__kernel_rem_pio2+0x49c>
 80138a8:	ed9f 7b43 	vldr	d7, [pc, #268]	@ 80139b8 <__kernel_rem_pio2+0x4f0>
 80138ac:	aa42      	add	r2, sp, #264	@ 0x108
 80138ae:	4413      	add	r3, r2
 80138b0:	2c01      	cmp	r4, #1
 80138b2:	dc67      	bgt.n	8013984 <__kernel_rem_pio2+0x4bc>
 80138b4:	ed9d 5b42 	vldr	d5, [sp, #264]	@ 0x108
 80138b8:	ed9d 6b44 	vldr	d6, [sp, #272]	@ 0x110
 80138bc:	2e00      	cmp	r6, #0
 80138be:	d167      	bne.n	8013990 <__kernel_rem_pio2+0x4c8>
 80138c0:	ed87 5b00 	vstr	d5, [r7]
 80138c4:	ed87 6b02 	vstr	d6, [r7, #8]
 80138c8:	ed87 7b04 	vstr	d7, [r7, #16]
 80138cc:	e7d2      	b.n	8013874 <__kernel_rem_pio2+0x3ac>
 80138ce:	ed9f 6b3a 	vldr	d6, [pc, #232]	@ 80139b8 <__kernel_rem_pio2+0x4f0>
 80138d2:	aa42      	add	r2, sp, #264	@ 0x108
 80138d4:	4413      	add	r3, r2
 80138d6:	4622      	mov	r2, r4
 80138d8:	2a00      	cmp	r2, #0
 80138da:	da24      	bge.n	8013926 <__kernel_rem_pio2+0x45e>
 80138dc:	b34e      	cbz	r6, 8013932 <__kernel_rem_pio2+0x46a>
 80138de:	eeb1 7b46 	vneg.f64	d7, d6
 80138e2:	ed87 7b00 	vstr	d7, [r7]
 80138e6:	ed9d 7b42 	vldr	d7, [sp, #264]	@ 0x108
 80138ea:	aa44      	add	r2, sp, #272	@ 0x110
 80138ec:	2301      	movs	r3, #1
 80138ee:	ee37 7b46 	vsub.f64	d7, d7, d6
 80138f2:	429c      	cmp	r4, r3
 80138f4:	da20      	bge.n	8013938 <__kernel_rem_pio2+0x470>
 80138f6:	b10e      	cbz	r6, 80138fc <__kernel_rem_pio2+0x434>
 80138f8:	eeb1 7b47 	vneg.f64	d7, d7
 80138fc:	ed87 7b02 	vstr	d7, [r7, #8]
 8013900:	e7b8      	b.n	8013874 <__kernel_rem_pio2+0x3ac>
 8013902:	ed9f 7b2d 	vldr	d7, [pc, #180]	@ 80139b8 <__kernel_rem_pio2+0x4f0>
 8013906:	aa42      	add	r2, sp, #264	@ 0x108
 8013908:	4413      	add	r3, r2
 801390a:	2c00      	cmp	r4, #0
 801390c:	da05      	bge.n	801391a <__kernel_rem_pio2+0x452>
 801390e:	b10e      	cbz	r6, 8013914 <__kernel_rem_pio2+0x44c>
 8013910:	eeb1 7b47 	vneg.f64	d7, d7
 8013914:	ed87 7b00 	vstr	d7, [r7]
 8013918:	e7ac      	b.n	8013874 <__kernel_rem_pio2+0x3ac>
 801391a:	ed33 6b02 	vldmdb	r3!, {d6}
 801391e:	3c01      	subs	r4, #1
 8013920:	ee37 7b06 	vadd.f64	d7, d7, d6
 8013924:	e7f1      	b.n	801390a <__kernel_rem_pio2+0x442>
 8013926:	ed33 7b02 	vldmdb	r3!, {d7}
 801392a:	3a01      	subs	r2, #1
 801392c:	ee36 6b07 	vadd.f64	d6, d6, d7
 8013930:	e7d2      	b.n	80138d8 <__kernel_rem_pio2+0x410>
 8013932:	eeb0 7b46 	vmov.f64	d7, d6
 8013936:	e7d4      	b.n	80138e2 <__kernel_rem_pio2+0x41a>
 8013938:	ecb2 6b02 	vldmia	r2!, {d6}
 801393c:	3301      	adds	r3, #1
 801393e:	ee37 7b06 	vadd.f64	d7, d7, d6
 8013942:	e7d6      	b.n	80138f2 <__kernel_rem_pio2+0x42a>
 8013944:	ed91 7b00 	vldr	d7, [r1]
 8013948:	ed91 5b02 	vldr	d5, [r1, #8]
 801394c:	3801      	subs	r0, #1
 801394e:	ee37 6b05 	vadd.f64	d6, d7, d5
 8013952:	ee37 7b46 	vsub.f64	d7, d7, d6
 8013956:	ed81 6b00 	vstr	d6, [r1]
 801395a:	ee37 7b05 	vadd.f64	d7, d7, d5
 801395e:	ed81 7b02 	vstr	d7, [r1, #8]
 8013962:	e798      	b.n	8013896 <__kernel_rem_pio2+0x3ce>
 8013964:	ed92 7b00 	vldr	d7, [r2]
 8013968:	ed92 5b02 	vldr	d5, [r2, #8]
 801396c:	3901      	subs	r1, #1
 801396e:	ee37 6b05 	vadd.f64	d6, d7, d5
 8013972:	ee37 7b46 	vsub.f64	d7, d7, d6
 8013976:	ed82 6b00 	vstr	d6, [r2]
 801397a:	ee37 7b05 	vadd.f64	d7, d7, d5
 801397e:	ed82 7b02 	vstr	d7, [r2, #8]
 8013982:	e78d      	b.n	80138a0 <__kernel_rem_pio2+0x3d8>
 8013984:	ed33 6b02 	vldmdb	r3!, {d6}
 8013988:	3c01      	subs	r4, #1
 801398a:	ee37 7b06 	vadd.f64	d7, d7, d6
 801398e:	e78f      	b.n	80138b0 <__kernel_rem_pio2+0x3e8>
 8013990:	eeb1 5b45 	vneg.f64	d5, d5
 8013994:	eeb1 6b46 	vneg.f64	d6, d6
 8013998:	ed87 5b00 	vstr	d5, [r7]
 801399c:	eeb1 7b47 	vneg.f64	d7, d7
 80139a0:	ed87 6b02 	vstr	d6, [r7, #8]
 80139a4:	e790      	b.n	80138c8 <__kernel_rem_pio2+0x400>
 80139a6:	bf00      	nop
 80139a8:	00000000 	.word	0x00000000
 80139ac:	41700000 	.word	0x41700000
 80139b0:	00000000 	.word	0x00000000
 80139b4:	3e700000 	.word	0x3e700000
	...

080139c0 <__kernel_cos>:
 80139c0:	eeb0 5b40 	vmov.f64	d5, d0
 80139c4:	ee15 1a90 	vmov	r1, s11
 80139c8:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 80139cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80139d0:	f1b1 5f79 	cmp.w	r1, #1044381696	@ 0x3e400000
 80139d4:	d204      	bcs.n	80139e0 <__kernel_cos+0x20>
 80139d6:	eefd 7bc5 	vcvt.s32.f64	s15, d5
 80139da:	ee17 3a90 	vmov	r3, s15
 80139de:	b343      	cbz	r3, 8013a32 <__kernel_cos+0x72>
 80139e0:	ee25 6b05 	vmul.f64	d6, d5, d5
 80139e4:	ee21 1b45 	vnmul.f64	d1, d1, d5
 80139e8:	ed9f 7b1b 	vldr	d7, [pc, #108]	@ 8013a58 <__kernel_cos+0x98>
 80139ec:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 8013a60 <__kernel_cos+0xa0>
 80139f0:	eea6 4b07 	vfma.f64	d4, d6, d7
 80139f4:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 8013a68 <__kernel_cos+0xa8>
 80139f8:	eea4 7b06 	vfma.f64	d7, d4, d6
 80139fc:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 8013a70 <__kernel_cos+0xb0>
 8013a00:	eea7 4b06 	vfma.f64	d4, d7, d6
 8013a04:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 8013a78 <__kernel_cos+0xb8>
 8013a08:	4b1f      	ldr	r3, [pc, #124]	@ (8013a88 <__kernel_cos+0xc8>)
 8013a0a:	eea4 7b06 	vfma.f64	d7, d4, d6
 8013a0e:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 8013a80 <__kernel_cos+0xc0>
 8013a12:	4299      	cmp	r1, r3
 8013a14:	eea7 4b06 	vfma.f64	d4, d7, d6
 8013a18:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 8013a1c:	ee24 4b06 	vmul.f64	d4, d4, d6
 8013a20:	ee26 7b07 	vmul.f64	d7, d6, d7
 8013a24:	eea6 1b04 	vfma.f64	d1, d6, d4
 8013a28:	d804      	bhi.n	8013a34 <__kernel_cos+0x74>
 8013a2a:	ee37 7b41 	vsub.f64	d7, d7, d1
 8013a2e:	ee30 0b47 	vsub.f64	d0, d0, d7
 8013a32:	4770      	bx	lr
 8013a34:	4b15      	ldr	r3, [pc, #84]	@ (8013a8c <__kernel_cos+0xcc>)
 8013a36:	4299      	cmp	r1, r3
 8013a38:	d809      	bhi.n	8013a4e <__kernel_cos+0x8e>
 8013a3a:	2200      	movs	r2, #0
 8013a3c:	f5a1 1300 	sub.w	r3, r1, #2097152	@ 0x200000
 8013a40:	ec43 2b16 	vmov	d6, r2, r3
 8013a44:	ee30 0b46 	vsub.f64	d0, d0, d6
 8013a48:	ee37 7b46 	vsub.f64	d7, d7, d6
 8013a4c:	e7ed      	b.n	8013a2a <__kernel_cos+0x6a>
 8013a4e:	eeb5 6b02 	vmov.f64	d6, #82	@ 0x3e900000  0.2812500
 8013a52:	e7f7      	b.n	8013a44 <__kernel_cos+0x84>
 8013a54:	f3af 8000 	nop.w
 8013a58:	be8838d4 	.word	0xbe8838d4
 8013a5c:	bda8fae9 	.word	0xbda8fae9
 8013a60:	bdb4b1c4 	.word	0xbdb4b1c4
 8013a64:	3e21ee9e 	.word	0x3e21ee9e
 8013a68:	809c52ad 	.word	0x809c52ad
 8013a6c:	be927e4f 	.word	0xbe927e4f
 8013a70:	19cb1590 	.word	0x19cb1590
 8013a74:	3efa01a0 	.word	0x3efa01a0
 8013a78:	16c15177 	.word	0x16c15177
 8013a7c:	bf56c16c 	.word	0xbf56c16c
 8013a80:	5555554c 	.word	0x5555554c
 8013a84:	3fa55555 	.word	0x3fa55555
 8013a88:	3fd33332 	.word	0x3fd33332
 8013a8c:	3fe90000 	.word	0x3fe90000

08013a90 <__kernel_sin>:
 8013a90:	ee10 3a90 	vmov	r3, s1
 8013a94:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013a98:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8013a9c:	d204      	bcs.n	8013aa8 <__kernel_sin+0x18>
 8013a9e:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 8013aa2:	ee17 3a90 	vmov	r3, s15
 8013aa6:	b35b      	cbz	r3, 8013b00 <__kernel_sin+0x70>
 8013aa8:	ee20 6b00 	vmul.f64	d6, d0, d0
 8013aac:	ee20 5b06 	vmul.f64	d5, d0, d6
 8013ab0:	ed9f 7b15 	vldr	d7, [pc, #84]	@ 8013b08 <__kernel_sin+0x78>
 8013ab4:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 8013b10 <__kernel_sin+0x80>
 8013ab8:	eea6 4b07 	vfma.f64	d4, d6, d7
 8013abc:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 8013b18 <__kernel_sin+0x88>
 8013ac0:	eea4 7b06 	vfma.f64	d7, d4, d6
 8013ac4:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 8013b20 <__kernel_sin+0x90>
 8013ac8:	eea7 4b06 	vfma.f64	d4, d7, d6
 8013acc:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 8013b28 <__kernel_sin+0x98>
 8013ad0:	eea4 7b06 	vfma.f64	d7, d4, d6
 8013ad4:	b930      	cbnz	r0, 8013ae4 <__kernel_sin+0x54>
 8013ad6:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 8013b30 <__kernel_sin+0xa0>
 8013ada:	eea6 4b07 	vfma.f64	d4, d6, d7
 8013ade:	eea4 0b05 	vfma.f64	d0, d4, d5
 8013ae2:	4770      	bx	lr
 8013ae4:	ee27 7b45 	vnmul.f64	d7, d7, d5
 8013ae8:	eeb6 4b00 	vmov.f64	d4, #96	@ 0x3f000000  0.5
 8013aec:	eea1 7b04 	vfma.f64	d7, d1, d4
 8013af0:	ee97 1b06 	vfnms.f64	d1, d7, d6
 8013af4:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8013b38 <__kernel_sin+0xa8>
 8013af8:	eea5 1b07 	vfma.f64	d1, d5, d7
 8013afc:	ee30 0b41 	vsub.f64	d0, d0, d1
 8013b00:	4770      	bx	lr
 8013b02:	bf00      	nop
 8013b04:	f3af 8000 	nop.w
 8013b08:	5acfd57c 	.word	0x5acfd57c
 8013b0c:	3de5d93a 	.word	0x3de5d93a
 8013b10:	8a2b9ceb 	.word	0x8a2b9ceb
 8013b14:	be5ae5e6 	.word	0xbe5ae5e6
 8013b18:	57b1fe7d 	.word	0x57b1fe7d
 8013b1c:	3ec71de3 	.word	0x3ec71de3
 8013b20:	19c161d5 	.word	0x19c161d5
 8013b24:	bf2a01a0 	.word	0xbf2a01a0
 8013b28:	1110f8a6 	.word	0x1110f8a6
 8013b2c:	3f811111 	.word	0x3f811111
 8013b30:	55555549 	.word	0x55555549
 8013b34:	bfc55555 	.word	0xbfc55555
 8013b38:	55555549 	.word	0x55555549
 8013b3c:	3fc55555 	.word	0x3fc55555

08013b40 <fabs>:
 8013b40:	ec51 0b10 	vmov	r0, r1, d0
 8013b44:	4602      	mov	r2, r0
 8013b46:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8013b4a:	ec43 2b10 	vmov	d0, r2, r3
 8013b4e:	4770      	bx	lr

08013b50 <finite>:
 8013b50:	b082      	sub	sp, #8
 8013b52:	ed8d 0b00 	vstr	d0, [sp]
 8013b56:	9801      	ldr	r0, [sp, #4]
 8013b58:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8013b5c:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8013b60:	0fc0      	lsrs	r0, r0, #31
 8013b62:	b002      	add	sp, #8
 8013b64:	4770      	bx	lr
	...

08013b68 <scalbn>:
 8013b68:	ee10 1a90 	vmov	r1, s1
 8013b6c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8013b70:	b98b      	cbnz	r3, 8013b96 <scalbn+0x2e>
 8013b72:	ee10 3a10 	vmov	r3, s0
 8013b76:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8013b7a:	4319      	orrs	r1, r3
 8013b7c:	d00a      	beq.n	8013b94 <scalbn+0x2c>
 8013b7e:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 8013c30 <scalbn+0xc8>
 8013b82:	4b37      	ldr	r3, [pc, #220]	@ (8013c60 <scalbn+0xf8>)
 8013b84:	ee20 0b07 	vmul.f64	d0, d0, d7
 8013b88:	4298      	cmp	r0, r3
 8013b8a:	da0b      	bge.n	8013ba4 <scalbn+0x3c>
 8013b8c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8013c38 <scalbn+0xd0>
 8013b90:	ee20 0b07 	vmul.f64	d0, d0, d7
 8013b94:	4770      	bx	lr
 8013b96:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8013b9a:	4293      	cmp	r3, r2
 8013b9c:	d107      	bne.n	8013bae <scalbn+0x46>
 8013b9e:	ee30 0b00 	vadd.f64	d0, d0, d0
 8013ba2:	4770      	bx	lr
 8013ba4:	ee10 1a90 	vmov	r1, s1
 8013ba8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8013bac:	3b36      	subs	r3, #54	@ 0x36
 8013bae:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8013bb2:	4290      	cmp	r0, r2
 8013bb4:	dd0d      	ble.n	8013bd2 <scalbn+0x6a>
 8013bb6:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 8013c40 <scalbn+0xd8>
 8013bba:	ee10 3a90 	vmov	r3, s1
 8013bbe:	eeb0 6b47 	vmov.f64	d6, d7
 8013bc2:	ed9f 5b21 	vldr	d5, [pc, #132]	@ 8013c48 <scalbn+0xe0>
 8013bc6:	2b00      	cmp	r3, #0
 8013bc8:	fe27 7b05 	vselge.f64	d7, d7, d5
 8013bcc:	ee27 0b06 	vmul.f64	d0, d7, d6
 8013bd0:	4770      	bx	lr
 8013bd2:	4418      	add	r0, r3
 8013bd4:	f240 73fe 	movw	r3, #2046	@ 0x7fe
 8013bd8:	4298      	cmp	r0, r3
 8013bda:	dcec      	bgt.n	8013bb6 <scalbn+0x4e>
 8013bdc:	2800      	cmp	r0, #0
 8013bde:	dd0a      	ble.n	8013bf6 <scalbn+0x8e>
 8013be0:	f021 41ff 	bic.w	r1, r1, #2139095040	@ 0x7f800000
 8013be4:	ec53 2b10 	vmov	r2, r3, d0
 8013be8:	f421 01e0 	bic.w	r1, r1, #7340032	@ 0x700000
 8013bec:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 8013bf0:	ec43 2b10 	vmov	d0, r2, r3
 8013bf4:	4770      	bx	lr
 8013bf6:	f110 0f35 	cmn.w	r0, #53	@ 0x35
 8013bfa:	da09      	bge.n	8013c10 <scalbn+0xa8>
 8013bfc:	ed9f 7b0e 	vldr	d7, [pc, #56]	@ 8013c38 <scalbn+0xd0>
 8013c00:	ee10 3a90 	vmov	r3, s1
 8013c04:	eeb0 6b47 	vmov.f64	d6, d7
 8013c08:	ed9f 5b11 	vldr	d5, [pc, #68]	@ 8013c50 <scalbn+0xe8>
 8013c0c:	2b00      	cmp	r3, #0
 8013c0e:	e7db      	b.n	8013bc8 <scalbn+0x60>
 8013c10:	f021 41ff 	bic.w	r1, r1, #2139095040	@ 0x7f800000
 8013c14:	ec53 2b10 	vmov	r2, r3, d0
 8013c18:	3036      	adds	r0, #54	@ 0x36
 8013c1a:	f421 01e0 	bic.w	r1, r1, #7340032	@ 0x700000
 8013c1e:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 8013c22:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 8013c58 <scalbn+0xf0>
 8013c26:	ec43 2b10 	vmov	d0, r2, r3
 8013c2a:	e7b1      	b.n	8013b90 <scalbn+0x28>
 8013c2c:	f3af 8000 	nop.w
 8013c30:	00000000 	.word	0x00000000
 8013c34:	43500000 	.word	0x43500000
 8013c38:	c2f8f359 	.word	0xc2f8f359
 8013c3c:	01a56e1f 	.word	0x01a56e1f
 8013c40:	8800759c 	.word	0x8800759c
 8013c44:	7e37e43c 	.word	0x7e37e43c
 8013c48:	8800759c 	.word	0x8800759c
 8013c4c:	fe37e43c 	.word	0xfe37e43c
 8013c50:	c2f8f359 	.word	0xc2f8f359
 8013c54:	81a56e1f 	.word	0x81a56e1f
 8013c58:	00000000 	.word	0x00000000
 8013c5c:	3c900000 	.word	0x3c900000
 8013c60:	ffff3cb0 	.word	0xffff3cb0
 8013c64:	00000000 	.word	0x00000000

08013c68 <__ieee754_hypot>:
 8013c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013c6a:	ec51 0b10 	vmov	r0, r1, d0
 8013c6e:	ec53 2b11 	vmov	r2, r3, d1
 8013c72:	f021 4500 	bic.w	r5, r1, #2147483648	@ 0x80000000
 8013c76:	f023 4400 	bic.w	r4, r3, #2147483648	@ 0x80000000
 8013c7a:	42a5      	cmp	r5, r4
 8013c7c:	da05      	bge.n	8013c8a <__ieee754_hypot+0x22>
 8013c7e:	462e      	mov	r6, r5
 8013c80:	4625      	mov	r5, r4
 8013c82:	4634      	mov	r4, r6
 8013c84:	4606      	mov	r6, r0
 8013c86:	4610      	mov	r0, r2
 8013c88:	4632      	mov	r2, r6
 8013c8a:	4623      	mov	r3, r4
 8013c8c:	ec43 2b14 	vmov	d4, r2, r3
 8013c90:	1b2b      	subs	r3, r5, r4
 8013c92:	4629      	mov	r1, r5
 8013c94:	f1b3 7f70 	cmp.w	r3, #62914560	@ 0x3c00000
 8013c98:	ec41 0b10 	vmov	d0, r0, r1
 8013c9c:	dd02      	ble.n	8013ca4 <__ieee754_hypot+0x3c>
 8013c9e:	ee30 0b04 	vadd.f64	d0, d0, d4
 8013ca2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013ca4:	4b46      	ldr	r3, [pc, #280]	@ (8013dc0 <__ieee754_hypot+0x158>)
 8013ca6:	429d      	cmp	r5, r3
 8013ca8:	dd58      	ble.n	8013d5c <__ieee754_hypot+0xf4>
 8013caa:	4b46      	ldr	r3, [pc, #280]	@ (8013dc4 <__ieee754_hypot+0x15c>)
 8013cac:	429d      	cmp	r5, r3
 8013cae:	dd0f      	ble.n	8013cd0 <__ieee754_hypot+0x68>
 8013cb0:	ee14 3a10 	vmov	r3, s8
 8013cb4:	f084 44ff 	eor.w	r4, r4, #2139095040	@ 0x7f800000
 8013cb8:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8013cbc:	f484 04e0 	eor.w	r4, r4, #7340032	@ 0x700000
 8013cc0:	4305      	orrs	r5, r0
 8013cc2:	bf18      	it	ne
 8013cc4:	ee30 0b04 	vaddne.f64	d0, d0, d4
 8013cc8:	431c      	orrs	r4, r3
 8013cca:	fe04 0b00 	vseleq.f64	d0, d4, d0
 8013cce:	e7e8      	b.n	8013ca2 <__ieee754_hypot+0x3a>
 8013cd0:	f1a5 5516 	sub.w	r5, r5, #629145600	@ 0x25800000
 8013cd4:	4602      	mov	r2, r0
 8013cd6:	462b      	mov	r3, r5
 8013cd8:	ec43 2b10 	vmov	d0, r2, r3
 8013cdc:	f1a4 5416 	sub.w	r4, r4, #629145600	@ 0x25800000
 8013ce0:	ec53 2b14 	vmov	r2, r3, d4
 8013ce4:	4623      	mov	r3, r4
 8013ce6:	ec43 2b14 	vmov	d4, r2, r3
 8013cea:	f44f 7616 	mov.w	r6, #600	@ 0x258
 8013cee:	4b36      	ldr	r3, [pc, #216]	@ (8013dc8 <__ieee754_hypot+0x160>)
 8013cf0:	429c      	cmp	r4, r3
 8013cf2:	dc0e      	bgt.n	8013d12 <__ieee754_hypot+0xaa>
 8013cf4:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
 8013cf8:	da32      	bge.n	8013d60 <__ieee754_hypot+0xf8>
 8013cfa:	ee14 3a10 	vmov	r3, s8
 8013cfe:	4323      	orrs	r3, r4
 8013d00:	d0cf      	beq.n	8013ca2 <__ieee754_hypot+0x3a>
 8013d02:	ed9f 7b2d 	vldr	d7, [pc, #180]	@ 8013db8 <__ieee754_hypot+0x150>
 8013d06:	f2a6 36fe 	subw	r6, r6, #1022	@ 0x3fe
 8013d0a:	ee24 4b07 	vmul.f64	d4, d4, d7
 8013d0e:	ee20 0b07 	vmul.f64	d0, d0, d7
 8013d12:	ee30 5b44 	vsub.f64	d5, d0, d4
 8013d16:	eeb4 4bc5 	vcmpe.f64	d4, d5
 8013d1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013d1e:	f04f 0200 	mov.w	r2, #0
 8013d22:	d52e      	bpl.n	8013d82 <__ieee754_hypot+0x11a>
 8013d24:	462b      	mov	r3, r5
 8013d26:	ec43 2b17 	vmov	d7, r2, r3
 8013d2a:	ee30 6b07 	vadd.f64	d6, d0, d7
 8013d2e:	ee30 0b47 	vsub.f64	d0, d0, d7
 8013d32:	ee26 0b00 	vmul.f64	d0, d6, d0
 8013d36:	eea4 0b04 	vfma.f64	d0, d4, d4
 8013d3a:	eea7 0b07 	vfma.f64	d0, d7, d7
 8013d3e:	f000 f845 	bl	8013dcc <__ieee754_sqrt>
 8013d42:	2e00      	cmp	r6, #0
 8013d44:	d0ad      	beq.n	8013ca2 <__ieee754_hypot+0x3a>
 8013d46:	0533      	lsls	r3, r6, #20
 8013d48:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 8013d4c:	2000      	movs	r0, #0
 8013d4e:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 8013d52:	ec41 0b17 	vmov	d7, r0, r1
 8013d56:	ee20 0b07 	vmul.f64	d0, d0, d7
 8013d5a:	e7a2      	b.n	8013ca2 <__ieee754_hypot+0x3a>
 8013d5c:	2600      	movs	r6, #0
 8013d5e:	e7c6      	b.n	8013cee <__ieee754_hypot+0x86>
 8013d60:	ec53 2b10 	vmov	r2, r3, d0
 8013d64:	f105 5516 	add.w	r5, r5, #629145600	@ 0x25800000
 8013d68:	462b      	mov	r3, r5
 8013d6a:	ec43 2b10 	vmov	d0, r2, r3
 8013d6e:	f104 5416 	add.w	r4, r4, #629145600	@ 0x25800000
 8013d72:	ec53 2b14 	vmov	r2, r3, d4
 8013d76:	4623      	mov	r3, r4
 8013d78:	ec43 2b14 	vmov	d4, r2, r3
 8013d7c:	f5a6 7616 	sub.w	r6, r6, #600	@ 0x258
 8013d80:	e7c7      	b.n	8013d12 <__ieee754_hypot+0xaa>
 8013d82:	4623      	mov	r3, r4
 8013d84:	ec43 2b16 	vmov	d6, r2, r3
 8013d88:	eeb0 1b00 	vmov.f64	d1, #0	@ 0x40000000  2.0
 8013d8c:	2200      	movs	r2, #0
 8013d8e:	f505 1380 	add.w	r3, r5, #1048576	@ 0x100000
 8013d92:	ec43 2b17 	vmov	d7, r2, r3
 8013d96:	ee34 3b46 	vsub.f64	d3, d4, d6
 8013d9a:	eeb0 2b47 	vmov.f64	d2, d7
 8013d9e:	ee90 2b01 	vfnms.f64	d2, d0, d1
 8013da2:	ee24 0b02 	vmul.f64	d0, d4, d2
 8013da6:	eea3 0b07 	vfma.f64	d0, d3, d7
 8013daa:	eea5 0b05 	vfma.f64	d0, d5, d5
 8013dae:	eea6 0b07 	vfma.f64	d0, d6, d7
 8013db2:	e7c4      	b.n	8013d3e <__ieee754_hypot+0xd6>
 8013db4:	f3af 8000 	nop.w
 8013db8:	00000000 	.word	0x00000000
 8013dbc:	7fd00000 	.word	0x7fd00000
 8013dc0:	5f300000 	.word	0x5f300000
 8013dc4:	7fefffff 	.word	0x7fefffff
 8013dc8:	20afffff 	.word	0x20afffff

08013dcc <__ieee754_sqrt>:
 8013dcc:	eeb1 0bc0 	vsqrt.f64	d0, d0
 8013dd0:	4770      	bx	lr
	...

08013dd4 <_init>:
 8013dd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013dd6:	bf00      	nop
 8013dd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013dda:	bc08      	pop	{r3}
 8013ddc:	469e      	mov	lr, r3
 8013dde:	4770      	bx	lr

08013de0 <_fini>:
 8013de0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013de2:	bf00      	nop
 8013de4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013de6:	bc08      	pop	{r3}
 8013de8:	469e      	mov	lr, r3
 8013dea:	4770      	bx	lr
