
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.102113                       # Number of seconds simulated
sim_ticks                                102112761993                       # Number of ticks simulated
final_tick                               630189471495                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 108794                       # Simulator instruction rate (inst/s)
host_op_rate                                   137221                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5042103                       # Simulator tick rate (ticks/s)
host_mem_usage                               16885656                       # Number of bytes of host memory used
host_seconds                                 20252.02                       # Real time elapsed on the host
sim_insts                                  2203302963                       # Number of instructions simulated
sim_ops                                    2779008319                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      4476032                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3862528                       # Number of bytes read from this memory
system.physmem.bytes_read::total              8342272                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1754112                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1754112                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        34969                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        30176                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 65174                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13704                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13704                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        17549                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     43834208                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        18803                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     37826104                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                81696664                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        17549                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        18803                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              36352                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          17178186                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               17178186                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          17178186                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        17549                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     43834208                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        18803                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     37826104                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               98874850                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               244874730                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21496515                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17426741                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1976783                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8756924                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8142165                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2333225                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93551                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    186265451                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119855452                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21496515                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10475390                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26379607                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6024440                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5185635                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         11507142                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1975327                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    221852849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.663563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.022366                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       195473242     88.11%     88.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1837396      0.83%     88.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3335154      1.50%     90.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3088793      1.39%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1964013      0.89%     92.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1616101      0.73%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          923237      0.42%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          955934      0.43%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12658979      5.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    221852849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.087786                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.489456                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184375130                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7093147                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26318043                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        44635                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4021893                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3732950                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147115106                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1300                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4021893                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184846762                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1256888                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4759479                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25862009                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1105817                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     146992188                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents        177847                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       479138                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    208498259                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    684715002                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    684715002                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704513                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        36793737                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33814                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4100868                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13862130                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7183480                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82522                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1604496                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         146031420                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33814                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137943647                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       116643                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21970426                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     46147470                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    221852849                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.621780                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.295681                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    162368913     73.19%     73.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25170373     11.35%     84.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     13554289      6.11%     90.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6866524      3.10%     93.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8183547      3.69%     97.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2646601      1.19%     98.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2481846      1.12%     99.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       439193      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       141563      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    221852849                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         416289     59.70%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        143179     20.53%     80.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137800     19.76%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    115999866     84.09%     84.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978499      1.43%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16907      0.01%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12787678      9.27%     94.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7160697      5.19%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137943647                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.563323                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             697268                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005055                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    498554053                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    168035869                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134964228                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138640915                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       268917                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2668709                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          209                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        92452                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4021893                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         876670                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       114106                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    146065237                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         8342                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13862130                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7183480                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         99361                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          209                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1054930                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1100992                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2155922                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135956477                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12337537                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1987169                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19498090                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19193994                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7160553                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.555208                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134964271                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134964228                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         77877000                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        216916851                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.551156                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.359018                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129333                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22936276                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33814                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2001917                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    217830956                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.565252                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.364939                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    165977495     76.20%     76.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23869840     10.96%     87.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12380771      5.68%     92.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3981294      1.83%     94.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5464661      2.51%     97.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1834970      0.84%     98.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1058436      0.49%     98.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       937953      0.43%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2325536      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    217830956                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129333                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284449                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193421                       # Number of loads committed
system.switch_cpus0.commit.membars              16907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772297                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930175                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539549                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2325536                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           361571029                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          296153144                       # The number of ROB writes
system.switch_cpus0.timesIdled                2880258                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               23021881                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129333                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.448747                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.448747                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.408372                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.408372                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611498897                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188869428                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      135779041                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33814                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               244874730                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21336478                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17507905                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1994190                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9042360                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8401623                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2128753                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93810                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    191350784                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             117034908                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21336478                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10530376                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25235699                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5519047                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       8108486                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11570993                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1985589                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    228202556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.629077                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.987553                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       202966857     88.94%     88.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1879050      0.82%     89.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3406717      1.49%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2012656      0.88%     92.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1651604      0.72%     92.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1469170      0.64%     93.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          813182      0.36%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2031327      0.89%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11971993      5.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    228202556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.087132                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.477938                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       189777552                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      9693664                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25162313                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        61636                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3507380                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3507356                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          207                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     143496674                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1184                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3507380                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       190057688                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         758389                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      8077602                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24927378                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       874110                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     143453375                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         95591                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       504940                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    202127702                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    665748386                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    665748386                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    171834439                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        30293235                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34190                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17118                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2528833                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13310348                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7186226                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        69873                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1623849                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         142365905                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34190                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135824143                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        63613                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     16756172                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     34489825                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           46                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    228202556                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.595191                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.283388                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    171636681     75.21%     75.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22516603      9.87%     85.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11781169      5.16%     90.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8296423      3.64%     93.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8301234      3.64%     97.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2971548      1.30%     98.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2266189      0.99%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       265549      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       167160      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    228202556                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          50013     13.75%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162155     44.58%     58.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       151597     41.67%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    114601574     84.37%     84.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1858232      1.37%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17072      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12179088      8.97%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7168177      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135824143                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.554668                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             363765                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002678                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    500278215                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    159156499                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    133504747                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136187908                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       277188                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2144474                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        85607                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3507380                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         560859                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        53900                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    142400095                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        15853                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13310348                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7186226                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17118                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         44482                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          232                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1150732                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1039585                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2190317                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    134275335                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12086595                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1548803                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19254766                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19028966                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7168171                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.548343                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             133504794                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            133504747                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         78123730                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        212726836                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.545196                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367249                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99909701                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123153170                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19247171                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34144                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2011101                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    224695176                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.548090                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.399287                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    174419896     77.63%     77.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24520493     10.91%     88.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9409533      4.19%     92.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4953908      2.20%     94.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4206072      1.87%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1998775      0.89%     97.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       940292      0.42%     98.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1477684      0.66%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2768523      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    224695176                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99909701                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123153170                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18266493                       # Number of memory references committed
system.switch_cpus1.commit.loads             11165874                       # Number of loads committed
system.switch_cpus1.commit.membars              17072                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17868259                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        110869608                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2547201                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2768523                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           364326994                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          288308079                       # The number of ROB writes
system.switch_cpus1.timesIdled                2820615                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               16672174                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99909701                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123153170                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99909701                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.450960                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.450960                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.408003                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.408003                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       603779395                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      186487595                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      132903352                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34144                       # number of misc regfile writes
system.l2.replacements                          69034                       # number of replacements
system.l2.tagsinuse                               512                       # Cycle average of tags in use
system.l2.total_refs                            18290                       # Total number of references to valid blocks.
system.l2.sampled_refs                          69546                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.262991                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            28.652103                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.093694                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    263.707083                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.098302                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    217.318454                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data              1.248406                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data              0.881957                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.055961                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000183                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.515053                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000192                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.424450                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.002438                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.001723                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         3966                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2652                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    6618                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            15383                       # number of Writeback hits
system.l2.Writeback_hits::total                 15383                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         3966                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2652                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6618                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         3966                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2652                       # number of overall hits
system.l2.overall_hits::total                    6618                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        34969                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        30176                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 65174                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        34969                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        30176                       # number of demand (read+write) misses
system.l2.demand_misses::total                  65174                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        34969                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        30176                       # number of overall misses
system.l2.overall_misses::total                 65174                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2100627                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   5770648687                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2214144                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   5021060912                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     10796024370                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2100627                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   5770648687                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2214144                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   5021060912                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10796024370                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2100627                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   5770648687                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2214144                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   5021060912                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10796024370                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        38935                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        32828                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               71792                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        15383                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             15383                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        38935                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        32828                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                71792                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        38935                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        32828                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               71792                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.898138                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.919215                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.907817                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.898138                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.919215                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.907817                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.898138                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.919215                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.907817                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 150044.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 165021.838972                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 147609.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 166392.527572                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 165649.252309                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 150044.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 165021.838972                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 147609.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 166392.527572                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 165649.252309                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 150044.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 165021.838972                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 147609.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 166392.527572                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 165649.252309                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13704                       # number of writebacks
system.l2.writebacks::total                     13704                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        34969                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        30176                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            65174                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        34969                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        30176                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             65174                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        34969                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        30176                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            65174                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1283778                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   3733008232                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1341273                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   3262693917                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   6998327200                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1283778                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   3733008232                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1341273                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   3262693917                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6998327200                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1283778                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   3733008232                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1341273                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   3262693917                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6998327200                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.898138                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.919215                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.907817                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.898138                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.919215                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.907817                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.898138                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.919215                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.907817                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 91698.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106751.929766                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 89418.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 108122.147302                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 107379.126646                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 91698.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 106751.929766                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 89418.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 108122.147302                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107379.126646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 91698.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 106751.929766                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 89418.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 108122.147302                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107379.126646                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.997043                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011514777                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2184697.142549                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.997043                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022431                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11507126                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11507126                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11507126                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11507126                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11507126                       # number of overall hits
system.cpu0.icache.overall_hits::total       11507126                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2600493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2600493                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2600493                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2600493                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2600493                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2600493                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11507142                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11507142                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11507142                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11507142                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11507142                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11507142                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 162530.812500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 162530.812500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 162530.812500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 162530.812500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 162530.812500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 162530.812500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2217027                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2217027                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2217027                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2217027                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2217027                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2217027                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 158359.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 158359.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 158359.071429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 158359.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 158359.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 158359.071429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38935                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168086562                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39191                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4288.907198                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   232.586298                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    23.413702                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.908540                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.091460                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9269330                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9269330                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7058902                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7058902                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16907                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16907                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16328232                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16328232                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16328232                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16328232                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117229                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117229                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117229                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117229                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117229                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117229                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  20820255903                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  20820255903                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  20820255903                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  20820255903                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  20820255903                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  20820255903                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9386559                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9386559                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16445461                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16445461                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16445461                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16445461                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012489                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012489                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007128                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007128                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007128                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007128                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 177603.288461                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 177603.288461                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 177603.288461                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 177603.288461                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 177603.288461                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 177603.288461                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8286                       # number of writebacks
system.cpu0.dcache.writebacks::total             8286                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78294                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78294                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78294                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78294                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78294                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78294                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38935                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38935                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38935                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38935                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38935                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38935                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6330041326                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6330041326                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6330041326                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6330041326                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6330041326                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6330041326                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004148                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004148                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002368                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002368                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002368                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002368                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 162579.718146                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 162579.718146                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 162579.718146                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 162579.718146                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 162579.718146                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 162579.718146                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               460.997623                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1014971890                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2201674.381779                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997623                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024035                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11570977                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11570977                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11570977                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11570977                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11570977                       # number of overall hits
system.cpu1.icache.overall_hits::total       11570977                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2609297                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2609297                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2609297                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2609297                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2609297                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2609297                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11570993                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11570993                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11570993                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11570993                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11570993                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11570993                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 163081.062500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 163081.062500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 163081.062500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 163081.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 163081.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 163081.062500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2339583                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2339583                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2339583                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2339583                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2339583                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2339583                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 155972.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 155972.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 155972.200000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 155972.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 155972.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 155972.200000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 32828                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               162873263                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33084                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4923.022095                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.190322                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.809678                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903087                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096913                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9006801                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9006801                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7066475                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7066475                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17091                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17091                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17072                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17072                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16073276                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16073276                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16073276                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16073276                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        84362                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        84362                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        84362                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         84362                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        84362                       # number of overall misses
system.cpu1.dcache.overall_misses::total        84362                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14906624475                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14906624475                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14906624475                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14906624475                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14906624475                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14906624475                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9091163                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9091163                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7066475                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7066475                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17091                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17091                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17072                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17072                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16157638                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16157638                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16157638                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16157638                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009280                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009280                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005221                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005221                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005221                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005221                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 176698.329520                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 176698.329520                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 176698.329520                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 176698.329520                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 176698.329520                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 176698.329520                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7097                       # number of writebacks
system.cpu1.dcache.writebacks::total             7097                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        51534                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        51534                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        51534                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        51534                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        51534                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        51534                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        32828                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        32828                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        32828                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        32828                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        32828                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        32828                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5457396977                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5457396977                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5457396977                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5457396977                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5457396977                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5457396977                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003611                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003611                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002032                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002032                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002032                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002032                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 166242.140155                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 166242.140155                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 166242.140155                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 166242.140155                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 166242.140155                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 166242.140155                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
