INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/HLS/packet-switch/packet-switch.srcs/sources_1/new/pass-through.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pass_through
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/HLS/packet-switch/packet-switch.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
