Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Nov 27 17:10:10 2017
| Host         : PHSX-79FJZ32 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.878      -47.478                      8                  104        0.093        0.000                      0                  104        1.100        0.000                       0                   103  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clock_p                          {0.000 2.500}        5.000           200.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         
  clk_out2_design_1_clk_wiz_0_0  {1.250 3.750}        5.000           200.000         
  clk_out3_design_1_clk_wiz_0_0  {2.500 5.000}        5.000           200.000         
  clk_out4_design_1_clk_wiz_0_0  {3.750 6.250}        5.000           200.000         
  clkfbout_design_1_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_p                                                                                                                                                                            1.100        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0       -6.878      -47.478                      8                  100        0.093        0.000                      0                  100        2.100        0.000                       0                    89  
  clk_out2_design_1_clk_wiz_0_0                                                                                                                                                    2.150        0.000                       0                     3  
  clk_out3_design_1_clk_wiz_0_0                                                                                                                                                    2.150        0.000                       0                     4  
  clk_out4_design_1_clk_wiz_0_0                                                                                                                                                    2.150        0.000                       0                     3  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0        2.886        0.000                      0                    1        0.889        0.000                      0                    1  
clk_out3_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0        1.360        0.000                      0                    4        2.165        0.000                      0                    4  
clk_out4_design_1_clk_wiz_0_0  clk_out3_design_1_clk_wiz_0_0        2.752        0.000                      0                    1        0.955        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_p
  To Clock:  clock_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clock_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            8  Failing Endpoints,  Worst Slack       -6.878ns,  Total Violation      -47.478ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.878ns  (required time - arrival time)
  Source:                 design_1_i/led_ctl_0/U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/led_ctl_0/U0/led_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.655ns  (logic 4.620ns (39.640%)  route 7.035ns (60.360%))
  Logic Levels:           40  (CARRY4=26 LUT2=1 LUT3=4 LUT4=5 LUT6=4)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 3.554 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.940ns
    Clock Pessimism Removal (CPR):    -0.723ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.544    -1.940    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X44Y136        FDRE                                         r  design_1_i/led_ctl_0/U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y136        FDRE (Prop_fdre_C_Q)         0.204    -1.736 r  design_1_i/led_ctl_0/U0/cnt_reg[0]/Q
                         net (fo=98, routed)          0.129    -1.607    design_1_i/led_ctl_0/U0/out[0]
    SLICE_X45Y136        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    -1.239 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_143/CO[3]
                         net (fo=1, routed)           0.000    -1.239    design_1_i/led_ctl_0/U0/led_o_reg[6]_i_143_n_0
    SLICE_X45Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.186 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_96/CO[3]
                         net (fo=1, routed)           0.000    -1.186    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_96_n_0
    SLICE_X45Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.133 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_119/CO[3]
                         net (fo=1, routed)           0.000    -1.133    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_119_n_0
    SLICE_X45Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.080 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_115/CO[3]
                         net (fo=1, routed)           0.000    -1.080    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_115_n_0
    SLICE_X45Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.027 r  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_69/CO[3]
                         net (fo=1, routed)           0.000    -1.027    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_69_n_0
    SLICE_X45Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.974 r  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    -0.974    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_28_n_0
    SLICE_X45Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.808 f  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_7/O[1]
                         net (fo=37, routed)          0.515    -0.293    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_7_n_6
    SLICE_X43Y141        LUT2 (Prop_lut2_I0_O)        0.123    -0.170 r  design_1_i/led_ctl_0/U0/led_o[6]_i_198/O
                         net (fo=1, routed)           0.000    -0.170    design_1_i/led_ctl_0/U0/led_o[6]_i_198_n_0
    SLICE_X43Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.097 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_144/CO[3]
                         net (fo=846, routed)         0.711     0.807    design_1_i/led_ctl_0/U0/led_buf7
    SLICE_X47Y140        LUT3 (Prop_lut3_I1_O)        0.043     0.850 f  design_1_i/led_ctl_0/U0/led_o[0]_i_329/O
                         net (fo=48, routed)          0.274     1.124    design_1_i/led_ctl_0/U0/led_o[0]_i_329_n_0
    SLICE_X47Y138        LUT6 (Prop_lut6_I0_O)        0.043     1.167 r  design_1_i/led_ctl_0/U0/led_o[2]_i_340/O
                         net (fo=2, routed)           0.465     1.632    design_1_i/led_ctl_0/U0/led_o[2]_i_340_n_0
    SLICE_X38Y140        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     1.834 r  design_1_i/led_ctl_0/U0/led_o_reg[1]_i_309/CO[3]
                         net (fo=1, routed)           0.000     1.834    design_1_i/led_ctl_0/U0/led_o_reg[1]_i_309_n_0
    SLICE_X38Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.888 r  design_1_i/led_ctl_0/U0/led_o_reg[1]_i_304/CO[3]
                         net (fo=1, routed)           0.000     1.888    design_1_i/led_ctl_0/U0/led_o_reg[1]_i_304_n_0
    SLICE_X38Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.942 r  design_1_i/led_ctl_0/U0/led_o_reg[1]_i_292/CO[3]
                         net (fo=1, routed)           0.000     1.942    design_1_i/led_ctl_0/U0/led_o_reg[1]_i_292_n_0
    SLICE_X38Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     2.107 r  design_1_i/led_ctl_0/U0/led_o_reg[1]_i_278/O[1]
                         net (fo=2, routed)           0.362     2.469    design_1_i/led_ctl_0/U0/led_o_reg[1]_i_278_n_6
    SLICE_X39Y147        LUT6 (Prop_lut6_I5_O)        0.125     2.594 r  design_1_i/led_ctl_0/U0/led_o[1]_i_257/O
                         net (fo=2, routed)           0.469     3.062    design_1_i/led_ctl_0/U0/led_o[1]_i_257_n_0
    SLICE_X40Y143        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     3.315 r  design_1_i/led_ctl_0/U0/led_o_reg[1]_i_211/CO[3]
                         net (fo=1, routed)           0.000     3.315    design_1_i/led_ctl_0/U0/led_o_reg[1]_i_211_n_0
    SLICE_X40Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.369 r  design_1_i/led_ctl_0/U0/led_o_reg[1]_i_182/CO[3]
                         net (fo=1, routed)           0.000     3.369    design_1_i/led_ctl_0/U0/led_o_reg[1]_i_182_n_0
    SLICE_X40Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.423 r  design_1_i/led_ctl_0/U0/led_o_reg[1]_i_148/CO[3]
                         net (fo=1, routed)           0.000     3.423    design_1_i/led_ctl_0/U0/led_o_reg[1]_i_148_n_0
    SLICE_X40Y146        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     3.574 f  design_1_i/led_ctl_0/U0/led_o_reg[1]_i_134/O[3]
                         net (fo=15, routed)          0.473     4.047    design_1_i/led_ctl_0/U0_n_262
    SLICE_X43Y150        LUT3 (Prop_lut3_I0_O)        0.120     4.167 r  design_1_i/led_ctl_0/led_o[1]_i_157/O
                         net (fo=2, routed)           0.342     4.508    design_1_i/led_ctl_0/led_o[1]_i_157_n_0
    SLICE_X41Y149        LUT4 (Prop_lut4_I3_O)        0.043     4.551 r  design_1_i/led_ctl_0/led_o[1]_i_160/O
                         net (fo=1, routed)           0.000     4.551    design_1_i/led_ctl_0/led_o[1]_i_160_n_0
    SLICE_X41Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     4.744 r  design_1_i/led_ctl_0/led_o_reg[1]_i_135/CO[3]
                         net (fo=1, routed)           0.001     4.745    design_1_i/led_ctl_0/led_o_reg[1]_i_135_n_0
    SLICE_X41Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.798 r  design_1_i/led_ctl_0/led_o_reg[1]_i_166/CO[3]
                         net (fo=1, routed)           0.000     4.798    design_1_i/led_ctl_0/led_o_reg[1]_i_166_n_0
    SLICE_X41Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.851 f  design_1_i/led_ctl_0/led_o_reg[1]_i_165/CO[3]
                         net (fo=9, routed)           0.487     5.338    design_1_i/led_ctl_0/led_o_reg[1]_i_165_n_0
    SLICE_X42Y151        LUT3 (Prop_lut3_I1_O)        0.043     5.381 r  design_1_i/led_ctl_0/led_o[1]_i_172/O
                         net (fo=2, routed)           0.434     5.815    design_1_i/led_ctl_0/led_o[1]_i_172_n_0
    SLICE_X41Y154        LUT4 (Prop_lut4_I0_O)        0.043     5.858 r  design_1_i/led_ctl_0/led_o[1]_i_175/O
                         net (fo=1, routed)           0.000     5.858    design_1_i/led_ctl_0/led_o[1]_i_175_n_0
    SLICE_X41Y154        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     5.975 r  design_1_i/led_ctl_0/led_o_reg[1]_i_138/O[2]
                         net (fo=1, routed)           0.355     6.330    design_1_i/led_ctl_0/U0/cnt_reg[24]_13[2]
    SLICE_X40Y154        LUT4 (Prop_lut4_I3_O)        0.122     6.452 r  design_1_i/led_ctl_0/U0/led_o[1]_i_95/O
                         net (fo=1, routed)           0.000     6.452    design_1_i/led_ctl_0/U0/led_o[1]_i_95_n_0
    SLICE_X40Y154        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.172     6.624 r  design_1_i/led_ctl_0/U0/led_o_reg[1]_i_26/O[3]
                         net (fo=5, routed)           0.388     7.011    design_1_i/led_ctl_0/U0/led_o_reg[1]_i_26_n_4
    SLICE_X42Y156        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.348     7.359 r  design_1_i/led_ctl_0/U0/led_o_reg[1]_i_22/CO[1]
                         net (fo=41, routed)          0.528     7.888    design_1_i/led_ctl_0/U0/led_o_reg[1]_i_22_n_2
    SLICE_X39Y153        LUT3 (Prop_lut3_I1_O)        0.124     8.012 r  design_1_i/led_ctl_0/U0/led_o[1]_i_49/O
                         net (fo=1, routed)           0.000     8.012    design_1_i/led_ctl_0/U0/led_o[1]_i_49_n_0
    SLICE_X39Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.279 r  design_1_i/led_ctl_0/U0/led_o_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.279    design_1_i/led_ctl_0/U0/led_o_reg[1]_i_17_n_0
    SLICE_X39Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.332 r  design_1_i/led_ctl_0/U0/led_o_reg[1]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.332    design_1_i/led_ctl_0/U0/led_o_reg[1]_i_42_n_0
    SLICE_X39Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.385 r  design_1_i/led_ctl_0/U0/led_o_reg[1]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.385    design_1_i/led_ctl_0/U0/led_o_reg[1]_i_41_n_0
    SLICE_X39Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.438 f  design_1_i/led_ctl_0/U0/led_o_reg[1]_i_109/CO[3]
                         net (fo=1, routed)           0.491     8.929    design_1_i/led_ctl_0/U0/led_o_reg[1]_i_109_n_0
    SLICE_X38Y156        LUT4 (Prop_lut4_I0_O)        0.043     8.972 r  design_1_i/led_ctl_0/U0/led_o[1]_i_39/O
                         net (fo=1, routed)           0.240     9.211    design_1_i/led_ctl_0/U0/led_o[1]_i_39_n_0
    SLICE_X38Y155        LUT6 (Prop_lut6_I1_O)        0.043     9.254 f  design_1_i/led_ctl_0/U0/led_o[1]_i_15/O
                         net (fo=1, routed)           0.269     9.523    design_1_i/led_ctl_0/U0/led_o[1]_i_15_n_0
    SLICE_X38Y156        LUT4 (Prop_lut4_I0_O)        0.043     9.566 r  design_1_i/led_ctl_0/U0/led_o[1]_i_4/O
                         net (fo=1, routed)           0.105     9.672    design_1_i/led_ctl_0/U0/led_o[1]_i_4_n_0
    SLICE_X38Y156        LUT6 (Prop_lut6_I4_O)        0.043     9.715 r  design_1_i/led_ctl_0/U0/led_o[1]_i_1/O
                         net (fo=1, routed)           0.000     9.715    design_1_i/led_ctl_0/U0/led_buf[1]
    SLICE_X38Y156        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  clock_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.302     3.554    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X38Y156        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[1]/C
                         clock pessimism             -0.723     2.831    
                         clock uncertainty           -0.060     2.770    
    SLICE_X38Y156        FDRE (Setup_fdre_C_D)        0.066     2.836    design_1_i/led_ctl_0/U0/led_o_reg[1]
  -------------------------------------------------------------------
                         required time                          2.836    
                         arrival time                          -9.715    
  -------------------------------------------------------------------
                         slack                                 -6.878    

Slack (VIOLATED) :        -6.875ns  (required time - arrival time)
  Source:                 design_1_i/led_ctl_0/U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/led_ctl_0/U0/led_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.624ns  (logic 5.401ns (46.466%)  route 6.223ns (53.534%))
  Logic Levels:           41  (CARRY4=27 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 3.558 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.940ns
    Clock Pessimism Removal (CPR):    -0.723ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.544    -1.940    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X44Y136        FDRE                                         r  design_1_i/led_ctl_0/U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y136        FDRE (Prop_fdre_C_Q)         0.204    -1.736 r  design_1_i/led_ctl_0/U0/cnt_reg[0]/Q
                         net (fo=98, routed)          0.129    -1.607    design_1_i/led_ctl_0/U0/out[0]
    SLICE_X45Y136        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    -1.239 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_143/CO[3]
                         net (fo=1, routed)           0.000    -1.239    design_1_i/led_ctl_0/U0/led_o_reg[6]_i_143_n_0
    SLICE_X45Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.186 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_96/CO[3]
                         net (fo=1, routed)           0.000    -1.186    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_96_n_0
    SLICE_X45Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.133 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_119/CO[3]
                         net (fo=1, routed)           0.000    -1.133    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_119_n_0
    SLICE_X45Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.080 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_115/CO[3]
                         net (fo=1, routed)           0.000    -1.080    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_115_n_0
    SLICE_X45Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.027 r  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_69/CO[3]
                         net (fo=1, routed)           0.000    -1.027    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_69_n_0
    SLICE_X45Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.974 r  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    -0.974    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_28_n_0
    SLICE_X45Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.808 f  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_7/O[1]
                         net (fo=37, routed)          0.515    -0.293    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_7_n_6
    SLICE_X43Y141        LUT2 (Prop_lut2_I0_O)        0.123    -0.170 r  design_1_i/led_ctl_0/U0/led_o[6]_i_198/O
                         net (fo=1, routed)           0.000    -0.170    design_1_i/led_ctl_0/U0/led_o[6]_i_198_n_0
    SLICE_X43Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.097 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_144/CO[3]
                         net (fo=846, routed)         0.711     0.807    design_1_i/led_ctl_0/U0/led_buf7
    SLICE_X47Y140        LUT3 (Prop_lut3_I1_O)        0.043     0.850 r  design_1_i/led_ctl_0/U0/led_o[0]_i_329/O
                         net (fo=48, routed)          0.263     1.114    design_1_i/led_ctl_0/U0/led_o[0]_i_329_n_0
    SLICE_X47Y139        LUT6 (Prop_lut6_I2_O)        0.043     1.157 r  design_1_i/led_ctl_0/U0/led_o[4]_i_290/O
                         net (fo=8, routed)           0.549     1.706    design_1_i/led_ctl_0/U0/led_o[4]_i_290_n_0
    SLICE_X36Y139        LUT6 (Prop_lut6_I0_O)        0.043     1.749 r  design_1_i/led_ctl_0/U0/led_o[0]_i_389/O
                         net (fo=1, routed)           0.000     1.749    design_1_i/led_ctl_0/U0/led_o[0]_i_389_n_0
    SLICE_X36Y139        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     1.995 r  design_1_i/led_ctl_0/U0/led_o_reg[0]_i_373/CO[3]
                         net (fo=1, routed)           0.000     1.995    design_1_i/led_ctl_0/U0/led_o_reg[0]_i_373_n_0
    SLICE_X36Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.049 r  design_1_i/led_ctl_0/U0/led_o_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000     2.049    design_1_i/led_ctl_0/U0/led_o_reg[0]_i_350_n_0
    SLICE_X36Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.103 r  design_1_i/led_ctl_0/U0/led_o_reg[0]_i_323/CO[3]
                         net (fo=1, routed)           0.000     2.103    design_1_i/led_ctl_0/U0/led_o_reg[0]_i_323_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.157 r  design_1_i/led_ctl_0/U0/led_o_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.000     2.157    design_1_i/led_ctl_0/U0/led_o_reg[0]_i_287_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.211 r  design_1_i/led_ctl_0/U0/led_o_reg[0]_i_238/CO[3]
                         net (fo=1, routed)           0.000     2.211    design_1_i/led_ctl_0/U0/led_o_reg[0]_i_238_n_0
    SLICE_X36Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     2.376 r  design_1_i/led_ctl_0/U0/led_o_reg[0]_i_187/O[1]
                         net (fo=4, routed)           0.402     2.777    design_1_i/led_ctl_0/U0/led_o_reg[0]_i_187_n_6
    SLICE_X33Y145        LUT6 (Prop_lut6_I2_O)        0.125     2.902 r  design_1_i/led_ctl_0/U0/led_o[0]_i_149/O
                         net (fo=2, routed)           0.446     3.349    design_1_i/led_ctl_0/U0/led_o[0]_i_149_n_0
    SLICE_X34Y145        LUT6 (Prop_lut6_I0_O)        0.043     3.392 r  design_1_i/led_ctl_0/U0/led_o[0]_i_153/O
                         net (fo=1, routed)           0.000     3.392    design_1_i/led_ctl_0/U0/led_o[0]_i_153_n_0
    SLICE_X34Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.648 r  design_1_i/led_ctl_0/U0/led_o_reg[0]_i_97/CO[3]
                         net (fo=1, routed)           0.000     3.648    design_1_i/led_ctl_0/U0/led_o_reg[0]_i_97_n_0
    SLICE_X34Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.702 r  design_1_i/led_ctl_0/U0/led_o_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000     3.702    design_1_i/led_ctl_0/U0/led_o_reg[0]_i_96_n_0
    SLICE_X34Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     3.867 r  design_1_i/led_ctl_0/U0/led_o_reg[0]_i_251/O[1]
                         net (fo=13, routed)          0.388     4.255    design_1_i/led_ctl_0/U0_n_259
    SLICE_X33Y147        LUT3 (Prop_lut3_I1_O)        0.125     4.380 r  design_1_i/led_ctl_0/led_o[0]_i_260/O
                         net (fo=2, routed)           0.192     4.572    design_1_i/led_ctl_0/led_o[0]_i_260_n_0
    SLICE_X35Y147        LUT4 (Prop_lut4_I3_O)        0.043     4.615 r  design_1_i/led_ctl_0/led_o[0]_i_264/O
                         net (fo=1, routed)           0.000     4.615    design_1_i/led_ctl_0/led_o[0]_i_264_n_0
    SLICE_X35Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.882 r  design_1_i/led_ctl_0/led_o_reg[0]_i_200/CO[3]
                         net (fo=1, routed)           0.000     4.882    design_1_i/led_ctl_0/led_o_reg[0]_i_200_n_0
    SLICE_X35Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.935 r  design_1_i/led_ctl_0/led_o_reg[0]_i_199/CO[3]
                         net (fo=1, routed)           0.000     4.935    design_1_i/led_ctl_0/led_o_reg[0]_i_199_n_0
    SLICE_X35Y149        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.074 r  design_1_i/led_ctl_0/led_o_reg[0]_i_216/CO[0]
                         net (fo=8, routed)           0.499     5.573    design_1_i/led_ctl_0/led_o_reg[0]_i_216_n_3
    SLICE_X36Y151        LUT5 (Prop_lut5_I0_O)        0.131     5.704 r  design_1_i/led_ctl_0/led_o[0]_i_164/O
                         net (fo=1, routed)           0.000     5.704    design_1_i/led_ctl_0/led_o[0]_i_164_n_0
    SLICE_X36Y151        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     5.982 r  design_1_i/led_ctl_0/led_o_reg[0]_i_137/O[2]
                         net (fo=1, routed)           0.361     6.343    design_1_i/led_ctl_0/U0/cnt_reg[20]_4[2]
    SLICE_X37Y153        LUT4 (Prop_lut4_I3_O)        0.127     6.470 r  design_1_i/led_ctl_0/U0/led_o[0]_i_70/O
                         net (fo=1, routed)           0.000     6.470    design_1_i/led_ctl_0/U0/led_o[0]_i_70_n_0
    SLICE_X37Y153        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     6.752 r  design_1_i/led_ctl_0/U0/led_o_reg[0]_i_22/O[2]
                         net (fo=4, routed)           0.418     7.171    design_1_i/led_ctl_0/U0/led_o_reg[0]_3[2]
    SLICE_X35Y154        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.353     7.524 r  design_1_i/led_ctl_0/U0/led_o_reg[0]_i_23/CO[1]
                         net (fo=38, routed)          0.373     7.897    design_1_i/led_ctl_0/U0_n_69
    SLICE_X34Y152        LUT3 (Prop_lut3_I1_O)        0.122     8.019 r  design_1_i/led_ctl_0/led_o[0]_i_86/O
                         net (fo=1, routed)           0.000     8.019    design_1_i/led_ctl_0/led_o[0]_i_86_n_0
    SLICE_X34Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.275 r  design_1_i/led_ctl_0/led_o_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.275    design_1_i/led_ctl_0/led_o_reg[0]_i_27_n_0
    SLICE_X34Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.329 r  design_1_i/led_ctl_0/led_o_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.329    design_1_i/led_ctl_0/led_o_reg[0]_i_11_n_0
    SLICE_X34Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.383 r  design_1_i/led_ctl_0/led_o_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.383    design_1_i/led_ctl_0/led_o_reg[0]_i_9_n_0
    SLICE_X34Y155        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     8.495 r  design_1_i/led_ctl_0/led_o_reg[0]_i_10/O[2]
                         net (fo=1, routed)           0.512     9.007    design_1_i/led_ctl_0/U0/cnt_reg[20]_0[2]
    SLICE_X35Y156        LUT6 (Prop_lut6_I5_O)        0.127     9.134 r  design_1_i/led_ctl_0/U0/led_o[0]_i_6/O
                         net (fo=1, routed)           0.232     9.366    design_1_i/led_ctl_0/U0/led_o[0]_i_6_n_0
    SLICE_X35Y156        LUT6 (Prop_lut6_I0_O)        0.043     9.409 r  design_1_i/led_ctl_0/U0/led_o[0]_i_2/O
                         net (fo=1, routed)           0.232     9.640    design_1_i/led_ctl_0/U0/led_o[0]_i_2_n_0
    SLICE_X35Y157        LUT6 (Prop_lut6_I1_O)        0.043     9.683 r  design_1_i/led_ctl_0/U0/led_o[0]_i_1/O
                         net (fo=1, routed)           0.000     9.683    design_1_i/led_ctl_0/U0/led_buf[0]
    SLICE_X35Y157        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  clock_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.306     3.558    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X35Y157        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[0]/C
                         clock pessimism             -0.723     2.835    
                         clock uncertainty           -0.060     2.774    
    SLICE_X35Y157        FDRE (Setup_fdre_C_D)        0.034     2.808    design_1_i/led_ctl_0/U0/led_o_reg[0]
  -------------------------------------------------------------------
                         required time                          2.808    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                 -6.875    

Slack (VIOLATED) :        -6.614ns  (required time - arrival time)
  Source:                 design_1_i/led_ctl_0/U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/led_ctl_0/U0/led_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.300ns  (logic 5.310ns (46.993%)  route 5.990ns (53.007%))
  Logic Levels:           38  (CARRY4=25 LUT1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 3.495 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.940ns
    Clock Pessimism Removal (CPR):    -0.723ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.544    -1.940    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X44Y136        FDRE                                         r  design_1_i/led_ctl_0/U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y136        FDRE (Prop_fdre_C_Q)         0.204    -1.736 r  design_1_i/led_ctl_0/U0/cnt_reg[0]/Q
                         net (fo=98, routed)          0.129    -1.607    design_1_i/led_ctl_0/U0/out[0]
    SLICE_X45Y136        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    -1.239 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_143/CO[3]
                         net (fo=1, routed)           0.000    -1.239    design_1_i/led_ctl_0/U0/led_o_reg[6]_i_143_n_0
    SLICE_X45Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.186 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_96/CO[3]
                         net (fo=1, routed)           0.000    -1.186    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_96_n_0
    SLICE_X45Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.133 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_119/CO[3]
                         net (fo=1, routed)           0.000    -1.133    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_119_n_0
    SLICE_X45Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.080 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_115/CO[3]
                         net (fo=1, routed)           0.000    -1.080    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_115_n_0
    SLICE_X45Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.027 r  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_69/CO[3]
                         net (fo=1, routed)           0.000    -1.027    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_69_n_0
    SLICE_X45Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.974 r  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    -0.974    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_28_n_0
    SLICE_X45Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.808 f  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_7/O[1]
                         net (fo=37, routed)          0.515    -0.293    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_7_n_6
    SLICE_X43Y141        LUT2 (Prop_lut2_I0_O)        0.123    -0.170 r  design_1_i/led_ctl_0/U0/led_o[6]_i_198/O
                         net (fo=1, routed)           0.000    -0.170    design_1_i/led_ctl_0/U0/led_o[6]_i_198_n_0
    SLICE_X43Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.097 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_144/CO[3]
                         net (fo=846, routed)         0.649     0.746    design_1_i/led_ctl_0/U0/led_buf7
    SLICE_X47Y142        LUT3 (Prop_lut3_I1_O)        0.043     0.789 r  design_1_i/led_ctl_0/U0/led_o[6]_i_160/O
                         net (fo=47, routed)          0.327     1.116    design_1_i/led_ctl_0/U0/led_o[6]_i_160_n_0
    SLICE_X45Y145        LUT6 (Prop_lut6_I2_O)        0.043     1.159 r  design_1_i/led_ctl_0/U0/led_o[3]_i_255/O
                         net (fo=9, routed)           0.532     1.691    design_1_i/led_ctl_0/U0/led_o[3]_i_255_n_0
    SLICE_X42Y141        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     1.884 r  design_1_i/led_ctl_0/U0/led_o_reg[2]_i_309/CO[3]
                         net (fo=1, routed)           0.000     1.884    design_1_i/led_ctl_0/U0/led_o_reg[2]_i_309_n_0
    SLICE_X42Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.938 r  design_1_i/led_ctl_0/U0/led_o_reg[2]_i_294/CO[3]
                         net (fo=1, routed)           0.000     1.938    design_1_i/led_ctl_0/U0/led_o_reg[2]_i_294_n_0
    SLICE_X42Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     2.103 r  design_1_i/led_ctl_0/U0/led_o_reg[2]_i_276/O[1]
                         net (fo=2, routed)           0.328     2.431    design_1_i/led_ctl_0/U0/led_o_reg[2]_i_276_n_6
    SLICE_X45Y144        LUT6 (Prop_lut6_I5_O)        0.125     2.556 r  design_1_i/led_ctl_0/U0/led_o[2]_i_243/O
                         net (fo=2, routed)           0.413     2.970    design_1_i/led_ctl_0/U0/led_o[2]_i_243_n_0
    SLICE_X44Y142        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     3.220 r  design_1_i/led_ctl_0/U0/led_o_reg[2]_i_196/CO[3]
                         net (fo=1, routed)           0.000     3.220    design_1_i/led_ctl_0/U0/led_o_reg[2]_i_196_n_0
    SLICE_X44Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.273 r  design_1_i/led_ctl_0/U0/led_o_reg[2]_i_172/CO[3]
                         net (fo=1, routed)           0.000     3.273    design_1_i/led_ctl_0/U0/led_o_reg[2]_i_172_n_0
    SLICE_X44Y144        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     3.422 r  design_1_i/led_ctl_0/U0/led_o_reg[2]_i_109/O[3]
                         net (fo=21, routed)          0.552     3.974    design_1_i/led_ctl_0/U0_n_4
    SLICE_X44Y147        LUT3 (Prop_lut3_I0_O)        0.120     4.094 r  design_1_i/led_ctl_0/led_o[2]_i_169/O
                         net (fo=1, routed)           0.000     4.094    design_1_i/led_ctl_0/led_o[2]_i_169_n_0
    SLICE_X44Y147        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     4.289 r  design_1_i/led_ctl_0/led_o_reg[2]_i_107/CO[3]
                         net (fo=1, routed)           0.000     4.289    design_1_i/led_ctl_0/led_o_reg[2]_i_107_n_0
    SLICE_X44Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.400 r  design_1_i/led_ctl_0/led_o_reg[2]_i_193/O[0]
                         net (fo=2, routed)           0.311     4.711    design_1_i/led_ctl_0/led_o_reg[2]_i_193_n_7
    SLICE_X45Y146        LUT2 (Prop_lut2_I1_O)        0.124     4.835 r  design_1_i/led_ctl_0/led_o[2]_i_209/O
                         net (fo=2, routed)           0.418     5.253    design_1_i/led_ctl_0/U0/cnt_reg[31]_4[0]
    SLICE_X42Y148        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     5.536 r  design_1_i/led_ctl_0/U0/led_o_reg[2]_i_181/CO[3]
                         net (fo=1, routed)           0.000     5.536    design_1_i/led_ctl_0/U0/led_o_reg[2]_i_181_n_0
    SLICE_X42Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     5.701 r  design_1_i/led_ctl_0/U0/led_o_reg[2]_i_126/O[1]
                         net (fo=1, routed)           0.314     6.015    design_1_i/led_ctl_0/U0/led_o_reg[2]_i_126_n_6
    SLICE_X43Y148        LUT4 (Prop_lut4_I3_O)        0.125     6.140 r  design_1_i/led_ctl_0/U0/led_o[2]_i_70/O
                         net (fo=1, routed)           0.000     6.140    design_1_i/led_ctl_0/U0/led_o[2]_i_70_n_0
    SLICE_X43Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.407 r  design_1_i/led_ctl_0/U0/led_o_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.407    design_1_i/led_ctl_0/U0/led_o_reg[2]_i_18_n_0
    SLICE_X43Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.573 f  design_1_i/led_ctl_0/U0/led_o_reg[2]_i_104/O[1]
                         net (fo=1, routed)           0.403     6.976    design_1_i/led_ctl_0/U0/led_o_reg[2]_i_104_n_6
    SLICE_X45Y151        LUT1 (Prop_lut1_I0_O)        0.123     7.099 r  design_1_i/led_ctl_0/U0/led_o[2]_i_32/O
                         net (fo=1, routed)           0.000     7.099    design_1_i/led_ctl_0/U0/led_o[2]_i_32_n_0
    SLICE_X45Y151        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.250     7.349 r  design_1_i/led_ctl_0/U0/led_o_reg[2]_i_8/CO[1]
                         net (fo=38, routed)          0.321     7.671    design_1_i/led_ctl_0/U0_n_105
    SLICE_X44Y152        LUT3 (Prop_lut3_I1_O)        0.122     7.793 r  design_1_i/led_ctl_0/led_o[2]_i_99/O
                         net (fo=1, routed)           0.000     7.793    design_1_i/led_ctl_0/led_o[2]_i_99_n_0
    SLICE_X44Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.060 r  design_1_i/led_ctl_0/led_o_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.060    design_1_i/led_ctl_0/led_o_reg[2]_i_25_n_0
    SLICE_X44Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.113 r  design_1_i/led_ctl_0/led_o_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.113    design_1_i/led_ctl_0/led_o_reg[2]_i_24_n_0
    SLICE_X44Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.166 r  design_1_i/led_ctl_0/led_o_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.166    design_1_i/led_ctl_0/led_o_reg[2]_i_23_n_0
    SLICE_X44Y155        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.332 f  design_1_i/led_ctl_0/led_o_reg[2]_i_101/O[1]
                         net (fo=1, routed)           0.252     8.584    design_1_i/led_ctl_0/U0/cnt_reg[24]_2[1]
    SLICE_X46Y154        LUT4 (Prop_lut4_I0_O)        0.123     8.707 f  design_1_i/led_ctl_0/U0/led_o[2]_i_103/O
                         net (fo=1, routed)           0.106     8.812    design_1_i/led_ctl_0/U0/led_o[2]_i_103_n_0
    SLICE_X46Y154        LUT5 (Prop_lut5_I4_O)        0.043     8.855 f  design_1_i/led_ctl_0/U0/led_o[2]_i_27/O
                         net (fo=1, routed)           0.236     9.092    design_1_i/led_ctl_0/U0/led_o[2]_i_27_n_0
    SLICE_X45Y155        LUT6 (Prop_lut6_I5_O)        0.043     9.135 r  design_1_i/led_ctl_0/U0/led_o[2]_i_6/O
                         net (fo=1, routed)           0.182     9.316    design_1_i/led_ctl_0/U0/led_o[2]_i_6_n_0
    SLICE_X47Y155        LUT6 (Prop_lut6_I5_O)        0.043     9.359 r  design_1_i/led_ctl_0/U0/led_o[2]_i_1/O
                         net (fo=1, routed)           0.000     9.359    design_1_i/led_ctl_0/U0/led_buf[2]
    SLICE_X47Y155        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  clock_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.243     3.495    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X47Y155        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[2]/C
                         clock pessimism             -0.723     2.772    
                         clock uncertainty           -0.060     2.711    
    SLICE_X47Y155        FDRE (Setup_fdre_C_D)        0.034     2.745    design_1_i/led_ctl_0/U0/led_o_reg[2]
  -------------------------------------------------------------------
                         required time                          2.745    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                 -6.614    

Slack (VIOLATED) :        -6.318ns  (required time - arrival time)
  Source:                 design_1_i/led_ctl_0/U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/led_ctl_0/U0/led_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.099ns  (logic 4.704ns (42.383%)  route 6.395ns (57.617%))
  Logic Levels:           38  (CARRY4=23 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 3.560 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.940ns
    Clock Pessimism Removal (CPR):    -0.723ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.544    -1.940    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X44Y136        FDRE                                         r  design_1_i/led_ctl_0/U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y136        FDRE (Prop_fdre_C_Q)         0.204    -1.736 r  design_1_i/led_ctl_0/U0/cnt_reg[0]/Q
                         net (fo=98, routed)          0.129    -1.607    design_1_i/led_ctl_0/U0/out[0]
    SLICE_X45Y136        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    -1.239 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_143/CO[3]
                         net (fo=1, routed)           0.000    -1.239    design_1_i/led_ctl_0/U0/led_o_reg[6]_i_143_n_0
    SLICE_X45Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.186 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_96/CO[3]
                         net (fo=1, routed)           0.000    -1.186    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_96_n_0
    SLICE_X45Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.133 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_119/CO[3]
                         net (fo=1, routed)           0.000    -1.133    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_119_n_0
    SLICE_X45Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.080 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_115/CO[3]
                         net (fo=1, routed)           0.000    -1.080    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_115_n_0
    SLICE_X45Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.027 r  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_69/CO[3]
                         net (fo=1, routed)           0.000    -1.027    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_69_n_0
    SLICE_X45Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.974 r  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    -0.974    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_28_n_0
    SLICE_X45Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.808 f  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_7/O[1]
                         net (fo=37, routed)          0.515    -0.293    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_7_n_6
    SLICE_X43Y141        LUT2 (Prop_lut2_I0_O)        0.123    -0.170 r  design_1_i/led_ctl_0/U0/led_o[6]_i_198/O
                         net (fo=1, routed)           0.000    -0.170    design_1_i/led_ctl_0/U0/led_o[6]_i_198_n_0
    SLICE_X43Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.097 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_144/CO[3]
                         net (fo=846, routed)         0.692     0.789    design_1_i/led_ctl_0/U0/led_buf7
    SLICE_X47Y141        LUT3 (Prop_lut3_I1_O)        0.043     0.832 r  design_1_i/led_ctl_0/U0/led_o[0]_i_325/O
                         net (fo=49, routed)          0.547     1.379    design_1_i/led_ctl_0/U0/led_o[0]_i_325_n_0
    SLICE_X38Y138        LUT6 (Prop_lut6_I5_O)        0.043     1.422 r  design_1_i/led_ctl_0/U0/led_o[4]_i_288/O
                         net (fo=5, routed)           0.403     1.825    design_1_i/led_ctl_0/U0/led_o[4]_i_288_n_0
    SLICE_X32Y139        LUT5 (Prop_lut5_I4_O)        0.043     1.868 r  design_1_i/led_ctl_0/U0/led_o[3]_i_259/O
                         net (fo=2, routed)           0.488     2.357    design_1_i/led_ctl_0/U0/led_o[3]_i_259_n_0
    SLICE_X29Y141        LUT6 (Prop_lut6_I0_O)        0.043     2.400 r  design_1_i/led_ctl_0/U0/led_o[3]_i_263/O
                         net (fo=1, routed)           0.000     2.400    design_1_i/led_ctl_0/U0/led_o[3]_i_263_n_0
    SLICE_X29Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     2.595 r  design_1_i/led_ctl_0/U0/led_o_reg[3]_i_246/CO[3]
                         net (fo=1, routed)           0.000     2.595    design_1_i/led_ctl_0/U0/led_o_reg[3]_i_246_n_0
    SLICE_X29Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.648 r  design_1_i/led_ctl_0/U0/led_o_reg[3]_i_235/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/led_ctl_0/U0/led_o_reg[3]_i_235_n_0
    SLICE_X29Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.701 r  design_1_i/led_ctl_0/U0/led_o_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000     2.701    design_1_i/led_ctl_0/U0/led_o_reg[3]_i_216_n_0
    SLICE_X29Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.754 r  design_1_i/led_ctl_0/U0/led_o_reg[3]_i_199/CO[3]
                         net (fo=1, routed)           0.000     2.754    design_1_i/led_ctl_0/U0/led_o_reg[3]_i_199_n_0
    SLICE_X29Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.807 r  design_1_i/led_ctl_0/U0/led_o_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000     2.807    design_1_i/led_ctl_0/U0/led_o_reg[3]_i_152_n_0
    SLICE_X29Y146        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     2.956 r  design_1_i/led_ctl_0/U0/led_o_reg[3]_i_140/O[3]
                         net (fo=22, routed)          0.475     3.431    design_1_i/led_ctl_0/U0_n_7
    SLICE_X31Y147        LUT3 (Prop_lut3_I0_O)        0.120     3.551 r  design_1_i/led_ctl_0/led_o[3]_i_186/O
                         net (fo=1, routed)           0.000     3.551    design_1_i/led_ctl_0/led_o[3]_i_186_n_0
    SLICE_X31Y147        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     3.746 r  design_1_i/led_ctl_0/led_o_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     3.746    design_1_i/led_ctl_0/led_o_reg[3]_i_148_n_0
    SLICE_X31Y148        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     3.857 r  design_1_i/led_ctl_0/led_o_reg[3]_i_213/O[2]
                         net (fo=4, routed)           0.546     4.403    design_1_i/led_ctl_0/led_o_reg[3]_i_213_n_5
    SLICE_X29Y150        LUT4 (Prop_lut4_I0_O)        0.129     4.532 r  design_1_i/led_ctl_0/led_o[3]_i_167/O
                         net (fo=2, routed)           0.351     4.883    design_1_i/led_ctl_0/led_o[3]_i_167_n_0
    SLICE_X29Y150        LUT5 (Prop_lut5_I0_O)        0.132     5.015 r  design_1_i/led_ctl_0/led_o[3]_i_171/O
                         net (fo=1, routed)           0.000     5.015    design_1_i/led_ctl_0/U0/cnt_reg[28]_11[3]
    SLICE_X29Y150        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.208 r  design_1_i/led_ctl_0/U0/led_o_reg[3]_i_142/CO[3]
                         net (fo=1, routed)           0.000     5.208    design_1_i/led_ctl_0/U0/led_o_reg[3]_i_142_n_0
    SLICE_X29Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.374 r  design_1_i/led_ctl_0/U0/led_o_reg[3]_i_150/O[1]
                         net (fo=1, routed)           0.454     5.827    design_1_i/led_ctl_0/U0/led_o_reg[3]_i_150_n_6
    SLICE_X30Y153        LUT4 (Prop_lut4_I3_O)        0.123     5.950 r  design_1_i/led_ctl_0/U0/led_o[3]_i_132/O
                         net (fo=1, routed)           0.000     5.950    design_1_i/led_ctl_0/U0/led_o[3]_i_132_n_0
    SLICE_X30Y153        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     6.133 r  design_1_i/led_ctl_0/U0/led_o_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000     6.133    design_1_i/led_ctl_0/U0/led_o_reg[3]_i_36_n_0
    SLICE_X30Y154        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     6.245 f  design_1_i/led_ctl_0/U0/led_o_reg[3]_i_38/O[2]
                         net (fo=1, routed)           0.343     6.588    design_1_i/led_ctl_0/U0/led_o_reg[3]_i_38_n_5
    SLICE_X32Y155        LUT1 (Prop_lut1_I0_O)        0.127     6.715 r  design_1_i/led_ctl_0/U0/led_o[3]_i_63/O
                         net (fo=1, routed)           0.000     6.715    design_1_i/led_ctl_0/U0/led_o[3]_i_63_n_0
    SLICE_X32Y155        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.245     6.960 r  design_1_i/led_ctl_0/U0/led_o_reg[3]_i_14/CO[1]
                         net (fo=37, routed)          0.480     7.441    design_1_i/led_ctl_0/U0_n_140
    SLICE_X33Y151        LUT3 (Prop_lut3_I1_O)        0.124     7.565 r  design_1_i/led_ctl_0/led_o[3]_i_101/O
                         net (fo=1, routed)           0.000     7.565    design_1_i/led_ctl_0/led_o[3]_i_101_n_0
    SLICE_X33Y151        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.824 r  design_1_i/led_ctl_0/led_o_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.824    design_1_i/led_ctl_0/led_o_reg[3]_i_29_n_0
    SLICE_X33Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.935 r  design_1_i/led_ctl_0/led_o_reg[3]_i_23/O[0]
                         net (fo=1, routed)           0.342     8.276    design_1_i/led_ctl_0/U0/cnt_reg[0]_13[0]
    SLICE_X29Y153        LUT4 (Prop_lut4_I1_O)        0.124     8.400 r  design_1_i/led_ctl_0/U0/led_o[3]_i_112/O
                         net (fo=1, routed)           0.279     8.679    design_1_i/led_ctl_0/U0/led_o[3]_i_112_n_0
    SLICE_X30Y155        LUT5 (Prop_lut5_I0_O)        0.043     8.722 r  design_1_i/led_ctl_0/U0/led_o[3]_i_32/O
                         net (fo=1, routed)           0.108     8.830    design_1_i/led_ctl_0/U0/led_o[3]_i_32_n_0
    SLICE_X30Y155        LUT6 (Prop_lut6_I5_O)        0.043     8.873 r  design_1_i/led_ctl_0/U0/led_o[3]_i_6/O
                         net (fo=1, routed)           0.243     9.115    design_1_i/led_ctl_0/U0/led_o[3]_i_6_n_0
    SLICE_X30Y156        LUT6 (Prop_lut6_I5_O)        0.043     9.158 r  design_1_i/led_ctl_0/U0/led_o[3]_i_1/O
                         net (fo=1, routed)           0.000     9.158    design_1_i/led_ctl_0/U0/led_buf[3]
    SLICE_X30Y156        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  clock_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.308     3.560    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X30Y156        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[3]/C
                         clock pessimism             -0.723     2.837    
                         clock uncertainty           -0.060     2.776    
    SLICE_X30Y156        FDRE (Setup_fdre_C_D)        0.064     2.840    design_1_i/led_ctl_0/U0/led_o_reg[3]
  -------------------------------------------------------------------
                         required time                          2.840    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                 -6.318    

Slack (VIOLATED) :        -6.158ns  (required time - arrival time)
  Source:                 design_1_i/led_ctl_0/U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/led_ctl_0/U0/led_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.935ns  (logic 4.916ns (44.959%)  route 6.019ns (55.041%))
  Logic Levels:           38  (CARRY4=26 LUT2=2 LUT3=3 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 3.555 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.940ns
    Clock Pessimism Removal (CPR):    -0.723ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.544    -1.940    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X44Y136        FDRE                                         r  design_1_i/led_ctl_0/U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y136        FDRE (Prop_fdre_C_Q)         0.204    -1.736 r  design_1_i/led_ctl_0/U0/cnt_reg[0]/Q
                         net (fo=98, routed)          0.129    -1.607    design_1_i/led_ctl_0/U0/out[0]
    SLICE_X45Y136        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    -1.239 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_143/CO[3]
                         net (fo=1, routed)           0.000    -1.239    design_1_i/led_ctl_0/U0/led_o_reg[6]_i_143_n_0
    SLICE_X45Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.186 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_96/CO[3]
                         net (fo=1, routed)           0.000    -1.186    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_96_n_0
    SLICE_X45Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.133 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_119/CO[3]
                         net (fo=1, routed)           0.000    -1.133    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_119_n_0
    SLICE_X45Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.080 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_115/CO[3]
                         net (fo=1, routed)           0.000    -1.080    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_115_n_0
    SLICE_X45Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.027 r  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_69/CO[3]
                         net (fo=1, routed)           0.000    -1.027    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_69_n_0
    SLICE_X45Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.974 r  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    -0.974    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_28_n_0
    SLICE_X45Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.808 f  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_7/O[1]
                         net (fo=37, routed)          0.515    -0.293    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_7_n_6
    SLICE_X43Y141        LUT2 (Prop_lut2_I0_O)        0.123    -0.170 r  design_1_i/led_ctl_0/U0/led_o[6]_i_198/O
                         net (fo=1, routed)           0.000    -0.170    design_1_i/led_ctl_0/U0/led_o[6]_i_198_n_0
    SLICE_X43Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.097 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_144/CO[3]
                         net (fo=846, routed)         0.711     0.807    design_1_i/led_ctl_0/U0/led_buf7
    SLICE_X47Y140        LUT3 (Prop_lut3_I1_O)        0.043     0.850 r  design_1_i/led_ctl_0/U0/led_o[0]_i_329/O
                         net (fo=48, routed)          0.263     1.114    design_1_i/led_ctl_0/U0/led_o[0]_i_329_n_0
    SLICE_X47Y139        LUT6 (Prop_lut6_I2_O)        0.043     1.157 r  design_1_i/led_ctl_0/U0/led_o[4]_i_290/O
                         net (fo=8, routed)           0.759     1.915    design_1_i/led_ctl_0/U0/led_o[4]_i_290_n_0
    SLICE_X30Y139        LUT6 (Prop_lut6_I0_O)        0.043     1.958 r  design_1_i/led_ctl_0/U0/led_o[4]_i_294/O
                         net (fo=1, routed)           0.000     1.958    design_1_i/led_ctl_0/U0/led_o[4]_i_294_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.204 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.204    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_277_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.258 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_268/CO[3]
                         net (fo=1, routed)           0.000     2.258    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_268_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.312 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_259/CO[3]
                         net (fo=1, routed)           0.000     2.312    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_259_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.366 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_245/CO[3]
                         net (fo=1, routed)           0.000     2.366    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_245_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.420 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_227/CO[3]
                         net (fo=1, routed)           0.000     2.420    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_227_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.474 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_192/CO[3]
                         net (fo=1, routed)           0.000     2.474    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_192_n_0
    SLICE_X30Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     2.639 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_121/O[1]
                         net (fo=18, routed)          0.569     3.208    design_1_i/led_ctl_0/U0_n_15
    SLICE_X25Y144        LUT3 (Prop_lut3_I2_O)        0.125     3.333 r  design_1_i/led_ctl_0/led_o[4]_i_220/O
                         net (fo=1, routed)           0.000     3.333    design_1_i/led_ctl_0/led_o[4]_i_220_n_0
    SLICE_X25Y144        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.266     3.599 r  design_1_i/led_ctl_0/led_o_reg[4]_i_158/O[2]
                         net (fo=2, routed)           0.354     3.954    design_1_i/led_ctl_0/led_o_reg[4]_i_158_n_5
    SLICE_X27Y145        LUT2 (Prop_lut2_I1_O)        0.133     4.087 r  design_1_i/led_ctl_0/led_o[4]_i_177/O
                         net (fo=2, routed)           0.229     4.316    design_1_i/led_ctl_0/U0/cnt_reg[31]_9[1]
    SLICE_X27Y145        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.291     4.607 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_118/CO[3]
                         net (fo=1, routed)           0.000     4.607    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_118_n_0
    SLICE_X27Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.773 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_117/O[1]
                         net (fo=1, routed)           0.342     5.114    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_117_n_6
    SLICE_X28Y146        LUT4 (Prop_lut4_I3_O)        0.123     5.237 r  design_1_i/led_ctl_0/U0/led_o[4]_i_58/O
                         net (fo=1, routed)           0.000     5.237    design_1_i/led_ctl_0/U0/led_o[4]_i_58_n_0
    SLICE_X28Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.417 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.417    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_13_n_0
    SLICE_X28Y147        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     5.529 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_46/O[2]
                         net (fo=4, routed)           0.453     5.982    design_1_i/led_ctl_0/U0/led_o_reg[4]_10[2]
    SLICE_X27Y153        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.386     6.368 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.368    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_45_n_0
    SLICE_X27Y154        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.445 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_12/CO[1]
                         net (fo=37, routed)          0.473     6.918    design_1_i/led_ctl_0/U0_n_174
    SLICE_X26Y150        LUT3 (Prop_lut3_I1_O)        0.122     7.040 r  design_1_i/led_ctl_0/led_o[4]_i_206/O
                         net (fo=1, routed)           0.000     7.040    design_1_i/led_ctl_0/led_o[4]_i_206_n_0
    SLICE_X26Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.296 r  design_1_i/led_ctl_0/led_o_reg[4]_i_133/CO[3]
                         net (fo=1, routed)           0.000     7.296    design_1_i/led_ctl_0/led_o_reg[4]_i_133_n_0
    SLICE_X26Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.350 r  design_1_i/led_ctl_0/led_o_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000     7.350    design_1_i/led_ctl_0/led_o_reg[4]_i_85_n_0
    SLICE_X26Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.404 r  design_1_i/led_ctl_0/led_o_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.404    design_1_i/led_ctl_0/led_o_reg[4]_i_25_n_0
    SLICE_X26Y153        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     7.516 f  design_1_i/led_ctl_0/led_o_reg[4]_i_92/O[2]
                         net (fo=1, routed)           0.701     8.217    design_1_i/led_ctl_0/U0/cnt_reg[24]_4[2]
    SLICE_X38Y153        LUT6 (Prop_lut6_I5_O)        0.127     8.344 f  design_1_i/led_ctl_0/U0/led_o[4]_i_94/O
                         net (fo=1, routed)           0.252     8.596    design_1_i/led_ctl_0/U0/led_o[4]_i_94_n_0
    SLICE_X36Y153        LUT6 (Prop_lut6_I0_O)        0.043     8.639 f  design_1_i/led_ctl_0/U0/led_o[4]_i_28/O
                         net (fo=1, routed)           0.164     8.803    design_1_i/led_ctl_0/U0/led_o[4]_i_28_n_0
    SLICE_X36Y153        LUT6 (Prop_lut6_I5_O)        0.043     8.846 r  design_1_i/led_ctl_0/U0/led_o[4]_i_6/O
                         net (fo=1, routed)           0.106     8.951    design_1_i/led_ctl_0/U0/led_o[4]_i_6_n_0
    SLICE_X36Y153        LUT6 (Prop_lut6_I5_O)        0.043     8.994 r  design_1_i/led_ctl_0/U0/led_o[4]_i_1/O
                         net (fo=1, routed)           0.000     8.994    design_1_i/led_ctl_0/U0/led_buf[4]
    SLICE_X36Y153        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  clock_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.303     3.555    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X36Y153        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[4]/C
                         clock pessimism             -0.723     2.832    
                         clock uncertainty           -0.060     2.771    
    SLICE_X36Y153        FDRE (Setup_fdre_C_D)        0.065     2.836    design_1_i/led_ctl_0/U0/led_o_reg[4]
  -------------------------------------------------------------------
                         required time                          2.836    
                         arrival time                          -8.994    
  -------------------------------------------------------------------
                         slack                                 -6.158    

Slack (VIOLATED) :        -5.560ns  (required time - arrival time)
  Source:                 design_1_i/led_ctl_0/U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/led_ctl_0/U0/led_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.308ns  (logic 4.505ns (43.703%)  route 5.803ns (56.297%))
  Logic Levels:           34  (CARRY4=22 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 3.558 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.940ns
    Clock Pessimism Removal (CPR):    -0.723ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.544    -1.940    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X44Y136        FDRE                                         r  design_1_i/led_ctl_0/U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y136        FDRE (Prop_fdre_C_Q)         0.204    -1.736 r  design_1_i/led_ctl_0/U0/cnt_reg[0]/Q
                         net (fo=98, routed)          0.129    -1.607    design_1_i/led_ctl_0/U0/out[0]
    SLICE_X45Y136        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    -1.239 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_143/CO[3]
                         net (fo=1, routed)           0.000    -1.239    design_1_i/led_ctl_0/U0/led_o_reg[6]_i_143_n_0
    SLICE_X45Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.186 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_96/CO[3]
                         net (fo=1, routed)           0.000    -1.186    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_96_n_0
    SLICE_X45Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.133 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_119/CO[3]
                         net (fo=1, routed)           0.000    -1.133    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_119_n_0
    SLICE_X45Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.080 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_115/CO[3]
                         net (fo=1, routed)           0.000    -1.080    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_115_n_0
    SLICE_X45Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.027 r  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_69/CO[3]
                         net (fo=1, routed)           0.000    -1.027    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_69_n_0
    SLICE_X45Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.974 r  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    -0.974    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_28_n_0
    SLICE_X45Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.808 f  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_7/O[1]
                         net (fo=37, routed)          0.515    -0.293    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_7_n_6
    SLICE_X43Y141        LUT2 (Prop_lut2_I0_O)        0.123    -0.170 r  design_1_i/led_ctl_0/U0/led_o[6]_i_198/O
                         net (fo=1, routed)           0.000    -0.170    design_1_i/led_ctl_0/U0/led_o[6]_i_198_n_0
    SLICE_X43Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.097 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_144/CO[3]
                         net (fo=846, routed)         0.649     0.746    design_1_i/led_ctl_0/U0/led_buf7
    SLICE_X47Y142        LUT3 (Prop_lut3_I1_O)        0.043     0.789 r  design_1_i/led_ctl_0/U0/led_o[6]_i_160/O
                         net (fo=47, routed)          0.327     1.116    design_1_i/led_ctl_0/U0/led_o[6]_i_160_n_0
    SLICE_X45Y145        LUT6 (Prop_lut6_I2_O)        0.043     1.159 r  design_1_i/led_ctl_0/U0/led_o[3]_i_255/O
                         net (fo=9, routed)           0.879     2.038    design_1_i/led_ctl_0/U0/led_o[3]_i_255_n_0
    SLICE_X31Y141        LUT6 (Prop_lut6_I5_O)        0.043     2.081 r  design_1_i/led_ctl_0/U0/led_o[5]_i_243/O
                         net (fo=1, routed)           0.000     2.081    design_1_i/led_ctl_0/U0/led_o[5]_i_243_n_0
    SLICE_X31Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.348 r  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_235/CO[3]
                         net (fo=1, routed)           0.000     2.348    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_235_n_0
    SLICE_X31Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.401 r  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_230/CO[3]
                         net (fo=1, routed)           0.000     2.401    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_230_n_0
    SLICE_X31Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.454 r  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_225/CO[3]
                         net (fo=1, routed)           0.000     2.454    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_225_n_0
    SLICE_X31Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.507 r  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_215/CO[3]
                         net (fo=1, routed)           0.000     2.507    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_215_n_0
    SLICE_X31Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.560 r  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_174/CO[3]
                         net (fo=1, routed)           0.000     2.560    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_174_n_0
    SLICE_X31Y146        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.671 r  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_175/O[0]
                         net (fo=19, routed)          0.584     3.256    design_1_i/led_ctl_0/U0_n_277
    SLICE_X24Y150        LUT3 (Prop_lut3_I1_O)        0.128     3.384 r  design_1_i/led_ctl_0/led_o[5]_i_210/O
                         net (fo=2, routed)           0.279     3.663    design_1_i/led_ctl_0/led_o[5]_i_210_n_0
    SLICE_X24Y150        LUT4 (Prop_lut4_I3_O)        0.134     3.797 r  design_1_i/led_ctl_0/led_o[5]_i_213/O
                         net (fo=1, routed)           0.000     3.797    design_1_i/led_ctl_0/led_o[5]_i_213_n_0
    SLICE_X24Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     4.053 r  design_1_i/led_ctl_0/led_o_reg[5]_i_152/CO[3]
                         net (fo=1, routed)           0.000     4.053    design_1_i/led_ctl_0/led_o_reg[5]_i_152_n_0
    SLICE_X24Y151        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     4.204 r  design_1_i/led_ctl_0/led_o_reg[5]_i_93/O[3]
                         net (fo=1, routed)           0.513     4.718    design_1_i/led_ctl_0/U0/cnt_reg[28]_31[3]
    SLICE_X28Y155        LUT4 (Prop_lut4_I3_O)        0.120     4.838 r  design_1_i/led_ctl_0/U0/led_o[5]_i_43/O
                         net (fo=1, routed)           0.000     4.838    design_1_i/led_ctl_0/U0/led_o[5]_i_43_n_0
    SLICE_X28Y155        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     5.146 r  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_13/O[3]
                         net (fo=5, routed)           0.390     5.536    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_13_n_4
    SLICE_X29Y157        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.915 r  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.915    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_36_n_0
    SLICE_X29Y158        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.992 r  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_14/CO[1]
                         net (fo=41, routed)          0.467     6.459    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_14_n_2
    SLICE_X31Y155        LUT3 (Prop_lut3_I1_O)        0.122     6.581 r  design_1_i/led_ctl_0/U0/led_o[5]_i_197/O
                         net (fo=1, routed)           0.000     6.581    design_1_i/led_ctl_0/U0/led_o[5]_i_197_n_0
    SLICE_X31Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.848 r  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_140/CO[3]
                         net (fo=1, routed)           0.000     6.848    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_140_n_0
    SLICE_X31Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.901 r  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_68/CO[3]
                         net (fo=1, routed)           0.000     6.901    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_68_n_0
    SLICE_X31Y157        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.050 f  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_137/O[3]
                         net (fo=1, routed)           0.423     7.473    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_137_n_4
    SLICE_X33Y157        LUT4 (Prop_lut4_I0_O)        0.120     7.593 f  design_1_i/led_ctl_0/U0/led_o[5]_i_64/O
                         net (fo=1, routed)           0.354     7.948    design_1_i/led_ctl_0/U0/led_o[5]_i_64_n_0
    SLICE_X32Y157        LUT6 (Prop_lut6_I2_O)        0.043     7.991 r  design_1_i/led_ctl_0/U0/led_o[5]_i_26/O
                         net (fo=1, routed)           0.105     8.096    design_1_i/led_ctl_0/U0/led_o[5]_i_26_n_0
    SLICE_X32Y157        LUT5 (Prop_lut5_I1_O)        0.043     8.139 r  design_1_i/led_ctl_0/U0/led_o[5]_i_6/O
                         net (fo=1, routed)           0.186     8.325    design_1_i/led_ctl_0/U0/led_o[5]_i_6_n_0
    SLICE_X33Y158        LUT6 (Prop_lut6_I5_O)        0.043     8.368 r  design_1_i/led_ctl_0/U0/led_o[5]_i_1/O
                         net (fo=1, routed)           0.000     8.368    design_1_i/led_ctl_0/U0/led_buf[5]
    SLICE_X33Y158        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  clock_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.306     3.558    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X33Y158        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[5]/C
                         clock pessimism             -0.723     2.835    
                         clock uncertainty           -0.060     2.774    
    SLICE_X33Y158        FDRE (Setup_fdre_C_D)        0.034     2.808    design_1_i/led_ctl_0/U0/led_o_reg[5]
  -------------------------------------------------------------------
                         required time                          2.808    
                         arrival time                          -8.368    
  -------------------------------------------------------------------
                         slack                                 -5.560    

Slack (VIOLATED) :        -4.756ns  (required time - arrival time)
  Source:                 design_1_i/led_ctl_0/U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/led_ctl_0/U0/led_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.742ns  (logic 4.120ns (42.290%)  route 5.622ns (57.710%))
  Logic Levels:           34  (CARRY4=24 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns = ( 3.721 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.940ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.544    -1.940    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X44Y136        FDRE                                         r  design_1_i/led_ctl_0/U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y136        FDRE (Prop_fdre_C_Q)         0.204    -1.736 r  design_1_i/led_ctl_0/U0/cnt_reg[0]/Q
                         net (fo=98, routed)          0.129    -1.607    design_1_i/led_ctl_0/U0/out[0]
    SLICE_X45Y136        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    -1.239 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_143/CO[3]
                         net (fo=1, routed)           0.000    -1.239    design_1_i/led_ctl_0/U0/led_o_reg[6]_i_143_n_0
    SLICE_X45Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.186 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_96/CO[3]
                         net (fo=1, routed)           0.000    -1.186    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_96_n_0
    SLICE_X45Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.133 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_119/CO[3]
                         net (fo=1, routed)           0.000    -1.133    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_119_n_0
    SLICE_X45Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.080 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_115/CO[3]
                         net (fo=1, routed)           0.000    -1.080    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_115_n_0
    SLICE_X45Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.027 r  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_69/CO[3]
                         net (fo=1, routed)           0.000    -1.027    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_69_n_0
    SLICE_X45Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.974 r  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    -0.974    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_28_n_0
    SLICE_X45Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.808 f  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_7/O[1]
                         net (fo=37, routed)          0.515    -0.293    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_7_n_6
    SLICE_X43Y141        LUT2 (Prop_lut2_I0_O)        0.123    -0.170 r  design_1_i/led_ctl_0/U0/led_o[6]_i_198/O
                         net (fo=1, routed)           0.000    -0.170    design_1_i/led_ctl_0/U0/led_o[6]_i_198_n_0
    SLICE_X43Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.097 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_144/CO[3]
                         net (fo=846, routed)         1.671     1.767    design_1_i/led_ctl_0/U0/led_buf7
    SLICE_X28Y134        LUT5 (Prop_lut5_I1_O)        0.043     1.810 r  design_1_i/led_ctl_0/U0/led_o[6]_i_307/O
                         net (fo=1, routed)           0.000     1.810    design_1_i/led_ctl_0/U0/led_o[6]_i_307_n_0
    SLICE_X28Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.056 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_290/CO[3]
                         net (fo=1, routed)           0.000     2.056    design_1_i/led_ctl_0/U0/led_o_reg[6]_i_290_n_0
    SLICE_X28Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.110 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_283/CO[3]
                         net (fo=1, routed)           0.000     2.110    design_1_i/led_ctl_0/U0/led_o_reg[6]_i_283_n_0
    SLICE_X28Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.164 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_274/CO[3]
                         net (fo=1, routed)           0.000     2.164    design_1_i/led_ctl_0/U0/led_o_reg[6]_i_274_n_0
    SLICE_X28Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.218 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_257/CO[3]
                         net (fo=1, routed)           0.000     2.218    design_1_i/led_ctl_0/U0/led_o_reg[6]_i_257_n_0
    SLICE_X28Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.272 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_239/CO[3]
                         net (fo=1, routed)           0.000     2.272    design_1_i/led_ctl_0/U0/led_o_reg[6]_i_239_n_0
    SLICE_X28Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.326 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_210/CO[3]
                         net (fo=1, routed)           0.000     2.326    design_1_i/led_ctl_0/U0/led_o_reg[6]_i_210_n_0
    SLICE_X28Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.380 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_180/CO[3]
                         net (fo=1, routed)           0.000     2.380    design_1_i/led_ctl_0/U0/led_o_reg[6]_i_180_n_0
    SLICE_X28Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     2.488 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_179/O[0]
                         net (fo=13, routed)          0.475     2.963    design_1_i/led_ctl_0/U0_n_280
    SLICE_X26Y137        LUT3 (Prop_lut3_I2_O)        0.123     3.086 r  design_1_i/led_ctl_0/led_o[6]_i_228/O
                         net (fo=1, routed)           0.000     3.086    design_1_i/led_ctl_0/led_o[6]_i_228_n_0
    SLICE_X26Y137        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     3.394 r  design_1_i/led_ctl_0/led_o_reg[6]_i_185/O[3]
                         net (fo=1, routed)           0.619     4.014    design_1_i/led_ctl_0/U0/cnt_reg[31]_11[2]
    SLICE_X33Y137        LUT4 (Prop_lut4_I3_O)        0.120     4.134 r  design_1_i/led_ctl_0/U0/led_o[6]_i_113/O
                         net (fo=1, routed)           0.000     4.134    design_1_i/led_ctl_0/U0/led_o[6]_i_113_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     4.329 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.329    design_1_i/led_ctl_0/U0/led_o_reg[6]_i_39_n_0
    SLICE_X33Y138        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     4.440 f  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_40/O[2]
                         net (fo=3, routed)           0.464     4.904    design_1_i/led_ctl_0/U0/led_o_reg[6]_6[2]
    SLICE_X27Y136        LUT1 (Prop_lut1_I0_O)        0.122     5.026 r  design_1_i/led_ctl_0/U0/led_o[6]_i_125/O
                         net (fo=1, routed)           0.000     5.026    design_1_i/led_ctl_0/U0/led_o[6]_i_125_n_0
    SLICE_X27Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.221 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000     5.221    design_1_i/led_ctl_0/U0/led_o_reg[6]_i_41_n_0
    SLICE_X27Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.274 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.274    design_1_i/led_ctl_0/U0/led_o_reg[6]_i_31_n_0
    SLICE_X27Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.351 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_32/CO[1]
                         net (fo=40, routed)          0.596     5.947    design_1_i/led_ctl_0/U0_n_218
    SLICE_X32Y133        LUT3 (Prop_lut3_I1_O)        0.122     6.069 r  design_1_i/led_ctl_0/led_o[6]_i_129/O
                         net (fo=1, routed)           0.000     6.069    design_1_i/led_ctl_0/led_buf4[12]
    SLICE_X32Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     6.249 r  design_1_i/led_ctl_0/led_o_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     6.249    design_1_i/led_ctl_0/led_o_reg[6]_i_42_n_0
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     6.400 r  design_1_i/led_ctl_0/led_o_reg[6]_i_45/O[3]
                         net (fo=1, routed)           0.193     6.593    design_1_i/led_ctl_0/U0/cnt_reg[16]_0[3]
    SLICE_X33Y132        LUT4 (Prop_lut4_I2_O)        0.120     6.713 r  design_1_i/led_ctl_0/U0/led_o[6]_i_60/O
                         net (fo=1, routed)           0.461     7.175    design_1_i/led_ctl_0/U0/led_o[6]_i_60_n_0
    SLICE_X34Y134        LUT5 (Prop_lut5_I4_O)        0.043     7.218 f  design_1_i/led_ctl_0/U0/led_o[6]_i_16/O
                         net (fo=1, routed)           0.267     7.485    design_1_i/led_ctl_0/U0/led_o[6]_i_16_n_0
    SLICE_X35Y133        LUT6 (Prop_lut6_I5_O)        0.043     7.528 r  design_1_i/led_ctl_0/U0/led_o[6]_i_3/O
                         net (fo=1, routed)           0.231     7.759    design_1_i/led_ctl_0/U0/led_o[6]_i_3_n_0
    SLICE_X35Y133        LUT5 (Prop_lut5_I2_O)        0.043     7.802 r  design_1_i/led_ctl_0/U0/led_o[6]_i_1/O
                         net (fo=1, routed)           0.000     7.802    design_1_i/led_ctl_0/U0/led_buf[6]
    SLICE_X35Y133        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  clock_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.469     3.721    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X35Y133        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[6]/C
                         clock pessimism             -0.648     3.073    
                         clock uncertainty           -0.060     3.012    
    SLICE_X35Y133        FDRE (Setup_fdre_C_D)        0.034     3.046    design_1_i/led_ctl_0/U0/led_o_reg[6]
  -------------------------------------------------------------------
                         required time                          3.046    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                 -4.756    

Slack (VIOLATED) :        -4.319ns  (required time - arrival time)
  Source:                 design_1_i/led_ctl_0/U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/led_ctl_0/U0/led_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.330ns  (logic 3.998ns (42.853%)  route 5.332ns (57.147%))
  Logic Levels:           31  (CARRY4=23 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 3.715 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.940ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.544    -1.940    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X44Y136        FDRE                                         r  design_1_i/led_ctl_0/U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y136        FDRE (Prop_fdre_C_Q)         0.204    -1.736 r  design_1_i/led_ctl_0/U0/cnt_reg[0]/Q
                         net (fo=98, routed)          0.129    -1.607    design_1_i/led_ctl_0/U0/out[0]
    SLICE_X45Y136        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    -1.239 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_143/CO[3]
                         net (fo=1, routed)           0.000    -1.239    design_1_i/led_ctl_0/U0/led_o_reg[6]_i_143_n_0
    SLICE_X45Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.186 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_96/CO[3]
                         net (fo=1, routed)           0.000    -1.186    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_96_n_0
    SLICE_X45Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.133 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_119/CO[3]
                         net (fo=1, routed)           0.000    -1.133    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_119_n_0
    SLICE_X45Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.080 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_115/CO[3]
                         net (fo=1, routed)           0.000    -1.080    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_115_n_0
    SLICE_X45Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.027 r  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_69/CO[3]
                         net (fo=1, routed)           0.000    -1.027    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_69_n_0
    SLICE_X45Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.974 r  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    -0.974    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_28_n_0
    SLICE_X45Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.808 f  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_7/O[1]
                         net (fo=37, routed)          0.515    -0.293    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_7_n_6
    SLICE_X43Y141        LUT2 (Prop_lut2_I0_O)        0.123    -0.170 r  design_1_i/led_ctl_0/U0/led_o[6]_i_198/O
                         net (fo=1, routed)           0.000    -0.170    design_1_i/led_ctl_0/U0/led_o[6]_i_198_n_0
    SLICE_X43Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.097 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_144/CO[3]
                         net (fo=846, routed)         1.490     1.586    design_1_i/led_ctl_0/U0/led_buf7
    SLICE_X37Y142        LUT5 (Prop_lut5_I1_O)        0.043     1.629 r  design_1_i/led_ctl_0/U0/led_o[7]_i_200/O
                         net (fo=1, routed)           0.000     1.629    design_1_i/led_ctl_0/U0/led_o[7]_i_200_n_0
    SLICE_X37Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.896 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_182/CO[3]
                         net (fo=1, routed)           0.000     1.896    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_182_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.949 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000     1.949    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_161_n_0
    SLICE_X37Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.002 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000     2.002    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_146_n_0
    SLICE_X37Y145        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.113 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_147/O[0]
                         net (fo=10, routed)          0.482     2.596    design_1_i/led_ctl_0/U0_n_249
    SLICE_X36Y136        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.402     2.998 r  design_1_i/led_ctl_0/led_o_reg[7]_i_152/O[2]
                         net (fo=1, routed)           0.403     3.401    design_1_i/led_ctl_0/U0/cnt_reg[31]_13[1]
    SLICE_X39Y137        LUT4 (Prop_lut4_I3_O)        0.127     3.528 r  design_1_i/led_ctl_0/U0/led_o[7]_i_114/O
                         net (fo=1, routed)           0.000     3.528    design_1_i/led_ctl_0/U0/led_o[7]_i_114_n_0
    SLICE_X39Y137        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     3.645 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_32/O[2]
                         net (fo=4, routed)           0.635     4.279    design_1_i/led_ctl_0/U0/led_o_reg[7]_5[2]
    SLICE_X38Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.378     4.657 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.657    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_31_n_0
    SLICE_X38Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.711 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.711    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_33_n_0
    SLICE_X38Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.765 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.765    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_102_n_0
    SLICE_X38Y136        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     4.841 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_29/CO[1]
                         net (fo=38, routed)          0.623     5.465    design_1_i/led_ctl_0/U0_n_22
    SLICE_X37Y132        LUT3 (Prop_lut3_I1_O)        0.124     5.589 r  design_1_i/led_ctl_0/led_o[7]_i_66/O
                         net (fo=1, routed)           0.000     5.589    design_1_i/led_ctl_0/led_o[7]_i_66_n_0
    SLICE_X37Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.848 r  design_1_i/led_ctl_0/led_o_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.848    design_1_i/led_ctl_0/led_o_reg[7]_i_20_n_0
    SLICE_X37Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.901 r  design_1_i/led_ctl_0/led_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.901    design_1_i/led_ctl_0/led_o_reg[7]_i_21_n_0
    SLICE_X37Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.954 r  design_1_i/led_ctl_0/led_o_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.954    design_1_i/led_ctl_0/led_o_reg[7]_i_15_n_0
    SLICE_X37Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.007 r  design_1_i/led_ctl_0/led_o_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.007    design_1_i/led_ctl_0/led_o_reg[7]_i_59_n_0
    SLICE_X37Y136        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.084 f  design_1_i/led_ctl_0/led_o_reg[7]_i_58/CO[1]
                         net (fo=1, routed)           0.414     6.498    design_1_i/led_ctl_0/U0/cnt_reg[31]_1[0]
    SLICE_X36Y129        LUT4 (Prop_lut4_I0_O)        0.122     6.620 r  design_1_i/led_ctl_0/U0/led_o[7]_i_57/O
                         net (fo=1, routed)           0.290     6.910    design_1_i/led_ctl_0/U0/led_o[7]_i_57_n_0
    SLICE_X36Y131        LUT5 (Prop_lut5_I4_O)        0.043     6.953 r  design_1_i/led_ctl_0/U0/led_o[7]_i_16/O
                         net (fo=1, routed)           0.106     7.059    design_1_i/led_ctl_0/U0/led_o[7]_i_16_n_0
    SLICE_X36Y131        LUT6 (Prop_lut6_I5_O)        0.043     7.102 r  design_1_i/led_ctl_0/U0/led_o[7]_i_3/O
                         net (fo=1, routed)           0.244     7.346    design_1_i/led_ctl_0/U0/led_o[7]_i_3_n_0
    SLICE_X36Y131        LUT5 (Prop_lut5_I1_O)        0.043     7.389 r  design_1_i/led_ctl_0/U0/led_o[7]_i_1/O
                         net (fo=1, routed)           0.000     7.389    design_1_i/led_ctl_0/U0/led_o[7]_i_1_n_0
    SLICE_X36Y131        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  clock_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.463     3.715    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X36Y131        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[7]/C
                         clock pessimism             -0.648     3.067    
                         clock uncertainty           -0.060     3.006    
    SLICE_X36Y131        FDRE (Setup_fdre_C_D)        0.064     3.070    design_1_i/led_ctl_0/U0/led_o_reg[7]
  -------------------------------------------------------------------
                         required time                          3.070    
                         arrival time                          -7.389    
  -------------------------------------------------------------------
                         slack                                 -4.319    

Slack (MET) :             2.602ns  (required time - arrival time)
  Source:                 design_1_i/led_ctl_0/U0/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/led_ctl_0/U0/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.615ns (27.827%)  route 1.595ns (72.173%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 3.661 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.939ns
    Clock Pessimism Removal (CPR):    -0.624ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.545    -1.939    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X44Y137        FDRE                                         r  design_1_i/led_ctl_0/U0/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y137        FDRE (Prop_fdre_C_Q)         0.223    -1.716 r  design_1_i/led_ctl_0/U0/cnt_reg[6]/Q
                         net (fo=2, routed)           0.821    -0.896    design_1_i/led_ctl_0/U0/cnt_reg[6]
    SLICE_X46Y137        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.226    -0.670 r  design_1_i/led_ctl_0/U0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.670    design_1_i/led_ctl_0/U0/cnt_reg[4]_i_1_n_0
    SLICE_X46Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.616 r  design_1_i/led_ctl_0/U0/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.616    design_1_i/led_ctl_0/U0/cnt_reg[8]_i_1_n_0
    SLICE_X46Y139        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    -0.504 r  design_1_i/led_ctl_0/U0/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.774     0.271    design_1_i/led_ctl_0/U0/cnt_reg[12]_i_1_n_5
    SLICE_X47Y139        FDRE                                         r  design_1_i/led_ctl_0/U0/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  clock_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.409     3.661    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X47Y139        FDRE                                         r  design_1_i/led_ctl_0/U0/cnt_reg[14]/C
                         clock pessimism             -0.624     3.037    
                         clock uncertainty           -0.060     2.976    
    SLICE_X47Y139        FDRE (Setup_fdre_C_D)       -0.103     2.873    design_1_i/led_ctl_0/U0/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          2.873    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  2.602    

Slack (MET) :             2.655ns  (required time - arrival time)
  Source:                 design_1_i/led_ctl_0/U0/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/led_ctl_0/U0/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.561ns (26.019%)  route 1.595ns (73.981%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 3.660 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.939ns
    Clock Pessimism Removal (CPR):    -0.624ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.545    -1.939    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X44Y137        FDRE                                         r  design_1_i/led_ctl_0/U0/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y137        FDRE (Prop_fdre_C_Q)         0.223    -1.716 r  design_1_i/led_ctl_0/U0/cnt_reg[6]/Q
                         net (fo=2, routed)           0.821    -0.896    design_1_i/led_ctl_0/U0/cnt_reg[6]
    SLICE_X46Y137        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.226    -0.670 r  design_1_i/led_ctl_0/U0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.670    design_1_i/led_ctl_0/U0/cnt_reg[4]_i_1_n_0
    SLICE_X46Y138        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    -0.558 r  design_1_i/led_ctl_0/U0/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.774     0.217    design_1_i/led_ctl_0/U0/cnt_reg[8]_i_1_n_5
    SLICE_X47Y138        FDRE                                         r  design_1_i/led_ctl_0/U0/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  clock_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.408     3.660    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X47Y138        FDRE                                         r  design_1_i/led_ctl_0/U0/cnt_reg[10]/C
                         clock pessimism             -0.624     3.036    
                         clock uncertainty           -0.060     2.975    
    SLICE_X47Y138        FDRE (Setup_fdre_C_D)       -0.103     2.872    design_1_i/led_ctl_0/U0/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          2.872    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  2.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.118ns (36.921%)  route 0.202ns (63.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.814    -0.311    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X178Y26        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y26        FDRE (Prop_fdre_C_Q)         0.118    -0.193 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=2, routed)           0.202     0.009    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X11Y10        RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.107    -0.260    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X11Y10        RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.008    -0.267    
    RAMB18_X11Y10        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.084    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.118ns (33.575%)  route 0.233ns (66.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.813    -0.312    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X178Y25        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y25        FDRE (Prop_fdre_C_Q)         0.118    -0.194 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=2, routed)           0.233     0.040    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X11Y10        RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.107    -0.260    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X11Y10        RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.008    -0.267    
    RAMB18_X11Y10        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.084    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.118ns (33.475%)  route 0.235ns (66.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.814    -0.311    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X178Y26        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y26        FDRE (Prop_fdre_C_Q)         0.118    -0.193 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=2, routed)           0.235     0.042    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X11Y10        RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.107    -0.260    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X11Y10        RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.008    -0.267    
    RAMB18_X11Y10        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.084    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/data_recovery_0/U0/used_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/data_recovery_0/U0/pipe_ce0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.399%)  route 0.099ns (43.601%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.786    -0.339    design_1_i/data_recovery_0/U0/clk
    SLICE_X171Y5         FDCE                                         r  design_1_i/data_recovery_0/U0/used_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y5         FDCE (Prop_fdce_C_Q)         0.100    -0.239 r  design_1_i/data_recovery_0/U0/used_reg/Q
                         net (fo=2, routed)           0.099    -0.140    design_1_i/data_recovery_0/U0/used
    SLICE_X172Y5         LUT4 (Prop_lut4_I3_O)        0.028    -0.112 r  design_1_i/data_recovery_0/U0/usebbb_i_1/O
                         net (fo=6, routed)           0.000    -0.112    design_1_i/data_recovery_0/U0/pipe_ce00
    SLICE_X172Y5         FDCE                                         r  design_1_i/data_recovery_0/U0/pipe_ce0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.048    -0.318    design_1_i/data_recovery_0/U0/clk
    SLICE_X172Y5         FDCE                                         r  design_1_i/data_recovery_0/U0/pipe_ce0_reg/C
                         clock pessimism             -0.007    -0.325    
    SLICE_X172Y5         FDCE (Hold_fdce_C_D)         0.087    -0.238    design_1_i/data_recovery_0/U0/pipe_ce0_reg
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/data_recovery_0/U0/ddn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/data_recovery_0/U0/usec_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.146ns (70.733%)  route 0.060ns (29.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.786    -0.339    design_1_i/data_recovery_0/U0/clk
    SLICE_X170Y5         FDCE                                         r  design_1_i/data_recovery_0/U0/ddn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y5         FDCE (Prop_fdce_C_Q)         0.118    -0.221 r  design_1_i/data_recovery_0/U0/ddn_reg/Q
                         net (fo=4, routed)           0.060    -0.161    design_1_i/data_recovery_0/U0/ddn
    SLICE_X171Y5         LUT6 (Prop_lut6_I1_O)        0.028    -0.133 r  design_1_i/data_recovery_0/U0/usec_i_1/O
                         net (fo=1, routed)           0.000    -0.133    design_1_i/data_recovery_0/U0/usec0
    SLICE_X171Y5         FDCE                                         r  design_1_i/data_recovery_0/U0/usec_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.048    -0.318    design_1_i/data_recovery_0/U0/clk
    SLICE_X171Y5         FDCE                                         r  design_1_i/data_recovery_0/U0/usec_reg/C
                         clock pessimism             -0.010    -0.328    
    SLICE_X171Y5         FDCE (Hold_fdce_C_D)         0.061    -0.267    design_1_i/data_recovery_0/U0/usec_reg
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/data_recovery_0/U0/usec_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/data_recovery_0/U0/useccc_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.011%)  route 0.100ns (49.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.786    -0.339    design_1_i/data_recovery_0/U0/clk
    SLICE_X171Y5         FDCE                                         r  design_1_i/data_recovery_0/U0/usec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y5         FDCE (Prop_fdce_C_Q)         0.100    -0.239 r  design_1_i/data_recovery_0/U0/usec_reg/Q
                         net (fo=2, routed)           0.100    -0.139    design_1_i/data_recovery_0/U0/usec
    SLICE_X172Y5         FDCE                                         r  design_1_i/data_recovery_0/U0/useccc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.048    -0.318    design_1_i/data_recovery_0/U0/clk
    SLICE_X172Y5         FDCE                                         r  design_1_i/data_recovery_0/U0/useccc_reg/C
                         clock pessimism             -0.007    -0.325    
    SLICE_X172Y5         FDCE (Hold_fdce_C_D)         0.040    -0.285    design_1_i/data_recovery_0/U0/useccc_reg
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/data_recovery_0/U0/useb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/data_recovery_0/U0/usebbb_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.389%)  route 0.102ns (50.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.786    -0.339    design_1_i/data_recovery_0/U0/clk
    SLICE_X171Y5         FDCE                                         r  design_1_i/data_recovery_0/U0/useb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y5         FDCE (Prop_fdce_C_Q)         0.100    -0.239 r  design_1_i/data_recovery_0/U0/useb_reg/Q
                         net (fo=2, routed)           0.102    -0.136    design_1_i/data_recovery_0/U0/useb
    SLICE_X172Y5         FDCE                                         r  design_1_i/data_recovery_0/U0/usebbb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.048    -0.318    design_1_i/data_recovery_0/U0/clk
    SLICE_X172Y5         FDCE                                         r  design_1_i/data_recovery_0/U0/usebbb_reg/C
                         clock pessimism             -0.007    -0.325    
    SLICE_X172Y5         FDCE (Hold_fdce_C_D)         0.040    -0.285    design_1_i/data_recovery_0/U0/usebbb_reg
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/data_recovery_0/U0/az_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/data_recovery_0/U0/sdata_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.157ns (72.570%)  route 0.059ns (27.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.786    -0.339    design_1_i/data_recovery_0/U0/clk
    SLICE_X173Y5         FDPE                                         r  design_1_i/data_recovery_0/U0/az_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y5         FDPE (Prop_fdpe_C_Q)         0.091    -0.248 r  design_1_i/data_recovery_0/U0/az_reg[3]/Q
                         net (fo=2, routed)           0.059    -0.189    design_1_i/data_recovery_0/U0/az[3]
    SLICE_X173Y5         LUT6 (Prop_lut6_I1_O)        0.066    -0.123 r  design_1_i/data_recovery_0/U0/sdata[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    design_1_i/data_recovery_0/U0/sdata[1]_i_1_n_0
    SLICE_X173Y5         FDPE                                         r  design_1_i/data_recovery_0/U0/sdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.048    -0.318    design_1_i/data_recovery_0/U0/clk
    SLICE_X173Y5         FDPE                                         r  design_1_i/data_recovery_0/U0/sdata_reg[1]/C
                         clock pessimism             -0.021    -0.339    
    SLICE_X173Y5         FDPE (Hold_fdpe_C_D)         0.060    -0.279    design_1_i/data_recovery_0/U0/sdata_reg[1]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/data_recovery_0/U0/pipe_ce0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/data_recovery_0/U0/sdata_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.146ns (62.915%)  route 0.086ns (37.085%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.786    -0.339    design_1_i/data_recovery_0/U0/clk
    SLICE_X172Y5         FDCE                                         r  design_1_i/data_recovery_0/U0/pipe_ce0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y5         FDCE (Prop_fdce_C_Q)         0.118    -0.221 r  design_1_i/data_recovery_0/U0/pipe_ce0_reg/Q
                         net (fo=2, routed)           0.086    -0.135    design_1_i/data_recovery_0/U0/pipe_ce0
    SLICE_X173Y5         LUT4 (Prop_lut4_I2_O)        0.028    -0.107 r  design_1_i/data_recovery_0/U0/sdata[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    design_1_i/data_recovery_0/U0/sdata[0]_i_1_n_0
    SLICE_X173Y5         FDPE                                         r  design_1_i/data_recovery_0/U0/sdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.048    -0.318    design_1_i/data_recovery_0/U0/clk
    SLICE_X173Y5         FDPE                                         r  design_1_i/data_recovery_0/U0/sdata_reg[0]/C
                         clock pessimism             -0.010    -0.328    
    SLICE_X173Y5         FDPE (Hold_fdpe_C_D)         0.060    -0.268    design_1_i/data_recovery_0/U0/sdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/data_recovery_0/U0/ff_a0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/data_recovery_0/U0/ff_a1/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.118ns (52.693%)  route 0.106ns (47.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.786    -0.339    design_1_i/data_recovery_0/U0/clk
    SLICE_X172Y6         FDCE                                         r  design_1_i/data_recovery_0/U0/ff_a0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y6         FDCE (Prop_fdce_C_Q)         0.118    -0.221 r  design_1_i/data_recovery_0/U0/ff_a0/Q
                         net (fo=1, routed)           0.106    -0.115    design_1_i/data_recovery_0/U0/az[0]
    SLICE_X172Y6         FDCE                                         r  design_1_i/data_recovery_0/U0/ff_a1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.048    -0.318    design_1_i/data_recovery_0/U0/clk
    SLICE_X172Y6         FDCE                                         r  design_1_i/data_recovery_0/U0/ff_a1/C
                         clock pessimism             -0.021    -0.339    
    SLICE_X172Y6         FDCE (Hold_fdce_C_D)         0.059    -0.280    design_1_i/data_recovery_0/U0/ff_a1
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB18_X11Y10    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB18_X11Y10    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X172Y6     design_1_i/data_recovery_0/U0/aap_reg/C
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X173Y5     design_1_i/data_recovery_0/U0/az_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X172Y6     design_1_i/data_recovery_0/U0/bbp_reg/C
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X173Y5     design_1_i/data_recovery_0/U0/bz_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X170Y5     design_1_i/data_recovery_0/U0/ccp_reg/C
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X170Y5     design_1_i/data_recovery_0/U0/ddp_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X173Y5     design_1_i/data_recovery_0/U0/az_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X173Y5     design_1_i/data_recovery_0/U0/bz_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X170Y5     design_1_i/data_recovery_0/U0/ccp_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X170Y5     design_1_i/data_recovery_0/U0/ddp_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X173Y5     design_1_i/data_recovery_0/U0/ff_a2/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X170Y5     design_1_i/data_recovery_0/U0/ff_d2/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X172Y5     design_1_i/data_recovery_0/U0/useddd_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X44Y136    design_1_i/led_ctl_0/U0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X172Y6     design_1_i/data_recovery_0/U0/aap_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X173Y5     design_1_i/data_recovery_0/U0/az_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X46Y140    design_1_i/led_ctl_0/U0/cnt_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X46Y140    design_1_i/led_ctl_0/U0/cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X46Y140    design_1_i/led_ctl_0/U0/cnt_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X46Y140    design_1_i/led_ctl_0/U0/cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X46Y140    design_1_i/led_ctl_0/U0/cnt_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X46Y140    design_1_i/led_ctl_0/U0/cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X44Y136    design_1_i/led_ctl_0/U0/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X44Y136    design_1_i/led_ctl_0/U0/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X46Y141    design_1_i/led_ctl_0/U0/cnt_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X46Y141    design_1_i/led_ctl_0/U0/cnt_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y19   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            0.700         5.000       4.300      SLICE_X173Y6     design_1_i/data_recovery_0/U0/ff_b0/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X173Y6     design_1_i/data_recovery_0/U0/ff_b0/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X173Y6     design_1_i/data_recovery_0/U0/ff_b0/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X173Y6     design_1_i/data_recovery_0/U0/ff_b0/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X173Y6     design_1_i/data_recovery_0/U0/ff_b0/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0_0
  To Clock:  clk_out3_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_design_1_clk_wiz_0_0
Waveform(ns):       { 2.500 5.000 }
Period(ns):         5.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            0.700         5.000       4.300      SLICE_X170Y6     design_1_i/data_recovery_0/U0/ff_c0/C
Min Period        n/a     FDCE/C              n/a            0.700         5.000       4.300      SLICE_X170Y6     design_1_i/data_recovery_0/U0/ff_d1/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X170Y6     design_1_i/data_recovery_0/U0/ff_c0/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X170Y6     design_1_i/data_recovery_0/U0/ff_c0/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X170Y6     design_1_i/data_recovery_0/U0/ff_d1/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X170Y6     design_1_i/data_recovery_0/U0/ff_d1/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X170Y6     design_1_i/data_recovery_0/U0/ff_c0/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X170Y6     design_1_i/data_recovery_0/U0/ff_d1/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X170Y6     design_1_i/data_recovery_0/U0/ff_c0/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X170Y6     design_1_i/data_recovery_0/U0/ff_d1/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_design_1_clk_wiz_0_0
  To Clock:  clk_out4_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_design_1_clk_wiz_0_0
Waveform(ns):       { 3.750 6.250 }
Period(ns):         5.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y20   design_1_i/clk_wiz_0/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDCE/C              n/a            0.700         5.000       4.300      SLICE_X171Y6     design_1_i/data_recovery_0/U0/ff_d0/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X171Y6     design_1_i/data_recovery_0/U0/ff_d0/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X171Y6     design_1_i/data_recovery_0/U0/ff_d0/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X171Y6     design_1_i/data_recovery_0/U0/ff_d0/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X171Y6     design_1_i/data_recovery_0/U0/ff_d0/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.886ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.889ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.886ns  (required time - arrival time)
  Source:                 design_1_i/data_recovery_0/U0/ff_b0/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            design_1_i/data_recovery_0/U0/ff_b1/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out2_design_1_clk_wiz_0_0 rise@1.250ns)
  Data Path Delay:        0.415ns  (logic 0.223ns (53.752%)  route 0.192ns (46.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.004ns = ( 3.996 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.599ns = ( -0.349 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      1.250     1.250 r  
    E19                                               0.000     1.250 r  clock_p (IN)
                         net (fo=0)                   0.000     1.250    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     2.204 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     3.285    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -4.024 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -2.327    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -2.234 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.885    -0.349    design_1_i/data_recovery_0/U0/clk90
    SLICE_X173Y6         FDCE                                         r  design_1_i/data_recovery_0/U0/ff_b0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y6         FDCE (Prop_fdce_C_Q)         0.223    -0.126 r  design_1_i/data_recovery_0/U0/ff_b0/Q
                         net (fo=1, routed)           0.192     0.066    design_1_i/data_recovery_0/U0/bz[0]
    SLICE_X172Y6         FDCE                                         r  design_1_i/data_recovery_0/U0/ff_b1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  clock_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.744     3.996    design_1_i/data_recovery_0/U0/clk
    SLICE_X172Y6         FDCE                                         r  design_1_i/data_recovery_0/U0/ff_b1/C
                         clock pessimism             -0.877     3.119    
                         clock uncertainty           -0.180     2.938    
    SLICE_X172Y6         FDCE (Setup_fdce_C_D)        0.013     2.951    design_1_i/data_recovery_0/U0/ff_b1
  -------------------------------------------------------------------
                         required time                          2.951    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.886    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 design_1_i/data_recovery_0/U0/ff_b0/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            design_1_i/data_recovery_0/U0/ff_b1/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@1.250ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.339ns = ( 0.911 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      1.250     1.250 r  
    E19                                               0.000     1.250 r  clock_p (IN)
                         net (fo=0)                   0.000     1.250    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     1.686 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     2.189    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -0.670 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769     0.099    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.125 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.786     0.911    design_1_i/data_recovery_0/U0/clk90
    SLICE_X173Y6         FDCE                                         r  design_1_i/data_recovery_0/U0/ff_b0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y6         FDCE (Prop_fdce_C_Q)         0.100     1.011 r  design_1_i/data_recovery_0/U0/ff_b0/Q
                         net (fo=1, routed)           0.096     1.107    design_1_i/data_recovery_0/U0/bz[0]
    SLICE_X172Y6         FDCE                                         r  design_1_i/data_recovery_0/U0/ff_b1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.048    -0.318    design_1_i/data_recovery_0/U0/clk
    SLICE_X172Y6         FDCE                                         r  design_1_i/data_recovery_0/U0/ff_b1/C
                         clock pessimism              0.310    -0.008    
                         clock uncertainty            0.180     0.173    
    SLICE_X172Y6         FDCE (Hold_fdce_C_D)         0.045     0.218    design_1_i/data_recovery_0/U0/ff_b1
  -------------------------------------------------------------------
                         required time                         -0.218    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.889    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 design_1_i/data_recovery_0/U0/ff_d1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            design_1_i/data_recovery_0/U0/ddn_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out3_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.743ns  (logic 0.302ns (40.630%)  route 0.441ns (59.370%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.003ns = ( 3.997 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.599ns = ( 0.901 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clock_p (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     4.535    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.309    -2.774 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.697    -1.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -0.984 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2, routed)           1.885     0.901    design_1_i/data_recovery_0/U0/notclk
    SLICE_X170Y6         FDCE                                         r  design_1_i/data_recovery_0/U0/ff_d1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y6         FDCE (Prop_fdce_C_Q)         0.259     1.160 r  design_1_i/data_recovery_0/U0/ff_d1/Q
                         net (fo=3, routed)           0.441     1.601    design_1_i/data_recovery_0/U0/dz[1]
    SLICE_X170Y5         LUT2 (Prop_lut2_I0_O)        0.043     1.644 r  design_1_i/data_recovery_0/U0/ddn_i_1/O
                         net (fo=1, routed)           0.000     1.644    design_1_i/data_recovery_0/U0/ddn0
    SLICE_X170Y5         FDCE                                         r  design_1_i/data_recovery_0/U0/ddn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  clock_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.745     3.997    design_1_i/data_recovery_0/U0/clk
    SLICE_X170Y5         FDCE                                         r  design_1_i/data_recovery_0/U0/ddn_reg/C
                         clock pessimism             -0.877     3.120    
                         clock uncertainty           -0.180     2.939    
    SLICE_X170Y5         FDCE (Setup_fdce_C_D)        0.065     3.004    design_1_i/data_recovery_0/U0/ddn_reg
  -------------------------------------------------------------------
                         required time                          3.004    
                         arrival time                          -1.644    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.363ns  (required time - arrival time)
  Source:                 design_1_i/data_recovery_0/U0/ff_c0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            design_1_i/data_recovery_0/U0/ff_c1/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out3_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.704ns  (logic 0.259ns (36.806%)  route 0.445ns (63.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.003ns = ( 3.997 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.599ns = ( 0.901 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clock_p (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     4.535    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.309    -2.774 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.697    -1.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -0.984 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2, routed)           1.885     0.901    design_1_i/data_recovery_0/U0/notclk
    SLICE_X170Y6         FDCE                                         r  design_1_i/data_recovery_0/U0/ff_c0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y6         FDCE (Prop_fdce_C_Q)         0.259     1.160 r  design_1_i/data_recovery_0/U0/ff_c0/Q
                         net (fo=1, routed)           0.445     1.604    design_1_i/data_recovery_0/U0/cz[0]
    SLICE_X170Y5         FDCE                                         r  design_1_i/data_recovery_0/U0/ff_c1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  clock_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.745     3.997    design_1_i/data_recovery_0/U0/clk
    SLICE_X170Y5         FDCE                                         r  design_1_i/data_recovery_0/U0/ff_c1/C
                         clock pessimism             -0.877     3.120    
                         clock uncertainty           -0.180     2.939    
    SLICE_X170Y5         FDCE (Setup_fdce_C_D)        0.028     2.967    design_1_i/data_recovery_0/U0/ff_c1
  -------------------------------------------------------------------
                         required time                          2.967    
                         arrival time                          -1.604    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             1.373ns  (required time - arrival time)
  Source:                 design_1_i/data_recovery_0/U0/ff_d1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            design_1_i/data_recovery_0/U0/ddp_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out3_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.751ns  (logic 0.310ns (41.263%)  route 0.441ns (58.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.003ns = ( 3.997 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.599ns = ( 0.901 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clock_p (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     4.535    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.309    -2.774 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.697    -1.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -0.984 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2, routed)           1.885     0.901    design_1_i/data_recovery_0/U0/notclk
    SLICE_X170Y6         FDCE                                         r  design_1_i/data_recovery_0/U0/ff_d1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y6         FDCE (Prop_fdce_C_Q)         0.259     1.160 f  design_1_i/data_recovery_0/U0/ff_d1/Q
                         net (fo=3, routed)           0.441     1.601    design_1_i/data_recovery_0/U0/dz[1]
    SLICE_X170Y5         LUT2 (Prop_lut2_I1_O)        0.051     1.652 r  design_1_i/data_recovery_0/U0/ddp_i_1/O
                         net (fo=1, routed)           0.000     1.652    design_1_i/data_recovery_0/U0/ddp_i_1_n_0
    SLICE_X170Y5         FDCE                                         r  design_1_i/data_recovery_0/U0/ddp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  clock_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.745     3.997    design_1_i/data_recovery_0/U0/clk
    SLICE_X170Y5         FDCE                                         r  design_1_i/data_recovery_0/U0/ddp_reg/C
                         clock pessimism             -0.877     3.120    
                         clock uncertainty           -0.180     2.939    
    SLICE_X170Y5         FDCE (Setup_fdce_C_D)        0.086     3.025    design_1_i/data_recovery_0/U0/ddp_reg
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -1.652    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.591ns  (required time - arrival time)
  Source:                 design_1_i/data_recovery_0/U0/ff_d1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            design_1_i/data_recovery_0/U0/ff_d2/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out3_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.460ns  (logic 0.259ns (56.247%)  route 0.201ns (43.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.003ns = ( 3.997 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.599ns = ( 0.901 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clock_p (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     4.535    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.309    -2.774 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.697    -1.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -0.984 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2, routed)           1.885     0.901    design_1_i/data_recovery_0/U0/notclk
    SLICE_X170Y6         FDCE                                         r  design_1_i/data_recovery_0/U0/ff_d1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y6         FDCE (Prop_fdce_C_Q)         0.259     1.160 r  design_1_i/data_recovery_0/U0/ff_d1/Q
                         net (fo=3, routed)           0.201     1.361    design_1_i/data_recovery_0/U0/dz[1]
    SLICE_X170Y5         FDCE                                         r  design_1_i/data_recovery_0/U0/ff_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  clock_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.745     3.997    design_1_i/data_recovery_0/U0/clk
    SLICE_X170Y5         FDCE                                         r  design_1_i/data_recovery_0/U0/ff_d2/C
                         clock pessimism             -0.877     3.120    
                         clock uncertainty           -0.180     2.939    
    SLICE_X170Y5         FDCE (Setup_fdce_C_D)        0.013     2.952    design_1_i/data_recovery_0/U0/ff_d2
  -------------------------------------------------------------------
                         required time                          2.952    
                         arrival time                          -1.361    
  -------------------------------------------------------------------
                         slack                                  1.591    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.165ns  (arrival time - required time)
  Source:                 design_1_i/data_recovery_0/U0/ff_d1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            design_1_i/data_recovery_0/U0/ff_d2/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.221ns  (logic 0.118ns (53.280%)  route 0.103ns (46.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.339ns = ( 2.161 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clock_p (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     2.936 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     3.439    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.859     0.580 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.769     1.349    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.375 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2, routed)           0.786     2.161    design_1_i/data_recovery_0/U0/notclk
    SLICE_X170Y6         FDCE                                         r  design_1_i/data_recovery_0/U0/ff_d1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y6         FDCE (Prop_fdce_C_Q)         0.118     2.279 r  design_1_i/data_recovery_0/U0/ff_d1/Q
                         net (fo=3, routed)           0.103     2.383    design_1_i/data_recovery_0/U0/dz[1]
    SLICE_X170Y5         FDCE                                         r  design_1_i/data_recovery_0/U0/ff_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.048    -0.318    design_1_i/data_recovery_0/U0/clk
    SLICE_X170Y5         FDCE                                         r  design_1_i/data_recovery_0/U0/ff_d2/C
                         clock pessimism              0.310    -0.008    
                         clock uncertainty            0.180     0.173    
    SLICE_X170Y5         FDCE (Hold_fdce_C_D)         0.045     0.218    design_1_i/data_recovery_0/U0/ff_d2
  -------------------------------------------------------------------
                         required time                         -0.218    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  2.165    

Slack (MET) :             2.270ns  (arrival time - required time)
  Source:                 design_1_i/data_recovery_0/U0/ff_c0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            design_1_i/data_recovery_0/U0/ff_c1/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.349ns  (logic 0.118ns (33.841%)  route 0.231ns (66.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.339ns = ( 2.161 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clock_p (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     2.936 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     3.439    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.859     0.580 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.769     1.349    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.375 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2, routed)           0.786     2.161    design_1_i/data_recovery_0/U0/notclk
    SLICE_X170Y6         FDCE                                         r  design_1_i/data_recovery_0/U0/ff_c0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y6         FDCE (Prop_fdce_C_Q)         0.118     2.279 r  design_1_i/data_recovery_0/U0/ff_c0/Q
                         net (fo=1, routed)           0.231     2.510    design_1_i/data_recovery_0/U0/cz[0]
    SLICE_X170Y5         FDCE                                         r  design_1_i/data_recovery_0/U0/ff_c1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.048    -0.318    design_1_i/data_recovery_0/U0/clk
    SLICE_X170Y5         FDCE                                         r  design_1_i/data_recovery_0/U0/ff_c1/C
                         clock pessimism              0.310    -0.008    
                         clock uncertainty            0.180     0.173    
    SLICE_X170Y5         FDCE (Hold_fdce_C_D)         0.067     0.240    design_1_i/data_recovery_0/U0/ff_c1
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  2.270    

Slack (MET) :             2.275ns  (arrival time - required time)
  Source:                 design_1_i/data_recovery_0/U0/ff_d1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            design_1_i/data_recovery_0/U0/ddp_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.715%)  route 0.234ns (61.285%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.339ns = ( 2.161 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clock_p (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     2.936 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     3.439    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.859     0.580 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.769     1.349    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.375 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2, routed)           0.786     2.161    design_1_i/data_recovery_0/U0/notclk
    SLICE_X170Y6         FDCE                                         r  design_1_i/data_recovery_0/U0/ff_d1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y6         FDCE (Prop_fdce_C_Q)         0.118     2.279 f  design_1_i/data_recovery_0/U0/ff_d1/Q
                         net (fo=3, routed)           0.234     2.513    design_1_i/data_recovery_0/U0/dz[1]
    SLICE_X170Y5         LUT2 (Prop_lut2_I1_O)        0.030     2.543 r  design_1_i/data_recovery_0/U0/ddp_i_1/O
                         net (fo=1, routed)           0.000     2.543    design_1_i/data_recovery_0/U0/ddp_i_1_n_0
    SLICE_X170Y5         FDCE                                         r  design_1_i/data_recovery_0/U0/ddp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.048    -0.318    design_1_i/data_recovery_0/U0/clk
    SLICE_X170Y5         FDCE                                         r  design_1_i/data_recovery_0/U0/ddp_reg/C
                         clock pessimism              0.310    -0.008    
                         clock uncertainty            0.180     0.173    
    SLICE_X170Y5         FDCE (Hold_fdce_C_D)         0.096     0.269    design_1_i/data_recovery_0/U0/ddp_reg
  -------------------------------------------------------------------
                         required time                         -0.269    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  2.275    

Slack (MET) :             2.282ns  (arrival time - required time)
  Source:                 design_1_i/data_recovery_0/U0/ff_d1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            design_1_i/data_recovery_0/U0/ddn_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.380ns  (logic 0.146ns (38.392%)  route 0.234ns (61.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.339ns = ( 2.161 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clock_p (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     2.936 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     3.439    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.859     0.580 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.769     1.349    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.375 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2, routed)           0.786     2.161    design_1_i/data_recovery_0/U0/notclk
    SLICE_X170Y6         FDCE                                         r  design_1_i/data_recovery_0/U0/ff_d1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y6         FDCE (Prop_fdce_C_Q)         0.118     2.279 r  design_1_i/data_recovery_0/U0/ff_d1/Q
                         net (fo=3, routed)           0.234     2.513    design_1_i/data_recovery_0/U0/dz[1]
    SLICE_X170Y5         LUT2 (Prop_lut2_I0_O)        0.028     2.541 r  design_1_i/data_recovery_0/U0/ddn_i_1/O
                         net (fo=1, routed)           0.000     2.541    design_1_i/data_recovery_0/U0/ddn0
    SLICE_X170Y5         FDCE                                         r  design_1_i/data_recovery_0/U0/ddn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.048    -0.318    design_1_i/data_recovery_0/U0/clk
    SLICE_X170Y5         FDCE                                         r  design_1_i/data_recovery_0/U0/ddn_reg/C
                         clock pessimism              0.310    -0.008    
                         clock uncertainty            0.180     0.173    
    SLICE_X170Y5         FDCE (Hold_fdce_C_D)         0.087     0.260    design_1_i/data_recovery_0/U0/ddn_reg
  -------------------------------------------------------------------
                         required time                         -0.260    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  2.282    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_design_1_clk_wiz_0_0
  To Clock:  clk_out3_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.752ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.955ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 design_1_i/data_recovery_0/U0/ff_d0/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@3.750ns fall@6.250ns period=5.000ns})
  Destination:            design_1_i/data_recovery_0/U0/ff_d1/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_out3_design_1_clk_wiz_0_0 rise@7.500ns - clk_out4_design_1_clk_wiz_0_0 rise@3.750ns)
  Data Path Delay:        0.525ns  (logic 0.223ns (42.458%)  route 0.302ns (57.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.004ns = ( 6.496 - 7.500 ) 
    Source Clock Delay      (SCD):    -1.599ns = ( 2.151 - 3.750 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      3.750     3.750 r  
    E19                                               0.000     3.750 r  clock_p (IN)
                         net (fo=0)                   0.000     3.750    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     4.704 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     5.785    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.309    -1.524 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.697     0.173    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.266 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           1.885     2.151    design_1_i/data_recovery_0/U0/notclk90
    SLICE_X171Y6         FDCE                                         r  design_1_i/data_recovery_0/U0/ff_d0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y6         FDCE (Prop_fdce_C_Q)         0.223     2.374 r  design_1_i/data_recovery_0/U0/ff_d0/Q
                         net (fo=1, routed)           0.302     2.676    design_1_i/data_recovery_0/U0/dz[0]
    SLICE_X170Y6         FDCE                                         r  design_1_i/data_recovery_0/U0/ff_d1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      7.500     7.500 r  
    E19                                               0.000     7.500 r  clock_p (IN)
                         net (fo=0)                   0.000     7.500    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     8.351 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     9.337    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.234     3.103 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.566     4.669    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.752 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2, routed)           1.744     6.496    design_1_i/data_recovery_0/U0/notclk
    SLICE_X170Y6         FDCE                                         r  design_1_i/data_recovery_0/U0/ff_d1/C
                         clock pessimism             -0.877     5.619    
                         clock uncertainty           -0.180     5.438    
    SLICE_X170Y6         FDCE (Setup_fdce_C_D)       -0.010     5.428    design_1_i/data_recovery_0/U0/ff_d1
  -------------------------------------------------------------------
                         required time                          5.428    
                         arrival time                          -2.676    
  -------------------------------------------------------------------
                         slack                                  2.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.955ns  (arrival time - required time)
  Source:                 design_1_i/data_recovery_0/U0/ff_d0/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@3.750ns fall@6.250ns period=5.000ns})
  Destination:            design_1_i/data_recovery_0/U0/ff_d1/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk_out3_design_1_clk_wiz_0_0 rise@2.500ns - clk_out4_design_1_clk_wiz_0_0 rise@3.750ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.286%)  route 0.148ns (59.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns = ( 2.182 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.339ns = ( 3.411 - 3.750 ) 
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      3.750     3.750 r  
    E19                                               0.000     3.750 r  clock_p (IN)
                         net (fo=0)                   0.000     3.750    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     4.186 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     4.689    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.859     1.830 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.769     2.599    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.625 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           0.786     3.411    design_1_i/data_recovery_0/U0/notclk90
    SLICE_X171Y6         FDCE                                         r  design_1_i/data_recovery_0/U0/ff_d0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y6         FDCE (Prop_fdce_C_Q)         0.100     3.511 r  design_1_i/data_recovery_0/U0/ff_d0/Q
                         net (fo=1, routed)           0.148     3.659    design_1_i/data_recovery_0/U0/dz[0]
    SLICE_X170Y6         FDCE                                         r  design_1_i/data_recovery_0/U0/ff_d1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clock_p (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     3.018 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     3.571    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.301     0.270 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.834     1.104    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.134 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2, routed)           1.048     2.182    design_1_i/data_recovery_0/U0/notclk
    SLICE_X170Y6         FDCE                                         r  design_1_i/data_recovery_0/U0/ff_d1/C
                         clock pessimism              0.310     2.492    
                         clock uncertainty            0.180     2.673    
    SLICE_X170Y6         FDCE (Hold_fdce_C_D)         0.032     2.705    design_1_i/data_recovery_0/U0/ff_d1
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           3.659    
  -------------------------------------------------------------------
                         slack                                  0.955    





