# MIPS Assembly Simulator - åŸå­åŒ–é–‹ç™¼Scenariosèˆ‡æ¸¬è©¦æ¨™æº–

**å»ºç«‹æ—¥æœŸ**: 2025å¹´8æœˆ15æ—¥  
**ç›®çš„**: åŸºæ–¼ç›®å‰å¯¦ä½œç‹€æ³ï¼Œæä¾›åŸå­åŒ–çš„é–‹ç™¼scenarioså’Œæ¸¬è©¦æ¨™æº–  
**é©ç”¨ç¯„åœ**: å¾ç•¶å‰9å€‹æŒ‡ä»¤æ“´å±•åˆ°å®Œæ•´MIPSæŒ‡ä»¤é›†

## ğŸ“Š ç•¶å‰å¯¦ä½œç‹€æ³åˆ†æ

### âœ… å·²å¯¦ä½œæŒ‡ä»¤ (9/47 = 19%)
| æŒ‡ä»¤ | é¡å‹ | åŠŸèƒ½ç¢¼ | TDDç‹€æ…‹ | BDDç‹€æ…‹ |
|------|------|--------|---------|---------|
| `add` | R-type | 0x20 | âœ… å®Œæˆ | âœ… å®Œæˆ |
| `sub` | R-type | 0x22 | âœ… å®Œæˆ | âœ… å®Œæˆ |
| `sll` | R-type | 0x00 | âœ… å®Œæˆ | âœ… å®Œæˆ |
| `syscall` | R-type | 0x0C | âœ… å®Œæˆ | âœ… å®Œæˆ |
| `addi` | I-type | 0x08 | âœ… å®Œæˆ | âœ… å®Œæˆ |
| `lw` | I-type | 0x23 | âœ… å®Œæˆ | âœ… å®Œæˆ |
| `sw` | I-type | 0x2B | âœ… å®Œæˆ | âœ… å®Œæˆ |
| `beq` | I-type | 0x04 | âœ… å®Œæˆ | âœ… å®Œæˆ |
| `j` | J-type | 0x02 | âœ… å®Œæˆ | âœ… å®Œæˆ |

### ğŸ¯ å„ªå…ˆé–‹ç™¼ç›®æ¨™ (ä¸‹ä¸€éšæ®µ)
åŸºæ–¼é‚è¼¯æŒ‡ä»¤çš„é‡è¦æ€§å’Œè¤‡é›œåº¦ï¼Œå°‡æŒ‰ä»¥ä¸‹å„ªå…ˆé †åºé–‹ç™¼ï¼š

## ğŸš€ åŸå­åŒ–é–‹ç™¼Scenarios

---

## Scenario 1: ANDé‚è¼¯æŒ‡ä»¤å¯¦ä½œ
**å„ªå…ˆç´š**: P1 (æœ€é«˜)  
**é ä¼°æ™‚é–“**: 2å°æ™‚  
**è¤‡é›œåº¦**: ä¸­ç­‰

### ğŸ“‹ é©—æ”¶æ¨™æº– (Acceptance Criteria)

#### åŠŸèƒ½éœ€æ±‚
1. **åŸºæœ¬åŠŸèƒ½**: `and $rd, $rs, $rt` åŸ·è¡Œä½å…ƒANDé‹ç®—
2. **çµæœæ­£ç¢ºæ€§**: result = rs_value & rt_value
3. **å¯„å­˜å™¨æ›´æ–°**: åªæ›´æ–°ç›®æ¨™å¯„å­˜å™¨$rd
4. **PCæ›´æ–°**: è‡ªå‹•éå¢PCåˆ°ä¸‹ä¸€æŒ‡ä»¤

#### æ¸¬è©¦è¦†è“‹ç¯„åœ
- [x] åŸºæœ¬ANDé‹ç®— (0xF0F0F0F0 & 0x0F0F0F0F = 0x00000000)
- [x] å…¨1é‹ç®— (0xFFFFFFFF & 0xFFFFFFFF = 0xFFFFFFFF)
- [x] é›¶å€¼é‹ç®— (ä»»ä½•å€¼ & 0x00000000 = 0x00000000)
- [x] é‚Šç•Œå€¼æ¸¬è©¦
- [x] å¯„å­˜å™¨åˆ¥åæ¸¬è©¦ (and $t0, $t0, $t0)

### ğŸ§ª BDDå ´æ™¯å®šç¾©

```cucumber
Feature: ANDé‚è¼¯æŒ‡ä»¤
  As a MIPS programmer
  I want to perform bitwise AND operations
  So that I can mask and filter bits efficiently

  Background:
    Given I have a MIPS CPU simulator
    And the CPU is in a clean state with all registers set to zero

  Scenario Outline: AND instruction with various bit patterns
    Given register <source1> contains <value1>
    And register <source2> contains <value2>
    When I execute the instruction "and <dest>, <source1>, <source2>"
    Then register <dest> should contain <expected>
    And register <source1> should still contain <value1>
    And register <source2> should still contain <value2>
    And the instruction should complete in exactly 1 cycle

    Examples:
      | source1 | source2 | dest | value1     | value2     | expected   |
      | $t0     | $t1     | $t2  | 0xF0F0F0F0 | 0x0F0F0F0F | 0x00000000 |
      | $s0     | $s1     | $s2  | 0xAAAAAAAA | 0x55555555 | 0x00000000 |
      | $t3     | $t4     | $t5  | 0xFFFFFFFF | 0xFFFFFFFF | 0xFFFFFFFF |
      | $a0     | $a1     | $v0  | 0x12345678 | 0xFFFFF000 | 0x12345000 |
```

### ğŸ’» TDDæ¸¬è©¦æ¨¡æ¿

```cpp
// tests/test_logical_instructions.cpp
#include <gtest/gtest.h>
#include "../src/Instruction.h"
#include "../src/Cpu.h"

class LogicalInstructionsTest : public ::testing::Test {
protected:
    void SetUp() override {
        cpu = std::make_unique<mips::Cpu>();
    }
    
    std::unique_ptr<mips::Cpu> cpu;
};

// åŸå­æ¸¬è©¦1: åŸºæœ¬ANDé‹ç®—
TEST_F(LogicalInstructionsTest, AndInstructionBasicOperation) {
    // Arrange
    cpu->getRegisterFile().write(8, 0xF0F0F0F0);  // $t0
    cpu->getRegisterFile().write(9, 0x0F0F0F0F);  // $t1
    
    // Act
    mips::AndInstruction instr(10, 8, 9);  // and $t2, $t0, $t1
    instr.execute(*cpu);
    
    // Assert
    EXPECT_EQ(cpu->getRegisterFile().read(10), 0x00000000);
    EXPECT_EQ(cpu->getRegisterFile().read(8), 0xF0F0F0F0);   // æºå¯„å­˜å™¨ä¸è®Š
    EXPECT_EQ(cpu->getRegisterFile().read(9), 0x0F0F0F0F);   // æºå¯„å­˜å™¨ä¸è®Š
}

// åŸå­æ¸¬è©¦2: å…¨1æ¸¬è©¦
TEST_F(LogicalInstructionsTest, AndInstructionAllOnes) {
    // Arrange
    cpu->getRegisterFile().write(8, 0xFFFFFFFF);  // $t0
    cpu->getRegisterFile().write(9, 0xFFFFFFFF);  // $t1
    
    // Act
    mips::AndInstruction instr(10, 8, 9);  // and $t2, $t0, $t1
    instr.execute(*cpu);
    
    // Assert
    EXPECT_EQ(cpu->getRegisterFile().read(10), 0xFFFFFFFF);
}

// åŸå­æ¸¬è©¦3: å¯„å­˜å™¨åˆ¥åæ¸¬è©¦
TEST_F(LogicalInstructionsTest, AndInstructionRegisterAliasing) {
    // Arrange
    cpu->getRegisterFile().write(8, 0xFFFF0000);  // $t0
    
    // Act
    mips::AndInstruction instr(8, 8, 8);  // and $t0, $t0, $t0
    instr.execute(*cpu);
    
    // Assert
    EXPECT_EQ(cpu->getRegisterFile().read(8), 0xFFFF0000);  // æ‡‰è©²ä¸è®Š
}

// åŸå­æ¸¬è©¦4: é›¶å€¼æ¸¬è©¦
TEST_F(LogicalInstructionsTest, AndInstructionWithZero) {
    // Arrange
    cpu->getRegisterFile().write(8, 0xDEADBEEF);  // $t0
    cpu->getRegisterFile().write(9, 0x00000000);  // $t1 = 0
    
    // Act
    mips::AndInstruction instr(10, 8, 9);  // and $t2, $t0, $t1
    instr.execute(*cpu);
    
    // Assert
    EXPECT_EQ(cpu->getRegisterFile().read(10), 0x00000000);
}
```

### ğŸ”§ å¯¦ä½œæ¨¡æ¿

```cpp
// src/Instruction.h - æ·»åŠ é¡åˆ¥å®£å‘Š
class AndInstruction : public RTypeInstruction {
public:
    AndInstruction(int rd, int rs, int rt);
    void execute(Cpu& cpu) override;
    std::string getName() const override;
};

// src/Instruction.cpp - å¯¦ä½œ
AndInstruction::AndInstruction(int rd, int rs, int rt) 
    : RTypeInstruction(rd, rs, rt) {}

void AndInstruction::execute(Cpu& cpu) {
    uint32_t rs_val = cpu.getRegisterFile().read(m_rs);
    uint32_t rt_val = cpu.getRegisterFile().read(m_rt);
    uint32_t result = rs_val & rt_val;
    cpu.getRegisterFile().write(m_rd, result);
    cpu.setProgramCounter(cpu.getProgramCounter() + 1);
}

std::string AndInstruction::getName() const {
    return "and";
}

// src/InstructionDecoder.cpp - æ·»åŠ åˆ°è§£ç¢¼å™¨
case 0x24: return std::make_unique<AndInstruction>(rd, rs, rt);

// src/Assembler.cpp - æ·»åŠ åˆ°å½™ç·¨å™¨
else if (opcode == "and") {
    return std::make_unique<AndInstruction>(rd, rs, rt);
}
```

### âœ… Definition of Done
- [ ] æ‰€æœ‰å–®å…ƒæ¸¬è©¦é€šé (4å€‹åŸå­æ¸¬è©¦)
- [ ] BDDå ´æ™¯é€šé (5å€‹ç¯„ä¾‹)
- [ ] æŒ‡ä»¤è§£ç¢¼æ­£ç¢º
- [ ] å½™ç·¨è§£ææ­£ç¢º
- [ ] ä»£ç¢¼è¦†è“‹ç‡é”åˆ°100%
- [ ] æ€§èƒ½æ¸¬è©¦: å–®æ¢æŒ‡ä»¤ < 10ns
- [ ] æ–‡ä»¶æ›´æ–°å®Œæˆ

---

## Scenario 2: ORé‚è¼¯æŒ‡ä»¤å¯¦ä½œ
**å„ªå…ˆç´š**: P1  
**é ä¼°æ™‚é–“**: 1.5å°æ™‚  
**è¤‡é›œåº¦**: ä½ (åŸºæ–¼ANDçš„ç¶“é©—)

### ğŸ“‹ é©—æ”¶æ¨™æº–

#### åŠŸèƒ½éœ€æ±‚
1. **åŸºæœ¬åŠŸèƒ½**: `or $rd, $rs, $rt` åŸ·è¡Œä½å…ƒORé‹ç®—
2. **çµæœæ­£ç¢ºæ€§**: result = rs_value | rt_value
3. **å¯„å­˜å™¨æ›´æ–°**: åªæ›´æ–°ç›®æ¨™å¯„å­˜å™¨$rd
4. **PCæ›´æ–°**: è‡ªå‹•éå¢PCåˆ°ä¸‹ä¸€æŒ‡ä»¤

### ğŸ§ª BDDå ´æ™¯å®šç¾©

```cucumber
Scenario Outline: OR instruction combines bits correctly
  Given register <source1> contains <value1>
  And register <source2> contains <value2>
  When I execute the instruction "or <dest>, <source1>, <source2>"
  Then register <dest> should contain <expected>

  Examples:
    | source1 | source2 | dest | value1     | value2     | expected   |
    | $t0     | $t1     | $t2  | 0xF0F0F0F0 | 0x0F0F0F0F | 0xFFFFFFFF |
    | $s0     | $s1     | $s2  | 0xAAAAAAAA | 0x55555555 | 0xFFFFFFFF |
    | $t3     | $t4     | $t5  | 0x00000000 | 0x00000000 | 0x00000000 |
    | $a0     | $a1     | $v0  | 0x12340000 | 0x00005678 | 0x12345678 |
```

### ğŸ’» TDDæ¸¬è©¦æ¨¡æ¿

```cpp
TEST_F(LogicalInstructionsTest, OrInstructionBasicOperation) {
    // Arrange
    cpu->getRegisterFile().write(8, 0xF0F0F0F0);  // $t0
    cpu->getRegisterFile().write(9, 0x0F0F0F0F);  // $t1
    
    // Act
    mips::OrInstruction instr(10, 8, 9);  // or $t2, $t0, $t1
    instr.execute(*cpu);
    
    // Assert
    EXPECT_EQ(cpu->getRegisterFile().read(10), 0xFFFFFFFF);
}

TEST_F(LogicalInstructionsTest, OrInstructionWithZero) {
    // Arrange
    cpu->getRegisterFile().write(8, 0xDEADBEEF);  // $t0
    cpu->getRegisterFile().write(9, 0x00000000);  // $t1 = 0
    
    // Act
    mips::OrInstruction instr(10, 8, 9);  // or $t2, $t0, $t1
    instr.execute(*cpu);
    
    // Assert
    EXPECT_EQ(cpu->getRegisterFile().read(10), 0xDEADBEEF);  // OR with 0 = identity
}
```

### âœ… Definition of Done
- [ ] 3å€‹åŸå­æ¸¬è©¦é€šé
- [ ] BDDå ´æ™¯é€šé (4å€‹ç¯„ä¾‹)
- [ ] èˆ‡ANDæŒ‡ä»¤æ¶æ§‹ä¸€è‡´
- [ ] ä»£ç¢¼è¦†è“‹ç‡100%

---

## Scenario 3: XORé‚è¼¯æŒ‡ä»¤å¯¦ä½œ
**å„ªå…ˆç´š**: P1  
**é ä¼°æ™‚é–“**: 1.5å°æ™‚  
**è¤‡é›œåº¦**: ä½

### ğŸ“‹ é©—æ”¶æ¨™æº–

#### åŠŸèƒ½éœ€æ±‚
1. **åŸºæœ¬åŠŸèƒ½**: `xor $rd, $rs, $rt` åŸ·è¡Œä½å…ƒXORé‹ç®—
2. **çµæœæ­£ç¢ºæ€§**: result = rs_value ^ rt_value
3. **ç‰¹æ®Šæ€§è³ª**: A XOR A = 0, A XOR 0 = A

### ğŸ§ª BDDå ´æ™¯å®šç¾©

```cucumber
Scenario Outline: XOR instruction toggles bits correctly
  Given register <source1> contains <value1>
  And register <source2> contains <value2>
  When I execute the instruction "xor <dest>, <source1>, <source2>"
  Then register <dest> should contain <expected>

  Examples:
    | source1 | source2 | dest | value1     | value2     | expected   |
    | $t0     | $t1     | $t2  | 0xAAAAAAAA | 0x55555555 | 0xFFFFFFFF |
    | $s0     | $s1     | $s2  | 0x12345678 | 0x12345678 | 0x00000000 |
    | $t3     | $t4     | $t5  | 0xDEADBEEF | 0x00000000 | 0xDEADBEEF |
    | $a0     | $a1     | $v0  | 0xFFFFFFFF | 0xAAAAAAAA | 0x55555555 |
```

### ğŸ’» TDDæ¸¬è©¦æ¨¡æ¿

```cpp
TEST_F(LogicalInstructionsTest, XorInstructionBasicOperation) {
    // Arrange
    cpu->getRegisterFile().write(8, 0xAAAAAAAA);  // $t0
    cpu->getRegisterFile().write(9, 0x55555555);  // $t1
    
    // Act
    mips::XorInstruction instr(10, 8, 9);  // xor $t2, $t0, $t1
    instr.execute(*cpu);
    
    // Assert
    EXPECT_EQ(cpu->getRegisterFile().read(10), 0xFFFFFFFF);
}

TEST_F(LogicalInstructionsTest, XorInstructionSelfXor) {
    // Arrange
    cpu->getRegisterFile().write(8, 0x12345678);  // $t0
    
    // Act
    mips::XorInstruction instr(10, 8, 8);  // xor $t2, $t0, $t0
    instr.execute(*cpu);
    
    // Assert
    EXPECT_EQ(cpu->getRegisterFile().read(10), 0x00000000);  // A XOR A = 0
}
```

---

## Scenario 4: NORé‚è¼¯æŒ‡ä»¤å¯¦ä½œ
**å„ªå…ˆç´š**: P1  
**é ä¼°æ™‚é–“**: 1.5å°æ™‚  
**è¤‡é›œåº¦**: ä½

### ğŸ“‹ é©—æ”¶æ¨™æº–

#### åŠŸèƒ½éœ€æ±‚
1. **åŸºæœ¬åŠŸèƒ½**: `nor $rd, $rs, $rt` åŸ·è¡Œä½å…ƒNORé‹ç®—
2. **çµæœæ­£ç¢ºæ€§**: result = ~(rs_value | rt_value)
3. **ç‰¹æ®Šç”¨é€”**: å¯ç”¨æ–¼NOTé‹ç®— (NOR with zero)

### ğŸ§ª BDDå ´æ™¯å®šç¾©

```cucumber
Scenario Outline: NOR instruction performs negated OR
  Given register <source1> contains <value1>
  And register <source2> contains <value2>
  When I execute the instruction "nor <dest>, <source1>, <source2>"
  Then register <dest> should contain <expected>

  Examples:
    | source1 | source2 | dest | value1     | value2     | expected   |
    | $t0     | $t1     | $t2  | 0xF0F0F0F0 | 0x0F0F0F0F | 0x00000000 |
    | $s0     | $s1     | $s2  | 0x00000000 | 0x00000000 | 0xFFFFFFFF |
    | $t3     | $t4     | $t5  | 0xAAAAAAAA | 0x00000000 | 0x55555555 |
```

### ğŸ’» TDDæ¸¬è©¦æ¨¡æ¿

```cpp
TEST_F(LogicalInstructionsTest, NorInstructionBasicOperation) {
    // Arrange
    cpu->getRegisterFile().write(8, 0xF0F0F0F0);  // $t0
    cpu->getRegisterFile().write(9, 0x0F0F0F0F);  // $t1
    
    // Act
    mips::NorInstruction instr(10, 8, 9);  // nor $t2, $t0, $t1
    instr.execute(*cpu);
    
    // Assert
    EXPECT_EQ(cpu->getRegisterFile().read(10), 0x00000000);  // ~(F0F0F0F0 | 0F0F0F0F) = ~FFFFFFFF = 0
}

TEST_F(LogicalInstructionsTest, NorInstructionAsNot) {
    // Arrange - NOR with zero acts as NOT
    cpu->getRegisterFile().write(8, 0xAAAAAAAA);  // $t0
    cpu->getRegisterFile().write(9, 0x00000000);  // $t1 = 0
    
    // Act
    mips::NorInstruction instr(10, 8, 9);  // nor $t2, $t0, $zero
    instr.execute(*cpu);
    
    // Assert
    EXPECT_EQ(cpu->getRegisterFile().read(10), 0x55555555);  // ~AAAAAAAA = 55555555
}
```

---

## Scenario 5: SLTæ¯”è¼ƒæŒ‡ä»¤å¯¦ä½œ
**å„ªå…ˆç´š**: P2  
**é ä¼°æ™‚é–“**: 2å°æ™‚  
**è¤‡é›œåº¦**: ä¸­ç­‰ (éœ€è¦è™•ç†ç¬¦è™Ÿ)

### ğŸ“‹ é©—æ”¶æ¨™æº–

#### åŠŸèƒ½éœ€æ±‚
1. **åŸºæœ¬åŠŸèƒ½**: `slt $rd, $rs, $rt` è¨­å®šå°æ–¼æ¯”è¼ƒ
2. **çµæœæ­£ç¢ºæ€§**: result = (rs < rt) ? 1 : 0 (æœ‰ç¬¦è™Ÿæ¯”è¼ƒ)
3. **ç¬¦è™Ÿè™•ç†**: æ­£ç¢ºè™•ç†32ä½æœ‰ç¬¦è™Ÿæ•´æ•¸

### ğŸ§ª BDDå ´æ™¯å®šç¾©

```cucumber
Scenario Outline: SLT instruction sets register based on signed comparison
  Given register <source1> contains <value1>
  And register <source2> contains <value2>
  When I execute the instruction "slt <dest>, <source1>, <source2>"
  Then register <dest> should contain <expected>

  Examples:
    | source1 | source2 | dest | value1 | value2 | expected |
    | $t0     | $t1     | $t2  | 5      | 10     | 1        |
    | $s0     | $s1     | $s2  | 10     | 5      | 0        |
    | $t3     | $t4     | $t5  | -5     | 5      | 1        |
    | $a0     | $a1     | $v0  | 5      | -5     | 0        |
    | $t6     | $t7     | $t8  | -10    | -5     | 1        |
```

### ğŸ’» TDDæ¸¬è©¦æ¨¡æ¿

```cpp
TEST_F(LogicalInstructionsTest, SltInstructionPositiveNumbers) {
    // Arrange
    cpu->getRegisterFile().write(8, 5);   // $t0
    cpu->getRegisterFile().write(9, 10);  // $t1
    
    // Act
    mips::SltInstruction instr(10, 8, 9);  // slt $t2, $t0, $t1
    instr.execute(*cpu);
    
    // Assert
    EXPECT_EQ(cpu->getRegisterFile().read(10), 1);  // 5 < 10 is true
}

TEST_F(LogicalInstructionsTest, SltInstructionNegativeNumbers) {
    // Arrange
    cpu->getRegisterFile().write(8, static_cast<uint32_t>(-5));   // $t0 = -5
    cpu->getRegisterFile().write(9, 5);                          // $t1 = 5
    
    // Act
    mips::SltInstruction instr(10, 8, 9);  // slt $t2, $t0, $t1
    instr.execute(*cpu);
    
    // Assert
    EXPECT_EQ(cpu->getRegisterFile().read(10), 1);  // -5 < 5 is true
}

TEST_F(LogicalInstructionsTest, SltInstructionEqualValues) {
    // Arrange
    cpu->getRegisterFile().write(8, 42);  // $t0
    cpu->getRegisterFile().write(9, 42);  // $t1
    
    // Act
    mips::SltInstruction instr(10, 8, 9);  // slt $t2, $t0, $t1
    instr.execute(*cpu);
    
    // Assert
    EXPECT_EQ(cpu->getRegisterFile().read(10), 0);  // 42 < 42 is false
}
```

### ğŸ”§ å¯¦ä½œè¦é»

```cpp
void SltInstruction::execute(Cpu& cpu) {
    int32_t rs_val = static_cast<int32_t>(cpu.getRegisterFile().read(m_rs));
    int32_t rt_val = static_cast<int32_t>(cpu.getRegisterFile().read(m_rt));
    uint32_t result = (rs_val < rt_val) ? 1 : 0;
    cpu.getRegisterFile().write(m_rd, result);
    cpu.setProgramCounter(cpu.getProgramCounter() + 1);
}
```

---

## Scenario 6: SLTUç„¡ç¬¦è™Ÿæ¯”è¼ƒæŒ‡ä»¤å¯¦ä½œ
**å„ªå…ˆç´š**: P2  
**é ä¼°æ™‚é–“**: 1.5å°æ™‚  
**è¤‡é›œåº¦**: ä½ (åŸºæ–¼SLT)

### ğŸ“‹ é©—æ”¶æ¨™æº–

#### åŠŸèƒ½éœ€æ±‚
1. **åŸºæœ¬åŠŸèƒ½**: `sltu $rd, $rs, $rt` è¨­å®šç„¡ç¬¦è™Ÿå°æ–¼æ¯”è¼ƒ
2. **çµæœæ­£ç¢ºæ€§**: result = (rs < rt) ? 1 : 0 (ç„¡ç¬¦è™Ÿæ¯”è¼ƒ)
3. **ç„¡ç¬¦è™Ÿè™•ç†**: æ‰€æœ‰å€¼éƒ½è¦–ç‚ºæ­£æ•¸

### ğŸ§ª BDDå ´æ™¯å®šç¾©

```cucumber
Scenario Outline: SLTU instruction sets register based on unsigned comparison
  Given register <source1> contains <value1>
  And register <source2> contains <value2>
  When I execute the instruction "sltu <dest>, <source1>, <source2>"
  Then register <dest> should contain <expected>

  Examples:
    | source1 | source2 | dest | value1     | value2     | expected |
    | $t0     | $t1     | $t2  | 5          | 10         | 1        |
    | $s0     | $s1     | $s2  | 10         | 5          | 0        |
    | $t3     | $t4     | $t5  | 0xFFFFFFFF | 5          | 0        |
    | $a0     | $a1     | $v0  | 5          | 0xFFFFFFFF | 1        |
```

---

## ğŸ“ˆ é–‹ç™¼ç¯€å¥èˆ‡é‡Œç¨‹ç¢‘

### Week 1: é‚è¼¯æŒ‡ä»¤çµ„ (P1)
- **Day 1**: ANDæŒ‡ä»¤ (Scenario 1)
- **Day 2**: ORæŒ‡ä»¤ (Scenario 2)  
- **Day 3**: XORæŒ‡ä»¤ (Scenario 3)
- **Day 4**: NORæŒ‡ä»¤ (Scenario 4)
- **Day 5**: æ•´åˆæ¸¬è©¦èˆ‡é‡æ§‹

### Week 2: æ¯”è¼ƒæŒ‡ä»¤çµ„ (P2)
- **Day 1-2**: SLTæŒ‡ä»¤ (Scenario 5)
- **Day 3**: SLTUæŒ‡ä»¤ (Scenario 6)
- **Day 4-5**: è¤‡åˆæŒ‡ä»¤æ¸¬è©¦èˆ‡æ€§èƒ½å„ªåŒ–

## ğŸ”„ æŒçºŒæ•´åˆæµç¨‹

### æ¯å€‹Scenarioçš„æ¨™æº–æµç¨‹
1. **ç´…ç‡ˆéšæ®µ** (30åˆ†é˜)
   - å¯«BDDå ´æ™¯
   - å¯«å¤±æ•—çš„å–®å…ƒæ¸¬è©¦
   - ç¢ºèªæ¸¬è©¦å¤±æ•—

2. **ç¶ ç‡ˆéšæ®µ** (60åˆ†é˜)
   - æœ€å°å¯¦ä½œè®“æ¸¬è©¦é€šé
   - æ·»åŠ åˆ°è§£ç¢¼å™¨å’Œå½™ç·¨å™¨
   - ç¢ºèªæ‰€æœ‰æ¸¬è©¦é€šé

3. **é‡æ§‹éšæ®µ** (30åˆ†é˜)
   - ä»£ç¢¼æ¸…ç†å’Œå„ªåŒ–
   - æ–‡ä»¶æ›´æ–°
   - æ€§èƒ½é©—è­‰

### è³ªé‡æª¢æŸ¥é»
- [ ] å–®å…ƒæ¸¬è©¦è¦†è“‹ç‡ â‰¥ 95%
- [ ] BDDå ´æ™¯è¦†è“‹ç‡ 100%
- [ ] éœæ…‹ä»£ç¢¼åˆ†æç„¡è­¦å‘Š
- [ ] è¨˜æ†¶é«”æ´©æ¼æª¢æŸ¥é€šé
- [ ] æ€§èƒ½åŸºæº–æ¸¬è©¦é€šé

## ğŸ¯ æˆåŠŸæŒ‡æ¨™

### å®šé‡æŒ‡æ¨™
- **æŒ‡ä»¤è¦†è“‹ç‡**: å¾19% â†’ 32% (15å€‹æŒ‡ä»¤)
- **æ¸¬è©¦æ•¸é‡**: å¾85å€‹ â†’ 120å€‹æ¸¬è©¦
- **åŸ·è¡Œæ€§èƒ½**: æ¯æ¢æŒ‡ä»¤ < 10ns
- **ç·¨è­¯æ™‚é–“**: < 30ç§’ (Debugæ¨¡å¼)

### å®šæ€§æŒ‡æ¨™
- **ä»£ç¢¼ä¸€è‡´æ€§**: æ‰€æœ‰æ–°æŒ‡ä»¤éµå¾ªç¾æœ‰æ¶æ§‹æ¨¡å¼
- **å¯ç¶­è­·æ€§**: æ–°å¢åŠŸèƒ½ä¸ç ´å£ç¾æœ‰æ¸¬è©¦
- **å¯æ“´å±•æ€§**: ç‚ºå¾ŒçºŒæŒ‡ä»¤å¯¦ä½œå»ºç«‹è‰¯å¥½åŸºç¤

## ğŸ“š åƒè€ƒè³‡æ–™

### æŠ€è¡“åƒè€ƒ
- [MIPSæŒ‡ä»¤é›†æ‰‹å†Š](../requirement/mips.pdf)
- [ç¾æœ‰æŒ‡ä»¤å¯¦ä½œ](../src/Instruction.cpp)
- [æ¸¬è©¦æ¡†æ¶ç¯„ä¾‹](../tests/test_logical_instructions.cpp)

### é–‹ç™¼å·¥å…·
- **å»ºç½®ç³»çµ±**: CMake + Ninja
- **æ¸¬è©¦æ¡†æ¶**: GoogleTest + BDD
- **æŒçºŒæ•´åˆ**: GitHub Actions
- **ä»£ç¢¼åˆ†æ**: å…§å»ºéœæ…‹åˆ†æå·¥å…·

---

**ç¸½çµ**: é€™ä»½åŸå­åŒ–é–‹ç™¼scenariosæä¾›äº†å¾ç•¶å‰ç‹€æ…‹åˆ°ä¸‹ä¸€éšæ®µç›®æ¨™çš„è©³ç´°è·¯å¾‘ã€‚æ¯å€‹scenarioéƒ½æ˜¯ç¨ç«‹çš„ã€å¯æ¸¬è©¦çš„ï¼Œä¸¦ä¸”æœ‰æ˜ç¢ºçš„é©—æ”¶æ¨™æº–ã€‚æŒ‰ç…§é€™å€‹è¨ˆåŠƒåŸ·è¡Œï¼Œå¯ä»¥ç¢ºä¿é«˜è³ªé‡ã€ä¸€è‡´æ€§çš„é–‹ç™¼é€²åº¦ã€‚
