Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/justi_000/Dropbox/Academia/Current Courses/Digital/Labs/Exp6/exp6sch/justi_000/Dropbox/Academia/Current Courses/Digital/Labs/Exp6/schematic_schematic_sch_tb_isim_beh.exe -prj C:/Users/justi_000/Dropbox/Academia/Current Courses/Digital/Labs/Exp6/exp6sch/justi_000/Dropbox/Academia/Current Courses/Digital/Labs/Exp6/schematic_schematic_sch_tb_beh.prj work.schematic_schematic_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/justi_000/Dropbox/Academia/Current Courses/Digital/Labs/Exp6/exp6sch/justi_000/Dropbox/Academia/Current Courses/Digital/Labs/Exp6/schematic.vf" into library work
Analyzing Verilog file "C:/Users/justi_000/Dropbox/Academia/Current Courses/Digital/Labs/Exp6/exp6sch/justi_000/Dropbox/Academia/Current Courses/Digital/Labs/Exp6/../../../../../../../test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module AND4
Compiling module AND4B1
Compiling module AND4B2
Compiling module AND4B3
Compiling module D3_8E_MXILINX_schematic
Compiling module OR3
Compiling module INV
Compiling module OR4
Compiling module FMAP
Compiling module OR7_MXILINX_schematic
Compiling module schematic
Compiling module schematic_schematic_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 Verilog Units
Built simulation executable C:/Users/justi_000/Dropbox/Academia/Current Courses/Digital/Labs/Exp6/exp6sch/justi_000/Dropbox/Academia/Current Courses/Digital/Labs/Exp6/schematic_schematic_sch_tb_isim_beh.exe
Fuse Memory Usage: 27008 KB
Fuse CPU Usage: 484 ms
