--------------------------------------------------------------------------------
Release 12.1 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml aescore.twx aescore.ncd -o aescore.twr aescore.pcf

Design file:              aescore.ncd
Physical constraint file: aescore.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRELIMINARY 1.08 2010-04-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "CLK" 10 ns HIGH 50%;

 533833 paths analyzed, 18171 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.948ns.
--------------------------------------------------------------------------------

Paths for end point AES1/DUNIT0/DATAPATH/DC3/DATAPATH/STT1/Q[7]_dff_1_1 (SLICE_X30Y36.D5), 425 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AES1/DUNIT0/DATAPATH/ROUND1/Q[3]_dff_1_2 (FF)
  Destination:          AES1/DUNIT0/DATAPATH/DC3/DATAPATH/STT1/Q[7]_dff_1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.881ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.488 - 0.520)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AES1/DUNIT0/DATAPATH/ROUND1/Q[3]_dff_1_2 to AES1/DUNIT0/DATAPATH/DC3/DATAPATH/STT1/Q[7]_dff_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y27.AQ      Tcko                  0.430   AES1/DUNIT0/DATAPATH/ROUND1/Q[3]_dff_1<1>
                                                       AES1/DUNIT0/DATAPATH/ROUND1/Q[3]_dff_1_2
    SLICE_X22Y47.CX      net (fanout=266)      4.093   AES1/DUNIT0/DATAPATH/ROUND1/Q[3]_dff_1<2>
    SLICE_X22Y47.BMUX    Tcxb                  0.207   AES1/KGEN/INTE/direct_dataout0<113>
                                                       AES1/KGEN/INTE/Mmux_direct_dataout0_4_f7_14
                                                       AES1/KGEN/INTE/Mmux_direct_dataout0_2_f8_14
    SLICE_X29Y36.A1      net (fanout=12)       3.044   AES1/KGEN/INTE/direct_dataout0<113>
    SLICE_X29Y36.A       Tilo                  0.259   AES1/KGEN/INTE/Mmux_data_out025
                                                       AES1/KGEN/INTE/Mmux_data_out0253
    SLICE_X29Y37.C3      net (fanout=2)        0.540   AES1/keywords0<121>
    SLICE_X29Y37.C       Tilo                  0.259   AES1/DUNIT0/DATAPATH/DC3/DATAPATH/MUX1/Mmux_Y2
                                                       AES1/DUNIT0/DATAPATH/DC3/DATAPATH/MUX1/Mmux_Y21
    SLICE_X30Y36.D5      net (fanout=1)        0.710   AES1/DUNIT0/DATAPATH/DC3/DATAPATH/MUX1/Mmux_Y2
    SLICE_X30Y36.CLK     Tas                   0.339   AES1/DUNIT0/DATAPATH/DC3/DATAPATH/STT1/Q[7]_dff_1<1>
                                                       AES1/DUNIT0/DATAPATH/DC3/DATAPATH/MUX1/Mmux_Y24
                                                       AES1/DUNIT0/DATAPATH/DC3/DATAPATH/STT1/Q[7]_dff_1_1
    -------------------------------------------------  ---------------------------
    Total                                      9.881ns (1.494ns logic, 8.387ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AES1/DUNIT0/DATAPATH/ROUND1/Q[3]_dff_1_2 (FF)
  Destination:          AES1/DUNIT0/DATAPATH/DC3/DATAPATH/STT1/Q[7]_dff_1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.683ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.488 - 0.520)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AES1/DUNIT0/DATAPATH/ROUND1/Q[3]_dff_1_2 to AES1/DUNIT0/DATAPATH/DC3/DATAPATH/STT1/Q[7]_dff_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y27.AQ      Tcko                  0.430   AES1/DUNIT0/DATAPATH/ROUND1/Q[3]_dff_1<1>
                                                       AES1/DUNIT0/DATAPATH/ROUND1/Q[3]_dff_1_2
    SLICE_X22Y47.AX      net (fanout=266)      3.890   AES1/DUNIT0/DATAPATH/ROUND1/Q[3]_dff_1<2>
    SLICE_X22Y47.BMUX    Taxb                  0.212   AES1/KGEN/INTE/direct_dataout0<113>
                                                       AES1/KGEN/INTE/Mmux_direct_dataout0_3_f7_14
                                                       AES1/KGEN/INTE/Mmux_direct_dataout0_2_f8_14
    SLICE_X29Y36.A1      net (fanout=12)       3.044   AES1/KGEN/INTE/direct_dataout0<113>
    SLICE_X29Y36.A       Tilo                  0.259   AES1/KGEN/INTE/Mmux_data_out025
                                                       AES1/KGEN/INTE/Mmux_data_out0253
    SLICE_X29Y37.C3      net (fanout=2)        0.540   AES1/keywords0<121>
    SLICE_X29Y37.C       Tilo                  0.259   AES1/DUNIT0/DATAPATH/DC3/DATAPATH/MUX1/Mmux_Y2
                                                       AES1/DUNIT0/DATAPATH/DC3/DATAPATH/MUX1/Mmux_Y21
    SLICE_X30Y36.D5      net (fanout=1)        0.710   AES1/DUNIT0/DATAPATH/DC3/DATAPATH/MUX1/Mmux_Y2
    SLICE_X30Y36.CLK     Tas                   0.339   AES1/DUNIT0/DATAPATH/DC3/DATAPATH/STT1/Q[7]_dff_1<1>
                                                       AES1/DUNIT0/DATAPATH/DC3/DATAPATH/MUX1/Mmux_Y24
                                                       AES1/DUNIT0/DATAPATH/DC3/DATAPATH/STT1/Q[7]_dff_1_1
    -------------------------------------------------  ---------------------------
    Total                                      9.683ns (1.499ns logic, 8.184ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AES1/DUNIT0/DATAPATH/ROUND1/Q[3]_dff_1_0 (FF)
  Destination:          AES1/DUNIT0/DATAPATH/DC3/DATAPATH/STT1/Q[7]_dff_1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.336ns (Levels of Logic = 5)
  Clock Path Skew:      -0.032ns (0.488 - 0.520)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AES1/DUNIT0/DATAPATH/ROUND1/Q[3]_dff_1_0 to AES1/DUNIT0/DATAPATH/DC3/DATAPATH/STT1/Q[7]_dff_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y27.CMUX    Tshcko                0.518   AES1/DUNIT0/DATAPATH/ROUND1/Q[3]_dff_1<1>
                                                       AES1/DUNIT0/DATAPATH/ROUND1/Q[3]_dff_1_0
    SLICE_X12Y39.C4      net (fanout=523)      2.845   AES1/DUNIT0/DATAPATH/ROUND1/Q[3]_dff_1<0>
    SLICE_X12Y39.BMUX    Topcb                 0.431   AES1/KGEN/INTE/direct_dataout0<120>
                                                       AES1/KGEN/INTE/Mmux_direct_dataout0_547
                                                       AES1/KGEN/INTE/Mmux_direct_dataout0_4_f7_22
                                                       AES1/KGEN/INTE/Mmux_direct_dataout0_2_f8_22
    SLICE_X29Y36.D1      net (fanout=12)       2.681   AES1/KGEN/INTE/direct_dataout0<120>
    SLICE_X29Y36.D       Tilo                  0.259   AES1/KGEN/INTE/Mmux_data_out025
                                                       AES1/KGEN/INTE/Mmux_data_out0251
    SLICE_X29Y36.A4      net (fanout=1)        0.495   AES1/KGEN/INTE/Mmux_data_out025
    SLICE_X29Y36.A       Tilo                  0.259   AES1/KGEN/INTE/Mmux_data_out025
                                                       AES1/KGEN/INTE/Mmux_data_out0253
    SLICE_X29Y37.C3      net (fanout=2)        0.540   AES1/keywords0<121>
    SLICE_X29Y37.C       Tilo                  0.259   AES1/DUNIT0/DATAPATH/DC3/DATAPATH/MUX1/Mmux_Y2
                                                       AES1/DUNIT0/DATAPATH/DC3/DATAPATH/MUX1/Mmux_Y21
    SLICE_X30Y36.D5      net (fanout=1)        0.710   AES1/DUNIT0/DATAPATH/DC3/DATAPATH/MUX1/Mmux_Y2
    SLICE_X30Y36.CLK     Tas                   0.339   AES1/DUNIT0/DATAPATH/DC3/DATAPATH/STT1/Q[7]_dff_1<1>
                                                       AES1/DUNIT0/DATAPATH/DC3/DATAPATH/MUX1/Mmux_Y24
                                                       AES1/DUNIT0/DATAPATH/DC3/DATAPATH/STT1/Q[7]_dff_1_1
    -------------------------------------------------  ---------------------------
    Total                                      9.336ns (2.065ns logic, 7.271ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point AES1/DUNIT1/DATAPATH/DC3/DATAPATH/STT1/Q[7]_dff_1_5 (SLICE_X20Y48.D1), 595 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AES1/DUNIT1/DATAPATH/ROUND1/Q[3]_dff_1_2 (FF)
  Destination:          AES1/DUNIT1/DATAPATH/DC3/DATAPATH/STT1/Q[7]_dff_1_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.919ns (Levels of Logic = 6)
  Clock Path Skew:      0.023ns (0.543 - 0.520)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AES1/DUNIT1/DATAPATH/ROUND1/Q[3]_dff_1_2 to AES1/DUNIT1/DATAPATH/DC3/DATAPATH/STT1/Q[7]_dff_1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y33.AQ      Tcko                  0.430   AES1/DUNIT1/DATAPATH/ROUND1/Q[3]_dff_1<1>
                                                       AES1/DUNIT1/DATAPATH/ROUND1/Q[3]_dff_1_2
    SLICE_X28Y48.CX      net (fanout=266)      2.848   AES1/DUNIT1/DATAPATH/ROUND1/Q[3]_dff_1<2>
    SLICE_X28Y48.BMUX    Tcxb                  0.220   AES1/KGEN/INTE/direct_dataout1<117>
                                                       AES1/KGEN/INTE/Mmux_direct_dataout1_4_f7_18
                                                       AES1/KGEN/INTE/Mmux_direct_dataout1_2_f8_18
    SLICE_X13Y46.D2      net (fanout=23)       2.011   AES1/KGEN/INTE/direct_dataout1<117>
    SLICE_X13Y46.D       Tilo                  0.259   AES1/KGEN/STORE_k/R1/Q[128]_dff_1<114>
                                                       AES1/KGEN/INTE/Mmux_data_out1291
    SLICE_X13Y47.D2      net (fanout=1)        1.381   AES1/KGEN/INTE/Mmux_data_out129
    SLICE_X13Y47.D       Tilo                  0.259   AES1/KGEN/STORE_k/R1/Q[128]_dff_1<115>
                                                       AES1/KGEN/INTE/Mmux_data_out1292
    SLICE_X13Y47.C6      net (fanout=1)        0.135   AES1/KGEN/INTE/Mmux_data_out1291
    SLICE_X13Y47.C       Tilo                  0.259   AES1/KGEN/STORE_k/R1/Q[128]_dff_1<115>
                                                       AES1/KGEN/INTE/Mmux_data_out1295
    SLICE_X20Y48.B4      net (fanout=2)        0.903   AES1/keywords1<125>
    SLICE_X20Y48.B       Tilo                  0.235   AES1/DUNIT1/DATAPATH/DC3/DATAPATH/STT1/Q[7]_dff_1<5>
                                                       AES1/DUNIT1/DATAPATH/DC3/DATAPATH/MUX1/Mmux_Y61
    SLICE_X20Y48.D1      net (fanout=2)        0.547   AES1/DUNIT1/DATAPATH/DC3/DATAPATH/MUX1/Mmux_Y6
    SLICE_X20Y48.CLK     Tas                   0.432   AES1/DUNIT1/DATAPATH/DC3/DATAPATH/STT1/Q[7]_dff_1<5>
                                                       AES1/DUNIT1/DATAPATH/DC3/DATAPATH/MUX1/Mmux_Y64_F
                                                       AES1/DUNIT1/DATAPATH/DC3/DATAPATH/MUX1/Mmux_Y64
                                                       AES1/DUNIT1/DATAPATH/DC3/DATAPATH/STT1/Q[7]_dff_1_5
    -------------------------------------------------  ---------------------------
    Total                                      9.919ns (2.094ns logic, 7.825ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AES1/DUNIT1/DATAPATH/ROUND1/Q[3]_dff_1_2 (FF)
  Destination:          AES1/DUNIT1/DATAPATH/DC3/DATAPATH/STT1/Q[7]_dff_1_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.885ns (Levels of Logic = 6)
  Clock Path Skew:      0.023ns (0.543 - 0.520)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AES1/DUNIT1/DATAPATH/ROUND1/Q[3]_dff_1_2 to AES1/DUNIT1/DATAPATH/DC3/DATAPATH/STT1/Q[7]_dff_1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y33.AQ      Tcko                  0.430   AES1/DUNIT1/DATAPATH/ROUND1/Q[3]_dff_1<1>
                                                       AES1/DUNIT1/DATAPATH/ROUND1/Q[3]_dff_1_2
    SLICE_X16Y46.CX      net (fanout=266)      3.286   AES1/DUNIT1/DATAPATH/ROUND1/Q[3]_dff_1<2>
    SLICE_X16Y46.BMUX    Tcxb                  0.220   AES1/KGEN/INTE/direct_dataout1<114>
                                                       AES1/KGEN/INTE/Mmux_direct_dataout1_4_f7_15
                                                       AES1/KGEN/INTE/Mmux_direct_dataout1_2_f8_15
    SLICE_X13Y46.D1      net (fanout=12)       1.539   AES1/KGEN/INTE/direct_dataout1<114>
    SLICE_X13Y46.D       Tilo                  0.259   AES1/KGEN/STORE_k/R1/Q[128]_dff_1<114>
                                                       AES1/KGEN/INTE/Mmux_data_out1291
    SLICE_X13Y47.D2      net (fanout=1)        1.381   AES1/KGEN/INTE/Mmux_data_out129
    SLICE_X13Y47.D       Tilo                  0.259   AES1/KGEN/STORE_k/R1/Q[128]_dff_1<115>
                                                       AES1/KGEN/INTE/Mmux_data_out1292
    SLICE_X13Y47.C6      net (fanout=1)        0.135   AES1/KGEN/INTE/Mmux_data_out1291
    SLICE_X13Y47.C       Tilo                  0.259   AES1/KGEN/STORE_k/R1/Q[128]_dff_1<115>
                                                       AES1/KGEN/INTE/Mmux_data_out1295
    SLICE_X20Y48.B4      net (fanout=2)        0.903   AES1/keywords1<125>
    SLICE_X20Y48.B       Tilo                  0.235   AES1/DUNIT1/DATAPATH/DC3/DATAPATH/STT1/Q[7]_dff_1<5>
                                                       AES1/DUNIT1/DATAPATH/DC3/DATAPATH/MUX1/Mmux_Y61
    SLICE_X20Y48.D1      net (fanout=2)        0.547   AES1/DUNIT1/DATAPATH/DC3/DATAPATH/MUX1/Mmux_Y6
    SLICE_X20Y48.CLK     Tas                   0.432   AES1/DUNIT1/DATAPATH/DC3/DATAPATH/STT1/Q[7]_dff_1<5>
                                                       AES1/DUNIT1/DATAPATH/DC3/DATAPATH/MUX1/Mmux_Y64_F
                                                       AES1/DUNIT1/DATAPATH/DC3/DATAPATH/MUX1/Mmux_Y64
                                                       AES1/DUNIT1/DATAPATH/DC3/DATAPATH/STT1/Q[7]_dff_1_5
    -------------------------------------------------  ---------------------------
    Total                                      9.885ns (2.094ns logic, 7.791ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AES1/DUNIT1/DATAPATH/ROUND1/Q[3]_dff_1_2 (FF)
  Destination:          AES1/DUNIT1/DATAPATH/DC3/DATAPATH/STT1/Q[7]_dff_1_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.873ns (Levels of Logic = 6)
  Clock Path Skew:      0.023ns (0.543 - 0.520)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AES1/DUNIT1/DATAPATH/ROUND1/Q[3]_dff_1_2 to AES1/DUNIT1/DATAPATH/DC3/DATAPATH/STT1/Q[7]_dff_1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y33.AQ      Tcko                  0.430   AES1/DUNIT1/DATAPATH/ROUND1/Q[3]_dff_1<1>
                                                       AES1/DUNIT1/DATAPATH/ROUND1/Q[3]_dff_1_2
    SLICE_X20Y45.CX      net (fanout=266)      3.505   AES1/DUNIT1/DATAPATH/ROUND1/Q[3]_dff_1<2>
    SLICE_X20Y45.BMUX    Tcxb                  0.220   AES1/KGEN/INTE/direct_dataout1<118>
                                                       AES1/KGEN/INTE/Mmux_direct_dataout1_4_f7_19
                                                       AES1/KGEN/INTE/Mmux_direct_dataout1_2_f8_19
    SLICE_X13Y46.D5      net (fanout=22)       1.308   AES1/KGEN/INTE/direct_dataout1<118>
    SLICE_X13Y46.D       Tilo                  0.259   AES1/KGEN/STORE_k/R1/Q[128]_dff_1<114>
                                                       AES1/KGEN/INTE/Mmux_data_out1291
    SLICE_X13Y47.D2      net (fanout=1)        1.381   AES1/KGEN/INTE/Mmux_data_out129
    SLICE_X13Y47.D       Tilo                  0.259   AES1/KGEN/STORE_k/R1/Q[128]_dff_1<115>
                                                       AES1/KGEN/INTE/Mmux_data_out1292
    SLICE_X13Y47.C6      net (fanout=1)        0.135   AES1/KGEN/INTE/Mmux_data_out1291
    SLICE_X13Y47.C       Tilo                  0.259   AES1/KGEN/STORE_k/R1/Q[128]_dff_1<115>
                                                       AES1/KGEN/INTE/Mmux_data_out1295
    SLICE_X20Y48.B4      net (fanout=2)        0.903   AES1/keywords1<125>
    SLICE_X20Y48.B       Tilo                  0.235   AES1/DUNIT1/DATAPATH/DC3/DATAPATH/STT1/Q[7]_dff_1<5>
                                                       AES1/DUNIT1/DATAPATH/DC3/DATAPATH/MUX1/Mmux_Y61
    SLICE_X20Y48.D1      net (fanout=2)        0.547   AES1/DUNIT1/DATAPATH/DC3/DATAPATH/MUX1/Mmux_Y6
    SLICE_X20Y48.CLK     Tas                   0.432   AES1/DUNIT1/DATAPATH/DC3/DATAPATH/STT1/Q[7]_dff_1<5>
                                                       AES1/DUNIT1/DATAPATH/DC3/DATAPATH/MUX1/Mmux_Y64_F
                                                       AES1/DUNIT1/DATAPATH/DC3/DATAPATH/MUX1/Mmux_Y64
                                                       AES1/DUNIT1/DATAPATH/DC3/DATAPATH/STT1/Q[7]_dff_1_5
    -------------------------------------------------  ---------------------------
    Total                                      9.873ns (2.094ns logic, 7.779ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point AES1/DUNIT1/DATAPATH/DC2/DATAPATH/STT1/Q[7]_dff_1_6 (SLICE_X25Y21.D4), 1020 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AES1/DUNIT1/DATAPATH/ROUND1/Q[3]_dff_1_1 (FF)
  Destination:          AES1/DUNIT1/DATAPATH/DC2/DATAPATH/STT1/Q[7]_dff_1_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.875ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.510 - 0.520)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AES1/DUNIT1/DATAPATH/ROUND1/Q[3]_dff_1_1 to AES1/DUNIT1/DATAPATH/DC2/DATAPATH/STT1/Q[7]_dff_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y33.CQ      Tcko                  0.430   AES1/DUNIT1/DATAPATH/ROUND1/Q[3]_dff_1<1>
                                                       AES1/DUNIT1/DATAPATH/ROUND1/Q[3]_dff_1_1
    SLICE_X18Y12.B1      net (fanout=524)      3.734   AES1/DUNIT1/DATAPATH/ROUND1/Q[3]_dff_1<1>
    SLICE_X18Y12.BMUX    Topbb                 0.444   AES1/KGEN/INTE/direct_dataout1<83>
                                                       AES1/KGEN/INTE/Mmux_direct_dataout1_5220
                                                       AES1/KGEN/INTE/Mmux_direct_dataout1_3_f7_109
                                                       AES1/KGEN/INTE/Mmux_direct_dataout1_2_f8_109
    SLICE_X20Y17.D2      net (fanout=12)       1.291   AES1/KGEN/INTE/direct_dataout1<83>
    SLICE_X20Y17.D       Tilo                  0.235   AES1/KGEN/INTE/Mmux_data_out11221
                                                       AES1/KGEN/INTE/Mmux_data_out11221
    SLICE_X21Y22.D2      net (fanout=1)        1.077   AES1/KGEN/INTE/Mmux_data_out11221
    SLICE_X21Y22.D       Tilo                  0.259   AES1/keywords1<94>
                                                       AES1/KGEN/INTE/Mmux_data_out11224
    SLICE_X21Y22.B2      net (fanout=2)        0.542   AES1/keywords1<94>
    SLICE_X21Y22.B       Tilo                  0.259   AES1/keywords1<94>
                                                       AES1/DUNIT1/DATAPATH/DC2/DATAPATH/MUX1/Mmux_Y71
    SLICE_X21Y22.A5      net (fanout=1)        0.222   AES1/DUNIT1/DATAPATH/DC2/DATAPATH/MUX1/Mmux_Y7
    SLICE_X21Y22.A       Tilo                  0.259   AES1/keywords1<94>
                                                       AES1/DUNIT1/DATAPATH/DC2/DATAPATH/MUX1/Mmux_Y73_SW0
    SLICE_X25Y21.D4      net (fanout=1)        0.750   N1034
    SLICE_X25Y21.CLK     Tas                   0.373   AES1/DUNIT1/DATAPATH/DC2/DATAPATH/STT1/Q[7]_dff_1<6>
                                                       AES1/DUNIT1/DATAPATH/DC2/DATAPATH/MUX1/Mmux_Y74
                                                       AES1/DUNIT1/DATAPATH/DC2/DATAPATH/STT1/Q[7]_dff_1_6
    -------------------------------------------------  ---------------------------
    Total                                      9.875ns (2.259ns logic, 7.616ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AES1/DUNIT1/DATAPATH/ROUND1/Q[3]_dff_1_1 (FF)
  Destination:          AES1/DUNIT1/DATAPATH/DC2/DATAPATH/STT1/Q[7]_dff_1_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.711ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.510 - 0.520)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AES1/DUNIT1/DATAPATH/ROUND1/Q[3]_dff_1_1 to AES1/DUNIT1/DATAPATH/DC2/DATAPATH/STT1/Q[7]_dff_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y33.CQ      Tcko                  0.430   AES1/DUNIT1/DATAPATH/ROUND1/Q[3]_dff_1<1>
                                                       AES1/DUNIT1/DATAPATH/ROUND1/Q[3]_dff_1_1
    SLICE_X18Y12.A3      net (fanout=524)      3.558   AES1/DUNIT1/DATAPATH/ROUND1/Q[3]_dff_1<1>
    SLICE_X18Y12.BMUX    Topab                 0.456   AES1/KGEN/INTE/direct_dataout1<83>
                                                       AES1/KGEN/INTE/Mmux_direct_dataout1_4110
                                                       AES1/KGEN/INTE/Mmux_direct_dataout1_3_f7_109
                                                       AES1/KGEN/INTE/Mmux_direct_dataout1_2_f8_109
    SLICE_X20Y17.D2      net (fanout=12)       1.291   AES1/KGEN/INTE/direct_dataout1<83>
    SLICE_X20Y17.D       Tilo                  0.235   AES1/KGEN/INTE/Mmux_data_out11221
                                                       AES1/KGEN/INTE/Mmux_data_out11221
    SLICE_X21Y22.D2      net (fanout=1)        1.077   AES1/KGEN/INTE/Mmux_data_out11221
    SLICE_X21Y22.D       Tilo                  0.259   AES1/keywords1<94>
                                                       AES1/KGEN/INTE/Mmux_data_out11224
    SLICE_X21Y22.B2      net (fanout=2)        0.542   AES1/keywords1<94>
    SLICE_X21Y22.B       Tilo                  0.259   AES1/keywords1<94>
                                                       AES1/DUNIT1/DATAPATH/DC2/DATAPATH/MUX1/Mmux_Y71
    SLICE_X21Y22.A5      net (fanout=1)        0.222   AES1/DUNIT1/DATAPATH/DC2/DATAPATH/MUX1/Mmux_Y7
    SLICE_X21Y22.A       Tilo                  0.259   AES1/keywords1<94>
                                                       AES1/DUNIT1/DATAPATH/DC2/DATAPATH/MUX1/Mmux_Y73_SW0
    SLICE_X25Y21.D4      net (fanout=1)        0.750   N1034
    SLICE_X25Y21.CLK     Tas                   0.373   AES1/DUNIT1/DATAPATH/DC2/DATAPATH/STT1/Q[7]_dff_1<6>
                                                       AES1/DUNIT1/DATAPATH/DC2/DATAPATH/MUX1/Mmux_Y74
                                                       AES1/DUNIT1/DATAPATH/DC2/DATAPATH/STT1/Q[7]_dff_1_6
    -------------------------------------------------  ---------------------------
    Total                                      9.711ns (2.271ns logic, 7.440ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AES1/DUNIT1/DATAPATH/ROUND1/Q[3]_dff_1_0 (FF)
  Destination:          AES1/DUNIT1/DATAPATH/DC2/DATAPATH/STT1/Q[7]_dff_1_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.615ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.510 - 0.520)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AES1/DUNIT1/DATAPATH/ROUND1/Q[3]_dff_1_0 to AES1/DUNIT1/DATAPATH/DC2/DATAPATH/STT1/Q[7]_dff_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y33.CMUX    Tshcko                0.518   AES1/DUNIT1/DATAPATH/ROUND1/Q[3]_dff_1<1>
                                                       AES1/DUNIT1/DATAPATH/ROUND1/Q[3]_dff_1_0
    SLICE_X18Y12.A1      net (fanout=523)      3.374   AES1/DUNIT1/DATAPATH/ROUND1/Q[3]_dff_1<0>
    SLICE_X18Y12.BMUX    Topab                 0.456   AES1/KGEN/INTE/direct_dataout1<83>
                                                       AES1/KGEN/INTE/Mmux_direct_dataout1_4110
                                                       AES1/KGEN/INTE/Mmux_direct_dataout1_3_f7_109
                                                       AES1/KGEN/INTE/Mmux_direct_dataout1_2_f8_109
    SLICE_X20Y17.D2      net (fanout=12)       1.291   AES1/KGEN/INTE/direct_dataout1<83>
    SLICE_X20Y17.D       Tilo                  0.235   AES1/KGEN/INTE/Mmux_data_out11221
                                                       AES1/KGEN/INTE/Mmux_data_out11221
    SLICE_X21Y22.D2      net (fanout=1)        1.077   AES1/KGEN/INTE/Mmux_data_out11221
    SLICE_X21Y22.D       Tilo                  0.259   AES1/keywords1<94>
                                                       AES1/KGEN/INTE/Mmux_data_out11224
    SLICE_X21Y22.B2      net (fanout=2)        0.542   AES1/keywords1<94>
    SLICE_X21Y22.B       Tilo                  0.259   AES1/keywords1<94>
                                                       AES1/DUNIT1/DATAPATH/DC2/DATAPATH/MUX1/Mmux_Y71
    SLICE_X21Y22.A5      net (fanout=1)        0.222   AES1/DUNIT1/DATAPATH/DC2/DATAPATH/MUX1/Mmux_Y7
    SLICE_X21Y22.A       Tilo                  0.259   AES1/keywords1<94>
                                                       AES1/DUNIT1/DATAPATH/DC2/DATAPATH/MUX1/Mmux_Y73_SW0
    SLICE_X25Y21.D4      net (fanout=1)        0.750   N1034
    SLICE_X25Y21.CLK     Tas                   0.373   AES1/DUNIT1/DATAPATH/DC2/DATAPATH/STT1/Q[7]_dff_1<6>
                                                       AES1/DUNIT1/DATAPATH/DC2/DATAPATH/MUX1/Mmux_Y74
                                                       AES1/DUNIT1/DATAPATH/DC2/DATAPATH/STT1/Q[7]_dff_1_6
    -------------------------------------------------  ---------------------------
    Total                                      9.615ns (2.359ns logic, 7.256ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK = PERIOD TIMEGRP "CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point TRANSM/SER/TXDEV/Rcnt[9]_dff_16_8 (SLICE_X34Y55.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.334ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TRANSM/SER/TXDEV/nextstate[1]_dff_0_FSM_FFd1 (FF)
  Destination:          TRANSM/SER/TXDEV/Rcnt[9]_dff_16_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.334ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: TRANSM/SER/TXDEV/nextstate[1]_dff_0_FSM_FFd1 to TRANSM/SER/TXDEV/Rcnt[9]_dff_16_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y54.BQ      Tcko                  0.198   TRANSM/SER/TXDEV/nextstate[1]_dff_0_FSM_FFd1
                                                       TRANSM/SER/TXDEV/nextstate[1]_dff_0_FSM_FFd1
    SLICE_X34Y55.CE      net (fanout=30)       0.240   TRANSM/SER/TXDEV/nextstate[1]_dff_0_FSM_FFd1
    SLICE_X34Y55.CLK     Tckce       (-Th)     0.104   TRANSM/SER/TXDEV/Rcnt[9]_dff_16<8>
                                                       TRANSM/SER/TXDEV/Rcnt[9]_dff_16_8
    -------------------------------------------------  ---------------------------
    Total                                      0.334ns (0.094ns logic, 0.240ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point TRANSM/SER/TXDEV/Rcnt[9]_dff_16_4 (SLICE_X34Y53.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TRANSM/SER/TXDEV/nextstate[1]_dff_0_FSM_FFd1 (FF)
  Destination:          TRANSM/SER/TXDEV/Rcnt[9]_dff_16_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.369ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.037 - 0.032)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: TRANSM/SER/TXDEV/nextstate[1]_dff_0_FSM_FFd1 to TRANSM/SER/TXDEV/Rcnt[9]_dff_16_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y54.BQ      Tcko                  0.198   TRANSM/SER/TXDEV/nextstate[1]_dff_0_FSM_FFd1
                                                       TRANSM/SER/TXDEV/nextstate[1]_dff_0_FSM_FFd1
    SLICE_X34Y53.CE      net (fanout=30)       0.279   TRANSM/SER/TXDEV/nextstate[1]_dff_0_FSM_FFd1
    SLICE_X34Y53.CLK     Tckce       (-Th)     0.108   TRANSM/SER/TXDEV/Rcnt[9]_dff_16<4>
                                                       TRANSM/SER/TXDEV/Rcnt[9]_dff_16_4
    -------------------------------------------------  ---------------------------
    Total                                      0.369ns (0.090ns logic, 0.279ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Paths for end point TRANSM/SER/TXDEV/Rcnt[9]_dff_16_3 (SLICE_X34Y53.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.368ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TRANSM/SER/TXDEV/nextstate[1]_dff_0_FSM_FFd1 (FF)
  Destination:          TRANSM/SER/TXDEV/Rcnt[9]_dff_16_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.373ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.037 - 0.032)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: TRANSM/SER/TXDEV/nextstate[1]_dff_0_FSM_FFd1 to TRANSM/SER/TXDEV/Rcnt[9]_dff_16_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y54.BQ      Tcko                  0.198   TRANSM/SER/TXDEV/nextstate[1]_dff_0_FSM_FFd1
                                                       TRANSM/SER/TXDEV/nextstate[1]_dff_0_FSM_FFd1
    SLICE_X34Y53.CE      net (fanout=30)       0.279   TRANSM/SER/TXDEV/nextstate[1]_dff_0_FSM_FFd1
    SLICE_X34Y53.CLK     Tckce       (-Th)     0.104   TRANSM/SER/TXDEV/Rcnt[9]_dff_16<4>
                                                       TRANSM/SER/TXDEV/Rcnt[9]_dff_16_3
    -------------------------------------------------  ---------------------------
    Total                                      0.373ns (0.094ns logic, 0.279ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.730ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.270ns (440.529MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.601ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: TRANSM/SER/RXD_s2/CLK
  Logical resource: TRANSM/SER/Mshreg_RXD_s2/CLK
  Location pin: SLICE_X38Y85.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: AES1/KGEN/GEN/DOU1/Q[127]_dff_1<91>/CLK
  Logical resource: AES1/KGEN/GEN/DOU1/Q[127]_dff_1_88/CK
  Location pin: SLICE_X2Y19.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    9.948|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 533833 paths, 0 nets, and 40525 connections

Design statistics:
   Minimum period:   9.948ns{1}   (Maximum frequency: 100.523MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 09 15:05:16 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 274 MB



