// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
// Date        : Sat Dec 10 14:10:12 2022
// Host        : DESKTOP-CB2GNLG running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim {c:/Users/Jungi/Desktop/digital system
//               lab/2022_dsd_final_project-team31-nexys/2022_dsd_final_project-team31-nexys/src/tb/conv/ip/axi_vdma_0/axi_vdma_0_sim_netlist.v}
// Design      : axi_vdma_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "axi_vdma_0,axi_vdma,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_vdma,Vivado 2021.1" *) 
(* NotValidForBitStream *)
module axi_vdma_0
   (s_axi_lite_aclk,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    mm2s_frame_ptr_out,
    s2mm_frame_ptr_out,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tuser,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    mm2s_introut,
    s2mm_introut);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_LITE_ACLK, ASSOCIATED_BUSIF S_AXI_LITE:M_AXI, ASSOCIATED_RESET axi_resetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input s_axi_lite_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_MM2S_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_MM2S_ACLK, ASSOCIATED_BUSIF M_AXI_MM2S, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input m_axi_mm2s_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXIS_MM2S_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXIS_MM2S_ACLK, ASSOCIATED_BUSIF M_AXIS_MM2S, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input m_axis_mm2s_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_S2MM_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_S2MM_ACLK, ASSOCIATED_BUSIF M_AXI_S2MM, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input m_axi_s2mm_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXIS_S2MM_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXIS_S2MM_ACLK, ASSOCIATED_BUSIF S_AXIS_S2MM, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input s_axis_s2mm_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_RESETN RST" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input axi_resetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_LITE, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_lite_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY" *) output s_axi_lite_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR" *) input [8:0]s_axi_lite_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID" *) input s_axi_lite_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY" *) output s_axi_lite_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA" *) input [31:0]s_axi_lite_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP" *) output [1:0]s_axi_lite_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID" *) output s_axi_lite_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY" *) input s_axi_lite_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID" *) input s_axi_lite_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY" *) output s_axi_lite_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR" *) input [8:0]s_axi_lite_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID" *) output s_axi_lite_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY" *) input s_axi_lite_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA" *) output [31:0]s_axi_lite_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP" *) output [1:0]s_axi_lite_rresp;
  (* x_interface_info = "xilinx.com:signal:video_frame_ptr:1.0 MM2S_FRAME_PTR_OUT FRAME_PTR" *) output [5:0]mm2s_frame_ptr_out;
  (* x_interface_info = "xilinx.com:signal:video_frame_ptr:1.0 S2MM_FRAME_PTR_OUT FRAME_PTR" *) output [5:0]s2mm_frame_ptr_out;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_MM2S, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_ONLY, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 0, HAS_RRESP 1, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [31:0]m_axi_mm2s_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARLEN" *) output [7:0]m_axi_mm2s_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARSIZE" *) output [2:0]m_axi_mm2s_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARBURST" *) output [1:0]m_axi_mm2s_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARPROT" *) output [2:0]m_axi_mm2s_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARCACHE" *) output [3:0]m_axi_mm2s_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARVALID" *) output m_axi_mm2s_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARREADY" *) input m_axi_mm2s_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RDATA" *) input [63:0]m_axi_mm2s_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RRESP" *) input [1:0]m_axi_mm2s_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RLAST" *) input m_axi_mm2s_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RVALID" *) input m_axi_mm2s_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RREADY" *) output m_axi_mm2s_rready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TDATA" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXIS_MM2S, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, INSERT_VIP 0" *) output [31:0]m_axis_mm2s_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TKEEP" *) output [3:0]m_axis_mm2s_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TUSER" *) output [0:0]m_axis_mm2s_tuser;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TVALID" *) output m_axis_mm2s_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TREADY" *) input m_axis_mm2s_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TLAST" *) output m_axis_mm2s_tlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_S2MM, SUPPORTS_NARROW_BURST 0, NUM_WRITE_OUTSTANDING 2, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 0, NUM_READ_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [31:0]m_axi_s2mm_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWLEN" *) output [7:0]m_axi_s2mm_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWSIZE" *) output [2:0]m_axi_s2mm_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWBURST" *) output [1:0]m_axi_s2mm_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWPROT" *) output [2:0]m_axi_s2mm_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWCACHE" *) output [3:0]m_axi_s2mm_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWVALID" *) output m_axi_s2mm_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWREADY" *) input m_axi_s2mm_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WDATA" *) output [63:0]m_axi_s2mm_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WSTRB" *) output [7:0]m_axi_s2mm_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WLAST" *) output m_axi_s2mm_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WVALID" *) output m_axi_s2mm_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WREADY" *) input m_axi_s2mm_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BRESP" *) input [1:0]m_axi_s2mm_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BVALID" *) input m_axi_s2mm_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BREADY" *) output m_axi_s2mm_bready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TDATA" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXIS_S2MM, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, INSERT_VIP 0" *) input [31:0]s_axis_s2mm_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TKEEP" *) input [3:0]s_axis_s2mm_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TUSER" *) input [0:0]s_axis_s2mm_tuser;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TVALID" *) input s_axis_s2mm_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TREADY" *) output s_axis_s2mm_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TLAST" *) input s_axis_s2mm_tlast;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 MM2S_INTROUT INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME MM2S_INTROUT, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output mm2s_introut;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 S2MM_INTROUT INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME S2MM_INTROUT, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output s2mm_introut;

  wire \<const0> ;
  wire \<const1> ;
  wire axi_resetn;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]\^m_axi_mm2s_arburst ;
  wire [2:0]\^m_axi_mm2s_arlen ;
  wire m_axi_mm2s_arready;
  wire [1:0]\^m_axi_mm2s_arsize ;
  wire m_axi_mm2s_arvalid;
  wire [63:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]\^m_axi_s2mm_awburst ;
  wire [3:0]\^m_axi_s2mm_awlen ;
  wire m_axi_s2mm_awready;
  wire [1:0]\^m_axi_s2mm_awsize ;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [63:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [7:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_mm2s_aclk;
  wire [31:0]m_axis_mm2s_tdata;
  wire [3:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire [0:0]m_axis_mm2s_tuser;
  wire m_axis_mm2s_tvalid;
  wire [5:0]mm2s_frame_ptr_out;
  wire mm2s_introut;
  wire [5:0]s2mm_frame_ptr_out;
  wire s2mm_introut;
  wire s_axi_lite_aclk;
  wire [8:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [8:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire s_axis_s2mm_aclk;
  wire [31:0]s_axis_s2mm_tdata;
  wire [3:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire NLW_U0_m_axi_sg_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_sg_rready_UNCONNECTED;
  wire NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED;
  wire NLW_U0_mm2s_buffer_empty_UNCONNECTED;
  wire NLW_U0_mm2s_fsync_out_UNCONNECTED;
  wire NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED;
  wire NLW_U0_mm2s_prmtr_update_UNCONNECTED;
  wire NLW_U0_s2mm_buffer_almost_full_UNCONNECTED;
  wire NLW_U0_s2mm_buffer_full_UNCONNECTED;
  wire NLW_U0_s2mm_fsync_out_UNCONNECTED;
  wire NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED;
  wire NLW_U0_s2mm_prmtr_update_UNCONNECTED;
  wire [63:0]NLW_U0_axi_vdma_tstvec_UNCONNECTED;
  wire [1:1]NLW_U0_m_axi_mm2s_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_mm2s_arcache_UNCONNECTED;
  wire [7:3]NLW_U0_m_axi_mm2s_arlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_mm2s_arprot_UNCONNECTED;
  wire [2:2]NLW_U0_m_axi_mm2s_arsize_UNCONNECTED;
  wire [1:1]NLW_U0_m_axi_s2mm_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_s2mm_awcache_UNCONNECTED;
  wire [7:4]NLW_U0_m_axi_s2mm_awlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_s2mm_awprot_UNCONNECTED;
  wire [2:2]NLW_U0_m_axi_s2mm_awsize_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_sg_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_sg_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_arcache_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_sg_arlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_arprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_arsize_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_lite_bresp_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_lite_rresp_UNCONNECTED;

  assign m_axi_mm2s_arburst[1] = \<const0> ;
  assign m_axi_mm2s_arburst[0] = \^m_axi_mm2s_arburst [0];
  assign m_axi_mm2s_arcache[3] = \<const0> ;
  assign m_axi_mm2s_arcache[2] = \<const0> ;
  assign m_axi_mm2s_arcache[1] = \<const1> ;
  assign m_axi_mm2s_arcache[0] = \<const1> ;
  assign m_axi_mm2s_arlen[7] = \<const0> ;
  assign m_axi_mm2s_arlen[6] = \<const0> ;
  assign m_axi_mm2s_arlen[5] = \<const0> ;
  assign m_axi_mm2s_arlen[4] = \<const0> ;
  assign m_axi_mm2s_arlen[3] = \<const0> ;
  assign m_axi_mm2s_arlen[2:0] = \^m_axi_mm2s_arlen [2:0];
  assign m_axi_mm2s_arprot[2] = \<const0> ;
  assign m_axi_mm2s_arprot[1] = \<const0> ;
  assign m_axi_mm2s_arprot[0] = \<const0> ;
  assign m_axi_mm2s_arsize[2] = \<const0> ;
  assign m_axi_mm2s_arsize[1:0] = \^m_axi_mm2s_arsize [1:0];
  assign m_axi_s2mm_awburst[1] = \<const0> ;
  assign m_axi_s2mm_awburst[0] = \^m_axi_s2mm_awburst [0];
  assign m_axi_s2mm_awcache[3] = \<const0> ;
  assign m_axi_s2mm_awcache[2] = \<const0> ;
  assign m_axi_s2mm_awcache[1] = \<const1> ;
  assign m_axi_s2mm_awcache[0] = \<const1> ;
  assign m_axi_s2mm_awlen[7] = \<const0> ;
  assign m_axi_s2mm_awlen[6] = \<const0> ;
  assign m_axi_s2mm_awlen[5] = \<const0> ;
  assign m_axi_s2mm_awlen[4] = \<const0> ;
  assign m_axi_s2mm_awlen[3:0] = \^m_axi_s2mm_awlen [3:0];
  assign m_axi_s2mm_awprot[2] = \<const0> ;
  assign m_axi_s2mm_awprot[1] = \<const0> ;
  assign m_axi_s2mm_awprot[0] = \<const0> ;
  assign m_axi_s2mm_awsize[2] = \<const0> ;
  assign m_axi_s2mm_awsize[1:0] = \^m_axi_s2mm_awsize [1:0];
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_DLYTMR_RESOLUTION = "125" *) 
  (* C_DYNAMIC_RESOLUTION = "1" *) 
  (* C_ENABLE_DEBUG_ALL = "0" *) 
  (* C_ENABLE_DEBUG_INFO_0 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_1 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_10 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_11 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_12 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_13 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_14 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_15 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_2 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_3 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_4 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_5 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_6 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_7 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_8 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_9 = "0" *) 
  (* C_ENABLE_VERT_FLIP = "0" *) 
  (* C_ENABLE_VIDPRMTR_READS = "1" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_FLUSH_ON_FSYNC = "1" *) 
  (* C_INCLUDE_INTERNAL_GENLOCK = "1" *) 
  (* C_INCLUDE_MM2S = "1" *) 
  (* C_INCLUDE_MM2S_DRE = "1" *) 
  (* C_INCLUDE_MM2S_SF = "0" *) 
  (* C_INCLUDE_S2MM = "1" *) 
  (* C_INCLUDE_S2MM_DRE = "1" *) 
  (* C_INCLUDE_S2MM_SF = "1" *) 
  (* C_INCLUDE_SG = "0" *) 
  (* C_INSTANCE = "axi_vdma" *) 
  (* C_MM2S_GENLOCK_MODE = "3" *) 
  (* C_MM2S_GENLOCK_NUM_MASTERS = "1" *) 
  (* C_MM2S_GENLOCK_REPEAT_EN = "0" *) 
  (* C_MM2S_LINEBUFFER_DEPTH = "512" *) 
  (* C_MM2S_LINEBUFFER_THRESH = "4" *) 
  (* C_MM2S_MAX_BURST_LENGTH = "8" *) 
  (* C_MM2S_SOF_ENABLE = "1" *) 
  (* C_M_AXIS_MM2S_TDATA_WIDTH = "32" *) 
  (* C_M_AXIS_MM2S_TUSER_BITS = "1" *) 
  (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_MM2S_DATA_WIDTH = "64" *) 
  (* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_S2MM_DATA_WIDTH = "64" *) 
  (* C_M_AXI_SG_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_SG_DATA_WIDTH = "32" *) 
  (* C_NUM_FSTORES = "3" *) 
  (* C_PRMRY_IS_ACLK_ASYNC = "1" *) 
  (* C_S2MM_GENLOCK_MODE = "2" *) 
  (* C_S2MM_GENLOCK_NUM_MASTERS = "1" *) 
  (* C_S2MM_GENLOCK_REPEAT_EN = "1" *) 
  (* C_S2MM_LINEBUFFER_DEPTH = "512" *) 
  (* C_S2MM_LINEBUFFER_THRESH = "4" *) 
  (* C_S2MM_MAX_BURST_LENGTH = "8" *) 
  (* C_S2MM_SOF_ENABLE = "1" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_S_AXIS_S2MM_TDATA_WIDTH = "32" *) 
  (* C_S_AXIS_S2MM_TUSER_BITS = "1" *) 
  (* C_S_AXI_LITE_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
  (* C_USE_FSYNC = "1" *) 
  (* C_USE_MM2S_FSYNC = "0" *) 
  (* C_USE_S2MM_FSYNC = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* ip_group = "LOGICORE" *) 
  (* iptype = "PERIPHERAL" *) 
  (* run_ngcbuild = "TRUE" *) 
  axi_vdma_0_axi_vdma U0
       (.axi_resetn(axi_resetn),
        .axi_vdma_tstvec(NLW_U0_axi_vdma_tstvec_UNCONNECTED[63:0]),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst({NLW_U0_m_axi_mm2s_arburst_UNCONNECTED[1],\^m_axi_mm2s_arburst }),
        .m_axi_mm2s_arcache(NLW_U0_m_axi_mm2s_arcache_UNCONNECTED[3:0]),
        .m_axi_mm2s_arlen({NLW_U0_m_axi_mm2s_arlen_UNCONNECTED[7:3],\^m_axi_mm2s_arlen }),
        .m_axi_mm2s_arprot(NLW_U0_m_axi_mm2s_arprot_UNCONNECTED[2:0]),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize({NLW_U0_m_axi_mm2s_arsize_UNCONNECTED[2],\^m_axi_mm2s_arsize }),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst({NLW_U0_m_axi_s2mm_awburst_UNCONNECTED[1],\^m_axi_s2mm_awburst }),
        .m_axi_s2mm_awcache(NLW_U0_m_axi_s2mm_awcache_UNCONNECTED[3:0]),
        .m_axi_s2mm_awlen({NLW_U0_m_axi_s2mm_awlen_UNCONNECTED[7:4],\^m_axi_s2mm_awlen }),
        .m_axi_s2mm_awprot(NLW_U0_m_axi_s2mm_awprot_UNCONNECTED[2:0]),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize({NLW_U0_m_axi_s2mm_awsize_UNCONNECTED[2],\^m_axi_s2mm_awsize }),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axi_sg_aclk(1'b0),
        .m_axi_sg_araddr(NLW_U0_m_axi_sg_araddr_UNCONNECTED[31:0]),
        .m_axi_sg_arburst(NLW_U0_m_axi_sg_arburst_UNCONNECTED[1:0]),
        .m_axi_sg_arcache(NLW_U0_m_axi_sg_arcache_UNCONNECTED[3:0]),
        .m_axi_sg_arlen(NLW_U0_m_axi_sg_arlen_UNCONNECTED[7:0]),
        .m_axi_sg_arprot(NLW_U0_m_axi_sg_arprot_UNCONNECTED[2:0]),
        .m_axi_sg_arready(1'b0),
        .m_axi_sg_arsize(NLW_U0_m_axi_sg_arsize_UNCONNECTED[2:0]),
        .m_axi_sg_arvalid(NLW_U0_m_axi_sg_arvalid_UNCONNECTED),
        .m_axi_sg_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_sg_rlast(1'b0),
        .m_axi_sg_rready(NLW_U0_m_axi_sg_rready_UNCONNECTED),
        .m_axi_sg_rresp({1'b0,1'b0}),
        .m_axi_sg_rvalid(1'b0),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tuser(m_axis_mm2s_tuser),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_buffer_almost_empty(NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED),
        .mm2s_buffer_empty(NLW_U0_mm2s_buffer_empty_UNCONNECTED),
        .mm2s_frame_ptr_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .mm2s_frame_ptr_out(mm2s_frame_ptr_out),
        .mm2s_fsync(1'b0),
        .mm2s_fsync_out(NLW_U0_mm2s_fsync_out_UNCONNECTED),
        .mm2s_introut(mm2s_introut),
        .mm2s_prmry_reset_out_n(NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED),
        .mm2s_prmtr_update(NLW_U0_mm2s_prmtr_update_UNCONNECTED),
        .s2mm_buffer_almost_full(NLW_U0_s2mm_buffer_almost_full_UNCONNECTED),
        .s2mm_buffer_full(NLW_U0_s2mm_buffer_full_UNCONNECTED),
        .s2mm_frame_ptr_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s2mm_frame_ptr_out(s2mm_frame_ptr_out),
        .s2mm_fsync(1'b0),
        .s2mm_fsync_out(NLW_U0_s2mm_fsync_out_UNCONNECTED),
        .s2mm_introut(s2mm_introut),
        .s2mm_prmry_reset_out_n(NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED),
        .s2mm_prmtr_update(NLW_U0_s2mm_prmtr_update_UNCONNECTED),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr({1'b0,s_axi_lite_araddr[7:2],1'b0,1'b0}),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr({1'b0,s_axi_lite_awaddr[7:2],1'b0,1'b0}),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bresp(NLW_U0_s_axi_lite_bresp_UNCONNECTED[1:0]),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rresp(NLW_U0_s_axi_lite_rresp_UNCONNECTED[1:0]),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tuser(1'b0),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid));
  VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "axi_datamover" *) 
module axi_vdma_0_axi_datamover
   (sig_rst2all_stop_request,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    dm2linebuf_mm2s_tvalid,
    din,
    sig_s_ready_out_reg,
    sig_s_ready_dup3_reg,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wlast,
    sig_rst2all_stop_request_0,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ,
    sig_halt_cmplt_reg,
    mm2s_halt_cmplt,
    undrflo_err0,
    Q,
    ovrflo_err0,
    E,
    rd_en,
    \INFERRED_GEN.cnt_i_reg[2] ,
    m_axi_mm2s_rready,
    \sig_strb_skid_reg_reg[1] ,
    \sig_strb_skid_reg_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    \INFERRED_GEN.cnt_i_reg[2]_2 ,
    \INFERRED_GEN.cnt_i_reg[2]_3 ,
    \INFERRED_GEN.cnt_i_reg[2]_4 ,
    \INFERRED_GEN.cnt_i_reg[2]_5 ,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    s2mm_halt_cmplt,
    m_axi_s2mm_bready,
    m_axi_mm2s_aclk,
    m_axi_mm2s_rdata,
    out,
    sig_s_h_halt_reg_reg,
    m_axi_s2mm_aclk,
    dout,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_s_h_halt_reg_reg_0,
    cmnd_wr,
    mm2s_halt,
    datamover_idle_reg,
    datamover_idle,
    s2mm_halt,
    dma_err,
    s2mm_soft_reset,
    cmnd_wr_1,
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ,
    empty,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    s_axis_mm2s_cmd_tvalid,
    m_axis_mm2s_sts_tready,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rresp,
    fifo_wren,
    m_axi_mm2s_arready,
    m_axi_s2mm_wready,
    m_axi_s2mm_awready,
    in,
    \sig_input_addr_reg_reg[31] ,
    m_axi_s2mm_bresp,
    D,
    s_axis_s2mm_cmd_tvalid,
    m_axi_s2mm_bvalid,
    m_axis_s2mm_sts_tready);
  output sig_rst2all_stop_request;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output dm2linebuf_mm2s_tvalid;
  output [36:0]din;
  output sig_s_ready_out_reg;
  output sig_s_ready_dup3_reg;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output m_axi_s2mm_wvalid;
  output m_axi_s2mm_wlast;
  output sig_rst2all_stop_request_0;
  output [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  output sig_halt_cmplt_reg;
  output mm2s_halt_cmplt;
  output undrflo_err0;
  output [0:0]Q;
  output ovrflo_err0;
  output [0:0]E;
  output rd_en;
  output [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  output m_axi_mm2s_rready;
  output \sig_strb_skid_reg_reg[1] ;
  output \sig_strb_skid_reg_reg[2] ;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  output \INFERRED_GEN.cnt_i_reg[2]_2 ;
  output \INFERRED_GEN.cnt_i_reg[2]_3 ;
  output \INFERRED_GEN.cnt_i_reg[2]_4 ;
  output \INFERRED_GEN.cnt_i_reg[2]_5 ;
  output [31:0]m_axi_mm2s_araddr;
  output [2:0]m_axi_mm2s_arlen;
  output [1:0]m_axi_mm2s_arsize;
  output [31:0]m_axi_s2mm_awaddr;
  output [3:0]m_axi_s2mm_awlen;
  output [1:0]m_axi_s2mm_awsize;
  output [63:0]m_axi_s2mm_wdata;
  output [7:0]m_axi_s2mm_wstrb;
  output s2mm_halt_cmplt;
  output m_axi_s2mm_bready;
  input m_axi_mm2s_aclk;
  input [63:0]m_axi_mm2s_rdata;
  input out;
  input sig_s_h_halt_reg_reg;
  input m_axi_s2mm_aclk;
  input [36:0]dout;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_s_h_halt_reg_reg_0;
  input cmnd_wr;
  input mm2s_halt;
  input [0:0]datamover_idle_reg;
  input datamover_idle;
  input s2mm_halt;
  input dma_err;
  input s2mm_soft_reset;
  input cmnd_wr_1;
  input [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  input empty;
  input \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  input s_axis_mm2s_cmd_tvalid;
  input m_axis_mm2s_sts_tready;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input m_axi_mm2s_rvalid;
  input m_axi_mm2s_rlast;
  input [1:0]m_axi_mm2s_rresp;
  input fifo_wren;
  input m_axi_mm2s_arready;
  input m_axi_s2mm_wready;
  input m_axi_s2mm_awready;
  input [48:0]in;
  input [48:0]\sig_input_addr_reg_reg[31] ;
  input [1:0]m_axi_s2mm_bresp;
  input [1:0]D;
  input s_axis_s2mm_cmd_tvalid;
  input m_axi_s2mm_bvalid;
  input m_axis_s2mm_sts_tready;

  wire [1:0]D;
  wire [0:0]E;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  wire [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_2 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_3 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_4 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_5 ;
  wire [0:0]Q;
  wire cmnd_wr;
  wire cmnd_wr_1;
  wire datamover_idle;
  wire [0:0]datamover_idle_reg;
  wire [36:0]din;
  wire dm2linebuf_mm2s_tvalid;
  wire dma_err;
  wire [36:0]dout;
  wire empty;
  wire fifo_wren;
  wire [48:0]in;
  (* DONT_TOUCH *) wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [2:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [1:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [63:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  (* DONT_TOUCH *) wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [3:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [1:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [63:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [7:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_s2mm_sts_tready;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire out;
  wire ovrflo_err0;
  wire rd_en;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_soft_reset;
  wire s_axis_mm2s_cmd_tvalid;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_halt_cmplt_reg;
  wire [48:0]\sig_input_addr_reg_reg[31] ;
  wire sig_rst2all_stop_request;
  wire sig_rst2all_stop_request_0;
  wire sig_s_h_halt_reg_reg;
  wire sig_s_h_halt_reg_reg_0;
  wire sig_s_ready_dup3_reg;
  wire sig_s_ready_out_reg;
  wire \sig_strb_skid_reg_reg[1] ;
  wire \sig_strb_skid_reg_reg[2] ;
  wire undrflo_err0;

  axi_vdma_0_axi_datamover_mm2s_full_wrap \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER 
       (.\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg (\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_2 ),
        .Q(\INFERRED_GEN.cnt_i_reg[2] ),
        .cmnd_wr(cmnd_wr),
        .datamover_idle(datamover_idle),
        .datamover_idle_reg(datamover_idle_reg),
        .din(din),
        .dm2linebuf_mm2s_tvalid(dm2linebuf_mm2s_tvalid),
        .fifo_wren(fifo_wren),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(out),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .sig_halt_cmplt_reg(sig_halt_cmplt_reg),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_s_h_halt_reg_reg(sig_s_h_halt_reg_reg));
  axi_vdma_0_axi_datamover_s2mm_full_wrap \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER 
       (.D(D),
        .E(E),
        .\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 (\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2]_3 ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_4 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_5 ),
        .Q(Q),
        .cmnd_wr_1(cmnd_wr_1),
        .dma_err(dma_err),
        .dout(dout),
        .empty(empty),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .out(sig_s_ready_dup3_reg),
        .ovrflo_err0(ovrflo_err0),
        .rd_en(rd_en),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\sig_input_addr_reg_reg[31] (\sig_input_addr_reg_reg[31] ),
        .sig_rst2all_stop_request_0(sig_rst2all_stop_request_0),
        .sig_s_h_halt_reg_reg(sig_s_h_halt_reg_reg_0),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .\sig_strb_skid_reg_reg[1] (\sig_strb_skid_reg_reg[1] ),
        .\sig_strb_skid_reg_reg[2] (\sig_strb_skid_reg_reg[2] ),
        .undrflo_err0(undrflo_err0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_addr_cntl" *) 
module axi_vdma_0_axi_datamover_addr_cntl
   (out,
    sig_posted_to_axi_reg_0,
    FIFO_Full_reg,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    sig_init_done,
    sig_inhibit_rdy_n,
    FIFO_Full_reg_0,
    sig_calc_error_reg_reg_0,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    SS,
    m_axi_mm2s_aclk,
    sig_init_done_reg,
    sig_mstr2addr_cmd_valid,
    sig_data2addr_stop_req,
    sig_sf_allow_addr_req,
    sig_halt_reg_dly3,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    m_axi_mm2s_arready,
    in);
  output out;
  output sig_posted_to_axi_reg_0;
  output FIFO_Full_reg;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output sig_init_done;
  output sig_inhibit_rdy_n;
  output FIFO_Full_reg_0;
  output sig_calc_error_reg_reg_0;
  output [31:0]m_axi_mm2s_araddr;
  output [2:0]m_axi_mm2s_arlen;
  output [1:0]m_axi_mm2s_arsize;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_init_done_reg;
  input sig_mstr2addr_cmd_valid;
  input sig_data2addr_stop_req;
  input sig_sf_allow_addr_req;
  input sig_halt_reg_dly3;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input m_axi_mm2s_arready;
  input [36:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_45 ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5 ;
  wire [0:0]SS;
  wire [36:0]in;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [2:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [1:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire [50:4]sig_aq_fifo_data_out;
  wire sig_calc_error_reg_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_dly3;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_mstr2addr_cmd_valid;
  wire \sig_next_addr_reg[31]_i_1_n_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_push_addr_reg1_out;
  wire sig_sf_allow_addr_req;

  assign out = sig_posted_to_axi_2;
  assign sig_posted_to_axi_reg_0 = sig_posted_to_axi;
  axi_vdma_0_axi_datamover_fifo__parameterized1_40 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2] (\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_45 ),
        .SS(SS),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out({sig_aq_fifo_data_out[50],sig_aq_fifo_data_out[47],sig_aq_fifo_data_out[45:44],sig_aq_fifo_data_out[38:4]}),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_push_addr_reg1_out),
        .Q(sig_addr_reg_full),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5 ),
        .Q(m_axi_mm2s_arvalid),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[50]),
        .Q(sig_addr2rsc_calc_error),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1FFF)) 
    sig_halt_cmplt_i_2
       (.I0(sig_addr2rsc_calc_error),
        .I1(sig_addr_reg_empty),
        .I2(sig_halt_reg_dly3),
        .I3(sig_data2addr_stop_req),
        .O(sig_calc_error_reg_reg_0));
  LUT4 #(
    .INIT(16'h40FF)) 
    \sig_next_addr_reg[31]_i_1 
       (.I0(sig_addr2rsc_calc_error),
        .I1(sig_addr_reg_full),
        .I2(m_axi_mm2s_arready),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[4]),
        .Q(m_axi_mm2s_araddr[0]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[14]),
        .Q(m_axi_mm2s_araddr[10]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[15]),
        .Q(m_axi_mm2s_araddr[11]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[16]),
        .Q(m_axi_mm2s_araddr[12]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[17]),
        .Q(m_axi_mm2s_araddr[13]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[18]),
        .Q(m_axi_mm2s_araddr[14]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[19]),
        .Q(m_axi_mm2s_araddr[15]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[20]),
        .Q(m_axi_mm2s_araddr[16]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[21]),
        .Q(m_axi_mm2s_araddr[17]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[22]),
        .Q(m_axi_mm2s_araddr[18]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[23]),
        .Q(m_axi_mm2s_araddr[19]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[5]),
        .Q(m_axi_mm2s_araddr[1]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[24]),
        .Q(m_axi_mm2s_araddr[20]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[25]),
        .Q(m_axi_mm2s_araddr[21]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[26]),
        .Q(m_axi_mm2s_araddr[22]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[27]),
        .Q(m_axi_mm2s_araddr[23]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[28]),
        .Q(m_axi_mm2s_araddr[24]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[29]),
        .Q(m_axi_mm2s_araddr[25]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[30]),
        .Q(m_axi_mm2s_araddr[26]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[31]),
        .Q(m_axi_mm2s_araddr[27]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[32]),
        .Q(m_axi_mm2s_araddr[28]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[33]),
        .Q(m_axi_mm2s_araddr[29]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[6]),
        .Q(m_axi_mm2s_araddr[2]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[34]),
        .Q(m_axi_mm2s_araddr[30]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[35]),
        .Q(m_axi_mm2s_araddr[31]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[7]),
        .Q(m_axi_mm2s_araddr[3]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[8]),
        .Q(m_axi_mm2s_araddr[4]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[9]),
        .Q(m_axi_mm2s_araddr[5]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[10]),
        .Q(m_axi_mm2s_araddr[6]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[11]),
        .Q(m_axi_mm2s_araddr[7]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[12]),
        .Q(m_axi_mm2s_araddr[8]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[13]),
        .Q(m_axi_mm2s_araddr[9]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[47]),
        .Q(m_axi_mm2s_arburst),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[36]),
        .Q(m_axi_mm2s_arlen[0]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[37]),
        .Q(m_axi_mm2s_arlen[1]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[38]),
        .Q(m_axi_mm2s_arlen[2]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[44]),
        .Q(m_axi_mm2s_arsize[0]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[45]),
        .Q(m_axi_mm2s_arsize[1]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_45 ),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_45 ),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_addr_cntl" *) 
module axi_vdma_0_axi_datamover_addr_cntl__parameterized0
   (out,
    FIFO_Full_reg,
    sig_addr_reg_empty,
    sig_addr2wsc_calc_error,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    sig_init_done,
    sig_wr_fifo,
    sig_inhibit_rdy_n,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg,
    sig_halt_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    m_axi_s2mm_awready,
    sig_mstr2addr_cmd_valid,
    in);
  output out;
  output FIFO_Full_reg;
  output sig_addr_reg_empty;
  output sig_addr2wsc_calc_error;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output sig_init_done;
  output sig_wr_fifo;
  output sig_inhibit_rdy_n;
  output [31:0]m_axi_s2mm_awaddr;
  output [3:0]m_axi_s2mm_awlen;
  output [1:0]m_axi_s2mm_awsize;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg;
  input sig_halt_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input m_axi_s2mm_awready;
  input sig_mstr2addr_cmd_valid;
  input [37:0]in;

  wire FIFO_Full_reg;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ;
  wire [37:0]in;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [3:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [1:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire p_0_in;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire [50:4]sig_aq_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_mstr2addr_cmd_valid;
  wire \sig_next_addr_reg[31]_i_1__0_n_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  assign out = sig_posted_to_axi;
  axi_vdma_0_axi_datamover_fifo__parameterized1 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(sig_addr_reg_empty),
        .\INFERRED_GEN.cnt_i_reg[2] (\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_aq_fifo_data_out[50],sig_aq_fifo_data_out[47],sig_aq_fifo_data_out[45:44],sig_aq_fifo_data_out[39:4]}),
        .p_0_in(p_0_in),
        .sel(sig_wr_fifo),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_stream_rst(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .Q(sig_addr_reg_full),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(p_0_in),
        .Q(m_axi_s2mm_awvalid),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[50]),
        .Q(sig_addr2wsc_calc_error),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h40FF)) 
    \sig_next_addr_reg[31]_i_1__0 
       (.I0(sig_addr2wsc_calc_error),
        .I1(sig_addr_reg_full),
        .I2(m_axi_s2mm_awready),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[4]),
        .Q(m_axi_s2mm_awaddr[0]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[14]),
        .Q(m_axi_s2mm_awaddr[10]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[15]),
        .Q(m_axi_s2mm_awaddr[11]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[16]),
        .Q(m_axi_s2mm_awaddr[12]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[17]),
        .Q(m_axi_s2mm_awaddr[13]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[18]),
        .Q(m_axi_s2mm_awaddr[14]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[19]),
        .Q(m_axi_s2mm_awaddr[15]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[20]),
        .Q(m_axi_s2mm_awaddr[16]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[21]),
        .Q(m_axi_s2mm_awaddr[17]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[22]),
        .Q(m_axi_s2mm_awaddr[18]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[23]),
        .Q(m_axi_s2mm_awaddr[19]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[5]),
        .Q(m_axi_s2mm_awaddr[1]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[24]),
        .Q(m_axi_s2mm_awaddr[20]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[25]),
        .Q(m_axi_s2mm_awaddr[21]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[26]),
        .Q(m_axi_s2mm_awaddr[22]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[27]),
        .Q(m_axi_s2mm_awaddr[23]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[28]),
        .Q(m_axi_s2mm_awaddr[24]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[29]),
        .Q(m_axi_s2mm_awaddr[25]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[30]),
        .Q(m_axi_s2mm_awaddr[26]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[31]),
        .Q(m_axi_s2mm_awaddr[27]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[32]),
        .Q(m_axi_s2mm_awaddr[28]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[33]),
        .Q(m_axi_s2mm_awaddr[29]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[6]),
        .Q(m_axi_s2mm_awaddr[2]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[34]),
        .Q(m_axi_s2mm_awaddr[30]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[35]),
        .Q(m_axi_s2mm_awaddr[31]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[7]),
        .Q(m_axi_s2mm_awaddr[3]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[8]),
        .Q(m_axi_s2mm_awaddr[4]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[9]),
        .Q(m_axi_s2mm_awaddr[5]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[10]),
        .Q(m_axi_s2mm_awaddr[6]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[11]),
        .Q(m_axi_s2mm_awaddr[7]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[12]),
        .Q(m_axi_s2mm_awaddr[8]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[13]),
        .Q(m_axi_s2mm_awaddr[9]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[47]),
        .Q(m_axi_s2mm_awburst),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[36]),
        .Q(m_axi_s2mm_awlen[0]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[37]),
        .Q(m_axi_s2mm_awlen[1]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[38]),
        .Q(m_axi_s2mm_awlen[2]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[39]),
        .Q(m_axi_s2mm_awlen[3]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[44]),
        .Q(m_axi_s2mm_awsize[0]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[45]),
        .Q(m_axi_s2mm_awsize[1]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_cmd_status" *) 
module axi_vdma_0_axi_datamover_cmd_status
   (sig_init_reg,
    FIFO_Full_reg,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ,
    Q,
    sig_init_reg2_reg,
    sig_init_reg2_reg_0,
    sig_init_reg2_reg_1,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_inhibit_rdy_n,
    sig_inhibit_rdy_n_reg,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    \INFERRED_GEN.cnt_i_reg[2]_2 ,
    out,
    SS,
    m_axi_mm2s_aclk,
    cmnd_wr,
    mm2s_halt,
    FIFO_Full_reg_0,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    s_axis_mm2s_cmd_tvalid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    m_axis_mm2s_sts_tready,
    sig_rsc2stat_status_valid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    in,
    slverr_i_reg);
  output sig_init_reg;
  output FIFO_Full_reg;
  output [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  output [0:0]Q;
  output sig_init_reg2_reg;
  output sig_init_reg2_reg_0;
  output sig_init_reg2_reg_1;
  output [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  output sig_inhibit_rdy_n;
  output sig_inhibit_rdy_n_reg;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  output \INFERRED_GEN.cnt_i_reg[2]_2 ;
  output [50:0]out;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input cmnd_wr;
  input mm2s_halt;
  input FIFO_Full_reg_0;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input s_axis_mm2s_cmd_tvalid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input m_axis_mm2s_sts_tready;
  input sig_rsc2stat_status_valid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input [48:0]in;
  input [2:0]slverr_i_reg;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_2 ;
  wire I_CMD_FIFO_n_6;
  wire [0:0]Q;
  wire [0:0]SS;
  wire cmnd_wr;
  wire [48:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire mm2s_halt;
  wire [50:0]out;
  wire s_axis_mm2s_cmd_tvalid;
  wire sig_calc_error_pushed;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_reg;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_reg;
  wire sig_init_reg2_reg;
  wire sig_init_reg2_reg_0;
  wire sig_init_reg2_reg_1;
  wire sig_input_reg_empty;
  wire sig_rsc2stat_status_valid;
  wire sig_sm_halt_reg;
  wire [2:0]slverr_i_reg;

  axi_vdma_0_axi_datamover_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_2 ),
        .Q(\INFERRED_GEN.cnt_i_reg[2] ),
        .SS(SS),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_inhibit_rdy_n_reg_1(sig_inhibit_rdy_n_reg),
        .sig_init_done(sig_init_done_2),
        .sig_init_done_reg_0(I_CMD_FIFO_n_6),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .slverr_i_reg(slverr_i_reg));
  axi_vdma_0_axi_datamover_fifo_34 I_CMD_FIFO
       (.FIFO_Full_reg(FIFO_Full_reg_0),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg (\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ),
        .Q(Q),
        .SS(SS),
        .cmnd_wr(cmnd_wr),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .out(out),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_reg2_reg_0(sig_init_reg2_reg),
        .sig_init_reg2_reg_1(sig_init_reg2_reg_0),
        .sig_init_reg2_reg_2(sig_init_reg2_reg_1),
        .sig_init_reg2_reg_3(I_CMD_FIFO_n_6),
        .sig_init_reg_reg_0(sig_init_reg),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_cmd_status" *) 
module axi_vdma_0_axi_datamover_cmd_status__parameterized0
   (sig_init_done,
    sig_init_done_0,
    undrflo_err0,
    Q,
    ovrflo_err0,
    E,
    sig_inhibit_rdy_n_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    \INFERRED_GEN.cnt_i_reg[2]_2 ,
    sig_inhibit_rdy_n_reg_0,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg,
    sig_init_done_reg_0,
    s2mm_halt,
    dma_err,
    s2mm_soft_reset,
    cmnd_wr_1,
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ,
    sig_wsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_input_reg_empty,
    sig_psm_halt,
    s_axis_s2mm_cmd_tvalid,
    sig_next_calc_error_reg,
    sig_dqual_reg_empty_reg,
    sig_wdc_status_going_full,
    m_axis_s2mm_sts_tready,
    \sig_input_addr_reg_reg[31] ,
    in);
  output sig_init_done;
  output sig_init_done_0;
  output undrflo_err0;
  output [0:0]Q;
  output ovrflo_err0;
  output [0:0]E;
  output sig_inhibit_rdy_n_reg;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  output [0:0]\INFERRED_GEN.cnt_i_reg[2]_2 ;
  output sig_inhibit_rdy_n_reg_0;
  output [49:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg;
  input sig_init_done_reg_0;
  input s2mm_halt;
  input dma_err;
  input s2mm_soft_reset;
  input cmnd_wr_1;
  input [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  input sig_wsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_input_reg_empty;
  input sig_psm_halt;
  input s_axis_s2mm_cmd_tvalid;
  input sig_next_calc_error_reg;
  input [0:0]sig_dqual_reg_empty_reg;
  input sig_wdc_status_going_full;
  input m_axis_s2mm_sts_tready;
  input [48:0]\sig_input_addr_reg_reg[31] ;
  input [19:0]in;

  wire [0:0]E;
  wire [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2]_2 ;
  wire [0:0]Q;
  wire cmnd_wr_1;
  wire dma_err;
  wire [19:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire [49:0]out;
  wire ovrflo_err0;
  wire s2mm_halt;
  wire s2mm_soft_reset;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [0:0]sig_dqual_reg_empty_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire [48:0]\sig_input_addr_reg_reg[31] ;
  wire sig_input_reg_empty;
  wire sig_next_calc_error_reg;
  wire sig_psm_halt;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;
  wire undrflo_err0;

  axi_vdma_0_axi_datamover_fifo__parameterized4 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 (\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .Q(Q),
        .dma_err(dma_err),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .ovrflo_err0(ovrflo_err0),
        .s2mm_halt(s2mm_halt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n_reg),
        .sig_inhibit_rdy_n_reg_1(sig_inhibit_rdy_n_reg_0),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .undrflo_err0(undrflo_err0));
  axi_vdma_0_axi_datamover_fifo I_CMD_FIFO
       (.E(E),
        .Q(\INFERRED_GEN.cnt_i_reg[2]_2 ),
        .cmnd_wr_1(cmnd_wr_1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .s2mm_halt(s2mm_halt),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .\sig_input_addr_reg_reg[31] (\sig_input_addr_reg_reg[31] ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_vdma_0_axi_datamover_fifo
   (sig_init_done,
    E,
    Q,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    cmnd_wr_1,
    s2mm_halt,
    sig_input_reg_empty,
    sig_psm_halt,
    s_axis_s2mm_cmd_tvalid,
    \sig_input_addr_reg_reg[31] );
  output sig_init_done;
  output [0:0]E;
  output [0:0]Q;
  output [49:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input cmnd_wr_1;
  input s2mm_halt;
  input sig_input_reg_empty;
  input sig_psm_halt;
  input s_axis_s2mm_cmd_tvalid;
  input [48:0]\sig_input_addr_reg_reg[31] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire cmnd_wr_1;
  wire m_axi_s2mm_aclk;
  wire [49:0]out;
  wire s2mm_halt;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire [48:0]\sig_input_addr_reg_reg[31] ;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_stream_rst;

  axi_vdma_0_srl_fifo_f \USE_SRL_FIFO.I_SYNC_FIFO 
       (.E(E),
        .Q(Q),
        .cmnd_wr_1(cmnd_wr_1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .s2mm_halt(s2mm_halt),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .\sig_input_addr_reg_reg[31] (\sig_input_addr_reg_reg[31] ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_vdma_0_axi_datamover_fifo_34
   (sig_init_reg_reg_0,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ,
    Q,
    sig_init_reg2_reg_0,
    sig_init_reg2_reg_1,
    sig_init_reg2_reg_2,
    sig_init_reg2_reg_3,
    out,
    SS,
    m_axi_mm2s_aclk,
    cmnd_wr,
    mm2s_halt,
    FIFO_Full_reg,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    s_axis_mm2s_cmd_tvalid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    sig_init_done_2,
    in);
  output sig_init_reg_reg_0;
  output [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  output [0:0]Q;
  output sig_init_reg2_reg_0;
  output sig_init_reg2_reg_1;
  output sig_init_reg2_reg_2;
  output sig_init_reg2_reg_3;
  output [50:0]out;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input cmnd_wr;
  input mm2s_halt;
  input FIFO_Full_reg;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input s_axis_mm2s_cmd_tvalid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_init_done_2;
  input [48:0]in;

  wire FIFO_Full_reg;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ;
  wire [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire cmnd_wr;
  wire [48:0]in;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire [50:0]out;
  wire s_axis_mm2s_cmd_tvalid;
  wire sig_calc_error_pushed;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg2_reg_0;
  wire sig_init_reg2_reg_1;
  wire sig_init_reg2_reg_2;
  wire sig_init_reg2_reg_3;
  wire sig_init_reg_reg_0;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;

  axi_vdma_0_srl_fifo_f_35 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg (\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ),
        .Q(Q),
        .SS(SS),
        .cmnd_wr(cmnd_wr),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .out(out),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_3),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(\GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg_reg_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_3),
        .O(sig_init_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__0
       (.I0(\GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg_reg_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done),
        .O(sig_init_reg2_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__1
       (.I0(\GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg_reg_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_0),
        .O(sig_init_reg2_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__2
       (.I0(\GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg_reg_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_1),
        .O(sig_init_reg2_reg_2));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__3
       (.I0(\GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg_reg_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_2),
        .O(sig_init_reg2_reg_3));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done_3),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_reg_reg_0),
        .Q(\GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(SS),
        .Q(sig_init_reg_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_vdma_0_axi_datamover_fifo__parameterized0
   (FIFO_Full_reg,
    sig_init_done,
    Q,
    sig_inhibit_rdy_n_reg_0,
    sig_inhibit_rdy_n_reg_1,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    SS,
    m_axi_mm2s_aclk,
    sig_init_done_reg_0,
    m_axis_mm2s_sts_tready,
    sig_rsc2stat_status_valid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    slverr_i_reg);
  output FIFO_Full_reg;
  output sig_init_done;
  output [0:0]Q;
  output sig_inhibit_rdy_n_reg_0;
  output sig_inhibit_rdy_n_reg_1;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_init_done_reg_0;
  input m_axis_mm2s_sts_tready;
  input sig_rsc2stat_status_valid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [2:0]slverr_i_reg;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_inhibit_rdy_n_reg_1;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_rsc2stat_status_valid;
  wire [2:0]slverr_i_reg;

  axi_vdma_0_srl_fifo_f__parameterized0 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .Q(Q),
        .SS(SS),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg_1),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .slverr_i_reg(slverr_i_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_vdma_0_axi_datamover_fifo__parameterized1
   (FIFO_Full_reg,
    sig_init_done,
    p_0_in,
    out,
    sig_halt_reg_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sel,
    sig_inhibit_rdy_n_reg_0,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    sig_halt_reg,
    FIFO_Full_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_mstr2addr_cmd_valid,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output p_0_in;
  output [39:0]out;
  output sig_halt_reg_reg;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output sel;
  output sig_inhibit_rdy_n_reg_0;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input sig_halt_reg;
  input FIFO_Full_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_mstr2addr_cmd_valid;
  input [37:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [37:0]in;
  wire m_axi_s2mm_aclk;
  wire [39:0]out;
  wire p_0_in;
  wire sel;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_halt_reg;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_stream_rst;

  axi_vdma_0_srl_fifo_f__parameterized1 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n_reg(sel),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_vdma_0_axi_datamover_fifo__parameterized1_40
   (FIFO_Full_reg,
    sig_init_done,
    sig_push_addr_reg1_out,
    sig_inhibit_rdy_n_reg_0,
    FIFO_Full_reg_0,
    sig_calc_error_reg_reg,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    SS,
    m_axi_mm2s_aclk,
    sig_init_done_reg_0,
    sig_mstr2addr_cmd_valid,
    sig_data2addr_stop_req,
    sig_sf_allow_addr_req,
    sig_addr_reg_empty,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_push_addr_reg1_out;
  output sig_inhibit_rdy_n_reg_0;
  output FIFO_Full_reg_0;
  output sig_calc_error_reg_reg;
  output [38:0]out;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_init_done_reg_0;
  input sig_mstr2addr_cmd_valid;
  input sig_data2addr_stop_req;
  input sig_sf_allow_addr_req;
  input sig_addr_reg_empty;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [36:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]SS;
  wire [36:0]in;
  wire m_axi_mm2s_aclk;
  wire [38:0]out;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sig_sf_allow_addr_req;

  axi_vdma_0_srl_fifo_f__parameterized1_41 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .SS(SS),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_reg(sig_push_addr_reg1_out),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_vdma_0_axi_datamover_fifo__parameterized2
   (FIFO_Full_reg,
    sig_init_done,
    sig_first_dbeat_reg,
    sig_push_dqual_reg16_out,
    sig_inhibit_rdy_n_reg_0,
    FIFO_Full_reg_0,
    D,
    out,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    m_axi_mm2s_rlast_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    SS,
    m_axi_mm2s_aclk,
    sig_init_done_reg_0,
    sig_first_dbeat_reg_0,
    sig_first_dbeat,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_mstr2data_cmd_valid,
    Q,
    \sig_dbeat_cntr_reg[5] ,
    sig_ld_new_cmd_reg,
    sig_last_dbeat_reg,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_inhibit_rdy_n_0,
    sig_dqual_reg_empty_reg,
    sig_rsc2stat_status_valid,
    sig_dqual_reg_empty_reg_0,
    sig_next_cmd_cmplt_reg_i_3,
    sig_next_cmd_cmplt_reg_i_3_0,
    sig_next_cmd_cmplt_reg_i_3_1,
    full,
    sig_dqual_reg_empty_reg_1,
    m_axi_mm2s_rvalid,
    sig_dqual_reg_full,
    sig_next_cmd_cmplt_reg_i_3_2,
    m_axi_mm2s_rlast,
    sig_last_dbeat_reg_0,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_first_dbeat_reg;
  output sig_push_dqual_reg16_out;
  output sig_inhibit_rdy_n_reg_0;
  output FIFO_Full_reg_0;
  output [7:0]D;
  output [19:0]out;
  output [0:0]E;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output m_axi_mm2s_rlast_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_init_done_reg_0;
  input sig_first_dbeat_reg_0;
  input sig_first_dbeat;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_mstr2data_cmd_valid;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_ld_new_cmd_reg;
  input sig_last_dbeat_reg;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_inhibit_rdy_n_0;
  input sig_dqual_reg_empty_reg;
  input sig_rsc2stat_status_valid;
  input sig_dqual_reg_empty_reg_0;
  input sig_next_cmd_cmplt_reg_i_3;
  input sig_next_cmd_cmplt_reg_i_3_0;
  input sig_next_cmd_cmplt_reg_i_3_1;
  input full;
  input sig_dqual_reg_empty_reg_1;
  input m_axi_mm2s_rvalid;
  input sig_dqual_reg_full;
  input sig_next_cmd_cmplt_reg_i_3_2;
  input m_axi_mm2s_rlast;
  input sig_last_dbeat_reg_0;
  input [22:0]in;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire [7:0]Q;
  wire [0:0]SS;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [22:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rlast_0;
  wire m_axi_mm2s_rvalid;
  wire [19:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire \sig_dbeat_cntr_reg[5] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_cmd_cmplt_reg_i_3;
  wire sig_next_cmd_cmplt_reg_i_3_0;
  wire sig_next_cmd_cmplt_reg_i_3_1;
  wire sig_next_cmd_cmplt_reg_i_3_2;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg16_out;
  wire sig_rsc2stat_status_valid;

  axi_vdma_0_srl_fifo_f__parameterized2 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .Q(Q),
        .SS(SS),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rlast_0(m_axi_mm2s_rlast_0),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_last_dbeat_reg(sig_push_dqual_reg16_out),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_0),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_cmd_cmplt_reg_i_3(sig_next_cmd_cmplt_reg_i_3),
        .sig_next_cmd_cmplt_reg_i_3_0(sig_next_cmd_cmplt_reg_i_3_0),
        .sig_next_cmd_cmplt_reg_i_3_1(sig_next_cmd_cmplt_reg_i_3_1),
        .sig_next_cmd_cmplt_reg_i_3_2(sig_next_cmd_cmplt_reg_i_3_2),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_vdma_0_axi_datamover_fifo__parameterized3
   (FIFO_Full_reg,
    sig_init_done,
    Q,
    sel,
    sig_inhibit_rdy_n_reg_0,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ,
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ,
    D,
    E,
    SS,
    m_axi_mm2s_aclk,
    sig_init_done_reg_0,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_mstr2sf_cmd_valid,
    lsig_ld_offset,
    lsig_0ffset_cntr,
    sig_input_accept21_out,
    sig_sf2dre_use_autodest,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output [0:0]Q;
  output sel;
  output sig_inhibit_rdy_n_reg_0;
  output \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  output \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  output [1:0]D;
  output [0:0]E;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_init_done_reg_0;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input sig_mstr2sf_cmd_valid;
  input lsig_ld_offset;
  input lsig_0ffset_cntr;
  input sig_input_accept21_out;
  input sig_sf2dre_use_autodest;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ;
  input [3:0]in;

  wire [1:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ;
  wire \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [3:0]in;
  wire lsig_0ffset_cntr;
  wire lsig_ld_offset;
  wire m_axi_mm2s_aclk;
  wire sel;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_input_accept21_out;
  wire sig_mstr2sf_cmd_valid;
  wire sig_sf2dre_use_autodest;

  axi_vdma_0_srl_fifo_f__parameterized3 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(sel),
        .\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg (\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ),
        .\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg (\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .SS(SS),
        .in(in),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .lsig_ld_offset(lsig_ld_offset),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_input_accept21_out(sig_input_accept21_out),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_sf2dre_use_autodest(sig_sf2dre_use_autodest));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_vdma_0_axi_datamover_fifo__parameterized4
   (sig_init_done_0,
    undrflo_err0,
    Q,
    ovrflo_err0,
    sig_inhibit_rdy_n_reg_0,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    sig_inhibit_rdy_n_reg_1,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    s2mm_halt,
    dma_err,
    s2mm_soft_reset,
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ,
    sig_wsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_next_calc_error_reg,
    sig_dqual_reg_empty_reg,
    sig_wdc_status_going_full,
    m_axis_s2mm_sts_tready,
    in);
  output sig_init_done_0;
  output undrflo_err0;
  output [0:0]Q;
  output ovrflo_err0;
  output sig_inhibit_rdy_n_reg_0;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  output sig_inhibit_rdy_n_reg_1;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input s2mm_halt;
  input dma_err;
  input s2mm_soft_reset;
  input [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  input sig_wsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_next_calc_error_reg;
  input [0:0]sig_dqual_reg_empty_reg;
  input sig_wdc_status_going_full;
  input m_axis_s2mm_sts_tready;
  input [19:0]in;

  wire [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [0:0]Q;
  wire dma_err;
  wire [19:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire ovrflo_err0;
  wire s2mm_halt;
  wire s2mm_soft_reset;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [0:0]sig_dqual_reg_empty_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_inhibit_rdy_n_reg_1;
  wire sig_init_done_0;
  wire sig_init_done_reg_0;
  wire sig_next_calc_error_reg;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;
  wire undrflo_err0;

  axi_vdma_0_srl_fifo_f__parameterized4 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 (\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .Q(Q),
        .dma_err(dma_err),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .ovrflo_err0(ovrflo_err0),
        .s2mm_halt(s2mm_halt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg_0),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n_reg_1),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .undrflo_err0(undrflo_err0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_0),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_vdma_0_axi_datamover_fifo__parameterized5
   (sig_init_reg_reg_0,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    sig_init_reg_reg_1,
    sig_init_reg_reg_2,
    sig_init_reg_reg_3,
    sig_init_reg_reg_4,
    m_axi_s2mm_bready,
    Q,
    E,
    D,
    sig_input_cache_type_reg0,
    SR,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    out,
    in,
    sig_init_reg2,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_2,
    sig_init_done_1,
    sig_halt_reg,
    \INFERRED_GEN.cnt_i_reg[3] ,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[0] ,
    \sig_addr_posted_cntr_reg[1] ,
    \sig_addr_posted_cntr_reg[0] ,
    m_axi_s2mm_bvalid,
    sig_psm_pop_input_cmd,
    sig_csm_pop_child_cmd,
    m_axi_s2mm_bresp);
  output sig_init_reg_reg_0;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output sig_init_reg_reg_1;
  output sig_init_reg_reg_2;
  output sig_init_reg_reg_3;
  output sig_init_reg_reg_4;
  output m_axi_s2mm_bready;
  output [0:0]Q;
  output [0:0]E;
  output [2:0]D;
  output sig_input_cache_type_reg0;
  output [0:0]SR;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [0:0]out;
  input [1:0]in;
  input sig_init_reg2;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_2;
  input sig_init_done_1;
  input sig_halt_reg;
  input \INFERRED_GEN.cnt_i_reg[3] ;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  input \sig_addr_posted_cntr_reg[1] ;
  input [3:0]\sig_addr_posted_cntr_reg[0] ;
  input m_axi_s2mm_bvalid;
  input sig_psm_pop_input_cmd;
  input sig_csm_pop_child_cmd;
  input [1:0]m_axi_s2mm_bresp;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [1:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [0:0]out;
  wire [3:0]\sig_addr_posted_cntr_reg[0] ;
  wire \sig_addr_posted_cntr_reg[1] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_coelsc_reg_empty;
  wire sig_csm_pop_child_cmd;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_i_1__11_n_0;
  wire sig_init_reg2;
  wire sig_init_reg_reg_0;
  wire sig_init_reg_reg_1;
  wire sig_init_reg_reg_2;
  wire sig_init_reg_reg_3;
  wire sig_init_reg_reg_4;
  wire sig_input_cache_type_reg0;
  wire sig_psm_pop_input_cmd;
  wire sig_stream_rst;

  axi_vdma_0_srl_fifo_f__parameterized5 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .\sig_addr_posted_cntr_reg[0] (\sig_addr_posted_cntr_reg[0] ),
        .\sig_addr_posted_cntr_reg[1] (\sig_addr_posted_cntr_reg[1] ),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_child_error_reg_i_1
       (.I0(sig_init_reg_reg_0),
        .I1(sig_csm_pop_child_cmd),
        .O(SR));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_3),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__10
       (.I0(sig_init_reg_reg_0),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_1),
        .O(sig_init_reg_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__11
       (.I0(sig_init_reg_reg_0),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_3),
        .O(sig_init_done_i_1__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__5
       (.I0(sig_init_reg_reg_0),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done),
        .O(sig_init_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__6
       (.I0(sig_init_reg_reg_0),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_0),
        .O(sig_init_reg_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__9
       (.I0(sig_init_reg_reg_0),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_2),
        .O(sig_init_reg_reg_3));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__11_n_0),
        .Q(sig_init_done_3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(sig_init_reg_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_input_addr_reg[31]_i_1 
       (.I0(sig_init_reg_reg_0),
        .I1(sig_psm_pop_input_cmd),
        .O(sig_input_cache_type_reg0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_vdma_0_axi_datamover_fifo__parameterized6
   (FIFO_Full_reg,
    sig_init_done,
    p_0_in,
    out,
    D,
    sel,
    sig_push_coelsc_reg,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_inhibit_rdy_n_reg_0,
    E,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_coelsc_interr_reg0,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    Q,
    sig_data2wsc_valid,
    sig_coelsc_reg_empty,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    in,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 );
  output FIFO_Full_reg;
  output sig_init_done;
  output p_0_in;
  output [18:0]out;
  output [2:0]D;
  output sel;
  output sig_push_coelsc_reg;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  output sig_inhibit_rdy_n_reg_0;
  output [0:0]E;
  output \INFERRED_GEN.cnt_i_reg[3]_0 ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output sig_coelsc_interr_reg0;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input [3:0]Q;
  input sig_data2wsc_valid;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input [0:0]in;
  input [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [3:0]Q;
  wire [0:0]in;
  wire m_axi_s2mm_aclk;
  wire [18:0]out;
  wire p_0_in;
  wire sel;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;

  axi_vdma_0_srl_fifo_f__parameterized6 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[3] (sig_push_coelsc_reg),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3] ),
        .\INFERRED_GEN.cnt_i_reg[3]_1 (\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_push_to_wsc_reg(sel),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_vdma_0_axi_datamover_fifo__parameterized7
   (FIFO_Full_reg,
    sig_init_reg2,
    sig_sm_ld_dre_cmd_reg,
    out,
    D,
    sig_init_reg2_reg_0,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_inhibit_rdy_n_reg_0,
    sig_sm_ld_dre_cmd_ns,
    sig_sm_pop_cmd_fifo_ns,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_reg,
    sig_sm_ld_dre_cmd,
    \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ,
    lsig_pullreg_empty,
    lsig_first_dbeat,
    \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ,
    Q,
    sig_sm_pop_cmd_fifo_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_init_done,
    sig_sm_pop_cmd_fifo,
    sig_mstr2dre_cmd_valid,
    sig_sm_ld_dre_cmd_reg_0,
    sig_need_cmd_flush,
    in);
  output FIFO_Full_reg;
  output sig_init_reg2;
  output sig_sm_ld_dre_cmd_reg;
  output [19:0]out;
  output [2:0]D;
  output sig_init_reg2_reg_0;
  output [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  output sig_inhibit_rdy_n_reg_0;
  output sig_sm_ld_dre_cmd_ns;
  output sig_sm_pop_cmd_fifo_ns;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_reg;
  input sig_sm_ld_dre_cmd;
  input \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ;
  input lsig_pullreg_empty;
  input lsig_first_dbeat;
  input \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ;
  input [2:0]Q;
  input sig_sm_pop_cmd_fifo_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_init_done;
  input sig_sm_pop_cmd_fifo;
  input sig_mstr2dre_cmd_valid;
  input sig_sm_ld_dre_cmd_reg_0;
  input sig_need_cmd_flush;
  input [21:0]in;

  wire [2:0]D;
  wire FIFO_Full_reg;
  wire \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ;
  wire \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [2:0]Q;
  wire [21:0]in;
  wire lsig_first_dbeat;
  wire lsig_pullreg_empty;
  wire m_axi_s2mm_aclk;
  wire [19:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_i_1__7_n_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_init_reg2_reg_0;
  wire sig_mstr2dre_cmd_valid;
  wire sig_need_cmd_flush;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_ld_dre_cmd_reg;
  wire sig_sm_ld_dre_cmd_reg_0;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_sm_pop_cmd_fifo_reg;
  wire sig_stream_rst;

  axi_vdma_0_srl_fifo_f__parameterized7 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] (\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ),
        .\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 (\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .in(in),
        .lsig_first_dbeat(lsig_first_dbeat),
        .lsig_pullreg_empty(lsig_pullreg_empty),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_ld_dre_cmd_reg(sig_sm_ld_dre_cmd_reg),
        .sig_sm_ld_dre_cmd_reg_0(sig_sm_ld_dre_cmd_reg_0),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_sm_pop_cmd_fifo_reg(sig_sm_pop_cmd_fifo_reg),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_0),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__7
       (.I0(sig_init_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_0),
        .O(sig_init_done_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__8
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done),
        .O(sig_init_reg2_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__7_n_0),
        .Q(sig_init_done_0),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_reg),
        .Q(sig_init_reg2),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_vdma_0_axi_datamover_fifo__parameterized8
   (FIFO_Full_reg,
    sig_eop_sent_reg0,
    Q,
    sig_flush_db2_reg,
    sig_inhibit_rdy_n,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    out,
    \INFERRED_GEN.cnt_i_reg[4] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    SR,
    \sig_strb_reg_out_reg[3] ,
    \sig_strb_reg_out_reg[0] ,
    \sig_strb_reg_out_reg[1] ,
    E,
    sig_eop_halt_xfer_reg,
    \GEN_INDET_BTT.lsig_absorb2tlast_reg ,
    sig_eop_sent1_out,
    sig_sm_pop_cmd_fifo_reg,
    lsig_set_eop,
    sig_flush_db2_reg_0,
    sig_advance_pipe_data16_out,
    sig_flush_db2_reg_1,
    m_axi_s2mm_aclk,
    slice_insert_valid,
    sig_eop_sent_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_flush_db1,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ,
    \sig_data_reg_out_reg[31] ,
    sig_eop_halt_xfer,
    lsig_absorb2tlast,
    \sig_data_reg_out_reg[31]_0 ,
    sig_eop_sent_reg_reg,
    lsig_set_absorb2tlast,
    sig_sm_pop_cmd_fifo,
    lsig_cmd_fetch_pause,
    sig_need_cmd_flush,
    sig_eop_sent_reg_reg_0,
    sig_flush_db2,
    D,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ,
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 );
  output FIFO_Full_reg;
  output sig_eop_sent_reg0;
  output [0:0]Q;
  output sig_flush_db2_reg;
  output sig_inhibit_rdy_n;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [7:0]out;
  output \INFERRED_GEN.cnt_i_reg[4] ;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  output [0:0]SR;
  output [0:0]\sig_strb_reg_out_reg[3] ;
  output [0:0]\sig_strb_reg_out_reg[0] ;
  output [0:0]\sig_strb_reg_out_reg[1] ;
  output [0:0]E;
  output [0:0]sig_eop_halt_xfer_reg;
  output \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  output sig_eop_sent1_out;
  output sig_sm_pop_cmd_fifo_reg;
  output lsig_set_eop;
  output [0:0]sig_flush_db2_reg_0;
  output sig_advance_pipe_data16_out;
  output [0:0]sig_flush_db2_reg_1;
  input m_axi_s2mm_aclk;
  input slice_insert_valid;
  input sig_eop_sent_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_flush_db1;
  input [3:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  input \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  input \sig_data_reg_out_reg[31] ;
  input sig_eop_halt_xfer;
  input lsig_absorb2tlast;
  input \sig_data_reg_out_reg[31]_0 ;
  input sig_eop_sent_reg_reg;
  input lsig_set_absorb2tlast;
  input sig_sm_pop_cmd_fifo;
  input lsig_cmd_fetch_pause;
  input sig_need_cmd_flush;
  input sig_eop_sent_reg_reg_0;
  input sig_flush_db2;
  input [0:0]D;
  input \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ;
  input [8:0]\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 ;

  wire [0:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  wire [8:0]\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 ;
  wire \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  wire [3:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire lsig_absorb2tlast;
  wire lsig_cmd_fetch_pause;
  wire lsig_set_absorb2tlast;
  wire lsig_set_eop;
  wire m_axi_s2mm_aclk;
  wire [7:0]out;
  wire sig_advance_pipe_data16_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire \sig_data_reg_out_reg[31] ;
  wire \sig_data_reg_out_reg[31]_0 ;
  wire sig_eop_halt_xfer;
  wire [0:0]sig_eop_halt_xfer_reg;
  wire sig_eop_sent1_out;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg0;
  wire sig_eop_sent_reg_reg;
  wire sig_eop_sent_reg_reg_0;
  wire sig_flush_db1;
  wire sig_flush_db2;
  wire sig_flush_db2_reg;
  wire [0:0]sig_flush_db2_reg_0;
  wire [0:0]sig_flush_db2_reg_1;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1__4_n_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_need_cmd_flush;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_reg;
  wire [0:0]\sig_strb_reg_out_reg[0] ;
  wire [0:0]\sig_strb_reg_out_reg[1] ;
  wire [0:0]\sig_strb_reg_out_reg[3] ;
  wire slice_insert_valid;

  axi_vdma_0_srl_fifo_f__parameterized8 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_INDET_BTT.lsig_absorb2tlast_reg (\GEN_INDET_BTT.lsig_absorb2tlast_reg ),
        .\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 (\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 ),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] (\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] (\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n),
        .\INFERRED_GEN.cnt_i_reg[4] (\INFERRED_GEN.cnt_i_reg[4] ),
        .Q(Q),
        .SR(SR),
        .SS(sig_eop_sent_reg0),
        .lsig_absorb2tlast(lsig_absorb2tlast),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .lsig_set_absorb2tlast(lsig_set_absorb2tlast),
        .lsig_set_eop(lsig_set_eop),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_advance_pipe_data16_out(sig_advance_pipe_data16_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1),
        .\sig_data_reg_out_reg[31] (\sig_data_reg_out_reg[31] ),
        .\sig_data_reg_out_reg[31]_0 (\sig_data_reg_out_reg[31]_0 ),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_halt_xfer_reg(sig_eop_halt_xfer_reg),
        .sig_eop_sent1_out(sig_eop_sent1_out),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_eop_sent_reg_reg(sig_eop_sent_reg_reg),
        .sig_eop_sent_reg_reg_0(sig_eop_sent_reg_reg_0),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db2(sig_flush_db2),
        .sig_flush_db2_reg(sig_flush_db2_reg),
        .sig_flush_db2_reg_0(sig_flush_db2_reg_0),
        .sig_flush_db2_reg_1(sig_flush_db2_reg_1),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_reg(sig_sm_pop_cmd_fifo_reg),
        .\sig_strb_reg_out_reg[0] (\sig_strb_reg_out_reg[0] ),
        .\sig_strb_reg_out_reg[1] (\sig_strb_reg_out_reg[1] ),
        .\sig_strb_reg_out_reg[3] (\sig_strb_reg_out_reg[3] ),
        .slice_insert_valid(slice_insert_valid));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_eop_sent_reg0));
  LUT5 #(
    .INIT(32'h00004000)) 
    sig_init_done_i_1__4
       (.I0(sig_eop_sent_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(sig_init_reg2),
        .I3(sig_init_reg),
        .I4(sig_init_done),
        .O(sig_init_done_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__4_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_reg),
        .Q(sig_init_reg2),
        .S(sig_eop_sent_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_eop_sent_reg0),
        .Q(sig_init_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_vdma_0_axi_datamover_fifo__parameterized9
   (FIFO_Full_reg,
    sig_init_done,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_push_dqual_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_s_ready_out_reg,
    D,
    out,
    sig_first_dbeat_reg,
    sel,
    Q,
    sig_inhibit_rdy_n_reg_0,
    \sig_dbeat_cntr_reg[3] ,
    sig_posted_to_axi_reg,
    sig_next_calc_error_reg_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    sig_last_dbeat_reg,
    sig_last_dbeat_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_last_dbeat_reg_1,
    sig_single_dbeat_reg,
    sig_single_dbeat_reg_0,
    sig_first_dbeat_reg_0,
    sig_mstr2data_cmd_valid,
    \sig_dbeat_cntr_reg[3]_0 ,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg,
    sig_dqual_reg_empty_reg_0,
    sig_dqual_reg_empty_reg_1,
    sig_halt_reg,
    sig_halt_cmplt_reg,
    sig_addr_posted_cntr,
    sig_m_valid_dup_i_2__0,
    sig_last_mmap_dbeat_reg,
    sig_dqual_reg_full,
    sig_next_calc_error_reg_reg_0);
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_push_dqual_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output sig_s_ready_out_reg;
  output [0:0]D;
  output [5:0]out;
  output sig_first_dbeat_reg;
  output sel;
  output [0:0]Q;
  output sig_inhibit_rdy_n_reg_0;
  output [3:0]\sig_dbeat_cntr_reg[3] ;
  output sig_posted_to_axi_reg;
  output sig_next_calc_error_reg_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input sig_last_dbeat_reg;
  input sig_last_dbeat_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_last_dbeat_reg_1;
  input sig_single_dbeat_reg;
  input sig_single_dbeat_reg_0;
  input sig_first_dbeat_reg_0;
  input sig_mstr2data_cmd_valid;
  input [3:0]\sig_dbeat_cntr_reg[3]_0 ;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg;
  input sig_dqual_reg_empty_reg_0;
  input sig_dqual_reg_empty_reg_1;
  input sig_halt_reg;
  input sig_halt_cmplt_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_m_valid_dup_i_2__0;
  input sig_last_mmap_dbeat_reg;
  input sig_dqual_reg_full;
  input [9:0]sig_next_calc_error_reg_reg_0;

  wire [0:0]D;
  wire FIFO_Full_reg;
  wire [0:0]Q;
  wire m_axi_s2mm_aclk;
  wire [5:0]out;
  wire sel;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire [3:0]\sig_dbeat_cntr_reg[3] ;
  wire [3:0]\sig_dbeat_cntr_reg[3]_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_last_mmap_dbeat_reg;
  wire sig_m_valid_dup_i_2__0;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire [9:0]sig_next_calc_error_reg_reg_0;
  wire sig_next_sequential_reg;
  wire sig_posted_to_axi_reg;
  wire sig_push_dqual_reg;
  wire sig_s_ready_out_reg;
  wire sig_single_dbeat_reg;
  wire sig_single_dbeat_reg_0;
  wire sig_stream_rst;

  axi_vdma_0_srl_fifo_f__parameterized9 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n_reg_0),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[3]_0 (\sig_dbeat_cntr_reg[3]_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_halt_cmplt_reg(sig_halt_cmplt_reg),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n_reg(sel),
        .sig_last_dbeat_reg(sig_push_dqual_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_0),
        .sig_last_dbeat_reg_2(sig_last_dbeat_reg_1),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_m_valid_dup_i_2__0(sig_m_valid_dup_i_2__0),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_calc_error_reg_reg_0(sig_next_calc_error_reg_reg_0),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_posted_to_axi_reg(sig_posted_to_axi_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_single_dbeat_reg(sig_single_dbeat_reg),
        .sig_single_dbeat_reg_0(sig_single_dbeat_reg_0),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_ibttcc" *) 
module axi_vdma_0_axi_datamover_ibttcc
   (sig_pcc2sf_xfer_ready,
    sig_psm_pop_input_cmd,
    sig_csm_pop_child_cmd,
    sig_mstr2dre_cmd_valid,
    sig_psm_halt,
    sig_input_reg_empty,
    in,
    sig_xfer_cmd_cmplt_reg_reg_0,
    \sig_realign_strt_offset_reg_reg[0]_0 ,
    sig_mstr2data_cmd_valid,
    sig_mstr2addr_cmd_valid,
    sig_child_qual_first_of_2,
    \sig_child_addr_cntr_lsh_reg[2]_0 ,
    \sig_child_addr_reg_reg[7]_0 ,
    rd_en,
    \sig_child_addr_cntr_lsh_reg[0]_0 ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] ,
    sig_init_reg,
    m_axi_s2mm_aclk,
    SR,
    sig_input_cache_type_reg0,
    out,
    sig_xfer_is_seq_reg_reg_0,
    O,
    \sig_child_addr_cntr_lsh_reg[7]_0 ,
    Q,
    dout,
    \FSM_onehot_sig_csm_state_reg[4]_0 ,
    empty,
    \FSM_onehot_sig_csm_state_reg[1]_0 ,
    sig_cmd2data_valid_reg_0,
    sig_inhibit_rdy_n,
    sig_wr_fifo,
    sig_wr_fifo_0,
    sig_cmd2addr_valid_reg_0,
    sig_inhibit_rdy_n_1,
    \sig_realign_strt_offset_reg_reg[0]_1 ,
    sig_inhibit_rdy_n_2,
    \sig_child_addr_cntr_lsh_reg[11]_0 ,
    D);
  output sig_pcc2sf_xfer_ready;
  output sig_psm_pop_input_cmd;
  output sig_csm_pop_child_cmd;
  output sig_mstr2dre_cmd_valid;
  output sig_psm_halt;
  output sig_input_reg_empty;
  output [37:0]in;
  output [1:0]sig_xfer_cmd_cmplt_reg_reg_0;
  output [21:0]\sig_realign_strt_offset_reg_reg[0]_0 ;
  output sig_mstr2data_cmd_valid;
  output sig_mstr2addr_cmd_valid;
  output sig_child_qual_first_of_2;
  output [2:0]\sig_child_addr_cntr_lsh_reg[2]_0 ;
  output [3:0]\sig_child_addr_reg_reg[7]_0 ;
  output rd_en;
  output \sig_child_addr_cntr_lsh_reg[0]_0 ;
  output [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] ;
  input sig_init_reg;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input sig_input_cache_type_reg0;
  input [49:0]out;
  input sig_xfer_is_seq_reg_reg_0;
  input [3:0]O;
  input [3:0]\sig_child_addr_cntr_lsh_reg[7]_0 ;
  input [0:0]Q;
  input [8:0]dout;
  input \FSM_onehot_sig_csm_state_reg[4]_0 ;
  input empty;
  input \FSM_onehot_sig_csm_state_reg[1]_0 ;
  input sig_cmd2data_valid_reg_0;
  input sig_inhibit_rdy_n;
  input sig_wr_fifo;
  input sig_wr_fifo_0;
  input sig_cmd2addr_valid_reg_0;
  input sig_inhibit_rdy_n_1;
  input \sig_realign_strt_offset_reg_reg[0]_1 ;
  input sig_inhibit_rdy_n_2;
  input [0:0]\sig_child_addr_cntr_lsh_reg[11]_0 ;
  input [3:0]D;

  wire [3:0]D;
  wire \FSM_onehot_sig_csm_state[1]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state[2]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state[4]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state[5]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state_reg[1]_0 ;
  wire \FSM_onehot_sig_csm_state_reg[4]_0 ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[0] ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[1] ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[2] ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[4] ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[5] ;
  wire \FSM_sequential_sig_psm_state[0]_i_2_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_10_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_3_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_4_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_5_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_6_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_7_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_8_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_9_n_0 ;
  wire [3:0]O;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [15:0]data;
  wire [8:0]dout;
  wire empty;
  wire [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] ;
  wire [37:0]in;
  wire m_axi_s2mm_aclk;
  wire [49:0]out;
  wire p_1_in;
  wire rd_en;
  wire \sig_btt_cntr[11]_i_2_n_0 ;
  wire \sig_btt_cntr[11]_i_3_n_0 ;
  wire \sig_btt_cntr[11]_i_4_n_0 ;
  wire \sig_btt_cntr[11]_i_5_n_0 ;
  wire \sig_btt_cntr[11]_i_6_n_0 ;
  wire \sig_btt_cntr[11]_i_7_n_0 ;
  wire \sig_btt_cntr[11]_i_8_n_0 ;
  wire \sig_btt_cntr[11]_i_9_n_0 ;
  wire \sig_btt_cntr[15]_i_1_n_0 ;
  wire \sig_btt_cntr[15]_i_3_n_0 ;
  wire \sig_btt_cntr[15]_i_4_n_0 ;
  wire \sig_btt_cntr[15]_i_5_n_0 ;
  wire \sig_btt_cntr[15]_i_6_n_0 ;
  wire \sig_btt_cntr[15]_i_7_n_0 ;
  wire \sig_btt_cntr[15]_i_8_n_0 ;
  wire \sig_btt_cntr[15]_i_9_n_0 ;
  wire \sig_btt_cntr[3]_i_10_n_0 ;
  wire \sig_btt_cntr[3]_i_2_n_0 ;
  wire \sig_btt_cntr[3]_i_3_n_0 ;
  wire \sig_btt_cntr[3]_i_4_n_0 ;
  wire \sig_btt_cntr[3]_i_5_n_0 ;
  wire \sig_btt_cntr[3]_i_6_n_0 ;
  wire \sig_btt_cntr[3]_i_7_n_0 ;
  wire \sig_btt_cntr[3]_i_8_n_0 ;
  wire \sig_btt_cntr[3]_i_9_n_0 ;
  wire \sig_btt_cntr[7]_i_2_n_0 ;
  wire \sig_btt_cntr[7]_i_3_n_0 ;
  wire \sig_btt_cntr[7]_i_4_n_0 ;
  wire \sig_btt_cntr[7]_i_5_n_0 ;
  wire \sig_btt_cntr[7]_i_6_n_0 ;
  wire \sig_btt_cntr[7]_i_7_n_0 ;
  wire \sig_btt_cntr[7]_i_8_n_0 ;
  wire \sig_btt_cntr[7]_i_9_n_0 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_0 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_1 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_2 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_3 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_4 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_5 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_6 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_7 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_1 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_2 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_3 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_4 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_5 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_6 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_7 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_0 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_1 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_2 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_3 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_4 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_5 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_6 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_7 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_0 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_1 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_2 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_3 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_4 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_5 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_6 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_7 ;
  wire sig_btt_is_zero;
  wire sig_btt_lt_b2mbaa2;
  wire sig_btt_lt_b2mbaa2_carry_i_1_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_2_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_3_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_4_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_5_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_6_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_7_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_8_n_0;
  wire sig_btt_lt_b2mbaa2_carry_n_1;
  wire sig_btt_lt_b2mbaa2_carry_n_2;
  wire sig_btt_lt_b2mbaa2_carry_n_3;
  wire [6:0]sig_btt_residue_slice;
  wire [8:0]sig_btt_upper_slice;
  wire sig_calc2dm_calc_err;
  wire sig_calc_error_reg_i_1__0_n_0;
  wire sig_calc_error_reg_i_3_n_0;
  wire sig_calc_error_reg_i_4_n_0;
  wire \sig_child_addr_cntr_lsh[0]_i_1_n_0 ;
  wire \sig_child_addr_cntr_lsh[12]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh[12]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[12]_i_4_n_0 ;
  wire \sig_child_addr_cntr_lsh[12]_i_5_n_0 ;
  wire \sig_child_addr_cntr_lsh[8]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh[8]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[8]_i_4_n_0 ;
  wire \sig_child_addr_cntr_lsh[8]_i_5_n_0 ;
  wire [14:3]sig_child_addr_cntr_lsh_reg;
  wire \sig_child_addr_cntr_lsh_reg[0]_0 ;
  wire [0:0]\sig_child_addr_cntr_lsh_reg[11]_0 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_3 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_4 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_5 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_6 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_7 ;
  wire [2:0]\sig_child_addr_cntr_lsh_reg[2]_0 ;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7]_0 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_0 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_3 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_4 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_5 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_6 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_7 ;
  wire \sig_child_addr_cntr_msh[0]_i_1_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_5_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_6_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_7_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_5_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_5_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_5_n_0 ;
  wire [15:0]sig_child_addr_cntr_msh_reg;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_1 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_2 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_3 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_7 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_1 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_2 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_3 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_7 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_0 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_1 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_2 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_3 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_7 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_0 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_1 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_2 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_3 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_7 ;
  wire sig_child_addr_lsh_rollover;
  wire sig_child_addr_lsh_rollover_reg;
  wire sig_child_addr_lsh_rollover_reg_i_10_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_11_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_12_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_6_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_7_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_8_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_9_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_3;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_3;
  wire sig_child_addr_lsh_rollover_reg_reg_i_4_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_4_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_4_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_4_n_3;
  wire sig_child_addr_lsh_rollover_reg_reg_i_5_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_5_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_5_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_5_n_3;
  wire [3:0]\sig_child_addr_reg_reg[7]_0 ;
  wire \sig_child_addr_reg_reg_n_0_[0] ;
  wire \sig_child_addr_reg_reg_n_0_[10] ;
  wire \sig_child_addr_reg_reg_n_0_[11] ;
  wire \sig_child_addr_reg_reg_n_0_[12] ;
  wire \sig_child_addr_reg_reg_n_0_[13] ;
  wire \sig_child_addr_reg_reg_n_0_[14] ;
  wire \sig_child_addr_reg_reg_n_0_[15] ;
  wire \sig_child_addr_reg_reg_n_0_[1] ;
  wire \sig_child_addr_reg_reg_n_0_[2] ;
  wire \sig_child_addr_reg_reg_n_0_[3] ;
  wire \sig_child_addr_reg_reg_n_0_[4] ;
  wire \sig_child_addr_reg_reg_n_0_[5] ;
  wire \sig_child_addr_reg_reg_n_0_[6] ;
  wire \sig_child_addr_reg_reg_n_0_[7] ;
  wire \sig_child_addr_reg_reg_n_0_[8] ;
  wire \sig_child_addr_reg_reg_n_0_[9] ;
  wire sig_child_burst_type_reg;
  wire sig_child_cmd_reg_full;
  wire sig_child_error_reg;
  wire sig_child_qual_burst_type;
  wire sig_child_qual_burst_type_i_1_n_0;
  wire sig_child_qual_error_reg;
  wire sig_child_qual_error_reg_i_1_n_0;
  wire sig_child_qual_first_of_2;
  wire sig_child_qual_first_of_2_i_1_n_0;
  wire sig_cmd2addr_valid_i_1__0_n_0;
  wire sig_cmd2addr_valid_reg_0;
  wire sig_cmd2data_valid_i_1__0_n_0;
  wire sig_cmd2data_valid_reg_0;
  wire sig_csm_ld_xfer;
  wire sig_csm_ld_xfer_ns;
  wire sig_csm_pop_child_cmd;
  wire sig_csm_pop_child_cmd_ns;
  wire sig_csm_pop_sf_fifo_ns;
  wire [1:0]sig_dre_dest_align;
  wire sig_first_realigner_cmd;
  wire sig_first_realigner_cmd_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_1;
  wire sig_inhibit_rdy_n_2;
  wire sig_init_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire [31:0]sig_input_addr_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire [31:0]sig_input_addr_reg1;
  wire sig_input_burst_type_reg;
  wire sig_input_cache_type_reg0;
  wire sig_input_eof_reg;
  wire sig_input_reg_empty;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2dre_cmd_valid;
  wire sig_needed_2_realign_cmds;
  wire sig_needed_2_realign_cmds_i_1_n_0;
  wire sig_pcc2sf_xfer_ready;
  wire [15:15]sig_predict_child_addr_lsh;
  wire sig_psm_halt;
  wire sig_psm_halt_ns;
  wire sig_psm_ld_calc1;
  wire sig_psm_ld_calc1_ns;
  wire sig_psm_ld_chcmd_reg;
  wire sig_psm_ld_chcmd_reg_i_1_n_0;
  wire sig_psm_ld_realigner_reg;
  wire sig_psm_ld_realigner_reg_ns;
  wire sig_psm_pop_input_cmd;
  wire sig_psm_pop_input_cmd_i_2_n_0;
  wire sig_psm_pop_input_cmd_ns;
  wire [2:0]sig_psm_state;
  wire [2:0]sig_psm_state_ns;
  wire sig_push_input_reg13_out;
  wire sig_realign_cmd_cmplt_reg0;
  wire sig_realign_eof_reg0;
  wire sig_realign_reg_empty;
  wire sig_realign_strt_offset;
  wire [21:0]\sig_realign_strt_offset_reg_reg[0]_0 ;
  wire \sig_realign_strt_offset_reg_reg[0]_1 ;
  wire sig_realign_tag_reg0;
  wire [15:0]sig_realigner_btt;
  wire [15:0]sig_realigner_btt2;
  wire \sig_realigner_btt2[15]_i_2_n_0 ;
  wire \sig_realigner_btt2[5]_i_2_n_0 ;
  wire sig_skip_align2mbaa;
  wire sig_skip_align2mbaa_s_h;
  wire sig_skip_align2mbaa_s_h_i_1_n_0;
  wire sig_wr_fifo;
  wire sig_wr_fifo_0;
  wire sig_xfer_cache_reg0;
  wire sig_xfer_cmd_cmplt_reg0;
  wire [1:0]sig_xfer_cmd_cmplt_reg_reg_0;
  wire sig_xfer_is_seq_reg_reg_0;
  wire [3:3]\NLW_sig_btt_cntr_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:0]NLW_sig_btt_lt_b2mbaa2_carry_O_UNCONNECTED;
  wire [3:3]\NLW_sig_child_addr_cntr_lsh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_child_addr_cntr_msh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED;
  wire [2:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_4_O_UNCONNECTED;
  wire [3:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_5_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFFFFF5151FF51)) 
    \FSM_onehot_sig_csm_state[1]_i_1 
       (.I0(\FSM_onehot_sig_csm_state_reg[1]_0 ),
        .I1(sig_child_qual_first_of_2),
        .I2(dout[8]),
        .I3(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .I4(sig_child_cmd_reg_full),
        .I5(\FSM_onehot_sig_csm_state_reg_n_0_[0] ),
        .O(\FSM_onehot_sig_csm_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF8080808080)) 
    \FSM_onehot_sig_csm_state[2]_i_1 
       (.I0(sig_child_cmd_reg_full),
        .I1(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .I2(sig_child_error_reg),
        .I3(sig_mstr2data_cmd_valid),
        .I4(sig_mstr2addr_cmd_valid),
        .I5(\FSM_onehot_sig_csm_state_reg_n_0_[2] ),
        .O(\FSM_onehot_sig_csm_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \FSM_onehot_sig_csm_state[4]_i_1 
       (.I0(\FSM_onehot_sig_csm_state_reg[4]_0 ),
        .I1(sig_pcc2sf_xfer_ready),
        .I2(empty),
        .I3(\FSM_onehot_sig_csm_state_reg_n_0_[4] ),
        .I4(sig_csm_pop_child_cmd_ns),
        .I5(sig_child_error_reg),
        .O(\FSM_onehot_sig_csm_state[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'hFFF44444)) 
    \FSM_onehot_sig_csm_state[5]_i_1 
       (.I0(empty),
        .I1(\FSM_onehot_sig_csm_state_reg_n_0_[4] ),
        .I2(sig_mstr2data_cmd_valid),
        .I3(sig_mstr2addr_cmd_valid),
        .I4(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .O(\FSM_onehot_sig_csm_state[5]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_sig_csm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[0] ),
        .S(sig_init_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[2] ),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[4]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[4] ),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'hFF55AB11)) 
    \FSM_sequential_sig_psm_state[0]_i_1 
       (.I0(sig_psm_state[2]),
        .I1(sig_psm_state[1]),
        .I2(sig_push_input_reg13_out),
        .I3(sig_psm_state[0]),
        .I4(\FSM_sequential_sig_psm_state[0]_i_2_n_0 ),
        .O(sig_psm_state_ns[0]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'hF300AA00)) 
    \FSM_sequential_sig_psm_state[0]_i_2 
       (.I0(sig_realign_reg_empty),
        .I1(sig_calc2dm_calc_err),
        .I2(sig_child_cmd_reg_full),
        .I3(sig_psm_state[1]),
        .I4(sig_psm_state[0]),
        .O(\FSM_sequential_sig_psm_state[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h0000BBC0)) 
    \FSM_sequential_sig_psm_state[1]_i_1 
       (.I0(sig_child_cmd_reg_full),
        .I1(sig_psm_state[0]),
        .I2(sig_push_input_reg13_out),
        .I3(sig_psm_state[1]),
        .I4(sig_psm_state[2]),
        .O(sig_psm_state_ns[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAABF0000)) 
    \FSM_sequential_sig_psm_state[2]_i_1 
       (.I0(sig_calc2dm_calc_err),
        .I1(sig_first_realigner_cmd),
        .I2(sig_skip_align2mbaa),
        .I3(sig_skip_align2mbaa_s_h),
        .I4(sig_psm_ld_chcmd_reg_i_1_n_0),
        .I5(\FSM_sequential_sig_psm_state[2]_i_3_n_0 ),
        .O(sig_psm_state_ns[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \FSM_sequential_sig_psm_state[2]_i_10 
       (.I0(sig_first_realigner_cmd),
        .I1(sig_btt_upper_slice[8]),
        .I2(sig_btt_upper_slice[5]),
        .I3(sig_btt_upper_slice[4]),
        .I4(sig_btt_upper_slice[7]),
        .I5(sig_btt_upper_slice[6]),
        .O(\FSM_sequential_sig_psm_state[2]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF02)) 
    \FSM_sequential_sig_psm_state[2]_i_2 
       (.I0(\sig_realigner_btt2[5]_i_2_n_0 ),
        .I1(sig_input_addr_reg[4]),
        .I2(sig_input_addr_reg[5]),
        .I3(sig_calc2dm_calc_err),
        .I4(\FSM_sequential_sig_psm_state[2]_i_4_n_0 ),
        .O(sig_skip_align2mbaa));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \FSM_sequential_sig_psm_state[2]_i_3 
       (.I0(sig_psm_state[2]),
        .I1(sig_realign_reg_empty),
        .I2(sig_psm_state[0]),
        .O(\FSM_sequential_sig_psm_state[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAAA0000BAAB)) 
    \FSM_sequential_sig_psm_state[2]_i_4 
       (.I0(sig_btt_lt_b2mbaa2),
        .I1(\FSM_sequential_sig_psm_state[2]_i_5_n_0 ),
        .I2(sig_btt_residue_slice[4]),
        .I3(\FSM_sequential_sig_psm_state[2]_i_6_n_0 ),
        .I4(\FSM_sequential_sig_psm_state[2]_i_7_n_0 ),
        .I5(\FSM_sequential_sig_psm_state[2]_i_8_n_0 ),
        .O(\FSM_sequential_sig_psm_state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFEFDFDEFFEFDFEFD)) 
    \FSM_sequential_sig_psm_state[2]_i_5 
       (.I0(sig_btt_residue_slice[5]),
        .I1(\FSM_sequential_sig_psm_state[2]_i_9_n_0 ),
        .I2(sig_btt_residue_slice[6]),
        .I3(sig_input_addr_reg[5]),
        .I4(sig_input_addr_reg[4]),
        .I5(\sig_realigner_btt2[5]_i_2_n_0 ),
        .O(\FSM_sequential_sig_psm_state[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h55555556)) 
    \FSM_sequential_sig_psm_state[2]_i_6 
       (.I0(sig_input_addr_reg[4]),
        .I1(sig_input_addr_reg[3]),
        .I2(sig_input_addr_reg[2]),
        .I3(sig_input_addr_reg[0]),
        .I4(sig_input_addr_reg[1]),
        .O(\FSM_sequential_sig_psm_state[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_sig_psm_state[2]_i_7 
       (.I0(sig_btt_upper_slice[2]),
        .I1(sig_btt_upper_slice[1]),
        .I2(sig_btt_upper_slice[3]),
        .I3(sig_btt_upper_slice[0]),
        .I4(\FSM_sequential_sig_psm_state[2]_i_10_n_0 ),
        .O(\FSM_sequential_sig_psm_state[2]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h99999996)) 
    \FSM_sequential_sig_psm_state[2]_i_8 
       (.I0(sig_btt_residue_slice[3]),
        .I1(sig_input_addr_reg[3]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_input_addr_reg[0]),
        .I4(sig_input_addr_reg[2]),
        .O(\FSM_sequential_sig_psm_state[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFDEFF7BFDFFB7FFE)) 
    \FSM_sequential_sig_psm_state[2]_i_9 
       (.I0(sig_btt_residue_slice[0]),
        .I1(sig_btt_residue_slice[2]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_input_addr_reg[0]),
        .I4(sig_input_addr_reg[2]),
        .I5(sig_btt_residue_slice[1]),
        .O(\FSM_sequential_sig_psm_state[2]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_psm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_state_ns[0]),
        .Q(sig_psm_state[0]),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_psm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_state_ns[1]),
        .Q(sig_psm_state[1]),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_psm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_state_ns[2]),
        .Q(sig_psm_state[2]),
        .R(sig_init_reg));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(sig_input_addr_reg1[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(sig_input_addr_reg1[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(sig_input_addr_reg1[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(sig_input_addr_reg1[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(sig_input_addr_reg1[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(sig_input_addr_reg1[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(sig_input_addr_reg1[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(sig_input_addr_reg1[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(sig_input_addr_reg1[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(sig_input_addr_reg1[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(sig_input_addr_reg1[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(sig_input_addr_reg1[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(sig_input_addr_reg1[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(sig_input_addr_reg1[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(sig_input_addr_reg1[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(sig_input_addr_reg1[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(sig_input_addr_reg1[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(sig_input_addr_reg1[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(sig_input_addr_reg1[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(sig_input_addr_reg1[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(sig_input_addr_reg1[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(sig_input_addr_reg1[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(sig_input_addr_reg1[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(sig_input_addr_reg1[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(sig_input_addr_reg1[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(sig_input_addr_reg1[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(sig_input_addr_reg1[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(sig_input_addr_reg1[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(sig_input_addr_reg1[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(sig_input_addr_reg1[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(sig_input_addr_reg1[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(sig_input_addr_reg1[22]));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[11]_i_2 
       (.I0(sig_realigner_btt2[11]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[11]_i_3 
       (.I0(sig_realigner_btt2[10]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[11]_i_4 
       (.I0(sig_realigner_btt2[9]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[11]_i_5 
       (.I0(sig_realigner_btt2[8]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[11]_i_6 
       (.I0(sig_realigner_btt2[11]),
        .I1(sig_btt_upper_slice[4]),
        .I2(sig_push_input_reg13_out),
        .I3(out[11]),
        .O(\sig_btt_cntr[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[11]_i_7 
       (.I0(sig_realigner_btt2[10]),
        .I1(sig_btt_upper_slice[3]),
        .I2(sig_push_input_reg13_out),
        .I3(out[10]),
        .O(\sig_btt_cntr[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[11]_i_8 
       (.I0(sig_realigner_btt2[9]),
        .I1(sig_btt_upper_slice[2]),
        .I2(sig_push_input_reg13_out),
        .I3(out[9]),
        .O(\sig_btt_cntr[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[11]_i_9 
       (.I0(sig_realigner_btt2[8]),
        .I1(sig_btt_upper_slice[1]),
        .I2(sig_push_input_reg13_out),
        .I3(out[8]),
        .O(\sig_btt_cntr[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    \sig_btt_cntr[15]_i_1 
       (.I0(sig_psm_ld_realigner_reg),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[15]_i_3 
       (.I0(sig_realigner_btt2[14]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[15]_i_4 
       (.I0(sig_realigner_btt2[13]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[15]_i_5 
       (.I0(sig_realigner_btt2[12]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[15]_i_6 
       (.I0(sig_realigner_btt2[15]),
        .I1(sig_btt_upper_slice[8]),
        .I2(sig_push_input_reg13_out),
        .I3(out[15]),
        .O(\sig_btt_cntr[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[15]_i_7 
       (.I0(sig_realigner_btt2[14]),
        .I1(sig_btt_upper_slice[7]),
        .I2(sig_push_input_reg13_out),
        .I3(out[14]),
        .O(\sig_btt_cntr[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[15]_i_8 
       (.I0(sig_realigner_btt2[13]),
        .I1(sig_btt_upper_slice[6]),
        .I2(sig_push_input_reg13_out),
        .I3(out[13]),
        .O(\sig_btt_cntr[15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[15]_i_9 
       (.I0(sig_realigner_btt2[12]),
        .I1(sig_btt_upper_slice[5]),
        .I2(sig_push_input_reg13_out),
        .I3(out[12]),
        .O(\sig_btt_cntr[15]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[3]_i_10 
       (.I0(sig_realigner_btt2[0]),
        .I1(sig_btt_residue_slice[0]),
        .I2(sig_push_input_reg13_out),
        .I3(out[0]),
        .O(\sig_btt_cntr[3]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \sig_btt_cntr[3]_i_2 
       (.I0(sig_calc2dm_calc_err),
        .I1(Q),
        .I2(sig_input_reg_empty),
        .I3(sig_psm_halt),
        .O(\sig_btt_cntr[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[3]_i_3 
       (.I0(sig_realigner_btt2[3]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[3]_i_4 
       (.I0(sig_realigner_btt2[2]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[3]_i_5 
       (.I0(sig_realigner_btt2[1]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[3]_i_6 
       (.I0(sig_realigner_btt2[0]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[3]_i_7 
       (.I0(sig_realigner_btt2[3]),
        .I1(sig_btt_residue_slice[3]),
        .I2(sig_push_input_reg13_out),
        .I3(out[3]),
        .O(\sig_btt_cntr[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[3]_i_8 
       (.I0(sig_realigner_btt2[2]),
        .I1(sig_btt_residue_slice[2]),
        .I2(sig_push_input_reg13_out),
        .I3(out[2]),
        .O(\sig_btt_cntr[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[3]_i_9 
       (.I0(sig_realigner_btt2[1]),
        .I1(sig_btt_residue_slice[1]),
        .I2(sig_push_input_reg13_out),
        .I3(out[1]),
        .O(\sig_btt_cntr[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[7]_i_2 
       (.I0(sig_realigner_btt2[7]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[7]_i_3 
       (.I0(sig_realigner_btt2[6]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[7]_i_4 
       (.I0(sig_realigner_btt2[5]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[7]_i_5 
       (.I0(sig_realigner_btt2[4]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_6 
       (.I0(sig_realigner_btt2[7]),
        .I1(sig_btt_upper_slice[0]),
        .I2(sig_push_input_reg13_out),
        .I3(out[7]),
        .O(\sig_btt_cntr[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_7 
       (.I0(sig_realigner_btt2[6]),
        .I1(sig_btt_residue_slice[6]),
        .I2(sig_push_input_reg13_out),
        .I3(out[6]),
        .O(\sig_btt_cntr[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_8 
       (.I0(sig_realigner_btt2[5]),
        .I1(sig_btt_residue_slice[5]),
        .I2(sig_push_input_reg13_out),
        .I3(out[5]),
        .O(\sig_btt_cntr[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_9 
       (.I0(sig_realigner_btt2[4]),
        .I1(sig_btt_residue_slice[4]),
        .I2(sig_push_input_reg13_out),
        .I3(out[4]),
        .O(\sig_btt_cntr[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[3]_i_1_n_7 ),
        .Q(sig_btt_residue_slice[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[11]_i_1_n_5 ),
        .Q(sig_btt_upper_slice[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[11]_i_1_n_4 ),
        .Q(sig_btt_upper_slice[4]),
        .R(sig_init_reg));
  CARRY4 \sig_btt_cntr_reg[11]_i_1 
       (.CI(\sig_btt_cntr_reg[7]_i_1_n_0 ),
        .CO({\sig_btt_cntr_reg[11]_i_1_n_0 ,\sig_btt_cntr_reg[11]_i_1_n_1 ,\sig_btt_cntr_reg[11]_i_1_n_2 ,\sig_btt_cntr_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr[11]_i_2_n_0 ,\sig_btt_cntr[11]_i_3_n_0 ,\sig_btt_cntr[11]_i_4_n_0 ,\sig_btt_cntr[11]_i_5_n_0 }),
        .O({\sig_btt_cntr_reg[11]_i_1_n_4 ,\sig_btt_cntr_reg[11]_i_1_n_5 ,\sig_btt_cntr_reg[11]_i_1_n_6 ,\sig_btt_cntr_reg[11]_i_1_n_7 }),
        .S({\sig_btt_cntr[11]_i_6_n_0 ,\sig_btt_cntr[11]_i_7_n_0 ,\sig_btt_cntr[11]_i_8_n_0 ,\sig_btt_cntr[11]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[15]_i_2_n_7 ),
        .Q(sig_btt_upper_slice[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[15]_i_2_n_6 ),
        .Q(sig_btt_upper_slice[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[15]_i_2_n_5 ),
        .Q(sig_btt_upper_slice[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[15]_i_2_n_4 ),
        .Q(sig_btt_upper_slice[8]),
        .R(sig_init_reg));
  CARRY4 \sig_btt_cntr_reg[15]_i_2 
       (.CI(\sig_btt_cntr_reg[11]_i_1_n_0 ),
        .CO({\NLW_sig_btt_cntr_reg[15]_i_2_CO_UNCONNECTED [3],\sig_btt_cntr_reg[15]_i_2_n_1 ,\sig_btt_cntr_reg[15]_i_2_n_2 ,\sig_btt_cntr_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_btt_cntr[15]_i_3_n_0 ,\sig_btt_cntr[15]_i_4_n_0 ,\sig_btt_cntr[15]_i_5_n_0 }),
        .O({\sig_btt_cntr_reg[15]_i_2_n_4 ,\sig_btt_cntr_reg[15]_i_2_n_5 ,\sig_btt_cntr_reg[15]_i_2_n_6 ,\sig_btt_cntr_reg[15]_i_2_n_7 }),
        .S({\sig_btt_cntr[15]_i_6_n_0 ,\sig_btt_cntr[15]_i_7_n_0 ,\sig_btt_cntr[15]_i_8_n_0 ,\sig_btt_cntr[15]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[3]_i_1_n_6 ),
        .Q(sig_btt_residue_slice[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[3]_i_1_n_5 ),
        .Q(sig_btt_residue_slice[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[3]_i_1_n_4 ),
        .Q(sig_btt_residue_slice[3]),
        .R(sig_init_reg));
  CARRY4 \sig_btt_cntr_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_btt_cntr_reg[3]_i_1_n_0 ,\sig_btt_cntr_reg[3]_i_1_n_1 ,\sig_btt_cntr_reg[3]_i_1_n_2 ,\sig_btt_cntr_reg[3]_i_1_n_3 }),
        .CYINIT(\sig_btt_cntr[3]_i_2_n_0 ),
        .DI({\sig_btt_cntr[3]_i_3_n_0 ,\sig_btt_cntr[3]_i_4_n_0 ,\sig_btt_cntr[3]_i_5_n_0 ,\sig_btt_cntr[3]_i_6_n_0 }),
        .O({\sig_btt_cntr_reg[3]_i_1_n_4 ,\sig_btt_cntr_reg[3]_i_1_n_5 ,\sig_btt_cntr_reg[3]_i_1_n_6 ,\sig_btt_cntr_reg[3]_i_1_n_7 }),
        .S({\sig_btt_cntr[3]_i_7_n_0 ,\sig_btt_cntr[3]_i_8_n_0 ,\sig_btt_cntr[3]_i_9_n_0 ,\sig_btt_cntr[3]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_7 ),
        .Q(sig_btt_residue_slice[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_6 ),
        .Q(sig_btt_residue_slice[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_5 ),
        .Q(sig_btt_residue_slice[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_4 ),
        .Q(sig_btt_upper_slice[0]),
        .R(sig_init_reg));
  CARRY4 \sig_btt_cntr_reg[7]_i_1 
       (.CI(\sig_btt_cntr_reg[3]_i_1_n_0 ),
        .CO({\sig_btt_cntr_reg[7]_i_1_n_0 ,\sig_btt_cntr_reg[7]_i_1_n_1 ,\sig_btt_cntr_reg[7]_i_1_n_2 ,\sig_btt_cntr_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr[7]_i_2_n_0 ,\sig_btt_cntr[7]_i_3_n_0 ,\sig_btt_cntr[7]_i_4_n_0 ,\sig_btt_cntr[7]_i_5_n_0 }),
        .O({\sig_btt_cntr_reg[7]_i_1_n_4 ,\sig_btt_cntr_reg[7]_i_1_n_5 ,\sig_btt_cntr_reg[7]_i_1_n_6 ,\sig_btt_cntr_reg[7]_i_1_n_7 }),
        .S({\sig_btt_cntr[7]_i_6_n_0 ,\sig_btt_cntr[7]_i_7_n_0 ,\sig_btt_cntr[7]_i_8_n_0 ,\sig_btt_cntr[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[11]_i_1_n_7 ),
        .Q(sig_btt_upper_slice[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[11]_i_1_n_6 ),
        .Q(sig_btt_upper_slice[2]),
        .R(sig_init_reg));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sig_btt_lt_b2mbaa2_carry
       (.CI(1'b0),
        .CO({sig_btt_lt_b2mbaa2,sig_btt_lt_b2mbaa2_carry_n_1,sig_btt_lt_b2mbaa2_carry_n_2,sig_btt_lt_b2mbaa2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sig_btt_lt_b2mbaa2_carry_i_1_n_0,sig_btt_lt_b2mbaa2_carry_i_2_n_0,sig_btt_lt_b2mbaa2_carry_i_3_n_0,sig_btt_lt_b2mbaa2_carry_i_4_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa2_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_lt_b2mbaa2_carry_i_5_n_0,sig_btt_lt_b2mbaa2_carry_i_6_n_0,sig_btt_lt_b2mbaa2_carry_i_7_n_0,sig_btt_lt_b2mbaa2_carry_i_8_n_0}));
  LUT4 #(
    .INIT(16'h0010)) 
    sig_btt_lt_b2mbaa2_carry_i_1
       (.I0(sig_input_addr_reg[5]),
        .I1(sig_input_addr_reg[4]),
        .I2(\sig_realigner_btt2[5]_i_2_n_0 ),
        .I3(sig_btt_residue_slice[6]),
        .O(sig_btt_lt_b2mbaa2_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'h104551C7)) 
    sig_btt_lt_b2mbaa2_carry_i_2
       (.I0(sig_btt_residue_slice[5]),
        .I1(sig_input_addr_reg[4]),
        .I2(\sig_realigner_btt2[5]_i_2_n_0 ),
        .I3(sig_input_addr_reg[5]),
        .I4(sig_btt_residue_slice[4]),
        .O(sig_btt_lt_b2mbaa2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h1111111411177774)) 
    sig_btt_lt_b2mbaa2_carry_i_3
       (.I0(sig_btt_residue_slice[3]),
        .I1(sig_input_addr_reg[3]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_input_addr_reg[0]),
        .I4(sig_input_addr_reg[2]),
        .I5(sig_btt_residue_slice[2]),
        .O(sig_btt_lt_b2mbaa2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h145C)) 
    sig_btt_lt_b2mbaa2_carry_i_4
       (.I0(sig_btt_residue_slice[1]),
        .I1(sig_input_addr_reg[0]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_btt_residue_slice[0]),
        .O(sig_btt_lt_b2mbaa2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h02FD)) 
    sig_btt_lt_b2mbaa2_carry_i_5
       (.I0(\sig_realigner_btt2[5]_i_2_n_0 ),
        .I1(sig_input_addr_reg[4]),
        .I2(sig_input_addr_reg[5]),
        .I3(sig_btt_residue_slice[6]),
        .O(sig_btt_lt_b2mbaa2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h21428418)) 
    sig_btt_lt_b2mbaa2_carry_i_6
       (.I0(sig_btt_residue_slice[4]),
        .I1(sig_input_addr_reg[5]),
        .I2(\sig_realigner_btt2[5]_i_2_n_0 ),
        .I3(sig_input_addr_reg[4]),
        .I4(sig_btt_residue_slice[5]),
        .O(sig_btt_lt_b2mbaa2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    sig_btt_lt_b2mbaa2_carry_i_7
       (.I0(sig_input_addr_reg[3]),
        .I1(sig_btt_residue_slice[3]),
        .I2(sig_input_addr_reg[2]),
        .I3(sig_input_addr_reg[0]),
        .I4(sig_input_addr_reg[1]),
        .I5(sig_btt_residue_slice[2]),
        .O(sig_btt_lt_b2mbaa2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h6009)) 
    sig_btt_lt_b2mbaa2_carry_i_8
       (.I0(sig_input_addr_reg[1]),
        .I1(sig_btt_residue_slice[1]),
        .I2(sig_btt_residue_slice[0]),
        .I3(sig_input_addr_reg[0]),
        .O(sig_btt_lt_b2mbaa2_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFFF0020)) 
    sig_calc_error_reg_i_1__0
       (.I0(sig_btt_is_zero),
        .I1(sig_psm_halt),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .I4(sig_calc2dm_calc_err),
        .O(sig_calc_error_reg_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    sig_calc_error_reg_i_2
       (.I0(sig_calc_error_reg_i_3_n_0),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[3]),
        .I4(out[2]),
        .I5(sig_calc_error_reg_i_4_n_0),
        .O(sig_btt_is_zero));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_3
       (.I0(out[12]),
        .I1(out[13]),
        .I2(out[10]),
        .I3(out[11]),
        .I4(out[15]),
        .I5(out[14]),
        .O(sig_calc_error_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_4
       (.I0(out[6]),
        .I1(out[7]),
        .I2(out[4]),
        .I3(out[5]),
        .I4(out[9]),
        .I5(out[8]),
        .O(sig_calc_error_reg_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_i_1__0_n_0),
        .Q(sig_calc2dm_calc_err),
        .R(sig_init_reg));
  LUT3 #(
    .INIT(8'hEA)) 
    \sig_child_addr_cntr_lsh[0]_i_1 
       (.I0(sig_csm_pop_child_cmd),
        .I1(sig_child_qual_burst_type),
        .I2(sig_csm_ld_xfer),
        .O(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[0]_i_10 
       (.I0(dout[0]),
        .I1(\sig_child_addr_cntr_lsh_reg[2]_0 [0]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[0] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] [0]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[0]_i_7 
       (.I0(dout[3]),
        .I1(sig_child_addr_cntr_lsh_reg[3]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[3] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] [3]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[0]_i_8 
       (.I0(dout[2]),
        .I1(\sig_child_addr_cntr_lsh_reg[2]_0 [2]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[2] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] [2]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[0]_i_9 
       (.I0(dout[1]),
        .I1(\sig_child_addr_cntr_lsh_reg[2]_0 [1]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[1] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[12]_i_2 
       (.I0(\sig_child_addr_reg_reg_n_0_[15] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(p_1_in),
        .O(\sig_child_addr_cntr_lsh[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[12]_i_3 
       (.I0(\sig_child_addr_reg_reg_n_0_[14] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[14]),
        .O(\sig_child_addr_cntr_lsh[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[12]_i_4 
       (.I0(\sig_child_addr_reg_reg_n_0_[13] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[13]),
        .O(\sig_child_addr_cntr_lsh[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[12]_i_5 
       (.I0(\sig_child_addr_reg_reg_n_0_[12] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[12]),
        .O(\sig_child_addr_cntr_lsh[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[4]_i_5 
       (.I0(\sig_child_addr_reg_reg_n_0_[7] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[7]),
        .O(\sig_child_addr_reg_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[4]_i_6 
       (.I0(dout[6]),
        .I1(sig_child_addr_cntr_lsh_reg[6]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[6] ),
        .O(\sig_child_addr_reg_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[4]_i_7 
       (.I0(dout[5]),
        .I1(sig_child_addr_cntr_lsh_reg[5]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[5] ),
        .O(\sig_child_addr_reg_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[4]_i_8 
       (.I0(dout[4]),
        .I1(sig_child_addr_cntr_lsh_reg[4]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[4] ),
        .O(\sig_child_addr_reg_reg[7]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[8]_i_2 
       (.I0(\sig_child_addr_reg_reg_n_0_[11] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[11]),
        .O(\sig_child_addr_cntr_lsh[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[8]_i_3 
       (.I0(\sig_child_addr_reg_reg_n_0_[10] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[10]),
        .O(\sig_child_addr_cntr_lsh[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[8]_i_4 
       (.I0(\sig_child_addr_reg_reg_n_0_[9] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[9]),
        .O(\sig_child_addr_cntr_lsh[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[8]_i_5 
       (.I0(\sig_child_addr_reg_reg_n_0_[8] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[8]),
        .O(\sig_child_addr_cntr_lsh[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[0]),
        .Q(\sig_child_addr_cntr_lsh_reg[2]_0 [0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_lsh_reg[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_lsh_reg[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[12]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_lsh_reg[12]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_child_addr_cntr_lsh_reg[12]_i_1 
       (.CI(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_0 ),
        .CO({\NLW_sig_child_addr_cntr_lsh_reg[12]_i_1_CO_UNCONNECTED [3],\sig_child_addr_cntr_lsh_reg[12]_i_1_n_1 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_2 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_lsh_reg[12]_i_1_n_4 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_5 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_6 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_lsh[12]_i_2_n_0 ,\sig_child_addr_cntr_lsh[12]_i_3_n_0 ,\sig_child_addr_cntr_lsh[12]_i_4_n_0 ,\sig_child_addr_cntr_lsh[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[12]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_lsh_reg[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[12]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_lsh_reg[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[12]_i_1_n_4 ),
        .Q(p_1_in),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[1]),
        .Q(\sig_child_addr_cntr_lsh_reg[2]_0 [1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[2]),
        .Q(\sig_child_addr_cntr_lsh_reg[2]_0 [2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[3]),
        .Q(sig_child_addr_cntr_lsh_reg[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[7]_0 [0]),
        .Q(sig_child_addr_cntr_lsh_reg[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[7]_0 [1]),
        .Q(sig_child_addr_cntr_lsh_reg[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[7]_0 [2]),
        .Q(sig_child_addr_cntr_lsh_reg[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[7]_0 [3]),
        .Q(sig_child_addr_cntr_lsh_reg[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_lsh_reg[8]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_child_addr_cntr_lsh_reg[8]_i_1 
       (.CI(\sig_child_addr_cntr_lsh_reg[11]_0 ),
        .CO({\sig_child_addr_cntr_lsh_reg[8]_i_1_n_0 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_1 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_2 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_lsh_reg[8]_i_1_n_4 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_5 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_6 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_lsh[8]_i_2_n_0 ,\sig_child_addr_cntr_lsh[8]_i_3_n_0 ,\sig_child_addr_cntr_lsh[8]_i_4_n_0 ,\sig_child_addr_cntr_lsh[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_lsh_reg[9]),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \sig_child_addr_cntr_msh[0]_i_1 
       (.I0(sig_csm_pop_child_cmd),
        .I1(sig_csm_ld_xfer),
        .I2(sig_child_qual_burst_type),
        .I3(sig_child_addr_lsh_rollover_reg),
        .O(\sig_child_addr_cntr_msh[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_3 
       (.I0(data[0]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[0]),
        .O(\sig_child_addr_cntr_msh[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_4 
       (.I0(data[3]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[3]),
        .O(\sig_child_addr_cntr_msh[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_5 
       (.I0(data[2]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[2]),
        .O(\sig_child_addr_cntr_msh[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_6 
       (.I0(data[1]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[1]),
        .O(\sig_child_addr_cntr_msh[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \sig_child_addr_cntr_msh[0]_i_7 
       (.I0(sig_child_addr_cntr_msh_reg[0]),
        .I1(data[0]),
        .I2(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_msh[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_2 
       (.I0(data[15]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[15]),
        .O(\sig_child_addr_cntr_msh[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_3 
       (.I0(data[14]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[14]),
        .O(\sig_child_addr_cntr_msh[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_4 
       (.I0(data[13]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[13]),
        .O(\sig_child_addr_cntr_msh[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_5 
       (.I0(data[12]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[12]),
        .O(\sig_child_addr_cntr_msh[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_2 
       (.I0(data[7]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[7]),
        .O(\sig_child_addr_cntr_msh[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_3 
       (.I0(data[6]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[6]),
        .O(\sig_child_addr_cntr_msh[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_4 
       (.I0(data[5]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[5]),
        .O(\sig_child_addr_cntr_msh[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_5 
       (.I0(data[4]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[4]),
        .O(\sig_child_addr_cntr_msh[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_2 
       (.I0(data[11]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[11]),
        .O(\sig_child_addr_cntr_msh[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_3 
       (.I0(data[10]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[10]),
        .O(\sig_child_addr_cntr_msh[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_4 
       (.I0(data[9]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[9]),
        .O(\sig_child_addr_cntr_msh[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_5 
       (.I0(data[8]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[8]),
        .O(\sig_child_addr_cntr_msh[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[0]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_child_addr_cntr_msh_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sig_child_addr_cntr_msh_reg[0]_i_2_n_0 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_1 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_2 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_child_addr_cntr_msh[0]_i_3_n_0 }),
        .O({\sig_child_addr_cntr_msh_reg[0]_i_2_n_4 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_5 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_6 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_7 }),
        .S({\sig_child_addr_cntr_msh[0]_i_4_n_0 ,\sig_child_addr_cntr_msh[0]_i_5_n_0 ,\sig_child_addr_cntr_msh[0]_i_6_n_0 ,\sig_child_addr_cntr_msh[0]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[12]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_child_addr_cntr_msh_reg[12]_i_1 
       (.CI(\sig_child_addr_cntr_msh_reg[8]_i_1_n_0 ),
        .CO({\NLW_sig_child_addr_cntr_msh_reg[12]_i_1_CO_UNCONNECTED [3],\sig_child_addr_cntr_msh_reg[12]_i_1_n_1 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_2 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_msh_reg[12]_i_1_n_4 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_5 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_6 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_msh[12]_i_2_n_0 ,\sig_child_addr_cntr_msh[12]_i_3_n_0 ,\sig_child_addr_cntr_msh[12]_i_4_n_0 ,\sig_child_addr_cntr_msh[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[15]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[4]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_child_addr_cntr_msh_reg[4]_i_1 
       (.CI(\sig_child_addr_cntr_msh_reg[0]_i_2_n_0 ),
        .CO({\sig_child_addr_cntr_msh_reg[4]_i_1_n_0 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_1 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_2 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_msh_reg[4]_i_1_n_4 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_5 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_6 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_msh[4]_i_2_n_0 ,\sig_child_addr_cntr_msh[4]_i_3_n_0 ,\sig_child_addr_cntr_msh[4]_i_4_n_0 ,\sig_child_addr_cntr_msh[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[8]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_child_addr_cntr_msh_reg[8]_i_1 
       (.CI(\sig_child_addr_cntr_msh_reg[4]_i_1_n_0 ),
        .CO({\sig_child_addr_cntr_msh_reg[8]_i_1_n_0 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_1 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_2 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_msh_reg[8]_i_1_n_4 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_5 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_6 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_msh[8]_i_2_n_0 ,\sig_child_addr_cntr_msh[8]_i_3_n_0 ,\sig_child_addr_cntr_msh[8]_i_4_n_0 ,\sig_child_addr_cntr_msh[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[9]),
        .R(sig_init_reg));
  LUT2 #(
    .INIT(4'h2)) 
    sig_child_addr_lsh_rollover_reg_i_1
       (.I0(p_1_in),
        .I1(sig_predict_child_addr_lsh),
        .O(sig_child_addr_lsh_rollover));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_10
       (.I0(\sig_child_addr_cntr_lsh_reg[2]_0 [2]),
        .I1(dout[2]),
        .O(sig_child_addr_lsh_rollover_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_11
       (.I0(\sig_child_addr_cntr_lsh_reg[2]_0 [1]),
        .I1(dout[1]),
        .O(sig_child_addr_lsh_rollover_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_12
       (.I0(\sig_child_addr_cntr_lsh_reg[2]_0 [0]),
        .I1(dout[0]),
        .O(sig_child_addr_lsh_rollover_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_6
       (.I0(sig_child_addr_cntr_lsh_reg[6]),
        .I1(dout[6]),
        .O(sig_child_addr_lsh_rollover_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_7
       (.I0(sig_child_addr_cntr_lsh_reg[5]),
        .I1(dout[5]),
        .O(sig_child_addr_lsh_rollover_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_8
       (.I0(sig_child_addr_cntr_lsh_reg[4]),
        .I1(dout[4]),
        .O(sig_child_addr_lsh_rollover_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_9
       (.I0(sig_child_addr_cntr_lsh_reg[3]),
        .I1(dout[3]),
        .O(sig_child_addr_lsh_rollover_reg_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_addr_lsh_rollover_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_addr_lsh_rollover),
        .Q(sig_child_addr_lsh_rollover_reg),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_2
       (.CI(sig_child_addr_lsh_rollover_reg_reg_i_3_n_0),
        .CO({NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED[3],sig_child_addr_lsh_rollover_reg_reg_i_2_n_1,sig_child_addr_lsh_rollover_reg_reg_i_2_n_2,sig_child_addr_lsh_rollover_reg_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sig_predict_child_addr_lsh,NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED[2:0]}),
        .S({p_1_in,sig_child_addr_cntr_lsh_reg[14:12]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_3
       (.CI(sig_child_addr_lsh_rollover_reg_reg_i_4_n_0),
        .CO({sig_child_addr_lsh_rollover_reg_reg_i_3_n_0,sig_child_addr_lsh_rollover_reg_reg_i_3_n_1,sig_child_addr_lsh_rollover_reg_reg_i_3_n_2,sig_child_addr_lsh_rollover_reg_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED[3:0]),
        .S(sig_child_addr_cntr_lsh_reg[11:8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_4
       (.CI(sig_child_addr_lsh_rollover_reg_reg_i_5_n_0),
        .CO({sig_child_addr_lsh_rollover_reg_reg_i_4_n_0,sig_child_addr_lsh_rollover_reg_reg_i_4_n_1,sig_child_addr_lsh_rollover_reg_reg_i_4_n_2,sig_child_addr_lsh_rollover_reg_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,sig_child_addr_cntr_lsh_reg[6:4]}),
        .O(NLW_sig_child_addr_lsh_rollover_reg_reg_i_4_O_UNCONNECTED[3:0]),
        .S({sig_child_addr_cntr_lsh_reg[7],sig_child_addr_lsh_rollover_reg_i_6_n_0,sig_child_addr_lsh_rollover_reg_i_7_n_0,sig_child_addr_lsh_rollover_reg_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_5
       (.CI(1'b0),
        .CO({sig_child_addr_lsh_rollover_reg_reg_i_5_n_0,sig_child_addr_lsh_rollover_reg_reg_i_5_n_1,sig_child_addr_lsh_rollover_reg_reg_i_5_n_2,sig_child_addr_lsh_rollover_reg_reg_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({sig_child_addr_cntr_lsh_reg[3],\sig_child_addr_cntr_lsh_reg[2]_0 }),
        .O(NLW_sig_child_addr_lsh_rollover_reg_reg_i_5_O_UNCONNECTED[3:0]),
        .S({sig_child_addr_lsh_rollover_reg_i_9_n_0,sig_child_addr_lsh_rollover_reg_i_10_n_0,sig_child_addr_lsh_rollover_reg_i_11_n_0,sig_child_addr_lsh_rollover_reg_i_12_n_0}));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[0]),
        .Q(\sig_child_addr_reg_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[10]),
        .Q(\sig_child_addr_reg_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[11]),
        .Q(\sig_child_addr_reg_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[12]),
        .Q(\sig_child_addr_reg_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[13]),
        .Q(\sig_child_addr_reg_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[14]),
        .Q(\sig_child_addr_reg_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[15]),
        .Q(\sig_child_addr_reg_reg_n_0_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[16]),
        .Q(data[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[17]),
        .Q(data[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[18]),
        .Q(data[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[19]),
        .Q(data[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[1]),
        .Q(\sig_child_addr_reg_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[20]),
        .Q(data[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[21]),
        .Q(data[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[22]),
        .Q(data[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[23]),
        .Q(data[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[24]),
        .Q(data[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[25]),
        .Q(data[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[26]),
        .Q(data[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[27]),
        .Q(data[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[28]),
        .Q(data[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[29]),
        .Q(data[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[2]),
        .Q(\sig_child_addr_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[30]),
        .Q(data[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[31]),
        .Q(data[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[3]),
        .Q(\sig_child_addr_reg_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[4]),
        .Q(\sig_child_addr_reg_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[5]),
        .Q(\sig_child_addr_reg_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[6]),
        .Q(\sig_child_addr_reg_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[7]),
        .Q(\sig_child_addr_reg_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[8]),
        .Q(\sig_child_addr_reg_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[9]),
        .Q(\sig_child_addr_reg_reg_n_0_[9] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_burst_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_burst_type_reg),
        .Q(sig_child_burst_type_reg),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_cmd_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_psm_ld_chcmd_reg),
        .Q(sig_child_cmd_reg_full),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_calc2dm_calc_err),
        .Q(sig_child_error_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    sig_child_qual_burst_type_i_1
       (.I0(sig_child_burst_type_reg),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_qual_burst_type),
        .O(sig_child_qual_burst_type_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_qual_burst_type_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_qual_burst_type_i_1_n_0),
        .Q(sig_child_qual_burst_type),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    sig_child_qual_error_reg_i_1
       (.I0(sig_child_error_reg),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_qual_error_reg),
        .O(sig_child_qual_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_qual_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_qual_error_reg_i_1_n_0),
        .Q(sig_child_qual_error_reg),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h0000000070777000)) 
    sig_child_qual_first_of_2_i_1
       (.I0(sig_pcc2sf_xfer_ready),
        .I1(dout[7]),
        .I2(sig_needed_2_realign_cmds),
        .I3(sig_csm_pop_child_cmd),
        .I4(sig_child_qual_first_of_2),
        .I5(sig_init_reg),
        .O(sig_child_qual_first_of_2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_qual_first_of_2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_qual_first_of_2_i_1_n_0),
        .Q(sig_child_qual_first_of_2),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h50445544)) 
    sig_cmd2addr_valid_i_1__0
       (.I0(sig_init_reg),
        .I1(sig_csm_ld_xfer),
        .I2(sig_cmd2addr_valid_reg_0),
        .I3(sig_mstr2addr_cmd_valid),
        .I4(sig_inhibit_rdy_n_1),
        .O(sig_cmd2addr_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1__0_n_0),
        .Q(sig_mstr2addr_cmd_valid),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h50445544)) 
    sig_cmd2data_valid_i_1__0
       (.I0(sig_init_reg),
        .I1(sig_csm_ld_xfer),
        .I2(sig_cmd2data_valid_reg_0),
        .I3(sig_mstr2data_cmd_valid),
        .I4(sig_inhibit_rdy_n),
        .O(sig_cmd2data_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1__0_n_0),
        .Q(sig_mstr2data_cmd_valid),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1110)) 
    sig_csm_ld_xfer_i_1
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_mstr2data_cmd_valid),
        .I2(\FSM_onehot_sig_csm_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .O(sig_csm_ld_xfer_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_csm_ld_xfer_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_csm_ld_xfer_ns),
        .Q(sig_csm_ld_xfer),
        .R(sig_init_reg));
  LUT2 #(
    .INIT(4'h8)) 
    sig_csm_pop_child_cmd_i_1
       (.I0(sig_child_cmd_reg_full),
        .I1(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .O(sig_csm_pop_child_cmd_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_csm_pop_child_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_csm_pop_child_cmd_ns),
        .Q(sig_csm_pop_child_cmd),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h02)) 
    sig_csm_pop_sf_fifo_i_1
       (.I0(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(sig_mstr2data_cmd_valid),
        .O(sig_csm_pop_sf_fifo_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_csm_pop_sf_fifo_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_csm_pop_sf_fifo_ns),
        .Q(sig_pcc2sf_xfer_ready),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'h00DC)) 
    sig_first_realigner_cmd_i_1
       (.I0(sig_psm_ld_realigner_reg),
        .I1(sig_push_input_reg13_out),
        .I2(sig_first_realigner_cmd),
        .I3(sig_init_reg),
        .O(sig_first_realigner_cmd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_realigner_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_first_realigner_cmd_i_1_n_0),
        .Q(sig_first_realigner_cmd),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0004)) 
    \sig_input_addr_reg[31]_i_2 
       (.I0(sig_psm_halt),
        .I1(sig_input_reg_empty),
        .I2(Q),
        .I3(sig_calc2dm_calc_err),
        .O(sig_push_input_reg13_out));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[18]),
        .Q(sig_input_addr_reg[0]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[28]),
        .Q(sig_input_addr_reg[10]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[29]),
        .Q(sig_input_addr_reg[11]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[30]),
        .Q(sig_input_addr_reg[12]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[31]),
        .Q(sig_input_addr_reg[13]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[32]),
        .Q(sig_input_addr_reg[14]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[33]),
        .Q(sig_input_addr_reg[15]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[34]),
        .Q(sig_input_addr_reg[16]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[35]),
        .Q(sig_input_addr_reg[17]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[36]),
        .Q(sig_input_addr_reg[18]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[37]),
        .Q(sig_input_addr_reg[19]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[19]),
        .Q(sig_input_addr_reg[1]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[38]),
        .Q(sig_input_addr_reg[20]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[39]),
        .Q(sig_input_addr_reg[21]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[40]),
        .Q(sig_input_addr_reg[22]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[41]),
        .Q(sig_input_addr_reg[23]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[42]),
        .Q(sig_input_addr_reg[24]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[43]),
        .Q(sig_input_addr_reg[25]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[44]),
        .Q(sig_input_addr_reg[26]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[45]),
        .Q(sig_input_addr_reg[27]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[46]),
        .Q(sig_input_addr_reg[28]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[47]),
        .Q(sig_input_addr_reg[29]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[20]),
        .Q(sig_input_addr_reg[2]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[48]),
        .Q(sig_input_addr_reg[30]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[49]),
        .Q(sig_input_addr_reg[31]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[21]),
        .Q(sig_input_addr_reg[3]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[22]),
        .Q(sig_input_addr_reg[4]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[23]),
        .Q(sig_input_addr_reg[5]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[24]),
        .Q(sig_input_addr_reg[6]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[25]),
        .Q(sig_input_addr_reg[7]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[26]),
        .Q(sig_input_addr_reg[8]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[27]),
        .Q(sig_input_addr_reg[9]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[16]),
        .Q(sig_input_burst_type_reg),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_eof_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[17]),
        .Q(sig_input_eof_reg),
        .R(sig_input_cache_type_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(1'b0),
        .Q(sig_input_reg_empty),
        .S(sig_input_cache_type_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_needed_2_realign_cmds_i_1
       (.I0(sig_skip_align2mbaa_s_h),
        .O(sig_needed_2_realign_cmds_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_needed_2_realign_cmds_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_needed_2_realign_cmds_i_1_n_0),
        .Q(sig_needed_2_realign_cmds),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h1)) 
    sig_psm_halt_i_1
       (.I0(sig_psm_state[1]),
        .I1(sig_psm_state[0]),
        .O(sig_psm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_psm_halt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_halt_ns),
        .Q(sig_psm_halt),
        .S(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    sig_psm_ld_calc1_i_1
       (.I0(sig_psm_state[0]),
        .I1(sig_realign_reg_empty),
        .I2(sig_psm_state[1]),
        .I3(sig_psm_state[2]),
        .O(sig_psm_ld_calc1_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_ld_calc1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_ld_calc1_ns),
        .Q(sig_psm_ld_calc1),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    sig_psm_ld_chcmd_reg_i_1
       (.I0(sig_psm_state[2]),
        .I1(sig_psm_state[1]),
        .I2(sig_psm_state[0]),
        .I3(sig_child_cmd_reg_full),
        .O(sig_psm_ld_chcmd_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_ld_chcmd_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_ld_chcmd_reg_i_1_n_0),
        .Q(sig_psm_ld_chcmd_reg),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h4200)) 
    sig_psm_ld_realigner_reg_i_1
       (.I0(sig_psm_state[1]),
        .I1(sig_psm_state[2]),
        .I2(sig_psm_state[0]),
        .I3(sig_realign_reg_empty),
        .O(sig_psm_ld_realigner_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_ld_realigner_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_ld_realigner_reg_ns),
        .Q(sig_psm_ld_realigner_reg),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'hBBBBBAAAAAAAAAAA)) 
    sig_psm_pop_input_cmd_i_1
       (.I0(sig_psm_pop_input_cmd_i_2_n_0),
        .I1(sig_calc2dm_calc_err),
        .I2(sig_first_realigner_cmd),
        .I3(sig_skip_align2mbaa),
        .I4(sig_skip_align2mbaa_s_h),
        .I5(sig_psm_ld_chcmd_reg_i_1_n_0),
        .O(sig_psm_pop_input_cmd_ns));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_psm_pop_input_cmd_i_2
       (.I0(sig_realign_reg_empty),
        .I1(sig_psm_state[0]),
        .I2(sig_psm_state[2]),
        .I3(sig_psm_state[1]),
        .O(sig_psm_pop_input_cmd_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_pop_input_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_pop_input_cmd_ns),
        .Q(sig_psm_pop_input_cmd),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[0]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [2]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[10]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [12]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[11]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [13]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[12]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [14]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[13]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [15]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[14]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [16]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[15]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [17]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[1]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [3]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[2]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [4]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[3]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [5]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[4]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [6]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[5]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [7]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[6]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [8]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[7]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [9]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[8]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [10]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[9]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [11]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_calc_err_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_calc2dm_calc_err),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [20]),
        .R(sig_realign_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT1 #(
    .INIT(2'h1)) 
    sig_realign_cmd_cmplt_reg_i_1
       (.I0(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realign_cmd_cmplt_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realign_cmd_cmplt_reg0),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [19]),
        .R(sig_realign_tag_reg0));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_realign_dest_align_reg[0]_i_1 
       (.I0(sig_input_addr_reg[0]),
        .I1(sig_psm_ld_calc1),
        .O(sig_dre_dest_align[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_realign_dest_align_reg[1]_i_1 
       (.I0(sig_input_addr_reg[1]),
        .I1(sig_psm_ld_calc1),
        .O(sig_dre_dest_align[1]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_dest_align_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_dre_dest_align[0]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [0]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_dest_align_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_dre_dest_align[1]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [1]),
        .R(sig_realign_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sig_realign_eof_reg_i_1
       (.I0(sig_input_eof_reg),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realign_eof_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_eof_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realign_eof_reg0),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [18]),
        .R(sig_realign_tag_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_realign_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(1'b0),
        .Q(sig_realign_reg_empty),
        .S(sig_realign_tag_reg0));
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    sig_realign_reg_full_i_1
       (.I0(sig_init_reg),
        .I1(sig_psm_ld_realigner_reg),
        .I2(\sig_realign_strt_offset_reg_reg[0]_1 ),
        .I3(sig_mstr2dre_cmd_valid),
        .I4(sig_inhibit_rdy_n_2),
        .O(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_psm_ld_realigner_reg),
        .Q(sig_mstr2dre_cmd_valid),
        .R(sig_realign_tag_reg0));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_realign_strt_offset_reg[0]_i_1 
       (.I0(sig_input_addr_reg[2]),
        .I1(sig_psm_ld_calc1),
        .O(sig_realign_strt_offset));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_strt_offset_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realign_strt_offset),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [21]),
        .R(sig_realign_tag_reg0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_realigner_btt2[0]_i_1 
       (.I0(sig_input_addr_reg[0]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .I2(sig_btt_residue_slice[0]),
        .O(sig_realigner_btt[0]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[10]_i_1 
       (.I0(sig_btt_upper_slice[3]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[10]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[11]_i_1 
       (.I0(sig_btt_upper_slice[4]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[11]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[12]_i_1 
       (.I0(sig_btt_upper_slice[5]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[12]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[13]_i_1 
       (.I0(sig_btt_upper_slice[6]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[13]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[14]_i_1 
       (.I0(sig_btt_upper_slice[7]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[14]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[15]_i_1 
       (.I0(sig_btt_upper_slice[8]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[15]));
  LUT6 #(
    .INIT(64'h0202020002020202)) 
    \sig_realigner_btt2[15]_i_2 
       (.I0(sig_first_realigner_cmd),
        .I1(\FSM_sequential_sig_psm_state[2]_i_4_n_0 ),
        .I2(sig_calc2dm_calc_err),
        .I3(sig_input_addr_reg[5]),
        .I4(sig_input_addr_reg[4]),
        .I5(\sig_realigner_btt2[5]_i_2_n_0 ),
        .O(\sig_realigner_btt2[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \sig_realigner_btt2[1]_i_1 
       (.I0(sig_input_addr_reg[1]),
        .I1(sig_input_addr_reg[0]),
        .I2(\sig_realigner_btt2[15]_i_2_n_0 ),
        .I3(sig_btt_residue_slice[1]),
        .O(sig_realigner_btt[1]));
  LUT5 #(
    .INIT(32'h56FF5600)) 
    \sig_realigner_btt2[2]_i_1 
       (.I0(sig_input_addr_reg[2]),
        .I1(sig_input_addr_reg[0]),
        .I2(sig_input_addr_reg[1]),
        .I3(\sig_realigner_btt2[15]_i_2_n_0 ),
        .I4(sig_btt_residue_slice[2]),
        .O(sig_realigner_btt[2]));
  LUT6 #(
    .INIT(64'h01FEFFFF01FE0000)) 
    \sig_realigner_btt2[3]_i_1 
       (.I0(sig_input_addr_reg[2]),
        .I1(sig_input_addr_reg[0]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_input_addr_reg[3]),
        .I4(\sig_realigner_btt2[15]_i_2_n_0 ),
        .I5(sig_btt_residue_slice[3]),
        .O(sig_realigner_btt[3]));
  LUT4 #(
    .INIT(16'h9F90)) 
    \sig_realigner_btt2[4]_i_1 
       (.I0(sig_input_addr_reg[4]),
        .I1(\sig_realigner_btt2[5]_i_2_n_0 ),
        .I2(\sig_realigner_btt2[15]_i_2_n_0 ),
        .I3(sig_btt_residue_slice[4]),
        .O(sig_realigner_btt[4]));
  LUT5 #(
    .INIT(32'h59FF5900)) 
    \sig_realigner_btt2[5]_i_1 
       (.I0(sig_input_addr_reg[5]),
        .I1(\sig_realigner_btt2[5]_i_2_n_0 ),
        .I2(sig_input_addr_reg[4]),
        .I3(\sig_realigner_btt2[15]_i_2_n_0 ),
        .I4(sig_btt_residue_slice[5]),
        .O(sig_realigner_btt[5]));
  LUT4 #(
    .INIT(16'h0001)) 
    \sig_realigner_btt2[5]_i_2 
       (.I0(sig_input_addr_reg[1]),
        .I1(sig_input_addr_reg[0]),
        .I2(sig_input_addr_reg[2]),
        .I3(sig_input_addr_reg[3]),
        .O(\sig_realigner_btt2[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[6]_i_1 
       (.I0(sig_btt_residue_slice[6]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[6]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[7]_i_1 
       (.I0(sig_btt_upper_slice[0]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[7]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[8]_i_1 
       (.I0(sig_btt_upper_slice[1]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[8]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[9]_i_1 
       (.I0(sig_btt_upper_slice[2]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[0]),
        .Q(sig_realigner_btt2[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[10]),
        .Q(sig_realigner_btt2[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[11]),
        .Q(sig_realigner_btt2[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[12]),
        .Q(sig_realigner_btt2[12]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[13]),
        .Q(sig_realigner_btt2[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[14]),
        .Q(sig_realigner_btt2[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[15]),
        .Q(sig_realigner_btt2[15]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[1]),
        .Q(sig_realigner_btt2[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[2]),
        .Q(sig_realigner_btt2[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[3]),
        .Q(sig_realigner_btt2[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[4]),
        .Q(sig_realigner_btt2[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[5]),
        .Q(sig_realigner_btt2[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[6]),
        .Q(sig_realigner_btt2[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[7]),
        .Q(sig_realigner_btt2[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[8]),
        .Q(sig_realigner_btt2[8]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[9]),
        .Q(sig_realigner_btt2[9]),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h0000C5C0)) 
    sig_skip_align2mbaa_s_h_i_1
       (.I0(sig_psm_ld_chcmd_reg),
        .I1(sig_skip_align2mbaa),
        .I2(sig_psm_ld_realigner_reg),
        .I3(sig_skip_align2mbaa_s_h),
        .I4(sig_init_reg),
        .O(sig_skip_align2mbaa_s_h_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_skip_align2mbaa_s_h_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_skip_align2mbaa_s_h_i_1_n_0),
        .Q(sig_skip_align2mbaa_s_h),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBABBAAAABABBBABA)) 
    \sig_xfer_addr_reg[31]_i_1 
       (.I0(sig_init_reg),
        .I1(sig_csm_ld_xfer),
        .I2(sig_wr_fifo),
        .I3(sig_mstr2addr_cmd_valid),
        .I4(sig_wr_fifo_0),
        .I5(sig_mstr2data_cmd_valid),
        .O(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[2]_0 [0]),
        .Q(in[0]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[10]),
        .Q(in[10]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[11]),
        .Q(in[11]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[12]),
        .Q(in[12]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[13]),
        .Q(in[13]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[14]),
        .Q(in[14]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(p_1_in),
        .Q(in[15]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[0]),
        .Q(in[16]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[1]),
        .Q(in[17]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[2]),
        .Q(in[18]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[3]),
        .Q(in[19]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[2]_0 [1]),
        .Q(in[1]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[4]),
        .Q(in[20]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[5]),
        .Q(in[21]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[6]),
        .Q(in[22]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[7]),
        .Q(in[23]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[8]),
        .Q(in[24]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[9]),
        .Q(in[25]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[10]),
        .Q(in[26]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[11]),
        .Q(in[27]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[12]),
        .Q(in[28]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[13]),
        .Q(in[29]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[2]_0 [2]),
        .Q(in[2]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[14]),
        .Q(in[30]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[15]),
        .Q(in[31]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[3]),
        .Q(in[3]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[4]),
        .Q(in[4]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[5]),
        .Q(in[5]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[6]),
        .Q(in[6]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[7]),
        .Q(in[7]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[8]),
        .Q(in[8]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[9]),
        .Q(in[9]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_calc_err_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_qual_error_reg),
        .Q(in[37]),
        .R(sig_xfer_cache_reg0));
  LUT4 #(
    .INIT(16'hFBAA)) 
    sig_xfer_cmd_cmplt_reg_i_1
       (.I0(sig_child_qual_error_reg),
        .I1(sig_child_qual_first_of_2),
        .I2(dout[8]),
        .I3(dout[7]),
        .O(sig_xfer_cmd_cmplt_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_cmd_cmplt_reg0),
        .Q(sig_xfer_cmd_cmplt_reg_reg_0[1]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_is_seq_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_is_seq_reg_reg_0),
        .Q(sig_xfer_cmd_cmplt_reg_reg_0[0]),
        .R(sig_xfer_cache_reg0));
  LUT6 #(
    .INIT(64'hFFFFF880F8800000)) 
    \sig_xfer_len_reg[3]_i_3 
       (.I0(\sig_child_addr_cntr_lsh_reg[2]_0 [0]),
        .I1(dout[0]),
        .I2(\sig_child_addr_cntr_lsh_reg[2]_0 [1]),
        .I3(dout[1]),
        .I4(\sig_child_addr_cntr_lsh_reg[2]_0 [2]),
        .I5(dout[2]),
        .O(\sig_child_addr_cntr_lsh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[0]),
        .Q(in[32]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[1]),
        .Q(in[33]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[2]),
        .Q(in[34]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[3]),
        .Q(in[35]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_qual_burst_type),
        .Q(in[36]),
        .R(sig_xfer_cache_reg0));
  LUT2 #(
    .INIT(4'h2)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_1__1 
       (.I0(sig_pcc2sf_xfer_ready),
        .I1(empty),
        .O(rd_en));
endmodule

(* ORIG_REF_NAME = "axi_datamover_indet_btt" *) 
module axi_vdma_0_axi_datamover_indet_btt
   (dout,
    empty,
    sig_clr_dbc_reg,
    Q,
    out,
    sig_ibtt2wdc_tlast,
    \INCLUDE_PACKING.lsig_first_dbeat_reg_0 ,
    lsig_0ffset_cntr,
    sig_dre_tvalid_i_reg,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ,
    S,
    \sig_data_reg_out_reg[67] ,
    sig_m_valid_out_reg,
    sig_m_valid_out_reg_0,
    D,
    sig_child_qual_first_of_2_reg,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_0 ,
    sig_ld_byte_cntr,
    sig_dre_halted_reg,
    E,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ,
    O,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ,
    \sig_strb_reg_out_reg[7] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    rd_en,
    sig_dre2ibtt_tlast,
    sig_dre2ibtt_eop,
    sig_sf_strt_addr_offset,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_m_valid_out_reg_1,
    sig_init_reg,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3]_0 ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2]_0 ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1]_0 ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0 ,
    lsig_end_of_cmd_reg,
    lsig_eop_reg,
    CO,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3] ,
    sig_child_qual_first_of_2,
    sig_csm_pop_child_cmd,
    sig_pcc2sf_xfer_ready,
    sig_dre2ibtt_tvalid,
    sig_dre_halted,
    \sig_xfer_len_reg_reg[0] ,
    sig_child_addr_cntr_lsh_reg,
    \sig_child_addr_cntr_lsh_reg[3] ,
    \sig_child_addr_cntr_lsh_reg[7] ,
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]_0 ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]_0 ,
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 ,
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]_0 ,
    lsig_first_dbeat,
    \sig_byte_cntr_reg[3]_0 );
  output [8:0]dout;
  output empty;
  output sig_clr_dbc_reg;
  output [2:0]Q;
  output out;
  output sig_ibtt2wdc_tlast;
  output \INCLUDE_PACKING.lsig_first_dbeat_reg_0 ;
  output lsig_0ffset_cntr;
  output sig_dre_tvalid_i_reg;
  output \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ;
  output [0:0]S;
  output [67:0]\sig_data_reg_out_reg[67] ;
  output sig_m_valid_out_reg;
  output [0:0]sig_m_valid_out_reg_0;
  output [3:0]D;
  output sig_child_qual_first_of_2_reg;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_0 ;
  output sig_ld_byte_cntr;
  output sig_dre_halted_reg;
  output [0:0]E;
  output [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ;
  output [3:0]O;
  output [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  output [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ;
  output [7:0]\sig_strb_reg_out_reg[7] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input rd_en;
  input sig_dre2ibtt_tlast;
  input sig_dre2ibtt_eop;
  input sig_sf_strt_addr_offset;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_m_valid_out_reg_1;
  input sig_init_reg;
  input [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3]_0 ;
  input [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2]_0 ;
  input [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1]_0 ;
  input [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0 ;
  input lsig_end_of_cmd_reg;
  input lsig_eop_reg;
  input [0:0]CO;
  input [3:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[3] ;
  input sig_child_qual_first_of_2;
  input sig_csm_pop_child_cmd;
  input sig_pcc2sf_xfer_ready;
  input sig_dre2ibtt_tvalid;
  input sig_dre_halted;
  input \sig_xfer_len_reg_reg[0] ;
  input [2:0]sig_child_addr_cntr_lsh_reg;
  input [3:0]\sig_child_addr_cntr_lsh_reg[3] ;
  input [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  input [0:0]\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]_0 ;
  input [0:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]_0 ;
  input [31:0]\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 ;
  input [3:0]\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]_0 ;
  input lsig_first_dbeat;
  input [3:0]\sig_byte_cntr_reg[3]_0 ;

  wire [0:0]CO;
  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[3] ;
  wire [0:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]_0 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][1] ;
  wire [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0 ;
  wire [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1]_0 ;
  wire [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2]_0 ;
  wire [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3]_0 ;
  wire [31:0]\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 ;
  wire [0:0]\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]_0 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][1] ;
  wire [3:0]\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]_0 ;
  wire \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ;
  wire \INCLUDE_PACKING.lsig_first_dbeat_reg_0 ;
  wire I_DATA_FIFO_n_75;
  wire I_XD_FIFO_n_10;
  wire I_XD_FIFO_n_12;
  wire I_XD_FIFO_n_14;
  wire I_XD_FIFO_n_16;
  wire I_XD_FIFO_n_18;
  wire I_XD_FIFO_n_19;
  wire I_XD_FIFO_n_20;
  wire I_XD_FIFO_n_21;
  wire I_XD_FIFO_n_22;
  wire I_XD_FIFO_n_23;
  wire I_XD_FIFO_n_24;
  wire I_XD_FIFO_n_25;
  wire I_XD_FIFO_n_26;
  wire I_XD_FIFO_n_27;
  wire I_XD_FIFO_n_28;
  wire I_XD_FIFO_n_29;
  wire I_XD_FIFO_n_30;
  wire I_XD_FIFO_n_31;
  wire I_XD_FIFO_n_32;
  wire I_XD_FIFO_n_33;
  wire I_XD_FIFO_n_34;
  wire I_XD_FIFO_n_35;
  wire I_XD_FIFO_n_36;
  wire I_XD_FIFO_n_37;
  wire I_XD_FIFO_n_38;
  wire I_XD_FIFO_n_39;
  wire I_XD_FIFO_n_40;
  wire I_XD_FIFO_n_41;
  wire I_XD_FIFO_n_42;
  wire I_XD_FIFO_n_43;
  wire I_XD_FIFO_n_44;
  wire I_XD_FIFO_n_45;
  wire I_XD_FIFO_n_46;
  wire I_XD_FIFO_n_47;
  wire I_XD_FIFO_n_48;
  wire I_XD_FIFO_n_49;
  wire I_XD_FIFO_n_50;
  wire I_XD_FIFO_n_51;
  wire I_XD_FIFO_n_52;
  wire I_XD_FIFO_n_53;
  wire I_XD_FIFO_n_54;
  wire I_XD_FIFO_n_55;
  wire I_XD_FIFO_n_56;
  wire I_XD_FIFO_n_61;
  wire I_XD_FIFO_n_62;
  wire I_XD_FIFO_n_78;
  wire I_XD_FIFO_n_79;
  wire I_XD_FIFO_n_80;
  wire [3:0]O;
  wire [2:0]Q;
  wire [0:0]S;
  wire [8:0]dout;
  wire empty;
  wire [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ;
  wire [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  wire [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_0 ;
  wire lsig_0ffset_cntr;
  wire [63:0]lsig_combined_data;
  wire [7:0]lsig_combined_strb;
  wire lsig_end_of_cmd_reg;
  wire lsig_eop_reg;
  wire lsig_first_dbeat;
  wire \lsig_flag_slice_reg[0]_12 ;
  wire \lsig_flag_slice_reg[1]_25 ;
  wire lsig_packer_full;
  wire m_axi_s2mm_aclk;
  wire out;
  wire rd_en;
  wire [67:64]s_data;
  wire [2:0]sig_burst_dbeat_cntr;
  wire [6:3]sig_byte_cntr;
  wire [3:0]\sig_byte_cntr_reg[3]_0 ;
  wire [2:0]sig_child_addr_cntr_lsh_reg;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[3] ;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire sig_child_qual_first_of_2;
  wire sig_child_qual_first_of_2_reg;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_csm_pop_child_cmd;
  wire [73:72]sig_data_fifo_data_in;
  wire [73:0]sig_data_fifo_data_out;
  wire sig_data_fifo_full;
  wire [67:0]\sig_data_reg_out_reg[67] ;
  wire sig_dre2ibtt_eop;
  wire sig_dre2ibtt_eop_reg;
  wire sig_dre2ibtt_tlast;
  wire sig_dre2ibtt_tlast_reg;
  wire sig_dre2ibtt_tvalid;
  wire sig_dre_halted;
  wire sig_dre_halted_reg;
  wire sig_dre_tvalid_i_reg;
  wire sig_ibtt2wdc_tlast;
  wire sig_init_reg;
  wire sig_ld_byte_cntr;
  wire sig_m_valid_out_reg;
  wire [0:0]sig_m_valid_out_reg_0;
  wire sig_m_valid_out_reg_1;
  wire sig_pcc2sf_xfer_ready;
  wire sig_pop_data_fifo;
  wire sig_sf_strt_addr_offset;
  wire [7:0]\sig_strb_reg_out_reg[7] ;
  wire sig_stream_rst;
  wire \sig_xfer_len_reg_reg[0] ;

  axi_vdma_0_axi_datamover_skid_buf \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF 
       (.D(D),
        .E(E),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[3] (\GEN_INDET_BTT.lsig_byte_cntr_reg[3] ),
        .dout(sig_data_fifo_data_out),
        .empty(I_DATA_FIFO_n_75),
        .lsig_end_of_cmd_reg(lsig_end_of_cmd_reg),
        .lsig_eop_reg(lsig_eop_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .rd_en(sig_pop_data_fifo),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .\sig_data_reg_out_reg[67]_0 (\sig_data_reg_out_reg[67] ),
        .\sig_data_skid_reg_reg[67]_0 (s_data),
        .sig_ibtt2wdc_tlast(sig_ibtt2wdc_tlast),
        .sig_init_reg(sig_init_reg),
        .sig_m_valid_out_reg_0(sig_m_valid_out_reg),
        .sig_m_valid_out_reg_1(sig_m_valid_out_reg_0),
        .sig_m_valid_out_reg_2(sig_m_valid_out_reg_1),
        .\sig_strb_reg_out_reg[7]_0 (\sig_strb_reg_out_reg[7] ),
        .sig_stream_rst(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_12 ),
        .D(I_XD_FIFO_n_53),
        .Q(lsig_combined_data[0]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_12 ),
        .D(I_XD_FIFO_n_43),
        .Q(lsig_combined_data[10]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_12 ),
        .D(I_XD_FIFO_n_42),
        .Q(lsig_combined_data[11]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_12 ),
        .D(I_XD_FIFO_n_41),
        .Q(lsig_combined_data[12]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_12 ),
        .D(I_XD_FIFO_n_40),
        .Q(lsig_combined_data[13]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_12 ),
        .D(I_XD_FIFO_n_39),
        .Q(lsig_combined_data[14]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_12 ),
        .D(I_XD_FIFO_n_38),
        .Q(lsig_combined_data[15]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][16] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_12 ),
        .D(I_XD_FIFO_n_37),
        .Q(lsig_combined_data[16]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][17] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_12 ),
        .D(I_XD_FIFO_n_36),
        .Q(lsig_combined_data[17]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][18] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_12 ),
        .D(I_XD_FIFO_n_35),
        .Q(lsig_combined_data[18]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][19] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_12 ),
        .D(I_XD_FIFO_n_34),
        .Q(lsig_combined_data[19]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_12 ),
        .D(I_XD_FIFO_n_52),
        .Q(lsig_combined_data[1]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][20] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_12 ),
        .D(I_XD_FIFO_n_33),
        .Q(lsig_combined_data[20]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][21] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_12 ),
        .D(I_XD_FIFO_n_32),
        .Q(lsig_combined_data[21]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][22] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_12 ),
        .D(I_XD_FIFO_n_31),
        .Q(lsig_combined_data[22]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][23] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_12 ),
        .D(I_XD_FIFO_n_30),
        .Q(lsig_combined_data[23]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][24] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_12 ),
        .D(I_XD_FIFO_n_29),
        .Q(lsig_combined_data[24]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][25] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_12 ),
        .D(I_XD_FIFO_n_28),
        .Q(lsig_combined_data[25]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][26] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_12 ),
        .D(I_XD_FIFO_n_27),
        .Q(lsig_combined_data[26]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][27] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_12 ),
        .D(I_XD_FIFO_n_26),
        .Q(lsig_combined_data[27]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][28] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_12 ),
        .D(I_XD_FIFO_n_25),
        .Q(lsig_combined_data[28]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][29] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_12 ),
        .D(I_XD_FIFO_n_24),
        .Q(lsig_combined_data[29]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_12 ),
        .D(I_XD_FIFO_n_51),
        .Q(lsig_combined_data[2]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][30] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_12 ),
        .D(I_XD_FIFO_n_23),
        .Q(lsig_combined_data[30]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_12 ),
        .D(I_XD_FIFO_n_22),
        .Q(lsig_combined_data[31]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_12 ),
        .D(I_XD_FIFO_n_50),
        .Q(lsig_combined_data[3]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_12 ),
        .D(I_XD_FIFO_n_49),
        .Q(lsig_combined_data[4]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_12 ),
        .D(I_XD_FIFO_n_48),
        .Q(lsig_combined_data[5]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_12 ),
        .D(I_XD_FIFO_n_47),
        .Q(lsig_combined_data[6]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_12 ),
        .D(I_XD_FIFO_n_46),
        .Q(lsig_combined_data[7]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_12 ),
        .D(I_XD_FIFO_n_45),
        .Q(lsig_combined_data[8]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_12 ),
        .D(I_XD_FIFO_n_44),
        .Q(lsig_combined_data[9]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_12 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]_0 ),
        .Q(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][0] ),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_12 ),
        .D(I_XD_FIFO_n_62),
        .Q(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][1] ),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_12 ),
        .D(I_XD_FIFO_n_21),
        .Q(lsig_combined_strb[0]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_12 ),
        .D(I_XD_FIFO_n_20),
        .Q(lsig_combined_strb[1]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_12 ),
        .D(I_XD_FIFO_n_19),
        .Q(lsig_combined_strb[2]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_12 ),
        .D(I_XD_FIFO_n_18),
        .Q(lsig_combined_strb[3]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [0]),
        .Q(lsig_combined_data[32]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [10]),
        .Q(lsig_combined_data[42]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [11]),
        .Q(lsig_combined_data[43]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [12]),
        .Q(lsig_combined_data[44]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [13]),
        .Q(lsig_combined_data[45]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [14]),
        .Q(lsig_combined_data[46]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [15]),
        .Q(lsig_combined_data[47]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][16] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [16]),
        .Q(lsig_combined_data[48]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][17] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [17]),
        .Q(lsig_combined_data[49]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][18] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [18]),
        .Q(lsig_combined_data[50]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][19] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [19]),
        .Q(lsig_combined_data[51]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [1]),
        .Q(lsig_combined_data[33]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][20] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [20]),
        .Q(lsig_combined_data[52]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][21] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [21]),
        .Q(lsig_combined_data[53]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][22] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [22]),
        .Q(lsig_combined_data[54]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][23] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [23]),
        .Q(lsig_combined_data[55]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][24] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [24]),
        .Q(lsig_combined_data[56]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][25] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [25]),
        .Q(lsig_combined_data[57]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][26] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [26]),
        .Q(lsig_combined_data[58]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][27] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [27]),
        .Q(lsig_combined_data[59]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][28] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [28]),
        .Q(lsig_combined_data[60]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][29] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [29]),
        .Q(lsig_combined_data[61]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [2]),
        .Q(lsig_combined_data[34]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][30] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [30]),
        .Q(lsig_combined_data[62]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [31]),
        .Q(lsig_combined_data[63]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [3]),
        .Q(lsig_combined_data[35]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [4]),
        .Q(lsig_combined_data[36]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [5]),
        .Q(lsig_combined_data[37]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [6]),
        .Q(lsig_combined_data[38]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [7]),
        .Q(lsig_combined_data[39]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [8]),
        .Q(lsig_combined_data[40]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [9]),
        .Q(lsig_combined_data[41]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]_0 ),
        .Q(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][0] ),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(I_XD_FIFO_n_61),
        .Q(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][1] ),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]_0 [0]),
        .Q(lsig_combined_strb[4]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]_0 [1]),
        .Q(lsig_combined_strb[5]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]_0 [2]),
        .Q(lsig_combined_strb[6]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]_0 [3]),
        .Q(lsig_combined_strb[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_XD_FIFO_n_14),
        .Q(lsig_0ffset_cntr),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    \INCLUDE_PACKING.lsig_first_dbeat_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_XD_FIFO_n_10),
        .Q(\INCLUDE_PACKING.lsig_first_dbeat_reg_0 ),
        .S(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_PACKING.lsig_packer_full_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_XD_FIFO_n_12),
        .Q(lsig_packer_full),
        .R(sig_stream_rst));
  axi_vdma_0_axi_datamover_sfifo_autord__parameterized1 I_DATA_FIFO
       (.E(\lsig_flag_slice_reg[1]_25 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] (\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ),
        .din({sig_data_fifo_data_in,lsig_combined_strb,lsig_combined_data}),
        .dout(sig_data_fifo_data_out),
        .empty(I_DATA_FIFO_n_75),
        .full(sig_data_fifo_full),
        .\gen_wr_a.gen_word_narrow.mem_reg_0 (s_data),
        .lsig_packer_full(lsig_packer_full),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .rd_en(sig_pop_data_fifo),
        .sig_stream_rst(sig_stream_rst));
  axi_vdma_0_axi_datamover_sfifo_autord__parameterized0 I_XD_FIFO
       (.CO(CO),
        .D({I_XD_FIFO_n_18,I_XD_FIFO_n_19,I_XD_FIFO_n_20,I_XD_FIFO_n_21}),
        .E(sig_dre_tvalid_i_reg),
        .\GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0] (I_XD_FIFO_n_14),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1] (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1]_0 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2] (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2]_0 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3] (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3]_0 ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] (\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 (\lsig_flag_slice_reg[0]_12 ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 ({I_XD_FIFO_n_22,I_XD_FIFO_n_23,I_XD_FIFO_n_24,I_XD_FIFO_n_25,I_XD_FIFO_n_26,I_XD_FIFO_n_27,I_XD_FIFO_n_28,I_XD_FIFO_n_29,I_XD_FIFO_n_30,I_XD_FIFO_n_31,I_XD_FIFO_n_32,I_XD_FIFO_n_33,I_XD_FIFO_n_34,I_XD_FIFO_n_35,I_XD_FIFO_n_36,I_XD_FIFO_n_37,I_XD_FIFO_n_38,I_XD_FIFO_n_39,I_XD_FIFO_n_40,I_XD_FIFO_n_41,I_XD_FIFO_n_42,I_XD_FIFO_n_43,I_XD_FIFO_n_44,I_XD_FIFO_n_45,I_XD_FIFO_n_46,I_XD_FIFO_n_47,I_XD_FIFO_n_48,I_XD_FIFO_n_49,I_XD_FIFO_n_50,I_XD_FIFO_n_51,I_XD_FIFO_n_52,I_XD_FIFO_n_53}),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 (lsig_0ffset_cntr),
        .\INCLUDE_PACKING.lsig_first_dbeat_reg (\INCLUDE_PACKING.lsig_first_dbeat_reg_0 ),
        .O(O),
        .S(S),
        .SR(I_XD_FIFO_n_16),
        .din({sig_dre2ibtt_eop_reg,sig_dre2ibtt_tlast_reg,sig_byte_cntr,Q}),
        .dout(dout),
        .empty(empty),
        .full(sig_data_fifo_full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (I_XD_FIFO_n_12),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_0 (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_0 ),
        .lsig_first_dbeat(lsig_first_dbeat),
        .lsig_packer_full(lsig_packer_full),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .rd_en(rd_en),
        .sig_burst_dbeat_cntr(sig_burst_dbeat_cntr),
        .\sig_byte_cntr_reg[6] ({I_XD_FIFO_n_54,I_XD_FIFO_n_55,I_XD_FIFO_n_56}),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[3] (\sig_child_addr_cntr_lsh_reg[3] ),
        .\sig_child_addr_cntr_lsh_reg[7] (\sig_child_addr_cntr_lsh_reg[7] ),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_child_qual_first_of_2_reg(sig_child_qual_first_of_2_reg),
        .sig_clr_dbeat_cntr0_out(sig_clr_dbeat_cntr0_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(I_XD_FIFO_n_78),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(I_XD_FIFO_n_79),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(I_XD_FIFO_n_80),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_dre2ibtt_tlast(sig_dre2ibtt_tlast),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_dre_halted(sig_dre_halted),
        .sig_dre_halted_reg(sig_dre_halted_reg),
        .sig_ld_byte_cntr(sig_ld_byte_cntr),
        .sig_pcc2sf_xfer_ready(sig_pcc2sf_xfer_ready),
        .sig_sf_strt_addr_offset(sig_sf_strt_addr_offset),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_out_reg(I_XD_FIFO_n_10),
        .sig_tlast_out_reg_0(I_XD_FIFO_n_61),
        .sig_tlast_out_reg_1(I_XD_FIFO_n_62),
        .\sig_xfer_len_reg_reg[0] (\sig_xfer_len_reg_reg[0] ),
        .wr_en(sig_clr_dbc_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_XD_FIFO_n_79),
        .Q(sig_burst_dbeat_cntr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_XD_FIFO_n_80),
        .Q(sig_burst_dbeat_cntr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_XD_FIFO_n_78),
        .Q(sig_burst_dbeat_cntr[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_dre_tvalid_i_reg),
        .D(\sig_byte_cntr_reg[3]_0 [0]),
        .Q(Q[0]),
        .R(I_XD_FIFO_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_dre_tvalid_i_reg),
        .D(\sig_byte_cntr_reg[3]_0 [1]),
        .Q(Q[1]),
        .R(I_XD_FIFO_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_dre_tvalid_i_reg),
        .D(\sig_byte_cntr_reg[3]_0 [2]),
        .Q(Q[2]),
        .R(I_XD_FIFO_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_dre_tvalid_i_reg),
        .D(\sig_byte_cntr_reg[3]_0 [3]),
        .Q(sig_byte_cntr[3]),
        .R(I_XD_FIFO_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_dre_tvalid_i_reg),
        .D(I_XD_FIFO_n_56),
        .Q(sig_byte_cntr[4]),
        .R(I_XD_FIFO_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_dre_tvalid_i_reg),
        .D(I_XD_FIFO_n_55),
        .Q(sig_byte_cntr[5]),
        .R(I_XD_FIFO_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_dre_tvalid_i_reg),
        .D(I_XD_FIFO_n_54),
        .Q(sig_byte_cntr[6]),
        .R(I_XD_FIFO_n_16));
  FDRE #(
    .INIT(1'b0)) 
    sig_clr_dbc_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_clr_dbeat_cntr0_out),
        .Q(sig_clr_dbc_reg),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre2ibtt_eop_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_dre2ibtt_eop),
        .Q(sig_dre2ibtt_eop_reg),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre2ibtt_tlast_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_dre2ibtt_tlast),
        .Q(sig_dre2ibtt_tlast_reg),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_2 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][0] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][0] ),
        .O(sig_data_fifo_data_in[73]));
  LUT2 #(
    .INIT(4'hE)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_3 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][1] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][1] ),
        .O(sig_data_fifo_data_in[72]));
endmodule

(* ORIG_REF_NAME = "axi_datamover_mm2s_dre" *) 
module axi_vdma_0_axi_datamover_mm2s_dre
   (dm2linebuf_mm2s_tvalid,
    sig_flush_db1,
    din,
    sig_input_accept21_out,
    SS,
    m_axi_mm2s_aclk,
    sig_flush_db2_reg_0,
    lsig_cmd_loaded,
    empty,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    fifo_wren,
    sig_flush_db108_out,
    sig_sf2dre_new_align,
    Q,
    SR,
    E,
    D,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 ,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 ,
    sig_sf2dre_use_autodest);
  output dm2linebuf_mm2s_tvalid;
  output sig_flush_db1;
  output [36:0]din;
  output sig_input_accept21_out;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_flush_db2_reg_0;
  input lsig_cmd_loaded;
  input empty;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input fifo_wren;
  input sig_flush_db108_out;
  input sig_sf2dre_new_align;
  input [1:0]Q;
  input [0:0]SR;
  input [0:0]E;
  input [9:0]D;
  input [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ;
  input [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ;
  input [9:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 ;
  input [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ;
  input [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ;
  input [9:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 ;
  input [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;
  input [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ;
  input [9:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 ;
  input sig_sf2dre_use_autodest;

  wire [9:0]D;
  wire [0:0]E;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ;
  wire [9:0]\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ;
  wire [9:0]\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ;
  wire [9:0]\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 ;
  wire [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ;
  wire [9:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 ;
  wire [9:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 ;
  wire [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ;
  wire [9:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 ;
  wire [9:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 ;
  wire [9:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 ;
  wire [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ;
  wire [9:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ;
  wire \GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1_n_0 ;
  wire \GEN_MUXFARM_32.sig_shift_case_reg[0]_i_2_n_0 ;
  wire \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1_n_0 ;
  wire \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_2_n_0 ;
  wire \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ;
  wire \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [36:0]din;
  wire dm2linebuf_mm2s_tvalid;
  wire empty;
  wire fifo_wren;
  wire lsig_cmd_loaded;
  wire m_axi_mm2s_aclk;
  wire p_0_in14_in;
  wire sig_advance_pipe_data16_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [8:8]\sig_delay_mux_bus[0]_10 ;
  wire [9:0]\sig_delay_mux_bus[0]_11 ;
  wire [8:8]\sig_delay_mux_bus[1]_0 ;
  wire [9:0]\sig_delay_mux_bus[1]_6 ;
  wire sig_dre_tvalid_i_i_1_n_0;
  wire sig_dre_tvalid_i_i_3_n_0;
  wire sig_dre_tvalid_i_i_4_n_0;
  wire sig_dre_tvalid_i_i_5_n_0;
  wire sig_enable_input_rdy;
  wire [7:0]\sig_final_mux_bus[0]_7 ;
  wire [8:8]\sig_final_mux_bus[0]_8 ;
  wire [8:8]\sig_final_mux_bus[1]_2 ;
  wire [7:0]\sig_final_mux_bus[1]_9 ;
  wire [7:0]\sig_final_mux_bus[2]_4 ;
  wire [8:8]\sig_final_mux_bus[2]_5 ;
  wire [7:0]\sig_final_mux_bus[3]_3 ;
  wire sig_final_mux_has_tlast;
  wire sig_flush_db1;
  wire sig_flush_db108_out;
  wire sig_flush_db1_i_1_n_0;
  wire sig_flush_db2;
  wire sig_flush_db2_i_1_n_0;
  wire sig_flush_db2_reg_0;
  wire sig_input_accept21_out;
  wire [8:8]\sig_pass_mux_bus[3]_1 ;
  wire sig_sf2dre_new_align;
  wire sig_sf2dre_use_autodest;
  wire [1:0]sig_shift_case_reg;
  wire sig_tlast_out_i_1_n_0;

  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_1 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [0]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [0]),
        .O(\sig_delay_mux_bus[0]_11 [0]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_1 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [1]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [1]),
        .O(\sig_delay_mux_bus[0]_11 [1]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_1 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [2]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [2]),
        .O(\sig_delay_mux_bus[0]_11 [2]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_1 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [3]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [3]),
        .O(\sig_delay_mux_bus[0]_11 [3]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_1 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [4]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [4]),
        .O(\sig_delay_mux_bus[0]_11 [4]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_1 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [5]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [5]),
        .O(\sig_delay_mux_bus[0]_11 [5]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_1 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [6]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [6]),
        .O(\sig_delay_mux_bus[0]_11 [6]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_1 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [7]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [7]),
        .O(\sig_delay_mux_bus[0]_11 [7]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_1 
       (.I0(p_0_in14_in),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [8]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [8]),
        .O(\sig_delay_mux_bus[0]_10 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1 
       (.I0(\sig_delay_mux_bus[0]_10 ),
        .I1(sig_advance_pipe_data16_out),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_2 
       (.I0(sig_advance_pipe_data16_out),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [8]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [8]),
        .I5(p_0_in14_in),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_3 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [9]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [9]),
        .O(\sig_delay_mux_bus[0]_11 [9]));
  LUT6 #(
    .INIT(64'h4440444044444440)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4 
       (.I0(sig_flush_db2_reg_0),
        .I1(sig_enable_input_rdy),
        .I2(sig_flush_db2),
        .I3(sig_flush_db1),
        .I4(lsig_cmd_loaded),
        .I5(empty),
        .O(sig_advance_pipe_data16_out));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_11 [0]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [0]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_11 [1]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [1]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_11 [2]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [2]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_11 [3]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [3]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_11 [4]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [4]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_11 [5]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [5]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_11 [6]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [6]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_11 [7]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [7]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_10 ),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [8]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_11 [9]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [9]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [0]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ),
        .O(\sig_delay_mux_bus[1]_6 [0]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [1]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ),
        .O(\sig_delay_mux_bus[1]_6 [1]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [2]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ),
        .O(\sig_delay_mux_bus[1]_6 [2]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [3]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ),
        .O(\sig_delay_mux_bus[1]_6 [3]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [4]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ),
        .O(\sig_delay_mux_bus[1]_6 [4]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [5]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ),
        .O(\sig_delay_mux_bus[1]_6 [5]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [6]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ),
        .O(\sig_delay_mux_bus[1]_6 [6]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [7]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ),
        .O(\sig_delay_mux_bus[1]_6 [7]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_1 
       (.I0(p_0_in14_in),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [8]),
        .O(\sig_delay_mux_bus[1]_0 ));
  LUT5 #(
    .INIT(32'h4700FFFF)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [8]),
        .I1(sig_shift_case_reg[0]),
        .I2(p_0_in14_in),
        .I3(sig_advance_pipe_data16_out),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2 
       (.I0(sig_advance_pipe_data16_out),
        .I1(p_0_in14_in),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [8]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_3 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [9]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ),
        .I2(sig_shift_case_reg[0]),
        .O(\sig_delay_mux_bus[1]_6 [9]));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_6 [0]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [0]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_6 [1]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [1]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_6 [2]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [2]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_6 [3]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [3]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_6 [4]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [4]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_6 [5]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [5]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_6 [6]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [6]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_6 [7]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [7]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_0 ),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [8]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_6 [9]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [9]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1 
       (.I0(p_0_in14_in),
        .I1(sig_advance_pipe_data16_out),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_2 
       (.I0(p_0_in14_in),
        .I1(sig_advance_pipe_data16_out),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [0]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [1]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [2]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [3]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [4]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [5]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [6]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [7]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(p_0_in14_in),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [8]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [9]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [0]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [0]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [1]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [1]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [2]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [2]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [3]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [3]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [4]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [4]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [5]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [5]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [6]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [6]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [7]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [7]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [8]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [8]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [9]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [9]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [0]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [0]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [1]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [1]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [2]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [2]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [3]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [3]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [4]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [4]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [5]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [5]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [6]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [6]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [7]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [7]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [8]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [8]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [9]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [9]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[0]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [0]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[1]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [1]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[2]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [2]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[3]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [3]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[4]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [4]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[5]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [5]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[6]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [6]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[7]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [7]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[8]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [8]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[9]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [9]),
        .R(SR));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [0]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [1]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [2]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [3]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [4]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [5]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [6]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [7]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [8]),
        .Q(p_0_in14_in),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [9]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1 
       (.I0(\GEN_MUXFARM_32.sig_shift_case_reg[0]_i_2_n_0 ),
        .I1(sig_sf2dre_new_align),
        .I2(sig_input_accept21_out),
        .I3(sig_shift_case_reg[0]),
        .O(\GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9A9A999AAAAAAAAA)) 
    \GEN_MUXFARM_32.sig_shift_case_reg[0]_i_2 
       (.I0(Q[0]),
        .I1(din[35]),
        .I2(din[34]),
        .I3(din[32]),
        .I4(din[33]),
        .I5(sig_sf2dre_use_autodest),
        .O(\GEN_MUXFARM_32.sig_shift_case_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1 
       (.I0(\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_3_n_0 ),
        .I3(sig_sf2dre_new_align),
        .I4(sig_input_accept21_out),
        .I5(sig_shift_case_reg[1]),
        .O(\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h999AAAAA)) 
    \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_2 
       (.I0(Q[1]),
        .I1(din[35]),
        .I2(din[34]),
        .I3(din[33]),
        .I4(sig_sf2dre_use_autodest),
        .O(\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAA5AAA6AAAAAAAA)) 
    \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_3 
       (.I0(Q[1]),
        .I1(din[33]),
        .I2(din[34]),
        .I3(din[35]),
        .I4(din[32]),
        .I5(sig_sf2dre_use_autodest),
        .O(\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_3_n_0 ));
  FDRE \GEN_MUXFARM_32.sig_shift_case_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1_n_0 ),
        .Q(sig_shift_case_reg[0]),
        .R(SS));
  FDRE \GEN_MUXFARM_32.sig_shift_case_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1_n_0 ),
        .Q(sig_shift_case_reg[1]),
        .R(SS));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][0]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [0]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [0]),
        .O(\sig_final_mux_bus[0]_7 [0]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][1]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [1]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [1]),
        .O(\sig_final_mux_bus[0]_7 [1]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][2]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [2]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [2]),
        .O(\sig_final_mux_bus[0]_7 [2]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][3]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [3]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [3]),
        .O(\sig_final_mux_bus[0]_7 [3]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][4]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [4]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [4]),
        .O(\sig_final_mux_bus[0]_7 [4]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][5]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [5]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [5]),
        .O(\sig_final_mux_bus[0]_7 [5]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][6]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [6]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [6]),
        .O(\sig_final_mux_bus[0]_7 [6]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [7]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [7]),
        .O(\sig_final_mux_bus[0]_7 [7]));
  LUT6 #(
    .INIT(64'h01FD0000FFFFFFFF)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [8]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [8]),
        .I4(fifo_wren),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h888A8880)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_2 
       (.I0(sig_advance_pipe_data16_out),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [8]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [8]),
        .O(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [8]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [8]),
        .O(\sig_final_mux_bus[0]_8 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_7 [0]),
        .Q(din[0]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_7 [1]),
        .Q(din[1]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_7 [2]),
        .Q(din[2]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_7 [3]),
        .Q(din[3]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_7 [4]),
        .Q(din[4]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_7 [5]),
        .Q(din[5]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_7 [6]),
        .Q(din[6]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_7 [7]),
        .Q(din[7]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_8 ),
        .Q(din[32]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][0]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [0]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [0]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [0]),
        .O(\sig_final_mux_bus[1]_9 [0]));
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][1]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [1]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [1]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [1]),
        .O(\sig_final_mux_bus[1]_9 [1]));
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][2]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [2]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [2]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [2]),
        .O(\sig_final_mux_bus[1]_9 [2]));
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][3]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [3]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [3]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [3]),
        .O(\sig_final_mux_bus[1]_9 [3]));
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][4]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [4]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [4]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [4]),
        .O(\sig_final_mux_bus[1]_9 [4]));
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][5]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [5]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [5]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [5]),
        .O(\sig_final_mux_bus[1]_9 [5]));
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][6]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [6]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [6]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [6]),
        .O(\sig_final_mux_bus[1]_9 [6]));
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [7]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [7]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [7]),
        .O(\sig_final_mux_bus[1]_9 [7]));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1 
       (.I0(\sig_final_mux_bus[1]_2 ),
        .I1(fifo_wren),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88AAAAA0880000A0)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2 
       (.I0(sig_advance_pipe_data16_out),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [8]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [8]),
        .I3(sig_shift_case_reg[0]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [8]),
        .O(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hEBE82B28)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_3 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [8]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [8]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [8]),
        .O(\sig_final_mux_bus[1]_2 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_9 [0]),
        .Q(din[8]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_9 [1]),
        .Q(din[9]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_9 [2]),
        .Q(din[10]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_9 [3]),
        .Q(din[11]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_9 [4]),
        .Q(din[12]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_9 [5]),
        .Q(din[13]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_9 [6]),
        .Q(din[14]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_9 [7]),
        .Q(din[15]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_2 ),
        .Q(din[33]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [0]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [0]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [0]),
        .I3(sig_shift_case_reg[0]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [0]),
        .O(\sig_final_mux_bus[2]_4 [0]));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [1]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [1]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [1]),
        .O(\sig_final_mux_bus[2]_4 [1]));
  LUT6 #(
    .INIT(64'hFAFAFC0C0A0AFC0C)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [2]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [2]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [2]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [2]),
        .O(\sig_final_mux_bus[2]_4 [2]));
  LUT6 #(
    .INIT(64'hFAFAFC0C0A0AFC0C)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [3]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [3]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [3]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [3]),
        .O(\sig_final_mux_bus[2]_4 [3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [4]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [4]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [4]),
        .I3(sig_shift_case_reg[0]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [4]),
        .O(\sig_final_mux_bus[2]_4 [4]));
  LUT6 #(
    .INIT(64'hFAFAFC0C0A0AFC0C)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [5]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [5]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [5]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [5]),
        .O(\sig_final_mux_bus[2]_4 [5]));
  LUT6 #(
    .INIT(64'hFAFAFC0C0A0AFC0C)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [6]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [6]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [6]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [6]),
        .O(\sig_final_mux_bus[2]_4 [6]));
  LUT6 #(
    .INIT(64'hFAFAFC0C0A0AFC0C)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [7]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [7]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [7]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [7]),
        .O(\sig_final_mux_bus[2]_4 [7]));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1 
       (.I0(\sig_final_mux_bus[2]_5 ),
        .I1(fifo_wren),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_2 
       (.I0(sig_advance_pipe_data16_out),
        .I1(\sig_final_mux_bus[2]_5 ),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_3 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [8]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [8]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [8]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [8]),
        .O(\sig_final_mux_bus[2]_5 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ),
        .D(\sig_final_mux_bus[2]_4 [0]),
        .Q(din[16]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ),
        .D(\sig_final_mux_bus[2]_4 [1]),
        .Q(din[17]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ),
        .D(\sig_final_mux_bus[2]_4 [2]),
        .Q(din[18]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ),
        .D(\sig_final_mux_bus[2]_4 [3]),
        .Q(din[19]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ),
        .D(\sig_final_mux_bus[2]_4 [4]),
        .Q(din[20]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ),
        .D(\sig_final_mux_bus[2]_4 [5]),
        .Q(din[21]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ),
        .D(\sig_final_mux_bus[2]_4 [6]),
        .Q(din[22]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ),
        .D(\sig_final_mux_bus[2]_4 [7]),
        .Q(din[23]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ),
        .D(\sig_final_mux_bus[2]_5 ),
        .Q(din[34]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [0]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ),
        .I3(sig_shift_case_reg[0]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [0]),
        .O(\sig_final_mux_bus[3]_3 [0]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [1]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [1]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ),
        .I3(sig_shift_case_reg[0]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [1]),
        .O(\sig_final_mux_bus[3]_3 [1]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [2]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [2]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ),
        .I3(sig_shift_case_reg[0]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [2]),
        .O(\sig_final_mux_bus[3]_3 [2]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [3]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [3]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ),
        .I3(sig_shift_case_reg[0]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [3]),
        .O(\sig_final_mux_bus[3]_3 [3]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [4]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [4]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ),
        .I3(sig_shift_case_reg[0]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [4]),
        .O(\sig_final_mux_bus[3]_3 [4]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [5]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [5]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ),
        .I3(sig_shift_case_reg[0]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [5]),
        .O(\sig_final_mux_bus[3]_3 [5]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [6]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [6]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ),
        .I3(sig_shift_case_reg[0]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [6]),
        .O(\sig_final_mux_bus[3]_3 [6]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [7]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [7]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ),
        .I3(sig_shift_case_reg[0]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [7]),
        .O(\sig_final_mux_bus[3]_3 [7]));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1 
       (.I0(\sig_pass_mux_bus[3]_1 ),
        .I1(fifo_wren),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2 
       (.I0(sig_advance_pipe_data16_out),
        .I1(\sig_pass_mux_bus[3]_1 ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_3 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [8]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [8]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [8]),
        .I4(sig_shift_case_reg[0]),
        .I5(p_0_in14_in),
        .O(\sig_pass_mux_bus[3]_1 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ),
        .D(\sig_final_mux_bus[3]_3 [0]),
        .Q(din[24]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ),
        .D(\sig_final_mux_bus[3]_3 [1]),
        .Q(din[25]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ),
        .D(\sig_final_mux_bus[3]_3 [2]),
        .Q(din[26]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ),
        .D(\sig_final_mux_bus[3]_3 [3]),
        .Q(din[27]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ),
        .D(\sig_final_mux_bus[3]_3 [4]),
        .Q(din[28]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ),
        .D(\sig_final_mux_bus[3]_3 [5]),
        .Q(din[29]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ),
        .D(\sig_final_mux_bus[3]_3 [6]),
        .Q(din[30]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ),
        .D(\sig_final_mux_bus[3]_3 [7]),
        .Q(din[31]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ),
        .D(\sig_pass_mux_bus[3]_1 ),
        .Q(din[35]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFC00FC000000AA00)) 
    sig_dre_tvalid_i_i_1
       (.I0(dm2linebuf_mm2s_tvalid),
        .I1(\sig_pass_mux_bus[3]_1 ),
        .I2(sig_final_mux_has_tlast),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I4(fifo_wren),
        .I5(sig_advance_pipe_data16_out),
        .O(sig_dre_tvalid_i_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    sig_dre_tvalid_i_i_2
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_15 [9]),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [9]),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [9]),
        .I3(sig_dre_tvalid_i_i_3_n_0),
        .I4(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [9]),
        .I5(sig_dre_tvalid_i_i_4_n_0),
        .O(sig_final_mux_has_tlast));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'hB)) 
    sig_dre_tvalid_i_i_3
       (.I0(sig_shift_case_reg[1]),
        .I1(sig_shift_case_reg[0]),
        .O(sig_dre_tvalid_i_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00DC00)) 
    sig_dre_tvalid_i_i_4
       (.I0(sig_shift_case_reg[0]),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [9]),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [9]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [9]),
        .I5(sig_dre_tvalid_i_i_5_n_0),
        .O(sig_dre_tvalid_i_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hAAAAFFFE)) 
    sig_dre_tvalid_i_i_5
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_14 [9]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_13 [9]),
        .I4(sig_shift_case_reg[1]),
        .O(sig_dre_tvalid_i_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre_tvalid_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_dre_tvalid_i_i_1_n_0),
        .Q(dm2linebuf_mm2s_tvalid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_enable_input_rdy_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(sig_enable_input_rdy),
        .R(SS));
  LUT6 #(
    .INIT(64'hE200E2000000E200)) 
    sig_flush_db1_i_1
       (.I0(sig_flush_db1),
        .I1(sig_input_accept21_out),
        .I2(sig_flush_db108_out),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I4(sig_flush_db2),
        .I5(sig_flush_db2_reg_0),
        .O(sig_flush_db1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_flush_db1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_flush_db1_i_1_n_0),
        .Q(sig_flush_db1),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC008)) 
    sig_flush_db2_i_1
       (.I0(sig_flush_db1),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(sig_flush_db2),
        .I3(sig_flush_db2_reg_0),
        .O(sig_flush_db2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_flush_db2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_flush_db2_i_1_n_0),
        .Q(sig_flush_db2),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    sig_tlast_out_i_1
       (.I0(din[36]),
        .I1(sig_final_mux_has_tlast),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(fifo_wren),
        .I4(sig_advance_pipe_data16_out),
        .O(sig_tlast_out_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_tlast_out_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_tlast_out_i_1_n_0),
        .Q(din[36]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_16 
       (.I0(sig_flush_db2_reg_0),
        .I1(lsig_cmd_loaded),
        .I2(empty),
        .I3(sig_enable_input_rdy),
        .I4(sig_flush_db2),
        .I5(sig_flush_db1),
        .O(sig_input_accept21_out));
endmodule

(* ORIG_REF_NAME = "axi_datamover_mm2s_full_wrap" *) 
module axi_vdma_0_axi_datamover_mm2s_full_wrap
   (sig_rst2all_stop_request,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    dm2linebuf_mm2s_tvalid,
    din,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ,
    sig_halt_cmplt_reg,
    mm2s_halt_cmplt,
    Q,
    m_axi_mm2s_rready,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_aclk,
    m_axi_mm2s_rdata,
    out,
    sig_s_h_halt_reg_reg,
    cmnd_wr,
    mm2s_halt,
    datamover_idle_reg,
    datamover_idle,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    s_axis_mm2s_cmd_tvalid,
    m_axis_mm2s_sts_tready,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rresp,
    fifo_wren,
    m_axi_mm2s_arready,
    in);
  output sig_rst2all_stop_request;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output dm2linebuf_mm2s_tvalid;
  output [36:0]din;
  output [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  output sig_halt_cmplt_reg;
  output mm2s_halt_cmplt;
  output [0:0]Q;
  output m_axi_mm2s_rready;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  output [31:0]m_axi_mm2s_araddr;
  output [2:0]m_axi_mm2s_arlen;
  output [1:0]m_axi_mm2s_arsize;
  input m_axi_mm2s_aclk;
  input [63:0]m_axi_mm2s_rdata;
  input out;
  input sig_s_h_halt_reg_reg;
  input cmnd_wr;
  input mm2s_halt;
  input [0:0]datamover_idle_reg;
  input datamover_idle;
  input \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  input s_axis_mm2s_cmd_tvalid;
  input m_axis_mm2s_sts_tready;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input m_axi_mm2s_rvalid;
  input m_axi_mm2s_rlast;
  input [1:0]m_axi_mm2s_rresp;
  input fifo_wren;
  input m_axi_mm2s_arready;
  input [48:0]in;

  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_1 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_19 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_2 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_30 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_41 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_8 ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]0 ;
  wire \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]0 ;
  wire \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]0 ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]0 ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire I_ADDR_CNTL_n_0;
  wire I_ADDR_CNTL_n_2;
  wire I_ADDR_CNTL_n_7;
  wire I_ADDR_CNTL_n_8;
  wire \I_CMD_FIFO/sig_rd_empty ;
  wire I_CMD_STATUS_n_1;
  wire I_CMD_STATUS_n_4;
  wire I_CMD_STATUS_n_5;
  wire I_CMD_STATUS_n_6;
  wire I_CMD_STATUS_n_9;
  wire I_MSTR_PCC_n_0;
  wire I_MSTR_PCC_n_63;
  wire I_RD_DATA_CNTL_n_0;
  wire I_RD_DATA_CNTL_n_11;
  wire I_RD_DATA_CNTL_n_3;
  wire [0:0]Q;
  wire cmnd_wr;
  wire datamover_idle;
  wire [0:0]datamover_idle_reg;
  wire [36:0]din;
  wire dm2linebuf_mm2s_tvalid;
  wire fifo_wren;
  wire [48:0]in;
  wire lsig_cmd_loaded;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [2:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [1:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [63:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axis_mm2s_sts_tready;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire out;
  wire s_axis_mm2s_cmd_tvalid;
  wire sig_addr2data_addr_posted;
  wire [2:0]sig_addr_posted_cntr;
  wire [5:3]sig_byte_change_minus1_im2;
  wire sig_calc_error_pushed;
  wire [63:0]sig_cmd2mstr_command;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_valid;
  wire sig_data2sf_cmd_cmplt;
  wire sig_data_fifo_full;
  wire sig_flush_db1;
  wire sig_flush_db108_out;
  wire sig_good_sin_strm_dbeat;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg_dly3;
  wire sig_input_accept21_out;
  wire sig_input_reg_empty;
  wire [31:3]sig_mstr2addr_addr;
  wire [0:0]sig_mstr2addr_burst;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_cmplt;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_eof;
  wire [7:0]sig_mstr2data_last_strb;
  wire sig_mstr2data_sequential;
  wire sig_mstr2sf_cmd_valid;
  wire sig_mstr2sf_drr;
  wire sig_next_calc_error_reg;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rdc2dre_flush;
  wire sig_rdc2sf_wlast;
  wire [7:0]sig_rdc2sf_wstrb;
  wire sig_rsc2data_ready;
  wire [6:4]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg;
  wire sig_sf2dre_new_align;
  wire [1:0]sig_sf2dre_src_align;
  wire sig_sf2dre_use_autodest;
  wire [3:0]sig_sf2dre_wstrb;
  wire [31:0]sig_sf2sout_tdata;
  wire sig_sf_allow_addr_req;
  wire sig_sm_halt_reg;
  wire sig_stream_rst;
  wire [3:0]sig_tlast_enables;
  wire [2:0]sig_xfer_addr_reg;
  wire [7:0]sig_xfer_strt_strb2use_im3;

  axi_vdma_0_axi_datamover_mm2s_dre \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64 
       (.D({sig_tlast_enables[2],sig_sf2dre_wstrb[2],sig_sf2sout_tdata[23:16]}),
        .E(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]0 ),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_19 ),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 (\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]0 ),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 ({sig_tlast_enables[0],sig_sf2dre_wstrb[0],sig_sf2sout_tdata[7:0]}),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_30 ),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 (\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]0 ),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 ({sig_tlast_enables[1],sig_sf2dre_wstrb[1],sig_sf2sout_tdata[15:8]}),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_8 ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]0 ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 ({sig_tlast_enables[3],sig_sf2dre_wstrb[3],sig_sf2sout_tdata[31:24]}),
        .Q(sig_sf2dre_src_align),
        .SR(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_41 ),
        .SS(sig_stream_rst),
        .din(din),
        .dm2linebuf_mm2s_tvalid(dm2linebuf_mm2s_tvalid),
        .empty(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_1 ),
        .fifo_wren(fifo_wren),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db108_out(sig_flush_db108_out),
        .sig_flush_db2_reg_0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .sig_input_accept21_out(sig_input_accept21_out),
        .sig_sf2dre_new_align(sig_sf2dre_new_align),
        .sig_sf2dre_use_autodest(sig_sf2dre_use_autodest));
  axi_vdma_0_axi_datamover_rd_sf \GEN_INCLUDE_MM2S_SF.I_RD_SF 
       (.D({sig_tlast_enables[2],sig_sf2dre_wstrb[2],sig_sf2sout_tdata[23:16]}),
        .E(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]0 ),
        .FIFO_Full_reg(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_2 ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .Q(sig_sf2dre_src_align),
        .SR(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_41 ),
        .SS(sig_stream_rst),
        .din({sig_rdc2dre_flush,sig_data2sf_cmd_cmplt,sig_rdc2sf_wlast,sig_rdc2sf_wstrb,m_axi_mm2s_rdata}),
        .empty(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_1 ),
        .full(sig_data_fifo_full),
        .\gen_fwft.empty_fwft_i_reg (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_8 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0 ({sig_tlast_enables[0],sig_sf2dre_wstrb[0],sig_sf2sout_tdata[7:0]}),
        .\gen_wr_a.gen_word_narrow.mem_reg_0_0 ({sig_tlast_enables[1],sig_sf2dre_wstrb[1],sig_sf2sout_tdata[15:8]}),
        .\gen_wr_a.gen_word_narrow.mem_reg_0_1 (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]0 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0_2 (\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]0 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0_3 (\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]0 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_1 ({sig_tlast_enables[3],sig_sf2dre_wstrb[3],sig_sf2sout_tdata[31:24]}),
        .in({sig_xfer_addr_reg[2],sig_mstr2sf_drr,sig_xfer_addr_reg[1:0]}),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(I_ADDR_CNTL_n_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_19 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_30 ),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db108_out(sig_flush_db108_out),
        .sig_inhibit_rdy_n(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_4),
        .sig_input_accept21_out(sig_input_accept21_out),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_sf2dre_new_align(sig_sf2dre_new_align),
        .sig_sf2dre_use_autodest(sig_sf2dre_use_autodest),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .\sig_token_cntr_reg[1]_0 (I_RD_DATA_CNTL_n_3),
        .sig_wr_fifo(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo ),
        .wr_en(sig_good_sin_strm_dbeat));
  axi_vdma_0_axi_datamover_addr_cntl I_ADDR_CNTL
       (.FIFO_Full_reg(I_ADDR_CNTL_n_2),
        .FIFO_Full_reg_0(I_ADDR_CNTL_n_7),
        .SS(sig_stream_rst),
        .in({I_MSTR_PCC_n_0,sig_mstr2addr_burst,sig_byte_change_minus1_im2,sig_mstr2addr_addr,sig_xfer_addr_reg}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .out(I_ADDR_CNTL_n_0),
        .sig_calc_error_reg_reg_0(I_ADDR_CNTL_n_8),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_6),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_reg_0(sig_addr2data_addr_posted),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req));
  axi_vdma_0_axi_datamover_cmd_status I_CMD_STATUS
       (.FIFO_Full_reg(I_CMD_STATUS_n_1),
        .FIFO_Full_reg_0(I_MSTR_PCC_n_63),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg (\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (Q),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_2 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .Q(\I_CMD_FIFO/sig_rd_empty ),
        .SS(sig_stream_rst),
        .cmnd_wr(cmnd_wr),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .mm2s_halt(mm2s_halt),
        .out({sig_cmd2mstr_command[63:30],sig_cmd2mstr_command[23],sig_cmd2mstr_command[15:0]}),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_inhibit_rdy_n(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_reg(I_CMD_STATUS_n_9),
        .sig_init_done(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_1(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_reg(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg ),
        .sig_init_reg2_reg(I_CMD_STATUS_n_4),
        .sig_init_reg2_reg_0(I_CMD_STATUS_n_5),
        .sig_init_reg2_reg_1(I_CMD_STATUS_n_6),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .slverr_i_reg(sig_rsc2stat_status));
  axi_vdma_0_axi_datamover_pcc I_MSTR_PCC
       (.Q(\I_CMD_FIFO/sig_rd_empty ),
        .in({I_MSTR_PCC_n_0,sig_mstr2addr_burst,sig_byte_change_minus1_im2,sig_mstr2addr_addr,sig_xfer_addr_reg}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out({sig_cmd2mstr_command[63:30],sig_cmd2mstr_command[23],sig_cmd2mstr_command[15:0]}),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_pushed_reg_0(I_MSTR_PCC_n_63),
        .sig_calc_error_reg_reg_0({sig_mstr2data_cmd_cmplt,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_xfer_strt_strb2use_im3}),
        .sig_cmd2addr_valid_reg_0(I_ADDR_CNTL_n_2),
        .sig_cmd2data_valid_reg_0(I_RD_DATA_CNTL_n_0),
        .sig_cmd2dre_valid_reg_0(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_2 ),
        .sig_first_xfer_im0_reg_0(sig_mstr2sf_drr),
        .sig_inhibit_rdy_n(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_1(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_ld_xfer_reg_tmp_reg_0(I_ADDR_CNTL_n_7),
        .sig_ld_xfer_reg_tmp_reg_1(I_RD_DATA_CNTL_n_11),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2data_sequential(sig_mstr2data_sequential),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_wr_fifo(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo ));
  axi_vdma_0_axi_datamover_rddata_cntl I_RD_DATA_CNTL
       (.FIFO_Full_reg(I_RD_DATA_CNTL_n_0),
        .FIFO_Full_reg_0(I_RD_DATA_CNTL_n_11),
        .SS(sig_stream_rst),
        .din({sig_rdc2dre_flush,sig_data2sf_cmd_cmplt,sig_rdc2sf_wlast,sig_rdc2sf_wstrb}),
        .full(sig_data_fifo_full),
        .in({I_MSTR_PCC_n_0,sig_mstr2data_cmd_cmplt,sig_mstr2data_sequential,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_xfer_strt_strb2use_im3,sig_byte_change_minus1_im2}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .\sig_addr_posted_cntr_reg[2]_0 (sig_addr2data_addr_posted),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_dqual_reg_empty_reg_0(I_CMD_STATUS_n_1),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_5),
        .sig_last_mmap_dbeat_reg_reg_0(I_RD_DATA_CNTL_n_3),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_rd_sts_slverr_reg_reg({sig_rsc2stat_status[6],sig_rsc2stat_status[4]}),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .wr_en(sig_good_sin_strm_dbeat));
  axi_vdma_0_axi_datamover_rd_status_cntl I_RD_STATUS_CNTLR
       (.m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_rd_sts_slverr_reg_reg_0(sig_rsc2stat_status),
        .sig_rd_sts_slverr_reg_reg_1(I_CMD_STATUS_n_9),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  axi_vdma_0_axi_datamover_reset_32 I_RESET
       (.SS(sig_stream_rst),
        .datamover_idle(datamover_idle),
        .datamover_idle_reg(datamover_idle_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_halt_cmplt_reg_0(sig_halt_cmplt_reg),
        .sig_halt_cmplt_reg_1(I_ADDR_CNTL_n_8),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_s_h_halt_reg_reg_0(sig_s_h_halt_reg_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_mssai_skid_buf" *) 
module axi_vdma_0_axi_datamover_mssai_skid_buf
   (out,
    sig_s_ready_out_reg_0,
    sig_m_valid_out_reg_0,
    sig_s_ready_dup3_reg_0,
    rd_en,
    \sig_strb_skid_reg_reg[1]_0 ,
    \sig_strb_skid_reg_reg[2]_0 ,
    sig_cmd_full_reg,
    lsig_set_absorb2tlast,
    \INFERRED_GEN.cnt_i_reg[4] ,
    sig_cmd_empty_reg,
    \GEN_INDET_BTT.lsig_absorb2tlast_reg ,
    \sig_mssa_index_reg_out_reg[0]_0 ,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ,
    sig_btt_eq_0_reg,
    \sig_strb_reg_out_reg[1]_0 ,
    Q,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_m_valid_out_reg_1,
    \sig_strb_reg_out_reg[3]_0 ,
    \sig_strb_reg_out_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[4]_0 ,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    dout,
    E,
    empty,
    sig_cmd_full,
    sig_sm_ld_dre_cmd,
    \sig_btt_cntr_reg[15] ,
    sig_scatter2drc_cmd_ready,
    sig_ld_cmd,
    sig_s_ready_dup_reg_0,
    sig_init_reg,
    lsig_absorb2tlast,
    \sig_btt_cntr_reg[15]_0 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_need_cmd_flush,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    lsig_cmd_fetch_pause,
    sig_btt_eq_0_reg_0,
    sig_btt_eq_0_reg_1,
    sig_btt_eq_0_reg_2,
    sig_btt_eq_0_reg_3,
    sig_btt_eq_0,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ,
    sig_eop_halt_xfer,
    \sig_mssa_index_reg_out_reg[1]_0 );
  output out;
  output sig_s_ready_out_reg_0;
  output sig_m_valid_out_reg_0;
  output sig_s_ready_dup3_reg_0;
  output rd_en;
  output \sig_strb_skid_reg_reg[1]_0 ;
  output \sig_strb_skid_reg_reg[2]_0 ;
  output sig_cmd_full_reg;
  output lsig_set_absorb2tlast;
  output \INFERRED_GEN.cnt_i_reg[4] ;
  output sig_cmd_empty_reg;
  output \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  output \sig_mssa_index_reg_out_reg[0]_0 ;
  output \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  output sig_btt_eq_0_reg;
  output [8:0]\sig_strb_reg_out_reg[1]_0 ;
  output [3:0]Q;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_m_valid_out_reg_1;
  output [8:0]\sig_strb_reg_out_reg[3]_0 ;
  output [8:0]\sig_strb_reg_out_reg[2]_0 ;
  output [8:0]\INFERRED_GEN.cnt_i_reg[4]_0 ;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input [36:0]dout;
  input [0:0]E;
  input empty;
  input sig_cmd_full;
  input sig_sm_ld_dre_cmd;
  input \sig_btt_cntr_reg[15] ;
  input sig_scatter2drc_cmd_ready;
  input sig_ld_cmd;
  input sig_s_ready_dup_reg_0;
  input sig_init_reg;
  input lsig_absorb2tlast;
  input \sig_btt_cntr_reg[15]_0 ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_need_cmd_flush;
  input [0:0]\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  input lsig_cmd_fetch_pause;
  input sig_btt_eq_0_reg_0;
  input sig_btt_eq_0_reg_1;
  input sig_btt_eq_0_reg_2;
  input sig_btt_eq_0_reg_3;
  input sig_btt_eq_0;
  input [7:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  input [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;
  input sig_eop_halt_xfer;
  input [1:0]\sig_mssa_index_reg_out_reg[1]_0 ;

  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_2_n_0 ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  wire \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  wire [7:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire [8:0]\INFERRED_GEN.cnt_i_reg[4]_0 ;
  wire [3:0]Q;
  wire [36:0]dout;
  wire empty;
  wire lsig_absorb2tlast;
  wire lsig_cmd_fetch_pause;
  wire lsig_set_absorb2tlast;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire \sig_btt_cntr_reg[15] ;
  wire \sig_btt_cntr_reg[15]_0 ;
  wire sig_btt_eq_0;
  wire sig_btt_eq_0_reg;
  wire sig_btt_eq_0_reg_0;
  wire sig_btt_eq_0_reg_1;
  wire sig_btt_eq_0_reg_2;
  wire sig_btt_eq_0_reg_3;
  wire sig_cmd_empty_reg;
  wire sig_cmd_full;
  wire sig_cmd_full_i_2_n_0;
  wire sig_cmd_full_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire sig_eop_halt_xfer;
  wire sig_init_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_ld_cmd;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_1;
  wire [1:0]sig_mssa_index;
  wire \sig_mssa_index_reg_out_reg[0]_0 ;
  wire [1:0]\sig_mssa_index_reg_out_reg[1]_0 ;
  wire sig_need_cmd_flush;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup2;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup3;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup4;
  wire sig_s_ready_dup_i_1__1_n_0;
  wire sig_s_ready_dup_reg_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_scatter2drc_cmd_ready;
  wire [3:3]sig_scatter2dre_tstrb;
  wire sig_sm_ld_dre_cmd;
  wire [8:0]\sig_strb_reg_out_reg[1]_0 ;
  wire [8:0]\sig_strb_reg_out_reg[2]_0 ;
  wire [8:0]\sig_strb_reg_out_reg[3]_0 ;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;
  wire \sig_strb_skid_reg_reg[1]_0 ;
  wire \sig_strb_skid_reg_reg[2]_0 ;
  wire sig_stream_rst;
  wire sig_strm_tlast;

  assign out = sig_m_valid_dup;
  assign sig_m_valid_out_reg_0 = sig_m_valid_out;
  assign sig_s_ready_dup3_reg_0 = sig_s_ready_dup3;
  assign sig_s_ready_out_reg_0 = sig_s_ready_out;
  LUT6 #(
    .INIT(64'hAAAA002000000000)) 
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_2_n_0 ),
        .I1(sig_need_cmd_flush),
        .I2(sig_sm_ld_dre_cmd),
        .I3(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ),
        .I4(lsig_cmd_fetch_pause),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_2 
       (.I0(\INFERRED_GEN.cnt_i_reg[4] ),
        .I1(\sig_btt_cntr_reg[15] ),
        .O(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h08C8C8C8)) 
    \GEN_INDET_BTT.lsig_absorb2tlast_i_1 
       (.I0(lsig_set_absorb2tlast),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(lsig_absorb2tlast),
        .I3(sig_strm_tlast),
        .I4(sig_m_valid_out),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  LUT6 #(
    .INIT(64'h0000000000070707)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_3__0 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [0]),
        .I1(Q[1]),
        .I2(sig_scatter2dre_tstrb),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [1]),
        .I4(Q[2]),
        .I5(\INFERRED_GEN.cnt_i_reg[4] ),
        .O(\sig_strb_reg_out_reg[1]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h0015)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_3__0 
       (.I0(sig_scatter2dre_tstrb),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [1]),
        .I2(Q[2]),
        .I3(\INFERRED_GEN.cnt_i_reg[4] ),
        .O(\sig_strb_reg_out_reg[2]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_4__0 
       (.I0(Q[3]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [2]),
        .O(sig_scatter2dre_tstrb));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_3__0 
       (.I0(Q[3]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [2]),
        .I2(\INFERRED_GEN.cnt_i_reg[4] ),
        .O(\sig_strb_reg_out_reg[3]_0 [8]));
  LUT5 #(
    .INIT(32'hFCFFFEFF)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 
       (.I0(\sig_mssa_index_reg_out_reg[0]_0 ),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ),
        .I2(sig_eop_halt_xfer),
        .I3(sig_m_valid_out),
        .I4(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [7]),
        .O(\INFERRED_GEN.cnt_i_reg[4] ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_3__0 
       (.I0(\INFERRED_GEN.cnt_i_reg[4] ),
        .O(\INFERRED_GEN.cnt_i_reg[4]_0 [8]));
  LUT2 #(
    .INIT(4'h2)) 
    fg_builtin_fifo_inst_i_2__0
       (.I0(sig_s_ready_out),
        .I1(empty),
        .O(rd_en));
  LUT6 #(
    .INIT(64'h222222F2FFFFFFFF)) 
    \sig_btt_cntr[15]_i_1__0 
       (.I0(lsig_set_absorb2tlast),
        .I1(lsig_absorb2tlast),
        .I2(\sig_btt_cntr_reg[15] ),
        .I3(\sig_mssa_index_reg_out_reg[0]_0 ),
        .I4(\sig_btt_cntr_reg[15]_0 ),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_INDET_BTT.lsig_absorb2tlast_reg ));
  LUT6 #(
    .INIT(64'h00000000A2220000)) 
    \sig_btt_cntr[15]_i_4__0 
       (.I0(sig_m_valid_out),
        .I1(sig_strm_tlast),
        .I2(\sig_mssa_index_reg_out_reg[0]_0 ),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [5]),
        .I4(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [6]),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ),
        .O(lsig_set_absorb2tlast));
  LUT6 #(
    .INIT(64'h20F2FFFFFFFFFFFF)) 
    \sig_btt_cntr[15]_i_5__0 
       (.I0(sig_mssa_index[0]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [3]),
        .I2(sig_mssa_index[1]),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [4]),
        .I4(sig_m_valid_out),
        .I5(sig_strm_tlast),
        .O(\sig_mssa_index_reg_out_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAABAAAAAAABA)) 
    sig_btt_eq_0_i_1
       (.I0(\GEN_INDET_BTT.lsig_absorb2tlast_reg ),
        .I1(sig_btt_eq_0_reg_0),
        .I2(sig_btt_eq_0_reg_1),
        .I3(sig_btt_eq_0_reg_2),
        .I4(sig_btt_eq_0_reg_3),
        .I5(sig_btt_eq_0),
        .O(sig_btt_eq_0_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF22222F22)) 
    sig_cmd_empty_i_1
       (.I0(sig_scatter2drc_cmd_ready),
        .I1(sig_ld_cmd),
        .I2(lsig_set_absorb2tlast),
        .I3(\sig_btt_cntr_reg[15] ),
        .I4(\INFERRED_GEN.cnt_i_reg[4] ),
        .I5(sig_cmd_full_i_2_n_0),
        .O(sig_cmd_empty_reg));
  LUT6 #(
    .INIT(64'h00000000EEEEE0EE)) 
    sig_cmd_full_i_1
       (.I0(sig_cmd_full),
        .I1(sig_sm_ld_dre_cmd),
        .I2(lsig_set_absorb2tlast),
        .I3(\sig_btt_cntr_reg[15] ),
        .I4(\INFERRED_GEN.cnt_i_reg[4] ),
        .I5(sig_cmd_full_i_2_n_0),
        .O(sig_cmd_full_reg));
  LUT4 #(
    .INIT(16'h80FF)) 
    sig_cmd_full_i_2
       (.I0(sig_m_valid_out),
        .I1(sig_strm_tlast),
        .I2(lsig_absorb2tlast),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_cmd_full_i_2_n_0));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(sig_data_skid_reg[0]),
        .I1(dout[0]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(sig_data_skid_reg[10]),
        .I1(dout[10]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(sig_data_skid_reg[11]),
        .I1(dout[11]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(sig_data_skid_reg[12]),
        .I1(dout[12]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(sig_data_skid_reg[13]),
        .I1(dout[13]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(sig_data_skid_reg[14]),
        .I1(dout[14]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(sig_data_skid_reg[15]),
        .I1(dout[15]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(sig_data_skid_reg[16]),
        .I1(dout[16]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(sig_data_skid_reg[17]),
        .I1(dout[17]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(sig_data_skid_reg[18]),
        .I1(dout[18]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(sig_data_skid_reg[19]),
        .I1(dout[19]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(sig_data_skid_reg[1]),
        .I1(dout[1]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(sig_data_skid_reg[20]),
        .I1(dout[20]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(sig_data_skid_reg[21]),
        .I1(dout[21]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(sig_data_skid_reg[22]),
        .I1(dout[22]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(sig_data_skid_reg[23]),
        .I1(dout[23]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(sig_data_skid_reg[24]),
        .I1(dout[24]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(sig_data_skid_reg[25]),
        .I1(dout[25]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(sig_data_skid_reg[26]),
        .I1(dout[26]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(sig_data_skid_reg[27]),
        .I1(dout[27]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(sig_data_skid_reg[28]),
        .I1(dout[28]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(sig_data_skid_reg[29]),
        .I1(dout[29]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(sig_data_skid_reg[2]),
        .I1(dout[2]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(sig_data_skid_reg[30]),
        .I1(dout[30]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[31]_i_2 
       (.I0(sig_data_skid_reg[31]),
        .I1(dout[31]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'h80)) 
    \sig_data_reg_out[31]_i_4 
       (.I0(\sig_mssa_index_reg_out_reg[0]_0 ),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [5]),
        .I2(sig_m_valid_out),
        .O(sig_m_valid_out_reg_1));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(sig_data_skid_reg[3]),
        .I1(dout[3]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(sig_data_skid_reg[4]),
        .I1(dout[4]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(sig_data_skid_reg[5]),
        .I1(dout[5]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(sig_data_skid_reg[6]),
        .I1(dout[6]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(sig_data_skid_reg[7]),
        .I1(dout[7]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(sig_data_skid_reg[8]),
        .I1(dout[8]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(sig_data_skid_reg[9]),
        .I1(dout[9]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[0]),
        .Q(\sig_strb_reg_out_reg[1]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[10]),
        .Q(\sig_strb_reg_out_reg[2]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[11]),
        .Q(\sig_strb_reg_out_reg[2]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[12]),
        .Q(\sig_strb_reg_out_reg[2]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[13]),
        .Q(\sig_strb_reg_out_reg[2]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[14]),
        .Q(\sig_strb_reg_out_reg[2]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[15]),
        .Q(\sig_strb_reg_out_reg[2]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[16]),
        .Q(\sig_strb_reg_out_reg[3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[17]),
        .Q(\sig_strb_reg_out_reg[3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[18]),
        .Q(\sig_strb_reg_out_reg[3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[19]),
        .Q(\sig_strb_reg_out_reg[3]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[1]),
        .Q(\sig_strb_reg_out_reg[1]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[20]),
        .Q(\sig_strb_reg_out_reg[3]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[21]),
        .Q(\sig_strb_reg_out_reg[3]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[22]),
        .Q(\sig_strb_reg_out_reg[3]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[23]),
        .Q(\sig_strb_reg_out_reg[3]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[24]),
        .Q(\INFERRED_GEN.cnt_i_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[25]),
        .Q(\INFERRED_GEN.cnt_i_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[26]),
        .Q(\INFERRED_GEN.cnt_i_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[27]),
        .Q(\INFERRED_GEN.cnt_i_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[28]),
        .Q(\INFERRED_GEN.cnt_i_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[29]),
        .Q(\INFERRED_GEN.cnt_i_reg[4]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[2]),
        .Q(\sig_strb_reg_out_reg[1]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[30]),
        .Q(\INFERRED_GEN.cnt_i_reg[4]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[31]),
        .Q(\INFERRED_GEN.cnt_i_reg[4]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[3]),
        .Q(\sig_strb_reg_out_reg[1]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[4]),
        .Q(\sig_strb_reg_out_reg[1]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[5]),
        .Q(\sig_strb_reg_out_reg[1]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[6]),
        .Q(\sig_strb_reg_out_reg[1]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[7]),
        .Q(\sig_strb_reg_out_reg[1]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[8]),
        .Q(\sig_strb_reg_out_reg[2]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[9]),
        .Q(\sig_strb_reg_out_reg[2]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[0]),
        .Q(sig_data_skid_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[10]),
        .Q(sig_data_skid_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[11]),
        .Q(sig_data_skid_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[12]),
        .Q(sig_data_skid_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[13]),
        .Q(sig_data_skid_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[14]),
        .Q(sig_data_skid_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[15]),
        .Q(sig_data_skid_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[16]),
        .Q(sig_data_skid_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[17]),
        .Q(sig_data_skid_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[18]),
        .Q(sig_data_skid_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[19]),
        .Q(sig_data_skid_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[1]),
        .Q(sig_data_skid_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[20]),
        .Q(sig_data_skid_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[21]),
        .Q(sig_data_skid_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[22]),
        .Q(sig_data_skid_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[23]),
        .Q(sig_data_skid_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[24]),
        .Q(sig_data_skid_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[25]),
        .Q(sig_data_skid_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[26]),
        .Q(sig_data_skid_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[27]),
        .Q(sig_data_skid_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[28]),
        .Q(sig_data_skid_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[29]),
        .Q(sig_data_skid_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[2]),
        .Q(sig_data_skid_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[30]),
        .Q(sig_data_skid_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[31]),
        .Q(sig_data_skid_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[3]),
        .Q(sig_data_skid_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[4]),
        .Q(sig_data_skid_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[5]),
        .Q(sig_data_skid_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[6]),
        .Q(sig_data_skid_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[7]),
        .Q(sig_data_skid_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[8]),
        .Q(sig_data_skid_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[9]),
        .Q(sig_data_skid_reg[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_1__2
       (.I0(dout[36]),
        .I1(sig_s_ready_dup4),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_last_skid_mux_out),
        .Q(sig_strm_tlast),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[36]),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0400444444444444)) 
    sig_m_valid_dup_i_1__1
       (.I0(sig_init_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(sig_s_ready_dup),
        .I3(sig_m_valid_dup),
        .I4(empty),
        .I5(E),
        .O(sig_m_valid_dup_i_1__1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h84B4)) 
    \sig_mssa_index_reg_out[0]_i_2 
       (.I0(sig_strb_skid_reg[2]),
        .I1(sig_strb_skid_reg[1]),
        .I2(sig_strb_skid_reg[3]),
        .I3(sig_strb_skid_reg[0]),
        .O(\sig_strb_skid_reg_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'hA0F4)) 
    \sig_mssa_index_reg_out[1]_i_2 
       (.I0(sig_strb_skid_reg[1]),
        .I1(sig_strb_skid_reg[3]),
        .I2(sig_strb_skid_reg[2]),
        .I3(sig_strb_skid_reg[0]),
        .O(\sig_strb_skid_reg_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mssa_index_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_mssa_index_reg_out_reg[1]_0 [0]),
        .Q(sig_mssa_index[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mssa_index_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_mssa_index_reg_out_reg[1]_0 [1]),
        .Q(sig_mssa_index[1]),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_dup2),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_dup3),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup4_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_dup4),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'hFFFFEAEE)) 
    sig_s_ready_dup_i_1__1
       (.I0(sig_s_ready_dup_reg_0),
        .I1(sig_s_ready_dup),
        .I2(empty),
        .I3(sig_m_valid_dup),
        .I4(sig_init_reg),
        .O(sig_s_ready_dup_i_1__1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_dup),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_out),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[0]_i_1__3 
       (.I0(dout[32]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[1]_i_1__3 
       (.I0(dout[33]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[2]_i_1__3 
       (.I0(dout[34]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[3]_i_1__3 
       (.I0(dout[35]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[32]),
        .Q(sig_strb_skid_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[33]),
        .Q(sig_strb_skid_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[34]),
        .Q(sig_strb_skid_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[35]),
        .Q(sig_strb_skid_reg[3]),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_pcc" *) 
module axi_vdma_0_axi_datamover_pcc
   (in,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    sig_calc_error_pushed,
    sig_mstr2sf_cmd_valid,
    sig_mstr2data_cmd_valid,
    sig_mstr2addr_cmd_valid,
    sig_mstr2data_sequential,
    sig_calc_error_reg_reg_0,
    sig_first_xfer_im0_reg_0,
    sig_calc_error_pushed_reg_0,
    sig_init_reg,
    m_axi_mm2s_aclk,
    out,
    Q,
    sig_ld_xfer_reg_tmp_reg_0,
    sig_wr_fifo,
    sig_ld_xfer_reg_tmp_reg_1,
    sig_inhibit_rdy_n,
    sig_cmd2dre_valid_reg_0,
    sig_cmd2data_valid_reg_0,
    sig_inhibit_rdy_n_0,
    sig_cmd2addr_valid_reg_0,
    sig_inhibit_rdy_n_1);
  output [36:0]in;
  output sig_sm_halt_reg;
  output sig_input_reg_empty;
  output sig_calc_error_pushed;
  output sig_mstr2sf_cmd_valid;
  output sig_mstr2data_cmd_valid;
  output sig_mstr2addr_cmd_valid;
  output sig_mstr2data_sequential;
  output [17:0]sig_calc_error_reg_reg_0;
  output [0:0]sig_first_xfer_im0_reg_0;
  output sig_calc_error_pushed_reg_0;
  input sig_init_reg;
  input m_axi_mm2s_aclk;
  input [50:0]out;
  input [0:0]Q;
  input sig_ld_xfer_reg_tmp_reg_0;
  input sig_wr_fifo;
  input sig_ld_xfer_reg_tmp_reg_1;
  input sig_inhibit_rdy_n;
  input sig_cmd2dre_valid_reg_0;
  input sig_cmd2data_valid_reg_0;
  input sig_inhibit_rdy_n_0;
  input sig_cmd2addr_valid_reg_0;
  input sig_inhibit_rdy_n_1;

  wire \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ;
  wire [7:7]\I_STRT_STRB_GEN/lsig_end_vect ;
  wire [0:0]\I_STRT_STRB_GEN/lsig_start_vect ;
  wire [0:0]Q;
  wire [36:0]in;
  wire m_axi_mm2s_aclk;
  wire [50:0]out;
  wire [15:0]p_1_in;
  wire p_1_in_0;
  wire sig_addr_aligned_im0;
  wire sig_addr_aligned_ireg1;
  wire \sig_addr_cntr_im0_msh[0]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_6_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_7_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_5_n_0 ;
  wire [15:0]sig_addr_cntr_im0_msh_reg;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 ;
  wire [6:0]sig_addr_cntr_incr_ireg2;
  wire \sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ;
  wire \sig_addr_cntr_lsh_im0[15]_i_1_n_0 ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[10] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[11] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[12] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[13] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[14] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[6] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[7] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[8] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[9] ;
  wire [31:0]sig_addr_cntr_lsh_kh;
  wire [5:0]sig_adjusted_addr_incr_im1;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ;
  wire sig_brst_cnt_eq_one_im0;
  wire sig_brst_cnt_eq_one_ireg1;
  wire sig_brst_cnt_eq_zero_im0;
  wire sig_brst_cnt_eq_zero_ireg1;
  wire sig_brst_cnt_eq_zero_ireg1_i_2_n_0;
  wire \sig_btt_cntr_im0[11]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_7_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_8_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_9_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_7_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_8_n_0 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg_n_0_[0] ;
  wire \sig_btt_cntr_im0_reg_n_0_[10] ;
  wire \sig_btt_cntr_im0_reg_n_0_[11] ;
  wire \sig_btt_cntr_im0_reg_n_0_[12] ;
  wire \sig_btt_cntr_im0_reg_n_0_[13] ;
  wire \sig_btt_cntr_im0_reg_n_0_[14] ;
  wire \sig_btt_cntr_im0_reg_n_0_[15] ;
  wire \sig_btt_cntr_im0_reg_n_0_[1] ;
  wire \sig_btt_cntr_im0_reg_n_0_[2] ;
  wire \sig_btt_cntr_im0_reg_n_0_[3] ;
  wire \sig_btt_cntr_im0_reg_n_0_[4] ;
  wire \sig_btt_cntr_im0_reg_n_0_[5] ;
  wire \sig_btt_cntr_im0_reg_n_0_[6] ;
  wire \sig_btt_cntr_im0_reg_n_0_[7] ;
  wire \sig_btt_cntr_im0_reg_n_0_[8] ;
  wire \sig_btt_cntr_im0_reg_n_0_[9] ;
  wire sig_btt_eq_b2mbaa_im0;
  wire sig_btt_eq_b2mbaa_ireg1;
  wire sig_btt_eq_b2mbaa_ireg1_i_2_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_3_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_4_n_0;
  wire sig_btt_is_zero;
  wire sig_btt_lt_b2mbaa_im0;
  wire sig_btt_lt_b2mbaa_im01;
  wire sig_btt_lt_b2mbaa_im01_carry_i_1_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_2_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_3_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_4_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_5_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_6_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_7_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_8_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_n_1;
  wire sig_btt_lt_b2mbaa_im01_carry_n_2;
  wire sig_btt_lt_b2mbaa_im01_carry_n_3;
  wire sig_btt_lt_b2mbaa_ireg1;
  wire [5:1]sig_bytes_to_mbaa_im0;
  wire [5:0]sig_bytes_to_mbaa_ireg1;
  wire \sig_bytes_to_mbaa_ireg1[2]_i_1_n_0 ;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_i_1_n_0;
  wire sig_calc_error_pushed_reg_0;
  wire sig_calc_error_reg_i_1_n_0;
  wire sig_calc_error_reg_i_3_n_0;
  wire sig_calc_error_reg_i_4_n_0;
  wire [17:0]sig_calc_error_reg_reg_0;
  wire sig_cmd2addr_valid_i_1_n_0;
  wire sig_cmd2addr_valid_reg_0;
  wire sig_cmd2data_valid_i_1_n_0;
  wire sig_cmd2data_valid_reg_0;
  wire sig_cmd2dre_valid_i_1_n_0;
  wire sig_cmd2dre_valid_reg_0;
  wire sig_first_xfer_im0;
  wire sig_first_xfer_im0_i_1_n_0;
  wire [0:0]sig_first_xfer_im0_reg_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_1;
  wire sig_init_reg;
  wire sig_input_cache_type_reg0;
  wire sig_input_drr_reg;
  wire sig_input_reg_empty;
  wire [2:2]sig_last_addr_offset_im2__0;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_i_1_n_0;
  wire sig_ld_xfer_reg_tmp;
  wire sig_ld_xfer_reg_tmp_i_1_n_0;
  wire sig_ld_xfer_reg_tmp_reg_0;
  wire sig_ld_xfer_reg_tmp_reg_1;
  wire [5:0]sig_mbaa_addr_cntr_slice_im0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_sequential;
  wire sig_mstr2sf_cmd_valid;
  wire sig_mstr2sf_eof;
  wire sig_no_btt_residue_im0;
  wire sig_no_btt_residue_ireg1;
  wire sig_parent_done;
  wire sig_parent_done_i_1_n_0;
  wire [15:0]sig_predict_addr_lsh_im2;
  wire [15:15]sig_predict_addr_lsh_ireg3;
  wire \sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[0] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[10] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[11] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[12] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[13] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[14] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[1] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[2] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[3] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[4] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[5] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[6] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[7] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[8] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[9] ;
  wire sig_push_input_reg11_out;
  wire sig_sm_halt_ns;
  wire sig_sm_halt_reg;
  wire sig_sm_ld_calc2_reg;
  wire sig_sm_ld_calc2_reg_ns;
  wire sig_sm_ld_xfer_reg_ns;
  wire sig_sm_pop_input_reg;
  wire sig_sm_pop_input_reg_ns;
  wire [2:0]sig_strbgen_addr_ireg2;
  wire [3:3]sig_strbgen_bytes_ireg2;
  wire \sig_strbgen_bytes_ireg2[0]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[1]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[2]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[3]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[0] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[1] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[2] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[3] ;
  wire sig_wr_fifo;
  wire [7:0]sig_xfer_end_strb_ireg3;
  wire \sig_xfer_end_strb_ireg3[1]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[2]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[3]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[5]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[6]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[7]_i_1_n_0 ;
  wire sig_xfer_len_eq_0_ireg3;
  wire sig_xfer_len_eq_0_ireg3_i_1_n_0;
  wire sig_xfer_reg_empty;
  wire sig_xfer_reg_empty_i_1_n_0;
  wire [6:1]sig_xfer_strt_strb_im2;
  wire [7:0]sig_xfer_strt_strb_ireg3;
  wire \sig_xfer_strt_strb_ireg3[2]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[2]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[3]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[3]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[4]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[4]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[5]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[5]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[6]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[6]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[7]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[7]_i_3_n_0 ;
  wire [3:3]\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_btt_cntr_im0_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED;
  wire [3:3]\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFF4444F444)) 
    \FSM_onehot_sig_pcc_sm_state[1]_i_1 
       (.I0(sig_push_input_reg11_out),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I3(sig_parent_done),
        .I4(sig_calc_error_pushed),
        .I5(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .O(\FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h88888F88)) 
    \FSM_onehot_sig_pcc_sm_state[2]_i_1 
       (.I0(sig_push_input_reg11_out),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .I2(sig_parent_done),
        .I3(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I4(sig_calc_error_pushed),
        .O(\FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_sig_pcc_sm_state[5]_i_1 
       (.I0(sig_sm_ld_xfer_reg_ns),
        .I1(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .O(\FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_1 
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .O(\FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000770277077702)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_2 
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_ld_xfer_reg_tmp_reg_0),
        .I2(sig_mstr2sf_cmd_valid),
        .I3(sig_wr_fifo),
        .I4(sig_mstr2data_cmd_valid),
        .I5(sig_ld_xfer_reg_tmp_reg_1),
        .O(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_sig_pcc_sm_state[7]_i_1 
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .I1(sig_calc_error_pushed),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .O(\FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_sig_pcc_sm_state_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .S(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ),
        .Q(sig_sm_ld_calc2_reg_ns),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg),
        .Q(sig_sm_ld_xfer_reg_ns),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'h0010)) 
    \INFERRED_GEN.cnt_i[2]_i_2__1 
       (.I0(sig_calc_error_pushed),
        .I1(Q),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .O(sig_calc_error_pushed_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][10]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[6]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[6]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][11]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[5]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[5]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][12]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[4]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[4]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][13]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[3]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][14]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[2]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][15]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[1]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[9]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][16]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[0]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][17]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[7]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][18]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[6]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][19]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[5]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[4]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .O(in[34]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .O(in[33]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .O(in[32]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[31]),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[14]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[30]),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][25]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[13]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[29]),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][26]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[12]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[28]),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[27]),
        .O(in[27]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][28]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[10]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[26]),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][29]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[25]),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][30]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[24]),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][31]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[23]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][32]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[6]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[22]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][33]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[5]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[21]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][34]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[20]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][35]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[19]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][36]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[18]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][37]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[1]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[17]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][38]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[16]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][39]_srl4_i_1 
       (.I0(p_1_in_0),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[15]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INFERRED_GEN.data_reg[3][3]_srl4_i_1 
       (.I0(sig_first_xfer_im0),
        .I1(sig_input_drr_reg),
        .O(sig_first_xfer_im0_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][40]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[14]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][41]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[13]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][42]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[12]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][43]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[11]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][44]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[10]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][45]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[9]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][46]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[8]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][47]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[7]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][48]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][49]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[5]),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][50]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[4]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][51]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][52]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][53]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][5]_srl4_i_1 
       (.I0(in[36]),
        .I1(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[17]));
  LUT6 #(
    .INIT(64'h00FFFFFF57575757)) 
    \INFERRED_GEN.data_reg[3][6]_srl4_i_1 
       (.I0(sig_brst_cnt_eq_zero_ireg1),
        .I1(sig_btt_eq_b2mbaa_ireg1),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_brst_cnt_eq_one_ireg1),
        .I4(sig_addr_aligned_ireg1),
        .I5(sig_no_btt_residue_ireg1),
        .O(sig_mstr2data_sequential));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[3][7]_srl4_i_1__0 
       (.I0(sig_mstr2sf_eof),
        .I1(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[16]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][9]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[7]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[7]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[15]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_addr_aligned_ireg1_i_1
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(sig_addr_aligned_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_aligned_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_addr_aligned_im0),
        .Q(sig_addr_aligned_ireg1),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \sig_addr_cntr_im0_msh[0]_i_1 
       (.I0(sig_push_input_reg11_out),
        .I1(sig_predict_addr_lsh_ireg3),
        .I2(p_1_in_0),
        .I3(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .O(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[0]_i_3 
       (.I0(out[35]),
        .I1(in[36]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[0]),
        .O(\sig_addr_cntr_im0_msh[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[0]_i_4 
       (.I0(out[38]),
        .I1(in[36]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[3]),
        .O(\sig_addr_cntr_im0_msh[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[0]_i_5 
       (.I0(out[37]),
        .I1(in[36]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[2]),
        .O(\sig_addr_cntr_im0_msh[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[0]_i_6 
       (.I0(out[36]),
        .I1(in[36]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[1]),
        .O(\sig_addr_cntr_im0_msh[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555C55)) 
    \sig_addr_cntr_im0_msh[0]_i_7 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(out[35]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(in[36]),
        .O(\sig_addr_cntr_im0_msh[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[12]_i_2 
       (.I0(out[50]),
        .I1(in[36]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[15]),
        .O(\sig_addr_cntr_im0_msh[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[12]_i_3 
       (.I0(out[49]),
        .I1(in[36]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[14]),
        .O(\sig_addr_cntr_im0_msh[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[12]_i_4 
       (.I0(out[48]),
        .I1(in[36]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[13]),
        .O(\sig_addr_cntr_im0_msh[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[12]_i_5 
       (.I0(out[47]),
        .I1(in[36]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[12]),
        .O(\sig_addr_cntr_im0_msh[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[4]_i_2 
       (.I0(out[42]),
        .I1(in[36]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[7]),
        .O(\sig_addr_cntr_im0_msh[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[4]_i_3 
       (.I0(out[41]),
        .I1(in[36]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[6]),
        .O(\sig_addr_cntr_im0_msh[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[4]_i_4 
       (.I0(out[40]),
        .I1(in[36]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[5]),
        .O(\sig_addr_cntr_im0_msh[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[4]_i_5 
       (.I0(out[39]),
        .I1(in[36]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[4]),
        .O(\sig_addr_cntr_im0_msh[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[8]_i_2 
       (.I0(out[46]),
        .I1(in[36]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[11]),
        .O(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[8]_i_3 
       (.I0(out[45]),
        .I1(in[36]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[10]),
        .O(\sig_addr_cntr_im0_msh[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[8]_i_4 
       (.I0(out[44]),
        .I1(in[36]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[9]),
        .O(\sig_addr_cntr_im0_msh[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[8]_i_5 
       (.I0(out[43]),
        .I1(in[36]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[8]),
        .O(\sig_addr_cntr_im0_msh[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[0]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_addr_cntr_im0_msh_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_1 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_2 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_addr_cntr_im0_msh[0]_i_3_n_0 }),
        .O({\sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 }),
        .S({\sig_addr_cntr_im0_msh[0]_i_4_n_0 ,\sig_addr_cntr_im0_msh[0]_i_5_n_0 ,\sig_addr_cntr_im0_msh[0]_i_6_n_0 ,\sig_addr_cntr_im0_msh[0]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[12]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_addr_cntr_im0_msh_reg[12]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ),
        .CO({\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED [3],\sig_addr_cntr_im0_msh_reg[12]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[12]_i_2_n_0 ,\sig_addr_cntr_im0_msh[12]_i_3_n_0 ,\sig_addr_cntr_im0_msh[12]_i_4_n_0 ,\sig_addr_cntr_im0_msh[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[15]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[4]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_addr_cntr_im0_msh_reg[4]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[4]_i_2_n_0 ,\sig_addr_cntr_im0_msh[4]_i_3_n_0 ,\sig_addr_cntr_im0_msh[4]_i_4_n_0 ,\sig_addr_cntr_im0_msh[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[8]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_addr_cntr_im0_msh_reg[8]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[8]_i_2_n_0 ,\sig_addr_cntr_im0_msh[8]_i_3_n_0 ,\sig_addr_cntr_im0_msh[8]_i_4_n_0 ,\sig_addr_cntr_im0_msh[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[9]),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[0]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[0]),
        .O(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[1]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[1]),
        .O(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[2]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[2]),
        .O(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[3]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .O(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[4]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[4]),
        .O(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[5]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[5]),
        .O(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \sig_addr_cntr_incr_ireg2[6]_i_1 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_addr_aligned_ireg1),
        .I2(sig_first_xfer_im0),
        .O(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[6]),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[0]_i_1 
       (.I0(out[19]),
        .I1(in[36]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[10]_i_1 
       (.I0(out[29]),
        .I1(in[36]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .O(p_1_in[10]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[11]_i_1 
       (.I0(out[30]),
        .I1(in[36]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .O(p_1_in[11]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[12]_i_1 
       (.I0(out[31]),
        .I1(in[36]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .O(p_1_in[12]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[13]_i_1 
       (.I0(out[32]),
        .I1(in[36]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .O(p_1_in[13]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[14]_i_1 
       (.I0(out[33]),
        .I1(in[36]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .O(p_1_in[14]));
  LUT5 #(
    .INIT(32'hFFFF0004)) 
    \sig_addr_cntr_lsh_im0[15]_i_1 
       (.I0(sig_sm_halt_reg),
        .I1(sig_input_reg_empty),
        .I2(Q),
        .I3(in[36]),
        .I4(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .O(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[15]_i_2 
       (.I0(out[34]),
        .I1(in[36]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3),
        .O(p_1_in[15]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[1]_i_1 
       (.I0(out[20]),
        .I1(in[36]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[2]_i_1 
       (.I0(out[21]),
        .I1(in[36]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[3]_i_1 
       (.I0(out[22]),
        .I1(in[36]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[4]_i_1 
       (.I0(out[23]),
        .I1(in[36]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[5]_i_1 
       (.I0(out[24]),
        .I1(in[36]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[6]_i_1 
       (.I0(out[25]),
        .I1(in[36]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[7]_i_1 
       (.I0(out[26]),
        .I1(in[36]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[8]_i_1 
       (.I0(out[27]),
        .I1(in[36]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[9]_i_1 
       (.I0(out[28]),
        .I1(in[36]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(sig_mbaa_addr_cntr_slice_im0[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(p_1_in_0),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(sig_mbaa_addr_cntr_slice_im0[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(sig_mbaa_addr_cntr_slice_im0[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(sig_mbaa_addr_cntr_slice_im0[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(sig_mbaa_addr_cntr_slice_im0[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(sig_mbaa_addr_cntr_slice_im0[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[19]),
        .Q(sig_addr_cntr_lsh_kh[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[29]),
        .Q(sig_addr_cntr_lsh_kh[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[30]),
        .Q(sig_addr_cntr_lsh_kh[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[31]),
        .Q(sig_addr_cntr_lsh_kh[12]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[32]),
        .Q(sig_addr_cntr_lsh_kh[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[33]),
        .Q(sig_addr_cntr_lsh_kh[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[34]),
        .Q(sig_addr_cntr_lsh_kh[15]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[35]),
        .Q(sig_addr_cntr_lsh_kh[16]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[36]),
        .Q(sig_addr_cntr_lsh_kh[17]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[37]),
        .Q(sig_addr_cntr_lsh_kh[18]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[38]),
        .Q(sig_addr_cntr_lsh_kh[19]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[20]),
        .Q(sig_addr_cntr_lsh_kh[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[39]),
        .Q(sig_addr_cntr_lsh_kh[20]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[40]),
        .Q(sig_addr_cntr_lsh_kh[21]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[41]),
        .Q(sig_addr_cntr_lsh_kh[22]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[42]),
        .Q(sig_addr_cntr_lsh_kh[23]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[43]),
        .Q(sig_addr_cntr_lsh_kh[24]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[44]),
        .Q(sig_addr_cntr_lsh_kh[25]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[45]),
        .Q(sig_addr_cntr_lsh_kh[26]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[46]),
        .Q(sig_addr_cntr_lsh_kh[27]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[47]),
        .Q(sig_addr_cntr_lsh_kh[28]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[48]),
        .Q(sig_addr_cntr_lsh_kh[29]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[21]),
        .Q(sig_addr_cntr_lsh_kh[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[49]),
        .Q(sig_addr_cntr_lsh_kh[30]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[50]),
        .Q(sig_addr_cntr_lsh_kh[31]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[22]),
        .Q(sig_addr_cntr_lsh_kh[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[23]),
        .Q(sig_addr_cntr_lsh_kh[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[24]),
        .Q(sig_addr_cntr_lsh_kh[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[25]),
        .Q(sig_addr_cntr_lsh_kh[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[26]),
        .Q(sig_addr_cntr_lsh_kh[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[27]),
        .Q(sig_addr_cntr_lsh_kh[8]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[28]),
        .Q(sig_addr_cntr_lsh_kh[9]),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h556AAA6A)) 
    \sig_adjusted_addr_incr_ireg2[0]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_bytes_to_mbaa_ireg1[0]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(sig_adjusted_addr_incr_im1[0]));
  LUT4 #(
    .INIT(16'h8778)) 
    \sig_adjusted_addr_incr_ireg2[1]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(sig_adjusted_addr_incr_im1[1]));
  LUT6 #(
    .INIT(64'h9999966696666666)) 
    \sig_adjusted_addr_incr_ireg2[2]_i_1 
       (.I0(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .I4(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .I5(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(sig_adjusted_addr_incr_im1[2]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'hB8884777)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .I4(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ),
        .O(sig_adjusted_addr_incr_im1[3]));
  LUT6 #(
    .INIT(64'h000017771777FFFF)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(sig_mbaa_addr_cntr_slice_im0[2]),
        .I5(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[4]_i_1 
       (.I0(sig_bytes_to_mbaa_ireg1[4]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I4(\sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ),
        .O(sig_adjusted_addr_incr_im1[4]));
  LUT6 #(
    .INIT(64'h07F7F808F808F808)) 
    \sig_adjusted_addr_incr_ireg2[5]_i_1 
       (.I0(sig_bytes_to_mbaa_ireg1[5]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I4(\sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ),
        .I5(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .O(sig_adjusted_addr_incr_im1[5]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h0000F808)) 
    \sig_adjusted_addr_incr_ireg2[5]_i_2 
       (.I0(sig_bytes_to_mbaa_ireg1[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I4(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ),
        .O(\sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[0]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[1]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[2]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[3]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[4]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[5]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    sig_brst_cnt_eq_one_ireg1_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(sig_brst_cnt_eq_zero_ireg1_i_2_n_0),
        .I2(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .O(sig_brst_cnt_eq_one_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_one_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_brst_cnt_eq_one_im0),
        .Q(sig_brst_cnt_eq_one_ireg1),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    sig_brst_cnt_eq_zero_ireg1_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(sig_brst_cnt_eq_zero_ireg1_i_2_n_0),
        .I2(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .O(sig_brst_cnt_eq_zero_im0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_brst_cnt_eq_zero_ireg1_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .O(sig_brst_cnt_eq_zero_ireg1_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_zero_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_brst_cnt_eq_zero_im0),
        .Q(sig_brst_cnt_eq_zero_ireg1),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h5555557555555545)) 
    \sig_btt_cntr_im0[11]_i_2 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .I4(in[36]),
        .I5(out[11]),
        .O(\sig_btt_cntr_im0[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555557555555545)) 
    \sig_btt_cntr_im0[11]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .I4(in[36]),
        .I5(out[10]),
        .O(\sig_btt_cntr_im0[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555557555555545)) 
    \sig_btt_cntr_im0[11]_i_4 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .I4(in[36]),
        .I5(out[9]),
        .O(\sig_btt_cntr_im0[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555557555555545)) 
    \sig_btt_cntr_im0[11]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .I4(in[36]),
        .I5(out[8]),
        .O(\sig_btt_cntr_im0[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFB)) 
    \sig_btt_cntr_im0[15]_i_2 
       (.I0(sig_sm_halt_reg),
        .I1(sig_input_reg_empty),
        .I2(Q),
        .I3(in[36]),
        .O(\sig_btt_cntr_im0[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555557555555545)) 
    \sig_btt_cntr_im0[15]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .I4(in[36]),
        .I5(out[15]),
        .O(\sig_btt_cntr_im0[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555557555555545)) 
    \sig_btt_cntr_im0[15]_i_4 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .I4(in[36]),
        .I5(out[14]),
        .O(\sig_btt_cntr_im0[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555557555555545)) 
    \sig_btt_cntr_im0[15]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .I4(in[36]),
        .I5(out[13]),
        .O(\sig_btt_cntr_im0[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5555557555555545)) 
    \sig_btt_cntr_im0[15]_i_6 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .I4(in[36]),
        .I5(out[12]),
        .O(\sig_btt_cntr_im0[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h55555545)) 
    \sig_btt_cntr_im0[3]_i_2 
       (.I0(sig_addr_cntr_incr_ireg2[3]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .I4(in[36]),
        .O(\sig_btt_cntr_im0[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555545)) 
    \sig_btt_cntr_im0[3]_i_3 
       (.I0(sig_addr_cntr_incr_ireg2[2]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .I4(in[36]),
        .O(\sig_btt_cntr_im0[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555545)) 
    \sig_btt_cntr_im0[3]_i_4 
       (.I0(sig_addr_cntr_incr_ireg2[1]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .I4(in[36]),
        .O(\sig_btt_cntr_im0[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555545)) 
    \sig_btt_cntr_im0[3]_i_5 
       (.I0(sig_addr_cntr_incr_ireg2[0]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .I4(in[36]),
        .O(\sig_btt_cntr_im0[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_6 
       (.I0(sig_addr_cntr_incr_ireg2[3]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[3]),
        .O(\sig_btt_cntr_im0[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_7 
       (.I0(sig_addr_cntr_incr_ireg2[2]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[2]),
        .O(\sig_btt_cntr_im0[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_8 
       (.I0(sig_addr_cntr_incr_ireg2[1]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[1]),
        .O(\sig_btt_cntr_im0[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_9 
       (.I0(sig_addr_cntr_incr_ireg2[0]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[0]),
        .O(\sig_btt_cntr_im0[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h55555545)) 
    \sig_btt_cntr_im0[7]_i_2 
       (.I0(sig_addr_cntr_incr_ireg2[6]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .I4(in[36]),
        .O(\sig_btt_cntr_im0[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555545)) 
    \sig_btt_cntr_im0[7]_i_3 
       (.I0(sig_addr_cntr_incr_ireg2[5]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .I4(in[36]),
        .O(\sig_btt_cntr_im0[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555545)) 
    \sig_btt_cntr_im0[7]_i_4 
       (.I0(sig_addr_cntr_incr_ireg2[4]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .I4(in[36]),
        .O(\sig_btt_cntr_im0[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555557555555545)) 
    \sig_btt_cntr_im0[7]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .I4(in[36]),
        .I5(out[7]),
        .O(\sig_btt_cntr_im0[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_6 
       (.I0(sig_addr_cntr_incr_ireg2[6]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[6]),
        .O(\sig_btt_cntr_im0[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_7 
       (.I0(sig_addr_cntr_incr_ireg2[5]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[5]),
        .O(\sig_btt_cntr_im0[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_8 
       (.I0(sig_addr_cntr_incr_ireg2[4]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[4]),
        .O(\sig_btt_cntr_im0[7]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .R(sig_init_reg));
  CARRY4 \sig_btt_cntr_im0_reg[11]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[7]_i_1_n_0 ),
        .CO({\sig_btt_cntr_im0_reg[11]_i_1_n_0 ,\sig_btt_cntr_im0_reg[11]_i_1_n_1 ,\sig_btt_cntr_im0_reg[11]_i_1_n_2 ,\sig_btt_cntr_im0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_2_n_0 }),
        .O({\sig_btt_cntr_im0_reg[11]_i_1_n_4 ,\sig_btt_cntr_im0_reg[11]_i_1_n_5 ,\sig_btt_cntr_im0_reg[11]_i_1_n_6 ,\sig_btt_cntr_im0_reg[11]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[11]_i_2_n_0 ,\sig_btt_cntr_im0[11]_i_3_n_0 ,\sig_btt_cntr_im0[11]_i_4_n_0 ,\sig_btt_cntr_im0[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .R(sig_init_reg));
  CARRY4 \sig_btt_cntr_im0_reg[15]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[11]_i_1_n_0 ),
        .CO({\NLW_sig_btt_cntr_im0_reg[15]_i_1_CO_UNCONNECTED [3],\sig_btt_cntr_im0_reg[15]_i_1_n_1 ,\sig_btt_cntr_im0_reg[15]_i_1_n_2 ,\sig_btt_cntr_im0_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_2_n_0 }),
        .O({\sig_btt_cntr_im0_reg[15]_i_1_n_4 ,\sig_btt_cntr_im0_reg[15]_i_1_n_5 ,\sig_btt_cntr_im0_reg[15]_i_1_n_6 ,\sig_btt_cntr_im0_reg[15]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[15]_i_3_n_0 ,\sig_btt_cntr_im0[15]_i_4_n_0 ,\sig_btt_cntr_im0[15]_i_5_n_0 ,\sig_btt_cntr_im0[15]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .R(sig_init_reg));
  CARRY4 \sig_btt_cntr_im0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_btt_cntr_im0_reg[3]_i_1_n_0 ,\sig_btt_cntr_im0_reg[3]_i_1_n_1 ,\sig_btt_cntr_im0_reg[3]_i_1_n_2 ,\sig_btt_cntr_im0_reg[3]_i_1_n_3 }),
        .CYINIT(\sig_btt_cntr_im0[15]_i_2_n_0 ),
        .DI({\sig_btt_cntr_im0[3]_i_2_n_0 ,\sig_btt_cntr_im0[3]_i_3_n_0 ,\sig_btt_cntr_im0[3]_i_4_n_0 ,\sig_btt_cntr_im0[3]_i_5_n_0 }),
        .O({\sig_btt_cntr_im0_reg[3]_i_1_n_4 ,\sig_btt_cntr_im0_reg[3]_i_1_n_5 ,\sig_btt_cntr_im0_reg[3]_i_1_n_6 ,\sig_btt_cntr_im0_reg[3]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[3]_i_6_n_0 ,\sig_btt_cntr_im0[3]_i_7_n_0 ,\sig_btt_cntr_im0[3]_i_8_n_0 ,\sig_btt_cntr_im0[3]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .R(sig_init_reg));
  CARRY4 \sig_btt_cntr_im0_reg[7]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[3]_i_1_n_0 ),
        .CO({\sig_btt_cntr_im0_reg[7]_i_1_n_0 ,\sig_btt_cntr_im0_reg[7]_i_1_n_1 ,\sig_btt_cntr_im0_reg[7]_i_1_n_2 ,\sig_btt_cntr_im0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[7]_i_2_n_0 ,\sig_btt_cntr_im0[7]_i_3_n_0 ,\sig_btt_cntr_im0[7]_i_4_n_0 }),
        .O({\sig_btt_cntr_im0_reg[7]_i_1_n_4 ,\sig_btt_cntr_im0_reg[7]_i_1_n_5 ,\sig_btt_cntr_im0_reg[7]_i_1_n_6 ,\sig_btt_cntr_im0_reg[7]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[7]_i_5_n_0 ,\sig_btt_cntr_im0[7]_i_6_n_0 ,\sig_btt_cntr_im0[7]_i_7_n_0 ,\sig_btt_cntr_im0[7]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h08000000)) 
    sig_btt_eq_b2mbaa_ireg1_i_1
       (.I0(sig_btt_eq_b2mbaa_ireg1_i_2_n_0),
        .I1(sig_brst_cnt_eq_zero_im0),
        .I2(sig_addr_aligned_im0),
        .I3(sig_btt_eq_b2mbaa_ireg1_i_3_n_0),
        .I4(sig_btt_eq_b2mbaa_ireg1_i_4_n_0),
        .O(sig_btt_eq_b2mbaa_im0));
  LUT5 #(
    .INIT(32'h60060960)) 
    sig_btt_eq_b2mbaa_ireg1_i_2
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h6009)) 
    sig_btt_eq_b2mbaa_ireg1_i_3
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(sig_btt_eq_b2mbaa_ireg1_i_3_n_0));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    sig_btt_eq_b2mbaa_ireg1_i_4
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_b2mbaa_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_btt_eq_b2mbaa_im0),
        .Q(sig_btt_eq_b2mbaa_ireg1),
        .R(sig_init_reg));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sig_btt_lt_b2mbaa_im01_carry
       (.CI(1'b0),
        .CO({sig_btt_lt_b2mbaa_im01,sig_btt_lt_b2mbaa_im01_carry_n_1,sig_btt_lt_b2mbaa_im01_carry_n_2,sig_btt_lt_b2mbaa_im01_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sig_addr_aligned_im0,sig_btt_lt_b2mbaa_im01_carry_i_1_n_0,sig_btt_lt_b2mbaa_im01_carry_i_2_n_0,sig_btt_lt_b2mbaa_im01_carry_i_3_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_lt_b2mbaa_im01_carry_i_4_n_0,sig_btt_lt_b2mbaa_im01_carry_i_5_n_0,sig_btt_lt_b2mbaa_im01_carry_i_6_n_0,sig_btt_lt_b2mbaa_im01_carry_i_7_n_0}));
  LUT5 #(
    .INIT(32'h045145D3)) 
    sig_btt_lt_b2mbaa_im01_carry_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_mbaa_addr_cntr_slice_im0[5]),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h00015554015557FC)) 
    sig_btt_lt_b2mbaa_im01_carry_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h145C)) 
    sig_btt_lt_b2mbaa_im01_carry_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_btt_lt_b2mbaa_im01_carry_i_4
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(sig_mbaa_addr_cntr_slice_im0[2]),
        .I5(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h60060960)) 
    sig_btt_lt_b2mbaa_im01_carry_i_5
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_6
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h6009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_7
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    sig_btt_lt_b2mbaa_im01_carry_i_8
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_btt_lt_b2mbaa_ireg1_i_1
       (.I0(sig_btt_lt_b2mbaa_im01),
        .I1(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_lt_b2mbaa_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_lt_b2mbaa_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_btt_lt_b2mbaa_im0),
        .Q(sig_btt_lt_b2mbaa_ireg1),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_bytes_to_mbaa_ireg1[1]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(sig_bytes_to_mbaa_im0[1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \sig_bytes_to_mbaa_ireg1[2]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(\sig_bytes_to_mbaa_ireg1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sig_bytes_to_mbaa_ireg1[3]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(sig_bytes_to_mbaa_im0[3]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sig_bytes_to_mbaa_ireg1[4]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(sig_bytes_to_mbaa_im0[4]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sig_bytes_to_mbaa_ireg1[5]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(sig_bytes_to_mbaa_im0[5]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_bytes_to_mbaa_ireg1[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[1]),
        .Q(sig_bytes_to_mbaa_ireg1[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(\sig_bytes_to_mbaa_ireg1[2]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[3]),
        .Q(sig_bytes_to_mbaa_ireg1[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[4]),
        .Q(sig_bytes_to_mbaa_ireg1[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[5]),
        .Q(sig_bytes_to_mbaa_ireg1[5]),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    sig_calc_error_pushed_i_1
       (.I0(in[36]),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(sig_calc_error_pushed),
        .O(sig_calc_error_pushed_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_pushed_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_calc_error_pushed_i_1_n_0),
        .Q(sig_calc_error_pushed),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'hCCCCCECC)) 
    sig_calc_error_reg_i_1
       (.I0(sig_btt_is_zero),
        .I1(in[36]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .O(sig_calc_error_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    sig_calc_error_reg_i_2
       (.I0(sig_calc_error_reg_i_3_n_0),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[3]),
        .I4(out[2]),
        .I5(sig_calc_error_reg_i_4_n_0),
        .O(sig_btt_is_zero));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_3
       (.I0(out[12]),
        .I1(out[13]),
        .I2(out[10]),
        .I3(out[11]),
        .I4(out[15]),
        .I5(out[14]),
        .O(sig_calc_error_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_4
       (.I0(out[6]),
        .I1(out[7]),
        .I2(out[4]),
        .I3(out[5]),
        .I4(out[9]),
        .I5(out[8]),
        .O(sig_calc_error_reg_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_i_1_n_0),
        .Q(in[36]),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h50554444)) 
    sig_cmd2addr_valid_i_1
       (.I0(sig_init_reg),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_cmd2addr_valid_reg_0),
        .I3(sig_inhibit_rdy_n_1),
        .I4(sig_mstr2addr_cmd_valid),
        .O(sig_cmd2addr_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1_n_0),
        .Q(sig_mstr2addr_cmd_valid),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h50554444)) 
    sig_cmd2data_valid_i_1
       (.I0(sig_init_reg),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_cmd2data_valid_reg_0),
        .I3(sig_inhibit_rdy_n_0),
        .I4(sig_mstr2data_cmd_valid),
        .O(sig_cmd2data_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1_n_0),
        .Q(sig_mstr2data_cmd_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5540554000405540)) 
    sig_cmd2dre_valid_i_1
       (.I0(sig_init_reg),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_first_xfer_im0),
        .I3(sig_mstr2sf_cmd_valid),
        .I4(sig_inhibit_rdy_n),
        .I5(sig_cmd2dre_valid_reg_0),
        .O(sig_cmd2dre_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2dre_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2dre_valid_i_1_n_0),
        .Q(sig_mstr2sf_cmd_valid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    sig_first_xfer_im0_i_1
       (.I0(sig_first_xfer_im0),
        .I1(sig_push_input_reg11_out),
        .I2(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I3(sig_init_reg),
        .O(sig_first_xfer_im0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_xfer_im0_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_first_xfer_im0_i_1_n_0),
        .Q(sig_first_xfer_im0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    sig_input_burst_type_reg_i_1
       (.I0(sig_sm_pop_input_reg),
        .I1(sig_calc_error_pushed),
        .I2(sig_init_reg),
        .O(sig_input_cache_type_reg0));
  LUT4 #(
    .INIT(16'h0010)) 
    sig_input_burst_type_reg_i_2
       (.I0(in[36]),
        .I1(Q),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .O(sig_push_input_reg11_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[16]),
        .Q(in[35]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_drr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[18]),
        .Q(sig_input_drr_reg),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_eof_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[17]),
        .Q(sig_mstr2sf_eof),
        .R(sig_input_cache_type_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(1'b0),
        .Q(sig_input_reg_empty),
        .S(sig_input_cache_type_reg0));
  LUT3 #(
    .INIT(8'hA9)) 
    sig_last_addr_offset_im2
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(sig_last_addr_offset_im2__0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h0454)) 
    sig_ld_xfer_reg_i_1
       (.I0(sig_init_reg),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_ld_xfer_reg),
        .I3(sig_xfer_reg_empty),
        .O(sig_ld_xfer_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_i_1_n_0),
        .Q(sig_ld_xfer_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h000E)) 
    sig_ld_xfer_reg_tmp_i_1
       (.I0(sig_ld_xfer_reg_tmp),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I3(sig_init_reg),
        .O(sig_ld_xfer_reg_tmp_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_tmp_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_tmp_i_1_n_0),
        .Q(sig_ld_xfer_reg_tmp),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_no_btt_residue_ireg1_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_no_btt_residue_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_no_btt_residue_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_no_btt_residue_im0),
        .Q(sig_no_btt_residue_ireg1),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h00001510)) 
    sig_parent_done_i_1
       (.I0(sig_init_reg),
        .I1(sig_mstr2data_sequential),
        .I2(sig_ld_xfer_reg_tmp),
        .I3(sig_parent_done),
        .I4(sig_push_input_reg11_out),
        .O(sig_parent_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_parent_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_parent_done_i_1_n_0),
        .Q(sig_parent_done),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[0]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[10]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[11]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[11]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_addr_cntr_lsh_im0_reg_n_0_[8] }),
        .O(sig_predict_addr_lsh_im2[11:8]),
        .S({\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_addr_cntr_lsh_im0_reg_n_0_[8] }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[12]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[13]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[14]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[15]),
        .Q(sig_predict_addr_lsh_ireg3),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[15]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ),
        .CO({\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED [3],\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] }),
        .O(sig_predict_addr_lsh_im2[15:12]),
        .S({p_1_in_0,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[1]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[2]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[3]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sig_mbaa_addr_cntr_slice_im0[3:0]),
        .O(sig_predict_addr_lsh_im2[3:0]),
        .S({\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[4]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[5]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[6]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[7]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[7]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[7] ,\sig_addr_cntr_lsh_im0_reg_n_0_[6] ,sig_mbaa_addr_cntr_slice_im0[5:4]}),
        .O(sig_predict_addr_lsh_im2[7:4]),
        .S({\sig_addr_cntr_lsh_im0_reg_n_0_[7] ,\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[8]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[9]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'hFFEA)) 
    sig_sm_halt_reg_i_1
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I2(sig_calc_error_pushed),
        .I3(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .O(sig_sm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_sm_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_halt_ns),
        .Q(sig_sm_halt_reg),
        .S(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc2_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg_ns),
        .Q(sig_sm_ld_calc2_reg),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_sm_pop_input_reg_i_1
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I1(sig_parent_done),
        .I2(sig_calc_error_pushed),
        .O(sig_sm_pop_input_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_input_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_input_reg_ns),
        .Q(sig_sm_pop_input_reg),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_strbgen_addr_ireg2[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[1]),
        .Q(sig_strbgen_addr_ireg2[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[2]),
        .Q(sig_strbgen_addr_ireg2[2]),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h11100010)) 
    \sig_strbgen_bytes_ireg2[0]_i_1 
       (.I0(sig_init_reg),
        .I1(sig_strbgen_bytes_ireg2),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I3(sig_sm_ld_calc2_reg),
        .I4(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .O(\sig_strbgen_bytes_ireg2[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \sig_strbgen_bytes_ireg2[1]_i_1 
       (.I0(sig_init_reg),
        .I1(sig_strbgen_bytes_ireg2),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(sig_sm_ld_calc2_reg),
        .I4(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .O(\sig_strbgen_bytes_ireg2[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \sig_strbgen_bytes_ireg2[2]_i_1 
       (.I0(sig_init_reg),
        .I1(sig_strbgen_bytes_ireg2),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I3(sig_sm_ld_calc2_reg),
        .I4(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .O(\sig_strbgen_bytes_ireg2[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \sig_strbgen_bytes_ireg2[3]_i_1 
       (.I0(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(sig_strbgen_bytes_ireg2),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_strbgen_bytes_ireg2[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \sig_strbgen_bytes_ireg2[3]_i_2 
       (.I0(sig_sm_ld_calc2_reg),
        .I1(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .I3(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ),
        .I4(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .O(sig_strbgen_bytes_ireg2));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[0]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[1]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[2]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[3]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \sig_xfer_end_strb_ireg3[1]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_xfer_end_strb_ireg3[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hEB)) 
    \sig_xfer_end_strb_ireg3[2]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(\sig_xfer_end_strb_ireg3[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \sig_xfer_end_strb_ireg3[3]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(\sig_xfer_end_strb_ireg3[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hA1)) 
    \sig_xfer_end_strb_ireg3[5]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(\sig_xfer_end_strb_ireg3[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h81)) 
    \sig_xfer_end_strb_ireg3[6]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(\sig_xfer_end_strb_ireg3[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \sig_xfer_end_strb_ireg3[7]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_xfer_end_strb_ireg3[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(1'b1),
        .Q(sig_xfer_end_strb_ireg3[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[1]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[2]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[3]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_last_addr_offset_im2__0),
        .Q(sig_xfer_end_strb_ireg3[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[5]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[6]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[7]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[7]),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h00000000000001FE)) 
    sig_xfer_len_eq_0_ireg3_i_1
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .O(sig_xfer_len_eq_0_ireg3_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_len_eq_0_ireg3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_len_eq_0_ireg3_i_1_n_0),
        .Q(sig_xfer_len_eq_0_ireg3),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hFF3A)) 
    sig_xfer_reg_empty_i_1
       (.I0(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(sig_init_reg),
        .O(sig_xfer_reg_empty_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_xfer_reg_empty_i_1_n_0),
        .Q(sig_xfer_reg_empty),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    \sig_xfer_strt_strb_ireg3[0]_i_1 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_addr_ireg2[0]),
        .I2(sig_strbgen_addr_ireg2[2]),
        .O(\I_STRT_STRB_GEN/lsig_start_vect ));
  LUT6 #(
    .INIT(64'h0000000033333332)) 
    \sig_xfer_strt_strb_ireg3[1]_i_1 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I5(sig_strbgen_addr_ireg2[2]),
        .O(sig_xfer_strt_strb_im2[1]));
  LUT6 #(
    .INIT(64'h000000000FFF0FA8)) 
    \sig_xfer_strt_strb_ireg3[2]_i_2 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I5(sig_strbgen_addr_ireg2[2]),
        .O(\sig_xfer_strt_strb_ireg3[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000057777777)) 
    \sig_xfer_strt_strb_ireg3[2]_i_3 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_addr_ireg2[0]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I5(sig_strbgen_addr_ireg2[2]),
        .O(\sig_xfer_strt_strb_ireg3[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000BFBC)) 
    \sig_xfer_strt_strb_ireg3[3]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[3]_i_2_n_0 ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I3(\sig_xfer_strt_strb_ireg3[3]_i_3_n_0 ),
        .I4(sig_strbgen_addr_ireg2[2]),
        .O(sig_xfer_strt_strb_im2[3]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h37FF)) 
    \sig_xfer_strt_strb_ireg3[3]_i_2 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'hEA88)) 
    \sig_xfer_strt_strb_ireg3[3]_i_3 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .O(\sig_xfer_strt_strb_ireg3[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5757575746420202)) 
    \sig_xfer_strt_strb_ireg3[4]_i_2 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h111555555757575E)) 
    \sig_xfer_strt_strb_ireg3[4]_i_3 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I5(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7777777762222020)) 
    \sig_xfer_strt_strb_ireg3[5]_i_2 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(sig_strbgen_addr_ireg2[0]),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h151515557776767E)) 
    \sig_xfer_strt_strb_ireg3[5]_i_3 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I5(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5777FFFF76220000)) 
    \sig_xfer_strt_strb_ireg3[6]_i_2 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_addr_ireg2[0]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I4(sig_strbgen_addr_ireg2[2]),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h173717765676566E)) 
    \sig_xfer_strt_strb_ireg3[6]_i_3 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .O(\sig_xfer_strt_strb_ireg3[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h777FFFFFEA880000)) 
    \sig_xfer_strt_strb_ireg3[7]_i_2 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(sig_strbgen_addr_ireg2[2]),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h377636663666766E)) 
    \sig_xfer_strt_strb_ireg3[7]_i_3 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I5(sig_strbgen_addr_ireg2[0]),
        .O(\sig_xfer_strt_strb_ireg3[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\I_STRT_STRB_GEN/lsig_start_vect ),
        .Q(sig_xfer_strt_strb_ireg3[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[1]),
        .Q(sig_xfer_strt_strb_ireg3[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[2]),
        .Q(sig_xfer_strt_strb_ireg3[2]),
        .R(sig_init_reg));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[2]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[2]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[2]_i_3_n_0 ),
        .O(sig_xfer_strt_strb_im2[2]),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[3]),
        .Q(sig_xfer_strt_strb_ireg3[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[4]),
        .Q(sig_xfer_strt_strb_ireg3[4]),
        .R(sig_init_reg));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[4]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[4]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[4]_i_3_n_0 ),
        .O(sig_xfer_strt_strb_im2[4]),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[5]),
        .Q(sig_xfer_strt_strb_ireg3[5]),
        .R(sig_init_reg));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[5]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[5]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[5]_i_3_n_0 ),
        .O(sig_xfer_strt_strb_im2[5]),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[6]),
        .Q(sig_xfer_strt_strb_ireg3[6]),
        .R(sig_init_reg));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[6]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[6]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[6]_i_3_n_0 ),
        .O(sig_xfer_strt_strb_im2[6]),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\I_STRT_STRB_GEN/lsig_end_vect ),
        .Q(sig_xfer_strt_strb_ireg3[7]),
        .R(sig_init_reg));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[7]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[7]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[7]_i_3_n_0 ),
        .O(\I_STRT_STRB_GEN/lsig_end_vect ),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_rd_sf" *) 
module axi_vdma_0_axi_datamover_rd_sf
   (full,
    empty,
    FIFO_Full_reg,
    sig_sf2dre_new_align,
    sig_init_done,
    sig_sf_allow_addr_req,
    lsig_cmd_loaded,
    sig_sf2dre_use_autodest,
    \gen_fwft.empty_fwft_i_reg ,
    \gen_wr_a.gen_word_narrow.mem_reg_1 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \gen_wr_a.gen_word_narrow.mem_reg_0 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    \gen_wr_a.gen_word_narrow.mem_reg_0_0 ,
    SR,
    D,
    sig_wr_fifo,
    sig_inhibit_rdy_n,
    \gen_wr_a.gen_word_narrow.mem_reg_0_1 ,
    \gen_wr_a.gen_word_narrow.mem_reg_0_2 ,
    \gen_wr_a.gen_word_narrow.mem_reg_0_3 ,
    E,
    sig_flush_db108_out,
    Q,
    SS,
    m_axi_mm2s_aclk,
    wr_en,
    din,
    sig_init_done_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_flush_db1,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    sig_mstr2sf_cmd_valid,
    sig_input_accept21_out,
    out,
    \sig_token_cntr_reg[1]_0 ,
    in);
  output full;
  output empty;
  output FIFO_Full_reg;
  output sig_sf2dre_new_align;
  output sig_init_done;
  output sig_sf_allow_addr_req;
  output lsig_cmd_loaded;
  output sig_sf2dre_use_autodest;
  output [0:0]\gen_fwft.empty_fwft_i_reg ;
  output [9:0]\gen_wr_a.gen_word_narrow.mem_reg_1 ;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [9:0]\gen_wr_a.gen_word_narrow.mem_reg_0 ;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [9:0]\gen_wr_a.gen_word_narrow.mem_reg_0_0 ;
  output [0:0]SR;
  output [9:0]D;
  output sig_wr_fifo;
  output sig_inhibit_rdy_n;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0_1 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0_2 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0_3 ;
  output [0:0]E;
  output sig_flush_db108_out;
  output [1:0]Q;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input wr_en;
  input [74:0]din;
  input sig_init_done_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_flush_db1;
  input \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  input sig_mstr2sf_cmd_valid;
  input sig_input_accept21_out;
  input out;
  input \sig_token_cntr_reg[1]_0 ;
  input [3:0]in;

  wire [9:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_5 ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_6 ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_7 ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_8 ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_9 ;
  wire I_DATA_FIFO_n_38;
  wire I_DATA_FIFO_n_53;
  wire I_DATA_FIFO_n_54;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [74:0]din;
  wire empty;
  wire full;
  wire [0:0]\gen_fwft.empty_fwft_i_reg ;
  wire [9:0]\gen_wr_a.gen_word_narrow.mem_reg_0 ;
  wire [9:0]\gen_wr_a.gen_word_narrow.mem_reg_0_0 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0_1 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0_2 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0_3 ;
  wire [9:0]\gen_wr_a.gen_word_narrow.mem_reg_1 ;
  wire [3:0]in;
  wire lsig_0ffset_cntr;
  wire lsig_cmd_loaded;
  wire lsig_ld_offset;
  wire m_axi_mm2s_aclk;
  wire out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_flush_db1;
  wire sig_flush_db108_out;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_input_accept21_out;
  wire sig_mstr2sf_cmd_valid;
  wire sig_ok_to_post_rd_addr_i_4_n_0;
  wire sig_rd_empty;
  wire sig_sf2dre_new_align;
  wire sig_sf2dre_use_autodest;
  wire sig_sf_allow_addr_req;
  wire \sig_token_cntr[0]_i_1_n_0 ;
  wire \sig_token_cntr[1]_i_1_n_0 ;
  wire \sig_token_cntr[1]_i_2_n_0 ;
  wire \sig_token_cntr[2]_i_1_n_0 ;
  wire \sig_token_cntr[3]_i_1_n_0 ;
  wire \sig_token_cntr[4]_i_1_n_0 ;
  wire \sig_token_cntr[4]_i_2_n_0 ;
  wire \sig_token_cntr[4]_i_3_n_0 ;
  wire \sig_token_cntr[4]_i_4_n_0 ;
  wire [4:0]sig_token_cntr_reg;
  wire \sig_token_cntr_reg[1]_0 ;
  wire sig_wr_fifo;
  wire wr_en;

  axi_vdma_0_axi_datamover_fifo__parameterized3 \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO 
       (.D({\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_7 ,\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_8 }),
        .E(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_9 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg (lsig_cmd_loaded),
        .\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg (\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_6 ),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] (\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_5 ),
        .\INFERRED_GEN.cnt_i_reg[2] (I_DATA_FIFO_n_38),
        .Q(sig_rd_empty),
        .SS(SS),
        .in(in),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .lsig_ld_offset(lsig_ld_offset),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sel(sig_wr_fifo),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_input_accept21_out(sig_input_accept21_out),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_sf2dre_use_autodest(sig_sf2dre_use_autodest));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_9 ),
        .D(lsig_ld_offset),
        .Q(sig_sf2dre_new_align),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_9 ),
        .D(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_8 ),
        .Q(Q[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_9 ),
        .D(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_7 ),
        .Q(Q[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_6 ),
        .Q(sig_sf2dre_use_autodest),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_9 ),
        .D(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_5 ),
        .Q(lsig_0ffset_cntr),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I_DATA_FIFO_n_54),
        .Q(lsig_cmd_loaded),
        .R(SS));
  axi_vdma_0_axi_datamover_sfifo_autord I_DATA_FIFO
       (.D(D),
        .E(E),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (lsig_cmd_loaded),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] (I_DATA_FIFO_n_54),
        .\INCLUDE_UNPACKING.lsig_cmd_loaded_reg (I_DATA_FIFO_n_38),
        .Q(sig_rd_empty),
        .SR(SR),
        .SS(SS),
        .din(din),
        .empty(empty),
        .full(full),
        .\gen_fwft.empty_fwft_i_reg (\gen_fwft.empty_fwft_i_reg ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0 (\gen_wr_a.gen_word_narrow.mem_reg_1 [8]),
        .\gen_wr_a.gen_word_narrow.mem_reg_0_0 (\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0_1 (\gen_wr_a.gen_word_narrow.mem_reg_0_0 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0_2 (\gen_wr_a.gen_word_narrow.mem_reg_0_1 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0_3 (\gen_wr_a.gen_word_narrow.mem_reg_0_2 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0_4 (\gen_wr_a.gen_word_narrow.mem_reg_0_3 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_1 ({\gen_wr_a.gen_word_narrow.mem_reg_1 [9],\gen_wr_a.gen_word_narrow.mem_reg_1 [7:0]}),
        .\gwdc.wr_data_count_i_reg[6] (I_DATA_FIFO_n_53),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .lsig_ld_offset(lsig_ld_offset),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db108_out(sig_flush_db108_out),
        .sig_input_accept21_out(sig_input_accept21_out),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_i_4_n_0),
        .sig_ok_to_post_rd_addr_reg_0({sig_token_cntr_reg[4],sig_token_cntr_reg[2:0]}),
        .sig_ok_to_post_rd_addr_reg_1(\sig_token_cntr[1]_i_2_n_0 ),
        .wr_en(wr_en));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    sig_ok_to_post_rd_addr_i_4
       (.I0(sig_token_cntr_reg[3]),
        .I1(sig_token_cntr_reg[0]),
        .I2(sig_token_cntr_reg[1]),
        .I3(sig_token_cntr_reg[2]),
        .O(sig_ok_to_post_rd_addr_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ok_to_post_rd_addr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I_DATA_FIFO_n_53),
        .Q(sig_sf_allow_addr_req),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sig_token_cntr[0]_i_1 
       (.I0(sig_token_cntr_reg[0]),
        .O(\sig_token_cntr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCAFF35003500CAFF)) 
    \sig_token_cntr[1]_i_1 
       (.I0(out),
        .I1(sig_token_cntr_reg[4]),
        .I2(\sig_token_cntr[1]_i_2_n_0 ),
        .I3(\sig_token_cntr_reg[1]_0 ),
        .I4(sig_token_cntr_reg[1]),
        .I5(sig_token_cntr_reg[0]),
        .O(\sig_token_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \sig_token_cntr[1]_i_2 
       (.I0(sig_token_cntr_reg[1]),
        .I1(sig_token_cntr_reg[0]),
        .I2(sig_token_cntr_reg[3]),
        .I3(sig_token_cntr_reg[2]),
        .O(\sig_token_cntr[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \sig_token_cntr[2]_i_1 
       (.I0(sig_token_cntr_reg[0]),
        .I1(\sig_token_cntr[4]_i_4_n_0 ),
        .I2(sig_token_cntr_reg[2]),
        .I3(sig_token_cntr_reg[1]),
        .O(\sig_token_cntr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \sig_token_cntr[3]_i_1 
       (.I0(sig_token_cntr_reg[0]),
        .I1(sig_token_cntr_reg[1]),
        .I2(\sig_token_cntr[4]_i_4_n_0 ),
        .I3(sig_token_cntr_reg[3]),
        .I4(sig_token_cntr_reg[2]),
        .O(\sig_token_cntr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55575556AAA8AAAA)) 
    \sig_token_cntr[4]_i_1 
       (.I0(\sig_token_cntr_reg[1]_0 ),
        .I1(sig_token_cntr_reg[2]),
        .I2(sig_token_cntr_reg[3]),
        .I3(\sig_token_cntr[4]_i_3_n_0 ),
        .I4(sig_token_cntr_reg[4]),
        .I5(out),
        .O(\sig_token_cntr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \sig_token_cntr[4]_i_2 
       (.I0(sig_token_cntr_reg[4]),
        .I1(sig_token_cntr_reg[3]),
        .I2(sig_token_cntr_reg[0]),
        .I3(sig_token_cntr_reg[1]),
        .I4(\sig_token_cntr[4]_i_4_n_0 ),
        .I5(sig_token_cntr_reg[2]),
        .O(\sig_token_cntr[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_token_cntr[4]_i_3 
       (.I0(sig_token_cntr_reg[0]),
        .I1(sig_token_cntr_reg[1]),
        .O(\sig_token_cntr[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000002AAA8AAAA)) 
    \sig_token_cntr[4]_i_4 
       (.I0(\sig_token_cntr_reg[1]_0 ),
        .I1(sig_token_cntr_reg[2]),
        .I2(sig_token_cntr_reg[3]),
        .I3(\sig_token_cntr[4]_i_3_n_0 ),
        .I4(sig_token_cntr_reg[4]),
        .I5(out),
        .O(\sig_token_cntr[4]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[4]_i_1_n_0 ),
        .D(\sig_token_cntr[0]_i_1_n_0 ),
        .Q(sig_token_cntr_reg[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[4]_i_1_n_0 ),
        .D(\sig_token_cntr[1]_i_1_n_0 ),
        .Q(sig_token_cntr_reg[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[4]_i_1_n_0 ),
        .D(\sig_token_cntr[2]_i_1_n_0 ),
        .Q(sig_token_cntr_reg[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[4]_i_1_n_0 ),
        .D(\sig_token_cntr[3]_i_1_n_0 ),
        .Q(sig_token_cntr_reg[3]),
        .R(SS));
  FDSE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[4]_i_1_n_0 ),
        .D(\sig_token_cntr[4]_i_2_n_0 ),
        .Q(sig_token_cntr_reg[4]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "axi_datamover_rd_status_cntl" *) 
module axi_vdma_0_axi_datamover_rd_status_cntl
   (sig_rsc2stat_status_valid,
    sig_rsc2data_ready,
    sig_rd_sts_slverr_reg_reg_0,
    sig_rd_sts_slverr_reg_reg_1,
    m_axi_mm2s_aclk,
    sig_rd_sts_interr_reg0,
    sig_rd_sts_slverr_reg0,
    sig_data2rsc_valid,
    sig_data2rsc_decerr);
  output sig_rsc2stat_status_valid;
  output sig_rsc2data_ready;
  output [2:0]sig_rd_sts_slverr_reg_reg_0;
  input sig_rd_sts_slverr_reg_reg_1;
  input m_axi_mm2s_aclk;
  input sig_rd_sts_interr_reg0;
  input sig_rd_sts_slverr_reg0;
  input sig_data2rsc_valid;
  input sig_data2rsc_decerr;

  wire m_axi_mm2s_aclk;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_valid;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_slverr_reg0;
  wire [2:0]sig_rd_sts_slverr_reg_reg_0;
  wire sig_rd_sts_slverr_reg_reg_1;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;

  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_decerr_reg_i_1
       (.I0(sig_rd_sts_slverr_reg_reg_0[1]),
        .I1(sig_data2rsc_decerr),
        .O(sig_rd_sts_decerr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_decerr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_decerr_reg0),
        .Q(sig_rd_sts_slverr_reg_reg_0[1]),
        .R(sig_rd_sts_slverr_reg_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_interr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_interr_reg0),
        .Q(sig_rd_sts_slverr_reg_reg_0[0]),
        .R(sig_rd_sts_slverr_reg_reg_1));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(1'b0),
        .Q(sig_rsc2data_ready),
        .S(sig_rd_sts_slverr_reg_reg_1));
  LUT2 #(
    .INIT(4'h8)) 
    sig_rd_sts_reg_full_i_2
       (.I0(sig_rsc2data_ready),
        .I1(sig_data2rsc_valid),
        .O(sig_push_rd_sts_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(1'b1),
        .Q(sig_rsc2stat_status_valid),
        .R(sig_rd_sts_slverr_reg_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_slverr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_slverr_reg0),
        .Q(sig_rd_sts_slverr_reg_reg_0[2]),
        .R(sig_rd_sts_slverr_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "axi_datamover_rddata_cntl" *) 
module axi_vdma_0_axi_datamover_rddata_cntl
   (FIFO_Full_reg,
    sig_data2rsc_valid,
    sig_next_calc_error_reg,
    sig_last_mmap_dbeat_reg_reg_0,
    sig_data2addr_stop_req,
    sig_halt_reg_dly3,
    sig_data2rsc_decerr,
    sig_init_done,
    sig_rd_sts_interr_reg0,
    sig_rd_sts_slverr_reg0,
    sig_inhibit_rdy_n,
    FIFO_Full_reg_0,
    sig_addr_posted_cntr,
    wr_en,
    din,
    m_axi_mm2s_rready,
    SS,
    m_axi_mm2s_aclk,
    sig_init_done_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_rd_sts_slverr_reg_reg,
    sig_mstr2data_cmd_valid,
    sig_inhibit_rdy_n_0,
    sig_dqual_reg_empty_reg_0,
    sig_rsc2stat_status_valid,
    m_axi_mm2s_rvalid,
    full,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rresp,
    sig_rsc2data_ready,
    in,
    sig_rst2all_stop_request,
    \sig_addr_posted_cntr_reg[2]_0 );
  output FIFO_Full_reg;
  output sig_data2rsc_valid;
  output sig_next_calc_error_reg;
  output sig_last_mmap_dbeat_reg_reg_0;
  output sig_data2addr_stop_req;
  output sig_halt_reg_dly3;
  output sig_data2rsc_decerr;
  output sig_init_done;
  output sig_rd_sts_interr_reg0;
  output sig_rd_sts_slverr_reg0;
  output sig_inhibit_rdy_n;
  output FIFO_Full_reg_0;
  output [2:0]sig_addr_posted_cntr;
  output wr_en;
  output [10:0]din;
  output m_axi_mm2s_rready;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_init_done_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [1:0]sig_rd_sts_slverr_reg_reg;
  input sig_mstr2data_cmd_valid;
  input sig_inhibit_rdy_n_0;
  input sig_dqual_reg_empty_reg_0;
  input sig_rsc2stat_status_valid;
  input m_axi_mm2s_rvalid;
  input full;
  input m_axi_mm2s_rlast;
  input [1:0]m_axi_mm2s_rresp;
  input sig_rsc2data_ready;
  input [22:0]in;
  input sig_rst2all_stop_request;
  input \sig_addr_posted_cntr_reg[2]_0 ;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_35 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_38 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ;
  wire [0:0]SS;
  wire [10:0]din;
  wire full;
  wire [22:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire m_axi_mm2s_rready_INST_0_i_1_n_0;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire \sig_addr_posted_cntr_reg[2]_0 ;
  wire sig_cmd_cmplt_last_dbeat;
  wire [35:15]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_coelsc_cmd_cmplt_reg_i_1_n_0;
  wire sig_coelsc_decerr_reg0;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_slverr_reg0;
  wire sig_data2addr_stop_req;
  wire sig_data2rsc_calc_err;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire [7:0]sig_dbeat_cntr;
  wire \sig_dbeat_cntr[7]_i_3_n_0 ;
  wire \sig_dbeat_cntr[7]_i_4_n_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_last_dbeat_i_2_n_0;
  wire sig_last_dbeat_i_4_n_0;
  wire sig_last_dbeat_reg_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg_reg_0;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_eof_reg;
  wire [7:0]sig_next_last_strb_reg;
  wire sig_next_sequential_reg;
  wire [7:0]sig_next_strt_strb_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_dqual_reg16_out;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_slverr_reg0;
  wire [1:0]sig_rd_sts_slverr_reg_reg;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2all_stop_request;
  wire wr_en;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_i_15_n_0 ;

  axi_vdma_0_axi_datamover_fifo__parameterized2 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D({\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 }),
        .E(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .Q(sig_dbeat_cntr),
        .SS(SS),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36 ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rlast_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out({sig_cmd_fifo_data_out[35:32],sig_cmd_fifo_data_out[30:15]}),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_35 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_38 ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr[7]_i_4_n_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_0(sig_next_calc_error_reg),
        .sig_dqual_reg_empty_reg_1(sig_data2addr_stop_req),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ),
        .sig_first_dbeat_reg_0(\sig_dbeat_cntr[7]_i_3_n_0 ),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg_n_0),
        .sig_last_dbeat_reg_0(sig_last_dbeat_i_2_n_0),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_cmd_cmplt_reg_i_3(sig_addr_posted_cntr[2]),
        .sig_next_cmd_cmplt_reg_i_3_0(sig_addr_posted_cntr[1]),
        .sig_next_cmd_cmplt_reg_i_3_1(sig_addr_posted_cntr[0]),
        .sig_next_cmd_cmplt_reg_i_3_2(sig_data2rsc_valid),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg16_out(sig_push_dqual_reg16_out),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  LUT6 #(
    .INIT(64'h0000000000000D00)) 
    m_axi_mm2s_rready_INST_0
       (.I0(full),
        .I1(sig_data2addr_stop_req),
        .I2(sig_data2rsc_valid),
        .I3(sig_dqual_reg_full),
        .I4(sig_next_calc_error_reg),
        .I5(m_axi_mm2s_rready_INST_0_i_1_n_0),
        .O(m_axi_mm2s_rready));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h01)) 
    m_axi_mm2s_rready_INST_0_i_1
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .O(m_axi_mm2s_rready_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'hB9996662)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(\sig_addr_posted_cntr_reg[2]_0 ),
        .I1(sig_last_mmap_dbeat_reg_reg_0),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'hCCBCC2CC)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_last_mmap_dbeat_reg_reg_0),
        .I4(\sig_addr_posted_cntr_reg[2]_0 ),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'hAAEAA8AA)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_last_mmap_dbeat_reg_reg_0),
        .I4(\sig_addr_posted_cntr_reg[2]_0 ),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(SS));
  LUT5 #(
    .INIT(32'h7000FFFF)) 
    sig_coelsc_cmd_cmplt_reg_i_1
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_next_calc_error_reg),
        .I2(sig_rsc2data_ready),
        .I3(sig_data2rsc_valid),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_coelsc_cmd_cmplt_reg_i_1_n_0));
  LUT3 #(
    .INIT(8'hEA)) 
    sig_coelsc_cmd_cmplt_reg_i_2
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36 ),
        .I1(sig_next_calc_error_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_push_coelsc_reg));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    sig_coelsc_cmd_cmplt_reg_i_3
       (.I0(sig_next_calc_error_reg),
        .I1(sig_next_cmd_cmplt_reg),
        .I2(m_axi_mm2s_rlast),
        .O(sig_cmd_cmplt_last_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_cmd_cmplt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_cmd_cmplt_last_dbeat),
        .Q(sig_data2rsc_valid),
        .R(sig_coelsc_cmd_cmplt_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    sig_coelsc_decerr_reg_i_1
       (.I0(sig_data2rsc_decerr),
        .I1(m_axi_mm2s_rvalid),
        .I2(m_axi_mm2s_rresp[1]),
        .I3(m_axi_mm2s_rresp[0]),
        .O(sig_coelsc_decerr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_decerr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_decerr_reg0),
        .Q(sig_data2rsc_decerr),
        .R(sig_coelsc_cmd_cmplt_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_coelsc_interr_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_next_calc_error_reg),
        .O(sig_coelsc_interr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_interr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_interr_reg0),
        .Q(sig_data2rsc_calc_err),
        .R(sig_coelsc_cmd_cmplt_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    sig_coelsc_slverr_reg_i_1
       (.I0(sig_data2rsc_slverr),
        .I1(m_axi_mm2s_rvalid),
        .I2(m_axi_mm2s_rresp[1]),
        .I3(m_axi_mm2s_rresp[0]),
        .O(sig_coelsc_slverr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_slverr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_slverr_reg0),
        .Q(sig_data2rsc_slverr),
        .R(sig_coelsc_cmd_cmplt_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \sig_dbeat_cntr[7]_i_3 
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36 ),
        .I1(sig_dbeat_cntr[5]),
        .I2(sig_dbeat_cntr[4]),
        .I3(sig_dbeat_cntr[6]),
        .I4(sig_dbeat_cntr[7]),
        .I5(\sig_dbeat_cntr[7]_i_4_n_0 ),
        .O(\sig_dbeat_cntr[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \sig_dbeat_cntr[7]_i_4 
       (.I0(sig_dbeat_cntr[1]),
        .I1(sig_dbeat_cntr[0]),
        .I2(sig_dbeat_cntr[3]),
        .I3(sig_dbeat_cntr[2]),
        .O(\sig_dbeat_cntr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .Q(sig_dbeat_cntr[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .Q(sig_dbeat_cntr[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ),
        .Q(sig_dbeat_cntr[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ),
        .Q(sig_dbeat_cntr[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ),
        .Q(sig_dbeat_cntr[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ),
        .Q(sig_dbeat_cntr[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ),
        .Q(sig_dbeat_cntr[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .Q(sig_dbeat_cntr[7]),
        .R(SS));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_push_dqual_reg16_out),
        .Q(sig_dqual_reg_full),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_dbeat_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ),
        .Q(sig_first_dbeat),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_data2addr_stop_req),
        .Q(sig_halt_reg_dly1),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(SS));
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1
       (.I0(sig_rst2all_stop_request),
        .I1(sig_data2addr_stop_req),
        .O(sig_halt_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_i_1_n_0),
        .Q(sig_data2addr_stop_req),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    sig_last_dbeat_i_2
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36 ),
        .I1(sig_dbeat_cntr[3]),
        .I2(sig_dbeat_cntr[2]),
        .I3(sig_dbeat_cntr[0]),
        .I4(sig_dbeat_cntr[1]),
        .I5(sig_last_dbeat_i_4_n_0),
        .O(sig_last_dbeat_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_dbeat_i_4
       (.I0(sig_dbeat_cntr[5]),
        .I1(sig_dbeat_cntr[4]),
        .I2(sig_dbeat_cntr[6]),
        .I3(sig_dbeat_cntr[7]),
        .O(sig_last_dbeat_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_38 ),
        .Q(sig_last_dbeat_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_last_mmap_dbeat_reg_i_1
       (.I0(m_axi_mm2s_rlast),
        .I1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36 ),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_35 ),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[35]),
        .Q(sig_next_calc_error_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[34]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_eof_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[32]),
        .Q(sig_next_eof_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[23]),
        .Q(sig_next_last_strb_reg[0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[24]),
        .Q(sig_next_last_strb_reg[1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[25]),
        .Q(sig_next_last_strb_reg[2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[26]),
        .Q(sig_next_last_strb_reg[3]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[27]),
        .Q(sig_next_last_strb_reg[4]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[28]),
        .Q(sig_next_last_strb_reg[5]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[29]),
        .Q(sig_next_last_strb_reg[6]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[30]),
        .Q(sig_next_last_strb_reg[7]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[33]),
        .Q(sig_next_sequential_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[15]),
        .Q(sig_next_strt_strb_reg[0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[16]),
        .Q(sig_next_strt_strb_reg[1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[17]),
        .Q(sig_next_strt_strb_reg[2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[18]),
        .Q(sig_next_strt_strb_reg[3]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[19]),
        .Q(sig_next_strt_strb_reg[4]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[20]),
        .Q(sig_next_strt_strb_reg[5]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[21]),
        .Q(sig_next_strt_strb_reg[6]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[22]),
        .Q(sig_next_strt_strb_reg[7]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_interr_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_rd_sts_slverr_reg_reg[0]),
        .O(sig_rd_sts_interr_reg0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_slverr_reg_i_1
       (.I0(sig_data2rsc_slverr),
        .I1(sig_rd_sts_slverr_reg_reg[1]),
        .O(sig_rd_sts_slverr_reg0));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_10 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[3]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[3]),
        .I4(sig_data2addr_stop_req),
        .O(din[3]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_11 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[2]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[2]),
        .I4(sig_data2addr_stop_req),
        .O(din[2]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_12 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[1]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[1]),
        .I4(sig_data2addr_stop_req),
        .O(din[1]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_13 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[0]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[0]),
        .I4(sig_data2addr_stop_req),
        .O(din[0]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_15 
       (.I0(sig_next_calc_error_reg),
        .I1(sig_dqual_reg_full),
        .O(\xpm_fifo_instance.xpm_fifo_sync_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000003030100)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_2 
       (.I0(sig_data2rsc_valid),
        .I1(\xpm_fifo_instance.xpm_fifo_sync_inst_i_15_n_0 ),
        .I2(m_axi_mm2s_rready_INST_0_i_1_n_0),
        .I3(m_axi_mm2s_rvalid),
        .I4(sig_data2addr_stop_req),
        .I5(full),
        .O(wr_en));
  LUT3 #(
    .INIT(8'h04)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_3 
       (.I0(sig_next_sequential_reg),
        .I1(m_axi_mm2s_rlast),
        .I2(sig_next_eof_reg),
        .O(din[10]));
  LUT6 #(
    .INIT(64'hFFFF004000400040)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_4 
       (.I0(m_axi_mm2s_rready_INST_0_i_1_n_0),
        .I1(sig_data2addr_stop_req),
        .I2(sig_dqual_reg_full),
        .I3(sig_next_calc_error_reg),
        .I4(sig_next_cmd_cmplt_reg),
        .I5(m_axi_mm2s_rlast),
        .O(din[9]));
  LUT6 #(
    .INIT(64'hFFFF004000400040)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_5 
       (.I0(m_axi_mm2s_rready_INST_0_i_1_n_0),
        .I1(sig_data2addr_stop_req),
        .I2(sig_dqual_reg_full),
        .I3(sig_next_calc_error_reg),
        .I4(sig_next_eof_reg),
        .I5(m_axi_mm2s_rlast),
        .O(din[8]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_6 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[7]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[7]),
        .I4(sig_data2addr_stop_req),
        .O(din[7]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_7 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[6]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[6]),
        .I4(sig_data2addr_stop_req),
        .O(din[6]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_8 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[5]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[5]),
        .I4(sig_data2addr_stop_req),
        .O(din[5]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_9 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[4]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[4]),
        .I4(sig_data2addr_stop_req),
        .O(din[4]));
endmodule

(* ORIG_REF_NAME = "axi_datamover_reset" *) 
module axi_vdma_0_axi_datamover_reset
   (sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_rst2all_stop_request_0,
    sig_stream_rst,
    sig_s_h_halt_reg_reg_0,
    s2mm_halt_cmplt,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    m_axi_s2mm_aclk,
    sig_s_h_halt_reg_reg_1,
    sig_halt_reg,
    sig_halt_cmplt_reg_0,
    sig_halt_reg_dly3,
    sig_halt_cmplt_reg_1,
    sig_halt_cmplt_reg_2);
  output sig_cmd_stat_rst_user_reg_n_cdc_from;
  output sig_rst2all_stop_request_0;
  output sig_stream_rst;
  output sig_s_h_halt_reg_reg_0;
  output s2mm_halt_cmplt;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input m_axi_s2mm_aclk;
  input sig_s_h_halt_reg_reg_1;
  input sig_halt_reg;
  input sig_halt_cmplt_reg_0;
  input sig_halt_reg_dly3;
  input sig_halt_cmplt_reg_1;
  input sig_halt_cmplt_reg_2;

  wire m_axi_s2mm_aclk;
  wire s2mm_halt_cmplt;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_halt_cmplt_i_1_n_0;
  wire sig_halt_cmplt_reg_0;
  wire sig_halt_cmplt_reg_1;
  wire sig_halt_cmplt_reg_2;
  wire sig_halt_reg;
  wire sig_halt_reg_dly3;
  wire sig_rst2all_stop_request_0;
  wire sig_s_h_halt_reg_reg_0;
  wire sig_s_h_halt_reg_reg_1;
  wire sig_stream_rst;

  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00400000)) 
    sig_halt_cmplt_i_1
       (.I0(sig_halt_cmplt_reg_0),
        .I1(sig_halt_reg),
        .I2(sig_halt_reg_dly3),
        .I3(sig_halt_cmplt_reg_1),
        .I4(sig_halt_cmplt_reg_2),
        .I5(s2mm_halt_cmplt),
        .O(sig_halt_cmplt_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_i_1_n_0),
        .Q(s2mm_halt_cmplt),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1
       (.I0(sig_rst2all_stop_request_0),
        .I1(sig_halt_reg),
        .O(sig_s_h_halt_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_h_halt_reg_reg_1),
        .Q(sig_rst2all_stop_request_0),
        .R(sig_stream_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_strb_reg_out[7]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_reset" *) 
module axi_vdma_0_axi_datamover_reset_32
   (sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_rst2all_stop_request,
    SS,
    sig_halt_cmplt_reg_0,
    mm2s_halt_cmplt,
    out,
    m_axi_mm2s_aclk,
    sig_s_h_halt_reg_reg_0,
    datamover_idle_reg,
    mm2s_halt,
    datamover_idle,
    sig_halt_cmplt_reg_1,
    sig_next_calc_error_reg,
    sig_addr_posted_cntr);
  output sig_cmd_stat_rst_user_reg_n_cdc_from;
  output sig_rst2all_stop_request;
  output [0:0]SS;
  output sig_halt_cmplt_reg_0;
  output mm2s_halt_cmplt;
  input out;
  input m_axi_mm2s_aclk;
  input sig_s_h_halt_reg_reg_0;
  input [0:0]datamover_idle_reg;
  input mm2s_halt;
  input datamover_idle;
  input sig_halt_cmplt_reg_1;
  input sig_next_calc_error_reg;
  input [2:0]sig_addr_posted_cntr;

  wire [0:0]SS;
  wire datamover_idle;
  wire [0:0]datamover_idle_reg;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_halt_cmplt_i_1_n_0;
  wire sig_halt_cmplt_reg_0;
  wire sig_halt_cmplt_reg_1;
  wire sig_next_calc_error_reg;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg_0;

  LUT4 #(
    .INIT(16'hF3A0)) 
    datamover_idle_i_1
       (.I0(mm2s_halt_cmplt),
        .I1(datamover_idle_reg),
        .I2(mm2s_halt),
        .I3(datamover_idle),
        .O(sig_halt_cmplt_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444445)) 
    sig_halt_cmplt_i_1
       (.I0(sig_halt_cmplt_reg_1),
        .I1(sig_next_calc_error_reg),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[2]),
        .I5(mm2s_halt_cmplt),
        .O(sig_halt_cmplt_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_i_1_n_0),
        .Q(mm2s_halt_cmplt),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_h_halt_reg_reg_0),
        .Q(sig_rst2all_stop_request),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(SS));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_dre" *) 
module axi_vdma_0_axi_datamover_s2mm_dre
   (sig_flush_db1,
    sig_flush_db2,
    sig_dre2ibtt_tvalid,
    sig_dre_halted_reg_0,
    sig_tlast_out_reg_0,
    sig_tlast_out_reg_1,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8]_0 ,
    sig_sm_ld_dre_cmd_reg,
    Q,
    \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 ,
    \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 ,
    \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 ,
    D,
    CO,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ,
    \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ,
    lsig_first_dbeat,
    sig_tlast_out_reg_2,
    sig_tlast_out_reg_3,
    sig_dre2ibtt_eop,
    sig_tlast_out_reg_4,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 ,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_1 ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ,
    sig_flush_db2_reg_0,
    m_axi_s2mm_aclk,
    sig_dre2scatter_tready,
    sig_flush_db1_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_dre_halted_reg_1,
    \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_1 ,
    lsig_pullreg_empty,
    \GEN_INCLUDE_DRE.lsig_pullreg_empty_reg ,
    sig_advance_pipe_data16_out,
    sig_sm_ld_dre_cmd,
    sig_clr_dbc_reg,
    S,
    \sig_byte_cntr_reg[3] ,
    sig_ld_byte_cntr,
    \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0] ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] ,
    lsig_eop_reg,
    lsig_0ffset_cntr,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]_0 ,
    lsig_set_eop,
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ,
    sig_sm_ld_dre_cmd_reg_0,
    sig_need_cmd_flush,
    sig_scatter2drc_cmd_ready,
    sig_sm_pop_cmd_fifo_reg,
    sig_scatter2dre_src_align,
    out,
    sig_stream_rst,
    SR,
    E,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 ,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 ,
    \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_2 ,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_2 );
  output sig_flush_db1;
  output sig_flush_db2;
  output sig_dre2ibtt_tvalid;
  output sig_dre_halted_reg_0;
  output sig_tlast_out_reg_0;
  output sig_tlast_out_reg_1;
  output \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8]_0 ;
  output sig_sm_ld_dre_cmd_reg;
  output [8:0]Q;
  output [8:0]\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 ;
  output [8:0]\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 ;
  output [8:0]\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 ;
  output [0:0]D;
  output [0:0]CO;
  output [3:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ;
  output \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ;
  output lsig_first_dbeat;
  output [0:0]sig_tlast_out_reg_2;
  output [0:0]sig_tlast_out_reg_3;
  output sig_dre2ibtt_eop;
  output sig_tlast_out_reg_4;
  output [31:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 ;
  output [3:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_1 ;
  output \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  output sig_flush_db2_reg_0;
  input m_axi_s2mm_aclk;
  input sig_dre2scatter_tready;
  input sig_flush_db1_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_dre_halted_reg_1;
  input \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_1 ;
  input lsig_pullreg_empty;
  input \GEN_INCLUDE_DRE.lsig_pullreg_empty_reg ;
  input sig_advance_pipe_data16_out;
  input sig_sm_ld_dre_cmd;
  input sig_clr_dbc_reg;
  input [0:0]S;
  input [2:0]\sig_byte_cntr_reg[3] ;
  input sig_ld_byte_cntr;
  input \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] ;
  input lsig_eop_reg;
  input lsig_0ffset_cntr;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]_0 ;
  input lsig_set_eop;
  input \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ;
  input [0:0]sig_sm_ld_dre_cmd_reg_0;
  input sig_need_cmd_flush;
  input sig_scatter2drc_cmd_ready;
  input [0:0]sig_sm_pop_cmd_fifo_reg;
  input [1:0]sig_scatter2dre_src_align;
  input [1:0]out;
  input sig_stream_rst;
  input [0:0]SR;
  input [0:0]E;
  input [8:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ;
  input [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ;
  input [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ;
  input [8:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 ;
  input [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ;
  input [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ;
  input [8:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 ;
  input [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;
  input [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ;
  input [8:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 ;
  input [0:0]\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_2 ;
  input [0:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_2 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ;
  wire [9:0]\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_22 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ;
  wire [9:0]\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_23 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ;
  wire [9:0]\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_24 ;
  wire \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0] ;
  wire \GEN_INCLUDE_DRE.lsig_pullreg_empty_reg ;
  wire \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ;
  wire [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ;
  wire [8:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 ;
  wire [9:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 ;
  wire [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ;
  wire [8:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 ;
  wire [9:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 ;
  wire [8:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ;
  wire [9:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8]_0 ;
  wire [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ;
  wire [8:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ;
  wire \GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1_n_0 ;
  wire \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0 ;
  wire \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ;
  wire [8:0]\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 ;
  wire \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0 ;
  wire \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ;
  wire [8:0]\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0 ;
  wire [8:0]\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_1 ;
  wire [0:0]\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_2 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0 ;
  wire [31:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 ;
  wire [3:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ;
  wire [3:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_1 ;
  wire [0:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_2 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]_0 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ;
  wire [8:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire lsig_0ffset_cntr;
  wire lsig_eop_reg;
  wire lsig_first_dbeat;
  wire lsig_pullreg_empty;
  wire lsig_set_eop;
  wire m_axi_s2mm_aclk;
  wire [1:0]out;
  wire p_0_in14_in;
  wire sig_advance_pipe_data16_out;
  wire \sig_byte_cntr[3]_i_2_n_0 ;
  wire \sig_byte_cntr[3]_i_3_n_0 ;
  wire \sig_byte_cntr[3]_i_4_n_0 ;
  wire \sig_byte_cntr[3]_i_6_n_0 ;
  wire \sig_byte_cntr[3]_i_7_n_0 ;
  wire \sig_byte_cntr[3]_i_8_n_0 ;
  wire [2:0]\sig_byte_cntr_reg[3] ;
  wire \sig_byte_cntr_reg[3]_i_1_n_1 ;
  wire \sig_byte_cntr_reg[3]_i_1_n_2 ;
  wire \sig_byte_cntr_reg[3]_i_1_n_3 ;
  wire sig_clr_dbc_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cntl_accept;
  wire [9:0]\sig_delay_mux_bus[0]_34 ;
  wire [8:8]\sig_delay_mux_bus[0]_35 ;
  wire [8:8]\sig_delay_mux_bus[1]_28 ;
  wire [9:0]\sig_delay_mux_bus[1]_37 ;
  wire sig_dre2ibtt_eop;
  wire sig_dre2ibtt_tvalid;
  wire sig_dre2scatter_tready;
  wire sig_dre_halted_i_1_n_0;
  wire sig_dre_halted_reg_0;
  wire sig_dre_halted_reg_1;
  wire sig_dre_tvalid_i_i_1__0_n_0;
  wire sig_dre_tvalid_i_i_2__0_n_0;
  wire sig_dre_tvalid_i_i_3__0_n_0;
  wire sig_dre_tvalid_i_i_4__0_n_0;
  wire sig_dre_tvalid_i_i_5__0_n_0;
  wire [7:0]\sig_final_mux_bus[0]_32 ;
  wire [8:8]\sig_final_mux_bus[0]_33 ;
  wire [8:8]\sig_final_mux_bus[1]_26 ;
  wire [7:0]\sig_final_mux_bus[1]_31 ;
  wire [7:0]\sig_final_mux_bus[2]_29 ;
  wire [7:0]\sig_final_mux_bus[3]_36 ;
  wire sig_flush_db1;
  wire sig_flush_db1_i_1__0_n_0;
  wire sig_flush_db1_reg_0;
  wire sig_flush_db2;
  wire sig_flush_db2_i_1__0_n_0;
  wire sig_flush_db2_reg_0;
  wire sig_ld_byte_cntr;
  wire sig_need_cmd_flush;
  wire [8:8]\sig_pass_mux_bus[3]_27 ;
  wire sig_scatter2drc_cmd_ready;
  wire [1:0]sig_scatter2dre_src_align;
  wire [1:0]sig_shift_case_reg;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_reg;
  wire [0:0]sig_sm_ld_dre_cmd_reg_0;
  wire [0:0]sig_sm_pop_cmd_fifo_reg;
  wire sig_stream_rst;
  wire sig_tlast_out_i_1__0_n_0;
  wire sig_tlast_out_reg_0;
  wire sig_tlast_out_reg_1;
  wire [0:0]sig_tlast_out_reg_2;
  wire [0:0]sig_tlast_out_reg_3;
  wire sig_tlast_out_reg_4;

  LUT3 #(
    .INIT(8'h70)) 
    \FSM_sequential_sig_cmdcntl_sm_state[0]_i_2 
       (.I0(sig_sm_ld_dre_cmd_reg_0),
        .I1(sig_need_cmd_flush),
        .I2(sig_flush_db2_reg_0),
        .O(\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ));
  LUT5 #(
    .INIT(32'h0000F200)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_2 
       (.I0(sig_flush_db2),
        .I1(sig_dre_halted_reg_1),
        .I2(sig_dre_halted_reg_0),
        .I3(sig_scatter2drc_cmd_ready),
        .I4(sig_sm_pop_cmd_fifo_reg),
        .O(sig_flush_db2_reg_0));
  LUT5 #(
    .INIT(32'hFAC00AC0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_1__0 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [0]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [0]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ),
        .O(\sig_delay_mux_bus[0]_34 [0]));
  LUT5 #(
    .INIT(32'hFAC00AC0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_1__0 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [1]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [1]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ),
        .O(\sig_delay_mux_bus[0]_34 [1]));
  LUT5 #(
    .INIT(32'hFAC00AC0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_1__0 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [2]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [2]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ),
        .O(\sig_delay_mux_bus[0]_34 [2]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_1__0 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [3]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [3]),
        .O(\sig_delay_mux_bus[0]_34 [3]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_1__0 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [4]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [4]),
        .O(\sig_delay_mux_bus[0]_34 [4]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_1__0 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [5]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [5]),
        .O(\sig_delay_mux_bus[0]_34 [5]));
  LUT5 #(
    .INIT(32'hFAC00AC0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_1__0 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [6]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [6]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ),
        .O(\sig_delay_mux_bus[0]_34 [6]));
  LUT5 #(
    .INIT(32'hFAC00AC0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [7]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [7]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ),
        .O(\sig_delay_mux_bus[0]_34 [7]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_1__0 
       (.I0(p_0_in14_in),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [8]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [8]),
        .O(\sig_delay_mux_bus[0]_35 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0 
       (.I0(\sig_delay_mux_bus[0]_35 ),
        .I1(sig_advance_pipe_data16_out),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_2__0 
       (.I0(sig_advance_pipe_data16_out),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [8]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [8]),
        .I5(p_0_in14_in),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_3__0 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [9]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [9]),
        .O(\sig_delay_mux_bus[0]_34 [9]));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_34 [0]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_22 [0]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_34 [1]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_22 [1]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_34 [2]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_22 [2]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_34 [3]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_22 [3]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_34 [4]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_22 [4]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_34 [5]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_22 [5]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_34 [6]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_22 [6]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_34 [7]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_22 [7]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_35 ),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_22 [8]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_34 [9]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_22 [9]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [0]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ),
        .O(\sig_delay_mux_bus[1]_37 [0]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [1]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ),
        .O(\sig_delay_mux_bus[1]_37 [1]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [2]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ),
        .O(\sig_delay_mux_bus[1]_37 [2]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [3]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ),
        .O(\sig_delay_mux_bus[1]_37 [3]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [4]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ),
        .O(\sig_delay_mux_bus[1]_37 [4]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [5]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ),
        .O(\sig_delay_mux_bus[1]_37 [5]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [6]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ),
        .O(\sig_delay_mux_bus[1]_37 [6]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [7]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ),
        .O(\sig_delay_mux_bus[1]_37 [7]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_1__0 
       (.I0(sig_shift_case_reg[0]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [8]),
        .I2(p_0_in14_in),
        .O(\sig_delay_mux_bus[1]_28 ));
  LUT5 #(
    .INIT(32'h3500FFFF)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0 
       (.I0(p_0_in14_in),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [8]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_advance_pipe_data16_out),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hA280)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2__0 
       (.I0(sig_advance_pipe_data16_out),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [8]),
        .I3(p_0_in14_in),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_3__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [9]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ),
        .O(\sig_delay_mux_bus[1]_37 [9]));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_37 [0]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_23 [0]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_37 [1]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_23 [1]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_37 [2]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_23 [2]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_37 [3]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_23 [3]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_37 [4]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_23 [4]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_37 [5]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_23 [5]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_37 [6]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_23 [6]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_37 [7]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_23 [7]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_28 ),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_23 [8]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_37 [9]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_23 [9]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0 
       (.I0(p_0_in14_in),
        .I1(sig_advance_pipe_data16_out),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_2__0 
       (.I0(p_0_in14_in),
        .I1(sig_advance_pipe_data16_out),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_24 [0]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_24 [1]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_24 [2]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_24 [3]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_24 [4]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_24 [5]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_24 [6]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_24 [7]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(p_0_in14_in),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_24 [8]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_24 [9]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'hF7F00000)) 
    \GEN_INCLUDE_DRE.lsig_eop_reg_i_1 
       (.I0(sig_tlast_out_reg_0),
        .I1(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_1 ),
        .I2(lsig_set_eop),
        .I3(lsig_eop_reg),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_tlast_out_reg_4));
  LUT6 #(
    .INIT(64'hAA000000B800F000)) 
    \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg[0]_i_1 
       (.I0(\GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0] ),
        .I1(lsig_pullreg_empty),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] ),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I4(\GEN_INCLUDE_DRE.lsig_pullreg_empty_reg ),
        .I5(lsig_first_dbeat),
        .O(\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h00F8)) 
    \GEN_INCLUDE_DRE.lsig_pullreg_empty_i_1 
       (.I0(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_1 ),
        .I1(sig_tlast_out_reg_0),
        .I2(lsig_pullreg_empty),
        .I3(\GEN_INCLUDE_DRE.lsig_pullreg_empty_reg ),
        .O(sig_tlast_out_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'hAAAEAEAE)) 
    \GEN_INCLUDE_DRE.lsig_pushreg_full_i_1 
       (.I0(sig_sm_ld_dre_cmd),
        .I1(\GEN_INCLUDE_DRE.lsig_pullreg_empty_reg ),
        .I2(lsig_pullreg_empty),
        .I3(sig_tlast_out_reg_0),
        .I4(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_1 ),
        .O(sig_sm_ld_dre_cmd_reg));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [0]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [0]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [1]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [1]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [2]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [2]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [3]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [3]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [4]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [4]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [5]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [5]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [6]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [6]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [7]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [7]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(1'b1),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [8]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [8]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [9]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [0]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [0]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [1]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [1]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [2]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [2]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [3]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [3]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [4]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [4]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [5]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [5]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [6]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [6]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [7]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [7]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(1'b1),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [8]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [8]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [9]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 [0]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [0]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 [1]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [1]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 [2]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [2]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 [3]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [3]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 [4]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [4]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 [5]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [5]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 [6]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [6]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 [7]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [7]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(1'b1),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [8]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 [8]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [9]),
        .R(SR));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [0]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [1]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [2]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [3]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [4]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [5]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [6]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [7]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(1'b1),
        .Q(p_0_in14_in),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [8]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1 
       (.I0(sig_scatter2dre_src_align[0]),
        .I1(out[0]),
        .I2(sig_cntl_accept),
        .I3(sig_shift_case_reg[0]),
        .O(\GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4BB4FFFF4BB40000)) 
    \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1 
       (.I0(sig_scatter2dre_src_align[0]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(sig_scatter2dre_src_align[1]),
        .I4(sig_cntl_accept),
        .I5(sig_shift_case_reg[1]),
        .O(\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_2__0 
       (.I0(sig_sm_ld_dre_cmd),
        .I1(sig_flush_db2),
        .I2(sig_dre_halted_reg_1),
        .I3(sig_dre_halted_reg_0),
        .O(sig_cntl_accept));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_32.sig_shift_case_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1_n_0 ),
        .Q(sig_shift_case_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_32.sig_shift_case_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1_n_0 ),
        .Q(sig_shift_case_reg[1]),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][0]_i_1__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [0]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_22 [0]),
        .O(\sig_final_mux_bus[0]_32 [0]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][1]_i_1__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [1]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_22 [1]),
        .O(\sig_final_mux_bus[0]_32 [1]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][2]_i_1__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [2]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_22 [2]),
        .O(\sig_final_mux_bus[0]_32 [2]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][3]_i_1__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [3]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_22 [3]),
        .O(\sig_final_mux_bus[0]_32 [3]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][4]_i_1__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [4]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_22 [4]),
        .O(\sig_final_mux_bus[0]_32 [4]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][5]_i_1__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [5]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_22 [5]),
        .O(\sig_final_mux_bus[0]_32 [5]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][6]_i_1__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [6]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_22 [6]),
        .O(\sig_final_mux_bus[0]_32 [6]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [7]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_22 [7]),
        .O(\sig_final_mux_bus[0]_32 [7]));
  LUT6 #(
    .INIT(64'h01FD0000FFFFFFFF)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [8]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_22 [8]),
        .I4(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_1 ),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h888A8880)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_2__0 
       (.I0(sig_advance_pipe_data16_out),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_22 [8]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [8]),
        .O(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_3__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [8]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_22 [8]),
        .O(\sig_final_mux_bus[0]_33 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_32 [0]),
        .Q(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [0]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_32 [1]),
        .Q(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [1]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_32 [2]),
        .Q(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [2]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_32 [3]),
        .Q(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [3]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_32 [4]),
        .Q(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [4]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_32 [5]),
        .Q(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [5]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_32 [6]),
        .Q(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [6]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_32 [7]),
        .Q(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [7]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_33 ),
        .Q(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [8]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFAAC0AAC)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][0]_i_1__0 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_23 [0]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [0]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [0]),
        .O(\sig_final_mux_bus[1]_31 [0]));
  LUT5 #(
    .INIT(32'hFAAC0AAC)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][1]_i_1__0 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_23 [1]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [1]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [1]),
        .O(\sig_final_mux_bus[1]_31 [1]));
  LUT5 #(
    .INIT(32'hFAAC0AAC)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][2]_i_1__0 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_23 [2]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [2]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [2]),
        .O(\sig_final_mux_bus[1]_31 [2]));
  LUT5 #(
    .INIT(32'hFAAC0AAC)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][3]_i_1__0 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_23 [3]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [3]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [3]),
        .O(\sig_final_mux_bus[1]_31 [3]));
  LUT5 #(
    .INIT(32'hFAAC0AAC)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][4]_i_1__0 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_23 [4]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [4]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [4]),
        .O(\sig_final_mux_bus[1]_31 [4]));
  LUT5 #(
    .INIT(32'hFAAC0AAC)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][5]_i_1__0 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_23 [5]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [5]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [5]),
        .O(\sig_final_mux_bus[1]_31 [5]));
  LUT5 #(
    .INIT(32'hEEB822B8)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][6]_i_1__0 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_23 [6]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [6]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [6]),
        .O(\sig_final_mux_bus[1]_31 [6]));
  LUT5 #(
    .INIT(32'hEEB822B8)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1__0 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_23 [7]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [7]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [7]),
        .O(\sig_final_mux_bus[1]_31 [7]));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0 
       (.I0(\sig_final_mux_bus[1]_26 ),
        .I1(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_1 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8A8AAAA080800A00)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2__0 
       (.I0(sig_advance_pipe_data16_out),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [8]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [8]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_23 [8]),
        .O(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'hEEB822B8)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_3__0 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_23 [8]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [8]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [8]),
        .O(\sig_final_mux_bus[1]_26 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_31 [0]),
        .Q(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [0]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_31 [1]),
        .Q(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [1]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_31 [2]),
        .Q(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [2]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_31 [3]),
        .Q(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [3]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_31 [4]),
        .Q(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [4]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_31 [5]),
        .Q(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [5]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_31 [6]),
        .Q(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [6]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_31 [7]),
        .Q(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [7]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_26 ),
        .Q(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [8]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [0]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [0]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [0]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_24 [0]),
        .O(\sig_final_mux_bus[2]_29 [0]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [1]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [1]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [1]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_24 [1]),
        .O(\sig_final_mux_bus[2]_29 [1]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [2]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [2]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [2]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_24 [2]),
        .O(\sig_final_mux_bus[2]_29 [2]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [3]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [3]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [3]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_24 [3]),
        .O(\sig_final_mux_bus[2]_29 [3]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [4]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [4]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [4]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_24 [4]),
        .O(\sig_final_mux_bus[2]_29 [4]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [5]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [5]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [5]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_24 [5]),
        .O(\sig_final_mux_bus[2]_29 [5]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_1__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [6]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [6]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [6]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_24 [6]),
        .O(\sig_final_mux_bus[2]_29 [6]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [7]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [7]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [7]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_24 [7]),
        .O(\sig_final_mux_bus[2]_29 [7]));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0 
       (.I0(D),
        .I1(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_1 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_3__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [8]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [8]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [8]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_24 [8]),
        .O(D));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_2 ),
        .D(\sig_final_mux_bus[2]_29 [0]),
        .Q(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [0]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_2 ),
        .D(\sig_final_mux_bus[2]_29 [1]),
        .Q(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [1]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_2 ),
        .D(\sig_final_mux_bus[2]_29 [2]),
        .Q(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [2]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_2 ),
        .D(\sig_final_mux_bus[2]_29 [3]),
        .Q(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [3]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_2 ),
        .D(\sig_final_mux_bus[2]_29 [4]),
        .Q(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [4]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_2 ),
        .D(\sig_final_mux_bus[2]_29 [5]),
        .Q(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [5]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_2 ),
        .D(\sig_final_mux_bus[2]_29 [6]),
        .Q(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [6]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_2 ),
        .D(\sig_final_mux_bus[2]_29 [7]),
        .Q(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [7]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_2 ),
        .D(D),
        .Q(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [8]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [0]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [0]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [0]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ),
        .O(\sig_final_mux_bus[3]_36 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [1]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [1]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ),
        .O(\sig_final_mux_bus[3]_36 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [2]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [2]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [2]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ),
        .O(\sig_final_mux_bus[3]_36 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [3]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [3]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [3]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ),
        .O(\sig_final_mux_bus[3]_36 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [4]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [4]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [4]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ),
        .O(\sig_final_mux_bus[3]_36 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [5]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [5]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [5]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ),
        .O(\sig_final_mux_bus[3]_36 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [6]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [6]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [6]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ),
        .O(\sig_final_mux_bus[3]_36 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [7]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [7]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [7]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ),
        .O(\sig_final_mux_bus[3]_36 [7]));
  LUT3 #(
    .INIT(8'h8F)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8]_0 ),
        .I1(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_1 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFD5DAD0DF858A808)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_3__0 
       (.I0(sig_shift_case_reg[1]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [8]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [8]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [8]),
        .I5(p_0_in14_in),
        .O(\sig_pass_mux_bus[3]_27 ));
  LUT6 #(
    .INIT(64'h0F000FFF33553355)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4 
       (.I0(p_0_in14_in),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [8]),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [8]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [8]),
        .I5(sig_shift_case_reg[1]),
        .O(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8]_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_2 ),
        .D(\sig_final_mux_bus[3]_36 [0]),
        .Q(Q[0]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_2 ),
        .D(\sig_final_mux_bus[3]_36 [1]),
        .Q(Q[1]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_2 ),
        .D(\sig_final_mux_bus[3]_36 [2]),
        .Q(Q[2]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_2 ),
        .D(\sig_final_mux_bus[3]_36 [3]),
        .Q(Q[3]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_2 ),
        .D(\sig_final_mux_bus[3]_36 [4]),
        .Q(Q[4]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_2 ),
        .D(\sig_final_mux_bus[3]_36 [5]),
        .Q(Q[5]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_2 ),
        .D(\sig_final_mux_bus[3]_36 [6]),
        .Q(Q[6]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_2 ),
        .D(\sig_final_mux_bus[3]_36 [7]),
        .Q(Q[7]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_2 ),
        .D(\sig_pass_mux_bus[3]_27 ),
        .Q(Q[8]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000008080800080)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][0]_i_1 
       (.I0(sig_tlast_out_reg_0),
        .I1(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_1 ),
        .I2(lsig_eop_reg),
        .I3(lsig_0ffset_cntr),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]_0 ),
        .I5(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] ),
        .O(sig_tlast_out_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][0]_i_1 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [0]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][10]_i_1 
       (.I0(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [2]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][11]_i_1 
       (.I0(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [3]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][12]_i_1 
       (.I0(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [4]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][13]_i_1 
       (.I0(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [5]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][14]_i_1 
       (.I0(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [6]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][15]_i_1 
       (.I0(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [7]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][16]_i_1 
       (.I0(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [0]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][17]_i_1 
       (.I0(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [1]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][18]_i_1 
       (.I0(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [2]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][19]_i_1 
       (.I0(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [3]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][1]_i_1 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [1]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][20]_i_1 
       (.I0(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [4]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][21]_i_1 
       (.I0(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [5]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][22]_i_1 
       (.I0(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [6]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][23]_i_1 
       (.I0(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [7]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][24]_i_1 
       (.I0(Q[0]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][25]_i_1 
       (.I0(Q[1]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][26]_i_1 
       (.I0(Q[2]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][27]_i_1 
       (.I0(Q[3]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][28]_i_1 
       (.I0(Q[4]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][29]_i_1 
       (.I0(Q[5]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][2]_i_1 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [2]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][30]_i_1 
       (.I0(Q[6]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][31]_i_1 
       (.I0(Q[7]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][3]_i_1 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [3]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][4]_i_1 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [4]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][5]_i_1 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [5]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][6]_i_1 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [6]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][7]_i_1 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [7]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][8]_i_1 
       (.I0(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [0]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][9]_i_1 
       (.I0(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [1]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [9]));
  LUT6 #(
    .INIT(64'h8080800000008000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][0]_i_1 
       (.I0(sig_tlast_out_reg_0),
        .I1(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_1 ),
        .I2(lsig_eop_reg),
        .I3(lsig_0ffset_cntr),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]_0 ),
        .I5(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] ),
        .O(sig_tlast_out_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][0]_i_1 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [8]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][1]_i_1 
       (.I0(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [8]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][2]_i_1 
       (.I0(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [8]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][3]_i_1 
       (.I0(Q[8]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sig_burst_dbeat_cntr[2]_i_2 
       (.I0(sig_tlast_out_reg_0),
        .I1(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_1 ),
        .O(lsig_first_dbeat));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    \sig_byte_cntr[3]_i_2 
       (.I0(Q[8]),
        .I1(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [8]),
        .I2(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [8]),
        .I3(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [8]),
        .I4(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_1 ),
        .I5(sig_clr_dbc_reg),
        .O(\sig_byte_cntr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000742074207420)) 
    \sig_byte_cntr[3]_i_3 
       (.I0(Q[8]),
        .I1(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [8]),
        .I2(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [8]),
        .I3(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [8]),
        .I4(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_1 ),
        .I5(sig_clr_dbc_reg),
        .O(\sig_byte_cntr[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000099609960996)) 
    \sig_byte_cntr[3]_i_4 
       (.I0(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [8]),
        .I1(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [8]),
        .I2(Q[8]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [8]),
        .I4(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_1 ),
        .I5(sig_clr_dbc_reg),
        .O(\sig_byte_cntr[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hD222222222222222)) 
    \sig_byte_cntr[3]_i_6 
       (.I0(\sig_byte_cntr_reg[3] [2]),
        .I1(sig_ld_byte_cntr),
        .I2(Q[8]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [8]),
        .I4(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [8]),
        .I5(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [8]),
        .O(\sig_byte_cntr[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h2DDD2D2222D22222)) 
    \sig_byte_cntr[3]_i_7 
       (.I0(\sig_byte_cntr_reg[3] [1]),
        .I1(sig_ld_byte_cntr),
        .I2(Q[8]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [8]),
        .I4(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [8]),
        .I5(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [8]),
        .O(\sig_byte_cntr[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h2222D22DD22D2DD2)) 
    \sig_byte_cntr[3]_i_8 
       (.I0(\sig_byte_cntr_reg[3] [0]),
        .I1(sig_ld_byte_cntr),
        .I2(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [8]),
        .I3(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [8]),
        .I4(Q[8]),
        .I5(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [8]),
        .O(\sig_byte_cntr[3]_i_8_n_0 ));
  CARRY4 \sig_byte_cntr_reg[3]_i_1 
       (.CI(1'b0),
        .CO({CO,\sig_byte_cntr_reg[3]_i_1_n_1 ,\sig_byte_cntr_reg[3]_i_1_n_2 ,\sig_byte_cntr_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_byte_cntr[3]_i_2_n_0 ,\sig_byte_cntr[3]_i_3_n_0 ,\sig_byte_cntr[3]_i_4_n_0 }),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ),
        .S({S,\sig_byte_cntr[3]_i_6_n_0 ,\sig_byte_cntr[3]_i_7_n_0 ,\sig_byte_cntr[3]_i_8_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h80)) 
    sig_dre2ibtt_eop_reg_i_1
       (.I0(lsig_eop_reg),
        .I1(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_1 ),
        .I2(sig_tlast_out_reg_0),
        .O(sig_dre2ibtt_eop));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h5555DFDD)) 
    sig_dre_halted_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_dre_halted_reg_0),
        .I2(sig_dre_halted_reg_1),
        .I3(sig_flush_db2),
        .I4(sig_sm_ld_dre_cmd),
        .O(sig_dre_halted_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre_halted_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_dre_halted_i_1_n_0),
        .Q(sig_dre_halted_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h3F003F000000AA00)) 
    sig_dre_tvalid_i_i_1__0
       (.I0(sig_dre2ibtt_tvalid),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8]_0 ),
        .I2(sig_dre_tvalid_i_i_2__0_n_0),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I4(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_1 ),
        .I5(sig_advance_pipe_data16_out),
        .O(sig_dre_tvalid_i_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0040004000405555)) 
    sig_dre_tvalid_i_i_2__0
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_21 [9]),
        .I1(sig_dre_tvalid_i_i_3__0_n_0),
        .I2(sig_dre_tvalid_i_i_4__0_n_0),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ),
        .I4(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_22 [9]),
        .I5(sig_dre_tvalid_i_i_5__0_n_0),
        .O(sig_dre_tvalid_i_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h1)) 
    sig_dre_tvalid_i_i_3__0
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [9]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [9]),
        .O(sig_dre_tvalid_i_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h1)) 
    sig_dre_tvalid_i_i_4__0
       (.I0(sig_shift_case_reg[1]),
        .I1(sig_shift_case_reg[0]),
        .O(sig_dre_tvalid_i_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hFFF0EEEEFCFCFFFF)) 
    sig_dre_tvalid_i_i_5__0
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_24 [9]),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_23 [9]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_20 [9]),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_19 [9]),
        .I4(sig_shift_case_reg[1]),
        .I5(sig_shift_case_reg[0]),
        .O(sig_dre_tvalid_i_i_5__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre_tvalid_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_dre_tvalid_i_i_1__0_n_0),
        .Q(sig_dre2ibtt_tvalid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2E002E0000002E00)) 
    sig_flush_db1_i_1__0
       (.I0(sig_flush_db1),
        .I1(sig_dre2scatter_tready),
        .I2(sig_flush_db1_reg_0),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I4(sig_flush_db2),
        .I5(sig_dre_halted_reg_1),
        .O(sig_flush_db1_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_flush_db1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_flush_db1_i_1__0_n_0),
        .Q(sig_flush_db1),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC008)) 
    sig_flush_db2_i_1__0
       (.I0(sig_flush_db1),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(sig_flush_db2),
        .I3(sig_dre_halted_reg_1),
        .O(sig_flush_db2_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_flush_db2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_flush_db2_i_1__0_n_0),
        .Q(sig_flush_db2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h303000A0)) 
    sig_tlast_out_i_1__0
       (.I0(sig_tlast_out_reg_0),
        .I1(sig_dre_tvalid_i_i_2__0_n_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_1 ),
        .I4(sig_advance_pipe_data16_out),
        .O(sig_tlast_out_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_tlast_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_tlast_out_i_1__0_n_0),
        .Q(sig_tlast_out_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_full_wrap" *) 
module axi_vdma_0_axi_datamover_s2mm_full_wrap
   (sig_s_ready_out_reg,
    out,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wlast,
    sig_rst2all_stop_request_0,
    undrflo_err0,
    Q,
    ovrflo_err0,
    E,
    rd_en,
    \sig_strb_skid_reg_reg[1] ,
    \sig_strb_skid_reg_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    s2mm_halt_cmplt,
    m_axi_s2mm_bready,
    m_axi_s2mm_aclk,
    dout,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_s_h_halt_reg_reg,
    s2mm_halt,
    dma_err,
    s2mm_soft_reset,
    cmnd_wr_1,
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ,
    empty,
    m_axi_s2mm_wready,
    m_axi_s2mm_awready,
    \sig_input_addr_reg_reg[31] ,
    m_axi_s2mm_bresp,
    D,
    s_axis_s2mm_cmd_tvalid,
    m_axi_s2mm_bvalid,
    m_axis_s2mm_sts_tready);
  output sig_s_ready_out_reg;
  output out;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output m_axi_s2mm_wvalid;
  output m_axi_s2mm_wlast;
  output sig_rst2all_stop_request_0;
  output undrflo_err0;
  output [0:0]Q;
  output ovrflo_err0;
  output [0:0]E;
  output rd_en;
  output \sig_strb_skid_reg_reg[1] ;
  output \sig_strb_skid_reg_reg[2] ;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  output [31:0]m_axi_s2mm_awaddr;
  output [3:0]m_axi_s2mm_awlen;
  output [1:0]m_axi_s2mm_awsize;
  output [63:0]m_axi_s2mm_wdata;
  output [7:0]m_axi_s2mm_wstrb;
  output s2mm_halt_cmplt;
  output m_axi_s2mm_bready;
  input m_axi_s2mm_aclk;
  input [36:0]dout;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_s_h_halt_reg_reg;
  input s2mm_halt;
  input dma_err;
  input s2mm_soft_reset;
  input cmnd_wr_1;
  input [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  input empty;
  input m_axi_s2mm_wready;
  input m_axi_s2mm_awready;
  input [48:0]\sig_input_addr_reg_reg[31] ;
  input [1:0]m_axi_s2mm_bresp;
  input [1:0]D;
  input s_axis_s2mm_cmd_tvalid;
  input m_axi_s2mm_bvalid;
  input m_axis_s2mm_sts_tready;

  wire [1:0]D;
  wire [0:0]E;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_rd_empty ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_105 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_106 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_107 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_108 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_109 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_110 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_111 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_112 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_113 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_16 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_18 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_19 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_20 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_89 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_9 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_90 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_91 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_92 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_93 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_94 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_95 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_96 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_97 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_99 ;
  wire \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_dre_halted ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_74 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_75 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_76 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_77 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_79 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_80 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_81 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_82 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_83 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_2 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_48 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_49 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_50 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_51 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_52 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_53 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_55 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_56 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_58 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_59 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_60 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_61 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_62 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_63 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_64 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_65 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_66 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_67 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_68 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_69 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_70 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_71 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_72 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_73 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_74 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_75 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_76 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_77 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_78 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_79 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_80 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_81 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_82 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_83 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_84 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_85 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_86 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_87 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_88 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_89 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_90 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_91 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_92 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_93 ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ;
  wire [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire I_ADDR_CNTL_n_1;
  wire \I_CMD_FIFO/sig_init_done ;
  wire \I_CMD_FIFO/sig_rd_empty ;
  wire I_CMD_STATUS_n_11;
  wire I_CMD_STATUS_n_6;
  wire \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \I_DRE_CNTL_FIFO/sig_init_reg2 ;
  wire I_RESET_n_3;
  wire I_WR_DATA_CNTL_n_0;
  wire I_WR_DATA_CNTL_n_26;
  wire I_WR_DATA_CNTL_n_27;
  wire I_WR_DATA_CNTL_n_28;
  wire I_WR_DATA_CNTL_n_29;
  wire I_WR_DATA_CNTL_n_30;
  wire I_WR_DATA_CNTL_n_34;
  wire I_WR_DATA_CNTL_n_53;
  wire I_WR_STATUS_CNTLR_n_0;
  wire I_WR_STATUS_CNTLR_n_26;
  wire I_WR_STATUS_CNTLR_n_27;
  wire I_WR_STATUS_CNTLR_n_28;
  wire I_WR_STATUS_CNTLR_n_31;
  wire I_WR_STATUS_CNTLR_n_32;
  wire [0:0]Q;
  wire cmnd_wr_1;
  wire dma_err;
  wire [36:0]dout;
  wire empty;
  wire lsig_0ffset_cntr;
  wire lsig_end_of_cmd_reg;
  wire lsig_eop_reg;
  wire lsig_first_dbeat;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [3:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [1:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [63:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [7:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_s2mm_sts_tready;
  wire out;
  wire ovrflo_err0;
  wire p_0_in3_in;
  wire rd_en;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_soft_reset;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire [2:0]sig_byte_cntr;
  wire [2:0]sig_child_addr_cntr_lsh_reg;
  wire sig_child_qual_first_of_2;
  wire sig_child_tag_reg0;
  wire sig_clr_dbc_reg;
  wire [63:0]sig_cmd2mstr_command;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_data2skid_wlast;
  wire [7:0]sig_data2skid_wstrb;
  wire [15:0]sig_data2wsc_bytes_rcvd;
  wire sig_data2wsc_calc_err;
  wire sig_data2wsc_cmd_cmplt;
  wire sig_data2wsc_eop;
  wire sig_data2wsc_valid;
  wire sig_dre2ibtt_eop;
  wire [31:0]sig_dre2ibtt_tdata;
  wire sig_dre2ibtt_tlast;
  wire [3:0]sig_dre2ibtt_tstrb;
  wire sig_dre2ibtt_tvalid;
  wire sig_good_strm_dbeat9_out;
  wire sig_halt_reg;
  wire sig_halt_reg_dly3;
  wire [3:0]sig_ibtt2wdc_stbs_asserted;
  wire [63:0]sig_ibtt2wdc_tdata;
  wire sig_ibtt2wdc_tlast;
  wire [7:0]sig_ibtt2wdc_tstrb;
  wire sig_ibtt2wdc_tvalid;
  wire [48:0]\sig_input_addr_reg_reg[31] ;
  wire sig_input_cache_type_reg0;
  wire sig_input_reg_empty;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_ld_byte_cntr;
  wire [31:3]sig_mstr2addr_addr;
  wire [0:0]sig_mstr2addr_burst;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_calc_error;
  wire sig_mstr2data_cmd_last;
  wire sig_mstr2data_cmd_valid;
  wire [3:0]sig_mstr2data_len;
  wire [2:0]sig_mstr2data_saddr_lsb;
  wire sig_mstr2data_sequential;
  wire [15:0]sig_mstr2dre_btt;
  wire sig_mstr2dre_calc_error;
  wire sig_mstr2dre_cmd_cmplt;
  wire sig_mstr2dre_cmd_valid;
  wire [1:0]sig_mstr2dre_dre_dest_align;
  wire sig_mstr2dre_eof;
  wire sig_mstr2dre_sf_strt_offset;
  wire sig_next_calc_error_reg;
  wire sig_pcc2sf_xfer_ready;
  wire sig_pop_xd_fifo;
  wire sig_psm_halt;
  wire sig_psm_pop_input_cmd;
  wire sig_rst2all_stop_request_0;
  wire sig_s_h_halt_reg_reg;
  wire sig_s_ready_out_reg;
  wire sig_sf2pcc_cmd_cmplt;
  wire sig_sf2pcc_packet_eop;
  wire [6:0]sig_sf2pcc_xfer_bytes;
  wire sig_sf_strt_addr_offset;
  wire sig_skid2data_wready;
  wire [7:0]sig_strb_skid_mux_out;
  wire [7:0]sig_strb_skid_reg;
  wire \sig_strb_skid_reg_reg[1] ;
  wire \sig_strb_skid_reg_reg[2] ;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire [31:4]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;
  wire [3:0]sig_xfer_len;
  wire undrflo_err0;

  axi_vdma_0_axi_datamover_indet_btt \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT 
       (.CO(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_48 ),
        .D({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_91 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_92 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_93 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_94 }),
        .E(sig_good_strm_dbeat9_out),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[3] ({I_WR_DATA_CNTL_n_26,I_WR_DATA_CNTL_n_27,I_WR_DATA_CNTL_n_28,I_WR_DATA_CNTL_n_29}),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]_0 (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_56 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0 ({sig_dre2ibtt_tstrb[0],sig_dre2ibtt_tdata[7:0]}),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1]_0 ({sig_dre2ibtt_tstrb[1],sig_dre2ibtt_tdata[15:8]}),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2]_0 ({sig_dre2ibtt_tstrb[2],sig_dre2ibtt_tdata[23:16]}),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3]_0 ({sig_dre2ibtt_tstrb[3],sig_dre2ibtt_tdata[31:24]}),
        .\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_58 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_59 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_60 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_61 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_62 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_63 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_64 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_65 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_66 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_67 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_68 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_69 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_70 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_71 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_72 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_73 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_74 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_75 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_76 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_77 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_78 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_79 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_80 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_81 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_82 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_83 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_84 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_85 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_86 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_87 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_88 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_89 }),
        .\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]_0 (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_55 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]_0 ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_90 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_91 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_92 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_93 }),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_19 ),
        .\INCLUDE_PACKING.lsig_first_dbeat_reg_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_16 ),
        .O({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_105 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_106 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_107 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_108 }),
        .Q(sig_byte_cntr),
        .S(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_20 ),
        .dout({sig_sf2pcc_packet_eop,sig_sf2pcc_cmd_cmplt,sig_sf2pcc_xfer_bytes}),
        .empty(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_9 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] (sig_xfer_len),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_109 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_110 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_111 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_112 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_113 }),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_96 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_97 ),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .lsig_end_of_cmd_reg(lsig_end_of_cmd_reg),
        .lsig_eop_reg(lsig_eop_reg),
        .lsig_first_dbeat(lsig_first_dbeat),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_ibtt2wdc_tvalid),
        .rd_en(sig_pop_xd_fifo),
        .\sig_byte_cntr_reg[3]_0 ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_49 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_50 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_51 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_52 }),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[3] ({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_80 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_81 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_82 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_83 }),
        .\sig_child_addr_cntr_lsh_reg[7] ({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_74 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_75 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_76 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_77 }),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_child_qual_first_of_2_reg(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_95 ),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .\sig_data_reg_out_reg[67] ({sig_ibtt2wdc_stbs_asserted,sig_ibtt2wdc_tdata}),
        .sig_dre2ibtt_eop(sig_dre2ibtt_eop),
        .sig_dre2ibtt_tlast(sig_dre2ibtt_tlast),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_dre_halted(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_dre_halted ),
        .sig_dre_halted_reg(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_99 ),
        .sig_dre_tvalid_i_reg(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_18 ),
        .sig_ibtt2wdc_tlast(sig_ibtt2wdc_tlast),
        .sig_init_reg(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_ld_byte_cntr(sig_ld_byte_cntr),
        .sig_m_valid_out_reg(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_89 ),
        .sig_m_valid_out_reg_0(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_90 ),
        .sig_m_valid_out_reg_1(I_WR_DATA_CNTL_n_30),
        .sig_pcc2sf_xfer_ready(sig_pcc2sf_xfer_ready),
        .sig_sf_strt_addr_offset(sig_sf_strt_addr_offset),
        .\sig_strb_reg_out_reg[7] (sig_ibtt2wdc_tstrb),
        .sig_stream_rst(sig_stream_rst),
        .\sig_xfer_len_reg_reg[0] (\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_79 ));
  axi_vdma_0_axi_datamover_ibttcc \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC 
       (.D(sig_xfer_len),
        .\FSM_onehot_sig_csm_state_reg[1]_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_97 ),
        .\FSM_onehot_sig_csm_state_reg[4]_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_96 ),
        .O({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_105 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_106 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_107 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_108 }),
        .Q(\I_CMD_FIFO/sig_rd_empty ),
        .SR(sig_child_tag_reg0),
        .dout({sig_sf2pcc_packet_eop,sig_sf2pcc_cmd_cmplt,sig_sf2pcc_xfer_bytes}),
        .empty(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_9 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] ({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_80 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_81 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_82 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_83 }),
        .in({sig_mstr2data_calc_error,sig_mstr2addr_burst,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2data_saddr_lsb}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_cmd2mstr_command[63:32],sig_cmd2mstr_command[30],sig_cmd2mstr_command[23],sig_cmd2mstr_command[15:0]}),
        .rd_en(sig_pop_xd_fifo),
        .\sig_child_addr_cntr_lsh_reg[0]_0 (\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_79 ),
        .\sig_child_addr_cntr_lsh_reg[11]_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_109 ),
        .\sig_child_addr_cntr_lsh_reg[2]_0 (sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[7]_0 ({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_110 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_111 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_112 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_113 }),
        .\sig_child_addr_reg_reg[7]_0 ({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_74 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_75 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_76 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_77 }),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_cmd2addr_valid_reg_0(I_ADDR_CNTL_n_1),
        .sig_cmd2data_valid_reg_0(I_WR_DATA_CNTL_n_0),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_1(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_2(\I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_input_cache_type_reg0(sig_input_cache_type_reg0),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_pcc2sf_xfer_ready(sig_pcc2sf_xfer_ready),
        .sig_psm_halt(sig_psm_halt),
        .sig_psm_pop_input_cmd(sig_psm_pop_input_cmd),
        .\sig_realign_strt_offset_reg_reg[0]_0 ({sig_mstr2dre_sf_strt_offset,sig_mstr2dre_calc_error,sig_mstr2dre_cmd_cmplt,sig_mstr2dre_eof,sig_mstr2dre_btt,sig_mstr2dre_dre_dest_align}),
        .\sig_realign_strt_offset_reg_reg[0]_1 (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_2 ),
        .sig_wr_fifo(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ),
        .sig_wr_fifo_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ),
        .sig_xfer_cmd_cmplt_reg_reg_0({sig_mstr2data_cmd_last,sig_mstr2data_sequential}),
        .sig_xfer_is_seq_reg_reg_0(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_95 ));
  axi_vdma_0_axi_datamover_s2mm_realign \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER 
       (.CO(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_48 ),
        .D(D),
        .FIFO_Full_reg(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_2 ),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_99 ),
        .\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8] ({sig_dre2ibtt_tstrb[0],sig_dre2ibtt_tdata[7:0]}),
        .\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] ({sig_dre2ibtt_tstrb[1],sig_dre2ibtt_tdata[15:8]}),
        .\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] ({sig_dre2ibtt_tstrb[2],sig_dre2ibtt_tdata[23:16]}),
        .\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_18 ),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_58 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_59 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_60 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_61 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_62 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_63 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_64 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_65 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_66 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_67 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_68 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_69 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_70 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_71 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_72 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_73 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_74 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_75 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_76 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_77 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_78 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_79 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_80 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_81 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_82 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_83 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_84 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_85 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_86 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_87 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_88 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_89 }),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_49 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_50 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_51 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_52 }),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_90 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_91 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_92 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_93 }),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_16 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_19 ),
        .Q({sig_dre2ibtt_tstrb[3],sig_dre2ibtt_tdata[31:24]}),
        .S(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_20 ),
        .dout(dout),
        .empty(empty),
        .in({sig_mstr2dre_sf_strt_offset,sig_mstr2dre_calc_error,sig_mstr2dre_cmd_cmplt,sig_mstr2dre_eof,sig_mstr2dre_btt,sig_mstr2dre_dre_dest_align}),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .lsig_first_dbeat(lsig_first_dbeat),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .rd_en(rd_en),
        .\sig_byte_cntr_reg[3] (sig_byte_cntr),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_dre2ibtt_eop(sig_dre2ibtt_eop),
        .sig_dre2ibtt_tlast(sig_dre2ibtt_tlast),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_dre_halted(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_dre_halted ),
        .sig_inhibit_rdy_n(\I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_reg(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_init_reg2(\I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_init_reg2_reg(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_53 ),
        .sig_ld_byte_cntr(sig_ld_byte_cntr),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_sf_strt_addr_offset(sig_sf_strt_addr_offset),
        .\sig_strb_skid_reg_reg[1] (\sig_strb_skid_reg_reg[1] ),
        .\sig_strb_skid_reg_reg[2] (\sig_strb_skid_reg_reg[2] ),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_out_reg(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_55 ),
        .sig_tlast_out_reg_0(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_56 ));
  axi_vdma_0_axi_datamover_addr_cntl__parameterized0 I_ADDR_CNTL
       (.FIFO_Full_reg(I_ADDR_CNTL_n_1),
        .in({sig_mstr2data_calc_error,sig_mstr2addr_burst,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2data_saddr_lsb}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .out(sig_addr2data_addr_posted),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_WR_STATUS_CNTLR_n_28),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ));
  axi_vdma_0_axi_datamover_cmd_status__parameterized0 I_CMD_STATUS
       (.E(E),
        .\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 (\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .\INFERRED_GEN.cnt_i_reg[2]_2 (\I_CMD_FIFO/sig_rd_empty ),
        .Q(Q),
        .cmnd_wr_1(cmnd_wr_1),
        .dma_err(dma_err),
        .in({sig_wsc2stat_status[31],sig_wsc2stat_status[23:8],sig_wsc2stat_status[6:4]}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .out({sig_cmd2mstr_command[63:32],sig_cmd2mstr_command[30],sig_cmd2mstr_command[23],sig_cmd2mstr_command[15:0]}),
        .ovrflo_err0(ovrflo_err0),
        .s2mm_halt(s2mm_halt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_dqual_reg_empty_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_rd_empty ),
        .sig_inhibit_rdy_n_reg(I_CMD_STATUS_n_6),
        .sig_inhibit_rdy_n_reg_0(I_CMD_STATUS_n_11),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_reg(I_WR_STATUS_CNTLR_n_26),
        .sig_init_done_reg_0(I_WR_STATUS_CNTLR_n_27),
        .\sig_input_addr_reg_reg[31] (\sig_input_addr_reg_reg[31] ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_psm_halt(sig_psm_halt),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .undrflo_err0(undrflo_err0));
  axi_vdma_0_axi_datamover_reset I_RESET
       (.m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_halt_cmplt_reg_0(I_WR_STATUS_CNTLR_n_31),
        .sig_halt_cmplt_reg_1(I_WR_DATA_CNTL_n_34),
        .sig_halt_cmplt_reg_2(I_WR_STATUS_CNTLR_n_32),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_rst2all_stop_request_0(sig_rst2all_stop_request_0),
        .sig_s_h_halt_reg_reg_0(I_RESET_n_3),
        .sig_s_h_halt_reg_reg_1(sig_s_h_halt_reg_reg),
        .sig_stream_rst(sig_stream_rst));
  axi_vdma_0_axi_datamover_skid2mm_buf I_S2MM_MMAP_SKID_BUF
       (.D(sig_ibtt2wdc_tdata),
        .Q(sig_strb_skid_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .out(p_0_in3_in),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_init_reg(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_last_skid_mux_out(sig_last_skid_mux_out),
        .sig_last_skid_reg(sig_last_skid_reg),
        .sig_m_valid_out_reg_0(I_WR_DATA_CNTL_n_53),
        .sig_s_ready_out_reg_0(sig_skid2data_wready),
        .\sig_strb_reg_out_reg[7]_0 (sig_strb_skid_mux_out),
        .\sig_strb_skid_reg_reg[7]_0 (sig_data2skid_wstrb),
        .sig_stream_rst(sig_stream_rst));
  axi_vdma_0_axi_datamover_wrdata_cntl I_WR_DATA_CNTL
       (.D({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_91 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_92 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_93 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_94 }),
        .E(sig_good_strm_dbeat9_out),
        .FIFO_Full_reg(I_WR_DATA_CNTL_n_0),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 (sig_ibtt2wdc_stbs_asserted),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_90 ),
        .\GEN_INDET_BTT.lsig_eop_reg_reg_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_89 ),
        .Q(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_rd_empty ),
        .in({sig_data2wsc_eop,sig_data2wsc_bytes_rcvd,sig_data2wsc_cmd_cmplt,sig_data2wsc_calc_err}),
        .lsig_end_of_cmd_reg(lsig_end_of_cmd_reg),
        .lsig_eop_reg(lsig_eop_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_ibtt2wdc_tvalid),
        .\sig_addr_posted_cntr_reg[2]_0 (sig_addr2data_addr_posted),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_dqual_reg_empty_reg_0(I_CMD_STATUS_n_11),
        .sig_dqual_reg_empty_reg_1(sig_skid2data_wready),
        .sig_first_dbeat_reg_0(sig_data2skid_wstrb),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_halt_reg_reg(I_WR_DATA_CNTL_n_30),
        .sig_halt_reg_reg_0(I_WR_DATA_CNTL_n_53),
        .sig_ibtt2wdc_tlast(sig_ibtt2wdc_tlast),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_53 ),
        .sig_last_reg_out_reg(p_0_in3_in),
        .sig_last_skid_mux_out(sig_last_skid_mux_out),
        .sig_last_skid_reg(sig_last_skid_reg),
        .sig_m_valid_out_reg({I_WR_DATA_CNTL_n_26,I_WR_DATA_CNTL_n_27,I_WR_DATA_CNTL_n_28,I_WR_DATA_CNTL_n_29}),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg_0(I_WR_DATA_CNTL_n_34),
        .sig_next_calc_error_reg_reg_1({sig_mstr2data_calc_error,sig_mstr2data_cmd_last,sig_mstr2data_sequential,sig_mstr2data_len,sig_mstr2data_saddr_lsb}),
        .sig_push_to_wsc_reg_0(I_WR_STATUS_CNTLR_n_0),
        .\sig_strb_reg_out_reg[7] (sig_strb_skid_mux_out),
        .\sig_strb_reg_out_reg[7]_0 (sig_ibtt2wdc_tstrb),
        .\sig_strb_reg_out_reg[7]_1 (sig_strb_skid_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ),
        .sig_wr_fifo_1(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ));
  axi_vdma_0_axi_datamover_wr_status_cntl I_WR_STATUS_CNTLR
       (.FIFO_Full_reg(I_WR_STATUS_CNTLR_n_0),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 (I_CMD_STATUS_n_6),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ({sig_data2wsc_eop,sig_data2wsc_bytes_rcvd,sig_data2wsc_cmd_cmplt,sig_data2wsc_calc_err}),
        .SR(sig_child_tag_reg0),
        .in({sig_wsc2stat_status[31],sig_wsc2stat_status[23:8],sig_wsc2stat_status[6:4]}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(sig_addr2data_addr_posted),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(I_WR_STATUS_CNTLR_n_31),
        .sig_calc_error_reg_reg_0(I_WR_STATUS_CNTLR_n_32),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_reg_0(I_RESET_n_3),
        .sig_inhibit_rdy_n(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_1(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_reg(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_init_reg2(\I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_init_reg_reg(I_WR_STATUS_CNTLR_n_26),
        .sig_init_reg_reg_0(I_WR_STATUS_CNTLR_n_27),
        .sig_init_reg_reg_1(I_WR_STATUS_CNTLR_n_28),
        .sig_input_cache_type_reg0(sig_input_cache_type_reg0),
        .sig_psm_pop_input_cmd(sig_psm_pop_input_cmd),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wr_fifo(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_realign" *) 
module axi_vdma_0_axi_datamover_s2mm_realign
   (sig_s_ready_out_reg,
    out,
    FIFO_Full_reg,
    sig_init_reg2,
    sig_dre2ibtt_tvalid,
    sig_dre_halted,
    sig_dre2ibtt_tlast,
    sig_sf_strt_addr_offset,
    rd_en,
    \sig_strb_skid_reg_reg[1] ,
    \sig_strb_skid_reg_reg[2] ,
    lsig_first_dbeat,
    Q,
    \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8] ,
    \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] ,
    \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] ,
    CO,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ,
    sig_init_reg2_reg,
    sig_inhibit_rdy_n,
    sig_tlast_out_reg,
    sig_tlast_out_reg_0,
    sig_dre2ibtt_eop,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] ,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    dout,
    sig_init_reg,
    empty,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ,
    \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 ,
    sig_clr_dbc_reg,
    S,
    \sig_byte_cntr_reg[3] ,
    sig_ld_byte_cntr,
    sig_init_done,
    sig_mstr2dre_cmd_valid,
    lsig_0ffset_cntr,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] ,
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ,
    in,
    D);
  output sig_s_ready_out_reg;
  output out;
  output FIFO_Full_reg;
  output sig_init_reg2;
  output sig_dre2ibtt_tvalid;
  output sig_dre_halted;
  output sig_dre2ibtt_tlast;
  output sig_sf_strt_addr_offset;
  output rd_en;
  output \sig_strb_skid_reg_reg[1] ;
  output \sig_strb_skid_reg_reg[2] ;
  output lsig_first_dbeat;
  output [8:0]Q;
  output [8:0]\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8] ;
  output [8:0]\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] ;
  output [8:0]\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] ;
  output [0:0]CO;
  output [3:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ;
  output sig_init_reg2_reg;
  output sig_inhibit_rdy_n;
  output [0:0]sig_tlast_out_reg;
  output [0:0]sig_tlast_out_reg_0;
  output sig_dre2ibtt_eop;
  output [31:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] ;
  output [3:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [36:0]dout;
  input sig_init_reg;
  input empty;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  input \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 ;
  input sig_clr_dbc_reg;
  input [0:0]S;
  input [2:0]\sig_byte_cntr_reg[3] ;
  input sig_ld_byte_cntr;
  input sig_init_done;
  input sig_mstr2dre_cmd_valid;
  input lsig_0ffset_cntr;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ;
  input [21:0]in;
  input [1:0]D;

  wire [0:0]CO;
  wire [1:0]D;
  wire FIFO_Full_reg;
  wire \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_5 ;
  wire \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_50 ;
  wire \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_55 ;
  wire \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_6 ;
  wire \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_7 ;
  wire \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_92 ;
  wire \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_93 ;
  wire \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg_n_0_[0] ;
  wire \GEN_INCLUDE_DRE.lsig_pushreg_full_reg_n_0 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_10 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_11 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_12 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_17 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_7 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_8 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_9 ;
  wire \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]0 ;
  wire \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]0 ;
  wire \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]0 ;
  wire \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]0 ;
  wire [8:0]\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8] ;
  wire [8:0]\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ;
  wire [8:0]\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ;
  wire [31:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] ;
  wire [3:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ;
  wire [3:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ;
  wire I_DRE_CNTL_FIFO_n_2;
  wire I_DRE_CNTL_FIFO_n_24;
  wire [8:0]Q;
  wire [0:0]S;
  wire [36:0]dout;
  wire empty;
  wire [21:0]in;
  wire lsig_0ffset_cntr;
  wire lsig_cmd_fetch_pause;
  wire lsig_eop_reg;
  wire lsig_first_dbeat;
  wire lsig_pullreg_empty;
  wire lsig_set_eop;
  wire m_axi_s2mm_aclk;
  wire out;
  wire [7:0]p_1_in;
  wire [7:0]p_1_in__0;
  wire [7:0]p_1_in__1;
  wire [7:0]p_1_in__2;
  wire rd_en;
  wire sig_advance_pipe_data16_out;
  wire [2:0]\sig_byte_cntr_reg[3] ;
  wire sig_clr_dbc_reg;
  wire [26:6]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [2:0]sig_cmdcntl_sm_state;
  wire [2:0]sig_cmdcntl_sm_state_ns;
  wire sig_dre2ibtt_eop;
  wire sig_dre2ibtt_tlast;
  wire sig_dre2ibtt_tvalid;
  wire sig_dre2scatter_tready;
  wire sig_dre_halted;
  wire [8:8]\sig_final_mux_bus[2]_30 ;
  wire sig_flush_db1;
  wire sig_flush_db2;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_init_reg2_reg;
  wire sig_ld_byte_cntr;
  wire sig_mstr2dre_cmd_valid;
  wire sig_need_cmd_flush;
  wire sig_rd_empty;
  wire sig_s_ready_out_reg;
  wire sig_scatter2drc_cmd_ready;
  wire [1:0]sig_scatter2dre_src_align;
  wire sig_sf_strt_addr_offset;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire \sig_strb_skid_reg_reg[1] ;
  wire \sig_strb_skid_reg_reg[2] ;
  wire sig_stream_rst;
  wire [3:0]sig_tlast_enables;
  wire [0:0]sig_tlast_out_reg;
  wire [0:0]sig_tlast_out_reg_0;

  (* FSM_ENCODED_STATES = "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmdcntl_sm_state_ns[0]),
        .Q(sig_cmdcntl_sm_state[0]),
        .R(sig_stream_rst));
  (* FSM_ENCODED_STATES = "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_DRE_CNTL_FIFO_n_24),
        .Q(sig_cmdcntl_sm_state[1]),
        .R(sig_stream_rst));
  (* FSM_ENCODED_STATES = "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmdcntl_sm_state_ns[2]),
        .Q(sig_cmdcntl_sm_state[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_12 ),
        .Q(lsig_cmd_fetch_pause),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_17 ),
        .Q(sig_need_cmd_flush),
        .R(1'b0));
  axi_vdma_0_axi_datamover_s2mm_dre \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK 
       (.CO(CO),
        .D(\sig_final_mux_bus[2]_30 ),
        .E(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]0 ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[1] (\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_92 ),
        .\GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0] (\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg_n_0_[0] ),
        .\GEN_INCLUDE_DRE.lsig_pullreg_empty_reg (\GEN_INCLUDE_DRE.lsig_pushreg_full_reg_n_0 ),
        .\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] (\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_50 ),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_9 ),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 (\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]0 ),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 ({sig_tlast_enables[0],p_1_in__0}),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_10 ),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 (\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]0 ),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 ({sig_tlast_enables[1],p_1_in__1}),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ({sig_tlast_enables[2],p_1_in__2}),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8]_0 (\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_6 ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_8 ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]0 ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 ({sig_tlast_enables[3],p_1_in}),
        .\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 (\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8] ),
        .\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 (\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] ),
        .\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 (\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] ),
        .\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_1 (\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 ),
        .\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_2 (\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 (\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] ),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 (\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_1 (\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_2 (\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] (sig_sf_strt_addr_offset),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]_0 (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] (\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .Q(Q),
        .S(S),
        .SR(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_11 ),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .lsig_eop_reg(lsig_eop_reg),
        .lsig_first_dbeat(lsig_first_dbeat),
        .lsig_pullreg_empty(lsig_pullreg_empty),
        .lsig_set_eop(lsig_set_eop),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_cmd_fifo_data_out[7:6]),
        .sig_advance_pipe_data16_out(sig_advance_pipe_data16_out),
        .\sig_byte_cntr_reg[3] (\sig_byte_cntr_reg[3] ),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_dre2ibtt_eop(sig_dre2ibtt_eop),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_dre2scatter_tready(sig_dre2scatter_tready),
        .sig_dre_halted_reg_0(sig_dre_halted),
        .sig_dre_halted_reg_1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db1_reg_0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_7 ),
        .sig_flush_db2(sig_flush_db2),
        .sig_flush_db2_reg_0(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_93 ),
        .sig_ld_byte_cntr(sig_ld_byte_cntr),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_scatter2drc_cmd_ready(sig_scatter2drc_cmd_ready),
        .sig_scatter2dre_src_align(sig_scatter2dre_src_align),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_reg(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_7 ),
        .sig_sm_ld_dre_cmd_reg_0(sig_cmdcntl_sm_state[1]),
        .sig_sm_pop_cmd_fifo_reg(sig_rd_empty),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_out_reg_0(sig_dre2ibtt_tlast),
        .sig_tlast_out_reg_1(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_5 ),
        .sig_tlast_out_reg_2(sig_tlast_out_reg),
        .sig_tlast_out_reg_3(sig_tlast_out_reg_0),
        .sig_tlast_out_reg_4(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_55 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_DRE.lsig_eop_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_55 ),
        .Q(lsig_eop_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_50 ),
        .Q(sig_sf_strt_addr_offset),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_DRE.lsig_pullreg_empty_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_5 ),
        .Q(lsig_pullreg_empty),
        .S(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_DRE_CNTL_FIFO_n_2),
        .Q(\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg_n_0_[0] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_DRE.lsig_pushreg_full_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_7 ),
        .Q(\GEN_INCLUDE_DRE.lsig_pushreg_full_reg_n_0 ),
        .R(sig_stream_rst));
  axi_vdma_0_axi_datamover_s2mm_scatter \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER 
       (.D(\sig_final_mux_bus[2]_30 ),
        .E(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]0 ),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ({sig_cmd_fifo_data_out[26:25],sig_cmd_fifo_data_out[23:8]}),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_12 ),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] (\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] (\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_6 ),
        .\INFERRED_GEN.cnt_i_reg[4] (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_7 ),
        .\INFERRED_GEN.cnt_i_reg[4]_0 ({sig_tlast_enables[3],p_1_in}),
        .SR(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_11 ),
        .dout(dout),
        .empty(empty),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .lsig_set_eop(lsig_set_eop),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .rd_en(rd_en),
        .sig_advance_pipe_data16_out(sig_advance_pipe_data16_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_8 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_9 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_10 ),
        .sig_dre2scatter_tready(sig_dre2scatter_tready),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db2(sig_flush_db2),
        .sig_flush_db2_reg(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ),
        .sig_flush_db2_reg_0(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ),
        .sig_init_reg(sig_init_reg),
        .\sig_mssa_index_reg_out_reg[1] (D),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_scatter2drc_cmd_ready(sig_scatter2drc_cmd_ready),
        .sig_scatter2dre_src_align(sig_scatter2dre_src_align),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_reg(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_17 ),
        .\sig_strb_reg_out_reg[0] (\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]0 ),
        .\sig_strb_reg_out_reg[1] (\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]0 ),
        .\sig_strb_reg_out_reg[1]_0 ({sig_tlast_enables[0],p_1_in__0}),
        .\sig_strb_reg_out_reg[2] ({sig_tlast_enables[1],p_1_in__1}),
        .\sig_strb_reg_out_reg[3] (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]0 ),
        .\sig_strb_reg_out_reg[3]_0 ({sig_tlast_enables[2],p_1_in__2}),
        .\sig_strb_skid_reg_reg[1] (\sig_strb_skid_reg_reg[1] ),
        .\sig_strb_skid_reg_reg[2] (\sig_strb_skid_reg_reg[2] ),
        .sig_stream_rst(sig_stream_rst));
  axi_vdma_0_axi_datamover_fifo__parameterized7 I_DRE_CNTL_FIFO
       (.D({sig_cmdcntl_sm_state_ns[2],I_DRE_CNTL_FIFO_n_24,sig_cmdcntl_sm_state_ns[0]}),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] (\GEN_INCLUDE_DRE.lsig_pushreg_full_reg_n_0 ),
        .\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 (\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg_n_0_[0] ),
        .\INFERRED_GEN.cnt_i_reg[2] (sig_rd_empty),
        .Q(sig_cmdcntl_sm_state),
        .in(in),
        .lsig_first_dbeat(lsig_first_dbeat),
        .lsig_pullreg_empty(lsig_pullreg_empty),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_cmd_fifo_data_out[26:25],sig_cmd_fifo_data_out[23:6]}),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_init_reg2_reg_0(sig_init_reg2_reg),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_ld_dre_cmd_reg(I_DRE_CNTL_FIFO_n_2),
        .sig_sm_ld_dre_cmd_reg_0(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_92 ),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_sm_pop_cmd_fifo_reg(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_93 ),
        .sig_stream_rst(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_dre_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_dre_cmd_ns),
        .Q(sig_sm_ld_dre_cmd),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_cmd_fifo_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_cmd_fifo_ns),
        .Q(sig_sm_pop_cmd_fifo),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_scatter" *) 
module axi_vdma_0_axi_datamover_s2mm_scatter
   (sig_s_ready_out_reg,
    out,
    sig_scatter2drc_cmd_ready,
    rd_en,
    \sig_strb_skid_reg_reg[1] ,
    \sig_strb_skid_reg_reg[2] ,
    sig_dre2scatter_tready,
    \INFERRED_GEN.cnt_i_reg[4] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    SR,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ,
    \sig_strb_reg_out_reg[3] ,
    \sig_strb_reg_out_reg[0] ,
    \sig_strb_reg_out_reg[1] ,
    E,
    sig_sm_pop_cmd_fifo_reg,
    lsig_set_eop,
    sig_flush_db2_reg,
    sig_advance_pipe_data16_out,
    sig_flush_db2_reg_0,
    \sig_strb_reg_out_reg[1]_0 ,
    \sig_strb_reg_out_reg[3]_0 ,
    \sig_strb_reg_out_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[4]_0 ,
    sig_scatter2dre_src_align,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    dout,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    empty,
    sig_sm_ld_dre_cmd,
    sig_init_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_flush_db1,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ,
    sig_need_cmd_flush,
    lsig_cmd_fetch_pause,
    sig_sm_pop_cmd_fifo,
    sig_flush_db2,
    D,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ,
    \sig_mssa_index_reg_out_reg[1] );
  output sig_s_ready_out_reg;
  output out;
  output sig_scatter2drc_cmd_ready;
  output rd_en;
  output \sig_strb_skid_reg_reg[1] ;
  output \sig_strb_skid_reg_reg[2] ;
  output sig_dre2scatter_tready;
  output \INFERRED_GEN.cnt_i_reg[4] ;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  output [0:0]SR;
  output \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  output [0:0]\sig_strb_reg_out_reg[3] ;
  output [0:0]\sig_strb_reg_out_reg[0] ;
  output [0:0]\sig_strb_reg_out_reg[1] ;
  output [0:0]E;
  output sig_sm_pop_cmd_fifo_reg;
  output lsig_set_eop;
  output [0:0]sig_flush_db2_reg;
  output sig_advance_pipe_data16_out;
  output [0:0]sig_flush_db2_reg_0;
  output [8:0]\sig_strb_reg_out_reg[1]_0 ;
  output [8:0]\sig_strb_reg_out_reg[3]_0 ;
  output [8:0]\sig_strb_reg_out_reg[2] ;
  output [8:0]\INFERRED_GEN.cnt_i_reg[4]_0 ;
  output [1:0]sig_scatter2dre_src_align;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input [36:0]dout;
  input [17:0]\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  input empty;
  input sig_sm_ld_dre_cmd;
  input sig_init_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_flush_db1;
  input \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  input sig_need_cmd_flush;
  input lsig_cmd_fetch_pause;
  input sig_sm_pop_cmd_fifo;
  input sig_flush_db2;
  input [0:0]D;
  input \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ;
  input [1:0]\sig_mssa_index_reg_out_reg[1] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [17:0]\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  wire \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire [8:0]\INFERRED_GEN.cnt_i_reg[4]_0 ;
  wire I_MSSAI_SKID_BUF_n_10;
  wire I_MSSAI_SKID_BUF_n_11;
  wire I_MSSAI_SKID_BUF_n_12;
  wire I_MSSAI_SKID_BUF_n_14;
  wire I_MSSAI_SKID_BUF_n_28;
  wire I_MSSAI_SKID_BUF_n_29;
  wire I_MSSAI_SKID_BUF_n_7;
  wire I_TSTRB_FIFO_n_0;
  wire I_TSTRB_FIFO_n_14;
  wire I_TSTRB_FIFO_n_23;
  wire SLICE_INSERTION_n_1;
  wire SLICE_INSERTION_n_10;
  wire SLICE_INSERTION_n_2;
  wire SLICE_INSERTION_n_4;
  wire SLICE_INSERTION_n_6;
  wire SLICE_INSERTION_n_7;
  wire SLICE_INSERTION_n_8;
  wire SLICE_INSERTION_n_9;
  wire [0:0]SR;
  wire [36:0]dout;
  wire empty;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg3;
  wire lsig_absorb2tlast;
  wire lsig_cmd_fetch_pause;
  wire lsig_set_absorb2tlast;
  wire lsig_set_eop;
  wire m_axi_s2mm_aclk;
  wire out;
  wire p_1_in2_in;
  wire rd_en;
  wire [15:0]sel0;
  wire sig_advance_pipe_data16_out;
  wire sig_btt_cntr02_out;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire [15:0]sig_btt_cntr_dup;
  wire [15:0]sig_btt_cntr_prv0;
  wire sig_btt_cntr_prv0_carry__0_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_3_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_4_n_0;
  wire sig_btt_cntr_prv0_carry__0_n_0;
  wire sig_btt_cntr_prv0_carry__0_n_1;
  wire sig_btt_cntr_prv0_carry__0_n_2;
  wire sig_btt_cntr_prv0_carry__0_n_3;
  wire sig_btt_cntr_prv0_carry__1_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_3_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_4_n_0;
  wire sig_btt_cntr_prv0_carry__1_n_0;
  wire sig_btt_cntr_prv0_carry__1_n_1;
  wire sig_btt_cntr_prv0_carry__1_n_2;
  wire sig_btt_cntr_prv0_carry__1_n_3;
  wire sig_btt_cntr_prv0_carry__2_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__2_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__2_i_3_n_0;
  wire sig_btt_cntr_prv0_carry__2_i_4_n_0;
  wire sig_btt_cntr_prv0_carry__2_n_1;
  wire sig_btt_cntr_prv0_carry__2_n_2;
  wire sig_btt_cntr_prv0_carry__2_n_3;
  wire sig_btt_cntr_prv0_carry_i_1_n_0;
  wire sig_btt_cntr_prv0_carry_i_2_n_0;
  wire sig_btt_cntr_prv0_carry_i_3_n_0;
  wire sig_btt_cntr_prv0_carry_i_4_n_0;
  wire sig_btt_cntr_prv0_carry_n_0;
  wire sig_btt_cntr_prv0_carry_n_1;
  wire sig_btt_cntr_prv0_carry_n_2;
  wire sig_btt_cntr_prv0_carry_n_3;
  wire \sig_btt_cntr_reg_n_0_[0] ;
  wire \sig_btt_cntr_reg_n_0_[10] ;
  wire \sig_btt_cntr_reg_n_0_[11] ;
  wire \sig_btt_cntr_reg_n_0_[12] ;
  wire \sig_btt_cntr_reg_n_0_[13] ;
  wire \sig_btt_cntr_reg_n_0_[14] ;
  wire \sig_btt_cntr_reg_n_0_[15] ;
  wire \sig_btt_cntr_reg_n_0_[1] ;
  wire \sig_btt_cntr_reg_n_0_[2] ;
  wire \sig_btt_cntr_reg_n_0_[3] ;
  wire \sig_btt_cntr_reg_n_0_[4] ;
  wire \sig_btt_cntr_reg_n_0_[5] ;
  wire \sig_btt_cntr_reg_n_0_[6] ;
  wire \sig_btt_cntr_reg_n_0_[7] ;
  wire \sig_btt_cntr_reg_n_0_[8] ;
  wire \sig_btt_cntr_reg_n_0_[9] ;
  wire sig_btt_eq_0;
  wire sig_btt_eq_0_i_2_n_0;
  wire sig_btt_eq_0_i_3_n_0;
  wire sig_btt_eq_0_i_4_n_0;
  wire sig_btt_eq_0_i_6_n_0;
  wire sig_btt_eq_0_i_7_n_0;
  wire sig_btt_lteq_max_first_incr;
  wire sig_btt_lteq_max_first_incr0_carry__0_n_1;
  wire sig_btt_lteq_max_first_incr0_carry__0_n_2;
  wire sig_btt_lteq_max_first_incr0_carry__0_n_3;
  wire sig_btt_lteq_max_first_incr0_carry_i_1_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_i_2_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_i_3_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_i_4_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_i_5_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_i_6_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_n_1;
  wire sig_btt_lteq_max_first_incr0_carry_n_2;
  wire sig_btt_lteq_max_first_incr0_carry_n_3;
  wire sig_cmd_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire sig_curr_eof_reg;
  wire [1:0]sig_curr_strt_offset;
  wire \sig_curr_strt_offset[0]_i_1_n_0 ;
  wire \sig_curr_strt_offset[1]_i_1_n_0 ;
  wire sig_data_reg_out_en;
  wire sig_dre2scatter_tready;
  wire sig_eop_halt_xfer;
  wire sig_eop_halt_xfer_i_1_n_0;
  wire sig_eop_sent1_out;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg0;
  wire [1:0]sig_fifo_mssai;
  wire \sig_fifo_mssai[0]_i_1_n_0 ;
  wire \sig_fifo_mssai[1]_i_1_n_0 ;
  wire sig_flush_db1;
  wire sig_flush_db2;
  wire [0:0]sig_flush_db2_reg;
  wire [0:0]sig_flush_db2_reg_0;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg;
  wire sig_ld_cmd;
  wire \sig_max_first_increment[0]_i_1_n_0 ;
  wire \sig_max_first_increment[1]_i_1_n_0 ;
  wire \sig_max_first_increment[2]_i_1_n_0 ;
  wire \sig_max_first_increment_reg_n_0_[0] ;
  wire \sig_max_first_increment_reg_n_0_[1] ;
  wire \sig_max_first_increment_reg_n_0_[2] ;
  wire [1:0]\sig_mssa_index_reg_out_reg[1] ;
  wire sig_need_cmd_flush;
  wire \sig_next_strt_offset[0]_i_1_n_0 ;
  wire \sig_next_strt_offset[1]_i_1_n_0 ;
  wire sig_rd_empty;
  wire sig_s_ready_out_reg;
  wire sig_scatter2drc_cmd_ready;
  wire [1:0]sig_scatter2dre_src_align;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_reg;
  wire [0:0]\sig_strb_reg_out_reg[0] ;
  wire [0:0]\sig_strb_reg_out_reg[1] ;
  wire [8:0]\sig_strb_reg_out_reg[1]_0 ;
  wire [8:0]\sig_strb_reg_out_reg[2] ;
  wire [0:0]\sig_strb_reg_out_reg[3] ;
  wire [8:0]\sig_strb_reg_out_reg[3]_0 ;
  wire \sig_strb_skid_reg_reg[1] ;
  wire \sig_strb_skid_reg_reg[2] ;
  wire sig_stream_rst;
  wire [3:0]sig_strm_tstrb;
  wire sig_strm_tvalid;
  wire [8:1]sig_tstrb_fifo_data_out;
  wire sig_valid_fifo_ld12_out;
  wire [8:0]slice_insert_data;
  wire slice_insert_valid;
  wire [3:3]NLW_sig_btt_cntr_prv0_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lteq_max_first_incr0_carry__0_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_absorb2tlast_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_MSSAI_SKID_BUF_n_28),
        .Q(lsig_absorb2tlast),
        .R(1'b0));
  axi_vdma_0_axi_datamover_mssai_skid_buf I_MSSAI_SKID_BUF
       (.E(sig_data_reg_out_en),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [17]),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg (\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .\GEN_INDET_BTT.lsig_absorb2tlast_reg (I_MSSAI_SKID_BUF_n_11),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (sig_tstrb_fifo_data_out),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 (sig_rd_empty),
        .\INFERRED_GEN.cnt_i_reg[4] (\INFERRED_GEN.cnt_i_reg[4] ),
        .\INFERRED_GEN.cnt_i_reg[4]_0 (\INFERRED_GEN.cnt_i_reg[4]_0 ),
        .Q(sig_strm_tstrb),
        .dout(dout),
        .empty(empty),
        .lsig_absorb2tlast(lsig_absorb2tlast),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .lsig_set_absorb2tlast(lsig_set_absorb2tlast),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_1_in2_in),
        .rd_en(rd_en),
        .\sig_btt_cntr_reg[15] (sig_dre2scatter_tready),
        .\sig_btt_cntr_reg[15]_0 (I_TSTRB_FIFO_n_14),
        .sig_btt_eq_0(sig_btt_eq_0),
        .sig_btt_eq_0_reg(I_MSSAI_SKID_BUF_n_14),
        .sig_btt_eq_0_reg_0(sig_btt_eq_0_i_2_n_0),
        .sig_btt_eq_0_reg_1(sig_btt_eq_0_i_3_n_0),
        .sig_btt_eq_0_reg_2(sig_btt_eq_0_i_4_n_0),
        .sig_btt_eq_0_reg_3(SLICE_INSERTION_n_6),
        .sig_cmd_empty_reg(I_MSSAI_SKID_BUF_n_10),
        .sig_cmd_full(sig_cmd_full),
        .sig_cmd_full_reg(I_MSSAI_SKID_BUF_n_7),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(I_MSSAI_SKID_BUF_n_28),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_init_reg(sig_init_reg),
        .sig_ld_cmd(sig_ld_cmd),
        .sig_m_valid_out_reg_0(sig_strm_tvalid),
        .sig_m_valid_out_reg_1(I_MSSAI_SKID_BUF_n_29),
        .\sig_mssa_index_reg_out_reg[0]_0 (I_MSSAI_SKID_BUF_n_12),
        .\sig_mssa_index_reg_out_reg[1]_0 (\sig_mssa_index_reg_out_reg[1] ),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_s_ready_dup3_reg_0(out),
        .sig_s_ready_dup_reg_0(I_TSTRB_FIFO_n_23),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg),
        .sig_scatter2drc_cmd_ready(sig_scatter2drc_cmd_ready),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .\sig_strb_reg_out_reg[1]_0 (\sig_strb_reg_out_reg[1]_0 ),
        .\sig_strb_reg_out_reg[2]_0 (\sig_strb_reg_out_reg[2] ),
        .\sig_strb_reg_out_reg[3]_0 (\sig_strb_reg_out_reg[3]_0 ),
        .\sig_strb_skid_reg_reg[1]_0 (\sig_strb_skid_reg_reg[1] ),
        .\sig_strb_skid_reg_reg[2]_0 (\sig_strb_skid_reg_reg[2] ),
        .sig_stream_rst(sig_stream_rst));
  axi_vdma_0_axi_datamover_fifo__parameterized8 I_TSTRB_FIFO
       (.D(D),
        .E(E),
        .FIFO_Full_reg(I_TSTRB_FIFO_n_0),
        .\GEN_INDET_BTT.lsig_absorb2tlast_reg (I_TSTRB_FIFO_n_23),
        .\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 (slice_insert_data),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] (\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (sig_strm_tstrb),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] (\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ),
        .\INFERRED_GEN.cnt_i_reg[4] (I_TSTRB_FIFO_n_14),
        .Q(sig_rd_empty),
        .SR(SR),
        .lsig_absorb2tlast(lsig_absorb2tlast),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .lsig_set_absorb2tlast(lsig_set_absorb2tlast),
        .lsig_set_eop(lsig_set_eop),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_tstrb_fifo_data_out),
        .sig_advance_pipe_data16_out(sig_advance_pipe_data16_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1),
        .\sig_data_reg_out_reg[31] (I_MSSAI_SKID_BUF_n_29),
        .\sig_data_reg_out_reg[31]_0 (p_1_in2_in),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_halt_xfer_reg(sig_data_reg_out_en),
        .sig_eop_sent1_out(sig_eop_sent1_out),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_eop_sent_reg0(sig_eop_sent_reg0),
        .sig_eop_sent_reg_reg(I_MSSAI_SKID_BUF_n_12),
        .sig_eop_sent_reg_reg_0(sig_strm_tvalid),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db2(sig_flush_db2),
        .sig_flush_db2_reg(sig_dre2scatter_tready),
        .sig_flush_db2_reg_0(sig_flush_db2_reg),
        .sig_flush_db2_reg_1(sig_flush_db2_reg_0),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_reg(sig_sm_pop_cmd_fifo_reg),
        .\sig_strb_reg_out_reg[0] (\sig_strb_reg_out_reg[0] ),
        .\sig_strb_reg_out_reg[1] (\sig_strb_reg_out_reg[1] ),
        .\sig_strb_reg_out_reg[3] (\sig_strb_reg_out_reg[3] ),
        .slice_insert_valid(slice_insert_valid));
  axi_vdma_0_axi_datamover_slice SLICE_INSERTION
       (.CO(sig_btt_lteq_max_first_incr),
        .E(sig_btt_cntr02_out),
        .Q({\sig_btt_cntr_reg_n_0_[15] ,\sig_btt_cntr_reg_n_0_[14] ,\sig_btt_cntr_reg_n_0_[13] ,\sig_btt_cntr_reg_n_0_[12] ,\sig_btt_cntr_reg_n_0_[11] ,\sig_btt_cntr_reg_n_0_[10] ,\sig_btt_cntr_reg_n_0_[9] ,\sig_btt_cntr_reg_n_0_[8] ,\sig_btt_cntr_reg_n_0_[7] ,\sig_btt_cntr_reg_n_0_[6] ,\sig_btt_cntr_reg_n_0_[5] ,\sig_btt_cntr_reg_n_0_[4] ,\sig_btt_cntr_reg_n_0_[3] ,\sig_btt_cntr_reg_n_0_[2] ,\sig_btt_cntr_reg_n_0_[1] ,\sig_btt_cntr_reg_n_0_[0] }),
        .S({SLICE_INSERTION_n_7,SLICE_INSERTION_n_8,SLICE_INSERTION_n_9,SLICE_INSERTION_n_10}),
        .ld_btt_cntr_reg1(ld_btt_cntr_reg1),
        .ld_btt_cntr_reg1_reg(SLICE_INSERTION_n_4),
        .ld_btt_cntr_reg2(ld_btt_cntr_reg2),
        .ld_btt_cntr_reg2_reg(SLICE_INSERTION_n_1),
        .ld_btt_cntr_reg2_reg_0(SLICE_INSERTION_n_2),
        .ld_btt_cntr_reg3(ld_btt_cntr_reg3),
        .ld_btt_cntr_reg3_reg(I_MSSAI_SKID_BUF_n_11),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_valid_i_reg_0(I_TSTRB_FIFO_n_0),
        .out(sig_btt_cntr_dup[15:8]),
        .sig_btt_eq_0(sig_btt_eq_0),
        .sig_btt_eq_0_reg(SLICE_INSERTION_n_6),
        .sig_cmd_full(sig_cmd_full),
        .sig_curr_eof_reg(sig_curr_eof_reg),
        .sig_curr_strt_offset(sig_curr_strt_offset),
        .sig_fifo_mssai(sig_fifo_mssai),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_stream_rst(sig_stream_rst),
        .sig_valid_fifo_ld12_out(sig_valid_fifo_ld12_out),
        .slice_insert_valid(slice_insert_valid),
        .\storage_data_reg[8]_0 (slice_insert_data));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_4),
        .Q(ld_btt_cntr_reg1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_2),
        .Q(ld_btt_cntr_reg2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_1),
        .Q(ld_btt_cntr_reg3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[0]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [0]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[0]),
        .O(sel0[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[10]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [10]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[10]),
        .O(sel0[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[11]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [11]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[11]),
        .O(sel0[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[12]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [12]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[12]),
        .O(sel0[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[13]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [13]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[13]),
        .O(sel0[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[14]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [14]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[14]),
        .O(sel0[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[15]_i_3__0 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [15]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[15]),
        .O(sel0[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[1]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [1]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[1]),
        .O(sel0[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[2]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [2]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[2]),
        .O(sel0[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[3]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [3]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[3]),
        .O(sel0[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[4]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [4]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[4]),
        .O(sel0[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[5]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [5]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[5]),
        .O(sel0[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[6]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [6]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[6]),
        .O(sel0[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[7]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [7]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[7]),
        .O(sel0[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[8]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [8]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[8]),
        .O(sel0[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[9]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [9]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[9]),
        .O(sel0[9]));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[0]),
        .Q(sig_btt_cntr_dup[0]),
        .R(I_MSSAI_SKID_BUF_n_11));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[10]),
        .Q(sig_btt_cntr_dup[10]),
        .R(I_MSSAI_SKID_BUF_n_11));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[11]),
        .Q(sig_btt_cntr_dup[11]),
        .R(I_MSSAI_SKID_BUF_n_11));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[12]),
        .Q(sig_btt_cntr_dup[12]),
        .R(I_MSSAI_SKID_BUF_n_11));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[13]),
        .Q(sig_btt_cntr_dup[13]),
        .R(I_MSSAI_SKID_BUF_n_11));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[14]),
        .Q(sig_btt_cntr_dup[14]),
        .R(I_MSSAI_SKID_BUF_n_11));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[15]),
        .Q(sig_btt_cntr_dup[15]),
        .R(I_MSSAI_SKID_BUF_n_11));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[1]),
        .Q(sig_btt_cntr_dup[1]),
        .R(I_MSSAI_SKID_BUF_n_11));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[2]),
        .Q(sig_btt_cntr_dup[2]),
        .R(I_MSSAI_SKID_BUF_n_11));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[3]),
        .Q(sig_btt_cntr_dup[3]),
        .R(I_MSSAI_SKID_BUF_n_11));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[4]),
        .Q(sig_btt_cntr_dup[4]),
        .R(I_MSSAI_SKID_BUF_n_11));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[5]),
        .Q(sig_btt_cntr_dup[5]),
        .R(I_MSSAI_SKID_BUF_n_11));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[6]),
        .Q(sig_btt_cntr_dup[6]),
        .R(I_MSSAI_SKID_BUF_n_11));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[7]),
        .Q(sig_btt_cntr_dup[7]),
        .R(I_MSSAI_SKID_BUF_n_11));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[8]),
        .Q(sig_btt_cntr_dup[8]),
        .R(I_MSSAI_SKID_BUF_n_11));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[9]),
        .Q(sig_btt_cntr_dup[9]),
        .R(I_MSSAI_SKID_BUF_n_11));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_btt_cntr_prv0_carry
       (.CI(1'b0),
        .CO({sig_btt_cntr_prv0_carry_n_0,sig_btt_cntr_prv0_carry_n_1,sig_btt_cntr_prv0_carry_n_2,sig_btt_cntr_prv0_carry_n_3}),
        .CYINIT(1'b1),
        .DI(sig_btt_cntr_dup[3:0]),
        .O(sig_btt_cntr_prv0[3:0]),
        .S({sig_btt_cntr_prv0_carry_i_1_n_0,sig_btt_cntr_prv0_carry_i_2_n_0,sig_btt_cntr_prv0_carry_i_3_n_0,sig_btt_cntr_prv0_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_btt_cntr_prv0_carry__0
       (.CI(sig_btt_cntr_prv0_carry_n_0),
        .CO({sig_btt_cntr_prv0_carry__0_n_0,sig_btt_cntr_prv0_carry__0_n_1,sig_btt_cntr_prv0_carry__0_n_2,sig_btt_cntr_prv0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(sig_btt_cntr_dup[7:4]),
        .O(sig_btt_cntr_prv0[7:4]),
        .S({sig_btt_cntr_prv0_carry__0_i_1_n_0,sig_btt_cntr_prv0_carry__0_i_2_n_0,sig_btt_cntr_prv0_carry__0_i_3_n_0,sig_btt_cntr_prv0_carry__0_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_1
       (.I0(sig_btt_cntr_dup[7]),
        .I1(\sig_btt_cntr_reg_n_0_[7] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_2
       (.I0(sig_btt_cntr_dup[6]),
        .I1(\sig_btt_cntr_reg_n_0_[6] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_3
       (.I0(sig_btt_cntr_dup[5]),
        .I1(\sig_btt_cntr_reg_n_0_[5] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_4
       (.I0(sig_btt_cntr_dup[4]),
        .I1(\sig_btt_cntr_reg_n_0_[4] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_btt_cntr_prv0_carry__1
       (.CI(sig_btt_cntr_prv0_carry__0_n_0),
        .CO({sig_btt_cntr_prv0_carry__1_n_0,sig_btt_cntr_prv0_carry__1_n_1,sig_btt_cntr_prv0_carry__1_n_2,sig_btt_cntr_prv0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(sig_btt_cntr_dup[11:8]),
        .O(sig_btt_cntr_prv0[11:8]),
        .S({sig_btt_cntr_prv0_carry__1_i_1_n_0,sig_btt_cntr_prv0_carry__1_i_2_n_0,sig_btt_cntr_prv0_carry__1_i_3_n_0,sig_btt_cntr_prv0_carry__1_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_1
       (.I0(sig_btt_cntr_dup[11]),
        .I1(\sig_btt_cntr_reg_n_0_[11] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_2
       (.I0(sig_btt_cntr_dup[10]),
        .I1(\sig_btt_cntr_reg_n_0_[10] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_3
       (.I0(sig_btt_cntr_dup[9]),
        .I1(\sig_btt_cntr_reg_n_0_[9] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_4
       (.I0(sig_btt_cntr_dup[8]),
        .I1(\sig_btt_cntr_reg_n_0_[8] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_btt_cntr_prv0_carry__2
       (.CI(sig_btt_cntr_prv0_carry__1_n_0),
        .CO({NLW_sig_btt_cntr_prv0_carry__2_CO_UNCONNECTED[3],sig_btt_cntr_prv0_carry__2_n_1,sig_btt_cntr_prv0_carry__2_n_2,sig_btt_cntr_prv0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,sig_btt_cntr_dup[14:12]}),
        .O(sig_btt_cntr_prv0[15:12]),
        .S({sig_btt_cntr_prv0_carry__2_i_1_n_0,sig_btt_cntr_prv0_carry__2_i_2_n_0,sig_btt_cntr_prv0_carry__2_i_3_n_0,sig_btt_cntr_prv0_carry__2_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_1
       (.I0(sig_btt_cntr_dup[15]),
        .I1(\sig_btt_cntr_reg_n_0_[15] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_2
       (.I0(sig_btt_cntr_dup[14]),
        .I1(\sig_btt_cntr_reg_n_0_[14] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__2_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_3
       (.I0(sig_btt_cntr_dup[13]),
        .I1(\sig_btt_cntr_reg_n_0_[13] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__2_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_4
       (.I0(sig_btt_cntr_dup[12]),
        .I1(\sig_btt_cntr_reg_n_0_[12] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__2_i_4_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry_i_1
       (.I0(sig_btt_cntr_dup[3]),
        .I1(\sig_btt_cntr_reg_n_0_[3] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'hA695)) 
    sig_btt_cntr_prv0_carry_i_2
       (.I0(sig_btt_cntr_dup[2]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[2] ),
        .I3(\sig_max_first_increment_reg_n_0_[2] ),
        .O(sig_btt_cntr_prv0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'hA695)) 
    sig_btt_cntr_prv0_carry_i_3
       (.I0(sig_btt_cntr_dup[1]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[1] ),
        .I3(\sig_max_first_increment_reg_n_0_[1] ),
        .O(sig_btt_cntr_prv0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hA695)) 
    sig_btt_cntr_prv0_carry_i_4
       (.I0(sig_btt_cntr_dup[0]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[0] ),
        .I3(\sig_max_first_increment_reg_n_0_[0] ),
        .O(sig_btt_cntr_prv0_carry_i_4_n_0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[0]),
        .Q(\sig_btt_cntr_reg_n_0_[0] ),
        .R(I_MSSAI_SKID_BUF_n_11));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[10]),
        .Q(\sig_btt_cntr_reg_n_0_[10] ),
        .R(I_MSSAI_SKID_BUF_n_11));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[11]),
        .Q(\sig_btt_cntr_reg_n_0_[11] ),
        .R(I_MSSAI_SKID_BUF_n_11));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[12]),
        .Q(\sig_btt_cntr_reg_n_0_[12] ),
        .R(I_MSSAI_SKID_BUF_n_11));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[13]),
        .Q(\sig_btt_cntr_reg_n_0_[13] ),
        .R(I_MSSAI_SKID_BUF_n_11));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[14]),
        .Q(\sig_btt_cntr_reg_n_0_[14] ),
        .R(I_MSSAI_SKID_BUF_n_11));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[15]),
        .Q(\sig_btt_cntr_reg_n_0_[15] ),
        .R(I_MSSAI_SKID_BUF_n_11));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[1]),
        .Q(\sig_btt_cntr_reg_n_0_[1] ),
        .R(I_MSSAI_SKID_BUF_n_11));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[2]),
        .Q(\sig_btt_cntr_reg_n_0_[2] ),
        .R(I_MSSAI_SKID_BUF_n_11));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[3]),
        .Q(\sig_btt_cntr_reg_n_0_[3] ),
        .R(I_MSSAI_SKID_BUF_n_11));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[4]),
        .Q(\sig_btt_cntr_reg_n_0_[4] ),
        .R(I_MSSAI_SKID_BUF_n_11));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[5]),
        .Q(\sig_btt_cntr_reg_n_0_[5] ),
        .R(I_MSSAI_SKID_BUF_n_11));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[6]),
        .Q(\sig_btt_cntr_reg_n_0_[6] ),
        .R(I_MSSAI_SKID_BUF_n_11));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[7]),
        .Q(\sig_btt_cntr_reg_n_0_[7] ),
        .R(I_MSSAI_SKID_BUF_n_11));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[8]),
        .Q(\sig_btt_cntr_reg_n_0_[8] ),
        .R(I_MSSAI_SKID_BUF_n_11));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[9]),
        .Q(\sig_btt_cntr_reg_n_0_[9] ),
        .R(I_MSSAI_SKID_BUF_n_11));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_btt_eq_0_i_2
       (.I0(sel0[1]),
        .I1(sel0[3]),
        .I2(sel0[2]),
        .I3(sel0[15]),
        .I4(sig_btt_eq_0_i_6_n_0),
        .I5(sig_btt_eq_0_i_7_n_0),
        .O(sig_btt_eq_0_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    sig_btt_eq_0_i_3
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [9]),
        .I1(sig_ld_cmd),
        .I2(sig_btt_cntr_prv0[9]),
        .I3(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [13]),
        .I4(sig_btt_cntr_prv0[13]),
        .I5(sel0[7]),
        .O(sig_btt_eq_0_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    sig_btt_eq_0_i_4
       (.I0(sel0[7]),
        .I1(sel0[6]),
        .I2(sel0[12]),
        .I3(sel0[8]),
        .I4(sel0[4]),
        .I5(sel0[5]),
        .O(sig_btt_eq_0_i_4_n_0));
  LUT6 #(
    .INIT(64'hFAFFFAFAFACCFAFA)) 
    sig_btt_eq_0_i_6
       (.I0(sig_btt_cntr_prv0[11]),
        .I1(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [11]),
        .I2(sig_btt_cntr_prv0[0]),
        .I3(sig_cmd_full),
        .I4(sig_sm_ld_dre_cmd),
        .I5(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [0]),
        .O(sig_btt_eq_0_i_6_n_0));
  LUT6 #(
    .INIT(64'hFAFFFAFAFACCFAFA)) 
    sig_btt_eq_0_i_7
       (.I0(sig_btt_cntr_prv0[14]),
        .I1(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [14]),
        .I2(sig_btt_cntr_prv0[10]),
        .I3(sig_cmd_full),
        .I4(sig_sm_ld_dre_cmd),
        .I5(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [10]),
        .O(sig_btt_eq_0_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_0_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_MSSAI_SKID_BUF_n_14),
        .Q(sig_btt_eq_0),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sig_btt_lteq_max_first_incr0_carry
       (.CI(1'b0),
        .CO({sig_btt_lteq_max_first_incr0_carry_n_0,sig_btt_lteq_max_first_incr0_carry_n_1,sig_btt_lteq_max_first_incr0_carry_n_2,sig_btt_lteq_max_first_incr0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,sig_btt_lteq_max_first_incr0_carry_i_1_n_0,sig_btt_lteq_max_first_incr0_carry_i_2_n_0}),
        .O(NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_lteq_max_first_incr0_carry_i_3_n_0,sig_btt_lteq_max_first_incr0_carry_i_4_n_0,sig_btt_lteq_max_first_incr0_carry_i_5_n_0,sig_btt_lteq_max_first_incr0_carry_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sig_btt_lteq_max_first_incr0_carry__0
       (.CI(sig_btt_lteq_max_first_incr0_carry_n_0),
        .CO({sig_btt_lteq_max_first_incr,sig_btt_lteq_max_first_incr0_carry__0_n_1,sig_btt_lteq_max_first_incr0_carry__0_n_2,sig_btt_lteq_max_first_incr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sig_btt_lteq_max_first_incr0_carry__0_O_UNCONNECTED[3:0]),
        .S({SLICE_INSERTION_n_7,SLICE_INSERTION_n_8,SLICE_INSERTION_n_9,SLICE_INSERTION_n_10}));
  LUT3 #(
    .INIT(8'h04)) 
    sig_btt_lteq_max_first_incr0_carry_i_1
       (.I0(sig_btt_cntr_dup[3]),
        .I1(\sig_max_first_increment_reg_n_0_[2] ),
        .I2(sig_btt_cntr_dup[2]),
        .O(sig_btt_lteq_max_first_incr0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sig_btt_lteq_max_first_incr0_carry_i_2
       (.I0(\sig_max_first_increment_reg_n_0_[0] ),
        .I1(sig_btt_cntr_dup[0]),
        .I2(sig_btt_cntr_dup[1]),
        .I3(\sig_max_first_increment_reg_n_0_[1] ),
        .O(sig_btt_lteq_max_first_incr0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_3
       (.I0(sig_btt_cntr_dup[6]),
        .I1(sig_btt_cntr_dup[7]),
        .O(sig_btt_lteq_max_first_incr0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_4
       (.I0(sig_btt_cntr_dup[4]),
        .I1(sig_btt_cntr_dup[5]),
        .O(sig_btt_lteq_max_first_incr0_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    sig_btt_lteq_max_first_incr0_carry_i_5
       (.I0(sig_btt_cntr_dup[2]),
        .I1(\sig_max_first_increment_reg_n_0_[2] ),
        .I2(sig_btt_cntr_dup[3]),
        .O(sig_btt_lteq_max_first_incr0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sig_btt_lteq_max_first_incr0_carry_i_6
       (.I0(sig_btt_cntr_dup[0]),
        .I1(\sig_max_first_increment_reg_n_0_[0] ),
        .I2(sig_btt_cntr_dup[1]),
        .I3(\sig_max_first_increment_reg_n_0_[1] ),
        .O(sig_btt_lteq_max_first_incr0_carry_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_MSSAI_SKID_BUF_n_10),
        .Q(sig_scatter2drc_cmd_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_MSSAI_SKID_BUF_n_7),
        .Q(sig_cmd_full),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    sig_curr_eof_reg_i_1
       (.I0(sig_sm_ld_dre_cmd),
        .I1(sig_cmd_full),
        .O(sig_ld_cmd));
  FDRE #(
    .INIT(1'b0)) 
    sig_curr_eof_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [16]),
        .Q(sig_curr_eof_reg),
        .R(sig_eop_sent_reg0));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    \sig_curr_strt_offset[0]_i_1 
       (.I0(sig_curr_strt_offset[0]),
        .I1(sig_ld_cmd),
        .I2(sig_scatter2dre_src_align[0]),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I4(sig_eop_sent_reg),
        .I5(sig_valid_fifo_ld12_out),
        .O(\sig_curr_strt_offset[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    \sig_curr_strt_offset[1]_i_1 
       (.I0(sig_curr_strt_offset[1]),
        .I1(sig_ld_cmd),
        .I2(sig_scatter2dre_src_align[1]),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I4(sig_eop_sent_reg),
        .I5(sig_valid_fifo_ld12_out),
        .O(\sig_curr_strt_offset[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_curr_strt_offset_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_curr_strt_offset[0]_i_1_n_0 ),
        .Q(sig_curr_strt_offset[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_curr_strt_offset_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_curr_strt_offset[1]_i_1_n_0 ),
        .Q(sig_curr_strt_offset[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    sig_eop_halt_xfer_i_1
       (.I0(sig_valid_fifo_ld12_out),
        .I1(sig_eop_halt_xfer),
        .I2(I_MSSAI_SKID_BUF_n_11),
        .O(sig_eop_halt_xfer_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_eop_halt_xfer_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_eop_halt_xfer_i_1_n_0),
        .Q(sig_eop_halt_xfer),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_eop_sent_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_eop_sent1_out),
        .Q(sig_eop_sent_reg),
        .R(sig_eop_sent_reg0));
  LUT4 #(
    .INIT(16'hF704)) 
    \sig_fifo_mssai[0]_i_1 
       (.I0(sig_scatter2dre_src_align[0]),
        .I1(ld_btt_cntr_reg1),
        .I2(ld_btt_cntr_reg2),
        .I3(sig_fifo_mssai[0]),
        .O(\sig_fifo_mssai[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF9F0090)) 
    \sig_fifo_mssai[1]_i_1 
       (.I0(sig_scatter2dre_src_align[0]),
        .I1(sig_scatter2dre_src_align[1]),
        .I2(ld_btt_cntr_reg1),
        .I3(ld_btt_cntr_reg2),
        .I4(sig_fifo_mssai[1]),
        .O(\sig_fifo_mssai[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fifo_mssai_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_fifo_mssai[0]_i_1_n_0 ),
        .Q(sig_fifo_mssai[0]),
        .R(sig_eop_sent_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fifo_mssai_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_fifo_mssai[1]_i_1_n_0 ),
        .Q(sig_fifo_mssai[1]),
        .R(sig_eop_sent_reg0));
  LUT6 #(
    .INIT(64'h00A0C0C000A000A0)) 
    \sig_max_first_increment[0]_i_1 
       (.I0(\sig_max_first_increment_reg_n_0_[0] ),
        .I1(sig_scatter2dre_src_align[0]),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_valid_fifo_ld12_out),
        .I4(sig_cmd_full),
        .I5(sig_sm_ld_dre_cmd),
        .O(\sig_max_first_increment[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3C003C000000AA00)) 
    \sig_max_first_increment[1]_i_1 
       (.I0(\sig_max_first_increment_reg_n_0_[1] ),
        .I1(sig_scatter2dre_src_align[0]),
        .I2(sig_scatter2dre_src_align[1]),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I4(sig_valid_fifo_ld12_out),
        .I5(sig_ld_cmd),
        .O(\sig_max_first_increment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF1FFF1FFF1F0010)) 
    \sig_max_first_increment[2]_i_1 
       (.I0(sig_scatter2dre_src_align[0]),
        .I1(sig_scatter2dre_src_align[1]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .I4(sig_valid_fifo_ld12_out),
        .I5(\sig_max_first_increment_reg_n_0_[2] ),
        .O(\sig_max_first_increment[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_max_first_increment[0]_i_1_n_0 ),
        .Q(\sig_max_first_increment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_max_first_increment[1]_i_1_n_0 ),
        .Q(\sig_max_first_increment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_max_first_increment[2]_i_1_n_0 ),
        .Q(\sig_max_first_increment_reg_n_0_[2] ),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \sig_next_strt_offset[0]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [0]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_scatter2dre_src_align[0]),
        .O(\sig_next_strt_offset[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF87FF00007800)) 
    \sig_next_strt_offset[1]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [0]),
        .I1(sig_scatter2dre_src_align[0]),
        .I2(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [1]),
        .I3(sig_sm_ld_dre_cmd),
        .I4(sig_cmd_full),
        .I5(sig_scatter2dre_src_align[1]),
        .O(\sig_next_strt_offset[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_offset_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_next_strt_offset[0]_i_1_n_0 ),
        .Q(sig_scatter2dre_src_align[0]),
        .R(sig_eop_sent_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_offset_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_next_strt_offset[1]_i_1_n_0 ),
        .Q(sig_scatter2dre_src_align[1]),
        .R(sig_eop_sent_reg0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module axi_vdma_0_axi_datamover_sfifo_autord
   (full,
    empty,
    \gen_fwft.empty_fwft_i_reg ,
    \gen_wr_a.gen_word_narrow.mem_reg_0 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \gen_wr_a.gen_word_narrow.mem_reg_0_0 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    \gen_wr_a.gen_word_narrow.mem_reg_0_1 ,
    SR,
    D,
    lsig_ld_offset,
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg ,
    \gen_wr_a.gen_word_narrow.mem_reg_0_2 ,
    \gen_wr_a.gen_word_narrow.mem_reg_0_3 ,
    \gen_wr_a.gen_word_narrow.mem_reg_0_4 ,
    E,
    \gen_wr_a.gen_word_narrow.mem_reg_1 ,
    sig_flush_db108_out,
    \gwdc.wr_data_count_i_reg[6] ,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ,
    SS,
    m_axi_mm2s_aclk,
    wr_en,
    din,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_flush_db1,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ,
    Q,
    sig_input_accept21_out,
    lsig_0ffset_cntr,
    sig_ok_to_post_rd_addr_reg,
    sig_ok_to_post_rd_addr_reg_0,
    out,
    sig_ok_to_post_rd_addr_reg_1);
  output full;
  output empty;
  output [0:0]\gen_fwft.empty_fwft_i_reg ;
  output \gen_wr_a.gen_word_narrow.mem_reg_0 ;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [9:0]\gen_wr_a.gen_word_narrow.mem_reg_0_0 ;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [9:0]\gen_wr_a.gen_word_narrow.mem_reg_0_1 ;
  output [0:0]SR;
  output [9:0]D;
  output lsig_ld_offset;
  output \INCLUDE_UNPACKING.lsig_cmd_loaded_reg ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0_2 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0_3 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0_4 ;
  output [0:0]E;
  output [8:0]\gen_wr_a.gen_word_narrow.mem_reg_1 ;
  output sig_flush_db108_out;
  output \gwdc.wr_data_count_i_reg[6] ;
  output \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input wr_en;
  input [74:0]din;
  input \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_flush_db1;
  input \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;
  input [0:0]Q;
  input sig_input_accept21_out;
  input lsig_0ffset_cntr;
  input sig_ok_to_post_rd_addr_reg;
  input [3:0]sig_ok_to_post_rd_addr_reg_0;
  input out;
  input sig_ok_to_post_rd_addr_reg_1;

  wire [9:0]D;
  wire [0:0]E;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  wire \INCLUDE_UNPACKING.lsig_cmd_loaded_reg ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [74:0]din;
  wire empty;
  wire full;
  wire [0:0]\gen_fwft.empty_fwft_i_reg ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0 ;
  wire [9:0]\gen_wr_a.gen_word_narrow.mem_reg_0_0 ;
  wire [9:0]\gen_wr_a.gen_word_narrow.mem_reg_0_1 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0_2 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0_3 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0_4 ;
  wire [8:0]\gen_wr_a.gen_word_narrow.mem_reg_1 ;
  wire \gwdc.wr_data_count_i_reg[6] ;
  wire lsig_0ffset_cntr;
  wire lsig_ld_offset;
  wire m_axi_mm2s_aclk;
  wire out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_flush_db1;
  wire sig_flush_db108_out;
  wire sig_input_accept21_out;
  wire sig_ok_to_post_rd_addr_reg;
  wire [3:0]sig_ok_to_post_rd_addr_reg_0;
  wire sig_ok_to_post_rd_addr_reg_1;
  wire wr_en;

  axi_vdma_0_sync_fifo_fg \BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.D(D),
        .E(E),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ),
        .\INCLUDE_UNPACKING.lsig_cmd_loaded_reg (\INCLUDE_UNPACKING.lsig_cmd_loaded_reg ),
        .Q(Q),
        .SR(SR),
        .SS(SS),
        .din(din),
        .empty(empty),
        .full(full),
        .\gen_fwft.empty_fwft_i_reg (\gen_fwft.empty_fwft_i_reg ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0 (\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0_0 (\gen_wr_a.gen_word_narrow.mem_reg_0_0 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0_1 (\gen_wr_a.gen_word_narrow.mem_reg_0_1 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0_2 (\gen_wr_a.gen_word_narrow.mem_reg_0_2 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0_3 (\gen_wr_a.gen_word_narrow.mem_reg_0_3 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0_4 (\gen_wr_a.gen_word_narrow.mem_reg_0_4 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_1 (\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .\gwdc.wr_data_count_i_reg[6] (\gwdc.wr_data_count_i_reg[6] ),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .lsig_ld_offset(lsig_ld_offset),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db108_out(sig_flush_db108_out),
        .sig_input_accept21_out(sig_input_accept21_out),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_ok_to_post_rd_addr_reg_0(sig_ok_to_post_rd_addr_reg_0),
        .sig_ok_to_post_rd_addr_reg_1(sig_ok_to_post_rd_addr_reg_1),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module axi_vdma_0_axi_datamover_sfifo_autord__parameterized0
   (dout,
    empty,
    sig_tlast_out_reg,
    E,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ,
    \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0] ,
    S,
    SR,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ,
    D,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 ,
    \sig_byte_cntr_reg[6] ,
    sig_child_qual_first_of_2_reg,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_0 ,
    sig_clr_dbeat_cntr0_out,
    sig_tlast_out_reg_0,
    sig_tlast_out_reg_1,
    sig_ld_byte_cntr,
    sig_dre_halted_reg,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ,
    O,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    wr_en,
    din,
    rd_en,
    sig_dre2ibtt_tlast,
    \INCLUDE_PACKING.lsig_first_dbeat_reg ,
    full,
    lsig_packer_full,
    sig_sf_strt_addr_offset,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3] ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2] ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1] ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ,
    CO,
    sig_child_qual_first_of_2,
    sig_csm_pop_child_cmd,
    sig_pcc2sf_xfer_ready,
    sig_burst_dbeat_cntr,
    sig_dre2ibtt_tvalid,
    sig_dre_halted,
    \sig_xfer_len_reg_reg[0] ,
    sig_child_addr_cntr_lsh_reg,
    \sig_child_addr_cntr_lsh_reg[3] ,
    \sig_child_addr_cntr_lsh_reg[7] ,
    lsig_first_dbeat);
  output [8:0]dout;
  output empty;
  output sig_tlast_out_reg;
  output [0:0]E;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ;
  output \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0] ;
  output [0:0]S;
  output [0:0]SR;
  output [0:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ;
  output [3:0]D;
  output [31:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 ;
  output [2:0]\sig_byte_cntr_reg[6] ;
  output sig_child_qual_first_of_2_reg;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_0 ;
  output sig_clr_dbeat_cntr0_out;
  output [0:0]sig_tlast_out_reg_0;
  output [0:0]sig_tlast_out_reg_1;
  output sig_ld_byte_cntr;
  output sig_dre_halted_reg;
  output [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ;
  output [3:0]O;
  output [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  output [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input wr_en;
  input [8:0]din;
  input rd_en;
  input sig_dre2ibtt_tlast;
  input \INCLUDE_PACKING.lsig_first_dbeat_reg ;
  input full;
  input lsig_packer_full;
  input sig_sf_strt_addr_offset;
  input \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3] ;
  input [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2] ;
  input [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1] ;
  input [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ;
  input [0:0]CO;
  input sig_child_qual_first_of_2;
  input sig_csm_pop_child_cmd;
  input sig_pcc2sf_xfer_ready;
  input [2:0]sig_burst_dbeat_cntr;
  input sig_dre2ibtt_tvalid;
  input sig_dre_halted;
  input \sig_xfer_len_reg_reg[0] ;
  input [2:0]sig_child_addr_cntr_lsh_reg;
  input [3:0]\sig_child_addr_cntr_lsh_reg[3] ;
  input [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  input lsig_first_dbeat;

  wire [0:0]CO;
  wire [3:0]D;
  wire [0:0]E;
  wire \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0] ;
  wire [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ;
  wire [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1] ;
  wire [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2] ;
  wire [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3] ;
  wire \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ;
  wire [0:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ;
  wire [31:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 ;
  wire \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ;
  wire \INCLUDE_PACKING.lsig_first_dbeat_reg ;
  wire [3:0]O;
  wire [0:0]S;
  wire [0:0]SR;
  wire [8:0]din;
  wire [8:0]dout;
  wire empty;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ;
  wire [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  wire [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_0 ;
  wire lsig_first_dbeat;
  wire lsig_packer_full;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire [2:0]sig_burst_dbeat_cntr;
  wire [2:0]\sig_byte_cntr_reg[6] ;
  wire [2:0]sig_child_addr_cntr_lsh_reg;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[3] ;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire sig_child_qual_first_of_2;
  wire sig_child_qual_first_of_2_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire sig_csm_pop_child_cmd;
  wire sig_dre2ibtt_tlast;
  wire sig_dre2ibtt_tvalid;
  wire sig_dre_halted;
  wire sig_dre_halted_reg;
  wire sig_ld_byte_cntr;
  wire sig_pcc2sf_xfer_ready;
  wire sig_sf_strt_addr_offset;
  wire sig_stream_rst;
  wire sig_tlast_out_reg;
  wire [0:0]sig_tlast_out_reg_0;
  wire [0:0]sig_tlast_out_reg_1;
  wire \sig_xfer_len_reg_reg[0] ;
  wire wr_en;

  axi_vdma_0_sync_fifo_fg__parameterized0 \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.CO(CO),
        .D(D),
        .\GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0] (\GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1] (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2] (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3] (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3] ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] (\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 (\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 (\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 (\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .\INCLUDE_PACKING.lsig_first_dbeat_reg (\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .O(O),
        .S(S),
        .SR(SR),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_0 (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_0 ),
        .lsig_first_dbeat(lsig_first_dbeat),
        .lsig_packer_full(lsig_packer_full),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .rd_en(rd_en),
        .sig_burst_dbeat_cntr(sig_burst_dbeat_cntr),
        .\sig_byte_cntr_reg[6] (\sig_byte_cntr_reg[6] ),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[3] (\sig_child_addr_cntr_lsh_reg[3] ),
        .\sig_child_addr_cntr_lsh_reg[7] (\sig_child_addr_cntr_lsh_reg[7] ),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_child_qual_first_of_2_reg(sig_child_qual_first_of_2_reg),
        .sig_clr_dbeat_cntr0_out(sig_clr_dbeat_cntr0_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_dre2ibtt_tlast(sig_dre2ibtt_tlast),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_dre_halted(sig_dre_halted),
        .sig_dre_halted_reg(sig_dre_halted_reg),
        .sig_dre_tvalid_i_reg(E),
        .sig_ld_byte_cntr(sig_ld_byte_cntr),
        .sig_pcc2sf_xfer_ready(sig_pcc2sf_xfer_ready),
        .sig_sf_strt_addr_offset(sig_sf_strt_addr_offset),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_out_reg(sig_tlast_out_reg),
        .sig_tlast_out_reg_0(sig_tlast_out_reg_0),
        .sig_tlast_out_reg_1(sig_tlast_out_reg_1),
        .\sig_xfer_len_reg_reg[0] (\sig_xfer_len_reg_reg[0] ),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module axi_vdma_0_axi_datamover_sfifo_autord__parameterized1
   (full,
    dout,
    empty,
    E,
    \gen_wr_a.gen_word_narrow.mem_reg_0 ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    din,
    rd_en,
    lsig_packer_full,
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] );
  output full;
  output [73:0]dout;
  output empty;
  output [0:0]E;
  output [3:0]\gen_wr_a.gen_word_narrow.mem_reg_0 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [73:0]din;
  input rd_en;
  input lsig_packer_full;
  input \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ;

  wire [0:0]E;
  wire \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ;
  wire [73:0]din;
  wire [73:0]dout;
  wire empty;
  wire full;
  wire [3:0]\gen_wr_a.gen_word_narrow.mem_reg_0 ;
  wire lsig_packer_full;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire sig_stream_rst;

  axi_vdma_0_sync_fifo_fg__parameterized1 \BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.E(E),
        .\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] (\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\gen_wr_a.gen_word_narrow.mem_reg_0 (\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .lsig_packer_full(lsig_packer_full),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .rd_en(rd_en),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid2mm_buf" *) 
module axi_vdma_0_axi_datamover_skid2mm_buf
   (out,
    sig_s_ready_out_reg_0,
    m_axi_s2mm_wvalid,
    sig_last_skid_reg,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wdata,
    Q,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    sig_data2skid_wlast,
    sig_last_skid_mux_out,
    sig_m_valid_out_reg_0,
    m_axi_s2mm_wready,
    sig_init_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    D,
    \sig_strb_skid_reg_reg[7]_0 ,
    \sig_strb_reg_out_reg[7]_0 );
  output out;
  output sig_s_ready_out_reg_0;
  output m_axi_s2mm_wvalid;
  output sig_last_skid_reg;
  output m_axi_s2mm_wlast;
  output [63:0]m_axi_s2mm_wdata;
  output [7:0]Q;
  output [7:0]m_axi_s2mm_wstrb;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input sig_data2skid_wlast;
  input sig_last_skid_mux_out;
  input sig_m_valid_out_reg_0;
  input m_axi_s2mm_wready;
  input sig_init_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [63:0]D;
  input [7:0]\sig_strb_skid_reg_reg[7]_0 ;
  input [7:0]\sig_strb_reg_out_reg[7]_0 ;

  wire [63:0]D;
  wire [7:0]Q;
  wire m_axi_s2mm_aclk;
  wire [63:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [7:0]m_axi_s2mm_wstrb;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2skid_wlast;
  wire sig_data_reg_out_en;
  wire [63:0]sig_data_skid_mux_out;
  wire [63:0]sig_data_skid_reg;
  wire sig_init_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__2_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1__2_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire [7:0]\sig_strb_reg_out_reg[7]_0 ;
  wire [7:0]\sig_strb_skid_reg_reg[7]_0 ;
  wire sig_stream_rst;

  assign m_axi_s2mm_wvalid = sig_m_valid_out;
  assign out = sig_s_ready_dup;
  assign sig_s_ready_out_reg_0 = sig_s_ready_out;
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1__2 
       (.I0(D[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1__2 
       (.I0(D[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1__2 
       (.I0(D[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1__2 
       (.I0(D[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1__2 
       (.I0(D[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1__2 
       (.I0(D[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1__2 
       (.I0(D[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1__2 
       (.I0(D[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1__2 
       (.I0(D[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1__2 
       (.I0(D[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1__2 
       (.I0(D[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1__2 
       (.I0(D[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1__2 
       (.I0(D[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1__2 
       (.I0(D[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1__2 
       (.I0(D[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1__2 
       (.I0(D[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1__2 
       (.I0(D[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1__2 
       (.I0(D[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1__2 
       (.I0(D[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1__2 
       (.I0(D[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1__2 
       (.I0(D[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1__2 
       (.I0(D[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1__2 
       (.I0(D[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1__2 
       (.I0(D[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_1__3 
       (.I0(D[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[32]_i_1__0 
       (.I0(D[32]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[32]),
        .O(sig_data_skid_mux_out[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[33]_i_1__0 
       (.I0(D[33]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[33]),
        .O(sig_data_skid_mux_out[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[34]_i_1__0 
       (.I0(D[34]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[34]),
        .O(sig_data_skid_mux_out[34]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[35]_i_1__0 
       (.I0(D[35]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[35]),
        .O(sig_data_skid_mux_out[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[36]_i_1__0 
       (.I0(D[36]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[36]),
        .O(sig_data_skid_mux_out[36]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[37]_i_1__0 
       (.I0(D[37]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[37]),
        .O(sig_data_skid_mux_out[37]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[38]_i_1__0 
       (.I0(D[38]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[38]),
        .O(sig_data_skid_mux_out[38]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[39]_i_1__0 
       (.I0(D[39]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[39]),
        .O(sig_data_skid_mux_out[39]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1__2 
       (.I0(D[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[40]_i_1__0 
       (.I0(D[40]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[40]),
        .O(sig_data_skid_mux_out[40]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[41]_i_1__0 
       (.I0(D[41]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[41]),
        .O(sig_data_skid_mux_out[41]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[42]_i_1__0 
       (.I0(D[42]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[42]),
        .O(sig_data_skid_mux_out[42]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[43]_i_1__0 
       (.I0(D[43]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[43]),
        .O(sig_data_skid_mux_out[43]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[44]_i_1__0 
       (.I0(D[44]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[44]),
        .O(sig_data_skid_mux_out[44]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[45]_i_1__0 
       (.I0(D[45]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[45]),
        .O(sig_data_skid_mux_out[45]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[46]_i_1__0 
       (.I0(D[46]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[46]),
        .O(sig_data_skid_mux_out[46]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[47]_i_1__0 
       (.I0(D[47]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[47]),
        .O(sig_data_skid_mux_out[47]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[48]_i_1__0 
       (.I0(D[48]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[48]),
        .O(sig_data_skid_mux_out[48]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[49]_i_1__0 
       (.I0(D[49]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[49]),
        .O(sig_data_skid_mux_out[49]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1__2 
       (.I0(D[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[50]_i_1__0 
       (.I0(D[50]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[50]),
        .O(sig_data_skid_mux_out[50]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[51]_i_1__0 
       (.I0(D[51]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[51]),
        .O(sig_data_skid_mux_out[51]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[52]_i_1__0 
       (.I0(D[52]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[52]),
        .O(sig_data_skid_mux_out[52]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[53]_i_1__0 
       (.I0(D[53]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[53]),
        .O(sig_data_skid_mux_out[53]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[54]_i_1__0 
       (.I0(D[54]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[54]),
        .O(sig_data_skid_mux_out[54]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[55]_i_1__0 
       (.I0(D[55]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[55]),
        .O(sig_data_skid_mux_out[55]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[56]_i_1__0 
       (.I0(D[56]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[56]),
        .O(sig_data_skid_mux_out[56]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[57]_i_1__0 
       (.I0(D[57]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[57]),
        .O(sig_data_skid_mux_out[57]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[58]_i_1__0 
       (.I0(D[58]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[58]),
        .O(sig_data_skid_mux_out[58]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[59]_i_1__0 
       (.I0(D[59]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[59]),
        .O(sig_data_skid_mux_out[59]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1__2 
       (.I0(D[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[60]_i_1__0 
       (.I0(D[60]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[60]),
        .O(sig_data_skid_mux_out[60]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[61]_i_1__0 
       (.I0(D[61]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[61]),
        .O(sig_data_skid_mux_out[61]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[62]_i_1__0 
       (.I0(D[62]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[62]),
        .O(sig_data_skid_mux_out[62]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[63]_i_1 
       (.I0(m_axi_s2mm_wready),
        .I1(sig_m_valid_dup),
        .O(sig_data_reg_out_en));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[63]_i_2 
       (.I0(D[63]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[63]),
        .O(sig_data_skid_mux_out[63]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1__2 
       (.I0(D[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1__2 
       (.I0(D[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1__2 
       (.I0(D[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1__2 
       (.I0(D[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[0]),
        .Q(m_axi_s2mm_wdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[10]),
        .Q(m_axi_s2mm_wdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[11]),
        .Q(m_axi_s2mm_wdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[12]),
        .Q(m_axi_s2mm_wdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[13]),
        .Q(m_axi_s2mm_wdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[14]),
        .Q(m_axi_s2mm_wdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[15]),
        .Q(m_axi_s2mm_wdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[16]),
        .Q(m_axi_s2mm_wdata[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[17]),
        .Q(m_axi_s2mm_wdata[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[18]),
        .Q(m_axi_s2mm_wdata[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[19]),
        .Q(m_axi_s2mm_wdata[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[1]),
        .Q(m_axi_s2mm_wdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[20]),
        .Q(m_axi_s2mm_wdata[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[21]),
        .Q(m_axi_s2mm_wdata[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[22]),
        .Q(m_axi_s2mm_wdata[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[23]),
        .Q(m_axi_s2mm_wdata[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[24]),
        .Q(m_axi_s2mm_wdata[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[25]),
        .Q(m_axi_s2mm_wdata[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[26]),
        .Q(m_axi_s2mm_wdata[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[27]),
        .Q(m_axi_s2mm_wdata[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[28]),
        .Q(m_axi_s2mm_wdata[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[29]),
        .Q(m_axi_s2mm_wdata[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[2]),
        .Q(m_axi_s2mm_wdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[30]),
        .Q(m_axi_s2mm_wdata[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[31]),
        .Q(m_axi_s2mm_wdata[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[32]),
        .Q(m_axi_s2mm_wdata[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[33]),
        .Q(m_axi_s2mm_wdata[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[34]),
        .Q(m_axi_s2mm_wdata[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[35]),
        .Q(m_axi_s2mm_wdata[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[36]),
        .Q(m_axi_s2mm_wdata[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[37]),
        .Q(m_axi_s2mm_wdata[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[38]),
        .Q(m_axi_s2mm_wdata[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[39]),
        .Q(m_axi_s2mm_wdata[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[3]),
        .Q(m_axi_s2mm_wdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[40]),
        .Q(m_axi_s2mm_wdata[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[41]),
        .Q(m_axi_s2mm_wdata[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[42]),
        .Q(m_axi_s2mm_wdata[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[43]),
        .Q(m_axi_s2mm_wdata[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[44]),
        .Q(m_axi_s2mm_wdata[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[45]),
        .Q(m_axi_s2mm_wdata[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[46]),
        .Q(m_axi_s2mm_wdata[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[47]),
        .Q(m_axi_s2mm_wdata[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[48]),
        .Q(m_axi_s2mm_wdata[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[49]),
        .Q(m_axi_s2mm_wdata[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[4]),
        .Q(m_axi_s2mm_wdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[50]),
        .Q(m_axi_s2mm_wdata[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[51]),
        .Q(m_axi_s2mm_wdata[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[52]),
        .Q(m_axi_s2mm_wdata[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[53]),
        .Q(m_axi_s2mm_wdata[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[54]),
        .Q(m_axi_s2mm_wdata[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[55]),
        .Q(m_axi_s2mm_wdata[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[56]),
        .Q(m_axi_s2mm_wdata[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[57]),
        .Q(m_axi_s2mm_wdata[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[58]),
        .Q(m_axi_s2mm_wdata[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[59]),
        .Q(m_axi_s2mm_wdata[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[5]),
        .Q(m_axi_s2mm_wdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[60]),
        .Q(m_axi_s2mm_wdata[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[61]),
        .Q(m_axi_s2mm_wdata[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[62]),
        .Q(m_axi_s2mm_wdata[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[63]),
        .Q(m_axi_s2mm_wdata[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[6]),
        .Q(m_axi_s2mm_wdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[7]),
        .Q(m_axi_s2mm_wdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[8]),
        .Q(m_axi_s2mm_wdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[9]),
        .Q(m_axi_s2mm_wdata[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(sig_data_skid_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[10]),
        .Q(sig_data_skid_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[11]),
        .Q(sig_data_skid_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[12]),
        .Q(sig_data_skid_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[13]),
        .Q(sig_data_skid_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[14]),
        .Q(sig_data_skid_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[15]),
        .Q(sig_data_skid_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[16]),
        .Q(sig_data_skid_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[17]),
        .Q(sig_data_skid_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[18]),
        .Q(sig_data_skid_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[19]),
        .Q(sig_data_skid_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(sig_data_skid_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[20]),
        .Q(sig_data_skid_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[21]),
        .Q(sig_data_skid_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[22]),
        .Q(sig_data_skid_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[23]),
        .Q(sig_data_skid_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[24]),
        .Q(sig_data_skid_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[25]),
        .Q(sig_data_skid_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[26]),
        .Q(sig_data_skid_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[27]),
        .Q(sig_data_skid_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[28]),
        .Q(sig_data_skid_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[29]),
        .Q(sig_data_skid_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(sig_data_skid_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[30]),
        .Q(sig_data_skid_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[31]),
        .Q(sig_data_skid_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[32]),
        .Q(sig_data_skid_reg[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[33]),
        .Q(sig_data_skid_reg[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[34]),
        .Q(sig_data_skid_reg[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[35]),
        .Q(sig_data_skid_reg[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[36]),
        .Q(sig_data_skid_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[37]),
        .Q(sig_data_skid_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[38]),
        .Q(sig_data_skid_reg[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[39]),
        .Q(sig_data_skid_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[3]),
        .Q(sig_data_skid_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[40]),
        .Q(sig_data_skid_reg[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[41]),
        .Q(sig_data_skid_reg[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[42]),
        .Q(sig_data_skid_reg[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[43]),
        .Q(sig_data_skid_reg[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[44]),
        .Q(sig_data_skid_reg[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[45]),
        .Q(sig_data_skid_reg[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[46]),
        .Q(sig_data_skid_reg[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[47]),
        .Q(sig_data_skid_reg[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[48]),
        .Q(sig_data_skid_reg[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[49]),
        .Q(sig_data_skid_reg[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[4]),
        .Q(sig_data_skid_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[50]),
        .Q(sig_data_skid_reg[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[51]),
        .Q(sig_data_skid_reg[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[52]),
        .Q(sig_data_skid_reg[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[53]),
        .Q(sig_data_skid_reg[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[54]),
        .Q(sig_data_skid_reg[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[55]),
        .Q(sig_data_skid_reg[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[56]),
        .Q(sig_data_skid_reg[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[57]),
        .Q(sig_data_skid_reg[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[58]),
        .Q(sig_data_skid_reg[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[59]),
        .Q(sig_data_skid_reg[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[5]),
        .Q(sig_data_skid_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[60]),
        .Q(sig_data_skid_reg[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[61]),
        .Q(sig_data_skid_reg[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[62]),
        .Q(sig_data_skid_reg[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[63]),
        .Q(sig_data_skid_reg[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[6]),
        .Q(sig_data_skid_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[7]),
        .Q(sig_data_skid_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[8]),
        .Q(sig_data_skid_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[9]),
        .Q(sig_data_skid_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(m_axi_s2mm_wlast),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data2skid_wlast),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0444000044444444)) 
    sig_m_valid_dup_i_1__2
       (.I0(sig_init_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(m_axi_s2mm_wready),
        .I3(sig_s_ready_dup),
        .I4(sig_m_valid_dup),
        .I5(sig_m_valid_out_reg_0),
        .O(sig_m_valid_dup_i_1__2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__2_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__2_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFD0)) 
    sig_s_ready_dup_i_1__2
       (.I0(sig_m_valid_dup),
        .I1(sig_m_valid_out_reg_0),
        .I2(sig_s_ready_dup),
        .I3(m_axi_s2mm_wready),
        .I4(sig_init_reg),
        .O(sig_s_ready_dup_i_1__2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_dup),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_out),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[7]_0 [0]),
        .Q(m_axi_s2mm_wstrb[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[7]_0 [1]),
        .Q(m_axi_s2mm_wstrb[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[7]_0 [2]),
        .Q(m_axi_s2mm_wstrb[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[7]_0 [3]),
        .Q(m_axi_s2mm_wstrb[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[7]_0 [4]),
        .Q(m_axi_s2mm_wstrb[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[7]_0 [5]),
        .Q(m_axi_s2mm_wstrb[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[7]_0 [6]),
        .Q(m_axi_s2mm_wstrb[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[7]_0 [7]),
        .Q(m_axi_s2mm_wstrb[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [4]),
        .Q(Q[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [5]),
        .Q(Q[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [6]),
        .Q(Q[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [7]),
        .Q(Q[7]),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid_buf" *) 
module axi_vdma_0_axi_datamover_skid_buf
   (out,
    sig_ibtt2wdc_tlast,
    \sig_data_reg_out_reg[67]_0 ,
    sig_m_valid_out_reg_0,
    sig_m_valid_out_reg_1,
    D,
    E,
    rd_en,
    \sig_strb_reg_out_reg[7]_0 ,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    dout,
    sig_m_valid_out_reg_2,
    sig_init_reg,
    empty,
    lsig_end_of_cmd_reg,
    lsig_eop_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3] ,
    \sig_data_skid_reg_reg[67]_0 );
  output out;
  output sig_ibtt2wdc_tlast;
  output [67:0]\sig_data_reg_out_reg[67]_0 ;
  output sig_m_valid_out_reg_0;
  output [0:0]sig_m_valid_out_reg_1;
  output [3:0]D;
  output [0:0]E;
  output rd_en;
  output [7:0]\sig_strb_reg_out_reg[7]_0 ;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input [73:0]dout;
  input sig_m_valid_out_reg_2;
  input sig_init_reg;
  input empty;
  input lsig_end_of_cmd_reg;
  input lsig_eop_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [3:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[3] ;
  input [3:0]\sig_data_skid_reg_reg[67]_0 ;

  wire [3:0]D;
  wire [0:0]E;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_2_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_3_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_5_n_0 ;
  wire [3:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[3] ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_3 ;
  wire [73:0]dout;
  wire empty;
  wire lsig_end_of_cmd_reg;
  wire lsig_eop_reg;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data_reg_out_en;
  wire [67:0]\sig_data_reg_out_reg[67]_0 ;
  wire [67:0]sig_data_skid_mux_out;
  wire [67:0]sig_data_skid_reg;
  wire [3:0]\sig_data_skid_reg_reg[67]_0 ;
  wire sig_ibtt2wdc_eop;
  wire sig_ibtt2wdc_tlast;
  wire sig_init_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__3_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_0;
  wire [0:0]sig_m_valid_out_reg_1;
  wire sig_m_valid_out_reg_2;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1__3_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire [7:0]\sig_strb_reg_out_reg[7]_0 ;
  wire [8:0]sig_strb_skid_mux_out;
  wire [8:0]sig_strb_skid_reg;
  wire sig_stream_rst;

  assign out = sig_m_valid_out;
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_2 
       (.I0(sig_m_valid_out),
        .I1(sig_m_valid_out_reg_2),
        .O(E));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_2 
       (.I0(sig_m_valid_out),
        .I1(sig_m_valid_out_reg_2),
        .I2(lsig_end_of_cmd_reg),
        .I3(\sig_data_reg_out_reg[67]_0 [67]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_3 
       (.I0(sig_m_valid_out),
        .I1(sig_m_valid_out_reg_2),
        .I2(lsig_end_of_cmd_reg),
        .I3(\sig_data_reg_out_reg[67]_0 [66]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_4 
       (.I0(sig_m_valid_out),
        .I1(sig_m_valid_out_reg_2),
        .I2(lsig_end_of_cmd_reg),
        .I3(\sig_data_reg_out_reg[67]_0 [65]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_5 
       (.I0(sig_m_valid_out),
        .I1(sig_m_valid_out_reg_2),
        .I2(lsig_end_of_cmd_reg),
        .I3(\sig_data_reg_out_reg[67]_0 [64]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_5_n_0 ));
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1 
       (.CI(1'b0),
        .CO({sig_m_valid_out_reg_1,\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\GEN_INDET_BTT.lsig_byte_cntr[3]_i_2_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[3]_i_3_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[3]_i_4_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[3]_i_5_n_0 }),
        .O(D),
        .S(\GEN_INDET_BTT.lsig_byte_cntr_reg[3] ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \GEN_INDET_BTT.lsig_eop_reg_i_1 
       (.I0(sig_m_valid_out),
        .I1(sig_m_valid_out_reg_2),
        .I2(sig_ibtt2wdc_eop),
        .I3(lsig_eop_reg),
        .O(sig_m_valid_out_reg_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1__1 
       (.I0(dout[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1__1 
       (.I0(dout[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1__1 
       (.I0(dout[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1__1 
       (.I0(dout[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1__1 
       (.I0(dout[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1__1 
       (.I0(dout[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1__1 
       (.I0(dout[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1__1 
       (.I0(dout[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1__1 
       (.I0(dout[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1__1 
       (.I0(dout[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1__1 
       (.I0(dout[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1__1 
       (.I0(dout[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1__1 
       (.I0(dout[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1__1 
       (.I0(dout[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1__1 
       (.I0(dout[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1__1 
       (.I0(dout[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1__1 
       (.I0(dout[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1__1 
       (.I0(dout[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1__1 
       (.I0(dout[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1__1 
       (.I0(dout[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1__1 
       (.I0(dout[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1__1 
       (.I0(dout[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1__1 
       (.I0(dout[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1__1 
       (.I0(dout[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_1__2 
       (.I0(dout[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[32]_i_1 
       (.I0(dout[32]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[32]),
        .O(sig_data_skid_mux_out[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[33]_i_1 
       (.I0(dout[33]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[33]),
        .O(sig_data_skid_mux_out[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[34]_i_1 
       (.I0(dout[34]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[34]),
        .O(sig_data_skid_mux_out[34]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[35]_i_1 
       (.I0(dout[35]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[35]),
        .O(sig_data_skid_mux_out[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[36]_i_1 
       (.I0(dout[36]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[36]),
        .O(sig_data_skid_mux_out[36]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[37]_i_1 
       (.I0(dout[37]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[37]),
        .O(sig_data_skid_mux_out[37]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[38]_i_1 
       (.I0(dout[38]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[38]),
        .O(sig_data_skid_mux_out[38]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[39]_i_1 
       (.I0(dout[39]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[39]),
        .O(sig_data_skid_mux_out[39]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1__1 
       (.I0(dout[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[40]_i_1 
       (.I0(dout[40]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[40]),
        .O(sig_data_skid_mux_out[40]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[41]_i_1 
       (.I0(dout[41]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[41]),
        .O(sig_data_skid_mux_out[41]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[42]_i_1 
       (.I0(dout[42]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[42]),
        .O(sig_data_skid_mux_out[42]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[43]_i_1 
       (.I0(dout[43]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[43]),
        .O(sig_data_skid_mux_out[43]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[44]_i_1 
       (.I0(dout[44]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[44]),
        .O(sig_data_skid_mux_out[44]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[45]_i_1 
       (.I0(dout[45]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[45]),
        .O(sig_data_skid_mux_out[45]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[46]_i_1 
       (.I0(dout[46]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[46]),
        .O(sig_data_skid_mux_out[46]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[47]_i_1 
       (.I0(dout[47]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[47]),
        .O(sig_data_skid_mux_out[47]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[48]_i_1 
       (.I0(dout[48]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[48]),
        .O(sig_data_skid_mux_out[48]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[49]_i_1 
       (.I0(dout[49]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[49]),
        .O(sig_data_skid_mux_out[49]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1__1 
       (.I0(dout[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[50]_i_1 
       (.I0(dout[50]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[50]),
        .O(sig_data_skid_mux_out[50]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[51]_i_1 
       (.I0(dout[51]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[51]),
        .O(sig_data_skid_mux_out[51]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[52]_i_1 
       (.I0(dout[52]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[52]),
        .O(sig_data_skid_mux_out[52]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[53]_i_1 
       (.I0(dout[53]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[53]),
        .O(sig_data_skid_mux_out[53]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[54]_i_1 
       (.I0(dout[54]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[54]),
        .O(sig_data_skid_mux_out[54]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[55]_i_1 
       (.I0(dout[55]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[55]),
        .O(sig_data_skid_mux_out[55]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[56]_i_1 
       (.I0(dout[56]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[56]),
        .O(sig_data_skid_mux_out[56]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[57]_i_1 
       (.I0(dout[57]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[57]),
        .O(sig_data_skid_mux_out[57]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[58]_i_1 
       (.I0(dout[58]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[58]),
        .O(sig_data_skid_mux_out[58]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[59]_i_1 
       (.I0(dout[59]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[59]),
        .O(sig_data_skid_mux_out[59]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1__1 
       (.I0(dout[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[60]_i_1 
       (.I0(dout[60]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[60]),
        .O(sig_data_skid_mux_out[60]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[61]_i_1 
       (.I0(dout[61]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[61]),
        .O(sig_data_skid_mux_out[61]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[62]_i_1 
       (.I0(dout[62]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[62]),
        .O(sig_data_skid_mux_out[62]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[63]_i_1__0 
       (.I0(dout[63]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[63]),
        .O(sig_data_skid_mux_out[63]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[64]_i_1 
       (.I0(\sig_data_skid_reg_reg[67]_0 [0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[64]),
        .O(sig_data_skid_mux_out[64]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[65]_i_1 
       (.I0(\sig_data_skid_reg_reg[67]_0 [1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[65]),
        .O(sig_data_skid_mux_out[65]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[66]_i_1 
       (.I0(\sig_data_skid_reg_reg[67]_0 [2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[66]),
        .O(sig_data_skid_mux_out[66]));
  LUT2 #(
    .INIT(4'h7)) 
    \sig_data_reg_out[67]_i_1 
       (.I0(sig_m_valid_dup),
        .I1(sig_m_valid_out_reg_2),
        .O(sig_data_reg_out_en));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[67]_i_2 
       (.I0(\sig_data_skid_reg_reg[67]_0 [3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[67]),
        .O(sig_data_skid_mux_out[67]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1__1 
       (.I0(dout[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1__1 
       (.I0(dout[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1__1 
       (.I0(dout[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1__1 
       (.I0(dout[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[0]),
        .Q(\sig_data_reg_out_reg[67]_0 [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[10]),
        .Q(\sig_data_reg_out_reg[67]_0 [10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[11]),
        .Q(\sig_data_reg_out_reg[67]_0 [11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[12]),
        .Q(\sig_data_reg_out_reg[67]_0 [12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[13]),
        .Q(\sig_data_reg_out_reg[67]_0 [13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[14]),
        .Q(\sig_data_reg_out_reg[67]_0 [14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[15]),
        .Q(\sig_data_reg_out_reg[67]_0 [15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[16]),
        .Q(\sig_data_reg_out_reg[67]_0 [16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[17]),
        .Q(\sig_data_reg_out_reg[67]_0 [17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[18]),
        .Q(\sig_data_reg_out_reg[67]_0 [18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[19]),
        .Q(\sig_data_reg_out_reg[67]_0 [19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[1]),
        .Q(\sig_data_reg_out_reg[67]_0 [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[20]),
        .Q(\sig_data_reg_out_reg[67]_0 [20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[21]),
        .Q(\sig_data_reg_out_reg[67]_0 [21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[22]),
        .Q(\sig_data_reg_out_reg[67]_0 [22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[23]),
        .Q(\sig_data_reg_out_reg[67]_0 [23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[24]),
        .Q(\sig_data_reg_out_reg[67]_0 [24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[25]),
        .Q(\sig_data_reg_out_reg[67]_0 [25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[26]),
        .Q(\sig_data_reg_out_reg[67]_0 [26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[27]),
        .Q(\sig_data_reg_out_reg[67]_0 [27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[28]),
        .Q(\sig_data_reg_out_reg[67]_0 [28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[29]),
        .Q(\sig_data_reg_out_reg[67]_0 [29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[2]),
        .Q(\sig_data_reg_out_reg[67]_0 [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[30]),
        .Q(\sig_data_reg_out_reg[67]_0 [30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[31]),
        .Q(\sig_data_reg_out_reg[67]_0 [31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[32]),
        .Q(\sig_data_reg_out_reg[67]_0 [32]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[33]),
        .Q(\sig_data_reg_out_reg[67]_0 [33]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[34]),
        .Q(\sig_data_reg_out_reg[67]_0 [34]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[35]),
        .Q(\sig_data_reg_out_reg[67]_0 [35]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[36]),
        .Q(\sig_data_reg_out_reg[67]_0 [36]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[37]),
        .Q(\sig_data_reg_out_reg[67]_0 [37]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[38]),
        .Q(\sig_data_reg_out_reg[67]_0 [38]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[39]),
        .Q(\sig_data_reg_out_reg[67]_0 [39]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[3]),
        .Q(\sig_data_reg_out_reg[67]_0 [3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[40]),
        .Q(\sig_data_reg_out_reg[67]_0 [40]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[41]),
        .Q(\sig_data_reg_out_reg[67]_0 [41]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[42]),
        .Q(\sig_data_reg_out_reg[67]_0 [42]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[43]),
        .Q(\sig_data_reg_out_reg[67]_0 [43]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[44]),
        .Q(\sig_data_reg_out_reg[67]_0 [44]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[45]),
        .Q(\sig_data_reg_out_reg[67]_0 [45]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[46]),
        .Q(\sig_data_reg_out_reg[67]_0 [46]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[47]),
        .Q(\sig_data_reg_out_reg[67]_0 [47]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[48]),
        .Q(\sig_data_reg_out_reg[67]_0 [48]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[49]),
        .Q(\sig_data_reg_out_reg[67]_0 [49]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[4]),
        .Q(\sig_data_reg_out_reg[67]_0 [4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[50]),
        .Q(\sig_data_reg_out_reg[67]_0 [50]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[51]),
        .Q(\sig_data_reg_out_reg[67]_0 [51]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[52]),
        .Q(\sig_data_reg_out_reg[67]_0 [52]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[53]),
        .Q(\sig_data_reg_out_reg[67]_0 [53]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[54]),
        .Q(\sig_data_reg_out_reg[67]_0 [54]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[55]),
        .Q(\sig_data_reg_out_reg[67]_0 [55]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[56]),
        .Q(\sig_data_reg_out_reg[67]_0 [56]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[57]),
        .Q(\sig_data_reg_out_reg[67]_0 [57]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[58]),
        .Q(\sig_data_reg_out_reg[67]_0 [58]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[59]),
        .Q(\sig_data_reg_out_reg[67]_0 [59]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[5]),
        .Q(\sig_data_reg_out_reg[67]_0 [5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[60]),
        .Q(\sig_data_reg_out_reg[67]_0 [60]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[61]),
        .Q(\sig_data_reg_out_reg[67]_0 [61]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[62]),
        .Q(\sig_data_reg_out_reg[67]_0 [62]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[63]),
        .Q(\sig_data_reg_out_reg[67]_0 [63]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[64] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[64]),
        .Q(\sig_data_reg_out_reg[67]_0 [64]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[65] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[65]),
        .Q(\sig_data_reg_out_reg[67]_0 [65]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[66] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[66]),
        .Q(\sig_data_reg_out_reg[67]_0 [66]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[67] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[67]),
        .Q(\sig_data_reg_out_reg[67]_0 [67]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[6]),
        .Q(\sig_data_reg_out_reg[67]_0 [6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[7]),
        .Q(\sig_data_reg_out_reg[67]_0 [7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[8]),
        .Q(\sig_data_reg_out_reg[67]_0 [8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[9]),
        .Q(\sig_data_reg_out_reg[67]_0 [9]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[0]),
        .Q(sig_data_skid_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[10]),
        .Q(sig_data_skid_reg[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[11]),
        .Q(sig_data_skid_reg[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[12]),
        .Q(sig_data_skid_reg[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[13]),
        .Q(sig_data_skid_reg[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[14]),
        .Q(sig_data_skid_reg[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[15]),
        .Q(sig_data_skid_reg[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[16]),
        .Q(sig_data_skid_reg[16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[17]),
        .Q(sig_data_skid_reg[17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[18]),
        .Q(sig_data_skid_reg[18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[19]),
        .Q(sig_data_skid_reg[19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[1]),
        .Q(sig_data_skid_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[20]),
        .Q(sig_data_skid_reg[20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[21]),
        .Q(sig_data_skid_reg[21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[22]),
        .Q(sig_data_skid_reg[22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[23]),
        .Q(sig_data_skid_reg[23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[24]),
        .Q(sig_data_skid_reg[24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[25]),
        .Q(sig_data_skid_reg[25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[26]),
        .Q(sig_data_skid_reg[26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[27]),
        .Q(sig_data_skid_reg[27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[28]),
        .Q(sig_data_skid_reg[28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[29]),
        .Q(sig_data_skid_reg[29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[2]),
        .Q(sig_data_skid_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[30]),
        .Q(sig_data_skid_reg[30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[31]),
        .Q(sig_data_skid_reg[31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[32]),
        .Q(sig_data_skid_reg[32]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[33]),
        .Q(sig_data_skid_reg[33]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[34]),
        .Q(sig_data_skid_reg[34]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[35]),
        .Q(sig_data_skid_reg[35]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[36]),
        .Q(sig_data_skid_reg[36]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[37]),
        .Q(sig_data_skid_reg[37]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[38]),
        .Q(sig_data_skid_reg[38]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[39]),
        .Q(sig_data_skid_reg[39]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[3]),
        .Q(sig_data_skid_reg[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[40]),
        .Q(sig_data_skid_reg[40]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[41]),
        .Q(sig_data_skid_reg[41]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[42]),
        .Q(sig_data_skid_reg[42]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[43]),
        .Q(sig_data_skid_reg[43]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[44]),
        .Q(sig_data_skid_reg[44]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[45]),
        .Q(sig_data_skid_reg[45]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[46]),
        .Q(sig_data_skid_reg[46]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[47]),
        .Q(sig_data_skid_reg[47]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[48]),
        .Q(sig_data_skid_reg[48]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[49]),
        .Q(sig_data_skid_reg[49]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[4]),
        .Q(sig_data_skid_reg[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[50]),
        .Q(sig_data_skid_reg[50]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[51]),
        .Q(sig_data_skid_reg[51]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[52]),
        .Q(sig_data_skid_reg[52]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[53]),
        .Q(sig_data_skid_reg[53]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[54]),
        .Q(sig_data_skid_reg[54]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[55]),
        .Q(sig_data_skid_reg[55]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[56]),
        .Q(sig_data_skid_reg[56]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[57]),
        .Q(sig_data_skid_reg[57]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[58]),
        .Q(sig_data_skid_reg[58]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[59]),
        .Q(sig_data_skid_reg[59]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[5]),
        .Q(sig_data_skid_reg[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[60]),
        .Q(sig_data_skid_reg[60]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[61]),
        .Q(sig_data_skid_reg[61]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[62]),
        .Q(sig_data_skid_reg[62]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[63]),
        .Q(sig_data_skid_reg[63]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[64] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[67]_0 [0]),
        .Q(sig_data_skid_reg[64]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[65] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[67]_0 [1]),
        .Q(sig_data_skid_reg[65]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[66] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[67]_0 [2]),
        .Q(sig_data_skid_reg[66]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[67] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[67]_0 [3]),
        .Q(sig_data_skid_reg[67]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[6]),
        .Q(sig_data_skid_reg[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[7]),
        .Q(sig_data_skid_reg[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[8]),
        .Q(sig_data_skid_reg[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[9]),
        .Q(sig_data_skid_reg[9]),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_1__0
       (.I0(dout[72]),
        .I1(sig_s_ready_dup),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(sig_ibtt2wdc_tlast),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[72]),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h08000F000A000F00)) 
    sig_m_valid_dup_i_1__3
       (.I0(sig_m_valid_dup),
        .I1(sig_m_valid_out_reg_2),
        .I2(sig_init_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I4(empty),
        .I5(sig_s_ready_dup),
        .O(sig_m_valid_dup_i_1__3_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__3_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__3_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFDFDDDFD)) 
    sig_s_ready_dup_i_1__3
       (.I0(sig_m_valid_out_reg_2),
        .I1(sig_init_reg),
        .I2(sig_s_ready_dup),
        .I3(sig_m_valid_dup),
        .I4(empty),
        .O(sig_s_ready_dup_i_1__3_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__3_n_0),
        .Q(sig_s_ready_dup),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__3_n_0),
        .Q(sig_s_ready_out),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[0]_i_1__1 
       (.I0(dout[64]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[1]_i_1__1 
       (.I0(dout[65]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[2]_i_1__1 
       (.I0(dout[66]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[3]_i_1__1 
       (.I0(dout[67]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[4]_i_1 
       (.I0(dout[68]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[4]),
        .O(sig_strb_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[5]_i_1 
       (.I0(dout[69]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[5]),
        .O(sig_strb_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[6]_i_1 
       (.I0(dout[70]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[6]),
        .O(sig_strb_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[7]_i_1__0 
       (.I0(dout[71]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[7]),
        .O(sig_strb_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[8]_i_1 
       (.I0(dout[73]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[8]),
        .O(sig_strb_skid_mux_out[8]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[0]),
        .Q(\sig_strb_reg_out_reg[7]_0 [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[1]),
        .Q(\sig_strb_reg_out_reg[7]_0 [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[2]),
        .Q(\sig_strb_reg_out_reg[7]_0 [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[3]),
        .Q(\sig_strb_reg_out_reg[7]_0 [3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[4]),
        .Q(\sig_strb_reg_out_reg[7]_0 [4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[5]),
        .Q(\sig_strb_reg_out_reg[7]_0 [5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[6]),
        .Q(\sig_strb_reg_out_reg[7]_0 [6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[7]),
        .Q(\sig_strb_reg_out_reg[7]_0 [7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[8]),
        .Q(sig_ibtt2wdc_eop),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[64]),
        .Q(sig_strb_skid_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[65]),
        .Q(sig_strb_skid_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[66]),
        .Q(sig_strb_skid_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[67]),
        .Q(sig_strb_skid_reg[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[68]),
        .Q(sig_strb_skid_reg[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[69]),
        .Q(sig_strb_skid_reg[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[70]),
        .Q(sig_strb_skid_reg[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[71]),
        .Q(sig_strb_skid_reg[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[73]),
        .Q(sig_strb_skid_reg[8]),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'h2)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_4__0 
       (.I0(sig_s_ready_out),
        .I1(empty),
        .O(rd_en));
endmodule

(* ORIG_REF_NAME = "axi_datamover_slice" *) 
module axi_vdma_0_axi_datamover_slice
   (slice_insert_valid,
    ld_btt_cntr_reg2_reg,
    ld_btt_cntr_reg2_reg_0,
    sig_valid_fifo_ld12_out,
    ld_btt_cntr_reg1_reg,
    E,
    sig_btt_eq_0_reg,
    S,
    \storage_data_reg[8]_0 ,
    m_axi_s2mm_aclk,
    CO,
    ld_btt_cntr_reg2,
    sig_btt_eq_0,
    ld_btt_cntr_reg3,
    ld_btt_cntr_reg3_reg,
    ld_btt_cntr_reg1,
    sig_sm_ld_dre_cmd,
    sig_cmd_full,
    sig_curr_strt_offset,
    Q,
    m_valid_i_reg_0,
    sig_inhibit_rdy_n,
    out,
    sig_curr_eof_reg,
    sig_fifo_mssai,
    sig_stream_rst);
  output slice_insert_valid;
  output ld_btt_cntr_reg2_reg;
  output ld_btt_cntr_reg2_reg_0;
  output sig_valid_fifo_ld12_out;
  output ld_btt_cntr_reg1_reg;
  output [0:0]E;
  output sig_btt_eq_0_reg;
  output [3:0]S;
  output [8:0]\storage_data_reg[8]_0 ;
  input m_axi_s2mm_aclk;
  input [0:0]CO;
  input ld_btt_cntr_reg2;
  input sig_btt_eq_0;
  input ld_btt_cntr_reg3;
  input ld_btt_cntr_reg3_reg;
  input ld_btt_cntr_reg1;
  input sig_sm_ld_dre_cmd;
  input sig_cmd_full;
  input [1:0]sig_curr_strt_offset;
  input [15:0]Q;
  input m_valid_i_reg_0;
  input sig_inhibit_rdy_n;
  input [7:0]out;
  input sig_curr_eof_reg;
  input [1:0]sig_fifo_mssai;
  input sig_stream_rst;

  wire [0:0]CO;
  wire [0:0]E;
  wire [3:3]\I_SCATTER_STROBE_GEN/lsig_end_vect ;
  wire [0:0]\I_SCATTER_STROBE_GEN/lsig_start_vect ;
  wire [15:0]Q;
  wire [3:0]S;
  wire \areset_d_reg_n_0_[0] ;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg1_reg;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg2_reg;
  wire ld_btt_cntr_reg2_reg_0;
  wire ld_btt_cntr_reg3;
  wire ld_btt_cntr_reg3_reg;
  wire m_axi_s2mm_aclk;
  wire m_valid_i_i_1_n_0;
  wire m_valid_i_reg_0;
  wire [7:0]out;
  wire p_1_in;
  wire sig_btt_eq_0;
  wire sig_btt_eq_0_reg;
  wire sig_cmd_full;
  wire sig_curr_eof_reg;
  wire [1:0]sig_curr_strt_offset;
  wire [1:0]sig_fifo_mssai;
  wire sig_inhibit_rdy_n;
  wire sig_sm_ld_dre_cmd;
  wire [2:2]sig_stbgen_tstrb;
  wire sig_stream_rst;
  wire [7:4]sig_tstrb_fifo_data_in;
  wire sig_tstrb_fifo_rdy;
  wire sig_tstrb_fifo_valid;
  wire sig_valid_fifo_ld12_out;
  wire slice_insert_valid;
  wire \storage_data[1]_i_1_n_0 ;
  wire \storage_data[6]_i_2_n_0 ;
  wire \storage_data[6]_i_3_n_0 ;
  wire \storage_data[6]_i_4_n_0 ;
  wire [8:0]\storage_data_reg[8]_0 ;

  FDRE \areset_d_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(\areset_d_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \areset_d_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\areset_d_reg_n_0_[0] ),
        .Q(p_1_in),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000AEAEAE)) 
    ld_btt_cntr_reg1_i_1
       (.I0(ld_btt_cntr_reg1),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(CO),
        .I4(sig_valid_fifo_ld12_out),
        .I5(ld_btt_cntr_reg3_reg),
        .O(ld_btt_cntr_reg1_reg));
  LUT6 #(
    .INIT(64'h0000000000E2E2E2)) 
    ld_btt_cntr_reg2_i_1
       (.I0(ld_btt_cntr_reg2),
        .I1(sig_tstrb_fifo_rdy),
        .I2(ld_btt_cntr_reg1),
        .I3(CO),
        .I4(sig_valid_fifo_ld12_out),
        .I5(ld_btt_cntr_reg3_reg),
        .O(ld_btt_cntr_reg2_reg_0));
  LUT6 #(
    .INIT(64'h000000007F774040)) 
    ld_btt_cntr_reg3_i_1
       (.I0(CO),
        .I1(sig_tstrb_fifo_rdy),
        .I2(ld_btt_cntr_reg2),
        .I3(sig_btt_eq_0),
        .I4(ld_btt_cntr_reg3),
        .I5(ld_btt_cntr_reg3_reg),
        .O(ld_btt_cntr_reg2_reg));
  LUT5 #(
    .INIT(32'h0000FF8A)) 
    m_valid_i_i_1
       (.I0(slice_insert_valid),
        .I1(m_valid_i_reg_0),
        .I2(sig_inhibit_rdy_n),
        .I3(sig_tstrb_fifo_valid),
        .I4(p_1_in),
        .O(m_valid_i_i_1_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    m_valid_i_i_2
       (.I0(ld_btt_cntr_reg2),
        .I1(sig_btt_eq_0),
        .I2(ld_btt_cntr_reg3),
        .O(sig_tstrb_fifo_valid));
  FDRE m_valid_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(m_valid_i_i_1_n_0),
        .Q(slice_insert_valid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h2F22)) 
    \sig_btt_cntr[15]_i_2 
       (.I0(sig_sm_ld_dre_cmd),
        .I1(sig_cmd_full),
        .I2(sig_btt_eq_0),
        .I3(sig_valid_fifo_ld12_out),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'hD0DD)) 
    sig_btt_eq_0_i_5
       (.I0(sig_valid_fifo_ld12_out),
        .I1(sig_btt_eq_0),
        .I2(sig_cmd_full),
        .I3(sig_sm_ld_dre_cmd),
        .O(sig_btt_eq_0_reg));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_1
       (.I0(out[6]),
        .I1(out[7]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_2
       (.I0(out[4]),
        .I1(out[5]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_3
       (.I0(out[2]),
        .I1(out[3]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_4
       (.I0(out[0]),
        .I1(out[1]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h1)) 
    \storage_data[0]_i_1 
       (.I0(sig_curr_strt_offset[1]),
        .I1(sig_curr_strt_offset[0]),
        .O(\I_SCATTER_STROBE_GEN/lsig_start_vect ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h5545)) 
    \storage_data[1]_i_1 
       (.I0(sig_curr_strt_offset[1]),
        .I1(Q[1]),
        .I2(\storage_data[6]_i_2_n_0 ),
        .I3(sig_curr_strt_offset[0]),
        .O(\storage_data[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'h00FFAF8F)) 
    \storage_data[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\storage_data[6]_i_2_n_0 ),
        .I3(sig_curr_strt_offset[0]),
        .I4(sig_curr_strt_offset[1]),
        .O(sig_stbgen_tstrb));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'hFFAF8F0F)) 
    \storage_data[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\storage_data[6]_i_2_n_0 ),
        .I3(sig_curr_strt_offset[0]),
        .I4(sig_curr_strt_offset[1]),
        .O(\I_SCATTER_STROBE_GEN/lsig_end_vect ));
  LUT2 #(
    .INIT(4'hB)) 
    \storage_data[4]_i_1 
       (.I0(sig_fifo_mssai[0]),
        .I1(CO),
        .O(sig_tstrb_fifo_data_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \storage_data[5]_i_1 
       (.I0(sig_fifo_mssai[1]),
        .I1(CO),
        .O(sig_tstrb_fifo_data_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'h005070F0)) 
    \storage_data[6]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\storage_data[6]_i_2_n_0 ),
        .I3(sig_curr_strt_offset[0]),
        .I4(sig_curr_strt_offset[1]),
        .O(sig_tstrb_fifo_data_in[6]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \storage_data[6]_i_2 
       (.I0(\storage_data[6]_i_3_n_0 ),
        .I1(\storage_data[6]_i_4_n_0 ),
        .I2(Q[7]),
        .I3(Q[2]),
        .I4(Q[12]),
        .I5(Q[15]),
        .O(\storage_data[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \storage_data[6]_i_3 
       (.I0(Q[13]),
        .I1(Q[6]),
        .I2(Q[9]),
        .I3(Q[11]),
        .I4(Q[5]),
        .I5(Q[10]),
        .O(\storage_data[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \storage_data[6]_i_4 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[14]),
        .I3(Q[8]),
        .O(\storage_data[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \storage_data[7]_i_1 
       (.I0(CO),
        .I1(sig_curr_eof_reg),
        .O(sig_tstrb_fifo_data_in[7]));
  LUT4 #(
    .INIT(16'hF200)) 
    \storage_data[8]_i_1 
       (.I0(ld_btt_cntr_reg3),
        .I1(sig_btt_eq_0),
        .I2(ld_btt_cntr_reg2),
        .I3(sig_tstrb_fifo_rdy),
        .O(sig_valid_fifo_ld12_out));
  LUT5 #(
    .INIT(32'h00000075)) 
    \storage_data[8]_i_2 
       (.I0(slice_insert_valid),
        .I1(m_valid_i_reg_0),
        .I2(sig_inhibit_rdy_n),
        .I3(\areset_d_reg_n_0_[0] ),
        .I4(p_1_in),
        .O(sig_tstrb_fifo_rdy));
  FDRE \storage_data_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(\I_SCATTER_STROBE_GEN/lsig_start_vect ),
        .Q(\storage_data_reg[8]_0 [0]),
        .R(1'b0));
  FDRE \storage_data_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(\storage_data[1]_i_1_n_0 ),
        .Q(\storage_data_reg[8]_0 [1]),
        .R(1'b0));
  FDRE \storage_data_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_stbgen_tstrb),
        .Q(\storage_data_reg[8]_0 [2]),
        .R(1'b0));
  FDRE \storage_data_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(\I_SCATTER_STROBE_GEN/lsig_end_vect ),
        .Q(\storage_data_reg[8]_0 [3]),
        .R(1'b0));
  FDRE \storage_data_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_tstrb_fifo_data_in[4]),
        .Q(\storage_data_reg[8]_0 [4]),
        .R(1'b0));
  FDRE \storage_data_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_tstrb_fifo_data_in[5]),
        .Q(\storage_data_reg[8]_0 [5]),
        .R(1'b0));
  FDRE \storage_data_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_tstrb_fifo_data_in[6]),
        .Q(\storage_data_reg[8]_0 [6]),
        .R(1'b0));
  FDRE \storage_data_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_tstrb_fifo_data_in[7]),
        .Q(\storage_data_reg[8]_0 [7]),
        .R(1'b0));
  FDRE \storage_data_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(CO),
        .Q(\storage_data_reg[8]_0 [8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_strb_gen2" *) 
module axi_vdma_0_axi_datamover_strb_gen2
   (D,
    out);
  output [5:0]D;
  input [2:0]out;

  wire [5:0]D;
  wire [2:0]out;

  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h01)) 
    lsig_start_vect
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_next_strt_strb_reg[1]_i_1 
       (.I0(out[2]),
        .I1(out[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \sig_next_strt_strb_reg[2]_i_1 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[0]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \sig_next_strt_strb_reg[4]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sig_next_strt_strb_reg[5]_i_1 
       (.I0(out[2]),
        .I1(out[1]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \sig_next_strt_strb_reg[6]_i_1 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[0]),
        .O(D[5]));
endmodule

(* ORIG_REF_NAME = "axi_datamover_wr_status_cntl" *) 
module axi_vdma_0_axi_datamover_wr_status_cntl
   (FIFO_Full_reg,
    sig_wsc2stat_status_valid,
    in,
    sig_wdc_status_going_full,
    sig_init_reg,
    sig_halt_reg,
    sig_wr_fifo,
    sig_init_reg_reg,
    sig_init_reg_reg_0,
    sig_init_reg_reg_1,
    m_axi_s2mm_bready,
    sig_inhibit_rdy_n,
    sig_calc_error_reg_reg,
    sig_calc_error_reg_reg_0,
    sig_input_cache_type_reg0,
    SR,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ,
    sig_halt_reg_reg_0,
    sig_init_reg2,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    out,
    m_axi_s2mm_bvalid,
    sig_data2wsc_valid,
    sig_addr2wsc_calc_error,
    sig_addr_reg_empty,
    sig_psm_pop_input_cmd,
    sig_csm_pop_child_cmd,
    m_axi_s2mm_bresp,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 );
  output FIFO_Full_reg;
  output sig_wsc2stat_status_valid;
  output [19:0]in;
  output sig_wdc_status_going_full;
  output sig_init_reg;
  output sig_halt_reg;
  output sig_wr_fifo;
  output sig_init_reg_reg;
  output sig_init_reg_reg_0;
  output sig_init_reg_reg_1;
  output m_axi_s2mm_bready;
  output sig_inhibit_rdy_n;
  output sig_calc_error_reg_reg;
  output sig_calc_error_reg_reg_0;
  output sig_input_cache_type_reg0;
  output [0:0]SR;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  input sig_halt_reg_reg_0;
  input sig_init_reg2;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input out;
  input m_axi_s2mm_bvalid;
  input sig_data2wsc_valid;
  input sig_addr2wsc_calc_error;
  input sig_addr_reg_empty;
  input sig_psm_pop_input_cmd;
  input sig_csm_pop_child_cmd;
  input [1:0]m_axi_s2mm_bresp;
  input [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ;

  wire FIFO_Full_reg;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_22 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_23 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_24 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_29 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_30 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_31 ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  wire [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ;
  wire I_WRESP_STATUS_FIFO_n_1;
  wire I_WRESP_STATUS_FIFO_n_10;
  wire I_WRESP_STATUS_FIFO_n_11;
  wire I_WRESP_STATUS_FIFO_n_12;
  wire I_WRESP_STATUS_FIFO_n_2;
  wire I_WRESP_STATUS_FIFO_n_5;
  wire I_WRESP_STATUS_FIFO_n_9;
  wire [0:0]SR;
  wire [19:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire out;
  wire p_0_in;
  wire sig_addr2wsc_calc_error;
  wire \sig_addr_posted_cntr[0]_i_1__0_n_0 ;
  wire [3:0]sig_addr_posted_cntr_reg;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_csm_pop_child_cmd;
  wire sig_data2wsc_valid;
  wire [22:4]sig_dcntl_sfifo_out;
  wire sig_halt_reg;
  wire sig_halt_reg_reg_0;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_init_reg_reg;
  wire sig_init_reg_reg_0;
  wire sig_init_reg_reg_1;
  wire sig_input_cache_type_reg0;
  wire sig_psm_pop_input_cmd;
  wire sig_push_coelsc_reg;
  wire sig_rd_empty;
  wire sig_rd_empty_3;
  wire sig_statcnt_gt_eq_thres;
  wire sig_stream_rst;
  wire \sig_wdc_statcnt[0]_i_1_n_0 ;
  wire [3:0]sig_wdc_statcnt_reg;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;

  axi_vdma_0_axi_datamover_fifo__parameterized6 \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO 
       (.D({\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_22 ,\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_23 ,\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_24 }),
        .E(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_29 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (sig_rd_empty_3),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_31 ),
        .\INFERRED_GEN.cnt_i_reg[3] (sig_rd_empty),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_30 ),
        .Q(sig_wdc_statcnt_reg),
        .in(in[0]),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_dcntl_sfifo_out),
        .p_0_in(p_0_in),
        .sel(sig_wr_fifo),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done_2),
        .sig_init_done_reg_0(I_WRESP_STATUS_FIFO_n_5),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[6]),
        .Q(in[3]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[16]),
        .Q(in[13]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[17]),
        .Q(in[14]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[18]),
        .Q(in[15]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[19]),
        .Q(in[16]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[20]),
        .Q(in[17]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[21]),
        .Q(in[18]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[7]),
        .Q(in[4]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[8]),
        .Q(in[5]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[9]),
        .Q(in[6]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[10]),
        .Q(in[7]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[11]),
        .Q(in[8]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[12]),
        .Q(in[9]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[13]),
        .Q(in[10]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[14]),
        .Q(in[11]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[15]),
        .Q(in[12]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_1),
        .Q(in[1]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[22]),
        .Q(in[19]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_interr_reg0),
        .Q(in[0]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_0_in),
        .Q(sig_coelsc_reg_empty),
        .S(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[5]),
        .Q(sig_wsc2stat_status_valid),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_2),
        .Q(in[2]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  axi_vdma_0_axi_datamover_fifo__parameterized5 I_WRESP_STATUS_FIFO
       (.D({I_WRESP_STATUS_FIFO_n_10,I_WRESP_STATUS_FIFO_n_11,I_WRESP_STATUS_FIFO_n_12}),
        .E(I_WRESP_STATUS_FIFO_n_9),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (I_WRESP_STATUS_FIFO_n_1),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (I_WRESP_STATUS_FIFO_n_2),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_rd_empty),
        .\INFERRED_GEN.cnt_i_reg[2] (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_30 ),
        .\INFERRED_GEN.cnt_i_reg[3] (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_31 ),
        .Q(sig_rd_empty_3),
        .SR(SR),
        .in(in[2:1]),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(sig_dcntl_sfifo_out[4]),
        .\sig_addr_posted_cntr_reg[0] (sig_addr_posted_cntr_reg),
        .\sig_addr_posted_cntr_reg[1] (out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_halt_reg(sig_halt_reg),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_reg2(sig_init_reg2),
        .sig_init_reg_reg_0(sig_init_reg),
        .sig_init_reg_reg_1(sig_init_reg_reg),
        .sig_init_reg_reg_2(sig_init_reg_reg_0),
        .sig_init_reg_reg_3(I_WRESP_STATUS_FIFO_n_5),
        .sig_init_reg_reg_4(sig_init_reg_reg_1),
        .sig_input_cache_type_reg0(sig_input_cache_type_reg0),
        .sig_psm_pop_input_cmd(sig_psm_pop_input_cmd),
        .sig_stream_rst(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sig_addr_posted_cntr[0]_i_1__0 
       (.I0(sig_addr_posted_cntr_reg[0]),
        .O(\sig_addr_posted_cntr[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_9),
        .D(\sig_addr_posted_cntr[0]_i_1__0_n_0 ),
        .Q(sig_addr_posted_cntr_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_9),
        .D(I_WRESP_STATUS_FIFO_n_12),
        .Q(sig_addr_posted_cntr_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_9),
        .D(I_WRESP_STATUS_FIFO_n_11),
        .Q(sig_addr_posted_cntr_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_9),
        .D(I_WRESP_STATUS_FIFO_n_10),
        .Q(sig_addr_posted_cntr_reg[3]),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    sig_halt_cmplt_i_2__0
       (.I0(sig_addr2wsc_calc_error),
        .I1(sig_addr_posted_cntr_reg[1]),
        .I2(sig_addr_posted_cntr_reg[0]),
        .I3(sig_addr_posted_cntr_reg[3]),
        .I4(sig_addr_posted_cntr_reg[2]),
        .O(sig_calc_error_reg_reg));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    sig_halt_cmplt_i_4
       (.I0(sig_addr2wsc_calc_error),
        .I1(sig_addr_posted_cntr_reg[0]),
        .I2(sig_addr_posted_cntr_reg[1]),
        .I3(sig_addr_posted_cntr_reg[2]),
        .I4(sig_addr_posted_cntr_reg[3]),
        .I5(sig_addr_reg_empty),
        .O(sig_calc_error_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_reg_0),
        .Q(sig_halt_reg),
        .R(sig_stream_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_wdc_statcnt[0]_i_1 
       (.I0(sig_wdc_statcnt_reg[0]),
        .O(\sig_wdc_statcnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_29 ),
        .D(\sig_wdc_statcnt[0]_i_1_n_0 ),
        .Q(sig_wdc_statcnt_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_29 ),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_24 ),
        .Q(sig_wdc_statcnt_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_29 ),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_23 ),
        .Q(sig_wdc_statcnt_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_29 ),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_22 ),
        .Q(sig_wdc_statcnt_reg[3]),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_wdc_status_going_full_i_1
       (.I0(sig_wdc_statcnt_reg[2]),
        .I1(sig_wdc_statcnt_reg[3]),
        .O(sig_statcnt_gt_eq_thres));
  FDRE #(
    .INIT(1'b0)) 
    sig_wdc_status_going_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_statcnt_gt_eq_thres),
        .Q(sig_wdc_status_going_full),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_wrdata_cntl" *) 
module axi_vdma_0_axi_datamover_wrdata_cntl
   (FIFO_Full_reg,
    sig_next_calc_error_reg,
    sig_halt_reg_dly3,
    sig_init_done,
    sig_data2wsc_valid,
    in,
    lsig_eop_reg,
    lsig_end_of_cmd_reg,
    sig_m_valid_out_reg,
    sig_halt_reg_reg,
    sig_wr_fifo,
    Q,
    sig_inhibit_rdy_n,
    sig_next_calc_error_reg_reg_0,
    sig_last_skid_mux_out,
    sig_data2skid_wlast,
    \sig_strb_reg_out_reg[7] ,
    sig_first_dbeat_reg_0,
    sig_halt_reg_reg_0,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_halt_reg,
    sig_init_done_reg,
    \GEN_INDET_BTT.lsig_eop_reg_reg_0 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_push_to_wsc_reg_0,
    sig_inhibit_rdy_n_0,
    sig_wr_fifo_1,
    out,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 ,
    sig_ibtt2wdc_tlast,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ,
    sig_mstr2data_cmd_valid,
    sig_dqual_reg_empty_reg_0,
    sig_dqual_reg_empty_reg_1,
    \sig_addr_posted_cntr_reg[2]_0 ,
    sig_last_reg_out_reg,
    sig_last_skid_reg,
    \sig_strb_reg_out_reg[7]_0 ,
    \sig_strb_reg_out_reg[7]_1 ,
    sig_next_calc_error_reg_reg_1,
    E,
    D);
  output FIFO_Full_reg;
  output sig_next_calc_error_reg;
  output sig_halt_reg_dly3;
  output sig_init_done;
  output sig_data2wsc_valid;
  output [18:0]in;
  output lsig_eop_reg;
  output lsig_end_of_cmd_reg;
  output [3:0]sig_m_valid_out_reg;
  output sig_halt_reg_reg;
  output sig_wr_fifo;
  output [0:0]Q;
  output sig_inhibit_rdy_n;
  output sig_next_calc_error_reg_reg_0;
  output sig_last_skid_mux_out;
  output sig_data2skid_wlast;
  output [7:0]\sig_strb_reg_out_reg[7] ;
  output [7:0]sig_first_dbeat_reg_0;
  output sig_halt_reg_reg_0;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_halt_reg;
  input sig_init_done_reg;
  input \GEN_INDET_BTT.lsig_eop_reg_reg_0 ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_push_to_wsc_reg_0;
  input sig_inhibit_rdy_n_0;
  input sig_wr_fifo_1;
  input out;
  input [3:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 ;
  input sig_ibtt2wdc_tlast;
  input [0:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ;
  input sig_mstr2data_cmd_valid;
  input sig_dqual_reg_empty_reg_0;
  input sig_dqual_reg_empty_reg_1;
  input \sig_addr_posted_cntr_reg[2]_0 ;
  input sig_last_reg_out_reg;
  input sig_last_skid_reg;
  input [7:0]\sig_strb_reg_out_reg[7]_0 ;
  input [7:0]\sig_strb_reg_out_reg[7]_1 ;
  input [9:0]sig_next_calc_error_reg_reg_1;
  input [0:0]E;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[11]_i_2_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[11]_i_3_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[11]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[11]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[15]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[15]_i_6_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[15]_i_7_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_7 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_7 ;
  wire [3:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 ;
  wire [0:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7 ;
  wire \GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_eop_reg_reg_0 ;
  wire [0:0]Q;
  wire [18:0]in;
  wire lsig_end_of_cmd_reg;
  wire lsig_eop_reg;
  wire [0:0]lsig_start_vect;
  wire m_axi_s2mm_aclk;
  wire out;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire \sig_addr_posted_cntr_reg[2]_0 ;
  wire [35:4]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2skid_wlast;
  wire sig_data2wsc_calc_err_i_1_n_0;
  wire sig_data2wsc_cmd_cmplt_i_1_n_0;
  wire sig_data2wsc_valid;
  wire [7:0]sig_dbeat_cntr;
  wire \sig_dbeat_cntr[4]_i_1__0_n_0 ;
  wire \sig_dbeat_cntr[5]_i_1__0_n_0 ;
  wire \sig_dbeat_cntr[6]_i_1__0_n_0 ;
  wire \sig_dbeat_cntr[7]_i_1__0_n_0 ;
  wire \sig_dbeat_cntr[7]_i_2__0_n_0 ;
  wire \sig_dbeat_cntr[7]_i_3__0_n_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire [7:0]sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_n_0;
  wire sig_halt_reg;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_reg;
  wire sig_halt_reg_reg_0;
  wire sig_ibtt2wdc_tlast;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_last_dbeat_i_3__0_n_0;
  wire sig_last_dbeat_i_4__0_n_0;
  wire sig_last_dbeat_i_5_n_0;
  wire sig_last_dbeat_reg_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_last_reg_out_i_2__0_n_0;
  wire sig_last_reg_out_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_i_1__0_n_0;
  wire [3:0]sig_m_valid_out_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_i_1_n_0;
  wire sig_next_calc_error_reg_reg_0;
  wire [9:0]sig_next_calc_error_reg_reg_1;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_sequential_reg;
  wire [7:0]sig_next_strt_strb_reg;
  wire sig_push_dqual_reg;
  wire sig_push_err2wsc;
  wire sig_push_err2wsc_i_1_n_0;
  wire sig_push_to_wsc_i_1_n_0;
  wire sig_push_to_wsc_reg_0;
  wire [6:1]sig_sfhalt_next_strt_strb;
  wire sig_single_dbeat_reg_n_0;
  wire \sig_strb_reg_out[7]_i_3_n_0 ;
  wire [7:0]\sig_strb_reg_out_reg[7] ;
  wire [7:0]\sig_strb_reg_out_reg[7]_0 ;
  wire [7:0]\sig_strb_reg_out_reg[7]_1 ;
  wire sig_stream_rst;
  wire sig_wr_fifo;
  wire sig_wr_fifo_1;
  wire [3:3]\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_CO_UNCONNECTED ;

  axi_vdma_0_axi_datamover_fifo__parameterized9 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_cmd_fifo_data_out[35:33],sig_cmd_fifo_data_out[6:4]}),
        .sel(sig_wr_fifo),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .\sig_dbeat_cntr_reg[3] ({\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 }),
        .\sig_dbeat_cntr_reg[3]_0 (sig_dbeat_cntr[3:0]),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_empty_reg_1(out),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_n_0),
        .sig_halt_cmplt_reg(sig_next_calc_error_reg),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_i_3__0_n_0),
        .sig_last_dbeat_reg_0(sig_last_dbeat_i_4__0_n_0),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_n_0),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_m_valid_dup_i_2__0(\sig_addr_posted_cntr_reg[2]_0 ),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg_0),
        .sig_next_calc_error_reg_reg_0(sig_next_calc_error_reg_reg_1),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_posted_to_axi_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21 ),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_s_ready_out_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .sig_single_dbeat_reg(sig_last_reg_out_i_2__0_n_0),
        .sig_single_dbeat_reg_0(sig_single_dbeat_reg_n_0),
        .sig_stream_rst(sig_stream_rst));
  axi_vdma_0_axi_datamover_strb_gen2 \GEN_INDET_BTT.I_STRT_STRB_GEN 
       (.D({sig_sfhalt_next_strt_strb[6:4],sig_sfhalt_next_strt_strb[2:1],lsig_start_vect}),
        .out(sig_cmd_fifo_data_out[6:4]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[11]_i_2 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[13]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[11]_i_3 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[12]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[11]_i_4 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[11]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[11]_i_5 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[10]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1 
       (.I0(lsig_end_of_cmd_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_4 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[17]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_5 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[16]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_6 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[15]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_7 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[14]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h20FFDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_6 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[5]),
        .I4(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [3]),
        .O(sig_m_valid_out_reg[3]));
  LUT5 #(
    .INIT(32'h20FFDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_7 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[4]),
        .I4(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [2]),
        .O(sig_m_valid_out_reg[2]));
  LUT5 #(
    .INIT(32'h20FFDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_8 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[3]),
        .I4(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [1]),
        .O(sig_m_valid_out_reg[1]));
  LUT5 #(
    .INIT(32'h20FFDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_9 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[2]),
        .I4(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [0]),
        .O(sig_m_valid_out_reg[0]));
  LUT4 #(
    .INIT(16'hD0FF)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_3 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[9]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[8]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[7]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_6 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(in[6]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[0]),
        .Q(in[2]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_5 ),
        .Q(in[12]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_4 ),
        .Q(in[13]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1 
       (.CI(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0 ),
        .CO({\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_4 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_5 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_7 }),
        .S({\GEN_INDET_BTT.lsig_byte_cntr[11]_i_2_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[11]_i_3_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[11]_i_4_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_7 ),
        .Q(in[14]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_6 ),
        .Q(in[15]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_5 ),
        .Q(in[16]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_4 ),
        .Q(in[17]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3 
       (.CI(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_0 ),
        .CO({\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_CO_UNCONNECTED [3],\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_4 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_5 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_7 }),
        .S({\GEN_INDET_BTT.lsig_byte_cntr[15]_i_4_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[15]_i_6_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[15]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[1]),
        .Q(in[3]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[2]),
        .Q(in[4]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[3]),
        .Q(in[5]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7 ),
        .Q(in[6]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6 ),
        .Q(in[7]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5 ),
        .Q(in[8]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_4 ),
        .Q(in[9]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2 
       (.CI(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .CO({\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_4 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7 }),
        .S({\GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_7 ),
        .Q(in[10]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_6 ),
        .Q(in[11]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDDD2000)) 
    \GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(sig_ibtt2wdc_tlast),
        .I3(sig_next_cmd_cmplt_reg),
        .I4(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0 ),
        .Q(lsig_end_of_cmd_reg),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_eop_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg_0 ),
        .Q(lsig_eop_reg),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[5][0]_srl6_i_1 
       (.I0(lsig_eop_reg),
        .I1(sig_next_calc_error_reg),
        .O(in[18]));
  LUT5 #(
    .INIT(32'hD9996664)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(\sig_addr_posted_cntr_reg[2]_0 ),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'hF0A4DAF0)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(\sig_addr_posted_cntr_reg[2]_0 ),
        .I4(sig_last_mmap_dbeat_reg),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'hCCC8ECCC)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(\sig_addr_posted_cntr_reg[2]_0 ),
        .I4(sig_last_mmap_dbeat_reg),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'hEE000000FE100000)) 
    sig_data2wsc_calc_err_i_1
       (.I0(sig_push_err2wsc),
        .I1(sig_last_mmap_dbeat),
        .I2(in[0]),
        .I3(sig_next_calc_error_reg),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I5(sig_wr_fifo_1),
        .O(sig_data2wsc_calc_err_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_calc_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_data2wsc_calc_err_i_1_n_0),
        .Q(in[0]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEE000000FE100000)) 
    sig_data2wsc_cmd_cmplt_i_1
       (.I0(sig_push_err2wsc),
        .I1(sig_last_mmap_dbeat),
        .I2(in[1]),
        .I3(sig_next_cmd_cmplt_reg),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I5(sig_wr_fifo_1),
        .O(sig_data2wsc_cmd_cmplt_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_cmd_cmplt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_data2wsc_cmd_cmplt_i_1_n_0),
        .Q(in[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5555555400000001)) 
    \sig_dbeat_cntr[4]_i_1__0 
       (.I0(sig_push_dqual_reg),
        .I1(sig_dbeat_cntr[2]),
        .I2(sig_dbeat_cntr[3]),
        .I3(sig_dbeat_cntr[1]),
        .I4(sig_dbeat_cntr[0]),
        .I5(sig_dbeat_cntr[4]),
        .O(\sig_dbeat_cntr[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h00E1)) 
    \sig_dbeat_cntr[5]_i_1__0 
       (.I0(sig_dbeat_cntr[4]),
        .I1(\sig_dbeat_cntr[7]_i_3__0_n_0 ),
        .I2(sig_dbeat_cntr[5]),
        .I3(sig_push_dqual_reg),
        .O(\sig_dbeat_cntr[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'h0000FE01)) 
    \sig_dbeat_cntr[6]_i_1__0 
       (.I0(\sig_dbeat_cntr[7]_i_3__0_n_0 ),
        .I1(sig_dbeat_cntr[4]),
        .I2(sig_dbeat_cntr[5]),
        .I3(sig_dbeat_cntr[6]),
        .I4(sig_push_dqual_reg),
        .O(\sig_dbeat_cntr[6]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \sig_dbeat_cntr[7]_i_1__0 
       (.I0(sig_push_dqual_reg),
        .I1(sig_last_reg_out_i_2__0_n_0),
        .I2(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .O(\sig_dbeat_cntr[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \sig_dbeat_cntr[7]_i_2__0 
       (.I0(sig_dbeat_cntr[5]),
        .I1(sig_dbeat_cntr[4]),
        .I2(\sig_dbeat_cntr[7]_i_3__0_n_0 ),
        .I3(sig_dbeat_cntr[6]),
        .I4(sig_dbeat_cntr[7]),
        .I5(sig_push_dqual_reg),
        .O(\sig_dbeat_cntr[7]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sig_dbeat_cntr[7]_i_3__0 
       (.I0(sig_dbeat_cntr[2]),
        .I1(sig_dbeat_cntr[3]),
        .I2(sig_dbeat_cntr[1]),
        .I3(sig_dbeat_cntr[0]),
        .O(\sig_dbeat_cntr[7]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ),
        .Q(sig_dbeat_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19 ),
        .Q(sig_dbeat_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18 ),
        .Q(sig_dbeat_cntr[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17 ),
        .Q(sig_dbeat_cntr[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(\sig_dbeat_cntr[4]_i_1__0_n_0 ),
        .Q(sig_dbeat_cntr[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(\sig_dbeat_cntr[5]_i_1__0_n_0 ),
        .Q(sig_dbeat_cntr[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(\sig_dbeat_cntr[6]_i_1__0_n_0 ),
        .Q(sig_dbeat_cntr[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(\sig_dbeat_cntr[7]_i_2__0_n_0 ),
        .Q(sig_dbeat_cntr[7]),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_push_dqual_reg),
        .Q(sig_dqual_reg_full),
        .R(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .Q(sig_first_dbeat_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg),
        .Q(sig_halt_reg_dly1),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    sig_last_dbeat_i_3__0
       (.I0(sig_dbeat_cntr[2]),
        .I1(sig_dbeat_cntr[3]),
        .I2(sig_dbeat_cntr[0]),
        .I3(sig_dbeat_cntr[1]),
        .I4(sig_last_dbeat_i_5_n_0),
        .I5(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .O(sig_last_dbeat_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    sig_last_dbeat_i_4__0
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .I1(sig_dbeat_cntr[5]),
        .I2(sig_dbeat_cntr[7]),
        .I3(sig_dbeat_cntr[4]),
        .I4(sig_dbeat_cntr[6]),
        .I5(\sig_dbeat_cntr[7]_i_3__0_n_0 ),
        .O(sig_last_dbeat_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_dbeat_i_5
       (.I0(sig_dbeat_cntr[5]),
        .I1(sig_dbeat_cntr[7]),
        .I2(sig_dbeat_cntr[4]),
        .I3(sig_dbeat_cntr[6]),
        .O(sig_last_dbeat_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ),
        .Q(sig_last_dbeat_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    sig_last_mmap_dbeat_reg_i_1__0
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .I1(sig_dbeat_cntr[5]),
        .I2(sig_dbeat_cntr[7]),
        .I3(sig_dbeat_cntr[4]),
        .I4(sig_dbeat_cntr[6]),
        .I5(\sig_dbeat_cntr[7]_i_3__0_n_0 ),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h2F20)) 
    sig_last_reg_out_i_1__1
       (.I0(sig_dqual_reg_full),
        .I1(sig_last_reg_out_i_2__0_n_0),
        .I2(sig_last_reg_out_reg),
        .I3(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    sig_last_reg_out_i_2__0
       (.I0(\sig_dbeat_cntr[7]_i_3__0_n_0 ),
        .I1(sig_dbeat_cntr[6]),
        .I2(sig_dbeat_cntr[4]),
        .I3(sig_dbeat_cntr[7]),
        .I4(sig_dbeat_cntr[5]),
        .O(sig_last_reg_out_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    sig_last_skid_reg_i_1__0
       (.I0(sig_dqual_reg_full),
        .I1(sig_dbeat_cntr[5]),
        .I2(sig_dbeat_cntr[7]),
        .I3(sig_dbeat_cntr[4]),
        .I4(sig_dbeat_cntr[6]),
        .I5(\sig_dbeat_cntr[7]_i_3__0_n_0 ),
        .O(sig_data2skid_wlast));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h40)) 
    sig_ld_new_cmd_reg_i_1__0
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_push_dqual_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_ld_new_cmd_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_ld_new_cmd_reg_i_1__0_n_0),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h4555)) 
    sig_m_valid_dup_i_2__0
       (.I0(sig_halt_reg),
        .I1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21 ),
        .I2(sig_next_calc_error_reg_reg_0),
        .I3(sig_dqual_reg_empty_reg_1),
        .O(sig_halt_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'hBBBF)) 
    sig_m_valid_dup_i_2__1
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21 ),
        .I1(sig_next_calc_error_reg_reg_0),
        .I2(sig_halt_reg),
        .I3(out),
        .O(sig_halt_reg_reg_0));
  LUT3 #(
    .INIT(8'h4F)) 
    sig_next_calc_error_reg_i_1
       (.I0(sig_push_dqual_reg),
        .I1(sig_last_mmap_dbeat),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[35]),
        .Q(sig_next_calc_error_reg),
        .R(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[34]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[33]),
        .Q(sig_next_sequential_reg),
        .R(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(lsig_start_vect),
        .Q(sig_next_strt_strb_reg[0]),
        .R(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[1]),
        .Q(sig_next_strt_strb_reg[1]),
        .R(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[2]),
        .Q(sig_next_strt_strb_reg[2]),
        .R(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .Q(sig_next_strt_strb_reg[3]),
        .R(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[4]),
        .Q(sig_next_strt_strb_reg[4]),
        .R(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[5]),
        .Q(sig_next_strt_strb_reg[5]),
        .R(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[6]),
        .Q(sig_next_strt_strb_reg[6]),
        .R(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b1),
        .Q(sig_next_strt_strb_reg[7]),
        .R(sig_next_calc_error_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_push_err2wsc_i_1
       (.I0(sig_next_calc_error_reg),
        .I1(sig_ld_new_cmd_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_push_err2wsc),
        .O(sig_push_err2wsc_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_err2wsc_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_push_err2wsc_i_1_n_0),
        .Q(sig_push_err2wsc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0E0F0F0E0E0E0E0)) 
    sig_push_to_wsc_i_1
       (.I0(sig_push_err2wsc),
        .I1(sig_last_mmap_dbeat),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_push_to_wsc_reg_0),
        .I4(sig_inhibit_rdy_n_0),
        .I5(sig_data2wsc_valid),
        .O(sig_push_to_wsc_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_to_wsc_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_push_to_wsc_i_1_n_0),
        .Q(sig_data2wsc_valid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_single_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .Q(sig_single_dbeat_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEAEFFFFFEAE0000)) 
    \sig_strb_reg_out[0]_i_1__2 
       (.I0(\sig_strb_reg_out[7]_i_3_n_0 ),
        .I1(\sig_strb_reg_out_reg[7]_0 [0]),
        .I2(sig_halt_reg),
        .I3(sig_next_strt_strb_reg[0]),
        .I4(sig_last_reg_out_reg),
        .I5(\sig_strb_reg_out_reg[7]_1 [0]),
        .O(\sig_strb_reg_out_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFEAEFFFFFEAE0000)) 
    \sig_strb_reg_out[1]_i_1__2 
       (.I0(\sig_strb_reg_out[7]_i_3_n_0 ),
        .I1(\sig_strb_reg_out_reg[7]_0 [1]),
        .I2(sig_halt_reg),
        .I3(sig_next_strt_strb_reg[1]),
        .I4(sig_last_reg_out_reg),
        .I5(\sig_strb_reg_out_reg[7]_1 [1]),
        .O(\sig_strb_reg_out_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFEAEFFFFFEAE0000)) 
    \sig_strb_reg_out[2]_i_1__2 
       (.I0(\sig_strb_reg_out[7]_i_3_n_0 ),
        .I1(\sig_strb_reg_out_reg[7]_0 [2]),
        .I2(sig_halt_reg),
        .I3(sig_next_strt_strb_reg[2]),
        .I4(sig_last_reg_out_reg),
        .I5(\sig_strb_reg_out_reg[7]_1 [2]),
        .O(\sig_strb_reg_out_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFEAEFFFFFEAE0000)) 
    \sig_strb_reg_out[3]_i_1__2 
       (.I0(\sig_strb_reg_out[7]_i_3_n_0 ),
        .I1(\sig_strb_reg_out_reg[7]_0 [3]),
        .I2(sig_halt_reg),
        .I3(sig_next_strt_strb_reg[3]),
        .I4(sig_last_reg_out_reg),
        .I5(\sig_strb_reg_out_reg[7]_1 [3]),
        .O(\sig_strb_reg_out_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFEAEFFFFFEAE0000)) 
    \sig_strb_reg_out[4]_i_1__0 
       (.I0(\sig_strb_reg_out[7]_i_3_n_0 ),
        .I1(\sig_strb_reg_out_reg[7]_0 [4]),
        .I2(sig_halt_reg),
        .I3(sig_next_strt_strb_reg[4]),
        .I4(sig_last_reg_out_reg),
        .I5(\sig_strb_reg_out_reg[7]_1 [4]),
        .O(\sig_strb_reg_out_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFEAEFFFFFEAE0000)) 
    \sig_strb_reg_out[5]_i_1__0 
       (.I0(\sig_strb_reg_out[7]_i_3_n_0 ),
        .I1(\sig_strb_reg_out_reg[7]_0 [5]),
        .I2(sig_halt_reg),
        .I3(sig_next_strt_strb_reg[5]),
        .I4(sig_last_reg_out_reg),
        .I5(\sig_strb_reg_out_reg[7]_1 [5]),
        .O(\sig_strb_reg_out_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFEAEFFFFFEAE0000)) 
    \sig_strb_reg_out[6]_i_1__0 
       (.I0(\sig_strb_reg_out[7]_i_3_n_0 ),
        .I1(\sig_strb_reg_out_reg[7]_0 [6]),
        .I2(sig_halt_reg),
        .I3(sig_next_strt_strb_reg[6]),
        .I4(sig_last_reg_out_reg),
        .I5(\sig_strb_reg_out_reg[7]_1 [6]),
        .O(\sig_strb_reg_out_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFEAEFFFFFEAE0000)) 
    \sig_strb_reg_out[7]_i_2 
       (.I0(\sig_strb_reg_out[7]_i_3_n_0 ),
        .I1(\sig_strb_reg_out_reg[7]_0 [7]),
        .I2(sig_halt_reg),
        .I3(sig_next_strt_strb_reg[7]),
        .I4(sig_last_reg_out_reg),
        .I5(\sig_strb_reg_out_reg[7]_1 [7]),
        .O(\sig_strb_reg_out_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \sig_strb_reg_out[7]_i_3 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_halt_reg),
        .I2(sig_first_dbeat_reg_n_0),
        .O(\sig_strb_reg_out[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[0]_i_1 
       (.I0(sig_first_dbeat_reg_n_0),
        .I1(sig_single_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[7]_0 [0]),
        .I3(sig_halt_reg),
        .I4(sig_next_strt_strb_reg[0]),
        .O(sig_first_dbeat_reg_0[0]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[1]_i_1 
       (.I0(sig_first_dbeat_reg_n_0),
        .I1(sig_single_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[7]_0 [1]),
        .I3(sig_halt_reg),
        .I4(sig_next_strt_strb_reg[1]),
        .O(sig_first_dbeat_reg_0[1]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[2]_i_1 
       (.I0(sig_first_dbeat_reg_n_0),
        .I1(sig_single_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[7]_0 [2]),
        .I3(sig_halt_reg),
        .I4(sig_next_strt_strb_reg[2]),
        .O(sig_first_dbeat_reg_0[2]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[3]_i_1 
       (.I0(sig_first_dbeat_reg_n_0),
        .I1(sig_single_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[7]_0 [3]),
        .I3(sig_halt_reg),
        .I4(sig_next_strt_strb_reg[3]),
        .O(sig_first_dbeat_reg_0[3]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[4]_i_1 
       (.I0(sig_first_dbeat_reg_n_0),
        .I1(sig_single_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[7]_0 [4]),
        .I3(sig_halt_reg),
        .I4(sig_next_strt_strb_reg[4]),
        .O(sig_first_dbeat_reg_0[4]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[5]_i_1 
       (.I0(sig_first_dbeat_reg_n_0),
        .I1(sig_single_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[7]_0 [5]),
        .I3(sig_halt_reg),
        .I4(sig_next_strt_strb_reg[5]),
        .O(sig_first_dbeat_reg_0[5]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[6]_i_1 
       (.I0(sig_first_dbeat_reg_n_0),
        .I1(sig_single_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[7]_0 [6]),
        .I3(sig_halt_reg),
        .I4(sig_next_strt_strb_reg[6]),
        .O(sig_first_dbeat_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[7]_i_1 
       (.I0(sig_first_dbeat_reg_n_0),
        .I1(sig_single_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[7]_0 [7]),
        .I3(sig_halt_reg),
        .I4(sig_next_strt_strb_reg[7]),
        .O(sig_first_dbeat_reg_0[7]));
endmodule

(* C_DLYTMR_RESOLUTION = "125" *) (* C_DYNAMIC_RESOLUTION = "1" *) (* C_ENABLE_DEBUG_ALL = "0" *) 
(* C_ENABLE_DEBUG_INFO_0 = "0" *) (* C_ENABLE_DEBUG_INFO_1 = "0" *) (* C_ENABLE_DEBUG_INFO_10 = "0" *) 
(* C_ENABLE_DEBUG_INFO_11 = "0" *) (* C_ENABLE_DEBUG_INFO_12 = "0" *) (* C_ENABLE_DEBUG_INFO_13 = "0" *) 
(* C_ENABLE_DEBUG_INFO_14 = "1" *) (* C_ENABLE_DEBUG_INFO_15 = "1" *) (* C_ENABLE_DEBUG_INFO_2 = "0" *) 
(* C_ENABLE_DEBUG_INFO_3 = "0" *) (* C_ENABLE_DEBUG_INFO_4 = "0" *) (* C_ENABLE_DEBUG_INFO_5 = "0" *) 
(* C_ENABLE_DEBUG_INFO_6 = "1" *) (* C_ENABLE_DEBUG_INFO_7 = "1" *) (* C_ENABLE_DEBUG_INFO_8 = "0" *) 
(* C_ENABLE_DEBUG_INFO_9 = "0" *) (* C_ENABLE_VERT_FLIP = "0" *) (* C_ENABLE_VIDPRMTR_READS = "1" *) 
(* C_FAMILY = "artix7" *) (* C_FLUSH_ON_FSYNC = "1" *) (* C_INCLUDE_INTERNAL_GENLOCK = "1" *) 
(* C_INCLUDE_MM2S = "1" *) (* C_INCLUDE_MM2S_DRE = "1" *) (* C_INCLUDE_MM2S_SF = "0" *) 
(* C_INCLUDE_S2MM = "1" *) (* C_INCLUDE_S2MM_DRE = "1" *) (* C_INCLUDE_S2MM_SF = "1" *) 
(* C_INCLUDE_SG = "0" *) (* C_INSTANCE = "axi_vdma" *) (* C_MM2S_GENLOCK_MODE = "3" *) 
(* C_MM2S_GENLOCK_NUM_MASTERS = "1" *) (* C_MM2S_GENLOCK_REPEAT_EN = "0" *) (* C_MM2S_LINEBUFFER_DEPTH = "512" *) 
(* C_MM2S_LINEBUFFER_THRESH = "4" *) (* C_MM2S_MAX_BURST_LENGTH = "8" *) (* C_MM2S_SOF_ENABLE = "1" *) 
(* C_M_AXIS_MM2S_TDATA_WIDTH = "32" *) (* C_M_AXIS_MM2S_TUSER_BITS = "1" *) (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) 
(* C_M_AXI_MM2S_DATA_WIDTH = "64" *) (* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) (* C_M_AXI_S2MM_DATA_WIDTH = "64" *) 
(* C_M_AXI_SG_ADDR_WIDTH = "32" *) (* C_M_AXI_SG_DATA_WIDTH = "32" *) (* C_NUM_FSTORES = "3" *) 
(* C_PRMRY_IS_ACLK_ASYNC = "1" *) (* C_S2MM_GENLOCK_MODE = "2" *) (* C_S2MM_GENLOCK_NUM_MASTERS = "1" *) 
(* C_S2MM_GENLOCK_REPEAT_EN = "1" *) (* C_S2MM_LINEBUFFER_DEPTH = "512" *) (* C_S2MM_LINEBUFFER_THRESH = "4" *) 
(* C_S2MM_MAX_BURST_LENGTH = "8" *) (* C_S2MM_SOF_ENABLE = "1" *) (* C_SELECT_XPM = "0" *) 
(* C_S_AXIS_S2MM_TDATA_WIDTH = "32" *) (* C_S_AXIS_S2MM_TUSER_BITS = "1" *) (* C_S_AXI_LITE_ADDR_WIDTH = "9" *) 
(* C_S_AXI_LITE_DATA_WIDTH = "32" *) (* C_USE_FSYNC = "1" *) (* C_USE_MM2S_FSYNC = "0" *) 
(* C_USE_S2MM_FSYNC = "0" *) (* ORIG_REF_NAME = "axi_vdma" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* ip_group = "LOGICORE" *) (* iptype = "PERIPHERAL" *) (* run_ngcbuild = "TRUE" *) 
module axi_vdma_0_axi_vdma
   (s_axi_lite_aclk,
    m_axi_sg_aclk,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    mm2s_fsync,
    mm2s_frame_ptr_in,
    mm2s_frame_ptr_out,
    s2mm_fsync,
    s2mm_frame_ptr_in,
    s2mm_frame_ptr_out,
    mm2s_buffer_empty,
    mm2s_buffer_almost_empty,
    s2mm_buffer_full,
    s2mm_buffer_almost_full,
    mm2s_fsync_out,
    s2mm_fsync_out,
    mm2s_prmtr_update,
    s2mm_prmtr_update,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_arcache,
    m_axi_sg_arvalid,
    m_axi_sg_arready,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_rready,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    mm2s_prmry_reset_out_n,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s2mm_prmry_reset_out_n,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tuser,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    mm2s_introut,
    s2mm_introut,
    axi_vdma_tstvec);
  input s_axi_lite_aclk;
  input m_axi_sg_aclk;
  (* dont_touch = "true" *) input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;
  (* dont_touch = "true" *) input m_axi_s2mm_aclk;
  input s_axis_s2mm_aclk;
  input axi_resetn;
  input s_axi_lite_awvalid;
  output s_axi_lite_awready;
  input [8:0]s_axi_lite_awaddr;
  input s_axi_lite_wvalid;
  output s_axi_lite_wready;
  input [31:0]s_axi_lite_wdata;
  output [1:0]s_axi_lite_bresp;
  output s_axi_lite_bvalid;
  input s_axi_lite_bready;
  input s_axi_lite_arvalid;
  output s_axi_lite_arready;
  input [8:0]s_axi_lite_araddr;
  output s_axi_lite_rvalid;
  input s_axi_lite_rready;
  output [31:0]s_axi_lite_rdata;
  output [1:0]s_axi_lite_rresp;
  input mm2s_fsync;
  input [5:0]mm2s_frame_ptr_in;
  output [5:0]mm2s_frame_ptr_out;
  input s2mm_fsync;
  input [5:0]s2mm_frame_ptr_in;
  output [5:0]s2mm_frame_ptr_out;
  output mm2s_buffer_empty;
  output mm2s_buffer_almost_empty;
  output s2mm_buffer_full;
  output s2mm_buffer_almost_full;
  output mm2s_fsync_out;
  output s2mm_fsync_out;
  output mm2s_prmtr_update;
  output s2mm_prmtr_update;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  output [2:0]m_axi_sg_arprot;
  output [3:0]m_axi_sg_arcache;
  output m_axi_sg_arvalid;
  input m_axi_sg_arready;
  input [31:0]m_axi_sg_rdata;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  output m_axi_sg_rready;
  output [31:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [2:0]m_axi_mm2s_arsize;
  output [1:0]m_axi_mm2s_arburst;
  output [2:0]m_axi_mm2s_arprot;
  output [3:0]m_axi_mm2s_arcache;
  output m_axi_mm2s_arvalid;
  input m_axi_mm2s_arready;
  input [63:0]m_axi_mm2s_rdata;
  input [1:0]m_axi_mm2s_rresp;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  output m_axi_mm2s_rready;
  output mm2s_prmry_reset_out_n;
  output [31:0]m_axis_mm2s_tdata;
  output [3:0]m_axis_mm2s_tkeep;
  output [0:0]m_axis_mm2s_tuser;
  output m_axis_mm2s_tvalid;
  input m_axis_mm2s_tready;
  output m_axis_mm2s_tlast;
  output [31:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [2:0]m_axi_s2mm_awsize;
  output [1:0]m_axi_s2mm_awburst;
  output [2:0]m_axi_s2mm_awprot;
  output [3:0]m_axi_s2mm_awcache;
  output m_axi_s2mm_awvalid;
  input m_axi_s2mm_awready;
  output [63:0]m_axi_s2mm_wdata;
  output [7:0]m_axi_s2mm_wstrb;
  output m_axi_s2mm_wlast;
  output m_axi_s2mm_wvalid;
  input m_axi_s2mm_wready;
  input [1:0]m_axi_s2mm_bresp;
  input m_axi_s2mm_bvalid;
  output m_axi_s2mm_bready;
  output s2mm_prmry_reset_out_n;
  input [31:0]s_axis_s2mm_tdata;
  input [3:0]s_axis_s2mm_tkeep;
  input [0:0]s_axis_s2mm_tuser;
  input s_axis_s2mm_tvalid;
  output s_axis_s2mm_tready;
  input s_axis_s2mm_tlast;
  output mm2s_introut;
  output s2mm_introut;
  output [63:0]axi_vdma_tstvec;

  wire \<const0> ;
  wire AXI_LITE_REG_INTERFACE_I_n_118;
  wire AXI_LITE_REG_INTERFACE_I_n_119;
  wire AXI_LITE_REG_INTERFACE_I_n_120;
  wire AXI_LITE_REG_INTERFACE_I_n_121;
  wire AXI_LITE_REG_INTERFACE_I_n_122;
  wire AXI_LITE_REG_INTERFACE_I_n_123;
  wire AXI_LITE_REG_INTERFACE_I_n_124;
  wire AXI_LITE_REG_INTERFACE_I_n_125;
  wire AXI_LITE_REG_INTERFACE_I_n_126;
  wire AXI_LITE_REG_INTERFACE_I_n_127;
  wire AXI_LITE_REG_INTERFACE_I_n_128;
  wire AXI_LITE_REG_INTERFACE_I_n_129;
  wire AXI_LITE_REG_INTERFACE_I_n_130;
  wire AXI_LITE_REG_INTERFACE_I_n_131;
  wire AXI_LITE_REG_INTERFACE_I_n_132;
  wire AXI_LITE_REG_INTERFACE_I_n_133;
  wire AXI_LITE_REG_INTERFACE_I_n_134;
  wire AXI_LITE_REG_INTERFACE_I_n_135;
  wire AXI_LITE_REG_INTERFACE_I_n_136;
  wire AXI_LITE_REG_INTERFACE_I_n_137;
  wire AXI_LITE_REG_INTERFACE_I_n_138;
  wire AXI_LITE_REG_INTERFACE_I_n_139;
  wire AXI_LITE_REG_INTERFACE_I_n_140;
  wire AXI_LITE_REG_INTERFACE_I_n_141;
  wire AXI_LITE_REG_INTERFACE_I_n_142;
  wire AXI_LITE_REG_INTERFACE_I_n_143;
  wire AXI_LITE_REG_INTERFACE_I_n_144;
  wire AXI_LITE_REG_INTERFACE_I_n_145;
  wire AXI_LITE_REG_INTERFACE_I_n_146;
  wire AXI_LITE_REG_INTERFACE_I_n_159;
  wire AXI_LITE_REG_INTERFACE_I_n_160;
  wire AXI_LITE_REG_INTERFACE_I_n_161;
  wire AXI_LITE_REG_INTERFACE_I_n_162;
  wire AXI_LITE_REG_INTERFACE_I_n_163;
  wire AXI_LITE_REG_INTERFACE_I_n_164;
  wire AXI_LITE_REG_INTERFACE_I_n_165;
  wire AXI_LITE_REG_INTERFACE_I_n_166;
  wire AXI_LITE_REG_INTERFACE_I_n_167;
  wire AXI_LITE_REG_INTERFACE_I_n_168;
  wire AXI_LITE_REG_INTERFACE_I_n_169;
  wire AXI_LITE_REG_INTERFACE_I_n_170;
  wire AXI_LITE_REG_INTERFACE_I_n_171;
  wire AXI_LITE_REG_INTERFACE_I_n_172;
  wire AXI_LITE_REG_INTERFACE_I_n_173;
  wire AXI_LITE_REG_INTERFACE_I_n_174;
  wire AXI_LITE_REG_INTERFACE_I_n_175;
  wire AXI_LITE_REG_INTERFACE_I_n_176;
  wire AXI_LITE_REG_INTERFACE_I_n_177;
  wire AXI_LITE_REG_INTERFACE_I_n_178;
  wire AXI_LITE_REG_INTERFACE_I_n_179;
  wire AXI_LITE_REG_INTERFACE_I_n_180;
  wire AXI_LITE_REG_INTERFACE_I_n_181;
  wire AXI_LITE_REG_INTERFACE_I_n_182;
  wire AXI_LITE_REG_INTERFACE_I_n_183;
  wire AXI_LITE_REG_INTERFACE_I_n_184;
  wire AXI_LITE_REG_INTERFACE_I_n_185;
  wire AXI_LITE_REG_INTERFACE_I_n_186;
  wire AXI_LITE_REG_INTERFACE_I_n_187;
  wire AXI_LITE_REG_INTERFACE_I_n_188;
  wire AXI_LITE_REG_INTERFACE_I_n_189;
  wire AXI_LITE_REG_INTERFACE_I_n_190;
  wire AXI_LITE_REG_INTERFACE_I_n_191;
  wire AXI_LITE_REG_INTERFACE_I_n_192;
  wire AXI_LITE_REG_INTERFACE_I_n_193;
  wire AXI_LITE_REG_INTERFACE_I_n_194;
  wire AXI_LITE_REG_INTERFACE_I_n_195;
  wire AXI_LITE_REG_INTERFACE_I_n_196;
  wire AXI_LITE_REG_INTERFACE_I_n_197;
  wire AXI_LITE_REG_INTERFACE_I_n_198;
  wire AXI_LITE_REG_INTERFACE_I_n_199;
  wire AXI_LITE_REG_INTERFACE_I_n_200;
  wire AXI_LITE_REG_INTERFACE_I_n_201;
  wire \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2 ;
  wire \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2_12 ;
  wire \GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from ;
  wire \GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from_11 ;
  wire \GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored ;
  wire \GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored_10 ;
  wire \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/prmry_reset2 ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ;
  wire \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.TUSER_CDC_I/scndry_reset2 ;
  wire \GEN_RESET_FOR_MM2S.RESET_I/halt_reset ;
  wire \GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/halt_reset ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i0 ;
  wire [1:0]\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mssa_index_out ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request ;
  wire \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/prmry_reset2 ;
  wire \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/scndry_reset2 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_12 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_13 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_37 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_38 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_39 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_40 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_42 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_43 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_44 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_45 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_4 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_7 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_215 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_216 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_217 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_218 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_219 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_221 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_223 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_224 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_225 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_226 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_232 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_53 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_54 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_56 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_57 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_63 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_66 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_67 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_68 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_69 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_71 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_72 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_13 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_14 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_52 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_53 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_54 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_55 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_39 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_45 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_147 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_148 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_149 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_150 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_151 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_152 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_153 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_154 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_155 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_156 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_157 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_158 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_159 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_160 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_161 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_162 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_163 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_164 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_165 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_166 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_167 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_168 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_169 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_170 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_171 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_249 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_250 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_251 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_252 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_253 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_254 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_255 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_256 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_258 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_260 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_261 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_55 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_56 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_57 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_58 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_59 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_60 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_61 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_62 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_68 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_71 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_72 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_73 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_78 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_79 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_80 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_81 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_82 ;
  wire I_AXI_DMA_INTRPT_n_38;
  wire I_AXI_DMA_INTRPT_n_39;
  wire \I_CMDSTS/ovrflo_err0 ;
  wire \I_CMDSTS/s_axis_cmd_tvalid0 ;
  wire \I_CMDSTS/s_axis_cmd_tvalid0_8 ;
  wire \I_CMDSTS/undrflo_err0 ;
  wire [21:21]\I_DMA_REGISTER/dmacr_i ;
  wire \I_DMA_REGISTER/irqdelay_wren_i0 ;
  wire \I_DMA_REGISTER/irqthresh_wren_i0 ;
  wire \I_DMA_REGISTER/reset_counts ;
  wire \I_DMA_REGISTER/reset_counts_9 ;
  wire I_PRMRY_DATAMOVER_n_42;
  wire I_PRMRY_DATAMOVER_n_48;
  wire I_PRMRY_DATAMOVER_n_49;
  wire I_PRMRY_DATAMOVER_n_54;
  wire I_PRMRY_DATAMOVER_n_58;
  wire I_PRMRY_DATAMOVER_n_59;
  wire I_PRMRY_DATAMOVER_n_60;
  wire I_PRMRY_DATAMOVER_n_61;
  wire I_PRMRY_DATAMOVER_n_62;
  wire I_PRMRY_DATAMOVER_n_63;
  wire I_PRMRY_DATAMOVER_n_64;
  wire I_PRMRY_DATAMOVER_n_65;
  wire I_RST_MODULE_n_16;
  wire I_RST_MODULE_n_20;
  wire I_RST_MODULE_n_21;
  wire I_RST_MODULE_n_24;
  wire I_RST_MODULE_n_25;
  wire I_RST_MODULE_n_27;
  wire I_RST_MODULE_n_28;
  wire I_RST_MODULE_n_29;
  wire I_RST_MODULE_n_30;
  wire I_RST_MODULE_n_31;
  wire I_RST_MODULE_n_32;
  wire \I_SM/p_2_in ;
  wire \I_STS_MNGR/datamover_idle ;
  wire \I_STS_MNGR/datamover_idle_3 ;
  wire all_lines_xfred;
  wire axi_resetn;
  wire ch1_delay_cnt_en;
  wire ch1_delay_zero;
  wire ch1_dly_fast_cnt0;
  wire ch1_thresh_count1;
  wire ch2_delay_cnt_en;
  wire ch2_delay_zero;
  wire ch2_dly_fast_cnt0;
  wire ch2_thresh_count1;
  wire cmnd_wr;
  wire cmnd_wr_4;
  wire [15:0]crnt_hsize;
  wire [31:0]dm2linebuf_mm2s_tdata;
  wire [3:0]dm2linebuf_mm2s_tkeep;
  wire dm2linebuf_mm2s_tlast;
  wire dm2linebuf_mm2s_tvalid;
  wire dm2linebuf_s2mm_tready;
  wire dm_halt_reg;
  wire dma_err;
  wire dma_err_1;
  wire [3:0]dma_irq_mask_i;
  wire fifo_empty_i;
  wire fifo_full_i;
  wire fifo_rden;
  wire fifo_wren;
  wire frame_number_i1;
  wire frame_sync_out0;
  wire frame_sync_out0_0;
  wire initial_frame;
  wire [31:0]linebuf2dm_s2mm_tdata;
  wire [3:0]linebuf2dm_s2mm_tkeep;
  wire linebuf2dm_s2mm_tlast;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]\^m_axi_mm2s_arburst ;
  wire [2:0]\^m_axi_mm2s_arlen ;
  wire m_axi_mm2s_arready;
  wire [1:0]\^m_axi_mm2s_arsize ;
  wire m_axi_mm2s_arvalid;
  wire [63:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]\^m_axi_s2mm_awburst ;
  wire [3:0]\^m_axi_s2mm_awlen ;
  wire m_axi_s2mm_awready;
  wire [1:0]\^m_axi_s2mm_awsize ;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [63:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [7:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire [31:0]m_axis_mm2s_tdata;
  wire [3:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire [0:0]m_axis_mm2s_tuser;
  wire m_axis_mm2s_tvalid;
  wire m_axis_s2mm_sts_tready;
  wire mask_fsync_out_i;
  wire mask_fsync_out_i0;
  wire mask_fsync_out_i0_5;
  wire mask_fsync_out_i_6;
  wire mm2s_all_idle;
  wire mm2s_all_lines_xfred;
  wire mm2s_allbuffer_empty;
  wire [3:2]mm2s_axi2ip_rdaddr;
  wire [25:0]mm2s_axi2ip_wrce;
  wire [31:0]mm2s_axi2ip_wrdata;
  wire mm2s_axis_resetn;
  wire [4:0]mm2s_chnl_current_frame;
  wire [12:0]mm2s_crnt_vsize;
  wire mm2s_dly_irq_set;
  wire mm2s_dm_prmry_resetn;
  wire mm2s_dmac2cdc_fsync_out;
  wire [31:0]mm2s_dmacr;
  wire mm2s_dmasr;
  wire [4:0]mm2s_frame_number;
  wire [5:0]mm2s_frame_ptr_in;
  wire [5:0]mm2s_frame_ptr_out;
  wire mm2s_frame_sync;
  wire mm2s_fsync_out_i;
  wire mm2s_ftchcmdsts_idle;
  wire [2:0]mm2s_genlock_pair_frame;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_introut;
  wire mm2s_ioc_irq_set;
  wire [4:0]mm2s_ip2axi_frame_ptr_ref;
  wire [4:0]mm2s_ip2axi_frame_store;
  wire mm2s_ip2axi_introut;
  wire [31:0]mm2s_ip2axi_rddata;
  wire [7:0]mm2s_irqdelay_status;
  wire mm2s_irqdelay_wren;
  wire [7:0]mm2s_irqthresh_status;
  wire [2:0]mm2s_m_frame_ptr_out;
  wire mm2s_mask_fsync_out;
  wire mm2s_packet_sof;
  wire mm2s_prmry_resetn;
  wire [15:0]mm2s_reg_module_hsize;
  wire [15:0]mm2s_reg_module_stride;
  wire [31:0]\mm2s_reg_module_strt_addr[0] ;
  wire [31:0]\mm2s_reg_module_strt_addr[1] ;
  wire [31:0]\mm2s_reg_module_strt_addr[2] ;
  wire [12:0]mm2s_reg_module_vsize;
  wire mm2s_regdir_idle;
  wire mm2s_soft_reset;
  wire mm2s_stop;
  wire [2:0]mm2s_to_s2mm_frame_ptr_in;
  wire mm2s_tstvect_fsync;
  wire mm2s_valid_frame_sync;
  wire mm2s_valid_frame_sync_cmb;
  wire mm2s_valid_video_prmtrs;
  wire p_0_in2_in;
  wire prmtr_update_complete;
  wire prmtr_update_complete_2;
  wire repeat_frame;
  wire s2mm_all_idle;
  wire s2mm_all_lines_xfred;
  wire [7:2]s2mm_axi2ip_rdaddr;
  wire [45:10]s2mm_axi2ip_wrce;
  wire [31:0]s2mm_axi2ip_wrdata;
  wire s2mm_axis_resetn;
  wire [4:0]s2mm_chnl_current_frame;
  wire [12:0]s2mm_crnt_vsize;
  wire s2mm_dly_irq_set;
  wire s2mm_dm_prmry_resetn;
  wire s2mm_dmac2cdc_fsync_out;
  wire [31:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire [4:0]s2mm_frame_number;
  wire [5:0]s2mm_frame_ptr_in;
  wire [5:0]s2mm_frame_ptr_out;
  wire s2mm_frame_sync;
  wire s2mm_fsync_out_i;
  wire s2mm_ftchcmdsts_idle;
  wire [4:0]s2mm_genlock_pair_frame;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_introut;
  wire s2mm_ioc_irq_set;
  wire [4:0]s2mm_ip2axi_frame_ptr_ref;
  wire [4:0]s2mm_ip2axi_frame_store;
  wire s2mm_ip2axi_introut;
  wire [31:0]s2mm_ip2axi_rddata;
  wire [7:0]s2mm_irqdelay_status;
  wire s2mm_irqdelay_wren;
  wire [7:0]s2mm_irqthresh_status;
  wire s2mm_lsize_mismatch_err;
  wire s2mm_lsize_more_mismatch_err;
  wire [2:0]s2mm_m_frame_ptr_out;
  wire s2mm_mask_fsync_out;
  wire s2mm_packet_sof;
  wire s2mm_prmry_resetn;
  wire [15:0]s2mm_reg_module_hsize;
  wire [15:0]s2mm_reg_module_stride;
  wire [31:0]\s2mm_reg_module_strt_addr[0] ;
  wire [31:0]\s2mm_reg_module_strt_addr[1] ;
  wire [31:0]\s2mm_reg_module_strt_addr[2] ;
  wire [12:0]s2mm_reg_module_vsize;
  wire s2mm_regdir_idle;
  wire s2mm_soft_reset;
  wire s2mm_stop;
  wire [2:0]s2mm_to_mm2s_frame_ptr_in;
  wire s2mm_tstvect_fsync;
  wire s2mm_valid_frame_sync;
  wire s2mm_valid_frame_sync_cmb;
  wire s2mm_valid_video_prmtrs;
  wire s_axi_lite_aclk;
  wire [8:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [8:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_resetn;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire s_axis_fifo_ainit_nosync;
  wire [63:0]s_axis_mm2s_cmd_tdata;
  wire s_axis_mm2s_cmd_tvalid;
  wire s_axis_s2mm_aclk;
  wire [63:0]s_axis_s2mm_cmd_tdata;
  wire s_axis_s2mm_cmd_tvalid;
  wire [31:0]s_axis_s2mm_tdata;
  wire [31:0]s_axis_s2mm_tdata_signal;
  wire [3:0]s_axis_s2mm_tkeep;
  wire [3:0]s_axis_s2mm_tkeep_signal;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tlast_i;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tready_i;
  wire s_axis_s2mm_tvalid;
  wire s_axis_s2mm_tvalid_int;
  wire s_valid0;
  wire s_valid0_7;
  wire sig_reset_reg;
  wire sof_reset;
  wire stop_i;
  wire valid_frame_sync_d2;
  wire vsize_counter0;
  wire vsize_counter0_13;

  assign axi_vdma_tstvec[63] = \<const0> ;
  assign axi_vdma_tstvec[62] = \<const0> ;
  assign axi_vdma_tstvec[61] = \<const0> ;
  assign axi_vdma_tstvec[60] = \<const0> ;
  assign axi_vdma_tstvec[59] = \<const0> ;
  assign axi_vdma_tstvec[58] = \<const0> ;
  assign axi_vdma_tstvec[57] = \<const0> ;
  assign axi_vdma_tstvec[56] = \<const0> ;
  assign axi_vdma_tstvec[55] = \<const0> ;
  assign axi_vdma_tstvec[54] = \<const0> ;
  assign axi_vdma_tstvec[53] = \<const0> ;
  assign axi_vdma_tstvec[52] = \<const0> ;
  assign axi_vdma_tstvec[51] = \<const0> ;
  assign axi_vdma_tstvec[50] = \<const0> ;
  assign axi_vdma_tstvec[49] = \<const0> ;
  assign axi_vdma_tstvec[48] = \<const0> ;
  assign axi_vdma_tstvec[47] = \<const0> ;
  assign axi_vdma_tstvec[46] = \<const0> ;
  assign axi_vdma_tstvec[45] = \<const0> ;
  assign axi_vdma_tstvec[44] = \<const0> ;
  assign axi_vdma_tstvec[43] = \<const0> ;
  assign axi_vdma_tstvec[42] = \<const0> ;
  assign axi_vdma_tstvec[41] = \<const0> ;
  assign axi_vdma_tstvec[40] = \<const0> ;
  assign axi_vdma_tstvec[39] = \<const0> ;
  assign axi_vdma_tstvec[38] = \<const0> ;
  assign axi_vdma_tstvec[37] = \<const0> ;
  assign axi_vdma_tstvec[36] = \<const0> ;
  assign axi_vdma_tstvec[35] = \<const0> ;
  assign axi_vdma_tstvec[34] = \<const0> ;
  assign axi_vdma_tstvec[33] = \<const0> ;
  assign axi_vdma_tstvec[32] = \<const0> ;
  assign axi_vdma_tstvec[31] = \<const0> ;
  assign axi_vdma_tstvec[30] = \<const0> ;
  assign axi_vdma_tstvec[29] = \<const0> ;
  assign axi_vdma_tstvec[28] = \<const0> ;
  assign axi_vdma_tstvec[27] = \<const0> ;
  assign axi_vdma_tstvec[26] = \<const0> ;
  assign axi_vdma_tstvec[25] = \<const0> ;
  assign axi_vdma_tstvec[24] = \<const0> ;
  assign axi_vdma_tstvec[23] = \<const0> ;
  assign axi_vdma_tstvec[22] = \<const0> ;
  assign axi_vdma_tstvec[21] = \<const0> ;
  assign axi_vdma_tstvec[20] = \<const0> ;
  assign axi_vdma_tstvec[19] = \<const0> ;
  assign axi_vdma_tstvec[18] = \<const0> ;
  assign axi_vdma_tstvec[17] = \<const0> ;
  assign axi_vdma_tstvec[16] = \<const0> ;
  assign axi_vdma_tstvec[15] = \<const0> ;
  assign axi_vdma_tstvec[14] = \<const0> ;
  assign axi_vdma_tstvec[13] = \<const0> ;
  assign axi_vdma_tstvec[12] = \<const0> ;
  assign axi_vdma_tstvec[11] = \<const0> ;
  assign axi_vdma_tstvec[10] = \<const0> ;
  assign axi_vdma_tstvec[9] = \<const0> ;
  assign axi_vdma_tstvec[8] = \<const0> ;
  assign axi_vdma_tstvec[7] = \<const0> ;
  assign axi_vdma_tstvec[6] = \<const0> ;
  assign axi_vdma_tstvec[5] = \<const0> ;
  assign axi_vdma_tstvec[4] = \<const0> ;
  assign axi_vdma_tstvec[3] = \<const0> ;
  assign axi_vdma_tstvec[2] = \<const0> ;
  assign axi_vdma_tstvec[1] = \<const0> ;
  assign axi_vdma_tstvec[0] = \<const0> ;
  assign m_axi_mm2s_arburst[1] = \<const0> ;
  assign m_axi_mm2s_arburst[0] = \^m_axi_mm2s_arburst [0];
  assign m_axi_mm2s_arcache[3] = \<const0> ;
  assign m_axi_mm2s_arcache[2] = \<const0> ;
  assign m_axi_mm2s_arcache[1] = \<const0> ;
  assign m_axi_mm2s_arcache[0] = \<const0> ;
  assign m_axi_mm2s_arlen[7] = \<const0> ;
  assign m_axi_mm2s_arlen[6] = \<const0> ;
  assign m_axi_mm2s_arlen[5] = \<const0> ;
  assign m_axi_mm2s_arlen[4] = \<const0> ;
  assign m_axi_mm2s_arlen[3] = \<const0> ;
  assign m_axi_mm2s_arlen[2:0] = \^m_axi_mm2s_arlen [2:0];
  assign m_axi_mm2s_arprot[2] = \<const0> ;
  assign m_axi_mm2s_arprot[1] = \<const0> ;
  assign m_axi_mm2s_arprot[0] = \<const0> ;
  assign m_axi_mm2s_arsize[2] = \<const0> ;
  assign m_axi_mm2s_arsize[1:0] = \^m_axi_mm2s_arsize [1:0];
  assign m_axi_s2mm_awburst[1] = \<const0> ;
  assign m_axi_s2mm_awburst[0] = \^m_axi_s2mm_awburst [0];
  assign m_axi_s2mm_awcache[3] = \<const0> ;
  assign m_axi_s2mm_awcache[2] = \<const0> ;
  assign m_axi_s2mm_awcache[1] = \<const0> ;
  assign m_axi_s2mm_awcache[0] = \<const0> ;
  assign m_axi_s2mm_awlen[7] = \<const0> ;
  assign m_axi_s2mm_awlen[6] = \<const0> ;
  assign m_axi_s2mm_awlen[5] = \<const0> ;
  assign m_axi_s2mm_awlen[4] = \<const0> ;
  assign m_axi_s2mm_awlen[3:0] = \^m_axi_s2mm_awlen [3:0];
  assign m_axi_s2mm_awprot[2] = \<const0> ;
  assign m_axi_s2mm_awprot[1] = \<const0> ;
  assign m_axi_s2mm_awprot[0] = \<const0> ;
  assign m_axi_s2mm_awsize[2] = \<const0> ;
  assign m_axi_s2mm_awsize[1:0] = \^m_axi_s2mm_awsize [1:0];
  assign m_axi_sg_araddr[31] = \<const0> ;
  assign m_axi_sg_araddr[30] = \<const0> ;
  assign m_axi_sg_araddr[29] = \<const0> ;
  assign m_axi_sg_araddr[28] = \<const0> ;
  assign m_axi_sg_araddr[27] = \<const0> ;
  assign m_axi_sg_araddr[26] = \<const0> ;
  assign m_axi_sg_araddr[25] = \<const0> ;
  assign m_axi_sg_araddr[24] = \<const0> ;
  assign m_axi_sg_araddr[23] = \<const0> ;
  assign m_axi_sg_araddr[22] = \<const0> ;
  assign m_axi_sg_araddr[21] = \<const0> ;
  assign m_axi_sg_araddr[20] = \<const0> ;
  assign m_axi_sg_araddr[19] = \<const0> ;
  assign m_axi_sg_araddr[18] = \<const0> ;
  assign m_axi_sg_araddr[17] = \<const0> ;
  assign m_axi_sg_araddr[16] = \<const0> ;
  assign m_axi_sg_araddr[15] = \<const0> ;
  assign m_axi_sg_araddr[14] = \<const0> ;
  assign m_axi_sg_araddr[13] = \<const0> ;
  assign m_axi_sg_araddr[12] = \<const0> ;
  assign m_axi_sg_araddr[11] = \<const0> ;
  assign m_axi_sg_araddr[10] = \<const0> ;
  assign m_axi_sg_araddr[9] = \<const0> ;
  assign m_axi_sg_araddr[8] = \<const0> ;
  assign m_axi_sg_araddr[7] = \<const0> ;
  assign m_axi_sg_araddr[6] = \<const0> ;
  assign m_axi_sg_araddr[5] = \<const0> ;
  assign m_axi_sg_araddr[4] = \<const0> ;
  assign m_axi_sg_araddr[3] = \<const0> ;
  assign m_axi_sg_araddr[2] = \<const0> ;
  assign m_axi_sg_araddr[1] = \<const0> ;
  assign m_axi_sg_araddr[0] = \<const0> ;
  assign m_axi_sg_arburst[1] = \<const0> ;
  assign m_axi_sg_arburst[0] = \<const0> ;
  assign m_axi_sg_arcache[3] = \<const0> ;
  assign m_axi_sg_arcache[2] = \<const0> ;
  assign m_axi_sg_arcache[1] = \<const0> ;
  assign m_axi_sg_arcache[0] = \<const0> ;
  assign m_axi_sg_arlen[7] = \<const0> ;
  assign m_axi_sg_arlen[6] = \<const0> ;
  assign m_axi_sg_arlen[5] = \<const0> ;
  assign m_axi_sg_arlen[4] = \<const0> ;
  assign m_axi_sg_arlen[3] = \<const0> ;
  assign m_axi_sg_arlen[2] = \<const0> ;
  assign m_axi_sg_arlen[1] = \<const0> ;
  assign m_axi_sg_arlen[0] = \<const0> ;
  assign m_axi_sg_arprot[2] = \<const0> ;
  assign m_axi_sg_arprot[1] = \<const0> ;
  assign m_axi_sg_arprot[0] = \<const0> ;
  assign m_axi_sg_arsize[2] = \<const0> ;
  assign m_axi_sg_arsize[1] = \<const0> ;
  assign m_axi_sg_arsize[0] = \<const0> ;
  assign m_axi_sg_arvalid = \<const0> ;
  assign m_axi_sg_rready = \<const0> ;
  assign mm2s_buffer_almost_empty = \<const0> ;
  assign mm2s_buffer_empty = \<const0> ;
  assign mm2s_fsync_out = \<const0> ;
  assign mm2s_prmry_reset_out_n = \<const0> ;
  assign mm2s_prmtr_update = \<const0> ;
  assign s2mm_buffer_almost_full = \<const0> ;
  assign s2mm_buffer_full = \<const0> ;
  assign s2mm_fsync_out = \<const0> ;
  assign s2mm_prmry_reset_out_n = \<const0> ;
  assign s2mm_prmtr_update = \<const0> ;
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
  axi_vdma_0_axi_vdma_reg_if AXI_LITE_REG_INTERFACE_I
       (.D(mm2s_axi2ip_wrdata),
        .\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_72 ),
        .\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_73 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] (AXI_LITE_REG_INTERFACE_I_n_143),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] (AXI_LITE_REG_INTERFACE_I_n_144),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 (AXI_LITE_REG_INTERFACE_I_n_145),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 (AXI_LITE_REG_INTERFACE_I_n_146),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3] (AXI_LITE_REG_INTERFACE_I_n_192),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] ({AXI_LITE_REG_INTERFACE_I_n_160,AXI_LITE_REG_INTERFACE_I_n_161,AXI_LITE_REG_INTERFACE_I_n_162,AXI_LITE_REG_INTERFACE_I_n_163,AXI_LITE_REG_INTERFACE_I_n_164,AXI_LITE_REG_INTERFACE_I_n_165,AXI_LITE_REG_INTERFACE_I_n_166,AXI_LITE_REG_INTERFACE_I_n_167,AXI_LITE_REG_INTERFACE_I_n_168,AXI_LITE_REG_INTERFACE_I_n_169,AXI_LITE_REG_INTERFACE_I_n_170,AXI_LITE_REG_INTERFACE_I_n_171,AXI_LITE_REG_INTERFACE_I_n_172,AXI_LITE_REG_INTERFACE_I_n_173,AXI_LITE_REG_INTERFACE_I_n_174,AXI_LITE_REG_INTERFACE_I_n_175,AXI_LITE_REG_INTERFACE_I_n_176,AXI_LITE_REG_INTERFACE_I_n_177,AXI_LITE_REG_INTERFACE_I_n_178,AXI_LITE_REG_INTERFACE_I_n_179,AXI_LITE_REG_INTERFACE_I_n_180,AXI_LITE_REG_INTERFACE_I_n_181,AXI_LITE_REG_INTERFACE_I_n_182,AXI_LITE_REG_INTERFACE_I_n_183,AXI_LITE_REG_INTERFACE_I_n_184,AXI_LITE_REG_INTERFACE_I_n_185,AXI_LITE_REG_INTERFACE_I_n_186,AXI_LITE_REG_INTERFACE_I_n_187,AXI_LITE_REG_INTERFACE_I_n_188,AXI_LITE_REG_INTERFACE_I_n_189,AXI_LITE_REG_INTERFACE_I_n_190,AXI_LITE_REG_INTERFACE_I_n_191}),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[7] ({s2mm_axi2ip_rdaddr[7],s2mm_axi2ip_rdaddr[3:2]}),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] (AXI_LITE_REG_INTERFACE_I_n_194),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] (AXI_LITE_REG_INTERFACE_I_n_195),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] (AXI_LITE_REG_INTERFACE_I_n_196),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] (AXI_LITE_REG_INTERFACE_I_n_197),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] (\I_DMA_REGISTER/dmacr_i ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_218 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] (mm2s_reg_module_hsize[14:13]),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 (mm2s_reg_module_stride[14:13]),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 ({\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_66 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_67 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_68 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_69 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70 }),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_72 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_219 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23] (mm2s_irqthresh_status),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] ({\mm2s_reg_module_strt_addr[1] [31:12],\mm2s_reg_module_strt_addr[1] [6:4],\mm2s_reg_module_strt_addr[1] [0]}),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ({\mm2s_reg_module_strt_addr[0] [31:16],\mm2s_reg_module_strt_addr[0] [14:13]}),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 ({\mm2s_reg_module_strt_addr[2] [31:12],\mm2s_reg_module_strt_addr[2] [6:4],\mm2s_reg_module_strt_addr[2] [0]}),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 (mm2s_ip2axi_rddata),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_215 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_53 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_216 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_54 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_217 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[0] (AXI_LITE_REG_INTERFACE_I_n_159),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] (AXI_LITE_REG_INTERFACE_I_n_199),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] (AXI_LITE_REG_INTERFACE_I_n_200),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] (AXI_LITE_REG_INTERFACE_I_n_201),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19] (AXI_LITE_REG_INTERFACE_I_n_193),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] (s2mm_axi2ip_wrdata),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] (AXI_LITE_REG_INTERFACE_I_n_198),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_255 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_150 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10]_0 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_249 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_151 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_0 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_171 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] ({s2mm_reg_module_vsize[12],s2mm_reg_module_vsize[8],s2mm_reg_module_vsize[6:4]}),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_170 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_169 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] ({\s2mm_reg_module_strt_addr[2] [15:12],\s2mm_reg_module_strt_addr[2] [8],\s2mm_reg_module_strt_addr[2] [6:4],\s2mm_reg_module_strt_addr[2] [1:0]}),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 ({\s2mm_reg_module_strt_addr[1] [15:12],\s2mm_reg_module_strt_addr[1] [8],\s2mm_reg_module_strt_addr[1] [6:4],\s2mm_reg_module_strt_addr[1] [1:0]}),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_168 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_2 ({s2mm_reg_module_hsize[15:12],s2mm_reg_module_hsize[8],s2mm_reg_module_hsize[6:4]}),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_3 ({s2mm_reg_module_stride[15:12],s2mm_reg_module_stride[8],s2mm_reg_module_stride[6:4]}),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_167 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_166 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_165 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_164 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_254 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_163 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_162 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_161 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_160 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_159 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_158 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_157 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_156 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_155 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_154 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_82 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2]_0 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_253 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_153 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ({\s2mm_reg_module_strt_addr[0] [31:12],\s2mm_reg_module_strt_addr[0] [8],\s2mm_reg_module_strt_addr[0] [6:4]}),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_152 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 (s2mm_ip2axi_rddata),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] (dma_irq_mask_i),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_147 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_1 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_252 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_148 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]_0 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_251 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_149 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9]_0 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_250 ),
        .\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 (mm2s_chnl_current_frame),
        .\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]_0 (mm2s_genlock_pair_frame),
        .\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 (mm2s_ip2axi_frame_store),
        .\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 (s2mm_chnl_current_frame),
        .\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]_0 (s2mm_genlock_pair_frame),
        .\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]_0 (s2mm_ip2axi_frame_ptr_ref),
        .\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0 (s2mm_ip2axi_frame_store),
        .Q(mm2s_ip2axi_frame_ptr_ref),
        .SR(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/scndry_reset2 ),
        .ch1_dly_irq_set(mm2s_dly_irq_set),
        .ch1_irqdelay_status(mm2s_irqdelay_status),
        .ch2_dly_irq_set(s2mm_dly_irq_set),
        .dly_irq_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_57 ),
        .dly_irq_reg_0(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_60 ),
        .\dmacr_i_reg[0] (s2mm_stop),
        .\dmacr_i_reg[2] (AXI_LITE_REG_INTERFACE_I_n_118),
        .in0({AXI_LITE_REG_INTERFACE_I_n_119,AXI_LITE_REG_INTERFACE_I_n_120,AXI_LITE_REG_INTERFACE_I_n_121,AXI_LITE_REG_INTERFACE_I_n_122,AXI_LITE_REG_INTERFACE_I_n_123,AXI_LITE_REG_INTERFACE_I_n_124,AXI_LITE_REG_INTERFACE_I_n_125,AXI_LITE_REG_INTERFACE_I_n_126,AXI_LITE_REG_INTERFACE_I_n_127,AXI_LITE_REG_INTERFACE_I_n_128,AXI_LITE_REG_INTERFACE_I_n_129,AXI_LITE_REG_INTERFACE_I_n_130,AXI_LITE_REG_INTERFACE_I_n_131,AXI_LITE_REG_INTERFACE_I_n_132,AXI_LITE_REG_INTERFACE_I_n_133,AXI_LITE_REG_INTERFACE_I_n_134,AXI_LITE_REG_INTERFACE_I_n_135,AXI_LITE_REG_INTERFACE_I_n_136,AXI_LITE_REG_INTERFACE_I_n_137,AXI_LITE_REG_INTERFACE_I_n_138,AXI_LITE_REG_INTERFACE_I_n_139,AXI_LITE_REG_INTERFACE_I_n_140,AXI_LITE_REG_INTERFACE_I_n_141,AXI_LITE_REG_INTERFACE_I_n_142}),
        .ioc_irq_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_56 ),
        .ioc_irq_reg_0(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_59 ),
        .ip2axi_rddata_int_inferred_i_63__0({\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_78 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_79 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_80 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_81 }),
        .ip2axi_rddata_int_inferred_i_77__0(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_57 ),
        .ip2axi_rddata_int_inferred_i_79__0(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_56 ),
        .ip2axi_rddata_int_inferred_i_83__0(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_55 ),
        .irqdelay_wren_i0(\I_DMA_REGISTER/irqdelay_wren_i0 ),
        .irqthresh_wren_i0(\I_DMA_REGISTER/irqthresh_wren_i0 ),
        .lsize_err_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_58 ),
        .lsize_mismatch_err(s2mm_lsize_mismatch_err),
        .lsize_more_err_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_61 ),
        .lsize_more_mismatch_err(s2mm_lsize_more_mismatch_err),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mm2s_axi2ip_wrce({mm2s_axi2ip_wrce[25:20],mm2s_axi2ip_wrce[10],mm2s_axi2ip_wrce[1:0]}),
        .mm2s_dmacr({mm2s_dmacr[31:16],mm2s_dmacr[4],mm2s_dmacr[0]}),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_introut(mm2s_introut),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .mm2s_ip2axi_introut(mm2s_ip2axi_introut),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .mm2s_soft_reset(mm2s_soft_reset),
        .out(mm2s_axi2ip_rdaddr),
        .prmry_reset2(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2 ),
        .prmry_reset2_0(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/prmry_reset2 ),
        .s2mm_axi2ip_wrce({s2mm_axi2ip_wrce[45:40],s2mm_axi2ip_wrce[15],s2mm_axi2ip_wrce[13:12],s2mm_axi2ip_wrce[10]}),
        .s2mm_dmacr({s2mm_dmacr[4],s2mm_dmacr[1:0]}),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_introut(s2mm_introut),
        .s2mm_ioc_irq_set(s2mm_ioc_irq_set),
        .s2mm_ip2axi_introut(s2mm_ip2axi_introut),
        .s2mm_prmry_resetn(s2mm_prmry_resetn),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr[7:2]),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr[7:2]),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_resetn(s_axi_lite_resetn),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .stop(mm2s_stop));
  axi_vdma_0_axi_vdma_mngr \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR 
       (.D(mm2s_axi2ip_wrdata[4]),
        .\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[2] (mm2s_m_frame_ptr_out),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2]_0 (mm2s_genlock_pair_frame),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 (mm2s_chnl_current_frame),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_0 (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_39 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_1 (mm2s_ip2axi_frame_ptr_ref[0]),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_2 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_232 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0 (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_37 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_1 (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_38 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_2 (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_40 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 (mm2s_frame_number),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 ({\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_223 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_224 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_225 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_226 }),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_0 (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_12 ),
        .E(valid_frame_sync_d2),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_63 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_43 ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_221 ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] (\mm2s_reg_module_strt_addr[0] ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] (\mm2s_reg_module_strt_addr[1] ),
        .\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] (\mm2s_reg_module_strt_addr[2] ),
        .Q(mm2s_crnt_vsize),
        .SR(\I_CMDSTS/s_axis_cmd_tvalid0 ),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .cmnd_wr(cmnd_wr),
        .\cmnds_queued_reg[0] (\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ),
        .\cmnds_queued_reg[7] (I_RST_MODULE_n_25),
        .datamover_idle(\I_STS_MNGR/datamover_idle ),
        .datamover_idle_reg(I_PRMRY_DATAMOVER_n_49),
        .decerr_i_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_45 ),
        .decerr_i_reg_0(I_PRMRY_DATAMOVER_n_61),
        .dma_decerr_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55 ),
        .dma_err(dma_err),
        .dma_interr_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_53 ),
        .dma_slverr_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_54 ),
        .frame_number_i1(frame_number_i1),
        .\frame_ptr_out_reg[2] (s2mm_to_mm2s_frame_ptr_in),
        .frame_sync_out0(frame_sync_out0),
        .\hsize_vid_reg[15] (mm2s_reg_module_hsize),
        .initial_frame(initial_frame),
        .interr_i_reg(I_PRMRY_DATAMOVER_n_60),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .mask_fsync_out_i(mask_fsync_out_i),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_all_lines_xfred(mm2s_all_lines_xfred),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce[1]),
        .mm2s_dmacr(mm2s_dmacr[1:0]),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_fifo_pipe_empty(mm2s_allbuffer_empty),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_ftchcmdsts_idle(mm2s_ftchcmdsts_idle),
        .mm2s_halt(mm2s_halt),
        .mm2s_packet_sof(mm2s_packet_sof),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .mm2s_regdir_idle(mm2s_regdir_idle),
        .mm2s_soft_reset(mm2s_soft_reset),
        .mm2s_tstvect_fsync(mm2s_tstvect_fsync),
        .mm2s_valid_frame_sync(mm2s_valid_frame_sync),
        .mm2s_valid_frame_sync_cmb(mm2s_valid_frame_sync_cmb),
        .mm2s_valid_video_prmtrs(mm2s_valid_video_prmtrs),
        .p_2_in(\I_SM/p_2_in ),
        .prmry_reset2(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/prmry_reset2 ),
        .prmry_resetn_i_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_13 ),
        .prmtr_update_complete(prmtr_update_complete),
        .\s_axis_cmd_tdata_reg[63] ({s_axis_mm2s_cmd_tdata[63:32],s_axis_mm2s_cmd_tdata[23],s_axis_mm2s_cmd_tdata[15:0]}),
        .s_axis_cmd_tvalid_reg(I_PRMRY_DATAMOVER_n_48),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .slverr_i_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_44 ),
        .slverr_i_reg_0(I_PRMRY_DATAMOVER_n_62),
        .stop(mm2s_stop),
        .\stride_vid_reg[15] (mm2s_reg_module_stride),
        .sts_tready_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_42 ),
        .\vsize_vid_reg[12] (mm2s_reg_module_vsize));
  axi_vdma_0_axi_vdma_fsync_gen \GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I 
       (.\GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0 (I_AXI_DMA_INTRPT_n_38),
        .Q(mm2s_irqthresh_status),
        .SR(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/prmry_reset2 ),
        .frame_sync_out0(frame_sync_out0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mask_fsync_out_i(mask_fsync_out_i),
        .mask_fsync_out_i0(mask_fsync_out_i0),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_dmac2cdc_fsync_out(mm2s_dmac2cdc_fsync_out),
        .mm2s_dmacr({mm2s_dmacr[4],mm2s_dmacr[0]}),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_mask_fsync_out(mm2s_mask_fsync_out),
        .mm2s_valid_frame_sync_cmb(mm2s_valid_frame_sync_cmb),
        .mm2s_valid_video_prmtrs(mm2s_valid_video_prmtrs));
  axi_vdma_0_axi_vdma_mm2s_linebuf \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_4 ),
        .\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 (\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_7 ),
        .\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 (vsize_counter0_13),
        .Q(mm2s_crnt_vsize),
        .SR(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/prmry_reset2 ),
        .all_lines_xfred(all_lines_xfred),
        .din({dm2linebuf_mm2s_tlast,dm2linebuf_mm2s_tkeep,dm2linebuf_mm2s_tdata}),
        .dm2linebuf_mm2s_tvalid(dm2linebuf_mm2s_tvalid),
        .fifo_wren(fifo_wren),
        .full(fifo_full_i),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tuser(m_axis_mm2s_tuser),
        .mm2s_all_lines_xfred(mm2s_all_lines_xfred),
        .mm2s_axis_resetn(mm2s_axis_resetn),
        .mm2s_fifo_pipe_empty(mm2s_allbuffer_empty),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_fsync_out_i(mm2s_fsync_out_i),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .out(m_axis_mm2s_tvalid),
        .s_valid0(s_valid0),
        .scndry_reset2(\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2_12 ),
        .sof_reset(sof_reset));
  axi_vdma_0_axi_vdma_reg_module \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I 
       (.D(mm2s_axi2ip_wrdata),
        .\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] (mm2s_reg_module_stride),
        .\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_219 ),
        .\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_232 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2] ({\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_223 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_224 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_225 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_226 }),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] (valid_frame_sync_d2),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_37 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2] (mm2s_genlock_pair_frame[2:1]),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_0 (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_39 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3] (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_40 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_38 ),
        .E(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_71 ),
        .\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] ({mm2s_dmacr[31:16],mm2s_dmacr[4],mm2s_dmacr[1:0]}),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] (\I_DMA_REGISTER/dmacr_i ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (ch1_dly_fast_cnt0),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] (AXI_LITE_REG_INTERFACE_I_n_144),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 (AXI_LITE_REG_INTERFACE_I_n_145),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 (AXI_LITE_REG_INTERFACE_I_n_143),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 (AXI_LITE_REG_INTERFACE_I_n_146),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] (mm2s_axi2ip_rdaddr),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] (\mm2s_reg_module_strt_addr[0] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] (\mm2s_reg_module_strt_addr[1] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] (\mm2s_reg_module_strt_addr[2] ),
        .\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] (mm2s_ip2axi_frame_store),
        .\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 (mm2s_frame_number),
        .Q({\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_66 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_67 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_68 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_69 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70 }),
        .SR(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/prmry_reset2 ),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch1_delay_zero(ch1_delay_zero),
        .ch1_dly_irq_set(mm2s_dly_irq_set),
        .ch1_thresh_count1(ch1_thresh_count1),
        .dly_irq_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_57 ),
        .dly_irq_reg_0(AXI_LITE_REG_INTERFACE_I_n_197),
        .dma_decerr_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55 ),
        .dma_decerr_reg_0(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_45 ),
        .dma_err(dma_err),
        .dma_interr_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_53 ),
        .dma_interr_reg_0(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_43 ),
        .dma_slverr_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_54 ),
        .dma_slverr_reg_0(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_44 ),
        .\dmacr_i_reg[0] (AXI_LITE_REG_INTERFACE_I_n_118),
        .\dmacr_i_reg[2] (I_RST_MODULE_n_16),
        .err_irq_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_72 ),
        .frame_number_i1(frame_number_i1),
        .halt_reset(\GEN_RESET_FOR_MM2S.RESET_I/halt_reset ),
        .halted_reg(\I_CMDSTS/s_axis_cmd_tvalid0 ),
        .halted_reg_0(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_13 ),
        .in0({AXI_LITE_REG_INTERFACE_I_n_119,AXI_LITE_REG_INTERFACE_I_n_120,AXI_LITE_REG_INTERFACE_I_n_121,AXI_LITE_REG_INTERFACE_I_n_122,AXI_LITE_REG_INTERFACE_I_n_123,AXI_LITE_REG_INTERFACE_I_n_124,AXI_LITE_REG_INTERFACE_I_n_125,AXI_LITE_REG_INTERFACE_I_n_126,AXI_LITE_REG_INTERFACE_I_n_127,AXI_LITE_REG_INTERFACE_I_n_128,AXI_LITE_REG_INTERFACE_I_n_129,AXI_LITE_REG_INTERFACE_I_n_130,AXI_LITE_REG_INTERFACE_I_n_131,AXI_LITE_REG_INTERFACE_I_n_132,AXI_LITE_REG_INTERFACE_I_n_133,AXI_LITE_REG_INTERFACE_I_n_134,AXI_LITE_REG_INTERFACE_I_n_135,AXI_LITE_REG_INTERFACE_I_n_136,AXI_LITE_REG_INTERFACE_I_n_137,AXI_LITE_REG_INTERFACE_I_n_138,AXI_LITE_REG_INTERFACE_I_n_139,AXI_LITE_REG_INTERFACE_I_n_140,AXI_LITE_REG_INTERFACE_I_n_141,AXI_LITE_REG_INTERFACE_I_n_142}),
        .initial_frame(initial_frame),
        .ioc_irq_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_56 ),
        .ioc_irq_reg_0(AXI_LITE_REG_INTERFACE_I_n_196),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_axi2ip_wrce({mm2s_axi2ip_wrce[25:20],mm2s_axi2ip_wrce[10],mm2s_axi2ip_wrce[1:0]}),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_ip2axi_introut(mm2s_ip2axi_introut),
        .mm2s_irqdelay_wren(mm2s_irqdelay_wren),
        .mm2s_mask_fsync_out(mm2s_mask_fsync_out),
        .mm2s_packet_sof(mm2s_packet_sof),
        .mm2s_regdir_idle(mm2s_regdir_idle),
        .mm2s_soft_reset(mm2s_soft_reset),
        .mm2s_tstvect_fsync(mm2s_tstvect_fsync),
        .mm2s_valid_frame_sync(mm2s_valid_frame_sync),
        .out(mm2s_ip2axi_rddata),
        .p_2_in(\I_SM/p_2_in ),
        .prmry_in(mm2s_ftchcmdsts_idle),
        .prmry_resetn_i_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_63 ),
        .prmtr_update_complete(prmtr_update_complete),
        .prmtr_updt_complete_i_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_221 ),
        .prmtr_updt_complete_i_reg_0(AXI_LITE_REG_INTERFACE_I_n_194),
        .\ptr_ref_i_reg[4]_0 (mm2s_ip2axi_frame_ptr_ref),
        .\reg_module_hsize_reg[0] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73 ),
        .\reg_module_hsize_reg[12] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_218 ),
        .\reg_module_hsize_reg[15] (mm2s_reg_module_hsize),
        .\reg_module_hsize_reg[4] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_215 ),
        .\reg_module_hsize_reg[5] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_216 ),
        .\reg_module_hsize_reg[6] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_217 ),
        .\reg_module_vsize_reg[12] (mm2s_reg_module_vsize),
        .reset_counts(\I_DMA_REGISTER/reset_counts ),
        .reset_counts_reg(I_RST_MODULE_n_30),
        .s_axis_cmd_tvalid_reg(mm2s_prmry_resetn),
        .s_soft_reset_i0(\GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0 ),
        .stop(mm2s_stop));
  axi_vdma_0_axi_vdma_sof_gen \GEN_SPRT_FOR_MM2S.MM2S_SOF_I 
       (.m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_fsync_out_i(mm2s_fsync_out_i),
        .out(mm2s_axis_resetn),
        .p_in_d1_cdc_from(\GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from ),
        .prmry_in_xored(\GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored ),
        .s_valid0(s_valid0),
        .scndry_reset2(\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2_12 ));
  axi_vdma_0_axi_vdma_vid_cdc \GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I 
       (.\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out (\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/prmry_reset2 ),
        .\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]_0 (mm2s_m_frame_ptr_out),
        .\GEN_LINEBUF_NO_SOF.all_lines_xfred_reg (\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_7 ),
        .Q(s2mm_to_mm2s_frame_ptr_in),
        .SR(\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2_12 ),
        .all_lines_xfred(all_lines_xfred),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_dmac2cdc_fsync_out(mm2s_dmac2cdc_fsync_out),
        .mm2s_frame_ptr_in(mm2s_frame_ptr_in),
        .mm2s_frame_ptr_out(mm2s_frame_ptr_out),
        .mm2s_fsync_out_i(mm2s_fsync_out_i),
        .mm2s_packet_sof(mm2s_packet_sof),
        .p_in_d1_cdc_from(\GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from ),
        .prmry_in_xored(\GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored ),
        .s2mm_frame_ptr_out(s2mm_frame_ptr_out));
  axi_vdma_0_axi_vdma_skid_buf \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF 
       (.E(\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_45 ),
        .M_Last(s_axis_s2mm_tlast_i),
        .M_VALID(s_axis_s2mm_tvalid_int),
        .din({s_axis_s2mm_tkeep_signal,s_axis_s2mm_tdata_signal}),
        .out(p_0_in2_in),
        .rst(sig_reset_reg),
        .s_axis_fifo_ainit_nosync(s_axis_fifo_ainit_nosync),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tready_i(s_axis_s2mm_tready_i),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid));
  axi_vdma_0_axi_vdma_mngr__parameterized0 \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR 
       (.D(s2mm_axi2ip_wrdata[4]),
        .\DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[2] (s2mm_m_frame_ptr_out),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 (s2mm_frame_number),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 (s2mm_ip2axi_frame_ptr_ref),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_2 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_260 ),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 (s2mm_chnl_current_frame),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 (s2mm_genlock_pair_frame),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0 (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_13 ),
        .E(I_PRMRY_DATAMOVER_n_54),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_256 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_68 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_52 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_55 ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_258 ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] (\s2mm_reg_module_strt_addr[0] ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] (\s2mm_reg_module_strt_addr[1] ),
        .\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] (\s2mm_reg_module_strt_addr[2] ),
        .Q(s2mm_crnt_vsize),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_62 ),
        .SR(\I_CMDSTS/s_axis_cmd_tvalid0_8 ),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .cmnd_wr(cmnd_wr_4),
        .\cmnds_queued_reg[0] (\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ),
        .\cmnds_queued_reg[7] (I_RST_MODULE_n_27),
        .datamover_idle(\I_STS_MNGR/datamover_idle_3 ),
        .datamover_idle_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_261 ),
        .decerr_i_reg(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_54 ),
        .decerr_i_reg_0(I_PRMRY_DATAMOVER_n_63),
        .dma_decerr_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_57 ),
        .dma_err(dma_err_1),
        .dma_interr_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_55 ),
        .dma_slverr_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_56 ),
        .\frame_ptr_out_reg[2] (mm2s_to_s2mm_frame_ptr_in),
        .frame_sync_out0(frame_sync_out0_0),
        .halted_set_i_reg(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_14 ),
        .\hsize_vid_reg[15] (crnt_hsize),
        .\hsize_vid_reg[15]_0 (s2mm_reg_module_hsize),
        .interr_i_reg(I_PRMRY_DATAMOVER_n_65),
        .lsize_mismatch_err(s2mm_lsize_mismatch_err),
        .lsize_more_mismatch_err(s2mm_lsize_more_mismatch_err),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .mask_fsync_out_i(mask_fsync_out_i_6),
        .out(s2mm_prmry_resetn),
        .ovrflo_err0(\I_CMDSTS/ovrflo_err0 ),
        .prmtr_update_complete(prmtr_update_complete_2),
        .repeat_frame(repeat_frame),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_all_lines_xfred(s2mm_all_lines_xfred),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce[13]),
        .s2mm_dmacr({s2mm_dmacr[15],s2mm_dmacr[3],s2mm_dmacr[1:0]}),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_frame_sync(s2mm_frame_sync),
        .s2mm_ftchcmdsts_idle(s2mm_ftchcmdsts_idle),
        .s2mm_halt(s2mm_halt),
        .s2mm_packet_sof(s2mm_packet_sof),
        .s2mm_regdir_idle(s2mm_regdir_idle),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s2mm_tstvect_fsync(s2mm_tstvect_fsync),
        .s2mm_valid_frame_sync(s2mm_valid_frame_sync),
        .s2mm_valid_frame_sync_cmb(s2mm_valid_frame_sync_cmb),
        .s2mm_valid_video_prmtrs(s2mm_valid_video_prmtrs),
        .\s_axis_cmd_tdata_reg[63] ({s_axis_s2mm_cmd_tdata[63:32],s_axis_s2mm_cmd_tdata[23],s_axis_s2mm_cmd_tdata[15:0]}),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .scndry_reset2(\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.TUSER_CDC_I/scndry_reset2 ),
        .slverr_i_reg(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_53 ),
        .slverr_i_reg_0(I_PRMRY_DATAMOVER_n_64),
        .stop_i(stop_i),
        .stop_reg_0(s2mm_stop),
        .\stride_vid_reg[15] (s2mm_reg_module_stride),
        .undrflo_err0(\I_CMDSTS/undrflo_err0 ),
        .\vert_count_reg[0] (I_RST_MODULE_n_21),
        .\vsize_vid_reg[12] (s2mm_reg_module_vsize));
  axi_vdma_0_axi_vdma_fsync_gen__parameterized0 \GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I 
       (.\GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0 (I_AXI_DMA_INTRPT_n_39),
        .Q(s2mm_irqthresh_status),
        .SR(\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.TUSER_CDC_I/scndry_reset2 ),
        .frame_sync_out0(frame_sync_out0_0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mask_fsync_out_i(mask_fsync_out_i_6),
        .mask_fsync_out_i0(mask_fsync_out_i0_5),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_dmacr({s2mm_dmacr[4],s2mm_dmacr[0]}),
        .s2mm_frame_sync(s2mm_frame_sync),
        .s2mm_mask_fsync_out(s2mm_mask_fsync_out),
        .s2mm_valid_frame_sync_cmb(s2mm_valid_frame_sync_cmb),
        .s2mm_valid_video_prmtrs(s2mm_valid_video_prmtrs));
  axi_vdma_0_axi_vdma_s2mm_linebuf \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I 
       (.D(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mssa_index_out ),
        .E(\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_45 ),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out (\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_39 ),
        .\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0 (I_RST_MODULE_n_28),
        .\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_1 (dm2linebuf_s2mm_tready),
        .\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_0 (vsize_counter0),
        .M_Last(s_axis_s2mm_tlast_i),
        .M_VALID(s_axis_s2mm_tvalid_int),
        .Q(s2mm_crnt_vsize),
        .SR(\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.TUSER_CDC_I/scndry_reset2 ),
        .din({s_axis_s2mm_tkeep_signal,s_axis_s2mm_tdata_signal}),
        .dm_halt_reg(dm_halt_reg),
        .dout({linebuf2dm_s2mm_tlast,linebuf2dm_s2mm_tkeep,linebuf2dm_s2mm_tdata}),
        .empty(fifo_empty_i),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(s2mm_axis_resetn),
        .rd_en(fifo_rden),
        .rst(sig_reset_reg),
        .s2mm_all_lines_xfred(s2mm_all_lines_xfred),
        .s2mm_fsync_out_i(s2mm_fsync_out_i),
        .s2mm_halt(s2mm_halt),
        .s_axis_fifo_ainit_nosync(s_axis_fifo_ainit_nosync),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tready_i(s_axis_s2mm_tready_i),
        .s_valid0(s_valid0_7),
        .scndry_reset2(\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2 ),
        .\sig_mssa_index_reg_out_reg[0] (I_PRMRY_DATAMOVER_n_42),
        .\sig_mssa_index_reg_out_reg[0]_0 (I_PRMRY_DATAMOVER_n_59),
        .\sig_mssa_index_reg_out_reg[1] (I_PRMRY_DATAMOVER_n_58),
        .\sig_strb_reg_out_reg[0] (p_0_in2_in));
  axi_vdma_0_axi_vdma_reg_module__parameterized0 \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I 
       (.D(s2mm_axi2ip_wrdata),
        .\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] (s2mm_reg_module_stride),
        .\DM_GEN_SYNCEN_BIT.dmacr_i_reg[15] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_260 ),
        .E(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_71 ),
        .\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_72 ),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] (AXI_LITE_REG_INTERFACE_I_n_193),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_73 ),
        .\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[10] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_150 ),
        .\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[11] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_151 ),
        .\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[12] ({\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_78 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_79 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_80 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_81 }),
        .\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[7] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_148 ),
        .\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[9] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_149 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg (ch2_dly_fast_cnt0),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] (AXI_LITE_REG_INTERFACE_I_n_192),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13] ({s2mm_axi2ip_rdaddr[7],s2mm_axi2ip_rdaddr[3:2]}),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] (s2mm_irqthresh_status),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ({AXI_LITE_REG_INTERFACE_I_n_160,AXI_LITE_REG_INTERFACE_I_n_161,AXI_LITE_REG_INTERFACE_I_n_162,AXI_LITE_REG_INTERFACE_I_n_163,AXI_LITE_REG_INTERFACE_I_n_164,AXI_LITE_REG_INTERFACE_I_n_165,AXI_LITE_REG_INTERFACE_I_n_166,AXI_LITE_REG_INTERFACE_I_n_167,AXI_LITE_REG_INTERFACE_I_n_168,AXI_LITE_REG_INTERFACE_I_n_169,AXI_LITE_REG_INTERFACE_I_n_170,AXI_LITE_REG_INTERFACE_I_n_171,AXI_LITE_REG_INTERFACE_I_n_172,AXI_LITE_REG_INTERFACE_I_n_173,AXI_LITE_REG_INTERFACE_I_n_174,AXI_LITE_REG_INTERFACE_I_n_175,AXI_LITE_REG_INTERFACE_I_n_176,AXI_LITE_REG_INTERFACE_I_n_177,AXI_LITE_REG_INTERFACE_I_n_178,AXI_LITE_REG_INTERFACE_I_n_179,AXI_LITE_REG_INTERFACE_I_n_180,AXI_LITE_REG_INTERFACE_I_n_181,AXI_LITE_REG_INTERFACE_I_n_182,AXI_LITE_REG_INTERFACE_I_n_183,AXI_LITE_REG_INTERFACE_I_n_184,AXI_LITE_REG_INTERFACE_I_n_185,AXI_LITE_REG_INTERFACE_I_n_186,AXI_LITE_REG_INTERFACE_I_n_187,AXI_LITE_REG_INTERFACE_I_n_188,AXI_LITE_REG_INTERFACE_I_n_189,AXI_LITE_REG_INTERFACE_I_n_190,AXI_LITE_REG_INTERFACE_I_n_191}),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 (s2mm_irqdelay_status),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[0] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_255 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[10] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_249 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[11] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_171 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[1] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_254 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[2] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_253 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] (\s2mm_reg_module_strt_addr[0] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[3] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_252 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[7] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_251 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[9] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_250 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] (\s2mm_reg_module_strt_addr[1] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[16] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_167 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[17] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_166 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[18] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_165 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[19] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_164 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[20] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_163 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[21] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_162 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[22] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_161 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[23] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_160 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[24] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_159 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[25] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_158 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[26] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_157 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[27] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_156 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[28] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_155 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[29] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_154 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[2] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_82 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[30] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_153 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] (\s2mm_reg_module_strt_addr[2] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_152 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[3] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_147 ),
        .Q(dma_irq_mask_i),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_62 ),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_55 ),
        .\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4] (s2mm_ip2axi_frame_store),
        .\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 (s2mm_frame_number),
        .SR(\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.TUSER_CDC_I/scndry_reset2 ),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_delay_zero(ch2_delay_zero),
        .ch2_dly_irq_set(s2mm_dly_irq_set),
        .ch2_thresh_count1(ch2_thresh_count1),
        .datamover_idle(\I_STS_MNGR/datamover_idle_3 ),
        .dly_irq_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_60 ),
        .dly_irq_reg_0(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_170 ),
        .dly_irq_reg_1(AXI_LITE_REG_INTERFACE_I_n_200),
        .dma_decerr_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_57 ),
        .dma_decerr_reg_0(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_54 ),
        .dma_err(dma_err_1),
        .dma_interr_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_55 ),
        .dma_interr_reg_0(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_52 ),
        .dma_slverr_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_56 ),
        .dma_slverr_reg_0(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_53 ),
        .\dmacr_i_reg[0] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_261 ),
        .\dmacr_i_reg[0]_0 (AXI_LITE_REG_INTERFACE_I_n_159),
        .\dmacr_i_reg[2] (I_RST_MODULE_n_20),
        .err_irq_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_169 ),
        .halt_i_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_256 ),
        .halt_reset(\GEN_RESET_FOR_S2MM.RESET_I/halt_reset ),
        .halted_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_258 ),
        .halted_reg_0(\I_CMDSTS/s_axis_cmd_tvalid0_8 ),
        .halted_reg_1(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_14 ),
        .ioc_irq_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_59 ),
        .ioc_irq_reg_0(AXI_LITE_REG_INTERFACE_I_n_199),
        .irqdelay_wren_i0(\I_DMA_REGISTER/irqdelay_wren_i0 ),
        .irqthresh_wren_i0(\I_DMA_REGISTER/irqthresh_wren_i0 ),
        .lsize_err_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_58 ),
        .lsize_err_reg_0(AXI_LITE_REG_INTERFACE_I_n_198),
        .lsize_more_err_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_61 ),
        .lsize_more_err_reg_0(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_168 ),
        .lsize_more_err_reg_1(AXI_LITE_REG_INTERFACE_I_n_201),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(s2mm_ip2axi_rddata),
        .prmry_in(s2mm_ftchcmdsts_idle),
        .prmry_resetn_i_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_68 ),
        .prmtr_update_complete(prmtr_update_complete_2),
        .prmtr_updt_complete_i_reg(AXI_LITE_REG_INTERFACE_I_n_195),
        .\ptr_ref_i_reg[4]_0 (s2mm_ip2axi_frame_ptr_ref),
        .\reg_module_hsize_reg[15] (s2mm_reg_module_hsize),
        .\reg_module_vsize_reg[12] (s2mm_reg_module_vsize),
        .regdir_idle_i_reg(s2mm_stop),
        .repeat_frame(repeat_frame),
        .reset_counts(\I_DMA_REGISTER/reset_counts_9 ),
        .reset_counts_reg(I_RST_MODULE_n_31),
        .s2mm_axi2ip_wrce({s2mm_axi2ip_wrce[45:40],s2mm_axi2ip_wrce[15],s2mm_axi2ip_wrce[13:12],s2mm_axi2ip_wrce[10]}),
        .s2mm_dmacr({s2mm_dmacr[31:15],s2mm_dmacr[4:3],s2mm_dmacr[1:0]}),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_frame_sync(s2mm_frame_sync),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_ip2axi_introut(s2mm_ip2axi_introut),
        .s2mm_irqdelay_wren(s2mm_irqdelay_wren),
        .s2mm_mask_fsync_out(s2mm_mask_fsync_out),
        .s2mm_packet_sof(s2mm_packet_sof),
        .s2mm_regdir_idle(s2mm_regdir_idle),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s2mm_tstvect_fsync(s2mm_tstvect_fsync),
        .s2mm_valid_frame_sync(s2mm_valid_frame_sync),
        .s_axis_cmd_tvalid_reg(s2mm_prmry_resetn),
        .s_soft_reset_i0(\GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i0 ),
        .stop_i(stop_i));
  axi_vdma_0_axi_vdma_sof_gen_0 \GEN_SPRT_FOR_S2MM.S2MM_SOF_I 
       (.out(s2mm_axis_resetn),
        .p_in_d1_cdc_from(\GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from_11 ),
        .prmry_in_xored(\GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored_10 ),
        .s2mm_fsync_out_i(s2mm_fsync_out_i),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_valid0(s_valid0_7),
        .scndry_reset2(\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2 ));
  axi_vdma_0_axi_vdma_vid_cdc_1 \GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I 
       (.\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out (\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.TUSER_CDC_I/scndry_reset2 ),
        .\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]_0 (s2mm_m_frame_ptr_out),
        .Q(mm2s_to_s2mm_frame_ptr_in),
        .SR(\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mm2s_frame_ptr_out(mm2s_frame_ptr_out),
        .p_in_d1_cdc_from(\GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from_11 ),
        .prmry_in_xored(\GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored_10 ),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_frame_ptr_in(s2mm_frame_ptr_in),
        .s2mm_frame_ptr_out(s2mm_frame_ptr_out),
        .s2mm_fsync_out_i(s2mm_fsync_out_i),
        .s2mm_packet_sof(s2mm_packet_sof),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk));
  GND GND
       (.G(\<const0> ));
  axi_vdma_0_axi_vdma_intrpt I_AXI_DMA_INTRPT
       (.E(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_71 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_12 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_63 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 (mm2s_dmacr[31:16]),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 (\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/prmry_reset2 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 (mm2s_irqthresh_status),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 (ch2_dly_fast_cnt0),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_13 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_68 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 (s2mm_irqdelay_status),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg_0 (s2mm_prmry_resetn),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0 (\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.TUSER_CDC_I/scndry_reset2 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 (s2mm_irqthresh_status),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_71 ),
        .Q(mm2s_irqdelay_status),
        .SR(ch1_dly_fast_cnt0),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch1_delay_zero(ch1_delay_zero),
        .ch1_dly_irq_set(mm2s_dly_irq_set),
        .ch1_thresh_count1(ch1_thresh_count1),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_delay_zero(ch2_delay_zero),
        .ch2_dly_irq_set(s2mm_dly_irq_set),
        .ch2_thresh_count1(ch2_thresh_count1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mask_fsync_out_i(mask_fsync_out_i),
        .mask_fsync_out_i0(mask_fsync_out_i0),
        .mask_fsync_out_i0_0(mask_fsync_out_i0_5),
        .mask_fsync_out_i_1(mask_fsync_out_i_6),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .mm2s_irqdelay_wren(mm2s_irqdelay_wren),
        .mm2s_packet_sof(mm2s_packet_sof),
        .mm2s_tstvect_fsync(mm2s_tstvect_fsync),
        .out(mm2s_prmry_resetn),
        .prmry_resetn_i_reg(I_AXI_DMA_INTRPT_n_38),
        .prmry_resetn_i_reg_0(I_AXI_DMA_INTRPT_n_39),
        .s2mm_dmacr(s2mm_dmacr[31:16]),
        .s2mm_ioc_irq_set(s2mm_ioc_irq_set),
        .s2mm_irqdelay_wren(s2mm_irqdelay_wren),
        .s2mm_packet_sof(s2mm_packet_sof),
        .s2mm_tstvect_fsync(s2mm_tstvect_fsync));
  axi_vdma_0_axi_datamover I_PRMRY_DATAMOVER
       (.D(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mssa_index_out ),
        .E(I_PRMRY_DATAMOVER_n_54),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (I_RST_MODULE_n_24),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg (I_PRMRY_DATAMOVER_n_48),
        .\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 (crnt_hsize),
        .\INFERRED_GEN.cnt_i_reg[1] (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_42 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (I_PRMRY_DATAMOVER_n_60),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (I_PRMRY_DATAMOVER_n_61),
        .\INFERRED_GEN.cnt_i_reg[2]_2 (I_PRMRY_DATAMOVER_n_62),
        .\INFERRED_GEN.cnt_i_reg[2]_3 (I_PRMRY_DATAMOVER_n_63),
        .\INFERRED_GEN.cnt_i_reg[2]_4 (I_PRMRY_DATAMOVER_n_64),
        .\INFERRED_GEN.cnt_i_reg[2]_5 (I_PRMRY_DATAMOVER_n_65),
        .Q(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ),
        .cmnd_wr(cmnd_wr),
        .cmnd_wr_1(cmnd_wr_4),
        .datamover_idle(\I_STS_MNGR/datamover_idle ),
        .datamover_idle_reg(mm2s_dmacr[0]),
        .din({dm2linebuf_mm2s_tlast,dm2linebuf_mm2s_tkeep,dm2linebuf_mm2s_tdata}),
        .dm2linebuf_mm2s_tvalid(dm2linebuf_mm2s_tvalid),
        .dma_err(dma_err_1),
        .dout({linebuf2dm_s2mm_tlast,linebuf2dm_s2mm_tkeep,linebuf2dm_s2mm_tdata}),
        .empty(fifo_empty_i),
        .fifo_wren(fifo_wren),
        .in({s_axis_mm2s_cmd_tdata[63:32],s_axis_mm2s_cmd_tdata[23],s_axis_mm2s_cmd_tdata[15:0]}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(\^m_axi_mm2s_arburst ),
        .m_axi_mm2s_arlen(\^m_axi_mm2s_arlen ),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(\^m_axi_mm2s_arsize ),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(\^m_axi_s2mm_awburst ),
        .m_axi_s2mm_awlen(\^m_axi_s2mm_awlen ),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(\^m_axi_s2mm_awsize ),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(mm2s_dm_prmry_resetn),
        .ovrflo_err0(\I_CMDSTS/ovrflo_err0 ),
        .rd_en(fifo_rden),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(s2mm_dm_prmry_resetn),
        .sig_halt_cmplt_reg(I_PRMRY_DATAMOVER_n_49),
        .\sig_input_addr_reg_reg[31] ({s_axis_s2mm_cmd_tdata[63:32],s_axis_s2mm_cmd_tdata[23],s_axis_s2mm_cmd_tdata[15:0]}),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_rst2all_stop_request_0(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_s_h_halt_reg_reg(I_RST_MODULE_n_29),
        .sig_s_h_halt_reg_reg_0(I_RST_MODULE_n_32),
        .sig_s_ready_dup3_reg(I_PRMRY_DATAMOVER_n_42),
        .sig_s_ready_out_reg(dm2linebuf_s2mm_tready),
        .\sig_strb_skid_reg_reg[1] (I_PRMRY_DATAMOVER_n_58),
        .\sig_strb_skid_reg_reg[2] (I_PRMRY_DATAMOVER_n_59),
        .undrflo_err0(\I_CMDSTS/undrflo_err0 ));
  axi_vdma_0_axi_vdma_rst_module I_RST_MODULE
       (.D(mm2s_axi2ip_wrdata[2]),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (mm2s_axis_resetn),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (s2mm_axis_resetn),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 (vsize_counter0_13),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 (\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2_12 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 (vsize_counter0),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4 (\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from (mm2s_ftchcmdsts_idle),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 (s2mm_ftchcmdsts_idle),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out (I_RST_MODULE_n_28),
        .\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12] (\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_4 ),
        .\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg (mm2s_dm_prmry_resetn),
        .\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 (s2mm_dm_prmry_resetn),
        .\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg (\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_39 ),
        .SR(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/scndry_reset2 ),
        .axi_resetn(axi_resetn),
        .dm2linebuf_mm2s_tvalid(dm2linebuf_mm2s_tvalid),
        .dm_halt_reg(dm_halt_reg),
        .dma_err(dma_err_1),
        .dma_err_3(dma_err),
        .\dmacr_i_reg[2] (I_RST_MODULE_n_16),
        .\dmacr_i_reg[2]_0 (I_RST_MODULE_n_20),
        .\dmacr_i_reg[2]_1 (I_RST_MODULE_n_27),
        .\dmacr_i_reg[2]_2 (s2mm_axi2ip_wrdata[2]),
        .fifo_wren(fifo_wren),
        .full(fifo_full_i),
        .halt_i_reg(I_RST_MODULE_n_21),
        .halt_i_reg_0(I_RST_MODULE_n_25),
        .halt_i_reg_1(I_RST_MODULE_n_29),
        .halt_i_reg_2(I_RST_MODULE_n_32),
        .halt_i_reg_3(mm2s_dmacr[0]),
        .halt_reset(\GEN_RESET_FOR_MM2S.RESET_I/halt_reset ),
        .halt_reset_0(\GEN_RESET_FOR_S2MM.RESET_I/halt_reset ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce[0]),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_fsync_out_i(mm2s_fsync_out_i),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_soft_reset(mm2s_soft_reset),
        .out(mm2s_prmry_resetn),
        .prmry_in(s_axi_lite_resetn),
        .prmry_reset2(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2 ),
        .prmry_reset2_1(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/prmry_reset2 ),
        .prmry_resetn_i_reg(s2mm_prmry_resetn),
        .prmry_resetn_i_reg_0(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/prmry_reset2 ),
        .prmry_resetn_i_reg_1(\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.TUSER_CDC_I/scndry_reset2 ),
        .reset_counts(\I_DMA_REGISTER/reset_counts ),
        .reset_counts_4(\I_DMA_REGISTER/reset_counts_9 ),
        .reset_counts_reg(I_RST_MODULE_n_30),
        .reset_counts_reg_0(I_RST_MODULE_n_31),
        .run_stop_d1_reg(s2mm_stop),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce[12]),
        .s2mm_dmacr(s2mm_dmacr[0]),
        .s2mm_frame_sync(s2mm_frame_sync),
        .s2mm_fsync_out_i(s2mm_fsync_out_i),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_soft_reset_i0(\GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0 ),
        .s_soft_reset_i0_2(\GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i0 ),
        .sig_dre_tvalid_i_reg(I_RST_MODULE_n_24),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_rst2all_stop_request_5(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sof_reset(sof_reset),
        .stop(mm2s_stop));
endmodule

(* ORIG_REF_NAME = "axi_vdma_afifo_builtin" *) 
module axi_vdma_0_axi_vdma_afifo_builtin
   (dout,
    full,
    empty,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ,
    rst,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    din,
    fifo_wren,
    rd_en,
    mm2s_halt,
    mm2s_prmry_resetn,
    dm2linebuf_mm2s_tvalid,
    mm2s_frame_sync);
  output [37:0]dout;
  output full;
  output empty;
  output \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  input rst;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;
  input [37:0]din;
  input fifo_wren;
  input rd_en;
  input mm2s_halt;
  input mm2s_prmry_resetn;
  input dm2linebuf_mm2s_tvalid;
  input mm2s_frame_sync;

  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  wire [37:0]din;
  wire dm2linebuf_mm2s_tvalid;
  wire [37:0]dout;
  wire empty;
  wire fifo_wren;
  wire full;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire mm2s_frame_sync;
  wire mm2s_halt;
  wire mm2s_prmry_resetn;
  wire rd_en;
  wire rst;
  wire NLW_fg_builtin_fifo_inst_almost_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_almost_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_arvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_awvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_bready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_rready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_wlast_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_wvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axis_tlast_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axis_tvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_arready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_awready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_bvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_rlast_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_rvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_wready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axis_tready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_valid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_wr_ack_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axis_wr_data_count_UNCONNECTED;
  wire [8:0]NLW_fg_builtin_fifo_inst_data_count_UNCONNECTED;
  wire [31:0]NLW_fg_builtin_fifo_inst_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_arcache_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_fg_builtin_fifo_inst_m_axi_arlen_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_fg_builtin_fifo_inst_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_fg_builtin_fifo_inst_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_fg_builtin_fifo_inst_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_fg_builtin_fifo_inst_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_awcache_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_fg_builtin_fifo_inst_m_axi_awlen_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_fg_builtin_fifo_inst_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_fg_builtin_fifo_inst_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_fg_builtin_fifo_inst_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_fg_builtin_fifo_inst_m_axi_wdata_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_fg_builtin_fifo_inst_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_fg_builtin_fifo_inst_m_axi_wuser_UNCONNECTED;
  wire [63:0]NLW_fg_builtin_fifo_inst_m_axis_tdata_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axis_tdest_UNCONNECTED;
  wire [7:0]NLW_fg_builtin_fifo_inst_m_axis_tid_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axis_tkeep_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axis_tuser_UNCONNECTED;
  wire [8:0]NLW_fg_builtin_fifo_inst_rd_data_count_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_fg_builtin_fifo_inst_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_fg_builtin_fifo_inst_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_fg_builtin_fifo_inst_s_axi_ruser_UNCONNECTED;
  wire [8:0]NLW_fg_builtin_fifo_inst_wr_data_count_UNCONNECTED;

  LUT6 #(
    .INIT(64'h3030202030300020)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_i_1 
       (.I0(din[37]),
        .I1(mm2s_halt),
        .I2(mm2s_prmry_resetn),
        .I3(dm2linebuf_mm2s_tvalid),
        .I4(mm2s_frame_sync),
        .I5(full),
        .O(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "64" *) 
  (* C_AXIS_TDEST_WIDTH = "4" *) 
  (* C_AXIS_TID_WIDTH = "8" *) 
  (* C_AXIS_TKEEP_WIDTH = "4" *) 
  (* C_AXIS_TSTRB_WIDTH = "4" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "2" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "0" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "9" *) 
  (* C_DEFAULT_VALUE = "" *) 
  (* C_DIN_WIDTH = "38" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "32" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "" *) 
  (* C_DOUT_WIDTH = "38" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "1" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "0" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "0" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "0" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "0" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "6" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "4" *) 
  (* C_MIF_FILE_NAME = "" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "10" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "9" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "5" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "5" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "5" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "5" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "5" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "5" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "362" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "352" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "5" *) 
  (* C_PROG_FULL_TYPE_RACH = "5" *) 
  (* C_PROG_FULL_TYPE_RDCH = "5" *) 
  (* C_PROG_FULL_TYPE_WACH = "5" *) 
  (* C_PROG_FULL_TYPE_WDCH = "5" *) 
  (* C_PROG_FULL_TYPE_WRCH = "5" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "9" *) 
  (* C_RD_DEPTH = "512" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "9" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "4" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "9" *) 
  (* C_WR_DEPTH = "512" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "10" *) 
  (* C_WR_PNTR_WIDTH = "9" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* is_du_within_envelope = "true" *) 
  axi_vdma_0_fifo_generator_v13_2_5 fg_builtin_fifo_inst
       (.almost_empty(NLW_fg_builtin_fifo_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_fg_builtin_fifo_inst_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_fg_builtin_fifo_inst_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_fg_builtin_fifo_inst_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_fg_builtin_fifo_inst_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_fg_builtin_fifo_inst_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_fg_builtin_fifo_inst_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_fg_builtin_fifo_inst_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_fg_builtin_fifo_inst_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_fg_builtin_fifo_inst_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_fg_builtin_fifo_inst_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_fg_builtin_fifo_inst_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_fg_builtin_fifo_inst_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_fg_builtin_fifo_inst_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_fg_builtin_fifo_inst_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_fg_builtin_fifo_inst_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_fg_builtin_fifo_inst_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_fg_builtin_fifo_inst_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_fg_builtin_fifo_inst_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_fg_builtin_fifo_inst_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_fg_builtin_fifo_inst_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_fg_builtin_fifo_inst_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_fg_builtin_fifo_inst_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_fg_builtin_fifo_inst_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_fg_builtin_fifo_inst_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_fg_builtin_fifo_inst_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_fg_builtin_fifo_inst_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_fg_builtin_fifo_inst_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_fg_builtin_fifo_inst_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_fg_builtin_fifo_inst_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_fg_builtin_fifo_inst_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_fg_builtin_fifo_inst_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_fg_builtin_fifo_inst_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_fg_builtin_fifo_inst_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_fg_builtin_fifo_inst_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_fg_builtin_fifo_inst_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_fg_builtin_fifo_inst_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_fg_builtin_fifo_inst_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_fg_builtin_fifo_inst_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_fg_builtin_fifo_inst_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_fg_builtin_fifo_inst_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_fg_builtin_fifo_inst_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_fg_builtin_fifo_inst_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_fg_builtin_fifo_inst_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_fg_builtin_fifo_inst_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_fg_builtin_fifo_inst_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_fg_builtin_fifo_inst_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_fg_builtin_fifo_inst_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_fg_builtin_fifo_inst_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_fg_builtin_fifo_inst_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_fg_builtin_fifo_inst_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_fg_builtin_fifo_inst_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_fg_builtin_fifo_inst_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_fg_builtin_fifo_inst_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_fg_builtin_fifo_inst_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_fg_builtin_fifo_inst_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_fg_builtin_fifo_inst_data_count_UNCONNECTED[8:0]),
        .dbiterr(NLW_fg_builtin_fifo_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_fg_builtin_fifo_inst_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_fg_builtin_fifo_inst_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_fg_builtin_fifo_inst_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_fg_builtin_fifo_inst_m_axi_arid_UNCONNECTED[3:0]),
        .m_axi_arlen(NLW_fg_builtin_fifo_inst_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_fg_builtin_fifo_inst_m_axi_arlock_UNCONNECTED[1:0]),
        .m_axi_arprot(NLW_fg_builtin_fifo_inst_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_fg_builtin_fifo_inst_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_fg_builtin_fifo_inst_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_fg_builtin_fifo_inst_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_fg_builtin_fifo_inst_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_fg_builtin_fifo_inst_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_fg_builtin_fifo_inst_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_fg_builtin_fifo_inst_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_fg_builtin_fifo_inst_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_fg_builtin_fifo_inst_m_axi_awid_UNCONNECTED[3:0]),
        .m_axi_awlen(NLW_fg_builtin_fifo_inst_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_fg_builtin_fifo_inst_m_axi_awlock_UNCONNECTED[1:0]),
        .m_axi_awprot(NLW_fg_builtin_fifo_inst_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_fg_builtin_fifo_inst_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_fg_builtin_fifo_inst_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_fg_builtin_fifo_inst_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_fg_builtin_fifo_inst_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_fg_builtin_fifo_inst_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_bready(NLW_fg_builtin_fifo_inst_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_fg_builtin_fifo_inst_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_fg_builtin_fifo_inst_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_fg_builtin_fifo_inst_m_axi_wid_UNCONNECTED[3:0]),
        .m_axi_wlast(NLW_fg_builtin_fifo_inst_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_fg_builtin_fifo_inst_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_fg_builtin_fifo_inst_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_fg_builtin_fifo_inst_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_fg_builtin_fifo_inst_m_axis_tdata_UNCONNECTED[63:0]),
        .m_axis_tdest(NLW_fg_builtin_fifo_inst_m_axis_tdest_UNCONNECTED[3:0]),
        .m_axis_tid(NLW_fg_builtin_fifo_inst_m_axis_tid_UNCONNECTED[7:0]),
        .m_axis_tkeep(NLW_fg_builtin_fifo_inst_m_axis_tkeep_UNCONNECTED[3:0]),
        .m_axis_tlast(NLW_fg_builtin_fifo_inst_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_fg_builtin_fifo_inst_m_axis_tstrb_UNCONNECTED[3:0]),
        .m_axis_tuser(NLW_fg_builtin_fifo_inst_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_fg_builtin_fifo_inst_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_fg_builtin_fifo_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_fg_builtin_fifo_inst_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_fg_builtin_fifo_inst_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(m_axis_mm2s_aclk),
        .rd_data_count(NLW_fg_builtin_fifo_inst_rd_data_count_UNCONNECTED[8:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_fg_builtin_fifo_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock({1'b0,1'b0}),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_fg_builtin_fifo_inst_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock({1'b0,1'b0}),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_fg_builtin_fifo_inst_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_fg_builtin_fifo_inst_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_fg_builtin_fifo_inst_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_fg_builtin_fifo_inst_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_fg_builtin_fifo_inst_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_fg_builtin_fifo_inst_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_fg_builtin_fifo_inst_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_fg_builtin_fifo_inst_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_fg_builtin_fifo_inst_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_fg_builtin_fifo_inst_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_fg_builtin_fifo_inst_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_fg_builtin_fifo_inst_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tkeep({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_fg_builtin_fifo_inst_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_fg_builtin_fifo_inst_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_fg_builtin_fifo_inst_underflow_UNCONNECTED),
        .valid(NLW_fg_builtin_fifo_inst_valid_UNCONNECTED),
        .wr_ack(NLW_fg_builtin_fifo_inst_wr_ack_UNCONNECTED),
        .wr_clk(m_axi_mm2s_aclk),
        .wr_data_count(NLW_fg_builtin_fifo_inst_wr_data_count_UNCONNECTED[8:0]),
        .wr_en(fifo_wren),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_fg_builtin_fifo_inst_wr_rst_busy_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "axi_vdma_afifo_builtin" *) 
module axi_vdma_0_axi_vdma_afifo_builtin__parameterized0
   (dout,
    full,
    empty,
    s_axis_s2mm_tready_i,
    D,
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[3] ,
    \gf36e1_inst.sngfifo36e1 ,
    \gf36e1_inst.sngfifo36e1_0 ,
    E,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ,
    rst,
    s_axis_s2mm_aclk,
    m_axi_s2mm_aclk,
    din,
    wr_en,
    rd_en,
    s2mm_fsync_out_i,
    \sig_strb_reg_out_reg[0] ,
    dm_halt_reg,
    out,
    M_VALID,
    Q,
    O,
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12] ,
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_0 ,
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8] ,
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_1 ,
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[1] ,
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[1]_0 ,
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg ,
    \sig_mssa_index_reg_out_reg[0] ,
    \sig_mssa_index_reg_out_reg[1] ,
    \sig_mssa_index_reg_out_reg[0]_0 ,
    \sig_strb_reg_out_reg[0]_0 ,
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12] ,
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_0 ,
    minusOp);
  output [36:0]dout;
  output full;
  output empty;
  output s_axis_s2mm_tready_i;
  output [11:0]D;
  output \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[3] ;
  output \gf36e1_inst.sngfifo36e1 ;
  output [1:0]\gf36e1_inst.sngfifo36e1_0 ;
  output [0:0]E;
  output [11:0]\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  input rst;
  input s_axis_s2mm_aclk;
  input m_axi_s2mm_aclk;
  input [36:0]din;
  input wr_en;
  input rd_en;
  input s2mm_fsync_out_i;
  input \sig_strb_reg_out_reg[0] ;
  input dm_halt_reg;
  input out;
  input M_VALID;
  input [0:0]Q;
  input [3:0]O;
  input [11:0]\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12] ;
  input \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_0 ;
  input [3:0]\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8] ;
  input [3:0]\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_1 ;
  input \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[1] ;
  input [6:0]\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[1]_0 ;
  input \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg ;
  input \sig_mssa_index_reg_out_reg[0] ;
  input \sig_mssa_index_reg_out_reg[1] ;
  input \sig_mssa_index_reg_out_reg[0]_0 ;
  input \sig_strb_reg_out_reg[0]_0 ;
  input \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12] ;
  input [11:0]\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_0 ;
  input [11:0]minusOp;

  wire [11:0]D;
  wire [0:0]E;
  wire [11:0]\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_14_n_0 ;
  wire [11:0]\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12] ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_0 ;
  wire [3:0]\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_1 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[1] ;
  wire [6:0]\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[1]_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[3] ;
  wire [3:0]\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8] ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_5_n_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12] ;
  wire [11:0]\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_0 ;
  wire M_VALID;
  wire [3:0]O;
  wire [0:0]Q;
  wire [36:0]din;
  wire dm_halt_reg;
  wire [36:0]dout;
  wire empty;
  wire full;
  wire \gf36e1_inst.sngfifo36e1 ;
  wire [1:0]\gf36e1_inst.sngfifo36e1_0 ;
  wire m_axi_s2mm_aclk;
  wire [11:0]minusOp;
  wire out;
  wire rd_en;
  wire rst;
  wire s2mm_fsync_out_i;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_tready_i;
  wire \sig_mssa_index_reg_out_reg[0] ;
  wire \sig_mssa_index_reg_out_reg[0]_0 ;
  wire \sig_mssa_index_reg_out_reg[1] ;
  wire \sig_strb_reg_out_reg[0] ;
  wire \sig_strb_reg_out_reg[0]_0 ;
  wire wr_en;
  wire NLW_fg_builtin_fifo_inst_almost_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_almost_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_arvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_awvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_bready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_rready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_wlast_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_wvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axis_tlast_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axis_tvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_arready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_awready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_bvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_rlast_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_rvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_wready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axis_tready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_valid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_wr_ack_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axis_wr_data_count_UNCONNECTED;
  wire [8:0]NLW_fg_builtin_fifo_inst_data_count_UNCONNECTED;
  wire [31:0]NLW_fg_builtin_fifo_inst_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_arcache_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_fg_builtin_fifo_inst_m_axi_arlen_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_fg_builtin_fifo_inst_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_fg_builtin_fifo_inst_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_fg_builtin_fifo_inst_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_fg_builtin_fifo_inst_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_awcache_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_fg_builtin_fifo_inst_m_axi_awlen_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_fg_builtin_fifo_inst_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_fg_builtin_fifo_inst_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_fg_builtin_fifo_inst_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_fg_builtin_fifo_inst_m_axi_wdata_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_fg_builtin_fifo_inst_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_fg_builtin_fifo_inst_m_axi_wuser_UNCONNECTED;
  wire [63:0]NLW_fg_builtin_fifo_inst_m_axis_tdata_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axis_tdest_UNCONNECTED;
  wire [7:0]NLW_fg_builtin_fifo_inst_m_axis_tid_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axis_tkeep_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axis_tuser_UNCONNECTED;
  wire [8:0]NLW_fg_builtin_fifo_inst_rd_data_count_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_fg_builtin_fifo_inst_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_fg_builtin_fifo_inst_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_fg_builtin_fifo_inst_s_axi_ruser_UNCONNECTED;
  wire [8:0]NLW_fg_builtin_fifo_inst_wr_data_count_UNCONNECTED;

  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[10]_i_1 
       (.I0(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_1 [1]),
        .I1(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[3] ),
        .I2(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12] [9]),
        .I3(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_0 ),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[11]_i_1 
       (.I0(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_1 [2]),
        .I1(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[3] ),
        .I2(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12] [10]),
        .I3(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_0 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFFFFFFF)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_14 
       (.I0(empty),
        .I1(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg ),
        .I2(dout[36]),
        .I3(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[1]_0 [1]),
        .I4(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[1]_0 [5]),
        .I5(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[1]_0 [0]),
        .O(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_3 
       (.I0(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_1 [3]),
        .I1(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[3] ),
        .I2(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12] [11]),
        .I3(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_0 ),
        .O(D[11]));
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_7 
       (.I0(dout[36]),
        .I1(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg ),
        .I2(empty),
        .O(\gf36e1_inst.sngfifo36e1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_9 
       (.I0(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[1] ),
        .I1(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_14_n_0 ),
        .I2(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[1]_0 [3]),
        .I3(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[1]_0 [2]),
        .I4(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[1]_0 [6]),
        .I5(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[1]_0 [4]),
        .O(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[3] ));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[1]_i_1 
       (.I0(O[0]),
        .I1(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[3] ),
        .I2(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12] [0]),
        .I3(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[2]_i_1 
       (.I0(O[1]),
        .I1(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[3] ),
        .I2(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12] [1]),
        .I3(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[3]_i_1 
       (.I0(O[2]),
        .I1(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[3] ),
        .I2(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12] [2]),
        .I3(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[4]_i_1 
       (.I0(O[3]),
        .I1(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[3] ),
        .I2(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12] [3]),
        .I3(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[5]_i_1 
       (.I0(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8] [0]),
        .I1(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[3] ),
        .I2(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12] [4]),
        .I3(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[6]_i_1 
       (.I0(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8] [1]),
        .I1(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[3] ),
        .I2(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12] [5]),
        .I3(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[7]_i_1 
       (.I0(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8] [2]),
        .I1(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[3] ),
        .I2(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12] [6]),
        .I3(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[8]_i_1 
       (.I0(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8] [3]),
        .I1(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[3] ),
        .I2(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12] [7]),
        .I3(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[9]_i_1 
       (.I0(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_1 [0]),
        .I1(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[3] ),
        .I2(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12] [8]),
        .I3(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_0 ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hFE0EF000)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[10]_i_1 
       (.I0(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12] ),
        .I1(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_5_n_0 ),
        .I2(s2mm_fsync_out_i),
        .I3(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_0 [9]),
        .I4(minusOp[9]),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out [9]));
  LUT5 #(
    .INIT(32'hFE0EF000)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[11]_i_1 
       (.I0(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12] ),
        .I1(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_5_n_0 ),
        .I2(s2mm_fsync_out_i),
        .I3(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_0 [10]),
        .I4(minusOp[10]),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out [10]));
  LUT5 #(
    .INIT(32'hFE0EF000)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_3 
       (.I0(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12] ),
        .I1(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_5_n_0 ),
        .I2(s2mm_fsync_out_i),
        .I3(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_0 [11]),
        .I4(minusOp[11]),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out [11]));
  LUT6 #(
    .INIT(64'hFDFFFFFFFFFFFFFF)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_5 
       (.I0(din[36]),
        .I1(full),
        .I2(dm_halt_reg),
        .I3(out),
        .I4(M_VALID),
        .I5(Q),
        .O(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFE0EF000)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[1]_i_1 
       (.I0(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12] ),
        .I1(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_5_n_0 ),
        .I2(s2mm_fsync_out_i),
        .I3(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_0 [0]),
        .I4(minusOp[0]),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out [0]));
  LUT5 #(
    .INIT(32'hFE0EF000)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[2]_i_1 
       (.I0(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12] ),
        .I1(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_5_n_0 ),
        .I2(s2mm_fsync_out_i),
        .I3(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_0 [1]),
        .I4(minusOp[1]),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out [1]));
  LUT5 #(
    .INIT(32'hFE0EF000)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[3]_i_1 
       (.I0(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12] ),
        .I1(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_5_n_0 ),
        .I2(s2mm_fsync_out_i),
        .I3(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_0 [2]),
        .I4(minusOp[2]),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out [2]));
  LUT5 #(
    .INIT(32'hFE0EF000)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[4]_i_1 
       (.I0(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12] ),
        .I1(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_5_n_0 ),
        .I2(s2mm_fsync_out_i),
        .I3(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_0 [3]),
        .I4(minusOp[3]),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out [3]));
  LUT5 #(
    .INIT(32'hFE0EF000)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[5]_i_1 
       (.I0(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12] ),
        .I1(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_5_n_0 ),
        .I2(s2mm_fsync_out_i),
        .I3(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_0 [4]),
        .I4(minusOp[4]),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out [4]));
  LUT5 #(
    .INIT(32'hFE0EF000)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[6]_i_1 
       (.I0(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12] ),
        .I1(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_5_n_0 ),
        .I2(s2mm_fsync_out_i),
        .I3(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_0 [5]),
        .I4(minusOp[5]),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out [5]));
  LUT5 #(
    .INIT(32'hFE0EF000)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[7]_i_1 
       (.I0(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12] ),
        .I1(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_5_n_0 ),
        .I2(s2mm_fsync_out_i),
        .I3(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_0 [6]),
        .I4(minusOp[6]),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out [6]));
  LUT5 #(
    .INIT(32'hFE0EF000)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[8]_i_1 
       (.I0(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12] ),
        .I1(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_5_n_0 ),
        .I2(s2mm_fsync_out_i),
        .I3(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_0 [7]),
        .I4(minusOp[7]),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out [7]));
  LUT5 #(
    .INIT(32'hFE0EF000)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[9]_i_1 
       (.I0(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12] ),
        .I1(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_5_n_0 ),
        .I2(s2mm_fsync_out_i),
        .I3(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_0 [8]),
        .I4(minusOp[8]),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out [8]));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "64" *) 
  (* C_AXIS_TDEST_WIDTH = "4" *) 
  (* C_AXIS_TID_WIDTH = "8" *) 
  (* C_AXIS_TKEEP_WIDTH = "4" *) 
  (* C_AXIS_TSTRB_WIDTH = "4" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "2" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "0" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "9" *) 
  (* C_DEFAULT_VALUE = "" *) 
  (* C_DIN_WIDTH = "37" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "32" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "" *) 
  (* C_DOUT_WIDTH = "37" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "1" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "0" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "0" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "0" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "0" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "6" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "4" *) 
  (* C_MIF_FILE_NAME = "" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "10" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "9" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "5" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "5" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "5" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "5" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "5" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "5" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "362" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "352" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "5" *) 
  (* C_PROG_FULL_TYPE_RACH = "5" *) 
  (* C_PROG_FULL_TYPE_RDCH = "5" *) 
  (* C_PROG_FULL_TYPE_WACH = "5" *) 
  (* C_PROG_FULL_TYPE_WDCH = "5" *) 
  (* C_PROG_FULL_TYPE_WRCH = "5" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "9" *) 
  (* C_RD_DEPTH = "512" *) 
  (* C_RD_FREQ = "10" *) 
  (* C_RD_PNTR_WIDTH = "9" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "4" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "9" *) 
  (* C_WR_DEPTH = "512" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "9" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* is_du_within_envelope = "true" *) 
  axi_vdma_0_fifo_generator_v13_2_5__parameterized0 fg_builtin_fifo_inst
       (.almost_empty(NLW_fg_builtin_fifo_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_fg_builtin_fifo_inst_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_fg_builtin_fifo_inst_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_fg_builtin_fifo_inst_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_fg_builtin_fifo_inst_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_fg_builtin_fifo_inst_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_fg_builtin_fifo_inst_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_fg_builtin_fifo_inst_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_fg_builtin_fifo_inst_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_fg_builtin_fifo_inst_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_fg_builtin_fifo_inst_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_fg_builtin_fifo_inst_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_fg_builtin_fifo_inst_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_fg_builtin_fifo_inst_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_fg_builtin_fifo_inst_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_fg_builtin_fifo_inst_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_fg_builtin_fifo_inst_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_fg_builtin_fifo_inst_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_fg_builtin_fifo_inst_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_fg_builtin_fifo_inst_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_fg_builtin_fifo_inst_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_fg_builtin_fifo_inst_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_fg_builtin_fifo_inst_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_fg_builtin_fifo_inst_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_fg_builtin_fifo_inst_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_fg_builtin_fifo_inst_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_fg_builtin_fifo_inst_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_fg_builtin_fifo_inst_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_fg_builtin_fifo_inst_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_fg_builtin_fifo_inst_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_fg_builtin_fifo_inst_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_fg_builtin_fifo_inst_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_fg_builtin_fifo_inst_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_fg_builtin_fifo_inst_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_fg_builtin_fifo_inst_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_fg_builtin_fifo_inst_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_fg_builtin_fifo_inst_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_fg_builtin_fifo_inst_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_fg_builtin_fifo_inst_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_fg_builtin_fifo_inst_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_fg_builtin_fifo_inst_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_fg_builtin_fifo_inst_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_fg_builtin_fifo_inst_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_fg_builtin_fifo_inst_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_fg_builtin_fifo_inst_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_fg_builtin_fifo_inst_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_fg_builtin_fifo_inst_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_fg_builtin_fifo_inst_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_fg_builtin_fifo_inst_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_fg_builtin_fifo_inst_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_fg_builtin_fifo_inst_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_fg_builtin_fifo_inst_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_fg_builtin_fifo_inst_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_fg_builtin_fifo_inst_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_fg_builtin_fifo_inst_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_fg_builtin_fifo_inst_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_fg_builtin_fifo_inst_data_count_UNCONNECTED[8:0]),
        .dbiterr(NLW_fg_builtin_fifo_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_fg_builtin_fifo_inst_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_fg_builtin_fifo_inst_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_fg_builtin_fifo_inst_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_fg_builtin_fifo_inst_m_axi_arid_UNCONNECTED[3:0]),
        .m_axi_arlen(NLW_fg_builtin_fifo_inst_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_fg_builtin_fifo_inst_m_axi_arlock_UNCONNECTED[1:0]),
        .m_axi_arprot(NLW_fg_builtin_fifo_inst_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_fg_builtin_fifo_inst_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_fg_builtin_fifo_inst_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_fg_builtin_fifo_inst_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_fg_builtin_fifo_inst_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_fg_builtin_fifo_inst_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_fg_builtin_fifo_inst_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_fg_builtin_fifo_inst_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_fg_builtin_fifo_inst_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_fg_builtin_fifo_inst_m_axi_awid_UNCONNECTED[3:0]),
        .m_axi_awlen(NLW_fg_builtin_fifo_inst_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_fg_builtin_fifo_inst_m_axi_awlock_UNCONNECTED[1:0]),
        .m_axi_awprot(NLW_fg_builtin_fifo_inst_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_fg_builtin_fifo_inst_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_fg_builtin_fifo_inst_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_fg_builtin_fifo_inst_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_fg_builtin_fifo_inst_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_fg_builtin_fifo_inst_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_bready(NLW_fg_builtin_fifo_inst_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_fg_builtin_fifo_inst_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_fg_builtin_fifo_inst_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_fg_builtin_fifo_inst_m_axi_wid_UNCONNECTED[3:0]),
        .m_axi_wlast(NLW_fg_builtin_fifo_inst_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_fg_builtin_fifo_inst_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_fg_builtin_fifo_inst_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_fg_builtin_fifo_inst_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_fg_builtin_fifo_inst_m_axis_tdata_UNCONNECTED[63:0]),
        .m_axis_tdest(NLW_fg_builtin_fifo_inst_m_axis_tdest_UNCONNECTED[3:0]),
        .m_axis_tid(NLW_fg_builtin_fifo_inst_m_axis_tid_UNCONNECTED[7:0]),
        .m_axis_tkeep(NLW_fg_builtin_fifo_inst_m_axis_tkeep_UNCONNECTED[3:0]),
        .m_axis_tlast(NLW_fg_builtin_fifo_inst_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_fg_builtin_fifo_inst_m_axis_tstrb_UNCONNECTED[3:0]),
        .m_axis_tuser(NLW_fg_builtin_fifo_inst_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_fg_builtin_fifo_inst_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_fg_builtin_fifo_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_fg_builtin_fifo_inst_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_fg_builtin_fifo_inst_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(m_axi_s2mm_aclk),
        .rd_data_count(NLW_fg_builtin_fifo_inst_rd_data_count_UNCONNECTED[8:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_fg_builtin_fifo_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock({1'b0,1'b0}),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_fg_builtin_fifo_inst_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock({1'b0,1'b0}),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_fg_builtin_fifo_inst_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_fg_builtin_fifo_inst_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_fg_builtin_fifo_inst_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_fg_builtin_fifo_inst_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_fg_builtin_fifo_inst_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_fg_builtin_fifo_inst_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_fg_builtin_fifo_inst_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_fg_builtin_fifo_inst_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_fg_builtin_fifo_inst_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_fg_builtin_fifo_inst_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_fg_builtin_fifo_inst_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_fg_builtin_fifo_inst_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tkeep({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_fg_builtin_fifo_inst_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_fg_builtin_fifo_inst_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_fg_builtin_fifo_inst_underflow_UNCONNECTED),
        .valid(NLW_fg_builtin_fifo_inst_valid_UNCONNECTED),
        .wr_ack(NLW_fg_builtin_fifo_inst_wr_ack_UNCONNECTED),
        .wr_clk(s_axis_s2mm_aclk),
        .wr_data_count(NLW_fg_builtin_fifo_inst_wr_data_count_UNCONNECTED[8:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_fg_builtin_fifo_inst_wr_rst_busy_UNCONNECTED));
  LUT4 #(
    .INIT(16'h04FF)) 
    sig_last_reg_out_i_1__3
       (.I0(full),
        .I1(\sig_strb_reg_out_reg[0] ),
        .I2(s2mm_fsync_out_i),
        .I3(\sig_strb_reg_out_reg[0]_0 ),
        .O(E));
  LUT5 #(
    .INIT(32'h00040000)) 
    sig_m_valid_dup_i_2
       (.I0(s2mm_fsync_out_i),
        .I1(\sig_strb_reg_out_reg[0] ),
        .I2(full),
        .I3(dm_halt_reg),
        .I4(out),
        .O(s_axis_s2mm_tready_i));
  LUT6 #(
    .INIT(64'h84B4FFFF84B40000)) 
    \sig_mssa_index_reg_out[0]_i_1 
       (.I0(dout[34]),
        .I1(dout[33]),
        .I2(dout[35]),
        .I3(dout[32]),
        .I4(\sig_mssa_index_reg_out_reg[0] ),
        .I5(\sig_mssa_index_reg_out_reg[0]_0 ),
        .O(\gf36e1_inst.sngfifo36e1_0 [0]));
  LUT6 #(
    .INIT(64'hA0F4FFFFA0F40000)) 
    \sig_mssa_index_reg_out[1]_i_1 
       (.I0(dout[33]),
        .I1(dout[35]),
        .I2(dout[34]),
        .I3(dout[32]),
        .I4(\sig_mssa_index_reg_out_reg[0] ),
        .I5(\sig_mssa_index_reg_out_reg[1] ),
        .O(\gf36e1_inst.sngfifo36e1_0 [1]));
endmodule

(* ORIG_REF_NAME = "axi_vdma_cmdsts_if" *) 
module axi_vdma_0_axi_vdma_cmdsts_if
   (sts_tready_reg_0,
    interr_i_reg_0,
    s_axis_cmd_tvalid_reg_0,
    xfers_done,
    err_i_reg_0,
    dmacntrl_ns11_out__0,
    stop_i,
    frame_sync_reg_reg,
    sts_tready_reg_1,
    slverr_i_reg_0,
    decerr_i_reg_0,
    \s_axis_cmd_tdata_reg[63]_0 ,
    mm2s_prmry_resetn,
    m_axi_mm2s_aclk,
    prmry_reset2,
    decerr_i_reg_1,
    slverr_i_reg_1,
    interr_i_reg_1,
    SR,
    s_axis_cmd_tvalid_reg_1,
    s_axis_cmd_tvalid_reg_2,
    mm2s_halt,
    mm2s_soft_reset,
    mm2s_dmacr,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2 ,
    mm2s_all_lines_xfred,
    frame_sync_reg,
    \INFERRED_GEN.cnt_i_reg[1] ,
    dma_slverr_reg,
    dma_decerr_reg,
    D,
    zero_hsize_err,
    zero_vsize_err);
  output sts_tready_reg_0;
  output interr_i_reg_0;
  output s_axis_cmd_tvalid_reg_0;
  output xfers_done;
  output err_i_reg_0;
  output dmacntrl_ns11_out__0;
  output stop_i;
  output frame_sync_reg_reg;
  output sts_tready_reg_1;
  output slverr_i_reg_0;
  output decerr_i_reg_0;
  output [48:0]\s_axis_cmd_tdata_reg[63]_0 ;
  input mm2s_prmry_resetn;
  input m_axi_mm2s_aclk;
  input prmry_reset2;
  input decerr_i_reg_1;
  input slverr_i_reg_1;
  input interr_i_reg_1;
  input [0:0]SR;
  input [0:0]s_axis_cmd_tvalid_reg_1;
  input s_axis_cmd_tvalid_reg_2;
  input mm2s_halt;
  input mm2s_soft_reset;
  input [0:0]mm2s_dmacr;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2 ;
  input mm2s_all_lines_xfred;
  input frame_sync_reg;
  input [0:0]\INFERRED_GEN.cnt_i_reg[1] ;
  input dma_slverr_reg;
  input dma_decerr_reg;
  input [48:0]D;
  input zero_hsize_err;
  input zero_vsize_err;

  wire [48:0]D;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]SR;
  wire decerr_i_reg_0;
  wire decerr_i_reg_1;
  wire dma_decerr_reg;
  wire dma_slverr_reg;
  wire dmacntrl_ns11_out__0;
  wire err_i_i_1_n_0;
  wire err_i_reg_0;
  wire frame_sync_reg;
  wire frame_sync_reg_reg;
  wire interr_i_reg_0;
  wire interr_i_reg_1;
  wire m_axi_mm2s_aclk;
  wire mm2s_all_lines_xfred;
  wire mm2s_dma_decerr_set;
  wire mm2s_dma_slverr_set;
  wire [0:0]mm2s_dmacr;
  wire mm2s_halt;
  wire mm2s_prmry_resetn;
  wire mm2s_soft_reset;
  wire prmry_reset2;
  wire [48:0]\s_axis_cmd_tdata_reg[63]_0 ;
  wire s_axis_cmd_tvalid_reg_0;
  wire [0:0]s_axis_cmd_tvalid_reg_1;
  wire s_axis_cmd_tvalid_reg_2;
  wire slverr_i_reg_0;
  wire slverr_i_reg_1;
  wire stop_i;
  wire sts_tready_reg_0;
  wire sts_tready_reg_1;
  wire xfers_done;
  wire zero_hsize_err;
  wire zero_vsize_err;

  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_dmacntrl_cs[1]_i_2 
       (.I0(mm2s_halt),
        .I1(err_i_reg_0),
        .I2(mm2s_soft_reset),
        .I3(frame_sync_reg),
        .O(dmacntrl_ns11_out__0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \FSM_sequential_dmacntrl_cs[2]_i_3__0 
       (.I0(frame_sync_reg),
        .I1(mm2s_soft_reset),
        .I2(err_i_reg_0),
        .I3(mm2s_halt),
        .I4(s_axis_cmd_tvalid_reg_0),
        .O(frame_sync_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFEFFFEFFFEFF)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5 
       (.I0(mm2s_halt),
        .I1(err_i_reg_0),
        .I2(mm2s_soft_reset),
        .I3(mm2s_dmacr),
        .I4(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2 ),
        .I5(mm2s_all_lines_xfred),
        .O(xfers_done));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.cnt_i[1]_i_2 
       (.I0(sts_tready_reg_0),
        .I1(\INFERRED_GEN.cnt_i_reg[1] ),
        .O(sts_tready_reg_1));
  LUT2 #(
    .INIT(4'hE)) 
    \I_DMA_REGISTER/dma_decerr_i_1 
       (.I0(mm2s_dma_decerr_set),
        .I1(dma_decerr_reg),
        .O(decerr_i_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    \I_DMA_REGISTER/dma_slverr_i_1 
       (.I0(mm2s_dma_slverr_set),
        .I1(dma_slverr_reg),
        .O(slverr_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    decerr_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(decerr_i_reg_1),
        .Q(mm2s_dma_decerr_set),
        .R(prmry_reset2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    err_i_i_1
       (.I0(mm2s_dma_decerr_set),
        .I1(zero_hsize_err),
        .I2(zero_vsize_err),
        .I3(interr_i_reg_0),
        .I4(mm2s_dma_slverr_set),
        .I5(err_i_reg_0),
        .O(err_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(err_i_i_1_n_0),
        .Q(err_i_reg_0),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    interr_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(interr_i_reg_1),
        .Q(interr_i_reg_0),
        .R(prmry_reset2));
  FDRE \s_axis_cmd_tdata_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[0]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [0]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[10]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [10]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[11]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [11]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[12]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [12]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[13]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [13]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[14]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [14]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[15]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [15]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[1]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [1]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[16]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [16]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[2]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [2]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[32] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[17]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [17]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[18]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [18]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[19]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [19]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[20]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [20]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[36] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[21]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [21]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[37] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[22]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [22]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[38] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[23]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [23]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[39] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[24]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [24]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[3]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [3]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[40] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[25]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [25]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[41] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[26]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [26]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[42] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[27]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [27]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[43] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[28]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [28]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[44] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[29]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [29]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[45] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[30]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [30]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[46] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[31]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [31]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[47] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[32]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [32]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[48] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[33]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [33]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[49] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[34]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [34]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[4]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [4]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[50] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[35]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [35]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[51] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[36]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [36]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[52] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[37]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [37]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[53] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[38]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [38]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[54] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[39]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [39]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[55] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[40]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [40]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[56] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[41]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [41]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[57] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[42]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [42]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[58] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[43]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [43]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[59] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[44]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [44]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[5]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [5]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[60] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[45]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [45]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[61] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[46]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [46]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[62] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[47]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [47]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[63] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[48]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [48]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[6]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [6]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[7]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [7]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[8]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [8]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[9]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [9]),
        .R(SR));
  FDRE s_axis_cmd_tvalid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(s_axis_cmd_tvalid_reg_2),
        .Q(s_axis_cmd_tvalid_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    slverr_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(slverr_i_reg_1),
        .Q(mm2s_dma_slverr_set),
        .R(prmry_reset2));
  LUT2 #(
    .INIT(4'hE)) 
    stop_i_1
       (.I0(err_i_reg_0),
        .I1(mm2s_soft_reset),
        .O(stop_i));
  FDRE #(
    .INIT(1'b0)) 
    sts_tready_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_prmry_resetn),
        .Q(sts_tready_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_cmdsts_if" *) 
module axi_vdma_0_axi_vdma_cmdsts_if__parameterized0
   (m_axis_s2mm_sts_tready,
    interr_i_reg_0,
    lsize_mismatch_err,
    lsize_more_mismatch_err,
    s_axis_cmd_tvalid_reg_0,
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_0 ,
    slverr_i_reg_0,
    decerr_i_reg_0,
    \s_axis_cmd_tdata_reg[63]_0 ,
    err_i_reg_0,
    out,
    m_axi_s2mm_aclk,
    scndry_reset2,
    decerr_i_reg_1,
    slverr_i_reg_1,
    interr_i_reg_1,
    undrflo_err0,
    ovrflo_err0,
    SR,
    E,
    s_axis_cmd_tvalid_reg_1,
    dma_slverr_reg,
    dma_decerr_reg,
    D,
    zero_hsize_err,
    zero_vsize_err);
  output m_axis_s2mm_sts_tready;
  output interr_i_reg_0;
  output lsize_mismatch_err;
  output lsize_more_mismatch_err;
  output s_axis_cmd_tvalid_reg_0;
  output [0:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_0 ;
  output slverr_i_reg_0;
  output decerr_i_reg_0;
  output [48:0]\s_axis_cmd_tdata_reg[63]_0 ;
  output err_i_reg_0;
  input out;
  input m_axi_s2mm_aclk;
  input scndry_reset2;
  input decerr_i_reg_1;
  input slverr_i_reg_1;
  input interr_i_reg_1;
  input undrflo_err0;
  input ovrflo_err0;
  input [0:0]SR;
  input [0:0]E;
  input s_axis_cmd_tvalid_reg_1;
  input dma_slverr_reg;
  input dma_decerr_reg;
  input [48:0]D;
  input zero_hsize_err;
  input zero_vsize_err;

  wire [48:0]D;
  wire [0:0]E;
  wire [0:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_0 ;
  wire [0:0]SR;
  wire decerr_i_reg_0;
  wire decerr_i_reg_1;
  wire dma_decerr_reg;
  wire dma_slverr_reg;
  wire err_i_i_1__0_n_0;
  wire err_i_reg_0;
  wire interr_i_reg_0;
  wire interr_i_reg_1;
  wire lsize_mismatch_err;
  wire lsize_more_mismatch_err;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire out;
  wire ovrflo_err0;
  wire s2mm_dma_decerr_set;
  wire s2mm_dma_slverr_set;
  wire [48:0]\s_axis_cmd_tdata_reg[63]_0 ;
  wire s_axis_cmd_tvalid_reg_0;
  wire s_axis_cmd_tvalid_reg_1;
  wire scndry_reset2;
  wire slverr_i_reg_0;
  wire slverr_i_reg_1;
  wire undrflo_err0;
  wire zero_hsize_err;
  wire zero_vsize_err;

  LUT2 #(
    .INIT(4'hE)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_2 
       (.I0(lsize_more_mismatch_err),
        .I1(lsize_mismatch_err),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ovrflo_err0),
        .Q(lsize_more_mismatch_err),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(undrflo_err0),
        .Q(lsize_mismatch_err),
        .R(scndry_reset2));
  LUT2 #(
    .INIT(4'hE)) 
    \I_DMA_REGISTER/dma_decerr_i_1__0 
       (.I0(s2mm_dma_decerr_set),
        .I1(dma_decerr_reg),
        .O(decerr_i_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    \I_DMA_REGISTER/dma_slverr_i_1__0 
       (.I0(s2mm_dma_slverr_set),
        .I1(dma_slverr_reg),
        .O(slverr_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    decerr_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(decerr_i_reg_1),
        .Q(s2mm_dma_decerr_set),
        .R(scndry_reset2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    err_i_i_1__0
       (.I0(s2mm_dma_decerr_set),
        .I1(zero_hsize_err),
        .I2(zero_vsize_err),
        .I3(interr_i_reg_0),
        .I4(s2mm_dma_slverr_set),
        .I5(err_i_reg_0),
        .O(err_i_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(err_i_i_1__0_n_0),
        .Q(err_i_reg_0),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    interr_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(interr_i_reg_1),
        .Q(interr_i_reg_0),
        .R(scndry_reset2));
  FDRE \s_axis_cmd_tdata_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[0]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [0]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[10]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [10]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[11]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [11]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[12]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [12]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[13]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [13]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[14]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [14]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[15]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [15]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[1]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [1]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[16]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [16]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[2]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [2]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[17]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [17]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[18]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [18]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[19]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [19]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[20]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [20]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[21]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [21]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[22]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [22]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[23]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [23]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[24]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [24]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[3]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [3]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[25]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [25]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[26]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [26]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[27]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [27]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[28]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [28]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[29]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [29]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[30]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [30]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[31]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [31]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[32]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [32]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[33]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [33]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[34]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [34]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[4]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [4]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[35]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [35]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[36]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [36]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[37]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [37]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[38]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [38]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[39]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [39]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[40]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [40]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[41]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [41]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[42]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [42]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[43]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [43]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[44]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [44]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[5]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [5]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[45]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [45]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[46]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [46]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[47]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [47]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[48]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [48]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[6]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [6]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[7]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [7]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[8]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [8]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[9]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [9]),
        .R(SR));
  FDRE s_axis_cmd_tvalid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(s_axis_cmd_tvalid_reg_1),
        .Q(s_axis_cmd_tvalid_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    slverr_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(slverr_i_reg_1),
        .Q(s2mm_dma_slverr_set),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    sts_tready_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(out),
        .Q(m_axis_s2mm_sts_tready),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_fsync_gen" *) 
module axi_vdma_0_axi_vdma_fsync_gen
   (mm2s_frame_sync,
    mm2s_dmac2cdc_fsync_out,
    mask_fsync_out_i,
    mm2s_valid_frame_sync_cmb,
    mm2s_mask_fsync_out,
    mask_fsync_out_i0,
    mm2s_dmacr,
    SR,
    mm2s_all_idle,
    m_axi_mm2s_aclk,
    frame_sync_out0,
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0 ,
    mm2s_valid_video_prmtrs,
    Q);
  output mm2s_frame_sync;
  output mm2s_dmac2cdc_fsync_out;
  output mask_fsync_out_i;
  output mm2s_valid_frame_sync_cmb;
  output mm2s_mask_fsync_out;
  output mask_fsync_out_i0;
  input [1:0]mm2s_dmacr;
  input [0:0]SR;
  input mm2s_all_idle;
  input m_axi_mm2s_aclk;
  input frame_sync_out0;
  input \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0 ;
  input mm2s_valid_video_prmtrs;
  input [7:0]Q;

  wire \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3_n_0 ;
  wire \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0 ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire all_idle_d1;
  wire all_idle_d2;
  wire frame_sync_i0__0;
  wire frame_sync_out0;
  wire m_axi_mm2s_aclk;
  wire mask_fsync_out_i;
  wire mask_fsync_out_i0;
  wire mm2s_all_idle;
  wire mm2s_dmac2cdc_fsync_out;
  wire [1:0]mm2s_dmacr;
  wire mm2s_frame_sync;
  wire mm2s_mask_fsync_out;
  wire mm2s_valid_frame_sync_cmb;
  wire mm2s_valid_video_prmtrs;

  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d1_i_1 
       (.I0(mm2s_frame_sync),
        .I1(mm2s_valid_video_prmtrs),
        .O(mm2s_valid_frame_sync_cmb));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.all_idle_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_all_idle),
        .Q(all_idle_d1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.all_idle_d2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(all_idle_d1),
        .Q(all_idle_d2),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.frame_sync_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_sync_i0__0),
        .Q(mm2s_frame_sync),
        .R(SR));
  FDRE \GEN_FREE_RUN_MODE.frame_sync_out_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_sync_out0),
        .Q(mm2s_dmac2cdc_fsync_out),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_2 
       (.I0(mm2s_frame_sync),
        .I1(mm2s_valid_video_prmtrs),
        .I2(Q[6]),
        .I3(\GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3_n_0 ),
        .I4(Q[7]),
        .I5(mm2s_dmacr[1]),
        .O(mask_fsync_out_i0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0 ),
        .Q(mask_fsync_out_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5 
       (.I0(mask_fsync_out_i),
        .I1(mm2s_valid_video_prmtrs),
        .O(mm2s_mask_fsync_out));
  LUT3 #(
    .INIT(8'h40)) 
    frame_sync_i0
       (.I0(all_idle_d2),
        .I1(all_idle_d1),
        .I2(mm2s_dmacr[0]),
        .O(frame_sync_i0__0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_fsync_gen" *) 
module axi_vdma_0_axi_vdma_fsync_gen__parameterized0
   (s2mm_frame_sync,
    s2mm_dmac2cdc_fsync_out,
    mask_fsync_out_i,
    s2mm_valid_frame_sync_cmb,
    s2mm_mask_fsync_out,
    mask_fsync_out_i0,
    s2mm_dmacr,
    SR,
    s2mm_all_idle,
    m_axi_s2mm_aclk,
    frame_sync_out0,
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0 ,
    s2mm_valid_video_prmtrs,
    Q);
  output s2mm_frame_sync;
  output s2mm_dmac2cdc_fsync_out;
  output mask_fsync_out_i;
  output s2mm_valid_frame_sync_cmb;
  output s2mm_mask_fsync_out;
  output mask_fsync_out_i0;
  input [1:0]s2mm_dmacr;
  input [0:0]SR;
  input s2mm_all_idle;
  input m_axi_s2mm_aclk;
  input frame_sync_out0;
  input \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0 ;
  input s2mm_valid_video_prmtrs;
  input [7:0]Q;

  wire \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3_n_0 ;
  wire \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0 ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire all_idle_d1;
  wire all_idle_d2;
  wire frame_sync_i0__0;
  wire frame_sync_out0;
  wire m_axi_s2mm_aclk;
  wire mask_fsync_out_i;
  wire mask_fsync_out_i0;
  wire s2mm_all_idle;
  wire s2mm_dmac2cdc_fsync_out;
  wire [1:0]s2mm_dmacr;
  wire s2mm_frame_sync;
  wire s2mm_mask_fsync_out;
  wire s2mm_valid_frame_sync_cmb;
  wire s2mm_valid_video_prmtrs;

  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_d1_i_1 
       (.I0(s2mm_frame_sync),
        .I1(s2mm_valid_video_prmtrs),
        .O(s2mm_valid_frame_sync_cmb));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.all_idle_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_all_idle),
        .Q(all_idle_d1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.all_idle_d2_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(all_idle_d1),
        .Q(all_idle_d2),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.frame_sync_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_sync_i0__0),
        .Q(s2mm_frame_sync),
        .R(SR));
  FDRE \GEN_FREE_RUN_MODE.frame_sync_out_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_sync_out0),
        .Q(s2mm_dmac2cdc_fsync_out),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_2 
       (.I0(s2mm_frame_sync),
        .I1(s2mm_valid_video_prmtrs),
        .I2(Q[6]),
        .I3(\GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3_n_0 ),
        .I4(Q[7]),
        .I5(s2mm_dmacr[1]),
        .O(mask_fsync_out_i0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0 ),
        .Q(mask_fsync_out_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5 
       (.I0(mask_fsync_out_i),
        .I1(s2mm_valid_video_prmtrs),
        .O(s2mm_mask_fsync_out));
  LUT3 #(
    .INIT(8'h40)) 
    frame_sync_i0
       (.I0(all_idle_d2),
        .I1(all_idle_d1),
        .I2(s2mm_dmacr[0]),
        .O(frame_sync_i0__0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_genlock_mngr" *) 
module axi_vdma_0_axi_vdma_genlock_mngr
   (mm2s_valid_frame_sync,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ,
    \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[2]_0 ,
    D,
    prmry_reset2,
    m_axi_mm2s_aclk,
    E,
    Q,
    num_fstore_minus1,
    mm2s_dmacr,
    mm2s_prmry_resetn,
    mm2s_dmasr,
    \frame_ptr_out_reg[2] );
  output mm2s_valid_frame_sync;
  output \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ;
  output [2:0]\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[2]_0 ;
  output [2:0]D;
  input prmry_reset2;
  input m_axi_mm2s_aclk;
  input [0:0]E;
  input [4:0]Q;
  input [0:0]num_fstore_minus1;
  input [0:0]mm2s_dmacr;
  input mm2s_prmry_resetn;
  input mm2s_dmasr;
  input [2:0]\frame_ptr_out_reg[2] ;

  wire [2:0]D;
  wire \DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I_n_2 ;
  wire \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]_inv_n_0 ;
  wire \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0 ;
  wire \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[2] ;
  wire \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[2]_i_1_n_0 ;
  wire [2:0]\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[2]_0 ;
  wire \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1_n_0 ;
  wire \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[0]_i_1_n_0 ;
  wire \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[1]_i_1_n_0 ;
  wire \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[2]_i_1_n_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ;
  wire [0:0]E;
  wire [4:0]Q;
  wire [2:0]binary_frame_ptr;
  wire data1;
  wire data2;
  wire [1:0]ds_binary_frame_ptr;
  wire ds_mstr_reverse_order_d1;
  wire [2:0]\frame_ptr_out_reg[2] ;
  wire [1:0]grey_frame_ptr_out;
  wire m_axi_mm2s_aclk;
  wire [0:0]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_prmry_resetn;
  wire mm2s_valid_frame_sync;
  wire mstr_reverse_order;
  wire mstr_reverse_order_d1;
  wire mstr_reverse_order_d2;
  wire [0:0]num_fstore_minus1;
  wire prmry_reset2;
  wire [2:0]raw_frame_ptr;

  axi_vdma_0_axi_vdma_genlock_mux_66 \DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I 
       (.D({data1,\DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I_n_2 }),
        .data2(data2),
        .\frame_ptr_out_reg[2]_0 (\frame_ptr_out_reg[2] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .prmry_reset2(prmry_reset2));
  axi_vdma_0_axi_vdma_greycoder__parameterized0_67 \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.GREY_CODER_I 
       (.D(grey_frame_ptr_out),
        .Q(binary_frame_ptr));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]_inv_n_0 ),
        .Q(binary_frame_ptr[0]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0 ),
        .Q(binary_frame_ptr[1]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[2] ),
        .Q(binary_frame_ptr[2]),
        .R(prmry_reset2));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr[0]_inv_i_1 
       (.I0(Q[0]),
        .O(raw_frame_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h6333)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr[1]_inv_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(mstr_reverse_order),
        .I3(num_fstore_minus1),
        .O(raw_frame_ptr[1]));
  LUT5 #(
    .INIT(32'h78F0F0F0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(mstr_reverse_order),
        .I4(num_fstore_minus1),
        .O(raw_frame_ptr[2]));
  (* inverted = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]_inv 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(raw_frame_ptr[0]),
        .Q(\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]_inv_n_0 ),
        .S(prmry_reset2));
  (* inverted = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(raw_frame_ptr[1]),
        .Q(\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0 ),
        .S(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(raw_frame_ptr[2]),
        .Q(\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[2] ),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.ds_binary_frame_ptr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I_n_2 ),
        .Q(ds_binary_frame_ptr[0]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.ds_binary_frame_ptr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(data1),
        .Q(ds_binary_frame_ptr[1]),
        .R(prmry_reset2));
  FDSE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.ds_mstr_reverse_order_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(data2),
        .Q(ds_mstr_reverse_order_d1),
        .S(prmry_reset2));
  LUT1 #(
    .INIT(2'h1)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[2]_i_1 
       (.I0(mstr_reverse_order_d2),
        .O(\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[2]_i_1_n_0 ));
  FDRE \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(grey_frame_ptr_out[0]),
        .Q(\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[2]_0 [0]),
        .R(prmry_reset2));
  FDRE \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(grey_frame_ptr_out[1]),
        .Q(\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[2]_0 [1]),
        .R(prmry_reset2));
  FDRE \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[2]_i_1_n_0 ),
        .Q(\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[2]_0 [2]),
        .R(prmry_reset2));
  FDSE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mstr_reverse_order),
        .Q(mstr_reverse_order_d1),
        .S(prmry_reset2));
  FDSE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_d2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mstr_reverse_order_d1),
        .Q(mstr_reverse_order_d2),
        .S(prmry_reset2));
  LUT6 #(
    .INIT(64'hFFFFFFFF6AAAFFFF)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1 
       (.I0(mstr_reverse_order),
        .I1(mm2s_dmacr),
        .I2(E),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ),
        .I4(mm2s_prmry_resetn),
        .I5(mm2s_dmasr),
        .O(\DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1_n_0 ),
        .Q(mstr_reverse_order),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstrfrm_tstsync_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(E),
        .Q(mm2s_valid_frame_sync),
        .R(prmry_reset2));
  LUT3 #(
    .INIT(8'h80)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[0]_i_1 
       (.I0(ds_binary_frame_ptr[0]),
        .I1(mm2s_prmry_resetn),
        .I2(num_fstore_minus1),
        .O(\DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h90A00000)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[1]_i_1 
       (.I0(ds_binary_frame_ptr[1]),
        .I1(ds_binary_frame_ptr[0]),
        .I2(mm2s_prmry_resetn),
        .I3(ds_mstr_reverse_order_d1),
        .I4(num_fstore_minus1),
        .O(\DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[2]_i_1 
       (.I0(ds_binary_frame_ptr[1]),
        .I1(ds_binary_frame_ptr[0]),
        .I2(mm2s_prmry_resetn),
        .I3(ds_mstr_reverse_order_d1),
        .I4(num_fstore_minus1),
        .O(\DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[2]_i_1_n_0 ));
  FDRE \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[0]_i_1_n_0 ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[1]_i_1_n_0 ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[2]_i_1_n_0 ),
        .Q(D[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000001001)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_3 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(num_fstore_minus1),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ));
endmodule

(* ORIG_REF_NAME = "axi_vdma_genlock_mngr" *) 
module axi_vdma_0_axi_vdma_genlock_mngr__parameterized0
   (s2mm_valid_frame_sync,
    D,
    slv_frame_ref_out,
    \DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[2]_0 ,
    scndry_reset2,
    m_axi_s2mm_aclk,
    valid_frame_sync_d2,
    Q,
    num_fstore_minus1,
    s2mm_dmasr,
    out,
    s2mm_dmacr,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4] ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_2 ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1] ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_2_0 ,
    \frame_ptr_out_reg[2] );
  output s2mm_valid_frame_sync;
  output [4:0]D;
  output [2:0]slv_frame_ref_out;
  output [2:0]\DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[2]_0 ;
  input scndry_reset2;
  input m_axi_s2mm_aclk;
  input valid_frame_sync_d2;
  input [4:0]Q;
  input [0:0]num_fstore_minus1;
  input [0:0]s2mm_dmasr;
  input out;
  input [1:0]s2mm_dmacr;
  input [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4] ;
  input [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 ;
  input \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 ;
  input [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_2 ;
  input \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1] ;
  input \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_2_0 ;
  input [2:0]\frame_ptr_out_reg[2] ;

  wire [4:0]D;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.GENLOCK_MUX_I_n_2 ;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1_n_0 ;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0 ;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[0] ;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[2] ;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_1_n_0 ;
  wire [2:0]\DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[2]_0 ;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_i_1_n_0 ;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_i_2_n_0 ;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[0]_i_1_n_0 ;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[1]_i_1_n_0 ;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[2]_i_1_n_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[0]_i_2_n_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[0]_i_3_n_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_2_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_2_n_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[2]_i_2_n_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[2]_i_3_n_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[3]_i_2_n_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_4_n_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_6_n_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_7_n_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_8_n_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_9_n_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1] ;
  wire [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4] ;
  wire [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 ;
  wire [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_2 ;
  wire [4:0]Q;
  wire [2:0]binary_frame_ptr;
  wire data1;
  wire data2;
  wire [1:0]dm_binary_frame_ptr;
  wire dm_mstr_reverse_order_d1;
  wire [2:0]\frame_ptr_out_reg[2] ;
  wire [1:0]grey_frame_ptr_out;
  wire m_axi_s2mm_aclk;
  wire mstr_reverse_order;
  wire mstr_reverse_order_d1;
  wire mstr_reverse_order_d2;
  wire [0:0]num_fstore_minus1;
  wire out;
  wire [2:1]raw_frame_ptr;
  wire [1:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire s2mm_valid_frame_sync;
  wire scndry_reset2;
  wire [2:0]slv_frame_ref_out;
  wire valid_frame_sync_d2;

  axi_vdma_0_axi_vdma_genlock_mux \DYNAMIC_GENLOCK_FOR_MASTER.GENLOCK_MUX_I 
       (.D({data1,\DYNAMIC_GENLOCK_FOR_MASTER.GENLOCK_MUX_I_n_2 }),
        .data2(data2),
        .\frame_ptr_out_reg[2]_0 (\frame_ptr_out_reg[2] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .scndry_reset2(scndry_reset2));
  axi_vdma_0_axi_vdma_greycoder__parameterized0 \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.GREY_CODER_I 
       (.D(grey_frame_ptr_out),
        .Q(binary_frame_ptr));
  LUT1 #(
    .INIT(2'h1)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1 
       (.I0(\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[0] ),
        .O(\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1_n_0 ),
        .Q(binary_frame_ptr[0]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0 ),
        .Q(binary_frame_ptr[1]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[2] ),
        .Q(binary_frame_ptr[2]),
        .R(scndry_reset2));
  LUT4 #(
    .INIT(16'h6555)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr[1]_inv_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(num_fstore_minus1),
        .I3(mstr_reverse_order),
        .O(raw_frame_ptr[1]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(num_fstore_minus1),
        .I4(mstr_reverse_order),
        .O(raw_frame_ptr[2]));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[0] ),
        .R(scndry_reset2));
  (* inverted = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(raw_frame_ptr[1]),
        .Q(\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0 ),
        .S(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(raw_frame_ptr[2]),
        .Q(\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[2] ),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.dm_binary_frame_ptr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_MASTER.GENLOCK_MUX_I_n_2 ),
        .Q(dm_binary_frame_ptr[0]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.dm_binary_frame_ptr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(data1),
        .Q(dm_binary_frame_ptr[1]),
        .R(scndry_reset2));
  FDSE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.dm_mstr_reverse_order_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(data2),
        .Q(dm_mstr_reverse_order_d1),
        .S(scndry_reset2));
  LUT1 #(
    .INIT(2'h1)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_1 
       (.I0(mstr_reverse_order_d2),
        .O(\DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_1_n_0 ));
  FDRE \DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(grey_frame_ptr_out[0]),
        .Q(\DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[2]_0 [0]),
        .R(scndry_reset2));
  FDRE \DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(grey_frame_ptr_out[1]),
        .Q(\DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[2]_0 [1]),
        .R(scndry_reset2));
  FDRE \DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_1_n_0 ),
        .Q(\DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[2]_0 [2]),
        .R(scndry_reset2));
  FDSE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(mstr_reverse_order),
        .Q(mstr_reverse_order_d1),
        .S(scndry_reset2));
  FDSE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_d2_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(mstr_reverse_order_d1),
        .Q(mstr_reverse_order_d2),
        .S(scndry_reset2));
  LUT6 #(
    .INIT(64'hFFFFAA69FFFFFFFF)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_i_1 
       (.I0(mstr_reverse_order),
        .I1(Q[1]),
        .I2(num_fstore_minus1),
        .I3(\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_i_2_n_0 ),
        .I4(s2mm_dmasr),
        .I5(out),
        .O(\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_i_2 
       (.I0(s2mm_dmacr[0]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(valid_frame_sync_d2),
        .O(\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_i_1_n_0 ),
        .Q(mstr_reverse_order),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(valid_frame_sync_d2),
        .Q(s2mm_valid_frame_sync),
        .R(scndry_reset2));
  LUT3 #(
    .INIT(8'h80)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[0]_i_1 
       (.I0(dm_binary_frame_ptr[0]),
        .I1(num_fstore_minus1),
        .I2(out),
        .O(\DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hD2000000)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[1]_i_1 
       (.I0(dm_mstr_reverse_order_d1),
        .I1(dm_binary_frame_ptr[0]),
        .I2(dm_binary_frame_ptr[1]),
        .I3(num_fstore_minus1),
        .I4(out),
        .O(\DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[2]_i_1 
       (.I0(dm_binary_frame_ptr[1]),
        .I1(dm_binary_frame_ptr[0]),
        .I2(dm_mstr_reverse_order_d1),
        .I3(num_fstore_minus1),
        .I4(out),
        .O(\DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[2]_i_1_n_0 ));
  FDRE \DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[0]_i_1_n_0 ),
        .Q(slv_frame_ref_out[0]),
        .R(1'b0));
  FDRE \DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[1]_i_1_n_0 ),
        .Q(slv_frame_ref_out[1]),
        .R(1'b0));
  FDRE \DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[2]_i_1_n_0 ),
        .Q(slv_frame_ref_out[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA0FCCCCAA0FAA0F)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[0]_i_1 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4] [0]),
        .I1(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [0]),
        .I2(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[0]_i_2_n_0 ),
        .I3(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 ),
        .I4(s2mm_dmacr[0]),
        .I5(valid_frame_sync_d2),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0000FF7FFF7F0070)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[0]_i_2 
       (.I0(s2mm_dmacr[1]),
        .I1(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[0]_i_3_n_0 ),
        .I2(valid_frame_sync_d2),
        .I3(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1] ),
        .I4(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_2 [0]),
        .I5(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_6_n_0 ),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[0]_i_3 
       (.I0(slv_frame_ref_out[1]),
        .I1(slv_frame_ref_out[0]),
        .I2(slv_frame_ref_out[2]),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA0FCCCCAA0FAA0F)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_1 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4] [1]),
        .I1(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [1]),
        .I2(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_2_n_0 ),
        .I3(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 ),
        .I4(s2mm_dmacr[0]),
        .I5(valid_frame_sync_d2),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hEEEEEEEEEBEBFFEB)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_2 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[2]_i_3_n_0 ),
        .I1(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_2 [1]),
        .I2(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_2 [0]),
        .I3(valid_frame_sync_d2),
        .I4(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1] ),
        .I5(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_6_n_0 ),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA0FCCCCAA0FAA0F)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[2]_i_1 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4] [2]),
        .I1(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [2]),
        .I2(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[2]_i_2_n_0 ),
        .I3(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 ),
        .I4(s2mm_dmacr[0]),
        .I5(valid_frame_sync_d2),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hEEBBEABF)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[2]_i_2 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[2]_i_3_n_0 ),
        .I1(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_2 [1]),
        .I2(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_2 [0]),
        .I3(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_2 [2]),
        .I4(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_6_n_0 ),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAABAAAAAAAA)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[2]_i_3 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_2_0 ),
        .I1(slv_frame_ref_out[2]),
        .I2(slv_frame_ref_out[0]),
        .I3(slv_frame_ref_out[1]),
        .I4(num_fstore_minus1),
        .I5(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_7_n_0 ),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA0FCCCCAA0FAA0F)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[3]_i_1 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4] [3]),
        .I1(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [3]),
        .I2(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[3]_i_2_n_0 ),
        .I3(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 ),
        .I4(s2mm_dmacr[0]),
        .I5(valid_frame_sync_d2),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hC3339333)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[3]_i_2 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_6_n_0 ),
        .I1(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_2 [3]),
        .I2(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_2 [2]),
        .I3(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_2 [1]),
        .I4(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_2 [0]),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA0FCCCCAA0FAA0F)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_3 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4] [4]),
        .I1(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [4]),
        .I2(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_4_n_0 ),
        .I3(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 ),
        .I4(s2mm_dmacr[0]),
        .I5(valid_frame_sync_d2),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hEB11111111BBBBBB)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_4 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_6_n_0 ),
        .I1(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_2 [4]),
        .I2(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_2 [0]),
        .I3(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_2 [1]),
        .I4(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_2 [2]),
        .I5(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_2 [3]),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hA8A8AAA8)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_6 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_7_n_0 ),
        .I1(slv_frame_ref_out[2]),
        .I2(slv_frame_ref_out[0]),
        .I3(slv_frame_ref_out[1]),
        .I4(num_fstore_minus1),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0080800080000002)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_7 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_8_n_0 ),
        .I1(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_2 [4]),
        .I2(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_2 [3]),
        .I3(slv_frame_ref_out[2]),
        .I4(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_9_n_0 ),
        .I5(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_2 [2]),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0690000000000000)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_8 
       (.I0(slv_frame_ref_out[1]),
        .I1(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_2 [1]),
        .I2(slv_frame_ref_out[0]),
        .I3(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_2 [0]),
        .I4(valid_frame_sync_d2),
        .I5(s2mm_dmacr[1]),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_9 
       (.I0(slv_frame_ref_out[0]),
        .I1(slv_frame_ref_out[1]),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_9_n_0 ));
endmodule

(* ORIG_REF_NAME = "axi_vdma_genlock_mux" *) 
module axi_vdma_0_axi_vdma_genlock_mux
   (data2,
    D,
    scndry_reset2,
    \frame_ptr_out_reg[2]_0 ,
    m_axi_s2mm_aclk);
  output data2;
  output [1:0]D;
  input scndry_reset2;
  input [2:0]\frame_ptr_out_reg[2]_0 ;
  input m_axi_s2mm_aclk;

  wire [1:0]D;
  wire data2;
  wire [2:0]\frame_ptr_out_reg[2]_0 ;
  wire \frame_ptr_out_reg_n_0_[2] ;
  wire [1:0]grey_frame_ptr;
  wire m_axi_s2mm_aclk;
  wire scndry_reset2;

  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.dm_binary_frame_ptr[0]_i_1 
       (.I0(grey_frame_ptr[0]),
        .I1(grey_frame_ptr[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.dm_binary_frame_ptr[1]_i_1 
       (.I0(grey_frame_ptr[1]),
        .O(D[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.dm_mstr_reverse_order_d1_i_1 
       (.I0(\frame_ptr_out_reg_n_0_[2] ),
        .O(data2));
  FDRE \frame_ptr_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\frame_ptr_out_reg[2]_0 [0]),
        .Q(grey_frame_ptr[0]),
        .R(scndry_reset2));
  FDRE \frame_ptr_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\frame_ptr_out_reg[2]_0 [1]),
        .Q(grey_frame_ptr[1]),
        .R(scndry_reset2));
  FDRE \frame_ptr_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\frame_ptr_out_reg[2]_0 [2]),
        .Q(\frame_ptr_out_reg_n_0_[2] ),
        .R(scndry_reset2));
endmodule

(* ORIG_REF_NAME = "axi_vdma_genlock_mux" *) 
module axi_vdma_0_axi_vdma_genlock_mux_66
   (data2,
    D,
    prmry_reset2,
    \frame_ptr_out_reg[2]_0 ,
    m_axi_mm2s_aclk);
  output data2;
  output [1:0]D;
  input prmry_reset2;
  input [2:0]\frame_ptr_out_reg[2]_0 ;
  input m_axi_mm2s_aclk;

  wire [1:0]D;
  wire data2;
  wire [2:0]\frame_ptr_out_reg[2]_0 ;
  wire \frame_ptr_out_reg_n_0_[2] ;
  wire [1:0]grey_frame_ptr;
  wire m_axi_mm2s_aclk;
  wire prmry_reset2;

  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.ds_binary_frame_ptr[0]_i_1 
       (.I0(grey_frame_ptr[0]),
        .I1(grey_frame_ptr[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.ds_binary_frame_ptr[1]_i_1 
       (.I0(grey_frame_ptr[1]),
        .O(D[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.ds_mstr_reverse_order_d1_i_1 
       (.I0(\frame_ptr_out_reg_n_0_[2] ),
        .O(data2));
  FDRE \frame_ptr_out_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\frame_ptr_out_reg[2]_0 [0]),
        .Q(grey_frame_ptr[0]),
        .R(prmry_reset2));
  FDRE \frame_ptr_out_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\frame_ptr_out_reg[2]_0 [1]),
        .Q(grey_frame_ptr[1]),
        .R(prmry_reset2));
  FDRE \frame_ptr_out_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\frame_ptr_out_reg[2]_0 [2]),
        .Q(\frame_ptr_out_reg_n_0_[2] ),
        .R(prmry_reset2));
endmodule

(* ORIG_REF_NAME = "axi_vdma_greycoder" *) 
module axi_vdma_0_axi_vdma_greycoder__parameterized0
   (D,
    Q);
  output [1:0]D;
  input [2:0]Q;

  wire [1:0]D;
  wire [2:0]Q;

  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out[0]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "axi_vdma_greycoder" *) 
module axi_vdma_0_axi_vdma_greycoder__parameterized0_67
   (D,
    Q);
  output [1:0]D;
  input [2:0]Q;

  wire [1:0]D;
  wire [2:0]Q;

  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[0]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "axi_vdma_intrpt" *) 
module axi_vdma_0_axi_vdma_intrpt
   (ch1_dly_irq_set,
    ch2_dly_irq_set,
    ch1_delay_cnt_en,
    mm2s_ioc_irq_set,
    ch2_delay_cnt_en,
    s2mm_ioc_irq_set,
    Q,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 ,
    prmry_resetn_i_reg,
    prmry_resetn_i_reg_0,
    SR,
    m_axi_mm2s_aclk,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ,
    m_axi_s2mm_aclk,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ,
    mm2s_irqdelay_wren,
    mm2s_packet_sof,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 ,
    ch1_thresh_count1,
    out,
    mm2s_tstvect_fsync,
    ch1_delay_zero,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0 ,
    s2mm_irqdelay_wren,
    s2mm_packet_sof,
    s2mm_dmacr,
    ch2_thresh_count1,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg_0 ,
    s2mm_tstvect_fsync,
    ch2_delay_zero,
    mask_fsync_out_i0,
    mask_fsync_out_i,
    mask_fsync_out_i0_0,
    mask_fsync_out_i_1,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 ,
    E,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 );
  output ch1_dly_irq_set;
  output ch2_dly_irq_set;
  output ch1_delay_cnt_en;
  output mm2s_ioc_irq_set;
  output ch2_delay_cnt_en;
  output s2mm_ioc_irq_set;
  output [7:0]Q;
  output [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 ;
  output [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 ;
  output [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 ;
  output prmry_resetn_i_reg;
  output prmry_resetn_i_reg_0;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ;
  input m_axi_s2mm_aclk;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ;
  input mm2s_irqdelay_wren;
  input mm2s_packet_sof;
  input [15:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 ;
  input ch1_thresh_count1;
  input out;
  input mm2s_tstvect_fsync;
  input ch1_delay_zero;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0 ;
  input s2mm_irqdelay_wren;
  input s2mm_packet_sof;
  input [15:0]s2mm_dmacr;
  input ch2_thresh_count1;
  input \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg_0 ;
  input s2mm_tstvect_fsync;
  input ch2_delay_zero;
  input mask_fsync_out_i0;
  input mask_fsync_out_i;
  input mask_fsync_out_i0_0;
  input mask_fsync_out_i_1;
  input [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 ;
  input [0:0]E;
  input [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0 ;
  input [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 ;

  wire [0:0]E;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ;
  wire [15:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_4_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 ;
  wire [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0 ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_4_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0 ;
  wire [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_3_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_4_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[0]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[1]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[2]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[3]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_3_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_4_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0 ;
  wire [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 ;
  wire [6:0]L;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ch1_delay_cnt_en;
  wire ch1_delay_count0;
  wire ch1_delay_zero;
  wire [6:0]ch1_dly_fast_cnt;
  wire ch1_dly_fast_incr;
  wire ch1_dly_irq_set;
  wire ch1_thresh_count1;
  wire ch2_delay_cnt_en;
  wire ch2_delay_count0;
  wire ch2_delay_zero;
  wire [6:0]ch2_dly_fast_cnt;
  wire ch2_dly_fast_incr;
  wire ch2_dly_irq_set;
  wire ch2_thresh_count1;
  wire m_axi_mm2s_aclk;
  wire m_axi_s2mm_aclk;
  wire mask_fsync_out_i;
  wire mask_fsync_out_i0;
  wire mask_fsync_out_i0_0;
  wire mask_fsync_out_i_1;
  wire mm2s_ioc_irq_set;
  wire mm2s_irqdelay_wren;
  wire mm2s_packet_sof;
  wire mm2s_tstvect_fsync;
  wire out;
  wire [7:0]p_2_in;
  wire [7:0]plusOp;
  wire [7:0]plusOp__0;
  wire prmry_resetn_i_reg;
  wire prmry_resetn_i_reg_0;
  wire [15:0]s2mm_dmacr;
  wire s2mm_ioc_irq_set;
  wire s2mm_irqdelay_wren;
  wire s2mm_packet_sof;
  wire s2mm_tstvect_fsync;

  LUT4 #(
    .INIT(16'h08C8)) 
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_1 
       (.I0(mask_fsync_out_i0),
        .I1(out),
        .I2(mask_fsync_out_i),
        .I3(mm2s_ioc_irq_set),
        .O(prmry_resetn_i_reg));
  LUT4 #(
    .INIT(16'h08C8)) 
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_1__0 
       (.I0(mask_fsync_out_i0_0),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg_0 ),
        .I2(mask_fsync_out_i_1),
        .I3(s2mm_ioc_irq_set),
        .O(prmry_resetn_i_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1 
       (.I0(L[1]),
        .I1(L[0]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch1_dly_fast_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h98)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1 
       (.I0(L[0]),
        .I1(L[1]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch1_dly_fast_cnt[1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2 
       (.I0(L[5]),
        .I1(L[3]),
        .I2(L[2]),
        .I3(L[4]),
        .I4(L[6]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1 
       (.I0(L[2]),
        .I1(L[0]),
        .I2(L[1]),
        .O(ch1_dly_fast_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1 
       (.I0(L[0]),
        .I1(L[1]),
        .I2(L[2]),
        .I3(L[3]),
        .O(ch1_dly_fast_cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1 
       (.I0(L[0]),
        .I1(L[1]),
        .I2(L[3]),
        .I3(L[2]),
        .I4(L[4]),
        .O(ch1_dly_fast_cnt[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1 
       (.I0(L[0]),
        .I1(L[1]),
        .I2(L[4]),
        .I3(L[2]),
        .I4(L[3]),
        .I5(L[5]),
        .O(ch1_dly_fast_cnt[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0 ),
        .I1(L[5]),
        .I2(L[3]),
        .I3(L[2]),
        .I4(L[4]),
        .I5(L[6]),
        .O(ch1_dly_fast_cnt[6]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4 
       (.I0(L[0]),
        .I1(L[1]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[0]),
        .Q(L[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[1]),
        .Q(L[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[2]),
        .Q(L[2]),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[3]),
        .Q(L[3]),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[4]),
        .Q(L[4]),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[5]),
        .Q(L[5]),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[6]),
        .Q(L[6]),
        .S(SR));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1 
       (.I0(L[6]),
        .I1(L[4]),
        .I2(L[2]),
        .I3(L[3]),
        .I4(L[5]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0 ),
        .O(ch1_dly_fast_incr));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_incr),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ),
        .Q(ch1_delay_cnt_en),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[5]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0 ),
        .I1(Q[6]),
        .O(plusOp[6]));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ),
        .I2(ch1_delay_cnt_en),
        .I3(mm2s_irqdelay_wren),
        .I4(mm2s_packet_sof),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2 
       (.I0(Q[6]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0 ),
        .I2(Q[7]),
        .O(plusOp[7]));
  LUT6 #(
    .INIT(64'h0000000090090000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3 
       (.I0(Q[7]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 [15]),
        .I2(Q[6]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 [14]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0 ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[0]),
        .Q(Q[0]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[1]),
        .Q(Q[1]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[2]),
        .Q(Q[2]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[3]),
        .Q(Q[3]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[4]),
        .Q(Q[4]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[5]),
        .Q(Q[5]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[6]),
        .Q(Q[6]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[7]),
        .Q(Q[7]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1 
       (.I0(ch1_delay_zero),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0 ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0 ),
        .O(ch1_delay_count0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3 
       (.I0(Q[7]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 [15]),
        .I2(Q[6]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 [14]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0 ),
        .I1(Q[1]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 [9]),
        .I3(Q[0]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 [8]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7_n_0 ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6 
       (.I0(Q[4]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 [12]),
        .I2(Q[3]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 [11]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7 
       (.I0(Q[5]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 [13]),
        .I2(Q[2]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 [10]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_delay_count0),
        .Q(ch1_dly_irq_set),
        .R(SR));
  LUT5 #(
    .INIT(32'h40000000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1 
       (.I0(ch1_thresh_count1),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3_n_0 ),
        .I2(out),
        .I3(mm2s_tstvect_fsync),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_4_n_0 ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_4 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [7]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0 ),
        .Q(mm2s_ioc_irq_set),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8B)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[0]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 [0]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .O(p_2_in[0]));
  LUT4 #(
    .INIT(16'hF099)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[1]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 [1]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .O(p_2_in[1]));
  LUT5 #(
    .INIT(32'hFF00A9A9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[2]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 [2]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .O(p_2_in[2]));
  LUT6 #(
    .INIT(64'hFFFF0000AAA9AAA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[3]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 [3]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .O(p_2_in[3]));
  LUT4 #(
    .INIT(16'hF099)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[4]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 [4]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .O(p_2_in[4]));
  LUT5 #(
    .INIT(32'hFF00A9A9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[5]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 [5]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .O(p_2_in[5]));
  LUT6 #(
    .INIT(64'hFFFF0000AAA9AAA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0 ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 [6]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .O(p_2_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF00A9A9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_3 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [7]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 [7]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .O(p_2_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000002)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3_n_0 ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [7]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .I5(ch1_thresh_count1),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[0]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .S(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[1]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[2]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[3]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[4]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[5]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[6]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[7]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [7]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[0]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch2_dly_fast_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h98)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch2_dly_fast_cnt[1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6] ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[2]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .O(ch2_dly_fast_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[3]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .O(ch2_dly_fast_cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .O(ch2_dly_fast_cnt[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[5]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ),
        .O(ch2_dly_fast_cnt[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6] ),
        .O(ch2_dly_fast_cnt[6]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[0]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[1]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[2]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .S(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[3]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .S(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[4]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .S(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[5]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ),
        .S(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[6]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6] ),
        .S(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0 ),
        .O(ch2_dly_fast_incr));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_incr),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ),
        .Q(ch2_delay_cnt_en),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[0]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[1]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[2]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[3]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[4]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[5]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [4]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [5]),
        .O(plusOp__0[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[6]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_4_n_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [6]),
        .O(plusOp__0[6]));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0 ),
        .I2(ch2_delay_cnt_en),
        .I3(s2mm_irqdelay_wren),
        .I4(s2mm_packet_sof),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [6]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_4_n_0 ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [7]),
        .O(plusOp__0[7]));
  LUT6 #(
    .INIT(64'h0000000090090000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [7]),
        .I1(s2mm_dmacr[15]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [6]),
        .I3(s2mm_dmacr[14]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_4 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [4]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [5]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp__0[0]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp__0[1]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp__0[2]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp__0[3]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp__0[4]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [4]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp__0[5]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [5]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp__0[6]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [6]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp__0[7]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [7]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_1 
       (.I0(ch2_delay_zero),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0 ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0 ),
        .O(ch2_delay_count0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [7]),
        .I1(s2mm_dmacr[15]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [6]),
        .I3(s2mm_dmacr[14]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6_n_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I2(s2mm_dmacr[9]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I4(s2mm_dmacr[8]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7_n_0 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [4]),
        .I1(s2mm_dmacr[12]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .I3(s2mm_dmacr[11]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [5]),
        .I1(s2mm_dmacr[13]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .I3(s2mm_dmacr[10]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_delay_count0),
        .Q(ch2_dly_irq_set),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1 
       (.I0(ch2_thresh_count1),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_3_n_0 ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg_0 ),
        .I3(s2mm_tstvect_fsync),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_4_n_0 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_3 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [3]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_4 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [7]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [6]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [5]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [4]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1_n_0 ),
        .Q(s2mm_ioc_irq_set),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8B)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[0]_i_1 
       (.I0(s2mm_dmacr[0]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF099)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[1]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I2(s2mm_dmacr[1]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00A9A9)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[2]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .I3(s2mm_dmacr[2]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000AAA9AAA9)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[3]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [3]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .I4(s2mm_dmacr[3]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF099)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_2_n_0 ),
        .I2(s2mm_dmacr[4]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00A9A9)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [5]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_2_n_0 ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [4]),
        .I3(s2mm_dmacr[5]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000AAA9AAA9)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [6]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [4]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_2_n_0 ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [5]),
        .I4(s2mm_dmacr[6]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [3]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF00A9A9)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_3 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [7]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [6]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_4_n_0 ),
        .I3(s2mm_dmacr[7]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_4 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [3]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [5]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000002)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_3_n_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [7]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [6]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [5]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [4]),
        .I5(ch2_thresh_count1),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[0]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .S(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[1]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[2]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[3]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [3]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [4]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [5]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [6]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_3_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [7]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "axi_vdma_lite_if" *) 
module axi_vdma_0_axi_vdma_lite_if
   (s_axi_lite_rdata,
    D,
    out,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[7]_0 ,
    s_axi_lite_awready,
    s_axi_lite_wready,
    s_axi_lite_arready,
    s_axi_lite_bvalid,
    s_axi_lite_rvalid,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]_0 ,
    mm2s_axi2ip_wrce,
    \dmacr_i_reg[2] ,
    in0,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ,
    irqdelay_wren_i0,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_0 ,
    irqthresh_wren_i0,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[0]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]_0 ,
    s2mm_axi2ip_wrce,
    SR,
    s_axi_lite_aclk,
    prmry_reset2,
    m_axi_mm2s_aclk,
    prmry_reset2_0,
    m_axi_s2mm_aclk,
    s_axi_lite_wvalid,
    s_axi_lite_awvalid,
    s_axi_lite_arvalid,
    s_axi_lite_resetn,
    s_axi_lite_bready,
    s_axi_lite_rready,
    mm2s_prmry_resetn,
    mm2s_soft_reset,
    stop,
    mm2s_dmacr,
    mm2s_ioc_irq_set,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 ,
    mm2s_dmasr,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_1 ,
    ioc_irq_reg,
    dly_irq_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_3 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 ,
    ch1_irqdelay_status,
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ,
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ,
    s2mm_dmacr,
    \dmacr_i_reg[0] ,
    s2mm_ioc_irq_set,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_2 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_3 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_4 ,
    s2mm_dmasr,
    s2mm_prmry_resetn,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_2 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 ,
    ip2axi_rddata_int_inferred_i_63__0_0,
    ioc_irq_reg_0,
    lsize_err_reg,
    ip2axi_rddata_int_inferred_i_77__0_0,
    ip2axi_rddata_int_inferred_i_79__0_0,
    ip2axi_rddata_int_inferred_i_83__0_0,
    ch1_dly_irq_set,
    lsize_mismatch_err,
    ch2_dly_irq_set,
    dly_irq_reg_0,
    lsize_more_mismatch_err,
    lsize_more_err_reg,
    s_axi_lite_araddr,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 ,
    s_axi_lite_wdata,
    s_axi_lite_awaddr,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 );
  output [31:0]s_axi_lite_rdata;
  output [31:0]D;
  output [1:0]out;
  output [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31]_0 ;
  output [2:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[7]_0 ;
  output s_axi_lite_awready;
  output s_axi_lite_wready;
  output s_axi_lite_arready;
  output s_axi_lite_bvalid;
  output s_axi_lite_rvalid;
  output [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]_0 ;
  output [8:0]mm2s_axi2ip_wrce;
  output \dmacr_i_reg[2] ;
  output [23:0]in0;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ;
  output irqdelay_wren_i0;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_0 ;
  output irqthresh_wren_i0;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[0]_0 ;
  output [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0 ;
  output [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_1 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]_0 ;
  output [7:0]s2mm_axi2ip_wrce;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input prmry_reset2;
  input m_axi_mm2s_aclk;
  input prmry_reset2_0;
  input m_axi_s2mm_aclk;
  input s_axi_lite_wvalid;
  input s_axi_lite_awvalid;
  input s_axi_lite_arvalid;
  input s_axi_lite_resetn;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input mm2s_prmry_resetn;
  input mm2s_soft_reset;
  input stop;
  input [17:0]mm2s_dmacr;
  input mm2s_ioc_irq_set;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]_0 ;
  input [23:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ;
  input [17:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 ;
  input [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ;
  input [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ;
  input [23:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 ;
  input mm2s_dmasr;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1 ;
  input [4:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_1 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_1 ;
  input ioc_irq_reg;
  input dly_irq_reg;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_3 ;
  input [7:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 ;
  input [7:0]ch1_irqdelay_status;
  input \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ;
  input \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ;
  input [2:0]s2mm_dmacr;
  input \dmacr_i_reg[0] ;
  input s2mm_ioc_irq_set;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]_0 ;
  input [9:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 ;
  input [9:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 ;
  input [3:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13]_0 ;
  input [23:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_2 ;
  input [7:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_3 ;
  input [4:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 ;
  input [7:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_4 ;
  input [0:0]s2mm_dmasr;
  input s2mm_prmry_resetn;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2]_1 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_1 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_2 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]_1 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9]_1 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10]_1 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_1 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 ;
  input [3:0]ip2axi_rddata_int_inferred_i_63__0_0;
  input ioc_irq_reg_0;
  input lsize_err_reg;
  input ip2axi_rddata_int_inferred_i_77__0_0;
  input ip2axi_rddata_int_inferred_i_79__0_0;
  input ip2axi_rddata_int_inferred_i_83__0_0;
  input ch1_dly_irq_set;
  input lsize_mismatch_err;
  input ch2_dly_irq_set;
  input dly_irq_reg_0;
  input lsize_more_mismatch_err;
  input lsize_more_err_reg;
  input [5:0]s_axi_lite_araddr;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 ;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 ;
  input [31:0]s_axi_lite_wdata;
  input [5:0]s_axi_lite_awaddr;
  input [4:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 ;
  input [4:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0 ;
  input [4:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 ;
  input [4:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 ;

  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0 ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_1 ;
  wire [4:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0 ;
  wire [4:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 ;
  wire [4:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 ;
  wire [4:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]_0 ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ;
  wire [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ;
  wire [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 ;
  wire [4:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_3 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ;
  wire [7:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 ;
  wire [23:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ;
  wire [17:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 ;
  wire [23:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[0]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]_0 ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_1 ;
  wire [4:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 ;
  wire [9:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 ;
  wire [9:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_2 ;
  wire [7:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_3 ;
  wire [7:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_4 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0 ;
  wire [23:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 ;
  wire [3:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_2 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9]_1 ;
  wire [0:0]SR;
  wire arvalid;
  wire [7:2]awaddr;
  wire awvalid;
  (* async_reg = "true" *) wire [7:2]axi2ip_rdaddr_captured_mm2s_cdc_tig;
  wire \axi2ip_rdaddr_captured_reg_n_0_[4] ;
  wire \axi2ip_rdaddr_captured_reg_n_0_[5] ;
  wire \axi2ip_rdaddr_captured_reg_n_0_[6] ;
  wire \axi2ip_rdaddr_captured_reg_n_0_[7] ;
  (* async_reg = "true" *) wire [7:2]axi2ip_rdaddr_captured_s2mm_cdc_tig;
  wire [7:2]axi2ip_wraddr_captured;
  (* async_reg = "true" *) wire [7:2]axi2ip_wraddr_captured_mm2s_cdc_tig;
  (* async_reg = "true" *) wire [7:2]axi2ip_wraddr_captured_s2mm_cdc_tig;
  wire bvalid_out_i_i_1_n_0;
  wire ch1_dly_irq_set;
  wire [7:0]ch1_irqdelay_status;
  wire ch2_dly_irq_set;
  wire dly_irq_reg;
  wire dly_irq_reg_0;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[2] ;
  wire [23:0]in0;
  wire ioc_irq_reg;
  wire ioc_irq_reg_0;
  wire [31:0]ip2axi_rddata_captured;
  (* async_reg = "true" *) wire [31:0]ip2axi_rddata_captured_d1;
  wire ip2axi_rddata_captured_inferred__0_i_33_n_0;
  wire ip2axi_rddata_captured_inferred__0_i_34_n_0;
  wire ip2axi_rddata_captured_inferred__0_i_35_n_0;
  wire ip2axi_rddata_captured_inferred__0_i_36_n_0;
  wire ip2axi_rddata_captured_inferred__0_i_37_n_0;
  wire ip2axi_rddata_captured_inferred__0_i_38_n_0;
  (* async_reg = "true" *) wire [31:0]ip2axi_rddata_captured_mm2s_cdc_tig;
  (* async_reg = "true" *) wire [31:0]ip2axi_rddata_captured_s2mm_cdc_tig;
  wire ip2axi_rddata_int_inferred_i_100_n_0;
  wire ip2axi_rddata_int_inferred_i_101_n_0;
  wire ip2axi_rddata_int_inferred_i_102_n_0;
  wire ip2axi_rddata_int_inferred_i_103_n_0;
  wire ip2axi_rddata_int_inferred_i_33__0_n_0;
  wire ip2axi_rddata_int_inferred_i_33_n_0;
  wire ip2axi_rddata_int_inferred_i_34_n_0;
  wire ip2axi_rddata_int_inferred_i_35__0_n_0;
  wire ip2axi_rddata_int_inferred_i_36_n_0;
  wire ip2axi_rddata_int_inferred_i_37_n_0;
  wire ip2axi_rddata_int_inferred_i_38_n_0;
  wire ip2axi_rddata_int_inferred_i_39_n_0;
  wire ip2axi_rddata_int_inferred_i_40_n_0;
  wire ip2axi_rddata_int_inferred_i_41_n_0;
  wire ip2axi_rddata_int_inferred_i_42_n_0;
  wire ip2axi_rddata_int_inferred_i_43_n_0;
  wire ip2axi_rddata_int_inferred_i_44_n_0;
  wire ip2axi_rddata_int_inferred_i_45_n_0;
  wire ip2axi_rddata_int_inferred_i_46_n_0;
  wire ip2axi_rddata_int_inferred_i_47_n_0;
  wire ip2axi_rddata_int_inferred_i_48_n_0;
  wire ip2axi_rddata_int_inferred_i_49_n_0;
  wire ip2axi_rddata_int_inferred_i_50_n_0;
  wire ip2axi_rddata_int_inferred_i_51__0_n_0;
  wire ip2axi_rddata_int_inferred_i_53__0_n_0;
  wire ip2axi_rddata_int_inferred_i_54__0_n_0;
  wire ip2axi_rddata_int_inferred_i_54_n_0;
  wire ip2axi_rddata_int_inferred_i_55__0_n_0;
  wire ip2axi_rddata_int_inferred_i_55_n_0;
  wire ip2axi_rddata_int_inferred_i_56_n_0;
  wire ip2axi_rddata_int_inferred_i_57__0_n_0;
  wire ip2axi_rddata_int_inferred_i_57_n_0;
  wire ip2axi_rddata_int_inferred_i_58__0_n_0;
  wire ip2axi_rddata_int_inferred_i_58_n_0;
  wire ip2axi_rddata_int_inferred_i_60__0_n_0;
  wire ip2axi_rddata_int_inferred_i_61__0_n_0;
  wire ip2axi_rddata_int_inferred_i_62__0_n_0;
  wire [3:0]ip2axi_rddata_int_inferred_i_63__0_0;
  wire ip2axi_rddata_int_inferred_i_63__0_n_0;
  wire ip2axi_rddata_int_inferred_i_65_n_0;
  wire ip2axi_rddata_int_inferred_i_67_n_0;
  wire ip2axi_rddata_int_inferred_i_69_n_0;
  wire ip2axi_rddata_int_inferred_i_70__0_n_0;
  wire ip2axi_rddata_int_inferred_i_71__0_n_0;
  wire ip2axi_rddata_int_inferred_i_72__0_n_0;
  wire ip2axi_rddata_int_inferred_i_74_n_0;
  wire ip2axi_rddata_int_inferred_i_75__0_n_0;
  wire ip2axi_rddata_int_inferred_i_76__0_n_0;
  wire ip2axi_rddata_int_inferred_i_77__0_0;
  wire ip2axi_rddata_int_inferred_i_77__0_n_0;
  wire ip2axi_rddata_int_inferred_i_77_n_0;
  wire ip2axi_rddata_int_inferred_i_78__0_n_0;
  wire ip2axi_rddata_int_inferred_i_79__0_0;
  wire ip2axi_rddata_int_inferred_i_79__0_n_0;
  wire ip2axi_rddata_int_inferred_i_80__0_n_0;
  wire ip2axi_rddata_int_inferred_i_81__0_n_0;
  wire ip2axi_rddata_int_inferred_i_82__0_n_0;
  wire ip2axi_rddata_int_inferred_i_83__0_0;
  wire ip2axi_rddata_int_inferred_i_83__0_n_0;
  wire ip2axi_rddata_int_inferred_i_84__0_n_0;
  wire ip2axi_rddata_int_inferred_i_86_n_0;
  wire ip2axi_rddata_int_inferred_i_90_n_0;
  wire ip2axi_rddata_int_inferred_i_91_n_0;
  wire ip2axi_rddata_int_inferred_i_93_n_0;
  wire ip2axi_rddata_int_inferred_i_95_n_0;
  wire ip2axi_rddata_int_inferred_i_97_n_0;
  wire ip2axi_rddata_int_inferred_i_98_n_0;
  wire ip2axi_rddata_int_inferred_i_99_n_0;
  wire irqdelay_wren_i0;
  wire irqthresh_wren_i0;
  wire lite_wr_addr_phase_finished_data_phase_started;
  wire lite_wr_addr_phase_finished_data_phase_started_i_1_n_0;
  wire lsize_err_reg;
  wire lsize_mismatch_err;
  wire lsize_more_err_reg;
  wire lsize_more_mismatch_err;
  wire m_axi_mm2s_aclk;
  wire m_axi_s2mm_aclk;
  wire [8:0]mm2s_axi2ip_wrce;
  (* async_reg = "true" *) wire [31:0]mm2s_axi2ip_wrdata_cdc_tig;
  wire [17:0]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_ioc_irq_set;
  wire [31:0]mm2s_ip2axi_rddata_d1;
  wire mm2s_prmry_resetn;
  wire mm2s_soft_reset;
  wire [5:0]p_1_in;
  wire prepare_wrce;
  wire prepare_wrce_d1;
  wire prepare_wrce_pulse_lite;
  wire prepare_wrce_pulse_lite_d6;
  wire prmry_reset2;
  wire prmry_reset2_0;
  wire read_has_started_i;
  wire read_has_started_i_i_1_n_0;
  wire [7:0]s2mm_axi2ip_wrce;
  (* async_reg = "true" *) wire [31:0]s2mm_axi2ip_wrdata_cdc_tig;
  wire [2:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire s2mm_ioc_irq_set;
  wire [31:0]s2mm_ip2axi_rddata_d1;
  wire s2mm_prmry_resetn;
  wire s_axi_lite_aclk;
  wire [5:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [5:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire s_axi_lite_resetn;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire sig_arvalid_arrived_d1;
  wire sig_arvalid_arrived_d1_i_1_n_0;
  wire sig_arvalid_arrived_d4;
  wire sig_arvalid_detected__0;
  wire sig_awvalid_arrived_d1;
  wire sig_awvalid_arrived_d1_i_1_n_0;
  wire sig_awvalid_detected__0;
  wire [3:2]sig_axi2ip_lite_rdaddr;
  wire stop;
  wire [31:0]wdata;
  wire write_has_started;
  wire write_has_started_i_1_n_0;
  wire wvalid;

  assign D[31:0] = mm2s_axi2ip_wrdata_cdc_tig;
  assign \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[7]_0 [2] = axi2ip_rdaddr_captured_s2mm_cdc_tig[7];
  assign \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[7]_0 [1:0] = axi2ip_rdaddr_captured_s2mm_cdc_tig[3:2];
  assign \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31]_0 [31:0] = s2mm_axi2ip_wrdata_cdc_tig;
  assign out[1:0] = axi2ip_rdaddr_captured_mm2s_cdc_tig[3:2];
  assign s_axi_lite_rdata[31:0] = ip2axi_rddata_captured_d1;
  axi_vdma_0_cdc_sync__parameterized1_69 \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I 
       (.D({mm2s_axi2ip_wrdata_cdc_tig[23:16],mm2s_axi2ip_wrdata_cdc_tig[13:12],mm2s_axi2ip_wrdata_cdc_tig[0]}),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]_0 ),
        .SR(SR),
        .ch1_dly_irq_set(ch1_dly_irq_set),
        .dly_irq_reg(dly_irq_reg),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .ioc_irq_reg(ioc_irq_reg),
        .lite_wr_addr_phase_finished_data_phase_started(lite_wr_addr_phase_finished_data_phase_started),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce),
        .mm2s_dmacr(mm2s_dmacr[1:0]),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .mm2s_soft_reset(mm2s_soft_reset),
        .out(axi2ip_wraddr_captured_mm2s_cdc_tig),
        .prepare_wrce_d1(prepare_wrce_d1),
        .prmry_reset2(prmry_reset2),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .stop(stop),
        .wvalid(wvalid));
  axi_vdma_0_cdc_sync__parameterized1_70 \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I 
       (.\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg (\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ({s2mm_axi2ip_wrdata_cdc_tig[23:15],s2mm_axi2ip_wrdata_cdc_tig[13:12],s2mm_axi2ip_wrdata_cdc_tig[8],s2mm_axi2ip_wrdata_cdc_tig[0]}),
        .\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg (\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_1 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[0] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[0]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]_0 ),
        .SR(SR),
        .ch2_dly_irq_set(ch2_dly_irq_set),
        .dly_irq_reg(dly_irq_reg_0),
        .\dmacr_i_reg[0] (\dmacr_i_reg[0] ),
        .ioc_irq_reg(ioc_irq_reg_0),
        .irqdelay_wren_i0(irqdelay_wren_i0),
        .irqthresh_wren_i0(irqthresh_wren_i0),
        .lite_wr_addr_phase_finished_data_phase_started(lite_wr_addr_phase_finished_data_phase_started),
        .lsize_err_reg(lsize_err_reg),
        .lsize_mismatch_err(lsize_mismatch_err),
        .lsize_more_err_reg(lsize_more_err_reg),
        .lsize_more_mismatch_err(lsize_more_mismatch_err),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(axi2ip_wraddr_captured_s2mm_cdc_tig),
        .prepare_wrce_d1(prepare_wrce_d1),
        .prmry_reset2_0(prmry_reset2_0),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce),
        .s2mm_dmacr({s2mm_dmacr[2],s2mm_dmacr[0]}),
        .s2mm_ioc_irq_set(s2mm_ioc_irq_set),
        .s2mm_prmry_resetn(s2mm_prmry_resetn),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .wvalid(wvalid));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.arready_out_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_arvalid_arrived_d4),
        .Q(s_axi_lite_arready),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_axi2ip_lite_rdaddr[2]),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_axi2ip_lite_rdaddr[3]),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_axi2ip_lite_rdaddr[2]),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_axi2ip_lite_rdaddr[3]),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[2]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[3]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[4]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[5]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[6]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[7]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[2]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[3]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[4]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[5]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[6]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[7]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[0]),
        .Q(ip2axi_rddata_captured_d1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[10]),
        .Q(ip2axi_rddata_captured_d1[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[11]),
        .Q(ip2axi_rddata_captured_d1[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[12]),
        .Q(ip2axi_rddata_captured_d1[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[13]),
        .Q(ip2axi_rddata_captured_d1[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[14]),
        .Q(ip2axi_rddata_captured_d1[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[15]),
        .Q(ip2axi_rddata_captured_d1[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[16]),
        .Q(ip2axi_rddata_captured_d1[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[17]),
        .Q(ip2axi_rddata_captured_d1[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[18]),
        .Q(ip2axi_rddata_captured_d1[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[19]),
        .Q(ip2axi_rddata_captured_d1[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[1]),
        .Q(ip2axi_rddata_captured_d1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[20]),
        .Q(ip2axi_rddata_captured_d1[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[21]),
        .Q(ip2axi_rddata_captured_d1[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[22]),
        .Q(ip2axi_rddata_captured_d1[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[23]),
        .Q(ip2axi_rddata_captured_d1[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[24]),
        .Q(ip2axi_rddata_captured_d1[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[25]),
        .Q(ip2axi_rddata_captured_d1[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[26]),
        .Q(ip2axi_rddata_captured_d1[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[27]),
        .Q(ip2axi_rddata_captured_d1[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[28]),
        .Q(ip2axi_rddata_captured_d1[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[29]),
        .Q(ip2axi_rddata_captured_d1[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[2]),
        .Q(ip2axi_rddata_captured_d1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[30]),
        .Q(ip2axi_rddata_captured_d1[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[31]),
        .Q(ip2axi_rddata_captured_d1[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[3]),
        .Q(ip2axi_rddata_captured_d1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[4]),
        .Q(ip2axi_rddata_captured_d1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[5]),
        .Q(ip2axi_rddata_captured_d1[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[6]),
        .Q(ip2axi_rddata_captured_d1[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[7]),
        .Q(ip2axi_rddata_captured_d1[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[8]),
        .Q(ip2axi_rddata_captured_d1[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[9]),
        .Q(ip2axi_rddata_captured_d1[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[0]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[10]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[11]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[12]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[13]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[14]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[15]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[16]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[17]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[18]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[19]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[1]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[20]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[21]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[22]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[23]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[24]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[25]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[26]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[27]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[28]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[29]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[2]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[30]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[31]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[3]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[4]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[5]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[6]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[7]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[8]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[9]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[0]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[10]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[11]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[12]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[13]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[14]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[15]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[16]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[17]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[18]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[19]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[1]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[20]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[21]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[22]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[23]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[24]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[25]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[26]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[27]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[28]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[29]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[2]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[30]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[31]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[3]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[4]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[5]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[6]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[7]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[8]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[9]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[0]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[10]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[11]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[12]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[13]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[14]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[15]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[16]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[17]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[18]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[19]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[1]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[20]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[21]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[22]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[23]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[24]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[25]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[26]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[27]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[28]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[29]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[2]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[30]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[31]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[3]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[4]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[5]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[6]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[7]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[8]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[9]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [0]),
        .Q(mm2s_ip2axi_rddata_d1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [10]),
        .Q(mm2s_ip2axi_rddata_d1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [11]),
        .Q(mm2s_ip2axi_rddata_d1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [12]),
        .Q(mm2s_ip2axi_rddata_d1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [13]),
        .Q(mm2s_ip2axi_rddata_d1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [14]),
        .Q(mm2s_ip2axi_rddata_d1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [15]),
        .Q(mm2s_ip2axi_rddata_d1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [16]),
        .Q(mm2s_ip2axi_rddata_d1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [17]),
        .Q(mm2s_ip2axi_rddata_d1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [18]),
        .Q(mm2s_ip2axi_rddata_d1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [19]),
        .Q(mm2s_ip2axi_rddata_d1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [1]),
        .Q(mm2s_ip2axi_rddata_d1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [20]),
        .Q(mm2s_ip2axi_rddata_d1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [21]),
        .Q(mm2s_ip2axi_rddata_d1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [22]),
        .Q(mm2s_ip2axi_rddata_d1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [23]),
        .Q(mm2s_ip2axi_rddata_d1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [24]),
        .Q(mm2s_ip2axi_rddata_d1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [25]),
        .Q(mm2s_ip2axi_rddata_d1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [26]),
        .Q(mm2s_ip2axi_rddata_d1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [27]),
        .Q(mm2s_ip2axi_rddata_d1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [28]),
        .Q(mm2s_ip2axi_rddata_d1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [29]),
        .Q(mm2s_ip2axi_rddata_d1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [2]),
        .Q(mm2s_ip2axi_rddata_d1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [30]),
        .Q(mm2s_ip2axi_rddata_d1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [31]),
        .Q(mm2s_ip2axi_rddata_d1[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [3]),
        .Q(mm2s_ip2axi_rddata_d1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [4]),
        .Q(mm2s_ip2axi_rddata_d1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [5]),
        .Q(mm2s_ip2axi_rddata_d1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [6]),
        .Q(mm2s_ip2axi_rddata_d1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [7]),
        .Q(mm2s_ip2axi_rddata_d1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [8]),
        .Q(mm2s_ip2axi_rddata_d1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [9]),
        .Q(mm2s_ip2axi_rddata_d1[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_d1_i_1 
       (.I0(lite_wr_addr_phase_finished_data_phase_started),
        .I1(wvalid),
        .O(prepare_wrce));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prepare_wrce),
        .Q(prepare_wrce_d1),
        .R(SR));
  (* srl_name = "U0/\AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_lite_aclk),
        .D(prepare_wrce_pulse_lite),
        .Q(prepare_wrce_pulse_lite_d6));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6_i_1 
       (.I0(wvalid),
        .I1(lite_wr_addr_phase_finished_data_phase_started),
        .I2(prepare_wrce_d1),
        .O(prepare_wrce_pulse_lite));
  LUT4 #(
    .INIT(16'h0C88)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.rvalid_out_i_i_1 
       (.I0(s_axi_lite_arready),
        .I1(s_axi_lite_resetn),
        .I2(s_axi_lite_rready),
        .I3(s_axi_lite_rvalid),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.rvalid_out_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0 ),
        .Q(s_axi_lite_rvalid),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[0]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[10]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[11]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[12]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[13]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[14]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[15]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[16]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[17]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[18]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[19]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[1]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[20]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[21]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[22]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[23]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[24]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[25]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[26]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[27]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[28]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[29]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[2]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[30]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[31]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[3]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[4]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[5]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[6]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[7]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[8]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[9]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [0]),
        .Q(s2mm_ip2axi_rddata_d1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [10]),
        .Q(s2mm_ip2axi_rddata_d1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [11]),
        .Q(s2mm_ip2axi_rddata_d1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [12]),
        .Q(s2mm_ip2axi_rddata_d1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [13]),
        .Q(s2mm_ip2axi_rddata_d1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [14]),
        .Q(s2mm_ip2axi_rddata_d1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [15]),
        .Q(s2mm_ip2axi_rddata_d1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [16]),
        .Q(s2mm_ip2axi_rddata_d1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [17]),
        .Q(s2mm_ip2axi_rddata_d1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [18]),
        .Q(s2mm_ip2axi_rddata_d1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [19]),
        .Q(s2mm_ip2axi_rddata_d1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [1]),
        .Q(s2mm_ip2axi_rddata_d1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [20]),
        .Q(s2mm_ip2axi_rddata_d1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [21]),
        .Q(s2mm_ip2axi_rddata_d1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [22]),
        .Q(s2mm_ip2axi_rddata_d1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [23]),
        .Q(s2mm_ip2axi_rddata_d1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [24]),
        .Q(s2mm_ip2axi_rddata_d1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [25]),
        .Q(s2mm_ip2axi_rddata_d1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [26]),
        .Q(s2mm_ip2axi_rddata_d1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [27]),
        .Q(s2mm_ip2axi_rddata_d1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [28]),
        .Q(s2mm_ip2axi_rddata_d1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [29]),
        .Q(s2mm_ip2axi_rddata_d1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [2]),
        .Q(s2mm_ip2axi_rddata_d1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [30]),
        .Q(s2mm_ip2axi_rddata_d1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [31]),
        .Q(s2mm_ip2axi_rddata_d1[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [3]),
        .Q(s2mm_ip2axi_rddata_d1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [4]),
        .Q(s2mm_ip2axi_rddata_d1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [5]),
        .Q(s2mm_ip2axi_rddata_d1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [6]),
        .Q(s2mm_ip2axi_rddata_d1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [7]),
        .Q(s2mm_ip2axi_rddata_d1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [8]),
        .Q(s2mm_ip2axi_rddata_d1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [9]),
        .Q(s2mm_ip2axi_rddata_d1[9]),
        .R(1'b0));
  (* srl_name = "U0/\AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_lite_aclk),
        .D(sig_arvalid_arrived_d1),
        .Q(sig_arvalid_arrived_d4));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.wready_out_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prepare_wrce_pulse_lite_d6),
        .Q(s_axi_lite_wready),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[0]),
        .Q(p_1_in[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[1]),
        .Q(p_1_in[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[2]),
        .Q(p_1_in[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[3]),
        .Q(p_1_in[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[4]),
        .Q(p_1_in[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[5]),
        .Q(p_1_in[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    arvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arvalid),
        .Q(arvalid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[0]),
        .Q(awaddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[1]),
        .Q(awaddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[2]),
        .Q(awaddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[3]),
        .Q(awaddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[4]),
        .Q(awaddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[5]),
        .Q(awaddr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    awready_out_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_awvalid_detected__0),
        .Q(s_axi_lite_awready),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    awvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awvalid),
        .Q(awvalid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_1_in[0]),
        .Q(sig_axi2ip_lite_rdaddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_1_in[1]),
        .Q(sig_axi2ip_lite_rdaddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_1_in[2]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_1_in[3]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_1_in[4]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_1_in[5]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[2]),
        .Q(axi2ip_wraddr_captured[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[3]),
        .Q(axi2ip_wraddr_captured[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[4]),
        .Q(axi2ip_wraddr_captured[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[5]),
        .Q(axi2ip_wraddr_captured[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[6]),
        .Q(axi2ip_wraddr_captured[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[7]),
        .Q(axi2ip_wraddr_captured[7]),
        .R(SR));
  LUT4 #(
    .INIT(16'h0C88)) 
    bvalid_out_i_i_1
       (.I0(s_axi_lite_wready),
        .I1(s_axi_lite_resetn),
        .I2(s_axi_lite_bready),
        .I3(s_axi_lite_bvalid),
        .O(bvalid_out_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    bvalid_out_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(bvalid_out_i_i_1_n_0),
        .Q(s_axi_lite_bvalid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    ip2axi_rddata_captured_inferred__0_i_1
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[31]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[31]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[31]));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    ip2axi_rddata_captured_inferred__0_i_10
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[22]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[22]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[22]));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    ip2axi_rddata_captured_inferred__0_i_11
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[21]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[21]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_captured_inferred__0_i_12
       (.I0(ip2axi_rddata_captured_inferred__0_i_36_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 [4]),
        .I2(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[20]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[20]),
        .I5(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_captured_inferred__0_i_13
       (.I0(ip2axi_rddata_captured_inferred__0_i_36_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 [3]),
        .I2(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[19]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[19]),
        .I5(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_captured_inferred__0_i_14
       (.I0(ip2axi_rddata_captured_inferred__0_i_36_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 [2]),
        .I2(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[18]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[18]),
        .I5(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_captured_inferred__0_i_15
       (.I0(ip2axi_rddata_captured_inferred__0_i_36_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 [1]),
        .I2(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[17]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[17]),
        .I5(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_captured_inferred__0_i_16
       (.I0(ip2axi_rddata_captured_inferred__0_i_36_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 [0]),
        .I2(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[16]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[16]),
        .I5(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[16]));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    ip2axi_rddata_captured_inferred__0_i_17
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[15]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[15]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[15]));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    ip2axi_rddata_captured_inferred__0_i_18
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[14]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[14]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[14]));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    ip2axi_rddata_captured_inferred__0_i_19
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[13]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[13]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[13]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_captured_inferred__0_i_2
       (.I0(ip2axi_rddata_captured_inferred__0_i_33_n_0),
        .I1(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .I2(ip2axi_rddata_captured_s2mm_cdc_tig[30]),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[30]),
        .I4(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .O(ip2axi_rddata_captured[30]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_captured_inferred__0_i_20
       (.I0(ip2axi_rddata_captured_inferred__0_i_36_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0 [4]),
        .I2(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[12]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[12]),
        .I5(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_captured_inferred__0_i_21
       (.I0(ip2axi_rddata_captured_inferred__0_i_36_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0 [3]),
        .I2(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[11]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[11]),
        .I5(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_captured_inferred__0_i_22
       (.I0(ip2axi_rddata_captured_inferred__0_i_36_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0 [2]),
        .I2(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[10]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[10]),
        .I5(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_captured_inferred__0_i_23
       (.I0(ip2axi_rddata_captured_inferred__0_i_36_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0 [1]),
        .I2(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[9]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[9]),
        .I5(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_captured_inferred__0_i_24
       (.I0(ip2axi_rddata_captured_inferred__0_i_36_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0 [0]),
        .I2(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[8]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[8]),
        .I5(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[8]));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    ip2axi_rddata_captured_inferred__0_i_25
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[7]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[7]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[7]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_captured_inferred__0_i_26
       (.I0(ip2axi_rddata_captured_inferred__0_i_33_n_0),
        .I1(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .I2(ip2axi_rddata_captured_s2mm_cdc_tig[6]),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[6]),
        .I4(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .O(ip2axi_rddata_captured[6]));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    ip2axi_rddata_captured_inferred__0_i_27
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[5]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[5]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    ip2axi_rddata_captured_inferred__0_i_28
       (.I0(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[4]),
        .I2(ip2axi_rddata_captured_s2mm_cdc_tig[4]),
        .I3(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .I4(ip2axi_rddata_captured_inferred__0_i_38_n_0),
        .I5(ip2axi_rddata_captured_inferred__0_i_33_n_0),
        .O(ip2axi_rddata_captured[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_captured_inferred__0_i_29
       (.I0(ip2axi_rddata_captured_inferred__0_i_36_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 [3]),
        .I2(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[3]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[3]),
        .I5(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[3]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_captured_inferred__0_i_3
       (.I0(ip2axi_rddata_captured_inferred__0_i_33_n_0),
        .I1(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .I2(ip2axi_rddata_captured_s2mm_cdc_tig[29]),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[29]),
        .I4(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .O(ip2axi_rddata_captured[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_captured_inferred__0_i_30
       (.I0(ip2axi_rddata_captured_inferred__0_i_36_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 [2]),
        .I2(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[2]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[2]),
        .I5(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_captured_inferred__0_i_31
       (.I0(ip2axi_rddata_captured_inferred__0_i_36_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 [1]),
        .I2(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[1]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[1]),
        .I5(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_captured_inferred__0_i_32
       (.I0(ip2axi_rddata_captured_inferred__0_i_36_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 [0]),
        .I2(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[0]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[0]),
        .I5(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[0]));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    ip2axi_rddata_captured_inferred__0_i_33
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(sig_axi2ip_lite_rdaddr[3]),
        .I5(sig_axi2ip_lite_rdaddr[2]),
        .O(ip2axi_rddata_captured_inferred__0_i_33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h38AC)) 
    ip2axi_rddata_captured_inferred__0_i_34
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .O(ip2axi_rddata_captured_inferred__0_i_34_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h03E3)) 
    ip2axi_rddata_captured_inferred__0_i_35
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured_inferred__0_i_35_n_0));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    ip2axi_rddata_captured_inferred__0_i_36
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(sig_axi2ip_lite_rdaddr[3]),
        .I5(sig_axi2ip_lite_rdaddr[2]),
        .O(ip2axi_rddata_captured_inferred__0_i_36_n_0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    ip2axi_rddata_captured_inferred__0_i_37
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(sig_axi2ip_lite_rdaddr[3]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 [1]),
        .O(ip2axi_rddata_captured_inferred__0_i_37_n_0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    ip2axi_rddata_captured_inferred__0_i_38
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(sig_axi2ip_lite_rdaddr[3]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 [4]),
        .O(ip2axi_rddata_captured_inferred__0_i_38_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_captured_inferred__0_i_4
       (.I0(ip2axi_rddata_captured_inferred__0_i_36_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 [4]),
        .I2(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[28]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[28]),
        .I5(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_captured_inferred__0_i_5
       (.I0(ip2axi_rddata_captured_inferred__0_i_36_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 [3]),
        .I2(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[27]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[27]),
        .I5(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_captured_inferred__0_i_6
       (.I0(ip2axi_rddata_captured_inferred__0_i_36_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 [2]),
        .I2(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[26]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[26]),
        .I5(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[26]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    ip2axi_rddata_captured_inferred__0_i_7
       (.I0(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[25]),
        .I2(ip2axi_rddata_captured_s2mm_cdc_tig[25]),
        .I3(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .I4(ip2axi_rddata_captured_inferred__0_i_37_n_0),
        .I5(ip2axi_rddata_captured_inferred__0_i_33_n_0),
        .O(ip2axi_rddata_captured[25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_captured_inferred__0_i_8
       (.I0(ip2axi_rddata_captured_inferred__0_i_36_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 [0]),
        .I2(ip2axi_rddata_captured_inferred__0_i_35_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[24]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[24]),
        .I5(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[24]));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    ip2axi_rddata_captured_inferred__0_i_9
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[23]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[23]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[23]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_1
       (.I0(ip2axi_rddata_int_inferred_i_33_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [17]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [23]),
        .O(in0[23]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_10
       (.I0(ip2axi_rddata_int_inferred_i_44_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [8]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [14]),
        .O(in0[14]));
  LUT4 #(
    .INIT(16'h0151)) 
    ip2axi_rddata_int_inferred_i_100
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I1(s2mm_dmacr[2]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I3(ip2axi_rddata_int_inferred_i_83__0_0),
        .O(ip2axi_rddata_int_inferred_i_100_n_0));
  LUT3 #(
    .INIT(8'hBF)) 
    ip2axi_rddata_int_inferred_i_101
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .O(ip2axi_rddata_int_inferred_i_101_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000AC00)) 
    ip2axi_rddata_int_inferred_i_102
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [0]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [0]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0 ),
        .I5(ip2axi_rddata_int_inferred_i_103_n_0),
        .O(ip2axi_rddata_int_inferred_i_102_n_0));
  LUT6 #(
    .INIT(64'h0000C80800000000)) 
    ip2axi_rddata_int_inferred_i_103
       (.I0(s2mm_dmasr),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 [0]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .O(ip2axi_rddata_int_inferred_i_103_n_0));
  LUT6 #(
    .INIT(64'h5555000400040004)) 
    ip2axi_rddata_int_inferred_i_10__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [14]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 [22]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_11
       (.I0(ip2axi_rddata_int_inferred_i_45_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [7]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [13]),
        .O(in0[13]));
  LUT6 #(
    .INIT(64'h5555000400040004)) 
    ip2axi_rddata_int_inferred_i_11__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [13]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 [21]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_12
       (.I0(ip2axi_rddata_int_inferred_i_46_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [6]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [12]),
        .O(in0[12]));
  LUT6 #(
    .INIT(64'h5555000400040004)) 
    ip2axi_rddata_int_inferred_i_12__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [12]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 [20]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_13
       (.I0(ip2axi_rddata_int_inferred_i_47_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [5]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [11]),
        .O(in0[11]));
  LUT6 #(
    .INIT(64'h5555000400040004)) 
    ip2axi_rddata_int_inferred_i_13__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [11]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 [19]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_14
       (.I0(ip2axi_rddata_int_inferred_i_48_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [4]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [10]),
        .O(in0[10]));
  LUT6 #(
    .INIT(64'h5555000400040004)) 
    ip2axi_rddata_int_inferred_i_14__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [10]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 [18]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_15
       (.I0(ip2axi_rddata_int_inferred_i_49_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [3]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [9]),
        .O(in0[9]));
  LUT6 #(
    .INIT(64'h5555000400040004)) 
    ip2axi_rddata_int_inferred_i_15__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [9]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 [17]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_16
       (.I0(ip2axi_rddata_int_inferred_i_50_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [2]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [8]),
        .O(in0[8]));
  LUT6 #(
    .INIT(64'h5555000400040004)) 
    ip2axi_rddata_int_inferred_i_16__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [8]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 [16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_17
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [7]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [7]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(in0[7]));
  LUT6 #(
    .INIT(64'h0000000000002220)) 
    ip2axi_rddata_int_inferred_i_17__0
       (.I0(ip2axi_rddata_int_inferred_i_51__0_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_2 ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [7]),
        .I3(ip2axi_rddata_int_inferred_i_53__0_n_0),
        .I4(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I5(ip2axi_rddata_int_inferred_i_54__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 [15]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    ip2axi_rddata_int_inferred_i_18
       (.I0(ip2axi_rddata_int_inferred_i_54_n_0),
        .I1(ip2axi_rddata_int_inferred_i_55_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [6]),
        .O(in0[6]));
  LUT6 #(
    .INIT(64'h0000000000002220)) 
    ip2axi_rddata_int_inferred_i_18__0
       (.I0(ip2axi_rddata_int_inferred_i_55__0_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [6]),
        .I3(ip2axi_rddata_int_inferred_i_53__0_n_0),
        .I4(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I5(ip2axi_rddata_int_inferred_i_57__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 [14]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    ip2axi_rddata_int_inferred_i_19
       (.I0(ip2axi_rddata_int_inferred_i_56_n_0),
        .I1(ip2axi_rddata_int_inferred_i_57_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [5]),
        .O(in0[5]));
  LUT6 #(
    .INIT(64'h0000000000002220)) 
    ip2axi_rddata_int_inferred_i_19__0
       (.I0(ip2axi_rddata_int_inferred_i_58__0_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13]_0 ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [5]),
        .I3(ip2axi_rddata_int_inferred_i_53__0_n_0),
        .I4(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I5(ip2axi_rddata_int_inferred_i_60__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 [13]));
  LUT6 #(
    .INIT(64'h5555004000400040)) 
    ip2axi_rddata_int_inferred_i_1__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 ),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [23]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 [31]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_2
       (.I0(ip2axi_rddata_int_inferred_i_36_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [16]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [22]),
        .O(in0[22]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_20
       (.I0(ip2axi_rddata_int_inferred_i_58_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [4]),
        .O(in0[4]));
  LUT5 #(
    .INIT(32'h000E0000)) 
    ip2axi_rddata_int_inferred_i_20__0
       (.I0(ip2axi_rddata_int_inferred_i_61__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_62__0_n_0),
        .I2(ip2axi_rddata_int_inferred_i_63__0_n_0),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 [12]));
  LUT6 #(
    .INIT(64'h2022202020202020)) 
    ip2axi_rddata_int_inferred_i_21__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_0 ),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_1 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 [11]));
  LUT6 #(
    .INIT(64'h2022202020202020)) 
    ip2axi_rddata_int_inferred_i_22__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10]_0 ),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10]_1 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 [10]));
  LUT6 #(
    .INIT(64'h2022202020202020)) 
    ip2axi_rddata_int_inferred_i_23__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9]_0 ),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9]_1 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 [9]));
  LUT5 #(
    .INIT(32'h000E0000)) 
    ip2axi_rddata_int_inferred_i_24__0
       (.I0(ip2axi_rddata_int_inferred_i_70__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_71__0_n_0),
        .I2(ip2axi_rddata_int_inferred_i_72__0_n_0),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 [8]));
  LUT6 #(
    .INIT(64'h2022202020202020)) 
    ip2axi_rddata_int_inferred_i_25__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]_0 ),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]_1 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 [7]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_26
       (.I0(ip2axi_rddata_int_inferred_i_65_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [3]),
        .O(in0[3]));
  LUT5 #(
    .INIT(32'h000E0000)) 
    ip2axi_rddata_int_inferred_i_26__0
       (.I0(ip2axi_rddata_int_inferred_i_75__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_76__0_n_0),
        .I2(ip2axi_rddata_int_inferred_i_77__0_n_0),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 [6]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_27
       (.I0(ip2axi_rddata_int_inferred_i_67_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [2]),
        .O(in0[2]));
  LUT5 #(
    .INIT(32'h00000008)) 
    ip2axi_rddata_int_inferred_i_27__0
       (.I0(ip2axi_rddata_int_inferred_i_78__0_n_0),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .I3(ip2axi_rddata_int_inferred_i_79__0_n_0),
        .I4(ip2axi_rddata_int_inferred_i_80__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 [5]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_28
       (.I0(ip2axi_rddata_int_inferred_i_69_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [1]),
        .O(in0[1]));
  LUT5 #(
    .INIT(32'h000E0000)) 
    ip2axi_rddata_int_inferred_i_28__0
       (.I0(ip2axi_rddata_int_inferred_i_81__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_82__0_n_0),
        .I2(ip2axi_rddata_int_inferred_i_83__0_n_0),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 [4]));
  LUT6 #(
    .INIT(64'h5555551055105510)) 
    ip2axi_rddata_int_inferred_i_29__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_84__0_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 [3]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_1 ),
        .I4(ip2axi_rddata_int_inferred_i_86_n_0),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_2 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 [3]));
  LUT6 #(
    .INIT(64'h5555000400040004)) 
    ip2axi_rddata_int_inferred_i_2__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [22]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 [30]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_3
       (.I0(ip2axi_rddata_int_inferred_i_37_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [15]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [21]),
        .O(in0[21]));
  LUT6 #(
    .INIT(64'h5555551055105510)) 
    ip2axi_rddata_int_inferred_i_30__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_84__0_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 [2]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2]_0 ),
        .I4(ip2axi_rddata_int_inferred_i_86_n_0),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2]_1 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 [2]));
  LUT6 #(
    .INIT(64'h5555551055105510)) 
    ip2axi_rddata_int_inferred_i_31__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_90_n_0),
        .I2(s2mm_dmacr[1]),
        .I3(ip2axi_rddata_int_inferred_i_91_n_0),
        .I4(ip2axi_rddata_int_inferred_i_86_n_0),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 [1]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_32
       (.I0(ip2axi_rddata_int_inferred_i_74_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]_0 ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [0]),
        .O(in0[0]));
  LUT6 #(
    .INIT(64'hEA00EAEA00000000)) 
    ip2axi_rddata_int_inferred_i_32__0
       (.I0(ip2axi_rddata_int_inferred_i_93_n_0),
        .I1(ip2axi_rddata_int_inferred_i_86_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]_0 ),
        .I3(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_33
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(mm2s_dmacr[17]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(ch1_irqdelay_status[7]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [23]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_33_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    ip2axi_rddata_int_inferred_i_33__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .O(ip2axi_rddata_int_inferred_i_33__0_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    ip2axi_rddata_int_inferred_i_34
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_34_n_0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ip2axi_rddata_int_inferred_i_35
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    ip2axi_rddata_int_inferred_i_35__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_35__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_36
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(mm2s_dmacr[16]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(ch1_irqdelay_status[6]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [22]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_36_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_37
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(mm2s_dmacr[15]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(ch1_irqdelay_status[5]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [21]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_37_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_38
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(mm2s_dmacr[14]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(ch1_irqdelay_status[4]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [20]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_38_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_39
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(mm2s_dmacr[13]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(ch1_irqdelay_status[3]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [19]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_39_n_0));
  LUT6 #(
    .INIT(64'h5555000400040004)) 
    ip2axi_rddata_int_inferred_i_3__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [21]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 [29]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_4
       (.I0(ip2axi_rddata_int_inferred_i_38_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [14]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [20]),
        .O(in0[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_40
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(mm2s_dmacr[12]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(ch1_irqdelay_status[2]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [18]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_40_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_41
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(mm2s_dmacr[11]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(ch1_irqdelay_status[1]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [17]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_41_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_42
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(mm2s_dmacr[10]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(ch1_irqdelay_status[0]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [16]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_42_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_43
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(mm2s_dmacr[9]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 [7]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [15]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_43_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_44
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(mm2s_dmacr[8]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 [6]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [14]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_44_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_45
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(mm2s_dmacr[7]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 [5]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [13]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_45_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_46
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(mm2s_dmacr[6]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 [4]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [12]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_46_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_47
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(mm2s_dmacr[5]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 [3]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [11]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_47_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_48
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(mm2s_dmacr[4]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 [2]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [10]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_48_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_49
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(mm2s_dmacr[3]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 [1]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [9]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_49_n_0));
  LUT6 #(
    .INIT(64'h5555000400040004)) 
    ip2axi_rddata_int_inferred_i_4__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [20]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 [28]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_5
       (.I0(ip2axi_rddata_int_inferred_i_39_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [13]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [19]),
        .O(in0[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_50
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(mm2s_dmacr[2]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 [0]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [8]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_50_n_0));
  LUT4 #(
    .INIT(16'h0008)) 
    ip2axi_rddata_int_inferred_i_51
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0000FB3BFFFFFFFF)) 
    ip2axi_rddata_int_inferred_i_51__0
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [9]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [9]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .O(ip2axi_rddata_int_inferred_i_51__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    ip2axi_rddata_int_inferred_i_53
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    ip2axi_rddata_int_inferred_i_53__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_53__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_54
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2 [4]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_3 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [6]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_54_n_0));
  LUT6 #(
    .INIT(64'h0155055501555555)) 
    ip2axi_rddata_int_inferred_i_54__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_3 [7]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_4 [7]),
        .O(ip2axi_rddata_int_inferred_i_54__0_n_0));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    ip2axi_rddata_int_inferred_i_55
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [1]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 [1]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 [1]),
        .O(ip2axi_rddata_int_inferred_i_55_n_0));
  LUT6 #(
    .INIT(64'h0000FB3BFFFFFFFF)) 
    ip2axi_rddata_int_inferred_i_55__0
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [8]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [8]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .O(ip2axi_rddata_int_inferred_i_55__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_56
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2 [3]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(dly_irq_reg),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [5]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_56_n_0));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    ip2axi_rddata_int_inferred_i_57
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [0]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 [0]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 [0]),
        .O(ip2axi_rddata_int_inferred_i_57_n_0));
  LUT6 #(
    .INIT(64'h0155055501555555)) 
    ip2axi_rddata_int_inferred_i_57__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_3 [6]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_4 [6]),
        .O(ip2axi_rddata_int_inferred_i_57__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_58
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2 [2]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(ioc_irq_reg),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [4]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_58_n_0));
  LUT6 #(
    .INIT(64'h0000FB3BFFFFFFFF)) 
    ip2axi_rddata_int_inferred_i_58__0
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [7]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [7]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .O(ip2axi_rddata_int_inferred_i_58__0_n_0));
  LUT6 #(
    .INIT(64'h5555000400040004)) 
    ip2axi_rddata_int_inferred_i_5__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [19]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 [27]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_6
       (.I0(ip2axi_rddata_int_inferred_i_40_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [12]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [18]),
        .O(in0[18]));
  LUT6 #(
    .INIT(64'h0155055501555555)) 
    ip2axi_rddata_int_inferred_i_60__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_3 [5]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_4 [5]),
        .O(ip2axi_rddata_int_inferred_i_60__0_n_0));
  LUT6 #(
    .INIT(64'h4444444440444000)) 
    ip2axi_rddata_int_inferred_i_61__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_3 [4]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [4]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_61__0_n_0));
  LUT6 #(
    .INIT(64'h2022222220002222)) 
    ip2axi_rddata_int_inferred_i_62__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [6]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [6]),
        .O(ip2axi_rddata_int_inferred_i_62__0_n_0));
  LUT5 #(
    .INIT(32'hFFFF10B0)) 
    ip2axi_rddata_int_inferred_i_63__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_4 [4]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [4]),
        .I4(ip2axi_rddata_int_inferred_i_95_n_0),
        .O(ip2axi_rddata_int_inferred_i_63__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_65
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2 [1]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_1 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [3]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_65_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_67
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2 [0]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_1 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [2]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_67_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_69
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(mm2s_dmacr[1]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [1]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_69_n_0));
  LUT6 #(
    .INIT(64'h5555000400040004)) 
    ip2axi_rddata_int_inferred_i_6__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [18]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 [26]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_7
       (.I0(ip2axi_rddata_int_inferred_i_41_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [11]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [17]),
        .O(in0[17]));
  LUT6 #(
    .INIT(64'h4444444440444000)) 
    ip2axi_rddata_int_inferred_i_70__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_3 [3]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [3]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_70__0_n_0));
  LUT6 #(
    .INIT(64'h2022222220002222)) 
    ip2axi_rddata_int_inferred_i_71__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [5]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [5]),
        .O(ip2axi_rddata_int_inferred_i_71__0_n_0));
  LUT5 #(
    .INIT(32'hFFFF10B0)) 
    ip2axi_rddata_int_inferred_i_72__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_4 [3]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [3]),
        .I4(ip2axi_rddata_int_inferred_i_97_n_0),
        .O(ip2axi_rddata_int_inferred_i_72__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_74
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(mm2s_dmacr[0]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(mm2s_dmasr),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [0]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_74_n_0));
  LUT6 #(
    .INIT(64'h4444444440444000)) 
    ip2axi_rddata_int_inferred_i_75__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_3 [2]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [2]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_75__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ip2axi_rddata_int_inferred_i_76
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ));
  LUT6 #(
    .INIT(64'h2022222220002222)) 
    ip2axi_rddata_int_inferred_i_76__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [4]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [4]),
        .O(ip2axi_rddata_int_inferred_i_76__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    ip2axi_rddata_int_inferred_i_77
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_77_n_0));
  LUT5 #(
    .INIT(32'hFFFF10B0)) 
    ip2axi_rddata_int_inferred_i_77__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_4 [2]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [2]),
        .I4(ip2axi_rddata_int_inferred_i_98_n_0),
        .O(ip2axi_rddata_int_inferred_i_77__0_n_0));
  LUT6 #(
    .INIT(64'h0000FB3BFFFFFFFF)) 
    ip2axi_rddata_int_inferred_i_78__0
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [3]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [3]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .O(ip2axi_rddata_int_inferred_i_78__0_n_0));
  LUT5 #(
    .INIT(32'hFFFF4070)) 
    ip2axi_rddata_int_inferred_i_79__0
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [1]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_4 [1]),
        .I4(ip2axi_rddata_int_inferred_i_99_n_0),
        .O(ip2axi_rddata_int_inferred_i_79__0_n_0));
  LUT6 #(
    .INIT(64'h5555000400040004)) 
    ip2axi_rddata_int_inferred_i_7__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [17]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 [25]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_8
       (.I0(ip2axi_rddata_int_inferred_i_42_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [10]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [16]),
        .O(in0[16]));
  LUT6 #(
    .INIT(64'h0001110155555555)) 
    ip2axi_rddata_int_inferred_i_80__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [1]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_3 [1]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .O(ip2axi_rddata_int_inferred_i_80__0_n_0));
  LUT6 #(
    .INIT(64'h4444444440444000)) 
    ip2axi_rddata_int_inferred_i_81__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_3 [0]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [0]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_81__0_n_0));
  LUT6 #(
    .INIT(64'h2022222220002222)) 
    ip2axi_rddata_int_inferred_i_82__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [2]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [2]),
        .O(ip2axi_rddata_int_inferred_i_82__0_n_0));
  LUT5 #(
    .INIT(32'hFFFF10B0)) 
    ip2axi_rddata_int_inferred_i_83__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_4 [0]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [0]),
        .I4(ip2axi_rddata_int_inferred_i_100_n_0),
        .O(ip2axi_rddata_int_inferred_i_83__0_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    ip2axi_rddata_int_inferred_i_84__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .O(ip2axi_rddata_int_inferred_i_84__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ip2axi_rddata_int_inferred_i_86
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .O(ip2axi_rddata_int_inferred_i_86_n_0));
  LUT6 #(
    .INIT(64'h5555000400040004)) 
    ip2axi_rddata_int_inferred_i_8__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [16]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 [24]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_9
       (.I0(ip2axi_rddata_int_inferred_i_43_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [9]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [15]),
        .O(in0[15]));
  LUT4 #(
    .INIT(16'hFFFD)) 
    ip2axi_rddata_int_inferred_i_90
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_90_n_0));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    ip2axi_rddata_int_inferred_i_91
       (.I0(ip2axi_rddata_int_inferred_i_101_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [1]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [1]),
        .I4(ip2axi_rddata_int_inferred_i_84__0_n_0),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 [1]),
        .O(ip2axi_rddata_int_inferred_i_91_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0002)) 
    ip2axi_rddata_int_inferred_i_93
       (.I0(s2mm_dmacr[0]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0 ),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .I5(ip2axi_rddata_int_inferred_i_102_n_0),
        .O(ip2axi_rddata_int_inferred_i_93_n_0));
  LUT4 #(
    .INIT(16'h0151)) 
    ip2axi_rddata_int_inferred_i_95
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I1(ip2axi_rddata_int_inferred_i_63__0_0[3]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I3(ioc_irq_reg_0),
        .O(ip2axi_rddata_int_inferred_i_95_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    ip2axi_rddata_int_inferred_i_96
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0 ));
  LUT4 #(
    .INIT(16'h0151)) 
    ip2axi_rddata_int_inferred_i_97
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I1(ip2axi_rddata_int_inferred_i_63__0_0[2]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I3(lsize_err_reg),
        .O(ip2axi_rddata_int_inferred_i_97_n_0));
  LUT4 #(
    .INIT(16'h0151)) 
    ip2axi_rddata_int_inferred_i_98
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I1(ip2axi_rddata_int_inferred_i_63__0_0[1]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I3(ip2axi_rddata_int_inferred_i_77__0_0),
        .O(ip2axi_rddata_int_inferred_i_98_n_0));
  LUT4 #(
    .INIT(16'h0151)) 
    ip2axi_rddata_int_inferred_i_99
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I1(ip2axi_rddata_int_inferred_i_63__0_0[0]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I3(ip2axi_rddata_int_inferred_i_79__0_0),
        .O(ip2axi_rddata_int_inferred_i_99_n_0));
  LUT6 #(
    .INIT(64'h5555000400040004)) 
    ip2axi_rddata_int_inferred_i_9__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [15]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 [23]));
  LUT4 #(
    .INIT(16'h00E0)) 
    lite_wr_addr_phase_finished_data_phase_started_i_1
       (.I0(lite_wr_addr_phase_finished_data_phase_started),
        .I1(s_axi_lite_awready),
        .I2(s_axi_lite_resetn),
        .I3(s_axi_lite_wready),
        .O(lite_wr_addr_phase_finished_data_phase_started_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    lite_wr_addr_phase_finished_data_phase_started_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(lite_wr_addr_phase_finished_data_phase_started_i_1_n_0),
        .Q(lite_wr_addr_phase_finished_data_phase_started),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000BA00BA00BA00)) 
    read_has_started_i_i_1
       (.I0(read_has_started_i),
        .I1(sig_arvalid_arrived_d1),
        .I2(arvalid),
        .I3(s_axi_lite_resetn),
        .I4(s_axi_lite_rready),
        .I5(s_axi_lite_rvalid),
        .O(read_has_started_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    read_has_started_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(read_has_started_i_i_1_n_0),
        .Q(read_has_started_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_arvalid_arrived_d1_i_1
       (.I0(arvalid),
        .I1(s_axi_lite_resetn),
        .I2(read_has_started_i),
        .O(sig_arvalid_arrived_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_arvalid_arrived_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_arvalid_arrived_d1_i_1_n_0),
        .Q(sig_arvalid_arrived_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    sig_arvalid_detected
       (.I0(sig_arvalid_arrived_d1),
        .I1(arvalid),
        .I2(read_has_started_i),
        .O(sig_arvalid_detected__0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_awvalid_arrived_d1_i_1
       (.I0(awvalid),
        .I1(s_axi_lite_resetn),
        .I2(write_has_started),
        .O(sig_awvalid_arrived_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_awvalid_arrived_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_awvalid_arrived_d1_i_1_n_0),
        .Q(sig_awvalid_arrived_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    sig_awvalid_detected
       (.I0(write_has_started),
        .I1(awvalid),
        .I2(sig_awvalid_arrived_d1),
        .O(sig_awvalid_detected__0));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[0]),
        .Q(wdata[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[10]),
        .Q(wdata[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[11]),
        .Q(wdata[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[12]),
        .Q(wdata[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[13]),
        .Q(wdata[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[14]),
        .Q(wdata[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[15]),
        .Q(wdata[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[16]),
        .Q(wdata[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[17]),
        .Q(wdata[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[18]),
        .Q(wdata[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[19]),
        .Q(wdata[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[1]),
        .Q(wdata[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[20]),
        .Q(wdata[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[21]),
        .Q(wdata[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[22]),
        .Q(wdata[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[23]),
        .Q(wdata[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[24]),
        .Q(wdata[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[25]),
        .Q(wdata[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[26]),
        .Q(wdata[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[27]),
        .Q(wdata[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[28]),
        .Q(wdata[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[29]),
        .Q(wdata[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[2]),
        .Q(wdata[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[30]),
        .Q(wdata[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[31]),
        .Q(wdata[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[3]),
        .Q(wdata[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[4]),
        .Q(wdata[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[5]),
        .Q(wdata[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[6]),
        .Q(wdata[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[7]),
        .Q(wdata[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[8]),
        .Q(wdata[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[9]),
        .Q(wdata[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000AE00AE00AE00)) 
    write_has_started_i_1
       (.I0(write_has_started),
        .I1(awvalid),
        .I2(sig_awvalid_arrived_d1),
        .I3(s_axi_lite_resetn),
        .I4(s_axi_lite_bready),
        .I5(s_axi_lite_bvalid),
        .O(write_has_started_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    write_has_started_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(write_has_started_i_1_n_0),
        .Q(write_has_started),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    wvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wvalid),
        .Q(wvalid),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_mm2s_linebuf" *) 
module axi_vdma_0_axi_vdma_mm2s_linebuf
   (full,
    out,
    mm2s_fifo_pipe_empty,
    mm2s_all_lines_xfred,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    m_axis_mm2s_tlast,
    m_axis_mm2s_tuser,
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ,
    s_valid0,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    din,
    fifo_wren,
    scndry_reset2,
    SR,
    mm2s_halt,
    Q,
    sof_reset,
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ,
    all_lines_xfred,
    m_axis_mm2s_tready,
    mm2s_axis_resetn,
    mm2s_fsync_out_i,
    mm2s_prmry_resetn,
    dm2linebuf_mm2s_tvalid,
    mm2s_frame_sync);
  output full;
  output out;
  output mm2s_fifo_pipe_empty;
  output mm2s_all_lines_xfred;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output m_axis_mm2s_tlast;
  output [0:0]m_axis_mm2s_tuser;
  output \GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ;
  output s_valid0;
  output [31:0]m_axis_mm2s_tdata;
  output [3:0]m_axis_mm2s_tkeep;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;
  input [36:0]din;
  input fifo_wren;
  input scndry_reset2;
  input [0:0]SR;
  input mm2s_halt;
  input [12:0]Q;
  input sof_reset;
  input [0:0]\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ;
  input all_lines_xfred;
  input m_axis_mm2s_tready;
  input mm2s_axis_resetn;
  input mm2s_fsync_out_i;
  input mm2s_prmry_resetn;
  input dm2linebuf_mm2s_tvalid;
  input mm2s_frame_sync;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I_n_2 ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_40 ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_5 ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_6 ;
  wire \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_10_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_11_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_12_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_8_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_9_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_3_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_4_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_5_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_6_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_3_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_4_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_5_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_6_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ;
  wire [0:0]\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_6_n_1 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_6_n_2 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_6_n_3 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_1 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_2 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_3 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_1 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_2 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_3 ;
  wire [12:0]Q;
  wire [0:0]SR;
  wire all_lines_xfred;
  (* async_reg = "true" *) wire [12:0]crnt_vsize_cdc_tig;
  (* async_reg = "true" *) wire [12:0]crnt_vsize_d1;
  wire [8:0]data_count_ae_threshold;
  (* async_reg = "true" *) wire [8:0]data_count_ae_threshold_cdc_tig;
  (* async_reg = "true" *) wire [8:0]data_count_ae_threshold_d1;
  wire [36:0]din;
  wire dm2linebuf_mm2s_tvalid;
  wire [37:0]fifo_dout;
  wire fifo_empty_i;
  wire fifo_pipe_empty;
  wire fifo_rden;
  wire fifo_wren;
  wire full;
  wire m_axi_mm2s_aclk;
  wire m_axis_fifo_ainit_nosync;
  wire m_axis_mm2s_aclk;
  wire [31:0]m_axis_mm2s_tdata;
  wire [3:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire [0:0]m_axis_mm2s_tuser;
  wire m_axis_tlast_d1;
  wire m_axis_tready_d1;
  wire m_axis_tvalid_d1;
  wire [12:1]minusOp;
  wire mm2s_all_lines_xfred;
  wire mm2s_axis_resetn;
  wire mm2s_fifo_pipe_empty;
  wire mm2s_frame_sync;
  wire mm2s_fsync_out_i;
  wire mm2s_halt;
  wire mm2s_prmry_resetn;
  wire out;
  wire [12:0]p_1_in;
  wire s_axis_fifo_ainit_nosync_reg;
  wire s_valid0;
  wire scndry_reset2;
  wire sof_flag;
  wire sof_reset;
  wire [12:0]vsize_counter;
  wire [3:3]\NLW_GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_6_CO_UNCONNECTED ;

  axi_vdma_0_cdc_sync__parameterized3_57 \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 (\GEN_LINEBUF_NO_SOF.all_lines_xfred_reg_n_0 ),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_all_lines_xfred(mm2s_all_lines_xfred),
        .scndry_reset2(scndry_reset2));
  axi_vdma_0_cdc_sync__parameterized3_58 \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_fifo_ainit_nosync(m_axis_fifo_ainit_nosync),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tready_0(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I_n_2 ),
        .mm2s_axis_resetn(mm2s_axis_resetn),
        .mm2s_fsync_out_i(mm2s_fsync_out_i),
        .mm2s_halt(mm2s_halt),
        .scndry_reset2(scndry_reset2));
  axi_vdma_0_cdc_sync__parameterized3_59 \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I 
       (.SR(SR),
        .fifo_pipe_empty(fifo_pipe_empty),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_fifo_pipe_empty(mm2s_fifo_pipe_empty),
        .scndry_reset2(scndry_reset2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(crnt_vsize_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(crnt_vsize_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(crnt_vsize_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(crnt_vsize_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(crnt_vsize_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(crnt_vsize_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(crnt_vsize_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(crnt_vsize_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(crnt_vsize_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(crnt_vsize_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(crnt_vsize_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(crnt_vsize_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(crnt_vsize_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[0]),
        .Q(crnt_vsize_d1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[10]),
        .Q(crnt_vsize_d1[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[11]),
        .Q(crnt_vsize_d1[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[12]),
        .Q(crnt_vsize_d1[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[1]),
        .Q(crnt_vsize_d1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[2]),
        .Q(crnt_vsize_d1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[3]),
        .Q(crnt_vsize_d1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[4]),
        .Q(crnt_vsize_d1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[5]),
        .Q(crnt_vsize_d1[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[6]),
        .Q(crnt_vsize_d1[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[7]),
        .Q(crnt_vsize_d1[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[8]),
        .Q(crnt_vsize_d1[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[9]),
        .Q(crnt_vsize_d1[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold[0]),
        .Q(data_count_ae_threshold_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold[1]),
        .Q(data_count_ae_threshold_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold[2]),
        .Q(data_count_ae_threshold_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold[3]),
        .Q(data_count_ae_threshold_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold[4]),
        .Q(data_count_ae_threshold_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold[5]),
        .Q(data_count_ae_threshold_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold[6]),
        .Q(data_count_ae_threshold_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold[7]),
        .Q(data_count_ae_threshold_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold[8]),
        .Q(data_count_ae_threshold_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[0]),
        .Q(data_count_ae_threshold_d1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[1]),
        .Q(data_count_ae_threshold_d1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[2]),
        .Q(data_count_ae_threshold_d1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[3]),
        .Q(data_count_ae_threshold_d1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[4]),
        .Q(data_count_ae_threshold_d1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[5]),
        .Q(data_count_ae_threshold_d1[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[6]),
        .Q(data_count_ae_threshold_d1[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[7]),
        .Q(data_count_ae_threshold_d1[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[8]),
        .Q(data_count_ae_threshold_d1[8]),
        .R(1'b0));
  axi_vdma_0_axi_vdma_afifo_builtin \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO 
       (.\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_40 ),
        .din({sof_flag,din}),
        .dm2linebuf_mm2s_tvalid(dm2linebuf_mm2s_tvalid),
        .dout(fifo_dout),
        .empty(fifo_empty_i),
        .fifo_wren(fifo_wren),
        .full(full),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .rd_en(fifo_rden),
        .rst(s_axis_fifo_ainit_nosync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_40 ),
        .Q(sof_flag),
        .R(1'b0));
  axi_vdma_0_axi_vdma_skid_buf_60 \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from (\GEN_LINEBUF_NO_SOF.all_lines_xfred_reg_n_0 ),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .dout(fifo_dout),
        .empty(fifo_empty_i),
        .fifo_pipe_empty(fifo_pipe_empty),
        .m_axis_fifo_ainit_nosync(m_axis_fifo_ainit_nosync),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tuser(m_axis_mm2s_tuser),
        .mm2s_axis_resetn(mm2s_axis_resetn),
        .mm2s_fsync_out_i(mm2s_fsync_out_i),
        .out(out),
        .rd_en(fifo_rden),
        .s_valid0(s_valid0),
        .sig_last_reg_out_reg_0(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_5 ),
        .sig_m_valid_out_reg_0(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_5 ),
        .Q(m_axis_tlast_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I_n_2 ),
        .Q(m_axis_tready_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_6 ),
        .Q(m_axis_tvalid_d1),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(all_lines_xfred),
        .Q(\GEN_LINEBUF_NO_SOF.all_lines_xfred_reg_n_0 ),
        .S(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sof_reset),
        .Q(s_axis_fifo_ainit_nosync_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA3)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_1 
       (.I0(crnt_vsize_d1[0]),
        .I1(vsize_counter[0]),
        .I2(mm2s_fsync_out_i),
        .O(p_1_in[0]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[10]_i_1 
       (.I0(crnt_vsize_d1[10]),
        .I1(mm2s_fsync_out_i),
        .I2(minusOp[10]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ),
        .O(p_1_in[10]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_1 
       (.I0(crnt_vsize_d1[11]),
        .I1(mm2s_fsync_out_i),
        .I2(minusOp[11]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ),
        .O(p_1_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_10 
       (.I0(vsize_counter[11]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_11 
       (.I0(vsize_counter[10]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_12 
       (.I0(vsize_counter[9]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBAAAAAAAA)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2 
       (.I0(mm2s_fsync_out_i),
        .I1(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .I2(vsize_counter[4]),
        .I3(vsize_counter[8]),
        .I4(vsize_counter[0]),
        .I5(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0 ),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_3 
       (.I0(crnt_vsize_d1[12]),
        .I1(mm2s_fsync_out_i),
        .I2(minusOp[12]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ),
        .O(p_1_in[12]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4 
       (.I0(vsize_counter[6]),
        .I1(vsize_counter[7]),
        .I2(vsize_counter[3]),
        .I3(vsize_counter[11]),
        .I4(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_8_n_0 ),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5 
       (.I0(m_axis_tlast_d1),
        .I1(m_axis_tready_d1),
        .I2(m_axis_tvalid_d1),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_7 
       (.I0(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .I1(vsize_counter[0]),
        .I2(vsize_counter[8]),
        .I3(vsize_counter[4]),
        .I4(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0 ),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_8 
       (.I0(vsize_counter[10]),
        .I1(vsize_counter[1]),
        .I2(vsize_counter[5]),
        .I3(vsize_counter[9]),
        .I4(vsize_counter[2]),
        .I5(vsize_counter[12]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_9 
       (.I0(vsize_counter[12]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[1]_i_1 
       (.I0(crnt_vsize_d1[1]),
        .I1(mm2s_fsync_out_i),
        .I2(minusOp[1]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[2]_i_1 
       (.I0(crnt_vsize_d1[2]),
        .I1(mm2s_fsync_out_i),
        .I2(minusOp[2]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ),
        .O(p_1_in[2]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[3]_i_1 
       (.I0(crnt_vsize_d1[3]),
        .I1(mm2s_fsync_out_i),
        .I2(minusOp[3]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_1 
       (.I0(crnt_vsize_d1[4]),
        .I1(mm2s_fsync_out_i),
        .I2(minusOp[4]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ),
        .O(p_1_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_3 
       (.I0(vsize_counter[4]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_4 
       (.I0(vsize_counter[3]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_5 
       (.I0(vsize_counter[2]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_6 
       (.I0(vsize_counter[1]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[5]_i_1 
       (.I0(crnt_vsize_d1[5]),
        .I1(mm2s_fsync_out_i),
        .I2(minusOp[5]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[6]_i_1 
       (.I0(crnt_vsize_d1[6]),
        .I1(mm2s_fsync_out_i),
        .I2(minusOp[6]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ),
        .O(p_1_in[6]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[7]_i_1 
       (.I0(crnt_vsize_d1[7]),
        .I1(mm2s_fsync_out_i),
        .I2(minusOp[7]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ),
        .O(p_1_in[7]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_1 
       (.I0(crnt_vsize_d1[8]),
        .I1(mm2s_fsync_out_i),
        .I2(minusOp[8]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ),
        .O(p_1_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_3 
       (.I0(vsize_counter[8]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_4 
       (.I0(vsize_counter[7]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_5 
       (.I0(vsize_counter[6]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_6 
       (.I0(vsize_counter[5]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[9]_i_1 
       (.I0(crnt_vsize_d1[9]),
        .I1(mm2s_fsync_out_i),
        .I2(minusOp[9]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(p_1_in[0]),
        .Q(vsize_counter[0]),
        .R(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(p_1_in[10]),
        .Q(vsize_counter[10]),
        .R(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(p_1_in[11]),
        .Q(vsize_counter[11]),
        .R(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(p_1_in[12]),
        .Q(vsize_counter[12]),
        .R(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_6 
       (.CI(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_0 ),
        .CO({\NLW_GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_6_CO_UNCONNECTED [3],\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_6_n_1 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_6_n_2 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,vsize_counter[11:9]}),
        .O(minusOp[12:9]),
        .S({\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_9_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_10_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_11_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_12_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(p_1_in[1]),
        .Q(vsize_counter[1]),
        .R(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(p_1_in[2]),
        .Q(vsize_counter[2]),
        .R(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(p_1_in[3]),
        .Q(vsize_counter[3]),
        .R(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(p_1_in[4]),
        .Q(vsize_counter[4]),
        .R(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_1 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_2 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_3 }),
        .CYINIT(vsize_counter[0]),
        .DI(vsize_counter[4:1]),
        .O(minusOp[4:1]),
        .S({\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_3_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_4_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_5_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(p_1_in[5]),
        .Q(vsize_counter[5]),
        .R(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(p_1_in[6]),
        .Q(vsize_counter[6]),
        .R(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(p_1_in[7]),
        .Q(vsize_counter[7]),
        .R(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(p_1_in[8]),
        .Q(vsize_counter[8]),
        .R(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2 
       (.CI(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_0 ),
        .CO({\GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_1 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_2 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(vsize_counter[8:5]),
        .O(minusOp[8:5]),
        .S({\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_3_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_4_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_5_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(p_1_in[9]),
        .Q(vsize_counter[9]),
        .R(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(data_count_ae_threshold[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(data_count_ae_threshold[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(data_count_ae_threshold[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(data_count_ae_threshold[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(data_count_ae_threshold[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(data_count_ae_threshold[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(data_count_ae_threshold[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(data_count_ae_threshold[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(data_count_ae_threshold[0]));
endmodule

(* ORIG_REF_NAME = "axi_vdma_mngr" *) 
module axi_vdma_0_axi_vdma_mngr
   (cmnd_wr,
    m_axis_mm2s_sts_tready,
    mm2s_all_idle,
    E,
    mm2s_valid_frame_sync,
    stop,
    mm2s_tstvect_fsync,
    s_axis_mm2s_cmd_tvalid,
    datamover_idle,
    prmtr_update_complete,
    initial_frame,
    mm2s_valid_video_prmtrs,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_0 ,
    prmry_resetn_i_reg,
    mm2s_ftchcmdsts_idle,
    dma_err,
    Q,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2]_0 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_1 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_0 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_2 ,
    frame_sync_out0,
    sts_tready_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ,
    slverr_i_reg,
    decerr_i_reg,
    \s_axis_cmd_tdata_reg[63] ,
    \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[2] ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ,
    prmry_reset2,
    m_axi_mm2s_aclk,
    mm2s_all_lines_xfred,
    mm2s_prmry_resetn,
    decerr_i_reg_0,
    slverr_i_reg_0,
    interr_i_reg,
    mm2s_dmacr,
    mm2s_valid_frame_sync_cmb,
    SR,
    s_axis_cmd_tvalid_reg,
    datamover_idle_reg,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ,
    mm2s_frame_sync,
    ch1_delay_cnt_en,
    mm2s_packet_sof,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    mm2s_dmasr,
    mm2s_fifo_pipe_empty,
    mm2s_regdir_idle,
    mm2s_halt,
    mm2s_soft_reset,
    p_2_in,
    \cmnds_queued_reg[0] ,
    frame_number_i1,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_1 ,
    mask_fsync_out_i,
    D,
    mm2s_axi2ip_wrce,
    dma_interr_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    \vsize_vid_reg[12] ,
    \hsize_vid_reg[15] ,
    \stride_vid_reg[15] ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_2 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 ,
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ,
    \frame_ptr_out_reg[2] ,
    \cmnds_queued_reg[7] );
  output cmnd_wr;
  output m_axis_mm2s_sts_tready;
  output mm2s_all_idle;
  output [0:0]E;
  output mm2s_valid_frame_sync;
  output stop;
  output mm2s_tstvect_fsync;
  output s_axis_mm2s_cmd_tvalid;
  output datamover_idle;
  output prmtr_update_complete;
  output initial_frame;
  output mm2s_valid_video_prmtrs;
  output \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_0 ;
  output prmry_resetn_i_reg;
  output mm2s_ftchcmdsts_idle;
  output dma_err;
  output [12:0]Q;
  output [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ;
  output [2:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2]_0 ;
  output \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0 ;
  output \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_1 ;
  output \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_0 ;
  output \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_2 ;
  output frame_sync_out0;
  output sts_tready_reg;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ;
  output slverr_i_reg;
  output decerr_i_reg;
  output [48:0]\s_axis_cmd_tdata_reg[63] ;
  output [2:0]\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[2] ;
  output [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ;
  input prmry_reset2;
  input m_axi_mm2s_aclk;
  input mm2s_all_lines_xfred;
  input mm2s_prmry_resetn;
  input decerr_i_reg_0;
  input slverr_i_reg_0;
  input interr_i_reg;
  input [1:0]mm2s_dmacr;
  input mm2s_valid_frame_sync_cmb;
  input [0:0]SR;
  input [0:0]s_axis_cmd_tvalid_reg;
  input datamover_idle_reg;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  input mm2s_frame_sync;
  input ch1_delay_cnt_en;
  input mm2s_packet_sof;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  input mm2s_dmasr;
  input mm2s_fifo_pipe_empty;
  input mm2s_regdir_idle;
  input mm2s_halt;
  input mm2s_soft_reset;
  input p_2_in;
  input [0:0]\cmnds_queued_reg[0] ;
  input frame_number_i1;
  input [0:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_1 ;
  input mask_fsync_out_i;
  input [0:0]D;
  input [0:0]mm2s_axi2ip_wrce;
  input dma_interr_reg;
  input dma_slverr_reg;
  input dma_decerr_reg;
  input [12:0]\vsize_vid_reg[12] ;
  input [15:0]\hsize_vid_reg[15] ;
  input [15:0]\stride_vid_reg[15] ;
  input [0:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_2 ;
  input [3:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 ;
  input [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ;
  input [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ;
  input [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  input [2:0]\frame_ptr_out_reg[2] ;
  input [0:0]\cmnds_queued_reg[7] ;

  wire [0:0]D;
  wire [2:0]\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[2] ;
  wire [2:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2]_0 ;
  wire [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_0 ;
  wire [0:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_1 ;
  wire [0:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_2 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_1 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_2 ;
  wire [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ;
  wire [3:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_0 ;
  wire [0:0]E;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  wire [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ;
  wire [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ;
  wire I_CMDSTS_n_1;
  wire I_CMDSTS_n_7;
  wire I_SM_n_10;
  wire I_SM_n_11;
  wire I_SM_n_12;
  wire I_SM_n_13;
  wire I_SM_n_14;
  wire I_SM_n_15;
  wire I_SM_n_16;
  wire I_SM_n_17;
  wire I_SM_n_18;
  wire I_SM_n_19;
  wire I_SM_n_20;
  wire I_SM_n_21;
  wire I_SM_n_22;
  wire I_SM_n_23;
  wire I_SM_n_24;
  wire I_SM_n_25;
  wire I_SM_n_26;
  wire I_SM_n_27;
  wire I_SM_n_28;
  wire I_SM_n_29;
  wire I_SM_n_30;
  wire I_SM_n_31;
  wire I_SM_n_32;
  wire I_SM_n_33;
  wire I_SM_n_34;
  wire I_SM_n_35;
  wire I_SM_n_36;
  wire I_SM_n_37;
  wire I_SM_n_38;
  wire I_SM_n_39;
  wire I_SM_n_4;
  wire I_SM_n_40;
  wire I_SM_n_41;
  wire I_SM_n_42;
  wire I_SM_n_43;
  wire I_SM_n_44;
  wire I_SM_n_45;
  wire I_SM_n_46;
  wire I_SM_n_47;
  wire I_SM_n_48;
  wire I_SM_n_49;
  wire I_SM_n_50;
  wire I_SM_n_51;
  wire I_SM_n_52;
  wire I_SM_n_53;
  wire I_SM_n_54;
  wire I_SM_n_55;
  wire I_SM_n_56;
  wire I_SM_n_57;
  wire I_SM_n_9;
  wire [12:0]Q;
  wire [0:0]SR;
  wire VIDEO_GENLOCK_I_n_1;
  wire VIDEO_REG_I_n_2;
  wire VIDEO_REG_I_n_51;
  wire VIDEO_REG_I_n_52;
  wire VIDEO_REG_I_n_53;
  wire VIDEO_REG_I_n_54;
  wire VIDEO_REG_I_n_55;
  wire VIDEO_REG_I_n_56;
  wire VIDEO_REG_I_n_57;
  wire VIDEO_REG_I_n_58;
  wire VIDEO_REG_I_n_59;
  wire VIDEO_REG_I_n_60;
  wire VIDEO_REG_I_n_61;
  wire VIDEO_REG_I_n_62;
  wire VIDEO_REG_I_n_63;
  wire VIDEO_REG_I_n_64;
  wire VIDEO_REG_I_n_65;
  wire VIDEO_REG_I_n_66;
  wire VIDEO_REG_I_n_67;
  wire ch1_delay_cnt_en;
  wire cmnd_wr;
  wire [0:0]\cmnds_queued_reg[0] ;
  wire [0:0]\cmnds_queued_reg[7] ;
  wire [15:0]crnt_hsize;
  wire [31:16]crnt_start_address;
  wire datamover_idle;
  wire datamover_idle_reg;
  wire decerr_i_reg;
  wire decerr_i_reg_0;
  wire [15:0]dm_address;
  wire dma_decerr_reg;
  wire dma_err;
  wire dma_interr_reg;
  wire dma_slverr_reg;
  wire dmacntrl_ns0__3;
  wire dmacntrl_ns11_out__0;
  wire frame_number_i1;
  wire [2:0]\frame_ptr_out_reg[2] ;
  wire frame_sync_out0;
  wire frame_sync_reg;
  wire [15:0]\hsize_vid_reg[15] ;
  wire initial_frame;
  wire initial_frame_i_1_n_0;
  wire interr_i_reg;
  wire load_new_addr;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire mask_fsync_out_i;
  wire mm2s_all_idle;
  wire mm2s_all_lines_xfred;
  wire [0:0]mm2s_axi2ip_wrce;
  wire [1:0]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_fifo_pipe_empty;
  wire mm2s_frame_sync;
  wire mm2s_ftchcmdsts_idle;
  wire mm2s_halt;
  wire mm2s_packet_sof;
  wire mm2s_prmry_resetn;
  wire mm2s_regdir_idle;
  wire mm2s_soft_reset;
  wire mm2s_tstvect_fsync;
  wire mm2s_valid_frame_sync;
  wire mm2s_valid_frame_sync_cmb;
  wire mm2s_valid_video_prmtrs;
  wire [1:1]num_fstore_minus1;
  wire p_2_in;
  wire prmry_reset2;
  wire prmry_resetn_i_reg;
  wire prmtr_update_complete;
  wire [48:0]\s_axis_cmd_tdata_reg[63] ;
  wire [0:0]s_axis_cmd_tvalid_reg;
  wire s_axis_mm2s_cmd_tvalid;
  wire [2:0]slv_frame_ref_out;
  wire slverr_i_reg;
  wire slverr_i_reg_0;
  wire stop;
  wire stop_i;
  wire [15:0]\stride_vid_reg[15] ;
  wire sts_tready_reg;
  wire tstvect_fsync0;
  wire valid_frame_sync_d1;
  wire [12:0]\vsize_vid_reg[12] ;
  wire xfers_done;
  wire zero_hsize_err;
  wire zero_hsize_err0;
  wire zero_vsize_err;
  wire zero_vsize_err1;

  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(slv_frame_ref_out[0]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2]_0 [0]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(slv_frame_ref_out[1]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2]_0 [1]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(slv_frame_ref_out[2]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2]_0 [2]),
        .R(prmry_reset2));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [0]),
        .R(prmry_reset2));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [1]),
        .R(prmry_reset2));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [2]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [2]),
        .R(prmry_reset2));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [3]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [3]),
        .R(prmry_reset2));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [4]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [4]),
        .R(prmry_reset2));
  LUT6 #(
    .INIT(64'h888BBBBB888B8888)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_1 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2]_0 [0]),
        .I1(frame_number_i1),
        .I2(VIDEO_GENLOCK_I_n_1),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .I4(mm2s_dmacr[1]),
        .I5(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_1 ),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3C3C3C3C3C3C2C3C)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_2 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [3]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .I2(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .I3(num_fstore_minus1),
        .I4(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [2]),
        .I5(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [4]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_2 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .I2(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [2]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_2 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [3]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .I2(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [2]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_3 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [3]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .I2(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [2]),
        .I4(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [4]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0 ),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .R(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 [0]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .R(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 [1]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [2]),
        .R(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 [2]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [3]),
        .R(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 [3]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [4]),
        .R(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_2 ));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(tstvect_fsync0),
        .Q(mm2s_tstvect_fsync),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_valid_frame_sync_cmb),
        .Q(valid_frame_sync_d1),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(valid_frame_sync_d1),
        .Q(E),
        .R(prmry_reset2));
  LUT4 #(
    .INIT(16'h00AE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1 
       (.I0(mm2s_tstvect_fsync),
        .I1(ch1_delay_cnt_en),
        .I2(mm2s_packet_sof),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_0 ));
  axi_vdma_0_axi_vdma_cmdsts_if I_CMDSTS
       (.D({I_SM_n_9,I_SM_n_10,I_SM_n_11,I_SM_n_12,I_SM_n_13,I_SM_n_14,I_SM_n_15,I_SM_n_16,I_SM_n_17,I_SM_n_18,I_SM_n_19,I_SM_n_20,I_SM_n_21,I_SM_n_22,I_SM_n_23,I_SM_n_24,I_SM_n_25,I_SM_n_26,I_SM_n_27,I_SM_n_28,I_SM_n_29,I_SM_n_30,I_SM_n_31,I_SM_n_32,I_SM_n_33,I_SM_n_34,I_SM_n_35,I_SM_n_36,I_SM_n_37,I_SM_n_38,I_SM_n_39,I_SM_n_40,I_SM_n_41,I_SM_n_42,I_SM_n_43,I_SM_n_44,I_SM_n_45,I_SM_n_46,I_SM_n_47,I_SM_n_48,I_SM_n_49,I_SM_n_50,I_SM_n_51,I_SM_n_52,I_SM_n_53,I_SM_n_54,I_SM_n_55,I_SM_n_56,I_SM_n_57}),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2 (I_SM_n_4),
        .\INFERRED_GEN.cnt_i_reg[1] (\cmnds_queued_reg[0] ),
        .SR(SR),
        .decerr_i_reg_0(decerr_i_reg),
        .decerr_i_reg_1(decerr_i_reg_0),
        .dma_decerr_reg(dma_decerr_reg),
        .dma_slverr_reg(dma_slverr_reg),
        .dmacntrl_ns11_out__0(dmacntrl_ns11_out__0),
        .err_i_reg_0(dma_err),
        .frame_sync_reg(frame_sync_reg),
        .frame_sync_reg_reg(I_CMDSTS_n_7),
        .interr_i_reg_0(I_CMDSTS_n_1),
        .interr_i_reg_1(interr_i_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_all_lines_xfred(mm2s_all_lines_xfred),
        .mm2s_dmacr(mm2s_dmacr[0]),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .mm2s_soft_reset(mm2s_soft_reset),
        .prmry_reset2(prmry_reset2),
        .\s_axis_cmd_tdata_reg[63]_0 (\s_axis_cmd_tdata_reg[63] ),
        .s_axis_cmd_tvalid_reg_0(s_axis_mm2s_cmd_tvalid),
        .s_axis_cmd_tvalid_reg_1(s_axis_cmd_tvalid_reg),
        .s_axis_cmd_tvalid_reg_2(cmnd_wr),
        .slverr_i_reg_0(slverr_i_reg),
        .slverr_i_reg_1(slverr_i_reg_0),
        .stop_i(stop_i),
        .sts_tready_reg_0(m_axis_mm2s_sts_tready),
        .sts_tready_reg_1(sts_tready_reg),
        .xfers_done(xfers_done),
        .zero_hsize_err(zero_hsize_err),
        .zero_vsize_err(zero_vsize_err));
  axi_vdma_0_axi_vdma_sm I_SM
       (.CO(VIDEO_REG_I_n_67),
        .D({I_SM_n_9,I_SM_n_10,I_SM_n_11,I_SM_n_12,I_SM_n_13,I_SM_n_14,I_SM_n_15,I_SM_n_16,I_SM_n_17,I_SM_n_18,I_SM_n_19,I_SM_n_20,I_SM_n_21,I_SM_n_22,I_SM_n_23,I_SM_n_24,I_SM_n_25,I_SM_n_26,I_SM_n_27,I_SM_n_28,I_SM_n_29,I_SM_n_30,I_SM_n_31,I_SM_n_32,I_SM_n_33,I_SM_n_34,I_SM_n_35,I_SM_n_36,I_SM_n_37,I_SM_n_38,I_SM_n_39,I_SM_n_40,I_SM_n_41,I_SM_n_42,I_SM_n_43,I_SM_n_44,I_SM_n_45,I_SM_n_46,I_SM_n_47,I_SM_n_48,I_SM_n_49,I_SM_n_50,I_SM_n_51,I_SM_n_52,I_SM_n_53,I_SM_n_54,I_SM_n_55,I_SM_n_56,I_SM_n_57}),
        .\FSM_sequential_dmacntrl_cs_reg[2]_0 (I_CMDSTS_n_7),
        .\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_0 (I_SM_n_4),
        .\GEN_FREE_RUN_MODE.frame_sync_out_reg (mm2s_valid_video_prmtrs),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ),
        .\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 (crnt_hsize),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 (cmnd_wr),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 (s_axis_mm2s_cmd_tvalid),
        .Q(Q),
        .\VFLIP_DISABLE.dm_address_reg[15]_0 (dm_address),
        .\VFLIP_DISABLE.dm_address_reg[15]_1 ({VIDEO_REG_I_n_51,VIDEO_REG_I_n_52,VIDEO_REG_I_n_53,VIDEO_REG_I_n_54,VIDEO_REG_I_n_55,VIDEO_REG_I_n_56,VIDEO_REG_I_n_57,VIDEO_REG_I_n_58,VIDEO_REG_I_n_59,VIDEO_REG_I_n_60,VIDEO_REG_I_n_61,VIDEO_REG_I_n_62,VIDEO_REG_I_n_63,VIDEO_REG_I_n_64,VIDEO_REG_I_n_65,VIDEO_REG_I_n_66}),
        .\cmnds_queued_reg[0]_0 (\cmnds_queued_reg[0] ),
        .\cmnds_queued_reg[7]_0 (\cmnds_queued_reg[7] ),
        .crnt_start_address(crnt_start_address),
        .dma_err(dma_err),
        .dma_interr_reg(D),
        .dma_interr_reg_0(I_CMDSTS_n_1),
        .dma_interr_reg_1(dma_interr_reg),
        .dmacntrl_ns0__3(dmacntrl_ns0__3),
        .dmacntrl_ns11_out__0(dmacntrl_ns11_out__0),
        .frame_sync_out0(frame_sync_out0),
        .frame_sync_reg(frame_sync_reg),
        .load_new_addr(load_new_addr),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .mask_fsync_out_i(mask_fsync_out_i),
        .mm2s_all_lines_xfred(mm2s_all_lines_xfred),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce),
        .mm2s_dmacr(mm2s_dmacr[0]),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_ftchcmdsts_idle(mm2s_ftchcmdsts_idle),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .mm2s_soft_reset(mm2s_soft_reset),
        .p_2_in(p_2_in),
        .prmry_reset2(prmry_reset2),
        .tstvect_fsync0(tstvect_fsync0),
        .xfers_done(xfers_done),
        .zero_hsize_err(zero_hsize_err),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err(zero_vsize_err),
        .zero_vsize_err1(zero_vsize_err1));
  axi_vdma_0_axi_vdma_sts_mngr_63 I_STS_MNGR
       (.all_idle_reg_0(VIDEO_REG_I_n_2),
        .datamover_idle(datamover_idle),
        .datamover_idle_reg_0(datamover_idle_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_dmacr(mm2s_dmacr[0]),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_fifo_pipe_empty(mm2s_fifo_pipe_empty),
        .mm2s_ftchcmdsts_idle(mm2s_ftchcmdsts_idle),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .prmry_reset2(prmry_reset2),
        .prmry_resetn_i_reg(prmry_resetn_i_reg));
  axi_vdma_0_axi_vdma_genlock_mngr VIDEO_GENLOCK_I
       (.D(slv_frame_ref_out),
        .\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[2]_0 (\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[2] ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] (VIDEO_GENLOCK_I_n_1),
        .E(E),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ),
        .\frame_ptr_out_reg[2] (\frame_ptr_out_reg[2] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_dmacr(mm2s_dmacr[1]),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .mm2s_valid_frame_sync(mm2s_valid_frame_sync),
        .num_fstore_minus1(num_fstore_minus1),
        .prmry_reset2(prmry_reset2));
  axi_vdma_0_axi_vdma_vidreg_module_64 VIDEO_REG_I
       (.CO(VIDEO_REG_I_n_67),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 (mm2s_valid_video_prmtrs),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_1 (VIDEO_REG_I_n_2),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 (prmtr_update_complete),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1 (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] (crnt_start_address),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 (\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] (\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ),
        .\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] (\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ),
        .Q(Q),
        .\VFLIP_DISABLE.dm_address[3]_i_9 (\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1:0]),
        .\VFLIP_DISABLE.dm_address_reg[15] (dm_address),
        .dma_err(dma_err),
        .dmacntrl_ns0__3(dmacntrl_ns0__3),
        .frame_sync_reg(frame_sync_reg),
        .\hsize_vid_reg[15] (crnt_hsize),
        .\hsize_vid_reg[15]_0 (\hsize_vid_reg[15] ),
        .load_new_addr(load_new_addr),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_dmacr(mm2s_dmacr[0]),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_fifo_pipe_empty(mm2s_fifo_pipe_empty),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_ftchcmdsts_idle(mm2s_ftchcmdsts_idle),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .mm2s_regdir_idle(mm2s_regdir_idle),
        .mm2s_soft_reset(mm2s_soft_reset),
        .prmry_reset2(prmry_reset2),
        .\stride_vid_reg[15] ({VIDEO_REG_I_n_51,VIDEO_REG_I_n_52,VIDEO_REG_I_n_53,VIDEO_REG_I_n_54,VIDEO_REG_I_n_55,VIDEO_REG_I_n_56,VIDEO_REG_I_n_57,VIDEO_REG_I_n_58,VIDEO_REG_I_n_59,VIDEO_REG_I_n_60,VIDEO_REG_I_n_61,VIDEO_REG_I_n_62,VIDEO_REG_I_n_63,VIDEO_REG_I_n_64,VIDEO_REG_I_n_65,VIDEO_REG_I_n_66}),
        .\stride_vid_reg[15]_0 (\stride_vid_reg[15] ),
        .\vsize_vid_reg[12] (\vsize_vid_reg[12] ),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err1(zero_vsize_err1));
  LUT4 #(
    .INIT(16'h00E0)) 
    initial_frame_i_1
       (.I0(initial_frame),
        .I1(mm2s_frame_sync),
        .I2(mm2s_prmry_resetn),
        .I3(mm2s_dmasr),
        .O(initial_frame_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    initial_frame_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(initial_frame_i_1_n_0),
        .Q(initial_frame),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \num_fstore_minus1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(num_fstore_minus1),
        .R(prmry_reset2));
  FDRE stop_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(stop_i),
        .Q(stop),
        .R(prmry_reset2));
endmodule

(* ORIG_REF_NAME = "axi_vdma_mngr" *) 
module axi_vdma_0_axi_vdma_mngr__parameterized0
   (cmnd_wr,
    m_axis_s2mm_sts_tready,
    lsize_mismatch_err,
    lsize_more_mismatch_err,
    s2mm_all_idle,
    s2mm_valid_frame_sync,
    repeat_frame,
    stop_reg_0,
    s2mm_tstvect_fsync,
    s_axis_s2mm_cmd_tvalid,
    datamover_idle,
    prmtr_update_complete,
    s2mm_valid_video_prmtrs,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0 ,
    halted_set_i_reg,
    dma_err,
    Q,
    s2mm_ftchcmdsts_idle,
    \hsize_vid_reg[15] ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 ,
    frame_sync_out0,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ,
    slverr_i_reg,
    decerr_i_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 ,
    \s_axis_cmd_tdata_reg[63] ,
    \DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[2] ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 ,
    scndry_reset2,
    m_axi_s2mm_aclk,
    s2mm_all_lines_xfred,
    out,
    decerr_i_reg_0,
    slverr_i_reg_0,
    interr_i_reg,
    undrflo_err0,
    ovrflo_err0,
    s2mm_dmacr,
    s2mm_valid_frame_sync_cmb,
    stop_i,
    SR,
    E,
    datamover_idle_reg,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ,
    s2mm_frame_sync,
    ch2_delay_cnt_en,
    s2mm_packet_sof,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ,
    s2mm_dmasr,
    s2mm_soft_reset,
    s2mm_halt,
    \vert_count_reg[0] ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ,
    s2mm_regdir_idle,
    \cmnds_queued_reg[0] ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_2 ,
    mask_fsync_out_i,
    D,
    s2mm_axi2ip_wrce,
    dma_interr_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ,
    \vsize_vid_reg[12] ,
    \hsize_vid_reg[15]_0 ,
    \stride_vid_reg[15] ,
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ,
    \frame_ptr_out_reg[2] ,
    \cmnds_queued_reg[7] );
  output cmnd_wr;
  output m_axis_s2mm_sts_tready;
  output lsize_mismatch_err;
  output lsize_more_mismatch_err;
  output s2mm_all_idle;
  output s2mm_valid_frame_sync;
  output repeat_frame;
  output stop_reg_0;
  output s2mm_tstvect_fsync;
  output s_axis_s2mm_cmd_tvalid;
  output datamover_idle;
  output prmtr_update_complete;
  output s2mm_valid_video_prmtrs;
  output \DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0 ;
  output halted_set_i_reg;
  output dma_err;
  output [12:0]Q;
  output s2mm_ftchcmdsts_idle;
  output [15:0]\hsize_vid_reg[15] ;
  output [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 ;
  output frame_sync_out0;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  output slverr_i_reg;
  output decerr_i_reg;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 ;
  output [48:0]\s_axis_cmd_tdata_reg[63] ;
  output [2:0]\DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[2] ;
  output [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ;
  output [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 ;
  input scndry_reset2;
  input m_axi_s2mm_aclk;
  input s2mm_all_lines_xfred;
  input out;
  input decerr_i_reg_0;
  input slverr_i_reg_0;
  input interr_i_reg;
  input undrflo_err0;
  input ovrflo_err0;
  input [3:0]s2mm_dmacr;
  input s2mm_valid_frame_sync_cmb;
  input stop_i;
  input [0:0]SR;
  input [0:0]E;
  input datamover_idle_reg;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  input s2mm_frame_sync;
  input ch2_delay_cnt_en;
  input s2mm_packet_sof;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  input [0:0]s2mm_dmasr;
  input s2mm_soft_reset;
  input s2mm_halt;
  input \vert_count_reg[0] ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  input s2mm_regdir_idle;
  input [0:0]\cmnds_queued_reg[0] ;
  input [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 ;
  input \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_2 ;
  input mask_fsync_out_i;
  input [0:0]D;
  input [0:0]s2mm_axi2ip_wrce;
  input dma_interr_reg;
  input dma_slverr_reg;
  input dma_decerr_reg;
  input \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ;
  input [12:0]\vsize_vid_reg[12] ;
  input [15:0]\hsize_vid_reg[15]_0 ;
  input [15:0]\stride_vid_reg[15] ;
  input [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ;
  input [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ;
  input [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  input [2:0]\frame_ptr_out_reg[2] ;
  input [0:0]\cmnds_queued_reg[7] ;

  wire [0:0]D;
  wire [2:0]\DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[2] ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_3_n_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[2]_i_4_n_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_1_n_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0 ;
  wire [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 ;
  wire [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_2 ;
  wire [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ;
  wire [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0 ;
  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  wire [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ;
  wire [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ;
  wire I_CMDSTS_n_1;
  wire I_SM_n_10;
  wire I_SM_n_11;
  wire I_SM_n_12;
  wire I_SM_n_13;
  wire I_SM_n_14;
  wire I_SM_n_15;
  wire I_SM_n_16;
  wire I_SM_n_17;
  wire I_SM_n_18;
  wire I_SM_n_19;
  wire I_SM_n_20;
  wire I_SM_n_21;
  wire I_SM_n_22;
  wire I_SM_n_23;
  wire I_SM_n_24;
  wire I_SM_n_25;
  wire I_SM_n_26;
  wire I_SM_n_27;
  wire I_SM_n_28;
  wire I_SM_n_29;
  wire I_SM_n_30;
  wire I_SM_n_31;
  wire I_SM_n_32;
  wire I_SM_n_33;
  wire I_SM_n_34;
  wire I_SM_n_35;
  wire I_SM_n_36;
  wire I_SM_n_37;
  wire I_SM_n_38;
  wire I_SM_n_39;
  wire I_SM_n_40;
  wire I_SM_n_41;
  wire I_SM_n_42;
  wire I_SM_n_43;
  wire I_SM_n_44;
  wire I_SM_n_45;
  wire I_SM_n_46;
  wire I_SM_n_47;
  wire I_SM_n_48;
  wire I_SM_n_49;
  wire I_SM_n_5;
  wire I_SM_n_50;
  wire I_SM_n_51;
  wire I_SM_n_52;
  wire I_SM_n_53;
  wire I_SM_n_54;
  wire I_SM_n_55;
  wire I_SM_n_56;
  wire I_SM_n_8;
  wire I_SM_n_9;
  wire [12:0]Q;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ;
  wire [0:0]SR;
  wire VIDEO_GENLOCK_I_n_1;
  wire VIDEO_GENLOCK_I_n_2;
  wire VIDEO_GENLOCK_I_n_3;
  wire VIDEO_GENLOCK_I_n_4;
  wire VIDEO_GENLOCK_I_n_5;
  wire VIDEO_REG_I_n_17;
  wire VIDEO_REG_I_n_51;
  wire VIDEO_REG_I_n_52;
  wire VIDEO_REG_I_n_53;
  wire VIDEO_REG_I_n_54;
  wire VIDEO_REG_I_n_55;
  wire VIDEO_REG_I_n_56;
  wire VIDEO_REG_I_n_57;
  wire VIDEO_REG_I_n_58;
  wire VIDEO_REG_I_n_59;
  wire VIDEO_REG_I_n_60;
  wire VIDEO_REG_I_n_61;
  wire VIDEO_REG_I_n_62;
  wire VIDEO_REG_I_n_63;
  wire VIDEO_REG_I_n_64;
  wire VIDEO_REG_I_n_65;
  wire VIDEO_REG_I_n_66;
  wire VIDEO_REG_I_n_67;
  wire ch2_delay_cnt_en;
  wire cmnd_wr;
  wire [0:0]\cmnds_queued_reg[0] ;
  wire [0:0]\cmnds_queued_reg[7] ;
  wire [31:16]crnt_start_address;
  wire datamover_idle;
  wire datamover_idle_reg;
  wire decerr_i_reg;
  wire decerr_i_reg_0;
  wire [15:0]dm_address;
  wire [4:0]dm_prev_frame_number;
  wire dm_prev_frame_number0;
  wire dma_decerr_reg;
  wire dma_err;
  wire dma_interr_reg;
  wire dma_slverr_reg;
  wire [2:0]\frame_ptr_out_reg[2] ;
  wire frame_sync_out0;
  wire halted_set_i0;
  wire halted_set_i_reg;
  wire [15:0]\hsize_vid_reg[15] ;
  wire [15:0]\hsize_vid_reg[15]_0 ;
  wire initial_frame;
  wire initial_frame_i_1__0_n_0;
  wire interr_i_reg;
  wire load_new_addr;
  wire lsize_mismatch_err;
  wire lsize_more_mismatch_err;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire mask_fsync_out_i;
  wire [1:1]num_fstore_minus1;
  wire out;
  wire ovrflo_err0;
  wire prmtr_update_complete;
  wire repeat_frame;
  wire [4:0]repeat_frame_nmbr;
  wire repeat_frame_nmbr0;
  wire repeat_frame_nmbr1;
  wire s2mm_all_idle;
  wire s2mm_all_lines_xfred;
  wire [0:0]s2mm_axi2ip_wrce;
  wire [3:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire s2mm_frame_sync;
  wire s2mm_ftchcmdsts_idle;
  wire s2mm_halt;
  wire s2mm_packet_sof;
  wire s2mm_regdir_idle;
  wire s2mm_soft_reset;
  wire s2mm_tstvect_fsync;
  wire s2mm_valid_frame_sync;
  wire s2mm_valid_frame_sync_cmb;
  wire s2mm_valid_video_prmtrs;
  wire [48:0]\s_axis_cmd_tdata_reg[63] ;
  wire s_axis_s2mm_cmd_tvalid;
  wire scndry_reset2;
  wire [2:0]slv_frame_ref_out;
  wire slverr_i_reg;
  wire slverr_i_reg_0;
  wire stop_i;
  wire stop_reg_0;
  wire [15:0]\stride_vid_reg[15] ;
  wire tstvect_fsync0;
  wire tstvect_fsync_d2;
  wire undrflo_err0;
  wire valid_frame_sync_d1;
  wire valid_frame_sync_d2;
  wire \vert_count_reg[0] ;
  wire [12:0]\vsize_vid_reg[12] ;
  wire zero_hsize_err;
  wire zero_hsize_err0;
  wire zero_vsize_err;
  wire zero_vsize_err0;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF6)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_3 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [1]),
        .I1(num_fstore_minus1),
        .I2(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [2]),
        .I3(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [0]),
        .I4(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [3]),
        .I5(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [4]),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[2]_i_4 
       (.I0(s2mm_dmacr[2]),
        .I1(valid_frame_sync_d2),
        .I2(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_3_n_0 ),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DFFFF)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_1 
       (.I0(num_fstore_minus1),
        .I1(s2mm_dmacr[1]),
        .I2(initial_frame),
        .I3(s2mm_dmasr),
        .I4(out),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2 
       (.I0(valid_frame_sync_d2),
        .I1(repeat_frame),
        .I2(s2mm_dmacr[3]),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0 ),
        .D(VIDEO_GENLOCK_I_n_5),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [0]),
        .R(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0 ),
        .D(VIDEO_GENLOCK_I_n_4),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [1]),
        .R(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0 ),
        .D(VIDEO_GENLOCK_I_n_3),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [2]),
        .R(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0 ),
        .D(VIDEO_GENLOCK_I_n_2),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [3]),
        .R(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0 ),
        .D(VIDEO_GENLOCK_I_n_1),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [4]),
        .R(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_1_n_0 ));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [0]),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [0]),
        .R(scndry_reset2));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [1]),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [1]),
        .R(scndry_reset2));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [2]),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [2]),
        .R(scndry_reset2));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [3]),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [3]),
        .R(scndry_reset2));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [4]),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [4]),
        .R(scndry_reset2));
  LUT3 #(
    .INIT(8'h2A)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number[4]_i_1 
       (.I0(valid_frame_sync_d2),
        .I1(repeat_frame),
        .I2(s2mm_dmacr[3]),
        .O(dm_prev_frame_number0));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(dm_prev_frame_number0),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [0]),
        .Q(dm_prev_frame_number[0]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(dm_prev_frame_number0),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [1]),
        .Q(dm_prev_frame_number[1]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(dm_prev_frame_number0),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [2]),
        .Q(dm_prev_frame_number[2]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(dm_prev_frame_number0),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [3]),
        .Q(dm_prev_frame_number[3]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(dm_prev_frame_number0),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [4]),
        .Q(dm_prev_frame_number[4]),
        .R(scndry_reset2));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(slv_frame_ref_out[0]),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 [0]),
        .R(scndry_reset2));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(slv_frame_ref_out[1]),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 [1]),
        .R(scndry_reset2));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(slv_frame_ref_out[2]),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 [2]),
        .R(scndry_reset2));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(slv_frame_ref_out[2]),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 [3]),
        .R(scndry_reset2));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(slv_frame_ref_out[2]),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 [4]),
        .R(scndry_reset2));
  LUT2 #(
    .INIT(4'hB)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1 
       (.I0(valid_frame_sync_d2),
        .I1(out),
        .O(repeat_frame_nmbr1));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(repeat_frame_nmbr0),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [0]),
        .Q(repeat_frame_nmbr[0]),
        .R(repeat_frame_nmbr1));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(repeat_frame_nmbr0),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [1]),
        .Q(repeat_frame_nmbr[1]),
        .R(repeat_frame_nmbr1));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(repeat_frame_nmbr0),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [2]),
        .Q(repeat_frame_nmbr[2]),
        .R(repeat_frame_nmbr1));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(repeat_frame_nmbr0),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [3]),
        .Q(repeat_frame_nmbr[3]),
        .R(repeat_frame_nmbr1));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(repeat_frame_nmbr0),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [4]),
        .Q(repeat_frame_nmbr[4]),
        .R(repeat_frame_nmbr1));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(repeat_frame_nmbr0),
        .D(repeat_frame_nmbr0),
        .Q(repeat_frame),
        .R(repeat_frame_nmbr1));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(tstvect_fsync0),
        .Q(s2mm_tstvect_fsync),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_valid_frame_sync_cmb),
        .Q(valid_frame_sync_d1),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_d2_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(valid_frame_sync_d1),
        .Q(valid_frame_sync_d2),
        .R(scndry_reset2));
  LUT4 #(
    .INIT(16'h00AE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_1 
       (.I0(s2mm_tstvect_fsync),
        .I1(ch2_delay_cnt_en),
        .I2(s2mm_packet_sof),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0 ));
  axi_vdma_0_axi_vdma_cmdsts_if__parameterized0 I_CMDSTS
       (.D({I_SM_n_8,I_SM_n_9,I_SM_n_10,I_SM_n_11,I_SM_n_12,I_SM_n_13,I_SM_n_14,I_SM_n_15,I_SM_n_16,I_SM_n_17,I_SM_n_18,I_SM_n_19,I_SM_n_20,I_SM_n_21,I_SM_n_22,I_SM_n_23,I_SM_n_24,I_SM_n_25,I_SM_n_26,I_SM_n_27,I_SM_n_28,I_SM_n_29,I_SM_n_30,I_SM_n_31,I_SM_n_32,I_SM_n_33,I_SM_n_34,I_SM_n_35,I_SM_n_36,I_SM_n_37,I_SM_n_38,I_SM_n_39,I_SM_n_40,I_SM_n_41,I_SM_n_42,I_SM_n_43,I_SM_n_44,I_SM_n_45,I_SM_n_46,I_SM_n_47,I_SM_n_48,I_SM_n_49,I_SM_n_50,I_SM_n_51,I_SM_n_52,I_SM_n_53,I_SM_n_54,I_SM_n_55,I_SM_n_56}),
        .E(E),
        .\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_0 (repeat_frame_nmbr0),
        .SR(SR),
        .decerr_i_reg_0(decerr_i_reg),
        .decerr_i_reg_1(decerr_i_reg_0),
        .dma_decerr_reg(dma_decerr_reg),
        .dma_slverr_reg(dma_slverr_reg),
        .err_i_reg_0(dma_err),
        .interr_i_reg_0(I_CMDSTS_n_1),
        .interr_i_reg_1(interr_i_reg),
        .lsize_mismatch_err(lsize_mismatch_err),
        .lsize_more_mismatch_err(lsize_more_mismatch_err),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .out(out),
        .ovrflo_err0(ovrflo_err0),
        .\s_axis_cmd_tdata_reg[63]_0 (\s_axis_cmd_tdata_reg[63] ),
        .s_axis_cmd_tvalid_reg_0(s_axis_s2mm_cmd_tvalid),
        .s_axis_cmd_tvalid_reg_1(cmnd_wr),
        .scndry_reset2(scndry_reset2),
        .slverr_i_reg_0(slverr_i_reg),
        .slverr_i_reg_1(slverr_i_reg_0),
        .undrflo_err0(undrflo_err0),
        .zero_hsize_err(zero_hsize_err),
        .zero_vsize_err(zero_vsize_err));
  axi_vdma_0_axi_vdma_sm__parameterized0 I_SM
       (.CO(VIDEO_REG_I_n_67),
        .D({I_SM_n_8,I_SM_n_9,I_SM_n_10,I_SM_n_11,I_SM_n_12,I_SM_n_13,I_SM_n_14,I_SM_n_15,I_SM_n_16,I_SM_n_17,I_SM_n_18,I_SM_n_19,I_SM_n_20,I_SM_n_21,I_SM_n_22,I_SM_n_23,I_SM_n_24,I_SM_n_25,I_SM_n_26,I_SM_n_27,I_SM_n_28,I_SM_n_29,I_SM_n_30,I_SM_n_31,I_SM_n_32,I_SM_n_33,I_SM_n_34,I_SM_n_35,I_SM_n_36,I_SM_n_37,I_SM_n_38,I_SM_n_39,I_SM_n_40,I_SM_n_41,I_SM_n_42,I_SM_n_43,I_SM_n_44,I_SM_n_45,I_SM_n_46,I_SM_n_47,I_SM_n_48,I_SM_n_49,I_SM_n_50,I_SM_n_51,I_SM_n_52,I_SM_n_53,I_SM_n_54,I_SM_n_55,I_SM_n_56}),
        .\FSM_sequential_dmacntrl_cs_reg[0]_0 (dma_err),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .\GEN_FREE_RUN_MODE.frame_sync_out_reg (s2mm_valid_video_prmtrs),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 ),
        .\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 (\hsize_vid_reg[15] ),
        .\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_0 (s_axis_s2mm_cmd_tvalid),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 (cmnd_wr),
        .Q(Q),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg (D),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 (\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ),
        .\VFLIP_DISABLE.dm_address_reg[15]_0 (dm_address),
        .\VFLIP_DISABLE.dm_address_reg[15]_1 ({VIDEO_REG_I_n_51,VIDEO_REG_I_n_52,VIDEO_REG_I_n_53,VIDEO_REG_I_n_54,VIDEO_REG_I_n_55,VIDEO_REG_I_n_56,VIDEO_REG_I_n_57,VIDEO_REG_I_n_58,VIDEO_REG_I_n_59,VIDEO_REG_I_n_60,VIDEO_REG_I_n_61,VIDEO_REG_I_n_62,VIDEO_REG_I_n_63,VIDEO_REG_I_n_64,VIDEO_REG_I_n_65,VIDEO_REG_I_n_66}),
        .\cmnds_queued_reg[0]_0 (\cmnds_queued_reg[0] ),
        .\cmnds_queued_reg[7]_0 (\cmnds_queued_reg[7] ),
        .crnt_start_address(crnt_start_address),
        .datamover_idle(datamover_idle),
        .dma_interr_reg(I_CMDSTS_n_1),
        .dma_interr_reg_0(dma_interr_reg),
        .frame_sync_out0(frame_sync_out0),
        .halted_set_i0(halted_set_i0),
        .load_new_addr(load_new_addr),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .mask_fsync_out_i(mask_fsync_out_i),
        .out(out),
        .s2mm_all_lines_xfred(s2mm_all_lines_xfred),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce),
        .s2mm_dmacr(s2mm_dmacr[0]),
        .s2mm_frame_sync(s2mm_frame_sync),
        .s2mm_ftchcmdsts_idle(s2mm_ftchcmdsts_idle),
        .s2mm_halt(s2mm_halt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .scndry_reset2(scndry_reset2),
        .tstvect_fsync_d2(tstvect_fsync_d2),
        .\vert_count_reg[0]_0 (\vert_count_reg[0] ),
        .\vsize_vid_reg[12] (I_SM_n_5),
        .zero_hsize_err(zero_hsize_err),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err(zero_vsize_err),
        .zero_vsize_err0(zero_vsize_err0));
  axi_vdma_0_axi_vdma_sts_mngr I_STS_MNGR
       (.all_idle_reg_0(VIDEO_REG_I_n_17),
        .datamover_idle(datamover_idle),
        .datamover_idle_reg_0(datamover_idle_reg),
        .halted_set_i0(halted_set_i0),
        .halted_set_i_reg_0(halted_set_i_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_dmacr(s2mm_dmacr[0]),
        .s2mm_dmasr(s2mm_dmasr),
        .scndry_reset2(scndry_reset2));
  axi_vdma_0_axi_vdma_genlock_mngr__parameterized0 VIDEO_GENLOCK_I
       (.D({VIDEO_GENLOCK_I_n_1,VIDEO_GENLOCK_I_n_2,VIDEO_GENLOCK_I_n_3,VIDEO_GENLOCK_I_n_4,VIDEO_GENLOCK_I_n_5}),
        .\DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[2]_0 (\DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[2] ),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_2_0 (\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[2]_i_4_n_0 ),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1] (\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_3_n_0 ),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4] (repeat_frame_nmbr),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 (\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 ),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 (\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_2 ),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_2 (\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 ),
        .Q(dm_prev_frame_number),
        .\frame_ptr_out_reg[2] (\frame_ptr_out_reg[2] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .num_fstore_minus1(num_fstore_minus1),
        .out(out),
        .s2mm_dmacr(s2mm_dmacr[2:1]),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_valid_frame_sync(s2mm_valid_frame_sync),
        .scndry_reset2(scndry_reset2),
        .slv_frame_ref_out(slv_frame_ref_out),
        .valid_frame_sync_d2(valid_frame_sync_d2));
  axi_vdma_0_axi_vdma_vidreg_module VIDEO_REG_I
       (.CO(VIDEO_REG_I_n_67),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 (s2mm_valid_video_prmtrs),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_1 (VIDEO_REG_I_n_17),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 (prmtr_update_complete),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1 (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] (\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] (\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ),
        .\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] (crnt_start_address),
        .\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 (\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ),
        .Q(Q),
        .\VFLIP_DISABLE.dm_address[31]_i_3__0 (\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [1:0]),
        .\VFLIP_DISABLE.dm_address_reg[15] (dm_address),
        .\hsize_vid_reg[15] (\hsize_vid_reg[15] ),
        .\hsize_vid_reg[15]_0 (\hsize_vid_reg[15]_0 ),
        .load_new_addr(load_new_addr),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_frame_sync(s2mm_frame_sync),
        .s2mm_ftchcmdsts_idle(s2mm_ftchcmdsts_idle),
        .s2mm_regdir_idle(s2mm_regdir_idle),
        .scndry_reset2(scndry_reset2),
        .\stride_vid_reg[15] ({VIDEO_REG_I_n_51,VIDEO_REG_I_n_52,VIDEO_REG_I_n_53,VIDEO_REG_I_n_54,VIDEO_REG_I_n_55,VIDEO_REG_I_n_56,VIDEO_REG_I_n_57,VIDEO_REG_I_n_58,VIDEO_REG_I_n_59,VIDEO_REG_I_n_60,VIDEO_REG_I_n_61,VIDEO_REG_I_n_62,VIDEO_REG_I_n_63,VIDEO_REG_I_n_64,VIDEO_REG_I_n_65,VIDEO_REG_I_n_66}),
        .\stride_vid_reg[15]_0 (\stride_vid_reg[15] ),
        .tstvect_fsync0(tstvect_fsync0),
        .tstvect_fsync_d2(tstvect_fsync_d2),
        .\vsize_vid_reg[12] (\vsize_vid_reg[12] ),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err0(zero_vsize_err0),
        .zero_vsize_err_reg(I_SM_n_5));
  LUT4 #(
    .INIT(16'h0E00)) 
    initial_frame_i_1__0
       (.I0(initial_frame),
        .I1(s2mm_frame_sync),
        .I2(s2mm_dmasr),
        .I3(out),
        .O(initial_frame_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    initial_frame_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(initial_frame_i_1__0_n_0),
        .Q(initial_frame),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \num_fstore_minus1_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(num_fstore_minus1),
        .R(scndry_reset2));
  FDRE stop_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(stop_i),
        .Q(stop_reg_0),
        .R(scndry_reset2));
endmodule

(* ORIG_REF_NAME = "axi_vdma_reg_if" *) 
module axi_vdma_0_axi_vdma_reg_if
   (s_axi_lite_rdata,
    D,
    out,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[7] ,
    mm2s_introut,
    s2mm_introut,
    s_axi_lite_awready,
    s_axi_lite_wready,
    s_axi_lite_arready,
    s_axi_lite_bvalid,
    s_axi_lite_rvalid,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ,
    mm2s_axi2ip_wrce,
    \dmacr_i_reg[2] ,
    in0,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ,
    irqdelay_wren_i0,
    s2mm_axi2ip_wrce,
    irqthresh_wren_i0,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[0] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ,
    SR,
    s_axi_lite_aclk,
    prmry_reset2,
    m_axi_mm2s_aclk,
    prmry_reset2_0,
    m_axi_s2mm_aclk,
    mm2s_ip2axi_introut,
    s2mm_ip2axi_introut,
    Q,
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]_0 ,
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 ,
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0 ,
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 ,
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]_0 ,
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 ,
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]_0 ,
    s_axi_lite_wvalid,
    s_axi_lite_awvalid,
    s_axi_lite_arvalid,
    s_axi_lite_resetn,
    s_axi_lite_bready,
    s_axi_lite_rready,
    mm2s_prmry_resetn,
    mm2s_soft_reset,
    stop,
    mm2s_dmacr,
    mm2s_ioc_irq_set,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 ,
    mm2s_dmasr,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 ,
    ioc_irq_reg,
    dly_irq_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23] ,
    ch1_irqdelay_status,
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ,
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ,
    s2mm_dmacr,
    \dmacr_i_reg[0] ,
    s2mm_ioc_irq_set,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_2 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_3 ,
    s2mm_dmasr,
    s2mm_prmry_resetn,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ,
    ip2axi_rddata_int_inferred_i_63__0,
    ioc_irq_reg_0,
    lsize_err_reg,
    ip2axi_rddata_int_inferred_i_77__0,
    ip2axi_rddata_int_inferred_i_79__0,
    ip2axi_rddata_int_inferred_i_83__0,
    ch1_dly_irq_set,
    lsize_mismatch_err,
    ch2_dly_irq_set,
    dly_irq_reg_0,
    lsize_more_mismatch_err,
    lsize_more_err_reg,
    s_axi_lite_araddr,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 ,
    s_axi_lite_wdata,
    s_axi_lite_awaddr);
  output [31:0]s_axi_lite_rdata;
  output [31:0]D;
  output [1:0]out;
  output [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] ;
  output [2:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[7] ;
  output mm2s_introut;
  output s2mm_introut;
  output s_axi_lite_awready;
  output s_axi_lite_wready;
  output s_axi_lite_arready;
  output s_axi_lite_bvalid;
  output s_axi_lite_rvalid;
  output [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ;
  output [8:0]mm2s_axi2ip_wrce;
  output \dmacr_i_reg[2] ;
  output [23:0]in0;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ;
  output irqdelay_wren_i0;
  output [9:0]s2mm_axi2ip_wrce;
  output irqthresh_wren_i0;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[0] ;
  output [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3] ;
  output [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input prmry_reset2;
  input m_axi_mm2s_aclk;
  input prmry_reset2_0;
  input m_axi_s2mm_aclk;
  input mm2s_ip2axi_introut;
  input s2mm_ip2axi_introut;
  input [4:0]Q;
  input [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]_0 ;
  input [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 ;
  input [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0 ;
  input [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 ;
  input [2:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]_0 ;
  input [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 ;
  input [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]_0 ;
  input s_axi_lite_wvalid;
  input s_axi_lite_awvalid;
  input s_axi_lite_arvalid;
  input s_axi_lite_resetn;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input mm2s_prmry_resetn;
  input mm2s_soft_reset;
  input stop;
  input [17:0]mm2s_dmacr;
  input mm2s_ioc_irq_set;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ;
  input [23:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ;
  input [17:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ;
  input [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ;
  input [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ;
  input [23:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 ;
  input mm2s_dmasr;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 ;
  input [4:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 ;
  input ioc_irq_reg;
  input dly_irq_reg;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2 ;
  input [7:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23] ;
  input [7:0]ch1_irqdelay_status;
  input \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ;
  input \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ;
  input [2:0]s2mm_dmacr;
  input \dmacr_i_reg[0] ;
  input s2mm_ioc_irq_set;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0] ;
  input [9:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] ;
  input [9:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 ;
  input [3:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13] ;
  input [23:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 ;
  input [7:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_2 ;
  input [4:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] ;
  input [7:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_3 ;
  input [0:0]s2mm_dmasr;
  input s2mm_prmry_resetn;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_1 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ;
  input [3:0]ip2axi_rddata_int_inferred_i_63__0;
  input ioc_irq_reg_0;
  input lsize_err_reg;
  input ip2axi_rddata_int_inferred_i_77__0;
  input ip2axi_rddata_int_inferred_i_79__0;
  input ip2axi_rddata_int_inferred_i_83__0;
  input ch1_dly_irq_set;
  input lsize_mismatch_err;
  input ch2_dly_irq_set;
  input dly_irq_reg_0;
  input lsize_more_mismatch_err;
  input lsize_more_err_reg;
  input [5:0]s_axi_lite_araddr;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 ;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 ;
  input [31:0]s_axi_lite_wdata;
  input [5:0]s_axi_lite_awaddr;

  wire [31:0]D;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3] ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] ;
  wire [2:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ;
  wire [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ;
  wire [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ;
  wire [4:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ;
  wire [7:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23] ;
  wire [23:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] ;
  wire [17:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ;
  wire [23:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[0] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19] ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_0 ;
  wire [4:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14] ;
  wire [9:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] ;
  wire [9:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 ;
  wire [7:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_2 ;
  wire [7:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_3 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30] ;
  wire [23:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 ;
  wire [3:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9]_0 ;
  wire [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 ;
  wire [2:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]_0 ;
  wire [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 ;
  wire [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 ;
  wire [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]_0 ;
  wire [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]_0 ;
  wire [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0 ;
  wire [4:0]Q;
  wire [0:0]SR;
  wire ch1_dly_irq_set;
  wire [7:0]ch1_irqdelay_status;
  wire ch2_dly_irq_set;
  wire dly_irq_reg;
  wire dly_irq_reg_0;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[2] ;
  wire [23:0]in0;
  wire ioc_irq_reg;
  wire ioc_irq_reg_0;
  wire [3:0]ip2axi_rddata_int_inferred_i_63__0;
  wire ip2axi_rddata_int_inferred_i_77__0;
  wire ip2axi_rddata_int_inferred_i_79__0;
  wire ip2axi_rddata_int_inferred_i_83__0;
  wire irqdelay_wren_i0;
  wire irqthresh_wren_i0;
  wire lsize_err_reg;
  wire lsize_mismatch_err;
  wire lsize_more_err_reg;
  wire lsize_more_mismatch_err;
  wire m_axi_mm2s_aclk;
  wire m_axi_s2mm_aclk;
  wire [8:0]mm2s_axi2ip_wrce;
  (* async_reg = "true" *) wire [4:0]mm2s_chnl_current_frame_cdc_tig;
  wire [17:0]mm2s_dmacr;
  wire mm2s_dmasr;
  (* async_reg = "true" *) wire [4:0]mm2s_genlock_pair_frame_cdc_tig;
  wire mm2s_introut;
  wire mm2s_ioc_irq_set;
  (* async_reg = "true" *) wire [4:0]mm2s_ip2axi_frame_ptr_ref_cdc_tig;
  (* async_reg = "true" *) wire [4:0]mm2s_ip2axi_frame_store_cdc_tig;
  wire mm2s_ip2axi_introut;
  wire mm2s_prmry_resetn;
  wire mm2s_soft_reset;
  wire [1:0]out;
  wire prmry_reset2;
  wire prmry_reset2_0;
  wire [9:0]s2mm_axi2ip_wrce;
  (* async_reg = "true" *) wire [12:0]s2mm_capture_dm_done_vsize_counter_cdc_tig;
  (* async_reg = "true" *) wire [15:0]s2mm_capture_hsize_at_uf_err_cdc_tig;
  (* async_reg = "true" *) wire [4:0]s2mm_chnl_current_frame_cdc_tig;
  wire [2:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  (* async_reg = "true" *) wire [4:0]s2mm_genlock_pair_frame_cdc_tig;
  wire s2mm_introut;
  wire s2mm_ioc_irq_set;
  (* async_reg = "true" *) wire [4:0]s2mm_ip2axi_frame_ptr_ref_cdc_tig;
  (* async_reg = "true" *) wire [4:0]s2mm_ip2axi_frame_store_cdc_tig;
  wire s2mm_ip2axi_introut;
  wire s2mm_prmry_resetn;
  wire s_axi_lite_aclk;
  wire [5:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [5:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_resetn;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire stop;

  axi_vdma_0_axi_vdma_lite_if \GEN_AXI_LITE_IF.AXI_LITE_IF_I 
       (.D(D),
        .\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg (\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ),
        .\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg (\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[7]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[7] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_0 (s2mm_axi2ip_wrce[1]),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_1 (s2mm_axi2ip_wrce[2]),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0 (s2mm_ip2axi_frame_ptr_ref_cdc_tig),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 (mm2s_ip2axi_frame_store_cdc_tig),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 (s2mm_ip2axi_frame_store_cdc_tig),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 (mm2s_ip2axi_frame_ptr_ref_cdc_tig),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_3 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_1 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_1 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[0]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[0] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10]_1 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_1 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_2 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_3 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_2 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_4 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_3 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2]_1 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_1 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_2 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_1 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]_1 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9]_1 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9]_0 ),
        .SR(SR),
        .ch1_dly_irq_set(ch1_dly_irq_set),
        .ch1_irqdelay_status(ch1_irqdelay_status),
        .ch2_dly_irq_set(ch2_dly_irq_set),
        .dly_irq_reg(dly_irq_reg),
        .dly_irq_reg_0(dly_irq_reg_0),
        .\dmacr_i_reg[0] (\dmacr_i_reg[0] ),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .in0(in0),
        .ioc_irq_reg(ioc_irq_reg),
        .ioc_irq_reg_0(ioc_irq_reg_0),
        .ip2axi_rddata_int_inferred_i_63__0_0(ip2axi_rddata_int_inferred_i_63__0),
        .ip2axi_rddata_int_inferred_i_77__0_0(ip2axi_rddata_int_inferred_i_77__0),
        .ip2axi_rddata_int_inferred_i_79__0_0(ip2axi_rddata_int_inferred_i_79__0),
        .ip2axi_rddata_int_inferred_i_83__0_0(ip2axi_rddata_int_inferred_i_83__0),
        .irqdelay_wren_i0(irqdelay_wren_i0),
        .irqthresh_wren_i0(irqthresh_wren_i0),
        .lsize_err_reg(lsize_err_reg),
        .lsize_mismatch_err(lsize_mismatch_err),
        .lsize_more_err_reg(lsize_more_err_reg),
        .lsize_more_mismatch_err(lsize_more_mismatch_err),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .mm2s_soft_reset(mm2s_soft_reset),
        .out(out),
        .prmry_reset2(prmry_reset2),
        .prmry_reset2_0(prmry_reset2_0),
        .s2mm_axi2ip_wrce({s2mm_axi2ip_wrce[9:3],s2mm_axi2ip_wrce[0]}),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_ioc_irq_set(s2mm_ioc_irq_set),
        .s2mm_prmry_resetn(s2mm_prmry_resetn),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_resetn(s_axi_lite_resetn),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .stop(stop));
  axi_vdma_0_cdc_sync__parameterized2 \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I 
       (.SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_introut(mm2s_introut),
        .mm2s_ip2axi_introut(mm2s_ip2axi_introut),
        .prmry_reset2(prmry_reset2),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 [0]),
        .Q(mm2s_chnl_current_frame_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 [1]),
        .Q(mm2s_chnl_current_frame_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 [2]),
        .Q(mm2s_chnl_current_frame_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 [3]),
        .Q(mm2s_chnl_current_frame_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 [4]),
        .Q(mm2s_chnl_current_frame_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]_0 [0]),
        .Q(mm2s_genlock_pair_frame_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]_0 [1]),
        .Q(mm2s_genlock_pair_frame_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]_0 [2]),
        .Q(mm2s_genlock_pair_frame_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]_0 [2]),
        .Q(mm2s_genlock_pair_frame_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]_0 [2]),
        .Q(mm2s_genlock_pair_frame_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(mm2s_ip2axi_frame_ptr_ref_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(mm2s_ip2axi_frame_ptr_ref_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(mm2s_ip2axi_frame_ptr_ref_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(mm2s_ip2axi_frame_ptr_ref_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(mm2s_ip2axi_frame_ptr_ref_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 [0]),
        .Q(mm2s_ip2axi_frame_store_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 [1]),
        .Q(mm2s_ip2axi_frame_store_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 [2]),
        .Q(mm2s_ip2axi_frame_store_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 [3]),
        .Q(mm2s_ip2axi_frame_store_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 [4]),
        .Q(mm2s_ip2axi_frame_store_cdc_tig[4]),
        .R(1'b0));
  axi_vdma_0_cdc_sync__parameterized2_68 \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I 
       (.SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmry_reset2_0(prmry_reset2_0),
        .s2mm_introut(s2mm_introut),
        .s2mm_ip2axi_introut(s2mm_ip2axi_introut),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 [0]),
        .Q(s2mm_chnl_current_frame_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 [1]),
        .Q(s2mm_chnl_current_frame_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 [2]),
        .Q(s2mm_chnl_current_frame_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 [3]),
        .Q(s2mm_chnl_current_frame_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 [4]),
        .Q(s2mm_chnl_current_frame_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]_0 [0]),
        .Q(s2mm_genlock_pair_frame_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]_0 [1]),
        .Q(s2mm_genlock_pair_frame_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]_0 [2]),
        .Q(s2mm_genlock_pair_frame_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]_0 [3]),
        .Q(s2mm_genlock_pair_frame_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]_0 [4]),
        .Q(s2mm_genlock_pair_frame_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]_0 [0]),
        .Q(s2mm_ip2axi_frame_ptr_ref_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]_0 [1]),
        .Q(s2mm_ip2axi_frame_ptr_ref_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]_0 [2]),
        .Q(s2mm_ip2axi_frame_ptr_ref_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]_0 [3]),
        .Q(s2mm_ip2axi_frame_ptr_ref_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]_0 [4]),
        .Q(s2mm_ip2axi_frame_ptr_ref_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0 [0]),
        .Q(s2mm_ip2axi_frame_store_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0 [1]),
        .Q(s2mm_ip2axi_frame_store_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0 [2]),
        .Q(s2mm_ip2axi_frame_store_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0 [3]),
        .Q(s2mm_ip2axi_frame_store_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0 [4]),
        .Q(s2mm_ip2axi_frame_store_cdc_tig[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_reg_module" *) 
module axi_vdma_0_axi_vdma_reg_module
   (\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] ,
    mm2s_soft_reset,
    out,
    reset_counts,
    dma_interr_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    ioc_irq_reg,
    dly_irq_reg,
    mm2s_dmasr,
    mm2s_ip2axi_introut,
    mm2s_regdir_idle,
    s_soft_reset_i0,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    prmry_resetn_i_reg,
    ch1_delay_zero,
    ch1_thresh_count1,
    Q,
    E,
    err_irq_reg,
    \reg_module_hsize_reg[0] ,
    \reg_module_hsize_reg[15] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ,
    \reg_module_vsize_reg[12] ,
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ,
    \reg_module_hsize_reg[4] ,
    \reg_module_hsize_reg[5] ,
    \reg_module_hsize_reg[6] ,
    \reg_module_hsize_reg[12] ,
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ,
    p_2_in,
    prmtr_updt_complete_i_reg,
    frame_number_i1,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2] ,
    \ptr_ref_i_reg[4]_0 ,
    \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3] ,
    halted_reg,
    mm2s_irqdelay_wren,
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] ,
    SR,
    mm2s_axi2ip_wrce,
    D,
    m_axi_mm2s_aclk,
    \dmacr_i_reg[2] ,
    in0,
    reset_counts_reg,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    ioc_irq_reg_0,
    dly_irq_reg_0,
    \dmacr_i_reg[0] ,
    halted_reg_0,
    prmtr_updt_complete_i_reg_0,
    prmry_in,
    mm2s_halt_cmplt,
    halt_reset,
    ch1_delay_cnt_en,
    mm2s_frame_sync,
    mm2s_packet_sof,
    s_axis_cmd_tvalid_reg,
    ch1_dly_irq_set,
    mm2s_mask_fsync_out,
    mm2s_tstvect_fsync,
    mm2s_valid_frame_sync,
    stop,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 ,
    dma_err,
    mm2s_halt,
    prmtr_update_complete,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2] ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3] ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_0 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] ,
    initial_frame,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ,
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 );
  output [18:0]\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] ;
  output mm2s_soft_reset;
  output [31:0]out;
  output reset_counts;
  output dma_interr_reg;
  output dma_slverr_reg;
  output dma_decerr_reg;
  output ioc_irq_reg;
  output dly_irq_reg;
  output mm2s_dmasr;
  output mm2s_ip2axi_introut;
  output mm2s_regdir_idle;
  output s_soft_reset_i0;
  output [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  output prmry_resetn_i_reg;
  output ch1_delay_zero;
  output ch1_thresh_count1;
  output [4:0]Q;
  output [0:0]E;
  output err_irq_reg;
  output \reg_module_hsize_reg[0] ;
  output [15:0]\reg_module_hsize_reg[15] ;
  output [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ;
  output [12:0]\reg_module_vsize_reg[12] ;
  output [15:0]\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  output [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ;
  output [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ;
  output \reg_module_hsize_reg[4] ;
  output \reg_module_hsize_reg[5] ;
  output \reg_module_hsize_reg[6] ;
  output \reg_module_hsize_reg[12] ;
  output \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ;
  output p_2_in;
  output prmtr_updt_complete_i_reg;
  output frame_number_i1;
  output [3:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2] ;
  output [4:0]\ptr_ref_i_reg[4]_0 ;
  output [0:0]\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3] ;
  output [0:0]halted_reg;
  output mm2s_irqdelay_wren;
  output [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] ;
  input [0:0]SR;
  input [8:0]mm2s_axi2ip_wrce;
  input [31:0]D;
  input m_axi_mm2s_aclk;
  input \dmacr_i_reg[2] ;
  input [23:0]in0;
  input reset_counts_reg;
  input dma_interr_reg_0;
  input dma_slverr_reg_0;
  input dma_decerr_reg_0;
  input ioc_irq_reg_0;
  input dly_irq_reg_0;
  input \dmacr_i_reg[0] ;
  input halted_reg_0;
  input prmtr_updt_complete_i_reg_0;
  input prmry_in;
  input mm2s_halt_cmplt;
  input halt_reset;
  input ch1_delay_cnt_en;
  input mm2s_frame_sync;
  input mm2s_packet_sof;
  input s_axis_cmd_tvalid_reg;
  input ch1_dly_irq_set;
  input mm2s_mask_fsync_out;
  input mm2s_tstvect_fsync;
  input mm2s_valid_frame_sync;
  input stop;
  input [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 ;
  input dma_err;
  input mm2s_halt;
  input prmtr_update_complete;
  input [0:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] ;
  input [1:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2] ;
  input \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ;
  input \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3] ;
  input \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_0 ;
  input \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] ;
  input initial_frame;
  input [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ;
  input [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ;

  wire [31:0]D;
  wire [15:0]\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  wire \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ;
  wire [0:0]\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3] ;
  wire [3:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2] ;
  wire [0:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] ;
  wire [1:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2] ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3] ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ;
  wire [0:0]E;
  wire [18:0]\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] ;
  wire [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 ;
  wire [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_79 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_80 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_81 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_82 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_83 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_84 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_85 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_86 ;
  wire I_DMA_REGISTER_n_38;
  wire I_DMA_REGISTER_n_39;
  wire I_DMA_REGISTER_n_40;
  wire I_DMA_REGISTER_n_41;
  wire I_DMA_REGISTER_n_42;
  wire [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] ;
  wire [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ;
  wire [4:0]Q;
  wire [0:0]SR;
  wire ch1_delay_cnt_en;
  wire ch1_delay_zero;
  wire ch1_dly_irq_set;
  wire ch1_thresh_count1;
  wire dly_irq_reg;
  wire dly_irq_reg_0;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_err;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[2] ;
  wire err_irq_reg;
  wire frame_number_i1;
  wire halt_reset;
  wire [0:0]halted_reg;
  wire halted_reg_0;
  wire [23:0]in0;
  wire initial_frame;
  wire ioc_irq_reg;
  wire ioc_irq_reg_0;
  wire m_axi_mm2s_aclk;
  wire [8:0]mm2s_axi2ip_wrce;
  wire [3:3]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_frame_sync;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_ip2axi_introut;
  wire mm2s_irqdelay_wren;
  wire mm2s_mask_fsync_out;
  wire mm2s_packet_sof;
  wire mm2s_regdir_idle;
  wire mm2s_soft_reset;
  wire mm2s_tstvect_fsync;
  wire mm2s_valid_frame_sync;
  wire [31:0]out;
  wire p_2_in;
  wire prmry_in;
  wire prmry_resetn_i_reg;
  wire prmtr_update_complete;
  wire prmtr_updt_complete_i_reg;
  wire prmtr_updt_complete_i_reg_0;
  wire [4:0]\ptr_ref_i_reg[4]_0 ;
  wire \reg_module_hsize_reg[0] ;
  wire \reg_module_hsize_reg[12] ;
  wire [15:0]\reg_module_hsize_reg[15] ;
  wire \reg_module_hsize_reg[4] ;
  wire \reg_module_hsize_reg[5] ;
  wire \reg_module_hsize_reg[6] ;
  wire [12:0]\reg_module_vsize_reg[12] ;
  wire reset_counts;
  wire reset_counts_reg;
  wire s_axis_cmd_tvalid_reg;
  wire s_soft_reset_i0;
  wire stop;

  axi_vdma_0_axi_vdma_regdirect \GEN_REG_DIRECT_MODE.REGDIRECT_I 
       (.D(D),
        .\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 (\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ),
        .\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_1 (\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1] (\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [1:0]),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2] (mm2s_soft_reset),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg (s_axis_cmd_tvalid_reg),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 (mm2s_dmasr),
        .Q({I_DMA_REGISTER_n_38,I_DMA_REGISTER_n_39,I_DMA_REGISTER_n_40,I_DMA_REGISTER_n_41,I_DMA_REGISTER_n_42}),
        .SR(SR),
        .in0({\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_79 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_80 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_81 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_82 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_83 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_84 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_85 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_86 }),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce[8:3]),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_regdir_idle(mm2s_regdir_idle),
        .prmtr_update_complete(prmtr_update_complete),
        .prmtr_updt_complete_i_reg_0(prmtr_updt_complete_i_reg),
        .prmtr_updt_complete_i_reg_1(prmtr_updt_complete_i_reg_0),
        .\reg_module_hsize_reg[0]_0 (\reg_module_hsize_reg[0] ),
        .\reg_module_hsize_reg[12]_0 (\reg_module_hsize_reg[12] ),
        .\reg_module_hsize_reg[15]_0 (\reg_module_hsize_reg[15] ),
        .\reg_module_hsize_reg[4]_0 (\reg_module_hsize_reg[4] ),
        .\reg_module_hsize_reg[5]_0 (\reg_module_hsize_reg[5] ),
        .\reg_module_hsize_reg[6]_0 (\reg_module_hsize_reg[6] ),
        .\reg_module_vsize_reg[12]_0 (\reg_module_vsize_reg[12] ),
        .stop(stop));
  axi_vdma_0_axi_vdma_register I_DMA_REGISTER
       (.D({D[31:16],D[14:3],D[1]}),
        .\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0 (\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3] ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2] (\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2] ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] (\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] (\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2] (\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2] ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_0 (\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_0 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3] (\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3] ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] (\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 (\ptr_ref_i_reg[4]_0 [4:1]),
        .E(E),
        .\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 (\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [18:2]),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 (\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ),
        .\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 (\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] ),
        .\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 (\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ),
        .Q({Q[4:2],I_DMA_REGISTER_n_38,I_DMA_REGISTER_n_39,I_DMA_REGISTER_n_40,I_DMA_REGISTER_n_41,I_DMA_REGISTER_n_42,Q[1:0]}),
        .SR(SR),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch1_delay_zero(ch1_delay_zero),
        .ch1_dly_irq_set(ch1_dly_irq_set),
        .ch1_thresh_count1(ch1_thresh_count1),
        .dly_irq_reg_0(dly_irq_reg),
        .dly_irq_reg_1(dly_irq_reg_0),
        .dma_decerr_reg_0(dma_decerr_reg),
        .dma_decerr_reg_1(dma_decerr_reg_0),
        .dma_err(dma_err),
        .dma_interr_reg_0(dma_interr_reg),
        .dma_interr_reg_1(dma_interr_reg_0),
        .dma_slverr_reg_0(dma_slverr_reg),
        .dma_slverr_reg_1(dma_slverr_reg_0),
        .\dmacr_i_reg[0]_0 (\dmacr_i_reg[0] ),
        .\dmacr_i_reg[1]_0 (\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [1:0]),
        .\dmacr_i_reg[2]_0 (mm2s_soft_reset),
        .\dmacr_i_reg[2]_1 (\dmacr_i_reg[2] ),
        .err_irq_reg_0(err_irq_reg),
        .frame_number_i1(frame_number_i1),
        .halt_reset(halt_reset),
        .halted_reg_0(mm2s_dmasr),
        .halted_reg_1(halted_reg),
        .halted_reg_2(halted_reg_0),
        .initial_frame(initial_frame),
        .ioc_irq_reg_0(ioc_irq_reg),
        .ioc_irq_reg_1(ioc_irq_reg_0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce[1:0]),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_ip2axi_introut(mm2s_ip2axi_introut),
        .mm2s_irqdelay_wren(mm2s_irqdelay_wren),
        .mm2s_mask_fsync_out(mm2s_mask_fsync_out),
        .mm2s_packet_sof(mm2s_packet_sof),
        .mm2s_tstvect_fsync(mm2s_tstvect_fsync),
        .mm2s_valid_frame_sync(mm2s_valid_frame_sync),
        .p_2_in(p_2_in),
        .prmry_in(prmry_in),
        .prmry_resetn_i_reg(prmry_resetn_i_reg),
        .reset_counts_reg_0(reset_counts),
        .reset_counts_reg_1(reset_counts_reg),
        .s_axis_cmd_tvalid_reg(s_axis_cmd_tvalid_reg),
        .s_soft_reset_i0(s_soft_reset_i0));
  axi_vdma_0_axi_vdma_reg_mux LITE_READ_MUX_I
       (.in0({in0[23:4],\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_79 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_80 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_81 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_82 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_83 ,in0[3:1],\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_84 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_85 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_86 ,in0[0]}),
        .out(out));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[0]),
        .Q(\ptr_ref_i_reg[4]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[1]),
        .Q(\ptr_ref_i_reg[4]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[2]),
        .Q(\ptr_ref_i_reg[4]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[3]),
        .Q(\ptr_ref_i_reg[4]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[4]),
        .Q(\ptr_ref_i_reg[4]_0 [4]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_reg_module" *) 
module axi_vdma_0_axi_vdma_reg_module__parameterized0
   (s2mm_dmacr,
    s2mm_soft_reset,
    out,
    reset_counts,
    dma_interr_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    lsize_err_reg,
    ioc_irq_reg,
    dly_irq_reg,
    lsize_more_err_reg,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ,
    s2mm_dmasr,
    s2mm_ip2axi_introut,
    s2mm_regdir_idle,
    s_soft_reset_i0,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ,
    prmry_resetn_i_reg,
    ch2_delay_zero,
    ch2_thresh_count1,
    E,
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] ,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ,
    Q,
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[12] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[2] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[3] ,
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[7] ,
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[9] ,
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[10] ,
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[11] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[30] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[29] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[28] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[27] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[26] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[25] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[24] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[23] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[22] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[21] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[20] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[19] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[18] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[17] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[16] ,
    lsize_more_err_reg_0,
    err_irq_reg,
    dly_irq_reg_0,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[11] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ,
    \reg_module_hsize_reg[15] ,
    \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ,
    \reg_module_vsize_reg[12] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[10] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[9] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[7] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[3] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[2] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[1] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[0] ,
    halt_i_reg,
    stop_i,
    halted_reg,
    halted_reg_0,
    \DM_GEN_SYNCEN_BIT.dmacr_i_reg[15] ,
    \dmacr_i_reg[0] ,
    s2mm_irqdelay_wren,
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4] ,
    \ptr_ref_i_reg[4]_0 ,
    SR,
    s2mm_axi2ip_wrce,
    D,
    m_axi_s2mm_aclk,
    \dmacr_i_reg[2] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ,
    reset_counts_reg,
    irqdelay_wren_i0,
    irqthresh_wren_i0,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    lsize_err_reg_0,
    ioc_irq_reg_0,
    dly_irq_reg_1,
    lsize_more_err_reg_1,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ,
    halted_reg_1,
    prmtr_updt_complete_i_reg,
    prmry_in,
    s2mm_halt_cmplt,
    halt_reset,
    ch2_delay_cnt_en,
    s2mm_frame_sync,
    s2mm_packet_sof,
    s_axis_cmd_tvalid_reg,
    ch2_dly_irq_set,
    s2mm_mask_fsync_out,
    s2mm_tstvect_fsync,
    s2mm_valid_frame_sync,
    \dmacr_i_reg[0]_0 ,
    regdir_idle_i_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] ,
    s2mm_halt,
    dma_err,
    prmtr_update_complete,
    repeat_frame,
    datamover_idle,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ,
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 );
  output [20:0]s2mm_dmacr;
  output s2mm_soft_reset;
  output [31:0]out;
  output reset_counts;
  output dma_interr_reg;
  output dma_slverr_reg;
  output dma_decerr_reg;
  output lsize_err_reg;
  output ioc_irq_reg;
  output dly_irq_reg;
  output lsize_more_err_reg;
  output \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ;
  output [0:0]s2mm_dmasr;
  output s2mm_ip2axi_introut;
  output s2mm_regdir_idle;
  output s_soft_reset_i0;
  output [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  output prmry_resetn_i_reg;
  output ch2_delay_zero;
  output ch2_thresh_count1;
  output [0:0]E;
  output \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] ;
  output \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ;
  output [3:0]Q;
  output [3:0]\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[12] ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[2] ;
  output [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ;
  output [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[3] ;
  output \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[7] ;
  output \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[9] ;
  output \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[10] ;
  output \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[11] ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[30] ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[29] ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[28] ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[27] ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[26] ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[25] ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[24] ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[23] ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[22] ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[21] ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[20] ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[19] ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[18] ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[17] ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[16] ;
  output lsize_more_err_reg_0;
  output err_irq_reg;
  output dly_irq_reg_0;
  output \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[11] ;
  output [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ;
  output [15:0]\reg_module_hsize_reg[15] ;
  output [15:0]\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  output [12:0]\reg_module_vsize_reg[12] ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[10] ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[9] ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[7] ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[3] ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[2] ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[1] ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[0] ;
  output halt_i_reg;
  output stop_i;
  output halted_reg;
  output [0:0]halted_reg_0;
  output \DM_GEN_SYNCEN_BIT.dmacr_i_reg[15] ;
  output \dmacr_i_reg[0] ;
  output s2mm_irqdelay_wren;
  output [4:0]\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4] ;
  output [4:0]\ptr_ref_i_reg[4]_0 ;
  input [0:0]SR;
  input [9:0]s2mm_axi2ip_wrce;
  input [31:0]D;
  input m_axi_s2mm_aclk;
  input \dmacr_i_reg[2] ;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ;
  input reset_counts_reg;
  input irqdelay_wren_i0;
  input irqthresh_wren_i0;
  input dma_interr_reg_0;
  input dma_slverr_reg_0;
  input dma_decerr_reg_0;
  input lsize_err_reg_0;
  input ioc_irq_reg_0;
  input dly_irq_reg_1;
  input lsize_more_err_reg_1;
  input \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  input halted_reg_1;
  input prmtr_updt_complete_i_reg;
  input prmry_in;
  input s2mm_halt_cmplt;
  input halt_reset;
  input ch2_delay_cnt_en;
  input s2mm_frame_sync;
  input s2mm_packet_sof;
  input s_axis_cmd_tvalid_reg;
  input ch2_dly_irq_set;
  input s2mm_mask_fsync_out;
  input s2mm_tstvect_fsync;
  input s2mm_valid_frame_sync;
  input \dmacr_i_reg[0]_0 ;
  input regdir_idle_i_reg;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] ;
  input [2:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13] ;
  input [7:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ;
  input [7:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] ;
  input s2mm_halt;
  input dma_err;
  input prmtr_update_complete;
  input repeat_frame;
  input datamover_idle;
  input [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ;
  input [4:0]\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ;

  wire [31:0]D;
  wire [15:0]\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  wire \DM_GEN_SYNCEN_BIT.dmacr_i_reg[15] ;
  wire [0:0]E;
  wire \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] ;
  wire [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ;
  wire \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[10] ;
  wire \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[11] ;
  wire [3:0]\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[12] ;
  wire \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[7] ;
  wire \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[9] ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] ;
  wire [2:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13] ;
  wire [7:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ;
  wire [7:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[0] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[10] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[11] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[1] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[2] ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[3] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[7] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[9] ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[16] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[17] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[18] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[19] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[20] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[21] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[22] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[23] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[24] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[25] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[26] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[27] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[28] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[29] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[2] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[30] ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[3] ;
  wire I_DMA_REGISTER_n_47;
  wire I_DMA_REGISTER_n_48;
  wire I_DMA_REGISTER_n_49;
  wire I_DMA_REGISTER_n_51;
  wire [3:0]Q;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  wire [4:0]\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4] ;
  wire [4:0]\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ;
  wire [0:0]SR;
  wire ch2_delay_cnt_en;
  wire ch2_delay_zero;
  wire ch2_dly_irq_set;
  wire ch2_thresh_count1;
  wire datamover_idle;
  wire dly_irq_reg;
  wire dly_irq_reg_0;
  wire dly_irq_reg_1;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_err;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[0]_0 ;
  wire \dmacr_i_reg[2] ;
  wire err_irq_reg;
  wire halt_i_reg;
  wire halt_reset;
  wire halted_reg;
  wire [0:0]halted_reg_0;
  wire halted_reg_1;
  wire ioc_irq_reg;
  wire ioc_irq_reg_0;
  wire irqdelay_wren_i0;
  wire irqthresh_wren_i0;
  wire lsize_err_reg;
  wire lsize_err_reg_0;
  wire lsize_more_err_reg;
  wire lsize_more_err_reg_0;
  wire lsize_more_err_reg_1;
  wire m_axi_s2mm_aclk;
  wire [31:0]out;
  wire prmry_in;
  wire prmry_resetn_i_reg;
  wire prmtr_update_complete;
  wire prmtr_updt_complete_i_reg;
  wire [4:0]\ptr_ref_i_reg[4]_0 ;
  wire [15:0]\reg_module_hsize_reg[15] ;
  wire [12:0]\reg_module_vsize_reg[12] ;
  wire regdir_idle_i_reg;
  wire repeat_frame;
  wire reset_counts;
  wire reset_counts_reg;
  wire [9:0]s2mm_axi2ip_wrce;
  wire [20:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire s2mm_frame_sync;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_ip2axi_introut;
  wire s2mm_irqdelay_wren;
  wire s2mm_mask_fsync_out;
  wire s2mm_packet_sof;
  wire s2mm_prmtr_updt_complete;
  wire s2mm_regdir_idle;
  wire s2mm_soft_reset;
  wire s2mm_tstvect_fsync;
  wire s2mm_valid_frame_sync;
  wire s_axis_cmd_tvalid_reg;
  wire s_soft_reset_i0;
  wire stop_i;

  axi_vdma_0_axi_vdma_regdirect__parameterized0 \GEN_REG_DIRECT_MODE.REGDIRECT_I 
       (.D(D),
        .\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 (\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ),
        .\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[10] (\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[10] ),
        .\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[11] (\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[11] ),
        .\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[7] (\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[7] ),
        .\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[9] (\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[9] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2] (s2mm_soft_reset),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[0]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[0] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[10]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[10] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[11]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[11] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[1]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[1] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[2]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[2] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[3]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[3] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[7]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[7] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[9]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[9] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[16]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[16] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[17]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[17] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[18]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[18] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[19]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[19] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[20]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[20] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[21]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[21] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[22]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[22] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[23]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[23] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[24]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[24] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[25]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[25] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[26]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[26] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[27]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[27] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[28]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[28] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[29]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[29] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[2]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[2] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[30]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[30] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_1 (\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[3]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[3] ),
        .Q({I_DMA_REGISTER_n_47,I_DMA_REGISTER_n_48,I_DMA_REGISTER_n_49,I_DMA_REGISTER_n_51}),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmtr_updt_complete_i_reg_0(prmtr_updt_complete_i_reg),
        .\reg_module_hsize_reg[15]_0 (\reg_module_hsize_reg[15] ),
        .\reg_module_vsize_reg[12]_0 (\reg_module_vsize_reg[12] ),
        .regdir_idle_i_reg_0(regdir_idle_i_reg),
        .regdir_idle_i_reg_1(s_axis_cmd_tvalid_reg),
        .run_stop_d1_reg_0(s2mm_dmacr[0]),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce[9:4]),
        .s2mm_dmacr({s2mm_dmacr[20:5],s2mm_dmacr[2]}),
        .s2mm_prmtr_updt_complete(s2mm_prmtr_updt_complete),
        .s2mm_regdir_idle(s2mm_regdir_idle));
  axi_vdma_0_axi_vdma_register__parameterized0 I_DMA_REGISTER
       (.D(D),
        .\DM_GEN_SYNCEN_BIT.dmacr_i_reg[15]_0 (\DM_GEN_SYNCEN_BIT.dmacr_i_reg[15] ),
        .E(E),
        .\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]_0 (\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] ),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0 (\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 (\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ),
        .\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[12]_0 ({\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[12] [3],I_DMA_REGISTER_n_47,I_DMA_REGISTER_n_48,I_DMA_REGISTER_n_49,\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[12] [2],I_DMA_REGISTER_n_51,\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[12] [1:0]}),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13] ({\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13] [2],\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13] [0]}),
        .Q(Q),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 (\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 (\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ),
        .\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 (\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4] ),
        .\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1 (\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ),
        .SR(SR),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_delay_zero(ch2_delay_zero),
        .ch2_dly_irq_set(ch2_dly_irq_set),
        .ch2_thresh_count1(ch2_thresh_count1),
        .datamover_idle(datamover_idle),
        .dly_irq_reg_0(dly_irq_reg),
        .dly_irq_reg_1(dly_irq_reg_0),
        .dly_irq_reg_2(dly_irq_reg_1),
        .dma_decerr_reg_0(dma_decerr_reg),
        .dma_decerr_reg_1(dma_decerr_reg_0),
        .dma_err(dma_err),
        .dma_interr_reg_0(dma_interr_reg),
        .dma_interr_reg_1(dma_interr_reg_0),
        .dma_slverr_reg_0(dma_slverr_reg),
        .dma_slverr_reg_1(dma_slverr_reg_0),
        .\dmacr_i_reg[0]_0 (\dmacr_i_reg[0] ),
        .\dmacr_i_reg[0]_1 (\dmacr_i_reg[0]_0 ),
        .\dmacr_i_reg[2]_0 (s2mm_soft_reset),
        .\dmacr_i_reg[2]_1 (\dmacr_i_reg[2] ),
        .err_irq_reg_0(err_irq_reg),
        .halt_i_reg(halt_i_reg),
        .halt_reset(halt_reset),
        .halted_reg_0(s2mm_dmasr),
        .halted_reg_1(halted_reg),
        .halted_reg_2(halted_reg_0),
        .halted_reg_3(halted_reg_1),
        .ioc_irq_reg_0(ioc_irq_reg),
        .ioc_irq_reg_1(ioc_irq_reg_0),
        .irqdelay_wren_i0(irqdelay_wren_i0),
        .irqthresh_wren_i0(irqthresh_wren_i0),
        .lsize_err_reg_0(lsize_err_reg),
        .lsize_err_reg_1(lsize_err_reg_0),
        .lsize_more_err_reg_0(lsize_more_err_reg),
        .lsize_more_err_reg_1(lsize_more_err_reg_0),
        .lsize_more_err_reg_2(lsize_more_err_reg_1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmry_in(prmry_in),
        .prmry_resetn_i_reg(prmry_resetn_i_reg),
        .prmtr_update_complete(prmtr_update_complete),
        .repeat_frame(repeat_frame),
        .reset_counts_reg_0(reset_counts),
        .reset_counts_reg_1(reset_counts_reg),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce[3:1]),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_frame_sync(s2mm_frame_sync),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_ip2axi_introut(s2mm_ip2axi_introut),
        .s2mm_irqdelay_wren(s2mm_irqdelay_wren),
        .s2mm_mask_fsync_out(s2mm_mask_fsync_out),
        .s2mm_packet_sof(s2mm_packet_sof),
        .s2mm_prmtr_updt_complete(s2mm_prmtr_updt_complete),
        .s2mm_tstvect_fsync(s2mm_tstvect_fsync),
        .s2mm_valid_frame_sync(s2mm_valid_frame_sync),
        .s_axis_cmd_tvalid_reg(s_axis_cmd_tvalid_reg),
        .s_soft_reset_i0(s_soft_reset_i0),
        .stop_i(stop_i));
  axi_vdma_0_axi_vdma_reg_mux__parameterized0 LITE_READ_MUX_I
       (.\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ),
        .out(out));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[8]),
        .Q(\ptr_ref_i_reg[4]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[9]),
        .Q(\ptr_ref_i_reg[4]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[10]),
        .Q(\ptr_ref_i_reg[4]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[11]),
        .Q(\ptr_ref_i_reg[4]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[12]),
        .Q(\ptr_ref_i_reg[4]_0 [4]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_reg_mux" *) 
module axi_vdma_0_axi_vdma_reg_mux
   (out,
    in0);
  output [31:0]out;
  input [31:0]in0;

  (* DONT_TOUCH *) wire [31:0]ip2axi_rddata_int;

  assign ip2axi_rddata_int = in0[31:0];
  assign out[31:0] = ip2axi_rddata_int;
endmodule

(* ORIG_REF_NAME = "axi_vdma_reg_mux" *) 
module axi_vdma_0_axi_vdma_reg_mux__parameterized0
   (out,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] );
  output [31:0]out;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ;

  (* DONT_TOUCH *) wire [31:0]ip2axi_rddata_int;

  assign ip2axi_rddata_int = \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] [31:0];
  assign out[31:0] = ip2axi_rddata_int;
endmodule

(* ORIG_REF_NAME = "axi_vdma_regdirect" *) 
module axi_vdma_0_axi_vdma_regdirect
   (mm2s_regdir_idle,
    \reg_module_hsize_reg[0]_0 ,
    \reg_module_hsize_reg[15]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 ,
    \reg_module_vsize_reg[12]_0 ,
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ,
    in0,
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 ,
    \reg_module_hsize_reg[4]_0 ,
    \reg_module_hsize_reg[5]_0 ,
    \reg_module_hsize_reg[6]_0 ,
    \reg_module_hsize_reg[12]_0 ,
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_1 ,
    prmtr_updt_complete_i_reg_0,
    SR,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1] ,
    m_axi_mm2s_aclk,
    prmtr_updt_complete_i_reg_1,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ,
    stop,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2] ,
    mm2s_dmacr,
    Q,
    mm2s_frame_sync,
    prmtr_update_complete,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ,
    mm2s_axi2ip_wrce,
    D);
  output mm2s_regdir_idle;
  output \reg_module_hsize_reg[0]_0 ;
  output [15:0]\reg_module_hsize_reg[15]_0 ;
  output [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 ;
  output [12:0]\reg_module_vsize_reg[12]_0 ;
  output [15:0]\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ;
  output [7:0]in0;
  output [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 ;
  output [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 ;
  output \reg_module_hsize_reg[4]_0 ;
  output \reg_module_hsize_reg[5]_0 ;
  output \reg_module_hsize_reg[6]_0 ;
  output \reg_module_hsize_reg[12]_0 ;
  output \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_1 ;
  output prmtr_updt_complete_i_reg_0;
  input [0:0]SR;
  input [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1] ;
  input m_axi_mm2s_aclk;
  input prmtr_updt_complete_i_reg_1;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  input stop;
  input [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2] ;
  input [0:0]mm2s_dmacr;
  input [4:0]Q;
  input mm2s_frame_sync;
  input prmtr_update_complete;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ;
  input [5:0]mm2s_axi2ip_wrce;
  input [31:0]D;

  wire [31:0]D;
  wire [15:0]\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ;
  wire \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 ;
  wire [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ;
  wire [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2] ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [7:0]in0;
  wire ip2axi_rddata_int_inferred_i_60_n_0;
  wire ip2axi_rddata_int_inferred_i_61_n_0;
  wire ip2axi_rddata_int_inferred_i_62_n_0;
  wire ip2axi_rddata_int_inferred_i_63_n_0;
  wire ip2axi_rddata_int_inferred_i_64_n_0;
  wire ip2axi_rddata_int_inferred_i_71_n_0;
  wire ip2axi_rddata_int_inferred_i_72_n_0;
  wire ip2axi_rddata_int_inferred_i_73_n_0;
  wire ip2axi_rddata_int_inferred_i_78_n_0;
  wire ip2axi_rddata_int_inferred_i_79_n_0;
  wire ip2axi_rddata_int_inferred_i_80_n_0;
  wire ip2axi_rddata_int_inferred_i_81_n_0;
  wire ip2axi_rddata_int_inferred_i_82_n_0;
  wire ip2axi_rddata_int_inferred_i_83_n_0;
  wire ip2axi_rddata_int_inferred_i_84_n_0;
  wire ip2axi_rddata_int_inferred_i_85_n_0;
  wire m_axi_mm2s_aclk;
  wire [5:0]mm2s_axi2ip_wrce;
  wire [0:0]mm2s_dmacr;
  wire mm2s_frame_sync;
  wire mm2s_prmtr_updt_complete;
  wire mm2s_regdir_idle;
  wire prmtr_update_complete;
  wire prmtr_updt_complete_i_reg_0;
  wire prmtr_updt_complete_i_reg_1;
  wire \reg_module_hsize_reg[0]_0 ;
  wire \reg_module_hsize_reg[12]_0 ;
  wire [15:0]\reg_module_hsize_reg[15]_0 ;
  wire \reg_module_hsize_reg[4]_0 ;
  wire \reg_module_hsize_reg[5]_0 ;
  wire \reg_module_hsize_reg[6]_0 ;
  wire [12:0]\reg_module_vsize_reg[12]_0 ;
  wire regdir_idle_i_i_1_n_0;
  wire run_stop_d1;
  wire stop;

  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[0]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [0]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[10]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [10]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[11]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [11]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[12]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [12]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[13]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [13]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[14]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [14]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[15]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [15]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[1]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [1]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[2]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [2]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[3]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [3]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[4]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [4]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[5]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [5]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[6]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [6]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[7]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [7]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[8]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [8]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[9]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[0]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[10]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[11]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[12]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[13]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[14]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[15]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[16]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[17]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[18]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[19]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[1]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[20]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[21]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[22]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[23]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[24]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[25]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[26]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[27]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[28]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[29]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[2]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[30]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[31]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[3]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[4]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[5]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[6]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[7]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[8]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[9]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[0]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[10]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[11]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[12]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[13]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[14]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[15]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[16]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[17]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[18]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[19]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[1]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[20]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[21]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[22]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[23]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[24]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[25]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[26]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[27]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[28]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[29]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[2]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[30]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[31]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[3]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[4]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[5]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[6]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[7]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[8]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[9]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[0]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[10]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[11]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[12]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[13]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[14]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[15]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[16]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[17]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[18]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[19]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[1]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[20]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[21]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[22]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[23]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[24]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[25]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[26]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[27]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[28]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[29]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[2]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[30]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[31]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[3]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[4]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[5]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[6]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[7]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[8]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[9]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [9]),
        .R(SR));
  LUT5 #(
    .INIT(32'h003A0000)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_i_1 
       (.I0(mm2s_prmtr_updt_complete),
        .I1(mm2s_frame_sync),
        .I2(prmtr_update_complete),
        .I3(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ),
        .I4(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ),
        .O(prmtr_updt_complete_i_reg_0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    ip2axi_rddata_int_inferred_i_21
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [11]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .I3(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [11]),
        .I4(ip2axi_rddata_int_inferred_i_60_n_0),
        .O(in0[7]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    ip2axi_rddata_int_inferred_i_22
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [10]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .I3(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [10]),
        .I4(ip2axi_rddata_int_inferred_i_61_n_0),
        .O(in0[6]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    ip2axi_rddata_int_inferred_i_23
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [9]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .I3(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [9]),
        .I4(ip2axi_rddata_int_inferred_i_62_n_0),
        .O(in0[5]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    ip2axi_rddata_int_inferred_i_24
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [8]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .I3(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [8]),
        .I4(ip2axi_rddata_int_inferred_i_63_n_0),
        .O(in0[4]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    ip2axi_rddata_int_inferred_i_25
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .I3(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [7]),
        .I4(ip2axi_rddata_int_inferred_i_64_n_0),
        .O(in0[3]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    ip2axi_rddata_int_inferred_i_29
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [3]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .I3(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [3]),
        .I4(ip2axi_rddata_int_inferred_i_71_n_0),
        .O(in0[2]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    ip2axi_rddata_int_inferred_i_30
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .I3(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [2]),
        .I4(ip2axi_rddata_int_inferred_i_72_n_0),
        .O(in0[1]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    ip2axi_rddata_int_inferred_i_31
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [1]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .I3(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [1]),
        .I4(ip2axi_rddata_int_inferred_i_73_n_0),
        .O(in0[0]));
  LUT5 #(
    .INIT(32'hF0AACC00)) 
    ip2axi_rddata_int_inferred_i_52
       (.I0(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [15]),
        .I1(\reg_module_hsize_reg[15]_0 [15]),
        .I2(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [15]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .O(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_1 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_59
       (.I0(\reg_module_hsize_reg[15]_0 [12]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [12]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I4(\reg_module_vsize_reg[12]_0 [12]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [12]),
        .O(\reg_module_hsize_reg[12]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_60
       (.I0(ip2axi_rddata_int_inferred_i_78_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 ),
        .I2(Q[4]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 ),
        .O(ip2axi_rddata_int_inferred_i_60_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_61
       (.I0(ip2axi_rddata_int_inferred_i_79_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 ),
        .I2(Q[3]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 ),
        .O(ip2axi_rddata_int_inferred_i_61_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_62
       (.I0(ip2axi_rddata_int_inferred_i_80_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 ),
        .I2(Q[2]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 ),
        .O(ip2axi_rddata_int_inferred_i_62_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_63
       (.I0(ip2axi_rddata_int_inferred_i_81_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 ),
        .I2(Q[1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 ),
        .O(ip2axi_rddata_int_inferred_i_63_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_64
       (.I0(ip2axi_rddata_int_inferred_i_82_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 ),
        .I2(Q[0]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 ),
        .O(ip2axi_rddata_int_inferred_i_64_n_0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_66
       (.I0(\reg_module_hsize_reg[15]_0 [6]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [6]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I4(\reg_module_vsize_reg[12]_0 [6]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [6]),
        .O(\reg_module_hsize_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_68
       (.I0(\reg_module_hsize_reg[15]_0 [5]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [5]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I4(\reg_module_vsize_reg[12]_0 [5]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [5]),
        .O(\reg_module_hsize_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_70
       (.I0(\reg_module_hsize_reg[15]_0 [4]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [4]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I4(\reg_module_vsize_reg[12]_0 [4]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [4]),
        .O(\reg_module_hsize_reg[4]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_71
       (.I0(ip2axi_rddata_int_inferred_i_83_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 ),
        .I2(mm2s_dmacr),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 ),
        .O(ip2axi_rddata_int_inferred_i_71_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_72
       (.I0(ip2axi_rddata_int_inferred_i_84_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 ),
        .O(ip2axi_rddata_int_inferred_i_72_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_73
       (.I0(ip2axi_rddata_int_inferred_i_85_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 ),
        .O(ip2axi_rddata_int_inferred_i_73_n_0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_75
       (.I0(\reg_module_hsize_reg[15]_0 [0]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [0]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I4(\reg_module_vsize_reg[12]_0 [0]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [0]),
        .O(\reg_module_hsize_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_78
       (.I0(\reg_module_hsize_reg[15]_0 [11]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [11]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I4(\reg_module_vsize_reg[12]_0 [11]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [11]),
        .O(ip2axi_rddata_int_inferred_i_78_n_0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_79
       (.I0(\reg_module_hsize_reg[15]_0 [10]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [10]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I4(\reg_module_vsize_reg[12]_0 [10]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [10]),
        .O(ip2axi_rddata_int_inferred_i_79_n_0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_80
       (.I0(\reg_module_hsize_reg[15]_0 [9]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [9]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I4(\reg_module_vsize_reg[12]_0 [9]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [9]),
        .O(ip2axi_rddata_int_inferred_i_80_n_0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_81
       (.I0(\reg_module_hsize_reg[15]_0 [8]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [8]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I4(\reg_module_vsize_reg[12]_0 [8]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [8]),
        .O(ip2axi_rddata_int_inferred_i_81_n_0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_82
       (.I0(\reg_module_hsize_reg[15]_0 [7]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I4(\reg_module_vsize_reg[12]_0 [7]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [7]),
        .O(ip2axi_rddata_int_inferred_i_82_n_0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_83
       (.I0(\reg_module_hsize_reg[15]_0 [3]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [3]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I4(\reg_module_vsize_reg[12]_0 [3]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [3]),
        .O(ip2axi_rddata_int_inferred_i_83_n_0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_84
       (.I0(\reg_module_hsize_reg[15]_0 [2]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I4(\reg_module_vsize_reg[12]_0 [2]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [2]),
        .O(ip2axi_rddata_int_inferred_i_84_n_0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_85
       (.I0(\reg_module_hsize_reg[15]_0 [1]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [1]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I4(\reg_module_vsize_reg[12]_0 [1]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [1]),
        .O(ip2axi_rddata_int_inferred_i_85_n_0));
  FDRE #(
    .INIT(1'b0)) 
    prmtr_updt_complete_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmtr_updt_complete_i_reg_1),
        .Q(mm2s_prmtr_updt_complete),
        .R(1'b0));
  FDRE \reg_module_hsize_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[0]),
        .Q(\reg_module_hsize_reg[15]_0 [0]),
        .R(SR));
  FDRE \reg_module_hsize_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[10]),
        .Q(\reg_module_hsize_reg[15]_0 [10]),
        .R(SR));
  FDRE \reg_module_hsize_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[11]),
        .Q(\reg_module_hsize_reg[15]_0 [11]),
        .R(SR));
  FDRE \reg_module_hsize_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[12]),
        .Q(\reg_module_hsize_reg[15]_0 [12]),
        .R(SR));
  FDRE \reg_module_hsize_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[13]),
        .Q(\reg_module_hsize_reg[15]_0 [13]),
        .R(SR));
  FDRE \reg_module_hsize_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[14]),
        .Q(\reg_module_hsize_reg[15]_0 [14]),
        .R(SR));
  FDRE \reg_module_hsize_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[15]),
        .Q(\reg_module_hsize_reg[15]_0 [15]),
        .R(SR));
  FDRE \reg_module_hsize_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[1]),
        .Q(\reg_module_hsize_reg[15]_0 [1]),
        .R(SR));
  FDRE \reg_module_hsize_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[2]),
        .Q(\reg_module_hsize_reg[15]_0 [2]),
        .R(SR));
  FDRE \reg_module_hsize_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[3]),
        .Q(\reg_module_hsize_reg[15]_0 [3]),
        .R(SR));
  FDRE \reg_module_hsize_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[4]),
        .Q(\reg_module_hsize_reg[15]_0 [4]),
        .R(SR));
  FDRE \reg_module_hsize_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[5]),
        .Q(\reg_module_hsize_reg[15]_0 [5]),
        .R(SR));
  FDRE \reg_module_hsize_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[6]),
        .Q(\reg_module_hsize_reg[15]_0 [6]),
        .R(SR));
  FDRE \reg_module_hsize_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[7]),
        .Q(\reg_module_hsize_reg[15]_0 [7]),
        .R(SR));
  FDRE \reg_module_hsize_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[8]),
        .Q(\reg_module_hsize_reg[15]_0 [8]),
        .R(SR));
  FDRE \reg_module_hsize_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[9]),
        .Q(\reg_module_hsize_reg[15]_0 [9]),
        .R(SR));
  FDRE \reg_module_vsize_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[0]),
        .Q(\reg_module_vsize_reg[12]_0 [0]),
        .R(SR));
  FDRE \reg_module_vsize_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[10]),
        .Q(\reg_module_vsize_reg[12]_0 [10]),
        .R(SR));
  FDRE \reg_module_vsize_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[11]),
        .Q(\reg_module_vsize_reg[12]_0 [11]),
        .R(SR));
  FDRE \reg_module_vsize_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[12]),
        .Q(\reg_module_vsize_reg[12]_0 [12]),
        .R(SR));
  FDRE \reg_module_vsize_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[1]),
        .Q(\reg_module_vsize_reg[12]_0 [1]),
        .R(SR));
  FDRE \reg_module_vsize_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[2]),
        .Q(\reg_module_vsize_reg[12]_0 [2]),
        .R(SR));
  FDRE \reg_module_vsize_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[3]),
        .Q(\reg_module_vsize_reg[12]_0 [3]),
        .R(SR));
  FDRE \reg_module_vsize_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[4]),
        .Q(\reg_module_vsize_reg[12]_0 [4]),
        .R(SR));
  FDRE \reg_module_vsize_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[5]),
        .Q(\reg_module_vsize_reg[12]_0 [5]),
        .R(SR));
  FDRE \reg_module_vsize_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[6]),
        .Q(\reg_module_vsize_reg[12]_0 [6]),
        .R(SR));
  FDRE \reg_module_vsize_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[7]),
        .Q(\reg_module_vsize_reg[12]_0 [7]),
        .R(SR));
  FDRE \reg_module_vsize_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[8]),
        .Q(\reg_module_vsize_reg[12]_0 [8]),
        .R(SR));
  FDRE \reg_module_vsize_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[9]),
        .Q(\reg_module_vsize_reg[12]_0 [9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFDDFFFFFDDDFDFD)) 
    regdir_idle_i_i_1
       (.I0(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ),
        .I1(stop),
        .I2(mm2s_regdir_idle),
        .I3(run_stop_d1),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1] [0]),
        .I5(mm2s_prmtr_updt_complete),
        .O(regdir_idle_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    regdir_idle_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(regdir_idle_i_i_1_n_0),
        .Q(mm2s_regdir_idle),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    run_stop_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1] [0]),
        .Q(run_stop_d1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_regdirect" *) 
module axi_vdma_0_axi_vdma_regdirect__parameterized0
   (s2mm_prmtr_updt_complete,
    s2mm_regdir_idle,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[2]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[3]_0 ,
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[7] ,
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[9] ,
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[10] ,
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[11] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_1 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[30]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[29]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[28]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[27]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[26]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[25]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[24]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[23]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[22]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[21]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[20]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[19]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[18]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[17]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[16]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[11]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 ,
    \reg_module_hsize_reg[15]_0 ,
    \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ,
    \reg_module_vsize_reg[12]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[10]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[9]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[7]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[3]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[2]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[1]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[0]_0 ,
    SR,
    run_stop_d1_reg_0,
    m_axi_s2mm_aclk,
    prmtr_updt_complete_i_reg_0,
    regdir_idle_i_reg_0,
    regdir_idle_i_reg_1,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2] ,
    s2mm_dmacr,
    Q,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] ,
    s2mm_axi2ip_wrce,
    D);
  output s2mm_prmtr_updt_complete;
  output s2mm_regdir_idle;
  output \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[2]_0 ;
  output [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 ;
  output [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[3]_0 ;
  output \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[7] ;
  output \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[9] ;
  output \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[10] ;
  output \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[11] ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_1 ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[30]_0 ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[29]_0 ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[28]_0 ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[27]_0 ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[26]_0 ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[25]_0 ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[24]_0 ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[23]_0 ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[22]_0 ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[21]_0 ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[20]_0 ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[19]_0 ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[18]_0 ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[17]_0 ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[16]_0 ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[11]_0 ;
  output [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 ;
  output [15:0]\reg_module_hsize_reg[15]_0 ;
  output [15:0]\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ;
  output [12:0]\reg_module_vsize_reg[12]_0 ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[10]_0 ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[9]_0 ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[7]_0 ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[3]_0 ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[2]_0 ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[1]_0 ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[0]_0 ;
  input [0:0]SR;
  input run_stop_d1_reg_0;
  input m_axi_s2mm_aclk;
  input prmtr_updt_complete_i_reg_0;
  input regdir_idle_i_reg_0;
  input regdir_idle_i_reg_1;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] ;
  input [2:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2] ;
  input [16:0]s2mm_dmacr;
  input [3:0]Q;
  input [7:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ;
  input [7:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] ;
  input [5:0]s2mm_axi2ip_wrce;
  input [31:0]D;

  wire [31:0]D;
  wire [15:0]\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ;
  wire \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[10] ;
  wire \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[11] ;
  wire \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[7] ;
  wire \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[9] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] ;
  wire [2:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] ;
  wire [7:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2] ;
  wire [7:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[0]_0 ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[10]_0 ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[11]_0 ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[1]_0 ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[2]_0 ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[3]_0 ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[7]_0 ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[9]_0 ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[16]_0 ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[17]_0 ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[18]_0 ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[19]_0 ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[20]_0 ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[21]_0 ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[22]_0 ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[23]_0 ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[24]_0 ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[25]_0 ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[26]_0 ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[27]_0 ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[28]_0 ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[29]_0 ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[2]_0 ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[30]_0 ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_1 ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[3]_0 ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire prmtr_updt_complete_i_reg_0;
  wire [15:0]\reg_module_hsize_reg[15]_0 ;
  wire [12:0]\reg_module_vsize_reg[12]_0 ;
  wire regdir_idle_i_i_1__0_n_0;
  wire regdir_idle_i_reg_0;
  wire regdir_idle_i_reg_1;
  wire run_stop_d1;
  wire run_stop_d1_reg_0;
  wire [5:0]s2mm_axi2ip_wrce;
  wire [16:0]s2mm_dmacr;
  wire s2mm_prmtr_updt_complete;
  wire s2mm_regdir_idle;

  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[0]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [0]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[10]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [10]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[11]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [11]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[12]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [12]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[13]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [13]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[14]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [14]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[15]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [15]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[1]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [1]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[2]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [2]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[3]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [3]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[4]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [4]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[5]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [5]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[6]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [6]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[7]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [7]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[8]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [8]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[9]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[0]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[10]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[11]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[12]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[13]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[14]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[15]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[16]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[17]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[18]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[19]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[1]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[20]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[21]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[22]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[23]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[24]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[25]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[26]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[27]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[28]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[29]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[2]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[30]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[31]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[3]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[4]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[5]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[6]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[7]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[8]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[9]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[0]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[10]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[11]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[12]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[13]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[14]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[15]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[16]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[17]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[18]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[19]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[1]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[20]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[21]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[22]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[23]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[24]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[25]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[26]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[27]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[28]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[29]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[2]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[30]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[31]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[3]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[4]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[5]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[6]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[7]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[8]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[9]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[0]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[10]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[11]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[12]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[13]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[14]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[15]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[16]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[17]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[18]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[19]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[1]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[20]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[21]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[22]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[23]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[24]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[25]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[26]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[27]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[28]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[29]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[2]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[30]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[31]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[3]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[4]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[5]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[6]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[7]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[8]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[9]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ip2axi_rddata_int_inferred_i_34__0
       (.I0(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [31]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [31]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [2]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] [7]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [0]),
        .I5(s2mm_dmacr[16]),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_1 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    ip2axi_rddata_int_inferred_i_36__0
       (.I0(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [30]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [30]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [2]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] [6]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [0]),
        .I5(s2mm_dmacr[15]),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[30]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    ip2axi_rddata_int_inferred_i_37__0
       (.I0(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [29]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [29]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [2]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] [5]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [0]),
        .I5(s2mm_dmacr[14]),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[29]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    ip2axi_rddata_int_inferred_i_38__0
       (.I0(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [28]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [28]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [2]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] [4]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [0]),
        .I5(s2mm_dmacr[13]),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[28]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    ip2axi_rddata_int_inferred_i_39__0
       (.I0(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [27]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [27]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [2]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] [3]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [0]),
        .I5(s2mm_dmacr[12]),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[27]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    ip2axi_rddata_int_inferred_i_40__0
       (.I0(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [26]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [26]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [2]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] [2]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [0]),
        .I5(s2mm_dmacr[11]),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[26]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    ip2axi_rddata_int_inferred_i_41__0
       (.I0(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [25]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [25]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [2]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] [1]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [0]),
        .I5(s2mm_dmacr[10]),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[25]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    ip2axi_rddata_int_inferred_i_42__0
       (.I0(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [24]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [24]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [2]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] [0]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [0]),
        .I5(s2mm_dmacr[9]),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[24]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    ip2axi_rddata_int_inferred_i_43__0
       (.I0(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [23]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [23]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [2]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] [7]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [0]),
        .I5(s2mm_dmacr[8]),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[23]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    ip2axi_rddata_int_inferred_i_44__0
       (.I0(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [22]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [22]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [2]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] [6]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [0]),
        .I5(s2mm_dmacr[7]),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[22]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    ip2axi_rddata_int_inferred_i_45__0
       (.I0(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [21]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [21]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [2]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] [5]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [0]),
        .I5(s2mm_dmacr[6]),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[21]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    ip2axi_rddata_int_inferred_i_46__0
       (.I0(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [20]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [20]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [2]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] [4]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [0]),
        .I5(s2mm_dmacr[5]),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[20]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    ip2axi_rddata_int_inferred_i_47__0
       (.I0(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [19]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [19]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [2]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] [3]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [0]),
        .I5(s2mm_dmacr[4]),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[19]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    ip2axi_rddata_int_inferred_i_48__0
       (.I0(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [18]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [18]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [2]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] [2]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [0]),
        .I5(s2mm_dmacr[3]),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[18]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    ip2axi_rddata_int_inferred_i_49__0
       (.I0(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [17]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [17]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [2]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] [1]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [0]),
        .I5(s2mm_dmacr[2]),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[17]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    ip2axi_rddata_int_inferred_i_50__0
       (.I0(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [16]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [16]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [2]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] [0]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [0]),
        .I5(s2mm_dmacr[1]),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[16]_0 ));
  LUT6 #(
    .INIT(64'h00000000CCF000AA)) 
    ip2axi_rddata_int_inferred_i_64__0
       (.I0(Q[3]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [11]),
        .I2(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [11]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [0]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [2]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] ),
        .O(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[11] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ip2axi_rddata_int_inferred_i_65__0
       (.I0(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [11]),
        .I1(\reg_module_hsize_reg[15]_0 [11]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [0]),
        .I3(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [11]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [1]),
        .I5(\reg_module_vsize_reg[12]_0 [11]),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[11]_0 ));
  LUT6 #(
    .INIT(64'h3000323230000202)) 
    ip2axi_rddata_int_inferred_i_66__0
       (.I0(Q[2]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [2]),
        .I3(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [10]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [0]),
        .I5(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [10]),
        .O(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[10] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ip2axi_rddata_int_inferred_i_67__0
       (.I0(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [10]),
        .I1(\reg_module_hsize_reg[15]_0 [10]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [0]),
        .I3(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [10]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [1]),
        .I5(\reg_module_vsize_reg[12]_0 [10]),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h3000323230000202)) 
    ip2axi_rddata_int_inferred_i_68__0
       (.I0(Q[1]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [2]),
        .I3(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [9]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [0]),
        .I5(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [9]),
        .O(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[9] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ip2axi_rddata_int_inferred_i_69__0
       (.I0(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [9]),
        .I1(\reg_module_hsize_reg[15]_0 [9]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [0]),
        .I3(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [9]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [1]),
        .I5(\reg_module_vsize_reg[12]_0 [9]),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h3000323230000202)) 
    ip2axi_rddata_int_inferred_i_73__0
       (.I0(Q[0]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [2]),
        .I3(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [7]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [0]),
        .I5(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [7]),
        .O(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[7] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ip2axi_rddata_int_inferred_i_74__0
       (.I0(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [7]),
        .I1(\reg_module_hsize_reg[15]_0 [7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [0]),
        .I3(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [7]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [1]),
        .I5(\reg_module_vsize_reg[12]_0 [7]),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h0A000C0F0A000C00)) 
    ip2axi_rddata_int_inferred_i_85__0
       (.I0(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [3]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [3]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [2]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [0]),
        .I5(s2mm_dmacr[0]),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ip2axi_rddata_int_inferred_i_87
       (.I0(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [3]),
        .I1(\reg_module_hsize_reg[15]_0 [3]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [0]),
        .I3(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [3]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [1]),
        .I5(\reg_module_vsize_reg[12]_0 [3]),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0A000C0F0A000C00)) 
    ip2axi_rddata_int_inferred_i_88
       (.I0(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [2]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [2]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [0]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2] ),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ip2axi_rddata_int_inferred_i_89
       (.I0(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [2]),
        .I1(\reg_module_hsize_reg[15]_0 [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [0]),
        .I3(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [2]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [1]),
        .I5(\reg_module_vsize_reg[12]_0 [2]),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ip2axi_rddata_int_inferred_i_92
       (.I0(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [1]),
        .I1(\reg_module_hsize_reg[15]_0 [1]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [0]),
        .I3(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [1]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [1]),
        .I5(\reg_module_vsize_reg[12]_0 [1]),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ip2axi_rddata_int_inferred_i_94
       (.I0(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [0]),
        .I1(\reg_module_hsize_reg[15]_0 [0]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [0]),
        .I3(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [0]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] [1]),
        .I5(\reg_module_vsize_reg[12]_0 [0]),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    prmtr_updt_complete_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmtr_updt_complete_i_reg_0),
        .Q(s2mm_prmtr_updt_complete),
        .R(1'b0));
  FDRE \reg_module_hsize_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[0]),
        .Q(\reg_module_hsize_reg[15]_0 [0]),
        .R(SR));
  FDRE \reg_module_hsize_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[10]),
        .Q(\reg_module_hsize_reg[15]_0 [10]),
        .R(SR));
  FDRE \reg_module_hsize_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[11]),
        .Q(\reg_module_hsize_reg[15]_0 [11]),
        .R(SR));
  FDRE \reg_module_hsize_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[12]),
        .Q(\reg_module_hsize_reg[15]_0 [12]),
        .R(SR));
  FDRE \reg_module_hsize_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[13]),
        .Q(\reg_module_hsize_reg[15]_0 [13]),
        .R(SR));
  FDRE \reg_module_hsize_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[14]),
        .Q(\reg_module_hsize_reg[15]_0 [14]),
        .R(SR));
  FDRE \reg_module_hsize_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[15]),
        .Q(\reg_module_hsize_reg[15]_0 [15]),
        .R(SR));
  FDRE \reg_module_hsize_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[1]),
        .Q(\reg_module_hsize_reg[15]_0 [1]),
        .R(SR));
  FDRE \reg_module_hsize_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[2]),
        .Q(\reg_module_hsize_reg[15]_0 [2]),
        .R(SR));
  FDRE \reg_module_hsize_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[3]),
        .Q(\reg_module_hsize_reg[15]_0 [3]),
        .R(SR));
  FDRE \reg_module_hsize_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[4]),
        .Q(\reg_module_hsize_reg[15]_0 [4]),
        .R(SR));
  FDRE \reg_module_hsize_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[5]),
        .Q(\reg_module_hsize_reg[15]_0 [5]),
        .R(SR));
  FDRE \reg_module_hsize_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[6]),
        .Q(\reg_module_hsize_reg[15]_0 [6]),
        .R(SR));
  FDRE \reg_module_hsize_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[7]),
        .Q(\reg_module_hsize_reg[15]_0 [7]),
        .R(SR));
  FDRE \reg_module_hsize_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[8]),
        .Q(\reg_module_hsize_reg[15]_0 [8]),
        .R(SR));
  FDRE \reg_module_hsize_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[9]),
        .Q(\reg_module_hsize_reg[15]_0 [9]),
        .R(SR));
  FDRE \reg_module_vsize_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[0]),
        .Q(\reg_module_vsize_reg[12]_0 [0]),
        .R(SR));
  FDRE \reg_module_vsize_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[10]),
        .Q(\reg_module_vsize_reg[12]_0 [10]),
        .R(SR));
  FDRE \reg_module_vsize_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[11]),
        .Q(\reg_module_vsize_reg[12]_0 [11]),
        .R(SR));
  FDRE \reg_module_vsize_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[12]),
        .Q(\reg_module_vsize_reg[12]_0 [12]),
        .R(SR));
  FDRE \reg_module_vsize_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[1]),
        .Q(\reg_module_vsize_reg[12]_0 [1]),
        .R(SR));
  FDRE \reg_module_vsize_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[2]),
        .Q(\reg_module_vsize_reg[12]_0 [2]),
        .R(SR));
  FDRE \reg_module_vsize_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[3]),
        .Q(\reg_module_vsize_reg[12]_0 [3]),
        .R(SR));
  FDRE \reg_module_vsize_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[4]),
        .Q(\reg_module_vsize_reg[12]_0 [4]),
        .R(SR));
  FDRE \reg_module_vsize_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[5]),
        .Q(\reg_module_vsize_reg[12]_0 [5]),
        .R(SR));
  FDRE \reg_module_vsize_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[6]),
        .Q(\reg_module_vsize_reg[12]_0 [6]),
        .R(SR));
  FDRE \reg_module_vsize_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[7]),
        .Q(\reg_module_vsize_reg[12]_0 [7]),
        .R(SR));
  FDRE \reg_module_vsize_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[8]),
        .Q(\reg_module_vsize_reg[12]_0 [8]),
        .R(SR));
  FDRE \reg_module_vsize_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[9]),
        .Q(\reg_module_vsize_reg[12]_0 [9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFBBFFFFFBBBFBFB)) 
    regdir_idle_i_i_1__0
       (.I0(regdir_idle_i_reg_0),
        .I1(regdir_idle_i_reg_1),
        .I2(s2mm_prmtr_updt_complete),
        .I3(run_stop_d1),
        .I4(run_stop_d1_reg_0),
        .I5(s2mm_regdir_idle),
        .O(regdir_idle_i_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    regdir_idle_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(regdir_idle_i_i_1__0_n_0),
        .Q(s2mm_regdir_idle),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    run_stop_d1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(run_stop_d1_reg_0),
        .Q(run_stop_d1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_register" *) 
module axi_vdma_0_axi_vdma_register
   (\dmacr_i_reg[1]_0 ,
    \dmacr_i_reg[2]_0 ,
    mm2s_dmacr,
    reset_counts_reg_0,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    ioc_irq_reg_0,
    dly_irq_reg_0,
    halted_reg_0,
    mm2s_ip2axi_introut,
    mm2s_irqdelay_wren,
    s_soft_reset_i0,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    prmry_resetn_i_reg,
    ch1_delay_zero,
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 ,
    ch1_thresh_count1,
    Q,
    E,
    err_irq_reg_0,
    p_2_in,
    frame_number_i1,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2] ,
    \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0 ,
    halted_reg_1,
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ,
    SR,
    mm2s_axi2ip_wrce,
    D,
    m_axi_mm2s_aclk,
    \dmacr_i_reg[2]_1 ,
    reset_counts_reg_1,
    dma_interr_reg_1,
    dma_slverr_reg_1,
    dma_decerr_reg_1,
    ioc_irq_reg_1,
    dly_irq_reg_1,
    \dmacr_i_reg[0]_0 ,
    halted_reg_2,
    mm2s_frame_sync,
    prmry_in,
    mm2s_halt_cmplt,
    halt_reset,
    ch1_delay_cnt_en,
    mm2s_packet_sof,
    s_axis_cmd_tvalid_reg,
    ch1_dly_irq_set,
    mm2s_mask_fsync_out,
    mm2s_tstvect_fsync,
    mm2s_valid_frame_sync,
    dma_err,
    mm2s_halt,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2] ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3] ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_0 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] ,
    initial_frame,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ,
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 );
  output [1:0]\dmacr_i_reg[1]_0 ;
  output \dmacr_i_reg[2]_0 ;
  output [0:0]mm2s_dmacr;
  output reset_counts_reg_0;
  output dma_interr_reg_0;
  output dma_slverr_reg_0;
  output dma_decerr_reg_0;
  output ioc_irq_reg_0;
  output dly_irq_reg_0;
  output halted_reg_0;
  output mm2s_ip2axi_introut;
  output mm2s_irqdelay_wren;
  output s_soft_reset_i0;
  output [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  output prmry_resetn_i_reg;
  output ch1_delay_zero;
  output [16:0]\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 ;
  output ch1_thresh_count1;
  output [9:0]Q;
  output [0:0]E;
  output err_irq_reg_0;
  output p_2_in;
  output frame_number_i1;
  output [3:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2] ;
  output [0:0]\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0 ;
  output [0:0]halted_reg_1;
  output [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ;
  input [0:0]SR;
  input [1:0]mm2s_axi2ip_wrce;
  input [28:0]D;
  input m_axi_mm2s_aclk;
  input \dmacr_i_reg[2]_1 ;
  input reset_counts_reg_1;
  input dma_interr_reg_1;
  input dma_slverr_reg_1;
  input dma_decerr_reg_1;
  input ioc_irq_reg_1;
  input dly_irq_reg_1;
  input \dmacr_i_reg[0]_0 ;
  input halted_reg_2;
  input mm2s_frame_sync;
  input prmry_in;
  input mm2s_halt_cmplt;
  input halt_reset;
  input ch1_delay_cnt_en;
  input mm2s_packet_sof;
  input s_axis_cmd_tvalid_reg;
  input ch1_dly_irq_set;
  input mm2s_mask_fsync_out;
  input mm2s_tstvect_fsync;
  input mm2s_valid_frame_sync;
  input dma_err;
  input mm2s_halt;
  input [0:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] ;
  input [1:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2] ;
  input \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ;
  input [3:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ;
  input \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3] ;
  input \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_0 ;
  input \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] ;
  input initial_frame;
  input [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ;
  input [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 ;

  wire [28:0]D;
  wire [0:0]\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0 ;
  wire [3:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2] ;
  wire [0:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] ;
  wire [1:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2] ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3] ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ;
  wire [3:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ;
  wire [0:0]E;
  wire [16:0]\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5_n_0 ;
  wire [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5_n_0 ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ;
  wire [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ;
  wire [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 ;
  wire [9:0]Q;
  wire [0:0]SR;
  wire ch1_delay_cnt_en;
  wire ch1_delay_zero;
  wire ch1_dly_irq_set;
  wire ch1_thresh_count1;
  wire dly_irq_reg_0;
  wire dly_irq_reg_1;
  wire dma_decerr_reg_0;
  wire dma_decerr_reg_1;
  wire dma_err;
  wire dma_interr_reg_0;
  wire dma_interr_reg_1;
  wire dma_slverr_reg_0;
  wire dma_slverr_reg_1;
  wire \dmacr_i_reg[0]_0 ;
  wire [1:0]\dmacr_i_reg[1]_0 ;
  wire \dmacr_i_reg[2]_0 ;
  wire \dmacr_i_reg[2]_1 ;
  wire err;
  wire err_d1;
  wire err_irq_i_1_n_0;
  wire err_irq_reg_0;
  wire frame_number_i1;
  wire halt_reset;
  wire halted_reg_0;
  wire [0:0]halted_reg_1;
  wire halted_reg_2;
  wire initial_frame;
  wire introut_i_1_n_0;
  wire introut_i_2_n_0;
  wire ioc_irq_reg_0;
  wire ioc_irq_reg_1;
  wire irqdelay_wren_i;
  wire irqdelay_wren_i0;
  wire irqthresh_wren_i;
  wire irqthresh_wren_i0;
  wire m_axi_mm2s_aclk;
  wire [1:0]mm2s_axi2ip_wrce;
  wire [0:0]mm2s_dmacr;
  wire mm2s_frame_sync;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_ip2axi_introut;
  wire mm2s_irqdelay_wren;
  wire mm2s_mask_fsync_out;
  wire mm2s_packet_sof;
  wire mm2s_tstvect_fsync;
  wire mm2s_valid_frame_sync;
  wire p_1_in;
  wire p_2_in;
  wire prmry_in;
  wire prmry_resetn_i_reg;
  wire reset_counts_reg_0;
  wire reset_counts_reg_1;
  wire s_axis_cmd_tvalid_reg;
  wire s_soft_reset_i0;

  FDRE #(
    .INIT(1'b0)) 
    \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[1]),
        .Q(mm2s_dmacr),
        .R(SR));
  LUT3 #(
    .INIT(8'h80)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_2 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] ),
        .I1(mm2s_dmacr),
        .I2(\dmacr_i_reg[1]_0 [1]),
        .O(frame_number_i1));
  LUT5 #(
    .INIT(32'hBF8FB080)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_1 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2] [0]),
        .I1(mm2s_dmacr),
        .I2(\dmacr_i_reg[1]_0 [1]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] ),
        .I4(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2] [0]));
  LUT5 #(
    .INIT(32'hBF8FB080)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_1 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2] [1]),
        .I1(mm2s_dmacr),
        .I2(\dmacr_i_reg[1]_0 [1]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_0 ),
        .I4(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2] [1]));
  LUT5 #(
    .INIT(32'hBF8FB080)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_1 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2] [1]),
        .I1(mm2s_dmacr),
        .I2(\dmacr_i_reg[1]_0 [1]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3] ),
        .I4(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [2]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2] [2]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hFF04FFFF)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_1 
       (.I0(mm2s_dmacr),
        .I1(\dmacr_i_reg[1]_0 [1]),
        .I2(initial_frame),
        .I3(halted_reg_0),
        .I4(s_axis_cmd_tvalid_reg),
        .O(\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hBF8FB080)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2] [1]),
        .I1(mm2s_dmacr),
        .I2(\dmacr_i_reg[1]_0 [1]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ),
        .I4(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [3]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2] [3]));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[21]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[22]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[23]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[24]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[25]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[26]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[27]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[28]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [16]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_1 
       (.I0(mm2s_axi2ip_wrce[0]),
        .I1(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0 ),
        .I2(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0 ),
        .O(irqdelay_wren_i0));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2 
       (.I0(D[21]),
        .I1(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [9]),
        .I2(D[22]),
        .I3(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [10]),
        .I4(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0 ),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3 
       (.I0(D[25]),
        .I1(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [13]),
        .I2(D[26]),
        .I3(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [14]),
        .I4(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5_n_0 ),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [16]),
        .I1(D[28]),
        .I2(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [15]),
        .I3(D[27]),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [12]),
        .I1(D[24]),
        .I2(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [11]),
        .I3(D[23]),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(irqdelay_wren_i0),
        .Q(irqdelay_wren_i),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[13]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [1]),
        .S(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[14]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [2]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[15]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [3]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[16]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [4]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[17]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [5]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[18]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [6]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[19]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [7]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[20]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [8]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_1 
       (.I0(mm2s_axi2ip_wrce[0]),
        .I1(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0 ),
        .I2(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0 ),
        .O(irqthresh_wren_i0));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2 
       (.I0(D[13]),
        .I1(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [1]),
        .I2(D[14]),
        .I3(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [2]),
        .I4(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0 ),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3 
       (.I0(D[17]),
        .I1(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [5]),
        .I2(D[18]),
        .I3(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [6]),
        .I4(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5_n_0 ),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [8]),
        .I1(D[20]),
        .I2(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [7]),
        .I3(D[19]),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [4]),
        .I1(D[16]),
        .I2(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [3]),
        .I3(D[15]),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(irqthresh_wren_i0),
        .Q(irqthresh_wren_i),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[8]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[9]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[10]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[11]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[12]),
        .Q(Q[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[2]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[3]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[4]),
        .Q(Q[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[5]),
        .Q(Q[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[6]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[7]),
        .Q(Q[4]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1 
       (.I0(ch1_delay_cnt_en),
        .I1(irqdelay_wren_i),
        .I2(reset_counts_reg_0),
        .I3(mm2s_frame_sync),
        .I4(prmry_resetn_i_reg),
        .I5(mm2s_packet_sof),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(ch1_dly_irq_set),
        .I2(dly_irq_reg_0),
        .I3(mm2s_mask_fsync_out),
        .I4(halted_reg_0),
        .I5(ch1_delay_zero),
        .O(prmry_resetn_i_reg));
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [13]),
        .I1(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [14]),
        .I2(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [15]),
        .I3(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [16]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ),
        .O(ch1_delay_zero));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [10]),
        .I1(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [9]),
        .I2(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [12]),
        .I3(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [11]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF88F8)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_2 
       (.I0(Q[8]),
        .I1(ch1_dly_irq_set),
        .I2(mm2s_tstvect_fsync),
        .I3(mm2s_valid_frame_sync),
        .I4(irqthresh_wren_i),
        .I5(reset_counts_reg_0),
        .O(ch1_thresh_count1));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_2 
       (.I0(reset_counts_reg_0),
        .I1(irqthresh_wren_i),
        .I2(ch1_dly_irq_set),
        .I3(Q[8]),
        .I4(mm2s_tstvect_fsync),
        .O(E));
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_2 
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(dma_err),
        .I2(mm2s_halt),
        .O(p_2_in));
  LUT3 #(
    .INIT(8'h01)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1 
       (.I0(dma_interr_reg_0),
        .I1(dma_decerr_reg_0),
        .I2(dma_slverr_reg_0),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_1_in),
        .D(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [0]),
        .Q(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_1_in),
        .D(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [1]),
        .Q(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_1_in),
        .D(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [2]),
        .Q(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_1_in),
        .D(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [3]),
        .Q(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_1_in),
        .D(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [4]),
        .Q(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dly_irq_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(dly_irq_reg_1),
        .Q(dly_irq_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dma_decerr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(dma_decerr_reg_1),
        .Q(dma_decerr_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dma_interr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(dma_interr_reg_1),
        .Q(dma_interr_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dma_slverr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(dma_slverr_reg_1),
        .Q(dma_slverr_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[0]_0 ),
        .Q(\dmacr_i_reg[1]_0 [0]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[0]),
        .Q(\dmacr_i_reg[1]_0 [1]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[2]_1 ),
        .Q(\dmacr_i_reg[2]_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    err_d1_i_1
       (.I0(dma_slverr_reg_0),
        .I1(dma_decerr_reg_0),
        .I2(dma_interr_reg_0),
        .O(err));
  FDRE #(
    .INIT(1'b0)) 
    err_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(err),
        .Q(err_d1),
        .R(SR));
  LUT5 #(
    .INIT(32'h5DFF0C0C)) 
    err_irq_i_1
       (.I0(D[12]),
        .I1(err),
        .I2(err_d1),
        .I3(mm2s_axi2ip_wrce[1]),
        .I4(err_irq_reg_0),
        .O(err_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_irq_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(err_irq_i_1_n_0),
        .Q(err_irq_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    halted_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(halted_reg_2),
        .Q(halted_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    introut_i_1
       (.I0(introut_i_2_n_0),
        .I1(s_axis_cmd_tvalid_reg),
        .I2(\dmacr_i_reg[2]_0 ),
        .I3(ioc_irq_reg_0),
        .I4(Q[7]),
        .O(introut_i_1_n_0));
  LUT6 #(
    .INIT(64'h00F0008000800080)) 
    introut_i_2
       (.I0(err_irq_reg_0),
        .I1(Q[9]),
        .I2(s_axis_cmd_tvalid_reg),
        .I3(\dmacr_i_reg[2]_0 ),
        .I4(dly_irq_reg_0),
        .I5(Q[8]),
        .O(introut_i_2_n_0));
  FDRE introut_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(introut_i_1_n_0),
        .Q(mm2s_ip2axi_introut),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ioc_irq_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ioc_irq_reg_1),
        .Q(ioc_irq_reg_0),
        .R(SR));
  LUT3 #(
    .INIT(8'hFE)) 
    irqdelay_wren
       (.I0(irqdelay_wren_i),
        .I1(reset_counts_reg_0),
        .I2(mm2s_frame_sync),
        .O(mm2s_irqdelay_wren));
  FDRE #(
    .INIT(1'b0)) 
    reset_counts_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(reset_counts_reg_1),
        .Q(reset_counts_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \s_axis_cmd_tdata[63]_i_1__0 
       (.I0(halted_reg_0),
        .I1(s_axis_cmd_tvalid_reg),
        .O(halted_reg_1));
  LUT4 #(
    .INIT(16'h8880)) 
    s_soft_reset_i_i_1
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(prmry_in),
        .I2(mm2s_halt_cmplt),
        .I3(halt_reset),
        .O(s_soft_reset_i0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_register" *) 
module axi_vdma_0_axi_vdma_register__parameterized0
   (s2mm_dmacr,
    \dmacr_i_reg[2]_0 ,
    reset_counts_reg_0,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    lsize_err_reg_0,
    ioc_irq_reg_0,
    dly_irq_reg_0,
    lsize_more_err_reg_0,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ,
    halted_reg_0,
    s2mm_ip2axi_introut,
    s2mm_irqdelay_wren,
    s_soft_reset_i0,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ,
    prmry_resetn_i_reg,
    ch2_delay_zero,
    ch2_thresh_count1,
    E,
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]_0 ,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ,
    Q,
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[12]_0 ,
    lsize_more_err_reg_1,
    err_irq_reg_0,
    dly_irq_reg_1,
    halt_i_reg,
    stop_i,
    halted_reg_1,
    halted_reg_2,
    \DM_GEN_SYNCEN_BIT.dmacr_i_reg[15]_0 ,
    \dmacr_i_reg[0]_0 ,
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ,
    SR,
    s2mm_axi2ip_wrce,
    D,
    m_axi_s2mm_aclk,
    \dmacr_i_reg[2]_1 ,
    reset_counts_reg_1,
    irqdelay_wren_i0,
    irqthresh_wren_i0,
    dma_interr_reg_1,
    dma_slverr_reg_1,
    dma_decerr_reg_1,
    lsize_err_reg_1,
    ioc_irq_reg_1,
    dly_irq_reg_2,
    lsize_more_err_reg_2,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 ,
    halted_reg_3,
    s2mm_frame_sync,
    prmry_in,
    s2mm_halt_cmplt,
    halt_reset,
    ch2_delay_cnt_en,
    s2mm_packet_sof,
    s_axis_cmd_tvalid_reg,
    ch2_dly_irq_set,
    s2mm_mask_fsync_out,
    s2mm_tstvect_fsync,
    s2mm_valid_frame_sync,
    \dmacr_i_reg[0]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13] ,
    s2mm_halt,
    dma_err,
    s2mm_prmtr_updt_complete,
    prmtr_update_complete,
    repeat_frame,
    datamover_idle,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0 ,
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1 );
  output [20:0]s2mm_dmacr;
  output \dmacr_i_reg[2]_0 ;
  output reset_counts_reg_0;
  output dma_interr_reg_0;
  output dma_slverr_reg_0;
  output dma_decerr_reg_0;
  output lsize_err_reg_0;
  output ioc_irq_reg_0;
  output dly_irq_reg_0;
  output lsize_more_err_reg_0;
  output \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  output halted_reg_0;
  output s2mm_ip2axi_introut;
  output s2mm_irqdelay_wren;
  output s_soft_reset_i0;
  output [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  output prmry_resetn_i_reg;
  output ch2_delay_zero;
  output ch2_thresh_count1;
  output [0:0]E;
  output \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]_0 ;
  output \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ;
  output [3:0]Q;
  output [7:0]\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[12]_0 ;
  output lsize_more_err_reg_1;
  output err_irq_reg_0;
  output dly_irq_reg_1;
  output halt_i_reg;
  output stop_i;
  output halted_reg_1;
  output [0:0]halted_reg_2;
  output \DM_GEN_SYNCEN_BIT.dmacr_i_reg[15]_0 ;
  output \dmacr_i_reg[0]_0 ;
  output [4:0]\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ;
  input [0:0]SR;
  input [2:0]s2mm_axi2ip_wrce;
  input [31:0]D;
  input m_axi_s2mm_aclk;
  input \dmacr_i_reg[2]_1 ;
  input reset_counts_reg_1;
  input irqdelay_wren_i0;
  input irqthresh_wren_i0;
  input dma_interr_reg_1;
  input dma_slverr_reg_1;
  input dma_decerr_reg_1;
  input lsize_err_reg_1;
  input ioc_irq_reg_1;
  input dly_irq_reg_2;
  input lsize_more_err_reg_2;
  input \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 ;
  input halted_reg_3;
  input s2mm_frame_sync;
  input prmry_in;
  input s2mm_halt_cmplt;
  input halt_reset;
  input ch2_delay_cnt_en;
  input s2mm_packet_sof;
  input s_axis_cmd_tvalid_reg;
  input ch2_dly_irq_set;
  input s2mm_mask_fsync_out;
  input s2mm_tstvect_fsync;
  input s2mm_valid_frame_sync;
  input \dmacr_i_reg[0]_1 ;
  input [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13] ;
  input s2mm_halt;
  input dma_err;
  input s2mm_prmtr_updt_complete;
  input prmtr_update_complete;
  input repeat_frame;
  input datamover_idle;
  input [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0 ;
  input [4:0]\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1 ;

  wire [31:0]D;
  wire \DM_GEN_SYNCEN_BIT.dmacr_i_reg[15]_0 ;
  wire [0:0]E;
  wire \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3__0_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4__0_n_0 ;
  wire [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3__0_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4__0_n_0 ;
  wire [7:0]\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[12]_0 ;
  wire \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[13] ;
  wire \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[14] ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5_n_0 ;
  wire [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13] ;
  wire [3:0]Q;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 ;
  wire \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ;
  wire [4:0]\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ;
  wire [4:0]\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1 ;
  wire [0:0]SR;
  wire ch2_delay_cnt_en;
  wire ch2_delay_zero;
  wire ch2_dly_irq_set;
  wire ch2_thresh_count1;
  wire datamover_idle;
  wire dly_irq_reg_0;
  wire dly_irq_reg_1;
  wire dly_irq_reg_2;
  wire dma_decerr_reg_0;
  wire dma_decerr_reg_1;
  wire dma_err;
  wire dma_interr_reg_0;
  wire dma_interr_reg_1;
  wire dma_slverr_reg_0;
  wire dma_slverr_reg_1;
  wire \dmacr_i[0]_i_1__0_n_0 ;
  wire \dmacr_i_reg[0]_0 ;
  wire \dmacr_i_reg[0]_1 ;
  wire \dmacr_i_reg[2]_0 ;
  wire \dmacr_i_reg[2]_1 ;
  wire err;
  wire err_d1;
  wire err_d1_i_2_n_0;
  wire err_irq_i_1__0_n_0;
  wire err_irq_reg_0;
  wire err_irq_reg_n_0;
  wire halt_i_reg;
  wire halt_reset;
  wire halted_reg_0;
  wire halted_reg_1;
  wire [0:0]halted_reg_2;
  wire halted_reg_3;
  wire introut_i_1__0_n_0;
  wire introut_i_2__0_n_0;
  wire ioc_irq_reg_0;
  wire ioc_irq_reg_1;
  wire irqdelay_wren_i;
  wire irqdelay_wren_i0;
  wire irqthresh_wren_i;
  wire irqthresh_wren_i0;
  wire lsize_err_reg_0;
  wire lsize_err_reg_1;
  wire lsize_more_err_reg_0;
  wire lsize_more_err_reg_1;
  wire lsize_more_err_reg_2;
  wire m_axi_s2mm_aclk;
  wire prmry_in;
  wire prmry_resetn_i_reg;
  wire prmtr_update_complete;
  wire repeat_frame;
  wire reset_counts_reg_0;
  wire reset_counts_reg_1;
  wire [2:0]s2mm_axi2ip_wrce;
  wire [20:0]s2mm_dmacr;
  wire s2mm_frame_sync;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_ip2axi_introut;
  wire s2mm_irqdelay_wren;
  wire s2mm_mask_fsync_out;
  wire s2mm_packet_sof;
  wire s2mm_prmtr_updt_complete;
  wire s2mm_tstvect_fsync;
  wire s2mm_valid_frame_sync;
  wire s_axis_cmd_tvalid_reg;
  wire s_soft_reset_i0;
  wire stop_i;

  FDRE #(
    .INIT(1'b0)) 
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DM_GEN_SYNCEN_BIT.dmacr_i_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[15]),
        .Q(s2mm_dmacr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DM_GEN_SYNCEN_BIT.dmacr_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[3]),
        .Q(s2mm_dmacr[2]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_5 
       (.I0(s2mm_dmacr[4]),
        .I1(repeat_frame),
        .O(\DM_GEN_SYNCEN_BIT.dmacr_i_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[24]),
        .Q(s2mm_dmacr[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[25]),
        .Q(s2mm_dmacr[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[26]),
        .Q(s2mm_dmacr[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[27]),
        .Q(s2mm_dmacr[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[28]),
        .Q(s2mm_dmacr[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[29]),
        .Q(s2mm_dmacr[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[30]),
        .Q(s2mm_dmacr[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[31]),
        .Q(s2mm_dmacr[20]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0 
       (.I0(s2mm_dmacr[19]),
        .I1(D[30]),
        .I2(s2mm_dmacr[20]),
        .I3(D[31]),
        .I4(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3__0_n_0 ),
        .I5(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4__0_n_0 ),
        .O(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3__0 
       (.I0(s2mm_dmacr[15]),
        .I1(D[26]),
        .I2(s2mm_dmacr[14]),
        .I3(D[25]),
        .I4(D[24]),
        .I5(s2mm_dmacr[13]),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4__0 
       (.I0(s2mm_dmacr[17]),
        .I1(D[28]),
        .I2(s2mm_dmacr[18]),
        .I3(D[29]),
        .I4(D[27]),
        .I5(s2mm_dmacr[16]),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(irqdelay_wren_i0),
        .Q(irqdelay_wren_i),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[16]),
        .Q(s2mm_dmacr[5]),
        .S(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[17]),
        .Q(s2mm_dmacr[6]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[18]),
        .Q(s2mm_dmacr[7]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[19]),
        .Q(s2mm_dmacr[8]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[20]),
        .Q(s2mm_dmacr[9]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[21]),
        .Q(s2mm_dmacr[10]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[22]),
        .Q(s2mm_dmacr[11]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[23]),
        .Q(s2mm_dmacr[12]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2__0 
       (.I0(s2mm_dmacr[11]),
        .I1(D[22]),
        .I2(s2mm_dmacr[12]),
        .I3(D[23]),
        .I4(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3__0_n_0 ),
        .I5(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4__0_n_0 ),
        .O(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3__0 
       (.I0(s2mm_dmacr[7]),
        .I1(D[18]),
        .I2(s2mm_dmacr[6]),
        .I3(D[17]),
        .I4(D[16]),
        .I5(s2mm_dmacr[5]),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4__0 
       (.I0(s2mm_dmacr[9]),
        .I1(D[20]),
        .I2(s2mm_dmacr[10]),
        .I3(D[21]),
        .I4(D[19]),
        .I5(s2mm_dmacr[8]),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(irqthresh_wren_i0),
        .Q(irqthresh_wren_i),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4__0 
       (.I0(s2mm_halt),
        .I1(s2mm_dmacr[0]),
        .I2(dma_err),
        .I3(\dmacr_i_reg[2]_0 ),
        .O(halt_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[10]),
        .Q(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[12]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[11]),
        .Q(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[12]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[12]),
        .Q(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[12]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[13]),
        .Q(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[14]),
        .Q(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[4]),
        .Q(s2mm_dmacr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[5]),
        .Q(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[12]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[6]),
        .Q(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[12]_0 [1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[7]),
        .Q(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[12]_0 [2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[8]),
        .Q(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[12]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[9]),
        .Q(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[12]_0 [4]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1 
       (.I0(ch2_delay_cnt_en),
        .I1(irqdelay_wren_i),
        .I2(reset_counts_reg_0),
        .I3(s2mm_frame_sync),
        .I4(prmry_resetn_i_reg),
        .I5(s2mm_packet_sof),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(ch2_delay_zero),
        .I2(ch2_dly_irq_set),
        .I3(halted_reg_0),
        .I4(s2mm_mask_fsync_out),
        .I5(dly_irq_reg_0),
        .O(prmry_resetn_i_reg));
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2 
       (.I0(s2mm_dmacr[17]),
        .I1(s2mm_dmacr[18]),
        .I2(s2mm_dmacr[19]),
        .I3(s2mm_dmacr[20]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5_n_0 ),
        .O(ch2_delay_zero));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5 
       (.I0(s2mm_dmacr[14]),
        .I1(s2mm_dmacr[13]),
        .I2(s2mm_dmacr[16]),
        .I3(s2mm_dmacr[15]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF88F8)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_2 
       (.I0(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[13] ),
        .I1(ch2_dly_irq_set),
        .I2(s2mm_tstvect_fsync),
        .I3(s2mm_valid_frame_sync),
        .I4(irqthresh_wren_i),
        .I5(reset_counts_reg_0),
        .O(ch2_thresh_count1));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2 
       (.I0(reset_counts_reg_0),
        .I1(irqthresh_wren_i),
        .I2(ch2_dly_irq_set),
        .I3(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[13] ),
        .I4(s2mm_tstvect_fsync),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h00404440)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_i_1__0 
       (.I0(halted_reg_0),
        .I1(s_axis_cmd_tvalid_reg),
        .I2(s2mm_prmtr_updt_complete),
        .I3(prmtr_update_complete),
        .I4(s2mm_frame_sync),
        .O(halted_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 ),
        .Q(\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000001)) 
    \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1 
       (.I0(dma_interr_reg_0),
        .I1(lsize_more_err_reg_0),
        .I2(lsize_err_reg_0),
        .I3(dma_decerr_reg_0),
        .I4(dma_slverr_reg_0),
        .O(\S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ),
        .D(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [0]),
        .Q(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ),
        .D(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [1]),
        .Q(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ),
        .D(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [2]),
        .Q(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ),
        .D(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [3]),
        .Q(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ),
        .D(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [4]),
        .Q(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [4]),
        .R(SR));
  LUT4 #(
    .INIT(16'hF5C0)) 
    datamover_idle_i_1__0
       (.I0(s2mm_dmacr[0]),
        .I1(s2mm_halt_cmplt),
        .I2(s2mm_halt),
        .I3(datamover_idle),
        .O(\dmacr_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    dly_irq_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(dly_irq_reg_2),
        .Q(dly_irq_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dma_decerr_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(dma_decerr_reg_1),
        .Q(dma_decerr_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dma_interr_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(dma_interr_reg_1),
        .Q(dma_interr_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dma_slverr_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(dma_slverr_reg_1),
        .Q(dma_slverr_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dmacr_i[0]_i_1__0 
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(s_axis_cmd_tvalid_reg),
        .I2(\dmacr_i_reg[0]_1 ),
        .O(\dmacr_i[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\dmacr_i[0]_i_1__0_n_0 ),
        .Q(s2mm_dmacr[0]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[1]),
        .Q(s2mm_dmacr[1]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[2]_1 ),
        .Q(\dmacr_i_reg[2]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEAEFFAE)) 
    err_d1_i_1__0
       (.I0(err_d1_i_2_n_0),
        .I1(lsize_more_err_reg_0),
        .I2(Q[3]),
        .I3(lsize_err_reg_0),
        .I4(Q[1]),
        .I5(\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ),
        .O(err));
  LUT2 #(
    .INIT(4'hE)) 
    err_d1_i_2
       (.I0(dma_slverr_reg_0),
        .I1(dma_decerr_reg_0),
        .O(err_d1_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_d1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(err),
        .Q(err_d1),
        .R(SR));
  LUT5 #(
    .INIT(32'h77F700F0)) 
    err_irq_i_1__0
       (.I0(D[14]),
        .I1(s2mm_axi2ip_wrce[1]),
        .I2(err),
        .I3(err_d1),
        .I4(err_irq_reg_n_0),
        .O(err_irq_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_irq_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(err_irq_i_1__0_n_0),
        .Q(err_irq_reg_n_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    halted_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(halted_reg_3),
        .Q(halted_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h04)) 
    introut_i_1__0
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(s_axis_cmd_tvalid_reg),
        .I2(introut_i_2__0_n_0),
        .O(introut_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    introut_i_2__0
       (.I0(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[14] ),
        .I1(err_irq_reg_n_0),
        .I2(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[13] ),
        .I3(dly_irq_reg_0),
        .I4(ioc_irq_reg_0),
        .I5(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[12]_0 [7]),
        .O(introut_i_2__0_n_0));
  FDRE introut_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(introut_i_1__0_n_0),
        .Q(s2mm_ip2axi_introut),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ioc_irq_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ioc_irq_reg_1),
        .Q(ioc_irq_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h0053)) 
    ip2axi_rddata_int_inferred_i_52__0
       (.I0(lsize_more_err_reg_0),
        .I1(s2mm_dmacr[4]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13] [0]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13] [1]),
        .O(lsize_more_err_reg_1));
  LUT4 #(
    .INIT(16'h0053)) 
    ip2axi_rddata_int_inferred_i_56__0
       (.I0(err_irq_reg_n_0),
        .I1(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[14] ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13] [0]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13] [1]),
        .O(err_irq_reg_0));
  LUT4 #(
    .INIT(16'h0053)) 
    ip2axi_rddata_int_inferred_i_59__0
       (.I0(dly_irq_reg_0),
        .I1(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[13] ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13] [0]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13] [1]),
        .O(dly_irq_reg_1));
  LUT3 #(
    .INIT(8'hFE)) 
    irqdelay_wren__0
       (.I0(irqdelay_wren_i),
        .I1(reset_counts_reg_0),
        .I2(s2mm_frame_sync),
        .O(s2mm_irqdelay_wren));
  FDRE #(
    .INIT(1'b0)) 
    lsize_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(lsize_err_reg_1),
        .Q(lsize_err_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    lsize_more_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(lsize_more_err_reg_2),
        .Q(lsize_more_err_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    reset_counts_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(reset_counts_reg_1),
        .Q(reset_counts_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \s_axis_cmd_tdata[63]_i_1 
       (.I0(halted_reg_0),
        .I1(s_axis_cmd_tvalid_reg),
        .O(halted_reg_2));
  LUT4 #(
    .INIT(16'h8880)) 
    s_soft_reset_i_i_1__0
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(prmry_in),
        .I2(s2mm_halt_cmplt),
        .I3(halt_reset),
        .O(s_soft_reset_i0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'hE)) 
    stop_i_1__0
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(dma_err),
        .O(stop_i));
endmodule

(* ORIG_REF_NAME = "axi_vdma_reset" *) 
module axi_vdma_0_axi_vdma_reset
   (in0,
    halt_i_reg_0,
    halt_reset_reg_0,
    sig_mm2s_dm_prmry_resetn,
    prmry_reset2,
    \dmacr_i_reg[2] ,
    sof_reset,
    sig_dre_tvalid_i_reg,
    halt_i_reg_1,
    fifo_wren,
    halt_i_reg_2,
    reset_counts_reg,
    scndry_out,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    m_axis_mm2s_aclk,
    mm2s_soft_reset,
    s_soft_reset_i0,
    halt_i_reg_3,
    stop,
    mm2s_halt_cmplt,
    mm2s_axi2ip_wrce,
    D,
    out,
    dm2linebuf_mm2s_tvalid,
    mm2s_frame_sync,
    full,
    dma_err_3,
    sig_rst2all_stop_request,
    reset_counts,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ,
    prmry_in);
  output in0;
  output halt_i_reg_0;
  output halt_reset_reg_0;
  output sig_mm2s_dm_prmry_resetn;
  output prmry_reset2;
  output \dmacr_i_reg[2] ;
  output sof_reset;
  output sig_dre_tvalid_i_reg;
  output [0:0]halt_i_reg_1;
  output fifo_wren;
  output halt_i_reg_2;
  output reset_counts_reg;
  output scndry_out;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input m_axis_mm2s_aclk;
  input mm2s_soft_reset;
  input s_soft_reset_i0;
  input [0:0]halt_i_reg_3;
  input stop;
  input mm2s_halt_cmplt;
  input [0:0]mm2s_axi2ip_wrce;
  input [0:0]D;
  input out;
  input dm2linebuf_mm2s_tvalid;
  input mm2s_frame_sync;
  input full;
  input dma_err_3;
  input sig_rst2all_stop_request;
  input reset_counts;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  input prmry_in;

  wire [0:0]D;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ;
  wire \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1 ;
  wire \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_5 ;
  wire assert_sftrst_d1;
  wire axis_all_idle;
  wire axis_clear_sft_rst_hold;
  wire axis_min_assert_sftrst;
  wire [3:0]axis_min_count;
  wire axis_min_count0;
  wire axis_soft_reset_re;
  wire dm2linebuf_mm2s_tvalid;
  wire dma_err_3;
  wire \dmacr_i_reg[2] ;
  wire fifo_wren;
  wire full;
  wire halt_i0;
  wire halt_i_reg_0;
  wire [0:0]halt_i_reg_1;
  wire halt_i_reg_2;
  wire [0:0]halt_i_reg_3;
  wire halt_reset_i_1_n_0;
  wire halt_reset_reg_0;
  wire in0;
  wire lite_all_idle;
  wire lite_clear_sft_rst_hold;
  wire lite_min_assert_sftrst;
  wire [3:0]lite_min_count;
  wire lite_min_count0;
  wire lite_soft_reset_re;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire min_assert_sftrst;
  wire [0:0]mm2s_axi2ip_wrce;
  wire mm2s_frame_sync;
  wire mm2s_halt_cmplt;
  wire mm2s_soft_reset;
  wire out;
  wire p_axis_min_assert_sftrst;
  wire p_lite_min_assert_sftrst;
  wire prmry_in;
  wire prmry_min_assert_sftrst;
  wire [3:0]prmry_min_count;
  wire prmry_min_count0;
  wire prmry_reset2;
  wire reset_counts;
  wire reset_counts_reg;
  wire resetn_i;
  wire run_stop_d1;
  wire s_axi_lite_aclk;
  wire s_soft_reset_i;
  wire s_soft_reset_i0;
  wire s_soft_reset_i_d1;
  wire scndry_out;
  wire sig_dre_tvalid_i_reg;
  wire sig_mm2s_dm_prmry_resetn;
  wire sig_rst2all_stop_request;
  wire sof_reset;
  wire soft_reset_d1;
  wire stop;

  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA2)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4 
       (.I0(dm2linebuf_mm2s_tvalid),
        .I1(out),
        .I2(halt_i_reg_0),
        .I3(mm2s_frame_sync),
        .I4(full),
        .O(sig_dre_tvalid_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_i_1 
       (.I0(halt_i_reg_0),
        .I1(out),
        .O(sof_reset));
  axi_vdma_0_cdc_sync_11 \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I 
       (.\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 (p_lite_min_assert_sftrst),
        .SR(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ),
        .axis_clear_sft_rst_hold(axis_clear_sft_rst_hold),
        .axis_soft_reset_re(axis_soft_reset_re),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .prmry_min_assert_sftrst(prmry_min_assert_sftrst),
        .scndry_out(p_axis_min_assert_sftrst));
  axi_vdma_0_cdc_sync__parameterized0_12 \GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .scndry_out(axis_all_idle));
  axi_vdma_0_cdc_sync__parameterized0_13 \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I 
       (.\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0 ),
        .\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 (p_lite_min_assert_sftrst),
        .SR(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ),
        .axis_min_assert_sftrst(axis_min_assert_sftrst),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .min_assert_sftrst(min_assert_sftrst),
        .prmry_min_assert_sftrst(prmry_min_assert_sftrst),
        .prmry_min_count0(prmry_min_count0),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1),
        .s_soft_reset_i_reg(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3 ),
        .scndry_out(p_axis_min_assert_sftrst));
  axi_vdma_0_cdc_sync_14 \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I 
       (.\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1 ),
        .axis_clear_sft_rst_hold(axis_clear_sft_rst_hold),
        .axis_min_assert_sftrst(axis_min_assert_sftrst),
        .axis_min_count0(axis_min_count0),
        .axis_soft_reset_re(axis_soft_reset_re),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0 ),
        .Q(min_assert_sftrst),
        .R(1'b0));
  axi_vdma_0_cdc_sync_15 \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I 
       (.\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 (p_lite_min_assert_sftrst),
        .SR(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ),
        .lite_clear_sft_rst_hold(lite_clear_sft_rst_hold),
        .lite_soft_reset_re(lite_soft_reset_re),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .prmry_min_assert_sftrst(prmry_min_assert_sftrst),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(p_axis_min_assert_sftrst));
  axi_vdma_0_cdc_sync__parameterized0_16 \GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(lite_all_idle));
  axi_vdma_0_cdc_sync__parameterized0_17 \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I 
       (.lite_min_assert_sftrst(lite_min_assert_sftrst),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(p_lite_min_assert_sftrst));
  axi_vdma_0_cdc_sync_18 \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I 
       (.\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1 ),
        .lite_clear_sft_rst_hold(lite_clear_sft_rst_hold),
        .lite_min_assert_sftrst(lite_min_assert_sftrst),
        .lite_min_count0(lite_min_count0),
        .lite_soft_reset_re(lite_soft_reset_re),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2 
       (.I0(axis_min_assert_sftrst),
        .I1(axis_min_count[1]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[2]),
        .I4(axis_min_count[3]),
        .O(axis_min_count0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1 ),
        .Q(axis_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[1]),
        .I3(axis_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8FF0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'hBCCC)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2 
       (.I0(axis_all_idle),
        .I1(axis_min_count[3]),
        .I2(axis_min_count[2]),
        .I3(axis_min_count[0]),
        .I4(axis_min_count[1]),
        .I5(axis_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0 ),
        .Q(axis_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ),
        .Q(axis_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ),
        .Q(axis_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ),
        .Q(axis_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_2 
       (.I0(lite_min_assert_sftrst),
        .I1(lite_min_count[1]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[2]),
        .I4(lite_min_count[3]),
        .O(lite_min_count0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1 ),
        .Q(lite_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[1]),
        .I3(lite_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8FF0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'hBCCC)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2 
       (.I0(lite_all_idle),
        .I1(lite_min_count[3]),
        .I2(lite_min_count[2]),
        .I3(lite_min_count[0]),
        .I4(lite_min_count[1]),
        .I5(lite_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0 ),
        .Q(lite_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ),
        .Q(lite_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ),
        .Q(lite_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ),
        .Q(lite_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_2 
       (.I0(prmry_min_assert_sftrst),
        .I1(prmry_min_count[1]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[2]),
        .I4(prmry_min_count[3]),
        .O(prmry_min_count0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3 ),
        .Q(prmry_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[2]),
        .I2(prmry_min_count[1]),
        .I3(prmry_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8FF0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[2]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'hBCCC)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[2]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I1(prmry_min_count[3]),
        .I2(prmry_min_count[2]),
        .I3(prmry_min_count[0]),
        .I4(prmry_min_count[1]),
        .I5(prmry_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[2]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0 ),
        .Q(prmry_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ),
        .Q(prmry_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ),
        .Q(prmry_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ),
        .Q(prmry_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_i_1 
       (.I0(halt_i_reg_0),
        .I1(sig_rst2all_stop_request),
        .O(halt_i_reg_2));
  axi_vdma_0_cdc_sync__parameterized0_19 \GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I 
       (.m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .prmry_in(resetn_i),
        .scndry_out(scndry_out));
  axi_vdma_0_cdc_sync__parameterized0_20 \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I 
       (.D(D),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 (prmry_in),
        .\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg (sig_mm2s_dm_prmry_resetn),
        .assert_sftrst_d1(assert_sftrst_d1),
        .\dmacr_i_reg[0] (\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1 ),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .halt_i0(halt_i0),
        .halt_i_reg(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_5 ),
        .halt_i_reg_0(halt_reset_reg_0),
        .halt_i_reg_1(halt_i_reg_3),
        .halt_i_reg_2(halt_i_reg_0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .min_assert_sftrst(min_assert_sftrst),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce),
        .mm2s_soft_reset(mm2s_soft_reset),
        .out(out),
        .prmry_in(resetn_i),
        .prmry_reset2(prmry_reset2),
        .reset_counts(reset_counts),
        .reset_counts_reg(reset_counts_reg),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .stop(stop));
  FDRE #(
    .INIT(1'b0)) 
    assert_sftrst_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(min_assert_sftrst),
        .Q(assert_sftrst_d1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \cmnds_queued[7]_i_1 
       (.I0(halt_i_reg_0),
        .I1(dma_err_3),
        .I2(mm2s_soft_reset),
        .I3(out),
        .O(halt_i_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    fg_builtin_fifo_inst_i_1__0
       (.I0(dm2linebuf_mm2s_tvalid),
        .I1(out),
        .I2(halt_i_reg_0),
        .I3(mm2s_frame_sync),
        .I4(full),
        .O(fifo_wren));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    halt_i_i_2
       (.I0(soft_reset_d1),
        .I1(mm2s_soft_reset),
        .I2(stop),
        .I3(run_stop_d1),
        .I4(halt_i_reg_3),
        .O(halt_i0));
  FDRE #(
    .INIT(1'b0)) 
    halt_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_5 ),
        .Q(halt_i_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h22222F2222222222)) 
    halt_reset_i_1
       (.I0(halt_reset_reg_0),
        .I1(halt_i_reg_3),
        .I2(mm2s_soft_reset),
        .I3(halt_i_reg_0),
        .I4(stop),
        .I5(mm2s_halt_cmplt),
        .O(halt_reset_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    halt_reset_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(halt_reset_i_1_n_0),
        .Q(halt_reset_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    prmry_resetn_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(resetn_i),
        .Q(in0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    run_stop_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1 ),
        .Q(run_stop_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i),
        .Q(s_soft_reset_i_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i0),
        .Q(s_soft_reset_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    soft_reset_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_soft_reset),
        .Q(soft_reset_d1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_reset" *) 
module axi_vdma_0_axi_vdma_reset_2
   (in0,
    halt_i_reg_0,
    halt_reset_reg_0,
    sig_s2mm_dm_prmry_resetn,
    prmry_reset2_1,
    \dmacr_i_reg[2] ,
    halt_i_reg_1,
    \dmacr_i_reg[2]_0 ,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ,
    reset_counts_reg,
    halt_i_reg_2,
    scndry_out,
    m_axi_s2mm_aclk,
    s_axi_lite_aclk,
    s_axis_s2mm_aclk,
    s2mm_soft_reset,
    s_soft_reset_i0_2,
    s2mm_dmacr,
    run_stop_d1_reg_0,
    s2mm_halt_cmplt,
    s2mm_axi2ip_wrce,
    \dmacr_i_reg[2]_1 ,
    dma_err,
    out,
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg ,
    s2mm_frame_sync,
    reset_counts_4,
    sig_rst2all_stop_request_5,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ,
    prmry_in);
  output in0;
  output halt_i_reg_0;
  output halt_reset_reg_0;
  output sig_s2mm_dm_prmry_resetn;
  output prmry_reset2_1;
  output \dmacr_i_reg[2] ;
  output halt_i_reg_1;
  output [0:0]\dmacr_i_reg[2]_0 ;
  output [0:0]\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  output reset_counts_reg;
  output halt_i_reg_2;
  output scndry_out;
  input m_axi_s2mm_aclk;
  input s_axi_lite_aclk;
  input s_axis_s2mm_aclk;
  input s2mm_soft_reset;
  input s_soft_reset_i0_2;
  input [0:0]s2mm_dmacr;
  input run_stop_d1_reg_0;
  input s2mm_halt_cmplt;
  input [0:0]s2mm_axi2ip_wrce;
  input [0:0]\dmacr_i_reg[2]_1 ;
  input dma_err;
  input out;
  input \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg ;
  input s2mm_frame_sync;
  input reset_counts_4;
  input sig_rst2all_stop_request_5;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  input prmry_in;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  wire [0:0]\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1__0_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1__0_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1__0_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg ;
  wire \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1 ;
  wire \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_5 ;
  wire assert_sftrst_d1;
  wire axis_all_idle;
  wire axis_clear_sft_rst_hold;
  wire axis_min_assert_sftrst;
  wire [3:0]axis_min_count;
  wire axis_min_count0;
  wire axis_soft_reset_re;
  wire dma_err;
  wire \dmacr_i_reg[2] ;
  wire [0:0]\dmacr_i_reg[2]_0 ;
  wire [0:0]\dmacr_i_reg[2]_1 ;
  wire halt_i0;
  wire halt_i_reg_0;
  wire halt_i_reg_1;
  wire halt_i_reg_2;
  wire halt_reset_i_1__0_n_0;
  wire halt_reset_reg_0;
  wire in0;
  wire lite_all_idle;
  wire lite_clear_sft_rst_hold;
  wire lite_min_assert_sftrst;
  wire [3:0]lite_min_count;
  wire lite_min_count0;
  wire lite_soft_reset_re;
  wire m_axi_s2mm_aclk;
  wire min_assert_sftrst;
  wire out;
  wire p_axis_min_assert_sftrst;
  wire p_lite_min_assert_sftrst;
  wire prmry_in;
  wire prmry_min_assert_sftrst;
  wire [3:0]prmry_min_count;
  wire prmry_min_count0;
  wire prmry_reset2_1;
  wire reset_counts_4;
  wire reset_counts_reg;
  wire resetn_i;
  wire run_stop_d1;
  wire run_stop_d1_reg_0;
  wire [0:0]s2mm_axi2ip_wrce;
  wire [0:0]s2mm_dmacr;
  wire s2mm_frame_sync;
  wire s2mm_halt_cmplt;
  wire s2mm_soft_reset;
  wire s_axi_lite_aclk;
  wire s_axis_s2mm_aclk;
  wire s_soft_reset_i;
  wire s_soft_reset_i0_2;
  wire s_soft_reset_i_d1;
  wire scndry_out;
  wire sig_rst2all_stop_request_5;
  wire sig_s2mm_dm_prmry_resetn;
  wire soft_reset_d1;

  axi_vdma_0_cdc_sync \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I 
       (.\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 (p_lite_min_assert_sftrst),
        .SR(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ),
        .axis_clear_sft_rst_hold(axis_clear_sft_rst_hold),
        .axis_soft_reset_re(axis_soft_reset_re),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmry_min_assert_sftrst(prmry_min_assert_sftrst),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .scndry_out(p_axis_min_assert_sftrst));
  axi_vdma_0_cdc_sync__parameterized0 \GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .scndry_out(axis_all_idle));
  axi_vdma_0_cdc_sync__parameterized0_3 \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I 
       (.\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0 ),
        .\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 (p_lite_min_assert_sftrst),
        .SR(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ),
        .axis_min_assert_sftrst(axis_min_assert_sftrst),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .min_assert_sftrst(min_assert_sftrst),
        .prmry_min_assert_sftrst(prmry_min_assert_sftrst),
        .prmry_min_count0(prmry_min_count0),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1),
        .s_soft_reset_i_reg(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3 ),
        .scndry_out(p_axis_min_assert_sftrst));
  axi_vdma_0_cdc_sync_4 \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I 
       (.\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1 ),
        .axis_clear_sft_rst_hold(axis_clear_sft_rst_hold),
        .axis_min_assert_sftrst(axis_min_assert_sftrst),
        .axis_min_count0(axis_min_count0),
        .axis_soft_reset_re(axis_soft_reset_re),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0 ),
        .Q(min_assert_sftrst),
        .R(1'b0));
  axi_vdma_0_cdc_sync_5 \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I 
       (.\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 (p_lite_min_assert_sftrst),
        .SR(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ),
        .lite_clear_sft_rst_hold(lite_clear_sft_rst_hold),
        .lite_soft_reset_re(lite_soft_reset_re),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmry_min_assert_sftrst(prmry_min_assert_sftrst),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(p_axis_min_assert_sftrst));
  axi_vdma_0_cdc_sync__parameterized0_6 \GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(lite_all_idle));
  axi_vdma_0_cdc_sync__parameterized0_7 \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I 
       (.lite_min_assert_sftrst(lite_min_assert_sftrst),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(p_lite_min_assert_sftrst));
  axi_vdma_0_cdc_sync_8 \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I 
       (.\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1 ),
        .lite_clear_sft_rst_hold(lite_clear_sft_rst_hold),
        .lite_min_assert_sftrst(lite_min_assert_sftrst),
        .lite_min_count0(lite_min_count0),
        .lite_soft_reset_re(lite_soft_reset_re),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2__0 
       (.I0(axis_min_assert_sftrst),
        .I1(axis_min_count[1]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[2]),
        .I4(axis_min_count[3]),
        .O(axis_min_count0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1 ),
        .Q(axis_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1__0 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[1]),
        .I3(axis_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8FF0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'hBCCC)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2 
       (.I0(axis_all_idle),
        .I1(axis_min_count[3]),
        .I2(axis_min_count[2]),
        .I3(axis_min_count[0]),
        .I4(axis_min_count[1]),
        .I5(axis_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1__0_n_0 ),
        .Q(axis_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ),
        .Q(axis_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ),
        .Q(axis_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ),
        .Q(axis_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_2__0 
       (.I0(lite_min_assert_sftrst),
        .I1(lite_min_count[1]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[2]),
        .I4(lite_min_count[3]),
        .O(lite_min_count0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1 ),
        .Q(lite_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1__0 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[1]),
        .I3(lite_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8FF0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'hBCCC)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2 
       (.I0(lite_all_idle),
        .I1(lite_min_count[3]),
        .I2(lite_min_count[2]),
        .I3(lite_min_count[0]),
        .I4(lite_min_count[1]),
        .I5(lite_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1__0_n_0 ),
        .Q(lite_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ),
        .Q(lite_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ),
        .Q(lite_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ),
        .Q(lite_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_2__0 
       (.I0(prmry_min_assert_sftrst),
        .I1(prmry_min_count[1]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[2]),
        .I4(prmry_min_count[3]),
        .O(prmry_min_count0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3 ),
        .Q(prmry_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1__0 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[2]),
        .I2(prmry_min_count[1]),
        .I3(prmry_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8FF0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[2]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'hBCCC)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[2]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I1(prmry_min_count[3]),
        .I2(prmry_min_count[2]),
        .I3(prmry_min_count[0]),
        .I4(prmry_min_count[1]),
        .I5(prmry_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[2]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1__0_n_0 ),
        .Q(prmry_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ),
        .Q(prmry_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ),
        .Q(prmry_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ),
        .Q(prmry_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h5545)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_1 
       (.I0(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg ),
        .I1(halt_i_reg_0),
        .I2(out),
        .I3(s2mm_frame_sync),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ));
  axi_vdma_0_cdc_sync__parameterized0_9 \GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I 
       (.m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmry_in(resetn_i),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .scndry_out(scndry_out));
  axi_vdma_0_cdc_sync__parameterized0_10 \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 (prmry_in),
        .\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg (sig_s2mm_dm_prmry_resetn),
        .assert_sftrst_d1(assert_sftrst_d1),
        .\dmacr_i_reg[0] (\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1 ),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .\dmacr_i_reg[2]_0 (\dmacr_i_reg[2]_1 ),
        .halt_i0(halt_i0),
        .halt_i_reg(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_5 ),
        .halt_i_reg_0(halt_reset_reg_0),
        .halt_i_reg_1(halt_i_reg_0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .min_assert_sftrst(min_assert_sftrst),
        .out(out),
        .prmry_in(resetn_i),
        .prmry_reset2_1(prmry_reset2_1),
        .reset_counts_4(reset_counts_4),
        .reset_counts_reg(reset_counts_reg),
        .run_stop_d1_reg(run_stop_d1_reg_0),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i(s_soft_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \I_RESET/sig_s_h_halt_reg_i_1 
       (.I0(halt_i_reg_0),
        .I1(sig_rst2all_stop_request_5),
        .O(halt_i_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    assert_sftrst_d1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(min_assert_sftrst),
        .Q(assert_sftrst_d1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \cmnds_queued[7]_i_1__0 
       (.I0(s2mm_soft_reset),
        .I1(dma_err),
        .I2(halt_i_reg_0),
        .I3(out),
        .O(\dmacr_i_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    halt_i_i_2__0
       (.I0(soft_reset_d1),
        .I1(s2mm_soft_reset),
        .I2(run_stop_d1_reg_0),
        .I3(run_stop_d1),
        .I4(s2mm_dmacr),
        .O(halt_i0));
  FDRE #(
    .INIT(1'b0)) 
    halt_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_5 ),
        .Q(halt_i_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h22222F2222222222)) 
    halt_reset_i_1__0
       (.I0(halt_reset_reg_0),
        .I1(s2mm_dmacr),
        .I2(s2mm_soft_reset),
        .I3(halt_i_reg_0),
        .I4(run_stop_d1_reg_0),
        .I5(s2mm_halt_cmplt),
        .O(halt_reset_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    halt_reset_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(halt_reset_i_1__0_n_0),
        .Q(halt_reset_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    prmry_resetn_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(resetn_i),
        .Q(in0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    run_stop_d1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1 ),
        .Q(run_stop_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_d1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i),
        .Q(s_soft_reset_i_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i0_2),
        .Q(s_soft_reset_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    soft_reset_d1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_soft_reset),
        .Q(soft_reset_d1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    zero_hsize_err_i_5__0
       (.I0(halt_i_reg_0),
        .I1(dma_err),
        .I2(s2mm_soft_reset),
        .O(halt_i_reg_1));
endmodule

(* ORIG_REF_NAME = "axi_vdma_rst_module" *) 
module axi_vdma_0_axi_vdma_rst_module
   (out,
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    prmry_resetn_i_reg,
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    prmry_in,
    mm2s_halt,
    halt_reset,
    s2mm_halt,
    halt_reset_0,
    SR,
    prmry_reset2,
    prmry_reset2_1,
    prmry_resetn_i_reg_0,
    prmry_resetn_i_reg_1,
    \dmacr_i_reg[2] ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ,
    sof_reset,
    \dmacr_i_reg[2]_0 ,
    halt_i_reg,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4 ,
    sig_dre_tvalid_i_reg,
    halt_i_reg_0,
    fifo_wren,
    \dmacr_i_reg[2]_1 ,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ,
    halt_i_reg_1,
    reset_counts_reg,
    reset_counts_reg_0,
    halt_i_reg_2,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    m_axis_mm2s_aclk,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk,
    mm2s_soft_reset,
    s_soft_reset_i0,
    s2mm_soft_reset,
    s_soft_reset_i0_2,
    axi_resetn,
    halt_i_reg_3,
    stop,
    mm2s_halt_cmplt,
    s2mm_dmacr,
    run_stop_d1_reg,
    s2mm_halt_cmplt,
    mm2s_axi2ip_wrce,
    D,
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12] ,
    mm2s_fsync_out_i,
    s2mm_axi2ip_wrce,
    \dmacr_i_reg[2]_2 ,
    dma_err,
    dm_halt_reg,
    s2mm_fsync_out_i,
    dm2linebuf_mm2s_tvalid,
    mm2s_frame_sync,
    full,
    dma_err_3,
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg ,
    s2mm_frame_sync,
    sig_rst2all_stop_request,
    reset_counts,
    reset_counts_4,
    sig_rst2all_stop_request_5,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 );
  output out;
  output \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output prmry_resetn_i_reg;
  output \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output prmry_in;
  output mm2s_halt;
  output halt_reset;
  output s2mm_halt;
  output halt_reset_0;
  output [0:0]SR;
  output prmry_reset2;
  output prmry_reset2_1;
  output [0:0]prmry_resetn_i_reg_0;
  output [0:0]prmry_resetn_i_reg_1;
  output \dmacr_i_reg[2] ;
  output [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  output [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ;
  output sof_reset;
  output \dmacr_i_reg[2]_0 ;
  output halt_i_reg;
  output [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ;
  output [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4 ;
  output sig_dre_tvalid_i_reg;
  output [0:0]halt_i_reg_0;
  output fifo_wren;
  output [0:0]\dmacr_i_reg[2]_1 ;
  output [0:0]\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  output halt_i_reg_1;
  output reset_counts_reg;
  output reset_counts_reg_0;
  output halt_i_reg_2;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input m_axis_mm2s_aclk;
  input m_axi_s2mm_aclk;
  input s_axis_s2mm_aclk;
  input mm2s_soft_reset;
  input s_soft_reset_i0;
  input s2mm_soft_reset;
  input s_soft_reset_i0_2;
  input axi_resetn;
  input [0:0]halt_i_reg_3;
  input stop;
  input mm2s_halt_cmplt;
  input [0:0]s2mm_dmacr;
  input run_stop_d1_reg;
  input s2mm_halt_cmplt;
  input [0:0]mm2s_axi2ip_wrce;
  input [0:0]D;
  input \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12] ;
  input mm2s_fsync_out_i;
  input [0:0]s2mm_axi2ip_wrce;
  input [0:0]\dmacr_i_reg[2]_2 ;
  input dma_err;
  input dm_halt_reg;
  input s2mm_fsync_out_i;
  input dm2linebuf_mm2s_tvalid;
  input mm2s_frame_sync;
  input full;
  input dma_err_3;
  input \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg ;
  input s2mm_frame_sync;
  input sig_rst2all_stop_request;
  input reset_counts;
  input reset_counts_4;
  input sig_rst2all_stop_request_5;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;

  wire [0:0]D;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  wire [0:0]\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12] ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg ;
  wire [0:0]SR;
  wire axi_resetn;
  wire dm2linebuf_mm2s_tvalid;
  wire dm_halt_reg;
  wire dma_err;
  wire dma_err_3;
  wire \dmacr_i_reg[2] ;
  wire \dmacr_i_reg[2]_0 ;
  wire [0:0]\dmacr_i_reg[2]_1 ;
  wire [0:0]\dmacr_i_reg[2]_2 ;
  wire fifo_wren;
  wire full;
  wire halt_i_reg;
  wire [0:0]halt_i_reg_0;
  wire halt_i_reg_1;
  wire halt_i_reg_2;
  wire [0:0]halt_i_reg_3;
  wire halt_reset;
  wire halt_reset_0;
  wire m_axi_mm2s_aclk;
  wire m_axi_s2mm_aclk;
  wire m_axis_mm2s_aclk;
  wire [0:0]mm2s_axi2ip_wrce;
  wire mm2s_frame_sync;
  wire mm2s_fsync_out_i;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_soft_reset;
  wire prmry_in;
  wire prmry_reset2;
  wire prmry_reset2_1;
  wire [0:0]prmry_resetn_i_reg_0;
  wire [0:0]prmry_resetn_i_reg_1;
  wire reset_counts;
  wire reset_counts_4;
  wire reset_counts_reg;
  wire reset_counts_reg_0;
  wire run_stop_d1_reg;
  wire [0:0]s2mm_axi2ip_wrce;
  wire [0:0]s2mm_dmacr;
  wire s2mm_frame_sync;
  wire s2mm_fsync_out_i;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_soft_reset;
  wire s_axi_lite_aclk;
  wire s_axis_s2mm_aclk;
  wire s_soft_reset_i0;
  wire s_soft_reset_i0_2;
  wire sig_dre_tvalid_i_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_mm2s_axis_resetn;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_mm2s_dm_prmry_resetn;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_mm2s_prmry_resetn;
  wire sig_rst2all_stop_request;
  wire sig_rst2all_stop_request_5;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s2mm_axis_resetn;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s2mm_dm_prmry_resetn;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s2mm_prmry_resetn;
  wire sof_reset;
  wire stop;

  assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4  = sig_mm2s_axis_resetn;
  assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0  = sig_s2mm_axis_resetn;
  assign \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg  = sig_mm2s_dm_prmry_resetn;
  assign \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0  = sig_s2mm_dm_prmry_resetn;
  assign out = sig_mm2s_prmry_resetn;
  assign prmry_resetn_i_reg = sig_s2mm_prmry_resetn;
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out[5]_i_1 
       (.I0(sig_mm2s_axis_resetn),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out[5]_i_1__0 
       (.I0(sig_s2mm_axis_resetn),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_1 
       (.I0(sig_mm2s_prmry_resetn),
        .O(prmry_resetn_i_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1 
       (.I0(sig_s2mm_prmry_resetn),
        .O(prmry_resetn_i_reg_1));
  LUT3 #(
    .INIT(8'h0D)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1 
       (.I0(sig_mm2s_axis_resetn),
        .I1(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12] ),
        .I2(mm2s_fsync_out_i),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ));
  LUT3 #(
    .INIT(8'h0D)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_1 
       (.I0(sig_s2mm_axis_resetn),
        .I1(dm_halt_reg),
        .I2(s2mm_fsync_out_i),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ));
  axi_vdma_0_axi_vdma_reset \GEN_RESET_FOR_MM2S.RESET_I 
       (.D(D),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .dm2linebuf_mm2s_tvalid(dm2linebuf_mm2s_tvalid),
        .dma_err_3(dma_err_3),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .fifo_wren(fifo_wren),
        .full(full),
        .halt_i_reg_0(mm2s_halt),
        .halt_i_reg_1(halt_i_reg_0),
        .halt_i_reg_2(halt_i_reg_1),
        .halt_i_reg_3(halt_i_reg_3),
        .halt_reset_reg_0(halt_reset),
        .in0(sig_mm2s_prmry_resetn),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_soft_reset(mm2s_soft_reset),
        .out(sig_mm2s_prmry_resetn),
        .prmry_in(prmry_in),
        .prmry_reset2(prmry_reset2),
        .reset_counts(reset_counts),
        .reset_counts_reg(reset_counts_reg),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i0(s_soft_reset_i0),
        .scndry_out(sig_mm2s_axis_resetn),
        .sig_dre_tvalid_i_reg(sig_dre_tvalid_i_reg),
        .sig_mm2s_dm_prmry_resetn(sig_mm2s_dm_prmry_resetn),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sof_reset(sof_reset),
        .stop(stop));
  axi_vdma_0_axi_vdma_reset_2 \GEN_RESET_FOR_S2MM.RESET_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out (\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ),
        .\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg (\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg ),
        .dma_err(dma_err),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2]_0 ),
        .\dmacr_i_reg[2]_0 (\dmacr_i_reg[2]_1 ),
        .\dmacr_i_reg[2]_1 (\dmacr_i_reg[2]_2 ),
        .halt_i_reg_0(s2mm_halt),
        .halt_i_reg_1(halt_i_reg),
        .halt_i_reg_2(halt_i_reg_2),
        .halt_reset_reg_0(halt_reset_0),
        .in0(sig_s2mm_prmry_resetn),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_s2mm_prmry_resetn),
        .prmry_in(prmry_in),
        .prmry_reset2_1(prmry_reset2_1),
        .reset_counts_4(reset_counts_4),
        .reset_counts_reg(reset_counts_reg_0),
        .run_stop_d1_reg_0(run_stop_d1_reg),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_frame_sync(s2mm_frame_sync),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_soft_reset_i0_2(s_soft_reset_i0_2),
        .scndry_out(sig_s2mm_axis_resetn),
        .sig_rst2all_stop_request_5(sig_rst2all_stop_request_5),
        .sig_s2mm_dm_prmry_resetn(sig_s2mm_dm_prmry_resetn));
  LUT1 #(
    .INIT(2'h1)) 
    awready_out_i_i_1
       (.I0(prmry_in),
        .O(SR));
  FDRE #(
    .INIT(1'b1)) 
    hrd_resetn_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_resetn),
        .Q(prmry_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_s2mm_linebuf" *) 
module axi_vdma_0_axi_vdma_s2mm_linebuf
   (dout,
    empty,
    dm_halt_reg,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ,
    s2mm_all_lines_xfred,
    s_axis_s2mm_tready_i,
    s_axis_fifo_ainit_nosync,
    D,
    E,
    s_valid0,
    rst,
    s_axis_s2mm_aclk,
    m_axi_s2mm_aclk,
    M_Last,
    din,
    rd_en,
    SR,
    s2mm_halt,
    scndry_reset2,
    Q,
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_0 ,
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0 ,
    s2mm_fsync_out_i,
    out,
    M_VALID,
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_1 ,
    \sig_mssa_index_reg_out_reg[0] ,
    \sig_mssa_index_reg_out_reg[1] ,
    \sig_mssa_index_reg_out_reg[0]_0 ,
    \sig_strb_reg_out_reg[0] );
  output [36:0]dout;
  output empty;
  output dm_halt_reg;
  output \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  output s2mm_all_lines_xfred;
  output s_axis_s2mm_tready_i;
  output s_axis_fifo_ainit_nosync;
  output [1:0]D;
  output [0:0]E;
  output s_valid0;
  input rst;
  input s_axis_s2mm_aclk;
  input m_axi_s2mm_aclk;
  input M_Last;
  input [35:0]din;
  input rd_en;
  input [0:0]SR;
  input s2mm_halt;
  input scndry_reset2;
  input [12:0]Q;
  input [0:0]\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_0 ;
  input [0:0]\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0 ;
  input s2mm_fsync_out_i;
  input out;
  input M_VALID;
  input \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_1 ;
  input \sig_mssa_index_reg_out_reg[0] ;
  input \sig_mssa_index_reg_out_reg[1] ;
  input \sig_mssa_index_reg_out_reg[0]_0 ;
  input \sig_strb_reg_out_reg[0] ;

  wire [1:0]D;
  wire [0:0]E;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.FSYNC_OUT_CDC_I_n_1 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.FSYNC_OUT_CDC_I_n_2 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.FSYNC_OUT_CDC_I_n_3 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I_n_2 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I_n_3 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_40 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_41 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_42 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_43 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_44 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_45 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_46 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_47 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_48 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_49 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_50 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_51 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_52 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_53 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_n_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_10_n_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_11_n_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_12_n_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_13_n_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_4_n_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_5_n_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_6_n_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[4]_i_3_n_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[4]_i_4_n_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[4]_i_5_n_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[4]_i_6_n_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[8]_i_3_n_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[8]_i_4_n_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[8]_i_5_n_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[8]_i_6_n_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_i_8_n_1 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_i_8_n_2 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_i_8_n_3 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_i_8_n_4 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_i_8_n_5 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_i_8_n_6 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_i_8_n_7 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[4]_i_2_n_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[4]_i_2_n_1 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[4]_i_2_n_2 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[4]_i_2_n_3 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[4]_i_2_n_4 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[4]_i_2_n_5 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[4]_i_2_n_6 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[4]_i_2_n_7 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]_i_2_n_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]_i_2_n_1 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]_i_2_n_2 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]_i_2_n_3 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]_i_2_n_4 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]_i_2_n_5 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]_i_2_n_6 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]_i_2_n_7 ;
  wire [0:0]\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_1 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_10_n_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_11_n_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_12_n_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_4_n_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_7_n_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_8_n_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_9_n_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[4]_i_3_n_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[4]_i_4_n_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[4]_i_5_n_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[4]_i_6_n_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[8]_i_3_n_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[8]_i_4_n_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[8]_i_5_n_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[8]_i_6_n_0 ;
  wire [0:0]\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_i_6_n_1 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_i_6_n_2 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_i_6_n_3 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[4]_i_2_n_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[4]_i_2_n_1 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[4]_i_2_n_2 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[4]_i_2_n_3 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[8]_i_2_n_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[8]_i_2_n_1 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[8]_i_2_n_2 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[8]_i_2_n_3 ;
  wire M_Last;
  wire M_VALID;
  wire [12:0]Q;
  wire [0:0]SR;
  (* async_reg = "true" *) wire [12:0]crnt_vsize_cdc_tig;
  (* async_reg = "true" *) wire [12:0]crnt_vsize_d1;
  wire [8:0]data_count_af_threshold;
  (* async_reg = "true" *) wire [8:0]data_count_af_threshold_cdc_tig;
  (* async_reg = "true" *) wire [8:0]data_count_af_threshold_d1;
  wire [35:0]din;
  wire dm_halt_reg;
  wire [12:0]done_vsize_counter;
  wire [36:0]dout;
  wire empty;
  wire fifo_full_i;
  wire fifo_wren;
  wire m_axi_s2mm_aclk;
  wire [12:1]minusOp;
  wire out;
  wire [12:0]p_1_in;
  wire rd_en;
  wire rst;
  wire s2mm_all_lines_xfred;
  wire s2mm_fsync_out_i;
  wire s2mm_halt;
  wire s_axis_fifo_ainit_nosync;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_tready_i;
  wire s_valid0;
  wire scndry_reset2;
  wire \sig_mssa_index_reg_out_reg[0] ;
  wire \sig_mssa_index_reg_out_reg[0]_0 ;
  wire \sig_mssa_index_reg_out_reg[1] ;
  wire \sig_strb_reg_out_reg[0] ;
  wire [12:0]vsize_counter;
  wire [3:3]\NLW_GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_i_8_CO_UNCONNECTED ;
  wire [3:3]\NLW_GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_i_6_CO_UNCONNECTED ;

  axi_vdma_0_cdc_sync__parameterized1_54 \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.FSYNC_OUT_CDC_I 
       (.D(\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.FSYNC_OUT_CDC_I_n_2 ),
        .E(\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.FSYNC_OUT_CDC_I_n_1 ),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 (\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_1 (\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.FSYNC_OUT_CDC_I_n_3 ),
        .\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[0] (Q[0]),
        .\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg (\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_4_n_0 ),
        .\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0 (\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_5_n_0 ),
        .\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_1 (\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_6_n_0 ),
        .\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_2 (\GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_53 ),
        .\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_3 (\GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_52 ),
        .Q(done_vsize_counter[0]),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s2mm_fsync_out_i(s2mm_fsync_out_i),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .scndry_reset2(scndry_reset2));
  axi_vdma_0_cdc_sync__parameterized3 \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I 
       (.E(\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I_n_2 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (dm_halt_reg),
        .\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg (\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_4_n_0 ),
        .M_Last(M_Last),
        .M_VALID(M_VALID),
        .Q(vsize_counter[0]),
        .SR(SR),
        .full(fifo_full_i),
        .\gf36e1_inst.sngfifo36e1 (\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_n_0 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .s2mm_fsync_out_i(s2mm_fsync_out_i),
        .s2mm_halt(s2mm_halt),
        .s_axis_fifo_ainit_nosync(s_axis_fifo_ainit_nosync),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_valid0(s_valid0),
        .scndry_reset2(scndry_reset2),
        .sig_m_valid_out_reg(\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I_n_3 ),
        .wr_en(fifo_wren));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(crnt_vsize_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(crnt_vsize_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(crnt_vsize_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(crnt_vsize_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(crnt_vsize_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(crnt_vsize_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(crnt_vsize_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(crnt_vsize_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(crnt_vsize_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(crnt_vsize_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(crnt_vsize_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(crnt_vsize_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(crnt_vsize_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.crnt_vsize_d1_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[0]),
        .Q(crnt_vsize_d1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.crnt_vsize_d1_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[10]),
        .Q(crnt_vsize_d1[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.crnt_vsize_d1_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[11]),
        .Q(crnt_vsize_d1[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[12]),
        .Q(crnt_vsize_d1[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.crnt_vsize_d1_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[1]),
        .Q(crnt_vsize_d1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.crnt_vsize_d1_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[2]),
        .Q(crnt_vsize_d1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.crnt_vsize_d1_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[3]),
        .Q(crnt_vsize_d1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.crnt_vsize_d1_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[4]),
        .Q(crnt_vsize_d1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.crnt_vsize_d1_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[5]),
        .Q(crnt_vsize_d1[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.crnt_vsize_d1_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[6]),
        .Q(crnt_vsize_d1[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.crnt_vsize_d1_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[7]),
        .Q(crnt_vsize_d1[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.crnt_vsize_d1_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[8]),
        .Q(crnt_vsize_d1[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.crnt_vsize_d1_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[9]),
        .Q(crnt_vsize_d1[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.data_count_af_threshold_cdc_tig_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold[0]),
        .Q(data_count_af_threshold_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.data_count_af_threshold_cdc_tig_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold[1]),
        .Q(data_count_af_threshold_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.data_count_af_threshold_cdc_tig_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold[2]),
        .Q(data_count_af_threshold_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.data_count_af_threshold_cdc_tig_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold[3]),
        .Q(data_count_af_threshold_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.data_count_af_threshold_cdc_tig_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold[4]),
        .Q(data_count_af_threshold_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.data_count_af_threshold_cdc_tig_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold[5]),
        .Q(data_count_af_threshold_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.data_count_af_threshold_cdc_tig_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold[6]),
        .Q(data_count_af_threshold_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.data_count_af_threshold_cdc_tig_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold[7]),
        .Q(data_count_af_threshold_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.data_count_af_threshold_cdc_tig_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold[8]),
        .Q(data_count_af_threshold_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.data_count_af_threshold_d1_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[0]),
        .Q(data_count_af_threshold_d1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.data_count_af_threshold_d1_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[1]),
        .Q(data_count_af_threshold_d1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.data_count_af_threshold_d1_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[2]),
        .Q(data_count_af_threshold_d1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.data_count_af_threshold_d1_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[3]),
        .Q(data_count_af_threshold_d1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.data_count_af_threshold_d1_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[4]),
        .Q(data_count_af_threshold_d1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.data_count_af_threshold_d1_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[5]),
        .Q(data_count_af_threshold_d1[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.data_count_af_threshold_d1_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[6]),
        .Q(data_count_af_threshold_d1[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.data_count_af_threshold_d1_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[7]),
        .Q(data_count_af_threshold_d1[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.data_count_af_threshold_d1_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[8]),
        .Q(data_count_af_threshold_d1[8]),
        .R(1'b0));
  axi_vdma_0_axi_vdma_afifo_builtin__parameterized0 \GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO 
       (.D({\GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_40 ,\GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_41 ,\GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_42 ,\GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_43 ,\GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_44 ,\GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_45 ,\GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_46 ,\GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_47 ,\GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_48 ,\GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_49 ,\GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_50 ,\GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_51 }),
        .E(E),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out (p_1_in[12:1]),
        .\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12] (Q[12:1]),
        .\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_0 (\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ),
        .\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_1 ({\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_i_8_n_4 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_i_8_n_5 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_i_8_n_6 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_i_8_n_7 }),
        .\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[1] (\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_4_n_0 ),
        .\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[1]_0 ({done_vsize_counter[8],done_vsize_counter[5:0]}),
        .\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[3] (\GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_52 ),
        .\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8] ({\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]_i_2_n_4 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]_i_2_n_5 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]_i_2_n_6 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]_i_2_n_7 }),
        .\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg (\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_1 ),
        .\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12] (\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_4_n_0 ),
        .\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_0 (crnt_vsize_d1[12:1]),
        .M_VALID(M_VALID),
        .O({\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[4]_i_2_n_4 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[4]_i_2_n_5 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[4]_i_2_n_6 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[4]_i_2_n_7 }),
        .Q(vsize_counter[0]),
        .din({M_Last,din}),
        .dm_halt_reg(dm_halt_reg),
        .dout(dout),
        .empty(empty),
        .full(fifo_full_i),
        .\gf36e1_inst.sngfifo36e1 (\GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_53 ),
        .\gf36e1_inst.sngfifo36e1_0 (D),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .minusOp(minusOp),
        .out(out),
        .rd_en(rd_en),
        .rst(rst),
        .s2mm_fsync_out_i(s2mm_fsync_out_i),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tready_i(s_axis_s2mm_tready_i),
        .\sig_mssa_index_reg_out_reg[0] (\sig_mssa_index_reg_out_reg[0] ),
        .\sig_mssa_index_reg_out_reg[0]_0 (\sig_mssa_index_reg_out_reg[0]_0 ),
        .\sig_mssa_index_reg_out_reg[1] (\sig_mssa_index_reg_out_reg[1] ),
        .\sig_strb_reg_out_reg[0] (\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_n_0 ),
        .\sig_strb_reg_out_reg[0]_0 (\sig_strb_reg_out_reg[0] ),
        .wr_en(fifo_wren));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I_n_2 ),
        .D(\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I_n_3 ),
        .Q(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_n_0 ),
        .R(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_10 
       (.I0(done_vsize_counter[12]),
        .O(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_11 
       (.I0(done_vsize_counter[11]),
        .O(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_12 
       (.I0(done_vsize_counter[10]),
        .O(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_13 
       (.I0(done_vsize_counter[9]),
        .O(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_4 
       (.I0(done_vsize_counter[9]),
        .I1(done_vsize_counter[10]),
        .I2(done_vsize_counter[11]),
        .I3(done_vsize_counter[12]),
        .I4(done_vsize_counter[7]),
        .I5(done_vsize_counter[6]),
        .O(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_5 
       (.I0(done_vsize_counter[1]),
        .I1(done_vsize_counter[5]),
        .O(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_6 
       (.I0(done_vsize_counter[3]),
        .I1(done_vsize_counter[2]),
        .I2(done_vsize_counter[8]),
        .I3(done_vsize_counter[4]),
        .O(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[4]_i_3 
       (.I0(done_vsize_counter[4]),
        .O(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[4]_i_4 
       (.I0(done_vsize_counter[3]),
        .O(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[4]_i_5 
       (.I0(done_vsize_counter[2]),
        .O(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[4]_i_6 
       (.I0(done_vsize_counter[1]),
        .O(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[8]_i_3 
       (.I0(done_vsize_counter[8]),
        .O(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[8]_i_4 
       (.I0(done_vsize_counter[7]),
        .O(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[8]_i_5 
       (.I0(done_vsize_counter[6]),
        .O(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[8]_i_6 
       (.I0(done_vsize_counter[5]),
        .O(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[8]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.FSYNC_OUT_CDC_I_n_1 ),
        .D(\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.FSYNC_OUT_CDC_I_n_2 ),
        .Q(done_vsize_counter[0]),
        .R(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.FSYNC_OUT_CDC_I_n_1 ),
        .D(\GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_42 ),
        .Q(done_vsize_counter[10]),
        .R(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.FSYNC_OUT_CDC_I_n_1 ),
        .D(\GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_41 ),
        .Q(done_vsize_counter[11]),
        .R(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.FSYNC_OUT_CDC_I_n_1 ),
        .D(\GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_40 ),
        .Q(done_vsize_counter[12]),
        .R(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_i_8 
       (.CI(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]_i_2_n_0 ),
        .CO({\NLW_GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_i_8_CO_UNCONNECTED [3],\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_i_8_n_1 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_i_8_n_2 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,done_vsize_counter[11:9]}),
        .O({\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_i_8_n_4 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_i_8_n_5 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_i_8_n_6 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]_i_8_n_7 }),
        .S({\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_10_n_0 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_11_n_0 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_12_n_0 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_13_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.FSYNC_OUT_CDC_I_n_1 ),
        .D(\GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_51 ),
        .Q(done_vsize_counter[1]),
        .R(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.FSYNC_OUT_CDC_I_n_1 ),
        .D(\GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_50 ),
        .Q(done_vsize_counter[2]),
        .R(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.FSYNC_OUT_CDC_I_n_1 ),
        .D(\GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_49 ),
        .Q(done_vsize_counter[3]),
        .R(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.FSYNC_OUT_CDC_I_n_1 ),
        .D(\GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_48 ),
        .Q(done_vsize_counter[4]),
        .R(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[4]_i_2_n_0 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[4]_i_2_n_1 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[4]_i_2_n_2 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[4]_i_2_n_3 }),
        .CYINIT(done_vsize_counter[0]),
        .DI(done_vsize_counter[4:1]),
        .O({\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[4]_i_2_n_4 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[4]_i_2_n_5 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[4]_i_2_n_6 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[4]_i_2_n_7 }),
        .S({\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[4]_i_3_n_0 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[4]_i_4_n_0 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[4]_i_5_n_0 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.FSYNC_OUT_CDC_I_n_1 ),
        .D(\GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_47 ),
        .Q(done_vsize_counter[5]),
        .R(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.FSYNC_OUT_CDC_I_n_1 ),
        .D(\GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_46 ),
        .Q(done_vsize_counter[6]),
        .R(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.FSYNC_OUT_CDC_I_n_1 ),
        .D(\GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_45 ),
        .Q(done_vsize_counter[7]),
        .R(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.FSYNC_OUT_CDC_I_n_1 ),
        .D(\GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_44 ),
        .Q(done_vsize_counter[8]),
        .R(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]_i_2 
       (.CI(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[4]_i_2_n_0 ),
        .CO({\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]_i_2_n_0 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]_i_2_n_1 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]_i_2_n_2 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(done_vsize_counter[8:5]),
        .O({\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]_i_2_n_4 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]_i_2_n_5 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]_i_2_n_6 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]_i_2_n_7 }),
        .S({\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[8]_i_3_n_0 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[8]_i_4_n_0 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[8]_i_5_n_0 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[8]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.FSYNC_OUT_CDC_I_n_1 ),
        .D(\GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_43 ),
        .Q(done_vsize_counter[9]),
        .R(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.FSYNC_OUT_CDC_I_n_1 ),
        .D(\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.FSYNC_OUT_CDC_I_n_3 ),
        .Q(s2mm_all_lines_xfred),
        .S(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0 ));
  LUT3 #(
    .INIT(8'h8B)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[0]_i_1 
       (.I0(crnt_vsize_d1[0]),
        .I1(s2mm_fsync_out_i),
        .I2(vsize_counter[0]),
        .O(p_1_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_10 
       (.I0(vsize_counter[11]),
        .O(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_11 
       (.I0(vsize_counter[10]),
        .O(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_12 
       (.I0(vsize_counter[9]),
        .O(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_4 
       (.I0(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_7_n_0 ),
        .I1(vsize_counter[6]),
        .I2(vsize_counter[5]),
        .I3(vsize_counter[8]),
        .I4(vsize_counter[7]),
        .I5(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_8_n_0 ),
        .O(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_7 
       (.I0(vsize_counter[10]),
        .I1(vsize_counter[9]),
        .I2(vsize_counter[12]),
        .I3(vsize_counter[11]),
        .O(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_8 
       (.I0(vsize_counter[2]),
        .I1(vsize_counter[1]),
        .I2(vsize_counter[4]),
        .I3(vsize_counter[3]),
        .O(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_9 
       (.I0(vsize_counter[12]),
        .O(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[4]_i_3 
       (.I0(vsize_counter[4]),
        .O(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[4]_i_4 
       (.I0(vsize_counter[3]),
        .O(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[4]_i_5 
       (.I0(vsize_counter[2]),
        .O(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[4]_i_6 
       (.I0(vsize_counter[1]),
        .O(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[8]_i_3 
       (.I0(vsize_counter[8]),
        .O(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[8]_i_4 
       (.I0(vsize_counter[7]),
        .O(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[8]_i_5 
       (.I0(vsize_counter[6]),
        .O(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[8]_i_6 
       (.I0(vsize_counter[5]),
        .O(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[8]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I_n_2 ),
        .D(p_1_in[0]),
        .Q(vsize_counter[0]),
        .R(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I_n_2 ),
        .D(p_1_in[10]),
        .Q(vsize_counter[10]),
        .R(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I_n_2 ),
        .D(p_1_in[11]),
        .Q(vsize_counter[11]),
        .R(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I_n_2 ),
        .D(p_1_in[12]),
        .Q(vsize_counter[12]),
        .R(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_i_6 
       (.CI(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[8]_i_2_n_0 ),
        .CO({\NLW_GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_i_6_CO_UNCONNECTED [3],\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_i_6_n_1 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_i_6_n_2 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,vsize_counter[11:9]}),
        .O(minusOp[12:9]),
        .S({\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_9_n_0 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_10_n_0 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_11_n_0 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_12_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I_n_2 ),
        .D(p_1_in[1]),
        .Q(vsize_counter[1]),
        .R(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I_n_2 ),
        .D(p_1_in[2]),
        .Q(vsize_counter[2]),
        .R(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I_n_2 ),
        .D(p_1_in[3]),
        .Q(vsize_counter[3]),
        .R(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I_n_2 ),
        .D(p_1_in[4]),
        .Q(vsize_counter[4]),
        .R(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[4]_i_2_n_0 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[4]_i_2_n_1 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[4]_i_2_n_2 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[4]_i_2_n_3 }),
        .CYINIT(vsize_counter[0]),
        .DI(vsize_counter[4:1]),
        .O(minusOp[4:1]),
        .S({\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[4]_i_3_n_0 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[4]_i_4_n_0 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[4]_i_5_n_0 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I_n_2 ),
        .D(p_1_in[5]),
        .Q(vsize_counter[5]),
        .R(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I_n_2 ),
        .D(p_1_in[6]),
        .Q(vsize_counter[6]),
        .R(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I_n_2 ),
        .D(p_1_in[7]),
        .Q(vsize_counter[7]),
        .R(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I_n_2 ),
        .D(p_1_in[8]),
        .Q(vsize_counter[8]),
        .R(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[8]_i_2 
       (.CI(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[4]_i_2_n_0 ),
        .CO({\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[8]_i_2_n_0 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[8]_i_2_n_1 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[8]_i_2_n_2 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(vsize_counter[8:5]),
        .O(minusOp[8:5]),
        .S({\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[8]_i_3_n_0 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[8]_i_4_n_0 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[8]_i_5_n_0 ,\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[8]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I_n_2 ),
        .D(p_1_in[9]),
        .Q(vsize_counter[9]),
        .R(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(data_count_af_threshold[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(data_count_af_threshold[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(data_count_af_threshold[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(data_count_af_threshold[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(data_count_af_threshold[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(data_count_af_threshold[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(data_count_af_threshold[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(data_count_af_threshold[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(data_count_af_threshold[0]));
endmodule

(* ORIG_REF_NAME = "axi_vdma_skid_buf" *) 
module axi_vdma_0_axi_vdma_skid_buf
   (rst,
    out,
    s_axis_s2mm_tready,
    M_VALID,
    M_Last,
    din,
    s_axis_fifo_ainit_nosync,
    s_axis_s2mm_aclk,
    s_axis_s2mm_tlast,
    E,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tready_i,
    s_axis_s2mm_tvalid);
  output rst;
  output out;
  output s_axis_s2mm_tready;
  output M_VALID;
  output M_Last;
  output [35:0]din;
  input s_axis_fifo_ainit_nosync;
  input s_axis_s2mm_aclk;
  input s_axis_s2mm_tlast;
  input [0:0]E;
  input [31:0]s_axis_s2mm_tdata;
  input [3:0]s_axis_s2mm_tkeep;
  input s_axis_s2mm_tready_i;
  input s_axis_s2mm_tvalid;

  wire [0:0]E;
  wire M_Last;
  wire [35:0]din;
  wire rst;
  wire s_axis_fifo_ainit_nosync;
  wire s_axis_s2mm_aclk;
  wire [31:0]s_axis_s2mm_tdata;
  wire [3:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready_i;
  wire s_axis_s2mm_tvalid;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__0_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1__0_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;

  assign M_VALID = sig_m_valid_out;
  assign out = sig_m_valid_dup;
  assign s_axis_s2mm_tready = sig_s_ready_out;
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[0]_i_1__0 
       (.I0(sig_data_skid_reg[0]),
        .I1(s_axis_s2mm_tdata[0]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[10]_i_1__0 
       (.I0(sig_data_skid_reg[10]),
        .I1(s_axis_s2mm_tdata[10]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[11]_i_1__0 
       (.I0(sig_data_skid_reg[11]),
        .I1(s_axis_s2mm_tdata[11]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[12]_i_1__0 
       (.I0(sig_data_skid_reg[12]),
        .I1(s_axis_s2mm_tdata[12]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[13]_i_1__0 
       (.I0(sig_data_skid_reg[13]),
        .I1(s_axis_s2mm_tdata[13]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[14]_i_1__0 
       (.I0(sig_data_skid_reg[14]),
        .I1(s_axis_s2mm_tdata[14]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[15]_i_1__0 
       (.I0(sig_data_skid_reg[15]),
        .I1(s_axis_s2mm_tdata[15]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[16]_i_1__0 
       (.I0(sig_data_skid_reg[16]),
        .I1(s_axis_s2mm_tdata[16]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[17]_i_1__0 
       (.I0(sig_data_skid_reg[17]),
        .I1(s_axis_s2mm_tdata[17]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[18]_i_1__0 
       (.I0(sig_data_skid_reg[18]),
        .I1(s_axis_s2mm_tdata[18]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[19]_i_1__0 
       (.I0(sig_data_skid_reg[19]),
        .I1(s_axis_s2mm_tdata[19]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[1]_i_1__0 
       (.I0(sig_data_skid_reg[1]),
        .I1(s_axis_s2mm_tdata[1]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[20]_i_1__0 
       (.I0(sig_data_skid_reg[20]),
        .I1(s_axis_s2mm_tdata[20]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[21]_i_1__0 
       (.I0(sig_data_skid_reg[21]),
        .I1(s_axis_s2mm_tdata[21]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[22]_i_1__0 
       (.I0(sig_data_skid_reg[22]),
        .I1(s_axis_s2mm_tdata[22]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[23]_i_1__0 
       (.I0(sig_data_skid_reg[23]),
        .I1(s_axis_s2mm_tdata[23]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[24]_i_1__0 
       (.I0(sig_data_skid_reg[24]),
        .I1(s_axis_s2mm_tdata[24]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[25]_i_1__0 
       (.I0(sig_data_skid_reg[25]),
        .I1(s_axis_s2mm_tdata[25]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[26]_i_1__0 
       (.I0(sig_data_skid_reg[26]),
        .I1(s_axis_s2mm_tdata[26]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[27]_i_1__0 
       (.I0(sig_data_skid_reg[27]),
        .I1(s_axis_s2mm_tdata[27]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[28]_i_1__0 
       (.I0(sig_data_skid_reg[28]),
        .I1(s_axis_s2mm_tdata[28]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[29]_i_1__0 
       (.I0(sig_data_skid_reg[29]),
        .I1(s_axis_s2mm_tdata[29]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[2]_i_1__0 
       (.I0(sig_data_skid_reg[2]),
        .I1(s_axis_s2mm_tdata[2]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[30]_i_1__0 
       (.I0(sig_data_skid_reg[30]),
        .I1(s_axis_s2mm_tdata[30]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[31]_i_1__0 
       (.I0(sig_data_skid_reg[31]),
        .I1(s_axis_s2mm_tdata[31]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[3]_i_1__0 
       (.I0(sig_data_skid_reg[3]),
        .I1(s_axis_s2mm_tdata[3]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[4]_i_1__0 
       (.I0(sig_data_skid_reg[4]),
        .I1(s_axis_s2mm_tdata[4]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[5]_i_1__0 
       (.I0(sig_data_skid_reg[5]),
        .I1(s_axis_s2mm_tdata[5]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[6]_i_1__0 
       (.I0(sig_data_skid_reg[6]),
        .I1(s_axis_s2mm_tdata[6]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[7]_i_1__0 
       (.I0(sig_data_skid_reg[7]),
        .I1(s_axis_s2mm_tdata[7]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[8]_i_1__0 
       (.I0(sig_data_skid_reg[8]),
        .I1(s_axis_s2mm_tdata[8]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[9]_i_1__0 
       (.I0(sig_data_skid_reg[9]),
        .I1(s_axis_s2mm_tdata[9]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[0]),
        .Q(din[0]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[10]),
        .Q(din[10]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[11]),
        .Q(din[11]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[12]),
        .Q(din[12]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[13]),
        .Q(din[13]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[14]),
        .Q(din[14]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[15]),
        .Q(din[15]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[16]),
        .Q(din[16]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[17]),
        .Q(din[17]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[18]),
        .Q(din[18]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[19]),
        .Q(din[19]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[1]),
        .Q(din[1]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[20]),
        .Q(din[20]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[21]),
        .Q(din[21]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[22]),
        .Q(din[22]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[23]),
        .Q(din[23]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[24]),
        .Q(din[24]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[25]),
        .Q(din[25]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[26]),
        .Q(din[26]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[27]),
        .Q(din[27]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[28]),
        .Q(din[28]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[29]),
        .Q(din[29]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[2]),
        .Q(din[2]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[30]),
        .Q(din[30]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[31]),
        .Q(din[31]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[3]),
        .Q(din[3]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[4]),
        .Q(din[4]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[5]),
        .Q(din[5]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[6]),
        .Q(din[6]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[7]),
        .Q(din[7]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[8]),
        .Q(din[8]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[9]),
        .Q(din[9]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[0]),
        .Q(sig_data_skid_reg[0]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[10]),
        .Q(sig_data_skid_reg[10]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[11]),
        .Q(sig_data_skid_reg[11]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[12]),
        .Q(sig_data_skid_reg[12]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[13]),
        .Q(sig_data_skid_reg[13]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[14]),
        .Q(sig_data_skid_reg[14]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[15]),
        .Q(sig_data_skid_reg[15]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[16]),
        .Q(sig_data_skid_reg[16]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[17]),
        .Q(sig_data_skid_reg[17]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[18]),
        .Q(sig_data_skid_reg[18]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[19]),
        .Q(sig_data_skid_reg[19]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[1]),
        .Q(sig_data_skid_reg[1]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[20]),
        .Q(sig_data_skid_reg[20]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[21]),
        .Q(sig_data_skid_reg[21]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[22]),
        .Q(sig_data_skid_reg[22]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[23]),
        .Q(sig_data_skid_reg[23]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[24]),
        .Q(sig_data_skid_reg[24]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[25]),
        .Q(sig_data_skid_reg[25]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[26]),
        .Q(sig_data_skid_reg[26]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[27]),
        .Q(sig_data_skid_reg[27]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[28]),
        .Q(sig_data_skid_reg[28]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[29]),
        .Q(sig_data_skid_reg[29]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[2]),
        .Q(sig_data_skid_reg[2]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[30]),
        .Q(sig_data_skid_reg[30]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[31]),
        .Q(sig_data_skid_reg[31]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[3]),
        .Q(sig_data_skid_reg[3]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[4]),
        .Q(sig_data_skid_reg[4]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[5]),
        .Q(sig_data_skid_reg[5]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[6]),
        .Q(sig_data_skid_reg[6]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[7]),
        .Q(sig_data_skid_reg[7]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[8]),
        .Q(sig_data_skid_reg[8]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[9]),
        .Q(sig_data_skid_reg[9]),
        .R(s_axis_fifo_ainit_nosync));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_2
       (.I0(s_axis_s2mm_tlast),
        .I1(sig_s_ready_dup),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_last_skid_mux_out),
        .Q(M_Last),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tlast),
        .Q(sig_last_skid_reg),
        .R(s_axis_fifo_ainit_nosync));
  LUT6 #(
    .INIT(64'h000000000000FF2A)) 
    sig_m_valid_dup_i_1__0
       (.I0(sig_m_valid_dup),
        .I1(s_axis_s2mm_tready_i),
        .I2(sig_s_ready_dup),
        .I3(s_axis_s2mm_tvalid),
        .I4(rst),
        .I5(s_axis_fifo_ainit_nosync),
        .O(sig_m_valid_dup_i_1__0_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__0_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__0_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_reset_reg_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_axis_fifo_ainit_nosync),
        .Q(rst),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFFBFAA)) 
    sig_s_ready_dup_i_1__0
       (.I0(s_axis_s2mm_tready_i),
        .I1(sig_m_valid_dup),
        .I2(s_axis_s2mm_tvalid),
        .I3(sig_s_ready_dup),
        .I4(rst),
        .I5(s_axis_fifo_ainit_nosync),
        .O(sig_s_ready_dup_i_1__0_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__0_n_0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__0_n_0),
        .Q(sig_s_ready_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[0]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[1]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[2]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[3]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[0]),
        .Q(din[32]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[1]),
        .Q(din[33]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[2]),
        .Q(din[34]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[3]),
        .Q(din[35]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tkeep[0]),
        .Q(sig_strb_skid_reg[0]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tkeep[1]),
        .Q(sig_strb_skid_reg[1]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tkeep[2]),
        .Q(sig_strb_skid_reg[2]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tkeep[3]),
        .Q(sig_strb_skid_reg[3]),
        .R(s_axis_fifo_ainit_nosync));
endmodule

(* ORIG_REF_NAME = "axi_vdma_skid_buf" *) 
module axi_vdma_0_axi_vdma_skid_buf_60
   (out,
    m_axis_mm2s_tlast,
    m_axis_mm2s_tuser,
    rd_en,
    fifo_pipe_empty,
    sig_last_reg_out_reg_0,
    sig_m_valid_out_reg_0,
    s_valid0,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_aclk,
    m_axis_fifo_ainit_nosync,
    dout,
    empty,
    m_axis_mm2s_tready,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg ,
    mm2s_axis_resetn,
    mm2s_fsync_out_i);
  output out;
  output m_axis_mm2s_tlast;
  output [0:0]m_axis_mm2s_tuser;
  output rd_en;
  output fifo_pipe_empty;
  output sig_last_reg_out_reg_0;
  output sig_m_valid_out_reg_0;
  output s_valid0;
  output [31:0]m_axis_mm2s_tdata;
  output [3:0]m_axis_mm2s_tkeep;
  input m_axis_mm2s_aclk;
  input m_axis_fifo_ainit_nosync;
  input [37:0]dout;
  input empty;
  input m_axis_mm2s_tready;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  input \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg ;
  input mm2s_axis_resetn;
  input mm2s_fsync_out_i;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg ;
  wire [37:0]dout;
  wire empty;
  wire fifo_pipe_empty;
  wire m_axis_fifo_ainit_nosync;
  wire m_axis_mm2s_aclk;
  wire [31:0]m_axis_mm2s_tdata;
  wire [3:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire [0:0]m_axis_mm2s_tuser;
  wire mm2s_axis_resetn;
  wire mm2s_fsync_out_i;
  wire rd_en;
  wire s_valid0;
  wire sig_data_reg_out_en;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire sig_last_reg_out_reg_0;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_0;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;
  wire sig_user_skid_mux_out;
  wire sig_user_skid_reg;

  assign out = sig_m_valid_out;
  LUT2 #(
    .INIT(4'h2)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__2 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I1(sig_m_valid_out),
        .O(fifo_pipe_empty));
  LUT4 #(
    .INIT(16'h0020)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_i_1 
       (.I0(m_axis_mm2s_tlast),
        .I1(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg ),
        .I2(mm2s_axis_resetn),
        .I3(mm2s_fsync_out_i),
        .O(sig_last_reg_out_reg_0));
  LUT4 #(
    .INIT(16'h0020)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_i_1 
       (.I0(sig_m_valid_out),
        .I1(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg ),
        .I2(mm2s_axis_resetn),
        .I3(mm2s_fsync_out_i),
        .O(sig_m_valid_out_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    fg_builtin_fifo_inst_i_2
       (.I0(sig_s_ready_out),
        .I1(empty),
        .O(rd_en));
  LUT2 #(
    .INIT(4'h8)) 
    s_valid_i_1
       (.I0(sig_m_valid_out),
        .I1(m_axis_mm2s_tready),
        .O(s_valid0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(dout[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(dout[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(dout[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(dout[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(dout[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(dout[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(dout[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(dout[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(dout[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(dout[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(dout[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(dout[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(dout[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(dout[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(dout[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(dout[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(dout[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(dout[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(dout[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(dout[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(dout[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(dout[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(dout[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(dout[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[31]_i_2 
       (.I0(m_axis_mm2s_tready),
        .I1(sig_m_valid_dup),
        .O(sig_data_reg_out_en));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_3 
       (.I0(dout[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(dout[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(dout[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(dout[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(dout[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(dout[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(dout[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(dout[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[0]),
        .Q(m_axis_mm2s_tdata[0]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[10]),
        .Q(m_axis_mm2s_tdata[10]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[11]),
        .Q(m_axis_mm2s_tdata[11]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[12]),
        .Q(m_axis_mm2s_tdata[12]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[13]),
        .Q(m_axis_mm2s_tdata[13]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[14]),
        .Q(m_axis_mm2s_tdata[14]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[15]),
        .Q(m_axis_mm2s_tdata[15]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[16]),
        .Q(m_axis_mm2s_tdata[16]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[17]),
        .Q(m_axis_mm2s_tdata[17]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[18]),
        .Q(m_axis_mm2s_tdata[18]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[19]),
        .Q(m_axis_mm2s_tdata[19]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[1]),
        .Q(m_axis_mm2s_tdata[1]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[20]),
        .Q(m_axis_mm2s_tdata[20]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[21]),
        .Q(m_axis_mm2s_tdata[21]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[22]),
        .Q(m_axis_mm2s_tdata[22]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[23]),
        .Q(m_axis_mm2s_tdata[23]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[24]),
        .Q(m_axis_mm2s_tdata[24]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[25]),
        .Q(m_axis_mm2s_tdata[25]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[26]),
        .Q(m_axis_mm2s_tdata[26]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[27]),
        .Q(m_axis_mm2s_tdata[27]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[28]),
        .Q(m_axis_mm2s_tdata[28]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[29]),
        .Q(m_axis_mm2s_tdata[29]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[2]),
        .Q(m_axis_mm2s_tdata[2]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[30]),
        .Q(m_axis_mm2s_tdata[30]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[31]),
        .Q(m_axis_mm2s_tdata[31]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[3]),
        .Q(m_axis_mm2s_tdata[3]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[4]),
        .Q(m_axis_mm2s_tdata[4]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[5]),
        .Q(m_axis_mm2s_tdata[5]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[6]),
        .Q(m_axis_mm2s_tdata[6]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[7]),
        .Q(m_axis_mm2s_tdata[7]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[8]),
        .Q(m_axis_mm2s_tdata[8]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[9]),
        .Q(m_axis_mm2s_tdata[9]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[0]),
        .Q(sig_data_skid_reg[0]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[10]),
        .Q(sig_data_skid_reg[10]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[11]),
        .Q(sig_data_skid_reg[11]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[12]),
        .Q(sig_data_skid_reg[12]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[13]),
        .Q(sig_data_skid_reg[13]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[14]),
        .Q(sig_data_skid_reg[14]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[15]),
        .Q(sig_data_skid_reg[15]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[16]),
        .Q(sig_data_skid_reg[16]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[17]),
        .Q(sig_data_skid_reg[17]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[18]),
        .Q(sig_data_skid_reg[18]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[19]),
        .Q(sig_data_skid_reg[19]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[1]),
        .Q(sig_data_skid_reg[1]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[20]),
        .Q(sig_data_skid_reg[20]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[21]),
        .Q(sig_data_skid_reg[21]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[22]),
        .Q(sig_data_skid_reg[22]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[23]),
        .Q(sig_data_skid_reg[23]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[24]),
        .Q(sig_data_skid_reg[24]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[25]),
        .Q(sig_data_skid_reg[25]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[26]),
        .Q(sig_data_skid_reg[26]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[27]),
        .Q(sig_data_skid_reg[27]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[28]),
        .Q(sig_data_skid_reg[28]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[29]),
        .Q(sig_data_skid_reg[29]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[2]),
        .Q(sig_data_skid_reg[2]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[30]),
        .Q(sig_data_skid_reg[30]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[31]),
        .Q(sig_data_skid_reg[31]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[3]),
        .Q(sig_data_skid_reg[3]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[4]),
        .Q(sig_data_skid_reg[4]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[5]),
        .Q(sig_data_skid_reg[5]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[6]),
        .Q(sig_data_skid_reg[6]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[7]),
        .Q(sig_data_skid_reg[7]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[8]),
        .Q(sig_data_skid_reg[8]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[9]),
        .Q(sig_data_skid_reg[9]),
        .R(m_axis_fifo_ainit_nosync));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_1
       (.I0(dout[36]),
        .I1(sig_s_ready_dup),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axis_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(m_axis_mm2s_tlast),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[36]),
        .Q(sig_last_skid_reg),
        .R(m_axis_fifo_ainit_nosync));
  LUT6 #(
    .INIT(64'h0000000000005DDD)) 
    sig_m_valid_dup_i_1
       (.I0(empty),
        .I1(sig_m_valid_dup),
        .I2(m_axis_mm2s_tready),
        .I3(sig_s_ready_dup),
        .I4(m_axis_fifo_ainit_nosync),
        .I5(sig_reset_reg),
        .O(sig_m_valid_dup_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_reset_reg_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(m_axis_fifo_ainit_nosync),
        .Q(sig_reset_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFA2)) 
    sig_s_ready_dup_i_1
       (.I0(sig_s_ready_dup),
        .I1(sig_m_valid_dup),
        .I2(empty),
        .I3(m_axis_mm2s_tready),
        .I4(sig_reset_reg),
        .I5(m_axis_fifo_ainit_nosync),
        .O(sig_s_ready_dup_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[0]_i_1 
       (.I0(dout[32]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[1]_i_1 
       (.I0(dout[33]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[2]_i_1 
       (.I0(dout[34]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[3]_i_1 
       (.I0(dout[35]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[0]),
        .Q(m_axis_mm2s_tkeep[0]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[1]),
        .Q(m_axis_mm2s_tkeep[1]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[2]),
        .Q(m_axis_mm2s_tkeep[2]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[3]),
        .Q(m_axis_mm2s_tkeep[3]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[32]),
        .Q(sig_strb_skid_reg[0]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[33]),
        .Q(sig_strb_skid_reg[1]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[34]),
        .Q(sig_strb_skid_reg[2]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[35]),
        .Q(sig_strb_skid_reg[3]),
        .R(m_axis_fifo_ainit_nosync));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_user_reg_out[0]_i_1 
       (.I0(dout[37]),
        .I1(sig_s_ready_dup),
        .I2(sig_user_skid_reg),
        .O(sig_user_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_user_reg_out_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_user_skid_mux_out),
        .Q(m_axis_mm2s_tuser),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_user_skid_reg_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[37]),
        .Q(sig_user_skid_reg),
        .R(m_axis_fifo_ainit_nosync));
endmodule

(* ORIG_REF_NAME = "axi_vdma_sm" *) 
module axi_vdma_0_axi_vdma_sm
   (frame_sync_reg,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ,
    zero_vsize_err,
    zero_hsize_err,
    \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_0 ,
    mm2s_ftchcmdsts_idle,
    load_new_addr,
    tstvect_fsync0,
    frame_sync_out0,
    D,
    \VFLIP_DISABLE.dm_address_reg[15]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ,
    prmry_reset2,
    m_axi_mm2s_aclk,
    mm2s_all_lines_xfred,
    zero_hsize_err0,
    mm2s_frame_sync,
    mm2s_dmacr,
    mm2s_prmry_resetn,
    dmacntrl_ns0__3,
    xfers_done,
    mm2s_halt,
    dma_err,
    mm2s_soft_reset,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 ,
    p_2_in,
    Q,
    dmacntrl_ns11_out__0,
    zero_vsize_err1,
    m_axis_mm2s_sts_tready,
    \cmnds_queued_reg[0]_0 ,
    \GEN_FREE_RUN_MODE.frame_sync_out_reg ,
    mask_fsync_out_i,
    CO,
    crnt_start_address,
    dma_interr_reg,
    mm2s_axi2ip_wrce,
    dma_interr_reg_0,
    dma_interr_reg_1,
    \FSM_sequential_dmacntrl_cs_reg[2]_0 ,
    \VFLIP_DISABLE.dm_address_reg[15]_1 ,
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 ,
    \cmnds_queued_reg[7]_0 );
  output frame_sync_reg;
  output \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ;
  output zero_vsize_err;
  output zero_hsize_err;
  output \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_0 ;
  output mm2s_ftchcmdsts_idle;
  output load_new_addr;
  output tstvect_fsync0;
  output frame_sync_out0;
  output [48:0]D;
  output [15:0]\VFLIP_DISABLE.dm_address_reg[15]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ;
  input prmry_reset2;
  input m_axi_mm2s_aclk;
  input mm2s_all_lines_xfred;
  input zero_hsize_err0;
  input mm2s_frame_sync;
  input [0:0]mm2s_dmacr;
  input mm2s_prmry_resetn;
  input dmacntrl_ns0__3;
  input xfers_done;
  input mm2s_halt;
  input dma_err;
  input mm2s_soft_reset;
  input \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 ;
  input p_2_in;
  input [12:0]Q;
  input dmacntrl_ns11_out__0;
  input zero_vsize_err1;
  input m_axis_mm2s_sts_tready;
  input [0:0]\cmnds_queued_reg[0]_0 ;
  input \GEN_FREE_RUN_MODE.frame_sync_out_reg ;
  input mask_fsync_out_i;
  input [0:0]CO;
  input [15:0]crnt_start_address;
  input [0:0]dma_interr_reg;
  input [0:0]mm2s_axi2ip_wrce;
  input dma_interr_reg_0;
  input dma_interr_reg_1;
  input \FSM_sequential_dmacntrl_cs_reg[2]_0 ;
  input [15:0]\VFLIP_DISABLE.dm_address_reg[15]_1 ;
  input [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 ;
  input [0:0]\cmnds_queued_reg[7]_0 ;

  wire [0:0]CO;
  wire [48:0]D;
  wire \FSM_sequential_dmacntrl_cs[0]_i_1_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[0]_i_2_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[1]_i_1_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[1]_i_3_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_1_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_4_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_6_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_7_n_0 ;
  wire \FSM_sequential_dmacntrl_cs_reg[2]_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4_n_0 ;
  wire \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1_n_0 ;
  wire \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_0 ;
  wire \GEN_FREE_RUN_MODE.frame_sync_out_reg ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ;
  wire [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 ;
  wire [12:0]Q;
  wire \VFLIP_DISABLE.dm_address[19]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_6_n_0 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15]_0 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15]_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_7 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_7 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_7 ;
  wire all_lines_xfred_d1;
  wire \cmnds_queued[0]_i_1_n_0 ;
  wire \cmnds_queued[4]_i_2_n_0 ;
  wire \cmnds_queued[4]_i_3_n_0 ;
  wire \cmnds_queued[4]_i_4_n_0 ;
  wire \cmnds_queued[4]_i_5_n_0 ;
  wire \cmnds_queued[4]_i_6_n_0 ;
  wire \cmnds_queued[7]_i_2_n_0 ;
  wire \cmnds_queued[7]_i_4_n_0 ;
  wire \cmnds_queued[7]_i_5_n_0 ;
  wire \cmnds_queued[7]_i_6_n_0 ;
  wire [7:0]cmnds_queued_reg;
  wire [0:0]\cmnds_queued_reg[0]_0 ;
  wire \cmnds_queued_reg[4]_i_1_n_0 ;
  wire \cmnds_queued_reg[4]_i_1_n_1 ;
  wire \cmnds_queued_reg[4]_i_1_n_2 ;
  wire \cmnds_queued_reg[4]_i_1_n_3 ;
  wire \cmnds_queued_reg[4]_i_1_n_4 ;
  wire \cmnds_queued_reg[4]_i_1_n_5 ;
  wire \cmnds_queued_reg[4]_i_1_n_6 ;
  wire \cmnds_queued_reg[4]_i_1_n_7 ;
  wire [0:0]\cmnds_queued_reg[7]_0 ;
  wire \cmnds_queued_reg[7]_i_3_n_2 ;
  wire \cmnds_queued_reg[7]_i_3_n_3 ;
  wire \cmnds_queued_reg[7]_i_3_n_5 ;
  wire \cmnds_queued_reg[7]_i_3_n_6 ;
  wire \cmnds_queued_reg[7]_i_3_n_7 ;
  wire [15:0]crnt_start_address;
  wire [31:16]dm_address;
  wire dma_err;
  wire [0:0]dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_interr_reg_1;
  wire [2:0]dmacntrl_cs;
  wire dmacntrl_ns0__3;
  wire dmacntrl_ns11_out__0;
  wire dmacntrl_ns1__13;
  wire dmacntrl_ns4;
  wire frame_sync_d3;
  wire frame_sync_out0;
  wire frame_sync_reg;
  wire load_new_addr;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire mask_fsync_out_i;
  wire mm2s_all_lines_xfred;
  wire [0:0]mm2s_axi2ip_wrce;
  wire [0:0]mm2s_dmacr;
  wire mm2s_frame_sync;
  wire mm2s_ftchcmdsts_idle;
  wire mm2s_halt;
  wire mm2s_prmry_resetn;
  wire mm2s_soft_reset;
  wire p_2_in;
  wire prmry_reset2;
  wire sts_idle;
  wire tstvect_fsync0;
  wire tstvect_fsync_d1;
  wire tstvect_fsync_d2;
  wire \vert_count[0]_i_10_n_0 ;
  wire \vert_count[0]_i_1_n_0 ;
  wire \vert_count[0]_i_3_n_0 ;
  wire \vert_count[0]_i_4_n_0 ;
  wire \vert_count[0]_i_5_n_0 ;
  wire \vert_count[0]_i_6_n_0 ;
  wire \vert_count[0]_i_7_n_0 ;
  wire \vert_count[0]_i_8_n_0 ;
  wire \vert_count[0]_i_9_n_0 ;
  wire \vert_count[12]_i_2__0_n_0 ;
  wire \vert_count[4]_i_2_n_0 ;
  wire \vert_count[4]_i_3_n_0 ;
  wire \vert_count[4]_i_4_n_0 ;
  wire \vert_count[4]_i_5_n_0 ;
  wire \vert_count[4]_i_6_n_0 ;
  wire \vert_count[4]_i_7_n_0 ;
  wire \vert_count[4]_i_8_n_0 ;
  wire \vert_count[4]_i_9_n_0 ;
  wire \vert_count[8]_i_2_n_0 ;
  wire \vert_count[8]_i_3_n_0 ;
  wire \vert_count[8]_i_4_n_0 ;
  wire \vert_count[8]_i_5_n_0 ;
  wire \vert_count[8]_i_6_n_0 ;
  wire \vert_count[8]_i_7_n_0 ;
  wire \vert_count[8]_i_8_n_0 ;
  wire \vert_count[8]_i_9_n_0 ;
  wire [12:0]vert_count_reg;
  wire \vert_count_reg[0]_i_2_n_0 ;
  wire \vert_count_reg[0]_i_2_n_1 ;
  wire \vert_count_reg[0]_i_2_n_2 ;
  wire \vert_count_reg[0]_i_2_n_3 ;
  wire \vert_count_reg[0]_i_2_n_4 ;
  wire \vert_count_reg[0]_i_2_n_5 ;
  wire \vert_count_reg[0]_i_2_n_6 ;
  wire \vert_count_reg[0]_i_2_n_7 ;
  wire \vert_count_reg[12]_i_1_n_7 ;
  wire \vert_count_reg[4]_i_1_n_0 ;
  wire \vert_count_reg[4]_i_1_n_1 ;
  wire \vert_count_reg[4]_i_1_n_2 ;
  wire \vert_count_reg[4]_i_1_n_3 ;
  wire \vert_count_reg[4]_i_1_n_4 ;
  wire \vert_count_reg[4]_i_1_n_5 ;
  wire \vert_count_reg[4]_i_1_n_6 ;
  wire \vert_count_reg[4]_i_1_n_7 ;
  wire \vert_count_reg[8]_i_1_n_0 ;
  wire \vert_count_reg[8]_i_1_n_1 ;
  wire \vert_count_reg[8]_i_1_n_2 ;
  wire \vert_count_reg[8]_i_1_n_3 ;
  wire \vert_count_reg[8]_i_1_n_4 ;
  wire \vert_count_reg[8]_i_1_n_5 ;
  wire \vert_count_reg[8]_i_1_n_6 ;
  wire \vert_count_reg[8]_i_1_n_7 ;
  wire write_cmnd_cmb;
  wire xfers_done;
  wire zero_hsize_err;
  wire zero_hsize_err0;
  wire zero_vsize_err;
  wire zero_vsize_err0;
  wire zero_vsize_err1;
  wire [3:3]\NLW_VFLIP_DISABLE.dm_address_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_cmnds_queued_reg[7]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_cmnds_queued_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_vert_count_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_vert_count_reg[12]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_i_1 
       (.I0(tstvect_fsync_d2),
        .I1(\GEN_FREE_RUN_MODE.frame_sync_out_reg ),
        .O(tstvect_fsync0));
  LUT6 #(
    .INIT(64'h5F50FFFF3F300000)) 
    \FSM_sequential_dmacntrl_cs[0]_i_1 
       (.I0(dmacntrl_ns11_out__0),
        .I1(dmacntrl_ns1__13),
        .I2(dmacntrl_cs[2]),
        .I3(\FSM_sequential_dmacntrl_cs[0]_i_2_n_0 ),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_4_n_0 ),
        .I5(dmacntrl_cs[0]),
        .O(\FSM_sequential_dmacntrl_cs[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h002200000030FFFF)) 
    \FSM_sequential_dmacntrl_cs[0]_i_2 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 ),
        .I1(frame_sync_reg),
        .I2(mm2s_dmacr),
        .I3(p_2_in),
        .I4(dmacntrl_cs[1]),
        .I5(dmacntrl_cs[0]),
        .O(\FSM_sequential_dmacntrl_cs[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \FSM_sequential_dmacntrl_cs[1]_i_1 
       (.I0(dmacntrl_cs[0]),
        .I1(dmacntrl_ns11_out__0),
        .I2(dmacntrl_cs[2]),
        .I3(\FSM_sequential_dmacntrl_cs[1]_i_3_n_0 ),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_4_n_0 ),
        .I5(dmacntrl_cs[1]),
        .O(\FSM_sequential_dmacntrl_cs[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000BC0080)) 
    \FSM_sequential_dmacntrl_cs[1]_i_3 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 ),
        .I1(dmacntrl_cs[1]),
        .I2(dmacntrl_cs[0]),
        .I3(frame_sync_reg),
        .I4(mm2s_dmacr),
        .I5(p_2_in),
        .O(\FSM_sequential_dmacntrl_cs[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0055FFFFC0000000)) 
    \FSM_sequential_dmacntrl_cs[2]_i_1 
       (.I0(dmacntrl_ns1__13),
        .I1(dmacntrl_cs[1]),
        .I2(\FSM_sequential_dmacntrl_cs_reg[2]_0 ),
        .I3(dmacntrl_cs[0]),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_4_n_0 ),
        .I5(dmacntrl_cs[2]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_dmacntrl_cs[2]_i_2 
       (.I0(mm2s_halt),
        .I1(dma_err),
        .I2(mm2s_soft_reset),
        .I3(frame_sync_reg),
        .I4(dmacntrl_ns4),
        .O(dmacntrl_ns1__13));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h5F5E)) 
    \FSM_sequential_dmacntrl_cs[2]_i_4 
       (.I0(dmacntrl_cs[1]),
        .I1(dmacntrl_cs[0]),
        .I2(dmacntrl_cs[2]),
        .I3(dmacntrl_ns0__3),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_dmacntrl_cs[2]_i_5 
       (.I0(\FSM_sequential_dmacntrl_cs[2]_i_6_n_0 ),
        .I1(\FSM_sequential_dmacntrl_cs[2]_i_7_n_0 ),
        .I2(vert_count_reg[6]),
        .I3(vert_count_reg[7]),
        .I4(vert_count_reg[4]),
        .I5(vert_count_reg[5]),
        .O(dmacntrl_ns4));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_dmacntrl_cs[2]_i_6 
       (.I0(vert_count_reg[11]),
        .I1(vert_count_reg[9]),
        .I2(vert_count_reg[8]),
        .I3(vert_count_reg[12]),
        .I4(vert_count_reg[10]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_dmacntrl_cs[2]_i_7 
       (.I0(vert_count_reg[2]),
        .I1(vert_count_reg[3]),
        .I2(vert_count_reg[0]),
        .I3(vert_count_reg[1]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_7_n_0 ));
  (* FSM_ENCODED_STATES = "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_dmacntrl_cs[0]_i_1_n_0 ),
        .Q(dmacntrl_cs[0]),
        .R(prmry_reset2));
  (* FSM_ENCODED_STATES = "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_dmacntrl_cs[1]_i_1_n_0 ),
        .Q(dmacntrl_cs[1]),
        .R(prmry_reset2));
  (* FSM_ENCODED_STATES = "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_dmacntrl_cs[2]_i_1_n_0 ),
        .Q(dmacntrl_cs[2]),
        .R(prmry_reset2));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__1 
       (.I0(sts_idle),
        .I1(dmacntrl_cs[1]),
        .I2(dmacntrl_ns0__3),
        .I3(dmacntrl_cs[2]),
        .I4(dmacntrl_cs[0]),
        .O(mm2s_ftchcmdsts_idle));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4_n_0 ),
        .I1(cmnds_queued_reg[7]),
        .I2(cmnds_queued_reg[6]),
        .I3(cmnds_queued_reg[4]),
        .I4(cmnds_queued_reg[5]),
        .I5(xfers_done),
        .O(sts_idle));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4 
       (.I0(cmnds_queued_reg[2]),
        .I1(cmnds_queued_reg[3]),
        .I2(cmnds_queued_reg[0]),
        .I3(cmnds_queued_reg[1]),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.all_lines_xfred_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_all_lines_xfred),
        .Q(all_lines_xfred_d1),
        .R(prmry_reset2));
  LUT6 #(
    .INIT(64'h00AEFFFFFFFFFFFF)) 
    \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1 
       (.I0(\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_0 ),
        .I1(all_lines_xfred_d1),
        .I2(mm2s_all_lines_xfred),
        .I3(mm2s_frame_sync),
        .I4(mm2s_dmacr),
        .I5(mm2s_prmry_resetn),
        .O(\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1_n_0 ),
        .Q(\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \GEN_FREE_RUN_MODE.frame_sync_out_i_1 
       (.I0(tstvect_fsync_d1),
        .I1(mask_fsync_out_i),
        .I2(\GEN_FREE_RUN_MODE.frame_sync_out_reg ),
        .O(frame_sync_out0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1 
       (.I0(mm2s_prmry_resetn),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .I1(mm2s_prmry_resetn),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000008FFFFFFFF)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2 
       (.I0(dmacntrl_cs[1]),
        .I1(dmacntrl_cs[0]),
        .I2(dmacntrl_cs[2]),
        .I3(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 ),
        .I4(dmacntrl_ns11_out__0),
        .I5(mm2s_prmry_resetn),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [10]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [11]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [12]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [13]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [14]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [15]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[32] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[36] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[37] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[38] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[39] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[40] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [8]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[41] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [9]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[42] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [10]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[43] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [11]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[44] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [12]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[45] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [13]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[46] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [14]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [15]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[48] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[16]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[49] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[17]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[50] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[18]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[51] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[19]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[52] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[20]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[53] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[21]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[54] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[22]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[55] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[23]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[56] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[24]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[57] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[25]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[58] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[26]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[59] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[27]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[60] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[28]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[61] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[29]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[62] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[30]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[63] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[31]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [8]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [9]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1 
       (.I0(frame_sync_reg),
        .I1(p_2_in),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 ),
        .I3(dmacntrl_cs[2]),
        .I4(dmacntrl_cs[0]),
        .I5(dmacntrl_cs[1]),
        .O(write_cmnd_cmb));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(write_cmnd_cmb),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .R(prmry_reset2));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFF0)) 
    \I_DMA_REGISTER/dma_interr_i_1 
       (.I0(dma_interr_reg),
        .I1(mm2s_axi2ip_wrce),
        .I2(dma_interr_reg_0),
        .I3(zero_vsize_err),
        .I4(zero_hsize_err),
        .I5(dma_interr_reg_1),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_2 
       (.I0(crnt_start_address[3]),
        .I1(load_new_addr),
        .I2(dm_address[19]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_3 
       (.I0(crnt_start_address[2]),
        .I1(load_new_addr),
        .I2(dm_address[18]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_4 
       (.I0(crnt_start_address[1]),
        .I1(load_new_addr),
        .I2(dm_address[17]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_5 
       (.I0(crnt_start_address[0]),
        .I1(load_new_addr),
        .I2(dm_address[16]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_2 
       (.I0(crnt_start_address[7]),
        .I1(load_new_addr),
        .I2(dm_address[23]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_3 
       (.I0(crnt_start_address[6]),
        .I1(load_new_addr),
        .I2(dm_address[22]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_4 
       (.I0(crnt_start_address[5]),
        .I1(load_new_addr),
        .I2(dm_address[21]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_5 
       (.I0(crnt_start_address[4]),
        .I1(load_new_addr),
        .I2(dm_address[20]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_2 
       (.I0(crnt_start_address[11]),
        .I1(load_new_addr),
        .I2(dm_address[27]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_3 
       (.I0(crnt_start_address[10]),
        .I1(load_new_addr),
        .I2(dm_address[26]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_4 
       (.I0(crnt_start_address[9]),
        .I1(load_new_addr),
        .I2(dm_address[25]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_5 
       (.I0(crnt_start_address[8]),
        .I1(load_new_addr),
        .I2(dm_address[24]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000003008)) 
    \VFLIP_DISABLE.dm_address[31]_i_1 
       (.I0(mm2s_dmacr),
        .I1(dmacntrl_cs[1]),
        .I2(dmacntrl_cs[2]),
        .I3(dmacntrl_cs[0]),
        .I4(frame_sync_reg),
        .I5(p_2_in),
        .O(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_3 
       (.I0(crnt_start_address[15]),
        .I1(load_new_addr),
        .I2(dm_address[31]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_4 
       (.I0(crnt_start_address[14]),
        .I1(load_new_addr),
        .I2(dm_address[30]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_5 
       (.I0(crnt_start_address[13]),
        .I1(load_new_addr),
        .I2(dm_address[29]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_6 
       (.I0(crnt_start_address[12]),
        .I1(load_new_addr),
        .I2(dm_address[28]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [0]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [0]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [10]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [10]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [11]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [11]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [12]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [12]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [13]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [13]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [14]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [14]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [15]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [15]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_7 ),
        .Q(dm_address[16]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_6 ),
        .Q(dm_address[17]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_5 ),
        .Q(dm_address[18]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_4 ),
        .Q(dm_address[19]),
        .R(prmry_reset2));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[19]_i_1 
       (.CI(CO),
        .CO({\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_4 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_5 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_6 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[19]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[19]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[19]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [1]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [1]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7 ),
        .Q(dm_address[20]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6 ),
        .Q(dm_address[21]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5 ),
        .Q(dm_address[22]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_4 ),
        .Q(dm_address[23]),
        .R(prmry_reset2));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[23]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_4 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[23]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[23]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[23]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_7 ),
        .Q(dm_address[24]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_6 ),
        .Q(dm_address[25]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_5 ),
        .Q(dm_address[26]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_4 ),
        .Q(dm_address[27]),
        .R(prmry_reset2));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[27]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_4 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_5 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_6 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[27]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[27]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[27]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_7 ),
        .Q(dm_address[28]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_6 ),
        .Q(dm_address[29]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [2]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [2]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_5 ),
        .Q(dm_address[30]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_4 ),
        .Q(dm_address[31]),
        .R(prmry_reset2));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[31]_i_2 
       (.CI(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_0 ),
        .CO({\NLW_VFLIP_DISABLE.dm_address_reg[31]_i_2_CO_UNCONNECTED [3],\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_1 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_2 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_4 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_5 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_6 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[31]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[31]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[31]_i_5_n_0 ,\VFLIP_DISABLE.dm_address[31]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [3]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [3]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [4]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [4]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [5]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [5]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [6]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [6]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [7]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [7]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [8]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [8]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [9]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [9]),
        .R(prmry_reset2));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \cmnds_queued[0]_i_1 
       (.I0(cmnds_queued_reg[0]),
        .O(\cmnds_queued[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cmnds_queued[4]_i_2 
       (.I0(cmnds_queued_reg[1]),
        .O(\cmnds_queued[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[4]_i_3 
       (.I0(cmnds_queued_reg[3]),
        .I1(cmnds_queued_reg[4]),
        .O(\cmnds_queued[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[4]_i_4 
       (.I0(cmnds_queued_reg[2]),
        .I1(cmnds_queued_reg[3]),
        .O(\cmnds_queued[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[4]_i_5 
       (.I0(cmnds_queued_reg[1]),
        .I1(cmnds_queued_reg[2]),
        .O(\cmnds_queued[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hA655)) 
    \cmnds_queued[4]_i_6 
       (.I0(cmnds_queued_reg[1]),
        .I1(m_axis_mm2s_sts_tready),
        .I2(\cmnds_queued_reg[0]_0 ),
        .I3(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .O(\cmnds_queued[4]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hA6)) 
    \cmnds_queued[7]_i_2 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(m_axis_mm2s_sts_tready),
        .I2(\cmnds_queued_reg[0]_0 ),
        .O(\cmnds_queued[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[7]_i_4 
       (.I0(cmnds_queued_reg[6]),
        .I1(cmnds_queued_reg[7]),
        .O(\cmnds_queued[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[7]_i_5 
       (.I0(cmnds_queued_reg[5]),
        .I1(cmnds_queued_reg[6]),
        .O(\cmnds_queued[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[7]_i_6 
       (.I0(cmnds_queued_reg[4]),
        .I1(cmnds_queued_reg[5]),
        .O(\cmnds_queued[7]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued[0]_i_1_n_0 ),
        .Q(cmnds_queued_reg[0]),
        .R(\cmnds_queued_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[4]_i_1_n_7 ),
        .Q(cmnds_queued_reg[1]),
        .R(\cmnds_queued_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[4]_i_1_n_6 ),
        .Q(cmnds_queued_reg[2]),
        .R(\cmnds_queued_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[4]_i_1_n_5 ),
        .Q(cmnds_queued_reg[3]),
        .R(\cmnds_queued_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[4]_i_1_n_4 ),
        .Q(cmnds_queued_reg[4]),
        .R(\cmnds_queued_reg[7]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cmnds_queued_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\cmnds_queued_reg[4]_i_1_n_0 ,\cmnds_queued_reg[4]_i_1_n_1 ,\cmnds_queued_reg[4]_i_1_n_2 ,\cmnds_queued_reg[4]_i_1_n_3 }),
        .CYINIT(cmnds_queued_reg[0]),
        .DI({cmnds_queued_reg[3:1],\cmnds_queued[4]_i_2_n_0 }),
        .O({\cmnds_queued_reg[4]_i_1_n_4 ,\cmnds_queued_reg[4]_i_1_n_5 ,\cmnds_queued_reg[4]_i_1_n_6 ,\cmnds_queued_reg[4]_i_1_n_7 }),
        .S({\cmnds_queued[4]_i_3_n_0 ,\cmnds_queued[4]_i_4_n_0 ,\cmnds_queued[4]_i_5_n_0 ,\cmnds_queued[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[7]_i_3_n_7 ),
        .Q(cmnds_queued_reg[5]),
        .R(\cmnds_queued_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[7]_i_3_n_6 ),
        .Q(cmnds_queued_reg[6]),
        .R(\cmnds_queued_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[7]_i_3_n_5 ),
        .Q(cmnds_queued_reg[7]),
        .R(\cmnds_queued_reg[7]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cmnds_queued_reg[7]_i_3 
       (.CI(\cmnds_queued_reg[4]_i_1_n_0 ),
        .CO({\NLW_cmnds_queued_reg[7]_i_3_CO_UNCONNECTED [3:2],\cmnds_queued_reg[7]_i_3_n_2 ,\cmnds_queued_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,cmnds_queued_reg[5:4]}),
        .O({\NLW_cmnds_queued_reg[7]_i_3_O_UNCONNECTED [3],\cmnds_queued_reg[7]_i_3_n_5 ,\cmnds_queued_reg[7]_i_3_n_6 ,\cmnds_queued_reg[7]_i_3_n_7 }),
        .S({1'b0,\cmnds_queued[7]_i_4_n_0 ,\cmnds_queued[7]_i_5_n_0 ,\cmnds_queued[7]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_sync),
        .Q(tstvect_fsync_d1),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(tstvect_fsync_d1),
        .Q(tstvect_fsync_d2),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(tstvect_fsync_d2),
        .Q(frame_sync_d3),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_sync_d3),
        .Q(frame_sync_reg),
        .R(prmry_reset2));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[0]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[10]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[11]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[12]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[13]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[14]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[15]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[1]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[23]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[2]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[32]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[33]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[34]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[35]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[36]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[37]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[38]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[39]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[3]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[40]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[41]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[42]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[43]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[44]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[45]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[46]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[47]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[48]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[49]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[4]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[50]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[51]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[52]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[53]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[54]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[55]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[56]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[57]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[58]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[59]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[5]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[60]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[61]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[62]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[63]_i_3__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[6]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[7]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[8]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[9]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAEA)) 
    \vert_count[0]_i_1 
       (.I0(load_new_addr),
        .I1(dmacntrl_cs[1]),
        .I2(dmacntrl_cs[0]),
        .I3(dmacntrl_cs[2]),
        .I4(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 ),
        .I5(dmacntrl_ns11_out__0),
        .O(\vert_count[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[0]_i_10 
       (.I0(vert_count_reg[0]),
        .I1(Q[0]),
        .I2(load_new_addr),
        .O(\vert_count[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[0]_i_3 
       (.I0(Q[3]),
        .I1(load_new_addr),
        .I2(vert_count_reg[3]),
        .O(\vert_count[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[0]_i_4 
       (.I0(Q[2]),
        .I1(load_new_addr),
        .I2(vert_count_reg[2]),
        .O(\vert_count[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[0]_i_5 
       (.I0(Q[1]),
        .I1(load_new_addr),
        .I2(vert_count_reg[1]),
        .O(\vert_count[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[0]_i_6 
       (.I0(Q[0]),
        .I1(load_new_addr),
        .I2(vert_count_reg[0]),
        .O(\vert_count[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[0]_i_7 
       (.I0(vert_count_reg[3]),
        .I1(Q[3]),
        .I2(load_new_addr),
        .O(\vert_count[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[0]_i_8 
       (.I0(vert_count_reg[2]),
        .I1(Q[2]),
        .I2(load_new_addr),
        .O(\vert_count[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[0]_i_9 
       (.I0(vert_count_reg[1]),
        .I1(Q[1]),
        .I2(load_new_addr),
        .O(\vert_count[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[12]_i_2__0 
       (.I0(vert_count_reg[12]),
        .I1(Q[12]),
        .I2(load_new_addr),
        .O(\vert_count[12]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[4]_i_2 
       (.I0(Q[7]),
        .I1(load_new_addr),
        .I2(vert_count_reg[7]),
        .O(\vert_count[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[4]_i_3 
       (.I0(Q[6]),
        .I1(load_new_addr),
        .I2(vert_count_reg[6]),
        .O(\vert_count[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[4]_i_4 
       (.I0(Q[5]),
        .I1(load_new_addr),
        .I2(vert_count_reg[5]),
        .O(\vert_count[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[4]_i_5 
       (.I0(Q[4]),
        .I1(load_new_addr),
        .I2(vert_count_reg[4]),
        .O(\vert_count[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[4]_i_6 
       (.I0(vert_count_reg[7]),
        .I1(Q[7]),
        .I2(load_new_addr),
        .O(\vert_count[4]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[4]_i_7 
       (.I0(vert_count_reg[6]),
        .I1(Q[6]),
        .I2(load_new_addr),
        .O(\vert_count[4]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[4]_i_8 
       (.I0(vert_count_reg[5]),
        .I1(Q[5]),
        .I2(load_new_addr),
        .O(\vert_count[4]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[4]_i_9 
       (.I0(vert_count_reg[4]),
        .I1(Q[4]),
        .I2(load_new_addr),
        .O(\vert_count[4]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[8]_i_2 
       (.I0(Q[11]),
        .I1(load_new_addr),
        .I2(vert_count_reg[11]),
        .O(\vert_count[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[8]_i_3 
       (.I0(Q[10]),
        .I1(load_new_addr),
        .I2(vert_count_reg[10]),
        .O(\vert_count[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[8]_i_4 
       (.I0(Q[9]),
        .I1(load_new_addr),
        .I2(vert_count_reg[9]),
        .O(\vert_count[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[8]_i_5 
       (.I0(Q[8]),
        .I1(load_new_addr),
        .I2(vert_count_reg[8]),
        .O(\vert_count[8]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[8]_i_6 
       (.I0(vert_count_reg[11]),
        .I1(Q[11]),
        .I2(load_new_addr),
        .O(\vert_count[8]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[8]_i_7 
       (.I0(vert_count_reg[10]),
        .I1(Q[10]),
        .I2(load_new_addr),
        .O(\vert_count[8]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[8]_i_8 
       (.I0(vert_count_reg[9]),
        .I1(Q[9]),
        .I2(load_new_addr),
        .O(\vert_count[8]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[8]_i_9 
       (.I0(vert_count_reg[8]),
        .I1(Q[8]),
        .I2(load_new_addr),
        .O(\vert_count[8]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[0]_i_2_n_7 ),
        .Q(vert_count_reg[0]),
        .R(prmry_reset2));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \vert_count_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\vert_count_reg[0]_i_2_n_0 ,\vert_count_reg[0]_i_2_n_1 ,\vert_count_reg[0]_i_2_n_2 ,\vert_count_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\vert_count[0]_i_3_n_0 ,\vert_count[0]_i_4_n_0 ,\vert_count[0]_i_5_n_0 ,\vert_count[0]_i_6_n_0 }),
        .O({\vert_count_reg[0]_i_2_n_4 ,\vert_count_reg[0]_i_2_n_5 ,\vert_count_reg[0]_i_2_n_6 ,\vert_count_reg[0]_i_2_n_7 }),
        .S({\vert_count[0]_i_7_n_0 ,\vert_count[0]_i_8_n_0 ,\vert_count[0]_i_9_n_0 ,\vert_count[0]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[8]_i_1_n_5 ),
        .Q(vert_count_reg[10]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[8]_i_1_n_4 ),
        .Q(vert_count_reg[11]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[12]_i_1_n_7 ),
        .Q(vert_count_reg[12]),
        .R(prmry_reset2));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \vert_count_reg[12]_i_1 
       (.CI(\vert_count_reg[8]_i_1_n_0 ),
        .CO(\NLW_vert_count_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_vert_count_reg[12]_i_1_O_UNCONNECTED [3:1],\vert_count_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\vert_count[12]_i_2__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[0]_i_2_n_6 ),
        .Q(vert_count_reg[1]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[0]_i_2_n_5 ),
        .Q(vert_count_reg[2]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[0]_i_2_n_4 ),
        .Q(vert_count_reg[3]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[4]_i_1_n_7 ),
        .Q(vert_count_reg[4]),
        .R(prmry_reset2));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \vert_count_reg[4]_i_1 
       (.CI(\vert_count_reg[0]_i_2_n_0 ),
        .CO({\vert_count_reg[4]_i_1_n_0 ,\vert_count_reg[4]_i_1_n_1 ,\vert_count_reg[4]_i_1_n_2 ,\vert_count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\vert_count[4]_i_2_n_0 ,\vert_count[4]_i_3_n_0 ,\vert_count[4]_i_4_n_0 ,\vert_count[4]_i_5_n_0 }),
        .O({\vert_count_reg[4]_i_1_n_4 ,\vert_count_reg[4]_i_1_n_5 ,\vert_count_reg[4]_i_1_n_6 ,\vert_count_reg[4]_i_1_n_7 }),
        .S({\vert_count[4]_i_6_n_0 ,\vert_count[4]_i_7_n_0 ,\vert_count[4]_i_8_n_0 ,\vert_count[4]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[4]_i_1_n_6 ),
        .Q(vert_count_reg[5]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[4]_i_1_n_5 ),
        .Q(vert_count_reg[6]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[4]_i_1_n_4 ),
        .Q(vert_count_reg[7]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[8]_i_1_n_7 ),
        .Q(vert_count_reg[8]),
        .R(prmry_reset2));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \vert_count_reg[8]_i_1 
       (.CI(\vert_count_reg[4]_i_1_n_0 ),
        .CO({\vert_count_reg[8]_i_1_n_0 ,\vert_count_reg[8]_i_1_n_1 ,\vert_count_reg[8]_i_1_n_2 ,\vert_count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\vert_count[8]_i_2_n_0 ,\vert_count[8]_i_3_n_0 ,\vert_count[8]_i_4_n_0 ,\vert_count[8]_i_5_n_0 }),
        .O({\vert_count_reg[8]_i_1_n_4 ,\vert_count_reg[8]_i_1_n_5 ,\vert_count_reg[8]_i_1_n_6 ,\vert_count_reg[8]_i_1_n_7 }),
        .S({\vert_count[8]_i_6_n_0 ,\vert_count[8]_i_7_n_0 ,\vert_count[8]_i_8_n_0 ,\vert_count[8]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[8]_i_1_n_6 ),
        .Q(vert_count_reg[9]),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    zero_hsize_err_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(zero_hsize_err0),
        .Q(zero_hsize_err),
        .R(prmry_reset2));
  LUT2 #(
    .INIT(4'h8)) 
    zero_vsize_err_i_1
       (.I0(load_new_addr),
        .I1(zero_vsize_err1),
        .O(zero_vsize_err0));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    zero_vsize_err_i_2
       (.I0(dmacntrl_cs[0]),
        .I1(dmacntrl_cs[2]),
        .I2(dmacntrl_cs[1]),
        .I3(p_2_in),
        .I4(mm2s_dmacr),
        .I5(frame_sync_reg),
        .O(load_new_addr));
  FDRE #(
    .INIT(1'b0)) 
    zero_vsize_err_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(zero_vsize_err0),
        .Q(zero_vsize_err),
        .R(prmry_reset2));
endmodule

(* ORIG_REF_NAME = "axi_vdma_sm" *) 
module axi_vdma_0_axi_vdma_sm__parameterized0
   (tstvect_fsync_d2,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ,
    zero_vsize_err,
    zero_hsize_err,
    load_new_addr,
    \vsize_vid_reg[12] ,
    halted_set_i0,
    s2mm_ftchcmdsts_idle,
    D,
    frame_sync_out0,
    \VFLIP_DISABLE.dm_address_reg[15]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 ,
    scndry_reset2,
    m_axi_s2mm_aclk,
    s2mm_all_lines_xfred,
    zero_vsize_err0,
    zero_hsize_err0,
    s2mm_frame_sync,
    out,
    s2mm_dmacr,
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_0 ,
    s2mm_soft_reset,
    \FSM_sequential_dmacntrl_cs_reg[0]_0 ,
    s2mm_halt,
    Q,
    \vert_count_reg[0]_0 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ,
    \GEN_FREE_RUN_MODE.frame_sync_out_reg ,
    datamover_idle,
    \cmnds_queued_reg[0]_0 ,
    m_axis_s2mm_sts_tready,
    mask_fsync_out_i,
    CO,
    crnt_start_address,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ,
    s2mm_axi2ip_wrce,
    dma_interr_reg,
    dma_interr_reg_0,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ,
    \VFLIP_DISABLE.dm_address_reg[15]_1 ,
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 ,
    \cmnds_queued_reg[7]_0 );
  output tstvect_fsync_d2;
  output \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ;
  output zero_vsize_err;
  output zero_hsize_err;
  output load_new_addr;
  output \vsize_vid_reg[12] ;
  output halted_set_i0;
  output s2mm_ftchcmdsts_idle;
  output [48:0]D;
  output frame_sync_out0;
  output [15:0]\VFLIP_DISABLE.dm_address_reg[15]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 ;
  input scndry_reset2;
  input m_axi_s2mm_aclk;
  input s2mm_all_lines_xfred;
  input zero_vsize_err0;
  input zero_hsize_err0;
  input s2mm_frame_sync;
  input out;
  input [0:0]s2mm_dmacr;
  input \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_0 ;
  input s2mm_soft_reset;
  input \FSM_sequential_dmacntrl_cs_reg[0]_0 ;
  input s2mm_halt;
  input [12:0]Q;
  input \vert_count_reg[0]_0 ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  input \GEN_FREE_RUN_MODE.frame_sync_out_reg ;
  input datamover_idle;
  input [0:0]\cmnds_queued_reg[0]_0 ;
  input m_axis_s2mm_sts_tready;
  input mask_fsync_out_i;
  input [0:0]CO;
  input [15:0]crnt_start_address;
  input [0:0]\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ;
  input [0:0]s2mm_axi2ip_wrce;
  input dma_interr_reg;
  input dma_interr_reg_0;
  input \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  input [15:0]\VFLIP_DISABLE.dm_address_reg[15]_1 ;
  input [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 ;
  input [0:0]\cmnds_queued_reg[7]_0 ;

  wire [0:0]CO;
  wire [48:0]D;
  wire \FSM_sequential_dmacntrl_cs[0]_i_1__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[0]_i_2__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[0]_i_3_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[1]_i_1__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[1]_i_2__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_1__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_4__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_5__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_6__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_7__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs_reg[0]_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2__0_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3__0_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5__0_n_0 ;
  wire \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1__0_n_0 ;
  wire \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_n_0 ;
  wire \GEN_FREE_RUN_MODE.frame_sync_out_reg ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ;
  wire [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ;
  wire [12:0]Q;
  wire [0:0]\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_2__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_3__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_4__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_5__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_2__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_3__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_4__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_5__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_2__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_3__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_4__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_5__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_3__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_4__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_5__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_6__0_n_0 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15]_0 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15]_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_7 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_7 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_7 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_7 ;
  wire all_lines_xfred_d1;
  wire \cmnds_queued[0]_i_1__0_n_0 ;
  wire \cmnds_queued[4]_i_2__0_n_0 ;
  wire \cmnds_queued[4]_i_3__0_n_0 ;
  wire \cmnds_queued[4]_i_4__0_n_0 ;
  wire \cmnds_queued[4]_i_5__0_n_0 ;
  wire \cmnds_queued[4]_i_6__0_n_0 ;
  wire \cmnds_queued[7]_i_2__0_n_0 ;
  wire \cmnds_queued[7]_i_4__0_n_0 ;
  wire \cmnds_queued[7]_i_5__0_n_0 ;
  wire \cmnds_queued[7]_i_6__0_n_0 ;
  wire [7:0]cmnds_queued_reg;
  wire [0:0]\cmnds_queued_reg[0]_0 ;
  wire \cmnds_queued_reg[4]_i_1__0_n_0 ;
  wire \cmnds_queued_reg[4]_i_1__0_n_1 ;
  wire \cmnds_queued_reg[4]_i_1__0_n_2 ;
  wire \cmnds_queued_reg[4]_i_1__0_n_3 ;
  wire \cmnds_queued_reg[4]_i_1__0_n_4 ;
  wire \cmnds_queued_reg[4]_i_1__0_n_5 ;
  wire \cmnds_queued_reg[4]_i_1__0_n_6 ;
  wire \cmnds_queued_reg[4]_i_1__0_n_7 ;
  wire [0:0]\cmnds_queued_reg[7]_0 ;
  wire \cmnds_queued_reg[7]_i_3__0_n_2 ;
  wire \cmnds_queued_reg[7]_i_3__0_n_3 ;
  wire \cmnds_queued_reg[7]_i_3__0_n_5 ;
  wire \cmnds_queued_reg[7]_i_3__0_n_6 ;
  wire \cmnds_queued_reg[7]_i_3__0_n_7 ;
  wire [15:0]crnt_start_address;
  wire datamover_idle;
  wire [31:16]dm_address;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire [2:0]dmacntrl_cs;
  wire frame_sync_d3;
  wire frame_sync_out0;
  wire frame_sync_reg;
  wire halted_set_i0;
  wire load_new_addr;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire mask_fsync_out_i;
  wire out;
  wire s2mm_all_lines_xfred;
  wire [0:0]s2mm_axi2ip_wrce;
  wire [0:0]s2mm_dmacr;
  wire s2mm_frame_sync;
  wire s2mm_ftchcmdsts_idle;
  wire s2mm_halt;
  wire s2mm_soft_reset;
  wire scndry_reset2;
  wire tstvect_fsync_d1;
  wire tstvect_fsync_d2;
  wire \vert_count[0]_i_10__0_n_0 ;
  wire \vert_count[0]_i_1__0_n_0 ;
  wire \vert_count[0]_i_3__0_n_0 ;
  wire \vert_count[0]_i_4__0_n_0 ;
  wire \vert_count[0]_i_5__0_n_0 ;
  wire \vert_count[0]_i_6__0_n_0 ;
  wire \vert_count[0]_i_7__0_n_0 ;
  wire \vert_count[0]_i_8__0_n_0 ;
  wire \vert_count[0]_i_9__0_n_0 ;
  wire \vert_count[12]_i_2_n_0 ;
  wire \vert_count[4]_i_2__0_n_0 ;
  wire \vert_count[4]_i_3__0_n_0 ;
  wire \vert_count[4]_i_4__0_n_0 ;
  wire \vert_count[4]_i_5__0_n_0 ;
  wire \vert_count[4]_i_6__0_n_0 ;
  wire \vert_count[4]_i_7__0_n_0 ;
  wire \vert_count[4]_i_8__0_n_0 ;
  wire \vert_count[4]_i_9__0_n_0 ;
  wire \vert_count[8]_i_2__0_n_0 ;
  wire \vert_count[8]_i_3__0_n_0 ;
  wire \vert_count[8]_i_4__0_n_0 ;
  wire \vert_count[8]_i_5__0_n_0 ;
  wire \vert_count[8]_i_6__0_n_0 ;
  wire \vert_count[8]_i_7__0_n_0 ;
  wire \vert_count[8]_i_8__0_n_0 ;
  wire \vert_count[8]_i_9__0_n_0 ;
  wire [12:0]vert_count_reg;
  wire \vert_count_reg[0]_0 ;
  wire \vert_count_reg[0]_i_2__0_n_0 ;
  wire \vert_count_reg[0]_i_2__0_n_1 ;
  wire \vert_count_reg[0]_i_2__0_n_2 ;
  wire \vert_count_reg[0]_i_2__0_n_3 ;
  wire \vert_count_reg[0]_i_2__0_n_4 ;
  wire \vert_count_reg[0]_i_2__0_n_5 ;
  wire \vert_count_reg[0]_i_2__0_n_6 ;
  wire \vert_count_reg[0]_i_2__0_n_7 ;
  wire \vert_count_reg[12]_i_1__0_n_7 ;
  wire \vert_count_reg[4]_i_1__0_n_0 ;
  wire \vert_count_reg[4]_i_1__0_n_1 ;
  wire \vert_count_reg[4]_i_1__0_n_2 ;
  wire \vert_count_reg[4]_i_1__0_n_3 ;
  wire \vert_count_reg[4]_i_1__0_n_4 ;
  wire \vert_count_reg[4]_i_1__0_n_5 ;
  wire \vert_count_reg[4]_i_1__0_n_6 ;
  wire \vert_count_reg[4]_i_1__0_n_7 ;
  wire \vert_count_reg[8]_i_1__0_n_0 ;
  wire \vert_count_reg[8]_i_1__0_n_1 ;
  wire \vert_count_reg[8]_i_1__0_n_2 ;
  wire \vert_count_reg[8]_i_1__0_n_3 ;
  wire \vert_count_reg[8]_i_1__0_n_4 ;
  wire \vert_count_reg[8]_i_1__0_n_5 ;
  wire \vert_count_reg[8]_i_1__0_n_6 ;
  wire \vert_count_reg[8]_i_1__0_n_7 ;
  wire \vsize_vid_reg[12] ;
  wire write_cmnd_cmb;
  wire zero_hsize_err;
  wire zero_hsize_err0;
  wire zero_vsize_err;
  wire zero_vsize_err0;
  wire [3:3]\NLW_VFLIP_DISABLE.dm_address_reg[31]_i_2__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_cmnds_queued_reg[7]_i_3__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_cmnds_queued_reg[7]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_vert_count_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_vert_count_reg[12]_i_1__0_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFEFFFFFFFE0000)) 
    \FSM_sequential_dmacntrl_cs[0]_i_1__0 
       (.I0(\FSM_sequential_dmacntrl_cs[1]_i_2__0_n_0 ),
        .I1(\FSM_sequential_dmacntrl_cs[0]_i_2__0_n_0 ),
        .I2(\FSM_sequential_dmacntrl_cs[0]_i_3_n_0 ),
        .I3(\FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_4__0_n_0 ),
        .I5(dmacntrl_cs[0]),
        .O(\FSM_sequential_dmacntrl_cs[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \FSM_sequential_dmacntrl_cs[0]_i_2__0 
       (.I0(dmacntrl_cs[2]),
        .I1(dmacntrl_cs[0]),
        .I2(frame_sync_reg),
        .I3(s2mm_soft_reset),
        .I4(\FSM_sequential_dmacntrl_cs_reg[0]_0 ),
        .I5(s2mm_halt),
        .O(\FSM_sequential_dmacntrl_cs[0]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_sequential_dmacntrl_cs[0]_i_3 
       (.I0(dmacntrl_cs[2]),
        .I1(dmacntrl_cs[1]),
        .I2(dmacntrl_cs[0]),
        .O(\FSM_sequential_dmacntrl_cs[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAEEFFFFAAFE0000)) 
    \FSM_sequential_dmacntrl_cs[1]_i_1__0 
       (.I0(\FSM_sequential_dmacntrl_cs[1]_i_2__0_n_0 ),
        .I1(dmacntrl_cs[2]),
        .I2(s2mm_dmacr),
        .I3(\FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0 ),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_4__0_n_0 ),
        .I5(dmacntrl_cs[1]),
        .O(\FSM_sequential_dmacntrl_cs[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    \FSM_sequential_dmacntrl_cs[1]_i_2__0 
       (.I0(load_new_addr),
        .I1(\FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0 ),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_0 ),
        .I3(dmacntrl_cs[1]),
        .I4(dmacntrl_cs[2]),
        .O(\FSM_sequential_dmacntrl_cs[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FFFFFF100000)) 
    \FSM_sequential_dmacntrl_cs[2]_i_1__0 
       (.I0(\FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_0 ),
        .I2(dmacntrl_cs[1]),
        .I3(\FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_4__0_n_0 ),
        .I5(dmacntrl_cs[2]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \FSM_sequential_dmacntrl_cs[2]_i_2__0 
       (.I0(s2mm_halt),
        .I1(\FSM_sequential_dmacntrl_cs_reg[0]_0 ),
        .I2(s2mm_soft_reset),
        .I3(frame_sync_reg),
        .I4(dmacntrl_cs[0]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_dmacntrl_cs[2]_i_3 
       (.I0(frame_sync_reg),
        .I1(s2mm_soft_reset),
        .I2(\FSM_sequential_dmacntrl_cs_reg[0]_0 ),
        .I3(s2mm_halt),
        .I4(dmacntrl_cs[0]),
        .I5(\FSM_sequential_dmacntrl_cs[2]_i_5__0_n_0 ),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FFFF80)) 
    \FSM_sequential_dmacntrl_cs[2]_i_4__0 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I1(\GEN_FREE_RUN_MODE.frame_sync_out_reg ),
        .I2(frame_sync_reg),
        .I3(dmacntrl_cs[2]),
        .I4(dmacntrl_cs[1]),
        .I5(dmacntrl_cs[0]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    \FSM_sequential_dmacntrl_cs[2]_i_5__0 
       (.I0(vert_count_reg[2]),
        .I1(vert_count_reg[9]),
        .I2(vert_count_reg[8]),
        .I3(\FSM_sequential_dmacntrl_cs[2]_i_6__0_n_0 ),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_7__0_n_0 ),
        .I5(dmacntrl_cs[2]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_dmacntrl_cs[2]_i_6__0 
       (.I0(vert_count_reg[7]),
        .I1(vert_count_reg[1]),
        .I2(vert_count_reg[10]),
        .I3(vert_count_reg[6]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_dmacntrl_cs[2]_i_7__0 
       (.I0(vert_count_reg[11]),
        .I1(vert_count_reg[5]),
        .I2(vert_count_reg[0]),
        .I3(vert_count_reg[12]),
        .I4(vert_count_reg[3]),
        .I5(vert_count_reg[4]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_7__0_n_0 ));
  (* FSM_ENCODED_STATES = "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_dmacntrl_cs[0]_i_1__0_n_0 ),
        .Q(dmacntrl_cs[0]),
        .R(scndry_reset2));
  (* FSM_ENCODED_STATES = "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_dmacntrl_cs[1]_i_1__0_n_0 ),
        .Q(dmacntrl_cs[1]),
        .R(scndry_reset2));
  (* FSM_ENCODED_STATES = "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_dmacntrl_cs[2]_i_1__0_n_0 ),
        .Q(dmacntrl_cs[2]),
        .R(scndry_reset2));
  LUT5 #(
    .INIT(32'h22020202)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__3 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2__0_n_0 ),
        .I1(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3__0_n_0 ),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I3(\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_n_0 ),
        .I4(s2mm_all_lines_xfred),
        .O(s2mm_ftchcmdsts_idle));
  LUT6 #(
    .INIT(64'h0001010101010101)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2__0 
       (.I0(dmacntrl_cs[0]),
        .I1(dmacntrl_cs[1]),
        .I2(dmacntrl_cs[2]),
        .I3(frame_sync_reg),
        .I4(\GEN_FREE_RUN_MODE.frame_sync_out_reg ),
        .I5(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3__0 
       (.I0(cmnds_queued_reg[4]),
        .I1(cmnds_queued_reg[0]),
        .I2(cmnds_queued_reg[3]),
        .I3(cmnds_queued_reg[5]),
        .I4(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5__0_n_0 ),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5__0 
       (.I0(cmnds_queued_reg[2]),
        .I1(cmnds_queued_reg[1]),
        .I2(cmnds_queued_reg[7]),
        .I3(cmnds_queued_reg[6]),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.all_lines_xfred_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_all_lines_xfred),
        .Q(all_lines_xfred_d1),
        .R(scndry_reset2));
  LUT6 #(
    .INIT(64'h00AEFFFFFFFFFFFF)) 
    \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1__0 
       (.I0(\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_n_0 ),
        .I1(all_lines_xfred_d1),
        .I2(s2mm_all_lines_xfred),
        .I3(s2mm_frame_sync),
        .I4(out),
        .I5(s2mm_dmacr),
        .O(\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1__0_n_0 ),
        .Q(\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_n_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \GEN_FREE_RUN_MODE.frame_sync_out_i_1__0 
       (.I0(tstvect_fsync_d1),
        .I1(mask_fsync_out_i),
        .I2(\GEN_FREE_RUN_MODE.frame_sync_out_reg ),
        .O(frame_sync_out0));
  LUT6 #(
    .INIT(64'hFFFF000000100000)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1 
       (.I0(\FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_0 ),
        .I2(dmacntrl_cs[1]),
        .I3(dmacntrl_cs[2]),
        .I4(out),
        .I5(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0010FFFF)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0 
       (.I0(\FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_0 ),
        .I2(dmacntrl_cs[1]),
        .I3(dmacntrl_cs[2]),
        .I4(out),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [10]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [11]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [12]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [13]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [14]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [15]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [8]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [9]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [10]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [11]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [12]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [13]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [14]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [15]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(dm_address[16]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(dm_address[17]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(dm_address[18]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(dm_address[19]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(dm_address[20]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(dm_address[21]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(dm_address[22]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(dm_address[23]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(dm_address[24]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(dm_address[25]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(dm_address[26]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(dm_address[27]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(dm_address[28]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(dm_address[29]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(dm_address[30]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(dm_address[31]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [8]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ),
        .R(scndry_reset2));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [9]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ),
        .R(scndry_reset2));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1__0 
       (.I0(dmacntrl_cs[2]),
        .I1(dmacntrl_cs[1]),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_0 ),
        .I3(\FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0 ),
        .O(write_cmnd_cmb));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(write_cmnd_cmb),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .R(scndry_reset2));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFF0)) 
    \I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_i_1 
       (.I0(\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ),
        .I1(s2mm_axi2ip_wrce),
        .I2(dma_interr_reg),
        .I3(zero_vsize_err),
        .I4(zero_hsize_err),
        .I5(\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFF0)) 
    \I_DMA_REGISTER/dma_interr_i_1__0 
       (.I0(\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ),
        .I1(s2mm_axi2ip_wrce),
        .I2(dma_interr_reg),
        .I3(zero_vsize_err),
        .I4(zero_hsize_err),
        .I5(dma_interr_reg_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_2__0 
       (.I0(crnt_start_address[3]),
        .I1(load_new_addr),
        .I2(dm_address[19]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_3__0 
       (.I0(crnt_start_address[2]),
        .I1(load_new_addr),
        .I2(dm_address[18]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_4__0 
       (.I0(crnt_start_address[1]),
        .I1(load_new_addr),
        .I2(dm_address[17]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_5__0 
       (.I0(crnt_start_address[0]),
        .I1(load_new_addr),
        .I2(dm_address[16]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_2__0 
       (.I0(crnt_start_address[7]),
        .I1(load_new_addr),
        .I2(dm_address[23]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_3__0 
       (.I0(crnt_start_address[6]),
        .I1(load_new_addr),
        .I2(dm_address[22]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_4__0 
       (.I0(crnt_start_address[5]),
        .I1(load_new_addr),
        .I2(dm_address[21]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_5__0 
       (.I0(crnt_start_address[4]),
        .I1(load_new_addr),
        .I2(dm_address[20]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_2__0 
       (.I0(crnt_start_address[11]),
        .I1(load_new_addr),
        .I2(dm_address[27]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_3__0 
       (.I0(crnt_start_address[10]),
        .I1(load_new_addr),
        .I2(dm_address[26]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_4__0 
       (.I0(crnt_start_address[9]),
        .I1(load_new_addr),
        .I2(dm_address[25]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_5__0 
       (.I0(crnt_start_address[8]),
        .I1(load_new_addr),
        .I2(dm_address[24]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hFF04)) 
    \VFLIP_DISABLE.dm_address[31]_i_1__0 
       (.I0(dmacntrl_cs[1]),
        .I1(dmacntrl_cs[2]),
        .I2(\FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0 ),
        .I3(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_3__0 
       (.I0(crnt_start_address[15]),
        .I1(load_new_addr),
        .I2(dm_address[31]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_4__0 
       (.I0(crnt_start_address[14]),
        .I1(load_new_addr),
        .I2(dm_address[30]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_5__0 
       (.I0(crnt_start_address[13]),
        .I1(load_new_addr),
        .I2(dm_address[29]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_6__0 
       (.I0(crnt_start_address[12]),
        .I1(load_new_addr),
        .I2(dm_address[28]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_6__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [0]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [0]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [10]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [10]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [11]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [11]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [12]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [12]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [13]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [13]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [14]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [14]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [15]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [15]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_7 ),
        .Q(dm_address[16]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_6 ),
        .Q(dm_address[17]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_5 ),
        .Q(dm_address[18]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_4 ),
        .Q(dm_address[19]),
        .R(scndry_reset2));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[19]_i_1__0 
       (.CI(CO),
        .CO({\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_0 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_1 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_2 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_4 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_5 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_6 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[19]_i_2__0_n_0 ,\VFLIP_DISABLE.dm_address[19]_i_3__0_n_0 ,\VFLIP_DISABLE.dm_address[19]_i_4__0_n_0 ,\VFLIP_DISABLE.dm_address[19]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [1]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [1]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_7 ),
        .Q(dm_address[20]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_6 ),
        .Q(dm_address[21]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_5 ),
        .Q(dm_address[22]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_4 ),
        .Q(dm_address[23]),
        .R(scndry_reset2));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[23]_i_1__0 
       (.CI(\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_0 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_1 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_2 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_4 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_5 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_6 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[23]_i_2__0_n_0 ,\VFLIP_DISABLE.dm_address[23]_i_3__0_n_0 ,\VFLIP_DISABLE.dm_address[23]_i_4__0_n_0 ,\VFLIP_DISABLE.dm_address[23]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_7 ),
        .Q(dm_address[24]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_6 ),
        .Q(dm_address[25]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_5 ),
        .Q(dm_address[26]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_4 ),
        .Q(dm_address[27]),
        .R(scndry_reset2));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[27]_i_1__0 
       (.CI(\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_0 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_1 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_2 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_4 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_5 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_6 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[27]_i_2__0_n_0 ,\VFLIP_DISABLE.dm_address[27]_i_3__0_n_0 ,\VFLIP_DISABLE.dm_address[27]_i_4__0_n_0 ,\VFLIP_DISABLE.dm_address[27]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_7 ),
        .Q(dm_address[28]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_6 ),
        .Q(dm_address[29]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [2]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [2]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_5 ),
        .Q(dm_address[30]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_4 ),
        .Q(dm_address[31]),
        .R(scndry_reset2));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[31]_i_2__0 
       (.CI(\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_0 ),
        .CO({\NLW_VFLIP_DISABLE.dm_address_reg[31]_i_2__0_CO_UNCONNECTED [3],\VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_1 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_2 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_4 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_5 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_6 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[31]_i_3__0_n_0 ,\VFLIP_DISABLE.dm_address[31]_i_4__0_n_0 ,\VFLIP_DISABLE.dm_address[31]_i_5__0_n_0 ,\VFLIP_DISABLE.dm_address[31]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [3]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [3]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [4]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [4]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [5]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [5]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [6]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [6]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [7]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [7]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [8]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [8]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [9]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [9]),
        .R(scndry_reset2));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \cmnds_queued[0]_i_1__0 
       (.I0(cmnds_queued_reg[0]),
        .O(\cmnds_queued[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cmnds_queued[4]_i_2__0 
       (.I0(cmnds_queued_reg[1]),
        .O(\cmnds_queued[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[4]_i_3__0 
       (.I0(cmnds_queued_reg[3]),
        .I1(cmnds_queued_reg[4]),
        .O(\cmnds_queued[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[4]_i_4__0 
       (.I0(cmnds_queued_reg[2]),
        .I1(cmnds_queued_reg[3]),
        .O(\cmnds_queued[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[4]_i_5__0 
       (.I0(cmnds_queued_reg[1]),
        .I1(cmnds_queued_reg[2]),
        .O(\cmnds_queued[4]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hA655)) 
    \cmnds_queued[4]_i_6__0 
       (.I0(cmnds_queued_reg[1]),
        .I1(m_axis_s2mm_sts_tready),
        .I2(\cmnds_queued_reg[0]_0 ),
        .I3(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .O(\cmnds_queued[4]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \cmnds_queued[7]_i_2__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\cmnds_queued_reg[0]_0 ),
        .I2(m_axis_s2mm_sts_tready),
        .O(\cmnds_queued[7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[7]_i_4__0 
       (.I0(cmnds_queued_reg[6]),
        .I1(cmnds_queued_reg[7]),
        .O(\cmnds_queued[7]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[7]_i_5__0 
       (.I0(cmnds_queued_reg[5]),
        .I1(cmnds_queued_reg[6]),
        .O(\cmnds_queued[7]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[7]_i_6__0 
       (.I0(cmnds_queued_reg[4]),
        .I1(cmnds_queued_reg[5]),
        .O(\cmnds_queued[7]_i_6__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\cmnds_queued[7]_i_2__0_n_0 ),
        .D(\cmnds_queued[0]_i_1__0_n_0 ),
        .Q(cmnds_queued_reg[0]),
        .R(\cmnds_queued_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\cmnds_queued[7]_i_2__0_n_0 ),
        .D(\cmnds_queued_reg[4]_i_1__0_n_7 ),
        .Q(cmnds_queued_reg[1]),
        .R(\cmnds_queued_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\cmnds_queued[7]_i_2__0_n_0 ),
        .D(\cmnds_queued_reg[4]_i_1__0_n_6 ),
        .Q(cmnds_queued_reg[2]),
        .R(\cmnds_queued_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\cmnds_queued[7]_i_2__0_n_0 ),
        .D(\cmnds_queued_reg[4]_i_1__0_n_5 ),
        .Q(cmnds_queued_reg[3]),
        .R(\cmnds_queued_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\cmnds_queued[7]_i_2__0_n_0 ),
        .D(\cmnds_queued_reg[4]_i_1__0_n_4 ),
        .Q(cmnds_queued_reg[4]),
        .R(\cmnds_queued_reg[7]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cmnds_queued_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\cmnds_queued_reg[4]_i_1__0_n_0 ,\cmnds_queued_reg[4]_i_1__0_n_1 ,\cmnds_queued_reg[4]_i_1__0_n_2 ,\cmnds_queued_reg[4]_i_1__0_n_3 }),
        .CYINIT(cmnds_queued_reg[0]),
        .DI({cmnds_queued_reg[3:1],\cmnds_queued[4]_i_2__0_n_0 }),
        .O({\cmnds_queued_reg[4]_i_1__0_n_4 ,\cmnds_queued_reg[4]_i_1__0_n_5 ,\cmnds_queued_reg[4]_i_1__0_n_6 ,\cmnds_queued_reg[4]_i_1__0_n_7 }),
        .S({\cmnds_queued[4]_i_3__0_n_0 ,\cmnds_queued[4]_i_4__0_n_0 ,\cmnds_queued[4]_i_5__0_n_0 ,\cmnds_queued[4]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\cmnds_queued[7]_i_2__0_n_0 ),
        .D(\cmnds_queued_reg[7]_i_3__0_n_7 ),
        .Q(cmnds_queued_reg[5]),
        .R(\cmnds_queued_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\cmnds_queued[7]_i_2__0_n_0 ),
        .D(\cmnds_queued_reg[7]_i_3__0_n_6 ),
        .Q(cmnds_queued_reg[6]),
        .R(\cmnds_queued_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\cmnds_queued[7]_i_2__0_n_0 ),
        .D(\cmnds_queued_reg[7]_i_3__0_n_5 ),
        .Q(cmnds_queued_reg[7]),
        .R(\cmnds_queued_reg[7]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cmnds_queued_reg[7]_i_3__0 
       (.CI(\cmnds_queued_reg[4]_i_1__0_n_0 ),
        .CO({\NLW_cmnds_queued_reg[7]_i_3__0_CO_UNCONNECTED [3:2],\cmnds_queued_reg[7]_i_3__0_n_2 ,\cmnds_queued_reg[7]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,cmnds_queued_reg[5:4]}),
        .O({\NLW_cmnds_queued_reg[7]_i_3__0_O_UNCONNECTED [3],\cmnds_queued_reg[7]_i_3__0_n_5 ,\cmnds_queued_reg[7]_i_3__0_n_6 ,\cmnds_queued_reg[7]_i_3__0_n_7 }),
        .S({1'b0,\cmnds_queued[7]_i_4__0_n_0 ,\cmnds_queued[7]_i_5__0_n_0 ,\cmnds_queued[7]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_frame_sync),
        .Q(tstvect_fsync_d1),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(tstvect_fsync_d1),
        .Q(tstvect_fsync_d2),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(tstvect_fsync_d2),
        .Q(frame_sync_d3),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_sync_d3),
        .Q(frame_sync_reg),
        .R(scndry_reset2));
  LUT3 #(
    .INIT(8'h08)) 
    halted_set_i_i_1__0
       (.I0(s2mm_ftchcmdsts_idle),
        .I1(datamover_idle),
        .I2(s2mm_dmacr),
        .O(halted_set_i0));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[0]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[10]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[11]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[12]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[13]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[14]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[15]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[1]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[23]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[2]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[32]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[33]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[34]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[35]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[36]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[37]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[38]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[39]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[3]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[40]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[41]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[42]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[43]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[44]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[45]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[46]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[47]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[48]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[49]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[4]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[50]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[51]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[52]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[53]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[54]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[55]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[56]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[57]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[58]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[59]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[5]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[60]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[61]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[62]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[63]_i_3 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[6]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[7]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[8]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[9]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ),
        .O(D[9]));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[0]_i_10__0 
       (.I0(vert_count_reg[0]),
        .I1(Q[0]),
        .I2(load_new_addr),
        .O(\vert_count[0]_i_10__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    \vert_count[0]_i_1__0 
       (.I0(load_new_addr),
        .I1(\FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0 ),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_0 ),
        .I3(dmacntrl_cs[1]),
        .I4(dmacntrl_cs[2]),
        .O(\vert_count[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[0]_i_3__0 
       (.I0(load_new_addr),
        .O(\vert_count[0]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[0]_i_4__0 
       (.I0(load_new_addr),
        .O(\vert_count[0]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[0]_i_5__0 
       (.I0(load_new_addr),
        .O(\vert_count[0]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[0]_i_6__0 
       (.I0(load_new_addr),
        .O(\vert_count[0]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[0]_i_7__0 
       (.I0(vert_count_reg[3]),
        .I1(Q[3]),
        .I2(load_new_addr),
        .O(\vert_count[0]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[0]_i_8__0 
       (.I0(vert_count_reg[2]),
        .I1(Q[2]),
        .I2(load_new_addr),
        .O(\vert_count[0]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[0]_i_9__0 
       (.I0(vert_count_reg[1]),
        .I1(Q[1]),
        .I2(load_new_addr),
        .O(\vert_count[0]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[12]_i_2 
       (.I0(vert_count_reg[12]),
        .I1(Q[12]),
        .I2(load_new_addr),
        .O(\vert_count[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[4]_i_2__0 
       (.I0(load_new_addr),
        .O(\vert_count[4]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[4]_i_3__0 
       (.I0(load_new_addr),
        .O(\vert_count[4]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[4]_i_4__0 
       (.I0(load_new_addr),
        .O(\vert_count[4]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[4]_i_5__0 
       (.I0(load_new_addr),
        .O(\vert_count[4]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[4]_i_6__0 
       (.I0(vert_count_reg[7]),
        .I1(Q[7]),
        .I2(load_new_addr),
        .O(\vert_count[4]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[4]_i_7__0 
       (.I0(vert_count_reg[6]),
        .I1(Q[6]),
        .I2(load_new_addr),
        .O(\vert_count[4]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[4]_i_8__0 
       (.I0(vert_count_reg[5]),
        .I1(Q[5]),
        .I2(load_new_addr),
        .O(\vert_count[4]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[4]_i_9__0 
       (.I0(vert_count_reg[4]),
        .I1(Q[4]),
        .I2(load_new_addr),
        .O(\vert_count[4]_i_9__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[8]_i_2__0 
       (.I0(load_new_addr),
        .O(\vert_count[8]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[8]_i_3__0 
       (.I0(load_new_addr),
        .O(\vert_count[8]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[8]_i_4__0 
       (.I0(load_new_addr),
        .O(\vert_count[8]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[8]_i_5__0 
       (.I0(load_new_addr),
        .O(\vert_count[8]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[8]_i_6__0 
       (.I0(vert_count_reg[11]),
        .I1(Q[11]),
        .I2(load_new_addr),
        .O(\vert_count[8]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[8]_i_7__0 
       (.I0(vert_count_reg[10]),
        .I1(Q[10]),
        .I2(load_new_addr),
        .O(\vert_count[8]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[8]_i_8__0 
       (.I0(vert_count_reg[9]),
        .I1(Q[9]),
        .I2(load_new_addr),
        .O(\vert_count[8]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[8]_i_9__0 
       (.I0(vert_count_reg[8]),
        .I1(Q[8]),
        .I2(load_new_addr),
        .O(\vert_count[8]_i_9__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[0]_i_1__0_n_0 ),
        .D(\vert_count_reg[0]_i_2__0_n_7 ),
        .Q(vert_count_reg[0]),
        .R(scndry_reset2));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \vert_count_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\vert_count_reg[0]_i_2__0_n_0 ,\vert_count_reg[0]_i_2__0_n_1 ,\vert_count_reg[0]_i_2__0_n_2 ,\vert_count_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\vert_count[0]_i_3__0_n_0 ,\vert_count[0]_i_4__0_n_0 ,\vert_count[0]_i_5__0_n_0 ,\vert_count[0]_i_6__0_n_0 }),
        .O({\vert_count_reg[0]_i_2__0_n_4 ,\vert_count_reg[0]_i_2__0_n_5 ,\vert_count_reg[0]_i_2__0_n_6 ,\vert_count_reg[0]_i_2__0_n_7 }),
        .S({\vert_count[0]_i_7__0_n_0 ,\vert_count[0]_i_8__0_n_0 ,\vert_count[0]_i_9__0_n_0 ,\vert_count[0]_i_10__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[0]_i_1__0_n_0 ),
        .D(\vert_count_reg[8]_i_1__0_n_5 ),
        .Q(vert_count_reg[10]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[0]_i_1__0_n_0 ),
        .D(\vert_count_reg[8]_i_1__0_n_4 ),
        .Q(vert_count_reg[11]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[0]_i_1__0_n_0 ),
        .D(\vert_count_reg[12]_i_1__0_n_7 ),
        .Q(vert_count_reg[12]),
        .R(scndry_reset2));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \vert_count_reg[12]_i_1__0 
       (.CI(\vert_count_reg[8]_i_1__0_n_0 ),
        .CO(\NLW_vert_count_reg[12]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_vert_count_reg[12]_i_1__0_O_UNCONNECTED [3:1],\vert_count_reg[12]_i_1__0_n_7 }),
        .S({1'b0,1'b0,1'b0,\vert_count[12]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[0]_i_1__0_n_0 ),
        .D(\vert_count_reg[0]_i_2__0_n_6 ),
        .Q(vert_count_reg[1]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[0]_i_1__0_n_0 ),
        .D(\vert_count_reg[0]_i_2__0_n_5 ),
        .Q(vert_count_reg[2]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[0]_i_1__0_n_0 ),
        .D(\vert_count_reg[0]_i_2__0_n_4 ),
        .Q(vert_count_reg[3]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[0]_i_1__0_n_0 ),
        .D(\vert_count_reg[4]_i_1__0_n_7 ),
        .Q(vert_count_reg[4]),
        .R(scndry_reset2));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \vert_count_reg[4]_i_1__0 
       (.CI(\vert_count_reg[0]_i_2__0_n_0 ),
        .CO({\vert_count_reg[4]_i_1__0_n_0 ,\vert_count_reg[4]_i_1__0_n_1 ,\vert_count_reg[4]_i_1__0_n_2 ,\vert_count_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\vert_count[4]_i_2__0_n_0 ,\vert_count[4]_i_3__0_n_0 ,\vert_count[4]_i_4__0_n_0 ,\vert_count[4]_i_5__0_n_0 }),
        .O({\vert_count_reg[4]_i_1__0_n_4 ,\vert_count_reg[4]_i_1__0_n_5 ,\vert_count_reg[4]_i_1__0_n_6 ,\vert_count_reg[4]_i_1__0_n_7 }),
        .S({\vert_count[4]_i_6__0_n_0 ,\vert_count[4]_i_7__0_n_0 ,\vert_count[4]_i_8__0_n_0 ,\vert_count[4]_i_9__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[0]_i_1__0_n_0 ),
        .D(\vert_count_reg[4]_i_1__0_n_6 ),
        .Q(vert_count_reg[5]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[0]_i_1__0_n_0 ),
        .D(\vert_count_reg[4]_i_1__0_n_5 ),
        .Q(vert_count_reg[6]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[0]_i_1__0_n_0 ),
        .D(\vert_count_reg[4]_i_1__0_n_4 ),
        .Q(vert_count_reg[7]),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[0]_i_1__0_n_0 ),
        .D(\vert_count_reg[8]_i_1__0_n_7 ),
        .Q(vert_count_reg[8]),
        .R(scndry_reset2));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \vert_count_reg[8]_i_1__0 
       (.CI(\vert_count_reg[4]_i_1__0_n_0 ),
        .CO({\vert_count_reg[8]_i_1__0_n_0 ,\vert_count_reg[8]_i_1__0_n_1 ,\vert_count_reg[8]_i_1__0_n_2 ,\vert_count_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\vert_count[8]_i_2__0_n_0 ,\vert_count[8]_i_3__0_n_0 ,\vert_count[8]_i_4__0_n_0 ,\vert_count[8]_i_5__0_n_0 }),
        .O({\vert_count_reg[8]_i_1__0_n_4 ,\vert_count_reg[8]_i_1__0_n_5 ,\vert_count_reg[8]_i_1__0_n_6 ,\vert_count_reg[8]_i_1__0_n_7 }),
        .S({\vert_count[8]_i_6__0_n_0 ,\vert_count[8]_i_7__0_n_0 ,\vert_count[8]_i_8__0_n_0 ,\vert_count[8]_i_9__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[0]_i_1__0_n_0 ),
        .D(\vert_count_reg[8]_i_1__0_n_6 ),
        .Q(vert_count_reg[9]),
        .R(scndry_reset2));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    zero_hsize_err_i_2__0
       (.I0(frame_sync_reg),
        .I1(\vert_count_reg[0]_0 ),
        .I2(dmacntrl_cs[0]),
        .I3(s2mm_dmacr),
        .I4(dmacntrl_cs[2]),
        .I5(dmacntrl_cs[1]),
        .O(load_new_addr));
  FDRE #(
    .INIT(1'b0)) 
    zero_hsize_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(zero_hsize_err0),
        .Q(zero_hsize_err),
        .R(scndry_reset2));
  LUT2 #(
    .INIT(4'h2)) 
    zero_vsize_err_i_2__0
       (.I0(load_new_addr),
        .I1(Q[12]),
        .O(\vsize_vid_reg[12] ));
  FDRE #(
    .INIT(1'b0)) 
    zero_vsize_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(zero_vsize_err0),
        .Q(zero_vsize_err),
        .R(scndry_reset2));
endmodule

(* ORIG_REF_NAME = "axi_vdma_sof_gen" *) 
module axi_vdma_0_axi_vdma_sof_gen
   (prmry_in_xored,
    scndry_reset2,
    s_valid0,
    m_axis_mm2s_aclk,
    p_in_d1_cdc_from,
    out,
    mm2s_fsync_out_i);
  output prmry_in_xored;
  input scndry_reset2;
  input s_valid0;
  input m_axis_mm2s_aclk;
  input p_in_d1_cdc_from;
  input out;
  input mm2s_fsync_out_i;

  wire hold_sof;
  wire hold_sof_i_1_n_0;
  wire m_axis_mm2s_aclk;
  wire mm2s_fsync_out_i;
  wire out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_valid;
  wire s_valid0;
  wire s_valid_d1;
  wire scndry_reset2;

  LUT4 #(
    .INIT(16'hA9AA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__10 
       (.I0(p_in_d1_cdc_from),
        .I1(hold_sof),
        .I2(s_valid_d1),
        .I3(s_valid),
        .O(prmry_in_xored));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    hold_sof_i_1
       (.I0(hold_sof),
        .I1(s_valid),
        .I2(s_valid_d1),
        .I3(out),
        .I4(mm2s_fsync_out_i),
        .O(hold_sof_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    hold_sof_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(hold_sof_i_1_n_0),
        .Q(hold_sof),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_valid_d1_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_valid),
        .Q(s_valid_d1),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    s_valid_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_valid0),
        .Q(s_valid),
        .R(scndry_reset2));
endmodule

(* ORIG_REF_NAME = "axi_vdma_sof_gen" *) 
module axi_vdma_0_axi_vdma_sof_gen_0
   (prmry_in_xored,
    scndry_reset2,
    s_valid0,
    s_axis_s2mm_aclk,
    p_in_d1_cdc_from,
    out,
    s2mm_fsync_out_i);
  output prmry_in_xored;
  input scndry_reset2;
  input s_valid0;
  input s_axis_s2mm_aclk;
  input p_in_d1_cdc_from;
  input out;
  input s2mm_fsync_out_i;

  wire hold_sof;
  wire hold_sof_i_1__0_n_0;
  wire out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s2mm_fsync_out_i;
  wire s_axis_s2mm_aclk;
  wire s_valid;
  wire s_valid0;
  wire s_valid_d1;
  wire scndry_reset2;

  LUT4 #(
    .INIT(16'hA9AA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__11 
       (.I0(p_in_d1_cdc_from),
        .I1(hold_sof),
        .I2(s_valid_d1),
        .I3(s_valid),
        .O(prmry_in_xored));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    hold_sof_i_1__0
       (.I0(hold_sof),
        .I1(s_valid),
        .I2(s_valid_d1),
        .I3(out),
        .I4(s2mm_fsync_out_i),
        .O(hold_sof_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    hold_sof_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(hold_sof_i_1__0_n_0),
        .Q(hold_sof),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_valid_d1_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_valid),
        .Q(s_valid_d1),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    s_valid_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_valid0),
        .Q(s_valid),
        .R(scndry_reset2));
endmodule

(* ORIG_REF_NAME = "axi_vdma_sts_mngr" *) 
module axi_vdma_0_axi_vdma_sts_mngr
   (s2mm_all_idle,
    datamover_idle,
    halted_set_i_reg_0,
    scndry_reset2,
    all_idle_reg_0,
    m_axi_s2mm_aclk,
    s2mm_dmacr,
    halted_set_i0,
    datamover_idle_reg_0,
    out,
    s2mm_dmasr);
  output s2mm_all_idle;
  output datamover_idle;
  output halted_set_i_reg_0;
  input scndry_reset2;
  input all_idle_reg_0;
  input m_axi_s2mm_aclk;
  input [0:0]s2mm_dmacr;
  input halted_set_i0;
  input datamover_idle_reg_0;
  input out;
  input [0:0]s2mm_dmasr;

  wire all_idle_reg_0;
  wire datamover_idle;
  wire datamover_idle_reg_0;
  wire halted_set_i0;
  wire halted_set_i_reg_0;
  wire m_axi_s2mm_aclk;
  wire out;
  wire s2mm_all_idle;
  wire [0:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire s2mm_halted_clr;
  wire s2mm_halted_set;
  wire scndry_reset2;

  FDSE all_idle_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(all_idle_reg_0),
        .Q(s2mm_all_idle),
        .S(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    datamover_idle_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(datamover_idle_reg_0),
        .Q(datamover_idle),
        .R(scndry_reset2));
  FDRE halted_clr_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_dmacr),
        .Q(s2mm_halted_clr),
        .R(scndry_reset2));
  LUT4 #(
    .INIT(16'hBBFB)) 
    halted_i_1__0
       (.I0(s2mm_halted_set),
        .I1(out),
        .I2(s2mm_dmasr),
        .I3(s2mm_halted_clr),
        .O(halted_set_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    halted_set_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(halted_set_i0),
        .Q(s2mm_halted_set),
        .R(scndry_reset2));
endmodule

(* ORIG_REF_NAME = "axi_vdma_sts_mngr" *) 
module axi_vdma_0_axi_vdma_sts_mngr_63
   (mm2s_all_idle,
    datamover_idle,
    prmry_resetn_i_reg,
    prmry_reset2,
    all_idle_reg_0,
    m_axi_mm2s_aclk,
    mm2s_dmacr,
    datamover_idle_reg_0,
    mm2s_prmry_resetn,
    mm2s_dmasr,
    mm2s_fifo_pipe_empty,
    mm2s_ftchcmdsts_idle);
  output mm2s_all_idle;
  output datamover_idle;
  output prmry_resetn_i_reg;
  input prmry_reset2;
  input all_idle_reg_0;
  input m_axi_mm2s_aclk;
  input [0:0]mm2s_dmacr;
  input datamover_idle_reg_0;
  input mm2s_prmry_resetn;
  input mm2s_dmasr;
  input mm2s_fifo_pipe_empty;
  input mm2s_ftchcmdsts_idle;

  wire all_idle_reg_0;
  wire datamover_idle;
  wire datamover_idle_reg_0;
  wire halted_set_i0;
  wire m_axi_mm2s_aclk;
  wire mm2s_all_idle;
  wire [0:0]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_fifo_pipe_empty;
  wire mm2s_ftchcmdsts_idle;
  wire mm2s_halted_clr;
  wire mm2s_halted_set;
  wire mm2s_prmry_resetn;
  wire prmry_reset2;
  wire prmry_resetn_i_reg;

  FDSE all_idle_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(all_idle_reg_0),
        .Q(mm2s_all_idle),
        .S(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    datamover_idle_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(datamover_idle_reg_0),
        .Q(datamover_idle),
        .R(prmry_reset2));
  FDRE halted_clr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_dmacr),
        .Q(mm2s_halted_clr),
        .R(prmry_reset2));
  LUT4 #(
    .INIT(16'hDFDD)) 
    halted_i_1
       (.I0(mm2s_prmry_resetn),
        .I1(mm2s_halted_set),
        .I2(mm2s_halted_clr),
        .I3(mm2s_dmasr),
        .O(prmry_resetn_i_reg));
  LUT4 #(
    .INIT(16'h2000)) 
    halted_set_i_i_1
       (.I0(datamover_idle),
        .I1(mm2s_dmacr),
        .I2(mm2s_fifo_pipe_empty),
        .I3(mm2s_ftchcmdsts_idle),
        .O(halted_set_i0));
  FDRE #(
    .INIT(1'b0)) 
    halted_set_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(halted_set_i0),
        .Q(mm2s_halted_set),
        .R(prmry_reset2));
endmodule

(* ORIG_REF_NAME = "axi_vdma_vid_cdc" *) 
module axi_vdma_0_axi_vdma_vid_cdc
   (p_in_d1_cdc_from,
    mm2s_packet_sof,
    mm2s_fsync_out_i,
    all_lines_xfred,
    Q,
    mm2s_frame_ptr_out,
    SR,
    prmry_in_xored,
    m_axis_mm2s_aclk,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ,
    m_axi_mm2s_aclk,
    s2mm_frame_ptr_out,
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]_0 ,
    mm2s_frame_ptr_in,
    \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg ,
    mm2s_dmac2cdc_fsync_out);
  output p_in_d1_cdc_from;
  output mm2s_packet_sof;
  output mm2s_fsync_out_i;
  output all_lines_xfred;
  output [2:0]Q;
  output [5:0]mm2s_frame_ptr_out;
  input [0:0]SR;
  input prmry_in_xored;
  input m_axis_mm2s_aclk;
  input [0:0]\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  input m_axi_mm2s_aclk;
  input [5:0]s2mm_frame_ptr_out;
  input [2:0]\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]_0 ;
  input [5:0]mm2s_frame_ptr_in;
  input \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg ;
  input mm2s_dmac2cdc_fsync_out;

  wire [0:0]\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  wire [2:0]\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]_0 ;
  wire \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire all_lines_xfred;
  (* async_reg = "true" *) wire [5:0]frame_ptr_in_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]frame_ptr_in_d2;
  (* async_reg = "true" *) wire [5:0]frame_ptr_out_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]frame_ptr_out_d2;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire mm2s_dmac2cdc_fsync_out;
  wire [5:0]mm2s_frame_ptr_in;
  wire [5:0]mm2s_frame_ptr_out;
  wire mm2s_fsync_out_i;
  wire mm2s_packet_sof;
  wire n_0_0;
  wire n_0_1;
  wire n_0_2;
  (* async_reg = "true" *) wire [5:0]othrchnl_frame_ptr_in_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]othrchnl_frame_ptr_in_d2;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire [5:0]s2mm_frame_ptr_out;

  axi_vdma_0_cdc_sync__parameterized1_55 \GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I 
       (.\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 (\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ),
        .\GEN_LINEBUF_NO_SOF.all_lines_xfred_reg (\GEN_LINEBUF_NO_SOF.all_lines_xfred_reg ),
        .SR(SR),
        .all_lines_xfred(all_lines_xfred),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_dmac2cdc_fsync_out(mm2s_dmac2cdc_fsync_out),
        .mm2s_fsync_out_i(mm2s_fsync_out_i));
  FDRE \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.cdc2othrchnl_frame_ptr_in_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(othrchnl_frame_ptr_in_d2[0]),
        .Q(Q[0]),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ));
  FDRE \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.cdc2othrchnl_frame_ptr_in_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(othrchnl_frame_ptr_in_d2[1]),
        .Q(Q[1]),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ));
  FDRE \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.cdc2othrchnl_frame_ptr_in_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(othrchnl_frame_ptr_in_d2[2]),
        .Q(Q[2]),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s2mm_frame_ptr_out[0]),
        .Q(othrchnl_frame_ptr_in_d1_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s2mm_frame_ptr_out[1]),
        .Q(othrchnl_frame_ptr_in_d1_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s2mm_frame_ptr_out[2]),
        .Q(othrchnl_frame_ptr_in_d1_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s2mm_frame_ptr_out[3]),
        .Q(othrchnl_frame_ptr_in_d1_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s2mm_frame_ptr_out[4]),
        .Q(othrchnl_frame_ptr_in_d1_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s2mm_frame_ptr_out[5]),
        .Q(othrchnl_frame_ptr_in_d1_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(othrchnl_frame_ptr_in_d1_cdc_tig[0]),
        .Q(othrchnl_frame_ptr_in_d2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(othrchnl_frame_ptr_in_d1_cdc_tig[1]),
        .Q(othrchnl_frame_ptr_in_d2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(othrchnl_frame_ptr_in_d1_cdc_tig[2]),
        .Q(othrchnl_frame_ptr_in_d2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(othrchnl_frame_ptr_in_d1_cdc_tig[3]),
        .Q(othrchnl_frame_ptr_in_d2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(othrchnl_frame_ptr_in_d1_cdc_tig[4]),
        .Q(othrchnl_frame_ptr_in_d2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(othrchnl_frame_ptr_in_d1_cdc_tig[5]),
        .Q(othrchnl_frame_ptr_in_d2[5]),
        .R(1'b0));
  axi_vdma_0_cdc_sync__parameterized1_56 \GEN_CDC_FOR_ASYNC.SOF_CDC_I 
       (.\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 (\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_packet_sof(mm2s_packet_sof),
        .p_in_d1_cdc_from(p_in_d1_cdc_from),
        .prmry_in_xored(prmry_in_xored));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[0]),
        .Q(mm2s_frame_ptr_out[0]),
        .R(SR));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[1]),
        .Q(mm2s_frame_ptr_out[1]),
        .R(SR));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[2]),
        .Q(mm2s_frame_ptr_out[2]),
        .R(SR));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[3]),
        .Q(mm2s_frame_ptr_out[3]),
        .R(SR));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[4]),
        .Q(mm2s_frame_ptr_out[4]),
        .R(SR));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[5]),
        .Q(mm2s_frame_ptr_out[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_in[0]),
        .Q(frame_ptr_in_d1_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_in[1]),
        .Q(frame_ptr_in_d1_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_in[2]),
        .Q(frame_ptr_in_d1_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_in[3]),
        .Q(frame_ptr_in_d1_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_in[4]),
        .Q(frame_ptr_in_d1_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_in[5]),
        .Q(frame_ptr_in_d1_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[0]),
        .Q(frame_ptr_in_d2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[1]),
        .Q(frame_ptr_in_d2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[2]),
        .Q(frame_ptr_in_d2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[3]),
        .Q(frame_ptr_in_d2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[4]),
        .Q(frame_ptr_in_d2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[5]),
        .Q(frame_ptr_in_d2[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]_0 [0]),
        .Q(frame_ptr_out_d1_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]_0 [1]),
        .Q(frame_ptr_out_d1_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]_0 [2]),
        .Q(frame_ptr_out_d1_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_2),
        .Q(frame_ptr_out_d1_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_1),
        .Q(frame_ptr_out_d1_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_0),
        .Q(frame_ptr_out_d1_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[0]),
        .Q(frame_ptr_out_d2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[1]),
        .Q(frame_ptr_out_d2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[2]),
        .Q(frame_ptr_out_d2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[3]),
        .Q(frame_ptr_out_d2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[4]),
        .Q(frame_ptr_out_d2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[5]),
        .Q(frame_ptr_out_d2[5]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
endmodule

(* ORIG_REF_NAME = "axi_vdma_vid_cdc" *) 
module axi_vdma_0_axi_vdma_vid_cdc_1
   (p_in_d1_cdc_from,
    s2mm_packet_sof,
    s2mm_fsync_out_i,
    Q,
    s2mm_frame_ptr_out,
    SR,
    prmry_in_xored,
    s_axis_s2mm_aclk,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ,
    m_axi_s2mm_aclk,
    mm2s_frame_ptr_out,
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]_0 ,
    s2mm_frame_ptr_in,
    s2mm_dmac2cdc_fsync_out);
  output p_in_d1_cdc_from;
  output s2mm_packet_sof;
  output s2mm_fsync_out_i;
  output [2:0]Q;
  output [5:0]s2mm_frame_ptr_out;
  input [0:0]SR;
  input prmry_in_xored;
  input s_axis_s2mm_aclk;
  input [0:0]\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  input m_axi_s2mm_aclk;
  input [5:0]mm2s_frame_ptr_out;
  input [2:0]\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]_0 ;
  input [5:0]s2mm_frame_ptr_in;
  input s2mm_dmac2cdc_fsync_out;

  wire [0:0]\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  wire [2:0]\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]_0 ;
  wire [2:0]Q;
  wire [0:0]SR;
  (* async_reg = "true" *) wire [5:0]frame_ptr_in_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]frame_ptr_in_d2;
  (* async_reg = "true" *) wire [5:0]frame_ptr_out_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]frame_ptr_out_d2;
  wire m_axi_s2mm_aclk;
  wire [5:0]mm2s_frame_ptr_out;
  wire n_0_0;
  wire n_0_1;
  wire n_0_2;
  (* async_reg = "true" *) wire [5:0]othrchnl_frame_ptr_in_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]othrchnl_frame_ptr_in_d2;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s2mm_dmac2cdc_fsync_out;
  wire [5:0]s2mm_frame_ptr_in;
  wire [5:0]s2mm_frame_ptr_out;
  wire s2mm_fsync_out_i;
  wire s2mm_packet_sof;
  wire s_axis_s2mm_aclk;

  axi_vdma_0_cdc_sync__parameterized1 \GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I 
       (.\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 (\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_fsync_out_i(s2mm_fsync_out_i),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk));
  FDRE \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.cdc2othrchnl_frame_ptr_in_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(othrchnl_frame_ptr_in_d2[0]),
        .Q(Q[0]),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ));
  FDRE \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.cdc2othrchnl_frame_ptr_in_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(othrchnl_frame_ptr_in_d2[1]),
        .Q(Q[1]),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ));
  FDRE \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.cdc2othrchnl_frame_ptr_in_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(othrchnl_frame_ptr_in_d2[2]),
        .Q(Q[2]),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_out[0]),
        .Q(othrchnl_frame_ptr_in_d1_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_out[1]),
        .Q(othrchnl_frame_ptr_in_d1_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_out[2]),
        .Q(othrchnl_frame_ptr_in_d1_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_out[3]),
        .Q(othrchnl_frame_ptr_in_d1_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_out[4]),
        .Q(othrchnl_frame_ptr_in_d1_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_out[5]),
        .Q(othrchnl_frame_ptr_in_d1_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(othrchnl_frame_ptr_in_d1_cdc_tig[0]),
        .Q(othrchnl_frame_ptr_in_d2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(othrchnl_frame_ptr_in_d1_cdc_tig[1]),
        .Q(othrchnl_frame_ptr_in_d2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(othrchnl_frame_ptr_in_d1_cdc_tig[2]),
        .Q(othrchnl_frame_ptr_in_d2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(othrchnl_frame_ptr_in_d1_cdc_tig[3]),
        .Q(othrchnl_frame_ptr_in_d2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(othrchnl_frame_ptr_in_d1_cdc_tig[4]),
        .Q(othrchnl_frame_ptr_in_d2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(othrchnl_frame_ptr_in_d1_cdc_tig[5]),
        .Q(othrchnl_frame_ptr_in_d2[5]),
        .R(1'b0));
  axi_vdma_0_cdc_sync__parameterized1_53 \GEN_CDC_FOR_ASYNC.SOF_CDC_I 
       (.\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 (\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_in_d1_cdc_from(p_in_d1_cdc_from),
        .prmry_in_xored(prmry_in_xored),
        .s2mm_packet_sof(s2mm_packet_sof),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[0]),
        .Q(s2mm_frame_ptr_out[0]),
        .R(SR));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[1]),
        .Q(s2mm_frame_ptr_out[1]),
        .R(SR));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[2]),
        .Q(s2mm_frame_ptr_out[2]),
        .R(SR));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[3]),
        .Q(s2mm_frame_ptr_out[3]),
        .R(SR));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[4]),
        .Q(s2mm_frame_ptr_out[4]),
        .R(SR));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[5]),
        .Q(s2mm_frame_ptr_out[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_frame_ptr_in[0]),
        .Q(frame_ptr_in_d1_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_frame_ptr_in[1]),
        .Q(frame_ptr_in_d1_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_frame_ptr_in[2]),
        .Q(frame_ptr_in_d1_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_frame_ptr_in[3]),
        .Q(frame_ptr_in_d1_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_frame_ptr_in[4]),
        .Q(frame_ptr_in_d1_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_frame_ptr_in[5]),
        .Q(frame_ptr_in_d1_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[0]),
        .Q(frame_ptr_in_d2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[1]),
        .Q(frame_ptr_in_d2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[2]),
        .Q(frame_ptr_in_d2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[3]),
        .Q(frame_ptr_in_d2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[4]),
        .Q(frame_ptr_in_d2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[5]),
        .Q(frame_ptr_in_d2[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]_0 [0]),
        .Q(frame_ptr_out_d1_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]_0 [1]),
        .Q(frame_ptr_out_d1_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]_0 [2]),
        .Q(frame_ptr_out_d1_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_2),
        .Q(frame_ptr_out_d1_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_1),
        .Q(frame_ptr_out_d1_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_0),
        .Q(frame_ptr_out_d1_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[0]),
        .Q(frame_ptr_out_d2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[1]),
        .Q(frame_ptr_out_d2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[2]),
        .Q(frame_ptr_out_d2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[3]),
        .Q(frame_ptr_out_d2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[4]),
        .Q(frame_ptr_out_d2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[5]),
        .Q(frame_ptr_out_d2[5]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
endmodule

(* ORIG_REF_NAME = "axi_vdma_vidreg_module" *) 
module axi_vdma_0_axi_vdma_vidreg_module
   (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ,
    zero_vsize_err0,
    Q,
    zero_hsize_err0,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_1 ,
    tstvect_fsync0,
    \hsize_vid_reg[15] ,
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ,
    \stride_vid_reg[15] ,
    CO,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1 ,
    m_axi_s2mm_aclk,
    zero_vsize_err_reg,
    load_new_addr,
    s2mm_ftchcmdsts_idle,
    s2mm_regdir_idle,
    s2mm_frame_sync,
    s2mm_dmasr,
    out,
    tstvect_fsync_d2,
    \VFLIP_DISABLE.dm_address[31]_i_3__0 ,
    \VFLIP_DISABLE.dm_address_reg[15] ,
    scndry_reset2,
    \vsize_vid_reg[12] ,
    \hsize_vid_reg[15]_0 ,
    \stride_vid_reg[15]_0 ,
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] );
  output \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ;
  output \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ;
  output zero_vsize_err0;
  output [12:0]Q;
  output zero_hsize_err0;
  output \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_1 ;
  output tstvect_fsync0;
  output [15:0]\hsize_vid_reg[15] ;
  output [15:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ;
  output [15:0]\stride_vid_reg[15] ;
  output [0:0]CO;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1 ;
  input m_axi_s2mm_aclk;
  input zero_vsize_err_reg;
  input load_new_addr;
  input s2mm_ftchcmdsts_idle;
  input s2mm_regdir_idle;
  input s2mm_frame_sync;
  input [0:0]s2mm_dmasr;
  input out;
  input tstvect_fsync_d2;
  input [1:0]\VFLIP_DISABLE.dm_address[31]_i_3__0 ;
  input [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  input scndry_reset2;
  input [12:0]\vsize_vid_reg[12] ;
  input [15:0]\hsize_vid_reg[15]_0 ;
  input [15:0]\stride_vid_reg[15]_0 ;
  input [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 ;
  input [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ;
  input [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;

  wire [0:0]CO;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1__0_n_0 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_1 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1 ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  wire [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ;
  wire [15:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ;
  wire [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 ;
  wire [12:0]Q;
  wire [1:0]\VFLIP_DISABLE.dm_address[31]_i_3__0 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  wire [15:0]\hsize_vid_reg[15] ;
  wire [15:0]\hsize_vid_reg[15]_0 ;
  wire load_new_addr;
  wire m_axi_s2mm_aclk;
  wire out;
  wire [0:0]s2mm_dmasr;
  wire s2mm_frame_sync;
  wire s2mm_ftchcmdsts_idle;
  wire s2mm_regdir_idle;
  wire scndry_reset2;
  wire [15:0]\stride_vid_reg[15] ;
  wire [15:0]\stride_vid_reg[15]_0 ;
  wire tstvect_fsync0;
  wire tstvect_fsync_d2;
  wire [12:0]\vsize_vid_reg[12] ;
  wire zero_hsize_err0;
  wire zero_vsize_err0;
  wire zero_vsize_err_reg;

  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_i_1 
       (.I0(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .I1(tstvect_fsync_d2),
        .O(tstvect_fsync0));
  axi_vdma_0_axi_vdma_vregister \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I 
       (.CO(CO),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_1 (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 (\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 (\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ),
        .\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 (\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ),
        .\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 (\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 ),
        .Q(Q),
        .\VFLIP_DISABLE.dm_address[31]_i_3__0 (\VFLIP_DISABLE.dm_address[31]_i_3__0 ),
        .\VFLIP_DISABLE.dm_address_reg[15] (\VFLIP_DISABLE.dm_address_reg[15] ),
        .\hsize_vid_reg[15]_0 (\hsize_vid_reg[15] ),
        .\hsize_vid_reg[15]_1 (\hsize_vid_reg[15]_0 ),
        .load_new_addr(load_new_addr),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s2mm_frame_sync(s2mm_frame_sync),
        .scndry_reset2(scndry_reset2),
        .\stride_vid_reg[15]_0 (\stride_vid_reg[15] ),
        .\stride_vid_reg[15]_1 (\stride_vid_reg[15]_0 ),
        .\vsize_vid_reg[12]_0 (\vsize_vid_reg[12] ),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err0(zero_vsize_err0),
        .zero_vsize_err_reg(zero_vsize_err_reg));
  LUT5 #(
    .INIT(32'h00EA0000)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1__0 
       (.I0(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .I1(s2mm_frame_sync),
        .I2(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ),
        .I3(s2mm_dmasr),
        .I4(out),
        .O(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1__0_n_0 ),
        .Q(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1 ),
        .Q(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    all_idle_i_1__0
       (.I0(s2mm_ftchcmdsts_idle),
        .I1(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .I2(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ),
        .I3(s2mm_regdir_idle),
        .O(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_1 ));
endmodule

(* ORIG_REF_NAME = "axi_vdma_vidreg_module" *) 
module axi_vdma_0_axi_vdma_vidreg_module_64
   (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_1 ,
    zero_hsize_err0,
    dmacntrl_ns0__3,
    zero_vsize_err1,
    Q,
    \hsize_vid_reg[15] ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ,
    \stride_vid_reg[15] ,
    CO,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1 ,
    m_axi_mm2s_aclk,
    mm2s_regdir_idle,
    mm2s_ftchcmdsts_idle,
    mm2s_fifo_pipe_empty,
    load_new_addr,
    mm2s_frame_sync,
    mm2s_soft_reset,
    dma_err,
    frame_sync_reg,
    mm2s_halt,
    mm2s_dmacr,
    \VFLIP_DISABLE.dm_address[3]_i_9 ,
    mm2s_prmry_resetn,
    mm2s_dmasr,
    \VFLIP_DISABLE.dm_address_reg[15] ,
    prmry_reset2,
    \vsize_vid_reg[12] ,
    \hsize_vid_reg[15]_0 ,
    \stride_vid_reg[15]_0 ,
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 );
  output \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ;
  output \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ;
  output \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_1 ;
  output zero_hsize_err0;
  output dmacntrl_ns0__3;
  output zero_vsize_err1;
  output [12:0]Q;
  output [15:0]\hsize_vid_reg[15] ;
  output [15:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  output [15:0]\stride_vid_reg[15] ;
  output [0:0]CO;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1 ;
  input m_axi_mm2s_aclk;
  input mm2s_regdir_idle;
  input mm2s_ftchcmdsts_idle;
  input mm2s_fifo_pipe_empty;
  input load_new_addr;
  input mm2s_frame_sync;
  input mm2s_soft_reset;
  input dma_err;
  input frame_sync_reg;
  input mm2s_halt;
  input [0:0]mm2s_dmacr;
  input [1:0]\VFLIP_DISABLE.dm_address[3]_i_9 ;
  input mm2s_prmry_resetn;
  input mm2s_dmasr;
  input [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  input prmry_reset2;
  input [12:0]\vsize_vid_reg[12] ;
  input [15:0]\hsize_vid_reg[15]_0 ;
  input [15:0]\stride_vid_reg[15]_0 ;
  input [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ;
  input [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ;
  input [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ;

  wire [0:0]CO;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_1 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1 ;
  wire [15:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ;
  wire [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ;
  wire [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ;
  wire [12:0]Q;
  wire [1:0]\VFLIP_DISABLE.dm_address[3]_i_9 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  wire dma_err;
  wire dmacntrl_ns0__3;
  wire frame_sync_reg;
  wire [15:0]\hsize_vid_reg[15] ;
  wire [15:0]\hsize_vid_reg[15]_0 ;
  wire load_new_addr;
  wire m_axi_mm2s_aclk;
  wire [0:0]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_fifo_pipe_empty;
  wire mm2s_frame_sync;
  wire mm2s_ftchcmdsts_idle;
  wire mm2s_halt;
  wire mm2s_prmry_resetn;
  wire mm2s_regdir_idle;
  wire mm2s_soft_reset;
  wire prmry_reset2;
  wire [15:0]\stride_vid_reg[15] ;
  wire [15:0]\stride_vid_reg[15]_0 ;
  wire [12:0]\vsize_vid_reg[12] ;
  wire zero_hsize_err0;
  wire zero_vsize_err1;

  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3 
       (.I0(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .I1(mm2s_soft_reset),
        .I2(dma_err),
        .I3(frame_sync_reg),
        .I4(mm2s_halt),
        .I5(mm2s_dmacr),
        .O(dmacntrl_ns0__3));
  axi_vdma_0_axi_vdma_vregister_65 \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I 
       (.CO(CO),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_1 (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 (\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 (\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 (\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ),
        .\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 (\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ),
        .Q(Q),
        .\VFLIP_DISABLE.dm_address[3]_i_9_0 (\VFLIP_DISABLE.dm_address[3]_i_9 ),
        .\VFLIP_DISABLE.dm_address_reg[15] (\VFLIP_DISABLE.dm_address_reg[15] ),
        .\hsize_vid_reg[15]_0 (\hsize_vid_reg[15] ),
        .\hsize_vid_reg[15]_1 (\hsize_vid_reg[15]_0 ),
        .load_new_addr(load_new_addr),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_frame_sync(mm2s_frame_sync),
        .prmry_reset2(prmry_reset2),
        .\stride_vid_reg[15]_0 (\stride_vid_reg[15] ),
        .\stride_vid_reg[15]_1 (\stride_vid_reg[15]_0 ),
        .\vsize_vid_reg[12]_0 (\vsize_vid_reg[12] ),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err1(zero_vsize_err1));
  LUT5 #(
    .INIT(32'h0000EA00)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1 
       (.I0(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .I1(mm2s_frame_sync),
        .I2(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ),
        .I3(mm2s_prmry_resetn),
        .I4(mm2s_dmasr),
        .O(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0 ),
        .Q(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1 ),
        .Q(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEA000000)) 
    all_idle_i_1
       (.I0(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .I1(mm2s_regdir_idle),
        .I2(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ),
        .I3(mm2s_ftchcmdsts_idle),
        .I4(mm2s_fifo_pipe_empty),
        .O(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_1 ));
endmodule

(* ORIG_REF_NAME = "axi_vdma_vregister" *) 
module axi_vdma_0_axi_vdma_vregister
   (zero_vsize_err0,
    Q,
    zero_hsize_err0,
    \hsize_vid_reg[15]_0 ,
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 ,
    \stride_vid_reg[15]_0 ,
    CO,
    zero_vsize_err_reg,
    load_new_addr,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ,
    s2mm_frame_sync,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_1 ,
    \VFLIP_DISABLE.dm_address[31]_i_3__0 ,
    \VFLIP_DISABLE.dm_address_reg[15] ,
    scndry_reset2,
    \vsize_vid_reg[12]_0 ,
    m_axi_s2mm_aclk,
    \hsize_vid_reg[15]_1 ,
    \stride_vid_reg[15]_1 ,
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 );
  output zero_vsize_err0;
  output [12:0]Q;
  output zero_hsize_err0;
  output [15:0]\hsize_vid_reg[15]_0 ;
  output [15:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 ;
  output [15:0]\stride_vid_reg[15]_0 ;
  output [0:0]CO;
  input zero_vsize_err_reg;
  input load_new_addr;
  input \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ;
  input s2mm_frame_sync;
  input \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_1 ;
  input [1:0]\VFLIP_DISABLE.dm_address[31]_i_3__0 ;
  input [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  input scndry_reset2;
  input [12:0]\vsize_vid_reg[12]_0 ;
  input m_axi_s2mm_aclk;
  input [15:0]\hsize_vid_reg[15]_1 ;
  input [15:0]\stride_vid_reg[15]_1 ;
  input [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 ;
  input [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 ;
  input [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ;

  wire [0:0]CO;
  wire \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ;
  wire \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_1 ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 ;
  wire [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 ;
  wire [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 ;
  wire [15:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 ;
  wire [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 ;
  wire [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 ;
  wire [12:0]Q;
  wire \VFLIP_DISABLE.dm_address[11]_i_2__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_3__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_4__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_5__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_6__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_7__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_8__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_9__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_2__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_3__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_4__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_5__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_6__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_7__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_8__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_9__0_n_0 ;
  wire [1:0]\VFLIP_DISABLE.dm_address[31]_i_3__0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_2__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_3__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_4__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_5__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_6__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_7__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_8__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_9__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_2__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_3__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_4__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_5__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_6__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_7__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_8__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_9__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_3 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  wire \VFLIP_DISABLE.dm_address_reg[15]_i_1__0_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[15]_i_1__0_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[15]_i_1__0_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_3 ;
  wire [15:0]crnt_start_address;
  wire [15:0]crnt_stride;
  wire [15:0]\hsize_vid_reg[15]_0 ;
  wire [15:0]\hsize_vid_reg[15]_1 ;
  wire load_new_addr;
  wire m_axi_s2mm_aclk;
  wire s2mm_frame_sync;
  wire scndry_reset2;
  wire [15:0]\stride_vid_reg[15]_0 ;
  wire [15:0]\stride_vid_reg[15]_1 ;
  wire video_reg_update;
  wire [12:0]\vsize_vid_reg[12]_0 ;
  wire zero_hsize_err0;
  wire zero_hsize_err_i_3__0_n_0;
  wire zero_hsize_err_i_4__0_n_0;
  wire zero_hsize_err_i_6_n_0;
  wire zero_hsize_err_i_7_n_0;
  wire zero_vsize_err0;
  wire zero_vsize_err_i_3__0_n_0;
  wire zero_vsize_err_i_4__0_n_0;
  wire zero_vsize_err_reg;

  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [0]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [0]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][10] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [10]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [10]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][11] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [11]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [11]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][12] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [12]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [12]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][13] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [13]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [13]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][14] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [14]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [14]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][15] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [15]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [15]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][16] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [16]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [16]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][17] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [17]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [17]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][18] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [18]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [18]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][19] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [19]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [19]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [1]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [1]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][20] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [20]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [20]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][21] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [21]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [21]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][22] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [22]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [22]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][23] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [23]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [23]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][24] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [24]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [24]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][25] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [25]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [25]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][26] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [26]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [26]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][27] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [27]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [27]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][28] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [28]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [28]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][29] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [29]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [29]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [2]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [2]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][30] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [30]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [30]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [31]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [31]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [3]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [3]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [4]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [4]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [5]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [5]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [6]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [6]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [7]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [7]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [8]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [8]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [9]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [9]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [0]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [0]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][10] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [10]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [10]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][11] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [11]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [11]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][12] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [12]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [12]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][13] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [13]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [13]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][14] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [14]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [14]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][15] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [15]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [15]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][16] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [16]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [16]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][17] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [17]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [17]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][18] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [18]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [18]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][19] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [19]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [19]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [1]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [1]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][20] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [20]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [20]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][21] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [21]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [21]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][22] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [22]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [22]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][23] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [23]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [23]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][24] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [24]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [24]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][25] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [25]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [25]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][26] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [26]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [26]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][27] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [27]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [27]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][28] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [28]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [28]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][29] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [29]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [29]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [2]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [2]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][30] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [30]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [30]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [31]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [31]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [3]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [3]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [4]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [4]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [5]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [5]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [6]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [6]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [7]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [7]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [8]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [8]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [9]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [9]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [0]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [0]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][10] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [10]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [10]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][11] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [11]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [11]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][12] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [12]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [12]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][13] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [13]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [13]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][14] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [14]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [14]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][15] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [15]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [15]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][16] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [16]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [16]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][17] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [17]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [17]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][18] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [18]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [18]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][19] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [19]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [19]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [1]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [1]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][20] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [20]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [20]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][21] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [21]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [21]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][22] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [22]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [22]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][23] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [23]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [23]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][24] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [24]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [24]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][25] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [25]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [25]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][26] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [26]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [26]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][27] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [27]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [27]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][28] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [28]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [28]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][29] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [29]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [29]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [2]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [2]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][30] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [30]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [30]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [31]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [31]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [3]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [3]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [4]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [4]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [5]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [5]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [6]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [6]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [7]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [7]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [8]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [8]),
        .R(scndry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [9]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [9]),
        .R(scndry_reset2));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \VFLIP_DISABLE.dm_address[11]_i_10__0 
       (.I0(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [11]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [11]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [11]),
        .O(crnt_start_address[11]));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \VFLIP_DISABLE.dm_address[11]_i_11__0 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [10]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [10]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [10]),
        .O(crnt_start_address[10]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \VFLIP_DISABLE.dm_address[11]_i_12__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [9]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [9]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [9]),
        .O(crnt_start_address[9]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \VFLIP_DISABLE.dm_address[11]_i_13__0 
       (.I0(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [8]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [8]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [8]),
        .O(crnt_start_address[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[11]_i_2__0 
       (.I0(crnt_stride[11]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[11]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[11]_i_3__0 
       (.I0(crnt_stride[10]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[11]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[11]_i_4__0 
       (.I0(crnt_stride[9]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[11]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[11]_i_5__0 
       (.I0(crnt_stride[8]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[11]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[11]_i_6__0 
       (.I0(crnt_stride[11]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [11]),
        .I2(load_new_addr),
        .I3(crnt_start_address[11]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[11]_i_7__0 
       (.I0(crnt_stride[10]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [10]),
        .I2(load_new_addr),
        .I3(crnt_start_address[10]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[11]_i_8__0 
       (.I0(crnt_stride[9]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [9]),
        .I2(load_new_addr),
        .I3(crnt_start_address[9]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[11]_i_9__0 
       (.I0(crnt_stride[8]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [8]),
        .I2(load_new_addr),
        .I3(crnt_start_address[8]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \VFLIP_DISABLE.dm_address[15]_i_10__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [15]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [15]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [15]),
        .O(crnt_start_address[15]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \VFLIP_DISABLE.dm_address[15]_i_11__0 
       (.I0(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [14]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [14]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [14]),
        .O(crnt_start_address[14]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \VFLIP_DISABLE.dm_address[15]_i_12__0 
       (.I0(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [13]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [13]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [13]),
        .O(crnt_start_address[13]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \VFLIP_DISABLE.dm_address[15]_i_13__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [12]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [12]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [12]),
        .O(crnt_start_address[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[15]_i_2__0 
       (.I0(crnt_stride[15]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[15]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[15]_i_3__0 
       (.I0(crnt_stride[14]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[15]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[15]_i_4__0 
       (.I0(crnt_stride[13]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[15]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[15]_i_5__0 
       (.I0(crnt_stride[12]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[15]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[15]_i_6__0 
       (.I0(crnt_stride[15]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [15]),
        .I2(load_new_addr),
        .I3(crnt_start_address[15]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[15]_i_7__0 
       (.I0(crnt_stride[14]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [14]),
        .I2(load_new_addr),
        .I3(crnt_start_address[14]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[15]_i_8__0 
       (.I0(crnt_stride[13]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [13]),
        .I2(load_new_addr),
        .I3(crnt_start_address[13]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[15]_i_9__0 
       (.I0(crnt_stride[12]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [12]),
        .I2(load_new_addr),
        .I3(crnt_start_address[12]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \VFLIP_DISABLE.dm_address[19]_i_6__0 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [19]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [19]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [19]),
        .O(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [3]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \VFLIP_DISABLE.dm_address[19]_i_7__0 
       (.I0(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [18]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [18]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [18]),
        .O(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [2]));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \VFLIP_DISABLE.dm_address[19]_i_8__0 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [17]),
        .I1(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [17]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I4(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [17]),
        .O(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [1]));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \VFLIP_DISABLE.dm_address[19]_i_9__0 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [16]),
        .I1(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [16]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I4(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [16]),
        .O(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [0]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \VFLIP_DISABLE.dm_address[23]_i_6__0 
       (.I0(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [23]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [23]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [23]),
        .O(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [7]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \VFLIP_DISABLE.dm_address[23]_i_7__0 
       (.I0(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [22]),
        .I1(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [22]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [22]),
        .O(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [6]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \VFLIP_DISABLE.dm_address[23]_i_8__0 
       (.I0(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [21]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [21]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [21]),
        .O(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [5]));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \VFLIP_DISABLE.dm_address[23]_i_9__0 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [20]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [20]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [20]),
        .O(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [4]));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \VFLIP_DISABLE.dm_address[27]_i_6__0 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [27]),
        .I1(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [27]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I4(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [27]),
        .O(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [11]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \VFLIP_DISABLE.dm_address[27]_i_7__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [26]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [26]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [26]),
        .O(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [10]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \VFLIP_DISABLE.dm_address[27]_i_8__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [25]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [25]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [25]),
        .O(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [9]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \VFLIP_DISABLE.dm_address[27]_i_9__0 
       (.I0(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [24]),
        .I1(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [24]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [24]),
        .O(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [8]));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \VFLIP_DISABLE.dm_address[31]_i_10__0 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [28]),
        .I1(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [28]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I4(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [28]),
        .O(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [12]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \VFLIP_DISABLE.dm_address[31]_i_7__0 
       (.I0(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [31]),
        .I1(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [31]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [31]),
        .O(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [15]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \VFLIP_DISABLE.dm_address[31]_i_8__0 
       (.I0(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [30]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [30]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [30]),
        .O(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [14]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \VFLIP_DISABLE.dm_address[31]_i_9__0 
       (.I0(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [29]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [29]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [29]),
        .O(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [13]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \VFLIP_DISABLE.dm_address[3]_i_10__0 
       (.I0(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [3]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [3]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [3]),
        .O(crnt_start_address[3]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \VFLIP_DISABLE.dm_address[3]_i_11__0 
       (.I0(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [2]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [2]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [2]),
        .O(crnt_start_address[2]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \VFLIP_DISABLE.dm_address[3]_i_12__0 
       (.I0(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [1]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [1]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [1]),
        .O(crnt_start_address[1]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \VFLIP_DISABLE.dm_address[3]_i_13__0 
       (.I0(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [0]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [0]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [0]),
        .O(crnt_start_address[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[3]_i_2__0 
       (.I0(crnt_stride[3]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[3]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[3]_i_3__0 
       (.I0(crnt_stride[2]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[3]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[3]_i_4__0 
       (.I0(crnt_stride[1]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[3]_i_5__0 
       (.I0(crnt_stride[0]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[3]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[3]_i_6__0 
       (.I0(crnt_stride[3]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [3]),
        .I2(load_new_addr),
        .I3(crnt_start_address[3]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[3]_i_7__0 
       (.I0(crnt_stride[2]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [2]),
        .I2(load_new_addr),
        .I3(crnt_start_address[2]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[3]_i_8__0 
       (.I0(crnt_stride[1]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [1]),
        .I2(load_new_addr),
        .I3(crnt_start_address[1]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[3]_i_9__0 
       (.I0(crnt_stride[0]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [0]),
        .I2(load_new_addr),
        .I3(crnt_start_address[0]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \VFLIP_DISABLE.dm_address[7]_i_10__0 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [7]),
        .I1(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [7]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I4(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [7]),
        .O(crnt_start_address[7]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \VFLIP_DISABLE.dm_address[7]_i_11__0 
       (.I0(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [6]),
        .I1(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [6]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [6]),
        .O(crnt_start_address[6]));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \VFLIP_DISABLE.dm_address[7]_i_12__0 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [5]),
        .I1(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [5]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I4(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [5]),
        .O(crnt_start_address[5]));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \VFLIP_DISABLE.dm_address[7]_i_13__0 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [4]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [4]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [4]),
        .O(crnt_start_address[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[7]_i_2__0 
       (.I0(crnt_stride[7]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[7]_i_3__0 
       (.I0(crnt_stride[6]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[7]_i_4__0 
       (.I0(crnt_stride[5]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[7]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[7]_i_5__0 
       (.I0(crnt_stride[4]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[7]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[7]_i_6__0 
       (.I0(crnt_stride[7]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [7]),
        .I2(load_new_addr),
        .I3(crnt_start_address[7]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[7]_i_7__0 
       (.I0(crnt_stride[6]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [6]),
        .I2(load_new_addr),
        .I3(crnt_start_address[6]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[7]_i_8__0 
       (.I0(crnt_stride[5]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [5]),
        .I2(load_new_addr),
        .I3(crnt_start_address[5]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[7]_i_9__0 
       (.I0(crnt_stride[4]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [4]),
        .I2(load_new_addr),
        .I3(crnt_start_address[4]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_9__0_n_0 ));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[11]_i_1__0 
       (.CI(\VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_0 ,\VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_1 ,\VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_2 ,\VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[11]_i_2__0_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_3__0_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_4__0_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_5__0_n_0 }),
        .O(\stride_vid_reg[15]_0 [11:8]),
        .S({\VFLIP_DISABLE.dm_address[11]_i_6__0_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_7__0_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_8__0_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_9__0_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[15]_i_1__0 
       (.CI(\VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_0 ),
        .CO({CO,\VFLIP_DISABLE.dm_address_reg[15]_i_1__0_n_1 ,\VFLIP_DISABLE.dm_address_reg[15]_i_1__0_n_2 ,\VFLIP_DISABLE.dm_address_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[15]_i_2__0_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_3__0_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_4__0_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_5__0_n_0 }),
        .O(\stride_vid_reg[15]_0 [15:12]),
        .S({\VFLIP_DISABLE.dm_address[15]_i_6__0_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_7__0_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_8__0_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_9__0_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_0 ,\VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_1 ,\VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_2 ,\VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[3]_i_2__0_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_3__0_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_4__0_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_5__0_n_0 }),
        .O(\stride_vid_reg[15]_0 [3:0]),
        .S({\VFLIP_DISABLE.dm_address[3]_i_6__0_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_7__0_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_8__0_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_9__0_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[7]_i_1__0 
       (.CI(\VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_0 ,\VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_1 ,\VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_2 ,\VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[7]_i_2__0_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_3__0_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_4__0_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_5__0_n_0 }),
        .O(\stride_vid_reg[15]_0 [7:4]),
        .S({\VFLIP_DISABLE.dm_address[7]_i_6__0_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_7__0_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_8__0_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_9__0_n_0 }));
  FDRE \hsize_vid_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [0]),
        .Q(\hsize_vid_reg[15]_0 [0]),
        .R(scndry_reset2));
  FDRE \hsize_vid_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [10]),
        .Q(\hsize_vid_reg[15]_0 [10]),
        .R(scndry_reset2));
  FDRE \hsize_vid_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [11]),
        .Q(\hsize_vid_reg[15]_0 [11]),
        .R(scndry_reset2));
  FDRE \hsize_vid_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [12]),
        .Q(\hsize_vid_reg[15]_0 [12]),
        .R(scndry_reset2));
  FDRE \hsize_vid_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [13]),
        .Q(\hsize_vid_reg[15]_0 [13]),
        .R(scndry_reset2));
  FDRE \hsize_vid_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [14]),
        .Q(\hsize_vid_reg[15]_0 [14]),
        .R(scndry_reset2));
  FDRE \hsize_vid_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [15]),
        .Q(\hsize_vid_reg[15]_0 [15]),
        .R(scndry_reset2));
  FDRE \hsize_vid_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [1]),
        .Q(\hsize_vid_reg[15]_0 [1]),
        .R(scndry_reset2));
  FDRE \hsize_vid_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [2]),
        .Q(\hsize_vid_reg[15]_0 [2]),
        .R(scndry_reset2));
  FDRE \hsize_vid_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [3]),
        .Q(\hsize_vid_reg[15]_0 [3]),
        .R(scndry_reset2));
  FDRE \hsize_vid_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [4]),
        .Q(\hsize_vid_reg[15]_0 [4]),
        .R(scndry_reset2));
  FDRE \hsize_vid_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [5]),
        .Q(\hsize_vid_reg[15]_0 [5]),
        .R(scndry_reset2));
  FDRE \hsize_vid_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [6]),
        .Q(\hsize_vid_reg[15]_0 [6]),
        .R(scndry_reset2));
  FDRE \hsize_vid_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [7]),
        .Q(\hsize_vid_reg[15]_0 [7]),
        .R(scndry_reset2));
  FDRE \hsize_vid_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [8]),
        .Q(\hsize_vid_reg[15]_0 [8]),
        .R(scndry_reset2));
  FDRE \hsize_vid_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [9]),
        .Q(\hsize_vid_reg[15]_0 [9]),
        .R(scndry_reset2));
  FDRE \stride_vid_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [0]),
        .Q(crnt_stride[0]),
        .R(scndry_reset2));
  FDRE \stride_vid_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [10]),
        .Q(crnt_stride[10]),
        .R(scndry_reset2));
  FDRE \stride_vid_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [11]),
        .Q(crnt_stride[11]),
        .R(scndry_reset2));
  FDRE \stride_vid_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [12]),
        .Q(crnt_stride[12]),
        .R(scndry_reset2));
  FDRE \stride_vid_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [13]),
        .Q(crnt_stride[13]),
        .R(scndry_reset2));
  FDRE \stride_vid_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [14]),
        .Q(crnt_stride[14]),
        .R(scndry_reset2));
  FDRE \stride_vid_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [15]),
        .Q(crnt_stride[15]),
        .R(scndry_reset2));
  FDRE \stride_vid_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [1]),
        .Q(crnt_stride[1]),
        .R(scndry_reset2));
  FDRE \stride_vid_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [2]),
        .Q(crnt_stride[2]),
        .R(scndry_reset2));
  FDRE \stride_vid_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [3]),
        .Q(crnt_stride[3]),
        .R(scndry_reset2));
  FDRE \stride_vid_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [4]),
        .Q(crnt_stride[4]),
        .R(scndry_reset2));
  FDRE \stride_vid_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [5]),
        .Q(crnt_stride[5]),
        .R(scndry_reset2));
  FDRE \stride_vid_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [6]),
        .Q(crnt_stride[6]),
        .R(scndry_reset2));
  FDRE \stride_vid_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [7]),
        .Q(crnt_stride[7]),
        .R(scndry_reset2));
  FDRE \stride_vid_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [8]),
        .Q(crnt_stride[8]),
        .R(scndry_reset2));
  FDRE \stride_vid_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [9]),
        .Q(crnt_stride[9]),
        .R(scndry_reset2));
  LUT3 #(
    .INIT(8'h8A)) 
    \vsize_vid[12]_i_1__0 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ),
        .I1(s2mm_frame_sync),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_1 ),
        .O(video_reg_update));
  FDRE \vsize_vid_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [0]),
        .Q(Q[0]),
        .R(scndry_reset2));
  FDRE \vsize_vid_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [10]),
        .Q(Q[10]),
        .R(scndry_reset2));
  FDRE \vsize_vid_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [11]),
        .Q(Q[11]),
        .R(scndry_reset2));
  FDRE \vsize_vid_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [12]),
        .Q(Q[12]),
        .R(scndry_reset2));
  FDRE \vsize_vid_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [1]),
        .Q(Q[1]),
        .R(scndry_reset2));
  FDRE \vsize_vid_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [2]),
        .Q(Q[2]),
        .R(scndry_reset2));
  FDRE \vsize_vid_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [3]),
        .Q(Q[3]),
        .R(scndry_reset2));
  FDRE \vsize_vid_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [4]),
        .Q(Q[4]),
        .R(scndry_reset2));
  FDRE \vsize_vid_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [5]),
        .Q(Q[5]),
        .R(scndry_reset2));
  FDRE \vsize_vid_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [6]),
        .Q(Q[6]),
        .R(scndry_reset2));
  FDRE \vsize_vid_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [7]),
        .Q(Q[7]),
        .R(scndry_reset2));
  FDRE \vsize_vid_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [8]),
        .Q(Q[8]),
        .R(scndry_reset2));
  FDRE \vsize_vid_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [9]),
        .Q(Q[9]),
        .R(scndry_reset2));
  LUT3 #(
    .INIT(8'h02)) 
    zero_hsize_err_i_1__0
       (.I0(load_new_addr),
        .I1(zero_hsize_err_i_3__0_n_0),
        .I2(zero_hsize_err_i_4__0_n_0),
        .O(zero_hsize_err0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    zero_hsize_err_i_3__0
       (.I0(\hsize_vid_reg[15]_0 [2]),
        .I1(\hsize_vid_reg[15]_0 [1]),
        .I2(\hsize_vid_reg[15]_0 [0]),
        .I3(\hsize_vid_reg[15]_0 [3]),
        .I4(zero_hsize_err_i_6_n_0),
        .O(zero_hsize_err_i_3__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    zero_hsize_err_i_4__0
       (.I0(\hsize_vid_reg[15]_0 [8]),
        .I1(\hsize_vid_reg[15]_0 [11]),
        .I2(\hsize_vid_reg[15]_0 [10]),
        .I3(\hsize_vid_reg[15]_0 [9]),
        .I4(zero_hsize_err_i_7_n_0),
        .O(zero_hsize_err_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    zero_hsize_err_i_6
       (.I0(\hsize_vid_reg[15]_0 [4]),
        .I1(\hsize_vid_reg[15]_0 [5]),
        .I2(\hsize_vid_reg[15]_0 [6]),
        .I3(\hsize_vid_reg[15]_0 [7]),
        .O(zero_hsize_err_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    zero_hsize_err_i_7
       (.I0(\hsize_vid_reg[15]_0 [12]),
        .I1(\hsize_vid_reg[15]_0 [13]),
        .I2(\hsize_vid_reg[15]_0 [15]),
        .I3(\hsize_vid_reg[15]_0 [14]),
        .O(zero_hsize_err_i_7_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    zero_vsize_err_i_1__0
       (.I0(zero_vsize_err_reg),
        .I1(zero_vsize_err_i_3__0_n_0),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(zero_vsize_err0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    zero_vsize_err_i_3__0
       (.I0(Q[3]),
        .I1(Q[10]),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(zero_vsize_err_i_4__0_n_0),
        .O(zero_vsize_err_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    zero_vsize_err_i_4__0
       (.I0(Q[11]),
        .I1(Q[6]),
        .I2(Q[8]),
        .I3(Q[0]),
        .O(zero_vsize_err_i_4__0_n_0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_vregister" *) 
module axi_vdma_0_axi_vdma_vregister_65
   (zero_hsize_err0,
    zero_vsize_err1,
    Q,
    \hsize_vid_reg[15]_0 ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ,
    \stride_vid_reg[15]_0 ,
    CO,
    load_new_addr,
    mm2s_frame_sync,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_1 ,
    \VFLIP_DISABLE.dm_address[3]_i_9_0 ,
    \VFLIP_DISABLE.dm_address_reg[15] ,
    prmry_reset2,
    \vsize_vid_reg[12]_0 ,
    m_axi_mm2s_aclk,
    \hsize_vid_reg[15]_1 ,
    \stride_vid_reg[15]_1 ,
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 );
  output zero_hsize_err0;
  output zero_vsize_err1;
  output [12:0]Q;
  output [15:0]\hsize_vid_reg[15]_0 ;
  output [15:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ;
  output [15:0]\stride_vid_reg[15]_0 ;
  output [0:0]CO;
  input load_new_addr;
  input mm2s_frame_sync;
  input \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ;
  input \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_1 ;
  input [1:0]\VFLIP_DISABLE.dm_address[3]_i_9_0 ;
  input [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  input prmry_reset2;
  input [12:0]\vsize_vid_reg[12]_0 ;
  input m_axi_mm2s_aclk;
  input [15:0]\hsize_vid_reg[15]_1 ;
  input [15:0]\stride_vid_reg[15]_1 ;
  input [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 ;
  input [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 ;
  input [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 ;

  wire [0:0]CO;
  wire \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ;
  wire \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_1 ;
  wire [15:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 ;
  wire [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 ;
  wire [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 ;
  wire [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 ;
  wire [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 ;
  wire [12:0]Q;
  wire \VFLIP_DISABLE.dm_address[11]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_6_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_7_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_8_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_9_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_6_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_7_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_8_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_9_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_6_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_7_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_8_n_0 ;
  wire [1:0]\VFLIP_DISABLE.dm_address[3]_i_9_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_9_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_6_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_7_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_8_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_9_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_3 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  wire \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_3 ;
  wire [15:0]crnt_start_address;
  wire [15:0]crnt_stride;
  wire [15:0]\hsize_vid_reg[15]_0 ;
  wire [15:0]\hsize_vid_reg[15]_1 ;
  wire load_new_addr;
  wire m_axi_mm2s_aclk;
  wire mm2s_frame_sync;
  wire prmry_reset2;
  wire [15:0]\stride_vid_reg[15]_0 ;
  wire [15:0]\stride_vid_reg[15]_1 ;
  wire video_reg_update;
  wire [12:0]\vsize_vid_reg[12]_0 ;
  wire zero_hsize_err0;
  wire zero_hsize_err_i_2_n_0;
  wire zero_hsize_err_i_3_n_0;
  wire zero_hsize_err_i_4_n_0;
  wire zero_hsize_err_i_5_n_0;
  wire zero_vsize_err1;
  wire zero_vsize_err_i_4_n_0;
  wire zero_vsize_err_i_5_n_0;

  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [0]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [0]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [10]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [10]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [11]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [11]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [12]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [12]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][13] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [13]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [13]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][14] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [14]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [14]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][15] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [15]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [15]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][16] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [16]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [16]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][17] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [17]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [17]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][18] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [18]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [18]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][19] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [19]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [19]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [1]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [1]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][20] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [20]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [20]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][21] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [21]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [21]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][22] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [22]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [22]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][23] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [23]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [23]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][24] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [24]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [24]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][25] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [25]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [25]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][26] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [26]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [26]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][27] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [27]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [27]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][28] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [28]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [28]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][29] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [29]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [29]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [2]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [2]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][30] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [30]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [30]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [31]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [31]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [3]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [3]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [4]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [4]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [5]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [5]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [6]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [6]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [7]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [7]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [8]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [8]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [9]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [9]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [0]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [0]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [10]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [10]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [11]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [11]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [12]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [12]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][13] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [13]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [13]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][14] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [14]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [14]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][15] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [15]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [15]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][16] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [16]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [16]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][17] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [17]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [17]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][18] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [18]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [18]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][19] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [19]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [19]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [1]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [1]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][20] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [20]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [20]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][21] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [21]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [21]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][22] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [22]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [22]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][23] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [23]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [23]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][24] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [24]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [24]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][25] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [25]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [25]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][26] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [26]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [26]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][27] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [27]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [27]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][28] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [28]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [28]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][29] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [29]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [29]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [2]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [2]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][30] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [30]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [30]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [31]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [31]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [3]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [3]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [4]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [4]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [5]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [5]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [6]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [6]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [7]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [7]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [8]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [8]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [9]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [9]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [0]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [0]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [10]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [10]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [11]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [11]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [12]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [12]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][13] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [13]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [13]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][14] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [14]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [14]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][15] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [15]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [15]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][16] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [16]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [16]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][17] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [17]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [17]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][18] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [18]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [18]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][19] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [19]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [19]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [1]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [1]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][20] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [20]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [20]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][21] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [21]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [21]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][22] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [22]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [22]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][23] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [23]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [23]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][24] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [24]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [24]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][25] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [25]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [25]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][26] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [26]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [26]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][27] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [27]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [27]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][28] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [28]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [28]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][29] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [29]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [29]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [2]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [2]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][30] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [30]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [30]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [31]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [31]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [3]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [3]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [4]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [4]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [5]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [5]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [6]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [6]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [7]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [7]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [8]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [8]),
        .R(prmry_reset2));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [9]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [9]),
        .R(prmry_reset2));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[11]_i_10 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [11]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [11]),
        .I2(\VFLIP_DISABLE.dm_address[3]_i_9_0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[3]_i_9_0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [11]),
        .O(crnt_start_address[11]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[11]_i_11 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [10]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [10]),
        .I2(\VFLIP_DISABLE.dm_address[3]_i_9_0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[3]_i_9_0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [10]),
        .O(crnt_start_address[10]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[11]_i_12 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [9]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [9]),
        .I2(\VFLIP_DISABLE.dm_address[3]_i_9_0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[3]_i_9_0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [9]),
        .O(crnt_start_address[9]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[11]_i_13 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [8]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [8]),
        .I2(\VFLIP_DISABLE.dm_address[3]_i_9_0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[3]_i_9_0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [8]),
        .O(crnt_start_address[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[11]_i_2 
       (.I0(crnt_stride[11]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[11]_i_3 
       (.I0(crnt_stride[10]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[11]_i_4 
       (.I0(crnt_stride[9]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[11]_i_5 
       (.I0(crnt_stride[8]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[11]_i_6 
       (.I0(crnt_stride[11]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [11]),
        .I2(load_new_addr),
        .I3(crnt_start_address[11]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[11]_i_7 
       (.I0(crnt_stride[10]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [10]),
        .I2(load_new_addr),
        .I3(crnt_start_address[10]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[11]_i_8 
       (.I0(crnt_stride[9]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [9]),
        .I2(load_new_addr),
        .I3(crnt_start_address[9]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[11]_i_9 
       (.I0(crnt_stride[8]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [8]),
        .I2(load_new_addr),
        .I3(crnt_start_address[8]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[15]_i_10 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [15]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [15]),
        .I2(\VFLIP_DISABLE.dm_address[3]_i_9_0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[3]_i_9_0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [15]),
        .O(crnt_start_address[15]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[15]_i_11 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [14]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [14]),
        .I2(\VFLIP_DISABLE.dm_address[3]_i_9_0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[3]_i_9_0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [14]),
        .O(crnt_start_address[14]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[15]_i_12 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [13]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [13]),
        .I2(\VFLIP_DISABLE.dm_address[3]_i_9_0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[3]_i_9_0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [13]),
        .O(crnt_start_address[13]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[15]_i_13 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [12]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [12]),
        .I2(\VFLIP_DISABLE.dm_address[3]_i_9_0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[3]_i_9_0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [12]),
        .O(crnt_start_address[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[15]_i_2 
       (.I0(crnt_stride[15]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[15]_i_3 
       (.I0(crnt_stride[14]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[15]_i_4 
       (.I0(crnt_stride[13]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[15]_i_5 
       (.I0(crnt_stride[12]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[15]_i_6 
       (.I0(crnt_stride[15]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [15]),
        .I2(load_new_addr),
        .I3(crnt_start_address[15]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[15]_i_7 
       (.I0(crnt_stride[14]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [14]),
        .I2(load_new_addr),
        .I3(crnt_start_address[14]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[15]_i_8 
       (.I0(crnt_stride[13]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [13]),
        .I2(load_new_addr),
        .I3(crnt_start_address[13]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[15]_i_9 
       (.I0(crnt_stride[12]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [12]),
        .I2(load_new_addr),
        .I3(crnt_start_address[12]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[19]_i_6 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [19]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [19]),
        .I2(\VFLIP_DISABLE.dm_address[3]_i_9_0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[3]_i_9_0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [19]),
        .O(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [3]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[19]_i_7 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [18]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [18]),
        .I2(\VFLIP_DISABLE.dm_address[3]_i_9_0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[3]_i_9_0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [18]),
        .O(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [2]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[19]_i_8 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [17]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [17]),
        .I2(\VFLIP_DISABLE.dm_address[3]_i_9_0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[3]_i_9_0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [17]),
        .O(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [1]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[19]_i_9 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [16]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [16]),
        .I2(\VFLIP_DISABLE.dm_address[3]_i_9_0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[3]_i_9_0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [16]),
        .O(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [0]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[23]_i_6 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [23]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [23]),
        .I2(\VFLIP_DISABLE.dm_address[3]_i_9_0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[3]_i_9_0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [23]),
        .O(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [7]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[23]_i_7 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [22]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [22]),
        .I2(\VFLIP_DISABLE.dm_address[3]_i_9_0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[3]_i_9_0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [22]),
        .O(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [6]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[23]_i_8 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [21]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [21]),
        .I2(\VFLIP_DISABLE.dm_address[3]_i_9_0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[3]_i_9_0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [21]),
        .O(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [5]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[23]_i_9 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [20]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [20]),
        .I2(\VFLIP_DISABLE.dm_address[3]_i_9_0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[3]_i_9_0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [20]),
        .O(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [4]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[27]_i_6 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [27]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [27]),
        .I2(\VFLIP_DISABLE.dm_address[3]_i_9_0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[3]_i_9_0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [27]),
        .O(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [11]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[27]_i_7 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [26]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [26]),
        .I2(\VFLIP_DISABLE.dm_address[3]_i_9_0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[3]_i_9_0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [26]),
        .O(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [10]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[27]_i_8 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [25]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [25]),
        .I2(\VFLIP_DISABLE.dm_address[3]_i_9_0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[3]_i_9_0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [25]),
        .O(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [9]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[27]_i_9 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [24]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [24]),
        .I2(\VFLIP_DISABLE.dm_address[3]_i_9_0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[3]_i_9_0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [24]),
        .O(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [8]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[31]_i_10 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [28]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [28]),
        .I2(\VFLIP_DISABLE.dm_address[3]_i_9_0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[3]_i_9_0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [28]),
        .O(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [12]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[31]_i_7 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [31]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [31]),
        .I2(\VFLIP_DISABLE.dm_address[3]_i_9_0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[3]_i_9_0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [31]),
        .O(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [15]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[31]_i_8 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [30]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [30]),
        .I2(\VFLIP_DISABLE.dm_address[3]_i_9_0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[3]_i_9_0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [30]),
        .O(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [14]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[31]_i_9 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [29]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [29]),
        .I2(\VFLIP_DISABLE.dm_address[3]_i_9_0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[3]_i_9_0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [29]),
        .O(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [13]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[3]_i_10 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [3]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [3]),
        .I2(\VFLIP_DISABLE.dm_address[3]_i_9_0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[3]_i_9_0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [3]),
        .O(crnt_start_address[3]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[3]_i_11 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [2]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [2]),
        .I2(\VFLIP_DISABLE.dm_address[3]_i_9_0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[3]_i_9_0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [2]),
        .O(crnt_start_address[2]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[3]_i_12 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [1]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [1]),
        .I2(\VFLIP_DISABLE.dm_address[3]_i_9_0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[3]_i_9_0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [1]),
        .O(crnt_start_address[1]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[3]_i_13 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [0]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [0]),
        .I2(\VFLIP_DISABLE.dm_address[3]_i_9_0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[3]_i_9_0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [0]),
        .O(crnt_start_address[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[3]_i_2 
       (.I0(crnt_stride[3]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[3]_i_3 
       (.I0(crnt_stride[2]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[3]_i_4 
       (.I0(crnt_stride[1]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[3]_i_5 
       (.I0(crnt_stride[0]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[3]_i_6 
       (.I0(crnt_stride[3]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [3]),
        .I2(load_new_addr),
        .I3(crnt_start_address[3]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[3]_i_7 
       (.I0(crnt_stride[2]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [2]),
        .I2(load_new_addr),
        .I3(crnt_start_address[2]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[3]_i_8 
       (.I0(crnt_stride[1]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [1]),
        .I2(load_new_addr),
        .I3(crnt_start_address[1]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[3]_i_9 
       (.I0(crnt_stride[0]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [0]),
        .I2(load_new_addr),
        .I3(crnt_start_address[0]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[7]_i_10 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [7]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [7]),
        .I2(\VFLIP_DISABLE.dm_address[3]_i_9_0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[3]_i_9_0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [7]),
        .O(crnt_start_address[7]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[7]_i_11 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [6]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [6]),
        .I2(\VFLIP_DISABLE.dm_address[3]_i_9_0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[3]_i_9_0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [6]),
        .O(crnt_start_address[6]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[7]_i_12 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [5]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [5]),
        .I2(\VFLIP_DISABLE.dm_address[3]_i_9_0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[3]_i_9_0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [5]),
        .O(crnt_start_address[5]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[7]_i_13 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [4]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [4]),
        .I2(\VFLIP_DISABLE.dm_address[3]_i_9_0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[3]_i_9_0 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [4]),
        .O(crnt_start_address[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[7]_i_2 
       (.I0(crnt_stride[7]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[7]_i_3 
       (.I0(crnt_stride[6]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[7]_i_4 
       (.I0(crnt_stride[5]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[7]_i_5 
       (.I0(crnt_stride[4]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[7]_i_6 
       (.I0(crnt_stride[7]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [7]),
        .I2(load_new_addr),
        .I3(crnt_start_address[7]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[7]_i_7 
       (.I0(crnt_stride[6]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [6]),
        .I2(load_new_addr),
        .I3(crnt_start_address[6]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[7]_i_8 
       (.I0(crnt_stride[5]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [5]),
        .I2(load_new_addr),
        .I3(crnt_start_address[5]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[7]_i_9 
       (.I0(crnt_stride[4]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [4]),
        .I2(load_new_addr),
        .I3(crnt_start_address[4]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_9_n_0 ));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[11]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[11]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_5_n_0 }),
        .O(\stride_vid_reg[15]_0 [11:8]),
        .S({\VFLIP_DISABLE.dm_address[11]_i_6_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_7_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_8_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_9_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[15]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0 ),
        .CO({CO,\VFLIP_DISABLE.dm_address_reg[15]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[15]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[15]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_5_n_0 }),
        .O(\stride_vid_reg[15]_0 [15:12]),
        .S({\VFLIP_DISABLE.dm_address[15]_i_6_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_7_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_8_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_9_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[3]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_5_n_0 }),
        .O(\stride_vid_reg[15]_0 [3:0]),
        .S({\VFLIP_DISABLE.dm_address[3]_i_6_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_7_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_8_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_9_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[7]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[7]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_5_n_0 }),
        .O(\stride_vid_reg[15]_0 [7:4]),
        .S({\VFLIP_DISABLE.dm_address[7]_i_6_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_7_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_8_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_9_n_0 }));
  FDRE \hsize_vid_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [0]),
        .Q(\hsize_vid_reg[15]_0 [0]),
        .R(prmry_reset2));
  FDRE \hsize_vid_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [10]),
        .Q(\hsize_vid_reg[15]_0 [10]),
        .R(prmry_reset2));
  FDRE \hsize_vid_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [11]),
        .Q(\hsize_vid_reg[15]_0 [11]),
        .R(prmry_reset2));
  FDRE \hsize_vid_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [12]),
        .Q(\hsize_vid_reg[15]_0 [12]),
        .R(prmry_reset2));
  FDRE \hsize_vid_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [13]),
        .Q(\hsize_vid_reg[15]_0 [13]),
        .R(prmry_reset2));
  FDRE \hsize_vid_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [14]),
        .Q(\hsize_vid_reg[15]_0 [14]),
        .R(prmry_reset2));
  FDRE \hsize_vid_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [15]),
        .Q(\hsize_vid_reg[15]_0 [15]),
        .R(prmry_reset2));
  FDRE \hsize_vid_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [1]),
        .Q(\hsize_vid_reg[15]_0 [1]),
        .R(prmry_reset2));
  FDRE \hsize_vid_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [2]),
        .Q(\hsize_vid_reg[15]_0 [2]),
        .R(prmry_reset2));
  FDRE \hsize_vid_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [3]),
        .Q(\hsize_vid_reg[15]_0 [3]),
        .R(prmry_reset2));
  FDRE \hsize_vid_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [4]),
        .Q(\hsize_vid_reg[15]_0 [4]),
        .R(prmry_reset2));
  FDRE \hsize_vid_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [5]),
        .Q(\hsize_vid_reg[15]_0 [5]),
        .R(prmry_reset2));
  FDRE \hsize_vid_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [6]),
        .Q(\hsize_vid_reg[15]_0 [6]),
        .R(prmry_reset2));
  FDRE \hsize_vid_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [7]),
        .Q(\hsize_vid_reg[15]_0 [7]),
        .R(prmry_reset2));
  FDRE \hsize_vid_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [8]),
        .Q(\hsize_vid_reg[15]_0 [8]),
        .R(prmry_reset2));
  FDRE \hsize_vid_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [9]),
        .Q(\hsize_vid_reg[15]_0 [9]),
        .R(prmry_reset2));
  FDRE \stride_vid_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [0]),
        .Q(crnt_stride[0]),
        .R(prmry_reset2));
  FDRE \stride_vid_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [10]),
        .Q(crnt_stride[10]),
        .R(prmry_reset2));
  FDRE \stride_vid_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [11]),
        .Q(crnt_stride[11]),
        .R(prmry_reset2));
  FDRE \stride_vid_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [12]),
        .Q(crnt_stride[12]),
        .R(prmry_reset2));
  FDRE \stride_vid_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [13]),
        .Q(crnt_stride[13]),
        .R(prmry_reset2));
  FDRE \stride_vid_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [14]),
        .Q(crnt_stride[14]),
        .R(prmry_reset2));
  FDRE \stride_vid_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [15]),
        .Q(crnt_stride[15]),
        .R(prmry_reset2));
  FDRE \stride_vid_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [1]),
        .Q(crnt_stride[1]),
        .R(prmry_reset2));
  FDRE \stride_vid_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [2]),
        .Q(crnt_stride[2]),
        .R(prmry_reset2));
  FDRE \stride_vid_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [3]),
        .Q(crnt_stride[3]),
        .R(prmry_reset2));
  FDRE \stride_vid_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [4]),
        .Q(crnt_stride[4]),
        .R(prmry_reset2));
  FDRE \stride_vid_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [5]),
        .Q(crnt_stride[5]),
        .R(prmry_reset2));
  FDRE \stride_vid_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [6]),
        .Q(crnt_stride[6]),
        .R(prmry_reset2));
  FDRE \stride_vid_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [7]),
        .Q(crnt_stride[7]),
        .R(prmry_reset2));
  FDRE \stride_vid_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [8]),
        .Q(crnt_stride[8]),
        .R(prmry_reset2));
  FDRE \stride_vid_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [9]),
        .Q(crnt_stride[9]),
        .R(prmry_reset2));
  LUT3 #(
    .INIT(8'hB0)) 
    \vsize_vid[12]_i_1 
       (.I0(mm2s_frame_sync),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_1 ),
        .O(video_reg_update));
  FDRE \vsize_vid_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [0]),
        .Q(Q[0]),
        .R(prmry_reset2));
  FDRE \vsize_vid_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [10]),
        .Q(Q[10]),
        .R(prmry_reset2));
  FDRE \vsize_vid_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [11]),
        .Q(Q[11]),
        .R(prmry_reset2));
  FDRE \vsize_vid_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [12]),
        .Q(Q[12]),
        .R(prmry_reset2));
  FDRE \vsize_vid_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [1]),
        .Q(Q[1]),
        .R(prmry_reset2));
  FDRE \vsize_vid_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [2]),
        .Q(Q[2]),
        .R(prmry_reset2));
  FDRE \vsize_vid_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [3]),
        .Q(Q[3]),
        .R(prmry_reset2));
  FDRE \vsize_vid_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [4]),
        .Q(Q[4]),
        .R(prmry_reset2));
  FDRE \vsize_vid_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [5]),
        .Q(Q[5]),
        .R(prmry_reset2));
  FDRE \vsize_vid_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [6]),
        .Q(Q[6]),
        .R(prmry_reset2));
  FDRE \vsize_vid_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [7]),
        .Q(Q[7]),
        .R(prmry_reset2));
  FDRE \vsize_vid_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [8]),
        .Q(Q[8]),
        .R(prmry_reset2));
  FDRE \vsize_vid_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [9]),
        .Q(Q[9]),
        .R(prmry_reset2));
  LUT3 #(
    .INIT(8'h02)) 
    zero_hsize_err_i_1
       (.I0(load_new_addr),
        .I1(zero_hsize_err_i_2_n_0),
        .I2(zero_hsize_err_i_3_n_0),
        .O(zero_hsize_err0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    zero_hsize_err_i_2
       (.I0(\hsize_vid_reg[15]_0 [5]),
        .I1(\hsize_vid_reg[15]_0 [4]),
        .I2(\hsize_vid_reg[15]_0 [7]),
        .I3(\hsize_vid_reg[15]_0 [6]),
        .I4(zero_hsize_err_i_4_n_0),
        .O(zero_hsize_err_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    zero_hsize_err_i_3
       (.I0(\hsize_vid_reg[15]_0 [13]),
        .I1(\hsize_vid_reg[15]_0 [12]),
        .I2(\hsize_vid_reg[15]_0 [14]),
        .I3(\hsize_vid_reg[15]_0 [15]),
        .I4(zero_hsize_err_i_5_n_0),
        .O(zero_hsize_err_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    zero_hsize_err_i_4
       (.I0(\hsize_vid_reg[15]_0 [2]),
        .I1(\hsize_vid_reg[15]_0 [3]),
        .I2(\hsize_vid_reg[15]_0 [0]),
        .I3(\hsize_vid_reg[15]_0 [1]),
        .O(zero_hsize_err_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    zero_hsize_err_i_5
       (.I0(\hsize_vid_reg[15]_0 [10]),
        .I1(\hsize_vid_reg[15]_0 [11]),
        .I2(\hsize_vid_reg[15]_0 [8]),
        .I3(\hsize_vid_reg[15]_0 [9]),
        .O(zero_hsize_err_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    zero_vsize_err_i_3
       (.I0(zero_vsize_err_i_4_n_0),
        .I1(zero_vsize_err_i_5_n_0),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(zero_vsize_err1));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    zero_vsize_err_i_4
       (.I0(Q[11]),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(Q[12]),
        .I4(Q[10]),
        .O(zero_vsize_err_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    zero_vsize_err_i_5
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(zero_vsize_err_i_5_n_0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_vdma_0_cdc_sync
   (axis_clear_sft_rst_hold,
    SR,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk,
    scndry_out,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ,
    prmry_min_assert_sftrst,
    axis_soft_reset_re);
  output axis_clear_sft_rst_hold;
  output [0:0]SR;
  input m_axi_s2mm_aclk;
  input s_axis_s2mm_aclk;
  input scndry_out;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  input prmry_min_assert_sftrst;
  input axis_soft_reset_re;

  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  wire [0:0]SR;
  wire axis_clear_sft_rst_hold;
  wire axis_soft_reset_re;
  wire m_axi_s2mm_aclk;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire prmry_min_assert_sftrst;
  wire s_axis_s2mm_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire scndry_out;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(axis_clear_sft_rst_hold),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__6 
       (.I0(p_in_d1_cdc_from),
        .I1(scndry_out),
        .I2(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ),
        .I3(prmry_min_assert_sftrst),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_1__0 
       (.I0(axis_clear_sft_rst_hold),
        .I1(axis_soft_reset_re),
        .O(SR));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_vdma_0_cdc_sync_11
   (axis_clear_sft_rst_hold,
    SR,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    scndry_out,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ,
    prmry_min_assert_sftrst,
    axis_soft_reset_re);
  output axis_clear_sft_rst_hold;
  output [0:0]SR;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;
  input scndry_out;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  input prmry_min_assert_sftrst;
  input axis_soft_reset_re;

  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  wire [0:0]SR;
  wire axis_clear_sft_rst_hold;
  wire axis_soft_reset_re;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire prmry_min_assert_sftrst;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire scndry_out;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(axis_clear_sft_rst_hold),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__2 
       (.I0(p_in_d1_cdc_from),
        .I1(scndry_out),
        .I2(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ),
        .I3(prmry_min_assert_sftrst),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_1 
       (.I0(axis_clear_sft_rst_hold),
        .I1(axis_soft_reset_re),
        .O(SR));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_vdma_0_cdc_sync_14
   (axis_soft_reset_re,
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    s_soft_reset_i_d1,
    s_soft_reset_i,
    axis_min_assert_sftrst,
    axis_min_count0,
    axis_clear_sft_rst_hold);
  output axis_soft_reset_re;
  output \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;
  input axis_min_assert_sftrst;
  input axis_min_count0;
  input axis_clear_sft_rst_hold;

  wire \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ;
  wire axis_clear_sft_rst_hold;
  wire axis_min_assert_sftrst;
  wire axis_min_count0;
  wire axis_soft_reset_re;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(axis_soft_reset_re),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h9A)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__1 
       (.I0(p_in_d1_cdc_from),
        .I1(s_soft_reset_i_d1),
        .I2(s_soft_reset_i),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00FE)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_1 
       (.I0(axis_min_assert_sftrst),
        .I1(axis_soft_reset_re),
        .I2(axis_min_count0),
        .I3(axis_clear_sft_rst_hold),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_vdma_0_cdc_sync_15
   (lite_clear_sft_rst_hold,
    SR,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    scndry_out,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ,
    prmry_min_assert_sftrst,
    lite_soft_reset_re);
  output lite_clear_sft_rst_hold;
  output [0:0]SR;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input scndry_out;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  input prmry_min_assert_sftrst;
  input lite_soft_reset_re;

  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  wire [0:0]SR;
  wire lite_clear_sft_rst_hold;
  wire lite_soft_reset_re;
  wire m_axi_mm2s_aclk;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire prmry_min_assert_sftrst;
  wire s_axi_lite_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire scndry_out;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(lite_clear_sft_rst_hold),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__0 
       (.I0(p_in_d1_cdc_from),
        .I1(scndry_out),
        .I2(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ),
        .I3(prmry_min_assert_sftrst),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_1 
       (.I0(lite_clear_sft_rst_hold),
        .I1(lite_soft_reset_re),
        .O(SR));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_vdma_0_cdc_sync_18
   (lite_soft_reset_re,
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    s_soft_reset_i_d1,
    s_soft_reset_i,
    lite_min_assert_sftrst,
    lite_min_count0,
    lite_clear_sft_rst_hold);
  output lite_soft_reset_re;
  output \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;
  input lite_min_assert_sftrst;
  input lite_min_count0;
  input lite_clear_sft_rst_hold;

  wire \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ;
  wire lite_clear_sft_rst_hold;
  wire lite_min_assert_sftrst;
  wire lite_min_count0;
  wire lite_soft_reset_re;
  wire m_axi_mm2s_aclk;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_axi_lite_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(lite_soft_reset_re),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h9A)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1 
       (.I0(p_in_d1_cdc_from),
        .I1(s_soft_reset_i_d1),
        .I2(s_soft_reset_i),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00FE)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1 
       (.I0(lite_min_assert_sftrst),
        .I1(lite_soft_reset_re),
        .I2(lite_min_count0),
        .I3(lite_clear_sft_rst_hold),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_vdma_0_cdc_sync_4
   (axis_soft_reset_re,
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk,
    s_soft_reset_i_d1,
    s_soft_reset_i,
    axis_min_assert_sftrst,
    axis_min_count0,
    axis_clear_sft_rst_hold);
  output axis_soft_reset_re;
  output \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ;
  input m_axi_s2mm_aclk;
  input s_axis_s2mm_aclk;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;
  input axis_min_assert_sftrst;
  input axis_min_count0;
  input axis_clear_sft_rst_hold;

  wire \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ;
  wire axis_clear_sft_rst_hold;
  wire axis_min_assert_sftrst;
  wire axis_min_count0;
  wire axis_soft_reset_re;
  wire m_axi_s2mm_aclk;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_axis_s2mm_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(axis_soft_reset_re),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h9A)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__5 
       (.I0(p_in_d1_cdc_from),
        .I1(s_soft_reset_i_d1),
        .I2(s_soft_reset_i),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00FE)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_1__0 
       (.I0(axis_min_assert_sftrst),
        .I1(axis_soft_reset_re),
        .I2(axis_min_count0),
        .I3(axis_clear_sft_rst_hold),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_vdma_0_cdc_sync_5
   (lite_clear_sft_rst_hold,
    SR,
    m_axi_s2mm_aclk,
    s_axi_lite_aclk,
    scndry_out,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ,
    prmry_min_assert_sftrst,
    lite_soft_reset_re);
  output lite_clear_sft_rst_hold;
  output [0:0]SR;
  input m_axi_s2mm_aclk;
  input s_axi_lite_aclk;
  input scndry_out;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  input prmry_min_assert_sftrst;
  input lite_soft_reset_re;

  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  wire [0:0]SR;
  wire lite_clear_sft_rst_hold;
  wire lite_soft_reset_re;
  wire m_axi_s2mm_aclk;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire prmry_min_assert_sftrst;
  wire s_axi_lite_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire scndry_out;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(lite_clear_sft_rst_hold),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__4 
       (.I0(p_in_d1_cdc_from),
        .I1(scndry_out),
        .I2(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ),
        .I3(prmry_min_assert_sftrst),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_1__0 
       (.I0(lite_clear_sft_rst_hold),
        .I1(lite_soft_reset_re),
        .O(SR));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_vdma_0_cdc_sync_8
   (lite_soft_reset_re,
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ,
    m_axi_s2mm_aclk,
    s_axi_lite_aclk,
    s_soft_reset_i_d1,
    s_soft_reset_i,
    lite_min_assert_sftrst,
    lite_min_count0,
    lite_clear_sft_rst_hold);
  output lite_soft_reset_re;
  output \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ;
  input m_axi_s2mm_aclk;
  input s_axi_lite_aclk;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;
  input lite_min_assert_sftrst;
  input lite_min_count0;
  input lite_clear_sft_rst_hold;

  wire \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ;
  wire lite_clear_sft_rst_hold;
  wire lite_min_assert_sftrst;
  wire lite_min_count0;
  wire lite_soft_reset_re;
  wire m_axi_s2mm_aclk;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_axi_lite_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(lite_soft_reset_re),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h9A)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__3 
       (.I0(p_in_d1_cdc_from),
        .I1(s_soft_reset_i_d1),
        .I2(s_soft_reset_i),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00FE)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1__0 
       (.I0(lite_min_assert_sftrst),
        .I1(lite_soft_reset_re),
        .I2(lite_min_count0),
        .I3(lite_clear_sft_rst_hold),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_vdma_0_cdc_sync__parameterized0
   (scndry_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk);
  output scndry_out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  input m_axi_s2mm_aclk;
  input s_axis_s2mm_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  wire m_axi_s2mm_aclk;
  wire p_level_in_d1_cdc_from;
  wire s_axis_s2mm_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_vdma_0_cdc_sync__parameterized0_10
   (\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ,
    \dmacr_i_reg[0] ,
    prmry_in,
    prmry_reset2_1,
    \dmacr_i_reg[2] ,
    halt_i_reg,
    reset_counts_reg,
    min_assert_sftrst,
    s_soft_reset_i,
    halt_i_reg_0,
    s2mm_dmacr,
    run_stop_d1_reg,
    s2mm_soft_reset,
    s2mm_axi2ip_wrce,
    \dmacr_i_reg[2]_0 ,
    assert_sftrst_d1,
    halt_i_reg_1,
    halt_i0,
    reset_counts_4,
    out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ,
    s_axi_lite_aclk,
    m_axi_s2mm_aclk);
  output \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  output \dmacr_i_reg[0] ;
  output prmry_in;
  output prmry_reset2_1;
  output \dmacr_i_reg[2] ;
  output halt_i_reg;
  output reset_counts_reg;
  input min_assert_sftrst;
  input s_soft_reset_i;
  input halt_i_reg_0;
  input [0:0]s2mm_dmacr;
  input run_stop_d1_reg;
  input s2mm_soft_reset;
  input [0:0]s2mm_axi2ip_wrce;
  input [0:0]\dmacr_i_reg[2]_0 ;
  input assert_sftrst_d1;
  input halt_i_reg_1;
  input halt_i0;
  input reset_counts_4;
  input out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  input s_axi_lite_aclk;
  input m_axi_s2mm_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  wire \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  wire assert_sftrst_d1;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[2] ;
  wire [0:0]\dmacr_i_reg[2]_0 ;
  wire halt_i0;
  wire halt_i_reg;
  wire halt_i_reg_0;
  wire halt_i_reg_1;
  wire m_axi_s2mm_aclk;
  wire min_assert_sftrst;
  wire out;
  wire p_level_in_d1_cdc_from;
  wire prmry_in;
  wire prmry_reset2_1;
  wire reset_counts_4;
  wire reset_counts_reg;
  wire run_stop_d1_reg;
  wire [0:0]s2mm_axi2ip_wrce;
  wire [0:0]s2mm_dmacr;
  wire s2mm_hrd_resetn;
  wire s2mm_soft_reset;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_soft_reset_i;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s2mm_hrd_resetn),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__0 
       (.I0(s_soft_reset_i),
        .I1(s2mm_hrd_resetn),
        .I2(min_assert_sftrst),
        .O(prmry_in));
  LUT1 #(
    .INIT(2'h1)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to_i_1__0 
       (.I0(s2mm_hrd_resetn),
        .O(prmry_reset2_1));
  LUT6 #(
    .INIT(64'hAE00AE000000AE00)) 
    \I_DMA_REGISTER/reset_counts_i_1__0 
       (.I0(reset_counts_4),
        .I1(s2mm_soft_reset),
        .I2(out),
        .I3(s2mm_hrd_resetn),
        .I4(assert_sftrst_d1),
        .I5(min_assert_sftrst),
        .O(reset_counts_reg));
  LUT6 #(
    .INIT(64'hEA00EA000000EA00)) 
    \dmacr_i[2]_i_1__0 
       (.I0(s2mm_soft_reset),
        .I1(s2mm_axi2ip_wrce),
        .I2(\dmacr_i_reg[2]_0 ),
        .I3(s2mm_hrd_resetn),
        .I4(assert_sftrst_d1),
        .I5(min_assert_sftrst),
        .O(\dmacr_i_reg[2] ));
  LUT5 #(
    .INIT(32'hAAAA0888)) 
    halt_i_i_1__0
       (.I0(prmry_in),
        .I1(halt_i_reg_1),
        .I2(halt_i_reg_0),
        .I3(s2mm_dmacr),
        .I4(halt_i0),
        .O(halt_i_reg));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    run_stop_d1_i_1__0
       (.I0(s2mm_dmacr),
        .I1(s_soft_reset_i),
        .I2(s2mm_hrd_resetn),
        .I3(min_assert_sftrst),
        .I4(run_stop_d1_reg),
        .I5(s2mm_soft_reset),
        .O(\dmacr_i_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    sig_s2mm_dm_prmry_resetn_inferred_i_1
       (.I0(min_assert_sftrst),
        .I1(s2mm_hrd_resetn),
        .I2(s_soft_reset_i),
        .I3(halt_i_reg_0),
        .O(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_vdma_0_cdc_sync__parameterized0_12
   (scndry_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk);
  output scndry_out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire p_level_in_d1_cdc_from;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_vdma_0_cdc_sync__parameterized0_13
   (\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ,
    scndry_out,
    SR,
    s_soft_reset_i_reg,
    min_assert_sftrst,
    prmry_min_assert_sftrst,
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ,
    s_soft_reset_i_d1,
    s_soft_reset_i,
    prmry_min_count0,
    axis_min_assert_sftrst,
    m_axis_mm2s_aclk,
    m_axi_mm2s_aclk);
  output \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  output scndry_out;
  output [0:0]SR;
  output s_soft_reset_i_reg;
  input min_assert_sftrst;
  input prmry_min_assert_sftrst;
  input \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;
  input prmry_min_count0;
  input axis_min_assert_sftrst;
  input m_axis_mm2s_aclk;
  input m_axi_mm2s_aclk;

  wire \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  wire \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ;
  wire [0:0]SR;
  wire axis_min_assert_sftrst;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire min_assert_sftrst;
  wire p_level_in_d1_cdc_from;
  wire prmry_min_assert_sftrst;
  wire prmry_min_count0;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire s_soft_reset_i_reg;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(axis_min_assert_sftrst),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAA8FFFFAAA8AAA8)) 
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_i_1 
       (.I0(min_assert_sftrst),
        .I1(scndry_out),
        .I2(prmry_min_assert_sftrst),
        .I3(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ),
        .I4(s_soft_reset_i_d1),
        .I5(s_soft_reset_i),
        .O(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ));
  LUT6 #(
    .INIT(64'h00FFFFFFF2F2F2F2)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_1 
       (.I0(s_soft_reset_i),
        .I1(s_soft_reset_i_d1),
        .I2(prmry_min_count0),
        .I3(scndry_out),
        .I4(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ),
        .I5(prmry_min_assert_sftrst),
        .O(s_soft_reset_i_reg));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_1 
       (.I0(scndry_out),
        .I1(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ),
        .I2(prmry_min_assert_sftrst),
        .I3(s_soft_reset_i_d1),
        .I4(s_soft_reset_i),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_vdma_0_cdc_sync__parameterized0_16
   (scndry_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk);
  output scndry_out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  wire m_axi_mm2s_aclk;
  wire p_level_in_d1_cdc_from;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_vdma_0_cdc_sync__parameterized0_17
   (scndry_out,
    lite_min_assert_sftrst,
    s_axi_lite_aclk,
    m_axi_mm2s_aclk);
  output scndry_out;
  input lite_min_assert_sftrst;
  input s_axi_lite_aclk;
  input m_axi_mm2s_aclk;

  wire lite_min_assert_sftrst;
  wire m_axi_mm2s_aclk;
  wire p_level_in_d1_cdc_from;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(lite_min_assert_sftrst),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_vdma_0_cdc_sync__parameterized0_19
   (scndry_out,
    prmry_in,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk);
  output scndry_out;
  input prmry_in;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;

  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire p_level_in_d1_cdc_from;
  wire prmry_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_vdma_0_cdc_sync__parameterized0_20
   (\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ,
    \dmacr_i_reg[0] ,
    prmry_in,
    prmry_reset2,
    \dmacr_i_reg[2] ,
    halt_i_reg,
    reset_counts_reg,
    min_assert_sftrst,
    s_soft_reset_i,
    halt_i_reg_0,
    halt_i_reg_1,
    stop,
    mm2s_soft_reset,
    mm2s_axi2ip_wrce,
    D,
    assert_sftrst_d1,
    halt_i_reg_2,
    halt_i0,
    reset_counts,
    out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ,
    s_axi_lite_aclk,
    m_axi_mm2s_aclk);
  output \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  output \dmacr_i_reg[0] ;
  output prmry_in;
  output prmry_reset2;
  output \dmacr_i_reg[2] ;
  output halt_i_reg;
  output reset_counts_reg;
  input min_assert_sftrst;
  input s_soft_reset_i;
  input halt_i_reg_0;
  input [0:0]halt_i_reg_1;
  input stop;
  input mm2s_soft_reset;
  input [0:0]mm2s_axi2ip_wrce;
  input [0:0]D;
  input assert_sftrst_d1;
  input halt_i_reg_2;
  input halt_i0;
  input reset_counts;
  input out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  input s_axi_lite_aclk;
  input m_axi_mm2s_aclk;

  wire [0:0]D;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  wire \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  wire assert_sftrst_d1;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[2] ;
  wire halt_i0;
  wire halt_i_reg;
  wire halt_i_reg_0;
  wire [0:0]halt_i_reg_1;
  wire halt_i_reg_2;
  wire m_axi_mm2s_aclk;
  wire min_assert_sftrst;
  wire [0:0]mm2s_axi2ip_wrce;
  wire mm2s_hrd_resetn;
  wire mm2s_soft_reset;
  wire out;
  wire p_level_in_d1_cdc_from;
  wire prmry_in;
  wire prmry_reset2;
  wire reset_counts;
  wire reset_counts_reg;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_soft_reset_i;
  wire stop;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(mm2s_hrd_resetn),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1 
       (.I0(s_soft_reset_i),
        .I1(mm2s_hrd_resetn),
        .I2(min_assert_sftrst),
        .O(prmry_in));
  LUT1 #(
    .INIT(2'h1)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to_i_1 
       (.I0(mm2s_hrd_resetn),
        .O(prmry_reset2));
  LUT6 #(
    .INIT(64'hAE00AE000000AE00)) 
    \I_DMA_REGISTER/reset_counts_i_1 
       (.I0(reset_counts),
        .I1(mm2s_soft_reset),
        .I2(out),
        .I3(mm2s_hrd_resetn),
        .I4(assert_sftrst_d1),
        .I5(min_assert_sftrst),
        .O(reset_counts_reg));
  LUT6 #(
    .INIT(64'hEA00EA000000EA00)) 
    \dmacr_i[2]_i_1 
       (.I0(mm2s_soft_reset),
        .I1(mm2s_axi2ip_wrce),
        .I2(D),
        .I3(mm2s_hrd_resetn),
        .I4(assert_sftrst_d1),
        .I5(min_assert_sftrst),
        .O(\dmacr_i_reg[2] ));
  LUT5 #(
    .INIT(32'hAAAA0888)) 
    halt_i_i_1
       (.I0(prmry_in),
        .I1(halt_i_reg_2),
        .I2(halt_i_reg_0),
        .I3(halt_i_reg_1),
        .I4(halt_i0),
        .O(halt_i_reg));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    run_stop_d1_i_1
       (.I0(halt_i_reg_1),
        .I1(s_soft_reset_i),
        .I2(mm2s_hrd_resetn),
        .I3(min_assert_sftrst),
        .I4(stop),
        .I5(mm2s_soft_reset),
        .O(\dmacr_i_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    sig_mm2s_dm_prmry_resetn_inferred_i_1
       (.I0(min_assert_sftrst),
        .I1(mm2s_hrd_resetn),
        .I2(s_soft_reset_i),
        .I3(halt_i_reg_0),
        .O(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_vdma_0_cdc_sync__parameterized0_3
   (\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ,
    scndry_out,
    SR,
    s_soft_reset_i_reg,
    min_assert_sftrst,
    prmry_min_assert_sftrst,
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ,
    s_soft_reset_i_d1,
    s_soft_reset_i,
    prmry_min_count0,
    axis_min_assert_sftrst,
    s_axis_s2mm_aclk,
    m_axi_s2mm_aclk);
  output \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  output scndry_out;
  output [0:0]SR;
  output s_soft_reset_i_reg;
  input min_assert_sftrst;
  input prmry_min_assert_sftrst;
  input \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;
  input prmry_min_count0;
  input axis_min_assert_sftrst;
  input s_axis_s2mm_aclk;
  input m_axi_s2mm_aclk;

  wire \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  wire \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ;
  wire [0:0]SR;
  wire axis_min_assert_sftrst;
  wire m_axi_s2mm_aclk;
  wire min_assert_sftrst;
  wire p_level_in_d1_cdc_from;
  wire prmry_min_assert_sftrst;
  wire prmry_min_count0;
  wire s_axis_s2mm_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire s_soft_reset_i_reg;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(axis_min_assert_sftrst),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAA8FFFFAAA8AAA8)) 
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_i_1__0 
       (.I0(min_assert_sftrst),
        .I1(scndry_out),
        .I2(prmry_min_assert_sftrst),
        .I3(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ),
        .I4(s_soft_reset_i_d1),
        .I5(s_soft_reset_i),
        .O(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ));
  LUT6 #(
    .INIT(64'h00FFFFFFF2F2F2F2)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_1__0 
       (.I0(s_soft_reset_i),
        .I1(s_soft_reset_i_d1),
        .I2(prmry_min_count0),
        .I3(scndry_out),
        .I4(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ),
        .I5(prmry_min_assert_sftrst),
        .O(s_soft_reset_i_reg));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_1__0 
       (.I0(scndry_out),
        .I1(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ),
        .I2(prmry_min_assert_sftrst),
        .I3(s_soft_reset_i_d1),
        .I4(s_soft_reset_i),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_vdma_0_cdc_sync__parameterized0_6
   (scndry_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ,
    m_axi_s2mm_aclk,
    s_axi_lite_aclk);
  output scndry_out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  input m_axi_s2mm_aclk;
  input s_axi_lite_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  wire m_axi_s2mm_aclk;
  wire p_level_in_d1_cdc_from;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_vdma_0_cdc_sync__parameterized0_7
   (scndry_out,
    lite_min_assert_sftrst,
    s_axi_lite_aclk,
    m_axi_s2mm_aclk);
  output scndry_out;
  input lite_min_assert_sftrst;
  input s_axi_lite_aclk;
  input m_axi_s2mm_aclk;

  wire lite_min_assert_sftrst;
  wire m_axi_s2mm_aclk;
  wire p_level_in_d1_cdc_from;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(lite_min_assert_sftrst),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_vdma_0_cdc_sync__parameterized0_9
   (scndry_out,
    prmry_in,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk);
  output scndry_out;
  input prmry_in;
  input m_axi_s2mm_aclk;
  input s_axis_s2mm_aclk;

  wire m_axi_s2mm_aclk;
  wire p_level_in_d1_cdc_from;
  wire prmry_in;
  wire s_axis_s2mm_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_vdma_0_cdc_sync__parameterized1
   (s2mm_fsync_out_i,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ,
    m_axi_s2mm_aclk,
    SR,
    s_axis_s2mm_aclk,
    s2mm_dmac2cdc_fsync_out);
  output s2mm_fsync_out_i;
  input [0:0]\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input s_axis_s2mm_aclk;
  input s2mm_dmac2cdc_fsync_out;

  wire [0:0]\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s2mm_dmac2cdc_fsync_out;
  wire s2mm_fsync_out_i;
  wire s_axis_s2mm_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(s2mm_fsync_out_i),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__13 
       (.I0(p_in_d1_cdc_from),
        .I1(s2mm_dmac2cdc_fsync_out),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(SR));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_vdma_0_cdc_sync__parameterized1_53
   (p_in_d1_cdc_from,
    s2mm_packet_sof,
    SR,
    prmry_in_xored,
    s_axis_s2mm_aclk,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ,
    m_axi_s2mm_aclk);
  output p_in_d1_cdc_from;
  output s2mm_packet_sof;
  input [0:0]SR;
  input prmry_in_xored;
  input s_axis_s2mm_aclk;
  input [0:0]\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ;
  input m_axi_s2mm_aclk;

  wire [0:0]\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s2mm_packet_sof;
  wire s_axis_s2mm_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(s2mm_packet_sof),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_vdma_0_cdc_sync__parameterized1_54
   (\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ,
    E,
    D,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_1 ,
    scndry_reset2,
    s_axis_s2mm_aclk,
    SR,
    m_axi_s2mm_aclk,
    s2mm_fsync_out_i,
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg ,
    Q,
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0 ,
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_1 ,
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_2 ,
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[0] ,
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_3 );
  output \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ;
  output [0:0]E;
  output [0:0]D;
  output \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_1 ;
  input scndry_reset2;
  input s_axis_s2mm_aclk;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input s2mm_fsync_out_i;
  input \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg ;
  input [0:0]Q;
  input \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0 ;
  input \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_1 ;
  input \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_2 ;
  input [0:0]\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[0] ;
  input \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_3 ;

  wire [0:0]D;
  wire [0:0]E;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_1 ;
  wire [0:0]\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[0] ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_1 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_2 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_3 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s2mm_fsync_out_i;
  wire s_axis_s2mm_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire scndry_reset2;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(scndry_reset2));
  LUT2 #(
    .INIT(4'h6)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__9 
       (.I0(p_in_d1_cdc_from),
        .I1(s2mm_fsync_out_i),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[0]_i_1 
       (.I0(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[0] ),
        .I1(Q),
        .I2(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .O(D));
  LUT6 #(
    .INIT(64'hFFFFFFFBAAAAAAAA)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_2 
       (.I0(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I1(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg ),
        .I2(Q),
        .I3(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0 ),
        .I4(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_1 ),
        .I5(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_2 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_i_1 
       (.I0(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I1(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_3 ),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_1 ));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_vdma_0_cdc_sync__parameterized1_55
   (mm2s_fsync_out_i,
    all_lines_xfred,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ,
    m_axi_mm2s_aclk,
    SR,
    m_axis_mm2s_aclk,
    \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg ,
    mm2s_dmac2cdc_fsync_out);
  output mm2s_fsync_out_i;
  output all_lines_xfred;
  input [0:0]\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input m_axis_mm2s_aclk;
  input \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg ;
  input mm2s_dmac2cdc_fsync_out;

  wire [0:0]\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  wire \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg ;
  wire [0:0]SR;
  wire all_lines_xfred;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire mm2s_dmac2cdc_fsync_out;
  wire mm2s_fsync_out_i;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(mm2s_fsync_out_i),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__12 
       (.I0(p_in_d1_cdc_from),
        .I1(mm2s_dmac2cdc_fsync_out),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(SR));
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_LINEBUF_NO_SOF.all_lines_xfred_i_1 
       (.I0(mm2s_fsync_out_i),
        .I1(\GEN_LINEBUF_NO_SOF.all_lines_xfred_reg ),
        .O(all_lines_xfred));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_vdma_0_cdc_sync__parameterized1_56
   (p_in_d1_cdc_from,
    mm2s_packet_sof,
    SR,
    prmry_in_xored,
    m_axis_mm2s_aclk,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ,
    m_axi_mm2s_aclk);
  output p_in_d1_cdc_from;
  output mm2s_packet_sof;
  input [0:0]SR;
  input prmry_in_xored;
  input m_axis_mm2s_aclk;
  input [0:0]\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ;
  input m_axi_mm2s_aclk;

  wire [0:0]\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire mm2s_packet_sof;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(mm2s_packet_sof),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_vdma_0_cdc_sync__parameterized1_69
   (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ,
    mm2s_axi2ip_wrce,
    \dmacr_i_reg[2] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ,
    SR,
    s_axi_lite_aclk,
    prmry_reset2,
    m_axi_mm2s_aclk,
    D,
    mm2s_prmry_resetn,
    mm2s_soft_reset,
    stop,
    mm2s_dmacr,
    mm2s_ioc_irq_set,
    out,
    prepare_wrce_d1,
    lite_wr_addr_phase_finished_data_phase_started,
    wvalid,
    ioc_irq_reg,
    ch1_dly_irq_set,
    dly_irq_reg);
  output [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ;
  output [8:0]mm2s_axi2ip_wrce;
  output \dmacr_i_reg[2] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input prmry_reset2;
  input m_axi_mm2s_aclk;
  input [10:0]D;
  input mm2s_prmry_resetn;
  input mm2s_soft_reset;
  input stop;
  input [1:0]mm2s_dmacr;
  input mm2s_ioc_irq_set;
  input [5:0]out;
  input prepare_wrce_d1;
  input lite_wr_addr_phase_finished_data_phase_started;
  input wvalid;
  input ioc_irq_reg;
  input ch1_dly_irq_set;
  input dly_irq_reg;

  wire [10:0]D;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address2_i[31]_i_2_n_0 ;
  wire [0:0]SR;
  wire ch1_dly_irq_set;
  wire dly_irq_reg;
  wire \dmacr_i[0]_i_2_n_0 ;
  wire \dmacr_i[1]_i_2_n_0 ;
  wire \dmacr_i_reg[2] ;
  wire ioc_irq_reg;
  wire lite_wr_addr_phase_finished_data_phase_started;
  wire m_axi_mm2s_aclk;
  wire [8:0]mm2s_axi2ip_wrce;
  wire [1:0]mm2s_dmacr;
  wire mm2s_ioc_irq_set;
  wire mm2s_prmry_resetn;
  wire mm2s_soft_reset;
  wire [5:0]out;
  wire p_in_d1_cdc_from;
  wire prepare_wrce_d1;
  wire prepare_wrce_pulse_mm2s;
  wire prmry_in_xored;
  wire prmry_reset2;
  wire \reg_module_vsize[12]_i_2_n_0 ;
  wire s_axi_lite_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;
  wire stop;
  wire wvalid;

  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[3]),
        .I3(\reg_module_vsize[12]_i_2_n_0 ),
        .O(mm2s_axi2ip_wrce[5]));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0 ),
        .I4(mm2s_prmry_resetn),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2 
       (.I0(D[6]),
        .I1(D[7]),
        .I2(D[8]),
        .I3(D[9]),
        .I4(D[10]),
        .I5(mm2s_axi2ip_wrce[0]),
        .O(\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0 ));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(prepare_wrce_pulse_mm2s),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(SR));
  LUT4 #(
    .INIT(16'h9AAA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__7 
       (.I0(p_in_d1_cdc_from),
        .I1(prepare_wrce_d1),
        .I2(lite_wr_addr_phase_finished_data_phase_started),
        .I3(wvalid),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(prmry_reset2));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i[31]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[3]),
        .I3(\reg_module_vsize[12]_i_2_n_0 ),
        .O(mm2s_axi2ip_wrce[6]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i[31]_i_1 
       (.I0(out[3]),
        .I1(out[2]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address2_i[31]_i_2_n_0 ),
        .O(mm2s_axi2ip_wrce[7]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i[31]_i_2 
       (.I0(out[5]),
        .I1(prepare_wrce_pulse_mm2s),
        .I2(out[4]),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address2_i[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i[31]_i_1 
       (.I0(out[3]),
        .I1(out[2]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address2_i[31]_i_2_n_0 ),
        .O(mm2s_axi2ip_wrce[8]));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/dly_irq_i_1 
       (.I0(D[2]),
        .I1(mm2s_axi2ip_wrce[1]),
        .I2(ch1_dly_irq_set),
        .I3(dly_irq_reg),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/ioc_irq_i_1 
       (.I0(D[1]),
        .I1(mm2s_axi2ip_wrce[1]),
        .I2(mm2s_ioc_irq_set),
        .I3(ioc_irq_reg),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    dma_interr_i_2
       (.I0(\dmacr_i[1]_i_2_n_0 ),
        .I1(out[3]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(out[2]),
        .I5(out[4]),
        .O(mm2s_axi2ip_wrce[1]));
  LUT3 #(
    .INIT(8'h20)) 
    \dmacr_i[0]_i_1 
       (.I0(\dmacr_i[0]_i_2_n_0 ),
        .I1(mm2s_soft_reset),
        .I2(mm2s_prmry_resetn),
        .O(\dmacr_i_reg[2] ));
  LUT6 #(
    .INIT(64'h0000454045404540)) 
    \dmacr_i[0]_i_2 
       (.I0(stop),
        .I1(D[0]),
        .I2(mm2s_axi2ip_wrce[0]),
        .I3(mm2s_dmacr[0]),
        .I4(mm2s_ioc_irq_set),
        .I5(mm2s_dmacr[1]),
        .O(\dmacr_i[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dmacr_i[1]_i_1 
       (.I0(\dmacr_i[1]_i_2_n_0 ),
        .I1(out[3]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(out[2]),
        .I5(out[4]),
        .O(mm2s_axi2ip_wrce[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \dmacr_i[1]_i_2 
       (.I0(prepare_wrce_pulse_mm2s),
        .I1(out[5]),
        .O(\dmacr_i[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    prmtr_updt_complete_i_i_1
       (.I0(out[0]),
        .I1(out[3]),
        .I2(out[1]),
        .I3(\reg_module_vsize[12]_i_2_n_0 ),
        .I4(mm2s_dmacr[0]),
        .I5(mm2s_prmry_resetn),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \ptr_ref_i[4]_i_1 
       (.I0(out[3]),
        .I1(out[4]),
        .I2(\dmacr_i[1]_i_2_n_0 ),
        .I3(out[0]),
        .I4(out[1]),
        .I5(out[2]),
        .O(mm2s_axi2ip_wrce[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \reg_module_hsize[15]_i_1 
       (.I0(out[0]),
        .I1(out[3]),
        .I2(out[1]),
        .I3(\reg_module_vsize[12]_i_2_n_0 ),
        .O(mm2s_axi2ip_wrce[4]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \reg_module_vsize[12]_i_1 
       (.I0(out[0]),
        .I1(out[3]),
        .I2(out[1]),
        .I3(\reg_module_vsize[12]_i_2_n_0 ),
        .O(mm2s_axi2ip_wrce[3]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \reg_module_vsize[12]_i_2 
       (.I0(out[4]),
        .I1(prepare_wrce_pulse_mm2s),
        .I2(out[5]),
        .I3(out[2]),
        .O(\reg_module_vsize[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_vdma_0_cdc_sync__parameterized1_70
   (irqdelay_wren_i0,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7] ,
    irqthresh_wren_i0,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[0] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ,
    s2mm_axi2ip_wrce,
    SR,
    s_axi_lite_aclk,
    prmry_reset2_0,
    m_axi_s2mm_aclk,
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ,
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ,
    s2mm_dmacr,
    \dmacr_i_reg[0] ,
    s2mm_ioc_irq_set,
    s2mm_prmry_resetn,
    out,
    prepare_wrce_d1,
    lite_wr_addr_phase_finished_data_phase_started,
    wvalid,
    lsize_mismatch_err,
    lsize_err_reg,
    ioc_irq_reg,
    ch2_dly_irq_set,
    dly_irq_reg,
    lsize_more_mismatch_err,
    lsize_more_err_reg);
  output irqdelay_wren_i0;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7] ;
  output irqthresh_wren_i0;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[0] ;
  output [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ;
  output [7:0]s2mm_axi2ip_wrce;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input prmry_reset2_0;
  input m_axi_s2mm_aclk;
  input \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ;
  input \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ;
  input [12:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ;
  input [1:0]s2mm_dmacr;
  input \dmacr_i_reg[0] ;
  input s2mm_ioc_irq_set;
  input s2mm_prmry_resetn;
  input [5:0]out;
  input prepare_wrce_d1;
  input lite_wr_addr_phase_finished_data_phase_started;
  input wvalid;
  input lsize_mismatch_err;
  input lsize_err_reg;
  input ioc_irq_reg;
  input ch2_dly_irq_set;
  input dly_irq_reg;
  input lsize_more_mismatch_err;
  input lsize_more_err_reg;

  wire \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2__0_n_0 ;
  wire [12:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[0] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ;
  wire [0:0]SR;
  wire ch2_dly_irq_set;
  wire dly_irq_reg;
  wire \dmacr_i[1]_i_2__0_n_0 ;
  wire \dmacr_i_reg[0] ;
  wire ioc_irq_reg;
  wire irqdelay_wren_i0;
  wire irqthresh_wren_i0;
  wire lite_wr_addr_phase_finished_data_phase_started;
  wire lsize_err_reg;
  wire lsize_mismatch_err;
  wire lsize_more_err_reg;
  wire lsize_more_mismatch_err;
  wire m_axi_s2mm_aclk;
  wire [5:0]out;
  wire p_in_d1_cdc_from;
  wire prepare_wrce_d1;
  wire prepare_wrce_pulse_s2mm;
  wire prmry_in_xored;
  wire prmry_reset2_0;
  wire \reg_module_vsize[12]_i_2__0_n_0 ;
  wire [7:0]s2mm_axi2ip_wrce;
  wire [1:0]s2mm_dmacr;
  wire s2mm_ioc_irq_set;
  wire s2mm_prmry_resetn;
  wire s_axi_lite_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;
  wire wvalid;

  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_1 
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[5]),
        .I3(\DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0 ),
        .O(s2mm_axi2ip_wrce[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2 
       (.I0(out[4]),
        .I1(prepare_wrce_pulse_s2mm),
        .I2(out[3]),
        .I3(out[1]),
        .O(\DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_1 
       (.I0(out[0]),
        .I1(out[5]),
        .I2(out[2]),
        .I3(\DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0 ),
        .O(s2mm_axi2ip_wrce[4]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_1__0 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7] ),
        .I1(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ),
        .O(irqdelay_wren_i0));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_1__0 
       (.I0(\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2__0_n_0 ),
        .I1(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] [8]),
        .I2(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] [7]),
        .I3(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] [9]),
        .I4(s2mm_prmry_resetn),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2__0 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7] ),
        .I1(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] [6]),
        .I2(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] [5]),
        .I3(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] [10]),
        .I4(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] [11]),
        .I5(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] [12]),
        .O(\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_1__0 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7] ),
        .I1(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ),
        .O(irqthresh_wren_i0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(prmry_reset2_0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(prmry_reset2_0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(prmry_reset2_0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(prmry_reset2_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(prepare_wrce_pulse_s2mm),
        .R(prmry_reset2_0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(prmry_reset2_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(SR));
  LUT4 #(
    .INIT(16'h9AAA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__8 
       (.I0(p_in_d1_cdc_from),
        .I1(prepare_wrce_d1),
        .I2(lite_wr_addr_phase_finished_data_phase_started),
        .I3(wvalid),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(prmry_reset2_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(prmry_reset2_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(prmry_reset2_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(prmry_reset2_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(prmry_reset2_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i[31]_i_1__0 
       (.I0(out[0]),
        .I1(out[5]),
        .I2(out[2]),
        .I3(\DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0 ),
        .O(s2mm_axi2ip_wrce[5]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i[31]_i_1__0 
       (.I0(out[0]),
        .I1(out[5]),
        .I2(\dmacr_i[1]_i_2__0_n_0 ),
        .O(s2mm_axi2ip_wrce[6]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i[31]_i_1__0 
       (.I0(out[5]),
        .I1(out[0]),
        .I2(\dmacr_i[1]_i_2__0_n_0 ),
        .O(s2mm_axi2ip_wrce[7]));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/dly_irq_i_1__0 
       (.I0(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] [3]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_0 ),
        .I2(ch2_dly_irq_set),
        .I3(dly_irq_reg),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/ioc_irq_i_1__0 
       (.I0(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] [2]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_0 ),
        .I2(s2mm_ioc_irq_set),
        .I3(ioc_irq_reg),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/lsize_err_i_1 
       (.I0(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] [1]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_0 ),
        .I2(lsize_mismatch_err),
        .I3(lsize_err_reg),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/lsize_more_err_i_1 
       (.I0(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] [4]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_0 ),
        .I2(lsize_more_mismatch_err),
        .I3(lsize_more_err_reg),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h40)) 
    dma_interr_i_2__0
       (.I0(out[5]),
        .I1(out[0]),
        .I2(\dmacr_i[1]_i_2__0_n_0 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF47FF47FF47)) 
    \dmacr_i[0]_i_2__0 
       (.I0(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] [0]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7] ),
        .I2(s2mm_dmacr[0]),
        .I3(\dmacr_i_reg[0] ),
        .I4(s2mm_dmacr[1]),
        .I5(s2mm_ioc_irq_set),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \dmacr_i[1]_i_1__0 
       (.I0(out[5]),
        .I1(out[0]),
        .I2(\dmacr_i[1]_i_2__0_n_0 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \dmacr_i[1]_i_2__0 
       (.I0(out[1]),
        .I1(out[3]),
        .I2(prepare_wrce_pulse_s2mm),
        .I3(out[4]),
        .I4(out[2]),
        .O(\dmacr_i[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    prmtr_updt_complete_i_i_1__0
       (.I0(out[0]),
        .I1(out[5]),
        .I2(out[2]),
        .I3(\reg_module_vsize[12]_i_2__0_n_0 ),
        .I4(s2mm_prmry_resetn),
        .I5(s2mm_dmacr[0]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ptr_ref_i[4]_i_1__0 
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[5]),
        .I3(\DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0 ),
        .O(s2mm_axi2ip_wrce[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \reg_module_hsize[15]_i_1__0 
       (.I0(out[0]),
        .I1(out[5]),
        .I2(out[2]),
        .I3(\reg_module_vsize[12]_i_2__0_n_0 ),
        .O(s2mm_axi2ip_wrce[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \reg_module_vsize[12]_i_1__0 
       (.I0(out[0]),
        .I1(out[5]),
        .I2(out[2]),
        .I3(\reg_module_vsize[12]_i_2__0_n_0 ),
        .O(s2mm_axi2ip_wrce[2]));
  LUT4 #(
    .INIT(16'h0040)) 
    \reg_module_vsize[12]_i_2__0 
       (.I0(out[4]),
        .I1(prepare_wrce_pulse_s2mm),
        .I2(out[3]),
        .I3(out[1]),
        .O(\reg_module_vsize[12]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_vdma_0_cdc_sync__parameterized2
   (mm2s_introut,
    prmry_reset2,
    mm2s_ip2axi_introut,
    m_axi_mm2s_aclk,
    SR,
    s_axi_lite_aclk);
  output mm2s_introut;
  input prmry_reset2;
  input mm2s_ip2axi_introut;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input s_axi_lite_aclk;

  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire mm2s_introut;
  wire mm2s_ip2axi_introut;
  wire p_level_in_d1_cdc_from;
  wire prmry_reset2;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(mm2s_introut),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_introut),
        .Q(p_level_in_d1_cdc_from),
        .R(prmry_reset2));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_vdma_0_cdc_sync__parameterized2_68
   (s2mm_introut,
    prmry_reset2_0,
    s2mm_ip2axi_introut,
    m_axi_s2mm_aclk,
    SR,
    s_axi_lite_aclk);
  output s2mm_introut;
  input prmry_reset2_0;
  input s2mm_ip2axi_introut;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input s_axi_lite_aclk;

  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_level_in_d1_cdc_from;
  wire prmry_reset2_0;
  wire s2mm_introut;
  wire s2mm_ip2axi_introut;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s2mm_introut),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_introut),
        .Q(p_level_in_d1_cdc_from),
        .R(prmry_reset2_0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_vdma_0_cdc_sync__parameterized3
   (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    wr_en,
    E,
    sig_m_valid_out_reg,
    s_axis_fifo_ainit_nosync,
    s_valid0,
    SR,
    s2mm_halt,
    m_axi_s2mm_aclk,
    scndry_reset2,
    s_axis_s2mm_aclk,
    s2mm_fsync_out_i,
    \gf36e1_inst.sngfifo36e1 ,
    M_VALID,
    out,
    full,
    Q,
    M_Last,
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg );
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output wr_en;
  output [0:0]E;
  output sig_m_valid_out_reg;
  output s_axis_fifo_ainit_nosync;
  output s_valid0;
  input [0:0]SR;
  input s2mm_halt;
  input m_axi_s2mm_aclk;
  input scndry_reset2;
  input s_axis_s2mm_aclk;
  input s2mm_fsync_out_i;
  input \gf36e1_inst.sngfifo36e1 ;
  input M_VALID;
  input out;
  input full;
  input [0:0]Q;
  input M_Last;
  input \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg ;

  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg ;
  wire M_Last;
  wire M_VALID;
  wire [0:0]Q;
  wire [0:0]SR;
  wire full;
  wire \gf36e1_inst.sngfifo36e1 ;
  wire m_axi_s2mm_aclk;
  wire out;
  wire p_level_in_d1_cdc_from;
  wire s2mm_fsync_out_i;
  wire s2mm_halt;
  wire s_axis_fifo_ainit_nosync;
  wire s_axis_s2mm_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_valid0;
  wire scndry_reset2;
  wire sig_m_valid_out_reg;
  wire wr_en;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_halt),
        .Q(p_level_in_d1_cdc_from),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF02000000)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_i_1 
       (.I0(M_VALID),
        .I1(s_axis_fifo_ainit_nosync),
        .I2(full),
        .I3(M_Last),
        .I4(\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg ),
        .I5(s2mm_fsync_out_i),
        .O(sig_m_valid_out_reg));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAAAA)) 
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_2 
       (.I0(sig_m_valid_out_reg),
        .I1(Q),
        .I2(M_VALID),
        .I3(s_axis_fifo_ainit_nosync),
        .I4(full),
        .I5(M_Last),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    fg_builtin_fifo_inst_i_1
       (.I0(s2mm_fsync_out_i),
        .I1(\gf36e1_inst.sngfifo36e1 ),
        .I2(M_VALID),
        .I3(out),
        .I4(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .I5(full),
        .O(wr_en));
  LUT5 #(
    .INIT(32'h00000200)) 
    s_valid_i_1__0
       (.I0(M_VALID),
        .I1(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .I2(full),
        .I3(\gf36e1_inst.sngfifo36e1 ),
        .I4(s2mm_fsync_out_i),
        .O(s_valid0));
  LUT2 #(
    .INIT(4'hB)) 
    sig_last_skid_reg_i_1
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .I1(out),
        .O(s_axis_fifo_ainit_nosync));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_vdma_0_cdc_sync__parameterized3_57
   (mm2s_all_lines_xfred,
    scndry_reset2,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ,
    m_axis_mm2s_aclk,
    SR,
    m_axi_mm2s_aclk);
  output mm2s_all_lines_xfred;
  input scndry_reset2;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  input m_axis_mm2s_aclk;
  input [0:0]SR;
  input m_axi_mm2s_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire mm2s_all_lines_xfred;
  wire p_level_in_d1_cdc_from;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_reset2;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(mm2s_all_lines_xfred),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ),
        .Q(p_level_in_d1_cdc_from),
        .R(scndry_reset2));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_vdma_0_cdc_sync__parameterized3_58
   (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    m_axis_fifo_ainit_nosync,
    m_axis_mm2s_tready_0,
    SR,
    mm2s_halt,
    m_axi_mm2s_aclk,
    scndry_reset2,
    m_axis_mm2s_aclk,
    mm2s_axis_resetn,
    m_axis_mm2s_tready,
    mm2s_fsync_out_i);
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output m_axis_fifo_ainit_nosync;
  output m_axis_mm2s_tready_0;
  input [0:0]SR;
  input mm2s_halt;
  input m_axi_mm2s_aclk;
  input scndry_reset2;
  input m_axis_mm2s_aclk;
  input mm2s_axis_resetn;
  input m_axis_mm2s_tready;
  input mm2s_fsync_out_i;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire m_axis_fifo_ainit_nosync;
  wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tready_0;
  wire mm2s_axis_resetn;
  wire mm2s_fsync_out_i;
  wire mm2s_halt;
  wire p_level_in_d1_cdc_from;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_reset2;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_halt),
        .Q(p_level_in_d1_cdc_from),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_i_1 
       (.I0(m_axis_mm2s_tready),
        .I1(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .I2(mm2s_axis_resetn),
        .I3(mm2s_fsync_out_i),
        .O(m_axis_mm2s_tready_0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[31]_i_1 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .I1(mm2s_axis_resetn),
        .O(m_axis_fifo_ainit_nosync));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_vdma_0_cdc_sync__parameterized3_59
   (mm2s_fifo_pipe_empty,
    scndry_reset2,
    fifo_pipe_empty,
    m_axis_mm2s_aclk,
    SR,
    m_axi_mm2s_aclk);
  output mm2s_fifo_pipe_empty;
  input scndry_reset2;
  input fifo_pipe_empty;
  input m_axis_mm2s_aclk;
  input [0:0]SR;
  input m_axi_mm2s_aclk;

  wire [0:0]SR;
  wire fifo_pipe_empty;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire mm2s_fifo_pipe_empty;
  wire p_level_in_d1_cdc_from;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_reset2;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(mm2s_fifo_pipe_empty),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_pipe_empty),
        .Q(p_level_in_d1_cdc_from),
        .R(scndry_reset2));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_vdma_0_cntr_incr_decr_addn_f
   (fifo_full_p1,
    Q,
    sig_last_dbeat_reg,
    sig_s_ready_out_reg,
    sig_posted_to_axi_reg,
    sig_next_calc_error_reg_reg,
    FIFO_Full_reg,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    sig_mstr2data_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    sig_dqual_reg_empty_reg,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg_0,
    sig_dqual_reg_empty_reg_1,
    sig_dqual_reg_empty_reg_2,
    sig_halt_reg,
    sig_halt_cmplt_reg,
    sig_addr_posted_cntr,
    sig_m_valid_dup_i_2__0,
    sig_last_mmap_dbeat_reg,
    sig_dqual_reg_full,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  output sig_last_dbeat_reg;
  output sig_s_ready_out_reg;
  output sig_posted_to_axi_reg;
  output sig_next_calc_error_reg_reg;
  input FIFO_Full_reg;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input sig_mstr2data_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input sig_dqual_reg_empty_reg;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg_0;
  input sig_dqual_reg_empty_reg_1;
  input sig_dqual_reg_empty_reg_2;
  input sig_halt_reg;
  input sig_halt_cmplt_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_m_valid_dup_i_2__0;
  input sig_last_mmap_dbeat_reg;
  input sig_dqual_reg_full;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_empty_reg_2;
  wire sig_dqual_reg_full;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_mmap_dbeat_reg;
  wire sig_m_valid_dup_i_2__0;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_i_5_n_0;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_posted_to_axi_reg;
  wire sig_s_ready_out_reg;
  wire sig_stream_rst;

  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'h80008028)) 
    FIFO_Full_i_1__7
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(FIFO_Full_reg),
        .I3(sig_last_dbeat_reg),
        .I4(Q[2]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h65559AAA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__7 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I2(sig_mstr2data_cmd_valid),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I4(sig_last_dbeat_reg),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAAAA5595AA6AAAAA)) 
    \INFERRED_GEN.cnt_i[1]_i_1__7 
       (.I0(Q[1]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(sig_mstr2data_cmd_valid),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I4(Q[0]),
        .I5(sig_last_dbeat_reg),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'h1222222E)) 
    \INFERRED_GEN.cnt_i[2]_i_1__7 
       (.I0(Q[2]),
        .I1(sig_last_dbeat_reg),
        .I2(FIFO_Full_reg),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    sig_halt_cmplt_i_3
       (.I0(sig_halt_cmplt_reg),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_addr_posted_cntr[0]),
        .O(sig_next_calc_error_reg_reg));
  LUT6 #(
    .INIT(64'hFF010000FFFFFFFF)) 
    sig_m_valid_dup_i_3
       (.I0(sig_m_valid_dup_i_2__0),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_halt_reg),
        .I4(sig_last_mmap_dbeat_reg),
        .I5(sig_dqual_reg_full),
        .O(sig_posted_to_axi_reg));
  LUT6 #(
    .INIT(64'h000000000000FF80)) 
    sig_next_calc_error_reg_i_2
       (.I0(sig_s_ready_out_reg),
        .I1(sig_dqual_reg_empty_reg),
        .I2(sig_next_sequential_reg),
        .I3(sig_dqual_reg_empty),
        .I4(sig_dqual_reg_empty_reg_0),
        .I5(sig_next_calc_error_reg_i_5_n_0),
        .O(sig_last_dbeat_reg));
  LUT5 #(
    .INIT(32'h40404000)) 
    sig_next_calc_error_reg_i_3
       (.I0(sig_posted_to_axi_reg),
        .I1(sig_next_calc_error_reg_reg),
        .I2(sig_dqual_reg_empty_reg_1),
        .I3(sig_dqual_reg_empty_reg_2),
        .I4(sig_halt_reg),
        .O(sig_s_ready_out_reg));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'h80)) 
    sig_next_calc_error_reg_i_5
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .O(sig_next_calc_error_reg_i_5_n_0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_vdma_0_cntr_incr_decr_addn_f_22
   (fifo_full_p1,
    Q,
    sig_wr_fifo,
    sig_input_reg_empty,
    sig_psm_halt,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  input sig_wr_fifo;
  input sig_input_reg_empty;
  input sig_psm_halt;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h0028002800800028)) 
    FIFO_Full_i_1__4
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sig_wr_fifo),
        .I3(Q[2]),
        .I4(sig_input_reg_empty),
        .I5(sig_psm_halt),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h04FBFB04)) 
    \INFERRED_GEN.cnt_i[0]_i_1__4 
       (.I0(sig_psm_halt),
        .I1(sig_input_reg_empty),
        .I2(Q[2]),
        .I3(sig_wr_fifo),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'h5565AAAAAAAAAA9A)) 
    \INFERRED_GEN.cnt_i[1]_i_1__4 
       (.I0(Q[1]),
        .I1(sig_psm_halt),
        .I2(sig_input_reg_empty),
        .I3(Q[2]),
        .I4(sig_wr_fifo),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h0BF0F0F0F0F0F0F4)) 
    \INFERRED_GEN.cnt_i[2]_i_1__4 
       (.I0(sig_psm_halt),
        .I1(sig_input_reg_empty),
        .I2(Q[2]),
        .I3(sig_wr_fifo),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_vdma_0_cntr_incr_decr_addn_f_23
   (fifo_full_p1,
    Q,
    sig_wr_fifo,
    m_axis_s2mm_sts_tready,
    sig_wsc2stat_status_valid,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    sig_inhibit_rdy_n,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  input sig_wr_fifo;
  input m_axis_s2mm_sts_tready;
  input sig_wsc2stat_status_valid;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input sig_inhibit_rdy_n;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire sig_inhibit_rdy_n;
  wire sig_stream_rst;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;

  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h08060000)) 
    FIFO_Full_i_1__11
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(m_axis_s2mm_sts_tready),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hBB4BBBBB44B44444)) 
    \INFERRED_GEN.cnt_i[0]_i_1__11 
       (.I0(Q[2]),
        .I1(m_axis_s2mm_sts_tready),
        .I2(sig_wsc2stat_status_valid),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I4(sig_inhibit_rdy_n),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h65AAAA9A)) 
    \INFERRED_GEN.cnt_i[1]_i_1__11 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(m_axis_s2mm_sts_tready),
        .I3(sig_wr_fifo),
        .I4(Q[0]),
        .O(addr_i_p1[1]));
  LUT5 #(
    .INIT(32'h52F0F0F4)) 
    \INFERRED_GEN.cnt_i[2]_i_1__11 
       (.I0(Q[1]),
        .I1(m_axis_s2mm_sts_tready),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(sig_wr_fifo),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_vdma_0_cntr_incr_decr_addn_f_24
   (sig_halt_reg_reg,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    fifo_full_p1,
    Q,
    sig_halt_reg,
    FIFO_Full_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    FIFO_Full_reg_0,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    sig_mstr2addr_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output sig_halt_reg_reg;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output fifo_full_p1;
  output [1:0]Q;
  input sig_halt_reg;
  input FIFO_Full_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input FIFO_Full_reg_0;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input sig_mstr2addr_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [1:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_halt_reg;
  wire sig_halt_reg_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_rd_empty;
  wire sig_stream_rst;

  LUT6 #(
    .INIT(64'h040B0B0000000000)) 
    FIFO_Full_i_1__8
       (.I0(sig_halt_reg),
        .I1(FIFO_Full_reg),
        .I2(sig_rd_empty),
        .I3(FIFO_Full_reg_0),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h5595AA6A)) 
    \INFERRED_GEN.cnt_i[0]_i_1__8 
       (.I0(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(sig_mstr2addr_cmd_valid),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAAAA9AAA6666A666)) 
    \INFERRED_GEN.cnt_i[1]_i_1__8 
       (.I0(Q[1]),
        .I1(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I3(sig_mstr2addr_cmd_valid),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h7F807F807F017F80)) 
    \INFERRED_GEN.cnt_i[2]_i_1__8 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(FIFO_Full_reg_0),
        .I3(sig_rd_empty),
        .I4(FIFO_Full_reg),
        .I5(sig_halt_reg),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \sig_next_addr_reg[31]_i_2__0 
       (.I0(sig_rd_empty),
        .I1(FIFO_Full_reg),
        .I2(sig_halt_reg),
        .O(\INFERRED_GEN.cnt_i_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    sig_posted_to_axi_2_i_1__0
       (.I0(sig_halt_reg),
        .I1(FIFO_Full_reg),
        .I2(sig_rd_empty),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_halt_reg_reg));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_vdma_0_cntr_incr_decr_addn_f_25
   (D,
    fifo_full_p1,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    sig_sm_pop_cmd_fifo_ns,
    Q,
    sig_sm_pop_cmd_fifo_reg,
    out,
    sig_sm_pop_cmd_fifo,
    sig_wr_fifo,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    sig_mstr2dre_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    sig_need_cmd_flush,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output [2:0]D;
  output fifo_full_p1;
  output [2:0]\INFERRED_GEN.cnt_i_reg[2]_0 ;
  output sig_sm_pop_cmd_fifo_ns;
  input [2:0]Q;
  input sig_sm_pop_cmd_fifo_reg;
  input [1:0]out;
  input sig_sm_pop_cmd_fifo;
  input sig_wr_fifo;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input sig_mstr2dre_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  input sig_need_cmd_flush;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [2:0]D;
  wire \FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0 ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire [2:0]\INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [1:0]out;
  wire sig_mstr2dre_cmd_valid;
  wire sig_need_cmd_flush;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_i_2_n_0;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_sm_pop_cmd_fifo_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'h41100000)) 
    FIFO_Full_i_1__9
       (.I0(\INFERRED_GEN.cnt_i_reg[2]_0 [2]),
        .I1(sig_sm_pop_cmd_fifo),
        .I2(sig_wr_fifo),
        .I3(\INFERRED_GEN.cnt_i_reg[2]_0 [0]),
        .I4(\INFERRED_GEN.cnt_i_reg[2]_0 [1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h555500003033FFFF)) 
    \FSM_sequential_sig_cmdcntl_sm_state[0]_i_1 
       (.I0(Q[1]),
        .I1(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ),
        .I2(\INFERRED_GEN.cnt_i_reg[2]_0 [2]),
        .I3(out[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h5400000054005050)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_1 
       (.I0(Q[2]),
        .I1(sig_sm_pop_cmd_fifo_reg),
        .I2(Q[1]),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0 ),
        .I4(Q[0]),
        .I5(out[0]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hF0F7)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_3 
       (.I0(sig_need_cmd_flush),
        .I1(Q[1]),
        .I2(\INFERRED_GEN.cnt_i_reg[2]_0 [2]),
        .I3(out[1]),
        .O(\FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000033330F080000)) 
    \FSM_sequential_sig_cmdcntl_sm_state[2]_i_1 
       (.I0(sig_need_cmd_flush),
        .I1(Q[1]),
        .I2(\INFERRED_GEN.cnt_i_reg[2]_0 [2]),
        .I3(out[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hB4BBBBBB4B444444)) 
    \INFERRED_GEN.cnt_i[0]_i_1__9 
       (.I0(\INFERRED_GEN.cnt_i_reg[2]_0 [2]),
        .I1(sig_sm_pop_cmd_fifo),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(sig_mstr2dre_cmd_valid),
        .I4(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I5(\INFERRED_GEN.cnt_i_reg[2]_0 [0]),
        .O(addr_i_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'h65AAAA9A)) 
    \INFERRED_GEN.cnt_i[1]_i_1__9 
       (.I0(\INFERRED_GEN.cnt_i_reg[2]_0 [1]),
        .I1(\INFERRED_GEN.cnt_i_reg[2]_0 [2]),
        .I2(sig_sm_pop_cmd_fifo),
        .I3(sig_wr_fifo),
        .I4(\INFERRED_GEN.cnt_i_reg[2]_0 [0]),
        .O(addr_i_p1[1]));
  LUT5 #(
    .INIT(32'h1AAAAAAE)) 
    \INFERRED_GEN.cnt_i[2]_i_1__9 
       (.I0(\INFERRED_GEN.cnt_i_reg[2]_0 [2]),
        .I1(sig_sm_pop_cmd_fifo),
        .I2(sig_wr_fifo),
        .I3(\INFERRED_GEN.cnt_i_reg[2]_0 [0]),
        .I4(\INFERRED_GEN.cnt_i_reg[2]_0 [1]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(\INFERRED_GEN.cnt_i_reg[2]_0 [0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(\INFERRED_GEN.cnt_i_reg[2]_0 [1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(\INFERRED_GEN.cnt_i_reg[2]_0 [2]),
        .S(sig_stream_rst));
  LUT5 #(
    .INIT(32'h8A888888)) 
    sig_sm_pop_cmd_fifo_i_1
       (.I0(sig_sm_pop_cmd_fifo_i_2_n_0),
        .I1(sig_sm_pop_cmd_fifo_reg),
        .I2(\INFERRED_GEN.cnt_i_reg[2]_0 [2]),
        .I3(Q[1]),
        .I4(sig_need_cmd_flush),
        .O(sig_sm_pop_cmd_fifo_ns));
  LUT4 #(
    .INIT(16'h4044)) 
    sig_sm_pop_cmd_fifo_i_2
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\INFERRED_GEN.cnt_i_reg[2]_0 [2]),
        .I3(out[1]),
        .O(sig_sm_pop_cmd_fifo_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_vdma_0_cntr_incr_decr_addn_f_33
   (fifo_full_p1,
    Q,
    sig_last_dbeat_reg,
    E,
    D,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    m_axi_mm2s_rlast_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_wr_fifo,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    sig_mstr2data_cmd_valid,
    sig_last_dbeat_reg_0,
    \sig_dbeat_cntr_reg[7] ,
    \sig_dbeat_cntr_reg[5] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_ld_new_cmd_reg,
    sig_last_dbeat_reg_1,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_inhibit_rdy_n_0,
    sig_dqual_reg_empty_reg,
    sig_rsc2stat_status_valid,
    sig_dqual_reg_empty_reg_0,
    sig_next_cmd_cmplt_reg_i_3_0,
    sig_next_cmd_cmplt_reg_i_3_1,
    sig_next_cmd_cmplt_reg_i_3_2,
    full,
    sig_dqual_reg_empty_reg_1,
    m_axi_mm2s_rvalid,
    sig_dqual_reg_full,
    sig_next_cmd_cmplt_reg_i_3_3,
    m_axi_mm2s_rlast,
    sig_last_dbeat_reg_2,
    sig_last_dbeat_reg_3,
    SS,
    m_axi_mm2s_aclk);
  output fifo_full_p1;
  output [1:0]Q;
  output sig_last_dbeat_reg;
  output [0:0]E;
  output [4:0]D;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output m_axi_mm2s_rlast_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input sig_wr_fifo;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input sig_mstr2data_cmd_valid;
  input sig_last_dbeat_reg_0;
  input [7:0]\sig_dbeat_cntr_reg[7] ;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_ld_new_cmd_reg;
  input sig_last_dbeat_reg_1;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_inhibit_rdy_n_0;
  input sig_dqual_reg_empty_reg;
  input sig_rsc2stat_status_valid;
  input sig_dqual_reg_empty_reg_0;
  input sig_next_cmd_cmplt_reg_i_3_0;
  input sig_next_cmd_cmplt_reg_i_3_1;
  input sig_next_cmd_cmplt_reg_i_3_2;
  input full;
  input sig_dqual_reg_empty_reg_1;
  input m_axi_mm2s_rvalid;
  input sig_dqual_reg_full;
  input sig_next_cmd_cmplt_reg_i_3_3;
  input m_axi_mm2s_rlast;
  input sig_last_dbeat_reg_2;
  input sig_last_dbeat_reg_3;
  input [0:0]SS;
  input m_axi_mm2s_aclk;

  wire [4:0]D;
  wire [0:0]E;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rlast_0;
  wire m_axi_mm2s_rvalid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire \sig_dbeat_cntr_reg[5] ;
  wire [7:0]\sig_dbeat_cntr_reg[7] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_inhibit_rdy_n_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_last_dbeat_reg_2;
  wire sig_last_dbeat_reg_3;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_cmd_cmplt_reg_i_3_0;
  wire sig_next_cmd_cmplt_reg_i_3_1;
  wire sig_next_cmd_cmplt_reg_i_3_2;
  wire sig_next_cmd_cmplt_reg_i_3_3;
  wire sig_next_cmd_cmplt_reg_i_4_n_0;
  wire sig_next_cmd_cmplt_reg_i_5_n_0;
  wire sig_next_cmd_cmplt_reg_i_6_n_0;
  wire sig_next_sequential_reg;
  wire sig_rd_empty;
  wire sig_rsc2stat_status_valid;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h80009200)) 
    FIFO_Full_i_1__1
       (.I0(Q[0]),
        .I1(sig_last_dbeat_reg),
        .I2(sig_wr_fifo),
        .I3(Q[1]),
        .I4(sig_rd_empty),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h65559AAA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__1 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I3(sig_mstr2data_cmd_valid),
        .I4(sig_last_dbeat_reg),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hBAAADFFF45552000)) 
    \INFERRED_GEN.cnt_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I3(sig_mstr2data_cmd_valid),
        .I4(sig_last_dbeat_reg),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h006A03AA)) 
    \INFERRED_GEN.cnt_i[2]_i_1__1 
       (.I0(sig_rd_empty),
        .I1(Q[1]),
        .I2(sig_wr_fifo),
        .I3(sig_last_dbeat_reg),
        .I4(Q[0]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(SS));
  LUT5 #(
    .INIT(32'h0000FE01)) 
    \sig_dbeat_cntr[3]_i_1 
       (.I0(\sig_dbeat_cntr_reg[7] [1]),
        .I1(\sig_dbeat_cntr_reg[7] [0]),
        .I2(\sig_dbeat_cntr_reg[7] [2]),
        .I3(\sig_dbeat_cntr_reg[7] [3]),
        .I4(sig_last_dbeat_reg),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \sig_dbeat_cntr[4]_i_1 
       (.I0(\sig_dbeat_cntr_reg[7] [1]),
        .I1(\sig_dbeat_cntr_reg[7] [0]),
        .I2(\sig_dbeat_cntr_reg[7] [3]),
        .I3(\sig_dbeat_cntr_reg[7] [2]),
        .I4(\sig_dbeat_cntr_reg[7] [4]),
        .I5(sig_last_dbeat_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h00D2)) 
    \sig_dbeat_cntr[5]_i_1 
       (.I0(\sig_dbeat_cntr_reg[5] ),
        .I1(\sig_dbeat_cntr_reg[7] [4]),
        .I2(\sig_dbeat_cntr_reg[7] [5]),
        .I3(sig_last_dbeat_reg),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h0000FB04)) 
    \sig_dbeat_cntr[6]_i_1 
       (.I0(\sig_dbeat_cntr_reg[7] [4]),
        .I1(\sig_dbeat_cntr_reg[5] ),
        .I2(\sig_dbeat_cntr_reg[7] [5]),
        .I3(\sig_dbeat_cntr_reg[7] [6]),
        .I4(sig_last_dbeat_reg),
        .O(D[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_dbeat_cntr[7]_i_1 
       (.I0(sig_last_dbeat_reg),
        .I1(sig_last_dbeat_reg_0),
        .O(E));
  LUT6 #(
    .INIT(64'h00000000FFFB0004)) 
    \sig_dbeat_cntr[7]_i_2 
       (.I0(\sig_dbeat_cntr_reg[7] [5]),
        .I1(\sig_dbeat_cntr_reg[5] ),
        .I2(\sig_dbeat_cntr_reg[7] [4]),
        .I3(\sig_dbeat_cntr_reg[7] [6]),
        .I4(\sig_dbeat_cntr_reg[7] [7]),
        .I5(sig_last_dbeat_reg),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h15BF000004AE0000)) 
    sig_last_dbeat_i_1__0
       (.I0(sig_last_dbeat_reg),
        .I1(sig_last_dbeat_reg_0),
        .I2(sig_last_dbeat_reg_2),
        .I3(sig_last_dbeat_reg_3),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I5(sig_last_dbeat_reg_1),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_ld_new_cmd_reg_i_1
       (.I0(sig_last_dbeat_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    sig_next_cmd_cmplt_reg_i_1
       (.I0(sig_last_dbeat_reg),
        .I1(m_axi_mm2s_rlast),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(m_axi_mm2s_rlast_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sig_next_cmd_cmplt_reg_i_2
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I1(sig_last_dbeat_reg_1),
        .I2(sig_next_sequential_reg),
        .I3(sig_dqual_reg_empty),
        .I4(sig_next_cmd_cmplt_reg_i_4_n_0),
        .O(sig_last_dbeat_reg));
  LUT4 #(
    .INIT(16'h00D0)) 
    sig_next_cmd_cmplt_reg_i_3
       (.I0(full),
        .I1(sig_dqual_reg_empty_reg_1),
        .I2(m_axi_mm2s_rvalid),
        .I3(sig_next_cmd_cmplt_reg_i_5_n_0),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFD0)) 
    sig_next_cmd_cmplt_reg_i_4
       (.I0(sig_inhibit_rdy_n_0),
        .I1(sig_dqual_reg_empty_reg),
        .I2(sig_rsc2stat_status_valid),
        .I3(sig_dqual_reg_empty_reg_0),
        .I4(sig_rd_empty),
        .I5(sig_next_cmd_cmplt_reg_i_6_n_0),
        .O(sig_next_cmd_cmplt_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF01FFFF)) 
    sig_next_cmd_cmplt_reg_i_5
       (.I0(sig_next_cmd_cmplt_reg_i_3_2),
        .I1(sig_next_cmd_cmplt_reg_i_3_1),
        .I2(sig_next_cmd_cmplt_reg_i_3_0),
        .I3(sig_dqual_reg_empty_reg_0),
        .I4(sig_dqual_reg_full),
        .I5(sig_next_cmd_cmplt_reg_i_3_3),
        .O(sig_next_cmd_cmplt_reg_i_5_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    sig_next_cmd_cmplt_reg_i_6
       (.I0(sig_next_cmd_cmplt_reg_i_3_0),
        .I1(sig_next_cmd_cmplt_reg_i_3_1),
        .I2(sig_next_cmd_cmplt_reg_i_3_2),
        .O(sig_next_cmd_cmplt_reg_i_6_n_0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_vdma_0_cntr_incr_decr_addn_f_37
   (fifo_full_p1,
    Q,
    FIFO_Full_reg,
    sig_wr_fifo,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    s_axis_mm2s_cmd_tvalid,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    sig_inhibit_rdy_n,
    SS,
    m_axi_mm2s_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  input FIFO_Full_reg;
  input sig_wr_fifo;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input s_axis_mm2s_cmd_tvalid;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input sig_inhibit_rdy_n;
  input [0:0]SS;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [2:0]Q;
  wire [0:0]SS;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire s_axis_mm2s_cmd_tvalid;
  wire sig_calc_error_pushed;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'hC1100000)) 
    FIFO_Full_i_1__0
       (.I0(Q[2]),
        .I1(FIFO_Full_reg),
        .I2(sig_wr_fifo),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h6666666666696666)) 
    \INFERRED_GEN.cnt_i[0]_i_1__0 
       (.I0(Q[0]),
        .I1(sig_wr_fifo),
        .I2(sig_calc_error_pushed),
        .I3(Q[2]),
        .I4(sig_input_reg_empty),
        .I5(sig_sm_halt_reg),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAA9AAAAA66A66666)) 
    \INFERRED_GEN.cnt_i[1]_i_1__0 
       (.I0(Q[1]),
        .I1(FIFO_Full_reg),
        .I2(s_axis_mm2s_cmd_tvalid),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I4(sig_inhibit_rdy_n),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h15574002)) 
    \INFERRED_GEN.cnt_i[2]_i_1__0 
       (.I0(FIFO_Full_reg),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sig_wr_fifo),
        .I4(Q[2]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_vdma_0_cntr_incr_decr_addn_f_39
   (fifo_full_p1,
    Q,
    sig_wr_fifo,
    m_axis_mm2s_sts_tready,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    sig_rsc2stat_status_valid,
    \INFERRED_GEN.cnt_i_reg[1]_2 ,
    SS,
    m_axi_mm2s_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  input sig_wr_fifo;
  input m_axis_mm2s_sts_tready;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input sig_rsc2stat_status_valid;
  input \INFERRED_GEN.cnt_i_reg[1]_2 ;
  input [0:0]SS;
  input m_axi_mm2s_aclk;

  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_2 ;
  wire [2:0]Q;
  wire [0:0]SS;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire sig_rsc2stat_status_valid;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h08060000)) 
    FIFO_Full_i_1__3
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(m_axis_mm2s_sts_tready),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hDFDF20DF2020DF20)) 
    \INFERRED_GEN.cnt_i[0]_i_1__3 
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I2(sig_rsc2stat_status_valid),
        .I3(m_axis_mm2s_sts_tready),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__3 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I3(sig_rsc2stat_status_valid),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_2 ),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h52F0F0F4)) 
    \INFERRED_GEN.cnt_i[2]_i_1__3 
       (.I0(Q[1]),
        .I1(m_axis_mm2s_sts_tready),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(sig_wr_fifo),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_vdma_0_cntr_incr_decr_addn_f_43
   (fifo_full_p1,
    Q,
    sig_halt_reg_reg,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    sig_wr_fifo,
    sig_mstr2addr_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    sig_data2addr_stop_req,
    sig_sf_allow_addr_req,
    sig_addr_reg_empty,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    SS,
    m_axi_mm2s_aclk);
  output fifo_full_p1;
  output [1:0]Q;
  output sig_halt_reg_reg;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input sig_wr_fifo;
  input sig_mstr2addr_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input sig_data2addr_stop_req;
  input sig_sf_allow_addr_req;
  input sig_addr_reg_empty;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [0:0]SS;
  input m_axi_mm2s_aclk;

  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire sig_addr_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_rd_empty;
  wire sig_sf_allow_addr_req;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h80008208)) 
    FIFO_Full_i_1__2
       (.I0(Q[1]),
        .I1(sig_wr_fifo),
        .I2(sig_halt_reg_reg),
        .I3(Q[0]),
        .I4(sig_rd_empty),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h66669666)) 
    \INFERRED_GEN.cnt_i[0]_i_1__2 
       (.I0(Q[0]),
        .I1(sig_halt_reg_reg),
        .I2(sig_mstr2addr_cmd_valid),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hA6A6A6A69AA6A6A6)) 
    \INFERRED_GEN.cnt_i[1]_i_1__2 
       (.I0(Q[1]),
        .I1(sig_halt_reg_reg),
        .I2(Q[0]),
        .I3(sig_mstr2addr_cmd_valid),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I5(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h060A0A3A)) 
    \INFERRED_GEN.cnt_i[2]_i_1__2 
       (.I0(sig_rd_empty),
        .I1(Q[0]),
        .I2(sig_halt_reg_reg),
        .I3(sig_wr_fifo),
        .I4(Q[1]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \sig_next_addr_reg[31]_i_2 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_sf_allow_addr_req),
        .I2(sig_addr_reg_empty),
        .I3(sig_rd_empty),
        .O(sig_halt_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    sig_posted_to_axi_2_i_1
       (.I0(sig_rd_empty),
        .I1(sig_addr_reg_empty),
        .I2(sig_sf_allow_addr_req),
        .I3(sig_data2addr_stop_req),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\INFERRED_GEN.cnt_i_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_vdma_0_cntr_incr_decr_addn_f_52
   (fifo_full_p1,
    Q,
    E,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    FIFO_Full_reg,
    sig_mstr2sf_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    lsig_ld_offset,
    sig_input_accept21_out,
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ,
    SS,
    m_axi_mm2s_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  output [0:0]E;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input FIFO_Full_reg;
  input sig_mstr2sf_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input lsig_ld_offset;
  input sig_input_accept21_out;
  input \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ;
  input [0:0]SS;
  input m_axi_mm2s_aclk;

  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [2:0]Q;
  wire [0:0]SS;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire lsig_ld_offset;
  wire m_axi_mm2s_aclk;
  wire sig_input_accept21_out;
  wire sig_mstr2sf_cmd_valid;

  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h02202000)) 
    FIFO_Full_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I3(Q[0]),
        .I4(FIFO_Full_reg),
        .O(fifo_full_p1));
  LUT3 #(
    .INIT(8'hAB)) 
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg[1]_i_1 
       (.I0(sig_input_accept21_out),
        .I1(\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ),
        .I2(Q[2]),
        .O(E));
  LUT5 #(
    .INIT(32'h5595AA6A)) 
    \INFERRED_GEN.cnt_i[0]_i_1 
       (.I0(Q[0]),
        .I1(sig_mstr2sf_cmd_valid),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I4(lsig_ld_offset),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hA9AAAAAA6A666666)) 
    \INFERRED_GEN.cnt_i[1]_i_1 
       (.I0(Q[1]),
        .I1(lsig_ld_offset),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I4(sig_mstr2sf_cmd_valid),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h7780FF01)) 
    \INFERRED_GEN.cnt_i[2]_i_1 
       (.I0(FIFO_Full_reg),
        .I1(Q[0]),
        .I2(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_vdma_0_cntr_incr_decr_addn_f__parameterized0
   (fifo_full_p1,
    Q,
    sig_wr_fifo,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    m_axi_s2mm_bvalid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [3:0]Q;
  output sig_wr_fifo;
  input \INFERRED_GEN.cnt_i_reg[3]_0 ;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0]_0 ;
  input m_axi_s2mm_bvalid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [3:0]Q;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bvalid;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h0010008600000000)) 
    FIFO_Full_i_1__5
       (.I0(Q[0]),
        .I1(sig_wr_fifo),
        .I2(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h04FBFB04)) 
    \INFERRED_GEN.cnt_i[0]_i_1__5 
       (.I0(Q[3]),
        .I1(sig_coelsc_reg_empty),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(sig_wr_fifo),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'h5565AAAAAAAAAA9A)) 
    \INFERRED_GEN.cnt_i[1]_i_1__5 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(sig_coelsc_reg_empty),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I4(sig_wr_fifo),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__5 
       (.I0(Q[0]),
        .I1(sig_wr_fifo),
        .I2(Q[1]),
        .I3(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I4(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h7F7F0080FFFF0100)) 
    \INFERRED_GEN.cnt_i[3]_i_1 
       (.I0(Q[1]),
        .I1(sig_wr_fifo),
        .I2(Q[0]),
        .I3(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(addr_i_p1[3]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(sig_stream_rst));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[5][1]_srl6_i_1 
       (.I0(m_axi_s2mm_bvalid),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_vdma_0_cntr_incr_decr_addn_f__parameterized0_21
   (D,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    fifo_full_p1,
    \INFERRED_GEN.cnt_i_reg[3]_1 ,
    E,
    \INFERRED_GEN.cnt_i_reg[3]_2 ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    Q,
    FIFO_Full_reg,
    sig_data2wsc_valid,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    sig_coelsc_reg_empty,
    out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output [2:0]D;
  output \INFERRED_GEN.cnt_i_reg[3]_0 ;
  output fifo_full_p1;
  output [3:0]\INFERRED_GEN.cnt_i_reg[3]_1 ;
  output [0:0]E;
  output \INFERRED_GEN.cnt_i_reg[3]_2 ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  input [3:0]Q;
  input FIFO_Full_reg;
  input sig_data2wsc_valid;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input sig_coelsc_reg_empty;
  input [0:0]out;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [3:0]\INFERRED_GEN.cnt_i_reg[3]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[3]_2 ;
  wire [3:0]Q;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [0:0]out;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_stream_rst;

  LUT6 #(
    .INIT(64'h300C011000000000)) 
    FIFO_Full_i_1__6
       (.I0(\INFERRED_GEN.cnt_i_reg[3]_1 [3]),
        .I1(\INFERRED_GEN.cnt_i_reg[3]_1 [1]),
        .I2(\INFERRED_GEN.cnt_i_reg[3]_1 [0]),
        .I3(FIFO_Full_reg),
        .I4(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I5(\INFERRED_GEN.cnt_i_reg[3]_1 [2]),
        .O(fifo_full_p1));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_2 
       (.I0(\INFERRED_GEN.cnt_i_reg[3]_1 [3]),
        .I1(sig_coelsc_reg_empty),
        .I2(out),
        .I3(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .O(\INFERRED_GEN.cnt_i_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h65559AAA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__6 
       (.I0(\INFERRED_GEN.cnt_i_reg[3]_1 [0]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I3(sig_data2wsc_valid),
        .I4(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAAAA9AAA6666A666)) 
    \INFERRED_GEN.cnt_i[1]_i_1__6 
       (.I0(\INFERRED_GEN.cnt_i_reg[3]_1 [1]),
        .I1(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I2(sig_data2wsc_valid),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I5(\INFERRED_GEN.cnt_i_reg[3]_1 [0]),
        .O(addr_i_p1[1]));
  LUT5 #(
    .INIT(32'h9AAAAAA6)) 
    \INFERRED_GEN.cnt_i[2]_i_1__6 
       (.I0(\INFERRED_GEN.cnt_i_reg[3]_1 [2]),
        .I1(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[3]_1 [1]),
        .I3(\INFERRED_GEN.cnt_i_reg[3]_1 [0]),
        .I4(FIFO_Full_reg),
        .O(addr_i_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \INFERRED_GEN.cnt_i[2]_i_2__0 
       (.I0(\INFERRED_GEN.cnt_i_reg[3]_1 [3]),
        .I1(sig_coelsc_reg_empty),
        .I2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .O(\INFERRED_GEN.cnt_i_reg[3]_2 ));
  LUT6 #(
    .INIT(64'h007F01FF00800100)) 
    \INFERRED_GEN.cnt_i[3]_i_1__0 
       (.I0(\INFERRED_GEN.cnt_i_reg[3]_1 [1]),
        .I1(\INFERRED_GEN.cnt_i_reg[3]_1 [0]),
        .I2(FIFO_Full_reg),
        .I3(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I4(\INFERRED_GEN.cnt_i_reg[3]_1 [2]),
        .I5(\INFERRED_GEN.cnt_i_reg[3]_1 [3]),
        .O(addr_i_p1[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.cnt_i[3]_i_2 
       (.I0(sig_coelsc_reg_empty),
        .I1(\INFERRED_GEN.cnt_i_reg[3]_1 [3]),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(\INFERRED_GEN.cnt_i_reg[3]_1 [0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(\INFERRED_GEN.cnt_i_reg[3]_1 [1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(\INFERRED_GEN.cnt_i_reg[3]_1 [2]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(\INFERRED_GEN.cnt_i_reg[3]_1 [3]),
        .S(sig_stream_rst));
  LUT6 #(
    .INIT(64'hA5A5A5A55A52A5A5)) 
    \sig_wdc_statcnt[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(FIFO_Full_reg),
        .I5(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \sig_wdc_statcnt[2]_i_1 
       (.I0(Q[2]),
        .I1(FIFO_Full_reg),
        .I2(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h6666666664666662)) 
    \sig_wdc_statcnt[3]_i_1 
       (.I0(FIFO_Full_reg),
        .I1(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(E));
  LUT6 #(
    .INIT(64'hAAA96AAAAAA9AAA9)) 
    \sig_wdc_statcnt[3]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I5(FIFO_Full_reg),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_vdma_0_cntr_incr_decr_addn_f__parameterized1
   (Q,
    sig_flush_db2_reg,
    fifo_full_p1,
    \sig_strb_reg_out_reg[3] ,
    \sig_strb_reg_out_reg[0] ,
    \sig_strb_reg_out_reg[1] ,
    E,
    sig_eop_halt_xfer_reg,
    \GEN_INDET_BTT.lsig_absorb2tlast_reg ,
    sig_eop_sent1_out,
    \INFERRED_GEN.cnt_i_reg[4]_0 ,
    sig_sm_pop_cmd_fifo_reg,
    lsig_set_eop,
    sig_flush_db2_reg_0,
    sig_advance_pipe_data16_out,
    sig_flush_db2_reg_1,
    SS,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    slice_insert_valid,
    out,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    \sig_data_reg_out_reg[31] ,
    sig_eop_halt_xfer,
    lsig_absorb2tlast,
    \sig_data_reg_out_reg[31]_0 ,
    sig_eop_sent_reg_reg,
    lsig_set_absorb2tlast,
    sig_sm_pop_cmd_fifo,
    lsig_cmd_fetch_pause,
    sig_need_cmd_flush,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_eop_sent_reg_reg_0,
    \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] ,
    sig_flush_db2,
    sig_flush_db1,
    D,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ,
    sig_eop_sent_reg,
    m_axi_s2mm_aclk);
  output [4:0]Q;
  output sig_flush_db2_reg;
  output fifo_full_p1;
  output [0:0]\sig_strb_reg_out_reg[3] ;
  output [0:0]\sig_strb_reg_out_reg[0] ;
  output [0:0]\sig_strb_reg_out_reg[1] ;
  output [0:0]E;
  output [0:0]sig_eop_halt_xfer_reg;
  output \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  output sig_eop_sent1_out;
  output \INFERRED_GEN.cnt_i_reg[4]_0 ;
  output sig_sm_pop_cmd_fifo_reg;
  output lsig_set_eop;
  output [0:0]sig_flush_db2_reg_0;
  output sig_advance_pipe_data16_out;
  output [0:0]sig_flush_db2_reg_1;
  output [0:0]SS;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input slice_insert_valid;
  input [3:0]out;
  input [3:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  input \sig_data_reg_out_reg[31] ;
  input sig_eop_halt_xfer;
  input lsig_absorb2tlast;
  input \sig_data_reg_out_reg[31]_0 ;
  input sig_eop_sent_reg_reg;
  input lsig_set_absorb2tlast;
  input sig_sm_pop_cmd_fifo;
  input lsig_cmd_fetch_pause;
  input sig_need_cmd_flush;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_eop_sent_reg_reg_0;
  input \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] ;
  input sig_flush_db2;
  input sig_flush_db1;
  input [0:0]D;
  input \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ;
  input sig_eop_sent_reg;
  input m_axi_s2mm_aclk;

  wire [0:0]D;
  wire [0:0]E;
  wire FIFO_Full_i_2_n_0;
  wire \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  wire [3:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ;
  wire \INFERRED_GEN.cnt_i[3]_i_2__0_n_0 ;
  wire \INFERRED_GEN.cnt_i[4]_i_2_n_0 ;
  wire \INFERRED_GEN.cnt_i[4]_i_3_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[4]_0 ;
  wire [4:0]Q;
  wire [0:0]SS;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire lsig_absorb2tlast;
  wire lsig_cmd_fetch_pause;
  wire lsig_set_absorb2tlast;
  wire lsig_set_eop;
  wire m_axi_s2mm_aclk;
  wire [3:0]out;
  wire sig_advance_pipe_data16_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire \sig_data_reg_out_reg[31] ;
  wire \sig_data_reg_out_reg[31]_0 ;
  wire sig_eop_halt_xfer;
  wire [0:0]sig_eop_halt_xfer_reg;
  wire sig_eop_sent1_out;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg_reg;
  wire sig_eop_sent_reg_reg_0;
  wire sig_flush_db1;
  wire sig_flush_db2;
  wire sig_flush_db2_reg;
  wire [0:0]sig_flush_db2_reg_0;
  wire [0:0]sig_flush_db2_reg_1;
  wire sig_need_cmd_flush;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_reg;
  wire [0:0]\sig_strb_reg_out_reg[0] ;
  wire [0:0]\sig_strb_reg_out_reg[1] ;
  wire [0:0]\sig_strb_reg_out_reg[3] ;
  wire slice_insert_valid;

  LUT6 #(
    .INIT(64'h0000C10400000000)) 
    FIFO_Full_i_1__10
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(sig_flush_db2_reg),
        .I3(\INFERRED_GEN.cnt_i[4]_i_3_n_0 ),
        .I4(FIFO_Full_i_2_n_0),
        .I5(Q[3]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hEE7EEEEE77D77777)) 
    FIFO_Full_i_2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(slice_insert_valid),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I5(sig_flush_db2_reg),
        .O(FIFO_Full_i_2_n_0));
  LUT6 #(
    .INIT(64'h5454545554545454)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4__0 
       (.I0(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] ),
        .I1(sig_flush_db2),
        .I2(sig_flush_db1),
        .I3(Q[4]),
        .I4(sig_eop_halt_xfer),
        .I5(sig_eop_sent_reg_reg_0),
        .O(sig_advance_pipe_data16_out));
  LUT5 #(
    .INIT(32'h55C00000)) 
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_1 
       (.I0(sig_sm_pop_cmd_fifo),
        .I1(lsig_set_eop),
        .I2(lsig_cmd_fetch_pause),
        .I3(sig_need_cmd_flush),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_sm_pop_cmd_fifo_reg));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \GEN_INCLUDE_DRE.lsig_eop_reg_i_2 
       (.I0(sig_flush_db2_reg),
        .I1(sig_eop_sent_reg_reg),
        .I2(Q[4]),
        .I3(sig_eop_halt_xfer),
        .I4(sig_eop_sent_reg_reg_0),
        .O(lsig_set_eop));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2__0 
       (.I0(sig_flush_db2_reg),
        .I1(out[0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [0]),
        .O(\sig_strb_reg_out_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2__0 
       (.I0(sig_flush_db2_reg),
        .I1(out[1]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [1]),
        .O(\sig_strb_reg_out_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2__0 
       (.I0(sig_flush_db2_reg),
        .I1(out[2]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [2]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_5__0 
       (.I0(Q[4]),
        .I1(sig_eop_halt_xfer),
        .I2(sig_eop_sent_reg_reg_0),
        .O(\INFERRED_GEN.cnt_i_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2__0 
       (.I0(sig_flush_db2_reg),
        .I1(out[3]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [3]),
        .O(\sig_strb_reg_out_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_2__0 
       (.I0(sig_advance_pipe_data16_out),
        .I1(D),
        .O(sig_flush_db2_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2__0 
       (.I0(sig_advance_pipe_data16_out),
        .I1(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ),
        .O(sig_flush_db2_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h5955A6AA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__10 
       (.I0(Q[0]),
        .I1(slice_insert_valid),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I4(sig_flush_db2_reg),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hFBFF5D550400A2AA)) 
    \INFERRED_GEN.cnt_i[1]_i_1__10 
       (.I0(sig_flush_db2_reg),
        .I1(slice_insert_valid),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT5 #(
    .INIT(32'hAA9AA6AA)) 
    \INFERRED_GEN.cnt_i[2]_i_1__10 
       (.I0(Q[2]),
        .I1(sig_flush_db2_reg),
        .I2(Q[1]),
        .I3(\INFERRED_GEN.cnt_i[3]_i_2__0_n_0 ),
        .I4(Q[0]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'hFFEFF7FF00100800)) 
    \INFERRED_GEN.cnt_i[3]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\INFERRED_GEN.cnt_i[3]_i_2__0_n_0 ),
        .I3(Q[1]),
        .I4(sig_flush_db2_reg),
        .I5(Q[3]),
        .O(addr_i_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \INFERRED_GEN.cnt_i[3]_i_2__0 
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I2(slice_insert_valid),
        .O(\INFERRED_GEN.cnt_i[3]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.cnt_i[4]_i_1 
       (.I0(sig_eop_sent_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(SS));
  LUT5 #(
    .INIT(32'h1222222E)) 
    \INFERRED_GEN.cnt_i[4]_i_2 
       (.I0(Q[4]),
        .I1(sig_flush_db2_reg),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\INFERRED_GEN.cnt_i[4]_i_3_n_0 ),
        .O(\INFERRED_GEN.cnt_i[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCECCCCC88C88888)) 
    \INFERRED_GEN.cnt_i[4]_i_3 
       (.I0(Q[1]),
        .I1(sig_flush_db2_reg),
        .I2(slice_insert_valid),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I5(Q[0]),
        .O(\INFERRED_GEN.cnt_i[4]_i_3_n_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\INFERRED_GEN.cnt_i[4]_i_2_n_0 ),
        .Q(Q[4]),
        .S(SS));
  LUT6 #(
    .INIT(64'hFFFF0002FFFFFFFF)) 
    \sig_data_reg_out[31]_i_1__1 
       (.I0(sig_flush_db2_reg),
        .I1(\sig_data_reg_out_reg[31] ),
        .I2(sig_eop_halt_xfer),
        .I3(Q[4]),
        .I4(lsig_absorb2tlast),
        .I5(\sig_data_reg_out_reg[31]_0 ),
        .O(sig_eop_halt_xfer_reg));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \sig_data_reg_out[31]_i_3__0 
       (.I0(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] ),
        .I1(sig_flush_db2),
        .I2(sig_flush_db1),
        .I3(Q[4]),
        .I4(sig_eop_halt_xfer),
        .I5(sig_eop_sent_reg_reg_0),
        .O(sig_flush_db2_reg));
  LUT5 #(
    .INIT(32'h10FF1010)) 
    sig_eop_sent_reg_i_1
       (.I0(\INFERRED_GEN.cnt_i_reg[4]_0 ),
        .I1(sig_eop_sent_reg_reg),
        .I2(sig_flush_db2_reg),
        .I3(lsig_absorb2tlast),
        .I4(lsig_set_absorb2tlast),
        .O(sig_eop_sent1_out));
  LUT5 #(
    .INIT(32'hAAABAAAA)) 
    sig_s_ready_dup_i_2
       (.I0(lsig_absorb2tlast),
        .I1(Q[4]),
        .I2(sig_eop_halt_xfer),
        .I3(\sig_data_reg_out_reg[31] ),
        .I4(sig_flush_db2_reg),
        .O(\GEN_INDET_BTT.lsig_absorb2tlast_reg ));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_vdma_0_dynshreg_f
   (sig_wr_fifo,
    out,
    s_axis_s2mm_cmd_tvalid,
    \sig_input_addr_reg_reg[31] ,
    sig_inhibit_rdy_n,
    \sig_input_addr_reg_reg[31]_0 ,
    Q,
    m_axi_s2mm_aclk);
  output sig_wr_fifo;
  output [49:0]out;
  input s_axis_s2mm_cmd_tvalid;
  input \sig_input_addr_reg_reg[31] ;
  input sig_inhibit_rdy_n;
  input [48:0]\sig_input_addr_reg_reg[31]_0 ;
  input [1:0]Q;
  input m_axi_s2mm_aclk;

  wire [1:0]Q;
  wire m_axi_s2mm_aclk;
  wire [49:0]out;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_inhibit_rdy_n;
  wire \sig_input_addr_reg_reg[31] ;
  wire [48:0]\sig_input_addr_reg_reg[31]_0 ;
  wire sig_wr_fifo;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [42]),
        .Q(out[43]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [41]),
        .Q(out[42]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [40]),
        .Q(out[41]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [39]),
        .Q(out[40]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [38]),
        .Q(out[39]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [37]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [36]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [35]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [34]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [33]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [32]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [31]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [30]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [29]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [28]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [27]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [26]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [25]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [24]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [23]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [22]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [21]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [20]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [19]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [18]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [17]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [16]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [48]),
        .Q(out[49]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][55]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][56]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][57]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][58]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][59]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [47]),
        .Q(out[48]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][60]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][61]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][62]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][63]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][64]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][65]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][66]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][67]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][67]_srl4_i_1__0 
       (.I0(s_axis_s2mm_cmd_tvalid),
        .I1(\sig_input_addr_reg_reg[31] ),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [46]),
        .Q(out[47]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [45]),
        .Q(out[46]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [44]),
        .Q(out[45]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [43]),
        .Q(out[44]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_vdma_0_dynshreg_f_38
   (sig_wr_fifo,
    out,
    s_axis_mm2s_cmd_tvalid,
    \sig_addr_cntr_lsh_kh_reg[31] ,
    sig_inhibit_rdy_n,
    in,
    Q,
    m_axi_mm2s_aclk);
  output sig_wr_fifo;
  output [50:0]out;
  input s_axis_mm2s_cmd_tvalid;
  input \sig_addr_cntr_lsh_kh_reg[31] ;
  input sig_inhibit_rdy_n;
  input [48:0]in;
  input [1:0]Q;
  input m_axi_mm2s_aclk;

  wire [1:0]Q;
  wire [48:0]in;
  wire m_axi_mm2s_aclk;
  wire [50:0]out;
  wire s_axis_mm2s_cmd_tvalid;
  wire \sig_addr_cntr_lsh_kh_reg[31] ;
  wire sig_inhibit_rdy_n;
  wire sig_wr_fifo;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[42]),
        .Q(out[44]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[41]),
        .Q(out[43]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[40]),
        .Q(out[42]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[39]),
        .Q(out[41]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[38]),
        .Q(out[40]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[37]),
        .Q(out[39]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[36]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[35]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[34]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[33]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[32]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[31]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[30]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[29]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[28]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[27]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[26]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[25]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[24]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[23]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[22]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[21]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[20]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[19]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[18]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[17]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[48]),
        .Q(out[50]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][55]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][56]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][57]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][58]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][59]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[47]),
        .Q(out[49]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][60]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][61]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][62]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][63]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][64]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][65]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][66]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][67]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][67]_srl4_i_1 
       (.I0(s_axis_mm2s_cmd_tvalid),
        .I1(\sig_addr_cntr_lsh_kh_reg[31] ),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[46]),
        .Q(out[48]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[45]),
        .Q(out[47]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[44]),
        .Q(out[46]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[43]),
        .Q(out[45]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_vdma_0_dynshreg_f__parameterized0
   (sig_wr_fifo,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    sig_rsc2stat_status_valid,
    FIFO_Full_reg,
    FIFO_Full_reg_0,
    Q,
    slverr_i_reg,
    m_axi_mm2s_aclk);
  output sig_wr_fifo;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  input sig_rsc2stat_status_valid;
  input FIFO_Full_reg;
  input FIFO_Full_reg_0;
  input [2:0]Q;
  input [2:0]slverr_i_reg;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [2:0]Q;
  wire m_axi_mm2s_aclk;
  wire [6:4]m_axis_mm2s_sts_tdata;
  wire sig_rsc2stat_status_valid;
  wire sig_wr_fifo;
  wire [2:0]slverr_i_reg;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(slverr_i_reg[2]),
        .Q(m_axis_mm2s_sts_tdata[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(slverr_i_reg[1]),
        .Q(m_axis_mm2s_sts_tdata[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(slverr_i_reg[0]),
        .Q(m_axis_mm2s_sts_tdata[4]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][3]_srl4_i_1__0 
       (.I0(sig_rsc2stat_status_valid),
        .I1(FIFO_Full_reg),
        .I2(FIFO_Full_reg_0),
        .O(sig_wr_fifo));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h2)) 
    decerr_i_i_1
       (.I0(m_axis_mm2s_sts_tdata[5]),
        .I1(Q[2]),
        .O(\INFERRED_GEN.cnt_i_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h2)) 
    interr_i_i_1
       (.I0(m_axis_mm2s_sts_tdata[4]),
        .I1(Q[2]),
        .O(\INFERRED_GEN.cnt_i_reg[2] ));
  LUT2 #(
    .INIT(4'h2)) 
    slverr_i_i_1
       (.I0(m_axis_mm2s_sts_tdata[6]),
        .I1(Q[2]),
        .O(\INFERRED_GEN.cnt_i_reg[2]_1 ));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_vdma_0_dynshreg_f__parameterized1
   (p_0_in,
    out,
    sig_inhibit_rdy_n_reg,
    sig_calc_error_reg_reg,
    sig_mstr2addr_cmd_valid,
    sig_calc_error_reg_reg_0,
    in,
    Q,
    m_axi_s2mm_aclk);
  output p_0_in;
  output [39:0]out;
  output sig_inhibit_rdy_n_reg;
  input sig_calc_error_reg_reg;
  input sig_mstr2addr_cmd_valid;
  input sig_calc_error_reg_reg_0;
  input [37:0]in;
  input [1:0]Q;
  input m_axi_s2mm_aclk;

  wire [1:0]Q;
  wire [37:0]in;
  wire m_axi_s2mm_aclk;
  wire [39:0]out;
  wire p_0_in;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_inhibit_rdy_n_reg;
  wire sig_mstr2addr_cmd_valid;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[36]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(1'b1),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(1'b1),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][41]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][42]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][43]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][46]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][48]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][49]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][51]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_1__0 
       (.I0(sig_calc_error_reg_reg),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(sig_calc_error_reg_reg_0),
        .O(sig_inhibit_rdy_n_reg));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[37]),
        .Q(out[39]));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1__0
       (.I0(out[39]),
        .O(p_0_in));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_vdma_0_dynshreg_f__parameterized1_44
   (sig_wr_fifo,
    sig_calc_error_reg_reg,
    out,
    sig_mstr2addr_cmd_valid,
    sig_calc_error_reg_reg_0,
    sig_calc_error_reg_reg_1,
    in,
    Q,
    m_axi_mm2s_aclk);
  output sig_wr_fifo;
  output sig_calc_error_reg_reg;
  output [38:0]out;
  input sig_mstr2addr_cmd_valid;
  input sig_calc_error_reg_reg_0;
  input sig_calc_error_reg_reg_1;
  input [36:0]in;
  input [1:0]Q;
  input m_axi_mm2s_aclk;

  wire [1:0]Q;
  wire [36:0]in;
  wire m_axi_mm2s_aclk;
  wire [38:0]out;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_calc_error_reg_reg_1;
  wire sig_mstr2addr_cmd_valid;
  wire sig_wr_fifo;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[35]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(1'b1),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(1'b1),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][41]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][42]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][43]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][46]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][48]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][49]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][51]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_1 
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_calc_error_reg_reg_0),
        .I2(sig_calc_error_reg_reg_1),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[36]),
        .Q(out[38]));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1
       (.I0(out[38]),
        .O(sig_calc_error_reg_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_vdma_0_dynshreg_f__parameterized2
   (sig_first_dbeat_reg,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_wr_fifo,
    D,
    out,
    sig_first_dbeat_reg_0,
    \sig_dbeat_cntr_reg[1] ,
    sig_first_dbeat,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_mstr2data_cmd_valid,
    sig_next_calc_error_reg_reg,
    sig_next_calc_error_reg_reg_0,
    Q,
    in,
    sig_next_calc_error_reg_reg_1,
    m_axi_mm2s_aclk);
  output sig_first_dbeat_reg;
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_wr_fifo;
  output [2:0]D;
  output [19:0]out;
  input sig_first_dbeat_reg_0;
  input \sig_dbeat_cntr_reg[1] ;
  input sig_first_dbeat;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_mstr2data_cmd_valid;
  input sig_next_calc_error_reg_reg;
  input sig_next_calc_error_reg_reg_0;
  input [2:0]Q;
  input [22:0]in;
  input [1:0]sig_next_calc_error_reg_reg_1;
  input m_axi_mm2s_aclk;

  wire [2:0]D;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [2:0]Q;
  wire [22:0]in;
  wire m_axi_mm2s_aclk;
  wire [19:0]out;
  wire [9:7]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire \sig_dbeat_cntr_reg[1] ;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_calc_error_reg_reg_0;
  wire [1:0]sig_next_calc_error_reg_reg_1;
  wire sig_wr_fifo;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[17]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[15]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[14]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[13]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[12]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[11]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[10]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[9]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[8]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[7]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[6]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[5]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(out[0]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(sig_cmd_fifo_data_out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(sig_cmd_fifo_data_out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(sig_cmd_fifo_data_out[7]));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[3][32]_srl4_i_1 
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_next_calc_error_reg_reg),
        .I2(sig_next_calc_error_reg_reg_0),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[22]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[21]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[20]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[19]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[18]),
        .Q(out[15]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_dbeat_cntr[0]_i_1 
       (.I0(sig_cmd_fifo_data_out[7]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_dbeat_cntr[1]_i_1 
       (.I0(sig_cmd_fifo_data_out[8]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \sig_dbeat_cntr[2]_i_1 
       (.I0(sig_cmd_fifo_data_out[9]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    sig_first_dbeat_i_1
       (.I0(sig_first_dbeat_reg_0),
        .I1(\INFERRED_GEN.cnt_i_reg[0] ),
        .I2(\sig_dbeat_cntr_reg[1] ),
        .I3(sig_first_dbeat),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_first_dbeat_reg));
  LUT3 #(
    .INIT(8'hFE)) 
    sig_last_dbeat_i_3
       (.I0(sig_cmd_fifo_data_out[9]),
        .I1(sig_cmd_fifo_data_out[8]),
        .I2(sig_cmd_fifo_data_out[7]),
        .O(\INFERRED_GEN.cnt_i_reg[0] ));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_vdma_0_dynshreg_f__parameterized3
   (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ,
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ,
    D,
    FIFO_Full_reg,
    lsig_ld_offset,
    lsig_0ffset_cntr,
    sig_input_accept21_out,
    sig_sf2dre_use_autodest,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    FIFO_Full_reg_0,
    FIFO_Full_reg_1,
    sig_mstr2sf_cmd_valid,
    in,
    Q,
    m_axi_mm2s_aclk);
  output \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  output \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  output [1:0]D;
  output FIFO_Full_reg;
  input lsig_ld_offset;
  input lsig_0ffset_cntr;
  input sig_input_accept21_out;
  input sig_sf2dre_use_autodest;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input FIFO_Full_reg_0;
  input FIFO_Full_reg_1;
  input sig_mstr2sf_cmd_valid;
  input [3:0]in;
  input [1:0]Q;
  input m_axi_mm2s_aclk;

  wire [1:0]D;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  wire [1:0]Q;
  wire [3:0]in;
  wire lsig_0ffset_cntr;
  wire lsig_ld_offset;
  wire m_axi_mm2s_aclk;
  wire [11:4]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_input_accept21_out;
  wire sig_mstr2sf_cmd_valid;
  wire sig_sf2dre_use_autodest;

  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg[0]_i_1 
       (.I0(sig_cmd_fifo_data_out[4]),
        .I1(lsig_ld_offset),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg[1]_i_2 
       (.I0(sig_cmd_fifo_data_out[5]),
        .I1(lsig_ld_offset),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h35300000)) 
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_i_1 
       (.I0(sig_input_accept21_out),
        .I1(sig_cmd_fifo_data_out[8]),
        .I2(lsig_ld_offset),
        .I3(sig_sf2dre_use_autodest),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \INCLUDE_UNPACKING.lsig_0ffset_cntr[0]_i_1 
       (.I0(sig_cmd_fifo_data_out[11]),
        .I1(lsig_ld_offset),
        .I2(lsig_0ffset_cntr),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(sig_cmd_fifo_data_out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(sig_cmd_fifo_data_out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(sig_cmd_fifo_data_out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(sig_cmd_fifo_data_out[4]));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[3][7]_srl4_i_1 
       (.I0(FIFO_Full_reg_0),
        .I1(FIFO_Full_reg_1),
        .I2(sig_mstr2sf_cmd_valid),
        .O(FIFO_Full_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_vdma_0_dynshreg_f__parameterized4
   (undrflo_err0,
    ovrflo_err0,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    sig_wr_fifo,
    s2mm_halt,
    dma_err,
    s2mm_soft_reset,
    Q,
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 ,
    sig_wsc2stat_status_valid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    in,
    m_axi_s2mm_aclk);
  output undrflo_err0;
  output ovrflo_err0;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  output sig_wr_fifo;
  input s2mm_halt;
  input dma_err;
  input s2mm_soft_reset;
  input [2:0]Q;
  input [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 ;
  input sig_wsc2stat_status_valid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input [19:0]in;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/of_err2 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/uf_err1 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_i_4_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_i_5_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_i_6_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_i_7_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_i_8_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_i_9_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_3 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_1 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_2 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_3 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_i_4_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_i_5_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_i_6_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_i_7_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_i_8_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_i_9_n_0 ;
  wire [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_3 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_1 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_2 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_3 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [2:0]Q;
  wire dma_err;
  wire [19:0]in;
  wire m_axi_s2mm_aclk;
  wire [31:4]m_axis_s2mm_sts_tdata;
  wire ovrflo_err0;
  wire s2mm_halt;
  wire s2mm_soft_reset;
  wire sig_inhibit_rdy_n;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;
  wire undrflo_err0;
  wire [3:2]\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_1 
       (.I0(s2mm_halt),
        .I1(dma_err),
        .I2(s2mm_soft_reset),
        .I3(Q[2]),
        .I4(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/of_err2 ),
        .I5(m_axis_s2mm_sts_tdata[31]),
        .O(ovrflo_err0));
  LUT2 #(
    .INIT(4'h9)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_4 
       (.I0(m_axis_s2mm_sts_tdata[23]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [15]),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_5 
       (.I0(m_axis_s2mm_sts_tdata[22]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [14]),
        .I2(m_axis_s2mm_sts_tdata[21]),
        .I3(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [13]),
        .I4(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [12]),
        .I5(m_axis_s2mm_sts_tdata[20]),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_6 
       (.I0(m_axis_s2mm_sts_tdata[19]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [11]),
        .I2(m_axis_s2mm_sts_tdata[18]),
        .I3(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [10]),
        .I4(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [9]),
        .I5(m_axis_s2mm_sts_tdata[17]),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_7 
       (.I0(m_axis_s2mm_sts_tdata[16]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [8]),
        .I2(m_axis_s2mm_sts_tdata[14]),
        .I3(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [6]),
        .I4(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [7]),
        .I5(m_axis_s2mm_sts_tdata[15]),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_8 
       (.I0(m_axis_s2mm_sts_tdata[13]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [5]),
        .I2(m_axis_s2mm_sts_tdata[11]),
        .I3(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [3]),
        .I4(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [4]),
        .I5(m_axis_s2mm_sts_tdata[12]),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_9 
       (.I0(m_axis_s2mm_sts_tdata[10]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [2]),
        .I2(m_axis_s2mm_sts_tdata[9]),
        .I3(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [1]),
        .I4(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [0]),
        .I5(m_axis_s2mm_sts_tdata[8]),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_i_9_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2 
       (.CI(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_0 ),
        .CO({\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_CO_UNCONNECTED [3:2],\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/of_err2 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\GEN_STS_GRTR_THAN_8.ovrflo_err_i_4_n_0 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3 
       (.CI(1'b0),
        .CO({\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_0 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_1 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_2 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_O_UNCONNECTED [3:0]),
        .S({\GEN_STS_GRTR_THAN_8.ovrflo_err_i_6_n_0 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_i_7_n_0 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_i_8_n_0 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_i_9_n_0 }));
  LUT5 #(
    .INIT(32'h00000002)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_1 
       (.I0(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/uf_err1 ),
        .I1(s2mm_halt),
        .I2(dma_err),
        .I3(s2mm_soft_reset),
        .I4(Q[2]),
        .O(undrflo_err0));
  LUT2 #(
    .INIT(4'h9)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_4 
       (.I0(m_axis_s2mm_sts_tdata[23]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [15]),
        .O(\GEN_STS_GRTR_THAN_8.undrflo_err_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_5 
       (.I0(m_axis_s2mm_sts_tdata[22]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [14]),
        .I2(m_axis_s2mm_sts_tdata[21]),
        .I3(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [13]),
        .I4(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [12]),
        .I5(m_axis_s2mm_sts_tdata[20]),
        .O(\GEN_STS_GRTR_THAN_8.undrflo_err_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_6 
       (.I0(m_axis_s2mm_sts_tdata[19]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [11]),
        .I2(m_axis_s2mm_sts_tdata[18]),
        .I3(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [10]),
        .I4(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [9]),
        .I5(m_axis_s2mm_sts_tdata[17]),
        .O(\GEN_STS_GRTR_THAN_8.undrflo_err_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_7 
       (.I0(m_axis_s2mm_sts_tdata[16]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [8]),
        .I2(m_axis_s2mm_sts_tdata[14]),
        .I3(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [6]),
        .I4(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [7]),
        .I5(m_axis_s2mm_sts_tdata[15]),
        .O(\GEN_STS_GRTR_THAN_8.undrflo_err_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_8 
       (.I0(m_axis_s2mm_sts_tdata[13]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [5]),
        .I2(m_axis_s2mm_sts_tdata[11]),
        .I3(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [3]),
        .I4(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [4]),
        .I5(m_axis_s2mm_sts_tdata[12]),
        .O(\GEN_STS_GRTR_THAN_8.undrflo_err_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_9 
       (.I0(m_axis_s2mm_sts_tdata[10]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [2]),
        .I2(m_axis_s2mm_sts_tdata[9]),
        .I3(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [1]),
        .I4(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [0]),
        .I5(m_axis_s2mm_sts_tdata[8]),
        .O(\GEN_STS_GRTR_THAN_8.undrflo_err_i_9_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 
       (.CI(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_0 ),
        .CO({\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_CO_UNCONNECTED [3:2],\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/uf_err1 ,\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\GEN_STS_GRTR_THAN_8.undrflo_err_i_4_n_0 ,\GEN_STS_GRTR_THAN_8.undrflo_err_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3 
       (.CI(1'b0),
        .CO({\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_0 ,\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_1 ,\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_2 ,\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_O_UNCONNECTED [3:0]),
        .S({\GEN_STS_GRTR_THAN_8.undrflo_err_i_6_n_0 ,\GEN_STS_GRTR_THAN_8.undrflo_err_i_7_n_0 ,\GEN_STS_GRTR_THAN_8.undrflo_err_i_8_n_0 ,\GEN_STS_GRTR_THAN_8.undrflo_err_i_9_n_0 }));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[19]),
        .Q(m_axis_s2mm_sts_tdata[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[16]),
        .Q(m_axis_s2mm_sts_tdata[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(m_axis_s2mm_sts_tdata[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(m_axis_s2mm_sts_tdata[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(m_axis_s2mm_sts_tdata[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(m_axis_s2mm_sts_tdata[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(m_axis_s2mm_sts_tdata[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(m_axis_s2mm_sts_tdata[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(m_axis_s2mm_sts_tdata[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(m_axis_s2mm_sts_tdata[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(m_axis_s2mm_sts_tdata[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(m_axis_s2mm_sts_tdata[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(m_axis_s2mm_sts_tdata[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(m_axis_s2mm_sts_tdata[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(m_axis_s2mm_sts_tdata[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(m_axis_s2mm_sts_tdata[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(m_axis_s2mm_sts_tdata[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(m_axis_s2mm_sts_tdata[4]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1__0 
       (.I0(sig_wsc2stat_status_valid),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[18]),
        .Q(m_axis_s2mm_sts_tdata[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[17]),
        .Q(m_axis_s2mm_sts_tdata[22]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h2)) 
    decerr_i_i_1__0
       (.I0(m_axis_s2mm_sts_tdata[5]),
        .I1(Q[2]),
        .O(\INFERRED_GEN.cnt_i_reg[2] ));
  LUT2 #(
    .INIT(4'h2)) 
    interr_i_i_1__0
       (.I0(m_axis_s2mm_sts_tdata[4]),
        .I1(Q[2]),
        .O(\INFERRED_GEN.cnt_i_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h2)) 
    slverr_i_i_1__0
       (.I0(m_axis_s2mm_sts_tdata[6]),
        .I1(Q[2]),
        .O(\INFERRED_GEN.cnt_i_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_vdma_0_dynshreg_f__parameterized5
   (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    out,
    in,
    sig_wr_fifo,
    m_axi_s2mm_bresp,
    addr,
    m_axi_s2mm_aclk);
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [0:0]out;
  input [1:0]in;
  input sig_wr_fifo;
  input [1:0]m_axi_s2mm_bresp;
  input [0:2]addr;
  input m_axi_s2mm_aclk;

  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:2]addr;
  wire [1:0]in;
  wire m_axi_s2mm_aclk;
  wire [1:0]m_axi_s2mm_bresp;
  wire [0:0]out;
  wire sig_wr_fifo;
  wire [1:0]sig_wresp_sfifo_out;

  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'h5444)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_i_1 
       (.I0(out),
        .I1(in[0]),
        .I2(sig_wresp_sfifo_out[1]),
        .I3(sig_wresp_sfifo_out[0]),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'h4544)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_i_1 
       (.I0(out),
        .I1(in[1]),
        .I2(sig_wresp_sfifo_out[0]),
        .I3(sig_wresp_sfifo_out[1]),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][0]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(m_axi_s2mm_bresp[1]),
        .Q(sig_wresp_sfifo_out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][1]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(m_axi_s2mm_bresp[0]),
        .Q(sig_wresp_sfifo_out[0]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_vdma_0_dynshreg_f__parameterized6
   (p_0_in,
    out,
    sig_push_to_wsc_reg,
    sig_coelsc_interr_reg0,
    sig_data2wsc_valid,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ,
    in,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 ,
    m_axi_s2mm_aclk);
  output p_0_in;
  output [18:0]out;
  output sig_push_to_wsc_reg;
  output sig_coelsc_interr_reg0;
  input sig_data2wsc_valid;
  input \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  input [0:0]in;
  input [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ;
  input [2:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 ;
  input m_axi_s2mm_aclk;

  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  wire [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ;
  wire [2:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 ;
  wire [0:0]in;
  wire m_axi_s2mm_aclk;
  wire [18:0]out;
  wire p_0_in;
  wire sig_coelsc_interr_reg0;
  wire sig_data2wsc_valid;
  wire sig_push_to_wsc_reg;

  LUT2 #(
    .INIT(4'hE)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 
       (.I0(out[0]),
        .I1(in),
        .O(sig_coelsc_interr_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_3 
       (.I0(out[1]),
        .O(p_0_in));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][0]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 [18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][10]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 [8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][11]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 [7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][12]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 [6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][13]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 [5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][14]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 [4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][15]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 [3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][16]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 [2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][17]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 [1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][18]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 [0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[5][18]_srl6_i_1 
       (.I0(sig_data2wsc_valid),
        .I1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .I2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ),
        .O(sig_push_to_wsc_reg));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][1]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 [17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][2]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 [16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][3]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 [15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][4]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 [14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][5]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 [13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][6]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 [12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][7]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 [11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][8]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 [10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][9]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_vdma_0_dynshreg_f__parameterized7
   (sig_sm_ld_dre_cmd_reg,
    out,
    sig_wr_fifo,
    sig_sm_ld_dre_cmd_ns,
    sig_sm_ld_dre_cmd,
    \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ,
    lsig_pullreg_empty,
    lsig_first_dbeat,
    \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ,
    sig_curr_eof_reg_reg,
    sig_mstr2dre_cmd_valid,
    sig_curr_eof_reg_reg_0,
    sig_sm_ld_dre_cmd_reg_0,
    Q,
    sig_sm_ld_dre_cmd_reg_1,
    in,
    m_axi_s2mm_aclk);
  output sig_sm_ld_dre_cmd_reg;
  output [20:0]out;
  output sig_wr_fifo;
  output sig_sm_ld_dre_cmd_ns;
  input sig_sm_ld_dre_cmd;
  input \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ;
  input lsig_pullreg_empty;
  input lsig_first_dbeat;
  input \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ;
  input sig_curr_eof_reg_reg;
  input sig_mstr2dre_cmd_valid;
  input sig_curr_eof_reg_reg_0;
  input [2:0]sig_sm_ld_dre_cmd_reg_0;
  input [1:0]Q;
  input sig_sm_ld_dre_cmd_reg_1;
  input [21:0]in;
  input m_axi_s2mm_aclk;

  wire \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ;
  wire \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ;
  wire [1:0]Q;
  wire [21:0]in;
  wire lsig_first_dbeat;
  wire lsig_pullreg_empty;
  wire m_axi_s2mm_aclk;
  wire [20:0]out;
  wire [28:28]sig_cmd_fifo_data_out;
  wire sig_curr_eof_reg_reg;
  wire sig_curr_eof_reg_reg_0;
  wire sig_mstr2dre_cmd_valid;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_ld_dre_cmd_reg;
  wire [2:0]sig_sm_ld_dre_cmd_reg_0;
  wire sig_sm_ld_dre_cmd_reg_1;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h88888BBB88888888)) 
    \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg[0]_i_1 
       (.I0(sig_cmd_fifo_data_out),
        .I1(sig_sm_ld_dre_cmd),
        .I2(\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ),
        .I3(lsig_pullreg_empty),
        .I4(lsig_first_dbeat),
        .I5(\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ),
        .O(sig_sm_ld_dre_cmd_reg));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[21]),
        .Q(sig_cmd_fifo_data_out));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1__0 
       (.I0(sig_curr_eof_reg_reg),
        .I1(sig_mstr2dre_cmd_valid),
        .I2(sig_curr_eof_reg_reg_0),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(out[13]));
  LUT5 #(
    .INIT(32'h00D00000)) 
    sig_sm_ld_dre_cmd_i_1
       (.I0(out[20]),
        .I1(sig_sm_ld_dre_cmd_reg_0[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(sig_sm_ld_dre_cmd_reg_1),
        .O(sig_sm_ld_dre_cmd_ns));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_vdma_0_dynshreg_f__parameterized8
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    SR,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_flush_db1,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ,
    slice_insert_valid,
    \INFERRED_GEN.data_reg[15][0]_srl16_0 ,
    \INFERRED_GEN.data_reg[15][0]_srl16_1 ,
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 ,
    Q,
    m_axi_s2mm_aclk);
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [8:0]out;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  output [0:0]SR;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_flush_db1;
  input [3:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  input \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  input \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ;
  input slice_insert_valid;
  input \INFERRED_GEN.data_reg[15][0]_srl16_0 ;
  input \INFERRED_GEN.data_reg[15][0]_srl16_1 ;
  input [8:0]\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 ;
  input [3:0]Q;
  input m_axi_s2mm_aclk;

  wire [8:0]\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 ;
  wire \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  wire \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ;
  wire [3:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire \INFERRED_GEN.data_reg[15][0]_srl16_0 ;
  wire \INFERRED_GEN.data_reg[15][0]_srl16_1 ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire [8:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire sig_flush_db1;
  wire sig_wr_fifo;
  wire slice_insert_valid;

  LUT6 #(
    .INIT(64'h5555DDDD5555DFFF)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1__0 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_flush_db1),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [0]),
        .I3(out[0]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0));
  LUT6 #(
    .INIT(64'h5555DDDD5555DFFF)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1__0 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_flush_db1),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [1]),
        .I3(out[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1));
  LUT6 #(
    .INIT(64'h5555DDDD5555DFFF)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1__0 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_flush_db1),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [2]),
        .I3(out[2]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ),
        .O(SR));
  LUT6 #(
    .INIT(64'h5555DDDD5555DFFF)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1__0 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_flush_db1),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [3]),
        .I3(out[3]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][0]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 [8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][1]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 [7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][2]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 [6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][3]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 [5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][4]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 [4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][5]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 [3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][6]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 [2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][7]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 [1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][8]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 [0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[15][8]_srl16_i_1 
       (.I0(slice_insert_valid),
        .I1(\INFERRED_GEN.data_reg[15][0]_srl16_0 ),
        .I2(\INFERRED_GEN.data_reg[15][0]_srl16_1 ),
        .O(sig_wr_fifo));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_vdma_0_dynshreg_f__parameterized9
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    D,
    out,
    sig_first_dbeat_reg,
    sig_inhibit_rdy_n_reg,
    \sig_dbeat_cntr_reg[3] ,
    sig_last_dbeat_reg,
    \sig_dbeat_cntr_reg[0] ,
    sig_last_dbeat_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_last_dbeat_reg_1,
    sig_single_dbeat_reg,
    sig_single_dbeat_reg_0,
    sig_single_dbeat_reg_1,
    sig_first_dbeat_reg_0,
    sig_next_calc_error_reg_reg,
    sig_mstr2data_cmd_valid,
    sig_next_calc_error_reg_reg_0,
    \sig_dbeat_cntr_reg[3]_0 ,
    sig_next_calc_error_reg_reg_1,
    Q,
    m_axi_s2mm_aclk);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [0:0]D;
  output [5:0]out;
  output sig_first_dbeat_reg;
  output sig_inhibit_rdy_n_reg;
  output [3:0]\sig_dbeat_cntr_reg[3] ;
  input sig_last_dbeat_reg;
  input \sig_dbeat_cntr_reg[0] ;
  input sig_last_dbeat_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_last_dbeat_reg_1;
  input sig_single_dbeat_reg;
  input sig_single_dbeat_reg_0;
  input sig_single_dbeat_reg_1;
  input sig_first_dbeat_reg_0;
  input sig_next_calc_error_reg_reg;
  input sig_mstr2data_cmd_valid;
  input sig_next_calc_error_reg_reg_0;
  input [3:0]\sig_dbeat_cntr_reg[3]_0 ;
  input [9:0]sig_next_calc_error_reg_reg_1;
  input [1:0]Q;
  input m_axi_s2mm_aclk;

  wire [0:0]D;
  wire [1:0]Q;
  wire m_axi_s2mm_aclk;
  wire [5:0]out;
  wire [10:7]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire \sig_dbeat_cntr_reg[0] ;
  wire [3:0]\sig_dbeat_cntr_reg[3] ;
  wire [3:0]\sig_dbeat_cntr_reg[3]_0 ;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat_i_2__0_n_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_calc_error_reg_reg_0;
  wire [9:0]sig_next_calc_error_reg_reg_1;
  wire sig_single_dbeat_reg;
  wire sig_single_dbeat_reg_0;
  wire sig_single_dbeat_reg_1;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[9]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[8]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[6]),
        .Q(sig_cmd_fifo_data_out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[5]),
        .Q(sig_cmd_fifo_data_out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[4]),
        .Q(sig_cmd_fifo_data_out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[3]),
        .Q(sig_cmd_fifo_data_out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[7]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[3][31]_srl4_i_1__0 
       (.I0(sig_next_calc_error_reg_reg),
        .I1(sig_mstr2data_cmd_valid),
        .I2(sig_next_calc_error_reg_reg_0),
        .O(sig_inhibit_rdy_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_dbeat_cntr[0]_i_1__0 
       (.I0(sig_cmd_fifo_data_out[7]),
        .I1(\sig_dbeat_cntr_reg[0] ),
        .I2(\sig_dbeat_cntr_reg[3]_0 [0]),
        .O(\sig_dbeat_cntr_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_dbeat_cntr[1]_i_1__0 
       (.I0(sig_cmd_fifo_data_out[8]),
        .I1(\sig_dbeat_cntr_reg[0] ),
        .I2(\sig_dbeat_cntr_reg[3]_0 [0]),
        .I3(\sig_dbeat_cntr_reg[3]_0 [1]),
        .O(\sig_dbeat_cntr_reg[3] [1]));
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \sig_dbeat_cntr[2]_i_1__0 
       (.I0(sig_cmd_fifo_data_out[9]),
        .I1(\sig_dbeat_cntr_reg[0] ),
        .I2(\sig_dbeat_cntr_reg[3]_0 [2]),
        .I3(\sig_dbeat_cntr_reg[3]_0 [1]),
        .I4(\sig_dbeat_cntr_reg[3]_0 [0]),
        .O(\sig_dbeat_cntr_reg[3] [2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \sig_dbeat_cntr[3]_i_1__0 
       (.I0(sig_cmd_fifo_data_out[10]),
        .I1(\sig_dbeat_cntr_reg[0] ),
        .I2(\sig_dbeat_cntr_reg[3]_0 [3]),
        .I3(\sig_dbeat_cntr_reg[3]_0 [2]),
        .I4(\sig_dbeat_cntr_reg[3]_0 [0]),
        .I5(\sig_dbeat_cntr_reg[3]_0 [1]),
        .O(\sig_dbeat_cntr_reg[3] [3]));
  LUT6 #(
    .INIT(64'h3030303000A0A0A0)) 
    sig_first_dbeat_i_1__0
       (.I0(sig_first_dbeat_reg_0),
        .I1(sig_last_dbeat_i_2__0_n_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_single_dbeat_reg_0),
        .I4(sig_single_dbeat_reg),
        .I5(\sig_dbeat_cntr_reg[0] ),
        .O(sig_first_dbeat_reg));
  LUT6 #(
    .INIT(64'hA3AF0000A3A00000)) 
    sig_last_dbeat_i_1
       (.I0(sig_last_dbeat_i_2__0_n_0),
        .I1(sig_last_dbeat_reg),
        .I2(\sig_dbeat_cntr_reg[0] ),
        .I3(sig_last_dbeat_reg_0),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I5(sig_last_dbeat_reg_1),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  LUT4 #(
    .INIT(16'h0001)) 
    sig_last_dbeat_i_2__0
       (.I0(sig_cmd_fifo_data_out[8]),
        .I1(sig_cmd_fifo_data_out[9]),
        .I2(sig_cmd_fifo_data_out[7]),
        .I3(sig_cmd_fifo_data_out[10]),
        .O(sig_last_dbeat_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_next_strt_strb_reg[3]_i_1 
       (.I0(out[2]),
        .O(D));
  LUT6 #(
    .INIT(64'h8BBB000088880000)) 
    sig_single_dbeat_i_1
       (.I0(sig_last_dbeat_i_2__0_n_0),
        .I1(\sig_dbeat_cntr_reg[0] ),
        .I2(sig_single_dbeat_reg),
        .I3(sig_single_dbeat_reg_0),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I5(sig_single_dbeat_reg_1),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_vdma_0_srl_fifo_f
   (E,
    Q,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    cmnd_wr_1,
    sig_inhibit_rdy_n,
    s2mm_halt,
    sig_input_reg_empty,
    sig_psm_halt,
    s_axis_s2mm_cmd_tvalid,
    \sig_input_addr_reg_reg[31] );
  output [0:0]E;
  output [0:0]Q;
  output [49:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input cmnd_wr_1;
  input sig_inhibit_rdy_n;
  input s2mm_halt;
  input sig_input_reg_empty;
  input sig_psm_halt;
  input s_axis_s2mm_cmd_tvalid;
  input [48:0]\sig_input_addr_reg_reg[31] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire cmnd_wr_1;
  wire m_axi_s2mm_aclk;
  wire [49:0]out;
  wire s2mm_halt;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_inhibit_rdy_n;
  wire [48:0]\sig_input_addr_reg_reg[31] ;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_stream_rst;

  axi_vdma_0_srl_fifo_rbu_f I_SRL_FIFO_RBU_F
       (.E(E),
        .Q(Q),
        .cmnd_wr_1(cmnd_wr_1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .s2mm_halt(s2mm_halt),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .\sig_input_addr_reg_reg[31] (\sig_input_addr_reg_reg[31] ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_vdma_0_srl_fifo_f_35
   (\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ,
    Q,
    out,
    SS,
    m_axi_mm2s_aclk,
    cmnd_wr,
    sig_inhibit_rdy_n,
    mm2s_halt,
    FIFO_Full_reg,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    s_axis_mm2s_cmd_tvalid,
    in);
  output [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  output [0:0]Q;
  output [50:0]out;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input cmnd_wr;
  input sig_inhibit_rdy_n;
  input mm2s_halt;
  input FIFO_Full_reg;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input s_axis_mm2s_cmd_tvalid;
  input [48:0]in;

  wire FIFO_Full_reg;
  wire [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire cmnd_wr;
  wire [48:0]in;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire [50:0]out;
  wire s_axis_mm2s_cmd_tvalid;
  wire sig_calc_error_pushed;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;

  axi_vdma_0_srl_fifo_rbu_f_36 I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg (\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ),
        .Q(Q),
        .SS(SS),
        .cmnd_wr(cmnd_wr),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .out(out),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_vdma_0_srl_fifo_f__parameterized0
   (FIFO_Full_reg,
    Q,
    sig_inhibit_rdy_n_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    SS,
    m_axi_mm2s_aclk,
    m_axis_mm2s_sts_tready,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_rsc2stat_status_valid,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    slverr_i_reg);
  output FIFO_Full_reg;
  output [0:0]Q;
  output sig_inhibit_rdy_n_reg;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_sts_tready;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_rsc2stat_status_valid;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [2:0]slverr_i_reg;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_inhibit_rdy_n_reg;
  wire sig_rsc2stat_status_valid;
  wire [2:0]slverr_i_reg;

  axi_vdma_0_srl_fifo_rbu_f__parameterized0 I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .Q(Q),
        .SS(SS),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .slverr_i_reg(slverr_i_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_vdma_0_srl_fifo_f__parameterized1
   (FIFO_Full_reg,
    p_0_in,
    out,
    sig_halt_reg_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_inhibit_rdy_n_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_halt_reg,
    FIFO_Full_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_mstr2addr_cmd_valid,
    in);
  output FIFO_Full_reg;
  output p_0_in;
  output [39:0]out;
  output sig_halt_reg_reg;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output sig_inhibit_rdy_n_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_halt_reg;
  input FIFO_Full_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_mstr2addr_cmd_valid;
  input [37:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [37:0]in;
  wire m_axi_s2mm_aclk;
  wire [39:0]out;
  wire p_0_in;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_halt_reg;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_stream_rst;

  axi_vdma_0_srl_fifo_rbu_f__parameterized1 I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .FIFO_Full_reg_1(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .sel(sig_inhibit_rdy_n_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_vdma_0_srl_fifo_f__parameterized1_41
   (FIFO_Full_reg,
    sig_halt_reg_reg,
    FIFO_Full_reg_0,
    sig_calc_error_reg_reg,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    SS,
    m_axi_mm2s_aclk,
    sig_mstr2addr_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_data2addr_stop_req,
    sig_sf_allow_addr_req,
    sig_addr_reg_empty,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    in);
  output FIFO_Full_reg;
  output sig_halt_reg_reg;
  output FIFO_Full_reg_0;
  output sig_calc_error_reg_reg;
  output [38:0]out;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_mstr2addr_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_data2addr_stop_req;
  input sig_sf_allow_addr_req;
  input sig_addr_reg_empty;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [36:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]SS;
  wire [36:0]in;
  wire m_axi_mm2s_aclk;
  wire [38:0]out;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_sf_allow_addr_req;

  axi_vdma_0_srl_fifo_rbu_f__parameterized1_42 I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .FIFO_Full_reg_1(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .SS(SS),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_vdma_0_srl_fifo_f__parameterized2
   (FIFO_Full_reg,
    sig_first_dbeat_reg,
    sig_last_dbeat_reg,
    FIFO_Full_reg_0,
    D,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    m_axi_mm2s_rlast_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    out,
    SS,
    m_axi_mm2s_aclk,
    sig_first_dbeat_reg_0,
    sig_first_dbeat,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_mstr2data_cmd_valid,
    Q,
    \sig_dbeat_cntr_reg[5] ,
    sig_ld_new_cmd_reg,
    sig_last_dbeat_reg_0,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_inhibit_rdy_n_0,
    sig_dqual_reg_empty_reg,
    sig_rsc2stat_status_valid,
    sig_dqual_reg_empty_reg_0,
    sig_next_cmd_cmplt_reg_i_3,
    sig_next_cmd_cmplt_reg_i_3_0,
    sig_next_cmd_cmplt_reg_i_3_1,
    full,
    sig_dqual_reg_empty_reg_1,
    m_axi_mm2s_rvalid,
    sig_dqual_reg_full,
    sig_next_cmd_cmplt_reg_i_3_2,
    m_axi_mm2s_rlast,
    sig_last_dbeat_reg_1,
    in);
  output FIFO_Full_reg;
  output sig_first_dbeat_reg;
  output sig_last_dbeat_reg;
  output FIFO_Full_reg_0;
  output [7:0]D;
  output [0:0]E;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output m_axi_mm2s_rlast_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [19:0]out;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_first_dbeat_reg_0;
  input sig_first_dbeat;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_mstr2data_cmd_valid;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_ld_new_cmd_reg;
  input sig_last_dbeat_reg_0;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_inhibit_rdy_n_0;
  input sig_dqual_reg_empty_reg;
  input sig_rsc2stat_status_valid;
  input sig_dqual_reg_empty_reg_0;
  input sig_next_cmd_cmplt_reg_i_3;
  input sig_next_cmd_cmplt_reg_i_3_0;
  input sig_next_cmd_cmplt_reg_i_3_1;
  input full;
  input sig_dqual_reg_empty_reg_1;
  input m_axi_mm2s_rvalid;
  input sig_dqual_reg_full;
  input sig_next_cmd_cmplt_reg_i_3_2;
  input m_axi_mm2s_rlast;
  input sig_last_dbeat_reg_1;
  input [22:0]in;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [7:0]Q;
  wire [0:0]SS;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [22:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rlast_0;
  wire m_axi_mm2s_rvalid;
  wire [19:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire \sig_dbeat_cntr_reg[5] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_inhibit_rdy_n_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_cmd_cmplt_reg_i_3;
  wire sig_next_cmd_cmplt_reg_i_3_0;
  wire sig_next_cmd_cmplt_reg_i_3_1;
  wire sig_next_cmd_cmplt_reg_i_3_2;
  wire sig_next_sequential_reg;
  wire sig_rsc2stat_status_valid;

  axi_vdma_0_srl_fifo_rbu_f__parameterized2 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .FIFO_Full_reg_1(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .SS(SS),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rlast_0(m_axi_mm2s_rlast_0),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_1),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_cmd_cmplt_reg_i_3(sig_next_cmd_cmplt_reg_i_3),
        .sig_next_cmd_cmplt_reg_i_3_0(sig_next_cmd_cmplt_reg_i_3_0),
        .sig_next_cmd_cmplt_reg_i_3_1(sig_next_cmd_cmplt_reg_i_3_1),
        .sig_next_cmd_cmplt_reg_i_3_2(sig_next_cmd_cmplt_reg_i_3_2),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_vdma_0_srl_fifo_f__parameterized3
   (FIFO_Full_reg,
    Q,
    FIFO_Full_reg_0,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ,
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ,
    D,
    E,
    SS,
    m_axi_mm2s_aclk,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_mstr2sf_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0] ,
    lsig_ld_offset,
    lsig_0ffset_cntr,
    sig_input_accept21_out,
    sig_sf2dre_use_autodest,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ,
    in);
  output FIFO_Full_reg;
  output [0:0]Q;
  output FIFO_Full_reg_0;
  output \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  output \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  output [1:0]D;
  output [0:0]E;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input sig_mstr2sf_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input lsig_ld_offset;
  input lsig_0ffset_cntr;
  input sig_input_accept21_out;
  input sig_sf2dre_use_autodest;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ;
  input [3:0]in;

  wire [1:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ;
  wire \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [3:0]in;
  wire lsig_0ffset_cntr;
  wire lsig_ld_offset;
  wire m_axi_mm2s_aclk;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_input_accept21_out;
  wire sig_mstr2sf_cmd_valid;
  wire sig_sf2dre_use_autodest;

  axi_vdma_0_srl_fifo_rbu_f__parameterized3 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg (\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ),
        .\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg (\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .SS(SS),
        .in(in),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .lsig_ld_offset(lsig_ld_offset),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sel(FIFO_Full_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_input_accept21_out(sig_input_accept21_out),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_sf2dre_use_autodest(sig_sf2dre_use_autodest));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_vdma_0_srl_fifo_f__parameterized4
   (undrflo_err0,
    Q,
    ovrflo_err0,
    sig_inhibit_rdy_n_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    sig_inhibit_rdy_n_reg_0,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    s2mm_halt,
    dma_err,
    s2mm_soft_reset,
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ,
    sig_inhibit_rdy_n,
    sig_wsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_next_calc_error_reg,
    sig_dqual_reg_empty_reg,
    sig_wdc_status_going_full,
    m_axis_s2mm_sts_tready,
    in);
  output undrflo_err0;
  output [0:0]Q;
  output ovrflo_err0;
  output sig_inhibit_rdy_n_reg;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  output sig_inhibit_rdy_n_reg_0;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input s2mm_halt;
  input dma_err;
  input s2mm_soft_reset;
  input [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  input sig_inhibit_rdy_n;
  input sig_wsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_next_calc_error_reg;
  input [0:0]sig_dqual_reg_empty_reg;
  input sig_wdc_status_going_full;
  input m_axis_s2mm_sts_tready;
  input [19:0]in;

  wire [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [0:0]Q;
  wire dma_err;
  wire [19:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire ovrflo_err0;
  wire s2mm_halt;
  wire s2mm_soft_reset;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [0:0]sig_dqual_reg_empty_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_reg;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_next_calc_error_reg;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;
  wire undrflo_err0;

  axi_vdma_0_srl_fifo_rbu_f__parameterized4 I_SRL_FIFO_RBU_F
       (.\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 (\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .Q(Q),
        .dma_err(dma_err),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .ovrflo_err0(ovrflo_err0),
        .s2mm_halt(s2mm_halt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n_reg_0),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .undrflo_err0(undrflo_err0));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_vdma_0_srl_fifo_f__parameterized5
   (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    m_axi_s2mm_bready,
    Q,
    E,
    D,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    out,
    in,
    sig_halt_reg,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[3] ,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[0] ,
    \sig_addr_posted_cntr_reg[1] ,
    \sig_addr_posted_cntr_reg[0] ,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bresp);
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output m_axi_s2mm_bready;
  output [0:0]Q;
  output [0:0]E;
  output [2:0]D;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [0:0]out;
  input [1:0]in;
  input sig_halt_reg;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[3] ;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  input \sig_addr_posted_cntr_reg[1] ;
  input [3:0]\sig_addr_posted_cntr_reg[0] ;
  input m_axi_s2mm_bvalid;
  input [1:0]m_axi_s2mm_bresp;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [0:0]Q;
  wire [1:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [0:0]out;
  wire [3:0]\sig_addr_posted_cntr_reg[0] ;
  wire \sig_addr_posted_cntr_reg[1] ;
  wire sig_coelsc_reg_empty;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_stream_rst;

  axi_vdma_0_srl_fifo_rbu_f__parameterized5 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .\sig_addr_posted_cntr_reg[0] (\sig_addr_posted_cntr_reg[0] ),
        .\sig_addr_posted_cntr_reg[1] (\sig_addr_posted_cntr_reg[1] ),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_vdma_0_srl_fifo_f__parameterized6
   (FIFO_Full_reg,
    p_0_in,
    out,
    D,
    sig_push_to_wsc_reg,
    \INFERRED_GEN.cnt_i_reg[3] ,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    E,
    \INFERRED_GEN.cnt_i_reg[3]_1 ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_coelsc_interr_reg0,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    Q,
    sig_data2wsc_valid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_coelsc_reg_empty,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    in,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 );
  output FIFO_Full_reg;
  output p_0_in;
  output [18:0]out;
  output [2:0]D;
  output sig_push_to_wsc_reg;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3]_0 ;
  output [0:0]E;
  output \INFERRED_GEN.cnt_i_reg[3]_1 ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output sig_coelsc_interr_reg0;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [3:0]Q;
  input sig_data2wsc_valid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input [0:0]in;
  input [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[3]_1 ;
  wire [3:0]Q;
  wire [0:0]in;
  wire m_axi_s2mm_aclk;
  wire [18:0]out;
  wire p_0_in;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_push_to_wsc_reg;
  wire sig_stream_rst;

  axi_vdma_0_srl_fifo_rbu_f__parameterized6 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .\INFERRED_GEN.cnt_i_reg[3]_1 (\INFERRED_GEN.cnt_i_reg[3]_1 ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .sel(sig_push_to_wsc_reg),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_vdma_0_srl_fifo_f__parameterized7
   (FIFO_Full_reg,
    sig_sm_ld_dre_cmd_reg,
    D,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_sm_ld_dre_cmd_ns,
    sig_sm_pop_cmd_fifo_ns,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_sm_ld_dre_cmd,
    \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ,
    lsig_pullreg_empty,
    lsig_first_dbeat,
    \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ,
    Q,
    sig_sm_pop_cmd_fifo_reg,
    sig_sm_pop_cmd_fifo,
    sig_mstr2dre_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_sm_ld_dre_cmd_reg_0,
    sig_need_cmd_flush,
    in);
  output FIFO_Full_reg;
  output sig_sm_ld_dre_cmd_reg;
  output [2:0]D;
  output [19:0]out;
  output [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  output sig_sm_ld_dre_cmd_ns;
  output sig_sm_pop_cmd_fifo_ns;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_sm_ld_dre_cmd;
  input \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ;
  input lsig_pullreg_empty;
  input lsig_first_dbeat;
  input \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ;
  input [2:0]Q;
  input sig_sm_pop_cmd_fifo_reg;
  input sig_sm_pop_cmd_fifo;
  input sig_mstr2dre_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_sm_ld_dre_cmd_reg_0;
  input sig_need_cmd_flush;
  input [21:0]in;

  wire [2:0]D;
  wire FIFO_Full_reg;
  wire \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ;
  wire \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [2:0]Q;
  wire [21:0]in;
  wire lsig_first_dbeat;
  wire lsig_pullreg_empty;
  wire m_axi_s2mm_aclk;
  wire [19:0]out;
  wire sig_mstr2dre_cmd_valid;
  wire sig_need_cmd_flush;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_ld_dre_cmd_reg;
  wire sig_sm_ld_dre_cmd_reg_0;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_sm_pop_cmd_fifo_reg;
  wire sig_stream_rst;

  axi_vdma_0_srl_fifo_rbu_f__parameterized7 I_SRL_FIFO_RBU_F
       (.D(D),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] (\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ),
        .\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 (\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .in(in),
        .lsig_first_dbeat(lsig_first_dbeat),
        .lsig_pullreg_empty(lsig_pullreg_empty),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_ld_dre_cmd_reg(sig_sm_ld_dre_cmd_reg),
        .sig_sm_ld_dre_cmd_reg_0(sig_sm_ld_dre_cmd_reg_0),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_sm_pop_cmd_fifo_reg(sig_sm_pop_cmd_fifo_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_vdma_0_srl_fifo_f__parameterized8
   (FIFO_Full_reg,
    SS,
    Q,
    sig_flush_db2_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    out,
    \INFERRED_GEN.cnt_i_reg[4] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    SR,
    \sig_strb_reg_out_reg[3] ,
    \sig_strb_reg_out_reg[0] ,
    \sig_strb_reg_out_reg[1] ,
    E,
    sig_eop_halt_xfer_reg,
    \GEN_INDET_BTT.lsig_absorb2tlast_reg ,
    sig_eop_sent1_out,
    sig_sm_pop_cmd_fifo_reg,
    lsig_set_eop,
    sig_flush_db2_reg_0,
    sig_advance_pipe_data16_out,
    sig_flush_db2_reg_1,
    m_axi_s2mm_aclk,
    \INFERRED_GEN.cnt_i_reg[1] ,
    slice_insert_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_flush_db1,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ,
    \sig_data_reg_out_reg[31] ,
    sig_eop_halt_xfer,
    lsig_absorb2tlast,
    \sig_data_reg_out_reg[31]_0 ,
    sig_eop_sent_reg_reg,
    lsig_set_absorb2tlast,
    sig_sm_pop_cmd_fifo,
    lsig_cmd_fetch_pause,
    sig_need_cmd_flush,
    sig_eop_sent_reg_reg_0,
    sig_flush_db2,
    D,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ,
    sig_eop_sent_reg,
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 );
  output FIFO_Full_reg;
  output [0:0]SS;
  output [0:0]Q;
  output sig_flush_db2_reg;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [7:0]out;
  output \INFERRED_GEN.cnt_i_reg[4] ;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  output [0:0]SR;
  output [0:0]\sig_strb_reg_out_reg[3] ;
  output [0:0]\sig_strb_reg_out_reg[0] ;
  output [0:0]\sig_strb_reg_out_reg[1] ;
  output [0:0]E;
  output [0:0]sig_eop_halt_xfer_reg;
  output \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  output sig_eop_sent1_out;
  output sig_sm_pop_cmd_fifo_reg;
  output lsig_set_eop;
  output [0:0]sig_flush_db2_reg_0;
  output sig_advance_pipe_data16_out;
  output [0:0]sig_flush_db2_reg_1;
  input m_axi_s2mm_aclk;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input slice_insert_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_flush_db1;
  input [3:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  input \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  input \sig_data_reg_out_reg[31] ;
  input sig_eop_halt_xfer;
  input lsig_absorb2tlast;
  input \sig_data_reg_out_reg[31]_0 ;
  input sig_eop_sent_reg_reg;
  input lsig_set_absorb2tlast;
  input sig_sm_pop_cmd_fifo;
  input lsig_cmd_fetch_pause;
  input sig_need_cmd_flush;
  input sig_eop_sent_reg_reg_0;
  input sig_flush_db2;
  input [0:0]D;
  input \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ;
  input sig_eop_sent_reg;
  input [8:0]\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 ;

  wire [0:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  wire [8:0]\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 ;
  wire \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  wire [3:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire lsig_absorb2tlast;
  wire lsig_cmd_fetch_pause;
  wire lsig_set_absorb2tlast;
  wire lsig_set_eop;
  wire m_axi_s2mm_aclk;
  wire [7:0]out;
  wire sig_advance_pipe_data16_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire \sig_data_reg_out_reg[31] ;
  wire \sig_data_reg_out_reg[31]_0 ;
  wire sig_eop_halt_xfer;
  wire [0:0]sig_eop_halt_xfer_reg;
  wire sig_eop_sent1_out;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg_reg;
  wire sig_eop_sent_reg_reg_0;
  wire sig_flush_db1;
  wire sig_flush_db2;
  wire sig_flush_db2_reg;
  wire [0:0]sig_flush_db2_reg_0;
  wire [0:0]sig_flush_db2_reg_1;
  wire sig_need_cmd_flush;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_reg;
  wire [0:0]\sig_strb_reg_out_reg[0] ;
  wire [0:0]\sig_strb_reg_out_reg[1] ;
  wire [0:0]\sig_strb_reg_out_reg[3] ;
  wire slice_insert_valid;

  axi_vdma_0_srl_fifo_rbu_f__parameterized8 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\GEN_INDET_BTT.lsig_absorb2tlast_reg (\GEN_INDET_BTT.lsig_absorb2tlast_reg ),
        .\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 (\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 ),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] (\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] (\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[4] (\INFERRED_GEN.cnt_i_reg[4] ),
        .Q(Q),
        .SR(SR),
        .SS(SS),
        .lsig_absorb2tlast(lsig_absorb2tlast),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .lsig_set_absorb2tlast(lsig_set_absorb2tlast),
        .lsig_set_eop(lsig_set_eop),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_advance_pipe_data16_out(sig_advance_pipe_data16_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1),
        .\sig_data_reg_out_reg[31] (\sig_data_reg_out_reg[31] ),
        .\sig_data_reg_out_reg[31]_0 (\sig_data_reg_out_reg[31]_0 ),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_halt_xfer_reg(sig_eop_halt_xfer_reg),
        .sig_eop_sent1_out(sig_eop_sent1_out),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_eop_sent_reg_reg(sig_eop_sent_reg_reg),
        .sig_eop_sent_reg_reg_0(sig_eop_sent_reg_reg_0),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db2(sig_flush_db2),
        .sig_flush_db2_reg(sig_flush_db2_reg),
        .sig_flush_db2_reg_0(sig_flush_db2_reg_0),
        .sig_flush_db2_reg_1(sig_flush_db2_reg_1),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_reg(sig_sm_pop_cmd_fifo_reg),
        .\sig_strb_reg_out_reg[0] (\sig_strb_reg_out_reg[0] ),
        .\sig_strb_reg_out_reg[1] (\sig_strb_reg_out_reg[1] ),
        .\sig_strb_reg_out_reg[3] (\sig_strb_reg_out_reg[3] ),
        .slice_insert_valid(slice_insert_valid));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_vdma_0_srl_fifo_f__parameterized9
   (FIFO_Full_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_last_dbeat_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_s_ready_out_reg,
    D,
    out,
    sig_first_dbeat_reg,
    sig_inhibit_rdy_n_reg,
    Q,
    \sig_dbeat_cntr_reg[3] ,
    sig_posted_to_axi_reg,
    sig_next_calc_error_reg_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_last_dbeat_reg_0,
    sig_last_dbeat_reg_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_last_dbeat_reg_2,
    sig_single_dbeat_reg,
    sig_single_dbeat_reg_0,
    sig_first_dbeat_reg_0,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_mstr2data_cmd_valid,
    \sig_dbeat_cntr_reg[3]_0 ,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg,
    sig_dqual_reg_empty_reg_0,
    sig_dqual_reg_empty_reg_1,
    sig_halt_reg,
    sig_halt_cmplt_reg,
    sig_addr_posted_cntr,
    sig_m_valid_dup_i_2__0,
    sig_last_mmap_dbeat_reg,
    sig_dqual_reg_full,
    sig_next_calc_error_reg_reg_0);
  output FIFO_Full_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_last_dbeat_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output sig_s_ready_out_reg;
  output [0:0]D;
  output [5:0]out;
  output sig_first_dbeat_reg;
  output sig_inhibit_rdy_n_reg;
  output [0:0]Q;
  output [3:0]\sig_dbeat_cntr_reg[3] ;
  output sig_posted_to_axi_reg;
  output sig_next_calc_error_reg_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_last_dbeat_reg_0;
  input sig_last_dbeat_reg_1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_last_dbeat_reg_2;
  input sig_single_dbeat_reg;
  input sig_single_dbeat_reg_0;
  input sig_first_dbeat_reg_0;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_mstr2data_cmd_valid;
  input [3:0]\sig_dbeat_cntr_reg[3]_0 ;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg;
  input sig_dqual_reg_empty_reg_0;
  input sig_dqual_reg_empty_reg_1;
  input sig_halt_reg;
  input sig_halt_cmplt_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_m_valid_dup_i_2__0;
  input sig_last_mmap_dbeat_reg;
  input sig_dqual_reg_full;
  input [9:0]sig_next_calc_error_reg_reg_0;

  wire [0:0]D;
  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]Q;
  wire m_axi_s2mm_aclk;
  wire [5:0]out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire [3:0]\sig_dbeat_cntr_reg[3] ;
  wire [3:0]\sig_dbeat_cntr_reg[3]_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_last_dbeat_reg_2;
  wire sig_last_mmap_dbeat_reg;
  wire sig_m_valid_dup_i_2__0;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire [9:0]sig_next_calc_error_reg_reg_0;
  wire sig_next_sequential_reg;
  wire sig_posted_to_axi_reg;
  wire sig_s_ready_out_reg;
  wire sig_single_dbeat_reg;
  wire sig_single_dbeat_reg_0;
  wire sig_stream_rst;

  axi_vdma_0_srl_fifo_rbu_f__parameterized9 I_SRL_FIFO_RBU_F
       (.D(D),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sel(sig_inhibit_rdy_n_reg),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[3]_0 (\sig_dbeat_cntr_reg[3]_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_halt_cmplt_reg(sig_halt_cmplt_reg),
        .sig_halt_reg(sig_halt_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_1),
        .sig_last_dbeat_reg_2(sig_last_dbeat_reg_2),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_m_valid_dup_i_2__0(sig_m_valid_dup_i_2__0),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_calc_error_reg_reg_0(sig_next_calc_error_reg_reg_0),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_posted_to_axi_reg(sig_posted_to_axi_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_single_dbeat_reg(sig_single_dbeat_reg),
        .sig_single_dbeat_reg_0(sig_single_dbeat_reg_0),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_vdma_0_srl_fifo_rbu_f
   (E,
    Q,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    cmnd_wr_1,
    sig_inhibit_rdy_n,
    s2mm_halt,
    sig_input_reg_empty,
    sig_psm_halt,
    s_axis_s2mm_cmd_tvalid,
    \sig_input_addr_reg_reg[31] );
  output [0:0]E;
  output [0:0]Q;
  output [49:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input cmnd_wr_1;
  input sig_inhibit_rdy_n;
  input s2mm_halt;
  input sig_input_reg_empty;
  input sig_psm_halt;
  input s_axis_s2mm_cmd_tvalid;
  input [48:0]\sig_input_addr_reg_reg[31] ;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [0:0]E;
  wire FIFO_Full_reg_n_0;
  wire [0:0]Q;
  wire cmnd_wr_1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [49:0]out;
  wire s2mm_halt;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_inhibit_rdy_n;
  wire [48:0]\sig_input_addr_reg_reg[31] ;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  axi_vdma_0_cntr_incr_decr_addn_f_22 CNTR_INCR_DECR_ADDN_F_I
       (.Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  axi_vdma_0_dynshreg_f DYNSHREG_F_I
       (.Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .\sig_input_addr_reg_reg[31] (FIFO_Full_reg_n_0),
        .\sig_input_addr_reg_reg[31]_0 (\sig_input_addr_reg_reg[31] ),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'hFFAE)) 
    \s_axis_cmd_tdata[63]_i_2__0 
       (.I0(cmnd_wr_1),
        .I1(sig_inhibit_rdy_n),
        .I2(FIFO_Full_reg_n_0),
        .I3(s2mm_halt),
        .O(E));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_vdma_0_srl_fifo_rbu_f_36
   (\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ,
    Q,
    out,
    SS,
    m_axi_mm2s_aclk,
    cmnd_wr,
    sig_inhibit_rdy_n,
    mm2s_halt,
    FIFO_Full_reg_0,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    s_axis_mm2s_cmd_tvalid,
    in);
  output [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  output [0:0]Q;
  output [50:0]out;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input cmnd_wr;
  input sig_inhibit_rdy_n;
  input mm2s_halt;
  input FIFO_Full_reg_0;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input s_axis_mm2s_cmd_tvalid;
  input [48:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_n_0;
  wire [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire cmnd_wr;
  wire fifo_full_p1;
  wire [48:0]in;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire [50:0]out;
  wire s_axis_mm2s_cmd_tvalid;
  wire sig_calc_error_pushed;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;
  wire sig_wr_fifo;

  axi_vdma_0_cntr_incr_decr_addn_f_37 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (FIFO_Full_reg_n_0),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .SS(SS),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_wr_fifo(sig_wr_fifo));
  axi_vdma_0_dynshreg_f_38 DYNSHREG_F_I
       (.Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .\sig_addr_cntr_lsh_kh_reg[31] (FIFO_Full_reg_n_0),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(SS));
  LUT4 #(
    .INIT(16'hFFAE)) 
    \s_axis_cmd_tdata[63]_i_2 
       (.I0(cmnd_wr),
        .I1(sig_inhibit_rdy_n),
        .I2(FIFO_Full_reg_n_0),
        .I3(mm2s_halt),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_vdma_0_srl_fifo_rbu_f__parameterized0
   (FIFO_Full_reg_0,
    Q,
    sig_inhibit_rdy_n_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    SS,
    m_axi_mm2s_aclk,
    m_axis_mm2s_sts_tready,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_rsc2stat_status_valid,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    slverr_i_reg);
  output FIFO_Full_reg_0;
  output [0:0]Q;
  output sig_inhibit_rdy_n_reg;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_sts_tready;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_rsc2stat_status_valid;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [2:0]slverr_i_reg;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_inhibit_rdy_n_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_wr_fifo;
  wire [2:0]slverr_i_reg;

  axi_vdma_0_cntr_incr_decr_addn_f_39 CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1]_2 (\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .SS(SS),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_wr_fifo(sig_wr_fifo));
  axi_vdma_0_dynshreg_f__parameterized0 DYNSHREG_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_0),
        .FIFO_Full_reg_0(\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_wr_fifo(sig_wr_fifo),
        .slverr_i_reg(slverr_i_reg));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SS));
  LUT4 #(
    .INIT(16'h20FF)) 
    sig_rd_sts_reg_full_i_1
       (.I0(\INFERRED_GEN.cnt_i_reg[1] ),
        .I1(FIFO_Full_reg_0),
        .I2(sig_rsc2stat_status_valid),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_inhibit_rdy_n_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_vdma_0_srl_fifo_rbu_f__parameterized1
   (FIFO_Full_reg_0,
    p_0_in,
    out,
    sig_halt_reg_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sel,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_halt_reg,
    FIFO_Full_reg_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_mstr2addr_cmd_valid,
    in);
  output FIFO_Full_reg_0;
  output p_0_in;
  output [39:0]out;
  output sig_halt_reg_reg;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output sel;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_halt_reg;
  input FIFO_Full_reg_1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_mstr2addr_cmd_valid;
  input [37:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire fifo_full_p1;
  wire [37:0]in;
  wire m_axi_s2mm_aclk;
  wire [39:0]out;
  wire p_0_in;
  wire sel;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_halt_reg;
  wire sig_halt_reg_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_stream_rst;

  axi_vdma_0_cntr_incr_decr_addn_f_24 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_1),
        .FIFO_Full_reg_0(sel),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_stream_rst(sig_stream_rst));
  axi_vdma_0_dynshreg_f__parameterized1 DYNSHREG_F_I
       (.Q({CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .sig_calc_error_reg_reg(\INFERRED_GEN.cnt_i_reg[1] ),
        .sig_calc_error_reg_reg_0(FIFO_Full_reg_0),
        .sig_inhibit_rdy_n_reg(sel),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_vdma_0_srl_fifo_rbu_f__parameterized1_42
   (FIFO_Full_reg_0,
    sig_halt_reg_reg,
    FIFO_Full_reg_1,
    sig_calc_error_reg_reg,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    SS,
    m_axi_mm2s_aclk,
    sig_mstr2addr_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_data2addr_stop_req,
    sig_sf_allow_addr_req,
    sig_addr_reg_empty,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    in);
  output FIFO_Full_reg_0;
  output sig_halt_reg_reg;
  output FIFO_Full_reg_1;
  output sig_calc_error_reg_reg;
  output [38:0]out;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_mstr2addr_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_data2addr_stop_req;
  input sig_sf_allow_addr_req;
  input sig_addr_reg_empty;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [36:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]SS;
  wire fifo_full_p1;
  wire [36:0]in;
  wire m_axi_mm2s_aclk;
  wire [38:0]out;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_sf_allow_addr_req;
  wire sig_wr_fifo;

  axi_vdma_0_cntr_incr_decr_addn_f_43 CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .SS(SS),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .sig_wr_fifo(sig_wr_fifo));
  axi_vdma_0_dynshreg_f__parameterized1_44 DYNSHREG_F_I
       (.Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_calc_error_reg_reg_0(\INFERRED_GEN.cnt_i_reg[1] ),
        .sig_calc_error_reg_reg_1(FIFO_Full_reg_0),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SS));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_3 
       (.I0(FIFO_Full_reg_0),
        .I1(\INFERRED_GEN.cnt_i_reg[1] ),
        .O(FIFO_Full_reg_1));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_vdma_0_srl_fifo_rbu_f__parameterized2
   (FIFO_Full_reg_0,
    sig_first_dbeat_reg,
    sig_last_dbeat_reg,
    FIFO_Full_reg_1,
    D,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    m_axi_mm2s_rlast_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    out,
    SS,
    m_axi_mm2s_aclk,
    sig_first_dbeat_reg_0,
    sig_first_dbeat,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_mstr2data_cmd_valid,
    Q,
    \sig_dbeat_cntr_reg[5] ,
    sig_ld_new_cmd_reg,
    sig_last_dbeat_reg_0,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_inhibit_rdy_n_0,
    sig_dqual_reg_empty_reg,
    sig_rsc2stat_status_valid,
    sig_dqual_reg_empty_reg_0,
    sig_next_cmd_cmplt_reg_i_3,
    sig_next_cmd_cmplt_reg_i_3_0,
    sig_next_cmd_cmplt_reg_i_3_1,
    full,
    sig_dqual_reg_empty_reg_1,
    m_axi_mm2s_rvalid,
    sig_dqual_reg_full,
    sig_next_cmd_cmplt_reg_i_3_2,
    m_axi_mm2s_rlast,
    sig_last_dbeat_reg_1,
    in);
  output FIFO_Full_reg_0;
  output sig_first_dbeat_reg;
  output sig_last_dbeat_reg;
  output FIFO_Full_reg_1;
  output [7:0]D;
  output [0:0]E;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output m_axi_mm2s_rlast_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [19:0]out;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_first_dbeat_reg_0;
  input sig_first_dbeat;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_mstr2data_cmd_valid;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_ld_new_cmd_reg;
  input sig_last_dbeat_reg_0;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_inhibit_rdy_n_0;
  input sig_dqual_reg_empty_reg;
  input sig_rsc2stat_status_valid;
  input sig_dqual_reg_empty_reg_0;
  input sig_next_cmd_cmplt_reg_i_3;
  input sig_next_cmd_cmplt_reg_i_3_0;
  input sig_next_cmd_cmplt_reg_i_3_1;
  input full;
  input sig_dqual_reg_empty_reg_1;
  input m_axi_mm2s_rvalid;
  input sig_dqual_reg_full;
  input sig_next_cmd_cmplt_reg_i_3_2;
  input m_axi_mm2s_rlast;
  input sig_last_dbeat_reg_1;
  input [22:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire [7:0]D;
  wire DYNSHREG_F_I_n_1;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [7:0]Q;
  wire [0:0]SS;
  wire fifo_full_p1;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [22:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rlast_0;
  wire m_axi_mm2s_rvalid;
  wire [19:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire \sig_dbeat_cntr_reg[5] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_inhibit_rdy_n_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_cmd_cmplt_reg_i_3;
  wire sig_next_cmd_cmplt_reg_i_3_0;
  wire sig_next_cmd_cmplt_reg_i_3_1;
  wire sig_next_cmd_cmplt_reg_i_3_2;
  wire sig_next_sequential_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_wr_fifo;

  axi_vdma_0_cntr_incr_decr_addn_f_33 CNTR_INCR_DECR_ADDN_F_I
       (.D(D[7:3]),
        .E(E),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .SS(SS),
        .fifo_full_p1(fifo_full_p1),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rlast_0(m_axi_mm2s_rlast_0),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .\sig_dbeat_cntr_reg[7] (Q),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_0),
        .sig_last_dbeat_reg_2(sig_last_dbeat_reg_1),
        .sig_last_dbeat_reg_3(DYNSHREG_F_I_n_1),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_cmd_cmplt_reg_i_3_0(sig_next_cmd_cmplt_reg_i_3),
        .sig_next_cmd_cmplt_reg_i_3_1(sig_next_cmd_cmplt_reg_i_3_0),
        .sig_next_cmd_cmplt_reg_i_3_2(sig_next_cmd_cmplt_reg_i_3_1),
        .sig_next_cmd_cmplt_reg_i_3_3(sig_next_cmd_cmplt_reg_i_3_2),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_wr_fifo(sig_wr_fifo));
  axi_vdma_0_dynshreg_f__parameterized2 DYNSHREG_F_I
       (.D(D[2:0]),
        .\INFERRED_GEN.cnt_i_reg[0] (DYNSHREG_F_I_n_1),
        .Q(Q[2:0]),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .\sig_dbeat_cntr_reg[1] (sig_last_dbeat_reg),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .sig_next_calc_error_reg_reg_0(FIFO_Full_reg_0),
        .sig_next_calc_error_reg_reg_1({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SS));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_4 
       (.I0(FIFO_Full_reg_0),
        .I1(\INFERRED_GEN.cnt_i_reg[0] ),
        .O(FIFO_Full_reg_1));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_vdma_0_srl_fifo_rbu_f__parameterized3
   (FIFO_Full_reg_0,
    Q,
    sel,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ,
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ,
    D,
    E,
    SS,
    m_axi_mm2s_aclk,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_mstr2sf_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0] ,
    lsig_ld_offset,
    lsig_0ffset_cntr,
    sig_input_accept21_out,
    sig_sf2dre_use_autodest,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ,
    in);
  output FIFO_Full_reg_0;
  output [0:0]Q;
  output sel;
  output \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  output \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  output [1:0]D;
  output [0:0]E;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input sig_mstr2sf_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input lsig_ld_offset;
  input lsig_0ffset_cntr;
  input sig_input_accept21_out;
  input sig_sf2dre_use_autodest;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ;
  input [3:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [1:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ;
  wire \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire fifo_full_p1;
  wire [3:0]in;
  wire lsig_0ffset_cntr;
  wire lsig_ld_offset;
  wire m_axi_mm2s_aclk;
  wire sel;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_input_accept21_out;
  wire sig_mstr2sf_cmd_valid;
  wire sig_sf2dre_use_autodest;

  axi_vdma_0_cntr_incr_decr_addn_f_52 CNTR_INCR_DECR_ADDN_F_I
       (.E(E),
        .FIFO_Full_reg(sel),
        .\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg (\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .SS(SS),
        .fifo_full_p1(fifo_full_p1),
        .lsig_ld_offset(lsig_ld_offset),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_input_accept21_out(sig_input_accept21_out),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid));
  axi_vdma_0_dynshreg_f__parameterized3 DYNSHREG_F_I
       (.D(D),
        .FIFO_Full_reg(sel),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .FIFO_Full_reg_1(\INFERRED_GEN.cnt_i_reg[0] ),
        .\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg (\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .lsig_ld_offset(lsig_ld_offset),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_input_accept21_out(sig_input_accept21_out),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_sf2dre_use_autodest(sig_sf2dre_use_autodest));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_vdma_0_srl_fifo_rbu_f__parameterized4
   (undrflo_err0,
    Q,
    ovrflo_err0,
    sig_inhibit_rdy_n_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    sig_inhibit_rdy_n_reg_0,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    s2mm_halt,
    dma_err,
    s2mm_soft_reset,
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ,
    sig_inhibit_rdy_n,
    sig_wsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_next_calc_error_reg,
    sig_dqual_reg_empty_reg,
    sig_wdc_status_going_full,
    m_axis_s2mm_sts_tready,
    in);
  output undrflo_err0;
  output [0:0]Q;
  output ovrflo_err0;
  output sig_inhibit_rdy_n_reg;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  output sig_inhibit_rdy_n_reg_0;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input s2mm_halt;
  input dma_err;
  input s2mm_soft_reset;
  input [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  input sig_inhibit_rdy_n;
  input sig_wsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_next_calc_error_reg;
  input [0:0]sig_dqual_reg_empty_reg;
  input sig_wdc_status_going_full;
  input m_axis_s2mm_sts_tready;
  input [19:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire FIFO_Full_reg_n_0;
  wire [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [0:0]Q;
  wire dma_err;
  wire fifo_full_p1;
  wire [19:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire ovrflo_err0;
  wire s2mm_halt;
  wire s2mm_soft_reset;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [0:0]sig_dqual_reg_empty_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_reg;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_next_calc_error_reg;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;
  wire undrflo_err0;

  axi_vdma_0_cntr_incr_decr_addn_f_23 CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_n_0),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  axi_vdma_0_dynshreg_f__parameterized4 DYNSHREG_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 (\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .dma_err(dma_err),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ovrflo_err0(ovrflo_err0),
        .s2mm_halt(s2mm_halt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_wr_fifo(sig_wr_fifo),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .undrflo_err0(undrflo_err0));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h20FF)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1 
       (.I0(sig_inhibit_rdy_n),
        .I1(FIFO_Full_reg_n_0),
        .I2(sig_wsc2stat_status_valid),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_inhibit_rdy_n_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFD0)) 
    sig_next_calc_error_reg_i_4
       (.I0(sig_inhibit_rdy_n),
        .I1(FIFO_Full_reg_n_0),
        .I2(sig_wsc2stat_status_valid),
        .I3(sig_next_calc_error_reg),
        .I4(sig_dqual_reg_empty_reg),
        .I5(sig_wdc_status_going_full),
        .O(sig_inhibit_rdy_n_reg_0));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_vdma_0_srl_fifo_rbu_f__parameterized5
   (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    m_axi_s2mm_bready,
    Q,
    E,
    D,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    out,
    in,
    sig_halt_reg,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[3] ,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[0] ,
    \sig_addr_posted_cntr_reg[1] ,
    \sig_addr_posted_cntr_reg[0] ,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bresp);
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output m_axi_s2mm_bready;
  output [0:0]Q;
  output [0:0]E;
  output [2:0]D;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [0:0]out;
  input [1:0]in;
  input sig_halt_reg;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[3] ;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  input \sig_addr_posted_cntr_reg[1] ;
  input [3:0]\sig_addr_posted_cntr_reg[0] ;
  input m_axi_s2mm_bvalid;
  input [1:0]m_axi_s2mm_bresp;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_n_0;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [0:0]Q;
  wire fifo_full_p1;
  wire [1:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [0:0]out;
  wire [3:0]\sig_addr_posted_cntr_reg[0] ;
  wire \sig_addr_posted_cntr_reg[1] ;
  wire sig_coelsc_reg_empty;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  axi_vdma_0_cntr_incr_decr_addn_f__parameterized0 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  axi_vdma_0_dynshreg_f__parameterized5 DYNSHREG_F_I
       (.\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .addr({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .out(out),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hBA)) 
    m_axi_s2mm_bready_INST_0
       (.I0(sig_halt_reg),
        .I1(FIFO_Full_reg_n_0),
        .I2(sig_inhibit_rdy_n),
        .O(m_axi_s2mm_bready));
  LUT6 #(
    .INIT(64'h99999999E6669999)) 
    \sig_addr_posted_cntr[1]_i_1__0 
       (.I0(\sig_addr_posted_cntr_reg[0] [1]),
        .I1(\sig_addr_posted_cntr_reg[0] [0]),
        .I2(\sig_addr_posted_cntr_reg[0] [3]),
        .I3(\sig_addr_posted_cntr_reg[0] [2]),
        .I4(\sig_addr_posted_cntr_reg[1] ),
        .I5(sig_wr_fifo),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFDFF2F220200D0D)) 
    \sig_addr_posted_cntr[2]_i_1__0 
       (.I0(\sig_addr_posted_cntr_reg[1] ),
        .I1(sig_wr_fifo),
        .I2(\sig_addr_posted_cntr_reg[0] [0]),
        .I3(\sig_addr_posted_cntr_reg[0] [3]),
        .I4(\sig_addr_posted_cntr_reg[0] [1]),
        .I5(\sig_addr_posted_cntr_reg[0] [2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h4666666666666662)) 
    \sig_addr_posted_cntr[3]_i_1 
       (.I0(\sig_addr_posted_cntr_reg[1] ),
        .I1(sig_wr_fifo),
        .I2(\sig_addr_posted_cntr_reg[0] [0]),
        .I3(\sig_addr_posted_cntr_reg[0] [1]),
        .I4(\sig_addr_posted_cntr_reg[0] [2]),
        .I5(\sig_addr_posted_cntr_reg[0] [3]),
        .O(E));
  LUT6 #(
    .INIT(64'hFEFFFEFE01800101)) 
    \sig_addr_posted_cntr[3]_i_2 
       (.I0(\sig_addr_posted_cntr_reg[0] [2]),
        .I1(\sig_addr_posted_cntr_reg[0] [1]),
        .I2(\sig_addr_posted_cntr_reg[0] [0]),
        .I3(sig_wr_fifo),
        .I4(\sig_addr_posted_cntr_reg[1] ),
        .I5(\sig_addr_posted_cntr_reg[0] [3]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_vdma_0_srl_fifo_rbu_f__parameterized6
   (FIFO_Full_reg_0,
    p_0_in,
    out,
    D,
    sel,
    \INFERRED_GEN.cnt_i_reg[3] ,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    E,
    \INFERRED_GEN.cnt_i_reg[3]_1 ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_coelsc_interr_reg0,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    Q,
    sig_data2wsc_valid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_coelsc_reg_empty,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    in,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 );
  output FIFO_Full_reg_0;
  output p_0_in;
  output [18:0]out;
  output [2:0]D;
  output sel;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3]_0 ;
  output [0:0]E;
  output \INFERRED_GEN.cnt_i_reg[3]_1 ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output sig_coelsc_interr_reg0;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [3:0]Q;
  input sig_data2wsc_valid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input [0:0]in;
  input [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;

  wire CNTR_INCR_DECR_ADDN_F_I_n_6;
  wire CNTR_INCR_DECR_ADDN_F_I_n_7;
  wire CNTR_INCR_DECR_ADDN_F_I_n_8;
  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[3]_1 ;
  wire [3:0]Q;
  wire fifo_full_p1;
  wire [0:0]in;
  wire m_axi_s2mm_aclk;
  wire [18:0]out;
  wire p_0_in;
  wire sel;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_stream_rst;

  axi_vdma_0_cntr_incr_decr_addn_f__parameterized0_21 CNTR_INCR_DECR_ADDN_F_I
       (.D(D),
        .E(E),
        .FIFO_Full_reg(sel),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3] ),
        .\INFERRED_GEN.cnt_i_reg[3]_1 ({\INFERRED_GEN.cnt_i_reg[3]_0 ,CNTR_INCR_DECR_ADDN_F_I_n_6,CNTR_INCR_DECR_ADDN_F_I_n_7,CNTR_INCR_DECR_ADDN_F_I_n_8}),
        .\INFERRED_GEN.cnt_i_reg[3]_2 (\INFERRED_GEN.cnt_i_reg[3]_1 ),
        .Q(Q),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out[0]),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_stream_rst(sig_stream_rst));
  axi_vdma_0_dynshreg_f__parameterized6 DYNSHREG_F_I
       (.\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\INFERRED_GEN.cnt_i_reg[1] ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 (FIFO_Full_reg_0),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 ({CNTR_INCR_DECR_ADDN_F_I_n_6,CNTR_INCR_DECR_ADDN_F_I_n_7,CNTR_INCR_DECR_ADDN_F_I_n_8}),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_push_to_wsc_reg(sel));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_vdma_0_srl_fifo_rbu_f__parameterized7
   (FIFO_Full_reg_0,
    sig_sm_ld_dre_cmd_reg,
    D,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_sm_ld_dre_cmd_ns,
    sig_sm_pop_cmd_fifo_ns,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_sm_ld_dre_cmd,
    \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ,
    lsig_pullreg_empty,
    lsig_first_dbeat,
    \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ,
    Q,
    sig_sm_pop_cmd_fifo_reg,
    sig_sm_pop_cmd_fifo,
    sig_mstr2dre_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_sm_ld_dre_cmd_reg_0,
    sig_need_cmd_flush,
    in);
  output FIFO_Full_reg_0;
  output sig_sm_ld_dre_cmd_reg;
  output [2:0]D;
  output [19:0]out;
  output [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  output sig_sm_ld_dre_cmd_ns;
  output sig_sm_pop_cmd_fifo_ns;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_sm_ld_dre_cmd;
  input \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ;
  input lsig_pullreg_empty;
  input lsig_first_dbeat;
  input \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ;
  input [2:0]Q;
  input sig_sm_pop_cmd_fifo_reg;
  input sig_sm_pop_cmd_fifo;
  input sig_mstr2dre_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_sm_ld_dre_cmd_reg_0;
  input sig_need_cmd_flush;
  input [21:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_5;
  wire CNTR_INCR_DECR_ADDN_F_I_n_6;
  wire [2:0]D;
  wire FIFO_Full_reg_0;
  wire \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ;
  wire \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [2:0]Q;
  wire fifo_full_p1;
  wire [21:0]in;
  wire lsig_first_dbeat;
  wire lsig_pullreg_empty;
  wire m_axi_s2mm_aclk;
  wire [19:0]out;
  wire [27:27]sig_cmd_fifo_data_out;
  wire sig_mstr2dre_cmd_valid;
  wire sig_need_cmd_flush;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_ld_dre_cmd_reg;
  wire sig_sm_ld_dre_cmd_reg_0;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_sm_pop_cmd_fifo_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  axi_vdma_0_cntr_incr_decr_addn_f_25 CNTR_INCR_DECR_ADDN_F_I
       (.D(D),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (sig_sm_ld_dre_cmd_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 ({\INFERRED_GEN.cnt_i_reg[2] ,CNTR_INCR_DECR_ADDN_F_I_n_5,CNTR_INCR_DECR_ADDN_F_I_n_6}),
        .Q(Q),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_cmd_fifo_data_out,out[19]}),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_sm_pop_cmd_fifo_reg(sig_sm_pop_cmd_fifo_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  axi_vdma_0_dynshreg_f__parameterized7 DYNSHREG_F_I
       (.\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] (\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ),
        .\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 (\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ),
        .Q({Q[2],Q[0]}),
        .in(in),
        .lsig_first_dbeat(lsig_first_dbeat),
        .lsig_pullreg_empty(lsig_pullreg_empty),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_cmd_fifo_data_out,out}),
        .sig_curr_eof_reg_reg(FIFO_Full_reg_0),
        .sig_curr_eof_reg_reg_0(\INFERRED_GEN.cnt_i_reg[0] ),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_ld_dre_cmd_reg(sig_sm_ld_dre_cmd_reg),
        .sig_sm_ld_dre_cmd_reg_0({\INFERRED_GEN.cnt_i_reg[2] ,CNTR_INCR_DECR_ADDN_F_I_n_5,CNTR_INCR_DECR_ADDN_F_I_n_6}),
        .sig_sm_ld_dre_cmd_reg_1(sig_sm_ld_dre_cmd_reg_0),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_vdma_0_srl_fifo_rbu_f__parameterized8
   (FIFO_Full_reg_0,
    SS,
    Q,
    sig_flush_db2_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    out,
    \INFERRED_GEN.cnt_i_reg[4] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    SR,
    \sig_strb_reg_out_reg[3] ,
    \sig_strb_reg_out_reg[0] ,
    \sig_strb_reg_out_reg[1] ,
    E,
    sig_eop_halt_xfer_reg,
    \GEN_INDET_BTT.lsig_absorb2tlast_reg ,
    sig_eop_sent1_out,
    sig_sm_pop_cmd_fifo_reg,
    lsig_set_eop,
    sig_flush_db2_reg_0,
    sig_advance_pipe_data16_out,
    sig_flush_db2_reg_1,
    m_axi_s2mm_aclk,
    \INFERRED_GEN.cnt_i_reg[1] ,
    slice_insert_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_flush_db1,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ,
    \sig_data_reg_out_reg[31] ,
    sig_eop_halt_xfer,
    lsig_absorb2tlast,
    \sig_data_reg_out_reg[31]_0 ,
    sig_eop_sent_reg_reg,
    lsig_set_absorb2tlast,
    sig_sm_pop_cmd_fifo,
    lsig_cmd_fetch_pause,
    sig_need_cmd_flush,
    sig_eop_sent_reg_reg_0,
    sig_flush_db2,
    D,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ,
    sig_eop_sent_reg,
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 );
  output FIFO_Full_reg_0;
  output [0:0]SS;
  output [0:0]Q;
  output sig_flush_db2_reg;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [7:0]out;
  output \INFERRED_GEN.cnt_i_reg[4] ;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  output [0:0]SR;
  output [0:0]\sig_strb_reg_out_reg[3] ;
  output [0:0]\sig_strb_reg_out_reg[0] ;
  output [0:0]\sig_strb_reg_out_reg[1] ;
  output [0:0]E;
  output [0:0]sig_eop_halt_xfer_reg;
  output \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  output sig_eop_sent1_out;
  output sig_sm_pop_cmd_fifo_reg;
  output lsig_set_eop;
  output [0:0]sig_flush_db2_reg_0;
  output sig_advance_pipe_data16_out;
  output [0:0]sig_flush_db2_reg_1;
  input m_axi_s2mm_aclk;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input slice_insert_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_flush_db1;
  input [3:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  input \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  input \sig_data_reg_out_reg[31] ;
  input sig_eop_halt_xfer;
  input lsig_absorb2tlast;
  input \sig_data_reg_out_reg[31]_0 ;
  input sig_eop_sent_reg_reg;
  input lsig_set_absorb2tlast;
  input sig_sm_pop_cmd_fifo;
  input lsig_cmd_fetch_pause;
  input sig_need_cmd_flush;
  input sig_eop_sent_reg_reg_0;
  input sig_flush_db2;
  input [0:0]D;
  input \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ;
  input sig_eop_sent_reg;
  input [8:0]\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 ;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [0:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  wire [8:0]\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 ;
  wire \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  wire [3:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire fifo_full_p1;
  wire lsig_absorb2tlast;
  wire lsig_cmd_fetch_pause;
  wire lsig_set_absorb2tlast;
  wire lsig_set_eop;
  wire m_axi_s2mm_aclk;
  wire [7:0]out;
  wire sig_advance_pipe_data16_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire \sig_data_reg_out_reg[31] ;
  wire \sig_data_reg_out_reg[31]_0 ;
  wire sig_eop_halt_xfer;
  wire [0:0]sig_eop_halt_xfer_reg;
  wire sig_eop_sent1_out;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg_reg;
  wire sig_eop_sent_reg_reg_0;
  wire sig_flush_db1;
  wire sig_flush_db2;
  wire sig_flush_db2_reg;
  wire [0:0]sig_flush_db2_reg_0;
  wire [0:0]sig_flush_db2_reg_1;
  wire sig_need_cmd_flush;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_reg;
  wire [0:0]\sig_strb_reg_out_reg[0] ;
  wire [0:0]\sig_strb_reg_out_reg[1] ;
  wire [0:0]\sig_strb_reg_out_reg[3] ;
  wire [0:0]sig_tstrb_fifo_data_out;
  wire slice_insert_valid;

  axi_vdma_0_cntr_incr_decr_addn_f__parameterized1 CNTR_INCR_DECR_ADDN_F_I
       (.D(D),
        .E(E),
        .\GEN_INDET_BTT.lsig_absorb2tlast_reg (\GEN_INDET_BTT.lsig_absorb2tlast_reg ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] (\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] (\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[4]_0 (\INFERRED_GEN.cnt_i_reg[4] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .SS(SS),
        .fifo_full_p1(fifo_full_p1),
        .lsig_absorb2tlast(lsig_absorb2tlast),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .lsig_set_absorb2tlast(lsig_set_absorb2tlast),
        .lsig_set_eop(lsig_set_eop),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({out[2:0],sig_tstrb_fifo_data_out}),
        .sig_advance_pipe_data16_out(sig_advance_pipe_data16_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .\sig_data_reg_out_reg[31] (\sig_data_reg_out_reg[31] ),
        .\sig_data_reg_out_reg[31]_0 (\sig_data_reg_out_reg[31]_0 ),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_halt_xfer_reg(sig_eop_halt_xfer_reg),
        .sig_eop_sent1_out(sig_eop_sent1_out),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_eop_sent_reg_reg(sig_eop_sent_reg_reg),
        .sig_eop_sent_reg_reg_0(sig_eop_sent_reg_reg_0),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db2(sig_flush_db2),
        .sig_flush_db2_reg(sig_flush_db2_reg),
        .sig_flush_db2_reg_0(sig_flush_db2_reg_0),
        .sig_flush_db2_reg_1(sig_flush_db2_reg_1),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_reg(sig_sm_pop_cmd_fifo_reg),
        .\sig_strb_reg_out_reg[0] (\sig_strb_reg_out_reg[0] ),
        .\sig_strb_reg_out_reg[1] (\sig_strb_reg_out_reg[1] ),
        .\sig_strb_reg_out_reg[3] (\sig_strb_reg_out_reg[3] ),
        .slice_insert_valid(slice_insert_valid));
  axi_vdma_0_dynshreg_f__parameterized8 DYNSHREG_F_I
       (.\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 (\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 ),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] (\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 (\INFERRED_GEN.cnt_i_reg[4] ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .\INFERRED_GEN.data_reg[15][0]_srl16_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.data_reg[15][0]_srl16_1 (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({out,sig_tstrb_fifo_data_out}),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1),
        .sig_flush_db1(sig_flush_db1),
        .slice_insert_valid(slice_insert_valid));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_vdma_0_srl_fifo_rbu_f__parameterized9
   (FIFO_Full_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_last_dbeat_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_s_ready_out_reg,
    D,
    out,
    sig_first_dbeat_reg,
    sel,
    Q,
    \sig_dbeat_cntr_reg[3] ,
    sig_posted_to_axi_reg,
    sig_next_calc_error_reg_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_last_dbeat_reg_0,
    sig_last_dbeat_reg_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_last_dbeat_reg_2,
    sig_single_dbeat_reg,
    sig_single_dbeat_reg_0,
    sig_first_dbeat_reg_0,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_mstr2data_cmd_valid,
    \sig_dbeat_cntr_reg[3]_0 ,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg,
    sig_dqual_reg_empty_reg_0,
    sig_dqual_reg_empty_reg_1,
    sig_halt_reg,
    sig_halt_cmplt_reg,
    sig_addr_posted_cntr,
    sig_m_valid_dup_i_2__0,
    sig_last_mmap_dbeat_reg,
    sig_dqual_reg_full,
    sig_next_calc_error_reg_reg_0);
  output FIFO_Full_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_last_dbeat_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output sig_s_ready_out_reg;
  output [0:0]D;
  output [5:0]out;
  output sig_first_dbeat_reg;
  output sel;
  output [0:0]Q;
  output [3:0]\sig_dbeat_cntr_reg[3] ;
  output sig_posted_to_axi_reg;
  output sig_next_calc_error_reg_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_last_dbeat_reg_0;
  input sig_last_dbeat_reg_1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_last_dbeat_reg_2;
  input sig_single_dbeat_reg;
  input sig_single_dbeat_reg_0;
  input sig_first_dbeat_reg_0;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_mstr2data_cmd_valid;
  input [3:0]\sig_dbeat_cntr_reg[3]_0 ;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg;
  input sig_dqual_reg_empty_reg_0;
  input sig_dqual_reg_empty_reg_1;
  input sig_halt_reg;
  input sig_halt_cmplt_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_m_valid_dup_i_2__0;
  input sig_last_mmap_dbeat_reg;
  input sig_dqual_reg_full;
  input [9:0]sig_next_calc_error_reg_reg_0;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [0:0]D;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]Q;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [5:0]out;
  wire sel;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire [3:0]\sig_dbeat_cntr_reg[3] ;
  wire [3:0]\sig_dbeat_cntr_reg[3]_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_last_dbeat_reg_2;
  wire sig_last_mmap_dbeat_reg;
  wire sig_m_valid_dup_i_2__0;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire [9:0]sig_next_calc_error_reg_reg_0;
  wire sig_next_sequential_reg;
  wire sig_posted_to_axi_reg;
  wire sig_s_ready_out_reg;
  wire sig_single_dbeat_reg;
  wire sig_single_dbeat_reg_0;
  wire sig_stream_rst;

  axi_vdma_0_cntr_incr_decr_addn_f CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(sel),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (FIFO_Full_reg_0),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_last_dbeat_reg_2),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_2(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_halt_cmplt_reg(sig_halt_cmplt_reg),
        .sig_halt_reg(sig_halt_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_m_valid_dup_i_2__0(sig_m_valid_dup_i_2__0),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_posted_to_axi_reg(sig_posted_to_axi_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stream_rst(sig_stream_rst));
  axi_vdma_0_dynshreg_f__parameterized9 DYNSHREG_F_I
       (.D(D),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .\sig_dbeat_cntr_reg[0] (sig_last_dbeat_reg),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[3]_0 (\sig_dbeat_cntr_reg[3]_0 ),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_inhibit_rdy_n_reg(sel),
        .sig_last_dbeat_reg(sig_last_dbeat_reg_0),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_1),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_2),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(\INFERRED_GEN.cnt_i_reg[1] ),
        .sig_next_calc_error_reg_reg_0(FIFO_Full_reg_0),
        .sig_next_calc_error_reg_reg_1(sig_next_calc_error_reg_reg_0),
        .sig_single_dbeat_reg(sig_s_ready_out_reg),
        .sig_single_dbeat_reg_0(sig_single_dbeat_reg),
        .sig_single_dbeat_reg_1(sig_single_dbeat_reg_0));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module axi_vdma_0_sync_fifo_fg
   (full,
    empty,
    \gen_fwft.empty_fwft_i_reg ,
    \gen_wr_a.gen_word_narrow.mem_reg_0 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \gen_wr_a.gen_word_narrow.mem_reg_0_0 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    \gen_wr_a.gen_word_narrow.mem_reg_0_1 ,
    SR,
    D,
    lsig_ld_offset,
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg ,
    \gen_wr_a.gen_word_narrow.mem_reg_0_2 ,
    \gen_wr_a.gen_word_narrow.mem_reg_0_3 ,
    \gen_wr_a.gen_word_narrow.mem_reg_0_4 ,
    E,
    \gen_wr_a.gen_word_narrow.mem_reg_1 ,
    sig_flush_db108_out,
    \gwdc.wr_data_count_i_reg[6] ,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ,
    SS,
    m_axi_mm2s_aclk,
    wr_en,
    din,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_flush_db1,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ,
    Q,
    sig_input_accept21_out,
    lsig_0ffset_cntr,
    sig_ok_to_post_rd_addr_reg,
    sig_ok_to_post_rd_addr_reg_0,
    out,
    sig_ok_to_post_rd_addr_reg_1);
  output full;
  output empty;
  output [0:0]\gen_fwft.empty_fwft_i_reg ;
  output \gen_wr_a.gen_word_narrow.mem_reg_0 ;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [9:0]\gen_wr_a.gen_word_narrow.mem_reg_0_0 ;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [9:0]\gen_wr_a.gen_word_narrow.mem_reg_0_1 ;
  output [0:0]SR;
  output [9:0]D;
  output lsig_ld_offset;
  output \INCLUDE_UNPACKING.lsig_cmd_loaded_reg ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0_2 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0_3 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0_4 ;
  output [0:0]E;
  output [8:0]\gen_wr_a.gen_word_narrow.mem_reg_1 ;
  output sig_flush_db108_out;
  output \gwdc.wr_data_count_i_reg[6] ;
  output \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input wr_en;
  input [74:0]din;
  input \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_flush_db1;
  input \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;
  input [0:0]Q;
  input sig_input_accept21_out;
  input lsig_0ffset_cntr;
  input sig_ok_to_post_rd_addr_reg;
  input [3:0]sig_ok_to_post_rd_addr_reg_0;
  input out;
  input sig_ok_to_post_rd_addr_reg_1;

  wire [9:0]D;
  wire [0:0]E;
  wire \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_4_n_0 ;
  wire \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_5_n_0 ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  wire \INCLUDE_UNPACKING.lsig_cmd_loaded_reg ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [74:0]din;
  wire empty;
  wire full;
  wire [0:0]\gen_fwft.empty_fwft_i_reg ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0 ;
  wire [9:0]\gen_wr_a.gen_word_narrow.mem_reg_0_0 ;
  wire [9:0]\gen_wr_a.gen_word_narrow.mem_reg_0_1 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0_2 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0_3 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0_4 ;
  wire [8:0]\gen_wr_a.gen_word_narrow.mem_reg_1 ;
  wire \gwdc.wr_data_count_i_reg[6] ;
  wire lsig_0ffset_cntr;
  wire lsig_ld_offset;
  wire m_axi_mm2s_aclk;
  wire out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire [74:0]sig_data_fifo_data_out;
  wire [7:3]sig_data_fifo_wr_cnt;
  wire sig_flush_db1;
  wire sig_flush_db108_out;
  wire sig_input_accept21_out;
  wire sig_ok_to_post_rd_addr_i_2_n_0;
  wire sig_ok_to_post_rd_addr_i_3_n_0;
  wire sig_ok_to_post_rd_addr_i_5_n_0;
  wire sig_ok_to_post_rd_addr_i_6_n_0;
  wire sig_ok_to_post_rd_addr_reg;
  wire [3:0]sig_ok_to_post_rd_addr_reg_0;
  wire sig_ok_to_post_rd_addr_reg_1;
  wire sig_pop_data_fifo;
  wire wr_en;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ;
  wire [3:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED ;
  wire [2:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][0]_i_1 
       (.I0(sig_data_fifo_data_out[32]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[0]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][1]_i_1 
       (.I0(sig_data_fifo_data_out[33]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[1]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][2]_i_1 
       (.I0(sig_data_fifo_data_out[34]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[2]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][3]_i_1 
       (.I0(sig_data_fifo_data_out[35]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[3]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][4]_i_1 
       (.I0(sig_data_fifo_data_out[36]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[4]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][5]_i_1 
       (.I0(sig_data_fifo_data_out[37]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[5]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][6]_i_1 
       (.I0(sig_data_fifo_data_out[38]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[6]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][7]_i_1 
       (.I0(sig_data_fifo_data_out[39]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[7]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][8]_i_1 
       (.I0(sig_data_fifo_data_out[68]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[64]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_0 [8]));
  LUT6 #(
    .INIT(64'h55555555DDDFDDDD)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_flush_db1),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0_0 [8]),
        .I3(empty),
        .I4(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2 
       (.I0(sig_input_accept21_out),
        .I1(sig_data_fifo_data_out[64]),
        .I2(lsig_0ffset_cntr),
        .I3(sig_data_fifo_data_out[68]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_3 ));
  LUT6 #(
    .INIT(64'h0000000511110005)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_3 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_4_n_0 ),
        .I1(sig_data_fifo_data_out[70]),
        .I2(sig_data_fifo_data_out[66]),
        .I3(sig_data_fifo_data_out[65]),
        .I4(lsig_0ffset_cntr),
        .I5(sig_data_fifo_data_out[69]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][0]_i_1 
       (.I0(sig_data_fifo_data_out[40]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[8]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][1]_i_1 
       (.I0(sig_data_fifo_data_out[41]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[9]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][2]_i_1 
       (.I0(sig_data_fifo_data_out[42]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][3]_i_1 
       (.I0(sig_data_fifo_data_out[43]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[11]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][4]_i_1 
       (.I0(sig_data_fifo_data_out[44]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[12]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][5]_i_1 
       (.I0(sig_data_fifo_data_out[45]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[13]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][6]_i_1 
       (.I0(sig_data_fifo_data_out[46]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[14]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_1 
       (.I0(sig_data_fifo_data_out[47]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[15]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][8]_i_1 
       (.I0(sig_data_fifo_data_out[69]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[65]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_1 [8]));
  LUT6 #(
    .INIT(64'h55555555DDDFDDDD)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_flush_db1),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0_1 [8]),
        .I3(empty),
        .I4(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2 
       (.I0(sig_input_accept21_out),
        .I1(sig_data_fifo_data_out[65]),
        .I2(lsig_0ffset_cntr),
        .I3(sig_data_fifo_data_out[69]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_4 ));
  LUT6 #(
    .INIT(64'h000C0000000C0A0A)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_3 
       (.I0(sig_data_fifo_data_out[65]),
        .I1(sig_data_fifo_data_out[69]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_4_n_0 ),
        .I3(sig_data_fifo_data_out[70]),
        .I4(lsig_0ffset_cntr),
        .I5(sig_data_fifo_data_out[66]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_1 [9]));
  LUT6 #(
    .INIT(64'hFBFFFBFFFFFFFBFF)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_4 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .I1(sig_data_fifo_data_out[72]),
        .I2(empty),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .I4(sig_data_fifo_data_out[68]),
        .I5(lsig_0ffset_cntr),
        .O(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][0]_i_1 
       (.I0(sig_data_fifo_data_out[48]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[16]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][1]_i_1 
       (.I0(sig_data_fifo_data_out[49]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[17]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][2]_i_1 
       (.I0(sig_data_fifo_data_out[50]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[18]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][3]_i_1 
       (.I0(sig_data_fifo_data_out[51]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[19]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][4]_i_1 
       (.I0(sig_data_fifo_data_out[52]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[20]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][5]_i_1 
       (.I0(sig_data_fifo_data_out[53]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[21]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][6]_i_1 
       (.I0(sig_data_fifo_data_out[54]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[22]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_1 
       (.I0(sig_data_fifo_data_out[55]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[23]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][8]_i_1 
       (.I0(sig_data_fifo_data_out[70]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[66]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h55555555DDDFDDDD)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_flush_db1),
        .I2(D[8]),
        .I3(empty),
        .I4(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2 
       (.I0(sig_input_accept21_out),
        .I1(sig_data_fifo_data_out[66]),
        .I2(lsig_0ffset_cntr),
        .I3(sig_data_fifo_data_out[70]),
        .O(E));
  LUT6 #(
    .INIT(64'h00C0000000C0A0A0)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_3 
       (.I0(sig_data_fifo_data_out[66]),
        .I1(sig_data_fifo_data_out[70]),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_5_n_0 ),
        .I3(sig_data_fifo_data_out[71]),
        .I4(lsig_0ffset_cntr),
        .I5(sig_data_fifo_data_out[67]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'h00B00000)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_5 
       (.I0(lsig_0ffset_cntr),
        .I1(sig_data_fifo_data_out[68]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .I3(empty),
        .I4(sig_data_fifo_data_out[72]),
        .O(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][0]_i_1 
       (.I0(sig_data_fifo_data_out[56]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[24]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][1]_i_1 
       (.I0(sig_data_fifo_data_out[57]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[25]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][2]_i_1 
       (.I0(sig_data_fifo_data_out[58]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[26]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][3]_i_1 
       (.I0(sig_data_fifo_data_out[59]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[27]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][4]_i_1 
       (.I0(sig_data_fifo_data_out[60]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[28]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][5]_i_1 
       (.I0(sig_data_fifo_data_out[61]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[29]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][6]_i_1 
       (.I0(sig_data_fifo_data_out[62]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[30]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_1 
       (.I0(sig_data_fifo_data_out[63]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[31]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][8]_i_1 
       (.I0(sig_data_fifo_data_out[71]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[67]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 ));
  LUT6 #(
    .INIT(64'h00FF00FFFFFF10FF)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .I1(empty),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I4(sig_flush_db1),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ),
        .O(\gen_fwft.empty_fwft_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2 
       (.I0(sig_input_accept21_out),
        .I1(sig_data_fifo_data_out[67]),
        .I2(lsig_0ffset_cntr),
        .I3(sig_data_fifo_data_out[71]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_2 ));
  LUT6 #(
    .INIT(64'h2020002000000000)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_3 
       (.I0(sig_data_fifo_data_out[72]),
        .I1(empty),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .I3(sig_data_fifo_data_out[68]),
        .I4(lsig_0ffset_cntr),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1 [8]));
  LUT6 #(
    .INIT(64'h4040004055555555)) 
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_i_1 
       (.I0(Q),
        .I1(sig_input_accept21_out),
        .I2(sig_data_fifo_data_out[73]),
        .I3(sig_data_fifo_data_out[68]),
        .I4(lsig_0ffset_cntr),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .O(lsig_ld_offset));
  LUT6 #(
    .INIT(64'h4FFF0000FFFFFFFF)) 
    \INCLUDE_UNPACKING.lsig_cmd_loaded_i_1 
       (.I0(lsig_0ffset_cntr),
        .I1(sig_data_fifo_data_out[68]),
        .I2(sig_data_fifo_data_out[73]),
        .I3(sig_input_accept21_out),
        .I4(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .I5(Q),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h20AAAAAA)) 
    \INFERRED_GEN.cnt_i[2]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[68]),
        .I3(sig_data_fifo_data_out[73]),
        .I4(sig_input_accept21_out),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg ));
  LUT6 #(
    .INIT(64'hFFFF00FF20200020)) 
    sig_flush_db1_i_2
       (.I0(sig_data_fifo_data_out[72]),
        .I1(empty),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .I3(sig_data_fifo_data_out[68]),
        .I4(lsig_0ffset_cntr),
        .I5(sig_data_fifo_data_out[74]),
        .O(sig_flush_db108_out));
  LUT6 #(
    .INIT(64'h0000E0FE000000E0)) 
    sig_ok_to_post_rd_addr_i_1
       (.I0(sig_ok_to_post_rd_addr_i_2_n_0),
        .I1(sig_ok_to_post_rd_addr_i_3_n_0),
        .I2(sig_ok_to_post_rd_addr_reg),
        .I3(sig_data_fifo_wr_cnt[6]),
        .I4(sig_ok_to_post_rd_addr_i_5_n_0),
        .I5(sig_ok_to_post_rd_addr_i_6_n_0),
        .O(\gwdc.wr_data_count_i_reg[6] ));
  LUT4 #(
    .INIT(16'hEB7D)) 
    sig_ok_to_post_rd_addr_i_2
       (.I0(sig_ok_to_post_rd_addr_reg_0[0]),
        .I1(sig_data_fifo_wr_cnt[4]),
        .I2(sig_ok_to_post_rd_addr_reg_0[1]),
        .I3(sig_data_fifo_wr_cnt[3]),
        .O(sig_ok_to_post_rd_addr_i_2_n_0));
  LUT6 #(
    .INIT(64'h87E1C3F0781E3C0F)) 
    sig_ok_to_post_rd_addr_i_3
       (.I0(sig_data_fifo_wr_cnt[3]),
        .I1(sig_data_fifo_wr_cnt[4]),
        .I2(sig_ok_to_post_rd_addr_reg_0[2]),
        .I3(sig_ok_to_post_rd_addr_reg_0[1]),
        .I4(sig_ok_to_post_rd_addr_reg_0[0]),
        .I5(sig_data_fifo_wr_cnt[5]),
        .O(sig_ok_to_post_rd_addr_i_3_n_0));
  LUT5 #(
    .INIT(32'hEFFEFFFF)) 
    sig_ok_to_post_rd_addr_i_5
       (.I0(out),
        .I1(sig_data_fifo_wr_cnt[7]),
        .I2(sig_ok_to_post_rd_addr_reg_0[3]),
        .I3(sig_ok_to_post_rd_addr_reg_1),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_ok_to_post_rd_addr_i_5_n_0));
  LUT6 #(
    .INIT(64'h7310000FFFFF731F)) 
    sig_ok_to_post_rd_addr_i_6
       (.I0(sig_data_fifo_wr_cnt[3]),
        .I1(sig_data_fifo_wr_cnt[4]),
        .I2(sig_ok_to_post_rd_addr_reg_0[0]),
        .I3(sig_ok_to_post_rd_addr_reg_0[1]),
        .I4(sig_ok_to_post_rd_addr_reg_0[2]),
        .I5(sig_data_fifo_wr_cnt[5]),
        .O(sig_ok_to_post_rd_addr_i_6_n_0));
  (* CASCADE_HEIGHT = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "block" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "128" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "2" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "75" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "75" *) 
  (* WR_DATA_COUNT_WIDTH = "8" *) 
  (* XPM_MODULE = "TRUE" *) 
  axi_vdma_0_xpm_fifo_sync \xpm_fifo_instance.xpm_fifo_sync_inst 
       (.almost_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ),
        .data_valid(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED ),
        .dbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ),
        .din(din),
        .dout(sig_data_fifo_data_out),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED [3:0]),
        .rd_en(sig_pop_data_fifo),
        .rd_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ),
        .rst(SS),
        .sbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ),
        .wr_ack(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ),
        .wr_clk(m_axi_mm2s_aclk),
        .wr_data_count({sig_data_fifo_wr_cnt,\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED [2:0]}),
        .wr_en(wr_en),
        .wr_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h8A88)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_14 
       (.I0(sig_input_accept21_out),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[68]),
        .I3(sig_data_fifo_data_out[73]),
        .O(sig_pop_data_fifo));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module axi_vdma_0_sync_fifo_fg__parameterized0
   (dout,
    empty,
    sig_tlast_out_reg,
    sig_dre_tvalid_i_reg,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ,
    \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0] ,
    S,
    SR,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ,
    D,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 ,
    \sig_byte_cntr_reg[6] ,
    sig_child_qual_first_of_2_reg,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_0 ,
    sig_clr_dbeat_cntr0_out,
    sig_tlast_out_reg_0,
    sig_tlast_out_reg_1,
    sig_ld_byte_cntr,
    sig_dre_halted_reg,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ,
    O,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    wr_en,
    din,
    rd_en,
    sig_dre2ibtt_tlast,
    \INCLUDE_PACKING.lsig_first_dbeat_reg ,
    full,
    lsig_packer_full,
    sig_sf_strt_addr_offset,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3] ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2] ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1] ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ,
    CO,
    sig_child_qual_first_of_2,
    sig_csm_pop_child_cmd,
    sig_pcc2sf_xfer_ready,
    sig_burst_dbeat_cntr,
    sig_dre2ibtt_tvalid,
    sig_dre_halted,
    \sig_xfer_len_reg_reg[0] ,
    sig_child_addr_cntr_lsh_reg,
    \sig_child_addr_cntr_lsh_reg[3] ,
    \sig_child_addr_cntr_lsh_reg[7] ,
    lsig_first_dbeat);
  output [8:0]dout;
  output empty;
  output sig_tlast_out_reg;
  output sig_dre_tvalid_i_reg;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ;
  output \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0] ;
  output [0:0]S;
  output [0:0]SR;
  output [0:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ;
  output [3:0]D;
  output [31:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 ;
  output [2:0]\sig_byte_cntr_reg[6] ;
  output sig_child_qual_first_of_2_reg;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_0 ;
  output sig_clr_dbeat_cntr0_out;
  output [0:0]sig_tlast_out_reg_0;
  output [0:0]sig_tlast_out_reg_1;
  output sig_ld_byte_cntr;
  output sig_dre_halted_reg;
  output [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ;
  output [3:0]O;
  output [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  output [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input wr_en;
  input [8:0]din;
  input rd_en;
  input sig_dre2ibtt_tlast;
  input \INCLUDE_PACKING.lsig_first_dbeat_reg ;
  input full;
  input lsig_packer_full;
  input sig_sf_strt_addr_offset;
  input \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3] ;
  input [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2] ;
  input [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1] ;
  input [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ;
  input [0:0]CO;
  input sig_child_qual_first_of_2;
  input sig_csm_pop_child_cmd;
  input sig_pcc2sf_xfer_ready;
  input [2:0]sig_burst_dbeat_cntr;
  input sig_dre2ibtt_tvalid;
  input sig_dre_halted;
  input \sig_xfer_len_reg_reg[0] ;
  input [2:0]sig_child_addr_cntr_lsh_reg;
  input [3:0]\sig_child_addr_cntr_lsh_reg[3] ;
  input [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  input lsig_first_dbeat;

  wire [0:0]CO;
  wire [3:0]D;
  wire \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0] ;
  wire [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ;
  wire [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1] ;
  wire [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2] ;
  wire [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3] ;
  wire \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ;
  wire [0:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ;
  wire [31:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 ;
  wire \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ;
  wire \INCLUDE_PACKING.lsig_first_dbeat_reg ;
  wire [3:0]O;
  wire [0:0]S;
  wire [0:0]SR;
  wire [8:0]din;
  wire [8:0]dout;
  wire empty;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ;
  wire [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  wire [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_0 ;
  wire lsig_first_dbeat;
  wire lsig_packer_full;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire [2:0]sig_burst_dbeat_cntr;
  wire \sig_byte_cntr[6]_i_4_n_0 ;
  wire \sig_byte_cntr[6]_i_5_n_0 ;
  wire \sig_byte_cntr[6]_i_6_n_0 ;
  wire \sig_byte_cntr[6]_i_7_n_0 ;
  wire [2:0]\sig_byte_cntr_reg[6] ;
  wire \sig_byte_cntr_reg[6]_i_3_n_2 ;
  wire \sig_byte_cntr_reg[6]_i_3_n_3 ;
  wire \sig_child_addr_cntr_lsh[0]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[0]_i_4_n_0 ;
  wire \sig_child_addr_cntr_lsh[0]_i_5_n_0 ;
  wire \sig_child_addr_cntr_lsh[0]_i_6_n_0 ;
  wire \sig_child_addr_cntr_lsh[4]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh[4]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[4]_i_4_n_0 ;
  wire [2:0]sig_child_addr_cntr_lsh_reg;
  wire \sig_child_addr_cntr_lsh_reg[0]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh_reg[0]_i_2_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[0]_i_2_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[0]_i_2_n_3 ;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[3] ;
  wire \sig_child_addr_cntr_lsh_reg[4]_i_1_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[4]_i_1_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[4]_i_1_n_3 ;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire sig_child_qual_first_of_2;
  wire sig_child_qual_first_of_2_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire sig_csm_pop_child_cmd;
  wire sig_dre2ibtt_tlast;
  wire sig_dre2ibtt_tvalid;
  wire sig_dre_halted;
  wire sig_dre_halted_reg;
  wire sig_dre_tvalid_i_reg;
  wire sig_ld_byte_cntr;
  wire sig_pcc2sf_xfer_ready;
  wire sig_sf_strt_addr_offset;
  wire sig_stream_rst;
  wire sig_tlast_out_reg;
  wire [0:0]sig_tlast_out_reg_0;
  wire [0:0]sig_tlast_out_reg_1;
  wire sig_xd_fifo_full;
  wire \sig_xfer_len_reg[3]_i_2_n_0 ;
  wire \sig_xfer_len_reg_reg[0] ;
  wire wr_en;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_6 ;
  wire [3:2]\NLW_sig_byte_cntr_reg[6]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_byte_cntr_reg[6]_i_3_O_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ;
  wire [3:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h7)) 
    \FSM_onehot_sig_csm_state[1]_i_2 
       (.I0(dout[7]),
        .I1(sig_pcc2sf_xfer_ready),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \FSM_onehot_sig_csm_state[4]_i_2 
       (.I0(dout[7]),
        .I1(dout[8]),
        .I2(sig_child_qual_first_of_2),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ));
  LUT6 #(
    .INIT(64'hFFFFFEEEAAAAAAAA)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4__0 
       (.I0(sig_dre_halted),
        .I1(\sig_byte_cntr[6]_i_4_n_0 ),
        .I2(full),
        .I3(lsig_packer_full),
        .I4(sig_xd_fifo_full),
        .I5(sig_dre2ibtt_tvalid),
        .O(sig_dre_halted_reg));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][0]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] [0]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [0]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][10]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1] [2]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [10]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][11]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1] [3]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [11]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][12]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1] [4]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [12]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][13]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1] [5]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [13]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][14]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1] [6]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [14]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][15]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1] [7]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [15]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][16]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2] [0]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [16]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][17]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2] [1]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [17]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][18]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2] [2]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [18]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][19]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2] [3]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [19]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][1]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] [1]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [1]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][20]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2] [4]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [20]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][21]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2] [5]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [21]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][22]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2] [6]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [22]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][23]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2] [7]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [23]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][24]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3] [0]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [24]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][25]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3] [1]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [25]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][26]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3] [2]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [26]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][27]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3] [3]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [27]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][28]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3] [4]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [28]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][29]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3] [5]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [29]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][2]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] [2]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [2]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][30]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3] [6]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [30]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][31]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3] [7]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [31]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][3]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] [3]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [3]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][4]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] [4]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [4]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][5]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] [5]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [5]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][6]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] [6]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [6]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][7]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] [7]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [7]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][8]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1] [0]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [8]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][9]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1] [1]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [9]));
  LUT6 #(
    .INIT(64'h02A2FFFF02A202A2)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(full),
        .I5(lsig_packer_full),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h00088808)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_2 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(sig_dre2ibtt_tlast),
        .I2(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I3(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I4(sig_sf_strt_addr_offset),
        .O(sig_tlast_out_reg_1));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][0]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] [8]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][1]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1] [8]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][2]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2] [8]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][3]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3] [8]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h88800080)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_2 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(sig_dre2ibtt_tlast),
        .I2(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I3(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I4(sig_sf_strt_addr_offset),
        .O(sig_tlast_out_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_3 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h4F70)) 
    \INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1 
       (.I0(sig_sf_strt_addr_offset),
        .I1(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I2(sig_dre_tvalid_i_reg),
        .I3(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .O(\GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \INCLUDE_PACKING.lsig_first_dbeat_i_1 
       (.I0(sig_dre2ibtt_tlast),
        .I1(sig_dre_tvalid_i_reg),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .O(sig_tlast_out_reg));
  LUT5 #(
    .INIT(32'hFFEAFFC0)) 
    \INCLUDE_PACKING.lsig_packer_full_i_1 
       (.I0(full),
        .I1(sig_dre_tvalid_i_reg),
        .I2(sig_dre2ibtt_tlast),
        .I3(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .I4(lsig_packer_full),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h0028)) 
    \sig_burst_dbeat_cntr[0]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_burst_dbeat_cntr[0]),
        .I2(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .I3(lsig_first_dbeat),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h000028A0)) 
    \sig_burst_dbeat_cntr[1]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_burst_dbeat_cntr[0]),
        .I2(sig_burst_dbeat_cntr[1]),
        .I3(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .I4(lsig_first_dbeat),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1));
  LUT6 #(
    .INIT(64'h0000000028888888)) 
    \sig_burst_dbeat_cntr[2]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_burst_dbeat_cntr[2]),
        .I2(sig_burst_dbeat_cntr[0]),
        .I3(sig_burst_dbeat_cntr[1]),
        .I4(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .I5(lsig_first_dbeat),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  LUT3 #(
    .INIT(8'h2A)) 
    \sig_byte_cntr[3]_i_5 
       (.I0(din[3]),
        .I1(sig_dre_tvalid_i_reg),
        .I2(wr_en),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sig_byte_cntr[3]_i_9 
       (.I0(wr_en),
        .I1(sig_dre_tvalid_i_reg),
        .O(sig_ld_byte_cntr));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sig_byte_cntr[6]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(wr_en),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(SR));
  LUT5 #(
    .INIT(32'h00000222)) 
    \sig_byte_cntr[6]_i_2 
       (.I0(sig_dre2ibtt_tvalid),
        .I1(sig_xd_fifo_full),
        .I2(lsig_packer_full),
        .I3(full),
        .I4(\sig_byte_cntr[6]_i_4_n_0 ),
        .O(sig_dre_tvalid_i_reg));
  LUT5 #(
    .INIT(32'h00800000)) 
    \sig_byte_cntr[6]_i_4 
       (.I0(\xpm_fifo_instance.xpm_fifo_sync_inst_n_6 ),
        .I1(\xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ),
        .I2(\xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ),
        .I3(\xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ),
        .I4(\xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ),
        .O(\sig_byte_cntr[6]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \sig_byte_cntr[6]_i_5 
       (.I0(din[6]),
        .I1(sig_dre_tvalid_i_reg),
        .I2(wr_en),
        .O(\sig_byte_cntr[6]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \sig_byte_cntr[6]_i_6 
       (.I0(din[5]),
        .I1(sig_dre_tvalid_i_reg),
        .I2(wr_en),
        .O(\sig_byte_cntr[6]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \sig_byte_cntr[6]_i_7 
       (.I0(din[4]),
        .I1(sig_dre_tvalid_i_reg),
        .I2(wr_en),
        .O(\sig_byte_cntr[6]_i_7_n_0 ));
  CARRY4 \sig_byte_cntr_reg[6]_i_3 
       (.CI(CO),
        .CO({\NLW_sig_byte_cntr_reg[6]_i_3_CO_UNCONNECTED [3:2],\sig_byte_cntr_reg[6]_i_3_n_2 ,\sig_byte_cntr_reg[6]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sig_byte_cntr_reg[6]_i_3_O_UNCONNECTED [3],\sig_byte_cntr_reg[6] }),
        .S({1'b0,\sig_byte_cntr[6]_i_5_n_0 ,\sig_byte_cntr[6]_i_6_n_0 ,\sig_byte_cntr[6]_i_7_n_0 }));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[0]_i_3 
       (.I0(dout[3]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[0]_i_4 
       (.I0(dout[2]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[0]_i_5 
       (.I0(dout[1]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[0]_i_6 
       (.I0(dout[0]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[4]_i_2 
       (.I0(dout[6]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[4]_i_3 
       (.I0(dout[5]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[4]_i_4 
       (.I0(dout[4]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[4]_i_4_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_child_addr_cntr_lsh_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sig_child_addr_cntr_lsh_reg[0]_i_2_n_0 ,\sig_child_addr_cntr_lsh_reg[0]_i_2_n_1 ,\sig_child_addr_cntr_lsh_reg[0]_i_2_n_2 ,\sig_child_addr_cntr_lsh_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_child_addr_cntr_lsh[0]_i_3_n_0 ,\sig_child_addr_cntr_lsh[0]_i_4_n_0 ,\sig_child_addr_cntr_lsh[0]_i_5_n_0 ,\sig_child_addr_cntr_lsh[0]_i_6_n_0 }),
        .O(O),
        .S(\sig_child_addr_cntr_lsh_reg[3] ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_child_addr_cntr_lsh_reg[4]_i_1 
       (.CI(\sig_child_addr_cntr_lsh_reg[0]_i_2_n_0 ),
        .CO({\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ,\sig_child_addr_cntr_lsh_reg[4]_i_1_n_1 ,\sig_child_addr_cntr_lsh_reg[4]_i_1_n_2 ,\sig_child_addr_cntr_lsh_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_child_addr_cntr_lsh[4]_i_2_n_0 ,\sig_child_addr_cntr_lsh[4]_i_3_n_0 ,\sig_child_addr_cntr_lsh[4]_i_4_n_0 }),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ),
        .S(\sig_child_addr_cntr_lsh_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    sig_clr_dbc_reg_i_1
       (.I0(sig_burst_dbeat_cntr[2]),
        .I1(sig_burst_dbeat_cntr[0]),
        .I2(sig_burst_dbeat_cntr[1]),
        .I3(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .I4(sig_dre2ibtt_tlast),
        .I5(sig_dre_tvalid_i_reg),
        .O(sig_clr_dbeat_cntr0_out));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    sig_xfer_is_seq_reg_i_1
       (.I0(sig_child_qual_first_of_2),
        .I1(dout[8]),
        .I2(dout[7]),
        .O(sig_child_qual_first_of_2_reg));
  LUT3 #(
    .INIT(8'h96)) 
    \sig_xfer_len_reg[0]_i_1 
       (.I0(\sig_xfer_len_reg[3]_i_2_n_0 ),
        .I1(\sig_xfer_len_reg_reg[0] ),
        .I2(dout[3]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hBD42)) 
    \sig_xfer_len_reg[1]_i_1 
       (.I0(\sig_xfer_len_reg[3]_i_2_n_0 ),
        .I1(dout[3]),
        .I2(\sig_xfer_len_reg_reg[0] ),
        .I3(dout[4]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] [1]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hBFFD4002)) 
    \sig_xfer_len_reg[2]_i_1 
       (.I0(\sig_xfer_len_reg[3]_i_2_n_0 ),
        .I1(dout[4]),
        .I2(\sig_xfer_len_reg_reg[0] ),
        .I3(dout[3]),
        .I4(dout[5]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] [2]));
  LUT6 #(
    .INIT(64'hBFFFFFFD40000002)) 
    \sig_xfer_len_reg[3]_i_1 
       (.I0(\sig_xfer_len_reg[3]_i_2_n_0 ),
        .I1(dout[5]),
        .I2(dout[3]),
        .I3(\sig_xfer_len_reg_reg[0] ),
        .I4(dout[4]),
        .I5(dout[6]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] [3]));
  LUT6 #(
    .INIT(64'h0006600060000009)) 
    \sig_xfer_len_reg[3]_i_2 
       (.I0(dout[2]),
        .I1(sig_child_addr_cntr_lsh_reg[2]),
        .I2(dout[0]),
        .I3(sig_child_addr_cntr_lsh_reg[0]),
        .I4(dout[1]),
        .I5(sig_child_addr_cntr_lsh_reg[1]),
        .O(\sig_xfer_len_reg[3]_i_2_n_0 ));
  (* CASCADE_HEIGHT = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "auto" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "0" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "9" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "9" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* XPM_MODULE = "TRUE" *) 
  axi_vdma_0_xpm_fifo_sync__parameterized1 \xpm_fifo_instance.xpm_fifo_sync_inst 
       (.almost_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ),
        .data_valid(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED ),
        .dbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(sig_xd_fifo_full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED [3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ),
        .rst(sig_stream_rst),
        .sbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ),
        .wr_ack(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ),
        .wr_clk(m_axi_s2mm_aclk),
        .wr_data_count({\xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_6 }),
        .wr_en(wr_en),
        .wr_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module axi_vdma_0_sync_fifo_fg__parameterized1
   (full,
    dout,
    empty,
    E,
    \gen_wr_a.gen_word_narrow.mem_reg_0 ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    din,
    rd_en,
    lsig_packer_full,
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] );
  output full;
  output [73:0]dout;
  output empty;
  output [0:0]E;
  output [3:0]\gen_wr_a.gen_word_narrow.mem_reg_0 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [73:0]din;
  input rd_en;
  input lsig_packer_full;
  input \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ;

  wire [0:0]E;
  wire \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ;
  wire [73:0]din;
  wire [73:0]dout;
  wire empty;
  wire full;
  wire [3:0]\gen_wr_a.gen_word_narrow.mem_reg_0 ;
  wire lsig_good_push2fifo11_out;
  wire lsig_packer_full;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire \sig_data_skid_reg[64]_i_2_n_0 ;
  wire \sig_data_skid_reg[64]_i_3_n_0 ;
  wire \sig_data_skid_reg[64]_i_4_n_0 ;
  wire \sig_data_skid_reg[64]_i_5_n_0 ;
  wire \sig_data_skid_reg[64]_i_6_n_0 ;
  wire \sig_data_skid_reg[64]_i_7_n_0 ;
  wire \sig_data_skid_reg[64]_i_8_n_0 ;
  wire \sig_data_skid_reg[65]_i_2_n_0 ;
  wire \sig_data_skid_reg[65]_i_3_n_0 ;
  wire \sig_data_skid_reg[65]_i_4_n_0 ;
  wire \sig_data_skid_reg[65]_i_5_n_0 ;
  wire \sig_data_skid_reg[65]_i_6_n_0 ;
  wire \sig_data_skid_reg[66]_i_2_n_0 ;
  wire \sig_data_skid_reg[66]_i_3_n_0 ;
  wire \sig_data_skid_reg[67]_i_2_n_0 ;
  wire \sig_data_skid_reg[67]_i_3_n_0 ;
  wire sig_stream_rst;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ;
  wire [3:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED ;
  wire [7:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_1 
       (.I0(full),
        .I1(lsig_packer_full),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ),
        .O(E));
  LUT6 #(
    .INIT(64'hEEFEEEEEEEEEEEFE)) 
    \sig_data_skid_reg[64]_i_1 
       (.I0(\sig_data_skid_reg[64]_i_2_n_0 ),
        .I1(\sig_data_skid_reg[64]_i_3_n_0 ),
        .I2(\sig_data_skid_reg[64]_i_4_n_0 ),
        .I3(\sig_data_skid_reg[64]_i_5_n_0 ),
        .I4(dout[71]),
        .I5(dout[70]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [0]));
  LUT6 #(
    .INIT(64'h0000000000004196)) 
    \sig_data_skid_reg[64]_i_2 
       (.I0(dout[71]),
        .I1(dout[70]),
        .I2(dout[69]),
        .I3(dout[68]),
        .I4(\sig_data_skid_reg[64]_i_6_n_0 ),
        .I5(dout[67]),
        .O(\sig_data_skid_reg[64]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h800000808C03008C)) 
    \sig_data_skid_reg[64]_i_3 
       (.I0(\sig_data_skid_reg[64]_i_7_n_0 ),
        .I1(dout[66]),
        .I2(dout[67]),
        .I3(dout[65]),
        .I4(dout[64]),
        .I5(\sig_data_skid_reg[64]_i_8_n_0 ),
        .O(\sig_data_skid_reg[64]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h00820092)) 
    \sig_data_skid_reg[64]_i_4 
       (.I0(dout[67]),
        .I1(dout[66]),
        .I2(dout[65]),
        .I3(dout[64]),
        .I4(dout[68]),
        .O(\sig_data_skid_reg[64]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h3E)) 
    \sig_data_skid_reg[64]_i_5 
       (.I0(dout[70]),
        .I1(dout[68]),
        .I2(dout[69]),
        .O(\sig_data_skid_reg[64]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \sig_data_skid_reg[64]_i_6 
       (.I0(dout[64]),
        .I1(dout[65]),
        .I2(dout[66]),
        .O(\sig_data_skid_reg[64]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h0082)) 
    \sig_data_skid_reg[64]_i_7 
       (.I0(dout[68]),
        .I1(dout[69]),
        .I2(dout[70]),
        .I3(dout[71]),
        .O(\sig_data_skid_reg[64]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sig_data_skid_reg[64]_i_8 
       (.I0(dout[71]),
        .I1(dout[70]),
        .I2(dout[68]),
        .I3(dout[69]),
        .O(\sig_data_skid_reg[64]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h1F11111100110F1F)) 
    \sig_data_skid_reg[65]_i_1 
       (.I0(\sig_data_skid_reg[65]_i_2_n_0 ),
        .I1(dout[64]),
        .I2(\sig_data_skid_reg[65]_i_3_n_0 ),
        .I3(dout[66]),
        .I4(dout[68]),
        .I5(dout[67]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [1]));
  LUT6 #(
    .INIT(64'h00000000AAAAEAAF)) 
    \sig_data_skid_reg[65]_i_2 
       (.I0(\sig_data_skid_reg[65]_i_4_n_0 ),
        .I1(dout[66]),
        .I2(dout[67]),
        .I3(dout[69]),
        .I4(dout[71]),
        .I5(\sig_data_skid_reg[65]_i_5_n_0 ),
        .O(\sig_data_skid_reg[65]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF76FFFFFFFF)) 
    \sig_data_skid_reg[65]_i_3 
       (.I0(dout[69]),
        .I1(dout[68]),
        .I2(dout[70]),
        .I3(\sig_data_skid_reg[65]_i_6_n_0 ),
        .I4(dout[71]),
        .I5(dout[65]),
        .O(\sig_data_skid_reg[65]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF8DD)) 
    \sig_data_skid_reg[65]_i_4 
       (.I0(dout[68]),
        .I1(dout[71]),
        .I2(dout[67]),
        .I3(dout[70]),
        .I4(dout[65]),
        .O(\sig_data_skid_reg[65]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8080800000020002)) 
    \sig_data_skid_reg[65]_i_5 
       (.I0(dout[66]),
        .I1(dout[69]),
        .I2(dout[68]),
        .I3(dout[71]),
        .I4(dout[65]),
        .I5(dout[70]),
        .O(\sig_data_skid_reg[65]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \sig_data_skid_reg[65]_i_6 
       (.I0(dout[64]),
        .I1(dout[67]),
        .I2(dout[66]),
        .O(\sig_data_skid_reg[65]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h70337030)) 
    \sig_data_skid_reg[66]_i_1 
       (.I0(\sig_data_skid_reg[66]_i_2_n_0 ),
        .I1(\sig_data_skid_reg[66]_i_3_n_0 ),
        .I2(dout[68]),
        .I3(dout[69]),
        .I4(dout[64]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [2]));
  LUT6 #(
    .INIT(64'hBF33BFBBFFFFAFBF)) 
    \sig_data_skid_reg[66]_i_2 
       (.I0(dout[64]),
        .I1(dout[67]),
        .I2(dout[70]),
        .I3(dout[71]),
        .I4(dout[65]),
        .I5(dout[66]),
        .O(\sig_data_skid_reg[66]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \sig_data_skid_reg[66]_i_3 
       (.I0(dout[71]),
        .I1(dout[65]),
        .I2(dout[70]),
        .I3(dout[67]),
        .I4(dout[66]),
        .O(\sig_data_skid_reg[66]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sig_data_skid_reg[67]_i_1 
       (.I0(dout[65]),
        .I1(dout[64]),
        .I2(\sig_data_skid_reg[67]_i_2_n_0 ),
        .I3(\sig_data_skid_reg[67]_i_3_n_0 ),
        .I4(dout[71]),
        .I5(dout[70]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sig_data_skid_reg[67]_i_2 
       (.I0(dout[68]),
        .I1(dout[69]),
        .O(\sig_data_skid_reg[67]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sig_data_skid_reg[67]_i_3 
       (.I0(dout[66]),
        .I1(dout[67]),
        .O(\sig_data_skid_reg[67]_i_3_n_0 ));
  (* CASCADE_HEIGHT = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "block" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "128" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "2" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "74" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "74" *) 
  (* WR_DATA_COUNT_WIDTH = "8" *) 
  (* XPM_MODULE = "TRUE" *) 
  axi_vdma_0_xpm_fifo_sync__parameterized3 \xpm_fifo_instance.xpm_fifo_sync_inst 
       (.almost_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ),
        .data_valid(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED ),
        .dbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED [3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ),
        .rst(sig_stream_rst),
        .sbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ),
        .wr_ack(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ),
        .wr_clk(m_axi_s2mm_aclk),
        .wr_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED [7:0]),
        .wr_en(lsig_good_push2fifo11_out),
        .wr_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_1__0 
       (.I0(lsig_packer_full),
        .I1(full),
        .O(lsig_good_push2fifo11_out));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module axi_vdma_0_xpm_counter_updn__parameterized1
   (D,
    count_value_i,
    Q,
    \gwdc.wr_data_count_i_reg[0] ,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [0:0]D;
  output [1:0]count_value_i;
  input [0:0]Q;
  input [0:0]\gwdc.wr_data_count_i_reg[0] ;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [0:0]D;
  wire [0:0]Q;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[1]_i_2_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire [0:0]\gwdc.wr_data_count_i_reg[0] ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT6 #(
    .INIT(64'h000000005A88A655)) 
    \count_value_i[0]_i_1 
       (.I0(count_value_i[0]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[0]_0 [1]),
        .I4(ram_empty_i),
        .I5(\count_value_i_reg[0]_1 ),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000A8AA)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i[1]_i_2_n_0 ),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(ram_empty_i),
        .I4(\count_value_i_reg[0]_1 ),
        .O(\count_value_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFFFF755500008AA)) 
    \count_value_i[1]_i_2 
       (.I0(count_value_i[0]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[0]_0 [1]),
        .I4(ram_empty_i),
        .I5(count_value_i[1]),
        .O(\count_value_i[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(count_value_i[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \gwdc.wr_data_count_i[0]_i_1 
       (.I0(count_value_i[0]),
        .I1(Q),
        .I2(\gwdc.wr_data_count_i_reg[0] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module axi_vdma_0_xpm_counter_updn__parameterized1_45
   (S,
    DI,
    \count_value_i_reg[1]_0 ,
    Q,
    \gwdc.wr_data_count_i_reg[3] ,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [1:0]S;
  output [0:0]DI;
  output [0:0]\count_value_i_reg[1]_0 ;
  input [1:0]Q;
  input [1:0]\gwdc.wr_data_count_i_reg[3] ;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [0:0]DI;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[1]_i_2_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire [1:0]\gwdc.wr_data_count_i_reg[3] ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT6 #(
    .INIT(64'h000000005A88A655)) 
    \count_value_i[0]_i_1 
       (.I0(count_value_i),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[0]_0 [1]),
        .I4(ram_empty_i),
        .I5(\count_value_i_reg[0]_1 ),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000A8AA)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i[1]_i_2_n_0 ),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(ram_empty_i),
        .I4(\count_value_i_reg[0]_1 ),
        .O(\count_value_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFFFF755500008AA)) 
    \count_value_i[1]_i_2 
       (.I0(count_value_i),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[0]_0 [1]),
        .I4(ram_empty_i),
        .I5(\count_value_i_reg[1]_0 ),
        .O(\count_value_i[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(\count_value_i_reg[1]_0 ),
        .R(1'b0));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gwdc.wr_data_count_i[3]_i_4 
       (.I0(count_value_i),
        .I1(Q[0]),
        .O(DI));
  LUT4 #(
    .INIT(16'h9669)) 
    \gwdc.wr_data_count_i[3]_i_7 
       (.I0(DI),
        .I1(Q[1]),
        .I2(\count_value_i_reg[1]_0 ),
        .I3(\gwdc.wr_data_count_i_reg[3] [1]),
        .O(S[1]));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \gwdc.wr_data_count_i[3]_i_8 
       (.I0(count_value_i),
        .I1(Q[0]),
        .I2(\gwdc.wr_data_count_i_reg[3] [0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module axi_vdma_0_xpm_counter_updn__parameterized2
   (Q,
    leaving_empty0,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    enb,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ,
    E,
    clr_full,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [6:0]Q;
  output leaving_empty0;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output enb;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [6:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  input [6:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ;
  input [0:0]E;
  input clr_full;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [0:0]E;
  wire [6:0]Q;
  wire clr_full;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_2__1_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire enb;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [6:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire [6:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ;
  wire going_full1;
  wire leaving_empty0;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__1 
       (.I0(rd_en),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__1 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__1 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__1_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__1_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2__1 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[0]_0 [1]),
        .I2(\count_value_i_reg[0]_0 [0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[5]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[6]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h000000003B2A2A2A)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ),
        .I1(enb),
        .I2(leaving_empty0),
        .I3(going_full1),
        .I4(E),
        .I5(clr_full),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT4 #(
    .INIT(16'h9000)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [6]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ),
        .O(leaving_empty0));
  LUT4 #(
    .INIT(16'h9000)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [6]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ),
        .O(going_full1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [3]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [0]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [3]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [0]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(enb));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module axi_vdma_0_xpm_counter_updn__parameterized2_29
   (ram_empty_i0,
    Q,
    enb,
    leaving_empty0,
    E,
    ram_empty_i,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[6]_0 ,
    rst_d1,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    wr_clk);
  output ram_empty_i0;
  output [6:0]Q;
  input enb;
  input leaving_empty0;
  input [0:0]E;
  input ram_empty_i;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[6]_0 ;
  input rst_d1;
  input [6:0]\gen_pntr_flags_cc.ram_empty_i_reg ;
  input wr_clk;

  wire [0:0]E;
  wire [6:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_2__0_n_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire [0:0]\count_value_i_reg[6]_0 ;
  wire enb;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ;
  wire [6:0]\gen_pntr_flags_cc.ram_empty_i_reg ;
  wire going_empty1;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__0 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__0_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2__0 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[6]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[6]_0 ));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(enb),
        .I1(going_empty1),
        .I2(leaving_empty0),
        .I3(E),
        .I4(ram_empty_i),
        .O(ram_empty_i0));
  LUT4 #(
    .INIT(16'h9000)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg [6]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .I3(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ),
        .O(going_empty1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg [3]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_4 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module axi_vdma_0_xpm_counter_updn__parameterized2_46
   (DI,
    Q,
    S,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ,
    leaving_empty0,
    \count_value_i_reg[2]_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \gwdc.wr_data_count_i_reg[3] ,
    \gwdc.wr_data_count_i_reg[7] ,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ,
    ram_wr_en_pf,
    clr_full,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [0:0]DI;
  output [6:0]Q;
  output [3:0]S;
  output \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  output leaving_empty0;
  output [0:0]\count_value_i_reg[2]_0 ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input [0:0]\gwdc.wr_data_count_i_reg[3] ;
  input [7:0]\gwdc.wr_data_count_i_reg[7] ;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [6:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  input ram_wr_en_pf;
  input clr_full;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [0:0]DI;
  wire \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  wire [6:0]Q;
  wire [3:0]S;
  wire clr_full;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_2__1_n_0 ;
  wire \count_value_i[7]_i_1__0_n_0 ;
  wire \count_value_i[7]_i_2__0_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire [0:0]\count_value_i_reg[2]_0 ;
  wire \count_value_i_reg_n_0_[7] ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [6:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  wire going_full1;
  wire [0:0]\gwdc.wr_data_count_i_reg[3] ;
  wire [7:0]\gwdc.wr_data_count_i_reg[7] ;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_wr_en_pf;
  wire rd_en;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__1 
       (.I0(rd_en),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__1 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__1 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__1_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__1_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2__1 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[0]_0 [1]),
        .I2(\count_value_i_reg[0]_0 [0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__0 
       (.I0(Q[5]),
        .I1(\count_value_i[7]_i_2__0_n_0 ),
        .I2(Q[6]),
        .I3(\count_value_i_reg_n_0_[7] ),
        .O(\count_value_i[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[7]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[7]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[5]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[6]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[7]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[7] ),
        .R(\count_value_i_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h000000003B2A2A2A)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ),
        .I1(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I2(leaving_empty0),
        .I3(going_full1),
        .I4(ram_wr_en_pf),
        .I5(clr_full),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT4 #(
    .INIT(16'h9000)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(Q[6]),
        .I1(\gwdc.wr_data_count_i_reg[7] [6]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ),
        .O(leaving_empty0));
  LUT4 #(
    .INIT(16'h9000)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [6]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ),
        .O(going_full1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(Q[3]),
        .I1(\gwdc.wr_data_count_i_reg[7] [3]),
        .I2(\gwdc.wr_data_count_i_reg[7] [5]),
        .I3(Q[5]),
        .I4(\gwdc.wr_data_count_i_reg[7] [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(Q[0]),
        .I1(\gwdc.wr_data_count_i_reg[7] [0]),
        .I2(\gwdc.wr_data_count_i_reg[7] [2]),
        .I3(Q[2]),
        .I4(\gwdc.wr_data_count_i_reg[7] [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [3]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [0]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ));
  LUT3 #(
    .INIT(8'hD4)) 
    \gwdc.wr_data_count_i[3]_i_3 
       (.I0(Q[1]),
        .I1(\gwdc.wr_data_count_i_reg[3] ),
        .I2(\gwdc.wr_data_count_i_reg[7] [1]),
        .O(DI));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[3]_i_5 
       (.I0(Q[2]),
        .I1(\gwdc.wr_data_count_i_reg[7] [2]),
        .I2(Q[3]),
        .I3(\gwdc.wr_data_count_i_reg[7] [3]),
        .O(\count_value_i_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_5 
       (.I0(Q[6]),
        .I1(\gwdc.wr_data_count_i_reg[7] [6]),
        .I2(\count_value_i_reg_n_0_[7] ),
        .I3(\gwdc.wr_data_count_i_reg[7] [7]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_6 
       (.I0(Q[5]),
        .I1(\gwdc.wr_data_count_i_reg[7] [5]),
        .I2(Q[6]),
        .I3(\gwdc.wr_data_count_i_reg[7] [6]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_7 
       (.I0(Q[4]),
        .I1(\gwdc.wr_data_count_i_reg[7] [4]),
        .I2(Q[5]),
        .I3(\gwdc.wr_data_count_i_reg[7] [5]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_8 
       (.I0(Q[3]),
        .I1(\gwdc.wr_data_count_i_reg[7] [3]),
        .I2(Q[4]),
        .I3(\gwdc.wr_data_count_i_reg[7] [4]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module axi_vdma_0_xpm_counter_updn__parameterized2_49
   (ram_empty_i0,
    Q,
    D,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    leaving_empty0,
    ram_wr_en_pf,
    ram_empty_i,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[7]_0 ,
    rst_d1,
    \gen_pntr_flags_cc.ram_empty_i_reg_0 ,
    DI,
    S,
    \gwdc.wr_data_count_i_reg[7] ,
    \gwdc.wr_data_count_i_reg[3] ,
    \gwdc.wr_data_count_i_reg[7]_0 ,
    wr_clk);
  output ram_empty_i0;
  output [7:0]Q;
  output [4:0]D;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input leaving_empty0;
  input ram_wr_en_pf;
  input ram_empty_i;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[7]_0 ;
  input rst_d1;
  input [6:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  input [1:0]DI;
  input [2:0]S;
  input [3:0]\gwdc.wr_data_count_i_reg[7] ;
  input [0:0]\gwdc.wr_data_count_i_reg[3] ;
  input [4:0]\gwdc.wr_data_count_i_reg[7]_0 ;
  input wr_clk;

  wire [4:0]D;
  wire [1:0]DI;
  wire [7:0]Q;
  wire [2:0]S;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_2__0_n_0 ;
  wire \count_value_i[7]_i_1_n_0 ;
  wire \count_value_i[7]_i_2_n_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire [0:0]\count_value_i_reg[7]_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire [6:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  wire going_empty1;
  wire \gwdc.wr_data_count_i[3]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_6_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_4_n_0 ;
  wire [0:0]\gwdc.wr_data_count_i_reg[3] ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_0 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_3 ;
  wire [3:0]\gwdc.wr_data_count_i_reg[7] ;
  wire [4:0]\gwdc.wr_data_count_i_reg[7]_0 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_3 ;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire [2:0]\NLW_gwdc.wr_data_count_i_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gwdc.wr_data_count_i_reg[7]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__0 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__0_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2__0 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[7]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1 
       (.I0(Q[5]),
        .I1(\count_value_i[7]_i_2_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[7]_i_2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ram_wr_en_pf),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[7]_0 ));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I1(going_empty1),
        .I2(leaving_empty0),
        .I3(ram_wr_en_pf),
        .I4(ram_empty_i),
        .O(ram_empty_i0));
  LUT4 #(
    .INIT(16'h9000)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [6]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .I3(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ),
        .O(going_empty1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [3]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_4 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[3]_i_2 
       (.I0(Q[2]),
        .I1(\gwdc.wr_data_count_i_reg[7]_0 [1]),
        .O(\gwdc.wr_data_count_i[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gwdc.wr_data_count_i[3]_i_6 
       (.I0(Q[1]),
        .I1(\gwdc.wr_data_count_i_reg[3] ),
        .I2(\gwdc.wr_data_count_i_reg[7]_0 [0]),
        .I3(\gwdc.wr_data_count_i_reg[7]_0 [1]),
        .I4(Q[2]),
        .O(\gwdc.wr_data_count_i[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_2 
       (.I0(Q[5]),
        .I1(\gwdc.wr_data_count_i_reg[7]_0 [4]),
        .O(\gwdc.wr_data_count_i[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_3 
       (.I0(Q[4]),
        .I1(\gwdc.wr_data_count_i_reg[7]_0 [3]),
        .O(\gwdc.wr_data_count_i[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_4 
       (.I0(Q[3]),
        .I1(\gwdc.wr_data_count_i_reg[7]_0 [2]),
        .O(\gwdc.wr_data_count_i[7]_i_4_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gwdc.wr_data_count_i_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gwdc.wr_data_count_i_reg[3]_i_1_n_0 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gwdc.wr_data_count_i[3]_i_2_n_0 ,DI,Q[0]}),
        .O({D[0],\NLW_gwdc.wr_data_count_i_reg[3]_i_1_O_UNCONNECTED [2:0]}),
        .S({S[2],\gwdc.wr_data_count_i[3]_i_6_n_0 ,S[1:0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gwdc.wr_data_count_i_reg[7]_i_1 
       (.CI(\gwdc.wr_data_count_i_reg[3]_i_1_n_0 ),
        .CO({\NLW_gwdc.wr_data_count_i_reg[7]_i_1_CO_UNCONNECTED [3],\gwdc.wr_data_count_i_reg[7]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\gwdc.wr_data_count_i[7]_i_2_n_0 ,\gwdc.wr_data_count_i[7]_i_3_n_0 ,\gwdc.wr_data_count_i[7]_i_4_n_0 }),
        .O(D[4:1]),
        .S(\gwdc.wr_data_count_i_reg[7] ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module axi_vdma_0_xpm_counter_updn__parameterized3
   (Q,
    \count_value_i_reg[1]_0 ,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[0]_0 ,
    E,
    wr_clk);
  output [6:0]Q;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [6:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i[5]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_2__2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__2 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2__2 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[1]_0 [1]),
        .I2(\count_value_i_reg[1]_0 [0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__2_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__2_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module axi_vdma_0_xpm_counter_updn__parameterized3_30
   (Q,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[0]_0 ,
    rst_d1,
    E,
    wr_clk);
  output [6:0]Q;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input rst_d1;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [6:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[6]_i_1_n_0 ;
  wire \count_value_i[6]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[0]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module axi_vdma_0_xpm_counter_updn__parameterized3_47
   (Q,
    \count_value_i_reg[1]_0 ,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[0]_0 ,
    E,
    wr_clk);
  output [6:0]Q;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [6:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i[5]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_2__2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__2 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2__2 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[1]_0 [1]),
        .I2(\count_value_i_reg[1]_0 [0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__2_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__2_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module axi_vdma_0_xpm_counter_updn__parameterized3_50
   (Q,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[0]_0 ,
    rst_d1,
    E,
    wr_clk);
  output [6:0]Q;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input rst_d1;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [6:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[6]_i_1_n_0 ;
  wire \count_value_i[6]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[0]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module axi_vdma_0_xpm_counter_updn__parameterized6
   (going_full1,
    Q,
    D,
    enb,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \gwdc.wr_data_count_i_reg[4] ,
    \gwdc.wr_data_count_i_reg[4]_0 ,
    count_value_i,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output going_full1;
  output [3:0]Q;
  output [2:0]D;
  output enb;
  input [3:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input \gwdc.wr_data_count_i_reg[4] ;
  input [4:0]\gwdc.wr_data_count_i_reg[4]_0 ;
  input [1:0]count_value_i;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [2:0]D;
  wire [3:0]Q;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire \count_value_i_reg_n_0_[4] ;
  wire enb;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ;
  wire [3:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire going_full1;
  wire \gwdc.wr_data_count_i[2]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[4]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i_reg[4] ;
  wire [4:0]\gwdc.wr_data_count_i_reg[4]_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__1 
       (.I0(rd_en),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__1 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\count_value_i_reg[0]_1 ));
  LUT3 #(
    .INIT(8'h90)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg [3]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ),
        .O(going_full1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg [0]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(enb));
  LUT6 #(
    .INIT(64'h9696699669966969)) 
    \gwdc.wr_data_count_i[2]_i_1 
       (.I0(\gwdc.wr_data_count_i[2]_i_2_n_0 ),
        .I1(\gwdc.wr_data_count_i_reg[4]_0 [2]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(count_value_i[1]),
        .I5(\gwdc.wr_data_count_i_reg[4]_0 [1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h69FF696969690069)) 
    \gwdc.wr_data_count_i[2]_i_2 
       (.I0(Q[1]),
        .I1(count_value_i[1]),
        .I2(\gwdc.wr_data_count_i_reg[4]_0 [1]),
        .I3(Q[0]),
        .I4(count_value_i[0]),
        .I5(\gwdc.wr_data_count_i_reg[4]_0 [0]),
        .O(\gwdc.wr_data_count_i[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h69699669)) 
    \gwdc.wr_data_count_i[3]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\gwdc.wr_data_count_i_reg[4]_0 [3]),
        .I2(Q[3]),
        .I3(\gwdc.wr_data_count_i_reg[4]_0 [2]),
        .I4(Q[2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h1EE1788787781EE1)) 
    \gwdc.wr_data_count_i[4]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\gwdc.wr_data_count_i_reg[4] ),
        .I2(\gwdc.wr_data_count_i_reg[4]_0 [4]),
        .I3(\count_value_i_reg_n_0_[4] ),
        .I4(\gwdc.wr_data_count_i_reg[4]_0 [3]),
        .I5(Q[3]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF999FFF990009990)) 
    \gwdc.wr_data_count_i[4]_i_2 
       (.I0(Q[2]),
        .I1(\gwdc.wr_data_count_i_reg[4]_0 [2]),
        .I2(\gwdc.wr_data_count_i_reg[4]_0 [1]),
        .I3(count_value_i[1]),
        .I4(Q[1]),
        .I5(\gwdc.wr_data_count_i[2]_i_2_n_0 ),
        .O(\gwdc.wr_data_count_i[4]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module axi_vdma_0_xpm_counter_updn__parameterized6_26
   (ram_empty_i0,
    \count_value_i_reg[4]_0 ,
    D,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \count_value_i_reg[2]_0 ,
    enb,
    E,
    ram_empty_i,
    Q,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    count_value_i,
    full,
    going_full1,
    clr_full,
    \count_value_i_reg[4]_1 ,
    wr_clk);
  output ram_empty_i0;
  output [4:0]\count_value_i_reg[4]_0 ;
  output [0:0]D;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output \count_value_i_reg[2]_0 ;
  input enb;
  input [0:0]E;
  input ram_empty_i;
  input [3:0]Q;
  input [3:0]\gen_pntr_flags_cc.ram_empty_i_reg ;
  input [1:0]count_value_i;
  input full;
  input going_full1;
  input clr_full;
  input [0:0]\count_value_i_reg[4]_1 ;
  input wr_clk;

  wire [0:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire clr_full;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire [4:0]\count_value_i_reg[4]_0 ;
  wire [0:0]\count_value_i_reg[4]_1 ;
  wire enb;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire [3:0]\gen_pntr_flags_cc.ram_empty_i_reg ;
  wire going_empty1;
  wire going_full1;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .I1(\count_value_i_reg[4]_0 [1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .I1(\count_value_i_reg[4]_0 [1]),
        .I2(\count_value_i_reg[4]_0 [2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(\count_value_i_reg[4]_0 [1]),
        .I1(\count_value_i_reg[4]_0 [0]),
        .I2(\count_value_i_reg[4]_0 [2]),
        .I3(\count_value_i_reg[4]_0 [3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(\count_value_i_reg[4]_0 [2]),
        .I1(\count_value_i_reg[4]_0 [0]),
        .I2(\count_value_i_reg[4]_0 [1]),
        .I3(\count_value_i_reg[4]_0 [3]),
        .I4(\count_value_i_reg[4]_0 [4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(\count_value_i_reg[4]_0 [0]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(\count_value_i_reg[4]_0 [1]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(\count_value_i_reg[4]_0 [2]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(\count_value_i_reg[4]_0 [3]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(\count_value_i_reg[4]_0 [4]),
        .R(\count_value_i_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h000000003B2A2A2A)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(full),
        .I1(enb),
        .I2(leaving_empty0),
        .I3(going_full1),
        .I4(E),
        .I5(clr_full),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT6 #(
    .INIT(64'h8200000000008200)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ),
        .I1(Q[1]),
        .I2(\count_value_i_reg[4]_0 [1]),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ),
        .I4(\count_value_i_reg[4]_0 [0]),
        .I5(Q[0]),
        .O(leaving_empty0));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(\count_value_i_reg[4]_0 [3]),
        .I1(Q[3]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(\count_value_i_reg[4]_0 [2]),
        .I1(Q[2]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(enb),
        .I1(going_empty1),
        .I2(leaving_empty0),
        .I3(E),
        .I4(ram_empty_i),
        .O(ram_empty_i0));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(\count_value_i_reg[4]_0 [3]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg [3]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .O(going_empty1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg [2]),
        .I3(\count_value_i_reg[4]_0 [2]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg [1]),
        .I5(\count_value_i_reg[4]_0 [1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC33C96696996C33C)) 
    \gwdc.wr_data_count_i[1]_i_1 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .I1(\count_value_i_reg[4]_0 [1]),
        .I2(count_value_i[1]),
        .I3(Q[1]),
        .I4(count_value_i[0]),
        .I5(Q[0]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[4]_i_3 
       (.I0(\count_value_i_reg[4]_0 [2]),
        .I1(Q[2]),
        .O(\count_value_i_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module axi_vdma_0_xpm_counter_updn__parameterized7
   (Q,
    \count_value_i_reg[1]_0 ,
    rd_en,
    \count_value_i_reg[0]_0 ,
    enb,
    wr_clk);
  output [3:0]Q;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input [0:0]\count_value_i_reg[0]_0 ;
  input enb;
  input wr_clk;

  wire [3:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire enb;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module axi_vdma_0_xpm_counter_updn__parameterized7_27
   (Q,
    \count_value_i_reg[0]_0 ,
    E,
    wr_clk);
  output [3:0]Q;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0001111100011111" *) (* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) 
(* EN_DVLD = "1'b1" *) (* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) 
(* EN_WACK = "1'b1" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "2" *) (* FIFO_MEM_TYPE = "2" *) (* FIFO_READ_DEPTH = "128" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_SIZE = "9600" *) (* FIFO_WRITE_DEPTH = "128" *) 
(* FULL_RESET_VALUE = "1" *) (* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) 
(* PE_THRESH_ADJ = "8" *) (* PE_THRESH_MAX = "123" *) (* PE_THRESH_MIN = "5" *) 
(* PF_THRESH_ADJ = "8" *) (* PF_THRESH_MAX = "123" *) (* PF_THRESH_MIN = "5" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) 
(* RD_DC_WIDTH_EXT = "8" *) (* RD_LATENCY = "2" *) (* RD_MODE = "1" *) 
(* RD_PNTR_WIDTH = "7" *) (* READ_DATA_WIDTH = "75" *) (* READ_MODE = "1" *) 
(* READ_MODE_LL = "1" *) (* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "75" *) 
(* WR_DATA_COUNT_WIDTH = "8" *) (* WR_DC_WIDTH_EXT = "8" *) (* WR_DEPTH_LOG = "7" *) 
(* WR_PNTR_WIDTH = "7" *) (* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "7" *) 
(* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) (* invalid = "0" *) 
(* keep_hierarchy = "soft" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module axi_vdma_0_xpm_fifo_base
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [74:0]din;
  output full;
  output full_n;
  output prog_full;
  output [7:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [74:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire clr_full;
  wire [1:1]count_value_i;
  wire [1:0]curr_fwft_state;
  wire data_valid_fwft1;
  wire [74:0]din;
  wire [74:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_0 ;
  wire \gen_fwft.rdpp1_inst_n_1 ;
  wire \gen_fwft.rdpp1_inst_n_2 ;
  wire [7:3]\grdc.diff_wr_rd_pntr_rdc ;
  wire leaving_empty0;
  wire [1:0]next_fwft_state__0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire rd_en;
  wire [6:0]rd_pntr_ext;
  wire rdp_inst_n_0;
  wire rdp_inst_n_10;
  wire rdp_inst_n_11;
  wire rdp_inst_n_12;
  wire rdp_inst_n_14;
  wire rdp_inst_n_15;
  wire rdp_inst_n_8;
  wire rdp_inst_n_9;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rdpp1_inst_n_4;
  wire rdpp1_inst_n_5;
  wire rdpp1_inst_n_6;
  wire rst;
  wire rst_d1;
  wire sleep;
  wire wr_clk;
  wire [7:3]\^wr_data_count ;
  wire wr_en;
  wire [6:0]wr_pntr_ext;
  wire wrp_inst_n_1;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp1_inst_n_4;
  wire wrpp1_inst_n_5;
  wire wrpp1_inst_n_6;
  wire xpm_fifo_rst_inst_n_1;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [74:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[7:3] = \^wr_data_count [7:3];
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  axi_vdma_0_xpm_counter_updn__parameterized1_45 \gen_fwft.rdpp1_inst 
       (.DI(\gen_fwft.rdpp1_inst_n_2 ),
        .Q(rd_pntr_ext[1:0]),
        .S({\gen_fwft.rdpp1_inst_n_0 ,\gen_fwft.rdpp1_inst_n_1 }),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (count_value_i),
        .\gwdc.wr_data_count_i_reg[3] (wr_pntr_ext[1:0]),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_15),
        .Q(full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "7" *) 
  (* ADDR_WIDTH_B = "7" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "75" *) 
  (* BYTE_WRITE_WIDTH_B = "75" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "74" *) 
  (* \MEM.ADDRESS_SPACE_END  = "511" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "75" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "9600" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "128" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "75" *) 
  (* P_MIN_WIDTH_DATA_A = "75" *) 
  (* P_MIN_WIDTH_DATA_B = "75" *) 
  (* P_MIN_WIDTH_DATA_ECC = "75" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "75" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "no" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "7" *) 
  (* P_WIDTH_ADDR_READ_B = "7" *) 
  (* P_WIDTH_ADDR_WRITE_A = "7" *) 
  (* P_WIDTH_ADDR_WRITE_B = "7" *) 
  (* P_WIDTH_COL_WRITE_A = "75" *) 
  (* P_WIDTH_COL_WRITE_B = "75" *) 
  (* READ_DATA_WIDTH_A = "75" *) 
  (* READ_DATA_WIDTH_B = "75" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "75" *) 
  (* WRITE_DATA_WIDTH_B = "75" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "76" *) 
  (* rstb_loop_iter = "76" *) 
  axi_vdma_0_xpm_memory_base \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [74:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(rdp_inst_n_12),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_pf),
        .web(1'b0));
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(\^wr_data_count [3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(\^wr_data_count [4]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(\^wr_data_count [5]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [6]),
        .Q(\^wr_data_count [6]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [7]),
        .Q(\^wr_data_count [7]),
        .R(xpm_fifo_rst_inst_n_1));
  axi_vdma_0_xpm_counter_updn__parameterized2_46 rdp_inst
       (.DI(rdp_inst_n_0),
        .\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] (rdp_inst_n_12),
        .Q(rd_pntr_ext),
        .S({rdp_inst_n_8,rdp_inst_n_9,rdp_inst_n_10,rdp_inst_n_11}),
        .clr_full(clr_full),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[2]_0 (rdp_inst_n_14),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (rdp_inst_n_15),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6}),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 (full),
        .\gwdc.wr_data_count_i_reg[3] (count_value_i),
        .\gwdc.wr_data_count_i_reg[7] ({wrp_inst_n_1,wr_pntr_ext}),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  axi_vdma_0_xpm_counter_updn__parameterized3_47 rdpp1_inst
       (.E(rdp_inst_n_12),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  axi_vdma_0_xpm_fifo_reg_bit_48 rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .clr_full(clr_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk));
  axi_vdma_0_xpm_counter_updn__parameterized2_49 wrp_inst
       (.D(\grdc.diff_wr_rd_pntr_rdc ),
        .DI({rdp_inst_n_0,\gen_fwft.rdpp1_inst_n_2 }),
        .Q({wrp_inst_n_1,wr_pntr_ext}),
        .S({rdp_inst_n_14,\gen_fwft.rdpp1_inst_n_0 ,\gen_fwft.rdpp1_inst_n_1 }),
        .\count_value_i_reg[5]_0 (full),
        .\count_value_i_reg[7]_0 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdp_inst_n_12),
        .\gen_pntr_flags_cc.ram_empty_i_reg_0 ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6}),
        .\gwdc.wr_data_count_i_reg[3] (count_value_i),
        .\gwdc.wr_data_count_i_reg[7] ({rdp_inst_n_8,rdp_inst_n_9,rdp_inst_n_10,rdp_inst_n_11}),
        .\gwdc.wr_data_count_i_reg[7]_0 (rd_pntr_ext[5:1]),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  axi_vdma_0_xpm_counter_updn__parameterized3_50 wrpp1_inst
       (.E(ram_wr_en_pf),
        .Q({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[5]_0 (full),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  axi_vdma_0_xpm_fifo_rst_51 xpm_fifo_rst_inst
       (.E(ram_wr_en_pf),
        .Q(xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[6] (full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0001111100011111" *) (* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) 
(* EN_DVLD = "1'b1" *) (* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) 
(* EN_WACK = "1'b1" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "0" *) (* FIFO_MEM_TYPE = "0" *) (* FIFO_READ_DEPTH = "16" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_SIZE = "144" *) (* FIFO_WRITE_DEPTH = "16" *) 
(* FULL_RESET_VALUE = "1" *) (* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) 
(* PE_THRESH_ADJ = "8" *) (* PE_THRESH_MAX = "11" *) (* PE_THRESH_MIN = "5" *) 
(* PF_THRESH_ADJ = "8" *) (* PF_THRESH_MAX = "11" *) (* PF_THRESH_MIN = "5" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) 
(* RD_DC_WIDTH_EXT = "5" *) (* RD_LATENCY = "2" *) (* RD_MODE = "1" *) 
(* RD_PNTR_WIDTH = "4" *) (* READ_DATA_WIDTH = "9" *) (* READ_MODE = "1" *) 
(* READ_MODE_LL = "1" *) (* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "9" *) 
(* WR_DATA_COUNT_WIDTH = "5" *) (* WR_DC_WIDTH_EXT = "5" *) (* WR_DEPTH_LOG = "4" *) 
(* WR_PNTR_WIDTH = "4" *) (* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "4" *) 
(* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) (* invalid = "0" *) 
(* keep_hierarchy = "soft" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module axi_vdma_0_xpm_fifo_base__parameterized0
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [8:0]din;
  output full;
  output full_n;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [8:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire clr_full;
  wire [1:0]count_value_i;
  wire [1:0]curr_fwft_state;
  wire data_valid_fwft1;
  wire [8:0]din;
  wire [8:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_0 ;
  wire going_full1;
  wire [4:1]\grdc.diff_wr_rd_pntr_rdc ;
  wire [1:0]next_fwft_state__0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire rd_en;
  wire [3:0]rd_pntr_ext;
  wire rdp_inst_n_8;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rst;
  wire rst_d1;
  wire sleep;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire [3:0]wr_pntr_ext;
  wire wrp_inst_n_1;
  wire wrp_inst_n_7;
  wire wrp_inst_n_8;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire xpm_fifo_rst_inst_n_1;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [8:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  axi_vdma_0_xpm_counter_updn__parameterized1 \gen_fwft.rdpp1_inst 
       (.D(\gen_fwft.rdpp1_inst_n_0 ),
        .Q(rd_pntr_ext[0]),
        .count_value_i(count_value_i),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .\gwdc.wr_data_count_i_reg[0] (wr_pntr_ext[0]),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrp_inst_n_7),
        .Q(full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "4" *) 
  (* ADDR_WIDTH_B = "4" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "9" *) 
  (* BYTE_WRITE_WIDTH_B = "9" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "144" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "9" *) 
  (* P_MIN_WIDTH_DATA_A = "9" *) 
  (* P_MIN_WIDTH_DATA_B = "9" *) 
  (* P_MIN_WIDTH_DATA_ECC = "9" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "9" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "4" *) 
  (* P_WIDTH_ADDR_READ_B = "4" *) 
  (* P_WIDTH_ADDR_WRITE_A = "4" *) 
  (* P_WIDTH_ADDR_WRITE_B = "4" *) 
  (* P_WIDTH_COL_WRITE_A = "9" *) 
  (* P_WIDTH_COL_WRITE_B = "9" *) 
  (* READ_DATA_WIDTH_A = "9" *) 
  (* READ_DATA_WIDTH_B = "9" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "9" *) 
  (* WRITE_DATA_WIDTH_B = "9" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "12" *) 
  (* rstb_loop_iter = "12" *) 
  axi_vdma_0_xpm_memory_base__parameterized0 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [8:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(rdp_inst_n_8),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_pf),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  FDRE \gwdc.wr_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.rdpp1_inst_n_0 ),
        .Q(wr_data_count[0]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(wr_data_count[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(wr_data_count[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(wr_data_count[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(wr_data_count[4]),
        .R(xpm_fifo_rst_inst_n_1));
  axi_vdma_0_xpm_counter_updn__parameterized6 rdp_inst
       (.D(\grdc.diff_wr_rd_pntr_rdc [4:2]),
        .Q(rd_pntr_ext),
        .count_value_i(count_value_i),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .enb(rdp_inst_n_8),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3}),
        .going_full1(going_full1),
        .\gwdc.wr_data_count_i_reg[4] (wrp_inst_n_8),
        .\gwdc.wr_data_count_i_reg[4]_0 ({wrp_inst_n_1,wr_pntr_ext}),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  axi_vdma_0_xpm_counter_updn__parameterized7 rdpp1_inst
       (.Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .enb(rdp_inst_n_8),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  axi_vdma_0_xpm_fifo_reg_bit rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .clr_full(clr_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk));
  axi_vdma_0_xpm_counter_updn__parameterized6_26 wrp_inst
       (.D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .E(ram_wr_en_pf),
        .Q(rd_pntr_ext),
        .clr_full(clr_full),
        .count_value_i(count_value_i),
        .\count_value_i_reg[2]_0 (wrp_inst_n_8),
        .\count_value_i_reg[4]_0 ({wrp_inst_n_1,wr_pntr_ext}),
        .\count_value_i_reg[4]_1 (xpm_fifo_rst_inst_n_1),
        .enb(rdp_inst_n_8),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (wrp_inst_n_7),
        .\gen_pntr_flags_cc.ram_empty_i_reg ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .going_full1(going_full1),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .wr_clk(wr_clk));
  axi_vdma_0_xpm_counter_updn__parameterized7_27 wrpp1_inst
       (.E(ram_wr_en_pf),
        .Q({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .wr_clk(wr_clk));
  axi_vdma_0_xpm_fifo_rst xpm_fifo_rst_inst
       (.E(ram_wr_en_pf),
        .Q(xpm_fifo_rst_inst_n_1),
        .full(full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0001111100011111" *) (* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) 
(* EN_DVLD = "1'b1" *) (* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) 
(* EN_WACK = "1'b1" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "2" *) (* FIFO_MEM_TYPE = "2" *) (* FIFO_READ_DEPTH = "128" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_SIZE = "9472" *) (* FIFO_WRITE_DEPTH = "128" *) 
(* FULL_RESET_VALUE = "1" *) (* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) 
(* PE_THRESH_ADJ = "8" *) (* PE_THRESH_MAX = "123" *) (* PE_THRESH_MIN = "5" *) 
(* PF_THRESH_ADJ = "8" *) (* PF_THRESH_MAX = "123" *) (* PF_THRESH_MIN = "5" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) 
(* RD_DC_WIDTH_EXT = "8" *) (* RD_LATENCY = "2" *) (* RD_MODE = "1" *) 
(* RD_PNTR_WIDTH = "7" *) (* READ_DATA_WIDTH = "74" *) (* READ_MODE = "1" *) 
(* READ_MODE_LL = "1" *) (* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "74" *) 
(* WR_DATA_COUNT_WIDTH = "8" *) (* WR_DC_WIDTH_EXT = "8" *) (* WR_DEPTH_LOG = "7" *) 
(* WR_PNTR_WIDTH = "7" *) (* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "7" *) 
(* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) (* invalid = "0" *) 
(* keep_hierarchy = "soft" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module axi_vdma_0_xpm_fifo_base__parameterized1
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [73:0]din;
  output full;
  output full_n;
  output prog_full;
  output [7:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [73:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire clr_full;
  wire [1:0]curr_fwft_state;
  wire data_valid_fwft1;
  wire [73:0]din;
  wire [73:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.ram_regout_en ;
  wire leaving_empty0;
  wire [1:0]next_fwft_state__0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire rd_en;
  wire [6:0]rd_pntr_ext;
  wire rdp_inst_n_8;
  wire rdp_inst_n_9;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rdpp1_inst_n_4;
  wire rdpp1_inst_n_5;
  wire rdpp1_inst_n_6;
  wire rst;
  wire rst_d1;
  wire sleep;
  wire wr_clk;
  wire wr_en;
  wire [6:0]wr_pntr_ext;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp1_inst_n_4;
  wire wrpp1_inst_n_5;
  wire wrpp1_inst_n_6;
  wire xpm_fifo_rst_inst_n_1;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [73:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[7] = \<const0> ;
  assign wr_data_count[6] = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_8),
        .Q(full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "7" *) 
  (* ADDR_WIDTH_B = "7" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "74" *) 
  (* BYTE_WRITE_WIDTH_B = "74" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "73" *) 
  (* \MEM.ADDRESS_SPACE_END  = "511" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "74" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "9472" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "128" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "74" *) 
  (* P_MIN_WIDTH_DATA_A = "74" *) 
  (* P_MIN_WIDTH_DATA_B = "74" *) 
  (* P_MIN_WIDTH_DATA_ECC = "74" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "74" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "no" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "7" *) 
  (* P_WIDTH_ADDR_READ_B = "7" *) 
  (* P_WIDTH_ADDR_WRITE_A = "7" *) 
  (* P_WIDTH_ADDR_WRITE_B = "7" *) 
  (* P_WIDTH_COL_WRITE_A = "74" *) 
  (* P_WIDTH_COL_WRITE_B = "74" *) 
  (* READ_DATA_WIDTH_A = "74" *) 
  (* READ_DATA_WIDTH_B = "74" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "74" *) 
  (* WRITE_DATA_WIDTH_B = "74" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "76" *) 
  (* rstb_loop_iter = "76" *) 
  axi_vdma_0_xpm_memory_base__parameterized1 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [73:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(rdp_inst_n_9),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_pf),
        .web(1'b0));
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  axi_vdma_0_xpm_counter_updn__parameterized2 rdp_inst
       (.E(ram_wr_en_pf),
        .Q(rd_pntr_ext),
        .clr_full(clr_full),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .enb(rdp_inst_n_9),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (rdp_inst_n_8),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (wr_pntr_ext),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6}),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 (full),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  axi_vdma_0_xpm_counter_updn__parameterized3 rdpp1_inst
       (.E(rdp_inst_n_9),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  axi_vdma_0_xpm_fifo_reg_bit_28 rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .clr_full(clr_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk));
  axi_vdma_0_xpm_counter_updn__parameterized2_29 wrp_inst
       (.E(ram_wr_en_pf),
        .Q(wr_pntr_ext),
        .\count_value_i_reg[5]_0 (full),
        .\count_value_i_reg[6]_0 (xpm_fifo_rst_inst_n_1),
        .enb(rdp_inst_n_9),
        .\gen_pntr_flags_cc.ram_empty_i_reg ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6}),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  axi_vdma_0_xpm_counter_updn__parameterized3_30 wrpp1_inst
       (.E(ram_wr_en_pf),
        .Q({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[5]_0 (full),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  axi_vdma_0_xpm_fifo_rst_31 xpm_fifo_rst_inst
       (.E(ram_wr_en_pf),
        .Q(xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[6] (full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module axi_vdma_0_xpm_fifo_reg_bit
   (rst_d1,
    clr_full,
    Q,
    wr_clk,
    rst);
  output rst_d1;
  output clr_full;
  input [0:0]Q;
  input wr_clk;
  input rst;

  wire [0:0]Q;
  wire clr_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(rst),
        .I1(rst_d1),
        .I2(Q),
        .O(clr_full));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module axi_vdma_0_xpm_fifo_reg_bit_28
   (rst_d1,
    clr_full,
    Q,
    wr_clk,
    rst);
  output rst_d1;
  output clr_full;
  input [0:0]Q;
  input wr_clk;
  input rst;

  wire [0:0]Q;
  wire clr_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(rst),
        .I1(rst_d1),
        .I2(Q),
        .O(clr_full));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module axi_vdma_0_xpm_fifo_reg_bit_48
   (rst_d1,
    clr_full,
    Q,
    wr_clk,
    rst);
  output rst_d1;
  output clr_full;
  input [0:0]Q;
  input wr_clk;
  input rst;

  wire [0:0]Q;
  wire clr_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(rst),
        .I1(rst_d1),
        .I2(Q),
        .O(clr_full));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module axi_vdma_0_xpm_fifo_rst
   (E,
    Q,
    rst,
    wr_en,
    full,
    rst_d1,
    wr_clk);
  output [0:0]E;
  output [0:0]Q;
  input rst;
  input wr_en;
  input full;
  input rst_d1;
  input wr_clk;

  wire [0:0]E;
  wire [0:0]Q;
  wire full;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire wr_clk;
  wire wr_en;

  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(full),
        .I2(Q),
        .I3(rst_d1),
        .O(E));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module axi_vdma_0_xpm_fifo_rst_31
   (E,
    Q,
    rst,
    wr_en,
    \count_value_i_reg[6] ,
    rst_d1,
    wr_clk);
  output [0:0]E;
  output [0:0]Q;
  input rst;
  input wr_en;
  input \count_value_i_reg[6] ;
  input rst_d1;
  input wr_clk;

  wire [0:0]E;
  wire [0:0]Q;
  wire \count_value_i_reg[6] ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire wr_clk;
  wire wr_en;

  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\count_value_i_reg[6] ),
        .I2(Q),
        .I3(rst_d1),
        .O(E));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module axi_vdma_0_xpm_fifo_rst_51
   (E,
    Q,
    rst,
    wr_en,
    \count_value_i_reg[6] ,
    rst_d1,
    wr_clk);
  output [0:0]E;
  output [0:0]Q;
  input rst;
  input wr_en;
  input \count_value_i_reg[6] ;
  input rst_d1;
  input wr_clk;

  wire [0:0]E;
  wire [0:0]Q;
  wire \count_value_i_reg[6] ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire wr_clk;
  wire wr_en;

  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\count_value_i_reg[6] ),
        .I2(Q),
        .I3(rst_d1),
        .O(E));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* CASCADE_HEIGHT = "0" *) (* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) (* FIFO_MEMORY_TYPE = "block" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_WRITE_DEPTH = "128" *) (* FULL_RESET_VALUE = "1" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) 
(* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "2" *) (* P_READ_MODE = "1" *) 
(* P_WAKEUP_TIME = "2" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* READ_DATA_WIDTH = "75" *) 
(* READ_MODE = "fwft" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "75" *) (* WR_DATA_COUNT_WIDTH = "8" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) 
module axi_vdma_0_xpm_fifo_sync
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [74:0]din;
  output full;
  output prog_full;
  output [7:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [74:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [74:0]din;
  wire [74:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire sleep;
  wire wr_clk;
  wire [7:3]\^wr_data_count ;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED;
  wire [3:0]NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED;
  wire [2:0]NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[7:3] = \^wr_data_count [7:3];
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "2" *) 
  (* FIFO_MEM_TYPE = "2" *) 
  (* FIFO_READ_DEPTH = "128" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "9600" *) 
  (* FIFO_WRITE_DEPTH = "128" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "123" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "123" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "8" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "7" *) 
  (* READ_DATA_WIDTH = "75" *) 
  (* READ_MODE = "1" *) 
  (* READ_MODE_LL = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "75" *) 
  (* WR_DATA_COUNT_WIDTH = "8" *) 
  (* WR_DC_WIDTH_EXT = "8" *) 
  (* WR_DEPTH_LOG = "7" *) 
  (* WR_PNTR_WIDTH = "7" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "7" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  axi_vdma_0_xpm_fifo_base xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED),
        .rd_clk(1'b0),
        .rd_data_count(NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED[3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count({\^wr_data_count ,NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED[2:0]}),
        .wr_en(wr_en),
        .wr_rst_busy(NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED));
endmodule

(* CASCADE_HEIGHT = "0" *) (* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) (* FIFO_MEMORY_TYPE = "auto" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_WRITE_DEPTH = "16" *) (* FULL_RESET_VALUE = "1" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) 
(* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "0" *) (* P_READ_MODE = "1" *) 
(* P_WAKEUP_TIME = "2" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* READ_DATA_WIDTH = "9" *) 
(* READ_MODE = "fwft" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "9" *) (* WR_DATA_COUNT_WIDTH = "5" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) 
module axi_vdma_0_xpm_fifo_sync__parameterized1
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [8:0]din;
  output full;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [8:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [8:0]din;
  wire [8:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire sleep;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED;
  wire [3:0]NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* FIFO_MEM_TYPE = "0" *) 
  (* FIFO_READ_DEPTH = "16" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "144" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "11" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "11" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "5" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "9" *) 
  (* READ_MODE = "1" *) 
  (* READ_MODE_LL = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "9" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* WR_DC_WIDTH_EXT = "5" *) 
  (* WR_DEPTH_LOG = "4" *) 
  (* WR_PNTR_WIDTH = "4" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "4" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  axi_vdma_0_xpm_fifo_base__parameterized0 xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED),
        .rd_clk(1'b0),
        .rd_data_count(NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED[3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED));
endmodule

(* CASCADE_HEIGHT = "0" *) (* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) (* FIFO_MEMORY_TYPE = "block" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_WRITE_DEPTH = "128" *) (* FULL_RESET_VALUE = "1" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) 
(* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "2" *) (* P_READ_MODE = "1" *) 
(* P_WAKEUP_TIME = "2" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* READ_DATA_WIDTH = "74" *) 
(* READ_MODE = "fwft" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "74" *) (* WR_DATA_COUNT_WIDTH = "8" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) 
module axi_vdma_0_xpm_fifo_sync__parameterized3
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [73:0]din;
  output full;
  output prog_full;
  output [7:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [73:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [73:0]din;
  wire [73:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire sleep;
  wire wr_clk;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED;
  wire [3:0]NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED;
  wire [7:0]NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[7] = \<const0> ;
  assign wr_data_count[6] = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "2" *) 
  (* FIFO_MEM_TYPE = "2" *) 
  (* FIFO_READ_DEPTH = "128" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "9472" *) 
  (* FIFO_WRITE_DEPTH = "128" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "123" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "123" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "8" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "7" *) 
  (* READ_DATA_WIDTH = "74" *) 
  (* READ_MODE = "1" *) 
  (* READ_MODE_LL = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "74" *) 
  (* WR_DATA_COUNT_WIDTH = "8" *) 
  (* WR_DC_WIDTH_EXT = "8" *) 
  (* WR_DEPTH_LOG = "7" *) 
  (* WR_PNTR_WIDTH = "7" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "7" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  axi_vdma_0_xpm_fifo_base__parameterized1 xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED),
        .rd_clk(1'b0),
        .rd_data_count(NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED[3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED[7:0]),
        .wr_en(wr_en),
        .wr_rst_busy(NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED));
endmodule

(* ADDR_WIDTH_A = "7" *) (* ADDR_WIDTH_B = "7" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "75" *) (* BYTE_WRITE_WIDTH_B = "75" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "2" *) (* MEMORY_SIZE = "9600" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "128" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "block" *) 
(* P_MIN_WIDTH_DATA = "75" *) (* P_MIN_WIDTH_DATA_A = "75" *) (* P_MIN_WIDTH_DATA_B = "75" *) 
(* P_MIN_WIDTH_DATA_ECC = "75" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "75" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "no" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "7" *) 
(* P_WIDTH_ADDR_READ_B = "7" *) (* P_WIDTH_ADDR_WRITE_A = "7" *) (* P_WIDTH_ADDR_WRITE_B = "7" *) 
(* P_WIDTH_COL_WRITE_A = "75" *) (* P_WIDTH_COL_WRITE_B = "75" *) (* READ_DATA_WIDTH_A = "75" *) 
(* READ_DATA_WIDTH_B = "75" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "75" *) (* WRITE_DATA_WIDTH_B = "75" *) 
(* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) (* WRITE_PROTECT = "1" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) (* rsta_loop_iter = "76" *) 
(* rstb_loop_iter = "76" *) 
module axi_vdma_0_xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [6:0]addra;
  input [74:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [74:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [6:0]addrb;
  input [74:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [74:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [6:0]addra;
  wire [6:0]addrb;
  wire clka;
  wire [74:0]dina;
  wire [74:0]doutb;
  wire enb;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED ;
  wire [15:3]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[74] = \<const0> ;
  assign douta[73] = \<const0> ;
  assign douta[72] = \<const0> ;
  assign douta[71] = \<const0> ;
  assign douta[70] = \<const0> ;
  assign douta[69] = \<const0> ;
  assign douta[68] = \<const0> ;
  assign douta[67] = \<const0> ;
  assign douta[66] = \<const0> ;
  assign douta[65] = \<const0> ;
  assign douta[64] = \<const0> ;
  assign douta[63] = \<const0> ;
  assign douta[62] = \<const0> ;
  assign douta[61] = \<const0> ;
  assign douta[60] = \<const0> ;
  assign douta[59] = \<const0> ;
  assign douta[58] = \<const0> ;
  assign douta[57] = \<const0> ;
  assign douta[56] = \<const0> ;
  assign douta[55] = \<const0> ;
  assign douta[54] = \<const0> ;
  assign douta[53] = \<const0> ;
  assign douta[52] = \<const0> ;
  assign douta[51] = \<const0> ;
  assign douta[50] = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "71" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "71" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "9600" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "71" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0 
       (.ADDRARDADDR({1'b1,1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ),
        .DIADI(dina[31:0]),
        .DIBDI(dina[63:32]),
        .DIPADIP(dina[67:64]),
        .DIPBDIP(dina[71:68]),
        .DOADO(doutb[31:0]),
        .DOBDO(doutb[63:32]),
        .DOPADOP(doutb[67:64]),
        .DOPBDOP(doutb[71:68]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea,wea,wea,wea,wea}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* \MEM.PORTA.DATA_LSB  = "72" *) 
  (* \MEM.PORTA.DATA_MSB  = "74" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* \MEM.PORTB.DATA_LSB  = "72" *) 
  (* \MEM.PORTB.DATA_MSB  = "74" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "9600" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "74" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1 
       (.ADDRARDADDR({1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,dina[74:72]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED [15:3],doutb[74:72]}),
        .DOBDO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea}));
endmodule

(* ADDR_WIDTH_A = "4" *) (* ADDR_WIDTH_B = "4" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "9" *) (* BYTE_WRITE_WIDTH_B = "9" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "144" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "16" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) 
(* P_MIN_WIDTH_DATA = "9" *) (* P_MIN_WIDTH_DATA_A = "9" *) (* P_MIN_WIDTH_DATA_B = "9" *) 
(* P_MIN_WIDTH_DATA_ECC = "9" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "9" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "4" *) 
(* P_WIDTH_ADDR_READ_B = "4" *) (* P_WIDTH_ADDR_WRITE_A = "4" *) (* P_WIDTH_ADDR_WRITE_B = "4" *) 
(* P_WIDTH_COL_WRITE_A = "9" *) (* P_WIDTH_COL_WRITE_B = "9" *) (* READ_DATA_WIDTH_A = "9" *) 
(* READ_DATA_WIDTH_B = "9" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "9" *) (* WRITE_DATA_WIDTH_B = "9" *) 
(* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) (* WRITE_PROTECT = "1" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) (* rsta_loop_iter = "12" *) 
(* rstb_loop_iter = "12" *) 
module axi_vdma_0_xpm_memory_base__parameterized0
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [8:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [8:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [8:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [8:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire clka;
  wire [8:0]dina;
  wire [8:0]doutb;
  wire enb;
  wire [8:0]\gen_rd_b.doutb_reg0 ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[0] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[1] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[2] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[3] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[4] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[5] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[6] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[7] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[8] ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED ;
  wire [1:1]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8_DOB_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8_DOC_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8_DOD_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[0] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [0]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[0] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[1] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [1]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[1] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[3] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [3]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[4] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [4]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[5] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [5]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[6] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [6]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[6] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[7] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [7]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[8] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [8]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[0] ),
        .Q(doutb[0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[1] ),
        .Q(doutb[1]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .Q(doutb[2]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .Q(doutb[3]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .Q(doutb[4]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .Q(doutb[5]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[6] ),
        .Q(doutb[6]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[7] ),
        .Q(doutb[7]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[8] ),
        .Q(doutb[8]),
        .R(rstb));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[1:0]),
        .DIB(dina[3:2]),
        .DIC(dina[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [1:0]),
        .DOB(\gen_rd_b.doutb_reg0 [3:2]),
        .DOC(\gen_rd_b.doutb_reg0 [5:4]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[7:6]),
        .DIB({1'b0,dina[8]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [7:6]),
        .DOB({\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8_DOB_UNCONNECTED [1],\gen_rd_b.doutb_reg0 [8]}),
        .DOC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
endmodule

(* ADDR_WIDTH_A = "7" *) (* ADDR_WIDTH_B = "7" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "74" *) (* BYTE_WRITE_WIDTH_B = "74" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "2" *) (* MEMORY_SIZE = "9472" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "128" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "block" *) 
(* P_MIN_WIDTH_DATA = "74" *) (* P_MIN_WIDTH_DATA_A = "74" *) (* P_MIN_WIDTH_DATA_B = "74" *) 
(* P_MIN_WIDTH_DATA_ECC = "74" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "74" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "no" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "7" *) 
(* P_WIDTH_ADDR_READ_B = "7" *) (* P_WIDTH_ADDR_WRITE_A = "7" *) (* P_WIDTH_ADDR_WRITE_B = "7" *) 
(* P_WIDTH_COL_WRITE_A = "74" *) (* P_WIDTH_COL_WRITE_B = "74" *) (* READ_DATA_WIDTH_A = "74" *) 
(* READ_DATA_WIDTH_B = "74" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "74" *) (* WRITE_DATA_WIDTH_B = "74" *) 
(* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) (* WRITE_PROTECT = "1" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) (* rsta_loop_iter = "76" *) 
(* rstb_loop_iter = "76" *) 
module axi_vdma_0_xpm_memory_base__parameterized1
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [6:0]addra;
  input [73:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [73:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [6:0]addrb;
  input [73:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [73:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [6:0]addra;
  wire [6:0]addrb;
  wire clka;
  wire [73:0]dina;
  wire [73:0]doutb;
  wire enb;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED ;
  wire [15:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[73] = \<const0> ;
  assign douta[72] = \<const0> ;
  assign douta[71] = \<const0> ;
  assign douta[70] = \<const0> ;
  assign douta[69] = \<const0> ;
  assign douta[68] = \<const0> ;
  assign douta[67] = \<const0> ;
  assign douta[66] = \<const0> ;
  assign douta[65] = \<const0> ;
  assign douta[64] = \<const0> ;
  assign douta[63] = \<const0> ;
  assign douta[62] = \<const0> ;
  assign douta[61] = \<const0> ;
  assign douta[60] = \<const0> ;
  assign douta[59] = \<const0> ;
  assign douta[58] = \<const0> ;
  assign douta[57] = \<const0> ;
  assign douta[56] = \<const0> ;
  assign douta[55] = \<const0> ;
  assign douta[54] = \<const0> ;
  assign douta[53] = \<const0> ;
  assign douta[52] = \<const0> ;
  assign douta[51] = \<const0> ;
  assign douta[50] = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "71" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "71" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "9472" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "71" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0 
       (.ADDRARDADDR({1'b1,1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ),
        .DIADI(dina[31:0]),
        .DIBDI(dina[63:32]),
        .DIPADIP(dina[67:64]),
        .DIPBDIP(dina[71:68]),
        .DOADO(doutb[31:0]),
        .DOBDO(doutb[63:32]),
        .DOPADOP(doutb[67:64]),
        .DOPBDOP(doutb[71:68]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea,wea,wea,wea,wea}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTA.DATA_LSB  = "72" *) 
  (* \MEM.PORTA.DATA_MSB  = "73" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "72" *) 
  (* \MEM.PORTB.DATA_MSB  = "73" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "9472" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "73" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1 
       (.ADDRARDADDR({1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,dina[73:72]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED [15:2],doutb[73:72]}),
        .DOBDO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea}));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
qsH+0xVeIy6Vv34SDZ9xCV3CDYw7f9WBctc/PzukbtVJ7nBFwS4nDrTimVYr75P82Ott++fhdYED
fiPmEFqDaO8Tznx/cWmCJ4ZP05v5Nj5W0U1qbHMG2yoFI9+F69cU0GpYqgA2+Y5Ti9b4hGQsWvcM
yhhfCa1edN3SBWRnFRs=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
0AA96L6mkfzFLHzENNUCWacibTZcR2GBTVeQ7nHqU0RuzjZ/ng1W7eKq+ZSRYUwvLBeooaP2bho0
NxvQ9fH6tLhvfxxixoFJAHQUJ5OaTp58EDbkbps4xeWeUIC4tRYbtMOftt6/ipETmIqpW5AEVAVu
Pzh+URS6hYqT+sTXy3NyftONmOfBwjSiBGXIrAQykvXzGznLomop8nG5Rk6KEp7QKBb1QBKuo5ac
WUlrcQeazYGT9e+IxkEj663HXlwpHt57hGMFvG5c/m/TUNM7U3+QkUGnraHB3eK8ef+BPQwB+UxT
tbqybLiI15Ji917Zu300vD0PyUgUO70Pz4T2Ag==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
AWC9efBEWc3npQy1sZO1mYozfHm7h0KkPmaqKLNMAT36grvYnSzknIaLx4K4PBujZpKAdpQtZCYB
dTLm1wLEUKzvkOmJvpvSO/uR3NgWcAq5irDiRtidu7wq62gmpi9GbXKlyUT9beGHMnziPxH7rSvf
DsP6DYpKjM7TW5JEHG8=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
Xj/SRfNq7Y7WSKYhPYCR5X6TJyjjaAPRuL1Yj6HNY4MmXTrIMcZbvkC+xyUPfokbjwn5OivIXe35
iOTM+yfNznh10Mt3q3kvKMxpLFu5ajHxa+e7j7b2eMUllJnfkhY2bLRa28zEzkOEJpEcoq02s/gJ
LnQmArXs08Hp5vdCc48JR3MJv6k5lnmYCDe1uEFjk+XndNi6bsXOozI9UHqF6gJjxODBiHBnKYFF
G1x1um/giZLrVF30Aeosdaz7n8moxcneVeuCpdcIgpssOvD/MkxVFlIE12ho6Bwv07eAmaPHQCbM
xgEFDdBQ/vgQSn1a2MXp9XxZGWnD7Nlxa4gXRA==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
GJ7pQGVdwW35U4S1lEMXX63eg7rNbwCnU2jJSI6OReBcl7zsX9GbcmETg7x3c3jm6X8b6hjaEJp7
F1E4gb2f4q1dYBabm93wpGLk0IUZORcrndHagTupA0pWFUpCFQy8QbJEV/4s6RohK12m9hpmfLTW
qpsTByO9Ur+loN0x2Mz1nC9omizaaLcKNd67Ly7OVzCaWRu3pReKvC2C7BxItx5uJBLixpS85+9i
jVv3lg+fFSbGIXLzum8fbnF8li+UeIe1QFLuVGeRbptfEV93evj9SGczbbvWR+cgvMphX6jJRGP8
w4pxM671JEBBuWHdMwmQ7JbHdYEH2vVJWRlxuw==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
O26ycpEDdE5uO4UM6C9j0VMvr7AUcEJkRnunnb7zYX+R2nq1myxxCCQd0noQHCLHgGHMf/1JHdKr
H4E0HKilo78fKRK3mmUSQGkahzuaM7eMqtIigzdN0vUylH29MMjcGfpY76S95Epmi/xHFmLhnEIQ
wZ+flyDZPb/KuyYisKxqiHTgfwLIER4r0h2VINcuNXDyXAyRPpebJjLIIzziHqJV0bVPTa3NNqmC
db33qaZmv2eNmHk5kBTaIUu4Nz/jnjJiDSPkQ7Jq8stRCwBJUu2tf8ht1XRx40Yp0fMB5QhlGtfc
LFIajKgDBa5TnZnCts5V7c3LfARnv3Du8jvRaA==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
MGoFTkgKNm+rPfjz/31xF84Dii2IDyHbzedd6JdhNZvPcYY0tSo/nWkpHrcKTCxxgGuK4FG1m93o
xZrxPhJF0mduRf5HstV1aYNozBP9m98oT57a9j/evly3pFehQF51IyxHpPOvge/lGhNJAf7p+d9e
DivxEF2uxaoya/4yh5GLdbgaeA75sJpoRU+YyOBuCIXBFMr1yLmZQmgEwlsj10tfV4Qb5utf7dNL
aMMJ9+/F219AARxNPIxYgnWNX9PTqS7IDDDWndxCHpPRuCFSGch/Ka/ajezkevYLndwrY/+tSerg
quCEXGpTnwO2dIbTn/RVOFc0x9BSNEYIh4H42g==

`pragma protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`pragma protect key_block
aGAamGAsbCwS+Wkn8lIrdk4LHEqpaIdgKgYHoGKoL1cr6PyDA3oM+dk0chkNHz6QZeq1TC5Rm3Pt
85kufNeAkVWIRzG7TaRzEYjCT+dZhlyrQpPPZH5gJTkfGdgrnBU299dFjdgbugNFPsyWrCwRxxZt
qQb2zXcM0wE4Hsn1Uz8dLvnzoQ3AhXpdVEJnKLA/KaLML7LtxWE3a/VgmZ/a5qHpCCBHFockUlXw
eEXX+YwSH4Ek5WoyJ1m/lFbadJGmrukVGPZ17aALmkKru3KHulooQ5arzADKj6RzmnPQJC/cPfBk
omsg5FPh0/rpdiJqdwPGqHns9XqUlhul6ZybeNMuxrk8PQXhGLTbvOU/00ahh6AANbP4T9jh7Di7
OED5NGAk8blFgieTMFLd+YiSedcMgvU8vcHZ+PW+dulX2fFdMXtsCjY5YyjygP9Z1eaAmkuJUkG3
Wgnq3+5iQ/F1vRZwOt6UvqhWRMjs1rwPnXmFFcTba3424BUgBmWyHHXT

`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
ZpNMrZYqJeLHXjZeb0d6EBaAKf8FC5LgIj0jJqt7SEzPKFECnsL19o47OBvYgLrxcLeAxdRb3fUK
ILYZbvBD7IQiG8UuHpkvnyEc3IpVIGh/Cdm14jHhu0XLkKU9T24y1ImHEat1IVVkMjWiCD+yF96Q
h+uGSLZNoYT3N9Sp5Pctg1ngeJ8imoiJlHV7bRr2ZQySZiqBAhjTj5t9SIAJ9Ou7Ea0GrqOAJ7Tu
zFcuj8hzoJZv50SaI8VW52N9lCo1utDigtsl95KaLf1Bb5Oh0zbrsVttGwDtACmQbxfvTQtrz2Yb
YXDEpn9milXQJBYP40DtVNVA+BonajGITKWyVg==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 118272)
`pragma protect data_block
CIgvcQzaNN3A8QJ2FfzEFB1MuQ3IrutjH5UKRILbc5x1nfZbjIGs5rKGvqVsbh0NVABkKW4kOB9Z
VHkCbJ6z1zfTr4pM+/zNgjJQXxtWi5tr1xxYz8LrzfCP9Dm0I7pVON5lqkFFt49mrsKcppyCudZw
DILcFUN/lBx80KKGS5WVFK54pcWMYte8E0fIwYDZfNnb1+1Oo/xoQqIR1uTWn8zPSwE0voJoc0ry
xJwGE0cYFn3Zkx2a2+dAhgG+zhlRg3dS4WuZUo70hMpalswuC9Ol0dvn/zvfs0Egcdb7/F4qUINl
CPy7i4bQHqu1WFsXPaPgdvGS6RkL6VUThlAeELwD+ghngs1GoQsd2/6RIzLGzmY/QBs1dQYJDzTG
BBq0/56w0wOEhGt0P96rx2Ba+YolFE8J81GdO11rNVQFO8IEKCnEjDWSIqnX/RqPLbu7GnirgwLN
CYC9uZr/rJnQlpDx1Rb2zvHgWXvG7BKCYKwnW3zxboFeSMIC3NDH6lS0EZGBXj37MmIewz1KAfB0
DSpYnCdZLX96Bm7pOey3yn9UCzCmt5DlrpuWFazYHivvNvs2sF+AAj0+p4JJyk4/r+ZT43k6Gb6/
yHoLjkyaV6GgJt3etqD2a7iwUP/+MIdDgOZB03XfskZYaIVDW01pIeL04RpPDHN/X4jy+NGIf9HS
2UXZqK2S0nJrRKeSsKm7EjYKBeMmHq2ouI+mHk0/HOXYcKfLNq4HR0fWYi4BFVPNuYodWDmmvM4Y
iGxB8wb7WPMuHakBLOlUIHlvyFz5rnOpTeN/97H8TdhQgoc+BBqQry30MTjSnV4EhJ+C0b6heiAB
vSrZmB2fbu//f9cSBpjoyaqsEpbMB+p9qjPJH0IRCHXQnkbGftcs+IQVHt6EGcxSbusjvwof1RQa
f1z/SPqSH6aVyUf42Mebt+UnEDL3HqlHjPyP506CY8BjacBChc+LWJnDVrc7jxnKNx/usYnCuOtN
hTiI1UOf2BZ0KE33uIBmuFT05KJPKo5rWQcj2BxBn0JrBty02QsiVbDP3XIINAToggz1a5YM7ZP4
SX/L6slXcetA5nlEeuw11VPipeR0Pz575z4Ya90kFJkxZWB4/wDgLYc2Zn0+8ttfFBa4LooF2BFX
1kH8xoda7y0yizpzzagj71wzv5ov8bqrnZ6XhQR/QzATPkYWU+BVJxg9dFfyoNrL9Unz2fpuvAo5
vdd+yiWD/G6ur97Lp3y7jT1ZH3bro4kB/Cs/QUP1O1X7mvxR81VkeL+pKH3ne4gvfxFs8b+bTW1e
VU5vJWqzpGQZwex+yn5lwlz7cAuwArwBrpMRpiT+9pFilid9LQMq3G5eA08oQeAJVNDdo8B8JrAk
cNFpJ44QsPE67RSXDydG9mC0W4azSt9nzUPgSl7FgdOPUYn/TwpLQnbEXqZvhpPSHT4slCjKhuBk
++lY8DDrq95+TWtdgm5H0vAD2FUoYJ4g/0wJuTq+6NCuNUH4cCG4p5jFTYDrbcs16Pb7MwPPQVFU
muZosUBoerCjYdTKf5W8yMsGnxqTbZGDRwsxuu/3NtDVSY6bpW2qJvuyaihnjFFA/UFMDZAJn9wW
angm8tRrAwVW4rJJ91TC0Ksxc+EnEDKy9INpOxWfphM7Wa/ZdKwJNLTRDpgFhpIZzxZHMd0UY8Lc
Zr7glJFLz8Sh9SXcpp3/MFZrCZs7YshVfrdHSmKnl8r8+6RTGkqkaMKJN7i4jYI2yWOhHhzEbZIJ
JFydB+Qjqmo6KiLuIUTrKoAn5P1eSagO3ujPytwtijnvtVJiKpb15LOpcnyjZ9dly9ZEL8JvMIas
YW6GDDDlDZw4Xz8knhzRUCK7UfGhBWDmchjCPggF7vHzDwwk7UEa/px7wl4+gtWntd1rO4qeyoWd
z8LKgA+DJERVg+MzAFS8uenqFCddzxTG4vWQsR4PjXb3vkCQCQXaLFUEt/8a9LrrFAbmF1dZDQG0
YXJ/F64rVev8D86UB+Ve5Qmm0izPvSFUE5LyuuRUkIrrHsAb+BK+OPDOSEKLklwO+G6PFoYdahxE
41L4ZAbLd9BW73KEp1wy4k5DEka3t4sb0SztBW8Oip0tAqs/+ZLUugGeVl/jo9X+VmR2xKo6uPj0
h7bQ0l5ZtZKspNahM+JI8M3A1p68UHK/QhABtpEUNAwiIo9dHUZd3dZiRZUqjdggJesEhUKSLKZ8
b4DFSrzp6GfJPiQAT4A0hm/aIajSj5Haqe6axYKsgeJBpWXOdPGVbPyIOT65tgE136RJ5lz6QH68
jXf8DKPCHVSe9PeqZGX1xwSyJ/5IaCk+C/cfu1dPbtVdOGwd/owWU9idPqaAgca93Jisqyl8VF+Y
DUACDO+pvVVIvHFOwGM8ly2u/CAJw67EhSBC2aQrHPP94fI8NqO9tPXAo3MkYd3Xj1mYm73Vx3xw
mizKoyrp+Isgap6bU2ga6/DwuUElgEfzTW5jTiZ684XhjCEXSUen6BK6B/maP6QcT89BRGesE1YX
X+VxcswptkXtGBW2PjXIuMQigdnaq4lVz6RMgwo7GgzuK9veDrUs6PmK1T19Gyq4ne6uUOWqj+xt
khf6SJBNJvqXbVGtq/BbeNLRJ/3KsmYr1QLQnybJWEpQOOyzO2/MCKTDmKfgFEBQFnQf4budbhqv
3gUrF1kVU733zXfzpFA7543QUxbG2izo9oaHCnvq2EJiXnkF+XIGfiBKtE0Qs6hOZF9l5R3s3gJD
1o2CCGBuU+mRjqXB6ATkYUNVHAY+xkgK14a5Tv3Bvq0HIW2H5ZjeztAXk3EpxI40AcW4k/gO7Vc+
DiqdT2h/SqTUJAmxYTTisTqmL5cWKeG0xZycI4H+JHgXASLG4tKt/u0k0FtrRHPuwQvvOAuiYYP7
CqrAHaz3aCR8yN3amUm8dtVlnXtMFoeq4TnrRqffHm4r/q1Jw5fhz2hgtDEzvrk2n4o0oVWPffC6
9xGjl4A9TXXSLYTO1AuA/7AcNmkBM/D3rpK0JHWznfd83WPGU0vUp7ZfSkM6BgETBoyA94Z93W7y
v1Cl7kiHlHtumuHSizbSY4eKNYUiHV3g6pqIQ9YJXXIYOXuOTfwP8Rg1f8L5N7NX79H0x6oHLhSl
QPEmqQEpaD3MraBl+vCpp4/+4KDmSnm/mkreI/5hP1z6T6IyNIbHDMLoTmNKIFyqBGa1LtNvgmG0
+juUHAcfH7UkPZ4tFUDfzwDLE6kraTM8bUGRPBucEs+5+qTMBW7cJ6j3zAjXRzl57yk+VOvjrYBa
cLa6+b4uTBE8FMw2iTVM9Np5DknUMz3U0Lj1h5nVkc3X/+F3mt3PqDZJ0DbZ5de7JKaL36ghu5GN
3CHtlaXzVimDsN8428ZLrw5PGF8B/W0Fu6g6HigwoIrC0oW0RMh2buavPx288Gci9IFaE/YcUMij
elsJ6FgiNQ7cP0tN48ICBVbyt8P55vpTa/X8G8dv6+8GQTbYWx60kZ92HR3DrHagLYjWWrRhRoMV
j8FTarTN7X5PYOwynrXD9glekzgyAY3FGxPmbLDFmQcR2bqsxIqrLIGMT4tJBPhgiOiXDknChjzs
axCldvQJzUneMfl5QVHcc8Oek9ZVRukSs2BA7z2MBn9GSyKuyL+QZZ9RX4MokMFN8a6UgZM3R7qY
mNPihG2P69P0ab2OqdrEqBCkMBqK6MrDbj3YdBDvEuhHyLegcf8phxVrmFCal7A2eYYcEPMHEZvl
0HcXtBkvA6nJ8tlOz0o0qKHBsecuEZXtuJekRJXe2cveJSxzOJl2WF1RrUsrrjcuzl0fSDfO5x/I
CIdfBFMuH+G457KdxXO9VpVQbfjOMXiZ5BcuUMEOfB7Bog4kT2b8HGpn6RkRsAe2EyFVXgaOrN6N
kzoGG0ovW21QGAxQx/aFAUljgtg3VpD0kO0O+SxwlRQ1dCPjlieLoMJ5VKBxmM2yqDdDqIRJrglT
zeU2SDBf4Dem0teynp2aHZy1vnoB0H0mx2/OV4Qvd4EmNl+h9aF7X+ndY68wUPLMM86CVmJSMtVb
TDK+2YQ5eGZx7Co0WvlXrkRzB/F6GM6iB0puCsqdFBzFL1Mpi/+IkyBwF09PMmQPTYfTRm1+4FP1
zvz3v7K86qXy9K5c9ZwuUybfNyYXBgQWERmZ19ooWfHFdSf3DTuNUazlNfhFWy8gvMCD+yUcI9J+
iqW6ykG8fnkmyzoDK0Ls6aCuoqD9OVsZGf6UnzZsMLZ7C5i9UfhUYC5sLhc8pop/OkVqJdMkYVYs
IpBTgJbvCOTB9U5asZFbfeqH5ImYGaVqcW6oPYSSKo8sd81l3tn30A9jyXsbEHPjkI7PP2jykgiw
ornz0xjIPsgtWVaxxFqC0AJsoBdoqUyyck5IlATjTxav2CebID3Bp++7AT6ygnNqE/5LPyY95iCl
WAIIqZZlKp9UjAWsirGeWrnSSsGEiv2KfjhN0kGxweoCox9l610LqBpKLEPLR5y7t0DWfhklWnPt
fHph5iOUHHsRx0Pem4jcE91P4cRWdLPdt2cGVn/ta1HIDhodpd5cYbsk/Hi+jO+LsJAOOi52uGOU
SZZouxubQ3kZYx13XC6FZ5RJPhC+X6VfMzpv54eU5eLcPsHx+5MOsty3duhEN9drsKlCR/jsYbhF
Q6VJxOmKMxFtq2guxn5EdPCxm8d8k6XHzosje22qC8nIDY/yMbBEKcvMsJTTpVAY+Ad950SLsNQU
JT7BZGw5Z0m/ELcUZ7qAlb+yHGu+Wh7mT9wnEUEmXn/qJh4m95dHRfFW2Ie04Q5wjJVid+tDigDx
XOSSxL3t7XKZ9GTK5hMOvme/Sbyxf50ygzQfmm6LsnecjMYFVEiw8rDL8whgO/JM6JvYfdRI5auG
eGFDVgysv0XJzIy6IoGK3RI029k9Hieapm0y93hzLjH0dsC1y8L8CenYGSDd4Rd6b3fBjo/ORapI
diRzcL4dkSPPVeZwxFkdwzL2btMWKbmDKI0WBfj4uiW8Umr3BYD6tuBHgPnUpxRbd6fRuaPSxkaN
EEh3n5W2EH6zeaUeKTcm4I8A0jLE9Slq8Z5j30xUAdjKpIHpFxO4sIrxYPHlvmT6CMNTPsMbVYp3
NstgAAc7f/WQT+/hnjpgKzhsbQ3rzeb7pqDnMxMqYgrFiOU/b957tdddKnIT8/CFVZ3N6XfqtQvI
NUywcQPIX9av+kEDniBuadmbrluL46oF8PKD3YYrKXwBp3iGcGMNV1CXmOlGSNl63TimMeUoS+Di
Y2iZeNXGsbho28qSOrWLnEc+ZzSy5/eOpqRzBBmZOvuU1W1mzDMja9zKt19JsOeTa9OAEscsluu8
Mb5k0NVahJ9L2Rq52PHsIqUMs+DN3L3Mnk1AT2D11ic6txJuBcEIdNuAxrY1GecMQN8timnCXyXA
Mi8Nopy/VqLnItBG5HUMZzawmli2Z+HpmVOlxajOnBQ0BOjYIBy0SBbFd5YzaD2Fig9DMlLClN4G
+c3pG7TwXemwmf0kKXiQj0PV9sm9w8hECL51wEW7ICcff7VM6Hakz4icb+seyorXfd4fylJKddzF
d9RG2YK2jXXENmbG4pa5uOPDcnnzq4SJNx4eoe2LudCdoN6We8wCYVaLXRWt0JVDj1BETOyPFsEL
DrqG/jT/viWAa5Y0O7SZjGn8GG2jdG56BJg2jAAD+bmQXJxLxMZE6JhUMmUfxg9Tlwgf6AQyA78S
V1O+2hQAW7lnU7TtSkAb6/Z2ukc1RAQ/qV0bPidcdGaCDwQ/y6y6bsatn9c2RIxxiNScWyCS7RTW
GHg0So556LxOyJb63Zr7qwf4iPeza6x36SBuscqgpgb+Zl2z2gwsJT0g7/f70+rA41RnOi0m4q2w
UAnqF52SDyt8+Zaw0bw0TR4SjTQmCKEdmGu0fI7r8qdRXg7G7WRnICpvC9qzQUTotH+qh+kAmTVE
hv5xkhWlCnTXtdfCxewKKi1/x16SDtPmL1TJ1NZZlPghgX/zLTWzL8Dg0Fuy43K78G5LU2iJMr95
H8ErajWn4kvpfLehA1aEb3yo0kX0Qtaqpy5SoAN2yMF+5zcarcI8BoS1HCPA7CUjrB4zOJTaDMP1
V6QbQL65Fj20xartnr8FrZq+Vp/CHh4PoQ/RUkqGRM5blH90Inss+lWTMHWGuTP7Kr/cq4RBhyYq
N3JR/Bmdjnwx4pTFXqJ7hsuasV1NjrXmF/G0+BWkpSNO/+YeiTBCIbQS8KZwygKLgfnXfxg3X+mb
A6uXiN0YwbApzlCR/CyoPQbjvKV9kU+vrxF6XLuX2tMwjdOMfoACFZX8cM0HpXv+dNILKy4NLryf
ZQsnImDi+kJdZoKw5DM9E+i9bXJwGBqmZRIrM6lhG2q0HknkLeCjgVo8d3SxXsNg3qcIlwJo+v/t
wYlA0P9izqZQtTjcGWW8byu02y9Kou1LSN81+K0q4vN/KiD0R/Qa6QiPfch2DJqhERlC96OZ9WhL
bHMdUoalrtKB41LvYxsgb7NVlLp50JN0l/v3LxEyB6Mv+L0hf4wVzHBHDUfl+ltundYU9yIMaPJ6
tRDFQji75fvkcCjBa1wRyc7BRiTJv2QcFRgGWnle5oH2HfPrAxDYwSvpjQHZ99JD2oraUKU5vBz9
WF06Ahj320NrPlI+BKScRw/vrIZIte0Vf7x3oNSeHRrwPcW2kK//vAQPKfVPEyNHaeXm3huq6ipB
BpE0VbZwaHdZS0mXFIXXAE+OBhf3f9gSq8Hc7jW9eI+y6QJi/samm1/4+bvO+Re4g8AOChtTKpZC
SHUJZJTt+d1D5/yIKYzIUCx2Tb7mTrn00tkdZt3NjKyKxCays0pMU70EPDtHqtVVLw3N92yfwJMy
6zE+ezng8DIuuwAXZs8dufDfA0hSk6tgaI2sRnIzODevylqocCBdFWQJeb9sMMv0ZGBNYS26e4g4
tGoP7FqmLxt8hIQoP8dBOeSYSvhyWWTTg9ndP8qUMi4Z8tZ4uKtXc6vkeSkT63KsGeVXpdNjTILm
l7BOMOm+q37ZhAXK2vs5fb53Fwn6zmTvhpDonifMLnOjRB3KlE8PXS/Z65FKGxDagIUSeZbD4l9v
dKa8T8WYcU6oQ8EotDIG9ThWh42p0nVXOjf2smnAzwJ4eJHXDcxFMb1CeLfvIF5ace2wrMzWjfIp
WywmVffMF2Yc6LZb1rF/v5bj0C7Wc97/cLkASJRmyx84I9H/QjnZ4v6pftR97FMONS9VOPSjqDmB
HrmEJnhvbKGNV+3xGKUogqDeEcE96+D2ou2HwmytepamqCivGpmvdXyBjMuUSmgA22lk6OIm4fDq
cc/LP2iB4GQclXChCt3VBnPg/YyUR6AerhAZLCBRZ4Rvqypyhdnn1l3bRWSP6QtNsHOG3D298cBC
QS7FnPKTrjS4+NkolbdGSqtKphvUPGucLcwCvzBqgiWtHdB7cfS7LxYfG5SPJmJdogtG2miaZWVM
HQP+hb04+oWQBRqZfhB1aYVGsvVBEMn0yRej3HUY1RsBbbzsQ7IOAjbhALh04/QOLJ0Q8ERCLfyD
h+7SpLpcwa+kjd14SubAMQTcPzq3vIsa8O4+NXoq9KBWSXLlKERFO9nTgshtf8xu4AcjkN7AONlJ
vFMI8o5EBdvUNBNNKZZbdN83kaSOfD1ROkxSSmaGMS6yMlE+Ftcj8gcGIZJwMSlHy+1j9pgc40fz
WXwtMaY6a8QeOGu6u/BTmF+eVRQC0J5cArYJJZK2Wa82sYIkRpwyNbbiD0gcW/x6FYxOkmNMsPNb
CQa6/p80/N+CHbktQR7pItBDO7jKsAGx+ZVDNOiIWyDHp/CHHZltYFjNxfko+qNYvhzhhE78hkfL
+feZoVSv7mLxUGjnFSbGFKmr0ZMYWLk0q1e3W41sJe9ZgKAOmZyv+mIX11Mea/fI2Z7fEA4xjHye
11jI9PdXuS7PVz6fzmzkAeAi01PLsL3qEOtazzBuSjsQeYCiaRwsHbcg+lzwAm4dtYOnnXW+EiFS
XBSn4FNtoSRl4bcdmrVD42e+nmOKglnA2yKiOn2NHlBoQHdG51u873gV9/DHPWBfuyEJ9mRj4JnN
upaJadSl/vNkRdndXfPHOrK+oxG1gYutyUqKKEO6pEgehUfe8Uzu1vI1dTKMSL1TQ1GsCYK1XOoK
9gxyIPk30NnQxkoT80v2mA3eE9Z6ExPfC5VlG0H38eZCjCSQxW/0jFtUdST8TfBpaLM5OlaYAG39
MWvjjZswUV/8Aa1qebt5w53Qz/zfS4PYNqWHQ2BJ/48d7aFqTJg6MSPl9+EFAx3K1Bhkm+Nhh2hc
hHUKQvejqYatpxY+3lqFz0eeFN1TDKvgnmPjcpvRPK20DClAVrbQKnXYFY6lBO83eRL4DJNdqwP3
qwmBfpwRYKOBnMCkZnEioybKiFTZVJCb44NVFJiwDQuIZ6MbNy69wDusscoqQEnL49k9KRoymY2M
hKhiniJtwwK6jLJJp1qDhcihITacN5KJvB8kDkBEsIS0PjCQH2cbqVXKEz27paNX7A6w8sFIGI5u
n1J6EIFnMjLJcagjEpxRVIYYh/5vfk/w9igmIL1wVW6t0Wx+1jp0FgxM5hYiFFwLOExgav+TCqLe
vN4zmX9RgAM5JKLscrj7HwTD98+oJ+FCz7YDf8gr9WDBQ7vZiprYTCUVPn6C5t4GasPJ3EC4nak4
a2NiUnG1eP8ORX9OIQULfptrIElAwBXjEThBFO16TNSNFblZJq56u1FAFcjPVepJ8BObw+s1wkGs
vhv9lDUdhqT4wZ4Lnf6YzrjZ6A65xBDllyAaww7A3g7PWOjLycAKZLJygn2fDrWvZbOHCPEIYSiD
j2lkAEA22wO18pzSqv4mmPSkwJw51sYOAOkHcCp42Yr2QTfdU4J9G+sSp3pdU5NLFYorksCPS4za
rnAla+KHNPq/G4WVAJx0loWAO/RGSt1ygnbgwHsFxl4sHnciwfi9VDNG5bwD/haBBfJ3xEy7uvz5
obN2CVgp4YwtP/XdrVsFwxXn71dH6Y80Oq7aR9cD/ZrEIvCQanD+A/SFaNQEd687cSZqkn0jWwPG
ROwIquV2EJbEmXwNnoAA62MUt5MK1NlGgKcAgLhPBd0G08PlCgwwWfOWeDsNiyT63Jk6QvkP5hJj
oRXo78gpfydyzQCQA1FUXK5M7ZOp2dOnTIPxN3GGrDJgH++toZOYO8ULV5NbkEmwkOSZ4WAN5EqY
Xi4Kl79y+gz+5Z/27MWISvfuafTDTtD2MsFOwt2j7gbtJX0S5/KNanzTRo5dZkxXQI6ou1TxmNTW
T5AvsiDaaP8h4jxD+yVnabdfzdNg1k8C388LBiIwsbFeXd2gYgf9ax4z/WIa0YRpT/3a/OWDwUAb
q4HjFjkmd1cNdeLcxcO6R1FZO8lTrDL88PYxf4FFrUmyvMHZ/WGYPH/biNPfKsubvcJ8V7Vj5rHX
oN99gAZusxflukAOVQ5ZFhKAS5QNZ49HvVsIUMfSW0P94R8mp4tLL2nMsqieHUVrPlvF8Sl9ILgB
aiv426RBAvFcpiYtNaW/HnMTSY33h7reEkzVJ6YKZQYemy/ZlFAzVuyoAEmOycBHDEcsLjue4mw/
yKeXRvSjCnTRUph81yTNfHgiiaZweRRAfrBf3tFR8cAy9fcWEwWNfAzkHkjxFqe/EnkQcRLmHuxC
ySVuI19/VlCgCyU7XRvJECOCompKnFaq3jk29jlfo6tQjkwhOntwUwKvjQASZSNT7RspdoIXvCW+
CWHtSB5VZwiIIG5NEXBj9AEdV3SkEk0Ja251PQ9sub6WiVEgyikHc3UYC6agzRTE3j+WUeUakrd3
ihM3wtk8OPPn386c0HtOHfjwcoCIxCa7gmcnFb1iTsUmIRFJ6siVmY7e5m7LiLUFDSv+P8F2FBeU
u/lYCZAm8BnW9+4bdfFDfRKINhnWkNZwxZJsJlM7ZX3MJl4TW4dIgALmXdtIzqwPAYVcq4tg/Neu
r9D+NGdAVqLoLefaxR5sgyw6/ByrMB8C2bWj7n3VdHO3XU5WG8wE0aJoV6LBH9KfKUhbmk5BrV1B
Pl4ETMVZyFqhVT62CORP5MLFaOuLiP7I2JqKbQW3F/z1GzM8wq+6d2VxTrGoiWBSMzeAdYfwOn13
81gFkamZM0ryizCOeHWEd9Zg9qX9IYF9HX30vgG6NUcwuhYDWa7ccYJGloORSmKCKoLoDes48iag
Wel4/QAopgTqkhG10GbGhb/PAl05tcdESyhXy85Muof99Y2FrBsjbhQ/6OHfzsdl3sQSoHhU+cQK
G75dHdaR5PQZShXfyORhVzNzaH2XB1z/ihfi+TW9PXr+g8L7Cjv+ss8ryY+2lX93OOKqP08LU5KI
GnjdunwsF2OEhYieDrQVLu7hVoR3tatOK6BEGlf5mxCz0d1vP846MnJAJbqiktenH6FUxb0/qlXI
IW1s1TAXZKuJOolOJHDWUdw6RwHxFIlfzrzXrGEzj8vv3MkVwRbmve7DNFYHoGLBWfha2voppEOT
scMFCeyKcz00+suedzs1gNfUgTgl2rWL8ecXlbnsbILPjHKGKh9Izyaylxp8/Zyb7dHQqsmxKOWo
k485aIqDiYA2M8fFGR6/HUAt/zk5CC5+s+7amlgwMWu2dp6io2P/csLaHJ5P99g4Siffk8MAbw4x
IG/a1582BIvj6DlvigRbTMwXB09rzCtjrEX3atL4oTpQCPW2RS4ehNMltNz06qDhifLtDbkmfWwM
HMvn/NWIkkMKDhKRIphvJ55D7NnIc5CvSGkNQ83qiYM/0iv/pA/m0XPzmlH7exiEjPLjrCYIKIJz
DfUk9z+bqCY70dkgq9xGUhYAcXfWQEFo/60IZBlJTzvdMWJsIYOLhSm0ZaDoQ1kQxNr8txX+nem9
xxXsykws9VLCUD5H7bXtFZETHAk29T6Qu3S7Fw40Dyi6Z0/dRi9Jz0eYuJ+PmbnyQgpKbgHcCbU7
xjc01e8qbEkjyU+hhrgm8kLaf6GQiJ9mlnt7mqIHyPrqFAhja9QfIrUpV2rXwiU+qjLaLUGfyi0w
AXd8KKOBhly3lsYB2YRr5TpS+UR9lftze9ODBdQ9XeOjbsK+HnhMX/LCfEybwA5BpGaT7AIUEecQ
JD/hLCubVm9ATtcTjfbSyLIRG4ntnh/4iLVQ621IpcddAxHOw/jhbbKL7DpcPwluILpuirV6eA1j
OLIInYHVMEZ4EYzfK6aLKMc+ZeTbVIICdBNof4uSdVyME0nIHR3rZY7RZ/YMzuKYxQMPPSTaRYGZ
kiu0xgYuwNb+LvoN4aB5ZDFPgYTxsBZauLejIBP1nlOfTlN1OaPwwtMMf67vxpGvoC/xO6ukmMp0
allUTdLItbqXa2seinHXvIVEGlMxBxjs2ITT/u2ORxxCAJ3fwFkocQGOeBaBwvBnudl5r5MvzWvm
xkK9mXQ1befRFtLJVvjHzYg6RqrQxozHvGVduA49HlEze4qeOaQxM7b7guIiPLWV15wB0QMmvHf/
UpqeTQuTWGoN0nnRtPEFdDv36ifOs4Jo6hC98Q2dQSB6PfWg3DlpDqQq6c4uVe8KR2ZKsYtB6jZf
ZB/Qac1uIxxHolBqT/AVYKXDe8DqZ+gRBQGgITl4lRQQRBg2SxR1wXVCdUI+8XnlLBaSGTXFBuq2
nMjDeL80rnMooiCYqYEJVSEV8H3cWERKoVKDLlqWh8vg8zI24la5r/tyRXiRh+MBeZHqP4kLtT2B
8kXqjp36TgktbClBkjbk0emBVtnH8oyt/nrOWUiuasB01QN2Gpb4t2o+3m0DF3CAsEKtAiwG+Lc2
MNRPDOxaUCoKALuNMpCU9dxWyvrtsYWjdktI3qtSyfChADJXAOK4Y/YR63bsB0M2afa42zGk9R7x
5wWnJAD6blW6Bxi0XSe023UK3PkxsZUlJMWIyTZTQgKB2BV+cZiiLCzJsWSoVm8yQbhHLPSJtn7C
4eVIpPmaOpIBZTAhO9IWZ/fZwED0cW5aFQm3cF2c8qAdLT5g2Iy3rjbJUCt0V+NJ17yuqUQsXcTT
k/M5ALPWBJN/vq2HTD+veArnG7fFq50S6jMV5yuVAKM4Budyx5ek9IUcM9+uGAWOsrG3UGCRre6D
dbdPBNpHCfl9PuX+CfiD8RSNtTwMn7geVCtZ2bedOZrdXZIsNw7sdSV2OIDWEYksyi/5H6QZgwtD
Hz3gtk9Bg0nZTlMJGLZa+RoeUgjSg0mcDZ8LK8sR5k3LP7ntqypmhccwdfOetq6RI7Y/NRy+wTBb
akCrfcH8dG419lvHzx/igv4CIOaa3vs5J76w5p3tOo6YzFCPjQ6LY+bSO8TSs7vW/W6g11t0227i
NMABSsFPdErvuqrrywng5iFssu14NSSRgYcLMkuOTtQxFep9g1kRp2D87Qg1ouxsj3K3M9TvufEp
ZiugTZe1sOLz5yV/kprG1FGgnwSr8zP2sRvGADepvz02FEO9om6eLtymGpMo9auaVZzFOZ5Iwc2v
mIo4dn2TQhhO1rfobljxzB4y1HEK7gDAU8eDTK1vPoAg3eyWMASLgnVzqNPc1idFVLbQLAFiJJft
glQfOPHUlkyHmTnWEiBYR0OUNDeNJT/uNjPI08tWc5AeeDY5RGgdlXhu9MN0LJ6Vkjv8Lzcb6qOs
VJcPdQP87yxURumaVS2L2CcbCFt9JjsnOqBBt+Qe8tDi+YeRxS6Jgdx9ULP1xmYwFeTlqdtyKEuH
XAsml/vp4qp6nHX8w2RyEJmvY39CkkF5cr2faVfLLNxferQO76bJA50U7HfM9Dje6yejm4YsnFed
kTLtZ0c2SvVpuP7NTkoLmHQ3A7AxQXxt590JA9Wp8JMKO5DTB6TAmT/UG/bX+NsC7ZtgYQXo1CAj
I7IuPj+6TtJ4A6DGq+724Asdzn9g9LPc3agcwlQqOI430pWKRn7a160zQywe3a6BRkC0sS0mw11x
65dFa8ecgYoH+E2mXBY+kdu2bnxpVMsfZ+om6d9a+EnpmUAUoBuoSkrsUyNta4GsWaiVoc1n4jDU
nX7adC+y0By61C9QNBgT1ZIo3gSnS8V2yhBRZEYMnBTcJjli4TNSnBuRtC1X4WurG9MSeLF4oSQU
4FTGJ/oMjAPHn7goHvPrbSp+ei5LhgobREBDI1RVMCsfk20A1IhVCrY47hCCn64I+Ki2oL0qRHh2
Tr8w89ZisivBwkN7HHERrfjrV0el+IODZN3iYpuuUHtdpMsvGApOz2ZlGfjAF3CHtBHIlkbKkO9r
3KZ0Hm2BeikVstn5PbxC7+4SNdWDhXG4cMUfu7Qqrxv8QthavNPv8CAIgc+oHZAcQ/owiBFD8E5M
6XvqozIQvw9FQX0YfSBT2YGEjfLAuRbt5h36f8VReSaj84ss4e8MYN63G1uJKphIveA5MLx+Bl9I
Zvfnyl3W9G5vfpeU3Ce8nYahA3HIHdxVdS3VE2sY/aWZj0SIgJFO9wNckKpWcKkHm1TpEhFj/1N2
ktcpJhKZS4H/t3du/L5Wm4DoKd5PeY6W/MtDX6AYEDUgjn78BEIolUUT24lJV4SXH+S3fNT4F5VI
uPHfZIPg3MbCoAAlH00BhUf/ke8tfaQuUqsw5HAMsrAoPExk5AiHymd8ZWziyae3vDqD8DatfXMz
NpNYGXpY2g++Aq3/eUrmNMJCHWiEfzhlAIfF53EEuuMZ+n7tk32rSG4bceRD37i20umDRREjJHqF
4TZ4SNQ+AwzdVm1XgVZGon2JpS8e1MrkTN0GwcVG5M64LkLlrj+RcPYmL3LE4SJASGoVtDoluVpo
41nm1IxKwj9pVAwPo2PnlQ0EkODm5ONirhuVAs+DsuMbpgEah2CEmrp96NROeuqlEaLgwDlZ+gja
G6zqtUJTackxN3u1ZnDjkIAgxgIc2XMinJ7eX+MCWEf+BSp5k50HjKeNORNLkArbWPI73f7YGWok
eSLpm39wZiKptsbN5J05JSdFOeOmNEUQHrlYF3qaFmixTaPKvg5pMc9PQ1D4CBVhzS9BP5DV4EH6
oUdnGj5Fk+LDYUTssNFZahffPTW0Dz4u2vs2emdIbWj7btXQXXrXHLehnG0eMhiapFs5bb6ysF90
nSAD0okoT+FqxjjW2EnVdP+tyDOnjU2YKv7u8kLmEaNpMDwHcvxWM90FWu6EpV1BwWJPLXOTrQHS
NI0NlbG46eMvvW9gfft5mtWfl/vZFjce8nw7QE1aSGCBzmIdVUqJqfRihULlUBLDnxVnamtTUaIA
isO1FsIxz/2JK4B5dPky57uyVUIOp7tRrR5uIdt0RYwmtFczmgNDcP8sj4zC1WhBNY6aHSUjRU84
ZSlml5Mqp9FoWMK4VAMukzNNclhS+/qMqgHyDSYfVneXBf1xp198tZLkTcZQUrTpI+7sUVZSnDmU
o8iqNFMhyXDV4SdAdvSScZLiTipsxTcF75puveOVZI5g1dJD8cIYMUBBnP4FGrFYoFrBA14EYe4p
roJazZ1x3wF4ksvN+aGtI6Sc5RDHpJRwwLSFNDeE9f3aBXM41/gECNCX5QcDwUx1sY8b8f53jpyN
paIgCA4AgCU44t9HRWy8uNriEO96TNIemwlJKsQl6fcQYyA7sXfAlMuaeikOJTZxJfVBjBIZxETV
4Avfo1RI2PmRC/SxOTobxp2Z+zwojsnXR3wT00NNqPDLUW3SqT9dQZPMq+b7WwsUbVoXZmvQEgbN
gQc2LulYSN0wNb83hBpz1Z4MrLBHp7KgF8yK4sIXnOPvdE5J6VH5CxtAYheb7TGPEdsX5bs2L/XA
V1xVsJ3pULiJn/apdz2AO22VLg5fav8D57mpM2SslVrzT+YqoLDHMMsgpZzzU3EWuyGlAz20dW9h
CxTleVYEt9jejmh+5IuqV4N1tUx+UCFlDsQ03B7REl9lBGW9sMRyV6t105V30SOrecC1VooHaO1w
gJJTcHC519mKDzcNAXXKZLQE1o5kF33lU1Sd9XTay1U/ZyD90zdW9tqYSUk1YiX/vKefarbKSL4+
IQzL7vDba3r540nTFLdOYNzEz26Ym5VAEtIPHlPWGeubqCJp1UyBUmdUeyPhwYeuW6PJTTEqX5io
bmdLcQUKQp37k33hpmKYuo3XnLz3XNVAxRyEM9dCiuxTq1RPfqdcvBWrrirwDfuKKEonSav2tINB
9JE+zvME+xmZlXCvIrPSx6zDskPFVpd/vGShNAThX5d2RJe/orwMetEINUs/bx7vLYNPJbwEvins
w2JX1eh7GwnRftxVGYiTAky608KWqlH2ARmv1kJ6axcDTBio0kHcB8B/QCMzXW8vZxwZKLOybFPP
i95hbjgCPKsrfflqSKLOqxAUClC36KSl4aSWwNrEcjpNJ54NIGwiJyWFO8dJpOi3uPT59zzny28E
ELbFWthSjfK3otnTsLBn6PXJqJLMLhfzeAGswwH6VgaQU9WiNPmvvXblCr0m9NgSlPhxf73kVNL6
10w2f8Sf6DmdEVQiGOgNpZ3UKft3iSq/XS7oUR703KCHj95z7L/a56QV2hmzi3BDvUo3paJMdW/K
HmRHUTe5kaG3ahUf89OdRIGc6VkGc/Sy0BO9hVPFwRpbDwmYAhGoXcRpp5qdw8BAfmVhC8JCav/u
9ag6uedl8oxcBn0ZvVldOlzV6EAsheS3g6o6TA28bypfUFftO9bSkTRia8YRFHHLmzwoJNuJYBUF
ee1O0KiQLX+KlZq/IqqaK22L8KzwdWIlA2N3KljE8HOrvzYLk0ltt4h8S1ZsL+ht1aYuy8q2EA1c
amkNeHX63VY4Ck04GBffAqa8bbY+Dc2Ld6QA7YeE+Y9ie2pf4dP7VlP7RS6voJdP6Cz+AP7FfjvZ
oxUQInkmet+o+fJBNMcadqOAa1GkjYVC/6WM9MuNePvH18nHoW4UkNFS2VM57zuAnM+uwLjoMpAt
Bvrj2MnM1E/TUQGscgcCGy9pWDUFm19QTidl2jMHFJLfm+TDyMrdsvkfv/guOskXJnL/3ewCcFMF
5eW9MBEiaKIFxuvQMkA0Xr07bdiUcRWc9GOuudNPHpNGCYJjvszlxQe6n/wT81ZEOV0YXZQDLVBJ
Bgmw5XJSHrr3SdWDynCUa1srI52WRFu7ozYL2zk/sGutaF4paNt6lkgfSvd/NtahcsVtYSCAQZYb
2dATUXhePsdk/J6PxVfVwhP3jruKGzwYJO0VVTxW25cdbP2bcrfYAZ/Py503xlbLxvrmGhmcW9uQ
jgfM1C7u1PG4swn5dluuBLXuNZFzcw+BB47vwN8KfSaP+Dwfdrl7KHVmaY+xQidZl48j0DuqfLzR
kUIjvdLIzDmbwNCL6UMVD9hqxh+KxSZiSb6H4zW6U117FuHq/PMmbBr0bTxhwYZmNT2MQLcrgytM
AkQJcNH0hlsmNWEp9W7B2uc/v4gh5Agc8+robqYT6IFvJ4XrOCZb/IkV+rCgRHbFmIHA9LM8Ko7A
QtKXIsRwQ5wR+Z8k8BV/cl7TtaRMxx4rgdZrFHzl1KHWNJFJs21v5lefr/fTWoiUa2hYiYhzbzJG
6Ik47ghv3ATMmaX294qUByUvAbcXHBPKsOviWxenU4OWK5pUDlsGvoIgWgaOX9uOZ431o7efn4Io
rlUcMzVoxMP0Dt+aRcRrVF5XV0Wofsw+s27jVH8lbdiA7aFSFt2dX4LvieeOm54f8OJ2ft30tALM
ELTUU1+tVuXntWnVWmrD/js96NanjFQL36qg73RJ5fnVjcan5J4h828OOkJ7mLUXH7aTfyEEbkIv
5vZI5FaL6rB1lWFZM0uMUWgLUffokwIQtyJ09z9B4vHLdiWVdJxu7s+T7RO7kREuQ4MAqT9iRvwZ
RO4MwDxPhQ16ElfZIPAjgf07lfUCtNYbtcjU0uB4IrNF1x4kcqholenYnkwMCS3LB58oG+6+fGDv
3/+v8kWCnh5my3a7RFppcYkxk75drvB6nlICOLHSMnVGxDB0SeeiigPXd57Zq/K2Uw1O72HP9l7y
MNjnNUogm6GYfyfQ9U25NXLeziqBjR9UNrTvLNYwHUwF4WAvPC0VoZ0jSYNBnrGWpCGcFlFqTCCm
D0ObBnBtitYee/IERwD/Pt36X24SfBusOoHCZ9/vWqSOh1chtbeD/HhG6t97aEaSlXYtG1/DmUFM
jMu1C2F1gOei6n5qLjYULwqmmfeejgtax286LemEfCgvWX1v4hRHW8fHwttbdF15xYgcQrZ2HQjF
M84WHGKTnA9coRtj4q3Gy6QFgkdyoWtjiV6c4Wvt6WqC7B3CaxYKfXgADx3rjPhz7Ua2aQUvGlpo
0nHCvzwV/IzdJH1E+mRROBXqaT33tPCRLPeQDS8LTmwXWtLZImecoPj5qhi/ix8DsrWcf8JpAzO4
XHz8EaB/Y2j9CezMl5cdpm4j5MUJ+o02FL4+5bWmrL0sgy2Zpv/X/xLZJA2Ttuv0tRkc4MuEhkG9
Ta3fCGw0Kpyhc3c3ohYDQGJ8JmIufi+4qUrBRpfbybqsFaAL1RzSQWsxpAbhUV+d2CnQjYmPtlrB
/rV4/z9Z9NG8UxDenZ+DHilyi/j4f8Xyn8el7W3/7z43ZXosGjkM7pAFsLzyOWFkDelXi7Bh+p7k
jlcREedc4QX+DHPmlevpppF925ADGXmEH69EYMgvXEA+Qx63uPW1RSvQ/cDDZePmBgsqdocUD4Fl
jTt16IPOdbE2uFiQV5I2R2vCu2xgxk285RvsqO4gCOEtIy9qIJ19qToDpZCNXaPK0XdDkDizBQHm
CoctINiMNjP3kI65Ah4w71fiIuSKvD89mCFMRi1pDRhW+KpcmxYcLBuRgPwT8FsVlLsl6EQFdnOY
jop/uto/oWt3H/ewnXxoIstpgYCr7NHM96KznQBeLQJKVRs0Hgp1dC4pxW/hgKLvR9fD4XQn9jnE
3WS4kzC1kJyGtOYi7s1If5aRngq1AaLcJKrgeqDLJBjVtsUXuJR47r5KSRrMR2io3KiKmrXUczlE
Syb7JTeBaqfmsDFTuNA0cyp+TWDxZWnACpyfezOwsE9DBJBhVcSor9QVp8zQ6tgacaEvwXrZRHx+
sC4xUjeIo4yb9uAlg4Gn2g3QiHCRc2Xf9smZlUWDReVQBab1Rwtufps3lBKRU6JSE7uZqA6LrGjt
clktGF8LHj6zIK8Q1KZiyVp6eOP7stTMMx+LmdGhXCsvGlFs/NTaaoh8ABLFZnx0iks0aNnVROwX
mkAVZLl/vch7mcAsSAbn1yzeUplXdX2Ek2+5n7Hf6xmHPb2QkAlORE1JFvMSKDvHE8e1CJ5pgOU4
b0wQFUdurYCs2/8nJX+uem0o40rdr4KNCaWdvfk5G26lPtAkhIaGlnBwYadUGfax6aNav3wztzAZ
DculLzNwtpxrr7RjroRNh98FCCaM/9C1/KQrqgY6eGacZziaZ6ZP3++KWNnShdnrkvLXRxlFzExt
V/VuHL1VDoe+8w7tx+c1kemAcV8AU/ZCcWYm8u+hy3vclvar7L4ph+DBxzYbp7dMtkxXIDK5N/O5
yQfaznYB1laWJPNid1+7uQD21jwgwlNOgEQwvB9p21/+xdFtOWmrwO+BXcxS0RWUZVbKhBk90g9V
OeXQLpCzHbNg3r/i833MEdRBYwjrugu9biKFs5Fa3YNlKIdHyRXe0Y1cquYOGhBlGMsB4vcuaqzY
Pi4e0h3iNLIekV7BsYF26biuMdFQKDw1aJbdHus13AbLnTjWHCxYEQT9DQI9LldEQ9oSyxKrwmwQ
67zCIuRZN5WF4UTySBlnlR/nhQ4gRMJXnGS8rMuDdZwoR8ckaZjLxGLtmGTQbPKtM9Z6IwJE8lYo
k2ab8GCYzzhU0qs2qNg3ShHXeJ/Ho8nPBHiCLp+qq0z1EOXpAVXJRITL7+PmEUl/z0jD32kEzx+d
DsaEDtJa0pQA8Rqm/gYJbo5b0XTZF0zNqjTv/YAy3e5I1YBP8/6DAPeOES5320RozBhwHs0BGB+j
mQtoMSjALo5IgvpsKpNvJ4RmfYIY2Fya6Wcy5uF/MOVNtf7Yp5qFpsXYyfw9DnrX3Y2DVxfH8bRp
IUpuvG2EVArCRyEY+e4k+JYxP8Veto2ZJ4YHecwU7wIvR54GzPZGDDGUDDczWVyH9H2FQ/T2CA1X
0VEjpi4kOSpoTarS4SrPx+Sq2G9tLY4ozlIADhNLEjq5Y+ipydAPAuw5EmBpWha27mMHgfUq/4BU
jfFYHpgGgYZhP8VT0mtHKmktKMj254INkpPMsuKcvRy/CQ65DlXstSEAFX9e/6p+b1svasyYy4in
uDzQtz08xqmTYRJXwUJ8siD6gNxOfg/JdFnCdszcPnGTnuxLunImSkNQki4sfiGcqahRHwuu8Cm9
J+TB2VQBbq3PUBJIpm+/UddpunmTFLS/T4eLqus//eaJJ2ZrWohP2ESzIlKFy246D3sQLHKcLvIX
rJYs8FaKbg1R33gihkuTKlT8CkyP7EYGddQzp1NAwG2FlhZ7qUv2UqHvRn56Rof5m9yz2KP+OkQ+
IpDu40Ygr/JUcgd8+LyMbTlBdKh31AgOPBjOpOGbc6PJ733o82cn4PQMdvkJIz9Yys0M6PcNIvdb
2u9S1d3cozRVmwQonef48SRYRwxnisSHUpFd+OnnsjnO+t5Exlim6mZZt7SpRMqyAon4WcXWNu6g
N2xp2QhQwusnnfl4QmxH+SWvciiYPNExfzZON3bHQ0UdxZ7GkwCxDG108sU5qW4LUMmx8jMepaG1
vjkwoIq16dhOeAiQ3iM5+pxgUSF1rueh+/v179vhq56XqjciBeD7kNXP8wI1BFf/1ZWJGYuUeBtP
FBM4ZwnQK4OmbJsCxMLcdgIJFNULYNI7ma/wYyVTmc7ecg7c2RJTNCSij2s0lLrIByQp4wTOv8qm
wRKyFgWhQSJuz3n5zzMe0UZbwxdpMqIR9cYg8WKd2Qfro2+ccLayMqZKDmM9C6QuOvsr9WjzRSrb
BOeIBKq+dUgJk3KZkkLQfSwCI7aKc/WFrD8TaPL8t2XOHHmvEZ4IhD8tKNhZwOkFDkrOGQKdN2SP
17PHnjAFv5sokntFUo96vi7zGKgTF/FctD3z8wiWHSP+Y7jZqRkmCK5zyyt+Ap6XfV9RNfQw2dW8
I2FSCQAw6AZC7+MqNeRpb0HA03jbZf9+6QtWAhdjn97ZY0wmyDZouMXNajA8+Z3+6K0eP3FSJCYu
6U0Z7CV5vgOmV6ED8GkvFWipNS9/a4Ez2L9Kj2/bMPr2XtzM7/BLhwA/oMpcxC38vjPzfY3U3CgE
ADO/0Tj7HEe/5VQFjrmHcIsgIJ2AyKHNjE7EZQ0+shAUfbZk/uEZ83OveqxPVHwaViPAFZgMtmmq
VTlKtBEtoNlXKY+bR/igi+19htYhSA8n/Qv9U15wecaPTsqf6tjYfotVOPZxEQ0v1/GkWzvtqe3R
UomeQDMCOOPx9yCeTcKcyzEj/ON5abAB+jIZAmLF1WTL+56Jn6ZXTBsh889rIImGmGkChcarGK97
inJpuZPu+TxCcMsVRNy3R9HAZfaloSgWLrcAXLIKxHwDoHxlP112gtYZKsRgNnveHiI+J179HlSk
lfbZWLe/fOqvKuNHdA7aokuOr10Sg+joxP4/SSxUKBFDQRpGobNX979UDa56x6woSLk0+fcCUmkA
kTG+Y0eSwS9XI2OIToidxWZ0uxoU4xyMHpGDS0dRFXcjjDslf79nWQj9GfR2FMxADu879FxUI8aM
AsyBavkoca2rEle+pD4z1EoWlKvfiQYMpu7PjuuINQdIpoM1ellvLr4oT9s+0mrjlZ6xc2kp1zzU
+OTlwtwxdcbebdyyKa24FCO1DX474m5uha/n7iVPlY0kRTImoyUevFF7+A/0QGa2VjNewfa6Sa9f
JyR9vkMhWM1WL5owXi4YA7K+bHwfBn9bHsGnT+FqyBRWbXJg5LY6Hvr12yhxdPGPZeiCTuAE1Qz8
C5+/4ZHC/MoXRevyO+hP39TCj7+FnP1bLmtNwpp57kkMV2ZpUAYleEBQ1wcl+Htg146ffWU8EKTr
AkDbFmHfajm5QrENI5mqTI79E+CPtPEs2fstNqV8MdhrLMg+ubl0sVtKXib2rwKdihzKyYpigmzz
BKy4k1ztC8CtDXDvcNjWu1uSKQGfLSurqKa447FwA8w+P6l8f7/gMp7u2W4/4XoAYc5jKngazcqD
o7usxdDZqgwkjwkGlhDQT75axrZSgl4sUBC8gUciitcaRZLribuDt+YNJHTM5EJPOdmWLt8l9Flv
/5k4UkZPiEBLtx8rF63HlBXtIKUUflNBnNU9SMOtJ7IEXFmKYnA6v7SVkpAxw8sRRO9gYrX0VZlU
6Q80uu4MSfY77iSUtESIk9kMmMuB26y3CbUdNlTAil14SectWvxKKPNeJW5O0swmoIV4xPIv3lqK
IhjcKv2my8iT2Wf8OcIEVbdxzwUnfJNlq9xPPJrqXAcMNN75VnkV/u7GPFl60ySLQAoL804+DoUs
dIr9TNVQqaMGBrmGBp9sdFcZScnaWV1x3aFA91rnhzIHfOm3TNZ9/mwcUC2wI0XvWWnhLXiWE3Od
b2IYFk9eril5KuEnIOXe9CSmY/q4G+qTTiwTlo/gaSyhhWPaqY08HiU3xIivA+fNVZUXOUDJvXfH
8ekNMhyphF2GA9ETeZZzVKR3oyuVAX0MUTYzH9uJDnf5YN7hjs0qtgmPB2wvdvrB+tHTjjGxJw38
gI3YAPP/Rnr8UKhE5unEgj7b37sXlXUjugewwnscs6+3b3jNS4QGZXWgnFCWos1HesB1qO44+h1f
P9QZO6UNu6t7K8CKgUlsjdEu02/Dn9FimYdZYfu2173n664xiQEsKJ8DFP2a7rAn7KQkoLBwWKDI
mFFGoqwBaDF0qpodqw5vHSvHC4Egc3KwOf++4utIBkntH5KTuOm2VtmQG4u6HEMoR2wF9rru9XxK
tcwGcEBY2eQj56CeKC0keTsiWSNSn5eloZbnKVJl5SZRva03rZuL3pbZrBBfFwNihxZekRz0KLm+
/gxvGKJFNUr+N6/W4P9Imd9RKfDrU7NwkiGh94zIkRezBv1H1u3GuYkiecx5q9rwX2onwzXB7QD1
xnQUTaEJT96wjqSc/ZEboqpsW00HFNlIHwPAQOkyzkKrCeHdWInsY9OEUeSrQDnhCvlpf/2Mnp+1
BdIJfkWVBOnWz9YpzfMakHmlNep1LFIH2Ddndda2UGrB/sQJgNOi5+FFwIiSL2HmEB+oHuTR+qc2
sj515lOnTr4HGnK/FBUHHgiXoPqOeY1Jjj78So45L3QYZ4K/Esvpyo5XjPMcq2jOCp80cm0RNcII
Vez/5OPc0+lPWgT12JxFW/fpcqH6H2h3EtJkoJr6O40yUMmha445BWywZKgceg7j1XZsvvJeICed
lp/V16ktU9P7a/lEpMySljXOUH/peVyATkP2DrkBQREU5SAOifNJH39xuKyqcOUpsB7pwOn8nbok
Zg/i2kZ4MlfnhDgJ826/FYXZznR8NkWSCrXizUntISf6IHaHm2hpvdBO07OtDNZUbf+ohvzjXI5U
OLKXrLKDCkvI3EnVXPUtDqQ4Y2JT5cbhkHI45C/wwkbg2reyn63ddgUShe103X9CAuqXFNhePZK+
cr3e8tolxh5JeQNA9fz7tjqtLVczZHxHzjW+t2gvsGOG+ud0JdCvtxxrx3SF+dWQ8b10f16sDkkO
jwc6b5b+sIQ3NcpP46GTCLNhlMHN5lrdogJ5+U5IZxJkL1riSd1zIcrQuDgxARIKWGG6yTSOP1Fs
COs64bbRoAAuTkASpL2b5kyNLB6uD0BkdgMyxQGwz5WT+H7gYgXKlwCo/GxMZ7zhHjNG8oqPWgMF
jZL1UHWsW5y3wuC0qhq97I2ekwbcQukjYjLR0c4+Q/J+8uu1MQs9eq7hque2cF9ezCPPzGx6ZmgK
42ZUyCq9DoGffDNlHZ8m/3H4joK/R5ohRPqIg/NpFcZD6InPxVYWa+9+DL9y1OrGaW4vELnwijZI
pkqOhWxGewTX5VQPMzak3zj2e3mzTQ3W/9oIuCs/zi6ovED0YXKjGXPakA3dQSpwNx7L5eP2V9TX
bdOSs7yCtpRn5WkDXogrOnwnO5lnGQHY9GjMBEbfRmuU8j9rgZjjcmZf/bMLJELh2+SSyzLqtdvo
mwwRwfT5lYBf/AElCz3exJ5wBHKp8ACnS/iIwamg+hQosq1ANTjThdpFPpNDlDDpftAH2BiM8+ty
cOPgsbfwe5FrsreiZauO2GeaFaEXh1utr28QMpLumOCc2p7JLfv7F3c0Ps62Ar8ve0GJF78kR/UQ
DhSCCUKD+g0OUAvytpUec0OT66LNDaruqR5qJzZKYA21ce+uMPZT/irhqm+Ld4ldJuu2OB/64yRg
2OdRi3E8IjpFiKM6DEW5XS8z6q7gEjoWqBHIARP/2LIH+rYfkKT6Qx/LCN5Qsp+zGOG0xFS9U/Pn
OK27/3HTTE26246hzHGKsMDcZcZ7VjITP7kyyAk8WM7a3KxDzMtcRd1Jo4/87w7gQHb0UMVe/q8L
Mwpyl8dTMKnPei2jMZF23lvVnSBtF3Rkib9r3dELrwb9u5Yhq6xdW52HePSwaRYuEsBosXkWsW72
H3R4zoo9MNOxsadjfoTD0SA3umvht+nM0+qTZ/vUrOx+ljyAYtyVykU+1uG/U7aktStUINIiGDGf
I+F7za8tBFa8BF5kFaY6hZ42P4TsrF27L6U1W4CZzkeFqanY61G7Sm1XFxQxw6uKARwekUyo9be4
SznzZmq/7BcCXrZO8t3NoQGT/yYTwhbxmJyW6jCscSCyLyxi8y/w8+T8n5CkheOnRfAegyH1Ov9d
7pWgmXCC5Tl4LFRQw4AJHpRwIk3tRHA4ZJpcEk3O3m/8QTn8WeI1YGo87tI1SadJaKxkArlsJiJs
B5SeOvyBiIbi7Klf3kMo7v8oEs7oto0j4UccIAHSYTdBI5t2hc+WJntCu6DH4fNahSsq2ZVEAgQN
F2ezBje+dZjHCYWQ7gU9sF6G9X5dQzU1kJZMTDkk/5OIICcoBi8t7QlZBN4GY7v8HQY5rwRTyc76
q0ASeXRhxkyWj1VGbx+zcJi5bg6xN6wjgFc0zn8AUlRLTnsvJi4X+uZ5b8GvLMWNyXY2gYvTLFuh
4kHlJ5sG+JpG2Wzn0cdNXu0w2HYbUL/CqF4sDh+8y3NjrF1aIE5adz16Jw9s8hRYTiHKshOa7QVA
Wx5ImTlBtyz7D+PyI3MB/9OLKb5ZOuRwrC+WLuXks6jWq0gvUzshX/T+0O3Cbc8YljOV5S5NEhon
zB65uqC3sVMc3HWL3gOZTcfVWI4k9Czx13gaoB/lXMmmCiyGvmDUyo4LwXfezioMq4m5Z1my8fd5
sYDu6nIziHZh/RtsMfFGnQY6fX/6AB4ToPlV5wRKHekFtkI/OuvHJrZlYcdSd6JhhucqKInWaxxA
tu6/omQocLC2/xOYJQ5FQnZE1N3IBL8W9AUmght797zvZyni45IPcsTsgcijAkUg/Nq6WUHQ6yHU
Nmh6RKPn/Nz4GKcRW++mNHTI015GsnY/O9eC8j1n5hUaXpEKDWvVuKyG0gM+T6eM+zu7dRdhEIzl
TjJJsJ8iiRhcNWRazMTd1mdPF0AJx2hqm3xLAEzjZ/1RE2bfTJak8QvOp+kxORwjTeUefjgfClKc
Dv94XlFWu7RG9q2hIywIh91a1oe3XLa8QsAez5EFrG+VdXykkNKiQV8FKh9ejnr96bAly7QZIBly
mrwv+WWMnF0lYnWLnl19mMwKSsifBXCNOJnzsWnNuEBOWDrkpfPCagPQJDgrmYkgJPFA25Shoz7N
s4rkhJe+VQkZoetyGjZjoLODV7jcU20xXraoEKDqS6TJLDauC/EJBowp+G1CgzOQpKRYH7PoLYI/
A6bXw0cFPM+C6prS7x8S3qB2k+fePk1ZUgRCvSP07cOvZRhB/BQvXYdYO1sazxQKsOWbPZbAmqZ3
bsIq6Hab6DXwLH9Qh/waiZVeeXTECKObEJ736LpfZtiZWuIdGnJb2JtdXXa06pN/DsE1SCnwMYMv
LPPDQE2a+ldvjabnVXxFgYaWRAyjiKv96RRkz6Luk9857YScABt+ePpvUHCJA676y/+N8myrAJDs
QG/pJEXaYYd/y8hdu4FQxoB33U9ReZYg1MfdffgtOfPC5rYKIT8p/ManEUvlyEC6NhjYzxG5mnlx
2sS0pqVXSpcvD6HkxXNJ47N9DpS0OvfCCTpQKEpjbgMdmp+s5N53OM070ka3j+Oxkm8n94vYILuR
TsO53wNCleIiuzhMu32PIL0aMkZu6f7czWAiCA5Y59Thxu2xSFCEe50H+nqf2dHs3oqBOKSCU65z
Mjweaa81p79YoRlbLQPs0dE8HS7+a1qKKWVh8lMZkUc3XQLzjXjzrjN0fg0N0elFZIVysOmb5+VQ
hzoBo5ves7VFqqB/rzxZFrc0fH4ZvC+g+Nv7Ezeb9XnD2yGslbT3LLB+4UD6JjvNIGHlTyHnCJXT
+1MasoN042HcG2/aBNvAF0EDkAd7QTB87LReDGig4GEMnYWC825kGIIo23zds0qyurzxaoPxm89+
cDZoyz/m4FBxg5M3wXfmVS9yPwfABQCoGZAE11lQ3L3x2CjyNjrVoejVaOkm39Oi7r1wLDmv3i+0
136qf366fYDwMNeSZ+NVXrpF9GO05OC+e/QzARsmqaXEtzsEnW1mh3iADXKXN/EoUTbIovWCCKxR
5oh8T88YC5alhqDSe1Tzt32JymBX4T9fyzK4Do2ZzolXwPoNLkuupgJ8P0OR5Iqpr82GLmM50IzX
pllGqCOgLrAcD1DAR+fmWTtEsqEnfbSDMBpwki71NA7YNbw398+MnX0gWXyjPHRZVSEbyrwXmPT2
1/qEKkdnR2Q4OVRyuHldkis8Vvt/l5dFn7xqb5LcLdKjKxnYx7ZbHHS4WxzptQf88lws+a9S78+x
fOfKeEhL26ZCdjCL9f7+CeCWDXgsMw5AG6tdYJLtQMMYjXN/qNA1QPKj9rWIdNZDvWQv77Y+QPkD
kChAwzgiYgZW+sP8X0/+FqL7J290vtGFbr0NFQyxtgL5K11EK2Bf62fXxUN1867vsfWczY21FoyU
CVWlfe8AMFaqsLdtrVMR596czlhzX0rsVBgCO40BVCpGUpfMDpMeGPwDtF8dhBNxZ7HUjlhy9b0M
gL6hTMOeRM+6uYNKv56j/EiaKmcfCyfWeLYAO17sc+Q9F6xijOaKSg7eaWU8E0x/ek6r/WE1xBBs
p2EKh6QZjCjMpJ2XGPSmi02ItNTd6PwTwVFyRR9swWcL19QHhoEfRmo20CYI7x4ayZRzaUVbUTtw
maezLWae8QpuDXFUj25oZ1Ss7HVLO5jdItKCyJWsxXF7h59cI4aVw+Y9uxW0ULDIQ/wus7W4r7Bw
Ag5sSBY0Tu4r8ZfuBIBKgW+AzZbTtyBIRdlVAf6zouo4b3VS2aN53bAZMU18wQ0xDpfVvp2Slphy
988NjPtk8YNxAIqhJMOq9mWTA+bDDFZvg+Xo8RD3ZCtduQ6KfQwOA8bq2yvNZwL2/K5M+Esu4rrW
NwQc57xEzJVdOy8PZgmIFd9QyVzgzrjJ3+Xf4g90TduRBTjqfCF0EAFCtRjQfr+wjV7GxivkK1ad
3xSU/fSsMtoC9JcEmsWcRinvBZ5JGxNUbJJxmCB6Z0bYKJtaW0sWOLFK58i1+NHV8ok0PBHq/IjY
583F60xiwkM0E+W/c/HmzQkxGdfyYC9qK0gWB4Gf0JviJC1oMSVFFFb3E8H+y2gf/mES2Tul59tH
+PxY1NGKswQPGa7aPTAlv4MV1uBTmYrObfbQnIXJRk71WQpPO/qW/ulhMh1CXa8xD3K+B/VNOIAE
WV2wzuYMXrP/OtGRBJ8qSiarlurq1sZXkDeOxMjTAI2YSeuV4+jC3vqJvTclAFFlBvOeJNh2p4Yo
1OgDwIhC/1TjcUKLOlquyW7R3/6mKYyZnuV/fq3AlMPzJjBG+GbJh+5OS43HJ1CdN1HwbhMtOJWg
xSEYdu8Zr+MEk2sA3XkzTH1K2bwM3djVQron9DswkZivaJz4E0zkKzO5wVb4GSvNn7RWmTXwam9d
87gqWLCqfDZJ/qIb1oAx+a6mSc482RMxQskG9xieIjcDzcEcuWFWdMgSS1EvNxIkMijIIB2U5FZf
/C4Lam0re+wGJt/q0Kqzqs1YGXaCFR+EVykMB4jl0IPz2oa308HGTYShaVdzkQIoug9BeASSYDcl
VOcbiibVdhDNIhMj/vcqoDX4IsSX54Zc43+TiCeeSsyL26d2HJ+ChwMAyOe7jWZAiCfDpC/qAXhd
YHpwmzTKMw7C/W39G/uexSIbXnUCml0Il2d5/V094G+PzaSWbBcaqSMOk/krPN+RFxP0kFcLD/dM
wkDNasRRyxgLOkL7sq8w8x7o2d0xlz/QjZKgi6d9ZUME7Bu5K0mIqnFNU36hr9OCBmLYeVLw46i7
DKoRS6em9MUD3H9dnty8SJGKlUWJrVWksAu93+I7kAhWKRE0u5Ziavxv+HMzAygrqBJoZe9TndLO
qvR7dO0A9WY89NW5J0MAao7gK7Pmd6NcnbYVHXlMgBN2zqaCZvPZX+sTrpTRSwPJT0Wjy7Ddvij2
XZii6fLKY3aPaO1QaK7p4ingpTK7X2uJqbuvZvdlGOrGnIf5b8AZF9c56EEqY8uNq9i7t5nd9wiN
gY+UrA+fJ+r1OJumHb3JLPS+JWMUmV12gszUdfFUY55K1VaGayfmS/Cznkg79dBYsaYcFdRydqBh
verjFZnTx0W8vOoepLiNIXz/FpyRqa5e6+Uq+ORf8V5HptZurNP2z1iOfdszUAUbLdezUtNxLbh0
kvu8GvnCAk2Pt3hGYgmDcyOKIHwK1MR0+6CGn1NHIR+b9oGE09u8N9KlIs8jx1TFkmZDrIm0EOVX
me0VstRXttPKIM9xi7zfSwwL69uw6DlLqQoQHWGFOb1CYUkis5gCAvvHRngwp2dmdko9ASbadbyr
XMrUD4gAOuL62KKiNWZh5VljveO23KPUP8ckdeSE6kqmKzy1FcF/SkV+uacNjxzF6CSPRr2B2ThG
kH3UDlQR9o4D7SWDrfjb4AGBHLjRU3yYKN8NiqtU2K0sstuqdkrJFAueJxFesfh4rPJLcmfCZZgH
dy50gxGB9S3fhbmRzVD8C+tWYEfkdTR6ZWEUQjknL+Cd9Dk2cvXNTh7Aj5j9qrtbpIPj2CEjnIz1
QGP0RBQeikyQ6TxsVWQi7iTreRgRzFFfkE0DLbI5SY3TExfMTIcJWE7oHTtbaAkCXc76g+2c38LV
OhSv6A3gO/MopFJoQaR64+c+1fze1gzHt6j9I4WUgIltVnwJi2j2fqIborTHGNHW0kYF7xxZdJxR
z17sL/hxPohkbaBHqmNau+o5A80PVTG0PjPNEXxoMGfscSi/zvmYkjqclwBykb+Zw1/CKRHSYxNc
DghXrU1WuWdNDk6Q/A8t3PdF68gYowydtOAUwPyR5uF7BPBknNVtzBeOxJZ+ggjYVH09QG4SiCLP
+dsmMt4y6jaJibL0j85/XD9Wr1aWJ8nNP7QlcVXZXxobzlDgduKNJ7K72RnpvZIgFVr4zBq6xIMq
dlMHyEv+hcUFfA5K3BDWhoQyffSjZ8dhIv1q2jW5Nx7bKdU+hiTC5hi9XnGzDgvnxumWxZ0KCCFN
FS1l5xE2qGtM8SPBbw9V5h8c7vpX9S1rcywOOuyHICvwsX7d7hSykMpCl3Pw9RFAHl+ED0Dg4g3N
HZZQGBxbRM4pQs0HaxCBpIo0mZ7ZXLA+7/O5w69lNa/MI2STFbQc1gTkwgpoFMS4YcXIZwNiXQPb
lCUkRZYcPdUhnBKn1VcTHb8bzyy51c45LgSMCVFxh6oWkw9JaQdQvs5C6FtlPla+OMuVRyZ9KQyM
4ZQu4BwnnZ4fxJ1yWyXSUqt8vvzulFidjFs/JWNlrimvXSgoCGyi35AoXgIhKlpd4tczsrKou1DN
fjuuIIS7xiWFGlHwPbTf4ZgmWn5SqL2Vo72BqnsboOqBcTQk7x+MYEGJ1l7sgpqscScVU66uzb5j
naOBYJqBvLtuNCM6LeCrfswBMEcWYxi10piVIM7zwi6m0AOJuOF5sSnoJyiJu92FsfJtdiPeo6U6
2kswmVO5jO0d9n2EqpfrmPIp7Ow75dN2bNYZH3YhjsfIxDzu6194jXgyEHFuiEIboHhORFqKcXnj
mHt4zdaJ0DxAocIQ27JYSES9aYpgV0Fk94gbRO8kcPiURd1x68cDirc//epMbWv3DFINOzLgQ+C3
mXrF8CpLHB4ULzSY26qCVLG2QUr7rbxkmO2Mk6NYEMmVTukLoMf0Ys6ep0GmJPzHg8K+QvVsI4ny
/SqR0Y5waTSIGhlMNGzQl7VClnRFvoZpdaM+kqqm9Gykh2AWFH1CuBunu1h4Fz6n9OhMHNLIBd+O
mRwoNK433cnaCTRUnVapKaw7qvz9EPFf6If4S7ZOYe6btSxh06cFkJXB6Eb81Pk6i0eNwW+3AR8L
3H6pTmY4uLA0Ik5ZimwFSMLOkMss0mNmCRIvW4NDeU/QAdrRCIC268VEf2OF/Rsun094GOGr1iaf
5nBk6W37sKUo0ASYwLtTOvzh8BO+kVw6hZ6Tdij0jZ7oaBiBZ6/glAyLlAoYMuGgwNhearGQ9RcQ
qlAqsY/H+g9L2hzAnSLlmSDsu5IjRCxwAurzc3sBeA5kKgXFnq8aoy6YxNtVCzDWWGa2ndE5ILYZ
vMjKeUgv1j+yGlMvY2Kx8J/5pFfsHj/GPgwYulNAnCiDxaucTDvQ3rViH2QHxSfo2y40XG8hSy0F
2fkgZMTZhLLSY5aFKQCGr0sGgzthdUO5VP3bHjzmXJkKJGdmUC/CbzChPheyEyPDJppqLD48PMLX
jcXVShTKYwIkfL5Fi/U89gTyjjssuco/A6MLwdyP9o03mUA/bPnHe4WrpC7E7XbubnkAyYhEAQPA
fSTrbEGfJXTUVM/KTu9CHXcvxR6jryq9Yq8GlAn9DvReSoPe7kpEE3b1VD++GTjYUtr1nId3gJXY
+7I7tBEnwoFcJGKK5DGturClDrfyGVX/KlKvkZjd0fZejzkLqOkxpJbu8aAusljRZ+PhKmhcAK0d
volL9X7H2NWbuZ5Y6JXqGmNXUsl6HYTiBLKJk9VF7+5e+6M6sO9uOyr7Yw3x1G+AgFc/T248yGAP
W8GwnoAAWnV/pUkG/iSbitLYjbBH29TtVNvoCAMU+TdlqFzM+fxuC1Qcxia9KEN55iOb0A/RuIdv
528Xc+8ew3nysyxFSAtVgtEpeL6NL16M0aWgQs8C3Vg7/3MT+CKzWDUi8Swj98cOrglOCnaXKqEp
ec8P3Fi1JvkonlN31qsS1vjTWKz8bMoC2BVrstJfmHP0aodkq8MEcL0W2hlJ21w3xTFJGPMsnzzf
sMA/uetPcbVF0UKSkfrYWrPR1Dnj4PAM7XDQPHYLxaURSs0G7L00kR7eF9lZPgYdrjH6/KAoX9PL
6Fz5Sp46ZcWHPBByRrREUFgor3/02/gfMFZ82dApGSj73VMQFoPJuBEAaRixkcXKZN41UFNAvVl9
tFBAEYL9aTwsuTalkyR1paDSBz6TkEGLlvNUdwuto2jLFhHUmyO/Lm78a+PB6NQ8O4zCU+KT6C9u
cF6kr/LTsXKkItCqSsNDpoSeGBORwHEseqI3dLYx7ugYJrFUPyo4E7YwLaA4qDcmlwa5oTpQa3h7
YFKNdKT5alPuS2ExME1R4KrbX9nIeQDofy2586ceV6dKK8kVLYKFYt2loDT+DcXwAFS1PpAYuW+q
hFU7nVQeMF8+bT8V30rbuuZRRCVFOfuV1qokrso62BNdbVYsylgoGLFvkQWWGwhscQ8ifHubyuy2
ipbnWbsRL6awIihj31CpK96zwEg7ZBxkFLdqvgAyYKRaE//FBhXHqU4pAX5Wx1QfNYyUxGQwMYqG
KQ1q5DF1U9SaDDXqvxtQRAA7k7fkRPXpxUzhCEg3k2Vsgl1JhLFOslGUMmist6gAsfF0LHuyMEW3
WASaeVEBuLF5fYhLRDGNaV6HiUj1I5uzGvKEnpFaktg77gzx31qXtRF3qOOw/TufrgSeBEe2T08o
4+LsW+KCtmG3fWN8LPIX4Rx/BFVC6KSfM3pA+zGTC1LObZBmsFuo0ORvAUCy//5rqOv+MjZfPR7M
mibQcUh6lMbdEarj4QiBaE+GvrcFiNJVFNGpNFhrQwmzXGznidwdVH94m733VZ2EwTIHpEM+4FQ3
WDejT4Rl2YyRqsSVjKfbxfj3rUtB/3A4NNYLLDxZ/mWIaEiqkLMNfTQnxJCcnFPgT++0xQVP3VbH
8Iyp/slIj0O7TZXJ13F4aKIDcuRsfYS2edCLkM/IT9qzFKQ8MJbgyEeNnBX+e3rNdT3h8RJcempx
DpfqIohjjhh6ldZPuhHyvRE816LaegFJY/YE65ah9fG9kw08s0BTecmuVCXgO2XtCN6tYBptIX2h
uOUKSFiFDxkKBhepsGWTEVJ2j/TFIx11/5jmVsHOaQXu55sEEr26E6VxY4QeRETzcizt7QzzZ7tl
UgLN5WsC/Adr1o/pRmY+KUnbvNfeY1Xak7BiK996Ja3kujokizDxsvnLWTaA78Ghmjjws4JnIJYC
hwnm30+APL56jiYy0sNmAmsWMfdQXXWKEmOvkopxN/5RizxneiZcWYdYpqo5VlyIEZlFK1z/Qlqb
U/jnIanyjLkZvPL9ZyaBPhWPpFPQpM0iV80yd3NGLnWyIGHUz8nvAFawC6tVELXKJDUqGgBcbK7Q
erixBdiL1QdaJ3/FPb9nWVpdfBQMq6kIMARW57op0N/U+Tk8D8qIC8aRMDRmUCZ7TkalWfoYTmB/
pGMnzARu6MOLTea+0nrdeTlcbqaPQ+7X7pfYTsSlxGnVvUluQ4yp3g3gy/P89L+dVaLerNtcWpAJ
iWptpnqsykzQgZ6C1qBblxSex5Urt0dz0F8O8LB58FC/aZ5VsPAGEdFxfsRGIBIs16+KX7RTQ9Pr
mjoUpN0T/y510/bAjHEW5ZeKudBK7sFULPSX4T0Skl/EZC2C5Iq9coUqGMOeIBlfk5WYODqsRrgw
RqFom8we+Q14+vivtyiDFwh/NjyE6qoKquNhkh27+xwlDOf6pI/9bgnAF3HDjW0VlL2WNSUZlCPl
hTRO+eA1HwsiGxK1iSn92WbmQQqmENHXBwS/t1yd9RJ7mls3q73ELUm95k7RLRuwtC4IuS8IvfRz
uWCRj8/MQrEYhh4w0M3nBm/vylqMb96G5m6BzryTFeKpdCvmguy06cF2iYf2Zl7KeUKKPIy5JjWv
Sk/xE+p/aK32GU/7Cm1AzUA2UQKAiuVS2kLpqNZBEvuv5B80s+r88J7DCAyyMeLRahzJvt3e+VSJ
q5BQ4bl4bhUfWYl9yYU0snNGwZNgCEN2838pETJKN1XQhCx0o9ZhgyX2FNLxq/qaFUNPtbqR+o9f
29efkGG9Tk6uiVHAeNBwrQqWYUtLtFE2ph95T+GPxQdmqMeVVH5WcuA5EAgMw5aqqRmFQCc0RwmS
beF23bLB5wP9YDkh89uALfY4uZ2QY6EM9tzEl5ypdzKe3sh8gjEjhYoWZ60qJa/hA049GhwAmLvi
yRNND4gIcxMVKb7u9yL/J2EbXt8HsIi4YF3W+yEeSSz/RHlgoGyuZFrnMWX7R6LD+ZJdHzvS2SCp
RmBP1maE9GjreNypJquooJdwSWB+ugMR8vErbZAqYXieuXu9V8l2zxl/ksZF3qZ2JrWhvISV+SIZ
58NQYPAmXzrTdn055BN2GiwPxBfCz5MENghxRTVT3MYR1GOmgsCW+bkrKAO7TLI4PdnMec9amCZo
jrDxVRnsg27xc1Epzjt7wXltiLL6L2TdoB4tOGI7oHMPrIQPQhLRyhBmQ6GEEL8GVPc8rkwCr0LI
cT92fKknrAVL9Pam6Cw4RFhLy3fAhDltDX+b0MjW2D/pbXRwNAeyrYxsnafP+Hm3OWt/OrKAYN5Z
8t5p8/eZHtN/cCGPamlZsL25g1hY+z+Yy52bXvV0ioR59dYnGNSF58uEbCaR+hNHYnYuv+dYsv3A
KXxocx+5QeHziLjl3orBR3ZK/OV9iq3qAqXTTG3uN/zSwOjshBbcPoilauDn4YQgNc6/uXlfK8kH
/iJJZIi9KeO5yMDuv6gla3UPisnH72TWdCKE/YuBs0gHmPiXQQRaB3F85RPbOUKcbi3jnTSAFtGV
d7iHJfqUD56MmxD9tqDBr/5AtiBulXmAATk4YBdEckS4KD5i+O+/YE+KxuNchs9XFcLmOCtev35O
4YoLyv1z6yUwhUHle27ZBdvFKnalMh+yIaDCmeklM4EcGQahNGoCsu9HxuRL22mpCd0ivrvn3wjh
DVsgH5Be7iwC6itP6LVnWnB/oRTAw6+VnT/fkEk3sGh3eHPp4QIPZxRgYYG5c2OrjNXiTO/MWiv/
B8J0yvx3/tkZwa+uIet7B0kb1SDsnwB31CSytxQHT7iycJcWFVJZGoRDHFcNDcKJFP/EXNY0U9hr
JvGchN0Z2FSikbyDHtluw09/36y8MJkCYL/V3//JIAwURtayue7smjxGeHoXAYJzV1GcebDeSaf+
70T9+kZl190QonYnCQRGq5623s4SZEegHA5wRigAMdgwqsj0QjkKOgj2nw7dvk4wCH3Rjnv8E1mD
R1aAxlxbjcFA5G+xbJ7MMCe5D2c7PdkRoPvhzUy9dzMus9TSF2jseGp0slpLgJh16o762TdpQwel
RtimVwzFzkkW+r4XJzX8osKoo+Y77VzAsvK3eoZiaBsEssoDFs7M9fAUDFyT0GCwMS12dp5GpIas
hAagIiisUHG4j+iDrH25urG03Zg1ecYyTFy6pIYE+46kbEdEe4zsTiXWg8HJtBanzrSC5o6JKlhq
xs18Zaycu4tVXOaWVuyhSNHtilvXqdIvVDjLBypD6bQWLhWYOEL9a8Akh7BBI/xw+JCoUibcnPB1
MfukxHW59E16c2kuFRhfIpS+Dp5xInJ3rADXcAtm7vjt2y9q9JUTxNKWVd5ke0TEvLkZZIDXE7kE
RGTmChVZCZTyhode0nJu/R2d0y9CwG+Ma5VzzRZzDcDfUVetpfMNagdHeEuwenatHGCjeFEAALQG
drFinMZGjtUrYT1d+FdYGaAaXMo6jAinfKvwIkI8QJubQzf56rW5LpOLqsq7l5J4r9LtJsoHwZAs
UhDO+wEjwcxFmTWVGLlFX2y/T4MKvpsiVj6VtyyR0WB+ZC9mbTmO1hS/Dc9d6Xupp4E50H7jMJDy
n3ZP7toAYsb2LJvPFPCrqQ/qkTovgLSV6uYgBFhQyvG2ozAyBkIbyaEiyWEkCorTLFPURdG4LPFE
XCCtB83fvISSoU30O76q2TaF2ZipD6R+nA+O/doOPBBh9B3xvuD+vsj7z54GhF7DFgrV/E+SiA5R
QfITftjk070zRZHaD/1ZkJwCQ17bOvDP7QNOK0HjKsPyZCXR+SfpdyXuhFfrc0vGIr9coqHFBt0O
l4+vX+az4gpscjujyTLiKoKCr7ZdTxnKHT/Dem0oHkeKNk1J0cS4dFGeaccHXDk2GTpCbDbjDGPK
IwgJUdKl+Md2M+97/xtEun8rzpsxwrLxFJRaV5euw9/W0EJxbI8LD/HrgnVqucuVGPLo4dRx1Aal
9i87G3boIsnZAG6fx3ahRHihfMTSS+ikcBU9abFAgQRckMJqx5arfabKwPHwC0BsegGvAKwSIJxI
ckMasnN0nsg8tMWBP7q/OZ9VwSSNGUXRubw5b1mi1HuTvpkfGreKakEGoizIxCkXEI3bZHx1N8Vc
L9pBOQlPMlfyZhnXLQEn7EQQ6lFWMB6pXIBEBoabMmmi6juySoFH1sOWxmIaPKnEfXjAByyST2lI
cykZx+ty/RMjqBPT3KAkyoXYi/RUxdyP1BMkWYKBNxuVDpLddlP+KZ4viTJgiTFRm6D3KLMfsSEt
Z2SxVRJEs/j2Djx31lUzybr+0cfjnJroVUxC0o1dcalPjqSYomoHDp/pPmGiD0wZJUMModTwyHHo
/xr7hlfYXMNWeXjQwRtw9ycuIgSvnMKbDMDje0/8xnoKJS2hnqbKNRFojA95s/ICvy91YmO8H9b0
rJjFqi5YUgIFlrlWNG4BnZtZR4htKG8XQdwVpSjbt4ZINLwYjuywpV/ZPv1Ib4P5sCbup/Si9v5b
fpo89L0+5qDQCV2jx3AjbE8gOATrdU320I/hnthm6mVfeX8S8McKWcSmSzyDt0qB45eBsyjXVfpx
rpMQ3QOrRlHQEOMLpEeYZ8Z8MaNsOduAXrVX6MbotZoGdelgHjM/isjQV5iYyjci1ZyvdHICA7Kd
TJBXv2tJs4yt4xlipf9P8lv7XLdbYhe98wfemLN6QMPb/U0QL02CpsjO0wHgZ/Mdl8YYOE/a3bM2
RsjQtdpV4aKx9/UEs+nPV97wpnzrepDJJOWUwj5+nAqznriQ8cOrJkF9dL1OfYSL2qOnElHbc+JW
VthzQBkIC3OWGoYDCUmguo88NdImIqbd9lnd5UGjC7Vz/LubemGG66eUuKjDkvYbwcgmerTk9VjW
Slioq9SfncpYImplhV7usZwaiRU1FoeZ0mfDApAZwoaVLyJHJDbiEwUILMQ9JUBN1vCUPOrOz0hE
tkDFNDewVftde0dzyMrDj6rYT9Q3TsGHSSYMw3cx7YMDZNUhk1hCEc6MmUqgmb5AnDb8LbHl28dC
Xuhfbc2VC7yonFYKF6naWrFoN5bsx1ZP6pHX9N2LINoqtIYcZ1MoNFon/RqpQq8MqmhjaDvakHI5
D/6W2//9KJ5hnC2hGUX9GcOnZKTanH7vgAS7EIfIeTTDuDhmnY45BUqA8Wjnh0C/C2gCQ8GjgKgd
m5SOHIHbjP97xT24f6PlZvZTaKXQ90DiVSDE6o1Ypoj72huWBNYy2wdGLl/cD5M9oLyqU14Y2p6C
P3mp8in56R6vMMgZ7obVUKv7Jg2arGOcqImRDP1tWsckjikElsWm8/kKF2Mmvz2sW+9qihT+vqKR
9Mw3WPK8BUd9DIW+EcGtnHExqFIE3q+WiIGT7UE9ZX50/mosNI93N6keBBXRBua1PkXkD34DBu9s
VAsEXhsVd6ggCUH/k5LaAV5fxeUAK6eSjw6NVjf0hUtOO6uyZ+eFgWuDUJHG7JXtQso/AwEgeDQO
l7x38/64iDwsZxv6OBd4Eaa2zbHc/34eYwHYsp88z04YBogA0K/KcGjQFLzXSM7RWa/A8rrBFzPF
zoQP17QLRw6K1DIXX5HgGavJYqheSBU+L5rU3NIKgrt2W9I9QDe+ikMpLLLEyLdoEPpqdhSwWqYu
o7mm+IGAa0mrucWSo7qcxQWcTFFjk1MiztnTCg5q8Of8jEvcnXsauJvAJfuOxywqbIga1nrx44LP
cBZwXKpR+lQW9IzhhhIskLCH2Vq+7MmyuAk0YKwMf56vd6YOhCoMozShSt9zT3i/XM5gUgZ5dKuo
jVDr0cB4n2myUnrH43h+T5aHJupWM+4QC38eP/hRk4PYp8OAojEZbvsllCIfaokLmElteSRufY6c
DYn4qUJdPgJxvhov35sE7zImfuRNERhNR9s11E5vjiSkVq2c1XH4ozZBk1UAAJSHKvKpf0b+eYuo
o0gtuAYNehdr3lj/J+MyzLxXDyNQiKLdPTR7kvo35x3FULfQgolQ9BaoIvEod0qsHppCD4nL5K2t
bnrdN79cPVdI6A04DVJXtwln8DeOtg0NwgH1htF4tZhxlEWBUfyE1s5KkWwXHzgiv1H1d2/2qKpi
4sOZlPB/UMEyQ5EhoqpF0JbZWbKhJPx7a4ah1Q0gWgaLh80IRnmcDmCQ0NxBH6BzNKn+woW2fTVP
AA/XVBktAAC3fBRh0QlwBH8KnyzNmZuEK/bQm4qHqDnKJEbcNG2ayZiw6i9aRhx8sEDRXNgD21fI
LcEpU2lYJnPsTdTZyLUHLKZGNYVr0YsjvF6ii8JErqrTOsn73oguBKKNbLah18d8kRg6EQ/8Xj8E
jCI4Y3k2Mpc9nsqmL2aiqz8Lrk6dr2BMqL5vR+fwMh2McJ/vVwljDQQ3whSGZ6jeZQdWJmvOQQeR
GC9L8Rha0BUEvVlAaup7WZNxrz727r/09atOHaNYo44bBLbkcPS0qWRuhxXAGcbKovL0bB+0O7J9
ENfTLy7tBiF/aLxNmw4XSFokl6vvpFAxIvkA3gH+B4BjxX/mHQvyjo5gQCO48HNAiYWf1DwQ5G1D
VudvvbRdUOEVe8AjVQO/kzUbGf6Mph3XLDPQ6JP/x6i/nD7jJ84rpWM8zmk1XtLUVVuMedduvENJ
mO15X6tGBOpUinYdL63SDkOnjbG++WFhLff57nfRRPmvPKXr4RmB113giJ0qyrmQKnZDieKdnl+C
uTn82yYHDFMPVIdC6NibFGiHrOACsEdtuta1n1ir44fSJAtJfUWI6KjvMFZKwKsZ+nFto1z/z5Cf
/rlflqnDS+2Mk5qI+DkJlX5pi/z0z6LibjP0ybANqCGHZ7H2o1OcLqGnrUc6ZioREmGBb2oArq6j
6oZu2OsAofIEMqBJTrDbrkmJB3vxZC0up7e+q7gWkJhdMM46hoWX9Iz+NiIiHmeVWjV0Xjqypsdb
UvgMWdky3vH6x0v2gfgwLWgu39XQM0JJ0Wwu0mQLgRiafMepMxRAc9TJbsPjwGyOBHbmxRaA+d0a
1/ypnQ7B36RkvR2I6eeaA/ZDZoPS5jf+5kbF74CEGp3D0akXgasWtYsf1QYediOMDCjs3TKMGo/E
buF9e/M4l6EptYhcIcxTmDJVDEmGIEUvHSYv+tPolZ21f3Vh9OmHstMgkCg3nJZmIJYnTcC6bQ09
tabLxTHskYTNL+G8OWaC6vTJJ0/xvm/iy11XP5leNiYzoRYGCUVhv05uPtiOR++yzFoJ/u2jgK9x
kiuytwYRHF6wz/T/Qp6pPwX+oJEs/HHte8+Q6y7z3pYDyXEHPblfi3cUcu5Dc5l/B1MRVk0whvUX
rBW87pNBqQiu/Woh+iVoOOmXZ9wPp6jwJZ7pWp7GMxANnh2Uh1xULoE3IFbHm1tcZEFL1TvWB281
gkQPD+b7f9wtSbHbtThHKaKmHv/aHrVaVuAg+LYaapPNVCIrpmo2oZR6MzKME3GD2ZP24Rt5eQuY
rufK9+d56Q2dujlvtxA5OUIomiEskOS/uDeZBjjRXBKmogUT57PkpnEerOs3yCSlM23XsG7kLMKX
yq58ppAwkQLQbrrSgeVch6AgAZj7kPoyHQM01QAYiHN2GBagfUfrUtFwX7Ugohjlwi1cM1T/z87x
tx/jCZCRl/6H+msH9Zyu7J6x8+B2i5Y08uGGc3LjWqJ8RjuQxTtV+qbk7/dFFUrk+GcF0hAoV6vf
wF+xDLsqERf/gEdHBxRYuxxQVMQ0BKQQak3EflH++Yvz4FF3PUSuZu01v8ohVPL+udGtpUtviPed
sFOpohAqY1fP3Ii9BOX+Wtcx3wFfmuI4FXgLW/uKO3++GeJ38yc16yHvs3aeZ0MgLuXasQtRsDC5
jEGv+rLrDJ8PZc1i+PDbvuR+jYZSo30a+nJBlZINkKGvJQYiYSR+kYkXMkaSdA5T/tQ9niUR5RQx
IFVFXEJviAN5gjUe4xQtwr2Cd382BiAtFiQCpi7KSFF5+Ja4M7MYHxXjrKy5575VJSkz0h64oRuo
tfKmS3uz2UP4NaPFMBO21OgtEu6ANd52sfgjtpj0YDbeG/imv8nxCt/ODjlQ6BcAuvrvxC9ooboZ
20+4Hf9e0SVvDvlhdHNC2mEAKXLq76+CWDPly/37VfGpBy1g4ZbAfRHQbREyiP9k22YB4J2GWj2K
9MP2SAe+Ip8TwRBlJfDEthUHq+8JOpamtoFP5XnnvAJCyN64i0nM9ieHTdoSfrIt5PpEgzXkgb7C
Nyi5RdQyaRBPbiDpaU3zvkwQy20sthOupFMK4veOWFedgNYIzwOFUfVVxWj7HIzCTva2aGEdvyl3
SAJNQtl2lfevY5MMKr8kZFuT0trNgmXdyDkkPV0wK5clXrlUnKQf68qkMEaXdTMOpTPJOtQQQRvg
uPr6lo9cHWz7w2bBTphE695MEMeY/wDcVMVWquQmGJOR3To4/wXq5sC3CCasO40SZdIdKzT5eZJN
D01vPiEA6LM4KuB0jPD+T1xWpYWzB8tw65Yrp/8mfW4iF+jshfmtd27lA1JDkoB2yt7+tMx9N9in
Vqj8hX4tHhnXe8FWdgE9LDPkRGeH/VQjOjJQoCeUcMb0VsaW40+aL7R8xod38M6rDrNqlH1RJgp8
uUf15THbq//ipfJ7XLu8mpj3ZEhpe6gwCzB3cVxGQ/R43cVaJHdkqVjYJFHvT7zGrFZmjlSxbjj0
XDPl74NznoDafKC2mIs36HP2q0yNBRqgB4JfN2rgjCbHTBSP4b2m0MkOFaI1mmD7tvPdhEGr4dKr
Z1y7VV1T71y90011piGjFK9oVczCDWCE4hpmh02PW4dXzKiN2/xN28s30rSHIb6Gyb9aO6bqd8qC
GtAhcxUcaDipQb7mZSY5YH8kyvLFCzD66X0tqjuhWADyWkZ/qyxy8X/R0A4JDdbjynbTm/ydMBVq
F8e5blvRtxZcxs11tsnZcpLc29zHhFnFIPBdXCvElZ2UEqvJfrse22N7Gjwg/z/bGHIecTJ5dKxH
X59mtfxPCu5lDaOoIKbQWr8Jj9yY5A/xIv9H70rsK8r3ao85YG74hH5OlISB239GQlffP55gL0JN
hx5BJAjpvmPdr6lGNXH4fxLmalthYxhd8xzbWBJa57JpMQhjd3VCkQSWwA2vdNCUzN398kzom/XV
Gcr4g/jWQjU8DdLFe21z4FkD9l9Rs+GhVujD5mayIZx9wf/DCpIm+l8PsZaS/oO9Epv4UCyMOlEO
EF10J+Ol+FG7AuxmmDDA57CGn8DUc5zBUHPXIPhHGKKFWLULJxOS3GVyLmuuxB8ltgmR1uaJ0MeV
aQnA1DusOtm4LgCz62DA6hgG3TzQ3X0Q0GLNV0YeDiM/lJVBflc98xgRtWQ8yujWYgrsAoY9iAA4
Jzvdi5/fTcfShSTZqap1JYvAWysI7isaH4ldPEKxnt/Flnljb0ddsrXQrPr3FfQ+Fizsks3w+Pb7
H92UD3d5tHPrAyS1+iNkilD7cd80Ic0K/TDfXSTyKkIdDwtxf+YGknGVi2gOumVEJZnd/DVHtTsr
tVxf8697tLwfdP6PBZf081AVJge9T81fHoFcXlUqZSczc1gdUJ/Y3ugJ2sliO+YidPMQtvJ98b7A
UcxtnTLvKQI4hLhbfiNRlkzxdRi8pOD55X5AhxbjGFEy3k7vdGVSdivRJDb3woY8dEtZNWRDtefK
Y80/Nvbjeqwbpyt0pIbNjECpKRD4a0BSfk7qVAeV5zyMtH0Ipa9gDUXkNXdETr6+uxCmyqvf3y+N
xXtqXvn/me9s0shqUIEHEZQ/gu/gmJt5jzPoekMA3LkQXKQo2B7XA5whgCQURfPevJPN33PAFfEM
0U5ShKesHjoOsLjUkKd1SrkQquR7Z0zl61Eg1HtALrT3mV6zAXweZOMxGbL7RnR6pX0ZwuAHx4bl
9spgX67CztTPJsIwMMA8WiPAWMiy/wBLKx9MdODedcsOzP7ft2co4p90sZcnyJBjlUxn5itIR7d/
8bYPViXNFTV+jSZIdQITqlivVqSM5Okuf+wEubijwY7jyGvFAkYCncLB+aeLhPr6fSSiefU9UYcd
HR0IU8tagsH6oj2xpPgdQKkuWLSCZyC0dgUfXxbASmnqjStD37NySmFUZUkhsgpVrvvqlf/JV1bn
bXus7/SkNNIHUfALEzZ1MxEZh7eOYJbQox+aFum7xvTYaHnE0/PSHL78Lf+GyVyjdNKVYg3MOZLy
y3b1tY7lVeXWPvNT23RemWz79rn2WvTF5wQNGQnAdrUOcNlwtsK1NDsRtb63X2YMHO9AK/FCd7Ox
zY3jcoMWVC5jBjO9EAS8OBi0RJgaK1NE14Yy9ceO5IJARWWmdu/ry7WBridPfNGmnHDH7FQ/2Bq3
ugOB8wV8smEf4F1jjx1qy/8kGH64UTaFzYU388/pzVM//jeKztV+KjRHS6FILKrrpEk+iRi1PCgs
8YYJ33ngTe2FJ0IU9M5403g45/wdWZM4UzNovfeP0mgIcVH07WzNHC1PLn4vt2XGy4poqMQcYDaU
X+rcIjG2a/lyj682AHjTPvmrWT+99bB08TFGxp8jcgRQK4hSLOknXruDgM63sykMdKuGZtoUPene
Pd4w/V1zEAaZpwb+WWXJ6VwZBEbSgkgdao/sCFhajYrS3llaMTlmMUQLZNofP4Ydu9qYcLbuQ00p
CGyBJe6jS0u9kmwJGLmzTkGT/Xe7WSO6ymHGObmbqw4uqqMZKr3N/xP2WqOEkX/c4JrPO63AO7wt
alJiNmgggrbhD0YCMXnNm/CqBN6CrKXoti9U3Hou0rylc3M/qjbmgDXgNT/h2C+KczRC52y/sMIP
ghw83xiBKV89WBpv0b3+BiFQek5H/GxO5oLc0ritgld+5/WGPSjkQeahuFJifFrV2h59aDnVNmtd
wY+KXHbedyoYlf/pCpCOCLqkUc/JWtsOufOhLkWFyQBfkRNVZF22QxoZ+4p40p0onh1bPb+CqviM
GMZOJj2i78quzjhnlxtI7e56G1goINmsB02VKgIQAp5aneZ+wGQFWCn4RDag2t4PsmPF5VcEM+7O
1j7vD8LKNzEQjdM0HsQ3kl5pOvuZzan1QDY2LD7cjE2rklFwKrQ7yEuHgHnbINUBxW49nskQasXL
O7GoKSQeidmvYUkSaE8uuRCS3wSvPwsxtHm3WP9jk9KrQAy5Gqx7Aj9GfiZtBUqoeKZG7R3/zjEL
EfSegDwuariZbM8Jg5lKJaA33P1amFgasu86dYMMMyKFbLL15mjYdoH9hF44Rgj8haEfK0RnVBRs
ij4O7sphQl5A4ukKY8d40c1MWqC98ITU1EYy00brDcLHt1BIzC7L9/ixXb/QRx3ypDcIzlhpf1Ve
5OCmVynczbsTiBiVGcUw8Xf3/FUU/O8y66rD/IfBN+VCP8vEeU+tcA37Xo7cKRp0tNbQCwp2aDHZ
F+1ghhCguOPH1j83/XnYeWgqTBAtikkS+R6UGrZeeODY80AsOU0bXCwA6xRIoFSfuelq44PcoAoV
NuolkatpL26jXWAv3NjPT0a2LfX9M5kmufPeUK9LHCRQZRa0pe7R3fO6GITRIEQBrOSwcAb2UF/N
qxMH8U6p4ffrmEWifl9Th/3N0ckYNx8njOzGMQyIB3m9/2CN8Wmhq1EDL/HkHLc7UANg+z3pt7EF
LzFb81oVD5ZaDpYSWgJEOlp2ljXiut1cHsUYoj1hA7IZINEC56eh6vhOYsO4V0WX9CsZJVSO178Z
WnYQKWFWsbahDwnQ199rQsJng4o7tErHA9nHGn0KZ2hR9NmNnn71kNMVpQ6LhYpaGyP0PSlEkyaf
pIFZp6lE1Sc+PURvU85YW4G1q9xJ3qOVJi80tAGJnaGMBYcEeWiPz9nQpMvPS0dr6I6III/dHPtJ
EZPTwoaCvhgZ+xB4DDh75wAKXNQcv2h9z1QTlOeT/1/jzV/WQqVOhUe+45KGnQ26hgobO99fOMLA
kodZJ5DCF9azZF4dKtJk6VOfJ/4U/PrT644tcsfLTm8OSrqzAgDwLfburokRoc0GDyd5/9lGYq55
Uc+NgkIOSsbYoqhtBPLlp1EVjDMS/hZC/6nVlz/9opBEDhqkTNtytZE2Ch3lgTUCqISZWHMPpqi7
op3kAu7FEql3nANv3XrID+Rt6+47XpvHhFb9jPZKTbngWGHtbT8mzhX6KCCpRUwMRHHMagz1vRZt
nOgpevyBA2vqBPmqxlAeHhGLVFouQ/uFB0C9zz5ARWwJcpITpQmEILxCQFGLOP6zUzC499+WkIQM
omVpi4fKVZWVy6Ocz9nTJYxX0cd0sFPjAFTZznSNRdoAMVsQd8zIQ3cZTLkRw3q1hL2CiCByuktp
E4YjJq9F4hkej9XBOziDMgfAsF8s7YnXeuGjAtdL/k0INBW652nYgpZFk519/zz069ga3kqUpLi1
mehIZDPJjq/ANzzRR2ybCvjsax/EWvPl6EWot/J/LNlILCUiL/YJAzYNUErdUtwDMiCc1n/NtNCV
CSwGadWkLZ2cShaF32NEwQ1JTKk3ef8JZ9MXXQj/UYThnqw7uSZCC6bjW8b64Jr3cf2T/kd620TP
eGVbi1Nz2hCHAFHtl2U3/U0ANod1hzo5iRhlPynBcjYi4Hu9OF+j5QKqG+GMm+tx2Dyg+x/fKOx7
eaYcuH/KQpj8OAhMkvI4/5eWwD0uwwrLVUN4HoFK24NdvdckzD2ivjLRdXGcgpYwoX04I5XFw9ZZ
tRNPDCyPNhwfU8E07f5dbAeTpJrzutBDhWjbJS1We75/9Pa+yg/+ibU7LqqAhj6PVQLAAMQvet/i
bXLjUzWHXSfep4IrxlQn7o/hDS2BYjOxp0fqeA2MeEEq9Y1WhCNRi80LXsL1j6CCI2tLJCrbcOzg
FOcSP7TZxIXlWIueZIrTVNVGpJ1k2vJc8CUWExrxfOWiRzAbjT2kmGpPtq7N1FZWKARDusKzmmTq
E64f55mj9ZpDPkg5tNjjMDLcTWaMYc7ApbEVWDUknniBAYBFPEjO4t3Pv1z1AdCT5DaLr4gd4Q4B
F5hI8qkUEw5gJvAbRuNuo9e3QRkDPiTTUdkAJ5c4OSYVlWmJqe3ca10uv+u8205jngKQP4XESdGr
FN/CX4w4IASMx34PKQDG1Ug4BTiGFfP7OWMklNJbGJBTBdjiVQxY1vMJ3oDjL67zHNfC7A4FJhJE
Em/FEwY0mTxBXv78yG3DMb9UuEE24ySq/aCz/JxlgbbNpJZymmd8XcO9Yv09RG6cvPJCdr6yGcyv
/7hTMg0LgHoUjy8C5cdzHQB+bNxLR1Hv9G6qc0N6DjFRknA8jrw4n3bY5QlEP2UPy6yySU5U3zCV
KbX1oI6EKnoHMYeZ3vTzpJEew3y2biFe78/S21WtZlJpSFpprOOPybrAR7mRTvGRBYLlJDrZK0Wo
DxzPf2AvuhKFPzCOJQ7ez9Rj+kqI7bGVNfMq1CVG65dyUxCtv6salavq9KLEsalfZwPzyGQQpxKU
24281QIOfE6kpaeyGGCX1ufwg+s7RX4X7RuS+qjwutuFnYc21mZHp1EjRvm5OaUS7c6RXk/uyd4v
lkiK8uITE+4FKfWP/kZqfbYWfwWl2aTL9fRdkrWtbM3OLUtxKE1JHWSkFtPvxomFyJNkhb/m1188
rqmlVP2N1kAOcphGVjlS7Lmc+TQ/o0Nx3loQVuCthfJaWR/SECZ+0CfVzx8/zbhrGsas6VOQgIEL
j9zwdjPFj/oMuQ1rzthaRKOqozENkcmURyqdj9pxlFeg4sPuKza4FwYtidHv5Ccdyjdgkv5CCKIh
fumwnnS0njPbka7XwzDRn7gao0rf8wxxzKAd7veg4bV2s23cg6udIX0Qropxt1U7gZeWxdo1T2Kb
cbFniThXOuTB2rc3oU+vOQSDqSTi9oY0V/m0mYDuR78/+18K760mCwSh7kWB3LAyoiQ1HSiYEXgf
GJ1cI7AH/Q0drUyGar3W/xdKvmelXJpWhUDlm1Umy492nypYgJVwxsAoTuK4zMMEqyuqocCwdmLT
nIL8wwZmkvQ8hkZCTQYnLKOyh0ZLBDn1qw2mT6Q0Dls0J0cyLHpRNCGe3n0Wy/IyXS8CSHZKR1Pu
53MPd2JJqVjIN5BwWHesbB0vVQojZj0KuPkTKtVaaJ23NcyQ3UNRHl4Et5OeUa3yMysJfDrRfnyZ
te+pO4uEDWIA0tYc8d/dZBRm1gKMgiP756uWQEqOqnO+EMKcuNFwkjKvtNt8KDfa1uq3/UI3+N/A
Nyi4M6FDKrsz8jwSDdGWqW6zqCOYDyWhm6/ZoP3GEzq0Lj4e406AqyXpeXZHLXyIW1bjAFvzi0Nk
GJoF8RqtKhXb8FmvJ2eq9ByUmfsFpXM80lQEX/1ubj3RQtFSTqoOHDIUwlsUxSeCaSijrEPjSQsb
xjYueNhJd5CO7tgPh7bByKtxJNT9TY9l1EeYXx0hJY++cc/awBlreyzy+SEyweiWZ8RQ0X2C+Wt0
LP1B+D0NX1o1C9cQbP8dgyoPFFwyv3AzSzRqJassc9cpnt+O69bhg7MncKVCIEXqeL2rxfDXZ5eg
X2cLqzP6EjjQLtL1ihOFyN2QNfnm5jrVq91C8qqIwkFlr5MvnVSvmd4bLqVG6x8rrqriAtdUxXi/
bzSblh4alhXEbPfRwl1ok5FU0GjO5YOba4Gh9DUBFqtr2apgmZ/zmTwG8RCbCX8IhKM1zl+Jk6AU
B1Kfq5/fp0dhDrpTDMFauZhI5W/2P92kjJbrdd+VTWpG83ggLFX9zjYwWsWn+aH6F696JJuxklFW
PdklvJZ+PVkc9t5nP8cGAx063x5wE25Qb1EJPEgtW+jlOgwhfTs2Ji7SMSbIbIOImSLjy0VnRNgS
z+WzVn7jh4wNETDiZS1qdAR6O7X0e8xQrrDX8aZR0gX+lU8gKZxNgsIlAgsXa8sG/Tqabn7PVFwe
/TqGpGkd4JuTd+sD3BXhBg0RuTvizm3zQIYNXvZcS3sR6NHD/NBcVDEDtpGpvSQ7/kEKppJy1cqI
6JoV1nuOnIh8QBp4z0HIrGxyfuzcy77q2zViVcMoOKOVvpZBGyF6ictc+X1xgUcYVU68R3AA2WWR
W4CXCR8JKMlhew++Ennn+2R9ydHGtpq+oYQbA9K+QCz0LGGOEppNOE/x6DbUsyxIwULKNF8McLIl
xhfm1EcaCAvnPGHRGTHqmxmbHInTIvG3qv5Aqlb4QMBa7JhelXaPJhBds8dZvvL80p7aaJHVIdDn
rp+o/UbPiE76cCPCPFdUks9psHkuCJJHopH0WtK8tOK7+3tNzd6MS9tMco6OVSWg4ggById96bPG
4mnjZVBwkXoAHf+3ITz5L8RsZedDmdPvwt8v1a7DAoq8uro3/3fktwV2sNpqZZMXsOpJ//t3cKtW
DFvqDFj5dLyt7cNFLI8zs9z0jQFc75UwgWXp0TzCR2tE48vsLQ2+nFhYNukOoTpdUHSfKdJ4mhBJ
M8zEBwzRIs/t6heFcbwUjhbGxiaMqHWD0z8aqGxayzNSRMzehYxOdoa++1btOpvgIy+T3Zr7IBfi
QIZMWlzSOcJa9Dw8oWfySwi+iiUja85zymBwM4AlI7tzCuLbbYc/RGVABjY4mq+r/PmVDbjqOEps
9/a8z3c6ips6DLeAxzvN18B2TWiwro+KK9U+DZ0ayRwOr8LDxCTPPEC7a/akv16TVVP7wQgXgjeF
HvIRmnYUgUMRNNkcVkYDNPc73r2ELKEbtpp9BHzRfINJNvhZgCEP+E5OOKDQkcZATOWqtbZJsdRX
dcTAV1ScjVq0hh2hyt5pT//ndfLndIFCySMgpb92iy+Mjfn8g/kNwXerxqYCcjM/o4HwBewq9FYl
EhGVc7WgsXA4V/MUCOjsEQIoLCVSRiLbOo5kp6jbfDQ/7juot4I+wYC0I2ScC4RG+hxx3Szc94Gh
HAhPpv39dxAJV4MgBOTqWsOJrRqPUhmNf+IHS3+zk1YroeYk6RP5IviWD89Bxwv4+wd8Nn0js4NW
2qKNBb7vqmXldJ/X/DGmdjLd48O2rqla7bysanFluOqey682tTN2U78BvG/xowHhc+fxvTK9LzP1
n4gi6A9VpblBF6pFjTA0zSASXHjdtlUdVbNTb3+Rl8hxl6f3MQXIsXWM3Nkh4hLN9tri3gkp1B4J
lAIKY0bS4L2Cns7K3Ydo81nNM6G90ftALR5d/b6pCH2bga+Gwr3muV6XYEVqQ8GHrK9mSWDRx5H/
mlWK38VfMYeq3jl1VmwSNSHzjb6G8BXQtrnTZ6Hx8aWP83YpLpDqE8/VFju6IxQ1e6q53E/cL0wc
hqJHywkMgkW/JwRhGXJ/4qNgHV1/AA9tUfzniQ/6t/KgbIUJWeFGEqaMK9T/cCZ6EPhabAmOj2pb
72uZL8NDLpzfINubgTdrgqPuQZWfgSdqUU7npknRg6QZ/54gl1CCD1kwfhdxvdCsHtxwDiRQXXv7
LhalBwZinzxS0h2vhcuDXgJGH/JIoMPrBFu3285xjU2ytP8zdXFvkkTcQpmSFjW+OSdpj+wFzJ1O
fiuT1A5ZRN7fctn/PTDNvjSzVaZrEq7jUjzJBZuYfX9vXI2mvAX7aKqRD/LDnEVKkemNWCKCo/wd
oAH0msXe8a15k624q1YnnucTNxzjMjl2DSZo0Yi2Akc9Nr1284QRkuy4iJTRSqJ5e+GQYYDgnOyn
yuqArXRr//tqEOSJ7suk+k+Q8stinVtVnftbpsxaQT2WZEfTFxunCMYjyjREYASqkksRi+6K5NmP
v5We5gv8g2ZPpkndK6eVg/krvyCZVqd8SL9SDRTLa9RYYTBjd91yQq6i3YGfhja/vOzaP7niEAWb
VVWzDeLVF/B7/C8d2ScwcVD5lDAKlEWB1TNVUFSyfD3oog4WXk1WMzEMF+GlDCmo1em0H1EV2M1s
1rT9aWEFnfTwB1LqLWhmFkmd29BJ/nSIv2n2oEhoHGmYmBgdCg5HuvU7oG3BoIum6HBSKW2bmfgl
dTqVtpsmKMMFX13ZyiwpnyhAT0Ac2uimWVtsZuuW8aKnpyB2ya77UZ174CftuyOYPkaKu+h9NAeh
J2rB9uQa1kmdxHQSOgBJNgViY+pGyOziJhq7H16Eqk6I0Aw6LhhQTsGWrYZ5HowEckLi/anw8W00
/kLn/fzRRUm1lRj477qs50JEIJg4lp6WwSLiz/akdDwdCTIgmYMPlmN3QY18laRcruS+T96OxJR4
9U38hndfo2wpyLDmWNDTgg/KhZZnM/z3INJVXFJ6HKmjokxbFEhafNmnSsyryqsOICwsz+0shOll
TOklnyvJPvBlhFcslg6ZYSIy/v73966XJIeieAXn/lYsgXYkAhHRJ2HxohPR4Fzj50nePSOWSxX7
75bQKqiM78NXYOpXpP2zI/EHmJi+tknxSf1v1a3PRUDy9UpF5qk8SWeCVnKNiA6yVCWKsdhkQcWa
ZeyQ9Ea/L0ItbWspwir1FvAXrc3gxUD10k9r1rRviIkg3SyP1eWHnMUWPI0pwgSXUDX4T+sjYg1M
9wFQAaBsdg9KhOoUT3M/nwgiK/PgIRRVe4LC278T1FSMh1PZtOeKU6gxpcPDEtNf3Zacd4WuzaDL
jO3Poxa5GsoYm9Bw6vQT+UbvaRnWbLFZyzYonVhQyM57yYNRBVEOZAQTSchuEULKn96Pt1a7vwu9
3fssoplZgWjZQnSpYLz3MzTGMnbVDks44QDDXZyNI365yn2FeNEDl4pU3B69nQy2mUqW7jWPPz7a
EdzeIqhXTqSIsYnbqJb+cgbNk822NkWabMKPnxziNGIbnJidPnlAUvTapzUT4YLRKlHCKsYh/JKc
1n0Zblv3xOpRpStrQaxgSeKiXl8lpuH0TV4RgTt5RKlj5qvmv7RdIx8/YwI9kjkZx5x/ieYqKt4l
8SzoIPv1DHFv4un9TI1Dky9eIhsGnLhULUowoFQBx+5m4QOXE+gDQWCw3JplNGXMgFw4AnYOoOa2
FWjI7yPcbnGGwGAr2PbnFcrviVKShlYuadNNQiha3q6w8hjRW7s4y3HqJZ4skp/U59gfVFxzlpYT
0VDf3OGuT5cGgSA1xipIn+TEpXjOahQ7OHwYl0NM2f+oC02IhsIiY+h7VJjpgqv++8+4Dh2oZNHu
5MrlO+2oXEQKzncy8b6ZVii1mvL/wCPZTEqEKgitDaLNcg7ncVBnt2D8xkiqaBo/IuU0t8agXQIL
SsKbXcBjuKYHTjK9iQJ55im5ZLM+TlHftn4v5YagrBVki1eqAC+OMl9u91tVCR2qJ4OFL3qnWoR2
eFZCOqmw/DDrxq0K4tha7Etf0m/JuW0ciUbV+CaJzaWSnNlI/K8J9xhqE6Kg2Ay/Ra+yQc3s1nFI
TM78k4uFxd4KHSy9N60JD3Ysshh9zuiWit7hZ7FesU6bMgy6J0o427RPbyevvgUK6aUWC5qxy84F
LJZO9ppo/d8HkE5dw/ugtajt+scSqwUrFlWGR8a6A846s/EM/awdOs77YDCiswEYBTMh1UHRqzR8
hH3+8soD4eNM1EFSkQ5DM8L5QSmV9UNpYtY1lC5YvTvDGdQsPLLeF8c7PY4XypNxCQSwKk+4Yrxb
gLCnF7RLJOQhViFkMouSG0OmrmoW4DfL7fFxZLsad6uqD1SgncJAlsLwGMH9NiBTdo19iAKGMGG6
yaQz+LkPEHEvAGl18l/xqZcJX8tqzN1awY4Hn9JUIkxkIpxDlERbXTY2WF+kxYdaR1uWP1PQbBgo
XyoNpBzvZMO60wqlRUHifX0WXcVtVo8UgglR7NdZuU3elxlhfJDmEyqE5Tlk044hQre6kxfmcbZ+
E1veH2Ut0f5ncl7Q4KAspfhJ4L7qw3R5gWaiFPujNBX8DKJKo40KeO1bj5Rd+kJa7Ei2K3c0qhbj
eJ6z6zwm9K1wPzjrUchU07wu/eVUpg0oMY4gesknT/5xMS0wrk4/d/E3KtPRMOnBer2nfoGvLqHx
En78rTnDRhjOxSkIjdB30btvPqRpcWbBMs6xoTGZ0eFXbfQV9jAwmXMWN+8J2Cr/j3cL16PQRoHp
6CzupdwP1HW8fJfxJwzbeoMo+KiqLpciLtapggUCKxVw1yvX9QNVkQqHSgJscc0HspYETIpPDD3k
cWUBXnxauT6eQNchrB2f+sBegKKCJDQb5lh5e1rc1QIHMD608Mesa2xAdO3lpel3B9Jo4z0eOB01
o4jdem8CbTRE0sJZuAuIiiDcNmU/A2WiVRbk+o00YyIdcxisOy0tYSXJEVL6CMHsj1jICPDcASJZ
qFTPoHB+rzbSf/OIEklb0on8j49hrNPj7Bb3NDaafbH68sMhkQNZyO+Ix+fBtSmoFG5yrFixpseB
S5WH3/eBaxHTmQrU0yVRxwlnHbe2uvXrsGRKPBP38aF/lL7HD16X0lpD/GetCPTZ/FITG/TPue/k
qn+RBNGDrDfoGMvWDO0RWADfCVejKLULRh/4btSzKZjRaZXqHr9+rtSkyQlaYIOSdjdn1sCWGJld
wAeLBeKvkVk/JFKV3itwYPhSZIhRkMTM84CQDaDYSlDV/BtjXdtrbGLSyumjcs9fd/FQcTXAKtHL
WtwAqrpWYl4Lu3lY0/6bFwBLbMfNZJNuFw3uaAJBLas/ljrNTULH/QGSN8mCgRVTT3GSYQKaiem3
v14wM8V0ssv8OplJ0iNipE7squ5WeurJxN6gPt4Y+xtFKWfkqPEUpMU0Qb2c/EB8lyQhhBuTGj+3
2ddwCNngXFjEak/jx80igjmic8mJvEmR24CuzcCUBT6b4N+07MXVJksdmDfzJM2uk4oozNAwaky8
hWcolnBFpaM9dKJFMBZcGcMgBpAywefWTocS/LBOipHJ/j90mFziYKTm7eVdA9rFDVZpXECP1vKX
0ISyM4YBD/R3xQsAunZP9nPM/daTda2ARZroWxwcLcOOKOyGL3pS/qc/Uvchbdhc7asNmBhEx04o
TzIgTh/o+obuiOirD/o4UdlgUgYwg+m7OcXD+ZmjhxZ2/A38JegFmgd1OHSKM1cUjEXrYOIUbMmC
FJA06jICdkzEVsGQWmOYtdRhLQUDpj/vMEkJPD6WiIFl4AcvzR+9aEOg0QWvd9okoI2cTIhM0B/8
2wNCqn5rlzolx8mbMx8W4WJLXeQfPIno/ImYiT9+hZQwNbSrRI7JZ8Yv0jQdRpw0k6GmjtdgdlzV
z5Sd+zg+0ykDp6jFg0vW9jjPYlyxu4UEOx2L5EcipUi6RF4l61/J4l0/S5QUKHx5x7+tFiD4UBu+
06HIevDc/a4KxeBnhjF+P2TzXiagfVBJyHNgfcCHopn9jCK0e4JPTUaSIEJfo5BhSiWWqzj6leIH
ollC7wEocBW8j5g/6CYdatfjqb6jICEgX9qUmLhPyoWZS4v4Z7hMrD0UC1QzQFekAIpaE7EiB0fe
3VZG5W+rRRvLz4YneKXABQ6cVbgA2tweye7KI6m2eUFW+AL0+uCzxtPY9NQN+UIpSPgGxXN8IBJM
RIdf1PNPwk/UZen/y3IXYgUw17UCvuOC7uXRirrZtcS8D1YCmMjmoUdU9zuiepowBPjTq9uarH1N
USTtovPI1vmnIb7HIvAbSjSSD7ONaACR763Z3Omap8oE/GM1pRTpz0N9eA35ldx5hXmc2OLLtu33
RUigbMqXv8S9d/5DnAF7sWcHp85kwBBCkyYkwRCH0y9n4yk5CQaHma1IMNm2HByDrCyzjpXkTPL7
3Pt4IkToZvXX84C3y5EEfskdUeyh8I05hRRRqItnwugX8nD9rg9rclXjEqGc1gGaBGeclYICTZyD
/IYYvsrqiKHMj2T6akN9YNQgGuJHklaAGCxvGf6po2hZI0owgaTzLEE4QAz6c8mg/2xoHixmVzuo
bZorWZF5UWrs009M/TL3wRWM9OaJfHLfI8veJS3XpxZ8bihiaX6yWAWPMR8NAb8WL2rp6AySt3oR
8Lm2DYumqwsYRW8Rj+sG5PBc0KOHnEtV4TtyYbEXmuVssICJTcEAMbhJ1mVA0MaWtz7TgR7/T9pz
Vu3HCQXcBFzn3Zf+79XVfsp23/iLSv8II5xOXKIRRzY13f3HwY3jiT5ue1UzvyLAHSSI9S7Zhwkn
QiZWuceO30gUVSVu0qonc5FvcFeoriJvSiG9jaE72EvEW5+lyVSaVZFxeoZflRgO7fB09yDAme8d
YiKX/eb8gL2TQSTejyA/GWgF5AUkrkNMBV/1U6FcoamYcEd+8nWgdgu6SpAkFoxdLrQZWs+Is18w
FtCZdyXfptuP98Ro9Jt3R8lMCsTvgbLf+Y5EdobXQjwYoN9FeuiMbBmEbXqH56k1BeEjbVRNXsFw
Y/2A23X8zoJSPenOI89B87daEQQ3Jazy8lakrOgNBrzzSi87xgfDvs2B+NhnU0egPzGj9+GdCChJ
m+d68R8/Psjt5DHR51Yp78EmUDAw+l7W3Q2n+zc0Un1+mnngX8J57zSaYtSROdNGcxJL0li0a9aq
mDJWH+NHXQ0Llc2sKMVcuSyc+5RKfa9LygwJv8kFkgujvbNjtdm55zyyfAHMRG3ixlKCmZ4z1TA6
PYgYPYD/7wAhF+nVOY9g90f1KkH5Fx9FuOp91pef7XzcieB96tZbIBigBDRZwJzaSuASbSj9mITX
L6AwXz3atPBsCNAfCRgbUzp3aHNydY3uISzImaaSkI+GEwt2sBwsFesv/3UndseNLvsShd4jOLJj
5qaaFvWJSQx767ztT2qQtMPMmIvCl3KpVmkthUtP2n8VE/3DovftrJP0p3CTIEj5f/9PHXnlo/Fd
szX4x916/B1Cg0N/CvCzUABtmfRTxZPxegH4PnzGWrCeJJcx3mpe2duW6WklSdkFiTnMNgqTuu4r
7erXNHReegS9KctaVbd2gEeC/tQ4zuQtyySkKvD/AGhUmORuS9H3vpBx2qYcag7EN36aSJEvMfJx
4YZQ88DrCNhm/cqzhXFiSJ+0R61whWl9akaf4yo5ajNsgv8zwTlXcS6RVqaDGNv5gH/nrL+Yl6lD
+L5oKdnM7K6pSO9v1D0kJKCUAhYFjo8Oyh0PpogHgVj5QJzUzoXI9npDPgLR93N5Q1qbNLgM1Bnk
Byi7wO3QTjmWjD1H/vNCUigb8x0EjL3vHFee4fSWH8+69Q98nEdxzdayNPjqGJJxQyrAv3ANREAM
NZJqxAzsPc2qBf54oq1u9C+DgGCfRsSTryZo5B7/DKWMbMuimYRYUCdCOPa6pZWfNqF5Ic73sidm
DifsMfvgIgma4gPrXD8Q79d5ovB/EF4hBeEnx4VhdIetVG2Mh0sG2NBpY/HrZ4cJb9Z2KoQrJmG9
vHxy6fAzjTTGbyp58Vs8pnvxISAy+AVbrdGzd/g4PLnrA+iX6ILEQS2la4SdT+KMrFdG4rYYfo+1
Dd5WsNQg8fGEy6GzvP1WgnrbnPWai4HUorGRMmdfwlgace8Hjx8lFJ6osnoVokATLyPLWETstZ/K
sUoxhAjACOhF8ag4Aa7N0PO9ldWyMVt/xewO+GyUKpZaJViTkgNwMQqNwCQfilzBccChADXX8G7R
o7a8cIsfRvPdsHLuSHq59jNld1uu2a18vuiUsfR1iNeHBsKqy6m1xqDqs240rgikFEgObRdrNwIU
ysB8UtAYojawdi1cE/o8m3S3dDOkkAZjYB8nbR/RS+LYvZasft8+4zIdND5oHHphRx9TcaDlmnJa
ccWDwEKV01wwgY2HMAjFIt0JxOZdQi3neD4KEqOgoSRPcgMJnjUZuPeEJwKTXSNsA7TNUtvClMMX
0KONm8jR2Hc5Pz6QhQH85ANe1nSp39/AXQxQEZXE6sXHPdgWQhm9i1L2DX/jIwdU8NUrh1SG2eHY
k/20MyyD4JaCW31pO2zWGWzXBMP4Y6lBHfyOthrcbZDr7Lai1a9jJXUHPdG97j+HlX9MH15rnw8a
sixPUOZhAGP70CRPbvWnsBv2n4W4pccktDY7i/wOKZL9nylr+AKfkLkqq/yE18F16h6apW2GRrzz
UVn4290mYHMx721sqHLhQndMyjenr5Xlw27LGRRJHGXsYr++9cdM9H2OdpGfRqwIN1Ezwdsn+hXn
Z1YMghqHZL71FBqyq3MsJUpqEPuUCZE05nrGEt6B73Url2mOvV8qExQALObzhVFaOg2+wLaXc4G8
jSB7JX3c0IEP0iBj4qMt7uAzDgjSMBavauuTZKxq6K/iJNwTuWUB1+R0epIo/hjeYPiXwO7INvBc
d/IS/n+R2dbJFfkNunDkDY5AGu6xB86cAyxwGYGqvgXXmBuO446uNyhtmg57wER8d8lSSY1l4g3g
SOF8eGfkAMxpqI4mMcgVzzTiV7VapnkLiXwXfxDhMfJapCP52q4A27i5pXy0h4CnMAf6tOoHBfTv
vPLLmt9Bx8KbErRZFd+iyzdVmkCS4mwlJdNs72fV9JdgUikG1oYjL5OI50H9uvUHowHMrXoSphwk
Rkwd/h/vVTZ4wfhFIUOx+saukg3iBgN2Y/Rv3AynfJVZt7V3CePy+lW8HyEXF1TyX4mpVdTl+j2b
XPwyjJm6JPLa9o7d81r3JNxE2mDkFWCjLzdhtgunN0S4brHCdEXZeIVceALPTk+RrmAAdop489PW
C6y52g/VVW6sgVdo1G1iFNBHig1OhaPzBUpGhpJ8il3n5AcGfA5JIZbi4MGlkhyoYJS278gnF4kK
jILEykhBIkzUD9uEJeXW0hAoEPWRCSPMzjX2KJ6SN4Sb4Ndoc2HNlnjfgpwI/KOz3AyHCinLzPpl
ZAfVFs5QANOmaVhbW3yPlxn/p/6dLPM6v4lzQbxRnvOBlvvmdIQ1EV2h9pmt+RMvZernVWr+lSFz
sSkBiVSvsNx2/OXGPvRGy98RSJYWwLfkvDs80hXFzt0iHkZFU9Xp4x+CHWVIlUAhzg3PDaj+aISr
iir+pQ0CTw/bnHh60bDXHMKfIcdK/3D+2/kMrZqFF8oMGzc3jh7h5PW8t+xAIpc9c4I9EVdZ8tdU
bSNjyHKh5ZoHNGyLEi3eQcNgJ+1OYWsv0xny9h/kRYdsoo5ORsJ9LQABXOv1OoVOMMdt+YNMJtnt
o7XthwW2041jTaG1EDqlNWapcRn6nmwYyqUp97JH1qw4D0RIfrQzAkrI0bS1JIkEujwb3YRyfXyK
Hhdshlnle0fxzdiT0HwXeO9d4shQBFPQpQkG798dLhasyKrOdAicywv1+8yWBXZcBz9p1xs9m9rx
vwEM2FcvQ7v7p/jggxUnnq00zvzGa2+qbWjcdBwU+nVvb6cpdS8+382wAaHigyRS4JIlFxX7oIH7
H/0UPLE3q+xSpJSA/5Y7aJ3NS7EY0JmDRaoN6/VmyJSevTlC6pOp4pnIPu9TnJ7DljZ7m02sp1VH
a3PXZeUGHzQ4VsK8Oh2V0Kgx2R3V5Heq4+YLph3ije/nDV+DxRH85Siw2jSUeUE7Cq1CgHYt/scX
80qPu9fqzgj1WICe9vHcDs35F0aweXjjpAzRQ98Eg1C5H87oSXQT1Kwag3x7StNjQzMQIvnVi6MV
GTbRJTwFDTagNAyZPZNCRIwEtK2yLUA7QTWAbu4e6y+wAQJdPWAFKiVsrd9DStSOIsAFibv7FFYP
wLtveWBrh+1tyzwdeyksUUhqPbysaxDEuoUpp9LSy03qQEYwEvrw46BLw6g6pdKZ3U3HuEQAu2Jh
+ECmcfgjvgnNtvcJEyBJcHWoTODSktPFtKJuigjtUJAzc/w1JrgmGL/KZbgjFtQKyhSvHPs1lsnh
c4VL3f2cwyESFxlldZLtDjcMJhYWmBdhMvpuvySofq2cI0hIpXAcnkI6327HKyB2b66A3pEoHylr
qtHXh78Qup3U6FgBwNrzaHFjVuxDuWx2ymjrSUYB5WabMP/HSB1S1KZqljiG0srn4gUzZrEnatVb
NPAl2sBj8ZGouyvKlUJPmgOqIn6hlU8RySsoJVWPbCiXFflfTkc9CLNwVWbGBhlykCH/wA6mwdRf
uYsaKsUCjG4DRMCvzkHpVa7WUuTeJyG0ctwLuTM/ETWqGNK9xN6ixqw5+yYYURtS/Wh+ytMS/FDl
ZIab1D4litlKTIWLvTLyniXYDO+O+n8W5mwlj9l89oZIKFT+3FbNzgfj9XK4alIYBOUa+FW/3a/0
3b5o+6NcImgsbvAyL0Aabjl7OlMFv+JZ2TUYMv8MrsVtaFYWov599vsuR35PeieJE8+ybsj+ZqrX
eT97/JPINKsOhPvKrX0Kqdp3SecTfE15JSavRTeVdzfMTrKIa7RX6til/6E0TAnk+ow3OOVXNdfq
QglpUVjCZ9KygUdwosQ9ozn4zK1+PTbU1VLpFBcId36FOni11PpXeDaskDnnRtDwSH1+RvGEvGAI
iYq04/FJrVhR3Su8D1Sm1LyNt6x+67PJrK8T7VyNMZB2tnnnkpqYLnRzqsyssaKdehD2Fbi5vuC1
OZZ9Rt4KdINw2jsKwH51R2ir8UksE3/y5ljKIGxwcaHHdJ1E0fNpETeCX5xXhtjnrk4nAMMoWZZL
9YMg4TRAFzebTvqWTBC0BFLV0C75fZnsJw6yruzuFC5tL+xOfrBitG3r7aGqi257trYYPZPu4h11
s+Qk8Yjv+lir3u+r11x2Sa1Nqf9I3K9we+YiYLG5hLeNiSZS/sxn/pcYQZVrxFY8Vj69UQRQVOUK
ZhT13jKtj8XriQeWu9xgXkTsQdxgRP4pa+MIu5U5vLUYrC9o5EZ+7eM7cFOa0hJKel9RArHC8jQl
jAStwFUCIwS7aysyOEsNhve7Ohrf+wSvUG11+cFBh5XdIVO+oWtOQR91cGmR5Au5uEdTa7Fa1x3r
frhXr7dpPrpiDHMeYp8ayFce7rPm/+SaHR7fUNStlGhETSlzSlDHgW/w0FKm7UI3T5eMncpxWwh6
m+B93aPQO2lAkSigTpZfvihnGeFvu3GHxrb23BUB9Da048dU8Tmk/QeFq4m50ooVfhnnDPC7bDN0
z4ta1LHkOCXAmV0m/adtLpgJMY1CB/+SxYpASrpDxtlOcYlgDCZ9mkxG9IB/kwuIZb3nKR6bV0nF
fYuFVYaCOpJ/ygy2BEUmT/wC8knCjRJFUT/OmQBUhwluPXNkunI0lBTRI0Qk9ea48hKdLqttXJJm
p8vTxTcyMPeTCJc5l9TNC09+ej0dCA3uTtk2Iq4xY0ncbUbGU4b7Ko2jtDmPyt17kDUGmR7084z3
bumP/tmnQmMCkgBEaQ4yrR6aY3yuMxBwp+fwGh5zkpM27v9Uj3K2lacB2CE95XJC7T+uJAzrjyGx
r8LsgK6LyDh4hJeBwfDCxRknEfPDahYOJv/pS1M17m5WSbW2DorA31coL19wsef05gudRsfjbMin
8v5hubu7qY5kKNlSZkY8qHoTLUJTzxL2e9gKjVHY2/891IGlFctjYFQXL31ycLdaej+hy0OV0WKX
cI3/POkdW4GiAHZF8rKGP//zGJTKe19hnN7TsB3PgHQPhlR6bNMylqz1/k0EqXaZiY+qLvQdWa6i
uoJHr8FH4lgXGTBdRTWWsh+1O8Im4PtjjTCfQQvM53N1mQuVOCiF2Ow11aCdHrpS3LCsFLbYqyZn
rPT4wN+datJrHGiS97VVo6bK6xd6RdnuPEOd1931180B1Df6/4jIq3TdDBC39wSOWgDMYa2mkDu3
DX5dr/G4cJ2hbwE4cUEIbFFvhesHJ2bRyF4bzwT54zIM2AzV07NL6ir8NergectjYDteULv5Y11C
r7WQr+2zRBxMw2SBpAlOhB+lKtK5tYx5fnISnlH6EzWjiDefAN+zm18tWBe1Bn1mXloiYOkyFn73
JnS/0XT8i79e+5RMSNJ5kxXar5JVPqRnTrVzmbv8o3xF2noJeLZ8Lu3iVfc9knZ1yjfgE6xuVgkW
ujQ+J7tITrQ07VPJsayb1DQK+dpXhxIxlMGTlLEnodZ54h+yCRKj77UU2VMoqZ0kPFcMeeerY2dC
A8zo1U3FCgF1L5xsoWjURD+uYxG+Bzg2SaflEZuMLc5/hM6vtZL+G9OgNNVNGu6Z73x3P6UwIH1k
kLtzDJcPQP7dq1nt7yeW917ISMr2PBqlBHd2/uBenYuuCX2S6FzZySlEeDy7DGubIlSLJl4FTLde
8CcX9LfMVX78+QjPOQovAf781xmnas/+hyXrp+6P50gF7zIseGmiLB5a+4ecwRvLxt2reuiJaJ1d
a7qw+D/s7rq1H/7mWG/SMnJTZbiFGugPmr0nwgpZ4bMplAzGN8VQtDm1uYyGu/r5k4tS1q+ZpO1S
pg7WHYMXK2tBksHUEUSaJCohfAT2tUg4hs8ET/GANFaDuTzVZhQVo0ZTZpEwqma1yAOBZ5pqUdZ2
flll6RnfF64BnvtZtmhUzg67UeS684Qv4UmAhJmxnJQUUFYVYKc6VbTzHDYSNY9bdCCCaBvZnEQl
q658YcyC6pgH2F+S6spTnbCxm9w5vEkjYvbRHyjnvmSP9UUIiV8kCFwV6Me/J9hoHSZZpib3dvCA
Hk5k8eN2ezgQbm9a9U123+hT6+PNhtKWP02cqJHrCgS0agQ5EXDfB4Md4dooY3YShbLJEXqArOi7
E/PDUnfmgUiet8VCv+wt49itctL4k5jYLQ33jPJLxKWaXQGuM6Gxg05BjDq/pn4gtsJ+wO2nKtS1
eGb3Lh72o6kFLP9Y4Vg4unvuX8cNF6RdDz+2brcqITPl1OMLRV6Rp/wbOGZ8YM7VzmkLH9loj29a
XotRn9Ydwn301ly9/YHzB/ykx7RTt8BSAq3JyDLouRhY1lDnYV4rhNqHDRNwnu/8VxZiovT3hGpi
nI6jkUy+sxQ7sp+2ti2f9trmrCexAK2va/Q1wL1LeJI9VOE/g/og9MgyAlX8gR8Ao4loXDTxh4MV
ie2XMEMWcTMy3JkU9ttpw0ABqsYRo+nb/GA/m/3SRxvDl7/f8JRQZEfjVf0CPL9dMdgJY4iG2oJa
Y5BjSKPhdrNnwDoIPrGOOPIO+uMnXf0dfiE0wMhZRDubt309yf2Th+IwKQtBy/w1KGngePeLdNiS
KepEfop4/z+QNK2I37wBwXgfF0fvCfX2msnnR7+G2kr95VZCIoss7fQjwBlbL3+ISEG7VPBCrBQI
cIxaaoMbL4cW65diahollnhKWEDcZlPDIqXyv0MiQV0bSf5GIm8Hxh0BZ8swBC93WGkJAuJMrh81
GlHlgua4/TNLF4tIK1CCU01CnX77wlHMHj+RS8Kt3B5y5t66gVn1gqpdsAXWhjKtQw+xgKEfxGhU
eNd5q20lyteM+3AqCIWezot4uIIa0QEEMcTxaFNIELSZCojum/RLZjT6w90wxkQVCveduUDupnqS
cZ9TaheWtrVLE1soppaHWUP+hQdahWIElylam+ctWdsSLN94fGQ06G6xavfFI80mFpqBsP50Wp0L
mT/INu5dUHtFQw5fnOLf2dhlOYXVORSG0iJbfS0bazzqW/byXY98dWjJsBYmS/pt2ejLFh6uLZJm
42/dnoQRBOkmoeHZMmZEOawT37QHa9R1dQcNROBReJc8qgg/GZY9G0axt3hW2QllbVjuBMbCqHBu
KjCnUK1q6MQKG12NJZiZWSycPKV9r11J8gQRvkkZn4HeU5Y3023GmCk0JEF4e13hIBx0ZBJXuImR
WQq0xmVbyq/k9U5OUYmXnUOJj8SNZMCz/vYf+d/5EWKCGdHj1EGxTUdYS1vIkyyYnS14TVZ09MRa
88J5OVtpWb4HjfJW9v++7IiD1kMl+buj/3YHlfcBrMpIwYVeIsmaklrB/UKSb14EbeYZv6zPQh1h
oAOT9uJRRFVdPSu/lb/uedhdnx9lLdRHxry8k5pAFs61v+zpKcuV1IpghLaMuNVkvXxyuIM+j2Od
xea8+6PN9gYC1zvKl9R15Ritlh14I87DzAAe+pbX9CERR9txl/iEy7WiJ3eFop22OnK67hmiEdT/
B/MBrmcYeCRTlqgdynHAS+/rMM4FYVfM6l/ZLx9IiTxXpWUxNQ6Lt166+anq3JDmqPU6e/CXtybm
D8nw4/rGP2UwQOA7JlxZR/GiQDLEmsBhFR37xXwHEY/gjxlL0VlZ9ZdU2Udx130ekHkoBhpI4WUT
Izc2q9IVSU3ks5MqxiZtLxJmlqVrJfAULUtzDR9VI1Md1VeOSsRRaISbHXRUpV1pEiABT/DQSFYw
6eKUBzXChBrWSEJyuikxGt3z0yvEVtUMneG4JQiOBmR09myeDl7scqhpnVe7wOm7qbylCuu8XM/t
iI56MrIm4bMC36h6lIcWAJfB+eGzYvsE/gAgoSMyLtQOzb553pTynEfLFQ7129Q7TjsneUF8PQEc
x21rslS6TgdmarF1SUFmaQV3XC6xUr6e3SWLtaqq9LyoGaTYddIDJVg+ChLQq8sGIfHPlO9145VJ
GPvY0Zpx0P8sfmC8yY5KPKcGxMWCI2YPrmltp5HhCVF4IDx9cTti9kroU09G55D8kfSU+PKlOThk
HcK27kagzkWFENIa9B4NYDE44Pdkh5TTW1z05nyB64g3Rr4nPZ4udAHiHiY16YK4km73Yv5YGG+L
7D9VWmHFc3oRqhxt2Bctb3dIrOiC9ZOaFkL2TXOQYEApiIrIeHsLZ2RcgDrLNyJCEnYOXVFA2xXE
mRSpsiM/fTzX9roBodl4KbyQTrgG4sO77l5a1T+sF2Hqw9tiBtSCaIKbttdas+C90oJysaBdiEHV
wEoNoWMKP1oPoSBub+JmifykKIPDKNV9ft2JWLmtKUdZ8G5zNh2RpFwW/YC79YH/JIOd/77VMmTT
ReAjco7aeGGd4BbIQuM8c51Yu66xGl2HL4QeTATYWAauFbcc7LapdEd6Vi70ha9xGFOURVNv00hr
dOEAOrKfww5MpS8bGtDZ8CGQJSkoC3guWczZNeBcixWquGX/OWFRMF7eq3QsD2OnIUUlOABvgUc4
WEvCPtKYSe/kKJ22YoWAii9pVz/lN8fFsAHmr7GKWGCSYTrC3Nqo5xJJizoQSRuSbUq4Ib98wlKX
H5NfXqyMzXpwzMdGVb4+svKgMQ1i6PToyfoGknsmE3K3h6Owxp6TrVusTIXAAk9X6Lp2A6+VMdNK
VElpB3qDn5jCn3uG7KOE3zjkneXKrMXS4mkHBC6QfYCCQno+ouZHfH+eubiNELc7wRc7fCDDEaWc
E4p2i50/ENJCa7FudlZ7ee6Jz9fdYNp8Ykjfp2j5sF4OPt7riXC5R3gJHOMk/BtZkwrVON39XPQt
1hPELddTcRcpq0s+n/MTisNMX4OpSNlxDtyYtkMigjGnN7PlCrvwJKyogkp/9tPjk0NvJxQDLlrc
j7dllZW9O+uYQ7TkSy7KOVdp4XdXxkW9OfZDf2WmG2fLWmFZEppgKp/Erqf8+swwpHpzTNsz0xRe
hPLXo3erbpksG887+FtSJB8byFa5CJoBuHZYIMwPEdaISw/0+CFzRhQVRCwL7hhsxosQ03dAc6Mf
JSWANOqM9mA/lU0P4u1NJVlTYeD6YpUdJ6XpVpRunE4lyVrDNFdNHyZjrBe2WX2ECyndEy+io2OJ
4eu/SyZgdXRSXfufTDOwPIRNOlK1AJtNbSC5EP55wnMNU0VOEAGu1uWHRxNSrcKYnCuccJY0yNw7
S7ErzE/wBxzW1eTrDA4gIfdNGSqw0VBeL3CwMHm7hfN3vwbNRm5GYxO9LXAwJ3BrlKbw6LMeh+T6
h6TefJVmDYaHgn1QeKSY606Sb38dNl7l7qNoRjHgr+GZyx6VlXHHrCjWpWFZJ0E9ZWe/vZYoRzXp
Qb3Eo0BhGWGq2gRS+h1xu7YI6OnAGjWlfqqHcLT0V/DM4HeU+yfWXIb6x6l2oaNVQWG3uhi047k0
E3EPOWYDym25rVXJbmSsUF4cid1DPN0/UMFGxrEIv7/bTHlQNMZNVlXXRdOk7UUyGQUDp6kF86Yq
ubw78W3H16TmwI9ar1pJFQCVxbuRMGVH2BLc9xvZtXp/19xhe56ZGPngGnSqsK7vV7otLDW6E/lD
YTZWyMffK75cluwm43wuvZmRij8r1kFs5tVWE1psLAlT4xFcbtqZzujT7nTPv2xgT8lz+uo6AY2b
sOWfJsBTEppY8vBy0Rp40v59TRV01hy10D0Q4k3cTVdIbQinSmzUE08LtgA4x/fAOkuqNURQm8Zk
Oqw1x4FcNxGvEY+khdai1MovgCldZ2fcpvejgoljhhtxoeBqp87EzAi74/sdgE/7JMhGqCmrNclg
ZBkC4ynb0DrWyNI+fQDGBSuPQoH46ovS3KUijVzBLxqMS79NU9WpG8jq+tjbjgboos0ApQDT2gSa
1qFoCdXa5SnJ/3xHC7gCVEjfJRqaCfynryuslngY+KwZhrKhlD9ktxhmv12NZI2T89r0T+GKhenZ
SmtGKke+XoXoUZrZ4rEq79N3E4nhQS3FNYg5zPDc57KVKHAWuBBRhW6eVd9XmgsL9TJknNXVqGGi
oSs11XiMpDzDL+OUS6e1oqh7wt3Ab2vn5/bSGP75N0iPDiYcedIIUWTgZ/r0qJh/kwlLyGaFOiqm
btjjwS6FkF6XKW8P9Cz5vKrx/ObCHTx/LxWIxODizhE5iML+0pT9+iHEkiE9Z/6P2uPI0gMzhitm
tITqcw7klgBGIa7hrmxLlbhLIAD1Jmzxj+9KjiroBbxClTklRMSPaVdrl/nRirGAHfaf0OOHhhlb
ApyRyGyO5PWRCIXtOXOgsq0vcjLkDwE467gD24rYwrlgopLBF0Tlsq7PYWvjMPsVdZSvxBxkd3a2
BEw5rArQLKFZrr2d4H8lXv/vFCmvlmw8w7jU6Q5haxR+upxf1oqXBTKDkKx2bYYOzJ4ge0njvuzr
1vu1/F28KBYNICn9oe3R7L23LjWuYHLO00oxYeNOlFAvoc2kX5h5T1IUVjQWtY6zXiGfOOHW2BUk
6zQ9Wo830+PNRECXSJ4LJjuncwhP2bsNd8shbdp8PsM5PJaWcB9KVqyY387+2IDPoed4kguWZ9aJ
rc6av7zyK8mwdAAadz0tIOMsCHUw23Y9hMtn5pA1oTlUN/6kYkoen6mvIZu8SnLYewLgLHQx3aJT
HlR96bOlxbHaMkiuGSBoqVy78d5j+HU6XVANT7wYT9+gctRt89ctXwZe6S3Yc7O8AizREPTndbXH
xW5NZ4hZbyfsR8BJuYTNVIN9wIE2VMC1uWtWQdydJi89P4JjDNgGqFRHj6XUZDAeMJcOinWvkBz2
/JSxK7QA80OdI1oudAiqAn14zGsvm5AhUPiq1T6qXRRYqUHhgeO4BHzcotRGKGaVSx7K1W8e/lOG
HMj5DLc1jwho8XkaQX0Z3ZDWIa+0vpVvXmvAw3tCzC+CrMvw5MJW+EVxUyR4wwpycu1EbRwD0A1K
Rka/C02npgeu4wGj4RzXu4E9E05JcEAnMzG+YZnxuYwHUyIqmdaV8cMzUJ7VKsqDntvDjfdjTjrC
h/WjofwCKDFXJftFwmYBC4VFkFKTiU99Xthqs/Oj9oRq0woz6rh9DMmnqAv80zkhus5dYi1rGZOn
arGsbVHipOGBMWTX5qdleIke+MboI8Giet2dG8bzQiTFgxt2+Ep6aLUTK16JAzHSIj12Kd7qqgyN
5rL/WxhTu1Dl9/4TChdVDIpbi+bUBAGP9gV2ixBeXVapuhGadCBKch8shOkWMNnigrWjWOkQPbF9
10eTWAP+vzX3cWyHgNS/Gggens3XJpmb/8OWzLA1HIzAzh3/ZXhZxLv7Gp9JCUK2QmCSHB1j05Xe
Cf1FMJIRmOQBeUUgD226OFzj/3+KLtPBFiFior5+42CTLEHD6bAEGVxbocZRvY3Fo7zSj/fw/XA4
bNZInJIdZUWzP7dpysFFo5qC272ZdxSVndev0+aJzi3ikzkCPc2Q1jE5aS+FA1fbUeoz9//YTiG/
OlE+nBf6Ak+a2pn2yHH/3KSAAQeyQpYieaKBsjdMShZWUg58cfCwOt8Wh45BBelrI599JR2cg/v5
ejcL2yV/YTG1JzgAQa9MT9kYvVxaU29oA8MrTRGu5xpVB51o5VpHyPIIzkuXUyEFv+wPPlUHY0zm
4eQtLJtNJZD4OWhoYf7jO2rAFDquiRqrZT/sTciEBexxkVJTs9T0QUkQSMofCST+g6Ixm5HJGDiq
eG0oYmvzH+Ql0Vi0159q/7h2iqQSFxpNJFHiO/OhuFJ4DqKZFs91tIIWOu9U2Pi25XsgQyFA7S8h
w08BlBDT28jHGI1SX3qtLQ7mpnowVKt1BF4k74NQhb67i6u/QHN2RaQCiMDrcM2cJtKm5PvJrJGA
/xdqsSzYgRHHgkWYh/jpN2uN8VBpnep0AOi0mxWerEJsZwUiGWVTa6C5PRCD8WIWWfNUyZ0rKiOB
AtkkHofcFAPvUTBg+OsxV77SlKzTT2EzAQkZ1NTwML2J62aBCUpDd0XNJF7igNQozRok2+4AGe3o
Dc/n8rQe5vKroKA/mqJEzBtRpgn5jiYQ8jHgA7wOW4qvbmUtjRzkpHaIpvsKZIYMBDs92uerNsUv
iT2ZjtKFQRtv0Sbl/F5jWdPNIYlATHnBVBDccOHFlFrWq1cv3eN8J0bwfMeh/oX4XrAidhZZyvdf
HM9rem5cVTK/QryoEro3xfNEB0Sg9+vjn9hulvOjjuRg5KEnQSCA/oulmPAdqzO7XNdzf9zcv9iZ
7pFyNg4wM26tTzhPAgUa/X0eDbbbPARXfhgdiUI95LieXXpI6pRqbX4o94yH+7MgtGn9F/oFzf9j
Gk0ldddywn/IeQL4xD5Osj3HxPWa11gd9ImuXGy+gazojAhCjXQ+ElmijIXbchq57MP+hMfR4URC
rgxyExbEpTA9IjX8JTAjCUO39kRp6nJUc9PfDJBdKn21bk//DrR/XG3kf0aJh3i39eQGBroftIwN
QwMcIy5v/ZnMNB3x9wK6YhUMfrTxTIMH35eIQZCE6kUJmnowUe/BrGWfvL7h/yPPabUMF0UknAqF
NinCBI/0y+K1pY4qVlZy9098Kkkn3OzOpI3i4Ie5tzEAosN0sendydw30axmobVy4yRLnJUyy5Ym
DwabJvg/dwdOFbNEmO+HCbqVpI4+lzdfTLsugPDBPzErfCbS+i3yXRnODwdWPh4IeDVmuwmks0/D
A7Z+cU51Qt8TuNz2zs90unPYvaYdzCTFT39GTvhCm5X8sS/c8dE5erREf0Yl5ZvHb2DYlA3b7Fj4
5u3lqkyiYIM67uUG7SK2QsJpW6cQ4pY7pyPjOS67FCipq4NKfSgyhx0hN+nwWJNv4mrCMMOAwmtE
d3gDzNmKEFjOgdNxsBO+MDdyc0+xv272DylI1aXJSHFzyBaZExB1qTHGIlyod90ZN9ZBmAKUgtTH
kHYq7YG7twEYAJi0FAvrk1jvBlDzETnEXYDfRQWyYYmNOI/plD2r5uioxdnbtWrnBoEPPTd4rJWL
S8mAWk49DIH2ybedcydQ/VY9KTZ2uyMkobb1O1dN5UCxHkKi4S1tdGhjS8O3latYBNxG7DQ2bYcY
T8bAc2MMD34qzKnmDxiC5aFl5NZxg4Qzi8lG7LVbaTnHDrP3IICxAFq/1yRErTpq2IXRHsVqg+Se
6l2csUqLsrdagl4+x4UJ7EN8PbjGf7cmDlZW+wFjRaPEwyz1oPmU/iyKlVaPK7jtFHBSL32P1u/8
CPLZ7vAC+3r4mVys++CHjNFTD7YV8n64BP3hoFFXp5IiWPqRn/gpaj61TCKvYvW9fID7MAGWSyAW
yiQObfeP4xRF34V3fOva+KQ+pAS8UrKIdPFSBXaTp7WtlT7eswQS/ZiconyPoZRTcY9MByDGrxMI
+3NGM2DXAGE/TOKJS3hVJ6Ndi27lHgf43/VAOX0NTnfYCiFXXXbtYo48TQtuOzjNdnJxRPnd6ALo
JJs44n23JmJpM3UQbyS3xCdML1a8jmLDBMowE/6mHFw8veqTT4a1gR/nXmPq7CgsUrDjrgQAVUq6
aYJdGwjikBgCSlvfFdhzv5cY35Sz31hHh9qBCTL6Bqr4JMQaE0MxFDMAaNU0TR/yBc/YHdYCOPSs
tyeSH+Py3b8LVZhqc2q7FShKWh59hW5kt1pR4LSAr4n7Rex4nxmxbpH7es364QZJT3femHNB6gUf
qYac/eqgpGv1XccosNSSML2i+q7NIM3rNI7h+WSekFtcI/ET2KeiHa1sHNfWHKWFD2xbonsR+DhN
52ahyRdKGLCZ7B3ujSI1HSNfqrM7eM12rjic3Zb4JmwcL70+f88JC0XNdBUw2fEHt7rPb/2mw93+
S0wcQsjHOVZM5Clneuaj6fRy/AIESo5NIkn79sUc+g2vEsUM7BnC5UvfvtutfYDQ6xSbDok0RxyG
6Y0C6t1W+KMAWT88M7hqIlCIwa5vk9X7g6Scb2kfacEQ4+60T4jeNRetmX3WCsgiRAz1wGsVCbaU
9hUI2zC3jhZeW9lrK3mTsDMs7y5wPT/lhtON92XTO69TG5PvzsGKN54IvT5BSjWNCQWhYFqW+eKL
LncsjC8TLdRK2mOYer+R8n0OJ4ivfCi2OL7uADXHSGV7KdwwGuh4NVIBtwU8SaTATvK+aKMUApVd
KFWAgHh7elNq+XUFIeJ5Vy3Q5KUx+YzFjXxC+jzJR9ymM3jtZ8riVDwZj5WA8GVXBejYOgGzqRAY
EB48lgxmcYKWq1JzqPbWE9xbFozMnBVs5l10GlKax7/SWxB0MMbmaHZpq/9r9D+3QI8pvq4kW9JR
oS9hLddRrBJPSfIqq901kl+LxfVaN5FnFuVpwJ35IpkUItbFt92ivOr1QinEkuSJH2qatGkO4UAD
yR4qbP9Nzzuw/eo1k9BY9iUOg3VpkJfDVdLffSrFv5otQIjOzSv7gWs8hhl87z03PIMPpJwUacky
nijL87vRWSOqa5O06U2KDLOplHS32A664DsLLeEO9YivLsoUJvAQDH2NWcOcLf4w+4XKKOX3usmQ
Z8NtDYzR4W358BVUl4kUmy55ZuTmp6hvWHd921EU6lFBdamjmCKyL/X2gBF2+tgke0TxzBS8Ubph
7RlVG7+Y5UEwse3dR8oWI6QLd1nB68EjHWnu4CwM/3IKBUGs5hI3Pqk/2x4/6hvNKvlV1wlryiNy
ZlfVL92B6U5naltp2sfZXo5HBntGED4lwfsrES1N9x4qjk2hpy/DFSKH8s2LL7vzNjF5T3l0UU/i
3v3a/YoLPv8nvPNkrbiIpUVuuCSXhV7mQ6ZqSfR/N9G8/ExPDolmDPvhssAmXYQp7wn6o3tRlnYe
MjWY2zdR19+JFqobYcIJj4bngyn5iwLKft6YgjKezoO7RocHllf9sRK3nE0iZJJBrZjYhRI3f1CP
BF1GFjOZrzRq+orzPK9X6sr+7qPSsYtpLRjKKwPBl4X2b3kHM+rOWnIsXKC6tW+1KSYE9crPkD5s
wbcqkNAiruh5V3GKae/YzcNgOpN/jmTfGrXeRNFxlSYYpQanopiKwJrytP94+TKCX1KmsGtnhaGE
fEUTclzqjig07cYZj3JY3pWvXElN/Ag6zZO0fMKaq22daLIklvUZ+E+l0P45y2FSr3DeSb2fW7Jm
OIojXzsVs8Uzoo99NATLgENjWJypw0XewEiTYtQhRv4SCc3TUOaUFX4ahBGLvn200budpU3gWTqM
kvWTHCLcXQgAiRNLbxkYQsVpnKWLPBknS2CN98ZFQyWFGF7jvztFaugfqbaBS2AbObiHFkBKKH9Q
wuDKqH73pdXiaOykOq7N3YsQe7bpz0uxqLeJF0DobRQOxxH9lh3XI+TzM2KIYFCvYH2b5vpemgCx
6uYpT96YXlPb9Ivb02Sd3j0b/bQ9/yErQTFvyt2Z8S0Bykbtbn99x9FRjaKlnos5PJL9C7IW1GN6
5Rvohfam62bffsqjUVK7JLHi927X/wJEvTkgFLXaC9RyqlzgTfOy3NgoyHToaljvq7GYiLnZeRZP
lauiRBpoW1ejtrZGF3UDt9QsaAGyFABKoMQ69jBffx/OX8IhkAHgJgj1xHLszp+6GnjS9cHzcvyj
AW5c+AgAeT5sLnmGF128uHvF1oBSwsndVXN5kpwjPkRsGBVsrajayXInW6TG2BJ7eijpdpBSzX5D
76FOtfV13gyht8N7kSMnmBPYPwgS93iHvtJTVwftvxi5WO09Hfr6jcEk4MqQMln9JjBOsC6LPhKY
k34o1Wkhwo3gksKIXaumDz49OOyrT+9KGwLvcZGume1KuArjxlHulTm0R47EqFZuij/dqxARwcHx
k5XlPLwhger8OHfZRkorB84KpPVyMxjA++JJJQsE+a0bds6h7HQVhoXHhyhLu2G9ipdzotiTJ9En
zUL639Hj76frw+GEItYZKcJpMJJZHjbf894CGH/U9zCWtSYBBEX3//IoVYyWGE4wp7F6ATmhzusP
mxNJ8kUeb5RD2x3LYcfJ5+rxw+yH+WbRQXyF4aaYJE4BpHCWHmcl3piBbDtCXDNW3oAv0FuFuFis
tT1RGvEYqNtJ17Dk+x4AxYgjXvJA/lSCnVyT9LEdrqFc+yMUxBJAqgJ/JybMZk3/T9+ZzW1F1w48
rLHGU70ll7NoSfLfQmwXZ1gCGgoN9s4LXbe1pep3xpggrcJK7Qbof7wQdnXrztIgMUBCbwwm0SHp
tkcOpSLkpPO4f+HVHk/jMRGWFHSJlcoellT9ZZ/3ruGJaZ+U6JLu1zGDC5diw3d6NmT/s70wCVrm
PcsLALSksLcQqItGJS6SgICsH8xVBaIG6Z1MAULXrk5uuy6nCdSI27mLi6MnXCmD8qZhYOBfYc+g
nX/DBjpOmUFotdhV50FIEnSkr6+OGj/OjSMIg/016jTqDgi8b7+Q36RKZFtGTMdKb3U5Xr2XRbLc
sed6RYCn2FB1ONwHaTQhTQkm7tiArf8heGgW1fF36C7rOEou4j7eUWWM3UPLVGU7PeTaf8HAMw3B
4BSRJRQ3cRqv7jdwVNxJRiEZ/KBZOrhNG4hOuyTipqIs8F7b+AgJvkoJi/gFIzP//ZFr53iJkswC
MYERNLZLV/YTOTwdrH4JZ2O5rBdSzRpzAUDhXCMVcpCk8kacPrSQETZ9cLAPbZW0TYpgVJTJkLfL
+OtHLUkkQtEzhJT5YRbKmCdF/mfXHWfZQZBUsB5wHmrCts1djFJQLF8eK5VxlkaUGod//+IJJ3h3
eC9udsmo3tniCdV1EzQHxfkdDwWs7V4r6wPm7CG7cUmCneuZ5g7ZZaoF16ehMFUHU/TJ500BnLtv
utZ7pNHP8L2ql+evMpjl3jQjia4shQlXulvjvApff/bg0t7aKx/Ap0Z/NvjR9bGcGlgcGKOf0ysR
Jm28yHvjaqpFfLbONtaXp5OSl2RY/1d5aAyy12Fz08WXTrBzmZNxtFpBwOmjLJS/dtCxbDjDhAop
pxd8iDK9IrNCt4MDETG6A6ubhNmGLwiXmBpt+Z+KzigEDDgolFUW2Zljdq373LNvcDpXCV8vmMJo
KdvP3P1TzSBCkTNqrC1rYirwCiC79wRaXyNs2XLXyktSPhmfg4C7JZvcOy284K7tIRwEOdmTUyrJ
ihJ7jIvaMPydc6eDwdmPwHgpYoKrLgASwcHngrtOggD9kBEIniRjFiOTaIeJzaxYq1Oi4u1BP1A0
qgRcrRp1WehxBETm8EeaTGtbCxINGqY5ZT9TdtjWF56sIZnHuTGVu6nOvIokDCgqa/wMbvqt14Ci
mIQ5VcsmzLjzsBHJ43v5jkOwVjFmVefrpN/aC7ZvMU6mAPqCtL6BoqPk0OMWclhF7cnEi8Fa2Acx
ZE0zMQ418vISeAf0CCj4Dru0Ss/es5RexD30f5r7D8kXNPgsw6kx8k6ENBDiu0Gacdri2Oi37FbO
pgHiL2wI0a2M3WcuTNSHAx+WmmXYzdAi6hxBxTmFh1MQF+TIpflj1V/Y3wwAjCFq5XK2UcmGhEvc
u9oVVlZFg/cbsIMjTbMQPZJVkQTzLIOM4mv4e5fZhBtoYvG7OyGEa2JbLPAjJbz4kZWNGWHtX9wT
8/GAFkYV9sVRLHmYbAl6DUcV8cwEBON/nPoLanaX8h3cYcMUXuTM0u0EQm9NoIuHEjDcG4/Uns7J
F3fbcikqo8UWlFGs+CuZFlZefGmWYhF1I3Gp8+8rzVEn5uT0cq6jFCKQNIYbJbcMpnOvvziJCvaI
5EVrUaCQ50H5Iziw68RpdeT3jnjqqQl3CAGmvKraznYssC66OqZpGHTYmKlFXl0+CAkhKp04LCwF
UpA8Js9zSi1Gn/A8mo36gagaCg+zA0owdAuy3eVU3iQTVLLanrnaazidzbbPjl/EKNUe2o8fEsD7
5UVVwjGPQUsF70JyNmzYSJ00n5cXxRhD21Bvzy69Q/o+RbLMYZU7sd4ET+EuoioHyYvdhk9cgyJE
DinxwizZhW33H80DyCFQgWnY4FlHJfEKZmFt/YuFkRexFz1lJpbgsKpp9S9q4L9B3obUg4Z94kvN
G/PBIEAxtX8Tz2qYEhp0wkRcCYxxxnj/mKd6aD4hCQ02/ZADafCbCOITW2CZ1/st/Hb9+c1WCMK7
uQ6YSOkaLKVDkGTsGccORX5Uto4jVfKRXSdVU6loHijnpyNWnRiMK2tqTFKO4vs0NQyEas1e4T+p
MUqeuVpAlSISn3jQOT2czz2IvOSH0dqWfh/umBZrxuUcHqGK/xhqO8ngw8onac5zWfjbMNaGGhHp
P3P5H/NMkvwKTL5zucvJMg+ab8pY7EKO+R1rtfHYhqyHyJZXg7q4o2QiB9URfnT9EtjvgoobMJBp
F0g+4munsJAW1XvFNS8bUx/O68vznvPiFKzs/n/yQoT2ZNKBoQHI+ghG1YxiV87Z/+FX1UKGOgZD
qI2O4tVdnWPehYg7K/xT5Fg26iRwPANFPIlic1skO7f7iDrUlUYYv/de5dU7DtzgCPOEQ9JEppib
nBR5tYt2GQ5wtdXdaBaI4WUv62ihyKA0bA6ateTgpzNaBca/PGhxEf1z1BI+sCjKt0Rp7E0K+20m
H7Tm/ZoSBrqT3C769iOPmHlqKoT6MPPzCCsu4CXUXU4IFTLdqSPZzhIABeZh3Wqu4qH9WHKcq5E3
t336mN2SbHakz+xNvnarMzRc6Pxb/d9pg/Hw3TxPCAEhBtKYdZDLhBNmXgBTLozlWePMNG+wrptR
3LKBOS+9t19xFOf7YUBAmQGfGVB3Wav2CB6y9xXnmquxKs4SRhFqywQsK3jztOQreWFW189Q6bVW
BRgfDxE/6KzCHH0To2oNbFJnFFXGKtC8ZEDIwO2li7XCB8t2MRrbIYUzqX9jp3ZcM8X2/PuoOh7x
ADGpubfuOxwGV73gXqW42JSF2xP0Z+wSlLOuMu33kL3dRSQI9zO5kqZ8mxIXz2MK624YN95rqPeG
j+TIxTa3JxVPITlsklgIrIzbZap9kkELfolnDwOh1auFwBZ/n5thRhEeZYAjI//Wr10cfRsYLcT5
xFZfu8UIYxmVhTCOZ4wUty3DXPMlTLhR3SjQQssSy+udrW87kC5AUAnXbiLArh7PXqzGTCM7JSHl
FE8ME1Cx+bajjiSdacUkBVSVHYfsVp/+cnSPaKCalkgPaQ7WdiSLVJTXwIEJ+1St8PFN2NJW34r3
Wh9OgPEtqZRVtW3auhf2392LURZrAwsI03GcoxE85X34tj0ozPvcfIyyGMl85tinR9vOcoKPlrR9
hFepYljgb192NUAgTGZPb9iyhzrYYqlgwlEc1bNPV0oTLJyV4tYAMjX59H1OWkyMDm0d2lIvVasu
gEYBqLRse1I0wrkq3IHbOarTRWBWVYQPSuL5+HDhHpIOrhuyyTo6PK3Tq7/p/WXchLlMlV+Zpliv
ZbD/Q989CyyfGN2k27B3S/8BG7eaDf9IzeEObcLpBh8CqgvrcrXL0GUJGN9tYqkc9f/6TzP07dWd
ZFSp9z3fN5YjBAmFlv8boe6UVG3mMR2NYYxfVaZrVJgsSrHITF2BQivmnN+4qkapHdud9NoXdkxV
CGJ3vdJhwiQ++PmaGuWq2pdtLjG8MIaci9VviIDdCsr0hRjSI0zchEe0QWQ2i5RPqUtHajqp0WN+
b09RlTSUJV9tBKcSQsk9xBPzhvsjJWqK+RXnb9NB3Btp3tAzmdjVPHi4O+YSGbeP0Yz3lMIMg2v7
BdT8J7McgDzbZ+YlyqLf90Zv9A9/7PoVbRsM9dCJgJvVQ8SkVVX/R94UM+4m10T8Mvfch+WN3o5x
G4v0C5/C0jdRgTses4hRXMqrvYcknYnE3IwSlsOOUyokeFU9Tt5ceYv2f6INCjEb6g9L/mnR5dPb
FSMzDXN/qds92NVU/4ppijQ9OB2/mLpguVsjAZeB/Wn/B3Z13r2JzmNL1z2jktUDYtAuioopdb91
q1Q+Ippf1uVNlRTHlptXjNSrYsu8y5FlZ9CeasHO6bpgiBNAZwMA7x/rPuGSp7YhzK6kJXFWuR3Z
mFBlCH12ZUi1fgb/GOnMu6EkXIrp+POEnJ2jWhxmX5dNSbzuE/63cc/Q/QEZhGAg/wsGrUbISzP2
YowDAi6/PcHc+GklL0sb22YwX91chk2oI7FyYYtPdpDg5O32TaHocVy5IGKS8xzc0+oDC2bxkYZh
FGidekn3rEpKxPBUOmBbOVqnh+CrJAyN6jRZlCIz5gYwG2EaPcVTQm2ca06DC6tJOk87v8Z86EHN
gyKCfROkg90x7Mp5JpDTp5nkhYjJcqyzd1Dd5vjWclnnh+kXVITY+mafnd8zqoXmuHmgDfAH784g
0RAuOKTvUFKfswZi+QTd3Yw+CwOaNg60i1Jto0HRxWn79CmDvGIerKBWUXxbyaOw/c0xlGP18A5B
zlAdXMZ2NE0c1kfHXrg+YdmxAyCXdfu7kYkPxwjszrhwINgLBENZrb2QzrDh7nWJNEggEWHqtbIO
UkYNuHdet0nxNkkTYxuM2MqmOIfNu2LdUTwuXcWo4HG+Z2O2RUK1u+AKv/wXRzSr1g1MreLmMxVZ
8RC/HSIhJlzxqEedz/wiBAkagXsiiNessPW7kjYeZtKdipLkXKHvvRe8SSeP4hh4X/rjOObvppRX
z874U5WxoygpK+/onj/2fgdh4wOegCQVY+1cY32ynDTEiwhlnOtZrXXK1JIQJAyy0kZlgsS/h7LB
qlYMKBUMsazDIgH+qR9V6wFKsN3cDDJ9Yb2YxAvbQD5L4X2d4DjsruatSZcB9BmmI4jNxAjuuLsr
rrea+rLR4GNhoX4TWKdK1K93aUWsVTRXYz/a3F31VlCTo0ylQBOiHVNH1MzuHbuITygBX3JzJgqw
JBeHyT0lZbhCoH6Wz5jcOoMIOFgUSDyTsQsX8SvrMH3i4MDYvotyauh0jdI5amVZhkbTQlU+YazL
PwPgJeQK/ooPCODML45RzXZSfnufYIoVO6f0WXF7zuZZd66sbnNdK0tWGapn8UJuJejP84Z4IMPP
r4MDs2Kfz3tJE2k/EecFfpw4XySs1TtrQfanccvpFGhcytWOhvXHJEdZpiknwZBRI3NcyUEphVSZ
bgReiz500mfkcwaWvxh8ZacaukOxqaOLQb1OYhlQRu3mBi9BXwB14MQVg5+ngdh4RK2IfcGu5Yoz
7Ruw0d0hEnHJVb9ki15OBcfBaryogd9wZbVJDH6iT8JbAUncMLbyo8VAb+eLuyT/iWQziFkoFuuu
omkmfTWOyOJyvTpBzLsW2I0r+P/BiCClCgL2JfDDEzqfgXKFuwZXWCxgdxne2tLmG0HvVdBHWn40
AICWBOw8HvCwHSG699zXuDR8+zI9YTamJuoTcxDeddpwrUN+/heVkExbMUZGCGd4A4s0kKVaXPiq
SFDDIAVkYo1xDfDd9ia6EOmXJnCR4MiBrL8PXpVomWq5vmm5hagSRr5/cw6A0gonrB0CP8mVvY5v
phO+g4TynW7ylkeg0G0LVjKr1qMYjKbaY5aYh6uzJK8R6aHmOPAyjJ2SfnTrdKTGb2KHAQZ55kGT
HFmYh/PT2pbBQfa02y2iRa6s9mI6iVZm5SurqgFeH5/aMJXZPz1R5FEAuEumZLVRCD2c9oeCAYUI
8zfIJ9Z8yBK9JQREaojuml3+TbVnd8McOhZ8uvVRyUxpRxn1eh7gGepMl3scNlFOmOo46A3+HxkM
VcoKBvYZh5tboq9bndKP+Zbuu2wXxiOhirkLhGpWGwTiVA/cTuKgMHqUGHh70E7FAUAPuT5aUOfq
R2onDNgXjPtOblfFvbpM33O05hCszIngnh0Ra9aDvCLv0gtIVmUCGWPaO4/DH7nepX6zsBjzKDVP
NKUiS+l8C8x9ofXkp9+8FY103ebZr2Vfo74v5NW0W01/KRb0L/IfcJZxtATIspdhyFFv+dD2j/5I
klZ6nH6FE9AfIg716F2h0zIT5jyMS0/HeDir7d7Vo5hDQMiBWgaQqdtCItdXDK3Ib17L4pDjS9DP
bVzHLSE/bwfjZtmumTmAJSuIePjTW4C/mOTYWO0zw1eAKZwxC8GiYqhD+JK8E7FWRi58mfsbNzZu
muc46cCm/aK/ql+9dTBvmcC5+OuFQtNlgfqgvdpfhgCdQ/hwZqKYIIBWdXQvyekuvTenv3MOX5LK
hzECspNtenZWq+newt6vyyLwJuCDQ/hRW9oNUVWTEKufQvEvpVnPpZbaZT8Gs+jNXTfdbcCMR9LS
tz7SfE5idnimtJ9tahIr6uYW34928dS0aQ9zpcwg6tAB0n6SaYjQ4BBhIJlLCkVuxdLhrfIhVVFH
gdDmJfEtTi3oPD47GygGatW1FBLLTwvXYg88EcZORIRt/S1on+7ZagEIe1Exx2kO2pSEHbK52j3p
I3L4tGPlF68H61jrQQ31oOisFbibwI8bJjdD1x+HW4jbSFuv7qMFXJNNMPed9NiUav2NzE/X/UE1
lFpI8uHjk3vA6ApiiRIaXIGJmter9w7FZmW0X8iXec+cDe0Df2YwKm/+G63rD5tS17dI86+Z65hU
02xPJMcgveWiQzRACG1zBzHYX5eDxXHdT7/MfrBzfIJ+JzERQ/MVINSI5q77JoSCMoykxJFRBxFk
whCPpKui8LKvO+9eoy3Hh6S7IVVIpvAqm5bRCuZcEnzkW2r7D9v4HRN/VsClDd2jb52luXz+0Tms
PPWaqCG6XFRyekejpo8zjg+W66hx6mhqh4t5P3K4PTs9xZ1R0ehVfRA4AlXdy9uJ8hOsIYgMec+s
9Qe+oinBmH59Qo/EjfYbfCdr3gp/I5nM4R19erSWAIqYRbCj3BISaetl/QFx4+Y4lFJoy8xuEOoO
FbWFd3DUF+BnXmBTM0IBLH3QRLZbDd02k77RBb1mrYzYI1mFWimWON+aGrRpdp5U5QwKpcgKfo5w
DygTW23zf06B8hHwjjPzaT31udY+Qn99m2xbPE0nURJI3mn2JE0Tc7OVxuArwBoSMmBHvAYr8oIM
loat1jmoY0l5MHuiwkfD58AKbfqRfsUQ+2zr3awmLrC48j98oiJwUQl+v2A2NgEzzCqkV/4OalIL
RWE7qnLIhJkS/wjVRZvN/uShFiZI7WlsAlq37d1yMHM/5/CVXeG5TTbqjjQtjUi9zfts0drP+5st
/7D0J+JKaUMSqyJlUdtezWtvqZ9InrFPqtS27OW5pjbRUppB2riNhMuWFc/ClOATUArkoXC50Zi9
rPtrUWeWJHu2mehLn+/0S2Sk2nHnjpdqnhCInXSQiwyFK3DnPHzLobo+bpBa7wQf2+dDo0GLsMH9
DIwcRwYjvt+nS1mChgAwmrUfAtz2Rulv4lG5aNv/ntRDhSPyzHxxEdVJ90/RBSrRbm/Vn3Z283nb
b17MbaZZF6xClp6EONEE3G7tv6CUJRW3zkVFCtJyPP+wXn0bsfk7KbFoFbEadncIorwN38wLgBh6
PBpz7pIi2pjYk+QuK4JCnxfNbY8qkHwpHkidJmjBXy4AX0vttXcCndL7CackzL0c0WsE/UFqavfg
U766mv5DOMGhJw2uQrDuZDLFrT+WqpVwKJsJfucHetA9mtuESmpfrHwXft5IfTCMK7TPu9IT5VK4
3bHoljLl6HL/FXujlIDjfrlZhp2TKajYeRY8OWf6BWsZpDlSBs3eJefBNrlJdMGcSFz70f+/cKs2
z8QnZKewxZgiL4V9yRxim8RBQ++dI1Cj30RFl7uNA9d26GTVyRpaYXanWBPyYcvYbMUrp7rJ9NqY
Dh74cOZZGmoJ3nGSVZhO7dPhrNBqcxrzqNVvnxV0Ua98iuLWuGG/Ajo/+KouSBbJ7FjS35hJg+O9
/ouVXnMmi/2HJt3Gg4L0nnHJNEFHjtRJN0LyaKHxaRmkhBVSrmLnUhONiFZirwgjBpGjmdt6EOEG
9VVXyb0TLg2vHpzFU7hjOER8M9uhVDU5BIB8b3NpUwof2xRZJHypthampPRshkKaRBzfllVKiUjl
eg9gH5SFwUuFLi7Fymw8Aq/Z5nM7xitOtungisFkge6KpxGEkcPr6xw6LWd3SaYoawArdWDVyAjp
5xYQcv2MAWYoJIGXnFkWylny0RusyqO0vnsE46xOlPBwFUpkNs0qknUMzFt9qUOH1FubQW1gfHW/
a1xGa4ZpvEe86b3F/HtwP28R/EQji50xCYiJCWP67uNFvR4yDOgL46X4Eni7MqQDxrQnT4FSCpC0
pTs8rBUWvOxWDIzisFl+Wj1oqotBoUh6+opnxO1REA+VfmfeWao/1vruFWAofN9mo9OuGmituqHc
vwDDn4BbRC03Bby4iXb/+jLreBWU5MR0CNBv8bpgBfa/tK/zcaA/JVr3EIdpO2vVtvdnB92tF45l
8GlQmXq1+2xA643R1ZqHQWLy2V2z07VD3ocHIMIBXBvAoEC2QTk6eVrwPiuPfBJ4a4J/i5gjW1/g
lA4kewfQY+H3YAMgdmse4pXOw3P26yF39L+EdnKV/+qZnE5LPur7hRLO7pVruAVpDYnOflB0vnE4
bNtCozoac7pIYL8mCN+8GI/2P/Kt0GVkeAU80On29jZiOT3fLIuK48q0XS7EvDq/AstO2IBx+skS
6/Y/q5H5zhTCSEzlQnGl1CxEbHkrnOXieg9vYbuVSoRR291aEfm38KNyLT4RJi5lAmRc/Hh2TL5Z
a7q48KFHMN/JJEcwPRe+B7oysp5B/i7mvSK0wS/LhV1n+cSPYVLjZn2bwzVV6PM4eEa3XDMlOFO4
WNHLfY9I0xSoIdJvJMOsi16BugvCWcuOy1yTTWlP9oMMxX61+1NwYUdaBMuLOZ72/e9IgH3VI82e
iKQ7sZX6HheMzHF1dpWKc6lW+i1agHDSnWTO5E1MP3maPofsDQaVd/wwOYVP8UhuU99lkqAnJkbr
4HUZ+oK6gLm5wWi3E89ReSTdTwNE9L9QsobIuqETatQyv+sYagjV+1MK3W+d1T99qSkJsMUak1Xd
bXwWxh7bZarZkUcoewMcW0v3dPf/4sMSgPIXFP5LW0KYjgMB2AKP1tUz3dSsp2psYcJWb8a6gMsn
ERD6cXlyJ8BAQXNsSa8vCukNdBrUTdVnrTyise6nGCCAkn1NJB/WHMrxnjP0G3YjdaUHyNboETdV
uWAMPwvxEkEXBCFHlBnR0ETiQbbJp2QGSeIqZu9dmm/i2xV9nWLEtZ8OquqYLa0kcJ3DjP3bthzk
ktvZlG9pqtivgrTQc7AuRuEUd4+0aVZ5oqwE9y4cqO45sflNFv/v4UvnYUZwbXxXkw/WSm0Xe5on
3DpUOhfswy8xJFxTlkEQ5XPLmQtmCEKKfF4mU7uvgYAbKIMspgFWJOHXih8EJdmgsILoQdCl2C7i
HZLKTvydWPdCfr2Ju0OFymtFQP8Yr+iwS2oNkBUcg9ZBEDB1MsNAriK87OxDhgBygw+SRBKOGidt
MRx4XPjdyhMQgvr9cXctH2qK+3fNseqxGVWBSGKws9EXzguCR3GtXVZm1PNAzgtqvxnvPNZ3RJf9
XeKzYfOLSRuoZ5V4hKMBLUNrghxvV/gYKR7acqxKKYHLVzP0SIz2FDLtLGhspllqipYdwsDLceGP
PXe//+B7C+hjBH7TnI+LfjfqNXaeSXV8imNC3N5lkL+MDQoeQLnt7+LfZoybnrAvM4rJhSHRVnUk
zoHXrLLJ4WretZWqza40CSjDU62x2CWTqTNWA7CSdQgAxx5Nb8eji1bqTgdDiKDrcuVfPhJF9YWF
U+zbY6oJHhW19BJCrSMs9zwkxWWnAgkwo85u0+Ki8CYWdoCtwvkp8dK9C4bx1SvmrU6iCvRpD5ua
g6WDwmY87YfPvmVMFjpQH18mPq3AgD2N9yAPuBeRnFkBPB+L/iZqRNKgb9Sz+hSv2jFhoj7pGdtB
8qNYLav4zuoWEIajYSRJyjLw0eJA+8EKKs0P0sDMubm8rnI0rq3jnYlSrjLWvys3v2sKdjclgtC4
rpZZ0qi2pxcDGqX+MEdkp8AqgLQXRWZgx2MBxB0EBa7qSri2pCroN6iqdIUnSEXeXq0rq8C1WVDh
mhE/jAwMYJfdhkAIT75FJkQbpTET3Cei8+CeJC7TkAEmUGFkHc+XBZA8NIYEQKRc74gQnSl/JcRf
zMf+wzgsUvwbCfsY9IyFgq0df/cTYviwai1Pur1+2l0I6a0X2jNv2kmeEw+e1p8MiYBYo4Ga6vAz
S+Z9GVcYc7+G54E4QSf2BfaliEtxv7pzi32SNQ4siW+KgtA4wjlfwqLXnQWo8uM4P4vCF8gKP2rr
iFBgDd4SP9K3jNE+g3p0t0qx6odf0qd6f2xlfAcZ1JdDEY9omv6FoQxGsH2EewLigMqxBZRTF0s6
FsTnNIQruHVNN81dnScxahvbgGVrnzA9FcHqJGEjOnkIAGID0RxOac2nXwonWJCQKmaxUx7mGdR6
D4L7eYCCQtoT1RYsb6qhUbDzwE8FhduaR9ECRCO7XybefcnnXElXdFRJhK6IOHioODH4sxs8id4c
b4YYLhiRBbEaWBjwSvIP5uREr9ZCB4w1SeaYbiiVL5zAMmHnTS5yJ2AK0SSDNsa3+ZMNU2ohMdXV
mAslytH1/yYRS9wB4rTtBU/0ZC3kgnkL6jseHhMravEII73MGMR07h+i/jr0kR9LLhyop0rwJLre
dMayHp60V6Ru41QxntDhwJcOY12vKQjozWLJaYf5gT6+yiMYiDP8f57wMTzUz6+pFPxy1G+aM9fL
G91zzBIgP3vQBZW4kZ7VkzGVEpvs4kZsVGbqRluVi4D4uvsuiathoEpgD5jDFbZStiyTMODUtRbr
6ZjOJbDi2dKVvseZWzUESPcPJVwtddo6iTCbPnjk0s/7NzsA0t0mvT5L+vhUfxK6D4xP4BSCNrCM
/yCjZ9lWFYakrGcfE6xdgcaY9xLrd0zcV8LwU8gD8Q1tJKay2xeBgqfBEZBmu5w0tSjCLfm6fyB8
zZ6+YHRb+f8ygMtnXA/9DpA2zKbdkiD4GIvLT/GOIwztQI/YMlsGf1wCrGoJEcRZR6whrqdvrt0V
0GYkP28UGTH1N/XC8hnnO9YhY61N8LxMi6LAiIy6OJF2SYjEqgDHolqooIcM0xI6zpkE1T3vRIoD
4+WeMUXC5y7oLDuh8txJ5DxqxIJfpO4HKhIW8GcpdlNR4FoVsxKMIlx+rb9QlxaFchDKoxwxpbOl
2dANpKmu1Bf2P1LJCD+F0v8dnsihmCSJD0bi4tDyJrjfATZS481i69Cyn12h9oNZEAjtbEBu5W2Y
5NThNU+X1RFgSZGP78QduiQmbovb0Aui8lXVkO4aYXdg2ZFsoTQHSvMC5Df72KpFRVpSmIBm4GcL
rSbkvzaWFEYwolkmQJyt6Fy14yKaZNhMXFIRPulABWdVMgDYbc2WEqx5lbXL7pYYJ382scahS+wJ
DpIQ93hq6jKVh4HzKAzjpZ9UKdWml86l+PjRSN1/NC+aQnDAZv+6rP95p6YLolP+bUxmk5Q+WIqC
jXKzTVAo2ziE9gjEfLskrQsfsjXzy6rVl9xgNHQmb1N1ZWywzctS924m8hTpdr1g45QGVmuWHDcH
fFgZ9oraIt7E1pprRTXLGnsVuwCXe3ClFumnS03VC+tB88jEc8uXurKjw/6jK0MjctUl8ok+oKpn
y3FoH21UEbNWhuKS5qUWD8ilRmLp/W6KKCJgEVRWizznfVw5WkN0JTx4b0kWf9/fBV+rHrxdgPFZ
xi4BhPTPmC9ulkPJt3FCYg3m+JxgvdrfuD+i0b2XD/U/cv3ADa1XraKI0ovGw4a47An/zhrIrUDA
W6NRtU29FSo+Vddo8GLbi3ANDGtgluA+8dpjB9K3qRcGLNT4A8AQU1vNApXhXue+2f3Om0nZKhsU
SBA5Nnr/yb+RG7TmiDvx5Ta+HGHtLTNrnkL7ss6lTAodOfAhXEJikuo40ltLJ86LchsBR3JhoD8S
eXA7BiQr+eW+fw2x1NnufIcyS7wyAA06YcgpQFeSUlGXfO4QC81s7kvdWgz+9s5PAKPkaYhX/Qvl
8O8R/3xIShQzYCpgzJ5K1aDs0VcDEc0hDdOB0bWembWyp6gs4QSI41Vs6q6XFWz2/7MabjycOX4y
l+ZOX9HQqG1hNwq6CY2z5yASvNzY5IMYvLGbAVaJFXnEqMIk8x7h7YDg/VhVByEcK2iXGvJmw07X
+6/En7bqidZ5qsd1Og5s6GXIKVNzlU1vPUMxhScD2MlwQolghwFSqPs+PAq76MlU5NFUO4L4NPI3
vWycyIMyvYa/ZMlB2et7Bm1A5LwAXwMhzYYhnzHEX3zfZXP0GNJY9nZ1OYhTIRjVyd8WUOu6pt5w
heafKuvAUxc2LtGqP3eY9Y1lwSVKfwk7fIn+T6NSJ92dPGsGxS4gx/qa+JWr9+PrcZmhun9a8eZ8
o5LwOGKubSrSATd0TyUVqF0/VYA6+tpVHDrpzbGb0RTpGVuSpAnSw3JlNceaNT91G6j4n+mRs3Xf
uFrvsFHZUBAEbXf45hrtR3rRKP6t+fnCT1PeUTS1hE3iaQk5dXsYM9RPNb3bfa9N/DY04ybZ6U9W
ZZgNMFckMojNS3h8Qg9dTvWlq+4HD78GbffXm0NA2AtKbn6S9SqwDGJcIOLUwqqNNQsOz3TS455J
XXVSNyInmhC6y7eLiijuXxGjE7ZyjPnf8RYw0FuLVWWCYo2Eg8hqlGC1IdeE8ndCsX4BTG7OICHb
uVnsPY/1yjnIeslFifDZ284iSnbC9JvPsxR3MM/sAY5PGW3DQ3rtJIid2CkpBTV/gtCNLtcJ3UmD
1rjoTu/xeC7AoDWpSSixESfYcZDcQOw1JUMvLhhjBp3XyAGEzzZVE7t0qyeqNCuAOXX7DFmudh1t
BIY7OWLKiHIRxwIbm2oOa6ixyfJqlxpkgpD7Wn/OBQz4r1ChLOW1PacqnmuKd/+YFFGyXCfWSQcU
rPD8VKGM4P6jpOwNEprp6znRRtGOhz1BjUuPnODEP/RFBIOhx1CjnuDQZeNjTsEOk7q2Lw+aaqPY
ymYwBhyqjWup9/KFPHP/i/ET6mEtk/LqhH022piL5cA9sBxKUKJ8FfGCL6kMD80OtlTfilvePkC+
U6lbOoIrdb5F1LlPY5mPtp/S5ONsLGox6YJv6W88x/+B0lfDuPngxa2Rf/ydqcKm0+YneCR9EioD
FTMPlxoc9L6+1NEWxLBOoDxOjBIwVqJflf0OjKpDjASDwaqVRj7IetvhF0h3hGwZN3egWWi/sUHc
cYUE2CLjSekp7imjBhVoQy/pf/FyX7tRsFP+aZGQMJ3L4BQufYOJ+A/OTzIEUE8q1BxSGrDocLk2
4A7c+4khvygfTINryPKt0WV06fKFyzy6lK9tjKr0fUA5rUbj35j9Ww1uLTUrkpVfPUvH1kDpv6sU
wVC/evrM4LYpUvJq6cYooUn3YsAY2aDf7SexO7JZuaT2GA2CSrYzL+Ec9g2S925rwUt+Zh30eZzd
yZOwQ4hFfzaxqzQLW0Qs+PmymMqkJetQrnNeUWBVvSeXLqFciC4XivnQGXLXJTI0t5jt4MCVkP00
xnU2ibDDD04cQaUFrHrqkitmXy10PiD4wxZqM8ju09ExEe3zr3HfkUoyp8PjPDz8Ka3NAJA/mvOC
odotYb84FmZIpIxSzurLN3tICwEOHPtYBTjH5jX16B2cufXCg8sL0wswjcHxJ+iCqgSt88SkN72k
l6my0w2qOAjCFQWDRFYuvl2XJdLW12hL/4QdicQDYkSapf3ov+q12zW1RofuJDHZv3f0PE/HDq3h
IE7tVT9cJ7qsG7tTTrNf9j0IBex1PDFGSNosIiefYVMV0LbKfFM2M+cklVN18rUbOJ6E2++itMgP
DsEEEpUiO4HCy3xDLGOia4elSYMu2mIzFzOKwYCqRdbrmJmb6Zyr+Nlqx+tTCP1ZQWKP4WYPEJvM
UhCFPJsP1SjzwQQbLDmnwOp94UrvBfQsXcCjpkmpwQ7kgL7QzvYKgPqyzLOjtjSV2Qxi8L+3ngv0
rGYstPLukOv74StToNBlFOzLUl4HbYtoAUhyp8HfFe1kI4qeYlXFh+wLTn/shW0flvzNbJ9Zse6S
WSvGLXPg1EvLIf4PedE05sBal9Q8TGsLbU4S7nnBdE94G5lewX2ctLopUSufXVeMwGEojQDZqz0r
objpGDcvaGTZUNSJPVN3JUcIO8Eb/m9DIAkIHArL9eZQ7yu0GjqJo47PROoWVCu0zK4cBrIZCp4G
5qjztik7kgGJF5G24uSva4RG31DyFjqXZx9vPQB3njlsArzlLOB1G7Of6I2TDiQr702fyVr4x4Af
oqOXjKF5HIHMXfBxZGe1t7kodFRFmmvQrP6R8xE6EXOaF5PwIQZTi8l7f/6Fw5MFGIh+Msige4A5
63ZQ5kNipz9yEUU7G8mow5qVQKd5UX4+xDGh4OZd2odjD1/b/jxDTOo4WBDQ+VMUZxcHsIc/18Ey
SkjDb8Kv5fTN4OCFP9RmVKE8QWQVpjKBfJklAZgccjenrpu8/W0YR1u6EDr6kMyqB9njNktQrvF8
qoeBkkujVMkHkkxyWYmuYUbyj+LkBKJHJye028xldo2QukFMcID4RCOvBkwDhQx3GL0+q6DFagQW
v+PsA8kai8SUV9CKvSOawi7+YWzrVSnoVEY0hduf+iruW2j32z5FdeCTVZuzsyEoSC9yNk2P47ya
rVZecf6m4yMpcVDzw2S2daogm0C0uUiYJ7VSv4yNYtDWIFPLcjH5IAGD3VXXU07mbor3uFdgJgXA
Y/Yo80eDLf4f+1GpI13tYJe9TvWOiVRbCwiPYw4ffbepsrKh9ZMu6BX+k+/8zLuF301GVCPvE/jG
RKYpciJp5csYK64Y7v7q2BRe2VDTDSK8Fm5BmOOyQ0EGCZImmLLQSHg9I1gN/UO32/cy9kO17ygz
btwT/qJl3YowCTZ40yEQr0fu21skqHlfxqRTwxttKivYEq+4kAymxIgAPk9c+6sgmWo6iKlHha/B
E0A8APPqasYDBAhWAW8vVDWok4dXXrBMUm7gjxcA0U3Io4i8eMhDwHYsu7cIbkzDTRklwd4HxQ8+
7y0dzKb9skYPAufRJWykqZzcJEjUPJHmJxQRE5DpT9tvFBXg6iJcrMFnUzU4OxJkCAnvecBK9Pzo
abgXFJduRT1Htx8zVCKbFcwWokDWER0rdorGfp5SPS1n6hWgb4nvQydR+oTCe1DftL9KnH90TGIe
wNDCz7wmYE7AknI/wkvLEBAB6fqouSJ3PT8+eR5RayYAlGMsm+R/1vyeNTu50yBBm3B4veJkUJLJ
/tVosaA3qa1DqDPNSz7SId8IZwiOsEOUYSUCKAbgU1z4Ajcxpf7JoEzaZgJw7uQUd8nE0yxMGT8Z
snSRN7r8p33mWhLIrIKLGviawVtvBtFbvOVCMr7Rx+sKZYRxKZHKbsFx9+11ycHv1JeBD0Uyo39g
Ic88ekDA9F9KGSfx0Bgg2cyRye51AuPR531CC6ULaJyxXaVu/NfrtwJB9iSHXjwUm1lvQ1n0B1i9
muwKRIg2ZmnO1BMsw0Ef5mSOOGea72gpBoVlMDEe3LWJQDiiW65LjVQtwhn+3lHd86OzzkYWreMA
FgvwmTVg6rOshj8JIwu9DBS0Zvmrvcsy4oT0ECgk0L4nebKtmWBYFB3/luHGawjqptoH6sWaKAyw
2Be0sub95Hly7nPPUDl4Ga+f8Ckg8on3YvHG5Cojk1Ycxd67LHDgTRt0JUtFkn5EqhQhAcqA7IKf
yIZNXMDlQu+6ukUzyiVS8yjIsUh+ZHDDx8KMlUMj0uJg7UmoASNScqKCsMXIjuvUx1tkst+rRusE
7BzHJIyWkymZf/bnUEVst2MYxmERXpQXI3i8PaKTg1/PhFEc2j4gDx6qJzUlDzA0OVv3b9cv0bnh
xH2yjx330kQI5LHqP9pPc6iWOPdJMP7vosyiPT6geF2xdJBi/NLDqqnI9oiK5yQfcZ//f63i5ikC
rOrtIa9t+7BX+Et//sMpunu39CzZ3AeOR61wi4GDvN3KUPD4llRUWPqZziUQX7/dCULWqF35J9c4
w/hS1C5gQYDILbj9b8E9mHnek5nFSKvJyd5rQVm52/MVk2ou7eq+WCXLpfaNED1doQ8FFkdpNBb3
thgKGqCqNG2CAGk0PqR+QG4O1Mwz7tV+4VALWm5jWO17Po+BG+0Zm41nAN8iR8I3r/IM12b7Uvw8
BOkr2VZmnxs0goL9bc0F949PpzGYSS5ZCHA9+trZUfCOnSgZw1XT584me6zHbsG0IUT/3Gd3aMAc
71mcsvD2pLR4L1lYd/ppp28NviPX7U+qLPGYTbyxpIAC0FuJAdAUnKsleh42B832UUxk41MGY6Pi
Wu4eFB4cPL4/WqnfP+LOx7QKl8/kRao1mfevEdFmwfk2goolYlELkL6KK/E87dF0vccsv1dl+7U2
lMKmrAxUyVWGgLVUL4YJxfpyNi9+cFo10d8fY2HAZGg+0GrjEq+hPQ8X+AiEBly9vXqyq1X/9Laf
JI+vMVR7cXlmdCxzspUlysvwRzIzhdBzAvbiS1I9w42j1iPf1o24TiZGBONl/g7jCJ3fBXYDYHEO
PB4W64JJrGMZmBwbNW83w9CKlO9sn6tbY5VZabtJo9J3HYZ5i5C0hRnVcAiCIoWmIixaBvlmMSt3
dvCzVYpzAfXCu3Bon7ofgCGesLprhM+FyF712TY8ZKVv8jCA6rCmLU08Q9wmRzvWhEqRlE6gC7TX
LhAJBLysIpvjfJeowQ0jUV95bQf7Yxx+D9NwMb7B1cE9Iz9kEU/zMvti6VRSw43evaaiAygb/98S
4ZghN4o3sfKSnNy7EP0bQx59MBIVQUQ9CjicUYW5aaiJSnKCFxD5WTQKmrg5XBoZl+7wEHrvOch4
B/LQfAOOv8t6VLK4QXi4ogK/iQN44bBUP375sggrt/OA2wM5YMKWYRdNGnJscZDrkXFFIXgvyzgQ
0g70v+yg/sU9+x0QijcRwRTWWPiEhr8BMa6aP86e+B57sk3e5jvyom2jaVUDqTD5AgKlsponFAxo
8Z9NSA+mbqOJ5wX45/iNEx10jOysxlug5gOt1toYGfD3QXVnVAHeINiNi7RSAex40hFh/uzMEbx5
LwfvjUpDYVh/oOwG5kqj86TvIkZjOZ81nqd0qsj458t/vBx50dqlE9Ubd/IcQCQ5Ubj8eSiyDqIc
OuV6YWAkqZl7flRxxlq0QNd1F8HtBJ3gmNYM2IirvOv6LMUXZ3f12UFfkKfzJYJ8iCaO6XnWpLbI
h7IfwOK7d/fa5ZSUcXIUc8RZSG2xCI8KrwTEOv9shRRZkdaxsCtiFTtPP4Ywj6W46to0LlesYGkV
ynHDNAvF0SG4y5rCzeNyvv0OKSEZWOpq+DvgHIXCiqLogOoFdrEXClxpsmQfaf7rymKZZNSdmiVL
0LFMvkyLnaqIgQND2FGhxmj9io+d7zD6GUcSqLMDraqmPfC4ZaHfn0zQQDwu0oaaXaRASNmIZt4e
56MvzyAfkPMdJcry0B62HAEhHi81E36+XBFyWlksdM+wNKx2UO9fU/FRWrc7SUzRjcdNaXd5QZX0
JRIL8LkN/QPO4g/EVmodtMQd3nFM+skRh3+753yzK4961IHj/rJUyQR1VQj42E18oM1DLiXkUpUo
BAU7wSEjMbvuSh3UbFPN9cvMYIx4VV31lcns5cx9c5FdPSCCciZl5VOrmcCtq8tsRF2tmBV9VUYS
4/nqpi2ynNpdaYnYVExWymnveKwM4+nBXYOnMN14t3SZ3HQ1oRfAnzIOosDkzVKfwNNYZTYB8hY7
IYXXacUx/TpY2isAdWIQNYxXiHRbJiSkOYBO9ZELGhUI0qjZyE34Hl6lbLUamCB7ucbW03napTQh
5qmywZ8bWhYdskJ5DZfkefixJ3nGrvmth/+WVRqC+rMszBmgvj5OlhcSG3JMCYCqu8dShgQ8uFvE
wuPdIGYwJ1AtzHQkxx5OOQpI5Lu7kCUonqaGUVrPuuEoP1vzGV1XqO+3TtceqfDFf904bT9Q0BXQ
rXetG1ufAVnUoA+LGr+9yr5sCoTY2cT2N4graxqmeJCfz6POOUhMsDBjNEMvgQaGpyIvaQ1cdyKA
PJeFtbqLIYCr0VWcZhA48kI/d/bAWI6MrLlSqrv9kAlWRasPKM4OHe7bvcqb+o4ZWt6kG6872W1H
rvByyDcNzVstCX5NNs0O0sdauQHHEMjG8mvOzPNskSARm0wDA2cMzkykMYOm3LJmMP4sfIygPkib
fb05hxaRwbQs3rw3YlSzTmV6xD7tbklp0PeUypxN58lniEkDn+CFupYTyupnENWO4T/d7wbsv3qs
08nvbxtw9whNPtise8yIaXIP0etcVg4T2la7fA4bVzidzKJad0A29P31HTjoSizqF4/CYniLgI8S
vnM7akVCrizqL9vxlnsUmo3lacLp1GPiVRUC9MSZkglVzP4g6O22yeJVeD6FBGPNpqEph8GSpZJk
7qmFqV+UVFRLjJcl30+WSTvBbwCDaywEvTn58sGo9TvgR2RyiMuAiUUXY3v/xMpQSm8IvDRjzak5
AmKAKN71af8NAqLDh+Supw+ZvfXlrTlFG1QV+AlJ665Kd3cIGN+iSv+xfk4CeydSTou1lZf2dHxg
m1p8GC6k+bIex53yI3fdi5B12pgwxQSMDO2/Uza7KA78hML5nEkC1Oat2tvlmgGqGKA3QbHmDMkl
x508rI/lbjI9EroV3sAxLU79Xu8u9TsqHX59HbIlo1aLG8aWHajljQatZv+PyCbZ2L//4jRo8tk0
JIDgLbl0/X7BhDsVwapdxzxauzgqhgsNfm7i+odm99SDDql6YRU+in9b5z36rvcb2E7zF1+q3HzC
mzuZG0SqEZTFxl1drdbmSKqXZDC6rVJiU55o2lJ9jXwqxIsjy8zIEZLRuRSvVWNJSMT9fc+VTa5Y
Pd4D3LnVaVsorQH4f3yFTVw0XWWeR+de4W/XgvfdrcdNjyXn3wsDNANFt21qJrAac0z1isDC10dC
y3WSACJeQvT4t6EoM1xW5cNMSxXBStfr85MzzXlb2Zt1MlTVdFGFHtE219IvowvM/wuaERCDspPP
7LrTnZYEDGP6GwzackMN1xi1hnF90cc8i2NgYRz4BGOSZNep2CFJlk7lBzgalyHLGOx1YNm55jc1
GmiPO6mNpURi1s6CftgnGSvXdaTiSNWDh3mmyMjvcSVYKenEZvVlKmONvpGcDFqJVmZPdILt1i2A
5FpuFr57r8FwwC2lqRe/sKl0vPwlrEJbskIXKhELkMwxCei2MB/n3nrFKFpWreuKWzx2LY9Zf7xI
a6bX2/cdEN0vYqHIfEnCOImFM4T45SnDolmU2wh+4bV67JmrLC9vRLkVdf4a8JHwIvZpnJdjohSX
4sCGiUZ9HEByeZ9KPqq3rhXG4YGQhuOXyfhedOEYbvsIP3JagFRCnLKoX2G0m0862MjlyGzo0q1D
ffrK58Mo28dWHx+k0frk1WVf9DoDbg5ojLlNKy56Jta26JABmKCzLFTYN6yS8v0R4DIN5SiOMp1u
1xW6NhBgV4mHkYjMOYYLrlSfHrdJGf597Aa5eLRbkydVMOb/3zCYjxWY5uQHNdrYWmk5v7EaAV90
EPvreY0t27N19pF3ChzvOxPI/hwr8HDZa7zP6FRGjsmCNCEGKDQHJo432QkcsQlBKT36NrB7Map7
e7buE+PUmyWPdMs+Ooq7ALbBUN1xOIM/aqEUOjItgCszs7J/IsRUTL0j7I+PHaEfUdmmPL3yCaEP
lm+i/6S/3iwhpDcFPM3Nsxwq47fRVRKh9HsFCr5GG5m29Prhk1DQTXlE5yQVl9avp6TwsquQRlon
sy0yAE+OYKsdE1CzX1lP8oHEMRLxj+p71XepT4FvHdwEKDIPlKyeKlAloNw5ZG3+k0318mN5fhxT
9CXG/qtp8L1M85vQ9rxYPvAbTM9qjzQvz+p5O0YR3d70GwoAYIAu4jnVsvzQEW3KZIPWywcXguWE
rOBc79gHLvK4ZXFSC/94SnOLJVBGPHEGpHhT1CL4FkXqzEQSEZhWc+Hcy9V+3xMprK7hkPEDq44p
wb4KPjipmvfYaMztVAJdebukKktcpUidorp4H4b6U7SJiPO8nIu5oXMeoGhC9j5sstNjkGewmgkk
OQlwQJ93SawgrkUy9EPz8xITJlidm8eet+mBtNs1iVLtemcSYKv3RCElSV3zsfk4JyZChGdSnQiG
mLjAgsgQdgErwm01tXJlAtPkqbYmXWIPyP2t1MH73qznXIekvxCSUktJHL5EPJqfsegGVT+csU8v
eHEphJBNnqpRN9HTjKay/mpUdi6kv9kdiNHwpTsfoVZ9PB5hsM1Pfl5GNnSKmujtB3LjcIfNfeup
6QBo9L8KByoaG81cUQ1gDwjv4IT1JbxxsX7wt5mEizgUkx4yRXdVBFmEatIybxqf+4pyqfcZneR3
FvUiWXnDjCHgGG70/EPtDONPzAwA913ArTiGJrlCJmn/K74QzGVtpVehLOKW0AY1HrZhccxz7DyB
Eh6zIuGe/VWJrvK7WdKcQWir+KvAdV8XImb/VU8RZFLBHb6D7nRfBNS7y8xkAZxIYP9tpogKOV9I
Rse62JIUMgs698zMChVHRD8kjTpN7V0ku2PZ2ojGB44r8DNq5o028MuWRX4KUNw5gAdztkPR4a3w
m4m8Fe13xRmqTLhwlfWmEcisAXpsWX80YEsu9XtDD3ywqXuL7aOfdcyN5dOBCUU0FFvqU4PFk/2s
9Ku5jAqj4g/5FnCd8FZ3jlxPd53mbt5Shh6GhC2LgdAmswS+OYj8FMPseJkaD29cw05f/GKc6WJf
Y0Gzix+uw8jN9SvZqvQjvxsw8UQYCuegFfjRUH9LhjioeAi/yK6dE7q5JXkIg+im0MGE30fIUUh/
SwC5bzkZWrMUwYn0yWswkeCASmdCUhHnoj2wMlZBX30AJcuM7/ynviWB3oPUfFnn8ZvCsspTDxEW
V5CKnhj/zRkrIMR+khWNAYq1C+hbAdVqPvTabtlcDZSJa/Lku5WhqjpYcQwxamRt2Sby4G7cnBAw
sq6PCIYWYiX+mhov7wwMYT/ghU5rOygeIiWhdW6roi+11MUYbbt4VyEwX5H8Ei9ZKjNiqnBJjb/p
mUjImJIK6WiPOP2Ov9ZwjPwpmXBU0G7wiMPDISYncY12WiMmkOMGYObJiTER5AkbqWPl2AwTQQdv
Wi5pOCA/C/K3fSRhRwCS3baX7JdO/VyZXE3qUNq5q8sYHoYdijAvFbLsH7TEFdQM3WlKjH95lfzb
GqS47/xlY5wCZLIXidG2GylrXD3+NdWRvmiqk9C/PFkCg0nwvjgbp4FXj1rQhRBs8m7BRg4OgoU9
w3cUGu1Z+0Q5s+J3Djafk64GQ5kePrjDx8h4fWrS72psMJgK5vUBm2x7RDmBBqpezjDnhtGH6X3B
aTmWTEnA98ufPBVeXhCUBaIw9rHhP/NEfNQuc85ix/ugU6CDbFTzauMVwBiD9dYpZJSma44MSB76
Hqv6ujsm6JM0BOKS4qWJCsppo1c7uq9O+AneSyTxoktwq73Y2xUaL8owvEKYp/fCa0u9IUeTlZ4I
WVJlEslhNjiK+VGXUoXmJmMo2g2/T5eODdu9EXRIsj92TTxNIG6c+SwZvvMIRu9GwIwiXaWRU9Rw
jqvIig5lxjgzN2U0UG8LrRHFAhugJeGYFFHn2Ra6fu4/lodFxxKUVqrIq+BKWatP8gmJ48hz2qbB
pwwY/LTfZPpS+AGjrV1oCAmGgBhNo1NaifBUkxMlIHK3Mg+lNbfWiB9lV6AMJgAYgtfZAwymjTDr
U3JDA73AR1Snyb0FUUGFXHtv62t6zzket21BxdAZumyPmYtYwiCX3RoOwuh/yoE7fZNLnGyw56lg
45eEyG0C3EtvCGnIggfKOrLKHKdUScEb/a+uZyx6TPdV6AGhBHnr1YEkT/qcWTmILs4HKgrsw5o3
xdbCm7IunlEAXcgpQUmn9bsd9C7IcPt5oq0zYpBDzuogVsR5FyEaCHqMIKEU8Yo+WyuUTxWL9VKX
vgq/emQ0cEST4sUr+X3GySK/8ocMi8L6RQXtnEt5y5SH0wikL7c7Ou2d1DkSX2bF0FF7NzI7DH2Q
zXfA1aunve1ZSOsjnhogq9yX7/WlXVDzFHR9THVtawIaHwFAh8wHOw3A4AEBJqXQnKe3QicItFMQ
gjdL6bSEMXtAHpaezQ8bhDLSK1zaS4u91CU5frbIgxGdadpuoAcNxum9GyuXcM5aIT6G3V6ff6zR
23hTj3Bv5uAJgmi7xK60jL2UCHyD30YrxdCoX76ZnCTiAfPhFcDLUO4keqIjtzN7wQWCF8bNMGi+
3piV1zgRZFSx+weX92fI0Ul1A4sUCED2WSohZZT8019TcbYvEPSLkFHzn+7Iufb0FqvATPBcVMDx
OFkzC95rWcxxAS6KN/K/TFFoCXLG9+mhyJoTUz+UBes8LhDKjTsyAyjBS9Ha0XI1tkFtyHEo1TWt
hjsUSnEJHuxW/LouqZ0/2czAs+isGX04IvD5GFOHmhM7zIKHU8MCIlG4QEYSGi/ZtqptbuWM98gD
p4Rh4zVA6Q+mmcgSY4mOofF1646uW5YH6x5K8EIuoV8hJQtneRVisq0c7+yKuNT4mfGQSKCX0h9B
9XusRCfMa91ez1oVAZBCwZyEIimBvks5EFV8nBb1AFufhDaxWVlMiBMQg5aWoaW0FpdlHk0PcFHB
7MKHy7H6FfU+OTtJEDhxUM6W4Ozz/9jczcOKuKE30feFXLP48OWP1LCWGG5mw6nkOx1YSRUPCcen
BZvUQ7wg2hB1s+TeQuTr8XvoFJd2nGrycQQcdzBoNRo6pCyh1C/WIg/vORvECTt9xxXoQi5fgjcU
vpv5S0WXRCYniScnt78uRsTtXA7Dp1Y5DKPqyFTkBline9jRzba28PWCK19dgPNtrT6I/YtCExHA
tbQp9ngNqHLZgBC1Ydsx+zwBL76rW6fJmBZkhuLAZ542kmK13fZ1r/VuSZ2bDFVFn66AOR43J0Zs
RZh7pl5Elq6Fi0l9v1D7NaYwSeQz1hdiuYHLMvHe5MQLQOAOSvs3Mu3rtJZTFgffXpIqrTHXzO8J
yAypv4c2EVwOZ8oky75fINMJsHelHF7ed0oR80GVqvUhAZXTYTttehK0U+oe3vHSLZLt01GdUqOh
MrbxveNfdnP60VXZAcgu6s7X0fd5KrCHDMHKrkBdCeXYczndFQXzrt+mSgRtVw9P72QIkgJqSDB8
ZsK9wp2ynJlap8gmiR8FWbgMFRcGa+Uwl7kn7b/m5Hkstaj9Hx+2BnANF3006gfG3qaEdf9eYn1W
HRzGRHD9TvycpCV+DU6NlauY8hTOna+X7aN8NaAS1vjD7zmJRheT+QNUPF+deGwN80X6DYlvgUuS
7ENOUC41448LupRrP9IWCgzf2m9zp+z75uiN49L2ZSohc2YqL3QyH6iqOphbvTLf0tx0RiOpXhaf
geSv2rcOLuEwCzUwL0NiYgGhmqdqZCXg9MX4zGsZheVB+VXNv0/LeKFUK7V93TK5l1wSpAv3FOBX
5Odxqs4zSBZetr3t8hEmTO3y3Pwy+gw847vpCbtf5TKd9ogEfR9l9i6gYRKGcpT7uVvYYbserQSe
RSVDlGESINf2pnIFJY2YSfvzMkVIlo6aV1Kl01DUf8zqjgmiWCDv7NndPno7dlE0qvglIRaXrI0U
2PtMfC1g8eLXQqR5VZSUMrrd+/006pylhjiFiecVCi/Tss39c43gHD7dOwFovWZxlqcXK0KqHVW5
Pb/91B+qWRWJHq6kZ9GDfzBDDtGzZ007WxXSxDEaJjkukIBAd+a2xvXnnDJOfoPM8gWmX+/Z9Hzw
EGZEyG4mPrFK7yGRlRMmqmRfaOY8z44AMNQfEyi7oKr6Df0c5rP72VISm6jvKC/2qcweyPxR6JoY
EXwNCpnEp79i7cQdW1k4bWVndYLzvwEwPtQHU0guZoPS6RX9cDstG9hhuHUZVL4JQ7wTw+n3UYCv
7QEJ/3Crmh8PL3ALA9In8k27uMTSeul3o7nZ3aynQ5y2YXpmmnA8MpaPDMliB40nlrP2C3KSuk/w
bUUfVbsw3av6PpM1aID/ZGLr6vlLE9jqXQstcI8Ai9E2k9FX0djss1E/Kp1sFMQgpK+91TtvJqdo
vQ8SULAqhLK4o3/ApmgWpVY1LYPimp59uQyBmHYSorDc/sSQ22PEW04QjJUew6gwurk097IeSIYw
ITytAEozMjquKer2cBd0y1m7lBdMeW7G/LDJ+tN6nBHaiCWnZoHE+FDJF7TzH9q/VSmv0K3dJnm5
9b9tyZrx5RQ1hP9802p+SaTRtOxD6lN+Kzpy0CtVe1gWzFmluaSptkERuZxp+XD+qe2LrAWJhfa+
kH7kKbNPsxP3r4vtcLeWEcV8iVu/9SkI7XnYYSADrMaoXvKT5wV7hnhhvh0DtJp6eJ8u36yOpI1x
83PSGM2HLbhBdr5NLh2DN6u4Kc8ooAgnWlR6SwRQdfu87QP66gCcKp5mp/W48PHEvnNvv9pXg9hj
P+AGyMjPaSIMseVv9W8T9AjsZtrF3gcUJr3CRTvztbbhbXv6rNi1QwGxd/7fDKnH/Wmhr9sIzJLR
w/Ee5X6pk2AU3dr7jiwqdYyGveiShwEy9Nz7gXjhOdKngDEaQqYakuxV5LIDBKqiL16gehYKZS+y
Vlld87OrHcXGV4zuJh0uUveMfq7mSmJgQ+ieDzh9Wa++2ePrk7A0QAEh8lDOxDR1FTfOdxKiZ0ZN
6zdSliRYRgGII+2048C4/VGJlJpK915Rb4oYL2jsf0xNcqoqa0BlyFd8SIPLee5T6HsESbCp2wWH
quoQ6HrmUoGxOoxIq5ZCX2Swav5H0hPcB4sUc66kdjoB96O9SjtgJapzWoSS7avUbcedJu+5D/rx
jpXqMcCDwpdoOdMp2gkjaZarUXd768+PTOkapJ9bevyP+/85hmaRgJyREOj8ZmdmNmffhWD8l0E+
S1uP2zqrp8gppOhlwGW0nySox7SAiHXspIXPPvlaXF0Z10nYc2SWkJJ3pnH65iNE6VitWA5SuoFY
9wNnFD5DJHE8B83pkyMDbwgTpCEN3Xdb4R8mKlGlhGEzUqKfPhySNci4Au09IBBhdSHKhu28J9nY
/JNTXmL4dbvinvBbJzeyLfb5ojHVRvhkeHaFJ8gPiFcqnqN2Fz+ESlSeoUtZYJb8est6dGJyVpID
Wo44t74QZaOrqp/KXu4XwK6Ab2pAee9D7HMbTpd9WDYIhLDBf94haE+iWQet72NbYprtU0pm3ISs
Md8KpED01yWW7Kx8MahLjor1MoplTUUcnNENG2Wx4tE0f2HVcDczYuskwH6ahpNTMG/cKLyOre1W
aBJnaoMmmkNvdCW5BrnggOhsy7ZhDEGjMvW4ErREVNp+vkKb6uJW5pr8j3z6Fmd945I2ZufpSdyz
Qx0Nmi+XoD77fUJQ2OahZm73tirvTsDzMZq80WbLc/hjWIfv9yFPhXQSoEJThHvJaSsFM3hQGaBZ
qXbzccNVQLBimuuQmDOktC5h5N0zImswmhe784B0watj/tOcJlq85ABV8y7HAYMOZ+pnzo3yOajN
a2sKoFwEfhUHS7agEYwJWgXm4FcuG1cGYOEOtqtlN+pFm6uM3Gy8rCokALt1TfyGh5gCucn/xYK9
f3RLJsXC6bOondtvEsbQKH2QIpOuxIVpEM4oigaZbLe3S1nyuRRo6vNiutCdFwSDQ5qK2K+toufy
Q28yQkIxRF7d4Wm6GbQ5Axf7x5e0KHWu2Z4eYhWr/bu9WSBVztzGZG5qN3rF/mLzg1dX5o0zVnso
jEO/T25wcmOJn8K/NGxixI8SwBJEiAda5/n4dvYd+UorhJ4+zZDVaJd1CPfYrSLyvWhIJ3RSr7As
Jc2MRTNajxTiaZ/gtyBchwYO/VmHQmpRwPzEfpEDFBgDtADxcEedRJqqxUomqkUajEdONJwTwYTm
9wYTOI/7NiMvrwrXN1KW9WSYTJVbGxX59Hsmz8siDhb/EsmgTEjjtpWn4qAP8PfmEUetZlOrVBVs
0zhOX19qYERJJGDptChI7fj430wOXna5Hf+eBVDYpo9J/tRUQEtSOhFalLkAmg0Ia3olsd+n/JXf
X8J8LRIGzUjvTB+r3jyVZA5/VWBW3jrMd7vz27Zwc2YzjHiMQOMN5YXNEqesbd/s4P8URKTY0lBV
Vmqks5nTHC9u36X0scQF7S+t+wbYkpYZhetLERDVvjP6aK8cGwRDfB0i5v6h4IF+nb6S0KPEnmxB
m2e6PbpVYKIffOB0HAWnHg+QgDAsp0eD291soAaaKQmhNMZ+L5AlpRjojN7RV++hjrKZMCLJl7/G
fegsVoDmAMdhLTopoCtl3hW1utYy/QJ1Xn/yKCdJuEYmn/qxRuG/zxruQfo0xwIL/UvR4VpkKk9O
h+DDkZCd4s6TCQiRa/7Eb5i9CQS6hwXGvnCJT1QSrAipc2yvjKrP3VTwZCdtIP+cEna3j5eKsFQq
aajzkgWy8NOzdskD5i/1P/Xhq/Oeh/wRV0NQnnkYJa12cDmpQZFQ0gpO4i3vXqz9zbJqJOmPuLHd
L2i/oBs1c4yh57ikWUI9MC4c/MJRTKDcsWduh2Apz0xFdPBiaZKlo3vNycPLh2Pfqn7WxdLmVqeu
wvJc/HelTvHFoH50qgjv10bdikDRTNhdjqp9g4YyP3ELYjp5w6575cqOvkF5Ovfm+w7+xi/vc3mW
mL39pfs850a53jeJ3Bc/VhUrpROFzPzU5pR1/gQhOtlxMvmrRGsOln9xpo4E5Rdv3JO5HhjeW88z
EezyK1YPm/iL8M5vyLcCEJYazsO7G8VeSjDalFCPeuWuGjG0Lprn7rr5N6X/tGP1Dc4TSWO4fOEt
daR9qetFzk3+xnRNxMxaFq34tddILMiGNYaBcpbZVCbdBtesWK9Vew5WfEJOwn37faB7P2BdmXKO
xb3YwAHJvSQrfgCuBN0Y4ph5yanwerop+DWH7q/UeViufjPziR9TudBw76MNOP+vmNvqmJWukPsu
EZAMth9TblJkDgPIvEVLdRcKnlgy05U46GhoLw4aMy6xs9wJkExkhPqKAaeSLfV8Z4HGrmq138rR
ZsnTNv/EvCDXcOa5PiqPdQ0gbS69xDnQbh7Pauv9R4uZCnd6lsC3Djgq3KGrj/c4MT+MBkjEB5pf
hSfDkAJx+XJGXgO5PMT+44fCfCVdrgIUXgRc3NBjkaTRY9O+GUJuExAygSCpBuW0vhKNWq4mT06P
HC8uie7ztJOry6hlus8KD0uLjOJk7htR2moALjPy5HjGmNUAJwBvB2YNkgN2UEzHs5RPxObso1Fb
IBdxT1iCXHSAG/0qa592dZQLtbWgUlqwUgQUKFX738nqfIC/Lg3FvfB1tKjFSBOFi/d93V6npmBx
f0VzzbbFjUj0mqy6wKLeZKMXy6JW2aOUEiWkV8gADFP9hVJyFtLDsnvd5ZUvEDcfWXUocGzjj91L
xJM5m2tPB11yir+jLccYeIsmfQTnm5V1U195b1BTO9zT6iJ/319vBVOmZLlw9vfNGn8lLKl4Ai5N
8FfbuGQhmXHkwB2G2P9y5NYBTJBnVOcaAp/pJE292bVS1MjI7pBWl85skFcS+mgdzeau3OC7TN3n
Yw7FsZJUpSBhbybcTRr7kaf0lZsSg15nkri9TN5h/s3bx1LxKNbKAXkmKEwEzQ3dsWsivUDonmKY
KJFvJj6V34OeO0VePFhDftDzAEHhiFTzlRLVQ2fMrzLxruE8L7r5+sKZ+2gU+acynZqT7AO8rjm/
J5B1Gg8hSNqfnF3Bv7c3jAFqOSAcyfuslq4Y+JwA7DO3NIEIZtlETLYD+ORI57OIxLxo9YOEU1W2
JCKrHsZNKxd6hiWncU5cYRO/eUVQPak1ukhC9bneSqsk8obcVT56pP2boPmpiu2TJse+yYfYzHqq
k/mCFkDKohzpXnfJlw2XtkGPjNSx6YjmZ5jMtsAPbT1iFS/njoFkh+0MiqBEVzy19aYDHONiEu3A
EO+q7aOaiJBkcqki7o4wavsWITbe9VZR+4p7jtTKxS5TIp2vyWbFo58zILp+B+lnT13ziqgnjL9e
sioFjLiRdy4p6Ia9vQsaGcvikyLPvTXqE3GuvURLX7xcrFgEqB4/l1Fa0ilv+TMacwiaH/jg/nMx
QS1gh9zYXmP6+NVhNLmy33xpqNK3p6YF3mpvvGC0Ud2HZDeDO3fB+oDUzXObey6FQJumx7espoKg
XHtq3zAFa7lF3q9clNZQ9fCjytDjzvhnhzXBP61kO3qG+WfJf7+Vq1eF2zZGi2ixcLkY5b1ZrMUd
znbtd1uxeyXz9ZdMUfuKLaWfQqBwXkN6NfoIbpGLSvN/REmxHlS5BPVXE5buUiuP0wZgDArdSbKU
EL7uPJrxk3mI+SHhQx1vUQTWDDtTOx8NudFd9LYkL57phTJaFUGmXEVDq7u075sL6qrIKg7LofNe
GhkECDRqnS1fBxALfGlxPbEc1tveY86dPRuKJkMpCzY2V5Q84VkUwKyAlzSTqeg3pPNj4l5sCyCz
Ve6qVRR752Bdrb6+VIWGoaB/lKdeSARiMsTHFnVVlC40cOprjoJ7OLHw/V+YC/HhhAyWNsPACkGS
QR0mqHQvw2vXo0fOpV1xp7N2G0FqF4pKy5Dc5XwqhFuqNQygEOmCEs3JTLLjYNU/UT/Sfd/as18a
/67tS0kCrTfEZAYe7r5jlRMMpxQPrc8LaKCi31Z+CTZBcJk7ByluMRGjJttkJuWoEUPVXkWCVPlT
4aFzEayOgRnuGev/0Sap2onTwcPApATkTC4DOBjkx5x2AnUktwe8GIoxIh/vI0OqZNTaF0rZF2qh
ffASF8aEfh7/N+TAmR11RJOdxSGMw6WRKJ9q98s/BLjIuEZhsVG5TbEYBi/6k/TbUWcvHMcQnUlT
7Tv//XEsH94l5YMgItHVKNWfl56wD+d7Pu3da0o2HoBVBnM5jhIHI608yalEywArO/WX84CYCIAF
pC7a1V3zjvInQyHdrAxrfB5M4dC4By4KwQcGsSAxULcwHiVtgUQRfz9IOcbcJ8InAalNi3DDz8Ot
KIVNrf7tVArfMf/5y1LQc5BaJLoirGbIacsnGzFx0qzmZZvQJBa8TsgWphKJ+Avv74OPxTrQumf+
flE9+BZ8SB7B29i2fqxKEOtN9QuE+FJTpTOOESLzybyrf8ze1Gwx4Q+g+A0K5FqOI9LABjLO2HV+
EwgugB+UtYfHv8JKWAmDWz51THTCGzghvuX5/NdAC6RJynEV4D3ZqyNaxpk7sd/+9Ds7ZLef7x2E
W+ktj84dpZjcjnt74sb611EOiZ3DynUkEZD5sAMOyuWpZa+HlNOhyj4SHcYdkZhsqKolk7HvaqDX
z/nEl+QJbEPiaNHjFJEcqFN+iZznZgXMM8vA1eaLlrd0UTC3fv1Y5YLnxhtsEqEIrI/oAzB6GalP
70H3MB/aa0v9H5ipRKObk/uv4Ur14SpAlrGpRRB8IHgTjfFvEyJYnvU16Eutf35dMpMpW4mV30p+
6Y4ltiGu084ysxZTOl+TlVc11Qc4dmgKIpWC1q2mFFNYr5jC32Qt4+o1rxQ5bFL2zyi+FcMPEarT
qM1r61qb0lkp5dbguvUhxNzlSBhaFkOGaMKEQZJn82FIl2i5f02zWwCbQlWuMq971XambYgMnTTz
g2iGh+IKr7wrl3doRFj90E85mO2b8HJljoQvChMRamtAOzedsZFMfUEt7py0eqYxtOeMbEU2wTXV
WgoSitZfuIwFPLJzReH4Uk8ToJbQjC5ic2v+9fRzjnReXEwxAJW6P64eAJzDzEfe5+71zXequ0wy
qzZd4kZ1yklPY1UlPeMgL/Gq7dDegrRVatFRHPJiOWfLYxj3pqJruEbRldjvxeTmsoA43ppWcp0K
/cjaqFpWbWMHX50F8TWSD03prb1tPY6LKNNd4zKu/oJBhBbhUWjXntS8oCPLTPFeeVg8tH72eAqK
vL+rCXgP5hsdJBzT4t3XiMQPsJdCULLlaAmRfBi3rvA9GJj50oTpXQerXkCtQReAhmtCalYgPBtk
a9PeDJriFVq3r1jJ89gX3AvU8AAWbZIiwjwgw8H011d/k5mBhcuYnCLRUfiCFh3wfGJ9KJ5+92u+
60aGhkBIsWJXyyuVJnKwpWH5S+McN1foh5AGB8QJ5lKifvfn+J1nIFpO6li2l8z+g6Z7Pd42uw99
mC3TyML/KgiC6eBuXsa3pil3VEitEBSCNrjHR5QIYqP2IuBchAbBHrW5YJLunERyM9KBUHHMz0RJ
yPRMD/pRqOS953bT0O38YSPwOtq4QU9Eguk9S//rawqesmAd426cGWJnvJOmYfgFJz24i5XxDTzr
B8wihTC8ArY2X9ypBqMeLQfE8BIPElPDZTwg7QMCAkB4cOcfuA0smgSMCOc1YcdrN6McYvjhW+Ha
xY20xClnIo+tIdQE9wfd2DCKsY0yLmOmVCEBOUsB5VSKl2s4sor0gSs11Kbgbbr0eKLMIJ3S9GUc
nW6xiGsQVATKzqdDOG60E13O9/HZVjkUNj4QCJSoqGU7s67i97T14vIUgIG2iRGksg0yF3L2S+Jf
eYSIC6c/3LbV9xzOUMP/VwRz53a1G0Qxs+LJKgBKg8ICPkAmBlr5nstZGUSGyTGsVCRhG11rnNhW
WuV451xe5rTzXh0BbHq7S1pwO9SOVtBsBrw+Z0iJ++hsExJrE77ua/doGIzhy9XiKJ5jX/oeCZVE
tYncjiVMCQnXoSSbTTqxDIuhq4X4Atd5NBweWWQs88TEnF9lQG24nHutUwU0ZIz4XHgxconcgY+O
OfaykwOoYdqLjmrYHrHOL6aLkpUvwZ/+0qCV0WEsiIyYugI73DKQ2qXl3v7nUlvz9ePXFRan3YYY
wA3R0Sdk298CLhvwxy1GaN17cIXhII87Op10osLFvKpWJbwEXZjNBO3tNNQT12Mlga3zMdNzYx5s
ITa8fEuqMt2q3h9It8uVSuPk6kLzi5QAhTprmVL4jeyb6HSt87h4XrjYsqaFwnHAcu6lDrcne65Z
S+lHDWI0Ous5W/phdSEWuSxsJL8F4buGaytEkYWSoalia6ZvCQhpi8SX356QL6EYcuRI2arYqRFp
qeZatf5QlE/ij0hR6M+jEBHID5KPFYf0NRvGybebWiXLNEXnzkFn8T4y+HatLvcUGvcKu1WwBMoM
vh11CNQ0SgAPPFwKBMCmnTYdUwM4lXJzHygn59fq2oPkVcabdjACRNs51kxPT0u5cVhrOroG2uiG
hmTv64CTy6p9FjkmNabmWYvhb+zEwxnwchxFxabzKhjKXU6OGPM8O7WH6gWnak4mLUGYNQ8h58AV
2xN7xyT+8rwR9TN31t0Oyi7voX8PfteStdXUWvtEMa/XhUmMvD1HdcyKubB2GUvjsxT2ZoSrEbGK
I0hkrKgQav6seOY1Wm2En0LmpLjKHm+BE3YBoG6T9nwadaZhgfAEi8OjQDNpbBV7ieLieQK9bqI4
WcWSTfmns/8AFv6dq/vEJO0X+HxmxfB85G8+wvoOMBNLsobakqsbE5QWjnQq1Koxs3nxbmfpMyb6
8ofjnwZ7hsl3yVt3tc5f8DaS9Ssc2RVXlo05MQsoUmyyxLAD06u9HmKzxmN018KICjiXpqP4820y
97PdwoJpEn7IDIM8xaTU4Spi8WqSVCZLRJQfrYE9A1EfBGetHeuCtt6vwPYvO3c0p4aU56cRJy9D
T+CCu5r/Ort1jgYcHiBoktZAoAntOE7y7lV1/z4sQmaydBeRCveSQIJsSffNNysnJn+TJ1N+XkAE
cDaocXGgUCD71XXaZSiGSEQxV26Dbnjbv2ksE+5XPyXS9zUuEqN3XKYb+x1dpmugx9d+6vhS9ENp
eRjXa5lfSvHp0xnFbJw4ccUe63KMTZ9wjpggMhb2KRbQK/3vnX5e++gA8B8k3VoYGUIQP7RoXqXC
qf4Ba+hruaTMrT0b9M50zE8fBum0JcnUzUoKBYEiX9ZDuc5WcxYG4aWVRaOnplHMTvrqwcYX1kmn
WdwgRShBrJEReiyPMNrfGeJ55mW4j7iY6faOdY0b5oH313F1tHWd1y6osn8+4hDauHntogoJprWa
360PdEpmFnjH7PBeUOi0OYjLnsS2bnekIFBa11xFOEAdIkqq+eukeDzaW7Ust6rRM7F1vjo3O+Sj
Gs61Qrc6kJypicFhoo7MrOkKq2nxT8wCNaQdv4iVSEzFo5/rGrCT9UXVxZ7Do8YfJlESDeWonAjA
aQKDFSHnqIruYj0zipcxbD6S5g7yBtmjyH6YfdCfEAVbjT3nAeJvHy5lIfz9tC4jgbQ7PYUXGEYV
KCyX4YKeSF2ixA5UCquUfFA4ItTZYa3saqfW0/ZUbigKUMPJoU3ejZzGIEpgZAL/LJN5MOk7y9kQ
VMLwYndqT3adUfFqneqtehyb1VcDVn3dfjWIhyQ7ZV0UYPKtnkQroHHeWUiyrI1+cXVihexRnA7m
DwaSnrJD+tvFv2vQZKrYkuJVQYoD6w7kA5oOGnjjZnFKgufqCNtQrl/5gAFC7WhKkHQx1SQ1WGay
KsqL8aWtvMXOwceFL+35bmobLHCRvwoNymZd6wHjqItUwA4vaIsyTum0JmTJtby1es95tWdm5xzm
CQr4U5Z+aquanERlmWE+AoTqHuEhxWEQdF0eLVn4DoRJpMHHsEiEgKv39OlStpk+VF/jsaGkwXtP
b8Sv5y9i/E6uhBFicsd+sg6zqUWd54nNx73CAhLpV7J4aVIo8jY8hOw/8btyxqcKWUdXMBTFquNv
YEIaAXrKBO2Wyb6/g/dA14CfFdE6nvwo8KyWIKKUaAK5kU0rsbVXMqvLBcNI4lq1iUorqi+WqaBB
42tf4oDHxQ+CzZn7XFCUo3vvgOQ8iBwUsQjoP66rcwgQa8Qj91ExzOtnMpYGYV6QG6XQlNJ0UBnO
suZxco943bKC0Yv6n5VbgayxB1UmHS5pia/BolqDeURB+HRRlmi/gcFjALBTVEsdt+7ELRW7hcJF
yZa3bbtfNaPdFx2gsoDcwGgML+gC0WOVrOIN5ZmYhkDqQHFhaCRfBy0Rt+yPPPLK+Qwz8KeQHQtG
mLN2i1SXEnG08XAxqmS442fHrT/Y0lyvvOLzcQg6xArjEFMrmtarQKqypxxgzGlt/yAoP4yZZCFG
KQkZzlsHoiKJo1RnT79FioxVcA1QOF0Uanxl1DxXjep/9HG9VsHBcjuzJ9YUXhW/yNyr/Wrlo7vV
aTcW29ZQ6nvrWf3U7wautkZKd4UwXM976BlMWlCxe26wVLsM+vWb/UJqUIO9jCg9LE4KedjCjry8
faaDgXhWfM9kdvYSqJvd4URLILG5fIzjzJceNSkn4ivWBgoC1tG4C1rtLCnITANK7Sv+/9VzqP+B
EZt/aVZeIJLflAfM8yqfWQ39KI6r/DVFVkPRuKCtysOUZCu8cx7CBfJs8f02iVGK+CnErH1TPmol
0Ec40zYY08e1kdDs1Hm55A3vcu82ysTNpkF2ZRHnZ2Ow15eEnoHUVMSS+yX6dFVSAVpp5uNKTlOZ
isDEspDkizvik+Xl65xiNomIDuswnbGiJqhQlvhwUJmTDde8VkWnarAGLgJ+quECxTSphKT6abvM
A51liHEo7L8KW5ek2t5OFyt1UdYmjY/FqoETvL8vL54oRR+1Ri110wE6iXeZxTh96lMMozeR4IfD
soy5MWs9OgZBCCoJ+UnIk18PQaEewlpQ1uoZnXLdBzhIvqepbdkk2wq3r2PcXRRz3Zjazvy/K2cW
l8U6h8n6TanSQP+E5id08Saop+jBRPkv0F8xSCGinoKj9BM2PNDsYkhpU20A55ONDeRdfHvQ6wgz
gWG/1ZoMqVY5baVfaQuRLfksESr+9AIY+vHOTrxbcTWDJFqgse5WLU+qdCfEMJ+6hTjjlIm53uip
MUVV2NmXRixxxWYwTPraT9UGMKj8VQghKV2RBdmh4UAwmHLWOL53xVgoIFUw7oUyhKOOiwMawGo4
w2ebW72bNeuqtCy8vMZnASFGUxtIxiltKO490qFzlEmoZPwNPUhWsajP+eyQPX2hJZsWPMq8fuXL
KcjYuXj9B4ZhcgTE85Q1ZfxPVtoTe3+Q+xbnrdK5onGxczevlhbfAKpewplNA1++AMarCmnlyEut
MkgE6+FaqCegnTwmsDhIAaV+UpX1owM6qMIR5FF2cGWNx2Go4un+JTomn2w1W/o6u9oApGRYWlHi
2Y9KxmmzwzYRHfsjGjcK6vnyS4n0n9zo9u3sPB11lZObvzD/+JTKcTqS+r+vQLzGZoTzbwucsOPV
9erIEwDMESFXz7tnaKKWaGYzR6jWocnWDzGTdAIlLqvhsyYxIZxBsz4Vc6vvUcxYuoYPRktbF0QH
N6rqAwIS6Ry1TCeLfTtBB3wWy2L/tSRg8bfgufwvPZeY4uoin07NFJlSINsW/m70ZfawlffonrCW
9uTy8JdO/cDS9F+UCnnwh4jY8knFKHGPbvLsucXfz1RSjfOUu/eUCrU7dLaqfuO4AKI7G1JlPTty
1/+5/qcVSEHbAl/OY/LyBBdKlBhS4eTnmY2AVLotgRLSU0zcf5m8LBX3bixS68Uk3Pqm211u2x9J
cE+CQ/w9fA7qQMTVu1fbstahqIrxyWo1xk6mb+GSTBBU2SX9G+VpzBEHstjLOXlM096dth6JWTzT
TQIAqiWo/gdEstlk1U4e36hGpRn5AuP/+lB9GgkgIXx7Z8DOLlmzgw/c9QwOZaKq2O3MzsXLqy6c
KKlAfLH0m+AeafgcPcTXkb+yPqbp0wUYV/WmzoyBbzsiefierw80DkSoOR0FijqSp96u68w0zldt
RUmBM/hpaSgrQt/e3sSiIaX7XwxYNR2Ab/Tw+2MQ1ysuAUAeEqwd5J0/pnVYnlKKeAG3zIoMRthR
17YP6VkyTZOWCuqgAwJ4BqjWv7zOhF4CqKsrXVzqf2TBg4jsdEgqF/MBDk/RigyFy6TP3P1kJwtl
qNByMLJGLR8VKAZ9ds6yY8H0VCdd+kGUkIgshmqLg/YPIyOqJB0ICgyUvEJ70jpSsvVBgaNuDiod
s9pwM7pxveTUu8QLB2kB3962cc5KPznd7snmkWPFXf439psutXfF4kHyEwDl9Qi/1yYfv+SM7kbN
a247wUU2M24+Rj6xtUBIDnI8PgGnGsvQQzCIxyeZjXHWiI64SvP1FCHnKjiAdYIgBkC8FChX+GjB
b0z/zq2UoCdOrJUEIx+VbVQN1Kxi7OWOjYzDbPQr5yHZtkMAX15Z7ibbx5lcQMbDw9sxwD2JBmBW
bqDejHotaptKe9N12dBArYLaYs6JyrCBy06LHpKIL4uoC6jKizEaQjuvKoMVrxm3bv7gb08f6QoS
xuVgkB6WXXwi6MkiPlXjeD3O6Nxi0QF2jUjVamDtvg/+eKFLp+MFPcKl7ivIAaaNFTYaeFKF2mBk
CbWGsO4Xgz0pucOFr6PL8kSU8+CzJKgj484GZUoFmn8Mq9vU6Mvcct3RvwFousJMpRRFLK/jTouJ
exvcZ6yq02/t0yNm0gzhpWG2WTmnrXxbkwOMiKm59SPbKTO5a4lGxKw9qbaV6LcDco1fz+BfntbZ
wsh7HSB7oIqB1mVNrdtvVHH+wLvwEfKsMxl+H6tM9gXjK5WPjVzXyBARpYODszvu5XYCvmPa4SJV
a5F/oVSD6hcXzto4hcGdfJMBkJynqGUC5zSCHBLXYOVtLqYZdYPDjnbzkTI2HzcoCeKAWDTQh8sA
lYOM1f1565rZRj5YloYmkdOAMAB5wp/xS4lk3U2PNKJQRiKP2gqohh0Ne8C4URs8omoakMkF3KeZ
pnBBsTsSqDheSlbMJwfM6+jGiVY/DXos5DzwHDgtHSH4QwZWfq/RRSv74wZ9jYvNtc+vkbNjoFxj
2uHw4I4C9KbyOWuOuQJbGrAfsaVnBBP5DL6NDr2x1UZg5eVvhVKmLnY0zBUjOuksEkEfUWCUticH
KGgpc0wnK3HCxZbuEAU2m/UFxY7uY3kBOZUNbDv7WSqHo01gEJL01qC3ThXZhIgwDCmnjufDrgRu
mUVOgptXcHSXFlawG5MIUSEhawIw+XpqCusYoeKOWnH6nFcYuTkIgbU4KgNfmRZTH+eTRXrg1xdm
6QLoSBATO29N8TVE6xZFfXQRLrxV9c1Iu2ObVkfq0fit42megGylAI7nPQcCPyqGxR+6qJoet4YK
Hx5FR8QbIpQ/Y4rqIiSGT2lNhXq/3u2pqlSa3ica3NbGkPEn9DdB6YjQf3HtpKSiqCHTG9KTVPKj
xeOG3NVn1aHJmSyFVP56OWKPebRLIodyg2HMm6lMfFs8v5LfD0tfnfxNqRiJRPm1qRrEnBd6ki/t
2PW+k6XOHfla5grpMfL8HzzcZ13qSxLqbvg3HlcbgJmhDP9i/MJ4ljbx+6sns10ja56JslzxmEpC
ahey48A1jX/SAWFXulwad5kMQZ+Ceip1FxbKqAlqAtqqYZgDcBPTDmss9nkV5rlp63p4dK3JzBZ0
pf3zTsTx+jNcb6awnGhnOlBGR/KQvzbDK5xud/+k7wv/Bbu2BMuFQsStUWTgtjCkYamopwtHYqqj
bVOJzMtr1auTkYidpPMEGElz9T1D6KMEFYNs3LD3eJWqZTnw+AqXMz7JnH8ejwa6e5ofldgXxiZq
c2qzRby6b/kfdZaKUomZXddzbC31on8im15l1cotMeU8MPxLl38ChHaNQUEgll43PwKyzkomznqG
DjCt1Hb0ZIQP0yeDHjcM3TP3tRD/WSfvXJcdtWs7EoZf0hHj0NlQXof474KLiWg8UjRxsbDHDMx0
upr2GP6VAPcntZnSzD/jNj7vG9XSKM3cr0RhmnhHMKtKIZYZExzoeRXTQxZCglHqgd3liD/HnbdJ
GnQbNHG8dA+rbFr5uUXyqwvXF9s5ollg/zHDvkLf37ptcbhj7MaGYtA/zHLg/cjzxytWNEGTyIIH
JAWOaQuQ7DwasqloxkT/2sd2N7WDerKSwvOY7Nc/AQnNsU/7jxC0CsoeDZ9tOnAHS5pgGC1e0ST8
k4g1g1KfZKkVr0+k9p7aOTaB2eQipgHpy16AVp8IAt73mFcsoAriiSrtuxPMBLR1r/AToGxMICyk
nkY5iW/HkTuvwK9phncgQk7smCRuA37c1mX6iwAVkgD8jjRLuhb9I4ZbswwTW8X3UgoMTWvWe4oL
Q4+vDKpNf2sOWmzO1oYvH6MLQIO042k1hQ4FV+DjZLRB10uZ8jav3l5u71j8xtv64NXIzLRK6j0/
JPRn51Xc+MxpGle66hKaP7trtrNVsgteWn5jq8oYJiHk6HLSJfBrtyznOEX7aiSXUrZRXtN8AWY+
wYYlA2VaZuwnwq6qD0ZA/u9j1aiZ2dBs7APFrpm0BkwMONB11YSZ1W4zgboUvHXQmjbCb4YKJ4Ey
iBMdAk2S7DOd8ABUkleIm3/8XJj1kF+nFmWuagFnedG4FVjrkY3ViqOIMmPL8IPiHLn1Rj1ETbXj
Xq2GftmIMPH4do175Puh/VJsj5OIRxX2NCzXNTS56IIgYQzEnLXIVJBRF0ni190IhNvKZYNSwHnf
RhiTzKwSTGVfp0f7/V5jJ63VJ4rTbAB73JdbMhR27mvT3dP0ULDrtdvPVrkXF6wt63x2WYdaxe59
gc1aHngqjwIwsl+TfVaYyGMpYp/rBEupKEapZKnfMrao7R/qjkpn/HqMILF+6rnZqURqkGrPB4gT
SxOwkCZ8G6gdZKgBhmGs7aBgZZ+Ydtt5ACv6Ht5m26mb+NWtYNtCQ1F5++r7mLXlupWlszfuIq/g
PhlBjxCRB9c4HsF+2suxEDjk/YQkgfW6wRJOAZqLootpDXilvynvxwy55sA0/8Qh3hOh212rxhu8
L9OfhxECG3d6HjQzd0aIWvyN4ldcx23ONkboKNfbEpCFKWIsJTFuGJsCsdwpA7XtV/wRROnt4+ML
WcT4Sr+KzcNXWruQlSVJOXdybgsrhUnIq/GRXu4kjUbqJN+Kb1Z+zYcyrJkvnq2eKF0UUt4BnOQR
UJwcBxIBK1a1Cv5BBLy8Snrd1SduoJ7ywzJLIbhmdKwx6FDxz0Mjlqg4XeXgKFLxygucXwzy3K8L
Af/fknqOAk0Wy0RnVdaDqZCF4pQKH/gbF0pw529VzzA+C7CgGgtAM+3YJKcRPf6/wjan3gdO2WsN
mD5gYuMaBe0XfJ3akJMU9+cNcvUydseovrue8PyTLwBRPSjbaadFggIriRkwyXbfTu1/64Hnd1pI
qdgiv2ailNzu1iLHwd2Gf4ZWDV5iShDlZqEFofb8Npn0GDF73tlhSSoZyQakiHJmT+p0fHfFrz+8
/Hf7Qq3Ier753LKDfWfketJJ/spXLgKltUaM5T5ucABPq9ouIXk/G6yF7l+EH/lVTbUNyZE95en6
lCB8qRQZL03H8iyIo2Sl3ht1JBoaOrdGijGCll3I0tl9FdRU6DPi+B99OuAv4ohT7FKfaqufrH6a
s5e9cDBnwXRBuwUlqfBgpRrEVhJhsRuosnDMHTT1rzH5aSk5QG8wIua3U7dS+KdbibSkBURxdBGd
JIUVHuxPQ9GLmDkt03piUUPs05zdrB0Q6MlHgm4m1NibfHPeISSjKWnD6f4OwXlPiLv4KlRW4Mo6
7xhqovHoPJhtjtQwA71gUuN3MkDmI8nb0RaoVypkDjRF4ezjZ0S36YSYhhE8BBnTRfxby76O+odc
MSsU6tmk2rMICfZre/NilyDXMlSAMF5QxrTRiMaVXbeTlc3Os/whJPqRbxqmMpUSeHjjCbW0PExe
KVPK0JvOErh4OubF6sGafOrKxViZIrqWK77cKMarckQVqZUSKv+eTIupUghKZP65yBkCeHKQX8fQ
bkoBPobfFIXHs/SOSpLOtS9WzEFO0gV/7z4ymkP9Jvh5+smz7IYNJjFwRVFuauatPixURrUHPbNM
479c0oGyTJaiocU+rzSNiWVbuobCYxbm9ym6PlUl/KiAh0dNmcwGvt6baHOY/yXrF77MooI1Lg+z
KBuliq//TjqG2Kg3WQUwUu6JMS6Fj+HD/lZ7I3zxupsJFY1LHPWk73gggMQHFW8jtYGOMo4q5u8u
HDPiF8xWktgwEJLTYhLZM8wVdV6LK3KT/NoNTGXsLEZTSAjFDslSe6b5OMnBPyjm/VVv+8eAN5x6
jSz2TyfKU7uCvudKok/2cHvox+muKioEASiN6iWgZRRZLYJiuDQIyXoDZJXbA5MqizTzkIINi33x
/z1yIPhoW3v8/WX71RIidtYFcBxgwNtGYcqMriuiHnMRpidFjc4AR+Aj3XyvxtGullHCcNirbsf1
/iZYRECJfN9GnRYWfKyNzv/jualO6BMucqw0dxvimKUiAPBcyFjrVsvvgyfr3uYg/iXrDfnnMExp
TxBGpRvvoeeTwz8C1mv02SCI19u4jUq96AiSG/VtdY8AIS5PbDEPOfSU8x5VuXRQBPAVXp2Sa3vs
Z+ahPDr+avsXt/ID9x88//E/FLh3iFaVh/87FsIG9XIcdunxciXM/QhQRVW4Oz2qqdLG9xe6EPmt
IzHRL7Qy9BH60dUOG5FcsDopsVty8kS+XsUh4uaOiaJk3ephAx7Ubf/lfTS4a15cTpVAaY4MeCqW
4bloaGQIEyOOaBaBeo1R1vnasRMYjRo/2krpfz5Bdqxefb1q5RlLZuc3yr4q8H04+YnLPVIR1jld
UM8deKfs98Gu0v7125q+4KktoAPk3IEj4jo+cXdaOZeR9WfwFGWEaSCqWAupX/eMSIx02Bd2ygHU
6gBhKYuwwP66T2t7nXVrZfVGG2f0T8B+c4fYovmJY82uQJx6rHK91tl5dggigUF51uY2ZPMEvGRF
3UIV2qHjBpyXPI/BJ3k+U0/5FxgLB0Uu2g1vS0FXQhsuD0lfRAR/1C6IQfvXIlSCnzFc3bmSK0YX
uVIf3n6w7UTHYWhxvdgiVkr8qgI71kP1LIarEZLtcYPXrS+jOzBpQ9KKUs8uIVYvoMO1fPoKm1J3
gPwZbREofIm57+ZbwxWHVERDLqy9kT32GKcGetKnLjmM0iP8GXiaPvKstgGGWWPbIXSdZQU360C7
p+xiMcNgboMyv6Ivw7ZN4JXlTrjAowWXTFqK9Evh1kNDSy3gsvKGSe1NdxKGq8lwU9m+xWlNIHAY
Wu7JUePr+Hz2qCxAagZYUl4cps4naH/zSPAqkC7/8tpgvyum4qsIysyvCaX2aQbAwqNne1L3+g4t
ifYzxnsJY/rREVlHYmxUnuMM4pW0W/bI+pldJ93w14axwQb50DjouosxgjAGiMen40DDtLgnII3I
ch/XzIRx2Sal/p2O3pxp6qrl1hRTDStVit0qu9oho3FR+ZRL0/I90yUj70MT89jnVQmVTjLtCvkv
ZDK93ndMnFvT3W5A6/adhlGMViUL76QsmtbYeM4AQfTLCMvLdae8+sEMcd7+AkLTR4yHSsYuwleA
MOJchqKCMLC6Jh5cpjjdIDMLvoao9w2cJ485OiOXSKQMQT8zMNo5x410zlcSLYCNcdf4nOlClKZO
92/avkcC0TfrP28IoSqsDQnOLbsL/8y9ImfYyNF/bddPNB3NXCBZh5jwb9Y7gnG0YTcTf6H/g7d7
6PLzNC83H6U0eL4g0s6BwuvIUm36XM1WR4org8OtUV+ipS9CMb7s5LRux5XBqPR0+7rH500h1Hfh
jLZ4febi6EcdKrQWM4CUwfSVZMjfXZSreaISsE9uyXIgmImoB9mrYAJHwEMqUUBw2KoxnHrVHEqu
T7K1ewOMpNr1ZjgrUuYicB28JoJwi1mde15/IrfrAKJU9KqtaWjdBBMIFXdhaVdWNM6U2Ph6OmJn
p3Q9Hk6KFXgt1m+399Bbx9wr08CAr7MbSdrHp+66MFHZJtNISZ1j8A44Lh16a3A5HWIi4d2C+mai
+opPSRpFotOU3kAWG7SGs3ySaMjRcG9b6azadLUBQJCewcnxJjcypyqXtcBum489K3EqMxQnVRLj
mNypdTIM3kTdbxJYUFnWGfj03w+7EfjTqasHus4deEQWgUsyN2h3rlR8/k2h0XOMPn6sU5iMvJUx
xE5HMdKkpRGPENgwfKIiVeI2tKN99BzJZc6UtstVKEY0V2NCx8vKWvNGadtZUEDxU9rXUzxPI3Um
Pwb+bAwaj+7envxKXzNGr58PqIkVRTHVb1w1JzZwYu05xu8dmdKUo8TE8ltxL/Ddnq5XHR9hcTG0
xzyeEK7/dYwVtw3VH3z7hk3AOkyAhTVUDl/c27ich0PQ3yKvrt17F8rKkCwb64kYkumEcbJReZQX
Pw8ra6FCGe5EcKOHNaBRo/L7ONtt0Y/32od0QwfhLWyFhyj2id/1xyTMiHshEoRGRP9xFax1ZgMF
GZK3DkcDoRLQ/EzQ9FXEV3ppNBsYar3G9TgMOSMWNrQ70w+n9Jd7XGiPk+G36y66pyx0/PVjTlwp
ArxQopKb9KCUYI9HTU0dIhIT2iKEkAQArPJHj1mv3Kbe9DzIbvJbryJH+Z/ZGioQRH9gnt52UTn2
j/NDpRbjxBRIypiK1AFXOfVylilpHlS7UHys+nizzPAau5jjluVADODzht7BJBmd4Pf2P6GqiTxO
9jPYSc0KgDvnuqrHPtDa+m5mUSmDbllcEx6bixdvhY95oRtZsR+XS/pvw9Lr3oc1HcG90BKEPj6f
wvMXFgljqoZy9wMf0RkBgvdHcW3paynpsJfNcQ8o13N1p151fFb0tGDL+p1dxDQVQKK71aHAttaJ
gSiIFcPTQt+0jzN91LsJPkFlm11towGNmolOFtHtOOygVjJ9kkkSP/0SNy1eTia4i3shZFc0Et04
lO5bcjs9jKjr63voXlh4ntcMBF5QF06BOeNIfWqCMl4rlhCyvSlz3TOp3ILxdZZF5cOZ6L+GtMZ6
5OaQlrkO1pvFett40oBhL8YTpaRus+IeggbUA0NtWdISxdzFBQ/QRllc0iQp+hld6xZ4mi7xrpm8
CbSAOmrIHea1KYF2D8M8VcWw6p2DbshmrmB+Vo57YkVbJjhXsh9kgLpwkSqZjGiu05dCDvd1kelK
Lh8ANpmIDpQJayMBri1Q/0Ecs3EWCSkkJ9yplbrF+KfEoS0iL5f4uVI6kfhOeqImTYWfLigMB//E
zzn/D/Lp7V8KYEkZPoh7/EboxIENTS4auXPMLadrvk5PcGsvqOguUG065VIWfpJ5Q7hiZFFC7NF8
V8PSUg3R+uptnS1TYPKDI7qv7k/PXpUizAEnojSwYJppTL0RMl7np4usqOdnQOCKfZPfIMXxq5yy
P5BwR2iNx5UFVohB97Kd3OMhXUShyCdvCU4ZQgCK6pFpGBw+Ssq9kwetpJo1WeUk73XWd/bZgzOW
i1z/O8ySszGwDcEWD/arcrZiEojshu4WeAAu9NiFYrc9pqe8B8KOHrApdWWu5P+zgwrS/3xyNCSH
yjaZlCZhVx1a1mGNYOMbR7qVKU5YuHUlumagSqLj+nB0rh0UlSwZpx2OpEH776wUSbt5sk7DVTDb
EUB92mdufwEmdDvSgzBtsWobQQtH3Jl7MTyXfWFU02P4faTmL+CwiRBh+cnLlb/8wT4h5a8Vivg3
A0EdlcR54c37F0me2nQIms/HxQfWqxLG5rzua/kIBs9hc68CZqBqLy5ZY9cLAfHS9MvDPWPMavfm
Wedo7HtikYokpRvJRIjQFRCOZbIggz5AXAtAigDAHnTRQtUzYs6JNx9Qx8m+lwqwG46kLi8pQtCs
iXA/tPHu1lyAPVJsDjoRIxcIzZfQyjynUNyAMTTT5AdBJyoqaGDBR5WydzoWFzpuG5I3Jzp3aO9d
b/T1+7G2KXVYDx88WxGJmj6waXp6PdDun7M06bYT/60nAKfRSwGk3BTNxBqWDC6d0sfhsuur66r+
aljvyWNH9Q+NjPa2odmdT/WTkU61IxMaIZL5iVNm6QSTW0OVrE2E/rgRIqDnVa5rk95lRVS+tSLP
2hCNtNrDie+kUFepcX+Z6W5etoRmaXF40/s3aj7YZOTKo3yi4yQ0wPv2dMaltY8P4GXTCGN6k9aw
8pkzgJwEJwgZUIUPmRZZ3HWTVDPNMhmtzGJY1uiUNbpw5SgPknzhRFmnjUYjRL+7M4bmzxGh3Oi3
vNrKs5SG2tk7xSw/djMSOfURfCNUtB9x7k5ZW6GeAj2qEYV1XpbvLR+RbjEPdq/VrQD0g677d8ZD
0RAQFBKY17R5/C0ztHtw0bMgSsxIeeAySbnTmE9k7eZT5+nGJ/cqwRAaqrIQqKB9/Orf9yRdiXuB
M05m1XYF8sfXRbYjEAwT6TeCyNOBZJ7gjS2r/xbkgOPfm9OcOto+7mW3jEfE7zzytmcH6cdxOSy6
kCu0dEVnp10iMTMQvGYxuT31ZjXhMGTHu4d51b0bKnqY0FaDVIks13wCW3xjQXPTFT0euk5WaYNB
ntE1HKk3DLgnoQMtDdWl8yPSsEDPQH2J6tMoeMmviknIbiH6iX1qn4Fw5ILmFHRXWb0V1GL6EPqv
hd/muQaHAu/UjGJyTYaB2rAB+JE2FMXHrkmD9MLdiKW7V3kXPibxVtATt5jM12KLYxvpeCpkBcq+
Sv7sxfwjfjF9drhoXkdkbyjbww01P+CjZ62VLRQ2mBLjPW06N2k0P2pVp/EJgdonuqw00Iqe6c/T
+Fiv01Ey6ABTjVn56oHXFtaIcMPkkeUdKG++OSvPKF6xCDNow9kQibHYWGs38QU4ARHn0NiwCLSt
9iBBWk3wE6C6lJiCXUVKVys41/b6zS9e11u56XF2rxYFO5/pUB+c0kNXKq27hfNprd4tX/gCHfIG
8GST47gHZwL8ZSM2glmdyFuUM8VMzqKiWzSiCJi7p/WBtNOHHy25gxfE/GRgWk6KOx/DYIE+xUyo
M1Gz/EsMHfm/DgkhGKp94WGCYcNDyEO2nH/77tEpp86IWCGs1t6XfJ1oTfXTidweNn+YjmidGWf8
mWBLMsCUn21q7XeD7PrJInVoWM4eTGbW95dVooEuLuX15Nl1GMwqfx5mneYq0uglX5AZ8eLKxvXS
eAb5vFJuvUVEa8P5aD4uDtdO8FGK8mjuQil8CJJ3GdMuhhpSyTLa25fiRHbWTSIW4JDTBD3NAVzg
a7c1ejiEyX3YkJYAa/4+AT10JGAe7C9iXLYBiJ99LzUzH1OHp+QbxHuqVWQNhn7Q22G/hgXyKICK
wE3MQZbDU/dZHfdjU9fIW7H7FLydFTGiaQ6zP4ul3B758T56pVGX6FMl4hPFyfFeSvlvu5v9AQhX
2M1QXdNDkPlt+ZZxzlY0Fu6URqtATjFefUKxmBaHGYd48+1gskr+yp83B8bRglwi/ZGJriBAbbgH
+kfcWaeIY68sTxRLvSYF2OlNKu1J7M1cXMsfgJb5M/7/Sj/ESiFoS5RKZ7qPsqytki2NSA7gG4HD
pRyPwsScSbG5hkmTaS5KrCyj8BNhA9sDvnEnbIG8KoP7tDTF1b9DpFfN6WfVX6qwcA8ASZJg+dOT
G/UZWb7gDtmO6Cgp9FWrHIsGvGj/+IG7j/zptXk6UIlWHGx11EhyqrCa/7k/tH7L/eUfu2dxLJ8g
ds+50fjo0guJrm4U44czxSYQY71lIb5pQJ/DHxpFFb9iKTbWvwoGpzkn7olQGxanCDv/hXL7Ii1q
aG0hr7qsZNNUo/a0gLN3f4i5NLUktQJ9TPzaB6/UXfC6ezXiz+krc0e6nmYsAis/canmH5Ynu5Z0
N4SSR76efr3sQbz+ZBtlU1Hlh9EyS1RbfTaKXIf8y4ll7YIEePzXzvoEgiZQEX1rMZ9OLAenarXI
HY57aU04fAN9G1ym2IoVIL+1zBUOKfdbLRLTXBkEKXfD12ggQ84vQRiinNok7dDRtatpLTTQ0j3r
meneOJd8PJkYoAdN1lPj/d9soTJ34Mpl0pVnOK7faOQCqk4qdrTRqzwOnzMls9a2wRyYAUOrfnVz
9c7wATWed0yDuM/3FkPL9CxoyoV23FP0wKaJlTGnt8PsPOCaw4LXS5z1kZBsdCJHjr2rAX/UsGf8
l1++ykhK7brSamdfWNZT5rBRLxpd4IYDJ9DMRuYZpH8tIMIm+mVgyYFaMv0uQUPYnTHci47uReCY
reSB7syPgrhHwTpujyXJdHNzFVSmfj0L9Dg3NaHWU7UzIGMb7CyRnrapSEsTESq0gh6Vou+CiIRF
a39wS3aXbOs50+GVc2fQ58gPJ2/qjr/mqrev5KrnM1AH+xq9fX9ohzxtDAB7XmTtvD5cU55pTjmK
v0zvFcPaQcDDgV44HiP7yqjdreiy75H9IhTsukaNJN1Ez7bZP7ua0my5XKCwVFRLSXnCH64Y74q3
3FspB1xkpYCD3Oc7RjX92wJeBTiz6Pj0TWRVH3tYSEgGUBySZv85yDF8yAVJNwr3IohlgK5D1Xky
M4DCU7fQ17apTtUAruFvKxrzPxlYxsiTChfqPsbFNKn9/TTV3xoZHiBx8CfegQPUyB6b1OFlVLrV
9Y03cRsf/7ApqadnRzfr+xPSKILHLxXA4AXzFMi7BPuT4/zqV/OTPnFhaNLpCctkT0JQW6B8spLX
NjlLHNfgixoFUNYEn5hc+jYKTOnXo7PE9u5ornEcHYXzJmP5n2e9C1ai0My8poNvhIoNGDwCF5/W
pOKJqM8avF4t2RtVHfvD2kg9cxN3riP2jG+9skRE1hfQqzDM8IHsMerKSG4cmyuTgVlHyZhtekos
sWifQA5WDyD/x0Kn613jcBSgndGnzabdSRHno7ZADyq4Him7nN2sMxkVWlXwjKzaX0vYnlDXqI4u
6Is3qf5I29VCnoBp+NAANrrr9ml6NI5/XugSeu+edFAAmdKpHG8J3iACmv5sbbjH1kRReLEpKk4I
BB1UBQ07e4tBn/er0tG5APrtITeIhiyjfVQ686BqZFMPh6cEa45QHousP7WkRCmqNRvBLQji583X
yNupTyFpMGQYaXyDjT/EG6x7GwvT3YYbVm5gb+WYJF1vfeBlTm0vtdng/HmrUzRasnBKyhfUHxr8
lTZ7SgB7nWK17SKA7l7FF7sjtd6HHlzCE04iu7aKitD0XELusbMki2kpsreloikDboTN514hcYX8
obHYi+RPUu3MH6pzvXyz4lA6O0EtcDBh59h95g3UMUWx2Gjtgfc2C4j8i28k1FNrCGnoEu0iREwD
+QVBYcLjieoxwClywHT+UUJvAuZSRRHKHsShm8pQmCmR3fXEHfjWiHjfX9UE2yIdUvTD819HX5vW
ZNy0ppTYjiRw7iIuczS/kLluBqfgYUUQZ1IduvDilpAS4zZVVGH1xT4lMGgnfJNe3xLCTmP6A+WD
Fv6bypJVqK91sYyBbmYQ05oMk9GMsYs4noctcdJjP4UTM+kGRkj2OKQmTmFgRjcYYC5LubctxZVz
FRs/jxPI8FdRso78yxmxNo0XJvY1MPenWnnSrr+oGSWHtEWIg5AYdMvD0QkeL493xtXxE2+VO2rs
0NqiKBhfSBdKcMG5fFUXnceFtaVrgmm3dvJtBofYo/6fIm894i0QlnwFPvjmEnU3kC2ouNTb2I75
v7HS2biF6uvpxcY7oFTFcoh8Eem4C0lHWkvbvN/J8i5kxeT6nZmbWLg1E4IoFstG8fzOvEVgeHLG
A5px9hMru8rShwBSaVSycoP7SuBz31gbjVYW/A4eT6jTDh52Bbf5WXLeDBqcOcQftOgBlJcuABnM
96KNO5V8SqowAtFjUJjbBIzU6FaHsvYj/KkCOKOVoXo9pIYSEeHhx2YqZqNL2o9mxD/0BY/Xw/bi
Yt3N6TarPCaNpvQ8Fwnp0mofYeFOewQa7WQOtN+mMvKxdce4awNZkFeDM4fEthbYNE2wM0zDtyYX
s2flibiB2TW+4VhzspDnvXiPRQFZzs/kfj41YAD0toSJ5J/msfYBu8x1CbJdn/gvxftloeMkVbbS
7TxnuLFfUyh0ULtGIbKnwTh6nG8vB4wZy031PN5Zzbt86xEvVfd/2k9ImlLf4kk2fIXBPI+wAywH
3AttDwC7kCpKnQUmxFIzyX7US5baW41SCJDSM3bEiH4XK1TUjWk2P+AfjKz8Y80bCgY1kxyfqGvq
5c67cz8tiLeduj5n981+SPoYgGy2f0UDOleZ3jhZwD2njv4fdvw2nv9mlN7XAqWKtxrujUUrBp7K
GKwqayR04zuGP69MSd7iZZsG7gOju+o8cZODaFDfft3VhrgsXaR3RqjSsQ3QAEDpfz6PgNssD5ep
LBFc1+sFc9nl4IKLPtZrhtqXndg4fQ4UH4IMzNEi5O14DHvsu90J+2i6XF7NJIRO5n/0j/V2jMLt
7Jm5GAx5b2RKnKBIdw8VzNZt43AFy7ywaapeEREK42HQijJij1OM5xOQdZAJVo0sgUze6hvJsHaH
y5frvx0VBnWUonJRiqZ7h8iWSj4AGu34JhmZEs2MjZA0SgT1SjATCMESzj1FenVkB7SiA6a5G5Zl
vOC7vLVuU0NbbFJ2FWaWHYr9Vb0tjsVs5DeHzBYwcvANJclNF3RLudvCO+B3Wny5Rm91ByuCfI+d
k9ca1PO7yMNiqL8/H2x805aq/z7KPbpQJpX2JjYBgc/odP/nlZq3xOh4TPn+/aoNKrebxVCGiU1X
QrcAFS176y6iOm3y2RLEStuBIgEpQ9I0NCRL4qx55uNrYG0RFqiwNV4FEqY/EUBJDB9IRtF0MmEB
KbZ6THAwnAr/QpiLspiQ724h60l9NnAHxqMcw3PvSLeTcpEX4zIliLsdN3yA8zK9W0ZbKS+VRIZf
pJVZxBTDQ5nzEANguNzQCmFFlBRKaoT72Wv18Fr1eFMuOJM8XPeSFx9K4X5Siud6Nj0ETZqn0tzj
fmoIc0wlPo+RBlRUCRUl4FvO+aiU/lSUaT6IuaNBvL0QHC8BCztHwH9bLa12IwDEpzHPHF4ytGEA
CSGDoz4LrE8rRAIsXPuNwK3XDUFqJxhxTW46mVhd20oUr2tA8nwf/LSEIkIMbgtkNKz2Mgeeqpt9
7nJ7NZFKhnZ569S2j6+GGHCCMYMMe2d3l7pnzJXTHJy0eUeAbKxLDQ61ptV4ewzkHqC2OSEHsYjx
mzbskVi7+NEseZsTX596ur7GzTXBC5/3O/6V7j8IV8zJ8aKt9p9d3m5q1QxpBYfSBjaEVLrJOog/
X059kcvvfg7ez4tdRq+Kj/SS18mE7oNIN3w51s5h6FslXGA72VdL3ubiDtJ/awhciGyveecJHgEX
9+pIRCEijXkTEXmE+HTvcpQSw4KROUSD7/V5xCd1SvjDjYbIwf3YcjhBGHIHx7n1KrELikrgIE/v
Ed0FguSVE3QYRXyM9l4Ys5q8RG9f1kiEu+57XNsdwwO3raPauDqU62IU7e+nejB8QQKfnsdUFnhK
QgpXP1vO6qqbWmlfm1w6imC0u+jdHOasGOIU6c9JSTEhksRfUOOtiZYEJbKNaWYk7sAaGYmenveF
6F0Plv5MdpfR0krjUHGkC0KH+VVYN1cVOA96f7jxBN89N8Nftlp9RmQ2JnMldxoiOBTeAPSZLKGS
HtKyYgvVUORi8INJ2YSTdA6F9RflGiksd2upysXf/JMSRMrF+kWMw7xdysWgtbTR/WmoHW0AlWvI
zf40fJKMaAZs/dfYbnLyMmxVIoXZ2OzHJ0Gvq6Pht1Xf/lbal93tSHDia3pX0E3hYDZJS34fCSQm
HBjTFxQKQ3zoRyuVrkmyZeN5o768Qo5b3OgobqCwRbM85/O/uYf1MjdPw/LlnGdZp4Dh1pbYKdEG
CvQ/6txvC7Tt922xIpPJ+Jg5wZDnK9mj5H0ipgF2+XD+DqDd8jRiHUDnArK2PueMxrmk0dEvkKoa
yl37a0SMAtNMRTD+8Cn6/NADlI+esjhlUHrEA5SqhAFwHKBiZlGk2LWcsIkGX0obSWjpfLxaHTvr
oPMeAqVFl2RJD8rI4DKOUVTwzR/JQKwa8qEO9j8FajEwm6JqWoRZze/eVICyOwV/MlB9sl1bB9Ep
+RspcWfivtRrcuqoxBsua+aWSPW9tS0wDcu7M596j/lJRw/W0tDVV77oIParpCExM5HkqopvYBww
dC4QXAgaheoPleInj68yOF0F6gv7Wo6Oq9b/nom/R9e8R+yXmyyBT2LLJmuHAaNNDDYOoHNBACBg
Xft9PAguOKa27jwHCZY0Vr2JLOePb0eEovtF6MKudD5SXf5RIsseJb7wo3oLXuQw7joeR0nKhD1U
43jlE5AM9RzUx9VjhksuOLKHj9OA8LX7EguwpABVQS7BpJdCOhlSmYXIktKnKl3reEExvahUbNzn
jJDkf3dygZapVFGP0Nl0ferPmkDkx9UDItYj4GaeGNfeSMYY/tjuiQniuIyATaZ1f/NNA6yCDuC4
la1j9XEGcr0zgtBIAO2fZoTDEDESbJmI91hPhKvDcLxIDN/Yi3kGRaxGkpQAvbWGt7BFZpjt7982
p0CrIxazNaE+riOQwduV+mfwbHHSb6kPLRcCQQsPIpBklA8nseK2yzrg+cNsYAnhdp4SUShyAgD6
oK1arQDAVqs63YyS3+2F/EQFegtca9hDl7tqR1jV2V++V2vuGILO6cMfF2b6p5xeU0r+iF2EOAar
69qiMaG4TgkPIIiIw2myu9FTuI/u9AQNgRW5oMsay5QNwBEkTVqeVN6Qbb9WYWvbFGtYozYcLqBV
ke2i/XYwIM+kqvY0lheFm6GUXhc0AKC/eciF/IxAQmoZMswTkkeDxWHfOUlKWxluPBCWxeBHJwJM
9tmnatZBC4EWVrulGHnDFZboTSwaAzLyLjTasssy2sRzzh+ds20eDjrHXDyDene4RvbqVpVZSlFa
RT8wYYuoWJ0vUSmuRW7qMMEPbNdsed0d/RtBqqFrsE7F0rnelTNYVnUGC5jt3it2KZKtX+hGd5Xf
F2KfytXilXmOSC/OtNrnwmCpynfxoWbLCxY8fEHSt9OiK41tb2vtQEY1hsYHRvFqJgDNbFodrC+k
CrsJro4AhUiraAsxGZcWhYdWOsGvwzyGILN/PUKBWLgvsVRMLyhwpE/cZ4cBZywVYNT/UWGGUSBW
WPBUDb6PSwtshU6EG1v+MDI2DxVyBRoJO+R+8jxg3Zc48BZ69NNHfiGGFr/mUek73HOGQSCl/jRS
EVSL5SfZCHmWf4TvuXyxLTlZkR+vnvbqagczBNry9q3wRKUdIlVAjFYX9ZZpar2ekcf0YHE0XIJK
q95h14vZApLLDkpqWPn0KdOzn3mXYyg9cwp/6Frlwr8ZxIGvllxxTEBA6SI/ApmXMCtoiyXYuWP9
Z/REGPrJzMf0cXNsGdamppYozxalnJVi1JoG7yHZy9oz331Ofem/sCyXLlyRHABcgKPndSri4GPm
ZnvZ7xagoJFWutv1tndjD0Kjxcwl2cNrJA0NNfZBTA7xEITHZMJM/rLHRwT+N7brASi2lYMY83Ka
UkyJ17KaLMeaCc/xGAJjEmO9OuV4Kpr+AC/Y+PVp5wFaB/MrTyBdqEJjihba9m/vmyqcLKTsvfHj
T4VwLNEesEBaPN2BIEozkk3fusy/mGGt9fH1uspwqwrq+rl+njtPuecOH2MM083nutETOLgfFZJB
u0op4cYbBG9J7hJwv7WCdvOP9ZRb3/uAEvhoxYVra9VR8eHhQn0ofRcu/gZc489qq5Nif/C4Xitr
ztcrrHFGF5oBKHTaVlBTLIuedZHGYUlYP2mpQZ2EelfU2ruyQ/lg+vfS7lpyweYUAHn2xg5Hv+zN
AZr24PUY/o2fdVPvAo1H3f+KdkemsacGrHpVIVrhJEtlhqa1KhtnM06WdpTVPSJi9vj3jhCNuM71
ozh/m0LnJTK51IqfHeJo+aqKUST0GkInZBu7XEo32PfVSF4SPpWlGLtbtalsHigON8b2Q7NY2i08
z74u2sLvWH/JnQV5uTVU67nBVWUAh2IZldPg8jcbc/091HUhp+WAmEBYICsGfHZmY6JlfGVbM59d
44HRje/b5iBTLk1LhV7/eT8fXnMcWLX064HlgLiYIvuTw/BWXpxB8vAqYzHUXxUgaFlRE5Zc+eKw
5T/6tbD3JwOGWJ2oSGoHoekPa3XWieZEU/569nbHYzsNh2IYxZW887BlwsfoKkWzcMzo6AMkNGgq
MdSSau/x6t45zEYL8JoFo+rB0hOswhLf3V/WAdWN0dwGJKUqS9r/SyoVbsk+dYOqJX6W6XW5kAQh
5mP8O3VOhye0xfslLmXBWZvJp328T7BiQpQn53poh0DlOiWFbAxtcECWIvvXPhDOm4O6gneSXdCJ
Jsr0yhC52X+IVwZsRP+4UNP3Nu7ejr32LiQUrL7mHOckP3nosXxqn5U5H/vTwJFOkYL+cZYXiPni
TERAfKEuU5sc4oiYL6x5WirYqPUVnWPYEgtraSIlnw9oDpDH3sZxjwuL+BlYIxzQf/Svivf8myQM
QM5idO2vqyxowPB9M8xXAKMNn1jqFZU2400F72D+AFa/EiKu0qL7D+JY8YhB3pELh21G0hDR16Ng
+Cg4FRMn7pdtzmHBJKGoys0bFjJQPR4mzHQfhP8Fw2Lqkf5eHsEDDQ3iMx1k9yhaO2vvZwQbdsXu
8E4dgK5DN9PAIhEgJxaSrlwFdSZFM4mXbLVip2QS6JR9PFgDldanTHx+zZDBxEyCami+c2/ZCXm7
GM3XBuKalZvdhDHZITIIF7uJIi0+EeEBstlrnEuR33UyZMkwWaYb+5DzjT5QuiJ/8omcp/q38JUb
1ui1oYot7AjXbs+YYw7r6fa1HTNNwGBP96QabjK1Xm6xpeLJpLoz6Pv6O5igOj2p9RuJavIcyVGx
i+Hev7s93z2uflPOqri7DJuanKKuh2KCVGtG2so6qA533ZXSjh/vB7yfGPb90cBDXgzLodJHf9ZH
2GR3sAmPVmT3mmBKRJchnseNDzxoZLDgkprNbOWwF5GbmBKvzf8KwtMgn/BkEsrnW8xfQe+KihrT
OAqRQLghUXWnCEbnEkV2HHrT5cLpOf59jMbz5Oojc0i8+UlpjSRKQhLM3SWao8VU0TlR456NW9W6
WM4oatjbht4ApsJ2c9tN3WwpNyQPU1wMmcnNK0QBn2J35LZnLU9Cv7rGW0qW6m/TAoThNy0ikIS7
+0n0vedG2kyg0dAPPKdEZnCR9GCngOIFIBW2Wyiry+Jdta1R2SLvI6lE1ByOgvsdv3/761OAPM7O
HkkwWS+EJviIycDY1agiogCp1KdTwfh2o6oTiA3Ulq0vxnJtTNipi9LK6G+/r8Ck9vCxmgqEdoMY
RcPNZ3zHCFWOr2ySjCiKPESix3Ge29VwRsZU3KKiHY2wipaq++QhI5/UonpcS46b4e0/4++Q3zuT
Ce9R7iKi8RbgZUZcPiX7qMOQ+g1HZPR9cG4A8RRqpdQ6Q7UXFTAW0o6kx7cvGQWq02A3tvSjWM2n
YnYkyF75/HXVT4neiEiFlS2nrAq8yypIR34zZVxo0HRPfCRiTpBKW22zOVqjWGBiLn8iBfuhOH5O
UKNtCYduho4iuZtStdaHUcGGT7sy7SoLXRF5diuo0OmXRmKcMcvLmePf9ZlXjW/j7m4dsM0c2nq0
3mc6IiormFnf6/YcqX4es2+4RaX4nBMZpoIPTKgFZFHwNftb2SuN5X4ngNxMKeZlvy8ucW8o5iKp
B3miMY37iCoSxO0ssRZtAOUHKt9fgk6XhNga+pBaxJ7qH46DdnUXt8IaN1ZUhc9bpMh9vo1Y28jh
GoDakkhcrpSI5h7aWxa4lhkG4Si1vC0bzqvENwfaXYvmj0sI6wuX1vSaZTjXbyW83ujggqeSRK+p
/VO/mxekdiboz4cJRytmVdn7IuQ7kyyunCMRjFXzfVAzqiDpWMa/1HHTaZBhimbMl4Vc3aD61Xgb
tREwKZWq+mZiSlnUkA0aUU17FYsWtQg5HtQkT/miiPk6KdZ1O8GDmuIWzumNpV+3qIX3wnqaY/DJ
36WTXorRSjHxxhJvow/01RKunxcvKi2rw6V9/hZDrCfOuAJYbYg4+C5iabtgbNskxn8ZrpKkntyF
veMry6Qgyb9MgBpZKQI6yks9mhZFoOiuQUV0cDARnx7qmfwrYjYTy+iT58PMziofUc7DXIqNugRA
wOpHxIa88WSiYioxsTQEBPxB6jOX2rfCF+qYZx9SIciF9v2nyKPBh1v9gMwpjOVXCBRK6dgfAF3U
PTROFko6MojhcCd1pErJlC9RyRObhlll90PGdjHQrXjg2MBqSzTqabo4jkma03R22YnhTXEab6xD
loHG+OpC4oM+wL0BnmygpYtoOtXpmiWjP1zYggsDfLbBmjMvHO0bow36bV0e/0m+9BhISTnknrN8
Q+SJcHRDIf5RDXsOwb+buV5+l8DXXEmu6uHsBuRHBSDbkK5o3Q2yLJzPPs+URgbG0RKdw1Vq9TCb
Shg0HyyNmx84ufkFQnaea0Gwbd6Ky8tQaf5/pZQ1QR91EFdYysJreYSERVmTIrdg9PoJxlJaWej5
e8d8125ZKZjqcGOxZX+KTNs6Er0KsnNkJeuH3r4mhoT7XLzygZranN/cbNZYqd9B6uyRvhUa5SuR
s5SOkKZbaGBNVModvjK90StYSMEy+bl91jar6SarXVv7PjfEuFXgyVzx5AOa9kHdxL08TtWgCL56
vNuucwl62FM1zFDkrIMSFP2AvtQDzz5GkVfAhIds2a822HNGpvGrrMa6oWO2KRqntk0GP3LWaycY
yQaiXFCa0oOkoarm1aGjUp/0tWJrrVq9TEM2Vsiv3UlqwfktxjJ9VlpzYqil3FkBRUEL8eQlkobU
MYgV/wJ/loF5QjKCjSa+CtTm2kyKAIL2E8egSv6mcBya5Ezz1iYrpIeiU+pqtrjYCklRTs7YByXB
OAflVQBUU9k33UHWJ1rhNAdH+XwxaxWnGbR3MhxBj4GxcU1BfotQy8v0evqYdUzu9l1QTVUVmkA/
jHrZQ8jlgsGRllCspqbBUxjMwKwq1O7aQF4coBS+sqXRnuNahsFwBU1gA+PpSPnGnytGeD26pkw4
ThTMKecgZOO9KGElq9J2vd6ICbqR+XhtU3Zqo4d1rENdb3SxPhw6HpwWuvvYvo0boiPmku1bQzk+
CTlwD77EhVQXEIMZO57RLXPSu2oO8UTDmU8APFbFTij26Q2QBZnO4RUvBWstfYll3Nb2K78ccdLl
IEjaBNckURtzSUB8cLsnMxum8VEbCavi82c0MQpJ7UcUqQrEAKnJaDR4gK2gBkxrJmpQefgGZDQX
mFbfSLm0Jx/6Y/u0Ihx8ym3lN+BEswsGdO57U04lR1Ol6Afw7hGRckWnCn039GG8Uzt0jX5KOHDd
fUQrDDPyaWxRRkrv9wpm6zxEIaQ4rsuYxZghIUkWJky8coRV/yAPCO3oxyQgq9WZExpN1jWZtHED
AHtnyrLFmKRKZDgaC6LyMhGD/4bz3l7P+w8EHTnXBWgF2TseFU4lHSzKsbVJMgwt0qGiKCzMi5hm
9RJVZg/Mc0n3GRb7r47ClD4EptXHkdY14tFq65zF4zZG1RZlKwz5qNDoqrt0EpEhpSVvnUiiIpLs
bUswVqGeHLM1M1R1atL3bD3qFFcgQDlTO8o7LFOMijorVwtHVjNMWyJ0TFVKcQp4DBa9N4Ik7eHT
v7InkxHVnU7WkILutXCrKfVPBoGo7uAF6a6so84/o0fgAzqam39YFKhqj5JgmI2oYYeTSjkYKoPe
BkGFfgLWPXMulpzQ3dxQj2JtAqA4Q8GxkBsy7OcWE07oQrkJngbjNWlVUVeyHqBBUBnrCED8LXDV
dwfFS881l0VgSdQKebo/fnIqtYair0kWvqW5KF9MB3A2L7B0svaT+i4rfOVi1u1vkicJNSEk2tx7
MvVsUi1zdhYcApBtERgYqilgvzMi/3DckbLEQj1B+FAsnSH6sjV1aMGHLg2hCdGv3XCBgv5ywBif
nGaYYnaTC16KDv72VV9QEht7GnJ0Pj9jz31aVa4RyRMkqPStnImWXwHu9eFV4Aztlg3qbkObOfHG
zlWwsS3qp06LKQhDJFo6+DU3CY+hKIDlH4/FfLxoxea54n7/sXmtPqzWwPDIUtKXsZz+pg+nKftc
w2PBxDOX65WijCPTT5cvxsUK/zELnJEkxrQCKVuzHTmf84ItEHRBHUYUvrvW7IeFmXhBAip9DTUP
4HB5jdR3nngLgFJJaABrIpqvqW6DE8YMIuonBOna7CxxH+0Xzau5eaITA/MP7FL5B69A2qPQRyQw
hdI9GHJlqfSPiX3EQD6m+1ZZAs7kEll8aa8ClaltZwJMXPetgsZv2ak1VMd7FSsOUOtAqI/RSOCD
SjMUZlI3cWXu+Hs3FdyuppZQRjM2C8t+SXhKfeOMWubuYYB9rW5DGAiiMpAI43GNAnh7H2Bm9+zj
Itk/XX2jQNc3iLzOHs3mzzb/JbXg0JY/4eTaqjsevSqLgVfhekBpawkJNaPse8T0VqVoqLkQCMJz
hCmizi6uLw9VPhiqA2blNLt8jflrP20M+KWYQgdbTLrNS0541YIepjsELNujNac3Mimke3px1pvj
8u24qfAdKdaqHHvODub+Y9DeJQhndiUKZay44eCuRtKmLLfaRUxKKfuZ3y6dLSRZIJDi+U5MoRD1
kn2SprfkbSO2qGdwu8Q9APn90XFyGvAlTgorq1iX4zsJ/S8nx7+hULwzL0i+ceM8NXPPr19OoLQs
CInk9IfBkU63Hb1mSTZL+gnHlEPUTltK0r8IisSzza9ja6wZwQFs12K0CkVGOz1EPJEwiHUd+BxL
1cwniTq5p5oKCqHuoCJCpstJLm84wfvCxytKD7WiHak0Zi1mlZ+UE0wwx3OQ9PAZsaazDUQNykqi
jFUgt61V+8B5Ie3dck+YoQh4T5AnA6eYCluO4Hbp42WzbXElCnVuBpVI/7s9NzNE9cnSVq3H7NpD
iLEnK0Lpz1rkPk6UA8M8Ap1BeNk/AGKgvrw4FOkbA/u99blf9I/xpCVPi5vtj+uk8ZMvUsFB8r4I
YwVXbrACMZ8JApjHfwiDzIHraj+w8MF8bh7P4y9N/rn44bzUZuM3bYBxfIRnU4rkVkcGUBoyVc5V
eKWwLUYMSDMjQyaioLc+VliJMIg1zAkgEtWcVNNfj7oUra/yPXd/pBclo/X+cdCW7C8aKxO6E7Zo
ZSpaX06oh6PiDBw0gYeP0N8s68VzfFKZFBOCN3n0ML2Q6qXK9DuIYUQ1acsuA+voQdO1sZecLB9U
V6GBnW63vOugLPYYHqRDdUt1I3gY0sez4uXtcktbqp3aa2+NCHgzdkXOlwYma0TNmCDxmSvuVB5M
Z4IEpPITdychSejKQMNRYRzPa7a0e+UW4XHtB1q08syFdQxKA7w1Pv4V286ZheAx36EL8eq3er+v
6yn0Kd6ufy9Z4EVmuuuEdKKCu4pkZBib/llFt1ILQMK7i8wybdxhxq5aMMyuNkYQGt2LDWulJkE4
925fSwAK4jCKW25pWPCvx6Qw3gGM3ug6Bbgai00l3bHRtBymmJQ/oTBvLadw2UuYLnhSWyMHKTaI
hDOD99PgtuLjzhA6YMA9s1c1d9d16tArG0ysO2eDl6pcyegsWEkiTmYH4d7xNEjAY8tJqYZtOrFH
jelM9FrtMvnkcCKuz/jn3wRsFrsagQjZCyw3BtXitcB7+mUSZ94ds6BzhLUWDG4yqXp8016yV5XQ
4vTQSHe4xilTNajsvIH/ZKwfooQq6k1VmujPYbAHkm0+J7o8gMId+ED6sVTbpkFoqvaWliaBz9uk
aVvi5bgJs7U+XTXFOkHKm5HuAmWhg235itstlEplmgPfA3Wj8z+KuiHhuJ7LVWH0roGgS3WHXdqf
s3klB49cbylfMZ1vq78jY3FK56OXV5iW08gjkcdW2phzqPHwqL0xfCn0fviH9tDGxJA2RcZpBwsk
uQByCtuvp+YSUSp1/sAmOKipvTQ1NiezMwMiFNgJX1knR92sz9RF3qQXltB2jsr7uRmamGNNXDLB
zG9A4TWSqm+Z7oVZmPFuHlPCd0711KDJVcfas8+WvcYFFVpAQTfbof6b6Imwx3shCu/8W1l8pdDn
s/ScpPknJwmV1wpczAWseXMyYBmIZycfbDqhVbkgvrFllFrnldNsBJNM4qWXhHqrIhoGs4eQZkG4
Yeiv2a31fUVaO83cbs/MpckPTmWQ7Ek6CToNj04D8g+2xzYQzL6mQJIX/k5dtB4Fetvprw0XneLw
CIV3qVSExX8/2rdGBjIXlAhjI/W44C8ul1pbtLSsxPmahV+KpB77BmQ65xUwJJGrkUHY2L86ZnsS
iD+O5ICklSg4Zd641uYtKZ2hOhDxW9bHDHmC47b3Wa2j2lcPW8OUBCcg/MVwmtURrb5lRHj+5T08
r1qKYm5vwfsLjCYhMcgfenS4Q0D17Si9x4Jijg+I56PpaW2KWNYG4haydIJcrlRljvNYUc5Nl7Uk
pGoIPqa9815caPc6DKYQHBxNFm0vjPwM4cwHUwduDJNGN6ZiDkpCem1tXabkKFW+320ImswReOC7
9nJX2o5R1LENygktEluZ11pz7tJu6ZlEH6GZkqLWbiLDGDuRD7P2swTRQ68HHpbqqviLmNaYBuGn
hKZ0KFB4vdQGLGlHZvbcW8oPTwgXtzHZe03Z1k15bM7pEe+B8dhqc4kx+XZVOWNbp5Zz1WX7iJbV
0rqs0dSCG9UsZw89oX/YJ04hXgi+HLB74v3ZeOCHBrE5fDRcU+EqHY7cbGjWUDdjcoUess3wFG0d
lsqQi239tUrpwEQh0SccFVFHnrd8R6WxP26tG5GiGZ13VxnyQaN+ss2JiDHx1QXrMeXtLi7/5e30
ulD264/VPSpKzVzX7UTdsf1Eb4KPenNP4hbqSc5C2NQHwJCL0wbLfAjFiihqmWnCgO490Yn6ca76
yFKz0sj3lDWnhhWsoNB4IBSCoS72qbdQLpMt9SwwY/Msk+mP1pEB9aJAWik1i1FPm9QNWZlglCZ5
QMUgFGPJfp5t35rWJpUhSdmjDmjzmxBxiWEfTB3pKogQjGlFmI7qfiFDrxa+8Lznj61A7eWgGxto
ygptZMy8CI9gwMf9nLrVPDm6NGxVkJgzs85TGfR5mQnVBg2gUNR9C/JkipG0CQqYUOapzkE74CeZ
VX1dK+bNRJA0CqdCKZYgDVcpVU3AmEjb5tn47tDDLvEPYsz1S29Xtka0ko3aHUhjAcbzPLv4Lm4N
GXyfjH6VDTUAMO4ZueJfnbD30wdkeDr0ru5Jvax8/dYZQ/TX3RdaXaULmm4Jlw5sXdk1kOZJy+cU
PGHGA6STd5ogN5kpHldidSJn520xUVjo9UBTYmY+3beB1qPZCJhKhNJMoS66WZw7Ur7Rgt7kbOXL
xqtABUb5cak+HtEZod2kvTcvc9ikumyZpcr+Fl7dywquynyrSFI9OKz5G2abB2yNyV2rFxGjTAm4
2gk0kWai6onRFdxzY4jKtWQSgGX6JrAdKc/ItJqayeTLgk5zyHMZOWbSBNAGH1SsIisreE+EScl2
hq6xkgoarv2SmT84+LZzTLZIlW71dc4nMHq/yuRaCyPv/ESa0P6cq2Phn83mnWfnLA3XdECDnwmG
dvG2C/9zGi/zM0OxI+vUB7PHQ38zBUR16645CGV0rN0zXC7zebO1bNxQZyzZ5MxWDMEzyf7jgIZp
eg/O1QYe/S5beSdQyQ4VYXsGDkG/h6riAcx22xecH8gJRhZLEC0Xs0vlkiKuuGoIsryM40laGqe7
tHF4oVRectMC72VznW5se2mE0M2QIAjirZ63scRvItNHoXfpr5O5U3G8RIVSV4+qFjm3O24Lf4cQ
tC4NgMC12ZiWUoF9PV1FiuUJQONIFDZUoqpZkl8IeiJ57DrK+Hv42EAu7UsENR6kf3bcbLzx5wy7
IiRfIAlBVOO01Qm9m22pE6AqRppF8g8ovrCn4OhOniD3sweBSBavIUI4D24UoW+h9dYAX+XGITwB
B8ZypWwVSZBDNSRIl3GfMT/XhuKXkrNXsk2gAYzOUR6h98XClvgKBxlMUqq7kY+epfuGoOUmW+vo
5wdfu9meJd0PXhkUR0UOivVohs3TrE+3kX04rDjU2u5GUpXc7VqyGSlcOi+8P/2ApQp8ZmoUUqqm
AoFdLI+xAfpNxKNhWtCbrUElPkZhAEL+CbQuYUnX2qR1nfA7LRhiDNYBYq3TePTQR6GGXyirB+rk
j0C+bkJ/1RRiiJmv/hzv/NAacFdM7tZLCNzHOu1xa69X6hb7wvBaN2QD6cNtIepKYQ/Xk02zOvKz
qZVrlzlr15GMfzXXeYSejrb4fFSklJG5zTGeNDDUv4CHNcspO5mNbH/aPYLlfvA/U/b1EOooFR78
JrwFS91/HePSkjzcHkKXbmXeAk5ZtNpJHfelUKJ37CclTvpu/wOaG2anEwGatmdt8gEdfFd0dObw
Q1pSNmAW8vDTszhw/0ESgHWPFqkIvMV95D6DUKP7WIcOoRfCNZaHNMnmNTn+SNnVPIOtBxKLqdEY
ohjs6CnhAcDeWzMV5SCznaMuj0WycDpiP7iyp2N/+a86XXbCHjgzTkci6srmc84AdJ0YME7K12H8
Z691u/JEO69iNM2AtP/ibyc98r7ONDNtgJrr0710zywgJaWdkx2HgsHW9S7DCpyaXWHL0lrApIz7
AClKO/6gl3+diTJzraJKurseMiZXdYgoHR8w1eGORTp6WG3SfzGO5z6zD5azmAPNclSGl2/07EOL
iRhbrlDxTXY7Mg2AF/te2euKA3u2/+QDR2AoOnAT8Vj+XD3Yazz3IuV3M/b5qgWETYKYsWdJroBY
xMaRMdReg9OvRQH7JaTx6ZZVE/qHrMRZ1kW7wz8wbk98UxgpI55K6pkS6Pjz46ZabVLGDeuNRt4T
y6Fktw7+wIpp6e/cEltWgmqs/kB7aySPYjCIV7BOnDSq3HS+iOSUr8ZracQlDDBe3TY6PYlFa/P9
OKTbUsV6uvtNrOvlPTHY5QlDrZsuVJQkGF5YpdDncCezlKLHpYBPqE+VMY2oUybp/9zsW0qmmE7X
v11xaTQJcprlTpMlDmOv4QzdMB6p8Bm4xtuqKorO5eDyV+P5JYBPd+aE3Bedq0tC//RTdZGkeRN0
obGPBAZ6h6kIza5Bext76P7SJ3O/DRlhD6LxAO6Kb77Qjh5XuMefe0scye2OqcmS3xj6rl4t2xpM
ekFXsV3c+P7bgCORXsh9VgQxfV9nK2egKgAZvrlfLiVIp7CorIuffFAuIydUVTange5qpN7qgeyU
E4FXusCOrx2gm4MNE26i/kYbLoaoHuBHVn42so+KhhuvZ3oBUIxS+J3ld68ufltzhA1ehVitYGJe
yobgBl07d1TJ0KUNIAO0vjacLmgkGgwfv9PfTJ6h7w51dxzxIPA8db4mh2XZSr6xWD7kWh4yGr2s
QxGdTpB2tjKbC0Ul0TUl++gp/b9x+wGRiAqLaG1xrGAcuEy6fsQQw02PG+FOdtOD4HMA9pvcBs29
7PCdpHJ9oTPQBY7kErNajbtg7MQaoM2L3Eh20ocQWA2FDYEvp9+uo83cdh1IEDs0zmwBOQGA/d+b
+uuHiuh1207N0/+A9/LFFJIydzUIXUY6WysXedo6JIbJAac7/4WLYSMJxK08LeMQf0nIuzuDayNd
hqDSU/ZS/5oUIMQ+JS1oxUW5lvJ0gx5nuEEgB9Zg4I2eq/5wSK28e3Zp9WiV9p2c9H6ap6DyJbRl
2hEuTiD9G+aDWZGUOyQOnEvSasg8YdmpmPJqEBswRRsOA15sY5sP67umzDgJl9kf7n5PodkpsS+5
/f5Tpqe/ewhvDVzoj8HYb9hIjXb8o59pmegxD/HKQXl84SRFzRSVW8W6utjX9vTZrZHhbsgW1dad
gQnec4QYkyaMgmHdGVfzohoLLGdP5c6jyrkZzJ2VWexU2ppyVb3yfCoYv0Fhh1ANwPIrLtx6Ejrz
hhwoI28R5pwptfRCufsBwAfqwHQGp+iQc1FxauJ2d/QDZdgab12ULDnbk/mT1643D+3bt2Jm7FUd
zQ7a94peEw4vXwwsQCuVNlxS/ZSned2dSbCR0Ek4PndQxbh8PpKGYnb5sGcPh/h/5dTGIYxu0JT1
V8BCR+LurFHaedRFD2QV4ILGQZq6iZsNWhvWdOUlqxdMqyiuqNPwOc84H7gm/IUQayF8pMbtu7f8
DEFk6mGbJYAxWHiMdTh42VMSoZ0WOnr+sr4Fpw2nBg2ApBPgMYrxl/Ezy0Dw4oqiXh9y0alHfJd5
4yfC7c20dZdF5GMvbtqHvxGJUhrtqgA26/KRZX1HxEKOT1nHcdGW5T3CEirpAJf51BhgK4U8tRF7
Cw5PggJ4eb3TA6bm2/opDrYJtevzzQp414fuc37IgXqf69pKp0zsAn6GxNkMRrNOPpDSCK3GTVue
7R+1rZLmYhMGeiBWUFGMzw+6qmt6NBl5e3Caqlq4+M5AhQGiwshfg+pRAiLznQ4fd+ljdDfEOK3F
GCBSL+jF+JEMAmW1B1BjsKG89zMBr7LaBz/ok+eEPNx+I+yLCYb1M1jUnciKevljglMXLBfactiX
CRiRm7zyULm1QQO8VIDEWk9PFJ/uFalo/ikzCCSFPVH6Cm1b6kg98R04DsOH0gJA2Op4QlpkWAb+
bV6Pb55Uf43SeuRP8ushDNK8cDjW3qMUD3M/GfhaFxGTHcfYTT2r9IeLNdJKNwQ4tbacMUM28zYH
idYAttyO/6gdvHKX6bPJOeE547emo1ij+SEocGBgcL5jI2FjY21INWV2oRNDHjNRWmP+pF9KPFbi
RWk2gx3KEnnim5o8DGGJs836KFBw2RLoFHoTYh4sAU/iyvWrFMvAf9itjJN1255VwnvdCBRBuMU7
ZpeJPyk+l8mG99CuqKKcTXOXtlXspAaVJS4GLZx4t8o7OFV8AU+utjsYkzPwjDu99b+PXyaN62D4
N37DEr4kelE0Io8VE/zySosdOKKyM5XQOHtaKq0Yf2rIdgDM8wYTYL0Nr0QvdVRCfp9+bK5ROgE1
P4JrXLoLNN5y7Hi8lycYWY7EXbe8mca0oo+ThljODsT+xIcTte0OuMr6p7cmn0CqOa4txyHgt/Un
B60ZMuufHpQTmc970u9Zn+e+Ym4A3LSxjHQbybOuAzDvirwAPH9mxmWj5q5R4Ag5G8Uo2qJ7fv3n
bNn40vss3rQNyDTyDVSrWk6Mr2Fu6V6w4dUFbsZ6OwfpbDA7h9et5h5VtONxy6IxAW1/8XfiMtN/
EB7TFpBNHRbMksETW98PjmNxsjgVJ2b2Y51KqxRd6+Fohx7W2SjgzEsh3YStG1zdGhQT31f6j+m9
t6Wz6Xrfngxmb7Ny33vOq4eZBV1VLJXQgyS2WWF9BL5n9TKywkpnuy5/yYBYo1iFQIKJHdDwlf/9
Oov78lb4jmvM4fgc5kkYbrUv03Q/Oz9Cdd4XiYY+acfuE76Mx0eUbn2sV9gY1Qpax1MeVwxGe6MX
SOfEjzu8WA7EAnpwDOTlJK7Yo1PDcC/gXa9D1juWEovVVUH/E46aCFB43UhrBdfxYymTLiUmjrna
aug8hYxsk6MnZl5lFUibxUwVdiGlhBNdEAbyERB7aQkp8gz1fm0OLVljqljw25RMKtDQFAB8T2Wc
RWFVJUpGBMWn4X18rYXM3IvOqajDEN4Dk80Q/ZDHACoT59VeMisiX7mIzmLrVbpo2OEdhT8Cy4Ay
MSKVmMbBHvda40y6BJp8ir6pBkUlxh1s0UxDsM8r29XwYDfGroUDTnDaJEbCtUW8DkvNeXoEyrpf
P+2kWe72WLzxQ5EToSH24HLldxtmWZ+g0J1r7blH53aF2T1FBsQW1Tzlso+gCTxoB8r4MEdqmGkz
aUNKzlsfgsfRO1VoGBqoCSVswvx88PK3q05De4QpnamkPdc+OH0Gd5OmXrBJ+WVR2mJrhhLANKfN
OqclF7AJRjBW1aGFNG8X32TseRFrK1h81EevZAFleqd41dZnijpNmOeKZRKPcd1BnqvRttfVK47t
PT9Oa880kv3SBztr/wzoHoX8A83qEQrgOg0K3A5OLtdtYZW0ZWb/beQ7qBkEA+Zyfc0VCHfjc32i
vqyVQITZzK0cAAKcxYml0VfOqBqKZCsIDbulHMAieYEzG1Zp1lZ+gGMEGFY6+mSJLp+zmapKJwRA
8WIikByvEqpKOGhLZaSQq5NSnHvDsxlXckcvvxrhPoTCxOm+V340pSdREHrsEztEUVoLg5iR22AL
Y2vs0SEK+RtLwTfO7vQKspaWvGzlFzelL2aKe0gqn1usxEITJwVZJVqSh2sOZoPN1T4tU11pIWMA
tGoXG1HbA5UysgHrgz7F2j2dYDBljl3M8Y8Uk9r8ta6hiJkydsSfwmgxiS2RN5CMobOsZaxjVOtg
Dq/xC7XMEAFort7PjTRKOSaetFN3mQZkpTBThzw+KBx3cu/08UfGD5MPWFZB/Syt8fT3s+D7qnAg
CDasERrJ7DbCj+m8HVn9V66e/EM2YlNfNvQBf636H0tV2MhZHNocbhE3Zbi5Z0wJAMhDVlEQROoK
PbydYG6x9n15Ag+XniCaQB15CupZQrGZF4M0tgv+EqLbXm8RKtd113Br/FgyQIGOpWhR1/b5A3Xc
+9IenKIKCPkeEqSkee1qTOJCL2F4SRH1WycT1+1ZZGKHWoiLKEHllF/e5BPP3ToTxO4Og9nHLlAB
3mQhWjZYyvkA4Hcd109O3bVx8XguuSSm+aHhJ/nIzaI/c6pwfVr3ikSU8X+wkLFKJ3Ua5LIPm5yD
J8I2y1h4JueRU0DKzQz6JIkbwe+vV4Oem2t2KIvqH8C7cGNxFzKKl1ALe7owsmD2soWEhjs0hbap
LCWSJ/Cr8iNQMiQdYvFF2Oaz6CFxmyPrWzOjlKFXO8rJkNXFereEbl/a3u2i3aBnVNivpUABD6Xw
AB1xc5MXQ48CQ4rk3WngN5UYnOofSItrivWDps9TCmjkGGEX1vtx48VS+7vJZd2gEDkR/XHHFTEA
U9G7HDt/71XYfx75im4j9B6D2nNVkF4TtPv47kxg6uh9Quww+pPj2cO/NlilgP/Wzl+ZXrr/tQnT
ShCDQKZgLh/PeiyvxqTS2rYk6x5huo8/9xlNb55CtbeLYjJVwSn9XSVvD348i6eeis4NmkiInXz2
O1q4RH8g8oW2vMcaIcWbCWDNDy4QnV/aO7g8T818puK33LwtQ7Zv40GYFj02CG+WiZ5DM/WMthu3
OL46DpMt58JuPUGWC/tt/k4gM+b3s7+xHinfN8IEIEMqV6S1ceW27UYDmEADSsyExT/XpcF6Cz0D
ydh1oEK2tJ9VU/B5FTP1sgfImh102mRbVU62pQQHZ+Us/DFuMqz4L5m6+TAtcrNb40DVSZ+iKIyn
fDcganDz/pXBINijdMq4it8j9uRYCumKaw5dkuZHwEIvgzN9cc0GBVwVaAjyYOOr58DhwwUOM2N5
nN6ceerY8OzO3DfzWGvB01RTcmMIC7ixtugR1XWRsjZyLEcHsSvjYXvlTTihgM3nv76yp0iw9vqr
x6ymJ4djYXC4nZvgFYEEE7eUY7aMuYWZLIJ8iZwtfMGvG9G6bixfKcTGX1gxLASeBJqstnAcs/qW
5upxVzHra/k4UdxUFXy+/DL/8gQwTW1jximgt+FR+mvEVxowFHo4sBpqlaHlsIbW0L59L8KEyE1J
ikeL/UEeE5Sa4cdddaIHiQvLRCVV4NTnGmpGX9ceE2UJiI+u6NzWNFkjaQyK/DDaL7wNTL+L6OfM
bI2eMC+tGqrmX/ZBghqraQOPDKcqEjRsSeMkOYUCgMIK2qu8sGncKNzz2hLMEnETsceg3nIVFLYq
5Hm9OpgCt0fMViq9aLuW1GI8Pd9y5dSNYC+3981F4Xiu9nnN/U+JJQ9NOlk9vYJyViSN7IfYAT00
O70pwJUZgw/IeAPK1rZ62g2j+G4zOGgL3YsefBEa4bYzAHqb2tqSWKR9Mog24FueGo4CmxOHlFHE
I6VG3j5+m7H3u63dNQ6fnUL2GcQD26Zc2svyR/kFPVc6qY6j3GueB6khdz/AfAtp1ZQVqdw+2AUf
Yu+y+8GWzs8DhME9EvNAQ/QR7GAnM1vdvINY2BXScZNvEzhAaIk4Ar8yJqov9fMxfUSdeDgYY9IJ
6PcHZNKuLiJtTV0xl/Ib2rnyGBOU12gVH4X64hd4o6AtsaX/zEN6Wd9hPPFMIlvwj6fZoGDPgcpi
aX/YBhHZn5ewDUTCFXHnRcpu1Ob8CbpqgF3wIfM7+M3aByXyXuYGEHTp0DWNJqcUtVW7nhm0qzK1
srJqo7+Qaai/Y3maMTuws7VFijcQr2KPD7Kykj4gwicXxVs7BRMGgB/JMf8IApUrcQ4IjNSme232
SvyXICJ34oI9LRY3DX5tdy3I1iVBmwf05rqLfjR6xFJAs/OUCkiqxMxWZr8T/u3sDLj6XENGSdse
gVzJnDN84iij8hYZPPCT09xo+Ys2nxA99X4ndIF8nOOCfeDDr0kNAQbFyG0tNJHUZoMMW74XU9hk
4IEY6uKwfBXBOUQrSshF5brGOfVOqD2ATBFzjRjepptMLRp62FTExG3Tg1A3dkRgegt2+ESrPocl
QJtQkT+EpLRTEXpyHz9caiMjganK+QA2X8fbI6rSHkRF0sqrFTD4jSvOZ8Nv8I8ITZXPXOFN417A
6VYcGJ8e94LoQCI+tei/S8BJvqIo0am8cfSn0KZDHdasbEvi6j72/nTLX2uVyVeZV2nVe9+1g1yB
FF1KawP2vRuU3WayNk8GPMM8Z8FGQXrDQjZVUCCuOCMteK+fP8aWzidK/yRmM6nnpe5C1+U2hE9D
0cItgFKUkd9ZixVkpVFj9O7pxj1WdFWxYBvnK3Qt6vYpbULabJpKFluY3Es8XivoErE2inpj+/B5
QyegakoUcUSX5np8lmOiDGp4KOAw730WOSadxj7pkrvxXqoZVqtO+yH72UFK1fzcAFiCB16F4RbB
uDAc9yi4yTn7tON+K8t76qutLrtcP0PgHDbXGX/ax3DyFnViLMr+U3Tdy/0QIHT0hw5m7PYzMCOy
CAX3QWIA5Mtb+OZQrR9c6M3FWhsopwASmgFu+sSnk8gi0CY4jsq2AJPypRCtR3WgHtYnJjsYEyey
D9Zsf7y3MOwxPfs9A9fbrVaaaYInkQcJHSDZRZqoay9XK7t8/2XB5isQrbNdiWVHyd7y9gZWHqkt
8iXBiXldDqQBasHSlU5GAclffXGyd1Wuw/Up1t8/xSBSiTpT1/UjexjAF/JbirtzJOP6Pzuwn9vp
6AJ7DIflQcVKf1WYmrs9J+IGYb8hiOZpD4G8W3ITYCKRg/6SUZ9hYmcxZ9z7BKhxf0sQCigzx6mo
0RbPuW/USrHKQLCePG0TtQUY6Tf8U2fn7NFR4ugiOoZis4cXgnbDMDQdcnP/QEovvOKXTgjTrY2Q
JCr2lI8awmbzH/IRIgrWdwPHddKNG0Of0f6VMdCCphMrnHq3XVvG2fK572baEernRwf1DUHt1GJr
bNNJZXmo8r013lFWTCu0QdtKj1/rBzMIbTGXhMm/5z/npzk9llVQ8JjsJydF0TS376AJz6x/atoi
jPV+7qinl04SKMa9GzFZkdpa8B/i/UbSNecRl1xANMXfwCz6uLEoN9dwwA8ebKiH+2BVF428EEFs
Ns9T6lkz6hOQIIUsn72PzMwEK9Pt4jBognlme9ZlQJPVy4LLBlTR8tHDZut4xAQvv5vhXR0OoSPd
T6EkQbTws/qQMOo/VLwlN/0p47TpV0hN41P8ws+H+wrDWHJhpYePOQT7KjV8yh6OT5JRq910onQF
D84VL4kW0gWp8eWcyjpS3m+m/u/pFEcvmstiYAfVwqnB3NdFjap0MkNUS27XcizXst0f4ssrsvjE
wL490KCkVgMWUqci0XfOEqEQpBcSt0nLnsIhIFvS8drX6VwZ8iYUdnV2SRqhkOWYSqJdR3Ac7l5y
Lm0XZ7YdWvW99LLgbGJu7y1VF6kpxICbclIVXwAxUGWbe3m1JUuHWdZrZ3KXhaDpB+AYeOfxI5ha
wvrLiLDP6TKoHiQmo37VWyCJDy8m0BjK5hSyUiynpCnA6Vwtvx17XHXCKtCkkx0rm+AKsp0f/dt3
ANMySaAysoZNldGrqktZbvqvrvysKiH6MCk81GDe7hZfR/49PpnZnPQ9fak5xMrRdiJwpjVcHhB/
z38vynBPTHfhNDIewJluJRkmpqP3H9EgXTZsfnVrjd3FyhG4a/l1Hb+/kAe1wewZnpXfC8yC1DP4
4Xl29I8aZWaIfm0bsHRpe4vaAS1MFJKmK3cKGjjRMWZ6c0vjT1nnj/S/IPeACSrqBhqczz/A/eto
p/cTnDKtnGI9yGl/FsBdRfFK9f3P4RnUsrIUq8OXN3eN7gQJF0hJZqXW+rn5Cn9dkWmK2PAnOpSh
IMBeTD7ft3jh9WysUiKyuKslRz02qTd0IeiISokPbpPZO8SgjneRtg4PIadiY9nGx59t5hBMcsoA
AkvcKcuj3MUzD4/CE930xmSZm832cJNraUQV0y2aN6NWRG4EMs7+U+Ts3KAfUrKGWL6HnKoX2qKd
alr4NmJVf6ZX8COumTF/hTQ5M29Oh9EYGdCeVDD9IxEHHSwgqEg7jX8+0bZP9BEOiMoFb9DaV5I8
Tlrp9yBSo16w9hUHmNN3cwdcBl+CsK2WW0CJUbuGqU+r8iZ1VjtuCyYFUyXUKM9lIdkJcdliEfSR
BSTj9CXJrMlNYoYrpyZOQ2I8/JpxhMhGrN8IKrHDlUpEPH9KVfkUNiia55HkdjZPYnwcWtb4Xj+/
+30C+oTvNU/w9AVbI4HvApofwYMhIwpj/udzRuxpZ6I8JvBb10+cKpwu0VsesIEm3swZfbKBAIh3
EIVK/B3dYHAYnKBGFHBOsGePpiCU2AhVOCw6mgr2e1QBOATpzpxTIdWpX7prEy7FnEVTF3tb/D5S
IqXqxrEf30mMJgtwsziQ16Ap2BrpbHjaNc+vsqu+Rj6qHiQKXSv+O3+ET66bLxWj7ZRrqeKFxRkT
Xai7pe5yTHqvsLCq/AI0izBnPiHESOJ1dW2QMwjmLdin8CkgZC99/IxsuWOhEFrM+6x9SAu0BTLP
9pkLf70/7fOaYhRKrg3erdfi8RAT2ccGhaTamcaZb5cWuZ/P1iTzRIDWZizTsnshOQ/nOp0QpbV+
8Cqjdd/5VNM5N1ahPIfiDIjzQaG/N5idP+XgV2W8t46a+tgS7oyxClZO6zRuezcW2zjXm+g+HB4H
wx2romjJxP8EvZXAjmpyvENqx/RlV4ZbQDy61xxQOpU/tcK5QZUPWvGiN8P9HHNwOBH9o/vUjqih
baEP372ZykmpQyJfn2MARbCvImeh1C5gUDF3TbwgCM7lUh8wViBqpa59LAqGxBkmwW4sGOl7ofGs
UaEYaU3T5kRgNeH8TZ8uO3q3aqDRHTgF27iwNvdz0M7r22H9bxtYaAw/z1RPzXvYBx0og5G2AiKJ
1VesU6xwHesElO70CvErEgSxU0sIleqm/5+5UT5sbfUw0y1bjHsHft90wLnfMyS9ltLyH+cZqKhW
ngkchQ/Zl98r+w39pjUup4ADy0S/2yRrJ8G/js6SAnKOtRqHzYYzQf3DuL4XOW1ZqB3XXpmlvHL8
VXwpvcvSmBuqumCKXQt4l0nKw0OEtOmEjvblmUS9tL6nxgacySiuiW00yO+Wo0wyUSXhybsw0bGe
XSOl4eQChZObs23ZEbDgjR/cJt1HucTgYo3gCmasQJHj0YCCVWTJSYCudLSZt3dkhhS5TaRH5HLs
BuGM5Cg2BjybTcuclzIAtGsRYKs+74j7DMyhWOXZub+h/1qy2miYmxn0YJGLVZJ3zeNDWuTFmAHF
neCv7rNI0Zo8eVV8mz7p/iN20F19Frpp92FFxfF+IJOSgA8QNxKzmugp3+QX0rdMgWnrswfXGn77
HEQcp2IdYC9lRYhkspqFQeS5IipXbUxSKsJa/DOXOyzgGAVy/6ikU6XTNiNktHphuXaSmFeGns/d
GYv0y2POaRiJwVWRBb4ZBV/Z46sDhGtztEpJTTxkIAlHL+FkW+uRlqU4ZfmCrBDxD5CzPegL9XQZ
ypQcTu7TtPEyc87Yeq33zzFgkWb3wxKCEPf4NLIS8BEzGC7dN7zhiwjcJSxh041+QDc7epJFZLRk
Xz+yMD7QGIKQQB5emwmRhhcS0vPkyCTTQL6d3x0o4tD/czVjB85unfpXRqTl1X7PY6IGLXOOAx6i
Fs6WtOM7OlZ3VRWcqpOKqjgigXkyHkWeMcJpWR9AsnwPBz6maa/4oZs5DlRcMBSDaeedCmwEdSGF
Uw7jpXPxwgWvAnB5AFrwk8J0l4jEquMu1l6wodf0U/oQRet1W6BIap0MdIIo3Oo1RL/KC3aE/38U
NKFLwWCBzFBnaqhNruw2T/H9k6uo3cJCgLmTkEveC2pd9AN/DxbU8GT3MamQljx6K1xQ3+xCGTXp
dkSlbVg4n3+Tfiem6+ML1DGfI+nadnyIxDbn1SB3t+/8Q0hsOopLlEfgahvBE9kKuoXwvskHe00Q
KoPbsexlWZmme/okfP2TkuKhDiqRoQl9e2rSZ0S6Z0ktYrHcnZXWLGfsBcHbgRixs0zhUiDlMMz3
tgl+CEMKzWLTjQp8nlAIg4Z0dHlU1h5MCRwZns4K6yddn7PAi3b00GT7iutGz4JJdGaNZN/m9gpf
V5bXVLKzOn04+NkNDlN2QfzfdZ5gE6jxt5pPf4l6MG4CPsPfetgdWy9Lnb0gWr7omcs2EA/TA/nC
UmZ9hzjITuTQ4E1IrPBOXmAHgA7li2uLOtp/DCoJ6a5658cPKInGH0wpkNmVgVBOP9CCsvVm8MyL
/15MCQKejJVRNbYdGkKbT5N6oMj2Sene1qCbnc7tVUKpuFASnsmTwGPjIvq39KJrFi0kYcN3mG/n
Ld7iTZYD49cS8d98azpoyidQ4nGyr3StqVNGXaI2t0EHQU8gkesEu0G3px4UEwwAyRBuMpBH8p35
z7oNoY/Lp3l61lC/mAb5A/RCmslXJQPF7zh7/cN66AnjZ3v6aQkIykcVQc3nljoevkidVMR5W1PY
7eVuIOGQxvLiPE3Y5CsHKgWdx6MnkVuJFygEecnfMxVAlenhNBB7St4th3pphzLSyAJsqd8/9z6t
SNNfej27m2FqzBiHNJ+I7bFwMdxyEB65pqP9fK6WosNIc66Azk2P+IKvxArnUeiuKZI86p7lQqrc
GVohpY6Ps/HeTjgWP7Hrsefys/naEAOYUa6tca43P36wqE1xNXTcLyX8FvH3R5Y/ibW2KSCIZnjq
DYKQ61xrVTwbO2VHEEJBPs8SSzioxfARLAQUwRPECHLMDBLuqRjd9ypxjP5RxU5bg+AToMUOWBOc
m9sHPNdHcl7IvkS2ltBMSPL6qQrTi0CsEPn0Ds3XVDXdlbmvkQXVFXCx1pT7MW+eUt+3qVt7HvB3
EyGSDmCFRIaARKmJ0l9LBpxv1AGsExW3his2c1oSKbOG4BKRkYkJoCC9CkdH/9EujZ0BIX2mcSND
uTuMDP3oVrunyoXhndXUUZbUMdkAY8jo2dweI+m3jtxSt/7zGD7VMdZPGgJWE78+zD/bNdv4qm6M
OlMwqmWIOcMas9aFK4YbGU/y/vPY4p3U2zfp7bn3fn9Mu5eT0pviXSal904FCHopY93OmSslOvAc
2inCyJ2jrscyL+uUEViWDZcIfgOPal7VuDE1GQvf3FBiP0T/AbkHVaNM+o0SwQ88s/Mk0gd6Uz/U
BzHDyITql8eh1Enbr79yFQa6tR3CfPer/OrZxSlA1Zs13O6+qWnnJLrXtjNVKOXMhxtOOOGv7HzS
D/twEqMXExqOWAVgoLuvzpmMrZKJ0E50xvqsCOYW/vKNPmmItJa8uakVmfr3n6BNXZcgqFXMZJKY
SkRZg84Km019xNITVb0TU76Co3HaLtQoWcKTr8oP1XKuzBG+xiXUCdQ1lzW83jpQIg0cVbE6qu6C
hQ178pCvN10R81zJA3LzZnOHPvn8LLTYiu91PW6a1+MVNAtDV643czp0Dye/QOxudz/GAEoKmxUs
j/yo36MWeMACyIenkzP/wLjkCrigXGyGVfdscXbW03CliOnEajLca/rYvusBD1dssgxc/GZZruMM
GE8E7Zw9YuIvYfkIN+D5T6LJppb9GRxSTAvGUwGPviLJ23Ch2oEL1xGMQa7xCQc+ttMRnv+eSuqT
gHUtHmQTAGHRncMacH4aUYwp66cIrqWzfgkvHi6XuscN2YMHKgdeSKqGzFaxE9ZCBqakkVZPy4d6
TbNA+BD8ceOz5qIluKILdO/WZ2WIU2CAqemBsfgDJQh4aRF7AfkmvHxQVzkdAwRopEj4wdTo4cPg
rlyxUTdbr2FVEuYK/Z+RBQRoeLwIuXh8KujrI8QZwvQOIcuO1kHxIR+skejVOdRZjA1Nf+J/8u5Q
wEQxUF6Ur3tMmAfW+xOhg6KB4Mdgqlz4xpVdCKzpe9ePOrJkKoxUh2zT3h7w0e+QUx1X/8lxniNT
+BtvGRa6cufSv1oo1dtnd3l2i7WLxiPddhJl9hh1ur76FzTs7+Ekj1sKTB9WwDI2aTz1lyPW0bO+
p84OK99/TbNLu6dzKDpFtlzfH8LT5OUvfBGPBINPA0E8KcX6ZxpSR9eJSgf3hSWLKq3W8FKoZSXB
qdl1AOO7IxEnq2ECEafV2pgGUvWfVFTGgtUVdXAGwnuFxpF/J9F9P1ljBZwCD/5U/1bZsPaqfTzB
0VpwPkjppY6Ytjr9UpXp8QtnbYbibSCqP26fylG5sHuF0U4feKvtMTHa2whK03JXGiVrOTPOgBux
0vNenz4rmoaGlj8v1YaGidf5+/fdW3hQO3QzR9H91758mtz6vJ6st5ABY1VB19v8kitRaJMSfISg
uwj2QlWMN8zkTexuSjQnIA/8sNy8ASMtZCk9UVsO77YUNRgnzfALFgEi6rnfrynfLxmHyJEQu/sa
u26R2uUt8tSmbL1ZYfgpe3YFWNfTo6pdB5WqzkLsTAtKE+t457L8nDb2BnfX50J+QeEAJL283DdH
DgBdDm455+P5q9ICYVhNudi1yMQrQOn0vk/xNAfEfMy5SwgdjGSyWMuWU/d/qyx/ZzfO4ENBpPz5
uMH90ma7vwyRBy+IwOjE/0YPgfDox4Icl178e/xJc4jJIlBfISPGMUZwzEqdQKkev3ylfM6zcK9g
xuyvr/L0SxgEacA576DF1kXOLztgFf48dbbMt9Wch3Md5nQSTHY2/nhx9mFSRvyS+Biobq/0mVJK
OgpdaW9q/5RFyMTrEwyliM6eu3+eK7zCFYLwIAX4hKepSKXv77QwMX0S/IgoeQ10l7s5FvyX2BzV
svzFjpu0bnENSpHBE6Oqk7y5z/YVTYgcyhtOVWAFdSXMX5CPeYBrPjC0O62Jm9Z5E/aRlkgrbWrc
LK0pqskLI34akvTkfR/UN8r6c6bU9Yyhbc1FxTk6yTERMtsfArsXT9oGy1IHM46keKs6D+d30Gpd
IdAJCQSh2c1D5HLwpKzcwB1G9/xOgSPWRW1dvZq8vFMqiDSgZ3ppUOqHCzRKQTzAtX1CH5WEB0Kn
SfCgHFFqktSOS9Zl9RjWsfAy6qKHdWU6ebHkQ2YwiZnBRoOhxh14UMmP6vnBVn+sgkATh8v95fMU
B6e3/f5sI6bwIzvYAKPyWtOT11aXPEOhW60aFWRGMGLyzgKI0MpgCoUc4cMp/39eilLzki+xseLN
kDISNMdt5e3nJTwuiQN7JSTNhv1/nvVqA3zWLO/d8Ipg0a/5yod5iw/Vx2wGnLW8/vXDR43aUCiE
J9RjMzXw26wz5tn94B0EkZ+vLUes+8C7rMv5HvuKzptrxPExnokQLHTgchJ82FI/SSOubiv7THFh
eDQoES5iQd8cNvvXYzxDmMxkslr8JGG3UowE1QeChgDGSmkYnALUWfJ2U4o+tPEgmKq5Ar6043fU
z97SHSRNMEugMZyXyDFS7U/8mRrU2UPwpQKylW2JMQ3/oZCesftN+l6qUdX+CM4oXkOzfAZkcszD
vtc3kDlNjbsdthvsVWyxBrX5SKsqTFVIBqYwNql57sbVNLxPN0y7aTYIes8evuDRXp2yvL008Y6Z
20eWiSnm6p2NKCukBXkADbKoeAYqQyTl5985EeC/uhb1TcrjlobHHh35MzHFpSbhJV5SN74oxeny
ohPgGjNnFms2pNr4uHocHwtY8io6XoQACOFvXTAmx+0iao2w21WvJK+WeiAdB/sotMX2NciCVcYJ
T6IX/KrmXK2n6TLwDv2Rk48yqv+yTy7z0Vhxrlbj4ebeLrpp35ruTA1VKLLPB/HWdob7Pk073joy
LDZ2EYMccT7hTWkwDjauuCQ4Ir10SMGVfiTQznwfJ4pBmrVxzlxm8FuzFs/aEYntjMbkldU40vKh
YsDqcfK91r/RmosKYPp03nRadhbxjX0dmNzbkVgmErnTO+PcmXFOvAY/rlD43Cht2eZiNnIjudlD
bi1rcot8QIooGUA2riBCuJgf7JFuesOyVAvTU61L+R9yR5gNW6z/CbGVy+S8EXMvz0nfOnmE+wk/
ip6SATzBkN8umt6YoO/BTPYHsuSTy1W0SaHV39pPH2gPtuPejV+gA76GiRgapDvtd027HjLcYjZE
CFC19nHeezqIAJVwVV3pr8x19rHiXYLMguQAbQAo5JllgbdnWAsmdOQw1fwJKqej28FPxPb07f5o
IjtZ454wf4PR0UT91PbsF1iDrfcTb7JdlkuGt+HLB3ETKjI64xCGUpVm89h+rM1ZpESynH11IkT3
ACtT0AtqJdx5CAqHTWTTlH1JBIOqvoWGPdEO/4Vx6YTNIjX7ODByT5QsUjBPfNJZ72KWa2iYr2MZ
uYFJSNxNIhOYIHD0cSA9c+dgDVua6HhxwETNomhZSd7COndnBWLJOOHlZWhRlP4yhKSpeW0l3gIB
a2bTYEqA+AZ5J4o6JmfwGCzO4BjrjnvmKeTDrFlHN3EWwIwgzIdIwmIt9JYbsjp3VuBwYEnSrB1c
zlNaOTIE072TyqyK8ZHZA1PcORHGIccz8XEuHfUDckP77e/IZ0PQPXuTQ9eNH3EUpBd5MzxnYHoF
9/e/u7WkT2t/OTnZxQWsVxR3SB8V5qUdFuO2PF2daCvk2PlNxJll0FHCWYJb1ouHn04e5lQB4CMq
YJj4G44wKYo/tRhkomyaEd94xJDoOAlA999gJP6PDBU13yyy0047gmFx8XKTgCLsLYPtJmyC18/e
bbtiziZ8rxIjW54JJwIp01d64wsDLAYT/mqiBUqHkm8kAZ4OZgynmkViD9pV5qhJpG7rPhMBxCSv
3gILN5Zl+YEmWfsIcXr/TklxEL3qDm8+VH6fdc72bJQwgb8EfTIAwwdrmocOB0rg32alzAfeQ4R6
rbQ8NkRNcMRV0FykuCPoIkR7FD5TbcV0gOaVIFd7Na5flYIfdQd1Q+If7JYj1UoxA29oPeb6k5Y3
uAdQ01tW8HBCUXPixOChCA7EgeFk74qiRfRJSaOZ2s+9yoYFkTECfYbUnarzJCLCzwHU9ZKAk72+
Im0gkhVpZ50Q2x/z+0sbHJuaTYMmCZWl/u1bG/F55Bw1XJG27Xd2QaWnmh825MoYWSGjgKeyPQGJ
S6tfFsvwdwpGmTcsWqMcUemwi4dcUzFtYugSC+rh25UglKY2vl741Fl2mYPsAi1ASVJ8Yh+Hqy4w
Ujn5Wq80w0wVmQAxYsryPpgRypL4+lwpINSkZ+ioE0fKs5YOt4Er+H9xhIy889QVyZZLGFvX6atV
ADKJdoT99N3vlZlQHEM6sXkQ9fW6Vnnoa0+3omKY1Iy/ZCAvn7G+d5d76wRpv7YyuN7jZb6DffTe
lF3qTx6WVreRubQfsQkklHOgS8DZlmDNYipYLIBdR2z73W4E8Qjeqe7GVtH6dpZ9FkMsjtFpfCK1
bU4SCNMvVSDEMUEA/CygJVYQWbAPNFi13fQWNXq2LeefCUPxX8BPjSs7Lz/GcI5z0w/XCe7/NwGU
7m37pB+DK1gniCGCnXt70Jv6btj/uH1m+FddXXdvO1xzUvz2s2UgGQecmdsngy0L72x4f2ECsnQ7
Vs80YosA9loNXoojy5uS6fetPz+t9TwCV3+YSM7nXaBd8bESgdEyJ3X3kgPdRpC5j+A4qxwOSxeN
i2WStuDM0Io4xUsZnSC5sj9Wz1xKBxQ3xOiQxozcFPPv5eEABqnOt0Qim6mzJhBhUof6NylBwjTl
d8Ww+EnrFTLtcek6PzpNdr9f/XZJgew8MRPhfv3nFC7O3AHqzVACpub/7FccmJFKthyoqVzNC5p0
F6hWG6u5w/vww1atnqP9V4FDrKOqNm5gkuksGB325RAuSGZVBe57w4HhYTasva5EpOs2HnrOG8OK
z/CniCmQreyINgWMAKWZtgLXisq5f6Jk9qOamL5uKgqpARscGCJy4PLQmJkOkAv1HIBcmmS0VzID
/tHY4kJAcJ2GT17BNzUdWfeRH8qbI7jV3E8U8SJdsc9uWeh8tPY6dASyI1lUxS0obU0OG0j9gyxm
0rX0Oqp+eFwE/HIkpwZkhTVlBJ4n1dtpN1sj6MTFBvqGuVfiVtbDDwz7rAXAYpCDS8qQdZWR+5yd
uzzt9XGQ2SLfmm2BOdFnTqEnJ4CAzQBlAWdc3avQic0zserDRQ9AAudOqIHd9gZqkxueqKeX+eYY
fCawaz/xss8BvoL7CF018t+JHoAH30c38A4iJpvLodIu+mNMB0/LcgtS64nsQkjq7pttsUtTxukT
j8Q9PW8IQEe47C5UNKav1SW061I8Y3JHeROtRdzva6+Sytv/oIayf1YxaDUJLNdj3aA4UAll4hUq
I1fLjXX1+Asq+foq/S9h2Ge1v2d97+Y9dwfdQ8nkS8CzHnS4JzCpDMuk/PdNLHHiVuxWaJgZO50m
9VDolKJZP5mq5iuFmF8HrZkFZbvesm+FuvYTxsdxXYuOLGs/OH80l9fzFmBgepFLgvFkbUTPz+Ct
IgDUZWBukvdkY8pv9pAcyLi767OCW2/kuNG0/7OXARnPYzYh+DEASBPvy/BlkvL5h5ZElpYcH7Pk
Slrxo33zJx9QT+96+8x9cA0YfERMVJpw6uO/fEq75iLotKp43jsTRQvSHO44wODYiNNKLRkDrwOp
cX1Tm4200TOrAsiTt1MMndh06ctNG0jafR9NypRhXQmB01yQi0pHEwvlGxmg5JdsIBxfPDvEEe8N
OE5Kucy6xYUzyh8ttT3OhBJUlSZiakd9vMl35thB0xk+4+qEjH/kFOuCBP91x1mHzOeU76bwKHrk
iTy2A/34gy0MswI8X7pjP/1uGmuvp6Mg9Ddv7jPQxtgwVKtUYvORfWwJOYgEsD3KwmyM/AA2LtCt
0CtTGKRHWQPRBJuRqpk01vpldbTmholgV4P3TcRmsfDncKyp1iBP3ppdFlO5eA4y6+OriSR1naBx
cBj1JF7APedxdd1VRcKiG1qN+S7oQYE7PVtod52KALk8Wh4VWKjCZ+uVKMuxRUBZXdaDJVeOgWg5
sDzXZ38MSKwnOwaLVfunBI16IhCgK0ksPvpN6+lbdwcjJm5EwtqHrpCFyTfsXY8PesAMrb2pYZ6/
Am+2zH/YznUd8YdgN/dj5RnZ+KrD5Tmxl2oq6Et1B2tr5kndB1BThLKAXbLCr5Li1yNO/1HWWEIu
HiEt4WxvdnjnZi5lTfQCvzM3u4AVE0q03fF8QgpxEU9GUUrnB3TbE8m7lydm4zfzqlJpbLsd0Oi2
QUUv7rOdCx/DUK/B/ezX9rYacP8LDcULFm9r9+0LPSSEP2lp8+WWRKe95LmwxA4yuG66ZCh21chi
1MaskA3Zsz+T/2q+t5fBanqYSBtfsMYHaHV0ORRSquoykcyc9jm94BM9Ag/wB23ocPUfnUDaQJdb
5knZvR8dY5Wknh5N3Q9I3VVkRtJdyPoN35dX5WGSXS0iq3/aQL5QhLs7Tm070afC6HmSBlTrj0Ab
zGlzWSq9I/525BoE5CF5gp0mtAvkU92dCtXIFhHvZjGuQyzJz7yW3vryR02EWzaE23JhovvDw/fN
V66W28sSk/C05It88KvQFFfKjr1bY9xBnlJyczrjvp0BtYCYkeuBl67A6NZA9UuVtVEV1xAndI2q
kXgrW8nx21hfLHcR1WWshwwkrDD0sWJvsf6dA+3RDZycOa/7eaMPueZJBdSMtXB1uSBeYNI3mqu8
0sN7yzOT+sybhjreordcpxGvQENtn6S38trVdC8GzaRLExmQxku46b3sC1Pr0F+zAQ7mVdMCqzR9
HpINfq/ZnfQQ3+glLjgKWsk8wT0AsVlhB8FXEwjCfgjMvMGtbam5yHZT89F8OML8T2SoUkptE9on
LfbcM4hboJm4oTeAGMKoQWm3yjGKP6QQJP//fj7z+E/a6MDPDmtn0BxzgfE3q5oeLuI0asEPz3nP
9lziRmD4g5a00pY2IRplyr/NRsP3TNnd+EThw+VYem/gh/9GY7KrGfwa0UjURxBGWgcrXx1BZb7c
FpsjXdVBH+dURD8x4DVjd5aNczOBF7gcZcfWZEaFS+W38QgSJUbd74Ddlj5irPG00vcpsa+j6oUW
0Vu+IepyTAh5MwKuJuyJLORxLpys+oY/eTOoAE629ePLtiqmju7JBDmKe5TJ9XL+LC5ldPBzymmj
hJVmPWQZ2VF7veUCDH51flPQ0h1kz5csvPEoQfhKlHW7K4DqHIBKhYXDNQvXu49I0+OBxI7+t5K5
OFf6eCGitwbLenON5XaIjCbcQBbLkDghwbZbYG3Etco2tfd1X+37VedrYTwOOIpOMAYzqqCPvE7N
G+/VX2aYUDyzIDhaFrxMkPqcu2BK/QOcJI2yx+HYPhGxWoO0wVneCr0Ghn4EWJ96bBvLPCWeXJVo
82biVNjbHu2cLvbp/Yd1+kYP4B93bUObXEQsfFeRC0qkBL+URaQNW9lOzbvMMhpQPlxxjimNHAvP
8726Vzt/CK+3zn/iKX6nxE0aG1TpIgqVgzmTXmEfjS4dPWBNR3NuqO3xSiIyTZb130jcaBHcTlQt
jXkxJFCwKRnlCg0E9J1IqnRIs68KzPoJnPcKjvmd7nnng60TxAS9GJw/QcLh0FkfZd410gGo/WWk
BxlVSuRzusHc3AgyO1iTG8Zvnuft10Qp/ihWJX7PJAVQ0V/uhux7VCeav4JdKl43OzUiCc1iEe+a
sL3sKogubqALcw+BP+ar8UM5cBP4Wlu6HK8Dar7ue5z8QxCBShzwRH+3CsENcQDig/8qsAGpXhGr
7t0ie8jbIOtig6+51NSGbs29Ivv9gN3i4FIqol9TaUIL2bhQAwtnFS+1w5BgWYdUfA5+kkosxsk0
oCqmABjDw39hAOye+AZAaUAebk2/qJIqrB/1R4lbLBXeZdxP64VAVbihpWI7fc9JlsqNHw5MR3eY
0olI0OJHOC4QVHqgUuxBWliibZQETMCOjIKY2jVg8zTGmF5HOoVkZlIhmczgLdYtBSLk5hnWiyss
SKnfbH+lUadDmNubS499dLX4cnjYmVAGNAeuzc1sfM6Ekmr25jWI3BoybnE0pJG2Y1AFOoQTChlj
jxhCDVS8mkWS9JeCDdccDIlklBUGU/H34YvxOeom0GUWX0R2U3Sv9wgF7F3VJLWfCPqgOXVgselQ
RIPgCGTQkIeiuRdIQGVkhQghZocgceYlRryN/7sCGiP4fdDPGuAO2v0CRLDyhmm7OGaIaHF9tHfo
3wsf9tK/wfJ/RpC0H6A5aG3cFLzId7eXi3D8wZDp9r1kglmcOPxkb+VfMRdwlcGWES2L97eYxiQt
L0s2pf4gowYXERShq5auIQGF/+YActKIXAmYUZRb+a8zqmCRAFk8LX956FF/0zR3vFIiOuYWhT0s
yEsC9dzVb9SsH0IliAWhWy/dkitGMSGt3C2QJinaiceVi5A4pOeq0bc4Amlms+qEj+sraWuyRFdC
i+cg1ABmtMIRhucLk9SpVdtIdXj57tv524s15VCxqW4VSfrBs4nKYOC/NvWzb+oXGUGbaX+zYcjr
MOve05uqx8B1nbz9nGOO1BGxG79xJWD7YVJRiKqfsBxGcVhVulK7+6+45M240V6JW7B57ye5k7eG
/n/VXCajCUtSU0rPD/C4ELcgKcMthH7gZSrI2kEqmekeUfXEKS9ckzy1WeBwegr6O8VSrlbER/WS
NENo4vaTEqBPngizrfrFjDLq7FdIZiEwpa9h20PIWINnS7mZVgxhqd/EB3a7bNXEakiE6ljQPXsd
s79kjaTA57t/wHZ2BHvWqHY6/8GeiXGTesMvHnKZRD9+C+UijoDnNU6U/jj3A0+j9OaX9zVdbagR
11iuy0/O96hqAaNN6L6RKHvwoexwj6lvVbTlQFN59WIfnULxZzOqAikFxUir9rf5hTorwWqUa2rE
NRKZwK4ra1giLOADOJ+tZ07pXOzeMGpiyJ7q2d376/4BhiBSe4jal/v2mLzfQzcgw5M5j6raBog4
fr85HnSjPVFgtIQaY5IRzEZmAWilG4R25vUnm8h1O69ycCiWrH5o67w3omvNowf7Mue329vDIAvX
rgw6Q11L9UVmv6X007DGvOn62k6S8DopRQ51n++3hfkXJuPFNeZ+nu7e2Jpi661kmu+RNlvd3KnS
Sx6QajFxxwUpgb/yQ7xIHi13L2J0ihb44TzPieE4YDaKzRdLwILKrP0w4JwQYG7W4bsCss9Vhlov
H5K8Y6KL2eZnVRDxd9ogCKCgOaAVN0EPa98qXjL/GGCXa5bMsXg4tXRBxVaUg7BjLsmFYEC5TvhM
Pw61/EcRLQx+kSBMMWyhtsTjk57bQ1ZUvtI9O0JnX53SKIhXbk7OXytTxUTmHS6aYjuNeFOEtqu1
Z1gvPUiWyE7ha8UXmr0LN4sV2jRlIHeowacNTKpLt0UMlaYc9ZOV9H9Io923c7ZUDCQR2r5xOkUi
OvQAVrp3M2ftbIBqf5j7Es/CZXgZeZ4U5ixCzz6wwNp0eySPgdC62UIIg4nCCkKIl7M2lqIG8JJo
XojyeMUliyKOHC2C+9tcwkJxM8AaD1WQjBVYVu9i36WXHOqU/KJXEDdOZxfvf3BDV2opsR1WO8J7
MBB7KzleNegb/mc7E2hM9Xt9PTt28MdZayZSwOSd1yX8X4KEGsJNafIaN/wpp1wQwiu9VBkXhseY
sbrJrR+6PCeha8qa+UNULSDHrp+6mqB6HonAIe7Vp5N8QS8Re7dDTfSKUq6K+xgeyYb2BUmXXepN
/btv1OrAcgNGn/GF2xKPZxtEywXGup12RixeCV+/tvHcFBr8YyqSolMZSGS9qayYfqL7L8BzPsw5
Rb+HTGED4sHMez+E6hyp2CnivEIUqFhgAl2X4guU7mB/98VkvkQz9m9xOj91rO+RTbNYdRY7Q95y
JwHMmm5zThlvmfgzrsrHV3EGOvYb+QWdnMbHIxYubSxTOTHiAiBjBv/5OfRqP74zsJDvnP6xwuc7
AU9IkKZVP5VmwBQmGYu3T9+gTG9AZkpuC2yzkzRS52T6nVTgfsMCc/dSJ7RKC4mpIXuadOqc/GCT
sHe0/V7WNG0OQRPR2pXec1y8fOtUKvqmRIcPvw6V0RnUKV+Zd68yQM307oiJcObhZcukG566hHhB
DiNeP8EWd05F3K5UwTFs3XK6cwC6YUVKj7FysKgd0jBTxFpbcgGXvGzTygK0kPzZ+hJehQyQdLV0
6kyTIfLLLfV4GMPZ6FMisfr4uAV0Vt0HoY57jdVS7tZ8kPAzayziquC7jXo61JB1KMxf+e3/UOZB
+ABtZH9B6Q8ihvZnLAciLnRD8xoU2CODgEvyTswaocwt55cn/Z+f0JutLxys1SdPMCaudlSmrU+4
jtgT9GO6W84/OTzzZyNvkAcjVP4yPdw+bsaQVyrfqsEHhCwXTUSj/x2sTkw3q2w8AHfpAJ43IQ7t
tteS72BRIEYqqqAYHNcCn5NvYTCkCsbbuTOOHcRq5fWlh7aWjMIi2BY9eVkU4swikz2Bei+HYAoy
bHfRf9pClJXLXEmUquufs+qRQg21NlmVqa8Pa4mwOLIckNPGEU1YvBEjpap2wdqPZCPGrnm2mPN5
0cDaAmgwrLW4bvUR33iuQMpkrfnaiekEPjNwFcgdfr9dly8ZZkaor9VSAs57rm0dXmnlbdxsJr/Z
/IN0QA6ITAbNN0oOlzY2alItvGCUh8+5bvBax1iUp0+/IbCCupND0eLdPZkygSV2lVuGP1fgONdn
IplGX0oP2ihKo8O5LOZe3cyKS+ysSO3DKL37dg/G+6tl/fDOIQBqH8A1IsZku249LvX6kEOhFnv3
uQsWUt0hC5yr82a0A6P1ROq03AGWuwMzgC+RqLRxbBHHQajAGBkHXRnNgWB0Mn7Aicn5RmdknZkL
68DMvuYn4aKPZRhanmxrj9irR0uEqgnatC+WVYPP+DYvsdl4wgT1A4FM8hd/fx0J9RKvM63bnYPh
IqqzcL9E7oF83qtGzmvtJWPtqspQUZZbQGMht00DBxOVTcZNhaaH72IjrHu6TukIsQPaauAr2fiC
5B8kCIySH/MfnGBvtMUYINCUiZJ8btt6jUONFx0LGQJudLc0nVLwNmQgP8aobn/w9uw8xF/dWewx
4FzgqMXO837h1jjrPuNC5Ib8CLQuFKm7iArh85uzaUp+4KhmPtRZ4sl1JRRZiBKaO6Fb+DyyvhHD
G7kj25e/wakFcreLZQC2Zl/j8ZYDMQlX1GozmNUbimYdfePXfTmwYXco+i2g3avzy7Zz46y1ukr5
LGQfsOIzPQqqHhHqN446e5vSibWdyLOnAOv/+hPPRCgt0P2HAR7iAY4TdIwAmM/NleE/4bIp+ZIc
iGVyVfDSrcc8alsuNiDTMPmTIYZPN+LiMZCcVukq/kEzfQ6S/RtdXDZ0QuOU/jd9kw1j4t6tG8/C
V5GMLX9awQdPDxWbJdJlYwntNMbA4+PbtTQuhSPd0Vl/KAX0WMsNqNdLszH3VVgYuwJ/EIO1OPIt
ADfTzfUjUPnwuFywBsNZb8LWvfvi+u7RjetOEJfSUlUTxZYCirHwKrV1etFMXNrk/2yiatkygSjY
F3qdBifM7CLoow+5p8AZ91CnHbM5KDoo5ymlG9XZBENPjCHPhUowl+f06KrWY+/kQ+t2TshtW3vP
aAVpC/K+y/SvnjKIO+Vh5QsphgNYkhO9T2F9MS9Ju4lFQvvFseXZOlffOh4p4Fw8qmjkoUFogFwq
L1bnNiJlL4j2wHbto793VBW4E3+w0/AxJwNTS5kjMrXtd0zIah2VGuqVSoPVkXBWsvFaez6o+L/r
m3cQcOxPFtQSL7unxGqurwkcGg39a3zpYO470GmpAQOR7Ld/VbNvEXA2kHSmY3hOUHgohxlGAhTH
xSF7kmantGAJZsXuofg739DgNid5hLtYbL4lza1OoK0phNYd9vhdHgxPtQvJFBFvum5/gtGPr+DC
8NI3FbcCOIjQ5RbZU3oSCexfilbY7Tm6ix8t18NpvPSyYbs/diyRZvJcmcHTYoDbLbWQWd0O5+e1
XgD2HZ5s/6Bu4r5Xe1LZRUlBCqKny8pPAhQxy36DpEWJ3VsNUr2HiMZu4D3DIakqGfOO9cDZvjkx
qOPrwL0K+VgKv4g10KKaN102LlBYcyIBu3dd6uo4q/PCVG1Vka+kqrEqW66wupkJaXk5A+Z8k3sg
VwtxDG/VhKPtDA4kZR0XgUzPRia6wW4SpjYwAIcD3k4aGFpIYegv3dYjyMwisZC+XKPwSKcYz68h
qvrEd2WHDbXuC1Rfqhc6soYFWfC8a0/aXM5ckLWwVeCnH4Kt3DLZdIWKJx7ocBWsTchrCtf6Sai8
LjSoA3HcRX5v0VTJS4xW0QV4ketZfrVeMjRx4KxujeeAa/DAVG15EjF+MOnp3SytsP6hKqrZbEaO
tUzrUk1TTrrH5vR8N8JW5KlFRkWd+B1eWGMvPGYm04A4mGcexCYdMYfIsOBIGrRSPCpQMdWnrMqj
fwyfq2MTgObMZ8W5AoY+sm/s4b5x+1XCyWN4NEeULA6PXd+iODq4hhL03/BYDrp/PZx67n2t5ftE
x6GYmJvmUhkYufGPGGTdP1vIhFMsm5nmblZLr6XaIXH49N/Fc8sUk3R5G3h4IW1KRh8fK596PJ8B
htn6iLuTJ7o4sh9JAKinodTsG9uVBMumAVOKM+G8X2njiou2X9NDfy0/GFq0VmsNsEwZfHZYitCC
MS6muCaArqdcbkguCDF4jFmwHNpRX8+FwI4r4DtnwKXsRmm42EgJ3xHddvFRHhkePbTLGjnkyNMK
WTqur/iLywfIc5EkwAn1ehl9HHxhE3JdFSSncPOH4RIukVgbea8ef92kKTUoQ/DMt+wUOUiJ4W3u
BubZZaYnzY1t0gqQjX3bTYfC8EFVWq19V0NtNuGRV4uQfXevoQFUT6NU/uKvzRpwyvk3S5nVU3ff
2R9q+XcBx3f9yqnueY5u1iKrV2oWYcSzHDV6ugPK9pNAYnQrfxywew+iyCpU7TH/JfgRfJ2UfbYP
GVL/dPk1kSWTIgih4HkfkiuBUNMlpDINg/uuaWPC8JzYNKJz41qaTfjTnj5eaJqMddPlecbPmwez
rIzh0zIgSQM6cFpyMCHE5PYvapYPQBPESY4v/1FJnnTsnChHf/Yz2yc1idsEYEmE7I7WtxZ2Kj8r
1Kh7JoOlWBG+zB+nFT20DlXBacdrxFWYklSK2jrqFkplsbrSVLGh2000zFMjeObJMVAc89+tDZf0
OaEl61X5Df/jZJMxCMba1ALMvGiF+ayDU4/zEUyig0XK2w5+O0X+NIHDyVjUIVEnmve1RbXIFDQT
Jrods/dA+bZvf35S1joJyJjjDdi5hYTQ+tVm8Koy05sd3noTMtL0dTtcmQI6fG9Spyg4EA6Bqa2e
/MEqEqFtSSG7c9D3B9YPHs7+Vy+D9s9RApmWby6Xnl+6Rx2zHT+kPQTG8SdTYvrKHQGr2cSCvvHB
ZPz/FhIx6BoO2xqfRDRUwY1zBu3xcNi2ANxXKQpS/2157p5JTpQbP4EIcW42JIlSe9sjCaHvVq5h
v6qnhQMBJROX52ZtO7tRhr4uyTMURct/56h7Lnt6t9YF+qoQQ54ogAOD16mBrCvjkttezxUId5g2
+OUVfqS3mvBvuDLFBOBY+ofv23125QTwj74RoPjyMjh2KDS4m5XRODvYcFuAxjRmC/1e2DZRK0kq
7AgADUaaZWSeRgb9CYiQmrtLdNVp6uXeQb2MXAGY2uv7kavN8unrrzxBlvtCcWcwcRGkv9D6tWC4
oKzsTtK4mMaoin0enMJEKtW5HNnqhXQneAHo872JpgaSGW1awlE9WJJmhi0+0jw1LNWwYJaQHTBj
CSCxvkXjWnKV1Eazb2xuFFe7CQMvpUNKz9NJzrrjHQLRzyrlZW4PGYyhVFKGF7R5TYoTM9iQKSJT
4TM7Sf/RAEFUyT2TZ4t1983pSt6tn/x5uUBX1gVmv0aynNv3pGvCJiDUbMOqkzY9a1t9qqWyJhf2
L5/vx9hkFX5zU1r8dXGDsRJUIWbmp9zahmS1NFUQUmQwCeV4pin1b2PcV9/28FUZHKSOBSP/Vv/s
6j72jOt7e/6DWI8BdHQNr9N9dVcjU6rcvGQkk0WNpGF1IG8va4od8yVNSWZtSKoooba6ch+zAS93
7WhIUuiCnYtnbcPS98G3p/2g3jGH20k9siTnWUSz+Q+B9BvMLKS94v4WNUBgVy5/Hcjwntru6Rxi
JFd4txL90Ru3FYf4SUGfph854w4nP7QvuN0vZ4h8PEovpuV30EndYrL59sF/g8eb/RcBPe4NqLf2
zVY597IO/6qCYH0/zEJwae8MocDfpGc4EKYewdIFM23Jtd5D+SBKPzHcqN3RDUsCnTORzKX+83pR
O42lD+Texb+9Xoe12M0y5t/5R9IxNuR9zvUtv/59J0RLz8wIvBz3RWGIkFndAtPwS9eCeOe+wXJs
IEtkGpN5vberFQ1fWCzr7U0teVJsDfUpj+oqrlYhPbjsfzDonJEr4KiuvA34C5hYA89bbblcWpc7
JeO5R3Spesit2e9lOfND7wdqS1P3iX/Ak5bWuVKLrGSRGKQf8VGFV0qbebWIzdZ4Tlbyy+UnFM3n
y9DmnMawTXUTVvJlVMsYHUxFJ1Rfvjl63bEJ4E3YSZIaRu0+aeVMvQ1nerXSvzBy5rDijcHQsr38
I2qkcBESM+V8tHkuq2aA+qCNZ+2VUPPRluY1cE5LJ2VLvdtHsAJpQKmfH5qyMF1pJ2LPcdNZVDx/
nqv+NCbKLTydPDPtjNOQ8Q689ZwUcK5TDes9/8WGFpDXx5Fzo7FnTDPqT/tHjal6ojrIHdJPZHL8
2oJE1yZpkP4TY2ln5UGNOROrzVUkwxM0CHREbDK7XmRPwnSDV6kmAZbtRq0HTRj77GLPSvJPDxRD
3tXhg+3H4NGwmOkjgafVi72n2iaVB8QtLHc4Pbz+zZr2LotXulTLZI3Dzk76XiEKttpQihDuLqzW
/v/1L1p6rwbRCM+y2a+dZPSdOLdbLL/AQ9og93VzhpMG6/lXvE/CLoZFQBhZP785CcFrcqpo2kJb
nF+ChD1drC7OlKoy8C30TGSgUSBjvR5iU2a0hAaDW1X5ONRlHcE6Ticq05KPPSIAkkhEVKb9Bj45
61DKcXxmntgzXOzF3RR2krwZ84gwLCHcYBQpjPkuGbH3xvIV4cvUxSO0PBzK+iWIvRpMDEjJ2mwl
MV3gL7Th0LJ1bpfJgN5mq7r0vBLn37BV33zIZvCGUi4JAf82+Fr4mynQcWB1GlC1Qw9sMpATYUjQ
PzqylVrPDPJrq+GikNCYAvgckUfMHGyzAc+WyYAKK5zfQg28vGX8AXk99exFbtNK6EQCZQfs4axv
kDu+rCitAFt+y9p3iXCUiceCuzEanGrxPhEhSAIT/WjwYACsPo/uqIwd57/6bu+pA58ame//m8qz
zQlCWnXpvkC9zgiKcHdRLijVlWDD+RZCZv/6haau1vTYHX5BHcimKXwBmPZnOgROWVojyL5MCwIz
DDO5Sgk61PhWiDrnxRc/YievE8t261j28FkX/2IFX26hAC/emAl/ThHIqohNIVMzZtXnkRbPM9wP
hnNf1B+9I+kJ32T9iLSlcH3FzZN+t8aa38ZwB3r9M/NsYkfR7YGTjGmQ75ogHpcqPe/RdJ4OSJyj
d/aiJNTV6hJimC0KZ8kRiirkQ0g64ykcVbC1Uc59JaHCCiPksbbwFIKpPiJ8KF6zilNYLTL1sA78
39XViVA6bIc7qFaJYwru20sblpecIuQl9c1gSS9Nf7ZZCAjqAvF9GMMco7Rv2+z107U4ex0gmkjJ
RIAkCkuSMBJ73EYNHy7rOMks1+oh3JjKxMwaIj0uhkF51vKnZe0gpzWuFTZhzGVfmYuAP3FNJl7H
miEtv26DRENKXeHNTELYi7243Z06sdak7qG8rvujibQK+j1HkM7y9+gR+TqZ5MGt+Xpmfb5n7ecp
QtuslQzkAue6nLmVy42q397FlmNu4Nq2yCI+ZgoB0+0njeOSQdIPqofmFJ14JKbz5YRf+u7o5J+3
LQuO+oYesxB0ZVaAJLIlEnevCYYFMml6i2us2hTVlZn5+ayEIPpxNgdIYLQ0jJV2DsPP+PaDWav1
68IkQoKxCG3C4QEyzgM4pUTwbnsp6J6JQTqP85iqhP7rMRll5zcINFb+SDlT1XGW3e7lr1G8li7h
twjQpBm8NM0Xder7+3VjcXmIWqJPkz9f2K5umzjyfcH5z5Qvu7L4VqQSjR0FM7Yoq1vvYl5M7Eho
48+EvxuN9Vb+b449nxDYoM4NPEkM+rASVktYUnI0JROMk3N2TXdtQneKgKeg8j0HFL2kHcm2IKGB
+FKx8mSGFxUF/fiuxEtYSqAE4VifOTeeMFfPqxuVJmGabw+OK365iCpwibRTHcdxJCYvbLCADWsr
k+ilJwQ2WybDx/9a+q6gKTKRz7NSItHd2nCZuW6ZqC50TVG2AC7B5KkDGXnoL0clcnKtVb7VogRs
3oBZeUXP3l36bbeGnPw9fuZmFAgLhIfKNi3IJiRJADbO6C0oVJFgDR9jCcCA4mmZ7lm7Y4OrIWze
MGyZjKQ4LMaE6M8phitm3p+7JUn5VvEeexMkYYMAkjjl8Wo9/Rv6zE42UmP8La3s0xI9fLzgDVpE
y34Ro3rzbCM3gnZc0hslln0xVB4t76r203H8XnLhcVjMyqN3Une9DvUJKl3uIsHgHUoPdT/n2OGv
pAdNuc+gtdvK2fKFrWlT7w19EHMyiZiBTykLl4h9N9PIw+/u+HyyM6XaM65IQ6QG0WsxAuIM7MqT
jD3rn25G7CXCT+dBrb79JYwO1S0XCUWXw9c2fsTCoSNgs+rKrfzmKymmJJw9oatM6jJl33wfwRe6
i56MdCnvAKXEeYmLkwS7d8dDNEVSg0ZkzjSW9nkqZaA7VVCLqJS9Xi9+dLUM6tdYuu+5T5KVmPhP
wa0mKeNBxDkZfcaQtIq1W8awRMsjkvTrwiWh3ZPY7/QwvaBlDOF9ikgq5s+ZjYBAEnrdSj/HRgHH
l8lWzmTx3hT0IUIFDDAiMPSrdBejXYclGtmExzTFpWM3oBw0dTs9TujwJk2T0UdTw+smmM4WfQcK
ICHpO3D7o0T8xa3n0F4x+wiIbVmPBQ1XNGnuMDtujvBl6D2Nh1fgHMSeCAQy1u1GU7o1xNIsCLai
Ip2iyBi2AQJUmT30n21SHV8esqFdFgekvTTYcXLa6vUFhzbZApnVY+ju8dYh7b5bTtp7WxFb3Qbf
hEVIeCNC9aBysWqqQnGcEWS78qgVPp0RJgWFR2JUqiwAkQ16IrYcwLBbecjYlfDuN8xxF1494nDw
G+4lIosQAjXwx1tv7oYpqzU2JC6LFmy6SfEGNkpM2aji2zmi10g75gWnuRrDaHG2xeWUvcgRNq97
8jGYO0ohCpcXg+kAFw1qT7RhH2BbrTmzFBYc6SSmMjAEwg6/hZ356lL3W6aJ7m4uI3uR1QwPXSSZ
gUenzr8GORWE0EJxIXwLOIFqRVbjICB8jcY70e7wlS16I1STb4KAfIKVWZDNstMmd7pHvGLbEt/A
UdDf037Yr2j+MjLd1GacqSHoCjVlSK45gJvMAxdf0v8OFVJF5r/ANoPOmDtxtSwEYjlRL0hcOame
hYm+dHgBI2fiZAU8NuTkvI2lhogoSJTgDRh6Nr+HhdPfbYUp+HA724XACkykl7wEW9g/B/KFafHF
D1H4oXx7SkD4f82TkTczakzT2Ftd9Livv+AWp7LGLtE4iRAboMyIm0xrysHIaldXpGWw6ehrse8k
Am5u8GBeQEoGuO3NQu8umSIdpfqvctmcJU9LHmNME8NZKwSuk+cuYHMgAfmoKagW5oFtDIyMqnSE
GAtPpAFNKzpzo9Nz/DhPQNkwF6Dy4Kk13UFq5WFbVB6iS9mfJA/aCg9XjZAYT2jNbA+9AOe6SpW6
N2gORx+uGLmucJ/OFzEoXowp/ypGbz77YdQ9XrGyT04cnjUqUTU9VjgHmnOvBJMCw1Q+0rskRJDk
iRCakYNti6JZXBKXoZEN0GewfJ7w+FhDSUCLpJD488ZWKxpGqYD5xJkoIrKfAQ9idnJLlV/neZK4
OnWesNjl84vN+eCZ3DBbyI7/Tj2OnwUDlOlQCoXknhDRvztvCNOehG1cwc7/UtP13WwA5LI7yBWc
JiDI3Nu0KwCOWnfiLZrY41LBp6VnTwmxDNhQyoeGNTYHkSdSGnJg58PcLOvRQvpnTXTZ0T4t/7/E
E5639Rpwd2A8a3cEZN6hXIfRUQwo0/VZKE9OjS0mmIHaDhm3L6TuVAmD3ame6CPGxwLxVy6b3vYP
KjmfAmuhszjncSgYKKCcdIt9B50UjygxwuN8r81VWqJreJzIA7bvU+MkF7ktURHOpQ4HKJiYbMId
0q1YvNfSK22wFHmJsS32B0QaUpmXZonsZ+W42/MujV5yfKtwKwBIiXdSe+O/mzEgAye60JvJVner
bxDHtO+86Ok0UmgBd6Ju5ls3SU2SpkKv/XXkAtndqgmhALCxzek7L6fxpvPcl4uPbQRn4ZK8Z6aS
fW/zGBhAZRnWICR8I4s96P05IkrgFbgoGo4+zyR0I3g04s9sMAUg4pwra0HVhGndWPctROF/OLE/
WMJ3x28fx1rkMSgef+hTA5Xwn2ZlGcVZC6xyN+lV28gc858D4rrFRL7MyRK2qEj75EsMMBO4s3S6
nj5hB7BBwCO/e8gzU30aYQp3vnK8lDd0J0G/+yuWzQYG3Zby2CeTkBZfvHokDFleezADE+uBgYsN
ipU2fEqgT1hZ+Q32x6v9U4lobWtxU8nx5i3Or0264sGVstQiZ67rKxD0mq/H01dGRwbBk/D1XAAU
iHYozxobD8GqcYcL9769ObLr+r9izYv/5ZnyXdNX+DTBbcez2whBRjFMIhGmcYnqW59kD+u1QuIq
r4uBaX2hetZlCuBx4Nb0VnNmMqlNbho/JVhLWSyJaukefdFoh99P4ji1aBSP0tUGVFlV/gdinWrs
6ez5CRb2mEQF4cK2TUIdz+TEF07tIvmcby7TC915mMh4iAmgvobaFSGT29XbJ33VX+e8Emg/iWhG
wXmZuSIXUgkdD/CNXHrJ1VPl0s+7CHoeULYyTf8W1ODsi4mKDwn4cxKMb2zMDfEtsFducStz
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
