{"0.1.0":{"info":{"author":"Ben Sampson","author_email":"bensampson5@gmail.com","bugtrack_url":null,"classifiers":["License :: OSI Approved :: MIT License","Programming Language :: Python :: 3","Programming Language :: Python :: 3.10","Programming Language :: Python :: 3.7","Programming Language :: Python :: 3.8","Programming Language :: Python :: 3.9","Topic :: Scientific/Engineering","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)","Topic :: System :: Hardware"],"description_content_type":"text/x-rst","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://libsv.readthedocs.io/en/latest/","keywords":"SystemVerilog,Verilog,Hardware,IP,Cocotb","license":"MIT","maintainer":"Ben Sampson","maintainer_email":"bensampson5@gmail.com","name":"libsv","package_url":"https://pypi.org/project/libsv/","platform":"","project_url":"https://pypi.org/project/libsv/","project_urls":{"Bug Tracker":"https://github.com/bensampson5/libsv/issues","Documentation":"https://libsv.readthedocs.io/en/latest/","Homepage":"https://libsv.readthedocs.io/en/latest/","Repository":"https://github.com/bensampson5/libsv"},"provides_extra":null,"release_url":"https://pypi.org/project/libsv/0.1.0/","requires_dist":null,"requires_python":">=3.6.2,<4.0.0","summary":"An open source parameterized SystemVerilog hardware IP library","version":"0.1.0","yanked":false,"yanked_reason":null},"last_serial":12741582,"urls":[{"comment_text":"","digests":{"blake2b_256":"eee551c699f14850fce4dafede7a9ddbd5d6c39c3759b4cc08b45c56f3bacdd4","md5":"9820061f33bdcb6a426e00d50c5e4447","sha256":"c62c4b6eda66c1b87e252e554c0c63641ac13e25faa9b0c200cb687362c295f0"},"downloads":-1,"filename":"libsv-0.1.0-py3-none-any.whl","has_sig":false,"md5_digest":"9820061f33bdcb6a426e00d50c5e4447","packagetype":"bdist_wheel","python_version":"py3","requires_python":">=3.6.2,<4.0.0","size":6812,"upload_time":"2021-10-29T21:15:35","upload_time_iso_8601":"2021-10-29T21:15:35.473211Z","url":"https://files.pythonhosted.org/packages/ee/e5/51c699f14850fce4dafede7a9ddbd5d6c39c3759b4cc08b45c56f3bacdd4/libsv-0.1.0-py3-none-any.whl","yanked":false,"yanked_reason":null},{"comment_text":"","digests":{"blake2b_256":"a8e92f659d91ca44e741905685923eebd24e08388a68407125bd7823d47f7e1d","md5":"2bbee40d6bcfa044fa8abb7a04a8c5ef","sha256":"64c24a66d90e1254e9073e7e2aec15c004915aaea2e25321ae34290d16109c3b"},"downloads":-1,"filename":"libsv-0.1.0.tar.gz","has_sig":false,"md5_digest":"2bbee40d6bcfa044fa8abb7a04a8c5ef","packagetype":"sdist","python_version":"source","requires_python":">=3.6.2,<4.0.0","size":6090,"upload_time":"2021-10-29T21:15:36","upload_time_iso_8601":"2021-10-29T21:15:36.579003Z","url":"https://files.pythonhosted.org/packages/a8/e9/2f659d91ca44e741905685923eebd24e08388a68407125bd7823d47f7e1d/libsv-0.1.0.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.1":{"info":{"author":"Ben Sampson","author_email":"bensampson5@gmail.com","bugtrack_url":null,"classifiers":["License :: OSI Approved :: MIT License","Programming Language :: Python :: 3","Programming Language :: Python :: 3.10","Programming Language :: Python :: 3.7","Programming Language :: Python :: 3.8","Programming Language :: Python :: 3.9","Topic :: Scientific/Engineering","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)","Topic :: System :: Hardware"],"description_content_type":"text/x-rst","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://libsv.readthedocs.io/en/latest/","keywords":"SystemVerilog,Verilog,Hardware,IP,Cocotb","license":"MIT","maintainer":"Ben Sampson","maintainer_email":"bensampson5@gmail.com","name":"libsv","package_url":"https://pypi.org/project/libsv/","platform":"","project_url":"https://pypi.org/project/libsv/","project_urls":{"Bug Tracker":"https://github.com/bensampson5/libsv/issues","Documentation":"https://libsv.readthedocs.io/en/latest/","Homepage":"https://libsv.readthedocs.io/en/latest/","Repository":"https://github.com/bensampson5/libsv"},"provides_extra":null,"release_url":"https://pypi.org/project/libsv/0.2.1/","requires_dist":null,"requires_python":">=3.6.2,<4.0.0","summary":"An open source, parameterized SystemVerilog hardware IP library","version":"0.2.1","yanked":false,"yanked_reason":null},"last_serial":12741582,"urls":[{"comment_text":"","digests":{"blake2b_256":"aeffaf025085ed4aa440a7b71d752ec41c27b1e5f201ef415833be5ead38b5c8","md5":"8c011a40f6962a41d8f689d0377b59ca","sha256":"719efa616bc28c9304ab150d2fa64eaa2312aa791dd7e0c4879dae3102f13ab8"},"downloads":-1,"filename":"libsv-0.2.1-py3-none-any.whl","has_sig":false,"md5_digest":"8c011a40f6962a41d8f689d0377b59ca","packagetype":"bdist_wheel","python_version":"py3","requires_python":">=3.6.2,<4.0.0","size":36492,"upload_time":"2022-01-31T05:34:29","upload_time_iso_8601":"2022-01-31T05:34:29.858782Z","url":"https://files.pythonhosted.org/packages/ae/ff/af025085ed4aa440a7b71d752ec41c27b1e5f201ef415833be5ead38b5c8/libsv-0.2.1-py3-none-any.whl","yanked":false,"yanked_reason":null},{"comment_text":"","digests":{"blake2b_256":"17cb29805c22ce14f574f8276d81b5c208903d47c2a7fdf41e102f5a8f7f1936","md5":"305e2547c1ec4f824dbf5998adc01c82","sha256":"548ece92712faac2919a897842a12436d106e9cebac3eb4038dcb127aeeb1445"},"downloads":-1,"filename":"libsv-0.2.1.tar.gz","has_sig":false,"md5_digest":"305e2547c1ec4f824dbf5998adc01c82","packagetype":"sdist","python_version":"source","requires_python":">=3.6.2,<4.0.0","size":34852,"upload_time":"2022-01-31T05:34:30","upload_time_iso_8601":"2022-01-31T05:34:30.981551Z","url":"https://files.pythonhosted.org/packages/17/cb/29805c22ce14f574f8276d81b5c208903d47c2a7fdf41e102f5a8f7f1936/libsv-0.2.1.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]}}