var searchData=
[
  ['pack_0',['CMSIS-DSP in ARM::CMSIS Pack',['../index.html#autotoc_md9',1,'']]],
  ['pack_5fcompleted_1',['PACK_COMPLETED',['../socket_8h.html#ae06c5dba7f49f92040308a7219f0b891',1,'socket.h']]],
  ['pack_5ffifobyte_2',['PACK_FIFOBYTE',['../socket_8h.html#aa6b2c5b7486575f6fa7d173faa9ce1a1',1,'socket.h']]],
  ['pack_5ffirst_3',['PACK_FIRST',['../socket_8h.html#a970d74802b0e51a57d2036ada9f956fd',1,'socket.h']]],
  ['pack_5fremained_4',['PACK_REMAINED',['../socket_8h.html#ac562b74bdfbd701536d2bd0be62f5280',1,'socket.h']]],
  ['page_20size_5',['Page Size',['../group___f_l_a_s_h_ex___page___size.html',1,'']]],
  ['pageaddress_6',['PageAddress',['../struct_f_l_a_s_h___erase_init_type_def.html#ac0d6c69c326b962d7748bf477c235b00',1,'FLASH_EraseInitTypeDef']]],
  ['pal_20register_20access_20functions_7',['PAL Register Access Functions',['../group___v_l53_l0_x__register_access__group.html',1,'']]],
  ['paldevdataget_8',['PALDevDataGet',['../group___v_l53_l0_x__platform__group.html#ga21f3ef1fbe84f5cf77d989c95f21ad0a',1,'vl53l0x_platform.h']]],
  ['paldevdataset_9',['PALDevDataSet',['../group___v_l53_l0_x__platform__group.html#ga7d67a50d6fbce3ffdb71b4b3f7cbdf39',1,'vl53l0x_platform.h']]],
  ['palstate_10',['PalState',['../struct_v_l53_l0_x___dev_data__t.html#ac645fe0de060ffad87dc4d755608dcfb',1,'VL53L0X_DevData_t']]],
  ['paper_20display_20driver_20structure_11',['E Paper Display Driver structure',['../group___e_p_d___driver__structure.html',1,'']]],
  ['parameter_20format_12',['Input Parameter Format',['../group___r_t_c___input__parameter__format__definitions.html',1,'']]],
  ['parameters_13',['parameters',['../group___i2_c___i_s___r_t_c___definitions.html',1,'I2C Private macros to check input parameters'],['../group___r_t_c_ex___i_s___r_t_c___definitions.html',1,'Private macros to check input parameters']]],
  ['parameters_20functions_14',['VL53L0X Parameters Functions',['../group___v_l53_l0_x__parameters__group.html',1,'']]],
  ['parent_15',['Parent',['../struct_____d_m_a___handle_type_def.html#a6ee5f2130887847bbc051932ea43b73d',1,'__DMA_HandleTypeDef']]],
  ['parity_16',['Parity',['../group___i_r_d_a___parity.html',1,'IRDA Parity'],['../struct_i_r_d_a___init_type_def.html#a1d60a99b8f3965f01ab23444b154ba79',1,'IRDA_InitTypeDef::Parity'],['../struct_s_m_a_r_t_c_a_r_d___init_type_def.html#a1d60a99b8f3965f01ab23444b154ba79',1,'SMARTCARD_InitTypeDef::Parity'],['../struct_u_a_r_t___init_type_def.html#a1d60a99b8f3965f01ab23444b154ba79',1,'UART_InitTypeDef::Parity'],['../struct_u_s_a_r_t___init_type_def.html#a1d60a99b8f3965f01ab23444b154ba79',1,'USART_InitTypeDef::Parity'],['../group___s_m_a_r_t_c_a_r_d___parity.html',1,'SMARTCARD Parity'],['../group___u_a_r_t___parity.html',1,'UART Parity'],['../group___u_s_a_r_t___parity.html',1,'USART Parity']]],
  ['park_20transform_17',['Vector Inverse Park transform',['../group__inv__park.html',1,'']]],
  ['park_20transform_18',['Vector Park Transform',['../group__park.html',1,'']]],
  ['part2partoffsetadjustmentnvmmicrometer_19',['Part2PartOffsetAdjustmentNVMMicroMeter',['../struct_v_l53_l0_x___dev_data__t.html#a62ed46d7b523a053369994438b0ba927',1,'VL53L0X_DevData_t']]],
  ['part2partoffsetnvmmicrometer_20',['Part2PartOffsetNVMMicroMeter',['../struct_v_l53_l0_x___dev_data__t.html#a6e6356707b05d7d4f29a42ece3c46acd',1,'VL53L0X_DevData_t']]],
  ['partuidlower_21',['PartUIDLower',['../struct_v_l53_l0_x___device_specific_parameters__t.html#ae03417d0b4074973d2d798b7b275b91f',1,'VL53L0X_DeviceSpecificParameters_t']]],
  ['partuidupper_22',['PartUIDUpper',['../struct_v_l53_l0_x___device_specific_parameters__t.html#a811258cbab750ec20cfb6af20fefb5ea',1,'VL53L0X_DeviceSpecificParameters_t']]],
  ['password_23',['password',['../union_m_q_t_t_connect_flags.html#a0fc88a2a29a418671be441f4e316fbd5',1,'MQTTConnectFlags']]],
  ['patr_24',['PATR',['../group___common__register__group___w5100.html#ga855e3289b9e4179993b711414ffbe614',1,'w5100.h']]],
  ['pbitrevtable_25',['pBitRevTable',['../structarm__cfft__radix2__instance__q15.html#a46a2fb328199897af100fea0bfdf59aa',1,'arm_cfft_radix2_instance_q15::pBitRevTable'],['../structarm__cfft__radix4__instance__q15.html#a46a2fb328199897af100fea0bfdf59aa',1,'arm_cfft_radix4_instance_q15::pBitRevTable'],['../structarm__cfft__radix2__instance__q31.html#a46a2fb328199897af100fea0bfdf59aa',1,'arm_cfft_radix2_instance_q31::pBitRevTable'],['../structarm__cfft__radix4__instance__q31.html#a46a2fb328199897af100fea0bfdf59aa',1,'arm_cfft_radix4_instance_q31::pBitRevTable'],['../structarm__cfft__radix2__instance__f32.html#a46a2fb328199897af100fea0bfdf59aa',1,'arm_cfft_radix2_instance_f32::pBitRevTable'],['../structarm__cfft__radix4__instance__f32.html#a46a2fb328199897af100fea0bfdf59aa',1,'arm_cfft_radix4_instance_f32::pBitRevTable'],['../structarm__cfft__instance__q15.html#a3b229432d381b0a511a9cdbe3aa74e78',1,'arm_cfft_instance_q15::pBitRevTable'],['../structarm__cfft__instance__q31.html#a3b229432d381b0a511a9cdbe3aa74e78',1,'arm_cfft_instance_q31::pBitRevTable'],['../structarm__cfft__instance__f32.html#a3b229432d381b0a511a9cdbe3aa74e78',1,'arm_cfft_instance_f32::pBitRevTable']]],
  ['pbuffptr_26',['pBuffPtr',['../struct_i2_c___handle_type_def.html#ae5b117ad14c78eb266b018fb972e315e',1,'I2C_HandleTypeDef']]],
  ['pccard_20aliased_20defines_20maintained_20for_20legacy_20purpose_27',['HAL PCCARD Aliased Defines maintained for legacy purpose',['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html',1,'']]],
  ['pcd_28',['PCD',['../group___p_c_d.html',1,'']]],
  ['pcdex_29',['PCDEx',['../group___p_c_d_ex.html',1,'']]],
  ['pcfft_30',['pCfft',['../structarm__rfft__instance__q15.html#abd0c3c04ec88379f48e51447e95f092a',1,'arm_rfft_instance_q15::pCfft'],['../structarm__rfft__instance__q31.html#aa583d759b8b176ad1696b27eb5821daf',1,'arm_rfft_instance_q31::pCfft'],['../structarm__rfft__instance__f32.html#ab7bd4d374a1780dea50efd3e7ac220be',1,'arm_rfft_instance_f32::pCfft'],['../structarm__dct4__instance__f32.html#ab7bd4d374a1780dea50efd3e7ac220be',1,'arm_dct4_instance_f32::pCfft'],['../structarm__dct4__instance__q31.html#a0b1f4a05c1824bab3b9bd837a260232a',1,'arm_dct4_instance_q31::pCfft'],['../structarm__dct4__instance__q15.html#ae0ac7c3a89699793fc0dac960db7f056',1,'arm_dct4_instance_q15::pCfft']]],
  ['pcoeffs_31',['pCoeffs',['../structarm__fir__instance__q7.html#a54407554b4fe7bbbb43924e4eea45e7f',1,'arm_fir_instance_q7::pCoeffs'],['../structarm__fir__instance__q15.html#a7ca181a37f714d174445f486bebce26f',1,'arm_fir_instance_q15::pCoeffs'],['../structarm__fir__instance__q31.html#a68888e36167d81cb7836db10367a1682',1,'arm_fir_instance_q31::pCoeffs'],['../structarm__fir__instance__f32.html#aacbb8dd8eeba4b21fc2bb40076405ee3',1,'arm_fir_instance_f32::pCoeffs'],['../structarm__biquad__casd__df1__inst__q15.html#a7ca181a37f714d174445f486bebce26f',1,'arm_biquad_casd_df1_inst_q15::pCoeffs'],['../structarm__biquad__casd__df1__inst__q31.html#a68888e36167d81cb7836db10367a1682',1,'arm_biquad_casd_df1_inst_q31::pCoeffs'],['../structarm__biquad__casd__df1__inst__f32.html#aacbb8dd8eeba4b21fc2bb40076405ee3',1,'arm_biquad_casd_df1_inst_f32::pCoeffs'],['../structarm__fir__decimate__instance__q15.html#a7ca181a37f714d174445f486bebce26f',1,'arm_fir_decimate_instance_q15::pCoeffs'],['../structarm__fir__decimate__instance__q31.html#a68888e36167d81cb7836db10367a1682',1,'arm_fir_decimate_instance_q31::pCoeffs'],['../structarm__fir__decimate__instance__f32.html#aacbb8dd8eeba4b21fc2bb40076405ee3',1,'arm_fir_decimate_instance_f32::pCoeffs'],['../structarm__fir__interpolate__instance__q15.html#a7ca181a37f714d174445f486bebce26f',1,'arm_fir_interpolate_instance_q15::pCoeffs'],['../structarm__fir__interpolate__instance__q31.html#a68888e36167d81cb7836db10367a1682',1,'arm_fir_interpolate_instance_q31::pCoeffs'],['../structarm__fir__interpolate__instance__f32.html#aacbb8dd8eeba4b21fc2bb40076405ee3',1,'arm_fir_interpolate_instance_f32::pCoeffs'],['../structarm__biquad__cas__df1__32x64__ins__q31.html#a68888e36167d81cb7836db10367a1682',1,'arm_biquad_cas_df1_32x64_ins_q31::pCoeffs'],['../structarm__biquad__cascade__df2_t__instance__f32.html#aacbb8dd8eeba4b21fc2bb40076405ee3',1,'arm_biquad_cascade_df2T_instance_f32::pCoeffs'],['../structarm__biquad__cascade__stereo__df2_t__instance__f32.html#aacbb8dd8eeba4b21fc2bb40076405ee3',1,'arm_biquad_cascade_stereo_df2T_instance_f32::pCoeffs'],['../structarm__biquad__cascade__df2_t__instance__f64.html#a2f5f42f60a50d7cb39837fd9b80cd8f0',1,'arm_biquad_cascade_df2T_instance_f64::pCoeffs'],['../structarm__fir__lattice__instance__q15.html#a7ca181a37f714d174445f486bebce26f',1,'arm_fir_lattice_instance_q15::pCoeffs'],['../structarm__fir__lattice__instance__q31.html#a68888e36167d81cb7836db10367a1682',1,'arm_fir_lattice_instance_q31::pCoeffs'],['../structarm__fir__lattice__instance__f32.html#aacbb8dd8eeba4b21fc2bb40076405ee3',1,'arm_fir_lattice_instance_f32::pCoeffs'],['../structarm__lms__instance__f32.html#aacbb8dd8eeba4b21fc2bb40076405ee3',1,'arm_lms_instance_f32::pCoeffs'],['../structarm__lms__instance__q15.html#a7ca181a37f714d174445f486bebce26f',1,'arm_lms_instance_q15::pCoeffs'],['../structarm__lms__instance__q31.html#a68888e36167d81cb7836db10367a1682',1,'arm_lms_instance_q31::pCoeffs'],['../structarm__lms__norm__instance__f32.html#aacbb8dd8eeba4b21fc2bb40076405ee3',1,'arm_lms_norm_instance_f32::pCoeffs'],['../structarm__lms__norm__instance__q31.html#a68888e36167d81cb7836db10367a1682',1,'arm_lms_norm_instance_q31::pCoeffs'],['../structarm__lms__norm__instance__q15.html#a7ca181a37f714d174445f486bebce26f',1,'arm_lms_norm_instance_q15::pCoeffs'],['../structarm__fir__sparse__instance__f32.html#aacbb8dd8eeba4b21fc2bb40076405ee3',1,'arm_fir_sparse_instance_f32::pCoeffs'],['../structarm__fir__sparse__instance__q31.html#a68888e36167d81cb7836db10367a1682',1,'arm_fir_sparse_instance_q31::pCoeffs'],['../structarm__fir__sparse__instance__q15.html#a7ca181a37f714d174445f486bebce26f',1,'arm_fir_sparse_instance_q15::pCoeffs'],['../structarm__fir__sparse__instance__q7.html#a54407554b4fe7bbbb43924e4eea45e7f',1,'arm_fir_sparse_instance_q7::pCoeffs']]],
  ['pcosfactor_32',['pCosFactor',['../structarm__dct4__instance__f32.html#abd73b9d7fb4951ba086e4820c2a48eb0',1,'arm_dct4_instance_f32::pCosFactor'],['../structarm__dct4__instance__q31.html#af06acf18dc6547fc29aba2eb68cc63f0',1,'arm_dct4_instance_q31::pCosFactor'],['../structarm__dct4__instance__q15.html#a9d858d313cbba67ceaef9704bc9c43b0',1,'arm_dct4_instance_q15::pCosFactor']]],
  ['pcsr_33',['PCSR',['../group___c_m_s_i_s___core___sys_tick_functions.html#ga72e52fffe9ac6af0ee15877e2d5dac41',1,'DWT_Type']]],
  ['pdata_34',['pData',['../structarm__matrix__instance__f32.html#af5c3a2f15c98850cdcfbe6f87e5ac5df',1,'arm_matrix_instance_f32::pData'],['../structarm__matrix__instance__f64.html#aa7a4c9839c31e933360ef3a3167b9877',1,'arm_matrix_instance_f64::pData'],['../structarm__matrix__instance__q15.html#a817ede38365e63e561a12069c6c5c087',1,'arm_matrix_instance_q15::pData'],['../structarm__matrix__instance__q31.html#ad296f76577326ff280726323536eed6d',1,'arm_matrix_instance_q31::pData'],['../structarm__bilinear__interp__instance__f32.html#af5c3a2f15c98850cdcfbe6f87e5ac5df',1,'arm_bilinear_interp_instance_f32::pData'],['../structarm__bilinear__interp__instance__q31.html#ad296f76577326ff280726323536eed6d',1,'arm_bilinear_interp_instance_q31::pData'],['../structarm__bilinear__interp__instance__q15.html#a817ede38365e63e561a12069c6c5c087',1,'arm_bilinear_interp_instance_q15::pData'],['../structarm__bilinear__interp__instance__q7.html#afde7546ea2ec5df9fe42fb04d128a016',1,'arm_bilinear_interp_instance_q7::pData']]],
  ['pedometer_20threshold_20values_35',['Pedometer threshold values',['../group___l_s_m6_d_s3___p_e_d_o_m_e_t_e_r___t_h_r_e_s_h_o_l_d.html',1,'']]],
  ['pendingcallback_36',['PendingCallback',['../struct_e_x_t_i___handle_type_def.html#aeae0a8364e2078d0c61240a6906fdfd3',1,'EXTI_HandleTypeDef']]],
  ['pendsv_5firqn_37',['PendSV_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'stm32f103xb.h']]],
  ['period_38',['Period',['../struct_t_i_m___base___init_type_def.html#a49500eef6a2354eeee4adc005bf9cef6',1,'TIM_Base_InitTypeDef']]],
  ['period_20defines_39',['Vcsel Period Defines',['../group___v_l53_l0_x__define___vcsel_period__group.html',1,'']]],
  ['periph_20clock_20selection_40',['Periph Clock Selection',['../group___r_c_c_ex___periph___clock___selection.html',1,'']]],
  ['periph_5fbase_41',['PERIPH_BASE',['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'stm32f103xb.h']]],
  ['periph_5fbb_5fbase_42',['PERIPH_BB_BASE',['../group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a',1,'stm32f103xb.h']]],
  ['periphclockselection_43',['PeriphClockSelection',['../struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2',1,'RCC_PeriphCLKInitTypeDef']]],
  ['periphdataalignment_44',['PeriphDataAlignment',['../struct_d_m_a___init_type_def.html#aca5b89241171c093fd0fc6dacf72683c',1,'DMA_InitTypeDef']]],
  ['peripheral_20clock_20enable_20disable_45',['Peripheral Clock Enable Disable',['../group___r_c_c___peripheral___clock___enable___disable.html',1,'Peripheral Clock Enable Disable'],['../group___r_c_c_ex___peripheral___clock___enable___disable.html',1,'Peripheral Clock Enable Disable']]],
  ['peripheral_20clock_20enable_20disable_20status_46',['Peripheral Clock Enable Disable Status',['../group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html',1,'AHB Peripheral Clock Enable Disable Status'],['../group___r_c_c_ex___a_h_b1___peripheral___clock___enable___disable___status.html',1,'AHB1 Peripheral Clock Enable Disable Status'],['../group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html',1,'APB1 Peripheral Clock Enable Disable Status'],['../group___r_c_c_ex___a_p_b1___peripheral___clock___enable___disable___status.html',1,'APB1 Peripheral Clock Enable Disable Status'],['../group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html',1,'APB2 Peripheral Clock Enable Disable Status'],['../group___r_c_c_ex___a_p_b2___peripheral___clock___enable___disable___status.html',1,'APB2 Peripheral Clock Enable Disable Status']]],
  ['peripheral_20configuration_47',['Peripheral Configuration',['../group___r_c_c_ex___peripheral___configuration.html',1,'']]],
  ['peripheral_20control_20functions_48',['Peripheral Control functions',['../group___t_i_m_ex___exported___functions___group5.html',1,'Extended Peripheral Control functions'],['../group___p_w_r___exported___functions___group2.html',1,'Peripheral Control functions'],['../group___t_i_m___exported___functions___group8.html',1,'TIM Peripheral Control functions']]],
  ['peripheral_20data_20size_49',['DMA Peripheral data size',['../group___d_m_a___peripheral__data__size.html',1,'']]],
  ['peripheral_20incremented_20mode_50',['DMA Peripheral incremented mode',['../group___d_m_a___peripheral__incremented__mode.html',1,'']]],
  ['peripheral_20state_20functions_51',['Peripheral State functions',['../group___t_i_m_ex___exported___functions___group7.html',1,'Extended Peripheral State functions'],['../group___t_i_m___exported___functions___group10.html',1,'TIM Peripheral State functions']]],
  ['peripheral_5fdeclaration_52',['Peripheral_declaration',['../group___peripheral__declaration.html',1,'']]],
  ['peripheral_5finterrupt_5fnumber_5fdefinition_53',['Peripheral_interrupt_number_definition',['../group___peripheral__interrupt__number__definition.html',1,'']]],
  ['peripheral_5fmemory_5fmap_54',['Peripheral_memory_map',['../group___peripheral__memory__map.html',1,'']]],
  ['peripheral_5fregisters_5fbits_5fdefinition_55',['Peripheral_Registers_Bits_Definition',['../group___peripheral___registers___bits___definition.html',1,'']]],
  ['peripheral_5fregisters_5fstructures_56',['Peripheral_registers_structures',['../group___peripheral__registers__structures.html',1,'']]],
  ['peripherals_20in_20debug_20mode_57',['Freeze Unfreeze Peripherals in Debug mode',['../group___d_b_g_m_c_u___freeze___unfreeze.html',1,'']]],
  ['periphinc_58',['PeriphInc',['../struct_d_m_a___init_type_def.html#a4925ca3ceb52340daddc92817dc304d9',1,'DMA_InitTypeDef']]],
  ['pfr_59',['PFR',['../group___c_m_s_i_s__core___debug_functions.html#ga1ecf64bb2faf3ee512e4b40a290e4d71',1,'SCB_Type']]],
  ['ph_60',['PH',['../struct_l_p_s22_h_b___interrupt_diff_status__st.html#a0ec38b45afa40209215d8564828d9ef1',1,'LPS22HB_InterruptDiffStatus_st::PH'],['../struct_l_p_s25_h_b___interrupt_diff_status__st.html#a0ec38b45afa40209215d8564828d9ef1',1,'LPS25HB_InterruptDiffStatus_st::PH']]],
  ['phase_61',['Phase',['../group___s_m_a_r_t_c_a_r_d___clock___phase.html',1,'SMARTCARD Clock Phase'],['../group___s_p_i___clock___phase.html',1,'SPI Clock Phase'],['../group___u_s_a_r_t___clock___phase.html',1,'USART Clock Phase']]],
  ['phaselength_62',['phaseLength',['../structarm__fir__interpolate__instance__q15.html#a8f92bb07e0812f94679438cdf412b26a',1,'arm_fir_interpolate_instance_q15::phaseLength'],['../structarm__fir__interpolate__instance__q31.html#a8f92bb07e0812f94679438cdf412b26a',1,'arm_fir_interpolate_instance_q31::phaseLength'],['../structarm__fir__interpolate__instance__f32.html#a8f92bb07e0812f94679438cdf412b26a',1,'arm_fir_interpolate_instance_f32::phaseLength']]],
  ['phy_5fautonego_5fcomplete_63',['PHY_AUTONEGO_COMPLETE',['../stm32f1xx__hal__conf_8h.html#a36c4dbd5f6df1f5eaefa010929ef9773',1,'stm32f1xx_hal_conf.h']]],
  ['phy_5fautonegotiation_64',['PHY_AUTONEGOTIATION',['../stm32f1xx__hal__conf_8h.html#a9b7f5c8f71047ee449f21562d26b1b43',1,'stm32f1xx_hal_conf.h']]],
  ['phy_5fbcr_65',['PHY_BCR',['../stm32f1xx__hal__conf_8h.html#a8abe1a40c71e68881ec669d59f513fdb',1,'stm32f1xx_hal_conf.h']]],
  ['phy_5fbsr_66',['PHY_BSR',['../stm32f1xx__hal__conf_8h.html#a4b8f2c29a9e74412395e1b1809666838',1,'stm32f1xx_hal_conf.h']]],
  ['phy_5fconfby_5fhw_67',['PHY_CONFBY_HW',['../wizchip__conf_8h.html#a041ee84835137a0e9b44195c59094058',1,'wizchip_conf.h']]],
  ['phy_5fconfby_5fsw_68',['PHY_CONFBY_SW',['../wizchip__conf_8h.html#a2c4dfff024962b4a520a0f64c5b482c7',1,'wizchip_conf.h']]],
  ['phy_5fduplex_5ffull_69',['PHY_DUPLEX_FULL',['../wizchip__conf_8h.html#a917f75644ef5f928c69d70f66883a4fa',1,'wizchip_conf.h']]],
  ['phy_5fduplex_5fhalf_70',['PHY_DUPLEX_HALF',['../wizchip__conf_8h.html#a9e54992dd7df699ba0a6b8846c4bd503',1,'wizchip_conf.h']]],
  ['phy_5fduplex_5fstatus_71',['PHY_DUPLEX_STATUS',['../stm32f1xx__hal__conf_8h.html#ab928f45585242fde1a8d81a2d9ed22d0',1,'stm32f1xx_hal_conf.h']]],
  ['phy_5ffullduplex_5f100m_72',['PHY_FULLDUPLEX_100M',['../stm32f1xx__hal__conf_8h.html#a5729771244f68779fc694ba819cd60a5',1,'stm32f1xx_hal_conf.h']]],
  ['phy_5ffullduplex_5f10m_73',['PHY_FULLDUPLEX_10M',['../stm32f1xx__hal__conf_8h.html#a6b6254fd3dacbf1578a9d8058cd86373',1,'stm32f1xx_hal_conf.h']]],
  ['phy_5fhalfduplex_5f100m_74',['PHY_HALFDUPLEX_100M',['../stm32f1xx__hal__conf_8h.html#a1ac901a4ad405241d90a5c10104b8986',1,'stm32f1xx_hal_conf.h']]],
  ['phy_5fhalfduplex_5f10m_75',['PHY_HALFDUPLEX_10M',['../stm32f1xx__hal__conf_8h.html#a4fa7ca6faf60ee074576ebb6103f8dd4',1,'stm32f1xx_hal_conf.h']]],
  ['phy_5fisolate_76',['PHY_ISOLATE',['../stm32f1xx__hal__conf_8h.html#a7d5233295134a385866eb5bdafe2162b',1,'stm32f1xx_hal_conf.h']]],
  ['phy_5fjabber_5fdetection_77',['PHY_JABBER_DETECTION',['../stm32f1xx__hal__conf_8h.html#a057b4d3fb66548d65c291a5b41611be2',1,'stm32f1xx_hal_conf.h']]],
  ['phy_5flink_5finterrupt_78',['PHY_LINK_INTERRUPT',['../stm32f1xx__hal__conf_8h.html#a7c378eb26673981df0834658f4fec4c1',1,'stm32f1xx_hal_conf.h']]],
  ['phy_5flink_5foff_79',['PHY_LINK_OFF',['../wizchip__conf_8h.html#a471064afdaa53206fb0ef209e1c8257e',1,'wizchip_conf.h']]],
  ['phy_5flink_5fon_80',['PHY_LINK_ON',['../wizchip__conf_8h.html#acb165f18d53ffaa8c7691312e76e8d43',1,'wizchip_conf.h']]],
  ['phy_5flink_5fstatus_81',['PHY_LINK_STATUS',['../stm32f1xx__hal__conf_8h.html#a4a6cbf61f5e1a134d8983ef29fd2d386',1,'stm32f1xx_hal_conf.h']]],
  ['phy_5flinked_5fstatus_82',['PHY_LINKED_STATUS',['../stm32f1xx__hal__conf_8h.html#ace209074499dbef0b97300da5bd7c707',1,'stm32f1xx_hal_conf.h']]],
  ['phy_5floopback_83',['PHY_LOOPBACK',['../stm32f1xx__hal__conf_8h.html#a7833d885caa7e29abbebfb90a4b96f86',1,'stm32f1xx_hal_conf.h']]],
  ['phy_5fmicr_84',['PHY_MICR',['../stm32f1xx__hal__conf_8h.html#ac4d8c2e6c2509a9bdaf214b24deafea7',1,'stm32f1xx_hal_conf.h']]],
  ['phy_5fmicr_5fint_5fen_85',['PHY_MICR_INT_EN',['../stm32f1xx__hal__conf_8h.html#ab0314b8559d5895194b435ae93aee9c9',1,'stm32f1xx_hal_conf.h']]],
  ['phy_5fmicr_5fint_5foe_86',['PHY_MICR_INT_OE',['../stm32f1xx__hal__conf_8h.html#aca1bf9e00caba70caa1f1a9e56cbee5c',1,'stm32f1xx_hal_conf.h']]],
  ['phy_5fmisr_87',['PHY_MISR',['../stm32f1xx__hal__conf_8h.html#a81d36e97e4a9da33f2a7e142b01964f6',1,'stm32f1xx_hal_conf.h']]],
  ['phy_5fmisr_5flink_5fint_5fen_88',['PHY_MISR_LINK_INT_EN',['../stm32f1xx__hal__conf_8h.html#aaf06885683edcd946ad960f59e8a6f9a',1,'stm32f1xx_hal_conf.h']]],
  ['phy_5fmode_5fautonego_89',['PHY_MODE_AUTONEGO',['../wizchip__conf_8h.html#a0fec3063a62bbbc9ed44004fe8d565ad',1,'wizchip_conf.h']]],
  ['phy_5fmode_5fmanual_90',['PHY_MODE_MANUAL',['../wizchip__conf_8h.html#ada95bdaad545f87518e3d60760345eba',1,'wizchip_conf.h']]],
  ['phy_5fpower_5fdown_91',['PHY_POWER_DOWN',['../wizchip__conf_8h.html#a6a72de7df3c5d48c93dbbac2248d566d',1,'wizchip_conf.h']]],
  ['phy_5fpower_5fnorm_92',['PHY_POWER_NORM',['../wizchip__conf_8h.html#aec45fdaf72e12f9b7958c77bb4ff4913',1,'wizchip_conf.h']]],
  ['phy_5fpowerdown_93',['PHY_POWERDOWN',['../stm32f1xx__hal__conf_8h.html#aa0b1e6d4a23470fc1ac4f9222b51f8a0',1,'stm32f1xx_hal_conf.h']]],
  ['phy_5freset_94',['PHY_RESET',['../stm32f1xx__hal__conf_8h.html#a6f5048620b3dde8583f7f1118e9de187',1,'stm32f1xx_hal_conf.h']]],
  ['phy_5frestart_5fautonegotiation_95',['PHY_RESTART_AUTONEGOTIATION',['../stm32f1xx__hal__conf_8h.html#a66c4b69bd08dc25b6730365d3ff740c9',1,'stm32f1xx_hal_conf.h']]],
  ['phy_5fspeed_5f10_96',['PHY_SPEED_10',['../wizchip__conf_8h.html#ae18a71e8a9558b4cead60cee7a438cf1',1,'wizchip_conf.h']]],
  ['phy_5fspeed_5f100_97',['PHY_SPEED_100',['../wizchip__conf_8h.html#ad5fdd2d68e54573c921a7e790c541d70',1,'wizchip_conf.h']]],
  ['phy_5fspeed_5fstatus_98',['PHY_SPEED_STATUS',['../stm32f1xx__hal__conf_8h.html#a74c081bc55e9ff96bf229f44e96c6155',1,'stm32f1xx_hal_conf.h']]],
  ['phy_5fsr_99',['PHY_SR',['../stm32f1xx__hal__conf_8h.html#a32b55e84d27cf298a77f54b133cd1acc',1,'stm32f1xx_hal_conf.h']]],
  ['pid_20motor_20control_100',['PID Motor Control',['../group___p_i_d.html',1,'']]],
  ['pid0_101',['PID0',['../group___c_m_s_i_s__core___debug_functions.html#ga6e3343cc3c4a8a5a6f14937882e9202a',1,'ITM_Type']]],
  ['pid1_102',['PID1',['../group___c_m_s_i_s__core___debug_functions.html#gafa06959344f4991b00e6c545dd2fa30b',1,'ITM_Type']]],
  ['pid2_103',['PID2',['../group___c_m_s_i_s__core___debug_functions.html#ga63db39f871596d28e69c283288ea2eba',1,'ITM_Type']]],
  ['pid3_104',['PID3',['../group___c_m_s_i_s__core___debug_functions.html#gac2d006eed52ba550a309e5f61ed9c401',1,'ITM_Type']]],
  ['pid4_105',['PID4',['../group___c_m_s_i_s__core___debug_functions.html#ga4c002e97cda2375d7421ad6415b6a02f',1,'ITM_Type']]],
  ['pid5_106',['PID5',['../group___c_m_s_i_s__core___debug_functions.html#gac085b26f43fefeef9a4cf5c2af5e4a38',1,'ITM_Type']]],
  ['pid6_107',['PID6',['../group___c_m_s_i_s__core___debug_functions.html#ga83ac5d00dee24cc7f805b5c147625593',1,'ITM_Type']]],
  ['pid7_108',['PID7',['../group___c_m_s_i_s__core___debug_functions.html#gaf8aa73aeaf37bdf7dfd9f6c437ff2d2f',1,'ITM_Type']]],
  ['pin_109',['EVENTOUT Pin',['../group___g_p_i_o_ex___e_v_e_n_t_o_u_t___p_i_n.html',1,'']]],
  ['pin_110',['Output source to output on the Tamper pin',['../group___r_t_c__output__source__to__output__on__the___tamper__pin.html',1,'']]],
  ['pin_111',['Pin',['../struct_g_p_i_o___init_type_def.html#a871d0ab74071724e96b7cc9ae2a7532b',1,'GPIO_InitTypeDef']]],
  ['pins_112',['PWR WakeUp Pins',['../group___p_w_r___wake_up___pins.html',1,'']]],
  ['pins_20define_113',['GPIO pins define',['../group___g_p_i_o__pins__define.html',1,'']]],
  ['pins_20definitions_114',['Tamper Pins Definitions',['../group___r_t_c_ex___tamper___pins___definitions.html',1,'']]],
  ['pkcoeffs_115',['pkCoeffs',['../structarm__iir__lattice__instance__q15.html#a12497c299b0341c18d497f8ab3465084',1,'arm_iir_lattice_instance_q15::pkCoeffs'],['../structarm__iir__lattice__instance__q31.html#a9d45339bf841bf86aec57be5f70d2b01',1,'arm_iir_lattice_instance_q31::pkCoeffs'],['../structarm__iir__lattice__instance__f32.html#a994889c5c4a866c50a0ee63326378816',1,'arm_iir_lattice_instance_f32::pkCoeffs']]],
  ['pl_116',['PL',['../struct_l_p_s22_h_b___interrupt_diff_status__st.html#a4b647ddf10f51c39f18c5ab5260e5cfb',1,'LPS22HB_InterruptDiffStatus_st::PL'],['../struct_l_p_s25_h_b___interrupt_diff_status__st.html#a4b647ddf10f51c39f18c5ab5260e5cfb',1,'LPS25HB_InterruptDiffStatus_st::PL']]],
  ['platform_20functions_117',['VL53L0X Platform Functions',['../group___v_l53_l0_x__platform__group.html',1,'']]],
  ['pll_118',['PLL',['../struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf',1,'RCC_OscInitTypeDef']]],
  ['pll_20clock_20source_119',['PLL Clock Source',['../group___r_c_c___p_l_l___clock___source.html',1,'']]],
  ['pll_20config_120',['PLL Config',['../group___r_c_c___p_l_l___config.html',1,'']]],
  ['pll_20configuration_121',['PLL Configuration',['../group___r_c_c___p_l_l___configuration.html',1,'']]],
  ['pll_20multiplication_20factor_122',['PLL Multiplication Factor',['../group___r_c_c_ex___p_l_l___multiplication___factor.html',1,'']]],
  ['pllmul_123',['PLLMUL',['../struct_r_c_c___p_l_l_init_type_def.html#a4a57e48e8e939695ff2a76456e6360ef',1,'RCC_PLLInitTypeDef']]],
  ['pllmul_124',['PLLMul',['../struct_l_l___u_t_i_l_s___p_l_l_init_type_def.html#a1e7c22497d52fbfcd240d98c6a0ba7df',1,'LL_UTILS_PLLInitTypeDef']]],
  ['pllsource_125',['PLLSource',['../struct_r_c_c___p_l_l_init_type_def.html#a418ecda4a355c6a161e4893a7bc1897f',1,'RCC_PLLInitTypeDef']]],
  ['pllstate_126',['PLLState',['../struct_r_c_c___p_l_l_init_type_def.html#ab3bb33f461bb409576e1c899c962e0b0',1,'RCC_PLLInitTypeDef']]],
  ['pmagic_127',['PMAGIC',['../group___common__register__group___w5100.html#ga162ee07110c2c639f7fa2de585d65e23',1,'w5100.h']]],
  ['point_20unit_20fpu_128',['Floating Point Unit (FPU)',['../group___c_m_s_i_s___f_p_u.html',1,'']]],
  ['polarity_129',['Polarity',['../group___v_l53_l0_x__define___interrupt_polarity__group.html',1,'Defines the Polarity'],['../group___v_l53_l0_x__define___sequence_step_id__group.html',1,'Defines the Polarity'],['../group___s_m_a_r_t_c_a_r_d___clock___polarity.html',1,'SMARTCARD Clock Polarity'],['../group___s_p_i___clock___polarity.html',1,'SPI Clock Polarity'],['../group___t_i_m___break___polarity.html',1,'TIM Break Input Polarity'],['../group___t_i_m___clear_input___polarity.html',1,'TIM Clear Input Polarity'],['../group___t_i_m___clock___polarity.html',1,'TIM Clock Polarity'],['../group___t_i_m___output___compare___n___polarity.html',1,'TIM Complementary Output Compare Polarity'],['../group___t_i_m___e_t_r___polarity.html',1,'TIM ETR Polarity'],['../group___t_i_m___input___capture___polarity.html',1,'TIM Input Capture Polarity']]],
  ['polarity_130',['TIM Input Channel polarity',['../group___t_i_m___input___channel___polarity.html',1,'']]],
  ['polarity_131',['Polarity',['../group___t_i_m___output___compare___polarity.html',1,'TIM Output Compare Polarity'],['../group___t_i_m___trigger___polarity.html',1,'TIM Trigger Polarity'],['../group___u_s_a_r_t___clock___polarity.html',1,'USART Clock Polarity']]],
  ['port_132',['EVENTOUT Port',['../group___g_p_i_o_ex___e_v_e_n_t_o_u_t___p_o_r_t.html',1,'']]],
  ['port_133',['PORT',['../group___c_m_s_i_s__core___debug_functions.html#ga8e0f28d96a4f115a504e4b806d7c6466',1,'ITM_Type::PORT'],['../group___c_m_s_i_s__core___debug_functions.html#ga5297122a3862d6fe55bbb5bcdc6e31b9',1,'ITM_Type::PORT'],['../group___c_m_s_i_s__core___debug_functions.html#gaf95fbb30d422541b1a822579451585ab',1,'ITM_Type::PORT'],['../group___c_m_s_i_s__core___debug_functions.html#ga03716e7bedb9528dfe25041d19acfbe1',1,'ITM_Type::PORT'],['../group___c_m_s_i_s__core___debug_functions.html#gac852e7a73f9ce55cbc8d727e131efbaa',1,'ITM_Type::PORT'],['../group___c_m_s_i_s__core___debug_functions.html#gad24a37fc450db234a5dbeb89e9fe587d',1,'ITM_Type::PORT']]],
  ['port_20interface_20tpi_134',['Trace Port Interface (TPI)',['../group___c_m_s_i_s___t_p_i.html',1,'']]],
  ['port_5fdata_5f0_135',['PORT_DATA_0',['../group__lcd2x16.html#ga1e13ff43cce837b6e261f82ee57316d8',1,'lcd2x16.h']]],
  ['postshift_136',['postShift',['../structarm__biquad__casd__df1__inst__q15.html#a3603cbf084938b6931bcb05dfe487f09',1,'arm_biquad_casd_df1_inst_q15::postShift'],['../structarm__biquad__casd__df1__inst__q31.html#a74050e9f36542bd56f4052381a82ae8f',1,'arm_biquad_casd_df1_inst_q31::postShift'],['../structarm__biquad__cas__df1__32x64__ins__q31.html#a74050e9f36542bd56f4052381a82ae8f',1,'arm_biquad_cas_df1_32x64_ins_q31::postShift'],['../structarm__lms__instance__q15.html#aa2cacddfc5e1d86905d7d31a18b1979b',1,'arm_lms_instance_q15::postShift'],['../structarm__lms__instance__q31.html#aa2cacddfc5e1d86905d7d31a18b1979b',1,'arm_lms_instance_q31::postShift'],['../structarm__lms__norm__instance__q31.html#a74050e9f36542bd56f4052381a82ae8f',1,'arm_lms_norm_instance_q31::postShift'],['../structarm__lms__norm__instance__q15.html#a74050e9f36542bd56f4052381a82ae8f',1,'arm_lms_norm_instance_q15::postShift']]],
  ['power_137',['IRDA Low Power',['../group___i_r_d_a___low___power.html',1,'']]],
  ['power_20mode_138',['LOW POWER MODE',['../group___c_o_r_t_e_x___l_l___e_f___l_o_w___p_o_w_e_r___m_o_d_e.html',1,'']]],
  ['power_20modes_139',['List of available Power Modes',['../group___v_l53_l0_x__define___power_modes__group.html',1,'']]],
  ['powermode_140',['PowerMode',['../struct_l_p_s22_h_b___config_type_def__st.html#a9308e0fe9f49bf728dca4a1eb8d86a5c',1,'LPS22HB_ConfigTypeDef_st::PowerMode'],['../struct_v_l53_l0_x___dev_data__t.html#a7e59ee158d10fa60e1a21b0087ae57af',1,'VL53L0X_DevData_t::PowerMode']]],
  ['pp_5fod_141',['PP_OD',['../struct_l_p_s22_h_b___interrupt_type_def__st.html#a3e86382b8ab53a983071806a789ace65',1,'LPS22HB_InterruptTypeDef_st::PP_OD'],['../struct_l_p_s25_h_b___interrupt_type_def__st.html#ad4cd9311a9d1f67fb819399bde638b18',1,'LPS25HB_InterruptTypeDef_st::PP_OD']]],
  ['ppp_20aliased_20defines_20maintained_20for_20legacy_20purpose_142',['HAL PPP Aliased Defines maintained for legacy purpose',['../group___h_a_l___p_p_p___aliased___defines.html',1,'']]],
  ['ppp_20aliased_20functions_20maintained_20for_20legacy_20purpose_143',['HAL PPP Aliased Functions maintained for legacy purpose',['../group___h_a_l___p_p_p___aliased___functions.html',1,'']]],
  ['ppp_20aliased_20macros_20maintained_20for_20legacy_20purpose_144',['HAL PPP Aliased Macros maintained for legacy purpose',['../group___h_a_l___p_p_p___aliased___macros.html',1,'']]],
  ['pr_145',['PR',['../struct_i_w_d_g___type_def.html#af8d25514079514d38c104402f46470af',1,'IWDG_TypeDef']]],
  ['pre_20processor_20macros_146',['Pre-processor Macros',['../index.html#autotoc_md8',1,'']]],
  ['predelay_147',['PreDelay',['../struct_i_d_d___config_type_def.html#af211e2e9392f30daf400d70e76dda19c',1,'IDD_ConfigTypeDef']]],
  ['predelayvalue_148',['PreDelayValue',['../struct_i_d_d___config_type_def.html#a5a007ece670ffa3523cbd7bdd64a5194',1,'IDD_ConfigTypeDef']]],
  ['prediv_149',['Prediv',['../struct_l_l___u_t_i_l_s___p_l_l_init_type_def.html#ad1b63b2eb36e28612c093044511dab54',1,'LL_UTILS_PLLInitTypeDef']]],
  ['prediv_20for_201sec_20timebase_150',['Automatic calculation of prediv for 1sec timebase',['../group___r_t_c___automatic___prediv__1___second.html',1,'']]],
  ['prediv1_20factor_151',['HSE Prediv1 Factor',['../group___r_c_c_ex___prediv1___factor.html',1,'']]],
  ['preemption_20priority_20group_152',['CORTEX Preemption Priority Group',['../group___c_o_r_t_e_x___preemption___priority___group.html',1,'']]],
  ['prefetch_153',['FLASH Prefetch',['../group___f_l_a_s_h___prefetch.html',1,'']]],
  ['preload_154',['TIM Auto-Reload Preload',['../group___t_i_m___auto_reload_preload.html',1,'']]],
  ['prerangeon_155',['PreRangeOn',['../struct_v_l53_l0_x___scheduler_sequence_steps__t.html#a3fc56567c61baaa5ee0b4b4e9adbf7ec',1,'VL53L0X_SchedulerSequenceSteps_t']]],
  ['prerangetimeoutmicrosecs_156',['PreRangeTimeoutMicroSecs',['../struct_v_l53_l0_x___device_specific_parameters__t.html#ad53c1c6265e8395e0350b7e4b2f82eea',1,'VL53L0X_DeviceSpecificParameters_t']]],
  ['prerangevcselpulseperiod_157',['PreRangeVcselPulsePeriod',['../struct_v_l53_l0_x___device_specific_parameters__t.html#a2b7e4d19158a7a2034cb7ebcbc6b9164',1,'VL53L0X_DeviceSpecificParameters_t']]],
  ['prescaler_158',['Prescaler',['../group___r_c_c_ex___a_d_c___prescaler.html',1,'ADC Prescaler'],['../group___i_w_d_g___prescaler.html',1,'IWDG Prescaler'],['../group___r_c_c___m_c_ox___clock___prescaler.html',1,'MCO Clock Prescaler'],['../struct_i_r_d_a___init_type_def.html#a5c9d1e760b400d2502c03b0391606f90',1,'IRDA_InitTypeDef::Prescaler'],['../struct_i_w_d_g___init_type_def.html#affb82025da5b8d4a06e61f1690460f4d',1,'IWDG_InitTypeDef::Prescaler'],['../struct_s_m_a_r_t_c_a_r_d___init_type_def.html#affb82025da5b8d4a06e61f1690460f4d',1,'SMARTCARD_InitTypeDef::Prescaler'],['../struct_t_i_m___base___init_type_def.html#affb82025da5b8d4a06e61f1690460f4d',1,'TIM_Base_InitTypeDef::Prescaler'],['../struct_w_w_d_g___init_type_def.html#affb82025da5b8d4a06e61f1690460f4d',1,'WWDG_InitTypeDef::Prescaler'],['../group___s_m_a_r_t_c_a_r_d___prescaler.html',1,'SMARTCARD Prescaler'],['../group___s_p_i___baud_rate___prescaler.html',1,'SPI BaudRate Prescaler'],['../group___t_i_m___clear_input___prescaler.html',1,'TIM Clear Input Prescaler'],['../group___t_i_m___clock___prescaler.html',1,'TIM Clock Prescaler'],['../group___t_i_m___e_t_r___prescaler.html',1,'TIM ETR Prescaler'],['../group___t_i_m___input___capture___prescaler.html',1,'TIM Input Capture Prescaler'],['../group___t_i_m___trigger___prescaler.html',1,'TIM Trigger Prescaler'],['../group___w_w_d_g___prescaler.html',1,'WWDG Prescaler']]],
  ['pressdataavailable_159',['PressDataAvailable',['../struct_l_p_s22_h_b___data_status__st.html#a4ac09750f51e61735ea797d6f944c586',1,'LPS22HB_DataStatus_st::PressDataAvailable'],['../struct_l_p_s25_h_b___data_status__st.html#a4ac09750f51e61735ea797d6f944c586',1,'LPS25HB_DataStatus_st::PressDataAvailable']]],
  ['pressdataoverrun_160',['PressDataOverrun',['../struct_l_p_s22_h_b___data_status__st.html#ade6b9ed2f6152dfd466240a0bc25e554',1,'LPS22HB_DataStatus_st::PressDataOverrun'],['../struct_l_p_s25_h_b___data_status__st.html#ade6b9ed2f6152dfd466240a0bc25e554',1,'LPS25HB_DataStatus_st::PressDataOverrun']]],
  ['pressresolution_161',['PressResolution',['../struct_l_p_s25_h_b___config_type_def__st.html#a92bab233abc259151b80de58c36a482e',1,'LPS25HB_ConfigTypeDef_st']]],
  ['pressure_162',['PRESSURE',['../group___p_r_e_s_s_u_r_e.html',1,'']]],
  ['pressure_163',['Pressure',['../group___x___n_u_c_l_e_o___i_k_s01_a1___p_r_e_s_s_u_r_e.html',1,'']]],
  ['pressure_20public_20types_164',['PRESSURE Public types',['../group___p_r_e_s_s_u_r_e___public___types.html',1,'']]],
  ['pressure_2eh_165',['pressure.h',['../pressure_8h.html',1,'']]],
  ['pressure_5fdata_5ft_166',['PRESSURE_Data_t',['../struct_p_r_e_s_s_u_r_e___data__t.html',1,'']]],
  ['pressure_5fdrv_5ft_167',['PRESSURE_Drv_t',['../struct_p_r_e_s_s_u_r_e___drv__t.html',1,'']]],
  ['pressureinterrupt_168',['PressureInterrupt',['../struct_l_p_s25_h_b___interrupt_type_def__st.html#a641a778597bec7e5082352a1b6bcdea0',1,'LPS25HB_InterruptTypeDef_st']]],
  ['previousstate_169',['PreviousState',['../struct_i2_c___handle_type_def.html#aa74abfd1a56073ae8c2c826db1be0628',1,'I2C_HandleTypeDef']]],
  ['prfft_170',['pRfft',['../structarm__dct4__instance__f32.html#ad4cd7c85eea3f7c5fff4630bbd979e6a',1,'arm_dct4_instance_f32::pRfft'],['../structarm__dct4__instance__q31.html#a16c74f8496e1691e62da3c57e0c676eb',1,'arm_dct4_instance_q31::pRfft'],['../structarm__dct4__instance__q15.html#aea6aa42c838f2b22c8c31e9e259b8d75',1,'arm_dct4_instance_q15::pRfft']]],
  ['priority_171',['Priority',['../struct_d_m_a___init_type_def.html#a72acf77c0b19359eb70764505ae4bd70',1,'DMA_InitTypeDef']]],
  ['priority_20group_172',['CORTEX Preemption Priority Group',['../group___c_o_r_t_e_x___preemption___priority___group.html',1,'']]],
  ['priority_20level_173',['DMA Priority level',['../group___d_m_a___priority__level.html',1,'']]],
  ['private_20constants_174',['Private Constants',['../group___a_d_c___private___constants.html',1,'ADC Private Constants'],['../group___a_d_c_ex___private___constants.html',1,'ADCEx Private Constants'],['../group___e_x_t_i___private___constants.html',1,'EXTI Private Constants'],['../group___g_p_i_o___private___constants.html',1,'GPIO Private Constants'],['../group___h_a_l___private___constants.html',1,'HAL Private Constants'],['../group___i2_c___private___constants.html',1,'I2C Private Constants'],['../group___i_r_d_a___private___constants.html',1,'IRDA Private Constants'],['../group___i_w_d_g___private___constants.html',1,'IWDG Private Constants'],['../group___s_m_a_r_t_c_a_r_d___private___constants.html',1,'SMARTCARD Private Constants'],['../group___s_p_i___private___constants.html',1,'SPI Private Constants'],['../group___t_i_m___private___constants.html',1,'TIM Private Constants'],['../group___u_a_r_t___private___constants.html',1,'UART Private Constants'],['../group___u_s_a_r_t___private___constants.html',1,'USART Private Constants'],['../group___u_t_i_l_s___l_l___private___constants.html',1,'UTILS Private Constants']]],
  ['private_20defines_175',['Private Defines',['../group___s_t_m32_f1_x_x___n_u_c_l_e_o___private___defines.html',1,'']]],
  ['private_20functions_176',['Private Functions',['../group___g_p_i_o___private___functions.html',1,'GPIO Private Functions'],['../group___i2_c___private___functions.html',1,'I2C Private Functions'],['../group___i_r_d_a___private___functions.html',1,'IRDA Private Functions'],['../group___s_t_m32_f1_x_x___n_u_c_l_e_o___private___functions.html',1,'Private Functions'],['../group___s_m_a_r_t_c_a_r_d___private___functions.html',1,'SMARTCARD Private Functions'],['../group___s_p_i___private___functions.html',1,'SPI Private Functions'],['../group___t_i_m___private___functions.html',1,'TIM Private Functions'],['../group___t_i_m_ex___private___functions.html',1,'TIMEx Private Functions'],['../group___u_a_r_t___private___functions.html',1,'UART Private Functions'],['../group___u_s_a_r_t___private___functions.html',1,'USART Private Functions']]],
  ['private_20functions_177',['UTILS Private functions',['../group___u_t_i_l_s___l_l___private___functions.html',1,'']]],
  ['private_20macro_178',['ADCEx Private Macro',['../group___a_d_c_ex___private___macro.html',1,'']]],
  ['private_20macros_179',['Private Macros',['../group___a_d_c___private___macros.html',1,'ADC Private Macros'],['../group___c_o_r_t_e_x___private___macros.html',1,'CORTEX Private Macros'],['../group___d_m_a___private___macros.html',1,'DMA Private Macros'],['../group___e_x_t_i___private___macros.html',1,'EXTI Private Macros'],['../group___g_p_i_o___private___macros.html',1,'GPIO Private Macros'],['../group___g_p_i_o_ex___private___macros.html',1,'GPIOEx Private Macros'],['../group___h_a_l___private___macros.html',1,'HAL Private Macros'],['../group___i2_c___private___macros.html',1,'I2C Private Macros'],['../group___i_r_d_a___private___macros.html',1,'IRDA Private Macros'],['../group___i_w_d_g___private___macros.html',1,'IWDG Private Macros'],['../group___p_w_r___private___macros.html',1,'PWR Private Macros'],['../group___s_m_a_r_t_c_a_r_d___private___macros.html',1,'SMARTCARD Private Macros'],['../group___s_p_i___private___macros.html',1,'SPI Private Macros'],['../group___t_i_m_ex___private___macros.html',1,'TIM Extended Private Macros'],['../group___t_i_m___private___macros.html',1,'TIM Private Macros'],['../group___u_a_r_t___private___macros.html',1,'UART Private Macros'],['../group___u_s_a_r_t___private___macros.html',1,'USART Private Macros'],['../group___u_t_i_l_s___l_l___private___macros.html',1,'UTILS Private Macros'],['../group___w_w_d_g___private___macros.html',1,'WWDG Private Macros']]],
  ['private_20macros_20to_20check_20input_20parameters_180',['Private macros to check input parameters',['../group___i2_c___i_s___r_t_c___definitions.html',1,'I2C Private macros to check input parameters'],['../group___r_t_c_ex___i_s___r_t_c___definitions.html',1,'Private macros to check input parameters']]],
  ['private_20variables_181',['HAL Private Variables',['../group___h_a_l___private___variables.html',1,'']]],
  ['procedureongoing_182',['ProcedureOnGoing',['../struct_f_l_a_s_h___process_type_def.html#a5e0516d2d3654cef74de4ed427c16d26',1,'FLASH_ProcessTypeDef']]],
  ['process_5fms_183',['process_ms',['../main_8c.html#aa4bba522cda4313b5c2e1e894f36e08e',1,'main.c']]],
  ['processor_20macros_184',['Pre-processor Macros',['../index.html#autotoc_md8',1,'']]],
  ['product_20devices_185',['DMA Low density and Medium density product devices',['../group___d_m_a___low__density___medium__density___product__devices.html',1,'']]],
  ['productid_186',['ProductId',['../struct_v_l53_l0_x___device_info__t.html#a1f5c228440c170b256c0eb9fadc03721',1,'VL53L0X_DeviceInfo_t']]],
  ['productrevisionmajor_187',['ProductRevisionMajor',['../struct_v_l53_l0_x___device_info__t.html#a166821a8e20cee95ede36c6d32350a1b',1,'VL53L0X_DeviceInfo_t']]],
  ['productrevisionminor_188',['ProductRevisionMinor',['../struct_v_l53_l0_x___device_info__t.html#a7f992f73ecaaa19e40ed8074446ef1fc',1,'VL53L0X_DeviceInfo_t']]],
  ['producttype_189',['ProductType',['../struct_v_l53_l0_x___device_info__t.html#abcc62c4bd80f8dc606cdf7bf1631521d',1,'VL53L0X_DeviceInfo_t']]],
  ['program_190',['FLASH Type Program',['../group___f_l_a_s_h___type___program.html',1,'']]],
  ['protection_191',['Protection',['../group___f_l_a_s_h_ex___o_b___read___protection.html',1,'Option Byte Read Protection'],['../group___f_l_a_s_h_ex___o_b___write___protection.html',1,'Option Bytes Write Protection']]],
  ['prototypes_192',['prototypes',['../group___x___n_u_c_l_e_o___i_k_s01_a1___i_o___public___function_prototypes.html',1,'Public function prototypes'],['../group___x___n_u_c_l_e_o___i_k_s01_a1___a_c_c_e_l_e_r_o___public___function___prototypes.html',1,'Public function prototypes'],['../group___x___n_u_c_l_e_o___i_k_s01_a1___g_y_r_o___public___function___prototypes.html',1,'Public function prototypes'],['../group___x___n_u_c_l_e_o___i_k_s01_a1___h_u_m_i_d_i_t_y___public___function___prototypes.html',1,'Public function prototypes'],['../group___x___n_u_c_l_e_o___i_k_s01_a1___m_a_g_n_e_t_o___public___function___prototypes.html',1,'Public function prototypes'],['../group___x___n_u_c_l_e_o___i_k_s01_a1___p_r_e_s_s_u_r_e___public___function___prototypes.html',1,'Public function prototypes'],['../group___x___n_u_c_l_e_o___i_k_s01_a1___t_e_m_p_e_r_a_t_u_r_e___public___function___prototypes.html',1,'Public function prototypes']]],
  ['prxbuffptr_193',['pRxBuffPtr',['../struct_i_r_d_a___handle_type_def.html#a7cee540cb21048ac48ba17355440e668',1,'IRDA_HandleTypeDef::pRxBuffPtr'],['../struct_s_m_a_r_t_c_a_r_d___handle_type_def.html#a7cee540cb21048ac48ba17355440e668',1,'SMARTCARD_HandleTypeDef::pRxBuffPtr'],['../struct_____s_p_i___handle_type_def.html#a7cee540cb21048ac48ba17355440e668',1,'__SPI_HandleTypeDef::pRxBuffPtr'],['../struct_u_a_r_t___handle_type_def.html#a7cee540cb21048ac48ba17355440e668',1,'UART_HandleTypeDef::pRxBuffPtr'],['../struct_u_s_a_r_t___handle_type_def.html#a7cee540cb21048ac48ba17355440e668',1,'USART_HandleTypeDef::pRxBuffPtr']]],
  ['psc_194',['PSC',['../struct_t_i_m___type_def.html#a9d4c753f09cbffdbe5c55008f0e8b180',1,'TIM_TypeDef']]],
  ['pscr_195',['PSCR',['../group___c_m_s_i_s___core___sys_tick_functions.html#ga3fbc5c84a2a24bd6195e970ff8898024',1,'TPI_Type']]],
  ['pstate_196',['pState',['../structarm__fir__instance__q7.html#aa8f67102521b620af6f259afdcf29785',1,'arm_fir_instance_q7::pState'],['../structarm__fir__instance__q15.html#ae29dfdb736374fcddaeaec4b7770170c',1,'arm_fir_instance_q15::pState'],['../structarm__fir__instance__q31.html#adee4ba3ee8869865af7d8fa08ca913d6',1,'arm_fir_instance_q31::pState'],['../structarm__fir__instance__f32.html#a335c87e6fdc4b96601d95a5de8b9c463',1,'arm_fir_instance_f32::pState'],['../structarm__biquad__casd__df1__inst__q15.html#ae29dfdb736374fcddaeaec4b7770170c',1,'arm_biquad_casd_df1_inst_q15::pState'],['../structarm__biquad__casd__df1__inst__q31.html#adee4ba3ee8869865af7d8fa08ca913d6',1,'arm_biquad_casd_df1_inst_q31::pState'],['../structarm__biquad__casd__df1__inst__f32.html#a335c87e6fdc4b96601d95a5de8b9c463',1,'arm_biquad_casd_df1_inst_f32::pState'],['../structarm__fir__decimate__instance__q15.html#ae29dfdb736374fcddaeaec4b7770170c',1,'arm_fir_decimate_instance_q15::pState'],['../structarm__fir__decimate__instance__q31.html#adee4ba3ee8869865af7d8fa08ca913d6',1,'arm_fir_decimate_instance_q31::pState'],['../structarm__fir__decimate__instance__f32.html#a335c87e6fdc4b96601d95a5de8b9c463',1,'arm_fir_decimate_instance_f32::pState'],['../structarm__fir__interpolate__instance__q15.html#ae29dfdb736374fcddaeaec4b7770170c',1,'arm_fir_interpolate_instance_q15::pState'],['../structarm__fir__interpolate__instance__q31.html#adee4ba3ee8869865af7d8fa08ca913d6',1,'arm_fir_interpolate_instance_q31::pState'],['../structarm__fir__interpolate__instance__f32.html#a335c87e6fdc4b96601d95a5de8b9c463',1,'arm_fir_interpolate_instance_f32::pState'],['../structarm__biquad__cas__df1__32x64__ins__q31.html#adefeb77301cc04e4d7d22f323029d588',1,'arm_biquad_cas_df1_32x64_ins_q31::pState'],['../structarm__biquad__cascade__df2_t__instance__f32.html#a335c87e6fdc4b96601d95a5de8b9c463',1,'arm_biquad_cascade_df2T_instance_f32::pState'],['../structarm__biquad__cascade__stereo__df2_t__instance__f32.html#a335c87e6fdc4b96601d95a5de8b9c463',1,'arm_biquad_cascade_stereo_df2T_instance_f32::pState'],['../structarm__biquad__cascade__df2_t__instance__f64.html#ae97c926a7e3a4bfe26fcdd0a3cc2f5c6',1,'arm_biquad_cascade_df2T_instance_f64::pState'],['../structarm__fir__lattice__instance__q15.html#ae29dfdb736374fcddaeaec4b7770170c',1,'arm_fir_lattice_instance_q15::pState'],['../structarm__fir__lattice__instance__q31.html#adee4ba3ee8869865af7d8fa08ca913d6',1,'arm_fir_lattice_instance_q31::pState'],['../structarm__fir__lattice__instance__f32.html#a335c87e6fdc4b96601d95a5de8b9c463',1,'arm_fir_lattice_instance_f32::pState'],['../structarm__iir__lattice__instance__q15.html#ae29dfdb736374fcddaeaec4b7770170c',1,'arm_iir_lattice_instance_q15::pState'],['../structarm__iir__lattice__instance__q31.html#adee4ba3ee8869865af7d8fa08ca913d6',1,'arm_iir_lattice_instance_q31::pState'],['../structarm__iir__lattice__instance__f32.html#a335c87e6fdc4b96601d95a5de8b9c463',1,'arm_iir_lattice_instance_f32::pState'],['../structarm__lms__instance__f32.html#a335c87e6fdc4b96601d95a5de8b9c463',1,'arm_lms_instance_f32::pState'],['../structarm__lms__instance__q15.html#ae29dfdb736374fcddaeaec4b7770170c',1,'arm_lms_instance_q15::pState'],['../structarm__lms__instance__q31.html#adee4ba3ee8869865af7d8fa08ca913d6',1,'arm_lms_instance_q31::pState'],['../structarm__lms__norm__instance__f32.html#a335c87e6fdc4b96601d95a5de8b9c463',1,'arm_lms_norm_instance_f32::pState'],['../structarm__lms__norm__instance__q31.html#adee4ba3ee8869865af7d8fa08ca913d6',1,'arm_lms_norm_instance_q31::pState'],['../structarm__lms__norm__instance__q15.html#ae29dfdb736374fcddaeaec4b7770170c',1,'arm_lms_norm_instance_q15::pState'],['../structarm__fir__sparse__instance__f32.html#a335c87e6fdc4b96601d95a5de8b9c463',1,'arm_fir_sparse_instance_f32::pState'],['../structarm__fir__sparse__instance__q31.html#adee4ba3ee8869865af7d8fa08ca913d6',1,'arm_fir_sparse_instance_q31::pState'],['../structarm__fir__sparse__instance__q15.html#ae29dfdb736374fcddaeaec4b7770170c',1,'arm_fir_sparse_instance_q15::pState'],['../structarm__fir__sparse__instance__q7.html#aa8f67102521b620af6f259afdcf29785',1,'arm_fir_sparse_instance_q7::pState']]],
  ['ptapdelay_197',['pTapDelay',['../structarm__fir__sparse__instance__f32.html#adec00b3793ab4f08edfeb4ea6a9eb6e6',1,'arm_fir_sparse_instance_f32::pTapDelay'],['../structarm__fir__sparse__instance__q31.html#adec00b3793ab4f08edfeb4ea6a9eb6e6',1,'arm_fir_sparse_instance_q31::pTapDelay'],['../structarm__fir__sparse__instance__q15.html#adec00b3793ab4f08edfeb4ea6a9eb6e6',1,'arm_fir_sparse_instance_q15::pTapDelay'],['../structarm__fir__sparse__instance__q7.html#adec00b3793ab4f08edfeb4ea6a9eb6e6',1,'arm_fir_sparse_instance_q7::pTapDelay']]],
  ['ptimer_198',['PTIMER',['../group___common__register__group___w5100.html#ga29dd564a4c90f2efa7cc7ee03ddba7d5',1,'w5100.h']]],
  ['ptuningsettingspointer_199',['pTuningSettingsPointer',['../struct_v_l53_l0_x___dev_data__t.html#a4907a0662829dbae0c43e988f447485e',1,'VL53L0X_DevData_t']]],
  ['ptwiddle_200',['pTwiddle',['../structarm__cfft__radix2__instance__q15.html#aa8c837c05b2c910342ab8f171d30dc02',1,'arm_cfft_radix2_instance_q15::pTwiddle'],['../structarm__cfft__radix4__instance__q15.html#aa8c837c05b2c910342ab8f171d30dc02',1,'arm_cfft_radix4_instance_q15::pTwiddle'],['../structarm__cfft__radix2__instance__q31.html#a2505b7d5ec077b244c712797a5253b6d',1,'arm_cfft_radix2_instance_q31::pTwiddle'],['../structarm__cfft__radix4__instance__q31.html#a2505b7d5ec077b244c712797a5253b6d',1,'arm_cfft_radix4_instance_q31::pTwiddle'],['../structarm__cfft__radix2__instance__f32.html#aca581481fccdff0f557f54a3ef20d967',1,'arm_cfft_radix2_instance_f32::pTwiddle'],['../structarm__cfft__radix4__instance__f32.html#aca581481fccdff0f557f54a3ef20d967',1,'arm_cfft_radix4_instance_f32::pTwiddle'],['../structarm__cfft__instance__q15.html#a7f19217cfa0370f9e518caa882265386',1,'arm_cfft_instance_q15::pTwiddle'],['../structarm__cfft__instance__q31.html#a9760c603af5d85652496dbffd63a8a2e',1,'arm_cfft_instance_q31::pTwiddle'],['../structarm__cfft__instance__f32.html#a8292d9775f5c5472f59915649fe3b378',1,'arm_cfft_instance_f32::pTwiddle'],['../structarm__dct4__instance__f32.html#aca581481fccdff0f557f54a3ef20d967',1,'arm_dct4_instance_f32::pTwiddle'],['../structarm__dct4__instance__q31.html#a2505b7d5ec077b244c712797a5253b6d',1,'arm_dct4_instance_q31::pTwiddle'],['../structarm__dct4__instance__q15.html#aa8c837c05b2c910342ab8f171d30dc02',1,'arm_dct4_instance_q15::pTwiddle']]],
  ['ptwiddleareal_201',['pTwiddleAReal',['../structarm__rfft__instance__q15.html#ac17beaa033ab1ea242d49037276b67e2',1,'arm_rfft_instance_q15::pTwiddleAReal'],['../structarm__rfft__instance__q31.html#a059faa282f9186687d843ead4a7a0d7e',1,'arm_rfft_instance_q31::pTwiddleAReal'],['../structarm__rfft__instance__f32.html#a1fb731395d060f9999c91c242b3e8a61',1,'arm_rfft_instance_f32::pTwiddleAReal']]],
  ['ptwiddlebreal_202',['pTwiddleBReal',['../structarm__rfft__instance__q15.html#a67a618de57c3a7420ee05fda1a80bf3a',1,'arm_rfft_instance_q15::pTwiddleBReal'],['../structarm__rfft__instance__q31.html#a611c385424ce77519f599980f96d5846',1,'arm_rfft_instance_q31::pTwiddleBReal'],['../structarm__rfft__instance__f32.html#ab13a458744ac79bb23784351e8002382',1,'arm_rfft_instance_f32::pTwiddleBReal']]],
  ['ptwiddlerfft_203',['pTwiddleRFFT',['../structarm__rfft__fast__instance__f32.html#a43370fe848d06993faf834da07ca91ce',1,'arm_rfft_fast_instance_f32']]],
  ['ptxbuffptr_204',['pTxBuffPtr',['../struct_i_r_d_a___handle_type_def.html#a5cc31f7c52dafd32f27f8f2756dbf343',1,'IRDA_HandleTypeDef::pTxBuffPtr'],['../struct_s_m_a_r_t_c_a_r_d___handle_type_def.html#a5cc31f7c52dafd32f27f8f2756dbf343',1,'SMARTCARD_HandleTypeDef::pTxBuffPtr'],['../struct_____s_p_i___handle_type_def.html#a5cc31f7c52dafd32f27f8f2756dbf343',1,'__SPI_HandleTypeDef::pTxBuffPtr'],['../struct_u_a_r_t___handle_type_def.html#a5cc31f7c52dafd32f27f8f2756dbf343',1,'UART_HandleTypeDef::pTxBuffPtr'],['../struct_u_s_a_r_t___handle_type_def.html#a5cc31f7c52dafd32f27f8f2756dbf343',1,'USART_HandleTypeDef::pTxBuffPtr']]],
  ['public_20constants_205',['Public constants',['../group___c_o_m_p_o_n_e_n_t___public___constants.html',1,'Public constants'],['../group___h_t_s221___public___constants.html',1,'Public constants'],['../group___l_i_s3_m_d_l___public___constants.html',1,'Public constants'],['../group___l_p_s22_h_b___public___constants.html',1,'Public constants'],['../group___l_p_s25_h_b___public___constants.html',1,'Public constants'],['../group___l_s_m6_d_s0___public___constants.html',1,'Public constants'],['../group___l_s_m6_d_s3___public___constants.html',1,'Public constants'],['../group___x___n_u_c_l_e_o___i_k_s01_a1___i_o___public___constants.html',1,'Public constants']]],
  ['public_20defines_206',['Public defines',['../group___x___n_u_c_l_e_o___i_k_s01_a1___a_c_c_e_l_e_r_o___public___defines.html',1,'Public defines'],['../group___x___n_u_c_l_e_o___i_k_s01_a1___g_y_r_o___public___defines.html',1,'Public defines'],['../group___x___n_u_c_l_e_o___i_k_s01_a1___h_u_m_i_d_i_t_y___public___defines.html',1,'Public defines'],['../group___x___n_u_c_l_e_o___i_k_s01_a1___m_a_g_n_e_t_o___public___defines.html',1,'Public defines'],['../group___x___n_u_c_l_e_o___i_k_s01_a1___p_r_e_s_s_u_r_e___public___defines.html',1,'Public defines'],['../group___x___n_u_c_l_e_o___i_k_s01_a1___t_e_m_p_e_r_a_t_u_r_e___public___defines.html',1,'Public defines']]],
  ['public_20function_20prototypes_207',['Public function prototypes',['../group___x___n_u_c_l_e_o___i_k_s01_a1___i_o___public___function_prototypes.html',1,'Public function prototypes'],['../group___x___n_u_c_l_e_o___i_k_s01_a1___a_c_c_e_l_e_r_o___public___function___prototypes.html',1,'Public function prototypes'],['../group___x___n_u_c_l_e_o___i_k_s01_a1___g_y_r_o___public___function___prototypes.html',1,'Public function prototypes'],['../group___x___n_u_c_l_e_o___i_k_s01_a1___h_u_m_i_d_i_t_y___public___function___prototypes.html',1,'Public function prototypes'],['../group___x___n_u_c_l_e_o___i_k_s01_a1___m_a_g_n_e_t_o___public___function___prototypes.html',1,'Public function prototypes'],['../group___x___n_u_c_l_e_o___i_k_s01_a1___p_r_e_s_s_u_r_e___public___function___prototypes.html',1,'Public function prototypes'],['../group___x___n_u_c_l_e_o___i_k_s01_a1___t_e_m_p_e_r_a_t_u_r_e___public___function___prototypes.html',1,'Public function prototypes']]],
  ['public_20types_208',['ACCELEROMETER Public types',['../group___a_c_c_e_l_e_r_o_m_e_t_e_r___public___types.html',1,'']]],
  ['public_20types_209',['COMPONENT Public Types',['../group___c_o_m_p_o_n_e_n_t___public___types.html',1,'']]],
  ['public_20types_210',['GYROSCOPE Public types',['../group___g_y_r_o_s_c_o_p_e___public___types.html',1,'']]],
  ['public_20types_211',['HTS221 Public Types',['../group___h_t_s221___public___types.html',1,'']]],
  ['public_20types_212',['HUMIDITY Public types',['../group___h_u_m_i_d_i_t_y___public___types.html',1,'']]],
  ['public_20types_213',['Public Types',['../group___l_i_s3_m_d_l___public___types.html',1,'LIS3MDL Public Types'],['../group___l_p_s22_h_b___public___types.html',1,'LPS22HB Public Types'],['../group___l_p_s25_h_b___public___types.html',1,'LPS25HB Public Types'],['../group___l_s_m6_d_s0___public___types.html',1,'LSM6DS0 Public Types'],['../group___l_s_m6_d_s3___public___types.html',1,'LSM6DS3 Public Types']]],
  ['public_20types_214',['Public types',['../group___m_a_g_n_e_t_o_m_e_t_e_r___public___types.html',1,'MAGNETOMETER Public types'],['../group___p_r_e_s_s_u_r_e___public___types.html',1,'PRESSURE Public types'],['../group___x___n_u_c_l_e_o___i_k_s01_a1___a_c_c_e_l_e_r_o___public___types.html',1,'Public types'],['../group___x___n_u_c_l_e_o___i_k_s01_a1___g_y_r_o___public___types.html',1,'Public types'],['../group___x___n_u_c_l_e_o___i_k_s01_a1___h_u_m_i_d_i_t_y___public___types.html',1,'Public types'],['../group___x___n_u_c_l_e_o___i_k_s01_a1___m_a_g_n_e_t_o___public___types.html',1,'Public types'],['../group___x___n_u_c_l_e_o___i_k_s01_a1___p_r_e_s_s_u_r_e___public___types.html',1,'Public types'],['../group___x___n_u_c_l_e_o___i_k_s01_a1___t_e_m_p_e_r_a_t_u_r_e___public___types.html',1,'Public types'],['../group___s_e_n_s_o_r___public___types.html',1,'SENSOR Public types'],['../group___t_e_m_p_e_r_a_t_u_r_e___public___types.html',1,'TEMPERATURE Public types']]],
  ['public_20variables_215',['Public variables',['../group___h_t_s221___public___variables.html',1,'Public variables'],['../group___l_i_s3_m_d_l___public___variables.html',1,'Public variables'],['../group___l_p_s22_h_b___public___variables.html',1,'Public variables'],['../group___l_p_s25_h_b___public___variables.html',1,'Public variables'],['../group___l_s_m6_d_s0___public___variables.html',1,'Public variables'],['../group___l_s_m6_d_s3___public___variables.html',1,'Public variables']]],
  ['pull_216',['Pull',['../struct_g_p_i_o___init_type_def.html#a6cdde08eb507b710f8179a4326548e26',1,'GPIO_InitTypeDef']]],
  ['pull_20define_217',['GPIO pull define',['../group___g_p_i_o__pull__define.html',1,'']]],
  ['pulse_218',['Pulse',['../struct_t_i_m___o_c___init_type_def.html#a5251c3bce4ca5baf013bc0ace0865a4c',1,'TIM_OC_InitTypeDef::Pulse'],['../struct_t_i_m___one_pulse___init_type_def.html#a5251c3bce4ca5baf013bc0ace0865a4c',1,'TIM_OnePulse_InitTypeDef::Pulse']]],
  ['pulse_20functions_219',['Pulse functions',['../group___t_i_m_ex___exported___functions___group4.html',1,'Extended Timer Complementary One Pulse functions'],['../group___t_i_m___exported___functions___group5.html',1,'TIM One Pulse functions']]],
  ['pulse_20mode_220',['TIM One Pulse Mode',['../group___t_i_m___one___pulse___mode.html',1,'']]],
  ['purpose_221',['purpose',['../group___h_a_l___a_d_c___aliased___defines.html',1,'HAL ADC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___a_d_c___aliased___macros.html',1,'HAL ADC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___c_a_n___aliased___defines.html',1,'HAL CAN Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_e_c___aliased___defines.html',1,'HAL CEC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_o_m_p___aliased___defines.html',1,'HAL COMP Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_o_m_p___aliased___macros.html',1,'HAL COMP Aliased Macros maintained for legacy purpose'],['../group___h_a_l___c_o_r_t_e_x___aliased___defines.html',1,'HAL CORTEX Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_r_c___aliased___defines.html',1,'HAL CRC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___a_e_s___aliased___defines.html',1,'HAL CRYP Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_r_y_p___aliased___functions.html',1,'HAL CRYP Aliased Functions maintained for legacy purpose'],['../group___h_a_l___a_e_s___aliased___macros.html',1,'HAL CRYP Aliased Macros maintained for legacy purpose'],['../group___h_a_l___d_a_c___aliased___defines.html',1,'HAL DAC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___d_a_c___aliased___macros.html',1,'HAL DAC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___d_b_g_m_c_u___aliased___macros.html',1,'HAL DBGMCU Aliased Macros maintained for legacy purpose'],['../group___h_a_l___d_c_m_i___aliased___defines.html',1,'HAL DCMI Aliased Defines maintained for legacy purpose'],['../group___h_a_l___d_m_a___aliased___defines.html',1,'HAL DMA Aliased Defines maintained for legacy purpose'],['../group___h_a_l___e_t_h___aliased___defines.html',1,'HAL ETH Aliased Defines maintained for legacy purpose'],['../group___h_a_l___e_t_h___aliased___macros.html',1,'HAL ETH Aliased Macros maintained for legacy purpose'],['../group___h_a_l___f_l_a_s_h___aliased___defines.html',1,'HAL FLASH Aliased Defines maintained for legacy purpose'],['../group___h_a_l___f_l_a_s_h___aliased___functions.html',1,'HAL FLASH Aliased Functions maintained for legacy purpose'],['../group___h_a_l___f_l_a_s_h___aliased___macros.html',1,'HAL FLASH Aliased Macros maintained for legacy purpose'],['../group___h_a_l___aliased___functions.html',1,'HAL Generic Aliased Functions maintained for legacy purpose'],['../group___h_a_l___aliased___macros.html',1,'HAL Generic Aliased Macros maintained for legacy purpose'],['../group___h_a_l___g_p_i_o___aliased___macros.html',1,'HAL GPIO Aliased Macros maintained for legacy purpose'],['../group___h_a_l___h_a_s_h___aliased___functions.html',1,'HAL HASH Aliased Functions maintained for legacy purpose'],['../group___h_a_l___h_r_t_i_m___aliased___functions.html',1,'HAL HRTIM Aliased Functions maintained for legacy purpose'],['../group___h_a_l___h_r_t_i_m___aliased___macros.html',1,'HAL HRTIM Aliased Macros maintained for legacy purpose'],['../group___h_a_l___i2_c___aliased___defines.html',1,'HAL I2C Aliased Defines maintained for legacy purpose'],['../group___h_a_l___i2_c___aliased___functions.html',1,'HAL I2C Aliased Functions maintained for legacy purpose'],['../group___h_a_l___i2_c___aliased___macros.html',1,'HAL I2C Aliased Macros maintained for legacy purpose'],['../group___h_a_l___i2_s___aliased___defines.html',1,'HAL I2S Aliased Defines maintained for legacy purpose'],['../group___h_a_l___i2_s___aliased___macros.html',1,'HAL I2S Aliased Macros maintained for legacy purpose'],['../group___h_a_l___i_r_d_a___aliased___defines.html',1,'HAL IRDA Aliased Defines maintained for legacy purpose'],['../group___h_a_l___i_r_d_a___aliased___macros.html',1,'HAL IRDA Aliased Macros maintained for legacy purpose'],['../group___h_a_l___i_w_d_g___aliased___defines.html',1,'HAL IWDG Aliased Defines maintained for legacy purpose'],['../group___h_a_l___i_w_d_g___aliased___macros.html',1,'HAL IWDG Aliased Macros maintained for legacy purpose'],['../group___h_a_l___j_p_e_g___aliased___macros.html',1,'HAL JPEG Aliased Macros maintained for legacy purpose'],['../group___h_a_l___l_p_t_i_m___aliased___defines.html',1,'HAL LPTIM Aliased Defines maintained for legacy purpose'],['../group___h_a_l___l_p_t_i_m___aliased___macros.html',1,'HAL LPTIM Aliased Macros maintained for legacy purpose'],['../group___h_a_l___l_t_d_c___aliased___functions.html',1,'HAL LTDC Aliased Functions maintained for legacy purpose'],['../group___h_a_l___l_t_d_c___aliased___macros.html',1,'HAL LTDC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___n_a_n_d___aliased___defines.html',1,'HAL NAND Aliased Defines maintained for legacy purpose'],['../group___h_a_l___n_o_r___aliased___defines.html',1,'HAL NOR Aliased Defines maintained for legacy purpose'],['../group___h_a_l___o_p_a_m_p___aliased___defines.html',1,'HAL OPAMP Aliased Defines maintained for legacy purpose'],['../group___h_a_l___o_p_a_m_p___aliased___macros.html',1,'HAL OPAMP Aliased Macros maintained for legacy purpose'],['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html',1,'HAL PCCARD Aliased Defines maintained for legacy purpose'],['../group___h_a_l___p_p_p___aliased___defines.html',1,'HAL PPP Aliased Defines maintained for legacy purpose'],['../group___h_a_l___p_p_p___aliased___functions.html',1,'HAL PPP Aliased Functions maintained for legacy purpose'],['../group___h_a_l___p_p_p___aliased___macros.html',1,'HAL PPP Aliased Macros maintained for legacy purpose'],['../group___h_a_l___p_w_r___aliased___macros.html',1,'HAL PWR Aliased Macros maintained for legacy purpose'],['../group___h_a_l___p_w_r___aliased.html',1,'HAL PWR Aliased maintained for legacy purpose'],['../group___h_a_l___q_s_p_i___aliased___macros.html',1,'HAL QSPI Aliased Macros maintained for legacy purpose'],['../group___h_a_l___r_c_c___aliased.html',1,'HAL RCC Aliased maintained for legacy purpose'],['../group___h_a_l___r_n_g___aliased___macros.html',1,'HAL RNG Aliased Macros maintained for legacy purpose'],['../group___h_a_l___r_t_c___aliased___defines.html',1,'HAL RTC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___r_t_c___aliased___macros.html',1,'HAL RTC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_a_i___aliased___macros.html',1,'HAL SAI Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_d___aliased___macros.html',1,'HAL SD Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___defines.html',1,'HAL SMARTCARD Aliased Defines maintained for legacy purpose'],['../group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___macros.html',1,'HAL SMARTCARD Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_m_b_u_s___aliased___defines.html',1,'HAL SMBUS Aliased Defines maintained for legacy purpose'],['../group___h_a_l___s_m_b_u_s___aliased___functions.html',1,'HAL SMBUS Aliased Functions maintained for legacy purpose'],['../group___h_a_l___s_m_b_u_s___aliased___macros.html',1,'HAL SMBUS Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_p_d_i_f_r_x___aliased___macros.html',1,'HAL SPDIFRX Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_p_i___aliased___defines.html',1,'HAL SPI Aliased Defines maintained for legacy purpose'],['../group___h_a_l___s_p_i___aliased___functions.html',1,'HAL SPI Aliased Functions maintained for legacy purpose'],['../group___h_a_l___s_p_i___aliased___macros.html',1,'HAL SPI Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_y_s_c_f_g___aliased___defines.html',1,'HAL SYSCFG Aliased Defines maintained for legacy purpose'],['../group___h_a_l___t_i_m___aliased___defines.html',1,'HAL TIM Aliased Defines maintained for legacy purpose'],['../group___h_a_l___t_i_m___aliased___functions.html',1,'HAL TIM Aliased Functions maintained for legacy purpose'],['../group___h_a_l___t_i_m___aliased___macros.html',1,'HAL TIM Aliased Macros maintained for legacy purpose'],['../group___h_a_l___t_s_c___aliased___defines.html',1,'HAL TSC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___u_a_r_t___aliased___defines.html',1,'HAL UART Aliased Defines maintained for legacy purpose'],['../group___h_a_l___u_a_r_t___aliased___functions.html',1,'HAL UART Aliased Functions maintained for legacy purpose'],['../group___h_a_l___u_a_r_t___aliased___macros.html',1,'HAL UART Aliased Macros maintained for legacy purpose'],['../group___h_a_l___u_s_a_r_t___aliased___defines.html',1,'HAL USART Aliased Defines maintained for legacy purpose'],['../group___h_a_l___u_s_a_r_t___aliased___macros.html',1,'HAL USART Aliased Macros maintained for legacy purpose'],['../group___h_a_l___u_s_b___aliased___macros.html',1,'HAL USB Aliased Macros maintained for legacy purpose'],['../group___h_a_l___w_w_d_g___aliased___defines.html',1,'HAL WWDG Aliased Defines maintained for legacy purpose'],['../group___l_l___f_m_c___aliased___defines.html',1,'LL FMC Aliased Defines maintained for compatibility purpose'],['../group___l_l___f_s_m_c___aliased___defines.html',1,'LL FSMC Aliased Defines maintained for legacy purpose']]],
  ['putbuff_222',['putbuff',['../structputbuff.html',1,'']]],
  ['pvcoeffs_223',['pvCoeffs',['../structarm__iir__lattice__instance__q15.html#a52866ed127c7b2a8a102e2ed1a2ebab8',1,'arm_iir_lattice_instance_q15::pvCoeffs'],['../structarm__iir__lattice__instance__q31.html#a3d7de56fe9de3458f033a64f14407533',1,'arm_iir_lattice_instance_q31::pvCoeffs'],['../structarm__iir__lattice__instance__f32.html#a0f8815744fade9c580d44277ff802308',1,'arm_iir_lattice_instance_f32::pvCoeffs']]],
  ['pvd_20detection_20level_224',['PWR PVD detection level',['../group___p_w_r___p_v_d__detection__level.html',1,'']]],
  ['pvd_20mode_225',['PWR PVD Mode',['../group___p_w_r___p_v_d___mode.html',1,'']]],
  ['pvd_5firqn_226',['PVD_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'stm32f103xb.h']]],
  ['pvdlevel_227',['PVDLevel',['../struct_p_w_r___p_v_d_type_def.html#abf0db5c2b84ba24ffeedab5cf06bad31',1,'PWR_PVDTypeDef']]],
  ['pwm_20functions_228',['PWM functions',['../group___t_i_m_ex___exported___functions___group3.html',1,'Extended Timer Complementary PWM functions'],['../group___t_i_m___exported___functions___group3.html',1,'TIM PWM functions']]],
  ['pwm_20modes_229',['TIM Output Compare and PWM Modes',['../group___t_i_m___output___compare__and___p_w_m__modes.html',1,'']]],
  ['pwr_230',['PWR',['../group___p_w_r.html',1,'']]],
  ['pwr_20aliased_20macros_20maintained_20for_20legacy_20purpose_231',['HAL PWR Aliased Macros maintained for legacy purpose',['../group___h_a_l___p_w_r___aliased___macros.html',1,'']]],
  ['pwr_20aliased_20maintained_20for_20legacy_20purpose_232',['HAL PWR Aliased maintained for legacy purpose',['../group___h_a_l___p_w_r___aliased.html',1,'']]],
  ['pwr_20exported_20constants_233',['PWR Exported Constants',['../group___p_w_r___exported___constants.html',1,'']]],
  ['pwr_20exported_20functions_234',['PWR Exported Functions',['../group___p_w_r___exported___functions.html',1,'']]],
  ['pwr_20exported_20macros_235',['PWR Exported Macros',['../group___p_w_r___exported___macros.html',1,'']]],
  ['pwr_20exported_20types_236',['PWR Exported Types',['../group___p_w_r___exported___types.html',1,'']]],
  ['pwr_20flag_237',['PWR Flag',['../group___p_w_r___flag.html',1,'']]],
  ['pwr_20private_20macros_238',['PWR Private Macros',['../group___p_w_r___private___macros.html',1,'']]],
  ['pwr_20pvd_20detection_20level_239',['PWR PVD detection level',['../group___p_w_r___p_v_d__detection__level.html',1,'']]],
  ['pwr_20pvd_20mode_240',['PWR PVD Mode',['../group___p_w_r___p_v_d___mode.html',1,'']]],
  ['pwr_20regulator_20state_20in_20sleep_20stop_20mode_241',['PWR Regulator state in SLEEP/STOP mode',['../group___p_w_r___regulator__state__in___s_l_e_e_p___s_t_o_p__mode.html',1,'']]],
  ['pwr_20sleep_20mode_20entry_242',['PWR SLEEP mode entry',['../group___p_w_r___s_l_e_e_p__mode__entry.html',1,'']]],
  ['pwr_20stop_20mode_20entry_243',['PWR STOP mode entry',['../group___p_w_r___s_t_o_p__mode__entry.html',1,'']]],
  ['pwr_20wakeup_20pins_244',['PWR WakeUp Pins',['../group___p_w_r___wake_up___pins.html',1,'']]],
  ['pwr_5fcr_5fcsbf_245',['PWR_CR_CSBF',['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'stm32f103xb.h']]],
  ['pwr_5fcr_5fcsbf_5fmsk_246',['PWR_CR_CSBF_Msk',['../group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'stm32f103xb.h']]],
  ['pwr_5fcr_5fcwuf_247',['PWR_CR_CWUF',['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'stm32f103xb.h']]],
  ['pwr_5fcr_5fcwuf_5fmsk_248',['PWR_CR_CWUF_Msk',['../group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'stm32f103xb.h']]],
  ['pwr_5fcr_5fdbp_249',['PWR_CR_DBP',['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'stm32f103xb.h']]],
  ['pwr_5fcr_5fdbp_5fmsk_250',['PWR_CR_DBP_Msk',['../group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'stm32f103xb.h']]],
  ['pwr_5fcr_5flpds_251',['PWR_CR_LPDS',['../group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66',1,'stm32f103xb.h']]],
  ['pwr_5fcr_5flpds_5fmsk_252',['PWR_CR_LPDS_Msk',['../group___peripheral___registers___bits___definition.html#ga15a3e5d29f5816a97918b938fe9882d8',1,'stm32f103xb.h']]],
  ['pwr_5fcr_5fpdds_253',['PWR_CR_PDDS',['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'stm32f103xb.h']]],
  ['pwr_5fcr_5fpdds_5fmsk_254',['PWR_CR_PDDS_Msk',['../group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'stm32f103xb.h']]],
  ['pwr_5fcr_5fpls_255',['PWR_CR_PLS',['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'stm32f103xb.h']]],
  ['pwr_5fcr_5fpls_5f0_256',['PWR_CR_PLS_0',['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'stm32f103xb.h']]],
  ['pwr_5fcr_5fpls_5f1_257',['PWR_CR_PLS_1',['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'stm32f103xb.h']]],
  ['pwr_5fcr_5fpls_5f2_258',['PWR_CR_PLS_2',['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'stm32f103xb.h']]],
  ['pwr_5fcr_5fpls_5flev0_259',['PWR_CR_PLS_LEV0',['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'stm32f103xb.h']]],
  ['pwr_5fcr_5fpls_5flev1_260',['PWR_CR_PLS_LEV1',['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'stm32f103xb.h']]],
  ['pwr_5fcr_5fpls_5flev2_261',['PWR_CR_PLS_LEV2',['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'stm32f103xb.h']]],
  ['pwr_5fcr_5fpls_5flev3_262',['PWR_CR_PLS_LEV3',['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'stm32f103xb.h']]],
  ['pwr_5fcr_5fpls_5flev4_263',['PWR_CR_PLS_LEV4',['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'stm32f103xb.h']]],
  ['pwr_5fcr_5fpls_5flev5_264',['PWR_CR_PLS_LEV5',['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'stm32f103xb.h']]],
  ['pwr_5fcr_5fpls_5flev6_265',['PWR_CR_PLS_LEV6',['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'stm32f103xb.h']]],
  ['pwr_5fcr_5fpls_5flev7_266',['PWR_CR_PLS_LEV7',['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'stm32f103xb.h']]],
  ['pwr_5fcr_5fpls_5fmsk_267',['PWR_CR_PLS_Msk',['../group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'stm32f103xb.h']]],
  ['pwr_5fcr_5fpvde_268',['PWR_CR_PVDE',['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'stm32f103xb.h']]],
  ['pwr_5fcr_5fpvde_5fmsk_269',['PWR_CR_PVDE_Msk',['../group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'stm32f103xb.h']]],
  ['pwr_5fcsr_5fewup_270',['PWR_CSR_EWUP',['../group___peripheral___registers___bits___definition.html#ga7ac8c15a08bbee754ea720b0d4a4f580',1,'stm32f103xb.h']]],
  ['pwr_5fcsr_5fewup_5fmsk_271',['PWR_CSR_EWUP_Msk',['../group___peripheral___registers___bits___definition.html#gac0b862445449f084acf74d1105f687da',1,'stm32f103xb.h']]],
  ['pwr_5fcsr_5fpvdo_272',['PWR_CSR_PVDO',['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'stm32f103xb.h']]],
  ['pwr_5fcsr_5fpvdo_5fmsk_273',['PWR_CSR_PVDO_Msk',['../group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'stm32f103xb.h']]],
  ['pwr_5fcsr_5fsbf_274',['PWR_CSR_SBF',['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'stm32f103xb.h']]],
  ['pwr_5fcsr_5fsbf_5fmsk_275',['PWR_CSR_SBF_Msk',['../group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'stm32f103xb.h']]],
  ['pwr_5fcsr_5fwuf_276',['PWR_CSR_WUF',['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'stm32f103xb.h']]],
  ['pwr_5fcsr_5fwuf_5fmsk_277',['PWR_CSR_WUF_Msk',['../group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24',1,'stm32f103xb.h']]],
  ['pwr_5fexti_5fline_5fpvd_278',['PWR_EXTI_LINE_PVD',['../group___p_w_r___private___constants.html#ga43a49255649e03d2d2b6b12c5c379d2b',1,'stm32f1xx_hal_pwr.h']]],
  ['pwr_5fprivate_5fconstants_279',['PWR_Private_Constants',['../group___p_w_r___private___constants.html',1,'']]],
  ['pwr_5fpvd_5fmode_5fevent_5ffalling_280',['PWR_PVD_MODE_EVENT_FALLING',['../group___p_w_r___p_v_d___mode.html#gaaedbe45f1a1ea6c30af6ac51abae0cae',1,'stm32f1xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fevent_5frising_281',['PWR_PVD_MODE_EVENT_RISING',['../group___p_w_r___p_v_d___mode.html#ga1a946b01887aa886de329a92c3ab0dd4',1,'stm32f1xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fevent_5frising_5ffalling_282',['PWR_PVD_MODE_EVENT_RISING_FALLING',['../group___p_w_r___p_v_d___mode.html#ga7455387c8e9049f9f66b46423d4f4091',1,'stm32f1xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fit_5ffalling_283',['PWR_PVD_MODE_IT_FALLING',['../group___p_w_r___p_v_d___mode.html#gab600a54f3a588de836cfe4b727ab8a53',1,'stm32f1xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fit_5frising_284',['PWR_PVD_MODE_IT_RISING',['../group___p_w_r___p_v_d___mode.html#ga102d7b8354419990a2a780f61cd020a6',1,'stm32f1xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fit_5frising_5ffalling_285',['PWR_PVD_MODE_IT_RISING_FALLING',['../group___p_w_r___p_v_d___mode.html#gac531fbf14457e6595505354fad521b67',1,'stm32f1xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fnormal_286',['PWR_PVD_MODE_NORMAL',['../group___p_w_r___p_v_d___mode.html#ga3a4bf701a36a14a4edf4dc5a28153277',1,'stm32f1xx_hal_pwr.h']]],
  ['pwr_5fpvdtypedef_287',['PWR_PVDTypeDef',['../struct_p_w_r___p_v_d_type_def.html',1,'']]],
  ['pwr_5ftypedef_288',['PWR_TypeDef',['../struct_p_w_r___type_def.html',1,'']]],
  ['pydata_289',['pYData',['../structarm__linear__interp__instance__f32.html#af1489866b69eb5db1e0afeb24c7b01e9',1,'arm_linear_interp_instance_f32']]]
];
