# Power and Reset Sequencer Testbench

## Task Contract

Write one top-level Spectre testbench that verifies the public contract of the
supplied read-only `Power and Reset Sequencer` DUT. The evaluator runs the same submitted bytes
against the correct DUT and five anonymous semantic negative DUTs. Your
testbench must accept the correct DUT and expose all five behavioral faults.

## Public Verilog-A Interface

- Artifact `power_reset_seq_top.va`:
  - Module `power_reset_seq_top` (entry)
    - position 0: `vdd_sense` (input, electrical)
    - position 1: `clk` (input, electrical)
    - position 2: `rst_n_ext` (input, electrical)
    - position 3: `enable_req` (input, electrical)
    - position 4: `por_n` (output, electrical)
    - position 5: `rst_n_core` (output, electrical)
    - position 6: `en_ana` (output, electrical)
    - position 7: `en_dig` (output, electrical)
    - position 8: `ready` (output, electrical)
- Artifact `por_detector.va`:
  - Module `por_detector` (required_submodule)
    - position 0: `vdd_sense` (input, electrical)
    - position 1: `clk` (input, electrical)
    - position 2: `rst_n_ext` (input, electrical)
    - position 3: `por_n` (output, electrical)
- Artifact `reset_synchronizer.va`:
  - Module `reset_synchronizer` (required_submodule)
    - position 0: `clk` (input, electrical)
    - position 1: `por_n` (input, electrical)
    - position 2: `enable_req` (input, electrical)
    - position 3: `rst_n_core` (output, electrical)
- Artifact `enable_sequencer.va`:
  - Module `enable_sequencer` (required_submodule)
    - position 0: `clk` (input, electrical)
    - position 1: `rst_n_core` (input, electrical)
    - position 2: `en_ana` (output, electrical)
    - position 3: `en_dig` (output, electrical)
- Artifact `ready_flag.va`:
  - Module `ready_flag` (required_submodule)
    - position 0: `clk` (input, electrical)
    - position 1: `en_ana` (input, electrical)
    - position 2: `en_dig` (input, electrical)
    - position 3: `ready` (output, electrical)

Stable public Spectre binding:

The submitted `testbench.scs` must use the supplied DUT through this public binding:

- Include paths: `./dut/power_reset_seq_top.va`, `./dut/por_detector.va`, `./dut/reset_synchronizer.va`, `./dut/enable_sequencer.va`, `./dut/ready_flag.va`
- DUT instance: `XDUT (vdd_sense clk rst_n_ext enable_req por_n rst_n_core en_ana en_dig ready) power_reset_seq_top`
- Required saved public traces: `vdd_sense`, `clk`, `rst_n_ext`, `enable_req`, `por_n`, `rst_n_core`, `en_ana`, `en_dig`, `ready`
- Use one bounded transient analysis with a finite positive stop time.

You must design the stimulus yourself. Save traces as bare public signal names
(for example `clk`, not suffixed or hierarchical forms such as `clk:V` or
`XDUT.clk`). Do not redefine the DUT, drive DUT output nets, save
hierarchical/private nodes, or use checker/gold/internal files.

## Public Parameter Contract

- `power_reset_seq_top.vhi` defaults to `0.9` V; valid range: finite and consistent with the declared rail domain; overrides vhi for this module.
- `power_reset_seq_top.vlo` defaults to `0.0` V; valid range: finite and consistent with the declared rail domain; overrides vlo for this module.
- `power_reset_seq_top.vpor` defaults to `0.72` V; valid range: finite and consistent with the declared rail domain; overrides vpor for this module.
- `power_reset_seq_top.vth` defaults to `0.45` V; valid range: finite and consistent with the declared rail domain; overrides vth for this module.
- `power_reset_seq_top.tr` defaults to `200e-12` s; valid range: tr > 0; overrides tr for this module.
- `por_detector.vhi` defaults to `0.9` V; valid range: finite and consistent with the declared rail domain; overrides vhi for this module.
- `por_detector.vlo` defaults to `0.0` V; valid range: finite and consistent with the declared rail domain; overrides vlo for this module.
- `por_detector.vpor` defaults to `0.72` V; valid range: finite and consistent with the declared rail domain; overrides vpor for this module.
- `por_detector.vth` defaults to `0.45` V; valid range: finite and consistent with the declared rail domain; overrides vth for this module.
- `por_detector.tr` defaults to `200e-12` s; valid range: tr > 0; overrides tr for this module.
- `reset_synchronizer.vhi` defaults to `0.9` V; valid range: finite and consistent with the declared rail domain; overrides vhi for this module.
- `reset_synchronizer.vlo` defaults to `0.0` V; valid range: finite and consistent with the declared rail domain; overrides vlo for this module.
- `reset_synchronizer.vth` defaults to `0.45` V; valid range: finite and consistent with the declared rail domain; overrides vth for this module.
- `reset_synchronizer.tr` defaults to `200e-12` s; valid range: tr > 0; overrides tr for this module.
- `enable_sequencer.vhi` defaults to `0.9` V; valid range: finite and consistent with the declared rail domain; overrides vhi for this module.
- `enable_sequencer.vlo` defaults to `0.0` V; valid range: finite and consistent with the declared rail domain; overrides vlo for this module.
- `enable_sequencer.vth` defaults to `0.45` V; valid range: finite and consistent with the declared rail domain; overrides vth for this module.
- `enable_sequencer.tr` defaults to `200e-12` s; valid range: tr > 0; overrides tr for this module.
- `ready_flag.vhi` defaults to `0.9` V; valid range: finite and consistent with the declared rail domain; overrides vhi for this module.
- `ready_flag.vlo` defaults to `0.0` V; valid range: finite and consistent with the declared rail domain; overrides vlo for this module.
- `ready_flag.vth` defaults to `0.45` V; valid range: finite and consistent with the declared rail domain; overrides vth for this module.
- `ready_flag.tr` defaults to `200e-12` s; valid range: tr > 0; overrides tr for this module.


## Required Behavior

Create stimulus and save traces sufficient for the fixed evaluator oracle to check:

- `P_PWR_ASYNC_CLEAR`: exercise and make observable: External reset or a brownout clears por_n, core reset release, enables, and ready without waiting for sequence completion. Required traces: `time`, `vdd_sense`, `rst_n_ext`, `por_n`, `rst_n_core`, `en_ana`, `en_dig`, `ready`.
- `P_PWR_POR_DEBOUNCE`: exercise and make observable: por_n asserts only after two consecutive good-power rising clock edges. Required traces: `time`, `vdd_sense`, `clk`, `rst_n_ext`, `por_n`.
- `P_PWR_SEQUENCE_ORDER`: exercise and make observable: With power good and enable requested, rst_n_core, en_ana, and en_dig release on successive rising clock edges. Required traces: `time`, `vdd_sense`, `clk`, `rst_n_ext`, `enable_req`, `por_n`, `rst_n_core`, `en_ana`, `en_dig`.
- `P_PWR_READY_DELAY`: exercise and make observable: ready asserts one rising clock after both enables are high. Required traces: `time`, `clk`, `en_ana`, `en_dig`, `ready`.

Use any deterministic stimulus layout that makes every required public behavior
observable. Exact event counts, absolute event times, sample density, and
reference-deck ordering are not part of the contract unless stated explicitly
above.


The following canonical public behavior is normative for this derived form:

- `por_detector` drives `por_n` high only after `vdd_sense` has been above `vpor` for two consecutive rising `clk` edges while `rst_n_ext` is high.
- When power is not good or external reset is low, drive all outputs low and restart the sequence.
- After `por_n` is high and `enable_req` is high, `reset_synchronizer` releases `rst_n_core` on the next rising `clk` edge.
- `enable_sequencer` then asserts `en_ana` one clock after core reset release and `en_dig` one clock after `en_ana`.
- `ready_flag` asserts `ready` one clock after both enables are high.
- If `vdd_sense` drops below `vpor` or `rst_n_ext` goes low, all outputs must return low without waiting for the sequence to finish.


The required trace names are: `time`, `vdd_sense`, `clk`, `rst_n_ext`, `enable_req`, `por_n`, `rst_n_core`, `en_ana`, `en_dig`, `ready`.

## Modeling Constraints

- Submit one self-contained top-level transient `.scs` file.
- Use only the declared `./dut/...` source paths and public DUT interfaces.
- Do not redefine the DUT, drive declared DUT outputs, inspect private internals,
  access undeclared files, or emit a self-reported result.
- Missing traces, setup errors, and invalid runs do not count as behavioral kills.

## Output Contract

Return exactly one artifact named `testbench.scs`. Do not return a DUT,
checker, script, data file, waveform, or auxiliary deck.
