Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c3cad44807d14740b04ad365fdc0e6a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot PPS_uart_sim_func_synth xil_defaultlib.PPS_uart_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.PPS_Delay
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.PWM_Gen
Compiling module xil_defaultlib.PWM_Gen_0
Compiling module xil_defaultlib.PPS_Delay_1
Compiling module xil_defaultlib.PPS_Delay_2
Compiling module xil_defaultlib.PPS_Delay_3
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.PPS_delay_Uart
Compiling module xil_defaultlib.PPS_uart_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot PPS_uart_sim_func_synth
