<!DOCTYPE html>
<html><head><title>joekychen/linux » include › linux › mlx4 › device.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>device.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (c) 2006, 2007 Cisco Systems, Inc.  All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This software is available to you under a choice of one of two</span>
<span class="cm"> * licenses.  You may choose to be licensed under the terms of the GNU</span>
<span class="cm"> * General Public License (GPL) Version 2, available from the file</span>
<span class="cm"> * COPYING in the main directory of this source tree, or the</span>
<span class="cm"> * OpenIB.org BSD license below:</span>
<span class="cm"> *</span>
<span class="cm"> *     Redistribution and use in source and binary forms, with or</span>
<span class="cm"> *     without modification, are permitted provided that the following</span>
<span class="cm"> *     conditions are met:</span>
<span class="cm"> *</span>
<span class="cm"> *	- Redistributions of source code must retain the above</span>
<span class="cm"> *	  copyright notice, this list of conditions and the following</span>
<span class="cm"> *	  disclaimer.</span>
<span class="cm"> *</span>
<span class="cm"> *	- Redistributions in binary form must reproduce the above</span>
<span class="cm"> *	  copyright notice, this list of conditions and the following</span>
<span class="cm"> *	  disclaimer in the documentation and/or other materials</span>
<span class="cm"> *	  provided with the distribution.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND,</span>
<span class="cm"> * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</span>
<span class="cm"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND</span>
<span class="cm"> * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS</span>
<span class="cm"> * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN</span>
<span class="cm"> * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN</span>
<span class="cm"> * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE</span>
<span class="cm"> * SOFTWARE.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef MLX4_DEVICE_H</span>
<span class="cp">#define MLX4_DEVICE_H</span>

<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/completion.h&gt;</span>
<span class="cp">#include &lt;linux/radix-tree.h&gt;</span>

<span class="cp">#include &lt;linux/atomic.h&gt;</span>

<span class="cp">#define MAX_MSIX_P_PORT		17</span>
<span class="cp">#define MAX_MSIX		64</span>
<span class="cp">#define MSIX_LEGACY_SZ		4</span>
<span class="cp">#define MIN_MSIX_P_PORT		5</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">MLX4_FLAG_MSI_X</span>		<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">MLX4_FLAG_OLD_PORT_CMDS</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">MLX4_FLAG_MASTER</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">MLX4_FLAG_SLAVE</span>		<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">,</span>
	<span class="n">MLX4_FLAG_SRIOV</span>		<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">MLX4_MAX_PORTS</span>		<span class="o">=</span> <span class="mi">2</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">MLX4_BOARD_ID_LEN</span> <span class="o">=</span> <span class="mi">64</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">MLX4_MAX_NUM_PF</span>		<span class="o">=</span> <span class="mi">16</span><span class="p">,</span>
	<span class="n">MLX4_MAX_NUM_VF</span>		<span class="o">=</span> <span class="mi">64</span><span class="p">,</span>
	<span class="n">MLX4_MFUNC_MAX</span>		<span class="o">=</span> <span class="mi">80</span><span class="p">,</span>
	<span class="n">MLX4_MAX_EQ_NUM</span>		<span class="o">=</span> <span class="mi">1024</span><span class="p">,</span>
	<span class="n">MLX4_MFUNC_EQ_NUM</span>	<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="n">MLX4_MFUNC_MAX_EQES</span>     <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="n">MLX4_MFUNC_EQE_MASK</span>     <span class="o">=</span> <span class="p">(</span><span class="n">MLX4_MFUNC_MAX_EQES</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">MLX4_DEV_CAP_FLAG_RC</span>		<span class="o">=</span> <span class="mi">1LL</span> <span class="o">&lt;&lt;</span>  <span class="mi">0</span><span class="p">,</span>
	<span class="n">MLX4_DEV_CAP_FLAG_UC</span>		<span class="o">=</span> <span class="mi">1LL</span> <span class="o">&lt;&lt;</span>  <span class="mi">1</span><span class="p">,</span>
	<span class="n">MLX4_DEV_CAP_FLAG_UD</span>		<span class="o">=</span> <span class="mi">1LL</span> <span class="o">&lt;&lt;</span>  <span class="mi">2</span><span class="p">,</span>
	<span class="n">MLX4_DEV_CAP_FLAG_XRC</span>		<span class="o">=</span> <span class="mi">1LL</span> <span class="o">&lt;&lt;</span>  <span class="mi">3</span><span class="p">,</span>
	<span class="n">MLX4_DEV_CAP_FLAG_SRQ</span>		<span class="o">=</span> <span class="mi">1LL</span> <span class="o">&lt;&lt;</span>  <span class="mi">6</span><span class="p">,</span>
	<span class="n">MLX4_DEV_CAP_FLAG_IPOIB_CSUM</span>	<span class="o">=</span> <span class="mi">1LL</span> <span class="o">&lt;&lt;</span>  <span class="mi">7</span><span class="p">,</span>
	<span class="n">MLX4_DEV_CAP_FLAG_BAD_PKEY_CNTR</span>	<span class="o">=</span> <span class="mi">1LL</span> <span class="o">&lt;&lt;</span>  <span class="mi">8</span><span class="p">,</span>
	<span class="n">MLX4_DEV_CAP_FLAG_BAD_QKEY_CNTR</span>	<span class="o">=</span> <span class="mi">1LL</span> <span class="o">&lt;&lt;</span>  <span class="mi">9</span><span class="p">,</span>
	<span class="n">MLX4_DEV_CAP_FLAG_DPDP</span>		<span class="o">=</span> <span class="mi">1LL</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">,</span>
	<span class="n">MLX4_DEV_CAP_FLAG_BLH</span>		<span class="o">=</span> <span class="mi">1LL</span> <span class="o">&lt;&lt;</span> <span class="mi">15</span><span class="p">,</span>
	<span class="n">MLX4_DEV_CAP_FLAG_MEM_WINDOW</span>	<span class="o">=</span> <span class="mi">1LL</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">,</span>
	<span class="n">MLX4_DEV_CAP_FLAG_APM</span>		<span class="o">=</span> <span class="mi">1LL</span> <span class="o">&lt;&lt;</span> <span class="mi">17</span><span class="p">,</span>
	<span class="n">MLX4_DEV_CAP_FLAG_ATOMIC</span>	<span class="o">=</span> <span class="mi">1LL</span> <span class="o">&lt;&lt;</span> <span class="mi">18</span><span class="p">,</span>
	<span class="n">MLX4_DEV_CAP_FLAG_RAW_MCAST</span>	<span class="o">=</span> <span class="mi">1LL</span> <span class="o">&lt;&lt;</span> <span class="mi">19</span><span class="p">,</span>
	<span class="n">MLX4_DEV_CAP_FLAG_UD_AV_PORT</span>	<span class="o">=</span> <span class="mi">1LL</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">,</span>
	<span class="n">MLX4_DEV_CAP_FLAG_UD_MCAST</span>	<span class="o">=</span> <span class="mi">1LL</span> <span class="o">&lt;&lt;</span> <span class="mi">21</span><span class="p">,</span>
	<span class="n">MLX4_DEV_CAP_FLAG_IBOE</span>		<span class="o">=</span> <span class="mi">1LL</span> <span class="o">&lt;&lt;</span> <span class="mi">30</span><span class="p">,</span>
	<span class="n">MLX4_DEV_CAP_FLAG_UC_LOOPBACK</span>	<span class="o">=</span> <span class="mi">1LL</span> <span class="o">&lt;&lt;</span> <span class="mi">32</span><span class="p">,</span>
	<span class="n">MLX4_DEV_CAP_FLAG_FCS_KEEP</span>	<span class="o">=</span> <span class="mi">1LL</span> <span class="o">&lt;&lt;</span> <span class="mi">34</span><span class="p">,</span>
	<span class="n">MLX4_DEV_CAP_FLAG_WOL_PORT1</span>	<span class="o">=</span> <span class="mi">1LL</span> <span class="o">&lt;&lt;</span> <span class="mi">37</span><span class="p">,</span>
	<span class="n">MLX4_DEV_CAP_FLAG_WOL_PORT2</span>	<span class="o">=</span> <span class="mi">1LL</span> <span class="o">&lt;&lt;</span> <span class="mi">38</span><span class="p">,</span>
	<span class="n">MLX4_DEV_CAP_FLAG_UDP_RSS</span>	<span class="o">=</span> <span class="mi">1LL</span> <span class="o">&lt;&lt;</span> <span class="mi">40</span><span class="p">,</span>
	<span class="n">MLX4_DEV_CAP_FLAG_VEP_UC_STEER</span>	<span class="o">=</span> <span class="mi">1LL</span> <span class="o">&lt;&lt;</span> <span class="mi">41</span><span class="p">,</span>
	<span class="n">MLX4_DEV_CAP_FLAG_VEP_MC_STEER</span>	<span class="o">=</span> <span class="mi">1LL</span> <span class="o">&lt;&lt;</span> <span class="mi">42</span><span class="p">,</span>
	<span class="n">MLX4_DEV_CAP_FLAG_COUNTERS</span>	<span class="o">=</span> <span class="mi">1LL</span> <span class="o">&lt;&lt;</span> <span class="mi">48</span><span class="p">,</span>
	<span class="n">MLX4_DEV_CAP_FLAG_SENSE_SUPPORT</span>	<span class="o">=</span> <span class="mi">1LL</span> <span class="o">&lt;&lt;</span> <span class="mi">55</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">MLX4_DEV_CAP_FLAG2_RSS</span>			<span class="o">=</span> <span class="mi">1LL</span> <span class="o">&lt;&lt;</span>  <span class="mi">0</span><span class="p">,</span>
	<span class="n">MLX4_DEV_CAP_FLAG2_RSS_TOP</span>		<span class="o">=</span> <span class="mi">1LL</span> <span class="o">&lt;&lt;</span>  <span class="mi">1</span><span class="p">,</span>
	<span class="n">MLX4_DEV_CAP_FLAG2_RSS_XOR</span>		<span class="o">=</span> <span class="mi">1LL</span> <span class="o">&lt;&lt;</span>  <span class="mi">2</span>
<span class="p">};</span>

<span class="cp">#define MLX4_ATTR_EXTENDED_PORT_INFO	cpu_to_be16(0xff90)</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">MLX4_BMME_FLAG_LOCAL_INV</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span>  <span class="mi">6</span><span class="p">,</span>
	<span class="n">MLX4_BMME_FLAG_REMOTE_INV</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span>  <span class="mi">7</span><span class="p">,</span>
	<span class="n">MLX4_BMME_FLAG_TYPE_2_WIN</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span>  <span class="mi">9</span><span class="p">,</span>
	<span class="n">MLX4_BMME_FLAG_RESERVED_LKEY</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">,</span>
	<span class="n">MLX4_BMME_FLAG_FAST_REG_WR</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">mlx4_event</span> <span class="p">{</span>
	<span class="n">MLX4_EVENT_TYPE_COMP</span>		   <span class="o">=</span> <span class="mh">0x00</span><span class="p">,</span>
	<span class="n">MLX4_EVENT_TYPE_PATH_MIG</span>	   <span class="o">=</span> <span class="mh">0x01</span><span class="p">,</span>
	<span class="n">MLX4_EVENT_TYPE_COMM_EST</span>	   <span class="o">=</span> <span class="mh">0x02</span><span class="p">,</span>
	<span class="n">MLX4_EVENT_TYPE_SQ_DRAINED</span>	   <span class="o">=</span> <span class="mh">0x03</span><span class="p">,</span>
	<span class="n">MLX4_EVENT_TYPE_SRQ_QP_LAST_WQE</span>	   <span class="o">=</span> <span class="mh">0x13</span><span class="p">,</span>
	<span class="n">MLX4_EVENT_TYPE_SRQ_LIMIT</span>	   <span class="o">=</span> <span class="mh">0x14</span><span class="p">,</span>
	<span class="n">MLX4_EVENT_TYPE_CQ_ERROR</span>	   <span class="o">=</span> <span class="mh">0x04</span><span class="p">,</span>
	<span class="n">MLX4_EVENT_TYPE_WQ_CATAS_ERROR</span>	   <span class="o">=</span> <span class="mh">0x05</span><span class="p">,</span>
	<span class="n">MLX4_EVENT_TYPE_EEC_CATAS_ERROR</span>	   <span class="o">=</span> <span class="mh">0x06</span><span class="p">,</span>
	<span class="n">MLX4_EVENT_TYPE_PATH_MIG_FAILED</span>	   <span class="o">=</span> <span class="mh">0x07</span><span class="p">,</span>
	<span class="n">MLX4_EVENT_TYPE_WQ_INVAL_REQ_ERROR</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="n">MLX4_EVENT_TYPE_WQ_ACCESS_ERROR</span>	   <span class="o">=</span> <span class="mh">0x11</span><span class="p">,</span>
	<span class="n">MLX4_EVENT_TYPE_SRQ_CATAS_ERROR</span>	   <span class="o">=</span> <span class="mh">0x12</span><span class="p">,</span>
	<span class="n">MLX4_EVENT_TYPE_LOCAL_CATAS_ERROR</span>  <span class="o">=</span> <span class="mh">0x08</span><span class="p">,</span>
	<span class="n">MLX4_EVENT_TYPE_PORT_CHANGE</span>	   <span class="o">=</span> <span class="mh">0x09</span><span class="p">,</span>
	<span class="n">MLX4_EVENT_TYPE_EQ_OVERFLOW</span>	   <span class="o">=</span> <span class="mh">0x0f</span><span class="p">,</span>
	<span class="n">MLX4_EVENT_TYPE_ECC_DETECT</span>	   <span class="o">=</span> <span class="mh">0x0e</span><span class="p">,</span>
	<span class="n">MLX4_EVENT_TYPE_CMD</span>		   <span class="o">=</span> <span class="mh">0x0a</span><span class="p">,</span>
	<span class="n">MLX4_EVENT_TYPE_VEP_UPDATE</span>	   <span class="o">=</span> <span class="mh">0x19</span><span class="p">,</span>
	<span class="n">MLX4_EVENT_TYPE_COMM_CHANNEL</span>	   <span class="o">=</span> <span class="mh">0x18</span><span class="p">,</span>
	<span class="n">MLX4_EVENT_TYPE_FATAL_WARNING</span>	   <span class="o">=</span> <span class="mh">0x1b</span><span class="p">,</span>
	<span class="n">MLX4_EVENT_TYPE_FLR_EVENT</span>	   <span class="o">=</span> <span class="mh">0x1c</span><span class="p">,</span>
	<span class="n">MLX4_EVENT_TYPE_NONE</span>		   <span class="o">=</span> <span class="mh">0xff</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">MLX4_PORT_CHANGE_SUBTYPE_DOWN</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">MLX4_PORT_CHANGE_SUBTYPE_ACTIVE</span>	<span class="o">=</span> <span class="mi">4</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">MLX4_FATAL_WARNING_SUBTYPE_WARMING</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">MLX4_PERM_LOCAL_READ</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">,</span>
	<span class="n">MLX4_PERM_LOCAL_WRITE</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">,</span>
	<span class="n">MLX4_PERM_REMOTE_READ</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">,</span>
	<span class="n">MLX4_PERM_REMOTE_WRITE</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">13</span><span class="p">,</span>
	<span class="n">MLX4_PERM_ATOMIC</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">MLX4_OPCODE_NOP</span>			<span class="o">=</span> <span class="mh">0x00</span><span class="p">,</span>
	<span class="n">MLX4_OPCODE_SEND_INVAL</span>		<span class="o">=</span> <span class="mh">0x01</span><span class="p">,</span>
	<span class="n">MLX4_OPCODE_RDMA_WRITE</span>		<span class="o">=</span> <span class="mh">0x08</span><span class="p">,</span>
	<span class="n">MLX4_OPCODE_RDMA_WRITE_IMM</span>	<span class="o">=</span> <span class="mh">0x09</span><span class="p">,</span>
	<span class="n">MLX4_OPCODE_SEND</span>		<span class="o">=</span> <span class="mh">0x0a</span><span class="p">,</span>
	<span class="n">MLX4_OPCODE_SEND_IMM</span>		<span class="o">=</span> <span class="mh">0x0b</span><span class="p">,</span>
	<span class="n">MLX4_OPCODE_LSO</span>			<span class="o">=</span> <span class="mh">0x0e</span><span class="p">,</span>
	<span class="n">MLX4_OPCODE_RDMA_READ</span>		<span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="n">MLX4_OPCODE_ATOMIC_CS</span>		<span class="o">=</span> <span class="mh">0x11</span><span class="p">,</span>
	<span class="n">MLX4_OPCODE_ATOMIC_FA</span>		<span class="o">=</span> <span class="mh">0x12</span><span class="p">,</span>
	<span class="n">MLX4_OPCODE_MASKED_ATOMIC_CS</span>	<span class="o">=</span> <span class="mh">0x14</span><span class="p">,</span>
	<span class="n">MLX4_OPCODE_MASKED_ATOMIC_FA</span>	<span class="o">=</span> <span class="mh">0x15</span><span class="p">,</span>
	<span class="n">MLX4_OPCODE_BIND_MW</span>		<span class="o">=</span> <span class="mh">0x18</span><span class="p">,</span>
	<span class="n">MLX4_OPCODE_FMR</span>			<span class="o">=</span> <span class="mh">0x19</span><span class="p">,</span>
	<span class="n">MLX4_OPCODE_LOCAL_INVAL</span>		<span class="o">=</span> <span class="mh">0x1b</span><span class="p">,</span>
	<span class="n">MLX4_OPCODE_CONFIG_CMD</span>		<span class="o">=</span> <span class="mh">0x1f</span><span class="p">,</span>

	<span class="n">MLX4_RECV_OPCODE_RDMA_WRITE_IMM</span>	<span class="o">=</span> <span class="mh">0x00</span><span class="p">,</span>
	<span class="n">MLX4_RECV_OPCODE_SEND</span>		<span class="o">=</span> <span class="mh">0x01</span><span class="p">,</span>
	<span class="n">MLX4_RECV_OPCODE_SEND_IMM</span>	<span class="o">=</span> <span class="mh">0x02</span><span class="p">,</span>
	<span class="n">MLX4_RECV_OPCODE_SEND_INVAL</span>	<span class="o">=</span> <span class="mh">0x03</span><span class="p">,</span>

	<span class="n">MLX4_CQE_OPCODE_ERROR</span>		<span class="o">=</span> <span class="mh">0x1e</span><span class="p">,</span>
	<span class="n">MLX4_CQE_OPCODE_RESIZE</span>		<span class="o">=</span> <span class="mh">0x16</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">MLX4_STAT_RATE_OFFSET</span>	<span class="o">=</span> <span class="mi">5</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">mlx4_protocol</span> <span class="p">{</span>
	<span class="n">MLX4_PROT_IB_IPV6</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">MLX4_PROT_ETH</span><span class="p">,</span>
	<span class="n">MLX4_PROT_IB_IPV4</span><span class="p">,</span>
	<span class="n">MLX4_PROT_FCOE</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">MLX4_MTT_FLAG_PRESENT</span>		<span class="o">=</span> <span class="mi">1</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">mlx4_qp_region</span> <span class="p">{</span>
	<span class="n">MLX4_QP_REGION_FW</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">MLX4_QP_REGION_ETH_ADDR</span><span class="p">,</span>
	<span class="n">MLX4_QP_REGION_FC_ADDR</span><span class="p">,</span>
	<span class="n">MLX4_QP_REGION_FC_EXCH</span><span class="p">,</span>
	<span class="n">MLX4_NUM_QP_REGION</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">mlx4_port_type</span> <span class="p">{</span>
	<span class="n">MLX4_PORT_TYPE_NONE</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">MLX4_PORT_TYPE_IB</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">MLX4_PORT_TYPE_ETH</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">MLX4_PORT_TYPE_AUTO</span>	<span class="o">=</span> <span class="mi">3</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">mlx4_special_vlan_idx</span> <span class="p">{</span>
	<span class="n">MLX4_NO_VLAN_IDX</span>        <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">MLX4_VLAN_MISS_IDX</span><span class="p">,</span>
	<span class="n">MLX4_VLAN_REGULAR</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">mlx4_steer_type</span> <span class="p">{</span>
	<span class="n">MLX4_MC_STEER</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">MLX4_UC_STEER</span><span class="p">,</span>
	<span class="n">MLX4_NUM_STEERS</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">MLX4_NUM_FEXCH</span>          <span class="o">=</span> <span class="mi">64</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">MLX4_MAX_FAST_REG_PAGES</span> <span class="o">=</span> <span class="mi">511</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u64</span> <span class="nf">mlx4_fw_ver</span><span class="p">(</span><span class="n">u64</span> <span class="n">major</span><span class="p">,</span> <span class="n">u64</span> <span class="n">minor</span><span class="p">,</span> <span class="n">u64</span> <span class="n">subminor</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">major</span> <span class="o">&lt;&lt;</span> <span class="mi">32</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">minor</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="n">subminor</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">mlx4_phys_caps</span> <span class="p">{</span>
	<span class="n">u32</span>			<span class="n">num_phys_eqs</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mlx4_caps</span> <span class="p">{</span>
	<span class="n">u64</span>			<span class="n">fw_ver</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">function</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">num_ports</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">vl_cap</span><span class="p">[</span><span class="n">MLX4_MAX_PORTS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="kt">int</span>			<span class="n">ib_mtu_cap</span><span class="p">[</span><span class="n">MLX4_MAX_PORTS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="n">__be32</span>			<span class="n">ib_port_def_cap</span><span class="p">[</span><span class="n">MLX4_MAX_PORTS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="n">u64</span>			<span class="n">def_mac</span><span class="p">[</span><span class="n">MLX4_MAX_PORTS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="kt">int</span>			<span class="n">eth_mtu_cap</span><span class="p">[</span><span class="n">MLX4_MAX_PORTS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="kt">int</span>			<span class="n">gid_table_len</span><span class="p">[</span><span class="n">MLX4_MAX_PORTS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="kt">int</span>			<span class="n">pkey_table_len</span><span class="p">[</span><span class="n">MLX4_MAX_PORTS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="kt">int</span>			<span class="n">trans_type</span><span class="p">[</span><span class="n">MLX4_MAX_PORTS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="kt">int</span>			<span class="n">vendor_oui</span><span class="p">[</span><span class="n">MLX4_MAX_PORTS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="kt">int</span>			<span class="n">wavelength</span><span class="p">[</span><span class="n">MLX4_MAX_PORTS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="n">u64</span>			<span class="n">trans_code</span><span class="p">[</span><span class="n">MLX4_MAX_PORTS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="kt">int</span>			<span class="n">local_ca_ack_delay</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">num_uars</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">uar_page_size</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">bf_reg_size</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">bf_regs_per_page</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">max_sq_sg</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">max_rq_sg</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">num_qps</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">max_wqes</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">max_sq_desc_sz</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">max_rq_desc_sz</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">max_qp_init_rdma</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">max_qp_dest_rdma</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">sqp_start</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">num_srqs</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">max_srq_wqes</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">max_srq_sge</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">reserved_srqs</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">num_cqs</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">max_cqes</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">reserved_cqs</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">num_eqs</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">reserved_eqs</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">num_comp_vectors</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">comp_pool</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">num_mpts</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">max_fmr_maps</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">num_mtts</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">fmr_reserved_mtts</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">reserved_mtts</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">reserved_mrws</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">reserved_uars</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">num_mgms</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">num_amgms</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">reserved_mcgs</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">num_qp_per_mgm</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">num_pds</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">reserved_pds</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">max_xrcds</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">reserved_xrcds</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">mtt_entry_sz</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">max_msg_sz</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">page_size_cap</span><span class="p">;</span>
	<span class="n">u64</span>			<span class="n">flags</span><span class="p">;</span>
	<span class="n">u64</span>			<span class="n">flags2</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">bmme_flags</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">reserved_lkey</span><span class="p">;</span>
	<span class="n">u16</span>			<span class="n">stat_rate_support</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">port_width_cap</span><span class="p">[</span><span class="n">MLX4_MAX_PORTS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="kt">int</span>			<span class="n">max_gso_sz</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">max_rss_tbl_sz</span><span class="p">;</span>
	<span class="kt">int</span>                     <span class="n">reserved_qps_cnt</span><span class="p">[</span><span class="n">MLX4_NUM_QP_REGION</span><span class="p">];</span>
	<span class="kt">int</span>			<span class="n">reserved_qps</span><span class="p">;</span>
	<span class="kt">int</span>                     <span class="n">reserved_qps_base</span><span class="p">[</span><span class="n">MLX4_NUM_QP_REGION</span><span class="p">];</span>
	<span class="kt">int</span>                     <span class="n">log_num_macs</span><span class="p">;</span>
	<span class="kt">int</span>                     <span class="n">log_num_vlans</span><span class="p">;</span>
	<span class="kt">int</span>                     <span class="n">log_num_prios</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">mlx4_port_type</span>	<span class="n">port_type</span><span class="p">[</span><span class="n">MLX4_MAX_PORTS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="n">u8</span>			<span class="n">supported_type</span><span class="p">[</span><span class="n">MLX4_MAX_PORTS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="n">u8</span>                      <span class="n">suggested_type</span><span class="p">[</span><span class="n">MLX4_MAX_PORTS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="n">u8</span>                      <span class="n">default_sense</span><span class="p">[</span><span class="n">MLX4_MAX_PORTS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="n">u32</span>			<span class="n">port_mask</span><span class="p">[</span><span class="n">MLX4_MAX_PORTS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="k">enum</span> <span class="n">mlx4_port_type</span>	<span class="n">possible_type</span><span class="p">[</span><span class="n">MLX4_MAX_PORTS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="n">u32</span>			<span class="n">max_counters</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">port_ib_mtu</span><span class="p">[</span><span class="n">MLX4_MAX_PORTS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mlx4_buf_list</span> <span class="p">{</span>
	<span class="kt">void</span>		       <span class="o">*</span><span class="n">buf</span><span class="p">;</span>
	<span class="n">dma_addr_t</span>		<span class="n">map</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mlx4_buf</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">mlx4_buf_list</span>	<span class="n">direct</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mlx4_buf_list</span>   <span class="o">*</span><span class="n">page_list</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">nbufs</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">npages</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">page_shift</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mlx4_mtt</span> <span class="p">{</span>
	<span class="n">u32</span>			<span class="n">offset</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">order</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">page_shift</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">MLX4_DB_PER_PAGE</span> <span class="o">=</span> <span class="n">PAGE_SIZE</span> <span class="o">/</span> <span class="mi">4</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mlx4_db_pgdir</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">list</span><span class="p">;</span>
	<span class="n">DECLARE_BITMAP</span><span class="p">(</span><span class="n">order0</span><span class="p">,</span> <span class="n">MLX4_DB_PER_PAGE</span><span class="p">);</span>
	<span class="n">DECLARE_BITMAP</span><span class="p">(</span><span class="n">order1</span><span class="p">,</span> <span class="n">MLX4_DB_PER_PAGE</span> <span class="o">/</span> <span class="mi">2</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	       <span class="o">*</span><span class="n">bits</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">__be32</span>		       <span class="o">*</span><span class="n">db_page</span><span class="p">;</span>
	<span class="n">dma_addr_t</span>		<span class="n">db_dma</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mlx4_ib_user_db_page</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">mlx4_db</span> <span class="p">{</span>
	<span class="n">__be32</span>			<span class="o">*</span><span class="n">db</span><span class="p">;</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">mlx4_db_pgdir</span>		<span class="o">*</span><span class="n">pgdir</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">mlx4_ib_user_db_page</span>	<span class="o">*</span><span class="n">user_page</span><span class="p">;</span>
	<span class="p">}</span>			<span class="n">u</span><span class="p">;</span>
	<span class="n">dma_addr_t</span>		<span class="n">dma</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">index</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">order</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mlx4_hwq_resources</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">mlx4_db</span>		<span class="n">db</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mlx4_mtt</span>		<span class="n">mtt</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mlx4_buf</span>		<span class="n">buf</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mlx4_mr</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">mlx4_mtt</span>		<span class="n">mtt</span><span class="p">;</span>
	<span class="n">u64</span>			<span class="n">iova</span><span class="p">;</span>
	<span class="n">u64</span>			<span class="n">size</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">key</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">pd</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">access</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">enabled</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mlx4_fmr</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">mlx4_mr</span>		<span class="n">mr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mlx4_mpt_entry</span>  <span class="o">*</span><span class="n">mpt</span><span class="p">;</span>
	<span class="n">__be64</span>		       <span class="o">*</span><span class="n">mtts</span><span class="p">;</span>
	<span class="n">dma_addr_t</span>		<span class="n">dma_handle</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">max_pages</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">max_maps</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">maps</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">page_shift</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mlx4_uar</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">pfn</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">index</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">bf_list</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">free_bf_bmap</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>	       <span class="o">*</span><span class="n">map</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>	       <span class="o">*</span><span class="n">bf_map</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mlx4_bf</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">offset</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">buf_size</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mlx4_uar</span>	       <span class="o">*</span><span class="n">uar</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>	       <span class="o">*</span><span class="n">reg</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mlx4_cq</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">comp</span><span class="p">)</span>		<span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_cq</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">event</span><span class="p">)</span>		<span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_cq</span> <span class="o">*</span><span class="p">,</span> <span class="k">enum</span> <span class="n">mlx4_event</span><span class="p">);</span>

	<span class="k">struct</span> <span class="n">mlx4_uar</span>	       <span class="o">*</span><span class="n">uar</span><span class="p">;</span>

	<span class="n">u32</span>			<span class="n">cons_index</span><span class="p">;</span>

	<span class="n">__be32</span>		       <span class="o">*</span><span class="n">set_ci_db</span><span class="p">;</span>
	<span class="n">__be32</span>		       <span class="o">*</span><span class="n">arm_db</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">arm_sn</span><span class="p">;</span>

	<span class="kt">int</span>			<span class="n">cqn</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">vector</span><span class="p">;</span>

	<span class="n">atomic_t</span>		<span class="n">refcount</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">completion</span>	<span class="n">free</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mlx4_qp</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">event</span><span class="p">)</span>		<span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_qp</span> <span class="o">*</span><span class="p">,</span> <span class="k">enum</span> <span class="n">mlx4_event</span><span class="p">);</span>

	<span class="kt">int</span>			<span class="n">qpn</span><span class="p">;</span>

	<span class="n">atomic_t</span>		<span class="n">refcount</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">completion</span>	<span class="n">free</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mlx4_srq</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">event</span><span class="p">)</span>		<span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_srq</span> <span class="o">*</span><span class="p">,</span> <span class="k">enum</span> <span class="n">mlx4_event</span><span class="p">);</span>

	<span class="kt">int</span>			<span class="n">srqn</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">max</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">max_gs</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">wqe_shift</span><span class="p">;</span>

	<span class="n">atomic_t</span>		<span class="n">refcount</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">completion</span>	<span class="n">free</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mlx4_av</span> <span class="p">{</span>
	<span class="n">__be32</span>			<span class="n">port_pd</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">reserved1</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">g_slid</span><span class="p">;</span>
	<span class="n">__be16</span>			<span class="n">dlid</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">reserved2</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">gid_index</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">stat_rate</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">hop_limit</span><span class="p">;</span>
	<span class="n">__be32</span>			<span class="n">sl_tclass_flowlabel</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">dgid</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mlx4_eth_av</span> <span class="p">{</span>
	<span class="n">__be32</span>		<span class="n">port_pd</span><span class="p">;</span>
	<span class="n">u8</span>		<span class="n">reserved1</span><span class="p">;</span>
	<span class="n">u8</span>		<span class="n">smac_idx</span><span class="p">;</span>
	<span class="n">u16</span>		<span class="n">reserved2</span><span class="p">;</span>
	<span class="n">u8</span>		<span class="n">reserved3</span><span class="p">;</span>
	<span class="n">u8</span>		<span class="n">gid_index</span><span class="p">;</span>
	<span class="n">u8</span>		<span class="n">stat_rate</span><span class="p">;</span>
	<span class="n">u8</span>		<span class="n">hop_limit</span><span class="p">;</span>
	<span class="n">__be32</span>		<span class="n">sl_tclass_flowlabel</span><span class="p">;</span>
	<span class="n">u8</span>		<span class="n">dgid</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>
	<span class="n">u32</span>		<span class="n">reserved4</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">__be16</span>		<span class="n">vlan</span><span class="p">;</span>
	<span class="n">u8</span>		<span class="n">mac</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">mlx4_ext_av</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">mlx4_av</span>		<span class="n">ib</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mlx4_eth_av</span>	<span class="n">eth</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mlx4_counter</span> <span class="p">{</span>
	<span class="n">u8</span>	<span class="n">reserved1</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">counter_mode</span><span class="p">;</span>
	<span class="n">__be32</span>	<span class="n">num_ifc</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">reserved2</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">__be64</span>	<span class="n">rx_frames</span><span class="p">;</span>
	<span class="n">__be64</span>	<span class="n">rx_bytes</span><span class="p">;</span>
	<span class="n">__be64</span>	<span class="n">tx_frames</span><span class="p">;</span>
	<span class="n">__be64</span>	<span class="n">tx_bytes</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span>	       <span class="o">*</span><span class="n">pdev</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">num_slaves</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mlx4_caps</span>	<span class="n">caps</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mlx4_phys_caps</span>	<span class="n">phys_caps</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radix_tree_root</span>	<span class="n">qp_table_tree</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">rev_id</span><span class="p">;</span>
	<span class="kt">char</span>			<span class="n">board_id</span><span class="p">[</span><span class="n">MLX4_BOARD_ID_LEN</span><span class="p">];</span>
	<span class="kt">int</span>			<span class="n">num_vfs</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mlx4_init_port_param</span> <span class="p">{</span>
	<span class="kt">int</span>			<span class="n">set_guid0</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">set_node_guid</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">set_si_guid</span><span class="p">;</span>
	<span class="n">u16</span>			<span class="n">mtu</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">port_width_cap</span><span class="p">;</span>
	<span class="n">u16</span>			<span class="n">vl_cap</span><span class="p">;</span>
	<span class="n">u16</span>			<span class="n">max_gid</span><span class="p">;</span>
	<span class="n">u16</span>			<span class="n">max_pkey</span><span class="p">;</span>
	<span class="n">u64</span>			<span class="n">guid0</span><span class="p">;</span>
	<span class="n">u64</span>			<span class="n">node_guid</span><span class="p">;</span>
	<span class="n">u64</span>			<span class="n">si_guid</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define mlx4_foreach_port(port, dev, type)				\</span>
<span class="cp">	for ((port) = 1; (port) &lt;= (dev)-&gt;caps.num_ports; (port)++)	\</span>
<span class="cp">		if ((type) == (dev)-&gt;caps.port_mask[(port)])</span>

<span class="cp">#define mlx4_foreach_ib_transport_port(port, dev)                         \</span>
<span class="cp">	for ((port) = 1; (port) &lt;= (dev)-&gt;caps.num_ports; (port)++)	  \</span>
<span class="cp">		if (((dev)-&gt;caps.port_mask[port] == MLX4_PORT_TYPE_IB) || \</span>
<span class="cp">			((dev)-&gt;caps.flags &amp; MLX4_DEV_CAP_FLAG_IBOE))</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">mlx4_is_master</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">MLX4_FLAG_MASTER</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">mlx4_is_qp_reserved</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">qpn</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">qpn</span> <span class="o">&lt;</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">caps</span><span class="p">.</span><span class="n">sqp_start</span> <span class="o">+</span> <span class="mi">8</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">mlx4_is_mfunc</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">MLX4_FLAG_SLAVE</span> <span class="o">|</span> <span class="n">MLX4_FLAG_MASTER</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">mlx4_is_slave</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">MLX4_FLAG_SLAVE</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">mlx4_buf_alloc</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="kt">int</span> <span class="n">max_direct</span><span class="p">,</span>
		   <span class="k">struct</span> <span class="n">mlx4_buf</span> <span class="o">*</span><span class="n">buf</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mlx4_buf_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_buf</span> <span class="o">*</span><span class="n">buf</span><span class="p">);</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="o">*</span><span class="nf">mlx4_buf_offset</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_buf</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">BITS_PER_LONG</span> <span class="o">==</span> <span class="mi">64</span> <span class="o">||</span> <span class="n">buf</span><span class="o">-&gt;</span><span class="n">nbufs</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">buf</span><span class="o">-&gt;</span><span class="n">direct</span><span class="p">.</span><span class="n">buf</span> <span class="o">+</span> <span class="n">offset</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="n">buf</span><span class="o">-&gt;</span><span class="n">page_list</span><span class="p">[</span><span class="n">offset</span> <span class="o">&gt;&gt;</span> <span class="n">PAGE_SHIFT</span><span class="p">].</span><span class="n">buf</span> <span class="o">+</span>
			<span class="p">(</span><span class="n">offset</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">PAGE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">mlx4_pd_alloc</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">pdn</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mlx4_pd_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">pdn</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_xrcd_alloc</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">xrcdn</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mlx4_xrcd_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">xrcdn</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">mlx4_uar_alloc</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_uar</span> <span class="o">*</span><span class="n">uar</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mlx4_uar_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_uar</span> <span class="o">*</span><span class="n">uar</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_bf_alloc</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_bf</span> <span class="o">*</span><span class="n">bf</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mlx4_bf_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_bf</span> <span class="o">*</span><span class="n">bf</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">mlx4_mtt_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">npages</span><span class="p">,</span> <span class="kt">int</span> <span class="n">page_shift</span><span class="p">,</span>
		  <span class="k">struct</span> <span class="n">mlx4_mtt</span> <span class="o">*</span><span class="n">mtt</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mlx4_mtt_cleanup</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_mtt</span> <span class="o">*</span><span class="n">mtt</span><span class="p">);</span>
<span class="n">u64</span> <span class="n">mlx4_mtt_addr</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_mtt</span> <span class="o">*</span><span class="n">mtt</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">mlx4_mr_alloc</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">pd</span><span class="p">,</span> <span class="n">u64</span> <span class="n">iova</span><span class="p">,</span> <span class="n">u64</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="n">access</span><span class="p">,</span>
		  <span class="kt">int</span> <span class="n">npages</span><span class="p">,</span> <span class="kt">int</span> <span class="n">page_shift</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_mr</span> <span class="o">*</span><span class="n">mr</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mlx4_mr_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_mr</span> <span class="o">*</span><span class="n">mr</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_mr_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_mr</span> <span class="o">*</span><span class="n">mr</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_write_mtt</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_mtt</span> <span class="o">*</span><span class="n">mtt</span><span class="p">,</span>
		   <span class="kt">int</span> <span class="n">start_index</span><span class="p">,</span> <span class="kt">int</span> <span class="n">npages</span><span class="p">,</span> <span class="n">u64</span> <span class="o">*</span><span class="n">page_list</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_buf_write_mtt</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_mtt</span> <span class="o">*</span><span class="n">mtt</span><span class="p">,</span>
		       <span class="k">struct</span> <span class="n">mlx4_buf</span> <span class="o">*</span><span class="n">buf</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">mlx4_db_alloc</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_db</span> <span class="o">*</span><span class="n">db</span><span class="p">,</span> <span class="kt">int</span> <span class="n">order</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mlx4_db_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_db</span> <span class="o">*</span><span class="n">db</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">mlx4_alloc_hwq_res</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_hwq_resources</span> <span class="o">*</span><span class="n">wqres</span><span class="p">,</span>
		       <span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="kt">int</span> <span class="n">max_direct</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mlx4_free_hwq_res</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">mdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_hwq_resources</span> <span class="o">*</span><span class="n">wqres</span><span class="p">,</span>
		       <span class="kt">int</span> <span class="n">size</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">mlx4_cq_alloc</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">nent</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_mtt</span> <span class="o">*</span><span class="n">mtt</span><span class="p">,</span>
		  <span class="k">struct</span> <span class="n">mlx4_uar</span> <span class="o">*</span><span class="n">uar</span><span class="p">,</span> <span class="n">u64</span> <span class="n">db_rec</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_cq</span> <span class="o">*</span><span class="n">cq</span><span class="p">,</span>
		  <span class="kt">unsigned</span> <span class="n">vector</span><span class="p">,</span> <span class="kt">int</span> <span class="n">collapsed</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mlx4_cq_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_cq</span> <span class="o">*</span><span class="n">cq</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">mlx4_qp_reserve_range</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">cnt</span><span class="p">,</span> <span class="kt">int</span> <span class="n">align</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">base</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mlx4_qp_release_range</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">base_qpn</span><span class="p">,</span> <span class="kt">int</span> <span class="n">cnt</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">mlx4_qp_alloc</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">qpn</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_qp</span> <span class="o">*</span><span class="n">qp</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mlx4_qp_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_qp</span> <span class="o">*</span><span class="n">qp</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">mlx4_srq_alloc</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">pdn</span><span class="p">,</span> <span class="n">u32</span> <span class="n">cqn</span><span class="p">,</span> <span class="n">u16</span> <span class="n">xrcdn</span><span class="p">,</span>
		   <span class="k">struct</span> <span class="n">mlx4_mtt</span> <span class="o">*</span><span class="n">mtt</span><span class="p">,</span> <span class="n">u64</span> <span class="n">db_rec</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_srq</span> <span class="o">*</span><span class="n">srq</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mlx4_srq_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_srq</span> <span class="o">*</span><span class="n">srq</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_srq_arm</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_srq</span> <span class="o">*</span><span class="n">srq</span><span class="p">,</span> <span class="kt">int</span> <span class="n">limit_watermark</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_srq_query</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_srq</span> <span class="o">*</span><span class="n">srq</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">limit_watermark</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">mlx4_INIT_PORT</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">port</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_CLOSE_PORT</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">port</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">mlx4_unicast_attach</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_qp</span> <span class="o">*</span><span class="n">qp</span><span class="p">,</span> <span class="n">u8</span> <span class="n">gid</span><span class="p">[</span><span class="mi">16</span><span class="p">],</span>
			<span class="kt">int</span> <span class="n">block_mcast_loopback</span><span class="p">,</span> <span class="k">enum</span> <span class="n">mlx4_protocol</span> <span class="n">prot</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_unicast_detach</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_qp</span> <span class="o">*</span><span class="n">qp</span><span class="p">,</span> <span class="n">u8</span> <span class="n">gid</span><span class="p">[</span><span class="mi">16</span><span class="p">],</span>
			<span class="k">enum</span> <span class="n">mlx4_protocol</span> <span class="n">prot</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_multicast_attach</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_qp</span> <span class="o">*</span><span class="n">qp</span><span class="p">,</span> <span class="n">u8</span> <span class="n">gid</span><span class="p">[</span><span class="mi">16</span><span class="p">],</span>
			  <span class="kt">int</span> <span class="n">block_mcast_loopback</span><span class="p">,</span> <span class="k">enum</span> <span class="n">mlx4_protocol</span> <span class="n">protocol</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_multicast_detach</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_qp</span> <span class="o">*</span><span class="n">qp</span><span class="p">,</span> <span class="n">u8</span> <span class="n">gid</span><span class="p">[</span><span class="mi">16</span><span class="p">],</span>
			  <span class="k">enum</span> <span class="n">mlx4_protocol</span> <span class="n">protocol</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_multicast_promisc_add</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">qpn</span><span class="p">,</span> <span class="n">u8</span> <span class="n">port</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_multicast_promisc_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">qpn</span><span class="p">,</span> <span class="n">u8</span> <span class="n">port</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_unicast_promisc_add</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">qpn</span><span class="p">,</span> <span class="n">u8</span> <span class="n">port</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_unicast_promisc_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">qpn</span><span class="p">,</span> <span class="n">u8</span> <span class="n">port</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_SET_MCAST_FLTR</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">port</span><span class="p">,</span> <span class="n">u64</span> <span class="n">mac</span><span class="p">,</span> <span class="n">u64</span> <span class="n">clear</span><span class="p">,</span> <span class="n">u8</span> <span class="n">mode</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">mlx4_register_mac</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">port</span><span class="p">,</span> <span class="n">u64</span> <span class="n">mac</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mlx4_unregister_mac</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">port</span><span class="p">,</span> <span class="n">u64</span> <span class="n">mac</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_replace_mac</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">port</span><span class="p">,</span> <span class="kt">int</span> <span class="n">qpn</span><span class="p">,</span> <span class="n">u64</span> <span class="n">new_mac</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_get_eth_qp</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">port</span><span class="p">,</span> <span class="n">u64</span> <span class="n">mac</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">qpn</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mlx4_put_eth_qp</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">port</span><span class="p">,</span> <span class="n">u64</span> <span class="n">mac</span><span class="p">,</span> <span class="kt">int</span> <span class="n">qpn</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mlx4_set_stats_bitmap</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u64</span> <span class="o">*</span><span class="n">stats_bitmap</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_SET_PORT_general</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">port</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mtu</span><span class="p">,</span>
			  <span class="n">u8</span> <span class="n">pptx</span><span class="p">,</span> <span class="n">u8</span> <span class="n">pfctx</span><span class="p">,</span> <span class="n">u8</span> <span class="n">pprx</span><span class="p">,</span> <span class="n">u8</span> <span class="n">pfcrx</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_SET_PORT_qpn_calc</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">port</span><span class="p">,</span> <span class="n">u32</span> <span class="n">base_qpn</span><span class="p">,</span>
			   <span class="n">u8</span> <span class="n">promisc</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_SET_PORT_PRIO2TC</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">port</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">prio2tc</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_SET_PORT_SCHEDULER</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">port</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">tc_tx_bw</span><span class="p">,</span>
		<span class="n">u8</span> <span class="o">*</span><span class="n">pg</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="n">ratelimit</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_find_cached_vlan</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">port</span><span class="p">,</span> <span class="n">u16</span> <span class="n">vid</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">idx</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_register_vlan</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">port</span><span class="p">,</span> <span class="n">u16</span> <span class="n">vlan</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">index</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mlx4_unregister_vlan</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">port</span><span class="p">,</span> <span class="kt">int</span> <span class="n">index</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">mlx4_map_phys_fmr</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_fmr</span> <span class="o">*</span><span class="n">fmr</span><span class="p">,</span> <span class="n">u64</span> <span class="o">*</span><span class="n">page_list</span><span class="p">,</span>
		      <span class="kt">int</span> <span class="n">npages</span><span class="p">,</span> <span class="n">u64</span> <span class="n">iova</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">lkey</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">rkey</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_fmr_alloc</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">pd</span><span class="p">,</span> <span class="n">u32</span> <span class="n">access</span><span class="p">,</span> <span class="kt">int</span> <span class="n">max_pages</span><span class="p">,</span>
		   <span class="kt">int</span> <span class="n">max_maps</span><span class="p">,</span> <span class="n">u8</span> <span class="n">page_shift</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_fmr</span> <span class="o">*</span><span class="n">fmr</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_fmr_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_fmr</span> <span class="o">*</span><span class="n">fmr</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mlx4_fmr_unmap</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_fmr</span> <span class="o">*</span><span class="n">fmr</span><span class="p">,</span>
		    <span class="n">u32</span> <span class="o">*</span><span class="n">lkey</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">rkey</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_fmr_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_fmr</span> <span class="o">*</span><span class="n">fmr</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_SYNC_TPT</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_test_interrupts</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_assign_eq</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">char</span><span class="o">*</span> <span class="n">name</span> <span class="p">,</span> <span class="kt">int</span><span class="o">*</span> <span class="n">vector</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mlx4_release_eq</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">vec</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">mlx4_wol_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u64</span> <span class="o">*</span><span class="n">config</span><span class="p">,</span> <span class="kt">int</span> <span class="n">port</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_wol_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u64</span> <span class="n">config</span><span class="p">,</span> <span class="kt">int</span> <span class="n">port</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">mlx4_counter_alloc</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">idx</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mlx4_counter_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">idx</span><span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/* MLX4_DEVICE_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
