 Slave ID = 4, PID = 35495
 
 ATPG performed for stuck fault model using internal pattern source.
 ----------------------------------------------------------
 #patterns     #faults     #ATPG faults  test      process
 stored     detect/active  red/au/abort  coverage  CPU time
 ---------  -------------  ------------  --------  --------
 Begin deterministic ATPG: #uncollapsed_faults=123888, abort_limit=1000...
 Patn  0: #merges=0/3195(0%)  #failed_merges=0/198  #faults=49144  #det=14777  CPU=0.06 sec  clocks= scan_clk
 Patn  1: #merges=0/1340(0%)  #failed_merges=0/0  #faults=36497  #det=2958  CPU=0.09 sec  clocks= scan_clk
 Patn  2: #merges=0/664(0%)  #failed_merges=0/3  #faults=28919  #det=2553  CPU=0.11 sec  clocks= scan_clk
 Patn  3: #merges=0/457(0%)  #failed_merges=0/3  #faults=24578  #det=1217  CPU=0.14 sec  clocks= scan_clk
 Patn  4: #merges=0/415(0%)  #failed_merges=0/1  #faults=22193  #det=1446  CPU=0.16 sec  clocks= scan_clk
 Patn  5: #merges=0/343(0%)  #failed_merges=0/0  #faults=19860  #det=914  CPU=0.18 sec  clocks= scan_clk
 Patn  6: #merges=0/262(0%)  #failed_merges=0/1  #faults=16624  #det=799  CPU=0.19 sec  clocks= scan_clk
 Patn  7: #merges=0/278(0%)  #failed_merges=0/0  #faults=15536  #det=647  CPU=0.21 sec  clocks= scan_clk
 Patn  8: #merges=0/257(0%)  #failed_merges=0/0  #faults=13846  #det=557  CPU=0.23 sec  clocks= scan_clk
 Patn  9: #merges=0/151(0%)  #failed_merges=0/2  #faults=11425  #det=422  CPU=0.26 sec  clocks= scan_clk
 Patn 10: #merges=0/143(0%)  #failed_merges=0/0  #faults=10475  #det=470  CPU=0.28 sec  clocks= scan_clk
 Patn 11: #merges=0/341(0%)  #failed_merges=0/1  #faults=9469  #det=346  CPU=0.30 sec  clocks= scan_clk
 Patn 12: #merges=72/20(0%)  #failed_merges=1/0  #faults=93  #det=103  CPU=0.33 sec  clocks= scan_clk
 Patn 13: #merges=213/27(0%)  #failed_merges=4/0  #faults=241  #det=297  CPU=0.36 sec  clocks= scan_clk
 Patn 14: #merges=88/35(0%)  #failed_merges=0/0  #faults=124  #det=135  CPU=0.40 sec  clocks= scan_clk
 Patn 15: #merges=46/29(0%)  #failed_merges=2/0  #faults=76  #det=73  CPU=0.43 sec  clocks= scan_clk
 Patn 16: #merges=47/29(0%)  #failed_merges=0/0  #faults=77  #det=70  CPU=0.47 sec  clocks= scan_clk
 Patn 17: #merges=50/20(0%)  #failed_merges=0/0  #faults=71  #det=72  CPU=0.51 sec  clocks= scan_clk
 Patn 18: #merges=57/26(0%)  #failed_merges=2/0  #faults=84  #det=98  CPU=0.54 sec  clocks= scan_clk
 Patn 19: #merges=5/1(0%)  #failed_merges=1/0  #faults=7  #det=6  CPU=0.55 sec  clocks= clk reset_n
 Patn 20: #merges=2/0(0%)  #failed_merges=1/0  #faults=3  #det=4  CPU=0.56 sec  clocks= clk reset_n
 Patn 21: #merges=1/0(0%)  #failed_merges=1/0  #faults=2  #det=2  CPU=0.56 sec  clocks= clk reset_n
 Patn 22: #merges=154/7(0%)  #failed_merges=0/0  #faults=162  #det=236  CPU=0.60 sec  clocks= scan_clk
 Patn 23: #merges=0/0(0%)  #failed_merges=3/0  #faults=1  #det=1  CPU=0.61 sec  clocks= clk reset_n
 Patn 24: #merges=148/6(0%)  #failed_merges=0/0  #faults=155  #det=267  CPU=0.64 sec  clocks= scan_clk
 Patn 25: #merges=49/26(0%)  #failed_merges=0/0  #faults=76  #det=73  CPU=0.74 sec  clocks= scan_clk
 Patn 26: #merges=26/8(95%)  #failed_merges=1/0  #faults=3870  #det=52  CPU=0.76 sec  clocks= scan_clk
 Patn 27: #merges=30/8(0%)  #failed_merges=0/0  #faults=3787  #det=56  CPU=0.78 sec  clocks= scan_clk
 Patn 28: #merges=16/1(0%)  #failed_merges=2/0  #faults=3704  #det=31  CPU=0.80 sec  clocks= scan_clk
 Patn 29: #merges=16/7(0%)  #failed_merges=3/0  #faults=3631  #det=42  CPU=0.82 sec  clocks= scan_clk
 Patn 30: #merges=49/18(0%)  #failed_merges=3/0  #faults=3497  #det=103  CPU=0.85 sec  clocks= scan_clk
 Patn 31: #merges=40/13(0%)  #failed_merges=6/0  #faults=54  #det=50  CPU=0.88 sec  clocks= scan_clk
 Fault simulation: 1 pattern was dropped due to no added detection.
 31          16940  15596         9/0/0    89.50%      0.90
 Patn  0: #merges=44/14(0%)  #failed_merges=2/0  #faults=3190  #det=89  CPU=0.91 sec  clocks= scan_clk
 Patn  1: #merges=35/14(0%)  #failed_merges=3/0  #faults=3104  #det=85  CPU=0.93 sec  clocks= scan_clk
 Patn  2: #merges=42/10(0%)  #failed_merges=2/0  #faults=3029  #det=82  CPU=0.95 sec  clocks= scan_clk
 Patn  3: #merges=45/19(0%)  #failed_merges=2/0  #faults=2928  #det=112  CPU=0.96 sec  clocks= scan_clk
 Patn  4: #merges=37/9(0%)  #failed_merges=2/0  #faults=2849  #det=76  CPU=0.98 sec  clocks= scan_clk
 Patn  5: #merges=17/5(0%)  #failed_merges=4/0  #faults=2798  #det=32  CPU=0.99 sec  clocks= scan_clk
 Patn  6: #merges=34/6(0%)  #failed_merges=2/0  #faults=2729  #det=59  CPU=1.01 sec  clocks= scan_clk
 Patn  7: #merges=30/7(0%)  #failed_merges=2/0  #faults=2673  #det=59  CPU=1.02 sec  clocks= scan_clk
 Patn  8: #merges=36/14(0%)  #failed_merges=2/0  #faults=2580  #det=70  CPU=1.04 sec  clocks= scan_clk
 Patn  9: #merges=36/10(0%)  #failed_merges=3/0  #faults=2491  #det=76  CPU=1.06 sec  clocks= scan_clk
 Patn 10: #merges=23/11(0%)  #failed_merges=2/0  #faults=2393  #det=56  CPU=1.07 sec  clocks= scan_clk
 Patn 11: #merges=32/7(0%)  #failed_merges=3/0  #faults=2284  #det=56  CPU=1.09 sec  clocks= scan_clk
 Patn 12: #merges=32/6(0%)  #failed_merges=2/0  #faults=2208  #det=72  CPU=1.10 sec  clocks= scan_clk
 Patn 13: #merges=24/3(0%)  #failed_merges=3/0  #faults=2121  #det=35  CPU=1.12 sec  clocks= scan_clk
 Patn 14: #merges=25/5(0%)  #failed_merges=2/0  #faults=2028  #det=43  CPU=1.13 sec  clocks= scan_clk
 Patn 15: #merges=27/1(0%)  #failed_merges=2/0  #faults=1930  #det=37  CPU=1.15 sec  clocks= scan_clk
 Patn 16: #merges=27/5(0%)  #failed_merges=4/0  #faults=1814  #det=48  CPU=1.17 sec  clocks= scan_clk
 Patn 17: #merges=21/4(0%)  #failed_merges=5/0  #faults=1733  #det=37  CPU=1.19 sec  clocks= scan_clk
 Patn 18: #merges=20/4(0%)  #failed_merges=2/0  #faults=1584  #det=35  CPU=1.21 sec  clocks= scan_clk
 Patn 19: #merges=29/3(0%)  #failed_merges=4/0  #faults=1504  #det=57  CPU=1.22 sec  clocks= scan_clk
 Patn 20: #merges=24/3(0%)  #failed_merges=1/0  #faults=1411  #det=45  CPU=1.22 sec  clocks= scan_clk
 Patn 21: #merges=16/1(0%)  #failed_merges=1/0  #faults=1340  #det=24  CPU=1.23 sec  clocks= scan_clk
 Patn 22: #merges=23/3(0%)  #failed_merges=1/0  #faults=1246  #det=50  CPU=1.24 sec  clocks= scan_clk
 Patn 23: #merges=22/0(0%)  #failed_merges=1/0  #faults=1166  #det=36  CPU=1.25 sec  clocks= scan_clk
 Patn 24: #merges=21/1(0%)  #failed_merges=1/0  #faults=1074  #det=28  CPU=1.26 sec  clocks= scan_clk
 Patn 25: #merges=20/0(0%)  #failed_merges=1/0  #faults=982  #det=24  CPU=1.26 sec  clocks= scan_clk
 Patn 26: #merges=13/1(0%)  #failed_merges=2/0  #faults=908  #det=25  CPU=1.27 sec  clocks= scan_clk
 Patn 27: #merges=16/0(0%)  #failed_merges=11/0  #faults=809  #det=29  CPU=1.27 sec  clocks= scan_clk
 Patn 28: #merges=23/1(0%)  #failed_merges=1/0  #faults=727  #det=38  CPU=1.27 sec  clocks= scan_clk
 Patn 29: #merges=15/1(0%)  #failed_merges=1/0  #faults=657  #det=34  CPU=1.28 sec  clocks= scan_clk
 Patn 30: #merges=14/0(0%)  #failed_merges=1/0  #faults=595  #det=20  CPU=1.28 sec  clocks= scan_clk
 Patn 31: #merges=9/0(0%)  #failed_merges=1/0  #faults=10  #det=16  CPU=1.28 sec  clocks= scan_clk
 63           1643   2426         9/2/0    98.36%      1.29
 Patn  0: #merges=11/2(0%)  #failed_merges=2/0  #faults=404  #det=22  CPU=1.29 sec  clocks= scan_clk
 Patn  1: #merges=10/0(0%)  #failed_merges=1/0  #faults=371  #det=15  CPU=1.30 sec  clocks= scan_clk
 Patn  2: #merges=7/0(0%)  #failed_merges=3/0  #faults=344  #det=11  CPU=1.30 sec  clocks= scan_clk
 Patn  3: #merges=2/0(0%)  #failed_merges=0/0  #faults=3  #det=4  CPU=1.31 sec  clocks= scan_clk
 Patn  4: #merges=3/0(0%)  #failed_merges=1/0  #faults=4  #det=5  CPU=1.31 sec  clocks= scan_clk
 Patn  5: #merges=3/2(0%)  #failed_merges=1/0  #faults=6  #det=7  CPU=1.31 sec  clocks= scan_clk
 Patn  6: #merges=4/0(0%)  #failed_merges=1/0  #faults=5  #det=9  CPU=1.31 sec  clocks= scan_clk
 Patn  7: #merges=4/0(0%)  #failed_merges=1/0  #faults=5  #det=8  CPU=1.31 sec  clocks= scan_clk
 Patn  8: #merges=3/1(0%)  #failed_merges=1/0  #faults=5  #det=4  CPU=1.32 sec  clocks= scan_clk
 Patn  9: #merges=4/0(0%)  #failed_merges=1/0  #faults=5  #det=7  CPU=1.32 sec  clocks= scan_clk
 Patn 10: #merges=3/0(0%)  #failed_merges=1/0  #faults=4  #det=5  CPU=1.32 sec  clocks= scan_clk
 74            116    399        9/35/0    99.54%      1.38
 
     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT     148267
   detected_by_simulation         DS    (123577)
   detected_by_implication        DI     (24690)
 Possibly detected                PT          0
 Undetectable                     UD        357
   undetectable-unused            UU       (324)
   undetectable-tied              UT         (4)
   undetectable-blocked           UB         (3)
   undetectable-redundant         UR        (26)
 ATPG untestable                  AU        286
   atpg_untestable-not_detected   AN       (286)
 Not detected                     ND          0
 -----------------------------------------------
 total faults                            148910
 test coverage                            99.81%
 fault coverage                           99.57%
 ATPG effectiveness                      100.00%
 -----------------------------------------------
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                          74
     #basic_scan patterns                    74
 -----------------------------------------------
            CPU Usage Summary Report
 -----------------------------------------------
 Test generation CPU time                  0.15
 PPSFP goodsim CPU time                    0.01
 PPSFP faultsim CPU time                   0.01
 Merge goodsim CPU time                    0.12
 Merge faultsim CPU time                   0.06
 Multifault analysis CPU time              0.20
 Testable analysis CPU time                0.00
 Total CPU time                            1.40
 -----------------------------------------------
     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT     148267
   detected_by_simulation         DS    (123577)
   detected_by_implication        DI     (24690)
 Possibly detected                PT          0
 Undetectable                     UD        357
   undetectable-unused            UU       (324)
   undetectable-tied              UT         (4)
   undetectable-blocked           UB         (3)
   undetectable-redundant         UR        (26)
 ATPG untestable                  AU        286
   atpg_untestable-not_detected   AN       (286)
 Not detected                     ND          0
 -----------------------------------------------
 total faults                            148910
 test coverage                            99.81%
 fault coverage                           99.57%
 ATPG effectiveness                      100.00%
 -----------------------------------------------
 Memory usage summary: total=86.53MB
