{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609232927951 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609232927959 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 29 11:08:47 2020 " "Processing started: Tue Dec 29 11:08:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609232927959 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1609232927959 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Eight_bit_adder -c testbench --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Eight_bit_adder -c testbench --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1609232927960 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1609232928916 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1609232928916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_adder.v 2 2 " "Found 2 design units, including 2 entities, in source file eight_bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "eight_bit_adder.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/3.Eight_bit_adder/eight_bit_adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609232947397 ""} { "Info" "ISGN_ENTITY_NAME" "2 eight_bit_adder " "Found entity 2: eight_bit_adder" {  } { { "eight_bit_adder.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/3.Eight_bit_adder/eight_bit_adder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609232947397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609232947397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/3.Eight_bit_adder/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609232947399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609232947399 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1609232947794 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.v(17) " "Verilog HDL warning at testbench.v(17): ignoring unsupported system task" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/3.Eight_bit_adder/testbench.v" 17 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1609232947798 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "1. ERROR: the output was wrong! testbench.v(28) " "Verilog HDL Display System Task info at testbench.v(28): 1. ERROR: the output was wrong!" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/3.Eight_bit_adder/testbench.v" 28 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1609232947798 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   Expected: sum = 0, cout = 0 testbench.v(29) " "Verilog HDL Display System Task info at testbench.v(29):    Expected: sum = 0, cout = 0" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/3.Eight_bit_adder/testbench.v" 29 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1609232947798 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   Actual: sum = 0, cout = 0 testbench.v(30) " "Verilog HDL Display System Task info at testbench.v(30):    Actual: sum = 0, cout = 0" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/3.Eight_bit_adder/testbench.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1609232947798 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "1. The output was correct! testbench.v(33) " "Verilog HDL Display System Task info at testbench.v(33): 1. The output was correct!" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/3.Eight_bit_adder/testbench.v" 33 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1609232947798 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   Expected: sum = 0, cout = 0 testbench.v(34) " "Verilog HDL Display System Task info at testbench.v(34):    Expected: sum = 0, cout = 0" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/3.Eight_bit_adder/testbench.v" 34 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1609232947798 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   Actual: sum = 0, cout = 0 testbench.v(35) " "Verilog HDL Display System Task info at testbench.v(35):    Actual: sum = 0, cout = 0" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/3.Eight_bit_adder/testbench.v" 35 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1609232947799 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "2. ERROR: the output was wrong! testbench.v(45) " "Verilog HDL Display System Task info at testbench.v(45): 2. ERROR: the output was wrong!" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/3.Eight_bit_adder/testbench.v" 45 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1609232947799 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   Expected: sum = 254, cout = 1 testbench.v(46) " "Verilog HDL Display System Task info at testbench.v(46):    Expected: sum = 254, cout = 1" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/3.Eight_bit_adder/testbench.v" 46 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1609232947799 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   Actual: sum = 0, cout = 0 testbench.v(47) " "Verilog HDL Display System Task info at testbench.v(47):    Actual: sum = 0, cout = 0" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/3.Eight_bit_adder/testbench.v" 47 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1609232947799 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "2. The output was correct! testbench.v(50) " "Verilog HDL Display System Task info at testbench.v(50): 2. The output was correct!" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/3.Eight_bit_adder/testbench.v" 50 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1609232947799 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   Expected: sum = 254, cout = 1 testbench.v(51) " "Verilog HDL Display System Task info at testbench.v(51):    Expected: sum = 254, cout = 1" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/3.Eight_bit_adder/testbench.v" 51 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1609232947799 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   Actual: sum = 0, cout = 0 testbench.v(52) " "Verilog HDL Display System Task info at testbench.v(52):    Actual: sum = 0, cout = 0" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/3.Eight_bit_adder/testbench.v" 52 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1609232947799 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "3. ERROR: the output was wrong! testbench.v(62) " "Verilog HDL Display System Task info at testbench.v(62): 3. ERROR: the output was wrong!" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/3.Eight_bit_adder/testbench.v" 62 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1609232947800 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   Expected: sum = 255, cout = 1 testbench.v(63) " "Verilog HDL Display System Task info at testbench.v(63):    Expected: sum = 255, cout = 1" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/3.Eight_bit_adder/testbench.v" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1609232947800 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   Actual: sum = 0, cout = 0 testbench.v(64) " "Verilog HDL Display System Task info at testbench.v(64):    Actual: sum = 0, cout = 0" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/3.Eight_bit_adder/testbench.v" 64 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1609232947800 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "3. The output was correct! testbench.v(67) " "Verilog HDL Display System Task info at testbench.v(67): 3. The output was correct!" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/3.Eight_bit_adder/testbench.v" 67 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1609232947800 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   Expected: sum = 255, cout = 1 testbench.v(68) " "Verilog HDL Display System Task info at testbench.v(68):    Expected: sum = 255, cout = 1" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/3.Eight_bit_adder/testbench.v" 68 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1609232947800 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   Actual: sum = 0, cout = 0 testbench.v(69) " "Verilog HDL Display System Task info at testbench.v(69):    Actual: sum = 0, cout = 0" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/3.Eight_bit_adder/testbench.v" 69 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1609232947800 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "4. ERROR: the output was wrong! testbench.v(79) " "Verilog HDL Display System Task info at testbench.v(79): 4. ERROR: the output was wrong!" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/3.Eight_bit_adder/testbench.v" 79 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1609232947800 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   Expected: sum = 161, cout = 0 testbench.v(80) " "Verilog HDL Display System Task info at testbench.v(80):    Expected: sum = 161, cout = 0" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/3.Eight_bit_adder/testbench.v" 80 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1609232947800 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   Actual: sum = 0, cout = 0 testbench.v(81) " "Verilog HDL Display System Task info at testbench.v(81):    Actual: sum = 0, cout = 0" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/3.Eight_bit_adder/testbench.v" 81 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1609232947801 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "4. The output was correct! testbench.v(84) " "Verilog HDL Display System Task info at testbench.v(84): 4. The output was correct!" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/3.Eight_bit_adder/testbench.v" 84 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1609232947801 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   Expected: sum = 161, cout = 0 testbench.v(85) " "Verilog HDL Display System Task info at testbench.v(85):    Expected: sum = 161, cout = 0" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/3.Eight_bit_adder/testbench.v" 85 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1609232947801 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   Actual: sum = 0, cout = 0 testbench.v(86) " "Verilog HDL Display System Task info at testbench.v(86):    Actual: sum = 0, cout = 0" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/3.Eight_bit_adder/testbench.v" 86 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1609232947801 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "5. ERROR: the output was wrong! testbench.v(96) " "Verilog HDL Display System Task info at testbench.v(96): 5. ERROR: the output was wrong!" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/3.Eight_bit_adder/testbench.v" 96 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1609232947801 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   Expected: sum = 0, cout = 1 testbench.v(97) " "Verilog HDL Display System Task info at testbench.v(97):    Expected: sum = 0, cout = 1" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/3.Eight_bit_adder/testbench.v" 97 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1609232947801 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   Actual: sum = 0, cout = 0 testbench.v(98) " "Verilog HDL Display System Task info at testbench.v(98):    Actual: sum = 0, cout = 0" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/3.Eight_bit_adder/testbench.v" 98 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1609232947801 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "5. The output was correct! testbench.v(101) " "Verilog HDL Display System Task info at testbench.v(101): 5. The output was correct!" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/3.Eight_bit_adder/testbench.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1609232947801 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   Expected: sum = 0, cout = 1 testbench.v(102) " "Verilog HDL Display System Task info at testbench.v(102):    Expected: sum = 0, cout = 1" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/3.Eight_bit_adder/testbench.v" 102 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1609232947801 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   Actual: sum = 0, cout = 0 testbench.v(103) " "Verilog HDL Display System Task info at testbench.v(103):    Actual: sum = 0, cout = 0" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/3.Eight_bit_adder/testbench.v" 103 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1609232947802 "|testbench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.v(105) " "Verilog HDL warning at testbench.v(105): ignoring unsupported system task" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/3.Eight_bit_adder/testbench.v" 105 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1609232947802 "|testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_adder eight_bit_adder:dut " "Elaborating entity \"eight_bit_adder\" for hierarchy \"eight_bit_adder:dut\"" {  } { { "testbench.v" "dut" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/3.Eight_bit_adder/testbench.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609232947950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder eight_bit_adder:dut\|full_adder:zero " "Elaborating entity \"full_adder\" for hierarchy \"eight_bit_adder:dut\|full_adder:zero\"" {  } { { "eight_bit_adder.v" "zero" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/3.Eight_bit_adder/eight_bit_adder.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609232947955 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1372 " "Peak virtual memory: 1372 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609232949466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 29 11:09:09 2020 " "Processing ended: Tue Dec 29 11:09:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609232949466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609232949466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609232949466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1609232949466 ""}
