# Team 03
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/team_03_WB.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/team_03_Wrapper.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/team_03.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_alphabet_decoder.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_alu.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_bin4_to_bcd_decoder.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_branchControl.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_clock_divider.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_color_out_logic.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_comparator.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_control.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_cputop.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_DPUtop.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_dpuxmmio.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_eight_bit_shift.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_hardware_clock.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_hardwareclkxmmio.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_horizontal_counter.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_imm_gen.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_instrHolder.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_MMIO.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_MMIOInterface.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_NES_clkdiv_counter.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_NESControllers.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_OLDdpuxmmio.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_outputSynchronizer.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_pc.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_player_1_display.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_player_2_display.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_player_FSM_new.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_player_lut.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_registerFile.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_requestUnit.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_ssdec.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_text_display.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_text_lut.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_vertical_counter.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/src/t03_wishbone_manager.sv