-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
-- Date        : Sat Apr  6 17:31:35 2024
-- Host        : ASUS_ROG running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/zedboard_adrv9002_project/src_HDL/IP_802_11p/edit_IP_802_11p_v1_0.gen/sources_1/bd/block_design_0/ip/block_design_0_receiver_802_11p_0_0/block_design_0_receiver_802_11p_0_0_sim_netlist.vhdl
-- Design      : block_design_0_receiver_802_11p_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_0_receiver_802_11p_0_0_block_design_atan is
  port (
    M_AXIS_DOUT_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXIS_DOUT_tvalid : out STD_LOGIC;
    S_AXIS_CARTESIAN_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXIS_CARTESIAN_tready : out STD_LOGIC;
    S_AXIS_CARTESIAN_tvalid : in STD_LOGIC;
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_0_receiver_802_11p_0_0_block_design_atan : entity is "block_design_atan";
  attribute hw_handoff : string;
  attribute hw_handoff of block_design_0_receiver_802_11p_0_0_block_design_atan : entity is "block_design_atan.hwdef";
end block_design_0_receiver_802_11p_0_0_block_design_atan;

architecture STRUCTURE of block_design_0_receiver_802_11p_0_0_block_design_atan is
  component block_design_0_receiver_802_11p_0_0_block_design_atan_cordic_0_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_cartesian_tvalid : in STD_LOGIC;
    s_axis_cartesian_tready : out STD_LOGIC;
    s_axis_cartesian_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_dout_tvalid : out STD_LOGIC;
    m_axis_dout_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component block_design_0_receiver_802_11p_0_0_block_design_atan_cordic_0_0;
  attribute syn_black_box : string;
  attribute syn_black_box of cordic_0 : label is "TRUE";
  attribute x_core_info : string;
  attribute x_core_info of cordic_0 : label is "cordic_v6_0_21,Vivado 2023.2.2";
  attribute x_interface_info : string;
  attribute x_interface_info of M_AXIS_DOUT_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS_DOUT TVALID";
  attribute x_interface_info of S_AXIS_CARTESIAN_tready : signal is "xilinx.com:interface:axis:1.0 S_AXIS_CARTESIAN TREADY";
  attribute x_interface_info of S_AXIS_CARTESIAN_tvalid : signal is "xilinx.com:interface:axis:1.0 S_AXIS_CARTESIAN TVALID";
  attribute x_interface_info of aclk : signal is "xilinx.com:signal:clock:1.0 CLK.ACLK CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of aclk : signal is "XIL_INTERFACENAME CLK.ACLK, ASSOCIATED_BUSIF M_AXIS_DOUT:S_AXIS_CARTESIAN, ASSOCIATED_RESET aresetn, CLK_DOMAIN block_design_atan_aclk_0, FREQ_HZ 1000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
  attribute x_interface_info of aresetn : signal is "xilinx.com:signal:reset:1.0 RST.ARESETN RST";
  attribute x_interface_parameter of aresetn : signal is "XIL_INTERFACENAME RST.ARESETN, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute x_interface_info of M_AXIS_DOUT_tdata : signal is "xilinx.com:interface:axis:1.0 M_AXIS_DOUT TDATA";
  attribute x_interface_parameter of M_AXIS_DOUT_tdata : signal is "XIL_INTERFACENAME M_AXIS_DOUT, CLK_DOMAIN block_design_atan_aclk_0, FREQ_HZ 1000000, HAS_TKEEP 0, HAS_TLAST 0, HAS_TREADY 0, HAS_TSTRB 0, INSERT_VIP 0, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_real {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value real} enabled {attribs {resolve_type generated dependency polar_mag_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency polar_mag_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency polar_mag_fractwidth format long minimum {} maximum {}} value -2} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_phase {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency polar_phase_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type generated dependency polar_phase_offset format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency polar_phase_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}} TDATA_WIDTH 16 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cartesian_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cartesian_tuser} enabled {attribs {resolve_type generated dependency cart_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cart_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_phase_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase_tuser} enabled {attribs {resolve_type generated dependency phase_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency phase_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency phase_offset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TUSER_WIDTH 0}, PHASE 0.0, TDATA_NUM_BYTES 2, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0";
  attribute x_interface_info of S_AXIS_CARTESIAN_tdata : signal is "xilinx.com:interface:axis:1.0 S_AXIS_CARTESIAN TDATA";
  attribute x_interface_parameter of S_AXIS_CARTESIAN_tdata : signal is "XIL_INTERFACENAME S_AXIS_CARTESIAN, CLK_DOMAIN block_design_atan_aclk_0, FREQ_HZ 1000000, HAS_TKEEP 0, HAS_TLAST 0, HAS_TREADY 1, HAS_TSTRB 0, INSERT_VIP 0, LAYERED_METADATA undef, PHASE 0.0, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0";
begin
cordic_0: component block_design_0_receiver_802_11p_0_0_block_design_atan_cordic_0_0
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_dout_tdata(15 downto 0) => M_AXIS_DOUT_tdata(15 downto 0),
      m_axis_dout_tvalid => M_AXIS_DOUT_tvalid,
      s_axis_cartesian_tdata(63 downto 0) => S_AXIS_CARTESIAN_tdata(63 downto 0),
      s_axis_cartesian_tready => S_AXIS_CARTESIAN_tready,
      s_axis_cartesian_tvalid => S_AXIS_CARTESIAN_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_0_receiver_802_11p_0_0_block_design_fft is
  port (
    M_AXIS_DATA_tdata : out STD_LOGIC_VECTOR ( 47 downto 0 );
    M_AXIS_DATA_tlast : out STD_LOGIC;
    M_AXIS_DATA_tvalid : out STD_LOGIC;
    S_AXIS_CONFIG_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXIS_CONFIG_tready : out STD_LOGIC;
    S_AXIS_CONFIG_tvalid : in STD_LOGIC;
    S_AXIS_DATA_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXIS_DATA_tlast : in STD_LOGIC;
    S_AXIS_DATA_tready : out STD_LOGIC;
    S_AXIS_DATA_tvalid : in STD_LOGIC;
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    event_data_in_channel_halt : out STD_LOGIC;
    event_frame_started : out STD_LOGIC;
    event_tlast_missing : out STD_LOGIC;
    event_tlast_unexpected : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_0_receiver_802_11p_0_0_block_design_fft : entity is "block_design_fft";
  attribute hw_handoff : string;
  attribute hw_handoff of block_design_0_receiver_802_11p_0_0_block_design_fft : entity is "block_design_fft.hwdef";
end block_design_0_receiver_802_11p_0_0_block_design_fft;

architecture STRUCTURE of block_design_0_receiver_802_11p_0_0_block_design_fft is
  component block_design_0_receiver_802_11p_0_0_block_design_fft_xfft_0_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_config_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_config_tvalid : in STD_LOGIC;
    s_axis_config_tready : out STD_LOGIC;
    s_axis_data_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_data_tvalid : in STD_LOGIC;
    s_axis_data_tready : out STD_LOGIC;
    s_axis_data_tlast : in STD_LOGIC;
    m_axis_data_tdata : out STD_LOGIC_VECTOR ( 47 downto 0 );
    m_axis_data_tvalid : out STD_LOGIC;
    m_axis_data_tlast : out STD_LOGIC;
    event_frame_started : out STD_LOGIC;
    event_tlast_unexpected : out STD_LOGIC;
    event_tlast_missing : out STD_LOGIC;
    event_data_in_channel_halt : out STD_LOGIC
  );
  end component block_design_0_receiver_802_11p_0_0_block_design_fft_xfft_0_0;
  signal \<const0>\ : STD_LOGIC;
  signal xfft_0_n_0 : STD_LOGIC;
  signal xfft_0_n_10 : STD_LOGIC;
  signal xfft_0_n_11 : STD_LOGIC;
  signal xfft_0_n_12 : STD_LOGIC;
  signal xfft_0_n_13 : STD_LOGIC;
  signal xfft_0_n_14 : STD_LOGIC;
  signal xfft_0_n_15 : STD_LOGIC;
  signal xfft_0_n_16 : STD_LOGIC;
  signal xfft_0_n_17 : STD_LOGIC;
  signal xfft_0_n_18 : STD_LOGIC;
  signal xfft_0_n_19 : STD_LOGIC;
  signal xfft_0_n_2 : STD_LOGIC;
  signal xfft_0_n_20 : STD_LOGIC;
  signal xfft_0_n_21 : STD_LOGIC;
  signal xfft_0_n_22 : STD_LOGIC;
  signal xfft_0_n_23 : STD_LOGIC;
  signal xfft_0_n_24 : STD_LOGIC;
  signal xfft_0_n_25 : STD_LOGIC;
  signal xfft_0_n_26 : STD_LOGIC;
  signal xfft_0_n_27 : STD_LOGIC;
  signal xfft_0_n_28 : STD_LOGIC;
  signal xfft_0_n_29 : STD_LOGIC;
  signal xfft_0_n_3 : STD_LOGIC;
  signal xfft_0_n_30 : STD_LOGIC;
  signal xfft_0_n_31 : STD_LOGIC;
  signal xfft_0_n_32 : STD_LOGIC;
  signal xfft_0_n_33 : STD_LOGIC;
  signal xfft_0_n_34 : STD_LOGIC;
  signal xfft_0_n_35 : STD_LOGIC;
  signal xfft_0_n_36 : STD_LOGIC;
  signal xfft_0_n_37 : STD_LOGIC;
  signal xfft_0_n_38 : STD_LOGIC;
  signal xfft_0_n_39 : STD_LOGIC;
  signal xfft_0_n_4 : STD_LOGIC;
  signal xfft_0_n_40 : STD_LOGIC;
  signal xfft_0_n_41 : STD_LOGIC;
  signal xfft_0_n_42 : STD_LOGIC;
  signal xfft_0_n_43 : STD_LOGIC;
  signal xfft_0_n_44 : STD_LOGIC;
  signal xfft_0_n_45 : STD_LOGIC;
  signal xfft_0_n_46 : STD_LOGIC;
  signal xfft_0_n_47 : STD_LOGIC;
  signal xfft_0_n_48 : STD_LOGIC;
  signal xfft_0_n_49 : STD_LOGIC;
  signal xfft_0_n_5 : STD_LOGIC;
  signal xfft_0_n_50 : STD_LOGIC;
  signal xfft_0_n_51 : STD_LOGIC;
  signal xfft_0_n_6 : STD_LOGIC;
  signal xfft_0_n_7 : STD_LOGIC;
  signal xfft_0_n_8 : STD_LOGIC;
  signal xfft_0_n_9 : STD_LOGIC;
  attribute syn_black_box : string;
  attribute syn_black_box of xfft_0 : label is "TRUE";
  attribute x_core_info : string;
  attribute x_core_info of xfft_0 : label is "xfft_v9_1_11,Vivado 2023.2.2";
  attribute x_interface_info : string;
  attribute x_interface_info of M_AXIS_DATA_tlast : signal is "xilinx.com:interface:axis:1.0 M_AXIS_DATA TLAST";
  attribute x_interface_info of M_AXIS_DATA_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS_DATA TVALID";
  attribute x_interface_info of S_AXIS_CONFIG_tready : signal is "xilinx.com:interface:axis:1.0 S_AXIS_CONFIG TREADY";
  attribute x_interface_info of S_AXIS_CONFIG_tvalid : signal is "xilinx.com:interface:axis:1.0 S_AXIS_CONFIG TVALID";
  attribute x_interface_info of S_AXIS_DATA_tlast : signal is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TLAST";
  attribute x_interface_info of S_AXIS_DATA_tready : signal is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TREADY";
  attribute x_interface_info of S_AXIS_DATA_tvalid : signal is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TVALID";
  attribute x_interface_info of aclk : signal is "xilinx.com:signal:clock:1.0 CLK.ACLK CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of aclk : signal is "XIL_INTERFACENAME CLK.ACLK, ASSOCIATED_BUSIF M_AXIS_DATA:S_AXIS_CONFIG:S_AXIS_DATA, ASSOCIATED_RESET aresetn, CLK_DOMAIN block_design_fft_aclk_0, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
  attribute x_interface_info of aresetn : signal is "xilinx.com:signal:reset:1.0 RST.ARESETN RST";
  attribute x_interface_parameter of aresetn : signal is "XIL_INTERFACENAME RST.ARESETN, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute x_interface_info of event_data_in_channel_halt : signal is "xilinx.com:signal:interrupt:1.0 INTR.EVENT_DATA_IN_CHANNEL_HALT INTERRUPT";
  attribute x_interface_parameter of event_data_in_channel_halt : signal is "XIL_INTERFACENAME INTR.EVENT_DATA_IN_CHANNEL_HALT, PortWidth 1, SENSITIVITY EDGE_RISING";
  attribute x_interface_info of event_frame_started : signal is "xilinx.com:signal:interrupt:1.0 INTR.EVENT_FRAME_STARTED INTERRUPT";
  attribute x_interface_parameter of event_frame_started : signal is "XIL_INTERFACENAME INTR.EVENT_FRAME_STARTED, PortWidth 1, SENSITIVITY EDGE_RISING";
  attribute x_interface_info of event_tlast_missing : signal is "xilinx.com:signal:interrupt:1.0 INTR.EVENT_TLAST_MISSING INTERRUPT";
  attribute x_interface_parameter of event_tlast_missing : signal is "XIL_INTERFACENAME INTR.EVENT_TLAST_MISSING, PortWidth 1, SENSITIVITY EDGE_RISING";
  attribute x_interface_info of event_tlast_unexpected : signal is "xilinx.com:signal:interrupt:1.0 INTR.EVENT_TLAST_UNEXPECTED INTERRUPT";
  attribute x_interface_parameter of event_tlast_unexpected : signal is "XIL_INTERFACENAME INTR.EVENT_TLAST_UNEXPECTED, PortWidth 1, SENSITIVITY EDGE_RISING";
  attribute x_interface_info of M_AXIS_DATA_tdata : signal is "xilinx.com:interface:axis:1.0 M_AXIS_DATA TDATA";
  attribute x_interface_parameter of M_AXIS_DATA_tdata : signal is "XIL_INTERFACENAME M_AXIS_DATA, CLK_DOMAIN block_design_fft_aclk_0, FREQ_HZ 100000000, HAS_TKEEP 0, HAS_TLAST 1, HAS_TREADY 0, HAS_TSTRB 0, INSERT_VIP 0, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3071} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3071} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xn_re {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_re} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3047} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 64} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 23} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} field_xn_im {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_im} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3047} bitoffset {attribs {resolve_type generated dependency xn_im_offset format long minimum {} maximum {}} value 24} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 64} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 23} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}}} TDATA_WIDTH 48 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xk_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xk_index} enabled {attribs {resolve_type generated dependency xk_index_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xk_index_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_blk_exp {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value blk_exp} enabled {attribs {resolve_type generated dependency blk_exp_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type generated dependency blk_exp_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_ovflo {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ovflo} enabled {attribs {resolve_type generated dependency ovflo_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type generated dependency ovflo_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} TUSER_WIDTH 0}, PHASE 0.0, TDATA_NUM_BYTES 6, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0";
  attribute x_interface_info of S_AXIS_CONFIG_tdata : signal is "xilinx.com:interface:axis:1.0 S_AXIS_CONFIG TDATA";
  attribute x_interface_parameter of S_AXIS_CONFIG_tdata : signal is "XIL_INTERFACENAME S_AXIS_CONFIG, CLK_DOMAIN block_design_fft_aclk_0, FREQ_HZ 100000000, HAS_TKEEP 0, HAS_TLAST 0, HAS_TREADY 1, HAS_TSTRB 0, INSERT_VIP 0, LAYERED_METADATA undef, PHASE 0.0, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0";
  attribute x_interface_info of S_AXIS_DATA_tdata : signal is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TDATA";
  attribute x_interface_parameter of S_AXIS_DATA_tdata : signal is "XIL_INTERFACENAME S_AXIS_DATA, CLK_DOMAIN block_design_fft_aclk_0, FREQ_HZ 100000000, HAS_TKEEP 0, HAS_TLAST 1, HAS_TREADY 1, HAS_TSTRB 0, INSERT_VIP 0, LAYERED_METADATA undef, PHASE 0.0, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0";
begin
  M_AXIS_DATA_tdata(47) <= \<const0>\;
  M_AXIS_DATA_tdata(46) <= \<const0>\;
  M_AXIS_DATA_tdata(45) <= \<const0>\;
  M_AXIS_DATA_tdata(44) <= \<const0>\;
  M_AXIS_DATA_tdata(43) <= \<const0>\;
  M_AXIS_DATA_tdata(42) <= \<const0>\;
  M_AXIS_DATA_tdata(41) <= \<const0>\;
  M_AXIS_DATA_tdata(40) <= \<const0>\;
  M_AXIS_DATA_tdata(39) <= \<const0>\;
  M_AXIS_DATA_tdata(38) <= \<const0>\;
  M_AXIS_DATA_tdata(37) <= \<const0>\;
  M_AXIS_DATA_tdata(36) <= \<const0>\;
  M_AXIS_DATA_tdata(35) <= \<const0>\;
  M_AXIS_DATA_tdata(34) <= \<const0>\;
  M_AXIS_DATA_tdata(33) <= \<const0>\;
  M_AXIS_DATA_tdata(32) <= \<const0>\;
  M_AXIS_DATA_tdata(31) <= \<const0>\;
  M_AXIS_DATA_tdata(30) <= \<const0>\;
  M_AXIS_DATA_tdata(29) <= \<const0>\;
  M_AXIS_DATA_tdata(28) <= \<const0>\;
  M_AXIS_DATA_tdata(27) <= \<const0>\;
  M_AXIS_DATA_tdata(26) <= \<const0>\;
  M_AXIS_DATA_tdata(25) <= \<const0>\;
  M_AXIS_DATA_tdata(24) <= \<const0>\;
  M_AXIS_DATA_tdata(23) <= \<const0>\;
  M_AXIS_DATA_tdata(22) <= \<const0>\;
  M_AXIS_DATA_tdata(21) <= \<const0>\;
  M_AXIS_DATA_tdata(20) <= \<const0>\;
  M_AXIS_DATA_tdata(19) <= \<const0>\;
  M_AXIS_DATA_tdata(18) <= \<const0>\;
  M_AXIS_DATA_tdata(17) <= \<const0>\;
  M_AXIS_DATA_tdata(16) <= \<const0>\;
  M_AXIS_DATA_tdata(15) <= \<const0>\;
  M_AXIS_DATA_tdata(14) <= \<const0>\;
  M_AXIS_DATA_tdata(13) <= \<const0>\;
  M_AXIS_DATA_tdata(12) <= \<const0>\;
  M_AXIS_DATA_tdata(11) <= \<const0>\;
  M_AXIS_DATA_tdata(10) <= \<const0>\;
  M_AXIS_DATA_tdata(9) <= \<const0>\;
  M_AXIS_DATA_tdata(8) <= \<const0>\;
  M_AXIS_DATA_tdata(7) <= \<const0>\;
  M_AXIS_DATA_tdata(6) <= \<const0>\;
  M_AXIS_DATA_tdata(5) <= \<const0>\;
  M_AXIS_DATA_tdata(4) <= \<const0>\;
  M_AXIS_DATA_tdata(3) <= \<const0>\;
  M_AXIS_DATA_tdata(2) <= \<const0>\;
  M_AXIS_DATA_tdata(1) <= \<const0>\;
  M_AXIS_DATA_tdata(0) <= \<const0>\;
  M_AXIS_DATA_tlast <= \<const0>\;
  M_AXIS_DATA_tvalid <= \<const0>\;
  S_AXIS_CONFIG_tready <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xfft_0: component block_design_0_receiver_802_11p_0_0_block_design_fft_xfft_0_0
     port map (
      aclk => aclk,
      aresetn => aresetn,
      event_data_in_channel_halt => event_data_in_channel_halt,
      event_frame_started => event_frame_started,
      event_tlast_missing => event_tlast_missing,
      event_tlast_unexpected => event_tlast_unexpected,
      m_axis_data_tdata(47) => xfft_0_n_2,
      m_axis_data_tdata(46) => xfft_0_n_3,
      m_axis_data_tdata(45) => xfft_0_n_4,
      m_axis_data_tdata(44) => xfft_0_n_5,
      m_axis_data_tdata(43) => xfft_0_n_6,
      m_axis_data_tdata(42) => xfft_0_n_7,
      m_axis_data_tdata(41) => xfft_0_n_8,
      m_axis_data_tdata(40) => xfft_0_n_9,
      m_axis_data_tdata(39) => xfft_0_n_10,
      m_axis_data_tdata(38) => xfft_0_n_11,
      m_axis_data_tdata(37) => xfft_0_n_12,
      m_axis_data_tdata(36) => xfft_0_n_13,
      m_axis_data_tdata(35) => xfft_0_n_14,
      m_axis_data_tdata(34) => xfft_0_n_15,
      m_axis_data_tdata(33) => xfft_0_n_16,
      m_axis_data_tdata(32) => xfft_0_n_17,
      m_axis_data_tdata(31) => xfft_0_n_18,
      m_axis_data_tdata(30) => xfft_0_n_19,
      m_axis_data_tdata(29) => xfft_0_n_20,
      m_axis_data_tdata(28) => xfft_0_n_21,
      m_axis_data_tdata(27) => xfft_0_n_22,
      m_axis_data_tdata(26) => xfft_0_n_23,
      m_axis_data_tdata(25) => xfft_0_n_24,
      m_axis_data_tdata(24) => xfft_0_n_25,
      m_axis_data_tdata(23) => xfft_0_n_26,
      m_axis_data_tdata(22) => xfft_0_n_27,
      m_axis_data_tdata(21) => xfft_0_n_28,
      m_axis_data_tdata(20) => xfft_0_n_29,
      m_axis_data_tdata(19) => xfft_0_n_30,
      m_axis_data_tdata(18) => xfft_0_n_31,
      m_axis_data_tdata(17) => xfft_0_n_32,
      m_axis_data_tdata(16) => xfft_0_n_33,
      m_axis_data_tdata(15) => xfft_0_n_34,
      m_axis_data_tdata(14) => xfft_0_n_35,
      m_axis_data_tdata(13) => xfft_0_n_36,
      m_axis_data_tdata(12) => xfft_0_n_37,
      m_axis_data_tdata(11) => xfft_0_n_38,
      m_axis_data_tdata(10) => xfft_0_n_39,
      m_axis_data_tdata(9) => xfft_0_n_40,
      m_axis_data_tdata(8) => xfft_0_n_41,
      m_axis_data_tdata(7) => xfft_0_n_42,
      m_axis_data_tdata(6) => xfft_0_n_43,
      m_axis_data_tdata(5) => xfft_0_n_44,
      m_axis_data_tdata(4) => xfft_0_n_45,
      m_axis_data_tdata(3) => xfft_0_n_46,
      m_axis_data_tdata(2) => xfft_0_n_47,
      m_axis_data_tdata(1) => xfft_0_n_48,
      m_axis_data_tdata(0) => xfft_0_n_49,
      m_axis_data_tlast => xfft_0_n_51,
      m_axis_data_tvalid => xfft_0_n_50,
      s_axis_config_tdata(7 downto 0) => B"00000000",
      s_axis_config_tready => xfft_0_n_0,
      s_axis_config_tvalid => '0',
      s_axis_data_tdata(31 downto 0) => S_AXIS_DATA_tdata(31 downto 0),
      s_axis_data_tlast => S_AXIS_DATA_tlast,
      s_axis_data_tready => S_AXIS_DATA_tready,
      s_axis_data_tvalid => S_AXIS_DATA_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_0_receiver_802_11p_0_0_block_design_rotation is
  port (
    M_AXIS_DOUT_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXIS_DOUT_tlast : out STD_LOGIC;
    M_AXIS_DOUT_tvalid : out STD_LOGIC;
    S_AXIS_CARTESIAN_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXIS_CARTESIAN_tlast : in STD_LOGIC;
    S_AXIS_CARTESIAN_tvalid : in STD_LOGIC;
    S_AXIS_PHASE_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXIS_PHASE_tvalid : in STD_LOGIC;
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_0_receiver_802_11p_0_0_block_design_rotation : entity is "block_design_rotation";
  attribute hw_handoff : string;
  attribute hw_handoff of block_design_0_receiver_802_11p_0_0_block_design_rotation : entity is "block_design_rotation.hwdef";
end block_design_0_receiver_802_11p_0_0_block_design_rotation;

architecture STRUCTURE of block_design_0_receiver_802_11p_0_0_block_design_rotation is
  component block_design_0_receiver_802_11p_0_0_block_design_rotation_cordic_0_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_phase_tvalid : in STD_LOGIC;
    s_axis_phase_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_cartesian_tvalid : in STD_LOGIC;
    s_axis_cartesian_tlast : in STD_LOGIC;
    s_axis_cartesian_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_dout_tvalid : out STD_LOGIC;
    m_axis_dout_tlast : out STD_LOGIC;
    m_axis_dout_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component block_design_0_receiver_802_11p_0_0_block_design_rotation_cordic_0_0;
  signal \<const0>\ : STD_LOGIC;
  signal cordic_0_n_0 : STD_LOGIC;
  signal cordic_0_n_1 : STD_LOGIC;
  signal cordic_0_n_10 : STD_LOGIC;
  signal cordic_0_n_11 : STD_LOGIC;
  signal cordic_0_n_12 : STD_LOGIC;
  signal cordic_0_n_13 : STD_LOGIC;
  signal cordic_0_n_14 : STD_LOGIC;
  signal cordic_0_n_15 : STD_LOGIC;
  signal cordic_0_n_16 : STD_LOGIC;
  signal cordic_0_n_17 : STD_LOGIC;
  signal cordic_0_n_18 : STD_LOGIC;
  signal cordic_0_n_19 : STD_LOGIC;
  signal cordic_0_n_2 : STD_LOGIC;
  signal cordic_0_n_20 : STD_LOGIC;
  signal cordic_0_n_21 : STD_LOGIC;
  signal cordic_0_n_22 : STD_LOGIC;
  signal cordic_0_n_23 : STD_LOGIC;
  signal cordic_0_n_24 : STD_LOGIC;
  signal cordic_0_n_25 : STD_LOGIC;
  signal cordic_0_n_26 : STD_LOGIC;
  signal cordic_0_n_27 : STD_LOGIC;
  signal cordic_0_n_28 : STD_LOGIC;
  signal cordic_0_n_29 : STD_LOGIC;
  signal cordic_0_n_3 : STD_LOGIC;
  signal cordic_0_n_30 : STD_LOGIC;
  signal cordic_0_n_31 : STD_LOGIC;
  signal cordic_0_n_32 : STD_LOGIC;
  signal cordic_0_n_33 : STD_LOGIC;
  signal cordic_0_n_4 : STD_LOGIC;
  signal cordic_0_n_5 : STD_LOGIC;
  signal cordic_0_n_6 : STD_LOGIC;
  signal cordic_0_n_7 : STD_LOGIC;
  signal cordic_0_n_8 : STD_LOGIC;
  signal cordic_0_n_9 : STD_LOGIC;
  attribute syn_black_box : string;
  attribute syn_black_box of cordic_0 : label is "TRUE";
  attribute x_core_info : string;
  attribute x_core_info of cordic_0 : label is "cordic_v6_0_21,Vivado 2023.2.2";
  attribute x_interface_info : string;
  attribute x_interface_info of M_AXIS_DOUT_tlast : signal is "xilinx.com:interface:axis:1.0 M_AXIS_DOUT TLAST";
  attribute x_interface_info of M_AXIS_DOUT_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS_DOUT TVALID";
  attribute x_interface_info of S_AXIS_CARTESIAN_tlast : signal is "xilinx.com:interface:axis:1.0 S_AXIS_CARTESIAN TLAST";
  attribute x_interface_info of S_AXIS_CARTESIAN_tvalid : signal is "xilinx.com:interface:axis:1.0 S_AXIS_CARTESIAN TVALID";
  attribute x_interface_info of S_AXIS_PHASE_tvalid : signal is "xilinx.com:interface:axis:1.0 S_AXIS_PHASE TVALID";
  attribute x_interface_info of aclk : signal is "xilinx.com:signal:clock:1.0 CLK.ACLK CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of aclk : signal is "XIL_INTERFACENAME CLK.ACLK, ASSOCIATED_BUSIF M_AXIS_DOUT:S_AXIS_CARTESIAN:S_AXIS_PHASE, ASSOCIATED_RESET aresetn, CLK_DOMAIN block_design_rotation_aclk_0, FREQ_HZ 1000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
  attribute x_interface_info of aresetn : signal is "xilinx.com:signal:reset:1.0 RST.ARESETN RST";
  attribute x_interface_parameter of aresetn : signal is "XIL_INTERFACENAME RST.ARESETN, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute x_interface_info of M_AXIS_DOUT_tdata : signal is "xilinx.com:interface:axis:1.0 M_AXIS_DOUT TDATA";
  attribute x_interface_parameter of M_AXIS_DOUT_tdata : signal is "XIL_INTERFACENAME M_AXIS_DOUT, CLK_DOMAIN block_design_rotation_aclk_0, FREQ_HZ 1000000, HAS_TKEEP 0, HAS_TLAST 1, HAS_TREADY 0, HAS_TSTRB 0, INSERT_VIP 0, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} complex {bitwidth {attribs {resolve_type generated dependency complex_width format long minimum {} maximum {}} value 16} stride {attribs {resolve_type generated dependency complex_stride format long minimum {} maximum {}} value 16} realfirst {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} real {fixed {fractwidth {attribs {resolve_type generated dependency complex_fractwidth format long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cartesian_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cartesian_tuser} enabled {attribs {resolve_type generated dependency cart_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cart_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_phase_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase_tuser} enabled {attribs {resolve_type generated dependency phase_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency phase_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency phase_offset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TUSER_WIDTH 0}, PHASE 0.0, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0";
  attribute x_interface_info of S_AXIS_CARTESIAN_tdata : signal is "xilinx.com:interface:axis:1.0 S_AXIS_CARTESIAN TDATA";
  attribute x_interface_parameter of S_AXIS_CARTESIAN_tdata : signal is "XIL_INTERFACENAME S_AXIS_CARTESIAN, CLK_DOMAIN block_design_rotation_aclk_0, FREQ_HZ 1000000, HAS_TKEEP 0, HAS_TLAST 1, HAS_TREADY 0, HAS_TSTRB 0, INSERT_VIP 0, LAYERED_METADATA undef, PHASE 0.0, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0";
  attribute x_interface_info of S_AXIS_PHASE_tdata : signal is "xilinx.com:interface:axis:1.0 S_AXIS_PHASE TDATA";
  attribute x_interface_parameter of S_AXIS_PHASE_tdata : signal is "XIL_INTERFACENAME S_AXIS_PHASE, CLK_DOMAIN block_design_rotation_aclk_0, FREQ_HZ 1000000, HAS_TKEEP 0, HAS_TLAST 0, HAS_TREADY 0, HAS_TSTRB 0, INSERT_VIP 0, LAYERED_METADATA undef, PHASE 0.0, TDATA_NUM_BYTES 2, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0";
begin
  M_AXIS_DOUT_tdata(31) <= \<const0>\;
  M_AXIS_DOUT_tdata(30) <= \<const0>\;
  M_AXIS_DOUT_tdata(29) <= \<const0>\;
  M_AXIS_DOUT_tdata(28) <= \<const0>\;
  M_AXIS_DOUT_tdata(27) <= \<const0>\;
  M_AXIS_DOUT_tdata(26) <= \<const0>\;
  M_AXIS_DOUT_tdata(25) <= \<const0>\;
  M_AXIS_DOUT_tdata(24) <= \<const0>\;
  M_AXIS_DOUT_tdata(23) <= \<const0>\;
  M_AXIS_DOUT_tdata(22) <= \<const0>\;
  M_AXIS_DOUT_tdata(21) <= \<const0>\;
  M_AXIS_DOUT_tdata(20) <= \<const0>\;
  M_AXIS_DOUT_tdata(19) <= \<const0>\;
  M_AXIS_DOUT_tdata(18) <= \<const0>\;
  M_AXIS_DOUT_tdata(17) <= \<const0>\;
  M_AXIS_DOUT_tdata(16) <= \<const0>\;
  M_AXIS_DOUT_tdata(15) <= \<const0>\;
  M_AXIS_DOUT_tdata(14) <= \<const0>\;
  M_AXIS_DOUT_tdata(13) <= \<const0>\;
  M_AXIS_DOUT_tdata(12) <= \<const0>\;
  M_AXIS_DOUT_tdata(11) <= \<const0>\;
  M_AXIS_DOUT_tdata(10) <= \<const0>\;
  M_AXIS_DOUT_tdata(9) <= \<const0>\;
  M_AXIS_DOUT_tdata(8) <= \<const0>\;
  M_AXIS_DOUT_tdata(7) <= \<const0>\;
  M_AXIS_DOUT_tdata(6) <= \<const0>\;
  M_AXIS_DOUT_tdata(5) <= \<const0>\;
  M_AXIS_DOUT_tdata(4) <= \<const0>\;
  M_AXIS_DOUT_tdata(3) <= \<const0>\;
  M_AXIS_DOUT_tdata(2) <= \<const0>\;
  M_AXIS_DOUT_tdata(1) <= \<const0>\;
  M_AXIS_DOUT_tdata(0) <= \<const0>\;
  M_AXIS_DOUT_tlast <= \<const0>\;
  M_AXIS_DOUT_tvalid <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
cordic_0: component block_design_0_receiver_802_11p_0_0_block_design_rotation_cordic_0_0
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_dout_tdata(31) => cordic_0_n_2,
      m_axis_dout_tdata(30) => cordic_0_n_3,
      m_axis_dout_tdata(29) => cordic_0_n_4,
      m_axis_dout_tdata(28) => cordic_0_n_5,
      m_axis_dout_tdata(27) => cordic_0_n_6,
      m_axis_dout_tdata(26) => cordic_0_n_7,
      m_axis_dout_tdata(25) => cordic_0_n_8,
      m_axis_dout_tdata(24) => cordic_0_n_9,
      m_axis_dout_tdata(23) => cordic_0_n_10,
      m_axis_dout_tdata(22) => cordic_0_n_11,
      m_axis_dout_tdata(21) => cordic_0_n_12,
      m_axis_dout_tdata(20) => cordic_0_n_13,
      m_axis_dout_tdata(19) => cordic_0_n_14,
      m_axis_dout_tdata(18) => cordic_0_n_15,
      m_axis_dout_tdata(17) => cordic_0_n_16,
      m_axis_dout_tdata(16) => cordic_0_n_17,
      m_axis_dout_tdata(15) => cordic_0_n_18,
      m_axis_dout_tdata(14) => cordic_0_n_19,
      m_axis_dout_tdata(13) => cordic_0_n_20,
      m_axis_dout_tdata(12) => cordic_0_n_21,
      m_axis_dout_tdata(11) => cordic_0_n_22,
      m_axis_dout_tdata(10) => cordic_0_n_23,
      m_axis_dout_tdata(9) => cordic_0_n_24,
      m_axis_dout_tdata(8) => cordic_0_n_25,
      m_axis_dout_tdata(7) => cordic_0_n_26,
      m_axis_dout_tdata(6) => cordic_0_n_27,
      m_axis_dout_tdata(5) => cordic_0_n_28,
      m_axis_dout_tdata(4) => cordic_0_n_29,
      m_axis_dout_tdata(3) => cordic_0_n_30,
      m_axis_dout_tdata(2) => cordic_0_n_31,
      m_axis_dout_tdata(1) => cordic_0_n_32,
      m_axis_dout_tdata(0) => cordic_0_n_33,
      m_axis_dout_tlast => cordic_0_n_1,
      m_axis_dout_tvalid => cordic_0_n_0,
      s_axis_cartesian_tdata(31 downto 0) => S_AXIS_CARTESIAN_tdata(31 downto 0),
      s_axis_cartesian_tlast => S_AXIS_CARTESIAN_tlast,
      s_axis_cartesian_tvalid => S_AXIS_CARTESIAN_tvalid,
      s_axis_phase_tdata(15 downto 0) => S_AXIS_PHASE_tdata(15 downto 0),
      s_axis_phase_tvalid => S_AXIS_PHASE_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_0_receiver_802_11p_0_0_block_design_atan_wrapper is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ATAN_AUTOCORR_STROBE_reg : out STD_LOGIC;
    S_AXIS_CARTESIAN_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXIS_CARTESIAN_tvalid : in STD_LOGIC;
    CLOCK : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    S_AXIS_CARTESIAN_tvalid_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_0_receiver_802_11p_0_0_block_design_atan_wrapper : entity is "block_design_atan_wrapper";
end block_design_0_receiver_802_11p_0_0_block_design_atan_wrapper;

architecture STRUCTURE of block_design_0_receiver_802_11p_0_0_block_design_atan_wrapper is
  signal S_AXIS_CARTESIAN_tready : STD_LOGIC;
  attribute hw_handoff : string;
  attribute hw_handoff of block_design_atan_i : label is "block_design_atan.hwdef";
begin
S_AXIS_CARTESIAN_tvalid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => S_AXIS_CARTESIAN_tvalid_reg(0),
      I1 => S_AXIS_CARTESIAN_tready,
      I2 => S_AXIS_CARTESIAN_tvalid,
      O => ATAN_AUTOCORR_STROBE_reg
    );
block_design_atan_i: entity work.block_design_0_receiver_802_11p_0_0_block_design_atan
     port map (
      M_AXIS_DOUT_tdata(15 downto 0) => D(15 downto 0),
      M_AXIS_DOUT_tvalid => E(0),
      S_AXIS_CARTESIAN_tdata(63 downto 0) => S_AXIS_CARTESIAN_tdata(63 downto 0),
      S_AXIS_CARTESIAN_tready => S_AXIS_CARTESIAN_tready,
      S_AXIS_CARTESIAN_tvalid => S_AXIS_CARTESIAN_tvalid,
      aclk => CLOCK,
      aresetn => aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_0_receiver_802_11p_0_0_block_design_fft_wrapper is
  port (
    S_AXIS_DATA_tready : out STD_LOGIC;
    fft_event_data_in_channel_halt : out STD_LOGIC;
    fft_event_frame_started : out STD_LOGIC;
    fft_event_tlast_missing : out STD_LOGIC;
    fft_event_tlast_unexpected : out STD_LOGIC;
    aresetn : out STD_LOGIC;
    S_AXIS_DATA_tvalid_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FFT_NEXT_DATA_CNTR_reg[31]\ : out STD_LOGIC;
    FFT_NEXT_DATA_CNTR_reg_3_sp_1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXIS_DATA_tlast : in STD_LOGIC;
    S_AXIS_DATA_tvalid : in STD_LOGIC;
    CLOCK : in STD_LOGIC;
    S_AXIS_DATA_tvalid_reg_0 : in STD_LOGIC;
    RESET : in STD_LOGIC;
    \FFT_NEXT_DATA_CNTR_reg[1]_rep__2\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXIS_DATA_tlast_reg : in STD_LOGIC;
    FFT_NEXT_DATA_CNTR_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXIS_DATA_tlast_reg_0 : in STD_LOGIC;
    S_AXIS_DATA_tvalid_reg_1 : in STD_LOGIC;
    S_AXIS_DATA_tvalid_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_0_receiver_802_11p_0_0_block_design_fft_wrapper : entity is "block_design_fft_wrapper";
end block_design_0_receiver_802_11p_0_0_block_design_fft_wrapper;

architecture STRUCTURE of block_design_0_receiver_802_11p_0_0_block_design_fft_wrapper is
  signal FFT_NEXT_DATA_CNTR_reg_3_sn_1 : STD_LOGIC;
  signal \^s_axis_data_tready\ : STD_LOGIC;
  signal S_AXIS_DATA_tvalid_i_2_n_0 : STD_LOGIC;
  signal S_AXIS_DATA_tvalid_i_4_n_0 : STD_LOGIC;
  signal \^aresetn\ : STD_LOGIC;
  signal NLW_block_design_fft_i_M_AXIS_DATA_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_block_design_fft_i_M_AXIS_DATA_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_block_design_fft_i_S_AXIS_CONFIG_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_block_design_fft_i_M_AXIS_DATA_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FFT_NEXT_DATA_CNTR[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[31]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of S_AXIS_DATA_tvalid_i_1 : label is "soft_lutpair0";
  attribute hw_handoff : string;
  attribute hw_handoff of block_design_fft_i : label is "block_design_fft.hwdef";
  attribute SOFT_HLUTNM of block_design_fft_i_i_1 : label is "soft_lutpair0";
begin
  FFT_NEXT_DATA_CNTR_reg_3_sp_1 <= FFT_NEXT_DATA_CNTR_reg_3_sn_1;
  S_AXIS_DATA_tready <= \^s_axis_data_tready\;
  aresetn <= \^aresetn\;
\FFT_NEXT_DATA_CNTR[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^s_axis_data_tready\,
      I1 => CO(0),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2\,
      O => \FFT_NEXT_DATA_CNTR_reg[31]\
    );
\S_AXIS_DATA_tdata[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2\,
      I1 => CO(0),
      I2 => \^s_axis_data_tready\,
      I3 => RESET,
      O => E(0)
    );
S_AXIS_DATA_tlast_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => S_AXIS_DATA_tlast_reg,
      I1 => FFT_NEXT_DATA_CNTR_reg(1),
      I2 => FFT_NEXT_DATA_CNTR_reg(0),
      I3 => \^s_axis_data_tready\,
      I4 => CO(0),
      I5 => S_AXIS_DATA_tlast_reg_0,
      O => FFT_NEXT_DATA_CNTR_reg_3_sn_1
    );
S_AXIS_DATA_tvalid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD0D0"
    )
        port map (
      I0 => S_AXIS_DATA_tvalid_reg_0,
      I1 => S_AXIS_DATA_tvalid_i_2_n_0,
      I2 => S_AXIS_DATA_tvalid,
      I3 => RESET,
      I4 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2\,
      O => S_AXIS_DATA_tvalid_reg
    );
S_AXIS_DATA_tvalid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => S_AXIS_DATA_tvalid_reg_1,
      I1 => FFT_NEXT_DATA_CNTR_reg(4),
      I2 => CO(0),
      I3 => FFT_NEXT_DATA_CNTR_reg(2),
      I4 => S_AXIS_DATA_tvalid_reg_2,
      I5 => S_AXIS_DATA_tvalid_i_4_n_0,
      O => S_AXIS_DATA_tvalid_i_2_n_0
    );
S_AXIS_DATA_tvalid_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(6),
      I1 => FFT_NEXT_DATA_CNTR_reg(7),
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => FFT_NEXT_DATA_CNTR_reg(3),
      I4 => RESET,
      I5 => \^s_axis_data_tready\,
      O => S_AXIS_DATA_tvalid_i_4_n_0
    );
block_design_fft_i: entity work.block_design_0_receiver_802_11p_0_0_block_design_fft
     port map (
      M_AXIS_DATA_tdata(47 downto 0) => NLW_block_design_fft_i_M_AXIS_DATA_tdata_UNCONNECTED(47 downto 0),
      M_AXIS_DATA_tlast => NLW_block_design_fft_i_M_AXIS_DATA_tlast_UNCONNECTED,
      M_AXIS_DATA_tvalid => NLW_block_design_fft_i_M_AXIS_DATA_tvalid_UNCONNECTED,
      S_AXIS_CONFIG_tdata(7 downto 0) => B"00000000",
      S_AXIS_CONFIG_tready => NLW_block_design_fft_i_S_AXIS_CONFIG_tready_UNCONNECTED,
      S_AXIS_CONFIG_tvalid => '0',
      S_AXIS_DATA_tdata(31 downto 0) => Q(31 downto 0),
      S_AXIS_DATA_tlast => S_AXIS_DATA_tlast,
      S_AXIS_DATA_tready => \^s_axis_data_tready\,
      S_AXIS_DATA_tvalid => S_AXIS_DATA_tvalid,
      aclk => CLOCK,
      aresetn => \^aresetn\,
      event_data_in_channel_halt => fft_event_data_in_channel_halt,
      event_frame_started => fft_event_frame_started,
      event_tlast_missing => fft_event_tlast_missing,
      event_tlast_unexpected => fft_event_tlast_unexpected
    );
block_design_fft_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => RESET,
      O => \^aresetn\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_0_receiver_802_11p_0_0_block_design_rotation_wrapper is
  port (
    S_AXIS_CARTESIAN_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXIS_PHASE_tvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CLOCK : in STD_LOGIC;
    aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_0_receiver_802_11p_0_0_block_design_rotation_wrapper : entity is "block_design_rotation_wrapper";
end block_design_0_receiver_802_11p_0_0_block_design_rotation_wrapper;

architecture STRUCTURE of block_design_0_receiver_802_11p_0_0_block_design_rotation_wrapper is
  signal NLW_block_design_rotation_i_M_AXIS_DOUT_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_block_design_rotation_i_M_AXIS_DOUT_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_block_design_rotation_i_M_AXIS_DOUT_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute hw_handoff : string;
  attribute hw_handoff of block_design_rotation_i : label is "block_design_rotation.hwdef";
begin
block_design_rotation_i: entity work.block_design_0_receiver_802_11p_0_0_block_design_rotation
     port map (
      M_AXIS_DOUT_tdata(31 downto 0) => NLW_block_design_rotation_i_M_AXIS_DOUT_tdata_UNCONNECTED(31 downto 0),
      M_AXIS_DOUT_tlast => NLW_block_design_rotation_i_M_AXIS_DOUT_tlast_UNCONNECTED,
      M_AXIS_DOUT_tvalid => NLW_block_design_rotation_i_M_AXIS_DOUT_tvalid_UNCONNECTED,
      S_AXIS_CARTESIAN_tdata(31 downto 0) => S_AXIS_CARTESIAN_tdata(31 downto 0),
      S_AXIS_CARTESIAN_tlast => '0',
      S_AXIS_CARTESIAN_tvalid => S_AXIS_PHASE_tvalid,
      S_AXIS_PHASE_tdata(15 downto 0) => Q(15 downto 0),
      S_AXIS_PHASE_tvalid => S_AXIS_PHASE_tvalid,
      aclk => CLOCK,
      aresetn => aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_0_receiver_802_11p_0_0_atan_block is
  port (
    ATAN_PHASE_OUT_STROBE_DEBUG : out STD_LOGIC;
    DETECTION_SIGNAL_DETECTED_0 : out STD_LOGIC;
    ATAN_PHASE_OUT_DEBUG : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CLOCK : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    RESET : in STD_LOGIC;
    DETECTION_SIGNAL_DETECTED : in STD_LOGIC;
    DETECTION_STROBE : in STD_LOGIC;
    RX_STATE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ATAN_AUTOCORR_I_DEBUG : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ATAN_AUTOCORR_Q_DEBUG : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_0_receiver_802_11p_0_0_atan_block : entity is "atan_block";
end block_design_0_receiver_802_11p_0_0_atan_block;

architecture STRUCTURE of block_design_0_receiver_802_11p_0_0_atan_block is
  signal \^atan_phase_out_strobe_debug\ : STD_LOGIC;
  signal AUTOCORR_I_BUFF : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AUTOCORR_Q_BUFF : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal M_AXIS_DOUT_tdata : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal M_AXIS_DOUT_tvalid : STD_LOGIC;
  signal S_AXIS_CARTESIAN_tvalid : STD_LOGIC;
  signal block_design_atan_wrapper_i_n_17 : STD_LOGIC;
begin
  ATAN_PHASE_OUT_STROBE_DEBUG <= \^atan_phase_out_strobe_debug\;
\AUTOCORR_I_BUFF_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_I_DEBUG(0),
      Q => AUTOCORR_I_BUFF(0)
    );
\AUTOCORR_I_BUFF_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_I_DEBUG(10),
      Q => AUTOCORR_I_BUFF(10)
    );
\AUTOCORR_I_BUFF_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_I_DEBUG(11),
      Q => AUTOCORR_I_BUFF(11)
    );
\AUTOCORR_I_BUFF_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_I_DEBUG(12),
      Q => AUTOCORR_I_BUFF(12)
    );
\AUTOCORR_I_BUFF_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_I_DEBUG(13),
      Q => AUTOCORR_I_BUFF(13)
    );
\AUTOCORR_I_BUFF_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_I_DEBUG(14),
      Q => AUTOCORR_I_BUFF(14)
    );
\AUTOCORR_I_BUFF_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_I_DEBUG(15),
      Q => AUTOCORR_I_BUFF(15)
    );
\AUTOCORR_I_BUFF_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_I_DEBUG(16),
      Q => AUTOCORR_I_BUFF(16)
    );
\AUTOCORR_I_BUFF_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_I_DEBUG(17),
      Q => AUTOCORR_I_BUFF(17)
    );
\AUTOCORR_I_BUFF_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_I_DEBUG(18),
      Q => AUTOCORR_I_BUFF(18)
    );
\AUTOCORR_I_BUFF_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_I_DEBUG(19),
      Q => AUTOCORR_I_BUFF(19)
    );
\AUTOCORR_I_BUFF_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_I_DEBUG(1),
      Q => AUTOCORR_I_BUFF(1)
    );
\AUTOCORR_I_BUFF_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_I_DEBUG(20),
      Q => AUTOCORR_I_BUFF(20)
    );
\AUTOCORR_I_BUFF_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_I_DEBUG(21),
      Q => AUTOCORR_I_BUFF(21)
    );
\AUTOCORR_I_BUFF_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_I_DEBUG(22),
      Q => AUTOCORR_I_BUFF(22)
    );
\AUTOCORR_I_BUFF_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_I_DEBUG(23),
      Q => AUTOCORR_I_BUFF(23)
    );
\AUTOCORR_I_BUFF_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_I_DEBUG(24),
      Q => AUTOCORR_I_BUFF(24)
    );
\AUTOCORR_I_BUFF_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_I_DEBUG(25),
      Q => AUTOCORR_I_BUFF(25)
    );
\AUTOCORR_I_BUFF_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_I_DEBUG(26),
      Q => AUTOCORR_I_BUFF(26)
    );
\AUTOCORR_I_BUFF_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_I_DEBUG(27),
      Q => AUTOCORR_I_BUFF(27)
    );
\AUTOCORR_I_BUFF_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_I_DEBUG(28),
      Q => AUTOCORR_I_BUFF(28)
    );
\AUTOCORR_I_BUFF_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_I_DEBUG(29),
      Q => AUTOCORR_I_BUFF(29)
    );
\AUTOCORR_I_BUFF_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_I_DEBUG(2),
      Q => AUTOCORR_I_BUFF(2)
    );
\AUTOCORR_I_BUFF_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_I_DEBUG(30),
      Q => AUTOCORR_I_BUFF(30)
    );
\AUTOCORR_I_BUFF_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_I_DEBUG(31),
      Q => AUTOCORR_I_BUFF(31)
    );
\AUTOCORR_I_BUFF_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_I_DEBUG(3),
      Q => AUTOCORR_I_BUFF(3)
    );
\AUTOCORR_I_BUFF_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_I_DEBUG(4),
      Q => AUTOCORR_I_BUFF(4)
    );
\AUTOCORR_I_BUFF_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_I_DEBUG(5),
      Q => AUTOCORR_I_BUFF(5)
    );
\AUTOCORR_I_BUFF_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_I_DEBUG(6),
      Q => AUTOCORR_I_BUFF(6)
    );
\AUTOCORR_I_BUFF_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_I_DEBUG(7),
      Q => AUTOCORR_I_BUFF(7)
    );
\AUTOCORR_I_BUFF_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_I_DEBUG(8),
      Q => AUTOCORR_I_BUFF(8)
    );
\AUTOCORR_I_BUFF_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_I_DEBUG(9),
      Q => AUTOCORR_I_BUFF(9)
    );
\AUTOCORR_Q_BUFF_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_Q_DEBUG(0),
      Q => AUTOCORR_Q_BUFF(0)
    );
\AUTOCORR_Q_BUFF_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_Q_DEBUG(10),
      Q => AUTOCORR_Q_BUFF(10)
    );
\AUTOCORR_Q_BUFF_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_Q_DEBUG(11),
      Q => AUTOCORR_Q_BUFF(11)
    );
\AUTOCORR_Q_BUFF_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_Q_DEBUG(12),
      Q => AUTOCORR_Q_BUFF(12)
    );
\AUTOCORR_Q_BUFF_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_Q_DEBUG(13),
      Q => AUTOCORR_Q_BUFF(13)
    );
\AUTOCORR_Q_BUFF_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_Q_DEBUG(14),
      Q => AUTOCORR_Q_BUFF(14)
    );
\AUTOCORR_Q_BUFF_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_Q_DEBUG(15),
      Q => AUTOCORR_Q_BUFF(15)
    );
\AUTOCORR_Q_BUFF_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_Q_DEBUG(16),
      Q => AUTOCORR_Q_BUFF(16)
    );
\AUTOCORR_Q_BUFF_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_Q_DEBUG(17),
      Q => AUTOCORR_Q_BUFF(17)
    );
\AUTOCORR_Q_BUFF_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_Q_DEBUG(18),
      Q => AUTOCORR_Q_BUFF(18)
    );
\AUTOCORR_Q_BUFF_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_Q_DEBUG(19),
      Q => AUTOCORR_Q_BUFF(19)
    );
\AUTOCORR_Q_BUFF_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_Q_DEBUG(1),
      Q => AUTOCORR_Q_BUFF(1)
    );
\AUTOCORR_Q_BUFF_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_Q_DEBUG(20),
      Q => AUTOCORR_Q_BUFF(20)
    );
\AUTOCORR_Q_BUFF_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_Q_DEBUG(21),
      Q => AUTOCORR_Q_BUFF(21)
    );
\AUTOCORR_Q_BUFF_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_Q_DEBUG(22),
      Q => AUTOCORR_Q_BUFF(22)
    );
\AUTOCORR_Q_BUFF_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_Q_DEBUG(23),
      Q => AUTOCORR_Q_BUFF(23)
    );
\AUTOCORR_Q_BUFF_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_Q_DEBUG(24),
      Q => AUTOCORR_Q_BUFF(24)
    );
\AUTOCORR_Q_BUFF_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_Q_DEBUG(25),
      Q => AUTOCORR_Q_BUFF(25)
    );
\AUTOCORR_Q_BUFF_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_Q_DEBUG(26),
      Q => AUTOCORR_Q_BUFF(26)
    );
\AUTOCORR_Q_BUFF_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_Q_DEBUG(27),
      Q => AUTOCORR_Q_BUFF(27)
    );
\AUTOCORR_Q_BUFF_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_Q_DEBUG(28),
      Q => AUTOCORR_Q_BUFF(28)
    );
\AUTOCORR_Q_BUFF_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_Q_DEBUG(29),
      Q => AUTOCORR_Q_BUFF(29)
    );
\AUTOCORR_Q_BUFF_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_Q_DEBUG(2),
      Q => AUTOCORR_Q_BUFF(2)
    );
\AUTOCORR_Q_BUFF_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_Q_DEBUG(30),
      Q => AUTOCORR_Q_BUFF(30)
    );
\AUTOCORR_Q_BUFF_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_Q_DEBUG(31),
      Q => AUTOCORR_Q_BUFF(31)
    );
\AUTOCORR_Q_BUFF_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_Q_DEBUG(3),
      Q => AUTOCORR_Q_BUFF(3)
    );
\AUTOCORR_Q_BUFF_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_Q_DEBUG(4),
      Q => AUTOCORR_Q_BUFF(4)
    );
\AUTOCORR_Q_BUFF_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_Q_DEBUG(5),
      Q => AUTOCORR_Q_BUFF(5)
    );
\AUTOCORR_Q_BUFF_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_Q_DEBUG(6),
      Q => AUTOCORR_Q_BUFF(6)
    );
\AUTOCORR_Q_BUFF_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_Q_DEBUG(7),
      Q => AUTOCORR_Q_BUFF(7)
    );
\AUTOCORR_Q_BUFF_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_Q_DEBUG(8),
      Q => AUTOCORR_Q_BUFF(8)
    );
\AUTOCORR_Q_BUFF_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => E(0),
      CLR => RESET,
      D => ATAN_AUTOCORR_Q_DEBUG(9),
      Q => AUTOCORR_Q_BUFF(9)
    );
\FSM_sequential_RX_STATE[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00000000F088"
    )
        port map (
      I0 => DETECTION_SIGNAL_DETECTED,
      I1 => DETECTION_STROBE,
      I2 => \^atan_phase_out_strobe_debug\,
      I3 => RX_STATE(1),
      I4 => RX_STATE(0),
      I5 => RX_STATE(2),
      O => DETECTION_SIGNAL_DETECTED_0
    );
PHASE_OUT_STROBE_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DOUT_tvalid,
      Q => \^atan_phase_out_strobe_debug\
    );
\PHASE_OUT_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => M_AXIS_DOUT_tvalid,
      CLR => RESET,
      D => M_AXIS_DOUT_tdata(0),
      Q => ATAN_PHASE_OUT_DEBUG(0)
    );
\PHASE_OUT_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => M_AXIS_DOUT_tvalid,
      CLR => RESET,
      D => M_AXIS_DOUT_tdata(10),
      Q => ATAN_PHASE_OUT_DEBUG(10)
    );
\PHASE_OUT_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => M_AXIS_DOUT_tvalid,
      CLR => RESET,
      D => M_AXIS_DOUT_tdata(11),
      Q => ATAN_PHASE_OUT_DEBUG(11)
    );
\PHASE_OUT_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => M_AXIS_DOUT_tvalid,
      CLR => RESET,
      D => M_AXIS_DOUT_tdata(12),
      Q => ATAN_PHASE_OUT_DEBUG(12)
    );
\PHASE_OUT_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => M_AXIS_DOUT_tvalid,
      CLR => RESET,
      D => M_AXIS_DOUT_tdata(13),
      Q => ATAN_PHASE_OUT_DEBUG(13)
    );
\PHASE_OUT_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => M_AXIS_DOUT_tvalid,
      CLR => RESET,
      D => M_AXIS_DOUT_tdata(14),
      Q => ATAN_PHASE_OUT_DEBUG(14)
    );
\PHASE_OUT_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => M_AXIS_DOUT_tvalid,
      CLR => RESET,
      D => M_AXIS_DOUT_tdata(15),
      Q => ATAN_PHASE_OUT_DEBUG(15)
    );
\PHASE_OUT_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => M_AXIS_DOUT_tvalid,
      CLR => RESET,
      D => M_AXIS_DOUT_tdata(1),
      Q => ATAN_PHASE_OUT_DEBUG(1)
    );
\PHASE_OUT_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => M_AXIS_DOUT_tvalid,
      CLR => RESET,
      D => M_AXIS_DOUT_tdata(2),
      Q => ATAN_PHASE_OUT_DEBUG(2)
    );
\PHASE_OUT_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => M_AXIS_DOUT_tvalid,
      CLR => RESET,
      D => M_AXIS_DOUT_tdata(3),
      Q => ATAN_PHASE_OUT_DEBUG(3)
    );
\PHASE_OUT_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => M_AXIS_DOUT_tvalid,
      CLR => RESET,
      D => M_AXIS_DOUT_tdata(4),
      Q => ATAN_PHASE_OUT_DEBUG(4)
    );
\PHASE_OUT_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => M_AXIS_DOUT_tvalid,
      CLR => RESET,
      D => M_AXIS_DOUT_tdata(5),
      Q => ATAN_PHASE_OUT_DEBUG(5)
    );
\PHASE_OUT_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => M_AXIS_DOUT_tvalid,
      CLR => RESET,
      D => M_AXIS_DOUT_tdata(6),
      Q => ATAN_PHASE_OUT_DEBUG(6)
    );
\PHASE_OUT_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => M_AXIS_DOUT_tvalid,
      CLR => RESET,
      D => M_AXIS_DOUT_tdata(7),
      Q => ATAN_PHASE_OUT_DEBUG(7)
    );
\PHASE_OUT_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => M_AXIS_DOUT_tvalid,
      CLR => RESET,
      D => M_AXIS_DOUT_tdata(8),
      Q => ATAN_PHASE_OUT_DEBUG(8)
    );
\PHASE_OUT_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => M_AXIS_DOUT_tvalid,
      CLR => RESET,
      D => M_AXIS_DOUT_tdata(9),
      Q => ATAN_PHASE_OUT_DEBUG(9)
    );
S_AXIS_CARTESIAN_tvalid_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => block_design_atan_wrapper_i_n_17,
      Q => S_AXIS_CARTESIAN_tvalid
    );
block_design_atan_wrapper_i: entity work.block_design_0_receiver_802_11p_0_0_block_design_atan_wrapper
     port map (
      ATAN_AUTOCORR_STROBE_reg => block_design_atan_wrapper_i_n_17,
      CLOCK => CLOCK,
      D(15 downto 0) => M_AXIS_DOUT_tdata(15 downto 0),
      E(0) => M_AXIS_DOUT_tvalid,
      S_AXIS_CARTESIAN_tdata(63 downto 32) => AUTOCORR_Q_BUFF(31 downto 0),
      S_AXIS_CARTESIAN_tdata(31 downto 0) => AUTOCORR_I_BUFF(31 downto 0),
      S_AXIS_CARTESIAN_tvalid => S_AXIS_CARTESIAN_tvalid,
      S_AXIS_CARTESIAN_tvalid_reg(0) => E(0),
      aresetn => aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_0_receiver_802_11p_0_0_fft_ofdm is
  port (
    S_AXIS_DATA_tready : out STD_LOGIC;
    fft_event_data_in_channel_halt : out STD_LOGIC;
    fft_event_frame_started : out STD_LOGIC;
    fft_event_tlast_missing : out STD_LOGIC;
    fft_event_tlast_unexpected : out STD_LOGIC;
    S_AXIS_DATA_tlast : out STD_LOGIC;
    aresetn : out STD_LOGIC;
    \INPUT_DATA_CNTR_reg[18]_0\ : out STD_LOGIC;
    \FFT_NEXT_DATA_CNTR_reg[12]_0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FFT_NEXT_DATA_CNTR_reg[3]_0\ : out STD_LOGIC;
    CLOCK : in STD_LOGIC;
    S_AXIS_DATA_tlast_reg_0 : in STD_LOGIC;
    RESET : in STD_LOGIC;
    IDATA_IN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    QDATA_IN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DATA_IN_STROBE : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_0_receiver_802_11p_0_0_fft_ofdm : entity is "fft_ofdm";
end block_design_0_receiver_802_11p_0_0_fft_ofdm;

architecture STRUCTURE of block_design_0_receiver_802_11p_0_0_fft_ofdm is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FFT_NEXT_DATA_CNTR[0]_i_3_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[0]_i_4_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[0]_i_5_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[0]_i_6_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[0]_i_7_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[12]_i_2_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[12]_i_3_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[12]_i_4_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[12]_i_5_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[16]_i_2_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[16]_i_3_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[16]_i_4_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[16]_i_5_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[20]_i_2_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[20]_i_3_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[20]_i_4_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[20]_i_5_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[24]_i_2_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[24]_i_3_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[24]_i_4_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[24]_i_5_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[28]_i_2_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[28]_i_3_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[28]_i_4_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[28]_i_5_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[4]_i_2_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[4]_i_3_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[4]_i_4_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[4]_i_5_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[8]_i_2_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[8]_i_3_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[8]_i_4_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[8]_i_5_n_0\ : STD_LOGIC;
  signal FFT_NEXT_DATA_CNTR_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[0]_rep__2_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \^fft_next_data_cntr_reg[12]_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \IDATA_BUFFER[0][15]_i_1_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[0][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[0][15]_i_3_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[0][15]_i_4_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[10][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[10][15]_i_3_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[10][15]_i_4_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[10][15]_i_5_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[10][15]_i_6_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[10][15]_i_7_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[10][15]_i_8_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[10][15]_i_9_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[10]_137\ : STD_LOGIC;
  signal \IDATA_BUFFER[11][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[11][15]_i_3_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[11][15]_i_4_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[11][15]_i_5_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[11][15]_i_6_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[11]_184\ : STD_LOGIC;
  signal \IDATA_BUFFER[12][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[12]_183\ : STD_LOGIC;
  signal \IDATA_BUFFER[13][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[13]_136\ : STD_LOGIC;
  signal \IDATA_BUFFER[14][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[14]_182\ : STD_LOGIC;
  signal \IDATA_BUFFER[15][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[15]_181\ : STD_LOGIC;
  signal \IDATA_BUFFER[16]_142\ : STD_LOGIC;
  signal \IDATA_BUFFER[17][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[17][15]_i_3_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[17][15]_i_4_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[17]_173\ : STD_LOGIC;
  signal \IDATA_BUFFER[18][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[18]_180\ : STD_LOGIC;
  signal \IDATA_BUFFER[19]_179\ : STD_LOGIC;
  signal \IDATA_BUFFER[1][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[1][15]_i_3_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[1][15]_i_4_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[1][15]_i_5_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[1][15]_i_6_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[1]_143\ : STD_LOGIC;
  signal \IDATA_BUFFER[20][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[20]_175\ : STD_LOGIC;
  signal \IDATA_BUFFER[21]_178\ : STD_LOGIC;
  signal \IDATA_BUFFER[22]_177\ : STD_LOGIC;
  signal \IDATA_BUFFER[23]_176\ : STD_LOGIC;
  signal \IDATA_BUFFER[24][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[24][15]_i_3_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[24][15]_i_4_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[24]_172\ : STD_LOGIC;
  signal \IDATA_BUFFER[25]_166\ : STD_LOGIC;
  signal \IDATA_BUFFER[26][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[26][15]_i_3_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[26]_171\ : STD_LOGIC;
  signal \IDATA_BUFFER[27][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[27][15]_i_3_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[27]_170\ : STD_LOGIC;
  signal \IDATA_BUFFER[28][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[28]_165\ : STD_LOGIC;
  signal \IDATA_BUFFER[29][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[29]_169\ : STD_LOGIC;
  signal \IDATA_BUFFER[2][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[2][15]_i_3_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[2][15]_i_4_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[2][15]_i_5_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[2]_140\ : STD_LOGIC;
  signal \IDATA_BUFFER[30][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[30]_168\ : STD_LOGIC;
  signal \IDATA_BUFFER[31][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[31]_167\ : STD_LOGIC;
  signal \IDATA_BUFFER[32]_141\ : STD_LOGIC;
  signal \IDATA_BUFFER[33][15]_i_1_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[33][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[33][15]_i_3_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[34][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[34]_164\ : STD_LOGIC;
  signal \IDATA_BUFFER[35]_162\ : STD_LOGIC;
  signal \IDATA_BUFFER[36]_163\ : STD_LOGIC;
  signal \IDATA_BUFFER[37]_161\ : STD_LOGIC;
  signal \IDATA_BUFFER[38][15]_i_10_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[38][15]_i_12_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[38][15]_i_13_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[38][15]_i_14_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[38][15]_i_15_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[38][15]_i_17_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[38][15]_i_18_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[38][15]_i_19_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[38][15]_i_20_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[38][15]_i_21_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[38][15]_i_22_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[38][15]_i_23_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[38][15]_i_24_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[38][15]_i_25_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[38][15]_i_26_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[38][15]_i_27_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[38][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[38][15]_i_4_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[38][15]_i_6_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[38][15]_i_7_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[38][15]_i_8_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[38][15]_i_9_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[38]_135\ : STD_LOGIC;
  signal \IDATA_BUFFER[39][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[39]_134\ : STD_LOGIC;
  signal \IDATA_BUFFER[3]_188\ : STD_LOGIC;
  signal \IDATA_BUFFER[40][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[40][15]_i_3_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[40][15]_i_4_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[40]_160\ : STD_LOGIC;
  signal \IDATA_BUFFER[41][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[41]_128\ : STD_LOGIC;
  signal \IDATA_BUFFER[42][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[42]_129\ : STD_LOGIC;
  signal \IDATA_BUFFER[43]_156\ : STD_LOGIC;
  signal \IDATA_BUFFER[44]_159\ : STD_LOGIC;
  signal \IDATA_BUFFER[45]_155\ : STD_LOGIC;
  signal \IDATA_BUFFER[46]_158\ : STD_LOGIC;
  signal \IDATA_BUFFER[47]_157\ : STD_LOGIC;
  signal \IDATA_BUFFER[48][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[48][15]_i_3_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[48]_145\ : STD_LOGIC;
  signal \IDATA_BUFFER[49][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[49]_133\ : STD_LOGIC;
  signal \IDATA_BUFFER[4][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[4]_139\ : STD_LOGIC;
  signal \IDATA_BUFFER[50]_147\ : STD_LOGIC;
  signal \IDATA_BUFFER[51]_149\ : STD_LOGIC;
  signal \IDATA_BUFFER[52]_151\ : STD_LOGIC;
  signal \IDATA_BUFFER[53]_174\ : STD_LOGIC;
  signal \IDATA_BUFFER[54]_153\ : STD_LOGIC;
  signal \IDATA_BUFFER[55][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[55]_132\ : STD_LOGIC;
  signal \IDATA_BUFFER[56][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[56]_144\ : STD_LOGIC;
  signal \IDATA_BUFFER[57]_131\ : STD_LOGIC;
  signal \IDATA_BUFFER[58]_146\ : STD_LOGIC;
  signal \IDATA_BUFFER[59]_148\ : STD_LOGIC;
  signal \IDATA_BUFFER[5]_187\ : STD_LOGIC;
  signal \IDATA_BUFFER[60]_150\ : STD_LOGIC;
  signal \IDATA_BUFFER[61][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[61]_130\ : STD_LOGIC;
  signal \IDATA_BUFFER[62]_152\ : STD_LOGIC;
  signal \IDATA_BUFFER[63]_154\ : STD_LOGIC;
  signal \IDATA_BUFFER[6][15]_i_1_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[7]_186\ : STD_LOGIC;
  signal \IDATA_BUFFER[8][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[8]_138\ : STD_LOGIC;
  signal \IDATA_BUFFER[9][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[9][15]_i_3_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[9]_185\ : STD_LOGIC;
  signal \IDATA_BUFFER_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[10]_10\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[11]_11\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[12]_12\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[13]_13\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[14]_14\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[15]_15\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[16]_16\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[17]_17\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[18]_18\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[19]_19\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[20]_20\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[21]_21\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[22]_22\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[23]_23\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[24]_24\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[25]_25\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[26]_26\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[27]_27\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[28]_28\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[29]_29\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[2]_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[30]_30\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[31]_31\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[32]_32\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[33]_33\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[34]_34\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[35]_35\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[36]_36\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[37]_37\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[38][15]_i_11_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER_reg[38][15]_i_11_n_1\ : STD_LOGIC;
  signal \IDATA_BUFFER_reg[38][15]_i_11_n_2\ : STD_LOGIC;
  signal \IDATA_BUFFER_reg[38][15]_i_11_n_3\ : STD_LOGIC;
  signal \IDATA_BUFFER_reg[38][15]_i_16_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER_reg[38][15]_i_16_n_1\ : STD_LOGIC;
  signal \IDATA_BUFFER_reg[38][15]_i_16_n_2\ : STD_LOGIC;
  signal \IDATA_BUFFER_reg[38][15]_i_16_n_3\ : STD_LOGIC;
  signal \IDATA_BUFFER_reg[38][15]_i_3_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER_reg[38][15]_i_3_n_1\ : STD_LOGIC;
  signal \IDATA_BUFFER_reg[38][15]_i_3_n_2\ : STD_LOGIC;
  signal \IDATA_BUFFER_reg[38][15]_i_3_n_3\ : STD_LOGIC;
  signal \IDATA_BUFFER_reg[38][15]_i_5_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER_reg[38][15]_i_5_n_1\ : STD_LOGIC;
  signal \IDATA_BUFFER_reg[38][15]_i_5_n_2\ : STD_LOGIC;
  signal \IDATA_BUFFER_reg[38][15]_i_5_n_3\ : STD_LOGIC;
  signal \IDATA_BUFFER_reg[38]_38\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[39]_39\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[3]_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[40]_40\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[41]_41\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[42]_42\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[43]_43\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[44]_44\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[45]_45\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[46]_46\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[47]_47\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[48]_48\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[49]_49\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[4]_4\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[50]_50\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[51]_51\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[52]_52\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[53]_53\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[54]_54\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[55]_55\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[56]_56\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[57]_57\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[58]_58\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[59]_59\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[5]_5\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[60]_60\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[61]_61\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[62]_62\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[63]_63\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[6]_6\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[7]_7\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[8]_8\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[9]_9\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal INPUT_DATA_CNTR : STD_LOGIC;
  signal \INPUT_DATA_CNTR[0]_i_2_n_0\ : STD_LOGIC;
  signal INPUT_DATA_CNTR_LAST : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal INPUT_DATA_CNTR_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \INPUT_DATA_CNTR_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[13]_i_1_n_4\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[13]_i_1_n_5\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[17]_i_1_n_4\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[17]_i_1_n_5\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[17]_i_1_n_6\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[17]_i_1_n_7\ : STD_LOGIC;
  signal \^input_data_cntr_reg[18]_0\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[1]_i_1_n_1\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[1]_i_1_n_4\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[1]_i_1_n_5\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[1]_i_1_n_6\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[1]_i_1_n_7\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[21]_i_1_n_4\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[21]_i_1_n_5\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[21]_i_1_n_6\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[21]_i_1_n_7\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[25]_i_1_n_4\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[25]_i_1_n_5\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[25]_i_1_n_6\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[25]_i_1_n_7\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[29]_i_1_n_5\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[29]_i_1_n_6\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[29]_i_1_n_7\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \QDATA_BUFFER_reg[0]_64\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[10]_74\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[11]_75\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[12]_76\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[13]_77\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[14]_78\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[15]_79\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[16]_80\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[17]_81\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[18]_82\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[19]_83\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[1]_65\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[20]_84\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[21]_85\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[22]_86\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[23]_87\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[24]_88\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[25]_89\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[26]_90\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[27]_91\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[28]_92\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[29]_93\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[2]_66\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[30]_94\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[31]_95\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[32]_96\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[33]_97\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[34]_98\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[35]_99\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[36]_100\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[37]_101\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[38]_102\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[39]_103\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[3]_67\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[40]_104\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[41]_105\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[42]_106\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[43]_107\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[44]_108\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[45]_109\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[46]_110\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[47]_111\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[48]_112\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[49]_113\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[4]_68\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[50]_114\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[51]_115\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[52]_116\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[53]_117\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[54]_118\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[55]_119\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[56]_120\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[57]_121\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[58]_122\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[59]_123\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[5]_69\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[60]_124\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[61]_125\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[62]_126\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[63]_127\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[6]_70\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[7]_71\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[8]_72\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[9]_73\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S_AXIS_DATA_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \S_AXIS_DATA_tdata[0]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[0]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[0]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[0]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[0]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[0]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[0]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[0]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[0]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[0]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[0]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[0]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[0]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[0]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[0]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[0]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[10]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[10]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[10]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[10]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[10]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[10]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[10]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[10]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[10]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[10]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[10]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[10]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[10]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[10]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[10]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[10]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[11]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[11]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[11]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[11]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[11]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[11]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[11]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[11]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[11]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[11]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[11]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[11]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[11]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[11]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[11]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[11]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[12]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[12]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[12]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[12]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[12]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[12]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[12]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[12]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[12]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[12]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[12]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[12]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[12]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[12]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[12]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[12]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[13]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[13]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[13]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[13]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[13]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[13]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[13]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[13]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[13]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[13]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[13]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[13]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[13]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[13]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[13]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[13]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[14]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[14]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[14]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[14]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[14]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[14]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[14]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[14]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[14]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[14]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[14]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[14]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[14]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[14]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[14]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[14]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[15]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[15]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[15]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[15]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[15]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[15]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[15]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[15]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[15]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[15]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[15]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[15]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[15]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[15]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[15]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[15]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[16]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[16]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[16]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[16]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[16]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[16]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[16]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[16]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[16]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[16]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[16]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[16]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[16]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[16]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[16]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[16]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[17]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[17]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[17]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[17]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[17]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[17]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[17]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[17]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[17]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[17]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[17]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[17]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[17]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[17]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[17]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[17]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[18]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[18]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[18]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[18]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[18]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[18]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[18]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[18]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[18]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[18]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[18]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[18]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[18]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[18]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[18]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[18]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[19]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[19]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[19]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[19]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[19]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[19]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[19]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[19]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[19]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[19]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[19]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[19]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[19]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[19]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[19]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[19]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[1]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[1]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[1]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[1]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[1]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[1]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[1]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[1]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[1]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[1]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[1]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[1]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[1]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[1]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[1]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[1]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[20]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[20]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[20]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[20]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[20]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[20]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[20]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[20]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[20]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[20]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[20]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[20]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[20]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[20]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[20]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[20]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[21]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[21]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[21]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[21]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[21]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[21]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[21]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[21]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[21]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[21]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[21]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[21]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[21]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[21]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[21]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[21]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[22]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[22]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[22]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[22]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[22]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[22]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[22]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[22]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[22]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[22]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[22]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[22]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[22]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[22]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[22]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[22]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[23]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[23]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[23]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[23]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[23]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[23]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[23]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[23]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[23]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[23]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[23]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[23]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[23]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[23]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[23]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[23]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[24]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[24]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[24]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[24]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[24]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[24]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[24]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[24]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[24]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[24]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[24]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[24]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[24]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[24]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[24]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[24]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[25]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[25]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[25]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[25]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[25]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[25]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[25]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[25]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[25]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[25]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[25]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[25]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[25]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[25]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[25]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[25]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[26]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[26]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[26]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[26]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[26]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[26]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[26]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[26]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[26]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[26]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[26]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[26]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[26]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[26]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[26]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[26]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[27]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[27]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[27]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[27]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[27]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[27]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[27]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[27]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[27]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[27]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[27]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[27]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[27]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[27]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[27]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[27]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[28]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[28]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[28]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[28]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[28]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[28]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[28]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[28]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[28]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[28]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[28]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[28]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[28]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[28]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[28]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[28]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[29]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[29]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[29]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[29]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[29]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[29]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[29]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[29]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[29]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[29]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[29]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[29]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[29]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[29]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[29]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[29]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[2]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[2]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[2]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[2]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[2]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[2]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[2]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[2]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[2]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[2]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[2]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[2]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[2]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[2]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[2]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[2]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[30]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[30]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[30]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[30]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[30]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[30]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[30]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[30]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[30]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[30]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[30]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[30]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[30]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[30]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[30]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[30]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_31_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_33_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_34_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_35_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_36_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_37_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_38_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_39_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_40_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_41_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_51_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_52_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_53_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_54_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_55_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_56_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_57_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_58_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_59_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_60_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_61_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_62_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_63_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_64_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_65_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_66_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_67_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_68_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_69_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_70_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_71_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_72_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_73_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_74_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_75_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_76_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_77_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[3]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[3]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[3]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[3]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[3]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[3]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[3]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[3]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[3]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[3]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[3]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[3]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[3]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[3]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[3]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[3]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[4]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[4]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[4]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[4]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[4]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[4]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[4]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[4]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[4]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[4]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[4]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[4]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[4]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[4]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[4]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[4]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[5]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[5]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[5]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[5]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[5]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[5]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[5]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[5]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[5]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[5]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[5]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[5]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[5]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[5]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[5]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[5]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[6]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[6]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[6]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[6]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[6]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[6]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[6]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[6]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[6]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[6]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[6]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[6]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[6]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[6]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[6]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[6]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[7]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[7]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[7]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[7]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[7]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[7]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[7]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[7]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[7]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[7]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[7]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[7]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[7]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[7]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[7]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[7]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[8]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[8]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[8]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[8]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[8]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[8]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[8]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[8]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[8]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[8]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[8]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[8]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[8]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[8]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[8]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[8]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[9]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[9]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[9]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[9]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[9]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[9]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[9]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[9]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[9]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[9]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[9]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[9]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[9]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[9]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[9]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[9]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[10]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[10]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[10]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[10]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[10]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[10]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[10]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[10]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[10]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[11]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[11]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[11]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[11]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[11]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[11]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[11]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[12]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[12]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[12]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[12]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[12]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[12]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[12]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[12]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[12]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[13]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[13]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[13]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[13]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[13]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[13]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[13]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[13]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[13]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[13]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[13]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[14]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[14]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[14]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[14]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[14]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[14]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[14]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[14]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[14]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[14]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[15]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[15]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[15]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[15]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[15]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[16]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[16]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[16]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[16]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[16]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[16]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[16]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[16]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[16]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[16]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[16]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[17]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[17]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[17]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[17]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[17]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[17]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[17]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[17]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[17]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[17]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[18]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[18]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[18]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[18]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[18]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[18]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[18]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[18]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[18]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[18]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[18]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[18]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[19]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[19]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[19]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[19]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[19]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[19]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[19]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[19]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[19]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[19]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[19]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[1]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[20]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[20]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[20]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[20]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[20]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[20]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[20]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[20]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[20]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[20]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[20]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[21]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[21]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[21]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[21]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[21]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[21]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[21]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[21]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[21]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[21]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[21]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[21]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[22]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[22]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[22]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[22]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[22]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[22]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[22]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[22]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[22]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[22]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[22]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[22]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[23]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[23]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[23]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[23]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[23]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[23]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[23]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[23]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[23]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[23]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[24]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[24]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[24]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[24]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[24]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[24]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[24]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[24]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[24]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[24]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[24]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[25]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[25]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[25]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[25]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[25]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[25]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[25]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[25]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[25]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[25]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[25]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[25]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[26]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[26]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[26]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[26]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[26]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[26]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[26]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[26]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[26]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[26]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[26]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[26]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[27]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[27]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[27]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[27]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[27]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[27]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[27]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[27]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[27]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[27]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[27]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[28]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[28]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[28]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[28]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[28]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[28]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[28]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[28]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[28]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[28]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[28]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[28]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[29]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[29]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[29]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[29]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[29]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[29]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[29]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[29]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[29]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[29]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[29]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[29]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[2]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[30]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[30]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[30]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[30]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[30]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[30]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[30]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[30]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[30]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[30]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[30]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[30]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_12_n_1\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_12_n_2\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_12_n_3\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_32_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_32_n_1\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_32_n_2\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_32_n_3\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_42_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_43_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_44_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_45_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_46_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_47_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_48_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_49_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_4_n_1\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_4_n_2\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_50_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_50_n_1\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_50_n_2\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_50_n_3\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[3]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[4]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[4]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[5]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[5]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[6]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[6]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[6]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[6]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[7]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[8]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[8]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[8]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[8]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[8]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[8]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[9]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[9]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[9]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[9]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[9]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[9]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[9]_i_9_n_0\ : STD_LOGIC;
  signal \^s_axis_data_tlast\ : STD_LOGIC;
  signal S_AXIS_DATA_tlast_i_10_n_0 : STD_LOGIC;
  signal S_AXIS_DATA_tlast_i_4_n_0 : STD_LOGIC;
  signal S_AXIS_DATA_tlast_i_5_n_0 : STD_LOGIC;
  signal S_AXIS_DATA_tlast_i_6_n_0 : STD_LOGIC;
  signal S_AXIS_DATA_tlast_i_7_n_0 : STD_LOGIC;
  signal S_AXIS_DATA_tlast_i_8_n_0 : STD_LOGIC;
  signal S_AXIS_DATA_tlast_i_9_n_0 : STD_LOGIC;
  signal S_AXIS_DATA_tvalid : STD_LOGIC;
  signal S_AXIS_DATA_tvalid_i_3_n_0 : STD_LOGIC;
  signal block_design_fft_wrapper_inst_n_6 : STD_LOGIC;
  signal block_design_fft_wrapper_inst_n_7 : STD_LOGIC;
  signal block_design_fft_wrapper_inst_n_8 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_FFT_NEXT_DATA_CNTR_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_IDATA_BUFFER_reg[38][15]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_IDATA_BUFFER_reg[38][15]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_IDATA_BUFFER_reg[38][15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_IDATA_BUFFER_reg[38][15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_INPUT_DATA_CNTR_reg[29]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_INPUT_DATA_CNTR_reg[29]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_S_AXIS_DATA_tdata_reg[31]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_S_AXIS_DATA_tdata_reg[31]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_S_AXIS_DATA_tdata_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_S_AXIS_DATA_tdata_reg[31]_i_50_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \FFT_NEXT_DATA_CNTR_reg[0]\ : label is "FFT_NEXT_DATA_CNTR_reg[0]";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \FFT_NEXT_DATA_CNTR_reg[0]_i_2\ : label is 11;
  attribute ORIG_CELL_NAME of \FFT_NEXT_DATA_CNTR_reg[0]_rep\ : label is "FFT_NEXT_DATA_CNTR_reg[0]";
  attribute ORIG_CELL_NAME of \FFT_NEXT_DATA_CNTR_reg[0]_rep__0\ : label is "FFT_NEXT_DATA_CNTR_reg[0]";
  attribute ORIG_CELL_NAME of \FFT_NEXT_DATA_CNTR_reg[0]_rep__1\ : label is "FFT_NEXT_DATA_CNTR_reg[0]";
  attribute ORIG_CELL_NAME of \FFT_NEXT_DATA_CNTR_reg[0]_rep__2\ : label is "FFT_NEXT_DATA_CNTR_reg[0]";
  attribute ADDER_THRESHOLD of \FFT_NEXT_DATA_CNTR_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \FFT_NEXT_DATA_CNTR_reg[16]_i_1\ : label is 11;
  attribute ORIG_CELL_NAME of \FFT_NEXT_DATA_CNTR_reg[1]\ : label is "FFT_NEXT_DATA_CNTR_reg[1]";
  attribute ORIG_CELL_NAME of \FFT_NEXT_DATA_CNTR_reg[1]_rep\ : label is "FFT_NEXT_DATA_CNTR_reg[1]";
  attribute ORIG_CELL_NAME of \FFT_NEXT_DATA_CNTR_reg[1]_rep__0\ : label is "FFT_NEXT_DATA_CNTR_reg[1]";
  attribute ORIG_CELL_NAME of \FFT_NEXT_DATA_CNTR_reg[1]_rep__1\ : label is "FFT_NEXT_DATA_CNTR_reg[1]";
  attribute ORIG_CELL_NAME of \FFT_NEXT_DATA_CNTR_reg[1]_rep__2\ : label is "FFT_NEXT_DATA_CNTR_reg[1]";
  attribute ADDER_THRESHOLD of \FFT_NEXT_DATA_CNTR_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \FFT_NEXT_DATA_CNTR_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \FFT_NEXT_DATA_CNTR_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \FFT_NEXT_DATA_CNTR_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \FFT_NEXT_DATA_CNTR_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \IDATA_BUFFER[0][15]_i_3\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[10][15]_i_4\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[10][15]_i_8\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[11][15]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[11][15]_i_5\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[11][15]_i_6\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[12][15]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[13][15]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[14][15]_i_2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[15][15]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[1][15]_i_4\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[1][15]_i_5\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[1][15]_i_6\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[20][15]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[27][15]_i_3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[28][15]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[2][15]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[2][15]_i_4\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[2][15]_i_5\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[33][15]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[33][15]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[34][15]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[38][15]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[39][15]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[40][15]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[40][15]_i_3\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[41][15]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[42][15]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[48][15]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[48][15]_i_3\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[49][15]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[4][15]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[55][15]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[56][15]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[61][15]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[8][15]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[9][15]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[9][15]_i_3\ : label is "soft_lutpair16";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \IDATA_BUFFER_reg[38][15]_i_11\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \IDATA_BUFFER_reg[38][15]_i_16\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \IDATA_BUFFER_reg[38][15]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \IDATA_BUFFER_reg[38][15]_i_5\ : label is 11;
  attribute ADDER_THRESHOLD of \INPUT_DATA_CNTR_reg[13]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \INPUT_DATA_CNTR_reg[17]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \INPUT_DATA_CNTR_reg[1]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \INPUT_DATA_CNTR_reg[21]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \INPUT_DATA_CNTR_reg[25]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \INPUT_DATA_CNTR_reg[29]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \INPUT_DATA_CNTR_reg[5]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \INPUT_DATA_CNTR_reg[9]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[0]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[10]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[11]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[12]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[13]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[14]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[15]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[16]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[17]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[18]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[19]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[1]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[20]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[21]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[22]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[23]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[24]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[25]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[26]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[27]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[28]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[29]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[2]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[30]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[31]_i_10\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[31]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[31]_i_25\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[31]_i_27\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[31]_i_29\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[3]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[4]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[5]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[6]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[7]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[8]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[9]_i_1\ : label is "soft_lutpair23";
  attribute COMPARATOR_THRESHOLD of \S_AXIS_DATA_tdata_reg[31]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \S_AXIS_DATA_tdata_reg[31]_i_32\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \S_AXIS_DATA_tdata_reg[31]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \S_AXIS_DATA_tdata_reg[31]_i_50\ : label is 11;
begin
  CO(0) <= \^co\(0);
  \FFT_NEXT_DATA_CNTR_reg[12]_0\ <= \^fft_next_data_cntr_reg[12]_0\;
  \INPUT_DATA_CNTR_reg[18]_0\ <= \^input_data_cntr_reg[18]_0\;
  S_AXIS_DATA_tlast <= \^s_axis_data_tlast\;
\FFT_NEXT_DATA_CNTR[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__2_n_0\,
      I1 => \^input_data_cntr_reg[18]_0\,
      O => \FFT_NEXT_DATA_CNTR[0]_i_3_n_0\
    );
\FFT_NEXT_DATA_CNTR[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(3),
      I1 => \^input_data_cntr_reg[18]_0\,
      O => \FFT_NEXT_DATA_CNTR[0]_i_4_n_0\
    );
\FFT_NEXT_DATA_CNTR[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(2),
      I1 => \^input_data_cntr_reg[18]_0\,
      O => \FFT_NEXT_DATA_CNTR[0]_i_5_n_0\
    );
\FFT_NEXT_DATA_CNTR[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I1 => \^input_data_cntr_reg[18]_0\,
      O => \FFT_NEXT_DATA_CNTR[0]_i_6_n_0\
    );
\FFT_NEXT_DATA_CNTR[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__2_n_0\,
      I1 => \^input_data_cntr_reg[18]_0\,
      O => \FFT_NEXT_DATA_CNTR[0]_i_7_n_0\
    );
\FFT_NEXT_DATA_CNTR[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(15),
      I1 => \^input_data_cntr_reg[18]_0\,
      O => \FFT_NEXT_DATA_CNTR[12]_i_2_n_0\
    );
\FFT_NEXT_DATA_CNTR[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(14),
      I1 => \^input_data_cntr_reg[18]_0\,
      O => \FFT_NEXT_DATA_CNTR[12]_i_3_n_0\
    );
\FFT_NEXT_DATA_CNTR[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(13),
      I1 => \^input_data_cntr_reg[18]_0\,
      O => \FFT_NEXT_DATA_CNTR[12]_i_4_n_0\
    );
\FFT_NEXT_DATA_CNTR[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(12),
      I1 => \^input_data_cntr_reg[18]_0\,
      O => \FFT_NEXT_DATA_CNTR[12]_i_5_n_0\
    );
\FFT_NEXT_DATA_CNTR[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(19),
      I1 => \^input_data_cntr_reg[18]_0\,
      O => \FFT_NEXT_DATA_CNTR[16]_i_2_n_0\
    );
\FFT_NEXT_DATA_CNTR[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(18),
      I1 => \^input_data_cntr_reg[18]_0\,
      O => \FFT_NEXT_DATA_CNTR[16]_i_3_n_0\
    );
\FFT_NEXT_DATA_CNTR[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(17),
      I1 => \^input_data_cntr_reg[18]_0\,
      O => \FFT_NEXT_DATA_CNTR[16]_i_4_n_0\
    );
\FFT_NEXT_DATA_CNTR[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(16),
      I1 => \^input_data_cntr_reg[18]_0\,
      O => \FFT_NEXT_DATA_CNTR[16]_i_5_n_0\
    );
\FFT_NEXT_DATA_CNTR[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(23),
      I1 => \^input_data_cntr_reg[18]_0\,
      O => \FFT_NEXT_DATA_CNTR[20]_i_2_n_0\
    );
\FFT_NEXT_DATA_CNTR[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(22),
      I1 => \^input_data_cntr_reg[18]_0\,
      O => \FFT_NEXT_DATA_CNTR[20]_i_3_n_0\
    );
\FFT_NEXT_DATA_CNTR[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(21),
      I1 => \^input_data_cntr_reg[18]_0\,
      O => \FFT_NEXT_DATA_CNTR[20]_i_4_n_0\
    );
\FFT_NEXT_DATA_CNTR[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(20),
      I1 => \^input_data_cntr_reg[18]_0\,
      O => \FFT_NEXT_DATA_CNTR[20]_i_5_n_0\
    );
\FFT_NEXT_DATA_CNTR[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(27),
      I1 => \^input_data_cntr_reg[18]_0\,
      O => \FFT_NEXT_DATA_CNTR[24]_i_2_n_0\
    );
\FFT_NEXT_DATA_CNTR[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(26),
      I1 => \^input_data_cntr_reg[18]_0\,
      O => \FFT_NEXT_DATA_CNTR[24]_i_3_n_0\
    );
\FFT_NEXT_DATA_CNTR[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(25),
      I1 => \^input_data_cntr_reg[18]_0\,
      O => \FFT_NEXT_DATA_CNTR[24]_i_4_n_0\
    );
\FFT_NEXT_DATA_CNTR[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(24),
      I1 => \^input_data_cntr_reg[18]_0\,
      O => \FFT_NEXT_DATA_CNTR[24]_i_5_n_0\
    );
\FFT_NEXT_DATA_CNTR[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(31),
      I1 => \^input_data_cntr_reg[18]_0\,
      O => \FFT_NEXT_DATA_CNTR[28]_i_2_n_0\
    );
\FFT_NEXT_DATA_CNTR[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(30),
      I1 => \^input_data_cntr_reg[18]_0\,
      O => \FFT_NEXT_DATA_CNTR[28]_i_3_n_0\
    );
\FFT_NEXT_DATA_CNTR[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(29),
      I1 => \^input_data_cntr_reg[18]_0\,
      O => \FFT_NEXT_DATA_CNTR[28]_i_4_n_0\
    );
\FFT_NEXT_DATA_CNTR[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(28),
      I1 => \^input_data_cntr_reg[18]_0\,
      O => \FFT_NEXT_DATA_CNTR[28]_i_5_n_0\
    );
\FFT_NEXT_DATA_CNTR[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(7),
      I1 => \^input_data_cntr_reg[18]_0\,
      O => \FFT_NEXT_DATA_CNTR[4]_i_2_n_0\
    );
\FFT_NEXT_DATA_CNTR[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(6),
      I1 => \^input_data_cntr_reg[18]_0\,
      O => \FFT_NEXT_DATA_CNTR[4]_i_3_n_0\
    );
\FFT_NEXT_DATA_CNTR[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(5),
      I1 => \^input_data_cntr_reg[18]_0\,
      O => \FFT_NEXT_DATA_CNTR[4]_i_4_n_0\
    );
\FFT_NEXT_DATA_CNTR[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(4),
      I1 => \^input_data_cntr_reg[18]_0\,
      O => \FFT_NEXT_DATA_CNTR[4]_i_5_n_0\
    );
\FFT_NEXT_DATA_CNTR[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(11),
      I1 => \^input_data_cntr_reg[18]_0\,
      O => \FFT_NEXT_DATA_CNTR[8]_i_2_n_0\
    );
\FFT_NEXT_DATA_CNTR[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(10),
      I1 => \^input_data_cntr_reg[18]_0\,
      O => \FFT_NEXT_DATA_CNTR[8]_i_3_n_0\
    );
\FFT_NEXT_DATA_CNTR[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(9),
      I1 => \^input_data_cntr_reg[18]_0\,
      O => \FFT_NEXT_DATA_CNTR[8]_i_4_n_0\
    );
\FFT_NEXT_DATA_CNTR[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(8),
      I1 => \^input_data_cntr_reg[18]_0\,
      O => \FFT_NEXT_DATA_CNTR[8]_i_5_n_0\
    );
\FFT_NEXT_DATA_CNTR_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_8,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_7\,
      Q => FFT_NEXT_DATA_CNTR_reg(0)
    );
\FFT_NEXT_DATA_CNTR_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_0\,
      CO(2) => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_1\,
      CO(1) => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_2\,
      CO(0) => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \FFT_NEXT_DATA_CNTR[0]_i_3_n_0\,
      O(3) => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_4\,
      O(2) => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_5\,
      O(1) => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_6\,
      O(0) => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_7\,
      S(3) => \FFT_NEXT_DATA_CNTR[0]_i_4_n_0\,
      S(2) => \FFT_NEXT_DATA_CNTR[0]_i_5_n_0\,
      S(1) => \FFT_NEXT_DATA_CNTR[0]_i_6_n_0\,
      S(0) => \FFT_NEXT_DATA_CNTR[0]_i_7_n_0\
    );
\FFT_NEXT_DATA_CNTR_reg[0]_rep\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_8,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_7\,
      Q => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\
    );
\FFT_NEXT_DATA_CNTR_reg[0]_rep__0\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_8,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_7\,
      Q => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\
    );
\FFT_NEXT_DATA_CNTR_reg[0]_rep__1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_8,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_7\,
      Q => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\
    );
\FFT_NEXT_DATA_CNTR_reg[0]_rep__2\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_8,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_7\,
      Q => \FFT_NEXT_DATA_CNTR_reg[0]_rep__2_n_0\
    );
\FFT_NEXT_DATA_CNTR_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_8,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_5\,
      Q => FFT_NEXT_DATA_CNTR_reg(10)
    );
\FFT_NEXT_DATA_CNTR_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_8,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_4\,
      Q => FFT_NEXT_DATA_CNTR_reg(11)
    );
\FFT_NEXT_DATA_CNTR_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_8,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_7\,
      Q => FFT_NEXT_DATA_CNTR_reg(12)
    );
\FFT_NEXT_DATA_CNTR_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_0\,
      CO(3) => \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_0\,
      CO(2) => \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_1\,
      CO(1) => \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_2\,
      CO(0) => \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_4\,
      O(2) => \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_5\,
      O(1) => \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_6\,
      O(0) => \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_7\,
      S(3) => \FFT_NEXT_DATA_CNTR[12]_i_2_n_0\,
      S(2) => \FFT_NEXT_DATA_CNTR[12]_i_3_n_0\,
      S(1) => \FFT_NEXT_DATA_CNTR[12]_i_4_n_0\,
      S(0) => \FFT_NEXT_DATA_CNTR[12]_i_5_n_0\
    );
\FFT_NEXT_DATA_CNTR_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_8,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_6\,
      Q => FFT_NEXT_DATA_CNTR_reg(13)
    );
\FFT_NEXT_DATA_CNTR_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_8,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_5\,
      Q => FFT_NEXT_DATA_CNTR_reg(14)
    );
\FFT_NEXT_DATA_CNTR_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_8,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_4\,
      Q => FFT_NEXT_DATA_CNTR_reg(15)
    );
\FFT_NEXT_DATA_CNTR_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_8,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_7\,
      Q => FFT_NEXT_DATA_CNTR_reg(16)
    );
\FFT_NEXT_DATA_CNTR_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_0\,
      CO(3) => \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_0\,
      CO(2) => \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_1\,
      CO(1) => \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_2\,
      CO(0) => \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_4\,
      O(2) => \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_5\,
      O(1) => \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_6\,
      O(0) => \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_7\,
      S(3) => \FFT_NEXT_DATA_CNTR[16]_i_2_n_0\,
      S(2) => \FFT_NEXT_DATA_CNTR[16]_i_3_n_0\,
      S(1) => \FFT_NEXT_DATA_CNTR[16]_i_4_n_0\,
      S(0) => \FFT_NEXT_DATA_CNTR[16]_i_5_n_0\
    );
\FFT_NEXT_DATA_CNTR_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_8,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_6\,
      Q => FFT_NEXT_DATA_CNTR_reg(17)
    );
\FFT_NEXT_DATA_CNTR_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_8,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_5\,
      Q => FFT_NEXT_DATA_CNTR_reg(18)
    );
\FFT_NEXT_DATA_CNTR_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_8,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_4\,
      Q => FFT_NEXT_DATA_CNTR_reg(19)
    );
\FFT_NEXT_DATA_CNTR_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_8,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_6\,
      Q => FFT_NEXT_DATA_CNTR_reg(1)
    );
\FFT_NEXT_DATA_CNTR_reg[1]_rep\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_8,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_6\,
      Q => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\
    );
\FFT_NEXT_DATA_CNTR_reg[1]_rep__0\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_8,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_6\,
      Q => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\
    );
\FFT_NEXT_DATA_CNTR_reg[1]_rep__1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_8,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_6\,
      Q => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\
    );
\FFT_NEXT_DATA_CNTR_reg[1]_rep__2\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_8,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_6\,
      Q => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\
    );
\FFT_NEXT_DATA_CNTR_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_8,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_7\,
      Q => FFT_NEXT_DATA_CNTR_reg(20)
    );
\FFT_NEXT_DATA_CNTR_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_0\,
      CO(3) => \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_0\,
      CO(2) => \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_1\,
      CO(1) => \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_2\,
      CO(0) => \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_4\,
      O(2) => \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_5\,
      O(1) => \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_6\,
      O(0) => \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_7\,
      S(3) => \FFT_NEXT_DATA_CNTR[20]_i_2_n_0\,
      S(2) => \FFT_NEXT_DATA_CNTR[20]_i_3_n_0\,
      S(1) => \FFT_NEXT_DATA_CNTR[20]_i_4_n_0\,
      S(0) => \FFT_NEXT_DATA_CNTR[20]_i_5_n_0\
    );
\FFT_NEXT_DATA_CNTR_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_8,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_6\,
      Q => FFT_NEXT_DATA_CNTR_reg(21)
    );
\FFT_NEXT_DATA_CNTR_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_8,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_5\,
      Q => FFT_NEXT_DATA_CNTR_reg(22)
    );
\FFT_NEXT_DATA_CNTR_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_8,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_4\,
      Q => FFT_NEXT_DATA_CNTR_reg(23)
    );
\FFT_NEXT_DATA_CNTR_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_8,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_7\,
      Q => FFT_NEXT_DATA_CNTR_reg(24)
    );
\FFT_NEXT_DATA_CNTR_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_0\,
      CO(3) => \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_0\,
      CO(2) => \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_1\,
      CO(1) => \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_2\,
      CO(0) => \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_4\,
      O(2) => \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_5\,
      O(1) => \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_6\,
      O(0) => \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_7\,
      S(3) => \FFT_NEXT_DATA_CNTR[24]_i_2_n_0\,
      S(2) => \FFT_NEXT_DATA_CNTR[24]_i_3_n_0\,
      S(1) => \FFT_NEXT_DATA_CNTR[24]_i_4_n_0\,
      S(0) => \FFT_NEXT_DATA_CNTR[24]_i_5_n_0\
    );
\FFT_NEXT_DATA_CNTR_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_8,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_6\,
      Q => FFT_NEXT_DATA_CNTR_reg(25)
    );
\FFT_NEXT_DATA_CNTR_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_8,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_5\,
      Q => FFT_NEXT_DATA_CNTR_reg(26)
    );
\FFT_NEXT_DATA_CNTR_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_8,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_4\,
      Q => FFT_NEXT_DATA_CNTR_reg(27)
    );
\FFT_NEXT_DATA_CNTR_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_8,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[28]_i_1_n_7\,
      Q => FFT_NEXT_DATA_CNTR_reg(28)
    );
\FFT_NEXT_DATA_CNTR_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_0\,
      CO(3) => \NLW_FFT_NEXT_DATA_CNTR_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \FFT_NEXT_DATA_CNTR_reg[28]_i_1_n_1\,
      CO(1) => \FFT_NEXT_DATA_CNTR_reg[28]_i_1_n_2\,
      CO(0) => \FFT_NEXT_DATA_CNTR_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \FFT_NEXT_DATA_CNTR_reg[28]_i_1_n_4\,
      O(2) => \FFT_NEXT_DATA_CNTR_reg[28]_i_1_n_5\,
      O(1) => \FFT_NEXT_DATA_CNTR_reg[28]_i_1_n_6\,
      O(0) => \FFT_NEXT_DATA_CNTR_reg[28]_i_1_n_7\,
      S(3) => \FFT_NEXT_DATA_CNTR[28]_i_2_n_0\,
      S(2) => \FFT_NEXT_DATA_CNTR[28]_i_3_n_0\,
      S(1) => \FFT_NEXT_DATA_CNTR[28]_i_4_n_0\,
      S(0) => \FFT_NEXT_DATA_CNTR[28]_i_5_n_0\
    );
\FFT_NEXT_DATA_CNTR_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_8,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[28]_i_1_n_6\,
      Q => FFT_NEXT_DATA_CNTR_reg(29)
    );
\FFT_NEXT_DATA_CNTR_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_8,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_5\,
      Q => FFT_NEXT_DATA_CNTR_reg(2)
    );
\FFT_NEXT_DATA_CNTR_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_8,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[28]_i_1_n_5\,
      Q => FFT_NEXT_DATA_CNTR_reg(30)
    );
\FFT_NEXT_DATA_CNTR_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_8,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[28]_i_1_n_4\,
      Q => FFT_NEXT_DATA_CNTR_reg(31)
    );
\FFT_NEXT_DATA_CNTR_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_8,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_4\,
      Q => FFT_NEXT_DATA_CNTR_reg(3)
    );
\FFT_NEXT_DATA_CNTR_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_8,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_7\,
      Q => FFT_NEXT_DATA_CNTR_reg(4)
    );
\FFT_NEXT_DATA_CNTR_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_0\,
      CO(3) => \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_0\,
      CO(2) => \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_1\,
      CO(1) => \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_2\,
      CO(0) => \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_4\,
      O(2) => \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_5\,
      O(1) => \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_6\,
      O(0) => \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_7\,
      S(3) => \FFT_NEXT_DATA_CNTR[4]_i_2_n_0\,
      S(2) => \FFT_NEXT_DATA_CNTR[4]_i_3_n_0\,
      S(1) => \FFT_NEXT_DATA_CNTR[4]_i_4_n_0\,
      S(0) => \FFT_NEXT_DATA_CNTR[4]_i_5_n_0\
    );
\FFT_NEXT_DATA_CNTR_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_8,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_6\,
      Q => FFT_NEXT_DATA_CNTR_reg(5)
    );
\FFT_NEXT_DATA_CNTR_reg[6]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_8,
      D => \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_5\,
      PRE => RESET,
      Q => FFT_NEXT_DATA_CNTR_reg(6)
    );
\FFT_NEXT_DATA_CNTR_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_8,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_4\,
      Q => FFT_NEXT_DATA_CNTR_reg(7)
    );
\FFT_NEXT_DATA_CNTR_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_8,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_7\,
      Q => FFT_NEXT_DATA_CNTR_reg(8)
    );
\FFT_NEXT_DATA_CNTR_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_0\,
      CO(3) => \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_0\,
      CO(2) => \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_1\,
      CO(1) => \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_2\,
      CO(0) => \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_4\,
      O(2) => \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_5\,
      O(1) => \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_6\,
      O(0) => \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_7\,
      S(3) => \FFT_NEXT_DATA_CNTR[8]_i_2_n_0\,
      S(2) => \FFT_NEXT_DATA_CNTR[8]_i_3_n_0\,
      S(1) => \FFT_NEXT_DATA_CNTR[8]_i_4_n_0\,
      S(0) => \FFT_NEXT_DATA_CNTR[8]_i_5_n_0\
    );
\FFT_NEXT_DATA_CNTR_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_8,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_6\,
      Q => FFT_NEXT_DATA_CNTR_reg(9)
    );
\IDATA_BUFFER[0][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \IDATA_BUFFER[0][15]_i_2_n_0\,
      I1 => INPUT_DATA_CNTR_reg(1),
      I2 => INPUT_DATA_CNTR_reg(2),
      I3 => INPUT_DATA_CNTR_reg(0),
      O => \IDATA_BUFFER[0][15]_i_1_n_0\
    );
\IDATA_BUFFER[0][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \IDATA_BUFFER[9][15]_i_3_n_0\,
      I1 => \IDATA_BUFFER[11][15]_i_4_n_0\,
      I2 => \IDATA_BUFFER[0][15]_i_3_n_0\,
      I3 => \IDATA_BUFFER_reg[38][15]_i_3_n_0\,
      I4 => DATA_IN_STROBE,
      I5 => \IDATA_BUFFER[0][15]_i_4_n_0\,
      O => \IDATA_BUFFER[0][15]_i_2_n_0\
    );
\IDATA_BUFFER[0][15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(27),
      I1 => INPUT_DATA_CNTR_reg(26),
      I2 => INPUT_DATA_CNTR_reg(25),
      I3 => INPUT_DATA_CNTR_reg(24),
      I4 => \IDATA_BUFFER[1][15]_i_5_n_0\,
      O => \IDATA_BUFFER[0][15]_i_3_n_0\
    );
\IDATA_BUFFER[0][15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(8),
      I1 => INPUT_DATA_CNTR_reg(7),
      I2 => INPUT_DATA_CNTR_reg(5),
      I3 => INPUT_DATA_CNTR_reg(4),
      I4 => \IDATA_BUFFER[24][15]_i_4_n_0\,
      I5 => \IDATA_BUFFER[24][15]_i_2_n_0\,
      O => \IDATA_BUFFER[0][15]_i_4_n_0\
    );
\IDATA_BUFFER[10][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \IDATA_BUFFER[10][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[10][15]_i_3_n_0\,
      I2 => \IDATA_BUFFER[9][15]_i_3_n_0\,
      I3 => \IDATA_BUFFER[10][15]_i_4_n_0\,
      I4 => \IDATA_BUFFER[10][15]_i_5_n_0\,
      I5 => \IDATA_BUFFER[10][15]_i_6_n_0\,
      O => \IDATA_BUFFER[10]_137\
    );
\IDATA_BUFFER[10][15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
        port map (
      I0 => \IDATA_BUFFER[24][15]_i_2_n_0\,
      I1 => INPUT_DATA_CNTR_reg(18),
      I2 => INPUT_DATA_CNTR_reg(25),
      I3 => INPUT_DATA_CNTR_reg(24),
      O => \IDATA_BUFFER[10][15]_i_2_n_0\
    );
\IDATA_BUFFER[10][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(25),
      I1 => INPUT_DATA_CNTR_reg(26),
      I2 => \IDATA_BUFFER[10][15]_i_7_n_0\,
      I3 => INPUT_DATA_CNTR_reg(8),
      I4 => INPUT_DATA_CNTR_reg(9),
      I5 => INPUT_DATA_CNTR_reg(7),
      O => \IDATA_BUFFER[10][15]_i_3_n_0\
    );
\IDATA_BUFFER[10][15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(0),
      I1 => INPUT_DATA_CNTR_reg(1),
      I2 => INPUT_DATA_CNTR_reg(2),
      O => \IDATA_BUFFER[10][15]_i_4_n_0\
    );
\IDATA_BUFFER[10][15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => \IDATA_BUFFER[10][15]_i_8_n_0\,
      I1 => INPUT_DATA_CNTR_reg(31),
      I2 => INPUT_DATA_CNTR_reg(30),
      I3 => \IDATA_BUFFER_reg[38][15]_i_3_n_0\,
      I4 => DATA_IN_STROBE,
      I5 => INPUT_DATA_CNTR_reg(27),
      O => \IDATA_BUFFER[10][15]_i_5_n_0\
    );
\IDATA_BUFFER[10][15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFAE"
    )
        port map (
      I0 => \IDATA_BUFFER[10][15]_i_9_n_0\,
      I1 => INPUT_DATA_CNTR_reg(6),
      I2 => INPUT_DATA_CNTR_reg(7),
      I3 => INPUT_DATA_CNTR_reg(8),
      I4 => INPUT_DATA_CNTR_reg(4),
      I5 => INPUT_DATA_CNTR_reg(5),
      O => \IDATA_BUFFER[10][15]_i_6_n_0\
    );
\IDATA_BUFFER[10][15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(11),
      I1 => INPUT_DATA_CNTR_reg(10),
      O => \IDATA_BUFFER[10][15]_i_7_n_0\
    );
\IDATA_BUFFER[10][15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(29),
      I1 => INPUT_DATA_CNTR_reg(28),
      O => \IDATA_BUFFER[10][15]_i_8_n_0\
    );
\IDATA_BUFFER[10][15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(16),
      I1 => INPUT_DATA_CNTR_reg(17),
      I2 => INPUT_DATA_CNTR_reg(15),
      I3 => INPUT_DATA_CNTR_reg(14),
      I4 => INPUT_DATA_CNTR_reg(13),
      I5 => INPUT_DATA_CNTR_reg(12),
      O => \IDATA_BUFFER[10][15]_i_9_n_0\
    );
\IDATA_BUFFER[11][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \IDATA_BUFFER[11][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[11][15]_i_3_n_0\,
      I2 => \IDATA_BUFFER[11][15]_i_4_n_0\,
      I3 => \IDATA_BUFFER[9][15]_i_3_n_0\,
      I4 => \IDATA_BUFFER[11][15]_i_5_n_0\,
      I5 => \IDATA_BUFFER[11][15]_i_6_n_0\,
      O => \IDATA_BUFFER[11]_184\
    );
\IDATA_BUFFER[11][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(0),
      I1 => INPUT_DATA_CNTR_reg(1),
      I2 => INPUT_DATA_CNTR_reg(2),
      O => \IDATA_BUFFER[11][15]_i_2_n_0\
    );
\IDATA_BUFFER[11][15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \IDATA_BUFFER[24][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[0][15]_i_3_n_0\,
      I2 => \IDATA_BUFFER_reg[38][15]_i_3_n_0\,
      I3 => DATA_IN_STROBE,
      O => \IDATA_BUFFER[11][15]_i_3_n_0\
    );
\IDATA_BUFFER[11][15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => \IDATA_BUFFER[10][15]_i_9_n_0\,
      I1 => INPUT_DATA_CNTR_reg(18),
      I2 => INPUT_DATA_CNTR_reg(19),
      I3 => INPUT_DATA_CNTR_reg(20),
      O => \IDATA_BUFFER[11][15]_i_4_n_0\
    );
\IDATA_BUFFER[11][15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFEFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(5),
      I1 => INPUT_DATA_CNTR_reg(4),
      I2 => INPUT_DATA_CNTR_reg(8),
      I3 => INPUT_DATA_CNTR_reg(7),
      I4 => INPUT_DATA_CNTR_reg(6),
      O => \IDATA_BUFFER[11][15]_i_5_n_0\
    );
\IDATA_BUFFER[11][15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(7),
      I1 => INPUT_DATA_CNTR_reg(9),
      I2 => INPUT_DATA_CNTR_reg(8),
      I3 => INPUT_DATA_CNTR_reg(11),
      I4 => INPUT_DATA_CNTR_reg(10),
      O => \IDATA_BUFFER[11][15]_i_6_n_0\
    );
\IDATA_BUFFER[12][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \IDATA_BUFFER[11][15]_i_3_n_0\,
      I1 => \IDATA_BUFFER[11][15]_i_4_n_0\,
      I2 => \IDATA_BUFFER[9][15]_i_3_n_0\,
      I3 => \IDATA_BUFFER[11][15]_i_5_n_0\,
      I4 => \IDATA_BUFFER[11][15]_i_6_n_0\,
      I5 => \IDATA_BUFFER[12][15]_i_2_n_0\,
      O => \IDATA_BUFFER[12]_183\
    );
\IDATA_BUFFER[12][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(0),
      I1 => INPUT_DATA_CNTR_reg(1),
      I2 => INPUT_DATA_CNTR_reg(2),
      O => \IDATA_BUFFER[12][15]_i_2_n_0\
    );
\IDATA_BUFFER[13][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \IDATA_BUFFER[10][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[10][15]_i_6_n_0\,
      I2 => \IDATA_BUFFER[9][15]_i_3_n_0\,
      I3 => \IDATA_BUFFER[13][15]_i_2_n_0\,
      I4 => \IDATA_BUFFER[10][15]_i_5_n_0\,
      I5 => \IDATA_BUFFER[10][15]_i_3_n_0\,
      O => \IDATA_BUFFER[13]_136\
    );
\IDATA_BUFFER[13][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(0),
      I1 => INPUT_DATA_CNTR_reg(1),
      I2 => INPUT_DATA_CNTR_reg(2),
      O => \IDATA_BUFFER[13][15]_i_2_n_0\
    );
\IDATA_BUFFER[14][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \IDATA_BUFFER[14][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[11][15]_i_3_n_0\,
      I2 => \IDATA_BUFFER[11][15]_i_4_n_0\,
      I3 => \IDATA_BUFFER[9][15]_i_3_n_0\,
      I4 => \IDATA_BUFFER[11][15]_i_5_n_0\,
      I5 => \IDATA_BUFFER[11][15]_i_6_n_0\,
      O => \IDATA_BUFFER[14]_182\
    );
\IDATA_BUFFER[14][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(2),
      I1 => INPUT_DATA_CNTR_reg(1),
      I2 => INPUT_DATA_CNTR_reg(0),
      O => \IDATA_BUFFER[14][15]_i_2_n_0\
    );
\IDATA_BUFFER[15][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \IDATA_BUFFER[15][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[11][15]_i_3_n_0\,
      I2 => \IDATA_BUFFER[11][15]_i_4_n_0\,
      I3 => \IDATA_BUFFER[9][15]_i_3_n_0\,
      I4 => \IDATA_BUFFER[11][15]_i_5_n_0\,
      I5 => \IDATA_BUFFER[11][15]_i_6_n_0\,
      O => \IDATA_BUFFER[15]_181\
    );
\IDATA_BUFFER[15][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(0),
      I1 => INPUT_DATA_CNTR_reg(2),
      I2 => INPUT_DATA_CNTR_reg(1),
      O => \IDATA_BUFFER[15][15]_i_2_n_0\
    );
\IDATA_BUFFER[16][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I1 => INPUT_DATA_CNTR_reg(0),
      I2 => INPUT_DATA_CNTR_reg(1),
      I3 => INPUT_DATA_CNTR_reg(4),
      I4 => INPUT_DATA_CNTR_reg(5),
      I5 => \IDATA_BUFFER[1][15]_i_3_n_0\,
      O => \IDATA_BUFFER[16]_142\
    );
\IDATA_BUFFER[17][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \IDATA_BUFFER[17][15]_i_2_n_0\,
      I1 => INPUT_DATA_CNTR_reg(3),
      I2 => \IDATA_BUFFER[17][15]_i_3_n_0\,
      I3 => \IDATA_BUFFER[17][15]_i_4_n_0\,
      O => \IDATA_BUFFER[17]_173\
    );
\IDATA_BUFFER[17][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(1),
      I1 => INPUT_DATA_CNTR_reg(0),
      I2 => INPUT_DATA_CNTR_reg(2),
      I3 => INPUT_DATA_CNTR_reg(5),
      I4 => INPUT_DATA_CNTR_reg(4),
      I5 => \IDATA_BUFFER[24][15]_i_2_n_0\,
      O => \IDATA_BUFFER[17][15]_i_2_n_0\
    );
\IDATA_BUFFER[17][15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => DATA_IN_STROBE,
      I1 => \IDATA_BUFFER_reg[38][15]_i_3_n_0\,
      I2 => \IDATA_BUFFER[0][15]_i_3_n_0\,
      O => \IDATA_BUFFER[17][15]_i_3_n_0\
    );
\IDATA_BUFFER[17][15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \IDATA_BUFFER[11][15]_i_4_n_0\,
      I1 => INPUT_DATA_CNTR_reg(7),
      I2 => INPUT_DATA_CNTR_reg(6),
      I3 => INPUT_DATA_CNTR_reg(9),
      I4 => INPUT_DATA_CNTR_reg(8),
      I5 => \IDATA_BUFFER[10][15]_i_7_n_0\,
      O => \IDATA_BUFFER[17][15]_i_4_n_0\
    );
\IDATA_BUFFER[18][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \IDATA_BUFFER[17][15]_i_4_n_0\,
      I1 => INPUT_DATA_CNTR_reg(0),
      I2 => INPUT_DATA_CNTR_reg(1),
      I3 => INPUT_DATA_CNTR_reg(2),
      I4 => \IDATA_BUFFER[18][15]_i_2_n_0\,
      O => \IDATA_BUFFER[18]_180\
    );
\IDATA_BUFFER[18][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(4),
      I1 => \IDATA_BUFFER[24][15]_i_2_n_0\,
      I2 => \IDATA_BUFFER[0][15]_i_3_n_0\,
      I3 => \IDATA_BUFFER_reg[38][15]_i_3_n_0\,
      I4 => DATA_IN_STROBE,
      I5 => \IDATA_BUFFER[28][15]_i_2_n_0\,
      O => \IDATA_BUFFER[18][15]_i_2_n_0\
    );
\IDATA_BUFFER[19][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \IDATA_BUFFER[18][15]_i_2_n_0\,
      I1 => INPUT_DATA_CNTR_reg(1),
      I2 => INPUT_DATA_CNTR_reg(0),
      I3 => INPUT_DATA_CNTR_reg(2),
      I4 => \IDATA_BUFFER[17][15]_i_4_n_0\,
      O => \IDATA_BUFFER[19]_179\
    );
\IDATA_BUFFER[1][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I1 => INPUT_DATA_CNTR_reg(4),
      I2 => INPUT_DATA_CNTR_reg(5),
      I3 => INPUT_DATA_CNTR_reg(0),
      I4 => INPUT_DATA_CNTR_reg(1),
      I5 => \IDATA_BUFFER[1][15]_i_3_n_0\,
      O => \IDATA_BUFFER[1]_143\
    );
\IDATA_BUFFER[1][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \IDATA_BUFFER[24][15]_i_2_n_0\,
      I1 => INPUT_DATA_CNTR_reg(18),
      I2 => \IDATA_BUFFER[1][15]_i_4_n_0\,
      I3 => \IDATA_BUFFER[1][15]_i_5_n_0\,
      I4 => INPUT_DATA_CNTR_reg(17),
      I5 => INPUT_DATA_CNTR_reg(16),
      O => \IDATA_BUFFER[1][15]_i_2_n_0\
    );
\IDATA_BUFFER[1][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => \IDATA_BUFFER[2][15]_i_3_n_0\,
      I1 => DATA_IN_STROBE,
      I2 => \IDATA_BUFFER_reg[38][15]_i_3_n_0\,
      I3 => \IDATA_BUFFER[1][15]_i_6_n_0\,
      I4 => INPUT_DATA_CNTR_reg(3),
      I5 => INPUT_DATA_CNTR_reg(2),
      O => \IDATA_BUFFER[1][15]_i_3_n_0\
    );
\IDATA_BUFFER[1][15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(24),
      I1 => INPUT_DATA_CNTR_reg(25),
      I2 => INPUT_DATA_CNTR_reg(26),
      I3 => INPUT_DATA_CNTR_reg(27),
      O => \IDATA_BUFFER[1][15]_i_4_n_0\
    );
\IDATA_BUFFER[1][15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(30),
      I1 => INPUT_DATA_CNTR_reg(31),
      I2 => INPUT_DATA_CNTR_reg(28),
      I3 => INPUT_DATA_CNTR_reg(29),
      O => \IDATA_BUFFER[1][15]_i_5_n_0\
    );
\IDATA_BUFFER[1][15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(6),
      I1 => INPUT_DATA_CNTR_reg(7),
      O => \IDATA_BUFFER[1][15]_i_6_n_0\
    );
\IDATA_BUFFER[20][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000222"
    )
        port map (
      I0 => \IDATA_BUFFER[11][15]_i_3_n_0\,
      I1 => INPUT_DATA_CNTR_reg(5),
      I2 => INPUT_DATA_CNTR_reg(4),
      I3 => INPUT_DATA_CNTR_reg(3),
      I4 => \IDATA_BUFFER[20][15]_i_2_n_0\,
      I5 => \IDATA_BUFFER[17][15]_i_4_n_0\,
      O => \IDATA_BUFFER[20]_175\
    );
\IDATA_BUFFER[20][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBFFFF"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(5),
      I1 => INPUT_DATA_CNTR_reg(4),
      I2 => INPUT_DATA_CNTR_reg(1),
      I3 => INPUT_DATA_CNTR_reg(0),
      I4 => INPUT_DATA_CNTR_reg(2),
      O => \IDATA_BUFFER[20][15]_i_2_n_0\
    );
\IDATA_BUFFER[21][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \IDATA_BUFFER[18][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[17][15]_i_4_n_0\,
      I2 => INPUT_DATA_CNTR_reg(0),
      I3 => INPUT_DATA_CNTR_reg(1),
      I4 => INPUT_DATA_CNTR_reg(2),
      O => \IDATA_BUFFER[21]_178\
    );
\IDATA_BUFFER[22][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \IDATA_BUFFER[18][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[17][15]_i_4_n_0\,
      I2 => INPUT_DATA_CNTR_reg(2),
      I3 => INPUT_DATA_CNTR_reg(1),
      I4 => INPUT_DATA_CNTR_reg(0),
      O => \IDATA_BUFFER[22]_177\
    );
\IDATA_BUFFER[23][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \IDATA_BUFFER[18][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[17][15]_i_4_n_0\,
      I2 => INPUT_DATA_CNTR_reg(0),
      I3 => INPUT_DATA_CNTR_reg(2),
      I4 => INPUT_DATA_CNTR_reg(1),
      O => \IDATA_BUFFER[23]_176\
    );
\IDATA_BUFFER[24][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \IDATA_BUFFER[17][15]_i_3_n_0\,
      I1 => INPUT_DATA_CNTR_reg(3),
      I2 => INPUT_DATA_CNTR_reg(4),
      I3 => INPUT_DATA_CNTR_reg(5),
      I4 => \IDATA_BUFFER[24][15]_i_2_n_0\,
      I5 => \IDATA_BUFFER[24][15]_i_3_n_0\,
      O => \IDATA_BUFFER[24]_172\
    );
\IDATA_BUFFER[24][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(19),
      I1 => INPUT_DATA_CNTR_reg(21),
      I2 => INPUT_DATA_CNTR_reg(20),
      I3 => INPUT_DATA_CNTR_reg(23),
      I4 => INPUT_DATA_CNTR_reg(22),
      O => \IDATA_BUFFER[24][15]_i_2_n_0\
    );
\IDATA_BUFFER[24][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \IDATA_BUFFER[40][15]_i_3_n_0\,
      I1 => \IDATA_BUFFER[11][15]_i_4_n_0\,
      I2 => \IDATA_BUFFER[24][15]_i_4_n_0\,
      I3 => INPUT_DATA_CNTR_reg(8),
      I4 => INPUT_DATA_CNTR_reg(7),
      I5 => INPUT_DATA_CNTR_reg(2),
      O => \IDATA_BUFFER[24][15]_i_3_n_0\
    );
\IDATA_BUFFER[24][15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(7),
      I1 => INPUT_DATA_CNTR_reg(6),
      I2 => INPUT_DATA_CNTR_reg(9),
      I3 => INPUT_DATA_CNTR_reg(8),
      I4 => INPUT_DATA_CNTR_reg(11),
      I5 => INPUT_DATA_CNTR_reg(10),
      O => \IDATA_BUFFER[24][15]_i_4_n_0\
    );
\IDATA_BUFFER[25][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222000"
    )
        port map (
      I0 => \IDATA_BUFFER[17][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[17][15]_i_3_n_0\,
      I2 => INPUT_DATA_CNTR_reg(3),
      I3 => INPUT_DATA_CNTR_reg(4),
      I4 => INPUT_DATA_CNTR_reg(5),
      I5 => \IDATA_BUFFER[17][15]_i_4_n_0\,
      O => \IDATA_BUFFER[25]_166\
    );
\IDATA_BUFFER[26][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \IDATA_BUFFER[26][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[17][15]_i_3_n_0\,
      I2 => INPUT_DATA_CNTR_reg(3),
      I3 => INPUT_DATA_CNTR_reg(4),
      I4 => INPUT_DATA_CNTR_reg(5),
      I5 => \IDATA_BUFFER[24][15]_i_2_n_0\,
      O => \IDATA_BUFFER[26]_171\
    );
\IDATA_BUFFER[26][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(2),
      I1 => INPUT_DATA_CNTR_reg(1),
      I2 => INPUT_DATA_CNTR_reg(0),
      I3 => \IDATA_BUFFER[26][15]_i_3_n_0\,
      I4 => \IDATA_BUFFER[24][15]_i_4_n_0\,
      I5 => \IDATA_BUFFER[11][15]_i_4_n_0\,
      O => \IDATA_BUFFER[26][15]_i_2_n_0\
    );
\IDATA_BUFFER[26][15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(8),
      I1 => INPUT_DATA_CNTR_reg(7),
      O => \IDATA_BUFFER[26][15]_i_3_n_0\
    );
\IDATA_BUFFER[27][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \IDATA_BUFFER[27][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[17][15]_i_3_n_0\,
      I2 => INPUT_DATA_CNTR_reg(3),
      I3 => INPUT_DATA_CNTR_reg(4),
      I4 => INPUT_DATA_CNTR_reg(5),
      I5 => \IDATA_BUFFER[24][15]_i_2_n_0\,
      O => \IDATA_BUFFER[27]_170\
    );
\IDATA_BUFFER[27][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \IDATA_BUFFER[11][15]_i_4_n_0\,
      I1 => \IDATA_BUFFER[24][15]_i_4_n_0\,
      I2 => INPUT_DATA_CNTR_reg(8),
      I3 => INPUT_DATA_CNTR_reg(7),
      I4 => INPUT_DATA_CNTR_reg(2),
      I5 => \IDATA_BUFFER[27][15]_i_3_n_0\,
      O => \IDATA_BUFFER[27][15]_i_2_n_0\
    );
\IDATA_BUFFER[27][15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(1),
      I1 => INPUT_DATA_CNTR_reg(0),
      O => \IDATA_BUFFER[27][15]_i_3_n_0\
    );
\IDATA_BUFFER[28][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \IDATA_BUFFER[17][15]_i_3_n_0\,
      I1 => \IDATA_BUFFER[28][15]_i_2_n_0\,
      I2 => \IDATA_BUFFER[17][15]_i_4_n_0\,
      I3 => \IDATA_BUFFER[20][15]_i_2_n_0\,
      I4 => \IDATA_BUFFER[24][15]_i_2_n_0\,
      O => \IDATA_BUFFER[28]_165\
    );
\IDATA_BUFFER[28][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(5),
      I1 => INPUT_DATA_CNTR_reg(4),
      I2 => INPUT_DATA_CNTR_reg(3),
      O => \IDATA_BUFFER[28][15]_i_2_n_0\
    );
\IDATA_BUFFER[29][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \IDATA_BUFFER[29][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[17][15]_i_3_n_0\,
      I2 => INPUT_DATA_CNTR_reg(3),
      I3 => INPUT_DATA_CNTR_reg(4),
      I4 => INPUT_DATA_CNTR_reg(5),
      I5 => \IDATA_BUFFER[24][15]_i_2_n_0\,
      O => \IDATA_BUFFER[29]_169\
    );
\IDATA_BUFFER[29][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \IDATA_BUFFER[13][15]_i_2_n_0\,
      I1 => INPUT_DATA_CNTR_reg(8),
      I2 => \IDATA_BUFFER[2][15]_i_5_n_0\,
      I3 => INPUT_DATA_CNTR_reg(6),
      I4 => INPUT_DATA_CNTR_reg(7),
      I5 => \IDATA_BUFFER[11][15]_i_4_n_0\,
      O => \IDATA_BUFFER[29][15]_i_2_n_0\
    );
\IDATA_BUFFER[2][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \IDATA_BUFFER[2][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[2][15]_i_3_n_0\,
      I2 => INPUT_DATA_CNTR_reg(3),
      I3 => INPUT_DATA_CNTR_reg(0),
      I4 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I5 => \IDATA_BUFFER[2][15]_i_4_n_0\,
      O => \IDATA_BUFFER[2]_140\
    );
\IDATA_BUFFER[2][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(4),
      I1 => INPUT_DATA_CNTR_reg(5),
      I2 => INPUT_DATA_CNTR_reg(6),
      I3 => INPUT_DATA_CNTR_reg(7),
      I4 => \IDATA_BUFFER_reg[38][15]_i_3_n_0\,
      I5 => DATA_IN_STROBE,
      O => \IDATA_BUFFER[2][15]_i_2_n_0\
    );
\IDATA_BUFFER[2][15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(15),
      I1 => INPUT_DATA_CNTR_reg(14),
      I2 => INPUT_DATA_CNTR_reg(13),
      I3 => INPUT_DATA_CNTR_reg(12),
      I4 => \IDATA_BUFFER[2][15]_i_5_n_0\,
      O => \IDATA_BUFFER[2][15]_i_3_n_0\
    );
\IDATA_BUFFER[2][15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(2),
      I1 => INPUT_DATA_CNTR_reg(1),
      O => \IDATA_BUFFER[2][15]_i_4_n_0\
    );
\IDATA_BUFFER[2][15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(10),
      I1 => INPUT_DATA_CNTR_reg(11),
      I2 => INPUT_DATA_CNTR_reg(8),
      I3 => INPUT_DATA_CNTR_reg(9),
      O => \IDATA_BUFFER[2][15]_i_5_n_0\
    );
\IDATA_BUFFER[30][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \IDATA_BUFFER[30][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[17][15]_i_3_n_0\,
      I2 => INPUT_DATA_CNTR_reg(3),
      I3 => INPUT_DATA_CNTR_reg(4),
      I4 => INPUT_DATA_CNTR_reg(5),
      I5 => \IDATA_BUFFER[24][15]_i_2_n_0\,
      O => \IDATA_BUFFER[30]_168\
    );
\IDATA_BUFFER[30][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \IDATA_BUFFER[14][15]_i_2_n_0\,
      I1 => INPUT_DATA_CNTR_reg(8),
      I2 => \IDATA_BUFFER[2][15]_i_5_n_0\,
      I3 => INPUT_DATA_CNTR_reg(6),
      I4 => INPUT_DATA_CNTR_reg(7),
      I5 => \IDATA_BUFFER[11][15]_i_4_n_0\,
      O => \IDATA_BUFFER[30][15]_i_2_n_0\
    );
\IDATA_BUFFER[31][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \IDATA_BUFFER[31][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[17][15]_i_3_n_0\,
      I2 => INPUT_DATA_CNTR_reg(3),
      I3 => INPUT_DATA_CNTR_reg(4),
      I4 => INPUT_DATA_CNTR_reg(5),
      I5 => \IDATA_BUFFER[24][15]_i_2_n_0\,
      O => \IDATA_BUFFER[31]_167\
    );
\IDATA_BUFFER[31][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \IDATA_BUFFER[15][15]_i_2_n_0\,
      I1 => INPUT_DATA_CNTR_reg(8),
      I2 => \IDATA_BUFFER[2][15]_i_5_n_0\,
      I3 => INPUT_DATA_CNTR_reg(6),
      I4 => INPUT_DATA_CNTR_reg(7),
      I5 => \IDATA_BUFFER[11][15]_i_4_n_0\,
      O => \IDATA_BUFFER[31][15]_i_2_n_0\
    );
\IDATA_BUFFER[32][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I1 => INPUT_DATA_CNTR_reg(0),
      I2 => INPUT_DATA_CNTR_reg(1),
      I3 => INPUT_DATA_CNTR_reg(4),
      I4 => INPUT_DATA_CNTR_reg(5),
      I5 => \IDATA_BUFFER[1][15]_i_3_n_0\,
      O => \IDATA_BUFFER[32]_141\
    );
\IDATA_BUFFER[33][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \IDATA_BUFFER[17][15]_i_4_n_0\,
      I1 => \IDATA_BUFFER[17][15]_i_3_n_0\,
      I2 => \IDATA_BUFFER[33][15]_i_2_n_0\,
      I3 => \IDATA_BUFFER[33][15]_i_3_n_0\,
      I4 => INPUT_DATA_CNTR_reg(5),
      I5 => INPUT_DATA_CNTR_reg(4),
      O => \IDATA_BUFFER[33][15]_i_1_n_0\
    );
\IDATA_BUFFER[33][15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => \IDATA_BUFFER[24][15]_i_2_n_0\,
      I1 => INPUT_DATA_CNTR_reg(5),
      I2 => INPUT_DATA_CNTR_reg(3),
      I3 => INPUT_DATA_CNTR_reg(4),
      O => \IDATA_BUFFER[33][15]_i_2_n_0\
    );
\IDATA_BUFFER[33][15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(2),
      I1 => INPUT_DATA_CNTR_reg(0),
      I2 => INPUT_DATA_CNTR_reg(1),
      O => \IDATA_BUFFER[33][15]_i_3_n_0\
    );
\IDATA_BUFFER[34][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \IDATA_BUFFER[17][15]_i_4_n_0\,
      I1 => \IDATA_BUFFER[17][15]_i_3_n_0\,
      I2 => \IDATA_BUFFER[33][15]_i_2_n_0\,
      I3 => \IDATA_BUFFER[34][15]_i_2_n_0\,
      I4 => INPUT_DATA_CNTR_reg(2),
      I5 => INPUT_DATA_CNTR_reg(1),
      O => \IDATA_BUFFER[34]_164\
    );
\IDATA_BUFFER[34][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(0),
      I1 => INPUT_DATA_CNTR_reg(4),
      I2 => INPUT_DATA_CNTR_reg(5),
      O => \IDATA_BUFFER[34][15]_i_2_n_0\
    );
\IDATA_BUFFER[35][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \IDATA_BUFFER[24][15]_i_2_n_0\,
      I1 => INPUT_DATA_CNTR_reg(3),
      I2 => \IDATA_BUFFER[17][15]_i_3_n_0\,
      I3 => \IDATA_BUFFER[27][15]_i_2_n_0\,
      I4 => INPUT_DATA_CNTR_reg(5),
      I5 => INPUT_DATA_CNTR_reg(4),
      O => \IDATA_BUFFER[35]_162\
    );
\IDATA_BUFFER[36][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \IDATA_BUFFER[17][15]_i_4_n_0\,
      I1 => \IDATA_BUFFER[17][15]_i_3_n_0\,
      I2 => \IDATA_BUFFER[33][15]_i_2_n_0\,
      I3 => \IDATA_BUFFER[34][15]_i_2_n_0\,
      I4 => INPUT_DATA_CNTR_reg(2),
      I5 => INPUT_DATA_CNTR_reg(1),
      O => \IDATA_BUFFER[36]_163\
    );
\IDATA_BUFFER[37][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \IDATA_BUFFER[24][15]_i_2_n_0\,
      I1 => INPUT_DATA_CNTR_reg(3),
      I2 => \IDATA_BUFFER[17][15]_i_3_n_0\,
      I3 => \IDATA_BUFFER[29][15]_i_2_n_0\,
      I4 => INPUT_DATA_CNTR_reg(5),
      I5 => INPUT_DATA_CNTR_reg(4),
      O => \IDATA_BUFFER[37]_161\
    );
\IDATA_BUFFER[38][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \IDATA_BUFFER[38][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER_reg[38][15]_i_3_n_0\,
      I2 => DATA_IN_STROBE,
      I3 => INPUT_DATA_CNTR_reg(31),
      I4 => \IDATA_BUFFER[38][15]_i_4_n_0\,
      I5 => \IDATA_BUFFER[33][15]_i_2_n_0\,
      O => \IDATA_BUFFER[38]_135\
    );
\IDATA_BUFFER[38][15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(27),
      I1 => INPUT_DATA_CNTR_reg(26),
      I2 => INPUT_DATA_CNTR_reg(25),
      I3 => INPUT_DATA_CNTR_reg(24),
      I4 => INPUT_DATA_CNTR_reg(28),
      I5 => INPUT_DATA_CNTR_reg(29),
      O => \IDATA_BUFFER[38][15]_i_10_n_0\
    );
\IDATA_BUFFER[38][15]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(22),
      I1 => INPUT_DATA_CNTR_reg(23),
      O => \IDATA_BUFFER[38][15]_i_12_n_0\
    );
\IDATA_BUFFER[38][15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(21),
      I1 => INPUT_DATA_CNTR_reg(20),
      O => \IDATA_BUFFER[38][15]_i_13_n_0\
    );
\IDATA_BUFFER[38][15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(19),
      I1 => INPUT_DATA_CNTR_reg(18),
      O => \IDATA_BUFFER[38][15]_i_14_n_0\
    );
\IDATA_BUFFER[38][15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(16),
      I1 => INPUT_DATA_CNTR_reg(17),
      O => \IDATA_BUFFER[38][15]_i_15_n_0\
    );
\IDATA_BUFFER[38][15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(14),
      I1 => INPUT_DATA_CNTR_reg(15),
      O => \IDATA_BUFFER[38][15]_i_17_n_0\
    );
\IDATA_BUFFER[38][15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(12),
      I1 => INPUT_DATA_CNTR_reg(13),
      O => \IDATA_BUFFER[38][15]_i_18_n_0\
    );
\IDATA_BUFFER[38][15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(10),
      I1 => INPUT_DATA_CNTR_reg(11),
      O => \IDATA_BUFFER[38][15]_i_19_n_0\
    );
\IDATA_BUFFER[38][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(2),
      I1 => INPUT_DATA_CNTR_reg(1),
      I2 => INPUT_DATA_CNTR_reg(5),
      I3 => INPUT_DATA_CNTR_reg(4),
      I4 => INPUT_DATA_CNTR_reg(0),
      O => \IDATA_BUFFER[38][15]_i_2_n_0\
    );
\IDATA_BUFFER[38][15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(8),
      I1 => INPUT_DATA_CNTR_reg(9),
      O => \IDATA_BUFFER[38][15]_i_20_n_0\
    );
\IDATA_BUFFER[38][15]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(4),
      I1 => INPUT_DATA_CNTR_reg(5),
      O => \IDATA_BUFFER[38][15]_i_21_n_0\
    );
\IDATA_BUFFER[38][15]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(2),
      I1 => INPUT_DATA_CNTR_reg(3),
      O => \IDATA_BUFFER[38][15]_i_22_n_0\
    );
\IDATA_BUFFER[38][15]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(0),
      I1 => INPUT_DATA_CNTR_reg(1),
      O => \IDATA_BUFFER[38][15]_i_23_n_0\
    );
\IDATA_BUFFER[38][15]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(6),
      I1 => INPUT_DATA_CNTR_reg(7),
      O => \IDATA_BUFFER[38][15]_i_24_n_0\
    );
\IDATA_BUFFER[38][15]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(5),
      I1 => INPUT_DATA_CNTR_reg(4),
      O => \IDATA_BUFFER[38][15]_i_25_n_0\
    );
\IDATA_BUFFER[38][15]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(3),
      I1 => INPUT_DATA_CNTR_reg(2),
      O => \IDATA_BUFFER[38][15]_i_26_n_0\
    );
\IDATA_BUFFER[38][15]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(1),
      I1 => INPUT_DATA_CNTR_reg(0),
      O => \IDATA_BUFFER[38][15]_i_27_n_0\
    );
\IDATA_BUFFER[38][15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \IDATA_BUFFER[11][15]_i_4_n_0\,
      I1 => \IDATA_BUFFER[24][15]_i_4_n_0\,
      I2 => INPUT_DATA_CNTR_reg(8),
      I3 => INPUT_DATA_CNTR_reg(7),
      I4 => \IDATA_BUFFER[38][15]_i_10_n_0\,
      I5 => INPUT_DATA_CNTR_reg(30),
      O => \IDATA_BUFFER[38][15]_i_4_n_0\
    );
\IDATA_BUFFER[38][15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(30),
      I1 => INPUT_DATA_CNTR_reg(31),
      O => \IDATA_BUFFER[38][15]_i_6_n_0\
    );
\IDATA_BUFFER[38][15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(28),
      I1 => INPUT_DATA_CNTR_reg(29),
      O => \IDATA_BUFFER[38][15]_i_7_n_0\
    );
\IDATA_BUFFER[38][15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(27),
      I1 => INPUT_DATA_CNTR_reg(26),
      O => \IDATA_BUFFER[38][15]_i_8_n_0\
    );
\IDATA_BUFFER[38][15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(24),
      I1 => INPUT_DATA_CNTR_reg(25),
      O => \IDATA_BUFFER[38][15]_i_9_n_0\
    );
\IDATA_BUFFER[39][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[38][15]_i_3_n_0\,
      I1 => DATA_IN_STROBE,
      I2 => INPUT_DATA_CNTR_reg(31),
      I3 => \IDATA_BUFFER[38][15]_i_4_n_0\,
      I4 => \IDATA_BUFFER[33][15]_i_2_n_0\,
      I5 => \IDATA_BUFFER[39][15]_i_2_n_0\,
      O => \IDATA_BUFFER[39]_134\
    );
\IDATA_BUFFER[39][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(4),
      I1 => INPUT_DATA_CNTR_reg(5),
      I2 => INPUT_DATA_CNTR_reg(1),
      I3 => INPUT_DATA_CNTR_reg(2),
      I4 => INPUT_DATA_CNTR_reg(0),
      O => \IDATA_BUFFER[39][15]_i_2_n_0\
    );
\IDATA_BUFFER[3][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \IDATA_BUFFER[0][15]_i_2_n_0\,
      I1 => INPUT_DATA_CNTR_reg(2),
      I2 => INPUT_DATA_CNTR_reg(1),
      I3 => INPUT_DATA_CNTR_reg(0),
      O => \IDATA_BUFFER[3]_188\
    );
\IDATA_BUFFER[40][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \IDATA_BUFFER[17][15]_i_3_n_0\,
      I1 => \IDATA_BUFFER[40][15]_i_2_n_0\,
      I2 => \IDATA_BUFFER[17][15]_i_4_n_0\,
      I3 => \IDATA_BUFFER[40][15]_i_3_n_0\,
      I4 => \IDATA_BUFFER[40][15]_i_4_n_0\,
      I5 => INPUT_DATA_CNTR_reg(2),
      O => \IDATA_BUFFER[40]_160\
    );
\IDATA_BUFFER[40][15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEAE"
    )
        port map (
      I0 => \IDATA_BUFFER[24][15]_i_2_n_0\,
      I1 => INPUT_DATA_CNTR_reg(5),
      I2 => INPUT_DATA_CNTR_reg(3),
      I3 => INPUT_DATA_CNTR_reg(4),
      O => \IDATA_BUFFER[40][15]_i_2_n_0\
    );
\IDATA_BUFFER[40][15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(1),
      I1 => INPUT_DATA_CNTR_reg(0),
      O => \IDATA_BUFFER[40][15]_i_3_n_0\
    );
\IDATA_BUFFER[40][15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(5),
      I1 => INPUT_DATA_CNTR_reg(4),
      O => \IDATA_BUFFER[40][15]_i_4_n_0\
    );
\IDATA_BUFFER[41][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \IDATA_BUFFER[38][15]_i_4_n_0\,
      I1 => \IDATA_BUFFER[41][15]_i_2_n_0\,
      I2 => \IDATA_BUFFER_reg[38][15]_i_3_n_0\,
      I3 => DATA_IN_STROBE,
      I4 => INPUT_DATA_CNTR_reg(31),
      I5 => \IDATA_BUFFER[40][15]_i_2_n_0\,
      O => \IDATA_BUFFER[41]_128\
    );
\IDATA_BUFFER[41][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(4),
      I1 => INPUT_DATA_CNTR_reg(5),
      I2 => INPUT_DATA_CNTR_reg(1),
      I3 => INPUT_DATA_CNTR_reg(0),
      I4 => INPUT_DATA_CNTR_reg(2),
      O => \IDATA_BUFFER[41][15]_i_2_n_0\
    );
\IDATA_BUFFER[42][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \IDATA_BUFFER[38][15]_i_4_n_0\,
      I1 => \IDATA_BUFFER_reg[38][15]_i_3_n_0\,
      I2 => DATA_IN_STROBE,
      I3 => INPUT_DATA_CNTR_reg(31),
      I4 => \IDATA_BUFFER[40][15]_i_2_n_0\,
      I5 => \IDATA_BUFFER[42][15]_i_2_n_0\,
      O => \IDATA_BUFFER[42]_129\
    );
\IDATA_BUFFER[42][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(1),
      I1 => INPUT_DATA_CNTR_reg(2),
      I2 => INPUT_DATA_CNTR_reg(5),
      I3 => INPUT_DATA_CNTR_reg(4),
      I4 => INPUT_DATA_CNTR_reg(0),
      O => \IDATA_BUFFER[42][15]_i_2_n_0\
    );
\IDATA_BUFFER[43][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \IDATA_BUFFER[27][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[24][15]_i_2_n_0\,
      I2 => INPUT_DATA_CNTR_reg(5),
      I3 => INPUT_DATA_CNTR_reg(3),
      I4 => INPUT_DATA_CNTR_reg(4),
      I5 => \IDATA_BUFFER[17][15]_i_3_n_0\,
      O => \IDATA_BUFFER[43]_156\
    );
\IDATA_BUFFER[44][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \IDATA_BUFFER[34][15]_i_2_n_0\,
      I1 => INPUT_DATA_CNTR_reg(2),
      I2 => INPUT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER[17][15]_i_3_n_0\,
      I4 => \IDATA_BUFFER[40][15]_i_2_n_0\,
      I5 => \IDATA_BUFFER[17][15]_i_4_n_0\,
      O => \IDATA_BUFFER[44]_159\
    );
\IDATA_BUFFER[45][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \IDATA_BUFFER[29][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[24][15]_i_2_n_0\,
      I2 => INPUT_DATA_CNTR_reg(5),
      I3 => INPUT_DATA_CNTR_reg(3),
      I4 => INPUT_DATA_CNTR_reg(4),
      I5 => \IDATA_BUFFER[17][15]_i_3_n_0\,
      O => \IDATA_BUFFER[45]_155\
    );
\IDATA_BUFFER[46][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \IDATA_BUFFER[34][15]_i_2_n_0\,
      I1 => INPUT_DATA_CNTR_reg(1),
      I2 => INPUT_DATA_CNTR_reg(2),
      I3 => \IDATA_BUFFER[17][15]_i_3_n_0\,
      I4 => \IDATA_BUFFER[40][15]_i_2_n_0\,
      I5 => \IDATA_BUFFER[17][15]_i_4_n_0\,
      O => \IDATA_BUFFER[46]_158\
    );
\IDATA_BUFFER[47][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \IDATA_BUFFER[15][15]_i_2_n_0\,
      I1 => INPUT_DATA_CNTR_reg(5),
      I2 => INPUT_DATA_CNTR_reg(4),
      I3 => \IDATA_BUFFER[17][15]_i_3_n_0\,
      I4 => \IDATA_BUFFER[40][15]_i_2_n_0\,
      I5 => \IDATA_BUFFER[17][15]_i_4_n_0\,
      O => \IDATA_BUFFER[47]_157\
    );
\IDATA_BUFFER[48][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \IDATA_BUFFER[48][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[17][15]_i_3_n_0\,
      I2 => \IDATA_BUFFER[48][15]_i_3_n_0\,
      I3 => \IDATA_BUFFER[40][15]_i_3_n_0\,
      I4 => \IDATA_BUFFER[17][15]_i_4_n_0\,
      I5 => INPUT_DATA_CNTR_reg(2),
      O => \IDATA_BUFFER[48]_145\
    );
\IDATA_BUFFER[48][15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => \IDATA_BUFFER[24][15]_i_2_n_0\,
      I1 => INPUT_DATA_CNTR_reg(5),
      I2 => INPUT_DATA_CNTR_reg(3),
      I3 => INPUT_DATA_CNTR_reg(4),
      O => \IDATA_BUFFER[48][15]_i_2_n_0\
    );
\IDATA_BUFFER[48][15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(5),
      I1 => INPUT_DATA_CNTR_reg(4),
      O => \IDATA_BUFFER[48][15]_i_3_n_0\
    );
\IDATA_BUFFER[49][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \IDATA_BUFFER[49][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER_reg[38][15]_i_3_n_0\,
      I2 => DATA_IN_STROBE,
      I3 => INPUT_DATA_CNTR_reg(31),
      I4 => \IDATA_BUFFER[38][15]_i_4_n_0\,
      I5 => \IDATA_BUFFER[48][15]_i_2_n_0\,
      O => \IDATA_BUFFER[49]_133\
    );
\IDATA_BUFFER[49][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(4),
      I1 => INPUT_DATA_CNTR_reg(5),
      I2 => INPUT_DATA_CNTR_reg(1),
      I3 => INPUT_DATA_CNTR_reg(0),
      I4 => INPUT_DATA_CNTR_reg(2),
      O => \IDATA_BUFFER[49][15]_i_2_n_0\
    );
\IDATA_BUFFER[4][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \IDATA_BUFFER[2][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[2][15]_i_3_n_0\,
      I2 => INPUT_DATA_CNTR_reg(3),
      I3 => INPUT_DATA_CNTR_reg(0),
      I4 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I5 => \IDATA_BUFFER[4][15]_i_2_n_0\,
      O => \IDATA_BUFFER[4]_139\
    );
\IDATA_BUFFER[4][15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(2),
      I1 => INPUT_DATA_CNTR_reg(1),
      O => \IDATA_BUFFER[4][15]_i_2_n_0\
    );
\IDATA_BUFFER[50][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \IDATA_BUFFER[48][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[17][15]_i_3_n_0\,
      I2 => \IDATA_BUFFER[48][15]_i_3_n_0\,
      I3 => \IDATA_BUFFER[2][15]_i_4_n_0\,
      I4 => INPUT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER[17][15]_i_4_n_0\,
      O => \IDATA_BUFFER[50]_147\
    );
\IDATA_BUFFER[51][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(3),
      I1 => \IDATA_BUFFER[24][15]_i_2_n_0\,
      I2 => \IDATA_BUFFER[17][15]_i_3_n_0\,
      I3 => INPUT_DATA_CNTR_reg(4),
      I4 => INPUT_DATA_CNTR_reg(5),
      I5 => \IDATA_BUFFER[27][15]_i_2_n_0\,
      O => \IDATA_BUFFER[51]_149\
    );
\IDATA_BUFFER[52][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \IDATA_BUFFER[48][15]_i_2_n_0\,
      I1 => INPUT_DATA_CNTR_reg(2),
      I2 => \IDATA_BUFFER[40][15]_i_3_n_0\,
      I3 => \IDATA_BUFFER[17][15]_i_4_n_0\,
      I4 => \IDATA_BUFFER[17][15]_i_3_n_0\,
      I5 => \IDATA_BUFFER[48][15]_i_3_n_0\,
      O => \IDATA_BUFFER[52]_151\
    );
\IDATA_BUFFER[53][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \IDATA_BUFFER[11][15]_i_3_n_0\,
      I1 => INPUT_DATA_CNTR_reg(3),
      I2 => \IDATA_BUFFER[13][15]_i_2_n_0\,
      I3 => INPUT_DATA_CNTR_reg(5),
      I4 => INPUT_DATA_CNTR_reg(4),
      I5 => \IDATA_BUFFER[17][15]_i_4_n_0\,
      O => \IDATA_BUFFER[53]_174\
    );
\IDATA_BUFFER[54][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \IDATA_BUFFER[48][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[17][15]_i_3_n_0\,
      I2 => INPUT_DATA_CNTR_reg(4),
      I3 => INPUT_DATA_CNTR_reg(5),
      I4 => \IDATA_BUFFER[14][15]_i_2_n_0\,
      I5 => \IDATA_BUFFER[17][15]_i_4_n_0\,
      O => \IDATA_BUFFER[54]_153\
    );
\IDATA_BUFFER[55][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \IDATA_BUFFER[55][15]_i_2_n_0\,
      I1 => INPUT_DATA_CNTR_reg(31),
      I2 => \IDATA_BUFFER[38][15]_i_4_n_0\,
      I3 => \IDATA_BUFFER[48][15]_i_2_n_0\,
      I4 => \IDATA_BUFFER[48][15]_i_3_n_0\,
      I5 => \IDATA_BUFFER[15][15]_i_2_n_0\,
      O => \IDATA_BUFFER[55]_132\
    );
\IDATA_BUFFER[55][15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[38][15]_i_3_n_0\,
      I1 => DATA_IN_STROBE,
      O => \IDATA_BUFFER[55][15]_i_2_n_0\
    );
\IDATA_BUFFER[56][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \IDATA_BUFFER[17][15]_i_3_n_0\,
      I1 => \IDATA_BUFFER[48][15]_i_3_n_0\,
      I2 => \IDATA_BUFFER[40][15]_i_3_n_0\,
      I3 => \IDATA_BUFFER[17][15]_i_4_n_0\,
      I4 => INPUT_DATA_CNTR_reg(2),
      I5 => \IDATA_BUFFER[56][15]_i_2_n_0\,
      O => \IDATA_BUFFER[56]_144\
    );
\IDATA_BUFFER[56][15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEEE"
    )
        port map (
      I0 => \IDATA_BUFFER[24][15]_i_2_n_0\,
      I1 => INPUT_DATA_CNTR_reg(5),
      I2 => INPUT_DATA_CNTR_reg(3),
      I3 => INPUT_DATA_CNTR_reg(4),
      O => \IDATA_BUFFER[56][15]_i_2_n_0\
    );
\IDATA_BUFFER[57][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \IDATA_BUFFER[49][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[56][15]_i_2_n_0\,
      I2 => \IDATA_BUFFER_reg[38][15]_i_3_n_0\,
      I3 => DATA_IN_STROBE,
      I4 => INPUT_DATA_CNTR_reg(31),
      I5 => \IDATA_BUFFER[38][15]_i_4_n_0\,
      O => \IDATA_BUFFER[57]_131\
    );
\IDATA_BUFFER[58][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \IDATA_BUFFER[17][15]_i_3_n_0\,
      I1 => \IDATA_BUFFER[48][15]_i_3_n_0\,
      I2 => \IDATA_BUFFER[2][15]_i_4_n_0\,
      I3 => INPUT_DATA_CNTR_reg(0),
      I4 => \IDATA_BUFFER[17][15]_i_4_n_0\,
      I5 => \IDATA_BUFFER[56][15]_i_2_n_0\,
      O => \IDATA_BUFFER[58]_146\
    );
\IDATA_BUFFER[59][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \IDATA_BUFFER[17][15]_i_3_n_0\,
      I1 => \IDATA_BUFFER[27][15]_i_2_n_0\,
      I2 => INPUT_DATA_CNTR_reg(4),
      I3 => INPUT_DATA_CNTR_reg(3),
      I4 => INPUT_DATA_CNTR_reg(5),
      I5 => \IDATA_BUFFER[24][15]_i_2_n_0\,
      O => \IDATA_BUFFER[59]_148\
    );
\IDATA_BUFFER[5][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \IDATA_BUFFER[0][15]_i_2_n_0\,
      I1 => INPUT_DATA_CNTR_reg(2),
      I2 => INPUT_DATA_CNTR_reg(1),
      I3 => INPUT_DATA_CNTR_reg(0),
      O => \IDATA_BUFFER[5]_187\
    );
\IDATA_BUFFER[60][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(2),
      I1 => \IDATA_BUFFER[40][15]_i_3_n_0\,
      I2 => \IDATA_BUFFER[17][15]_i_4_n_0\,
      I3 => \IDATA_BUFFER[17][15]_i_3_n_0\,
      I4 => \IDATA_BUFFER[48][15]_i_3_n_0\,
      I5 => \IDATA_BUFFER[56][15]_i_2_n_0\,
      O => \IDATA_BUFFER[60]_150\
    );
\IDATA_BUFFER[61][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \IDATA_BUFFER[61][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[56][15]_i_2_n_0\,
      I2 => \IDATA_BUFFER_reg[38][15]_i_3_n_0\,
      I3 => DATA_IN_STROBE,
      I4 => INPUT_DATA_CNTR_reg(31),
      I5 => \IDATA_BUFFER[38][15]_i_4_n_0\,
      O => \IDATA_BUFFER[61]_130\
    );
\IDATA_BUFFER[61][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(4),
      I1 => INPUT_DATA_CNTR_reg(5),
      I2 => INPUT_DATA_CNTR_reg(2),
      I3 => INPUT_DATA_CNTR_reg(1),
      I4 => INPUT_DATA_CNTR_reg(0),
      O => \IDATA_BUFFER[61][15]_i_2_n_0\
    );
\IDATA_BUFFER[62][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \IDATA_BUFFER[17][15]_i_3_n_0\,
      I1 => INPUT_DATA_CNTR_reg(4),
      I2 => INPUT_DATA_CNTR_reg(5),
      I3 => \IDATA_BUFFER[14][15]_i_2_n_0\,
      I4 => \IDATA_BUFFER[17][15]_i_4_n_0\,
      I5 => \IDATA_BUFFER[56][15]_i_2_n_0\,
      O => \IDATA_BUFFER[62]_152\
    );
\IDATA_BUFFER[63][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \IDATA_BUFFER[17][15]_i_4_n_0\,
      I1 => \IDATA_BUFFER[15][15]_i_2_n_0\,
      I2 => \IDATA_BUFFER[56][15]_i_2_n_0\,
      I3 => \IDATA_BUFFER[17][15]_i_3_n_0\,
      I4 => INPUT_DATA_CNTR_reg(4),
      I5 => INPUT_DATA_CNTR_reg(5),
      O => \IDATA_BUFFER[63]_154\
    );
\IDATA_BUFFER[6][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \IDATA_BUFFER[0][15]_i_2_n_0\,
      I1 => INPUT_DATA_CNTR_reg(0),
      I2 => INPUT_DATA_CNTR_reg(1),
      I3 => INPUT_DATA_CNTR_reg(2),
      O => \IDATA_BUFFER[6][15]_i_1_n_0\
    );
\IDATA_BUFFER[7][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \IDATA_BUFFER[0][15]_i_2_n_0\,
      I1 => INPUT_DATA_CNTR_reg(1),
      I2 => INPUT_DATA_CNTR_reg(2),
      I3 => INPUT_DATA_CNTR_reg(0),
      O => \IDATA_BUFFER[7]_186\
    );
\IDATA_BUFFER[8][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[2][15]_i_3_n_0\,
      I2 => INPUT_DATA_CNTR_reg(3),
      I3 => \IDATA_BUFFER[8][15]_i_2_n_0\,
      I4 => \IDATA_BUFFER[2][15]_i_2_n_0\,
      O => \IDATA_BUFFER[8]_138\
    );
\IDATA_BUFFER[8][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(0),
      I1 => INPUT_DATA_CNTR_reg(2),
      I2 => INPUT_DATA_CNTR_reg(1),
      O => \IDATA_BUFFER[8][15]_i_2_n_0\
    );
\IDATA_BUFFER[9][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \IDATA_BUFFER[9][15]_i_2_n_0\,
      I1 => INPUT_DATA_CNTR_reg(2),
      I2 => INPUT_DATA_CNTR_reg(0),
      I3 => INPUT_DATA_CNTR_reg(1),
      I4 => \IDATA_BUFFER[9][15]_i_3_n_0\,
      O => \IDATA_BUFFER[9]_185\
    );
\IDATA_BUFFER[9][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => \IDATA_BUFFER[0][15]_i_4_n_0\,
      I1 => DATA_IN_STROBE,
      I2 => \IDATA_BUFFER_reg[38][15]_i_3_n_0\,
      I3 => \IDATA_BUFFER[0][15]_i_3_n_0\,
      I4 => \IDATA_BUFFER[11][15]_i_4_n_0\,
      O => \IDATA_BUFFER[9][15]_i_2_n_0\
    );
\IDATA_BUFFER[9][15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(5),
      I1 => INPUT_DATA_CNTR_reg(4),
      I2 => INPUT_DATA_CNTR_reg(3),
      O => \IDATA_BUFFER[9][15]_i_3_n_0\
    );
\IDATA_BUFFER_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[0]_0\(0)
    );
\IDATA_BUFFER_reg[0][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[0]_0\(10)
    );
\IDATA_BUFFER_reg[0][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[0]_0\(11)
    );
\IDATA_BUFFER_reg[0][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[0]_0\(12)
    );
\IDATA_BUFFER_reg[0][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[0]_0\(13)
    );
\IDATA_BUFFER_reg[0][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[0]_0\(14)
    );
\IDATA_BUFFER_reg[0][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[0]_0\(15)
    );
\IDATA_BUFFER_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[0]_0\(1)
    );
\IDATA_BUFFER_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[0]_0\(2)
    );
\IDATA_BUFFER_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[0]_0\(3)
    );
\IDATA_BUFFER_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[0]_0\(4)
    );
\IDATA_BUFFER_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[0]_0\(5)
    );
\IDATA_BUFFER_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[0]_0\(6)
    );
\IDATA_BUFFER_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[0]_0\(7)
    );
\IDATA_BUFFER_reg[0][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[0]_0\(8)
    );
\IDATA_BUFFER_reg[0][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[0]_0\(9)
    );
\IDATA_BUFFER_reg[10][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_137\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[10]_10\(0)
    );
\IDATA_BUFFER_reg[10][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_137\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[10]_10\(10)
    );
\IDATA_BUFFER_reg[10][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_137\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[10]_10\(11)
    );
\IDATA_BUFFER_reg[10][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_137\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[10]_10\(12)
    );
\IDATA_BUFFER_reg[10][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_137\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[10]_10\(13)
    );
\IDATA_BUFFER_reg[10][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_137\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[10]_10\(14)
    );
\IDATA_BUFFER_reg[10][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_137\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[10]_10\(15)
    );
\IDATA_BUFFER_reg[10][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_137\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[10]_10\(1)
    );
\IDATA_BUFFER_reg[10][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_137\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[10]_10\(2)
    );
\IDATA_BUFFER_reg[10][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_137\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[10]_10\(3)
    );
\IDATA_BUFFER_reg[10][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_137\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[10]_10\(4)
    );
\IDATA_BUFFER_reg[10][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_137\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[10]_10\(5)
    );
\IDATA_BUFFER_reg[10][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_137\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[10]_10\(6)
    );
\IDATA_BUFFER_reg[10][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_137\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[10]_10\(7)
    );
\IDATA_BUFFER_reg[10][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_137\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[10]_10\(8)
    );
\IDATA_BUFFER_reg[10][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_137\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[10]_10\(9)
    );
\IDATA_BUFFER_reg[11][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_184\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[11]_11\(0)
    );
\IDATA_BUFFER_reg[11][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_184\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[11]_11\(10)
    );
\IDATA_BUFFER_reg[11][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_184\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[11]_11\(11)
    );
\IDATA_BUFFER_reg[11][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_184\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[11]_11\(12)
    );
\IDATA_BUFFER_reg[11][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_184\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[11]_11\(13)
    );
\IDATA_BUFFER_reg[11][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_184\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[11]_11\(14)
    );
\IDATA_BUFFER_reg[11][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_184\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[11]_11\(15)
    );
\IDATA_BUFFER_reg[11][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_184\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[11]_11\(1)
    );
\IDATA_BUFFER_reg[11][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_184\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[11]_11\(2)
    );
\IDATA_BUFFER_reg[11][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_184\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[11]_11\(3)
    );
\IDATA_BUFFER_reg[11][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_184\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[11]_11\(4)
    );
\IDATA_BUFFER_reg[11][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_184\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[11]_11\(5)
    );
\IDATA_BUFFER_reg[11][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_184\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[11]_11\(6)
    );
\IDATA_BUFFER_reg[11][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_184\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[11]_11\(7)
    );
\IDATA_BUFFER_reg[11][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_184\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[11]_11\(8)
    );
\IDATA_BUFFER_reg[11][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_184\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[11]_11\(9)
    );
\IDATA_BUFFER_reg[12][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_183\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[12]_12\(0)
    );
\IDATA_BUFFER_reg[12][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_183\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[12]_12\(10)
    );
\IDATA_BUFFER_reg[12][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_183\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[12]_12\(11)
    );
\IDATA_BUFFER_reg[12][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_183\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[12]_12\(12)
    );
\IDATA_BUFFER_reg[12][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_183\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[12]_12\(13)
    );
\IDATA_BUFFER_reg[12][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_183\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[12]_12\(14)
    );
\IDATA_BUFFER_reg[12][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_183\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[12]_12\(15)
    );
\IDATA_BUFFER_reg[12][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_183\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[12]_12\(1)
    );
\IDATA_BUFFER_reg[12][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_183\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[12]_12\(2)
    );
\IDATA_BUFFER_reg[12][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_183\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[12]_12\(3)
    );
\IDATA_BUFFER_reg[12][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_183\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[12]_12\(4)
    );
\IDATA_BUFFER_reg[12][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_183\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[12]_12\(5)
    );
\IDATA_BUFFER_reg[12][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_183\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[12]_12\(6)
    );
\IDATA_BUFFER_reg[12][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_183\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[12]_12\(7)
    );
\IDATA_BUFFER_reg[12][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_183\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[12]_12\(8)
    );
\IDATA_BUFFER_reg[12][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_183\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[12]_12\(9)
    );
\IDATA_BUFFER_reg[13][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_136\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[13]_13\(0)
    );
\IDATA_BUFFER_reg[13][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_136\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[13]_13\(10)
    );
\IDATA_BUFFER_reg[13][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_136\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[13]_13\(11)
    );
\IDATA_BUFFER_reg[13][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_136\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[13]_13\(12)
    );
\IDATA_BUFFER_reg[13][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_136\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[13]_13\(13)
    );
\IDATA_BUFFER_reg[13][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_136\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[13]_13\(14)
    );
\IDATA_BUFFER_reg[13][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_136\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[13]_13\(15)
    );
\IDATA_BUFFER_reg[13][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_136\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[13]_13\(1)
    );
\IDATA_BUFFER_reg[13][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_136\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[13]_13\(2)
    );
\IDATA_BUFFER_reg[13][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_136\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[13]_13\(3)
    );
\IDATA_BUFFER_reg[13][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_136\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[13]_13\(4)
    );
\IDATA_BUFFER_reg[13][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_136\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[13]_13\(5)
    );
\IDATA_BUFFER_reg[13][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_136\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[13]_13\(6)
    );
\IDATA_BUFFER_reg[13][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_136\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[13]_13\(7)
    );
\IDATA_BUFFER_reg[13][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_136\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[13]_13\(8)
    );
\IDATA_BUFFER_reg[13][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_136\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[13]_13\(9)
    );
\IDATA_BUFFER_reg[14][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_182\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[14]_14\(0)
    );
\IDATA_BUFFER_reg[14][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_182\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[14]_14\(10)
    );
\IDATA_BUFFER_reg[14][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_182\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[14]_14\(11)
    );
\IDATA_BUFFER_reg[14][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_182\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[14]_14\(12)
    );
\IDATA_BUFFER_reg[14][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_182\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[14]_14\(13)
    );
\IDATA_BUFFER_reg[14][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_182\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[14]_14\(14)
    );
\IDATA_BUFFER_reg[14][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_182\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[14]_14\(15)
    );
\IDATA_BUFFER_reg[14][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_182\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[14]_14\(1)
    );
\IDATA_BUFFER_reg[14][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_182\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[14]_14\(2)
    );
\IDATA_BUFFER_reg[14][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_182\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[14]_14\(3)
    );
\IDATA_BUFFER_reg[14][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_182\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[14]_14\(4)
    );
\IDATA_BUFFER_reg[14][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_182\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[14]_14\(5)
    );
\IDATA_BUFFER_reg[14][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_182\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[14]_14\(6)
    );
\IDATA_BUFFER_reg[14][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_182\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[14]_14\(7)
    );
\IDATA_BUFFER_reg[14][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_182\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[14]_14\(8)
    );
\IDATA_BUFFER_reg[14][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_182\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[14]_14\(9)
    );
\IDATA_BUFFER_reg[15][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_181\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[15]_15\(0)
    );
\IDATA_BUFFER_reg[15][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_181\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[15]_15\(10)
    );
\IDATA_BUFFER_reg[15][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_181\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[15]_15\(11)
    );
\IDATA_BUFFER_reg[15][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_181\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[15]_15\(12)
    );
\IDATA_BUFFER_reg[15][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_181\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[15]_15\(13)
    );
\IDATA_BUFFER_reg[15][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_181\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[15]_15\(14)
    );
\IDATA_BUFFER_reg[15][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_181\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[15]_15\(15)
    );
\IDATA_BUFFER_reg[15][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_181\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[15]_15\(1)
    );
\IDATA_BUFFER_reg[15][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_181\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[15]_15\(2)
    );
\IDATA_BUFFER_reg[15][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_181\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[15]_15\(3)
    );
\IDATA_BUFFER_reg[15][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_181\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[15]_15\(4)
    );
\IDATA_BUFFER_reg[15][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_181\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[15]_15\(5)
    );
\IDATA_BUFFER_reg[15][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_181\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[15]_15\(6)
    );
\IDATA_BUFFER_reg[15][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_181\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[15]_15\(7)
    );
\IDATA_BUFFER_reg[15][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_181\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[15]_15\(8)
    );
\IDATA_BUFFER_reg[15][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_181\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[15]_15\(9)
    );
\IDATA_BUFFER_reg[16][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_142\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[16]_16\(0)
    );
\IDATA_BUFFER_reg[16][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_142\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[16]_16\(10)
    );
\IDATA_BUFFER_reg[16][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_142\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[16]_16\(11)
    );
\IDATA_BUFFER_reg[16][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_142\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[16]_16\(12)
    );
\IDATA_BUFFER_reg[16][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_142\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[16]_16\(13)
    );
\IDATA_BUFFER_reg[16][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_142\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[16]_16\(14)
    );
\IDATA_BUFFER_reg[16][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_142\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[16]_16\(15)
    );
\IDATA_BUFFER_reg[16][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_142\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[16]_16\(1)
    );
\IDATA_BUFFER_reg[16][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_142\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[16]_16\(2)
    );
\IDATA_BUFFER_reg[16][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_142\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[16]_16\(3)
    );
\IDATA_BUFFER_reg[16][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_142\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[16]_16\(4)
    );
\IDATA_BUFFER_reg[16][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_142\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[16]_16\(5)
    );
\IDATA_BUFFER_reg[16][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_142\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[16]_16\(6)
    );
\IDATA_BUFFER_reg[16][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_142\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[16]_16\(7)
    );
\IDATA_BUFFER_reg[16][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_142\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[16]_16\(8)
    );
\IDATA_BUFFER_reg[16][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_142\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[16]_16\(9)
    );
\IDATA_BUFFER_reg[17][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_173\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[17]_17\(0)
    );
\IDATA_BUFFER_reg[17][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_173\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[17]_17\(10)
    );
\IDATA_BUFFER_reg[17][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_173\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[17]_17\(11)
    );
\IDATA_BUFFER_reg[17][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_173\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[17]_17\(12)
    );
\IDATA_BUFFER_reg[17][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_173\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[17]_17\(13)
    );
\IDATA_BUFFER_reg[17][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_173\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[17]_17\(14)
    );
\IDATA_BUFFER_reg[17][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_173\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[17]_17\(15)
    );
\IDATA_BUFFER_reg[17][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_173\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[17]_17\(1)
    );
\IDATA_BUFFER_reg[17][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_173\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[17]_17\(2)
    );
\IDATA_BUFFER_reg[17][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_173\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[17]_17\(3)
    );
\IDATA_BUFFER_reg[17][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_173\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[17]_17\(4)
    );
\IDATA_BUFFER_reg[17][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_173\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[17]_17\(5)
    );
\IDATA_BUFFER_reg[17][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_173\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[17]_17\(6)
    );
\IDATA_BUFFER_reg[17][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_173\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[17]_17\(7)
    );
\IDATA_BUFFER_reg[17][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_173\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[17]_17\(8)
    );
\IDATA_BUFFER_reg[17][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_173\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[17]_17\(9)
    );
\IDATA_BUFFER_reg[18][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_180\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[18]_18\(0)
    );
\IDATA_BUFFER_reg[18][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_180\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[18]_18\(10)
    );
\IDATA_BUFFER_reg[18][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_180\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[18]_18\(11)
    );
\IDATA_BUFFER_reg[18][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_180\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[18]_18\(12)
    );
\IDATA_BUFFER_reg[18][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_180\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[18]_18\(13)
    );
\IDATA_BUFFER_reg[18][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_180\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[18]_18\(14)
    );
\IDATA_BUFFER_reg[18][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_180\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[18]_18\(15)
    );
\IDATA_BUFFER_reg[18][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_180\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[18]_18\(1)
    );
\IDATA_BUFFER_reg[18][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_180\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[18]_18\(2)
    );
\IDATA_BUFFER_reg[18][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_180\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[18]_18\(3)
    );
\IDATA_BUFFER_reg[18][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_180\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[18]_18\(4)
    );
\IDATA_BUFFER_reg[18][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_180\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[18]_18\(5)
    );
\IDATA_BUFFER_reg[18][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_180\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[18]_18\(6)
    );
\IDATA_BUFFER_reg[18][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_180\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[18]_18\(7)
    );
\IDATA_BUFFER_reg[18][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_180\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[18]_18\(8)
    );
\IDATA_BUFFER_reg[18][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_180\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[18]_18\(9)
    );
\IDATA_BUFFER_reg[19][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_179\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[19]_19\(0)
    );
\IDATA_BUFFER_reg[19][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_179\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[19]_19\(10)
    );
\IDATA_BUFFER_reg[19][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_179\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[19]_19\(11)
    );
\IDATA_BUFFER_reg[19][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_179\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[19]_19\(12)
    );
\IDATA_BUFFER_reg[19][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_179\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[19]_19\(13)
    );
\IDATA_BUFFER_reg[19][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_179\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[19]_19\(14)
    );
\IDATA_BUFFER_reg[19][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_179\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[19]_19\(15)
    );
\IDATA_BUFFER_reg[19][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_179\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[19]_19\(1)
    );
\IDATA_BUFFER_reg[19][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_179\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[19]_19\(2)
    );
\IDATA_BUFFER_reg[19][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_179\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[19]_19\(3)
    );
\IDATA_BUFFER_reg[19][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_179\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[19]_19\(4)
    );
\IDATA_BUFFER_reg[19][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_179\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[19]_19\(5)
    );
\IDATA_BUFFER_reg[19][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_179\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[19]_19\(6)
    );
\IDATA_BUFFER_reg[19][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_179\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[19]_19\(7)
    );
\IDATA_BUFFER_reg[19][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_179\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[19]_19\(8)
    );
\IDATA_BUFFER_reg[19][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_179\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[19]_19\(9)
    );
\IDATA_BUFFER_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_143\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[1]_1\(0)
    );
\IDATA_BUFFER_reg[1][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_143\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[1]_1\(10)
    );
\IDATA_BUFFER_reg[1][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_143\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[1]_1\(11)
    );
\IDATA_BUFFER_reg[1][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_143\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[1]_1\(12)
    );
\IDATA_BUFFER_reg[1][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_143\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[1]_1\(13)
    );
\IDATA_BUFFER_reg[1][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_143\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[1]_1\(14)
    );
\IDATA_BUFFER_reg[1][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_143\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[1]_1\(15)
    );
\IDATA_BUFFER_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_143\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[1]_1\(1)
    );
\IDATA_BUFFER_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_143\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[1]_1\(2)
    );
\IDATA_BUFFER_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_143\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[1]_1\(3)
    );
\IDATA_BUFFER_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_143\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[1]_1\(4)
    );
\IDATA_BUFFER_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_143\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[1]_1\(5)
    );
\IDATA_BUFFER_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_143\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[1]_1\(6)
    );
\IDATA_BUFFER_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_143\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[1]_1\(7)
    );
\IDATA_BUFFER_reg[1][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_143\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[1]_1\(8)
    );
\IDATA_BUFFER_reg[1][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_143\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[1]_1\(9)
    );
\IDATA_BUFFER_reg[20][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_175\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[20]_20\(0)
    );
\IDATA_BUFFER_reg[20][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_175\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[20]_20\(10)
    );
\IDATA_BUFFER_reg[20][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_175\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[20]_20\(11)
    );
\IDATA_BUFFER_reg[20][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_175\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[20]_20\(12)
    );
\IDATA_BUFFER_reg[20][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_175\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[20]_20\(13)
    );
\IDATA_BUFFER_reg[20][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_175\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[20]_20\(14)
    );
\IDATA_BUFFER_reg[20][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_175\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[20]_20\(15)
    );
\IDATA_BUFFER_reg[20][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_175\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[20]_20\(1)
    );
\IDATA_BUFFER_reg[20][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_175\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[20]_20\(2)
    );
\IDATA_BUFFER_reg[20][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_175\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[20]_20\(3)
    );
\IDATA_BUFFER_reg[20][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_175\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[20]_20\(4)
    );
\IDATA_BUFFER_reg[20][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_175\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[20]_20\(5)
    );
\IDATA_BUFFER_reg[20][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_175\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[20]_20\(6)
    );
\IDATA_BUFFER_reg[20][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_175\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[20]_20\(7)
    );
\IDATA_BUFFER_reg[20][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_175\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[20]_20\(8)
    );
\IDATA_BUFFER_reg[20][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_175\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[20]_20\(9)
    );
\IDATA_BUFFER_reg[21][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_178\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[21]_21\(0)
    );
\IDATA_BUFFER_reg[21][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_178\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[21]_21\(10)
    );
\IDATA_BUFFER_reg[21][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_178\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[21]_21\(11)
    );
\IDATA_BUFFER_reg[21][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_178\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[21]_21\(12)
    );
\IDATA_BUFFER_reg[21][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_178\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[21]_21\(13)
    );
\IDATA_BUFFER_reg[21][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_178\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[21]_21\(14)
    );
\IDATA_BUFFER_reg[21][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_178\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[21]_21\(15)
    );
\IDATA_BUFFER_reg[21][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_178\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[21]_21\(1)
    );
\IDATA_BUFFER_reg[21][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_178\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[21]_21\(2)
    );
\IDATA_BUFFER_reg[21][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_178\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[21]_21\(3)
    );
\IDATA_BUFFER_reg[21][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_178\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[21]_21\(4)
    );
\IDATA_BUFFER_reg[21][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_178\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[21]_21\(5)
    );
\IDATA_BUFFER_reg[21][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_178\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[21]_21\(6)
    );
\IDATA_BUFFER_reg[21][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_178\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[21]_21\(7)
    );
\IDATA_BUFFER_reg[21][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_178\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[21]_21\(8)
    );
\IDATA_BUFFER_reg[21][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_178\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[21]_21\(9)
    );
\IDATA_BUFFER_reg[22][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_177\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[22]_22\(0)
    );
\IDATA_BUFFER_reg[22][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_177\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[22]_22\(10)
    );
\IDATA_BUFFER_reg[22][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_177\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[22]_22\(11)
    );
\IDATA_BUFFER_reg[22][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_177\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[22]_22\(12)
    );
\IDATA_BUFFER_reg[22][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_177\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[22]_22\(13)
    );
\IDATA_BUFFER_reg[22][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_177\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[22]_22\(14)
    );
\IDATA_BUFFER_reg[22][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_177\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[22]_22\(15)
    );
\IDATA_BUFFER_reg[22][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_177\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[22]_22\(1)
    );
\IDATA_BUFFER_reg[22][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_177\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[22]_22\(2)
    );
\IDATA_BUFFER_reg[22][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_177\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[22]_22\(3)
    );
\IDATA_BUFFER_reg[22][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_177\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[22]_22\(4)
    );
\IDATA_BUFFER_reg[22][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_177\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[22]_22\(5)
    );
\IDATA_BUFFER_reg[22][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_177\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[22]_22\(6)
    );
\IDATA_BUFFER_reg[22][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_177\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[22]_22\(7)
    );
\IDATA_BUFFER_reg[22][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_177\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[22]_22\(8)
    );
\IDATA_BUFFER_reg[22][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_177\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[22]_22\(9)
    );
\IDATA_BUFFER_reg[23][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_176\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[23]_23\(0)
    );
\IDATA_BUFFER_reg[23][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_176\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[23]_23\(10)
    );
\IDATA_BUFFER_reg[23][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_176\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[23]_23\(11)
    );
\IDATA_BUFFER_reg[23][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_176\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[23]_23\(12)
    );
\IDATA_BUFFER_reg[23][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_176\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[23]_23\(13)
    );
\IDATA_BUFFER_reg[23][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_176\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[23]_23\(14)
    );
\IDATA_BUFFER_reg[23][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_176\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[23]_23\(15)
    );
\IDATA_BUFFER_reg[23][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_176\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[23]_23\(1)
    );
\IDATA_BUFFER_reg[23][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_176\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[23]_23\(2)
    );
\IDATA_BUFFER_reg[23][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_176\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[23]_23\(3)
    );
\IDATA_BUFFER_reg[23][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_176\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[23]_23\(4)
    );
\IDATA_BUFFER_reg[23][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_176\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[23]_23\(5)
    );
\IDATA_BUFFER_reg[23][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_176\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[23]_23\(6)
    );
\IDATA_BUFFER_reg[23][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_176\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[23]_23\(7)
    );
\IDATA_BUFFER_reg[23][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_176\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[23]_23\(8)
    );
\IDATA_BUFFER_reg[23][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_176\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[23]_23\(9)
    );
\IDATA_BUFFER_reg[24][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_172\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[24]_24\(0)
    );
\IDATA_BUFFER_reg[24][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_172\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[24]_24\(10)
    );
\IDATA_BUFFER_reg[24][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_172\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[24]_24\(11)
    );
\IDATA_BUFFER_reg[24][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_172\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[24]_24\(12)
    );
\IDATA_BUFFER_reg[24][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_172\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[24]_24\(13)
    );
\IDATA_BUFFER_reg[24][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_172\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[24]_24\(14)
    );
\IDATA_BUFFER_reg[24][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_172\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[24]_24\(15)
    );
\IDATA_BUFFER_reg[24][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_172\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[24]_24\(1)
    );
\IDATA_BUFFER_reg[24][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_172\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[24]_24\(2)
    );
\IDATA_BUFFER_reg[24][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_172\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[24]_24\(3)
    );
\IDATA_BUFFER_reg[24][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_172\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[24]_24\(4)
    );
\IDATA_BUFFER_reg[24][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_172\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[24]_24\(5)
    );
\IDATA_BUFFER_reg[24][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_172\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[24]_24\(6)
    );
\IDATA_BUFFER_reg[24][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_172\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[24]_24\(7)
    );
\IDATA_BUFFER_reg[24][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_172\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[24]_24\(8)
    );
\IDATA_BUFFER_reg[24][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_172\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[24]_24\(9)
    );
\IDATA_BUFFER_reg[25][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_166\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[25]_25\(0)
    );
\IDATA_BUFFER_reg[25][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_166\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[25]_25\(10)
    );
\IDATA_BUFFER_reg[25][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_166\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[25]_25\(11)
    );
\IDATA_BUFFER_reg[25][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_166\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[25]_25\(12)
    );
\IDATA_BUFFER_reg[25][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_166\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[25]_25\(13)
    );
\IDATA_BUFFER_reg[25][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_166\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[25]_25\(14)
    );
\IDATA_BUFFER_reg[25][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_166\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[25]_25\(15)
    );
\IDATA_BUFFER_reg[25][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_166\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[25]_25\(1)
    );
\IDATA_BUFFER_reg[25][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_166\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[25]_25\(2)
    );
\IDATA_BUFFER_reg[25][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_166\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[25]_25\(3)
    );
\IDATA_BUFFER_reg[25][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_166\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[25]_25\(4)
    );
\IDATA_BUFFER_reg[25][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_166\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[25]_25\(5)
    );
\IDATA_BUFFER_reg[25][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_166\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[25]_25\(6)
    );
\IDATA_BUFFER_reg[25][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_166\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[25]_25\(7)
    );
\IDATA_BUFFER_reg[25][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_166\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[25]_25\(8)
    );
\IDATA_BUFFER_reg[25][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_166\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[25]_25\(9)
    );
\IDATA_BUFFER_reg[26][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_171\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[26]_26\(0)
    );
\IDATA_BUFFER_reg[26][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_171\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[26]_26\(10)
    );
\IDATA_BUFFER_reg[26][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_171\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[26]_26\(11)
    );
\IDATA_BUFFER_reg[26][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_171\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[26]_26\(12)
    );
\IDATA_BUFFER_reg[26][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_171\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[26]_26\(13)
    );
\IDATA_BUFFER_reg[26][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_171\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[26]_26\(14)
    );
\IDATA_BUFFER_reg[26][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_171\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[26]_26\(15)
    );
\IDATA_BUFFER_reg[26][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_171\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[26]_26\(1)
    );
\IDATA_BUFFER_reg[26][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_171\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[26]_26\(2)
    );
\IDATA_BUFFER_reg[26][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_171\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[26]_26\(3)
    );
\IDATA_BUFFER_reg[26][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_171\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[26]_26\(4)
    );
\IDATA_BUFFER_reg[26][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_171\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[26]_26\(5)
    );
\IDATA_BUFFER_reg[26][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_171\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[26]_26\(6)
    );
\IDATA_BUFFER_reg[26][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_171\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[26]_26\(7)
    );
\IDATA_BUFFER_reg[26][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_171\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[26]_26\(8)
    );
\IDATA_BUFFER_reg[26][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_171\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[26]_26\(9)
    );
\IDATA_BUFFER_reg[27][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_170\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[27]_27\(0)
    );
\IDATA_BUFFER_reg[27][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_170\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[27]_27\(10)
    );
\IDATA_BUFFER_reg[27][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_170\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[27]_27\(11)
    );
\IDATA_BUFFER_reg[27][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_170\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[27]_27\(12)
    );
\IDATA_BUFFER_reg[27][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_170\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[27]_27\(13)
    );
\IDATA_BUFFER_reg[27][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_170\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[27]_27\(14)
    );
\IDATA_BUFFER_reg[27][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_170\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[27]_27\(15)
    );
\IDATA_BUFFER_reg[27][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_170\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[27]_27\(1)
    );
\IDATA_BUFFER_reg[27][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_170\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[27]_27\(2)
    );
\IDATA_BUFFER_reg[27][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_170\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[27]_27\(3)
    );
\IDATA_BUFFER_reg[27][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_170\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[27]_27\(4)
    );
\IDATA_BUFFER_reg[27][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_170\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[27]_27\(5)
    );
\IDATA_BUFFER_reg[27][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_170\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[27]_27\(6)
    );
\IDATA_BUFFER_reg[27][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_170\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[27]_27\(7)
    );
\IDATA_BUFFER_reg[27][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_170\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[27]_27\(8)
    );
\IDATA_BUFFER_reg[27][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_170\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[27]_27\(9)
    );
\IDATA_BUFFER_reg[28][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_165\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[28]_28\(0)
    );
\IDATA_BUFFER_reg[28][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_165\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[28]_28\(10)
    );
\IDATA_BUFFER_reg[28][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_165\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[28]_28\(11)
    );
\IDATA_BUFFER_reg[28][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_165\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[28]_28\(12)
    );
\IDATA_BUFFER_reg[28][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_165\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[28]_28\(13)
    );
\IDATA_BUFFER_reg[28][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_165\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[28]_28\(14)
    );
\IDATA_BUFFER_reg[28][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_165\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[28]_28\(15)
    );
\IDATA_BUFFER_reg[28][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_165\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[28]_28\(1)
    );
\IDATA_BUFFER_reg[28][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_165\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[28]_28\(2)
    );
\IDATA_BUFFER_reg[28][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_165\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[28]_28\(3)
    );
\IDATA_BUFFER_reg[28][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_165\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[28]_28\(4)
    );
\IDATA_BUFFER_reg[28][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_165\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[28]_28\(5)
    );
\IDATA_BUFFER_reg[28][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_165\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[28]_28\(6)
    );
\IDATA_BUFFER_reg[28][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_165\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[28]_28\(7)
    );
\IDATA_BUFFER_reg[28][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_165\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[28]_28\(8)
    );
\IDATA_BUFFER_reg[28][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_165\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[28]_28\(9)
    );
\IDATA_BUFFER_reg[29][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_169\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[29]_29\(0)
    );
\IDATA_BUFFER_reg[29][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_169\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[29]_29\(10)
    );
\IDATA_BUFFER_reg[29][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_169\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[29]_29\(11)
    );
\IDATA_BUFFER_reg[29][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_169\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[29]_29\(12)
    );
\IDATA_BUFFER_reg[29][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_169\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[29]_29\(13)
    );
\IDATA_BUFFER_reg[29][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_169\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[29]_29\(14)
    );
\IDATA_BUFFER_reg[29][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_169\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[29]_29\(15)
    );
\IDATA_BUFFER_reg[29][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_169\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[29]_29\(1)
    );
\IDATA_BUFFER_reg[29][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_169\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[29]_29\(2)
    );
\IDATA_BUFFER_reg[29][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_169\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[29]_29\(3)
    );
\IDATA_BUFFER_reg[29][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_169\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[29]_29\(4)
    );
\IDATA_BUFFER_reg[29][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_169\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[29]_29\(5)
    );
\IDATA_BUFFER_reg[29][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_169\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[29]_29\(6)
    );
\IDATA_BUFFER_reg[29][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_169\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[29]_29\(7)
    );
\IDATA_BUFFER_reg[29][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_169\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[29]_29\(8)
    );
\IDATA_BUFFER_reg[29][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_169\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[29]_29\(9)
    );
\IDATA_BUFFER_reg[2][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_140\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[2]_2\(0)
    );
\IDATA_BUFFER_reg[2][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_140\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[2]_2\(10)
    );
\IDATA_BUFFER_reg[2][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_140\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[2]_2\(11)
    );
\IDATA_BUFFER_reg[2][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_140\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[2]_2\(12)
    );
\IDATA_BUFFER_reg[2][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_140\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[2]_2\(13)
    );
\IDATA_BUFFER_reg[2][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_140\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[2]_2\(14)
    );
\IDATA_BUFFER_reg[2][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_140\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[2]_2\(15)
    );
\IDATA_BUFFER_reg[2][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_140\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[2]_2\(1)
    );
\IDATA_BUFFER_reg[2][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_140\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[2]_2\(2)
    );
\IDATA_BUFFER_reg[2][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_140\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[2]_2\(3)
    );
\IDATA_BUFFER_reg[2][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_140\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[2]_2\(4)
    );
\IDATA_BUFFER_reg[2][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_140\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[2]_2\(5)
    );
\IDATA_BUFFER_reg[2][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_140\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[2]_2\(6)
    );
\IDATA_BUFFER_reg[2][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_140\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[2]_2\(7)
    );
\IDATA_BUFFER_reg[2][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_140\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[2]_2\(8)
    );
\IDATA_BUFFER_reg[2][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_140\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[2]_2\(9)
    );
\IDATA_BUFFER_reg[30][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_168\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[30]_30\(0)
    );
\IDATA_BUFFER_reg[30][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_168\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[30]_30\(10)
    );
\IDATA_BUFFER_reg[30][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_168\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[30]_30\(11)
    );
\IDATA_BUFFER_reg[30][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_168\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[30]_30\(12)
    );
\IDATA_BUFFER_reg[30][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_168\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[30]_30\(13)
    );
\IDATA_BUFFER_reg[30][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_168\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[30]_30\(14)
    );
\IDATA_BUFFER_reg[30][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_168\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[30]_30\(15)
    );
\IDATA_BUFFER_reg[30][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_168\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[30]_30\(1)
    );
\IDATA_BUFFER_reg[30][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_168\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[30]_30\(2)
    );
\IDATA_BUFFER_reg[30][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_168\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[30]_30\(3)
    );
\IDATA_BUFFER_reg[30][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_168\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[30]_30\(4)
    );
\IDATA_BUFFER_reg[30][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_168\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[30]_30\(5)
    );
\IDATA_BUFFER_reg[30][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_168\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[30]_30\(6)
    );
\IDATA_BUFFER_reg[30][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_168\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[30]_30\(7)
    );
\IDATA_BUFFER_reg[30][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_168\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[30]_30\(8)
    );
\IDATA_BUFFER_reg[30][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_168\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[30]_30\(9)
    );
\IDATA_BUFFER_reg[31][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_167\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[31]_31\(0)
    );
\IDATA_BUFFER_reg[31][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_167\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[31]_31\(10)
    );
\IDATA_BUFFER_reg[31][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_167\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[31]_31\(11)
    );
\IDATA_BUFFER_reg[31][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_167\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[31]_31\(12)
    );
\IDATA_BUFFER_reg[31][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_167\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[31]_31\(13)
    );
\IDATA_BUFFER_reg[31][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_167\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[31]_31\(14)
    );
\IDATA_BUFFER_reg[31][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_167\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[31]_31\(15)
    );
\IDATA_BUFFER_reg[31][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_167\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[31]_31\(1)
    );
\IDATA_BUFFER_reg[31][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_167\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[31]_31\(2)
    );
\IDATA_BUFFER_reg[31][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_167\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[31]_31\(3)
    );
\IDATA_BUFFER_reg[31][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_167\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[31]_31\(4)
    );
\IDATA_BUFFER_reg[31][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_167\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[31]_31\(5)
    );
\IDATA_BUFFER_reg[31][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_167\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[31]_31\(6)
    );
\IDATA_BUFFER_reg[31][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_167\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[31]_31\(7)
    );
\IDATA_BUFFER_reg[31][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_167\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[31]_31\(8)
    );
\IDATA_BUFFER_reg[31][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_167\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[31]_31\(9)
    );
\IDATA_BUFFER_reg[32][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_141\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[32]_32\(0)
    );
\IDATA_BUFFER_reg[32][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_141\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[32]_32\(10)
    );
\IDATA_BUFFER_reg[32][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_141\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[32]_32\(11)
    );
\IDATA_BUFFER_reg[32][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_141\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[32]_32\(12)
    );
\IDATA_BUFFER_reg[32][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_141\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[32]_32\(13)
    );
\IDATA_BUFFER_reg[32][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_141\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[32]_32\(14)
    );
\IDATA_BUFFER_reg[32][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_141\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[32]_32\(15)
    );
\IDATA_BUFFER_reg[32][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_141\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[32]_32\(1)
    );
\IDATA_BUFFER_reg[32][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_141\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[32]_32\(2)
    );
\IDATA_BUFFER_reg[32][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_141\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[32]_32\(3)
    );
\IDATA_BUFFER_reg[32][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_141\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[32]_32\(4)
    );
\IDATA_BUFFER_reg[32][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_141\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[32]_32\(5)
    );
\IDATA_BUFFER_reg[32][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_141\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[32]_32\(6)
    );
\IDATA_BUFFER_reg[32][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_141\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[32]_32\(7)
    );
\IDATA_BUFFER_reg[32][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_141\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[32]_32\(8)
    );
\IDATA_BUFFER_reg[32][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_141\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[32]_32\(9)
    );
\IDATA_BUFFER_reg[33][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[33]_33\(0)
    );
\IDATA_BUFFER_reg[33][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[33]_33\(10)
    );
\IDATA_BUFFER_reg[33][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[33]_33\(11)
    );
\IDATA_BUFFER_reg[33][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[33]_33\(12)
    );
\IDATA_BUFFER_reg[33][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[33]_33\(13)
    );
\IDATA_BUFFER_reg[33][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[33]_33\(14)
    );
\IDATA_BUFFER_reg[33][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[33]_33\(15)
    );
\IDATA_BUFFER_reg[33][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[33]_33\(1)
    );
\IDATA_BUFFER_reg[33][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[33]_33\(2)
    );
\IDATA_BUFFER_reg[33][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[33]_33\(3)
    );
\IDATA_BUFFER_reg[33][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[33]_33\(4)
    );
\IDATA_BUFFER_reg[33][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[33]_33\(5)
    );
\IDATA_BUFFER_reg[33][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[33]_33\(6)
    );
\IDATA_BUFFER_reg[33][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[33]_33\(7)
    );
\IDATA_BUFFER_reg[33][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[33]_33\(8)
    );
\IDATA_BUFFER_reg[33][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[33]_33\(9)
    );
\IDATA_BUFFER_reg[34][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_164\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[34]_34\(0)
    );
\IDATA_BUFFER_reg[34][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_164\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[34]_34\(10)
    );
\IDATA_BUFFER_reg[34][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_164\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[34]_34\(11)
    );
\IDATA_BUFFER_reg[34][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_164\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[34]_34\(12)
    );
\IDATA_BUFFER_reg[34][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_164\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[34]_34\(13)
    );
\IDATA_BUFFER_reg[34][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_164\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[34]_34\(14)
    );
\IDATA_BUFFER_reg[34][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_164\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[34]_34\(15)
    );
\IDATA_BUFFER_reg[34][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_164\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[34]_34\(1)
    );
\IDATA_BUFFER_reg[34][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_164\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[34]_34\(2)
    );
\IDATA_BUFFER_reg[34][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_164\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[34]_34\(3)
    );
\IDATA_BUFFER_reg[34][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_164\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[34]_34\(4)
    );
\IDATA_BUFFER_reg[34][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_164\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[34]_34\(5)
    );
\IDATA_BUFFER_reg[34][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_164\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[34]_34\(6)
    );
\IDATA_BUFFER_reg[34][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_164\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[34]_34\(7)
    );
\IDATA_BUFFER_reg[34][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_164\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[34]_34\(8)
    );
\IDATA_BUFFER_reg[34][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_164\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[34]_34\(9)
    );
\IDATA_BUFFER_reg[35][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_162\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[35]_35\(0)
    );
\IDATA_BUFFER_reg[35][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_162\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[35]_35\(10)
    );
\IDATA_BUFFER_reg[35][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_162\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[35]_35\(11)
    );
\IDATA_BUFFER_reg[35][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_162\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[35]_35\(12)
    );
\IDATA_BUFFER_reg[35][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_162\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[35]_35\(13)
    );
\IDATA_BUFFER_reg[35][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_162\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[35]_35\(14)
    );
\IDATA_BUFFER_reg[35][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_162\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[35]_35\(15)
    );
\IDATA_BUFFER_reg[35][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_162\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[35]_35\(1)
    );
\IDATA_BUFFER_reg[35][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_162\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[35]_35\(2)
    );
\IDATA_BUFFER_reg[35][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_162\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[35]_35\(3)
    );
\IDATA_BUFFER_reg[35][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_162\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[35]_35\(4)
    );
\IDATA_BUFFER_reg[35][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_162\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[35]_35\(5)
    );
\IDATA_BUFFER_reg[35][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_162\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[35]_35\(6)
    );
\IDATA_BUFFER_reg[35][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_162\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[35]_35\(7)
    );
\IDATA_BUFFER_reg[35][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_162\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[35]_35\(8)
    );
\IDATA_BUFFER_reg[35][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_162\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[35]_35\(9)
    );
\IDATA_BUFFER_reg[36][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_163\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[36]_36\(0)
    );
\IDATA_BUFFER_reg[36][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_163\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[36]_36\(10)
    );
\IDATA_BUFFER_reg[36][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_163\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[36]_36\(11)
    );
\IDATA_BUFFER_reg[36][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_163\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[36]_36\(12)
    );
\IDATA_BUFFER_reg[36][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_163\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[36]_36\(13)
    );
\IDATA_BUFFER_reg[36][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_163\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[36]_36\(14)
    );
\IDATA_BUFFER_reg[36][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_163\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[36]_36\(15)
    );
\IDATA_BUFFER_reg[36][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_163\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[36]_36\(1)
    );
\IDATA_BUFFER_reg[36][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_163\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[36]_36\(2)
    );
\IDATA_BUFFER_reg[36][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_163\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[36]_36\(3)
    );
\IDATA_BUFFER_reg[36][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_163\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[36]_36\(4)
    );
\IDATA_BUFFER_reg[36][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_163\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[36]_36\(5)
    );
\IDATA_BUFFER_reg[36][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_163\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[36]_36\(6)
    );
\IDATA_BUFFER_reg[36][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_163\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[36]_36\(7)
    );
\IDATA_BUFFER_reg[36][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_163\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[36]_36\(8)
    );
\IDATA_BUFFER_reg[36][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_163\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[36]_36\(9)
    );
\IDATA_BUFFER_reg[37][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_161\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[37]_37\(0)
    );
\IDATA_BUFFER_reg[37][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_161\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[37]_37\(10)
    );
\IDATA_BUFFER_reg[37][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_161\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[37]_37\(11)
    );
\IDATA_BUFFER_reg[37][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_161\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[37]_37\(12)
    );
\IDATA_BUFFER_reg[37][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_161\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[37]_37\(13)
    );
\IDATA_BUFFER_reg[37][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_161\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[37]_37\(14)
    );
\IDATA_BUFFER_reg[37][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_161\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[37]_37\(15)
    );
\IDATA_BUFFER_reg[37][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_161\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[37]_37\(1)
    );
\IDATA_BUFFER_reg[37][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_161\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[37]_37\(2)
    );
\IDATA_BUFFER_reg[37][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_161\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[37]_37\(3)
    );
\IDATA_BUFFER_reg[37][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_161\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[37]_37\(4)
    );
\IDATA_BUFFER_reg[37][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_161\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[37]_37\(5)
    );
\IDATA_BUFFER_reg[37][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_161\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[37]_37\(6)
    );
\IDATA_BUFFER_reg[37][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_161\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[37]_37\(7)
    );
\IDATA_BUFFER_reg[37][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_161\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[37]_37\(8)
    );
\IDATA_BUFFER_reg[37][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_161\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[37]_37\(9)
    );
\IDATA_BUFFER_reg[38][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_135\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[38]_38\(0)
    );
\IDATA_BUFFER_reg[38][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_135\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[38]_38\(10)
    );
\IDATA_BUFFER_reg[38][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_135\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[38]_38\(11)
    );
\IDATA_BUFFER_reg[38][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_135\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[38]_38\(12)
    );
\IDATA_BUFFER_reg[38][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_135\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[38]_38\(13)
    );
\IDATA_BUFFER_reg[38][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_135\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[38]_38\(14)
    );
\IDATA_BUFFER_reg[38][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_135\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[38]_38\(15)
    );
\IDATA_BUFFER_reg[38][15]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \IDATA_BUFFER_reg[38][15]_i_16_n_0\,
      CO(3) => \IDATA_BUFFER_reg[38][15]_i_11_n_0\,
      CO(2) => \IDATA_BUFFER_reg[38][15]_i_11_n_1\,
      CO(1) => \IDATA_BUFFER_reg[38][15]_i_11_n_2\,
      CO(0) => \IDATA_BUFFER_reg[38][15]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_IDATA_BUFFER_reg[38][15]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \IDATA_BUFFER[38][15]_i_17_n_0\,
      S(2) => \IDATA_BUFFER[38][15]_i_18_n_0\,
      S(1) => \IDATA_BUFFER[38][15]_i_19_n_0\,
      S(0) => \IDATA_BUFFER[38][15]_i_20_n_0\
    );
\IDATA_BUFFER_reg[38][15]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \IDATA_BUFFER_reg[38][15]_i_16_n_0\,
      CO(2) => \IDATA_BUFFER_reg[38][15]_i_16_n_1\,
      CO(1) => \IDATA_BUFFER_reg[38][15]_i_16_n_2\,
      CO(0) => \IDATA_BUFFER_reg[38][15]_i_16_n_3\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => \IDATA_BUFFER[38][15]_i_21_n_0\,
      DI(1) => \IDATA_BUFFER[38][15]_i_22_n_0\,
      DI(0) => \IDATA_BUFFER[38][15]_i_23_n_0\,
      O(3 downto 0) => \NLW_IDATA_BUFFER_reg[38][15]_i_16_O_UNCONNECTED\(3 downto 0),
      S(3) => \IDATA_BUFFER[38][15]_i_24_n_0\,
      S(2) => \IDATA_BUFFER[38][15]_i_25_n_0\,
      S(1) => \IDATA_BUFFER[38][15]_i_26_n_0\,
      S(0) => \IDATA_BUFFER[38][15]_i_27_n_0\
    );
\IDATA_BUFFER_reg[38][15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \IDATA_BUFFER_reg[38][15]_i_5_n_0\,
      CO(3) => \IDATA_BUFFER_reg[38][15]_i_3_n_0\,
      CO(2) => \IDATA_BUFFER_reg[38][15]_i_3_n_1\,
      CO(1) => \IDATA_BUFFER_reg[38][15]_i_3_n_2\,
      CO(0) => \IDATA_BUFFER_reg[38][15]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => INPUT_DATA_CNTR_reg(31),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_IDATA_BUFFER_reg[38][15]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \IDATA_BUFFER[38][15]_i_6_n_0\,
      S(2) => \IDATA_BUFFER[38][15]_i_7_n_0\,
      S(1) => \IDATA_BUFFER[38][15]_i_8_n_0\,
      S(0) => \IDATA_BUFFER[38][15]_i_9_n_0\
    );
\IDATA_BUFFER_reg[38][15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \IDATA_BUFFER_reg[38][15]_i_11_n_0\,
      CO(3) => \IDATA_BUFFER_reg[38][15]_i_5_n_0\,
      CO(2) => \IDATA_BUFFER_reg[38][15]_i_5_n_1\,
      CO(1) => \IDATA_BUFFER_reg[38][15]_i_5_n_2\,
      CO(0) => \IDATA_BUFFER_reg[38][15]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_IDATA_BUFFER_reg[38][15]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \IDATA_BUFFER[38][15]_i_12_n_0\,
      S(2) => \IDATA_BUFFER[38][15]_i_13_n_0\,
      S(1) => \IDATA_BUFFER[38][15]_i_14_n_0\,
      S(0) => \IDATA_BUFFER[38][15]_i_15_n_0\
    );
\IDATA_BUFFER_reg[38][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_135\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[38]_38\(1)
    );
\IDATA_BUFFER_reg[38][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_135\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[38]_38\(2)
    );
\IDATA_BUFFER_reg[38][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_135\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[38]_38\(3)
    );
\IDATA_BUFFER_reg[38][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_135\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[38]_38\(4)
    );
\IDATA_BUFFER_reg[38][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_135\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[38]_38\(5)
    );
\IDATA_BUFFER_reg[38][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_135\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[38]_38\(6)
    );
\IDATA_BUFFER_reg[38][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_135\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[38]_38\(7)
    );
\IDATA_BUFFER_reg[38][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_135\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[38]_38\(8)
    );
\IDATA_BUFFER_reg[38][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_135\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[38]_38\(9)
    );
\IDATA_BUFFER_reg[39][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_134\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[39]_39\(0)
    );
\IDATA_BUFFER_reg[39][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_134\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[39]_39\(10)
    );
\IDATA_BUFFER_reg[39][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_134\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[39]_39\(11)
    );
\IDATA_BUFFER_reg[39][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_134\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[39]_39\(12)
    );
\IDATA_BUFFER_reg[39][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_134\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[39]_39\(13)
    );
\IDATA_BUFFER_reg[39][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_134\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[39]_39\(14)
    );
\IDATA_BUFFER_reg[39][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_134\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[39]_39\(15)
    );
\IDATA_BUFFER_reg[39][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_134\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[39]_39\(1)
    );
\IDATA_BUFFER_reg[39][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_134\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[39]_39\(2)
    );
\IDATA_BUFFER_reg[39][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_134\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[39]_39\(3)
    );
\IDATA_BUFFER_reg[39][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_134\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[39]_39\(4)
    );
\IDATA_BUFFER_reg[39][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_134\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[39]_39\(5)
    );
\IDATA_BUFFER_reg[39][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_134\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[39]_39\(6)
    );
\IDATA_BUFFER_reg[39][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_134\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[39]_39\(7)
    );
\IDATA_BUFFER_reg[39][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_134\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[39]_39\(8)
    );
\IDATA_BUFFER_reg[39][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_134\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[39]_39\(9)
    );
\IDATA_BUFFER_reg[3][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_188\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[3]_3\(0)
    );
\IDATA_BUFFER_reg[3][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_188\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[3]_3\(10)
    );
\IDATA_BUFFER_reg[3][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_188\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[3]_3\(11)
    );
\IDATA_BUFFER_reg[3][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_188\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[3]_3\(12)
    );
\IDATA_BUFFER_reg[3][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_188\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[3]_3\(13)
    );
\IDATA_BUFFER_reg[3][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_188\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[3]_3\(14)
    );
\IDATA_BUFFER_reg[3][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_188\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[3]_3\(15)
    );
\IDATA_BUFFER_reg[3][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_188\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[3]_3\(1)
    );
\IDATA_BUFFER_reg[3][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_188\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[3]_3\(2)
    );
\IDATA_BUFFER_reg[3][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_188\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[3]_3\(3)
    );
\IDATA_BUFFER_reg[3][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_188\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[3]_3\(4)
    );
\IDATA_BUFFER_reg[3][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_188\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[3]_3\(5)
    );
\IDATA_BUFFER_reg[3][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_188\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[3]_3\(6)
    );
\IDATA_BUFFER_reg[3][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_188\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[3]_3\(7)
    );
\IDATA_BUFFER_reg[3][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_188\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[3]_3\(8)
    );
\IDATA_BUFFER_reg[3][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_188\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[3]_3\(9)
    );
\IDATA_BUFFER_reg[40][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_160\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[40]_40\(0)
    );
\IDATA_BUFFER_reg[40][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_160\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[40]_40\(10)
    );
\IDATA_BUFFER_reg[40][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_160\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[40]_40\(11)
    );
\IDATA_BUFFER_reg[40][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_160\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[40]_40\(12)
    );
\IDATA_BUFFER_reg[40][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_160\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[40]_40\(13)
    );
\IDATA_BUFFER_reg[40][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_160\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[40]_40\(14)
    );
\IDATA_BUFFER_reg[40][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_160\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[40]_40\(15)
    );
\IDATA_BUFFER_reg[40][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_160\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[40]_40\(1)
    );
\IDATA_BUFFER_reg[40][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_160\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[40]_40\(2)
    );
\IDATA_BUFFER_reg[40][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_160\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[40]_40\(3)
    );
\IDATA_BUFFER_reg[40][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_160\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[40]_40\(4)
    );
\IDATA_BUFFER_reg[40][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_160\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[40]_40\(5)
    );
\IDATA_BUFFER_reg[40][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_160\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[40]_40\(6)
    );
\IDATA_BUFFER_reg[40][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_160\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[40]_40\(7)
    );
\IDATA_BUFFER_reg[40][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_160\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[40]_40\(8)
    );
\IDATA_BUFFER_reg[40][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_160\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[40]_40\(9)
    );
\IDATA_BUFFER_reg[41][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_128\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[41]_41\(0)
    );
\IDATA_BUFFER_reg[41][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_128\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[41]_41\(10)
    );
\IDATA_BUFFER_reg[41][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_128\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[41]_41\(11)
    );
\IDATA_BUFFER_reg[41][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_128\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[41]_41\(12)
    );
\IDATA_BUFFER_reg[41][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_128\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[41]_41\(13)
    );
\IDATA_BUFFER_reg[41][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_128\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[41]_41\(14)
    );
\IDATA_BUFFER_reg[41][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_128\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[41]_41\(15)
    );
\IDATA_BUFFER_reg[41][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_128\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[41]_41\(1)
    );
\IDATA_BUFFER_reg[41][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_128\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[41]_41\(2)
    );
\IDATA_BUFFER_reg[41][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_128\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[41]_41\(3)
    );
\IDATA_BUFFER_reg[41][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_128\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[41]_41\(4)
    );
\IDATA_BUFFER_reg[41][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_128\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[41]_41\(5)
    );
\IDATA_BUFFER_reg[41][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_128\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[41]_41\(6)
    );
\IDATA_BUFFER_reg[41][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_128\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[41]_41\(7)
    );
\IDATA_BUFFER_reg[41][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_128\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[41]_41\(8)
    );
\IDATA_BUFFER_reg[41][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_128\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[41]_41\(9)
    );
\IDATA_BUFFER_reg[42][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_129\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[42]_42\(0)
    );
\IDATA_BUFFER_reg[42][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_129\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[42]_42\(10)
    );
\IDATA_BUFFER_reg[42][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_129\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[42]_42\(11)
    );
\IDATA_BUFFER_reg[42][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_129\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[42]_42\(12)
    );
\IDATA_BUFFER_reg[42][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_129\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[42]_42\(13)
    );
\IDATA_BUFFER_reg[42][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_129\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[42]_42\(14)
    );
\IDATA_BUFFER_reg[42][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_129\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[42]_42\(15)
    );
\IDATA_BUFFER_reg[42][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_129\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[42]_42\(1)
    );
\IDATA_BUFFER_reg[42][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_129\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[42]_42\(2)
    );
\IDATA_BUFFER_reg[42][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_129\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[42]_42\(3)
    );
\IDATA_BUFFER_reg[42][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_129\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[42]_42\(4)
    );
\IDATA_BUFFER_reg[42][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_129\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[42]_42\(5)
    );
\IDATA_BUFFER_reg[42][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_129\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[42]_42\(6)
    );
\IDATA_BUFFER_reg[42][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_129\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[42]_42\(7)
    );
\IDATA_BUFFER_reg[42][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_129\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[42]_42\(8)
    );
\IDATA_BUFFER_reg[42][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_129\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[42]_42\(9)
    );
\IDATA_BUFFER_reg[43][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_156\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[43]_43\(0)
    );
\IDATA_BUFFER_reg[43][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_156\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[43]_43\(10)
    );
\IDATA_BUFFER_reg[43][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_156\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[43]_43\(11)
    );
\IDATA_BUFFER_reg[43][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_156\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[43]_43\(12)
    );
\IDATA_BUFFER_reg[43][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_156\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[43]_43\(13)
    );
\IDATA_BUFFER_reg[43][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_156\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[43]_43\(14)
    );
\IDATA_BUFFER_reg[43][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_156\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[43]_43\(15)
    );
\IDATA_BUFFER_reg[43][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_156\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[43]_43\(1)
    );
\IDATA_BUFFER_reg[43][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_156\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[43]_43\(2)
    );
\IDATA_BUFFER_reg[43][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_156\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[43]_43\(3)
    );
\IDATA_BUFFER_reg[43][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_156\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[43]_43\(4)
    );
\IDATA_BUFFER_reg[43][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_156\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[43]_43\(5)
    );
\IDATA_BUFFER_reg[43][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_156\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[43]_43\(6)
    );
\IDATA_BUFFER_reg[43][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_156\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[43]_43\(7)
    );
\IDATA_BUFFER_reg[43][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_156\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[43]_43\(8)
    );
\IDATA_BUFFER_reg[43][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_156\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[43]_43\(9)
    );
\IDATA_BUFFER_reg[44][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_159\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[44]_44\(0)
    );
\IDATA_BUFFER_reg[44][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_159\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[44]_44\(10)
    );
\IDATA_BUFFER_reg[44][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_159\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[44]_44\(11)
    );
\IDATA_BUFFER_reg[44][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_159\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[44]_44\(12)
    );
\IDATA_BUFFER_reg[44][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_159\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[44]_44\(13)
    );
\IDATA_BUFFER_reg[44][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_159\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[44]_44\(14)
    );
\IDATA_BUFFER_reg[44][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_159\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[44]_44\(15)
    );
\IDATA_BUFFER_reg[44][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_159\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[44]_44\(1)
    );
\IDATA_BUFFER_reg[44][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_159\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[44]_44\(2)
    );
\IDATA_BUFFER_reg[44][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_159\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[44]_44\(3)
    );
\IDATA_BUFFER_reg[44][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_159\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[44]_44\(4)
    );
\IDATA_BUFFER_reg[44][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_159\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[44]_44\(5)
    );
\IDATA_BUFFER_reg[44][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_159\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[44]_44\(6)
    );
\IDATA_BUFFER_reg[44][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_159\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[44]_44\(7)
    );
\IDATA_BUFFER_reg[44][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_159\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[44]_44\(8)
    );
\IDATA_BUFFER_reg[44][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_159\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[44]_44\(9)
    );
\IDATA_BUFFER_reg[45][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_155\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[45]_45\(0)
    );
\IDATA_BUFFER_reg[45][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_155\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[45]_45\(10)
    );
\IDATA_BUFFER_reg[45][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_155\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[45]_45\(11)
    );
\IDATA_BUFFER_reg[45][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_155\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[45]_45\(12)
    );
\IDATA_BUFFER_reg[45][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_155\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[45]_45\(13)
    );
\IDATA_BUFFER_reg[45][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_155\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[45]_45\(14)
    );
\IDATA_BUFFER_reg[45][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_155\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[45]_45\(15)
    );
\IDATA_BUFFER_reg[45][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_155\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[45]_45\(1)
    );
\IDATA_BUFFER_reg[45][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_155\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[45]_45\(2)
    );
\IDATA_BUFFER_reg[45][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_155\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[45]_45\(3)
    );
\IDATA_BUFFER_reg[45][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_155\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[45]_45\(4)
    );
\IDATA_BUFFER_reg[45][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_155\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[45]_45\(5)
    );
\IDATA_BUFFER_reg[45][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_155\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[45]_45\(6)
    );
\IDATA_BUFFER_reg[45][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_155\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[45]_45\(7)
    );
\IDATA_BUFFER_reg[45][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_155\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[45]_45\(8)
    );
\IDATA_BUFFER_reg[45][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_155\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[45]_45\(9)
    );
\IDATA_BUFFER_reg[46][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_158\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[46]_46\(0)
    );
\IDATA_BUFFER_reg[46][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_158\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[46]_46\(10)
    );
\IDATA_BUFFER_reg[46][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_158\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[46]_46\(11)
    );
\IDATA_BUFFER_reg[46][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_158\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[46]_46\(12)
    );
\IDATA_BUFFER_reg[46][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_158\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[46]_46\(13)
    );
\IDATA_BUFFER_reg[46][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_158\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[46]_46\(14)
    );
\IDATA_BUFFER_reg[46][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_158\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[46]_46\(15)
    );
\IDATA_BUFFER_reg[46][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_158\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[46]_46\(1)
    );
\IDATA_BUFFER_reg[46][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_158\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[46]_46\(2)
    );
\IDATA_BUFFER_reg[46][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_158\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[46]_46\(3)
    );
\IDATA_BUFFER_reg[46][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_158\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[46]_46\(4)
    );
\IDATA_BUFFER_reg[46][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_158\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[46]_46\(5)
    );
\IDATA_BUFFER_reg[46][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_158\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[46]_46\(6)
    );
\IDATA_BUFFER_reg[46][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_158\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[46]_46\(7)
    );
\IDATA_BUFFER_reg[46][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_158\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[46]_46\(8)
    );
\IDATA_BUFFER_reg[46][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_158\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[46]_46\(9)
    );
\IDATA_BUFFER_reg[47][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_157\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[47]_47\(0)
    );
\IDATA_BUFFER_reg[47][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_157\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[47]_47\(10)
    );
\IDATA_BUFFER_reg[47][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_157\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[47]_47\(11)
    );
\IDATA_BUFFER_reg[47][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_157\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[47]_47\(12)
    );
\IDATA_BUFFER_reg[47][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_157\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[47]_47\(13)
    );
\IDATA_BUFFER_reg[47][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_157\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[47]_47\(14)
    );
\IDATA_BUFFER_reg[47][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_157\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[47]_47\(15)
    );
\IDATA_BUFFER_reg[47][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_157\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[47]_47\(1)
    );
\IDATA_BUFFER_reg[47][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_157\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[47]_47\(2)
    );
\IDATA_BUFFER_reg[47][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_157\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[47]_47\(3)
    );
\IDATA_BUFFER_reg[47][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_157\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[47]_47\(4)
    );
\IDATA_BUFFER_reg[47][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_157\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[47]_47\(5)
    );
\IDATA_BUFFER_reg[47][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_157\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[47]_47\(6)
    );
\IDATA_BUFFER_reg[47][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_157\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[47]_47\(7)
    );
\IDATA_BUFFER_reg[47][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_157\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[47]_47\(8)
    );
\IDATA_BUFFER_reg[47][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_157\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[47]_47\(9)
    );
\IDATA_BUFFER_reg[48][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_145\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[48]_48\(0)
    );
\IDATA_BUFFER_reg[48][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_145\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[48]_48\(10)
    );
\IDATA_BUFFER_reg[48][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_145\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[48]_48\(11)
    );
\IDATA_BUFFER_reg[48][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_145\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[48]_48\(12)
    );
\IDATA_BUFFER_reg[48][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_145\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[48]_48\(13)
    );
\IDATA_BUFFER_reg[48][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_145\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[48]_48\(14)
    );
\IDATA_BUFFER_reg[48][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_145\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[48]_48\(15)
    );
\IDATA_BUFFER_reg[48][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_145\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[48]_48\(1)
    );
\IDATA_BUFFER_reg[48][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_145\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[48]_48\(2)
    );
\IDATA_BUFFER_reg[48][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_145\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[48]_48\(3)
    );
\IDATA_BUFFER_reg[48][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_145\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[48]_48\(4)
    );
\IDATA_BUFFER_reg[48][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_145\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[48]_48\(5)
    );
\IDATA_BUFFER_reg[48][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_145\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[48]_48\(6)
    );
\IDATA_BUFFER_reg[48][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_145\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[48]_48\(7)
    );
\IDATA_BUFFER_reg[48][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_145\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[48]_48\(8)
    );
\IDATA_BUFFER_reg[48][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_145\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[48]_48\(9)
    );
\IDATA_BUFFER_reg[49][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_133\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[49]_49\(0)
    );
\IDATA_BUFFER_reg[49][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_133\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[49]_49\(10)
    );
\IDATA_BUFFER_reg[49][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_133\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[49]_49\(11)
    );
\IDATA_BUFFER_reg[49][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_133\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[49]_49\(12)
    );
\IDATA_BUFFER_reg[49][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_133\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[49]_49\(13)
    );
\IDATA_BUFFER_reg[49][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_133\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[49]_49\(14)
    );
\IDATA_BUFFER_reg[49][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_133\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[49]_49\(15)
    );
\IDATA_BUFFER_reg[49][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_133\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[49]_49\(1)
    );
\IDATA_BUFFER_reg[49][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_133\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[49]_49\(2)
    );
\IDATA_BUFFER_reg[49][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_133\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[49]_49\(3)
    );
\IDATA_BUFFER_reg[49][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_133\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[49]_49\(4)
    );
\IDATA_BUFFER_reg[49][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_133\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[49]_49\(5)
    );
\IDATA_BUFFER_reg[49][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_133\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[49]_49\(6)
    );
\IDATA_BUFFER_reg[49][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_133\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[49]_49\(7)
    );
\IDATA_BUFFER_reg[49][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_133\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[49]_49\(8)
    );
\IDATA_BUFFER_reg[49][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_133\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[49]_49\(9)
    );
\IDATA_BUFFER_reg[4][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_139\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[4]_4\(0)
    );
\IDATA_BUFFER_reg[4][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_139\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[4]_4\(10)
    );
\IDATA_BUFFER_reg[4][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_139\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[4]_4\(11)
    );
\IDATA_BUFFER_reg[4][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_139\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[4]_4\(12)
    );
\IDATA_BUFFER_reg[4][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_139\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[4]_4\(13)
    );
\IDATA_BUFFER_reg[4][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_139\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[4]_4\(14)
    );
\IDATA_BUFFER_reg[4][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_139\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[4]_4\(15)
    );
\IDATA_BUFFER_reg[4][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_139\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[4]_4\(1)
    );
\IDATA_BUFFER_reg[4][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_139\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[4]_4\(2)
    );
\IDATA_BUFFER_reg[4][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_139\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[4]_4\(3)
    );
\IDATA_BUFFER_reg[4][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_139\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[4]_4\(4)
    );
\IDATA_BUFFER_reg[4][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_139\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[4]_4\(5)
    );
\IDATA_BUFFER_reg[4][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_139\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[4]_4\(6)
    );
\IDATA_BUFFER_reg[4][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_139\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[4]_4\(7)
    );
\IDATA_BUFFER_reg[4][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_139\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[4]_4\(8)
    );
\IDATA_BUFFER_reg[4][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_139\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[4]_4\(9)
    );
\IDATA_BUFFER_reg[50][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_147\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[50]_50\(0)
    );
\IDATA_BUFFER_reg[50][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_147\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[50]_50\(10)
    );
\IDATA_BUFFER_reg[50][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_147\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[50]_50\(11)
    );
\IDATA_BUFFER_reg[50][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_147\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[50]_50\(12)
    );
\IDATA_BUFFER_reg[50][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_147\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[50]_50\(13)
    );
\IDATA_BUFFER_reg[50][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_147\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[50]_50\(14)
    );
\IDATA_BUFFER_reg[50][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_147\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[50]_50\(15)
    );
\IDATA_BUFFER_reg[50][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_147\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[50]_50\(1)
    );
\IDATA_BUFFER_reg[50][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_147\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[50]_50\(2)
    );
\IDATA_BUFFER_reg[50][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_147\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[50]_50\(3)
    );
\IDATA_BUFFER_reg[50][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_147\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[50]_50\(4)
    );
\IDATA_BUFFER_reg[50][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_147\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[50]_50\(5)
    );
\IDATA_BUFFER_reg[50][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_147\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[50]_50\(6)
    );
\IDATA_BUFFER_reg[50][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_147\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[50]_50\(7)
    );
\IDATA_BUFFER_reg[50][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_147\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[50]_50\(8)
    );
\IDATA_BUFFER_reg[50][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_147\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[50]_50\(9)
    );
\IDATA_BUFFER_reg[51][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_149\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[51]_51\(0)
    );
\IDATA_BUFFER_reg[51][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_149\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[51]_51\(10)
    );
\IDATA_BUFFER_reg[51][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_149\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[51]_51\(11)
    );
\IDATA_BUFFER_reg[51][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_149\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[51]_51\(12)
    );
\IDATA_BUFFER_reg[51][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_149\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[51]_51\(13)
    );
\IDATA_BUFFER_reg[51][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_149\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[51]_51\(14)
    );
\IDATA_BUFFER_reg[51][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_149\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[51]_51\(15)
    );
\IDATA_BUFFER_reg[51][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_149\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[51]_51\(1)
    );
\IDATA_BUFFER_reg[51][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_149\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[51]_51\(2)
    );
\IDATA_BUFFER_reg[51][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_149\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[51]_51\(3)
    );
\IDATA_BUFFER_reg[51][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_149\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[51]_51\(4)
    );
\IDATA_BUFFER_reg[51][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_149\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[51]_51\(5)
    );
\IDATA_BUFFER_reg[51][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_149\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[51]_51\(6)
    );
\IDATA_BUFFER_reg[51][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_149\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[51]_51\(7)
    );
\IDATA_BUFFER_reg[51][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_149\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[51]_51\(8)
    );
\IDATA_BUFFER_reg[51][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_149\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[51]_51\(9)
    );
\IDATA_BUFFER_reg[52][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_151\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[52]_52\(0)
    );
\IDATA_BUFFER_reg[52][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_151\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[52]_52\(10)
    );
\IDATA_BUFFER_reg[52][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_151\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[52]_52\(11)
    );
\IDATA_BUFFER_reg[52][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_151\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[52]_52\(12)
    );
\IDATA_BUFFER_reg[52][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_151\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[52]_52\(13)
    );
\IDATA_BUFFER_reg[52][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_151\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[52]_52\(14)
    );
\IDATA_BUFFER_reg[52][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_151\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[52]_52\(15)
    );
\IDATA_BUFFER_reg[52][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_151\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[52]_52\(1)
    );
\IDATA_BUFFER_reg[52][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_151\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[52]_52\(2)
    );
\IDATA_BUFFER_reg[52][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_151\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[52]_52\(3)
    );
\IDATA_BUFFER_reg[52][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_151\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[52]_52\(4)
    );
\IDATA_BUFFER_reg[52][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_151\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[52]_52\(5)
    );
\IDATA_BUFFER_reg[52][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_151\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[52]_52\(6)
    );
\IDATA_BUFFER_reg[52][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_151\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[52]_52\(7)
    );
\IDATA_BUFFER_reg[52][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_151\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[52]_52\(8)
    );
\IDATA_BUFFER_reg[52][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_151\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[52]_52\(9)
    );
\IDATA_BUFFER_reg[53][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_174\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[53]_53\(0)
    );
\IDATA_BUFFER_reg[53][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_174\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[53]_53\(10)
    );
\IDATA_BUFFER_reg[53][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_174\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[53]_53\(11)
    );
\IDATA_BUFFER_reg[53][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_174\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[53]_53\(12)
    );
\IDATA_BUFFER_reg[53][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_174\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[53]_53\(13)
    );
\IDATA_BUFFER_reg[53][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_174\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[53]_53\(14)
    );
\IDATA_BUFFER_reg[53][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_174\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[53]_53\(15)
    );
\IDATA_BUFFER_reg[53][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_174\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[53]_53\(1)
    );
\IDATA_BUFFER_reg[53][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_174\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[53]_53\(2)
    );
\IDATA_BUFFER_reg[53][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_174\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[53]_53\(3)
    );
\IDATA_BUFFER_reg[53][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_174\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[53]_53\(4)
    );
\IDATA_BUFFER_reg[53][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_174\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[53]_53\(5)
    );
\IDATA_BUFFER_reg[53][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_174\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[53]_53\(6)
    );
\IDATA_BUFFER_reg[53][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_174\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[53]_53\(7)
    );
\IDATA_BUFFER_reg[53][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_174\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[53]_53\(8)
    );
\IDATA_BUFFER_reg[53][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_174\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[53]_53\(9)
    );
\IDATA_BUFFER_reg[54][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_153\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[54]_54\(0)
    );
\IDATA_BUFFER_reg[54][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_153\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[54]_54\(10)
    );
\IDATA_BUFFER_reg[54][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_153\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[54]_54\(11)
    );
\IDATA_BUFFER_reg[54][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_153\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[54]_54\(12)
    );
\IDATA_BUFFER_reg[54][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_153\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[54]_54\(13)
    );
\IDATA_BUFFER_reg[54][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_153\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[54]_54\(14)
    );
\IDATA_BUFFER_reg[54][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_153\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[54]_54\(15)
    );
\IDATA_BUFFER_reg[54][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_153\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[54]_54\(1)
    );
\IDATA_BUFFER_reg[54][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_153\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[54]_54\(2)
    );
\IDATA_BUFFER_reg[54][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_153\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[54]_54\(3)
    );
\IDATA_BUFFER_reg[54][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_153\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[54]_54\(4)
    );
\IDATA_BUFFER_reg[54][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_153\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[54]_54\(5)
    );
\IDATA_BUFFER_reg[54][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_153\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[54]_54\(6)
    );
\IDATA_BUFFER_reg[54][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_153\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[54]_54\(7)
    );
\IDATA_BUFFER_reg[54][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_153\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[54]_54\(8)
    );
\IDATA_BUFFER_reg[54][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_153\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[54]_54\(9)
    );
\IDATA_BUFFER_reg[55][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_132\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[55]_55\(0)
    );
\IDATA_BUFFER_reg[55][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_132\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[55]_55\(10)
    );
\IDATA_BUFFER_reg[55][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_132\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[55]_55\(11)
    );
\IDATA_BUFFER_reg[55][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_132\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[55]_55\(12)
    );
\IDATA_BUFFER_reg[55][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_132\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[55]_55\(13)
    );
\IDATA_BUFFER_reg[55][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_132\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[55]_55\(14)
    );
\IDATA_BUFFER_reg[55][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_132\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[55]_55\(15)
    );
\IDATA_BUFFER_reg[55][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_132\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[55]_55\(1)
    );
\IDATA_BUFFER_reg[55][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_132\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[55]_55\(2)
    );
\IDATA_BUFFER_reg[55][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_132\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[55]_55\(3)
    );
\IDATA_BUFFER_reg[55][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_132\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[55]_55\(4)
    );
\IDATA_BUFFER_reg[55][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_132\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[55]_55\(5)
    );
\IDATA_BUFFER_reg[55][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_132\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[55]_55\(6)
    );
\IDATA_BUFFER_reg[55][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_132\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[55]_55\(7)
    );
\IDATA_BUFFER_reg[55][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_132\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[55]_55\(8)
    );
\IDATA_BUFFER_reg[55][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_132\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[55]_55\(9)
    );
\IDATA_BUFFER_reg[56][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_144\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[56]_56\(0)
    );
\IDATA_BUFFER_reg[56][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_144\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[56]_56\(10)
    );
\IDATA_BUFFER_reg[56][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_144\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[56]_56\(11)
    );
\IDATA_BUFFER_reg[56][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_144\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[56]_56\(12)
    );
\IDATA_BUFFER_reg[56][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_144\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[56]_56\(13)
    );
\IDATA_BUFFER_reg[56][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_144\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[56]_56\(14)
    );
\IDATA_BUFFER_reg[56][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_144\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[56]_56\(15)
    );
\IDATA_BUFFER_reg[56][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_144\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[56]_56\(1)
    );
\IDATA_BUFFER_reg[56][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_144\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[56]_56\(2)
    );
\IDATA_BUFFER_reg[56][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_144\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[56]_56\(3)
    );
\IDATA_BUFFER_reg[56][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_144\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[56]_56\(4)
    );
\IDATA_BUFFER_reg[56][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_144\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[56]_56\(5)
    );
\IDATA_BUFFER_reg[56][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_144\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[56]_56\(6)
    );
\IDATA_BUFFER_reg[56][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_144\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[56]_56\(7)
    );
\IDATA_BUFFER_reg[56][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_144\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[56]_56\(8)
    );
\IDATA_BUFFER_reg[56][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_144\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[56]_56\(9)
    );
\IDATA_BUFFER_reg[57][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_131\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[57]_57\(0)
    );
\IDATA_BUFFER_reg[57][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_131\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[57]_57\(10)
    );
\IDATA_BUFFER_reg[57][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_131\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[57]_57\(11)
    );
\IDATA_BUFFER_reg[57][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_131\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[57]_57\(12)
    );
\IDATA_BUFFER_reg[57][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_131\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[57]_57\(13)
    );
\IDATA_BUFFER_reg[57][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_131\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[57]_57\(14)
    );
\IDATA_BUFFER_reg[57][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_131\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[57]_57\(15)
    );
\IDATA_BUFFER_reg[57][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_131\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[57]_57\(1)
    );
\IDATA_BUFFER_reg[57][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_131\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[57]_57\(2)
    );
\IDATA_BUFFER_reg[57][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_131\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[57]_57\(3)
    );
\IDATA_BUFFER_reg[57][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_131\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[57]_57\(4)
    );
\IDATA_BUFFER_reg[57][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_131\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[57]_57\(5)
    );
\IDATA_BUFFER_reg[57][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_131\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[57]_57\(6)
    );
\IDATA_BUFFER_reg[57][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_131\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[57]_57\(7)
    );
\IDATA_BUFFER_reg[57][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_131\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[57]_57\(8)
    );
\IDATA_BUFFER_reg[57][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_131\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[57]_57\(9)
    );
\IDATA_BUFFER_reg[58][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_146\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[58]_58\(0)
    );
\IDATA_BUFFER_reg[58][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_146\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[58]_58\(10)
    );
\IDATA_BUFFER_reg[58][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_146\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[58]_58\(11)
    );
\IDATA_BUFFER_reg[58][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_146\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[58]_58\(12)
    );
\IDATA_BUFFER_reg[58][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_146\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[58]_58\(13)
    );
\IDATA_BUFFER_reg[58][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_146\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[58]_58\(14)
    );
\IDATA_BUFFER_reg[58][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_146\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[58]_58\(15)
    );
\IDATA_BUFFER_reg[58][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_146\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[58]_58\(1)
    );
\IDATA_BUFFER_reg[58][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_146\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[58]_58\(2)
    );
\IDATA_BUFFER_reg[58][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_146\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[58]_58\(3)
    );
\IDATA_BUFFER_reg[58][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_146\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[58]_58\(4)
    );
\IDATA_BUFFER_reg[58][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_146\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[58]_58\(5)
    );
\IDATA_BUFFER_reg[58][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_146\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[58]_58\(6)
    );
\IDATA_BUFFER_reg[58][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_146\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[58]_58\(7)
    );
\IDATA_BUFFER_reg[58][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_146\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[58]_58\(8)
    );
\IDATA_BUFFER_reg[58][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_146\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[58]_58\(9)
    );
\IDATA_BUFFER_reg[59][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_148\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[59]_59\(0)
    );
\IDATA_BUFFER_reg[59][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_148\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[59]_59\(10)
    );
\IDATA_BUFFER_reg[59][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_148\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[59]_59\(11)
    );
\IDATA_BUFFER_reg[59][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_148\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[59]_59\(12)
    );
\IDATA_BUFFER_reg[59][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_148\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[59]_59\(13)
    );
\IDATA_BUFFER_reg[59][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_148\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[59]_59\(14)
    );
\IDATA_BUFFER_reg[59][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_148\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[59]_59\(15)
    );
\IDATA_BUFFER_reg[59][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_148\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[59]_59\(1)
    );
\IDATA_BUFFER_reg[59][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_148\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[59]_59\(2)
    );
\IDATA_BUFFER_reg[59][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_148\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[59]_59\(3)
    );
\IDATA_BUFFER_reg[59][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_148\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[59]_59\(4)
    );
\IDATA_BUFFER_reg[59][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_148\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[59]_59\(5)
    );
\IDATA_BUFFER_reg[59][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_148\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[59]_59\(6)
    );
\IDATA_BUFFER_reg[59][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_148\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[59]_59\(7)
    );
\IDATA_BUFFER_reg[59][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_148\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[59]_59\(8)
    );
\IDATA_BUFFER_reg[59][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_148\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[59]_59\(9)
    );
\IDATA_BUFFER_reg[5][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_187\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[5]_5\(0)
    );
\IDATA_BUFFER_reg[5][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_187\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[5]_5\(10)
    );
\IDATA_BUFFER_reg[5][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_187\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[5]_5\(11)
    );
\IDATA_BUFFER_reg[5][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_187\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[5]_5\(12)
    );
\IDATA_BUFFER_reg[5][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_187\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[5]_5\(13)
    );
\IDATA_BUFFER_reg[5][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_187\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[5]_5\(14)
    );
\IDATA_BUFFER_reg[5][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_187\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[5]_5\(15)
    );
\IDATA_BUFFER_reg[5][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_187\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[5]_5\(1)
    );
\IDATA_BUFFER_reg[5][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_187\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[5]_5\(2)
    );
\IDATA_BUFFER_reg[5][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_187\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[5]_5\(3)
    );
\IDATA_BUFFER_reg[5][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_187\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[5]_5\(4)
    );
\IDATA_BUFFER_reg[5][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_187\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[5]_5\(5)
    );
\IDATA_BUFFER_reg[5][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_187\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[5]_5\(6)
    );
\IDATA_BUFFER_reg[5][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_187\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[5]_5\(7)
    );
\IDATA_BUFFER_reg[5][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_187\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[5]_5\(8)
    );
\IDATA_BUFFER_reg[5][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_187\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[5]_5\(9)
    );
\IDATA_BUFFER_reg[60][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_150\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[60]_60\(0)
    );
\IDATA_BUFFER_reg[60][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_150\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[60]_60\(10)
    );
\IDATA_BUFFER_reg[60][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_150\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[60]_60\(11)
    );
\IDATA_BUFFER_reg[60][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_150\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[60]_60\(12)
    );
\IDATA_BUFFER_reg[60][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_150\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[60]_60\(13)
    );
\IDATA_BUFFER_reg[60][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_150\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[60]_60\(14)
    );
\IDATA_BUFFER_reg[60][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_150\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[60]_60\(15)
    );
\IDATA_BUFFER_reg[60][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_150\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[60]_60\(1)
    );
\IDATA_BUFFER_reg[60][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_150\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[60]_60\(2)
    );
\IDATA_BUFFER_reg[60][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_150\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[60]_60\(3)
    );
\IDATA_BUFFER_reg[60][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_150\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[60]_60\(4)
    );
\IDATA_BUFFER_reg[60][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_150\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[60]_60\(5)
    );
\IDATA_BUFFER_reg[60][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_150\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[60]_60\(6)
    );
\IDATA_BUFFER_reg[60][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_150\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[60]_60\(7)
    );
\IDATA_BUFFER_reg[60][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_150\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[60]_60\(8)
    );
\IDATA_BUFFER_reg[60][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_150\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[60]_60\(9)
    );
\IDATA_BUFFER_reg[61][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_130\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[61]_61\(0)
    );
\IDATA_BUFFER_reg[61][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_130\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[61]_61\(10)
    );
\IDATA_BUFFER_reg[61][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_130\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[61]_61\(11)
    );
\IDATA_BUFFER_reg[61][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_130\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[61]_61\(12)
    );
\IDATA_BUFFER_reg[61][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_130\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[61]_61\(13)
    );
\IDATA_BUFFER_reg[61][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_130\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[61]_61\(14)
    );
\IDATA_BUFFER_reg[61][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_130\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[61]_61\(15)
    );
\IDATA_BUFFER_reg[61][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_130\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[61]_61\(1)
    );
\IDATA_BUFFER_reg[61][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_130\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[61]_61\(2)
    );
\IDATA_BUFFER_reg[61][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_130\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[61]_61\(3)
    );
\IDATA_BUFFER_reg[61][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_130\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[61]_61\(4)
    );
\IDATA_BUFFER_reg[61][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_130\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[61]_61\(5)
    );
\IDATA_BUFFER_reg[61][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_130\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[61]_61\(6)
    );
\IDATA_BUFFER_reg[61][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_130\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[61]_61\(7)
    );
\IDATA_BUFFER_reg[61][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_130\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[61]_61\(8)
    );
\IDATA_BUFFER_reg[61][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_130\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[61]_61\(9)
    );
\IDATA_BUFFER_reg[62][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_152\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[62]_62\(0)
    );
\IDATA_BUFFER_reg[62][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_152\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[62]_62\(10)
    );
\IDATA_BUFFER_reg[62][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_152\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[62]_62\(11)
    );
\IDATA_BUFFER_reg[62][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_152\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[62]_62\(12)
    );
\IDATA_BUFFER_reg[62][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_152\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[62]_62\(13)
    );
\IDATA_BUFFER_reg[62][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_152\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[62]_62\(14)
    );
\IDATA_BUFFER_reg[62][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_152\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[62]_62\(15)
    );
\IDATA_BUFFER_reg[62][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_152\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[62]_62\(1)
    );
\IDATA_BUFFER_reg[62][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_152\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[62]_62\(2)
    );
\IDATA_BUFFER_reg[62][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_152\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[62]_62\(3)
    );
\IDATA_BUFFER_reg[62][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_152\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[62]_62\(4)
    );
\IDATA_BUFFER_reg[62][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_152\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[62]_62\(5)
    );
\IDATA_BUFFER_reg[62][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_152\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[62]_62\(6)
    );
\IDATA_BUFFER_reg[62][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_152\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[62]_62\(7)
    );
\IDATA_BUFFER_reg[62][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_152\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[62]_62\(8)
    );
\IDATA_BUFFER_reg[62][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_152\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[62]_62\(9)
    );
\IDATA_BUFFER_reg[63][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_154\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[63]_63\(0)
    );
\IDATA_BUFFER_reg[63][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_154\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[63]_63\(10)
    );
\IDATA_BUFFER_reg[63][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_154\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[63]_63\(11)
    );
\IDATA_BUFFER_reg[63][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_154\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[63]_63\(12)
    );
\IDATA_BUFFER_reg[63][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_154\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[63]_63\(13)
    );
\IDATA_BUFFER_reg[63][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_154\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[63]_63\(14)
    );
\IDATA_BUFFER_reg[63][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_154\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[63]_63\(15)
    );
\IDATA_BUFFER_reg[63][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_154\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[63]_63\(1)
    );
\IDATA_BUFFER_reg[63][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_154\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[63]_63\(2)
    );
\IDATA_BUFFER_reg[63][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_154\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[63]_63\(3)
    );
\IDATA_BUFFER_reg[63][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_154\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[63]_63\(4)
    );
\IDATA_BUFFER_reg[63][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_154\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[63]_63\(5)
    );
\IDATA_BUFFER_reg[63][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_154\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[63]_63\(6)
    );
\IDATA_BUFFER_reg[63][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_154\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[63]_63\(7)
    );
\IDATA_BUFFER_reg[63][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_154\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[63]_63\(8)
    );
\IDATA_BUFFER_reg[63][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_154\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[63]_63\(9)
    );
\IDATA_BUFFER_reg[6][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[6]_6\(0)
    );
\IDATA_BUFFER_reg[6][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[6]_6\(10)
    );
\IDATA_BUFFER_reg[6][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[6]_6\(11)
    );
\IDATA_BUFFER_reg[6][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[6]_6\(12)
    );
\IDATA_BUFFER_reg[6][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[6]_6\(13)
    );
\IDATA_BUFFER_reg[6][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[6]_6\(14)
    );
\IDATA_BUFFER_reg[6][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[6]_6\(15)
    );
\IDATA_BUFFER_reg[6][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[6]_6\(1)
    );
\IDATA_BUFFER_reg[6][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[6]_6\(2)
    );
\IDATA_BUFFER_reg[6][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[6]_6\(3)
    );
\IDATA_BUFFER_reg[6][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[6]_6\(4)
    );
\IDATA_BUFFER_reg[6][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[6]_6\(5)
    );
\IDATA_BUFFER_reg[6][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[6]_6\(6)
    );
\IDATA_BUFFER_reg[6][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[6]_6\(7)
    );
\IDATA_BUFFER_reg[6][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[6]_6\(8)
    );
\IDATA_BUFFER_reg[6][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6][15]_i_1_n_0\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[6]_6\(9)
    );
\IDATA_BUFFER_reg[7][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_186\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[7]_7\(0)
    );
\IDATA_BUFFER_reg[7][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_186\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[7]_7\(10)
    );
\IDATA_BUFFER_reg[7][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_186\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[7]_7\(11)
    );
\IDATA_BUFFER_reg[7][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_186\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[7]_7\(12)
    );
\IDATA_BUFFER_reg[7][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_186\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[7]_7\(13)
    );
\IDATA_BUFFER_reg[7][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_186\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[7]_7\(14)
    );
\IDATA_BUFFER_reg[7][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_186\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[7]_7\(15)
    );
\IDATA_BUFFER_reg[7][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_186\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[7]_7\(1)
    );
\IDATA_BUFFER_reg[7][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_186\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[7]_7\(2)
    );
\IDATA_BUFFER_reg[7][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_186\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[7]_7\(3)
    );
\IDATA_BUFFER_reg[7][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_186\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[7]_7\(4)
    );
\IDATA_BUFFER_reg[7][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_186\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[7]_7\(5)
    );
\IDATA_BUFFER_reg[7][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_186\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[7]_7\(6)
    );
\IDATA_BUFFER_reg[7][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_186\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[7]_7\(7)
    );
\IDATA_BUFFER_reg[7][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_186\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[7]_7\(8)
    );
\IDATA_BUFFER_reg[7][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_186\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[7]_7\(9)
    );
\IDATA_BUFFER_reg[8][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_138\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[8]_8\(0)
    );
\IDATA_BUFFER_reg[8][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_138\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[8]_8\(10)
    );
\IDATA_BUFFER_reg[8][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_138\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[8]_8\(11)
    );
\IDATA_BUFFER_reg[8][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_138\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[8]_8\(12)
    );
\IDATA_BUFFER_reg[8][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_138\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[8]_8\(13)
    );
\IDATA_BUFFER_reg[8][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_138\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[8]_8\(14)
    );
\IDATA_BUFFER_reg[8][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_138\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[8]_8\(15)
    );
\IDATA_BUFFER_reg[8][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_138\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[8]_8\(1)
    );
\IDATA_BUFFER_reg[8][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_138\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[8]_8\(2)
    );
\IDATA_BUFFER_reg[8][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_138\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[8]_8\(3)
    );
\IDATA_BUFFER_reg[8][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_138\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[8]_8\(4)
    );
\IDATA_BUFFER_reg[8][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_138\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[8]_8\(5)
    );
\IDATA_BUFFER_reg[8][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_138\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[8]_8\(6)
    );
\IDATA_BUFFER_reg[8][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_138\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[8]_8\(7)
    );
\IDATA_BUFFER_reg[8][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_138\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[8]_8\(8)
    );
\IDATA_BUFFER_reg[8][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_138\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[8]_8\(9)
    );
\IDATA_BUFFER_reg[9][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_185\,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[9]_9\(0)
    );
\IDATA_BUFFER_reg[9][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_185\,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[9]_9\(10)
    );
\IDATA_BUFFER_reg[9][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_185\,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[9]_9\(11)
    );
\IDATA_BUFFER_reg[9][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_185\,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[9]_9\(12)
    );
\IDATA_BUFFER_reg[9][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_185\,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[9]_9\(13)
    );
\IDATA_BUFFER_reg[9][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_185\,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[9]_9\(14)
    );
\IDATA_BUFFER_reg[9][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_185\,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[9]_9\(15)
    );
\IDATA_BUFFER_reg[9][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_185\,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[9]_9\(1)
    );
\IDATA_BUFFER_reg[9][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_185\,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[9]_9\(2)
    );
\IDATA_BUFFER_reg[9][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_185\,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[9]_9\(3)
    );
\IDATA_BUFFER_reg[9][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_185\,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[9]_9\(4)
    );
\IDATA_BUFFER_reg[9][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_185\,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[9]_9\(5)
    );
\IDATA_BUFFER_reg[9][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_185\,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[9]_9\(6)
    );
\IDATA_BUFFER_reg[9][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_185\,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[9]_9\(7)
    );
\IDATA_BUFFER_reg[9][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_185\,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[9]_9\(8)
    );
\IDATA_BUFFER_reg[9][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_185\,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[9]_9\(9)
    );
\INPUT_DATA_CNTR[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DATA_IN_STROBE,
      I1 => \IDATA_BUFFER_reg[38][15]_i_3_n_0\,
      O => INPUT_DATA_CNTR
    );
\INPUT_DATA_CNTR[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(0),
      O => \INPUT_DATA_CNTR[0]_i_2_n_0\
    );
\INPUT_DATA_CNTR_LAST_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(0),
      Q => INPUT_DATA_CNTR_LAST(0)
    );
\INPUT_DATA_CNTR_LAST_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(10),
      Q => INPUT_DATA_CNTR_LAST(10)
    );
\INPUT_DATA_CNTR_LAST_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(11),
      Q => INPUT_DATA_CNTR_LAST(11)
    );
\INPUT_DATA_CNTR_LAST_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(12),
      Q => INPUT_DATA_CNTR_LAST(12)
    );
\INPUT_DATA_CNTR_LAST_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(13),
      Q => INPUT_DATA_CNTR_LAST(13)
    );
\INPUT_DATA_CNTR_LAST_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(14),
      Q => INPUT_DATA_CNTR_LAST(14)
    );
\INPUT_DATA_CNTR_LAST_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(15),
      Q => INPUT_DATA_CNTR_LAST(15)
    );
\INPUT_DATA_CNTR_LAST_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(16),
      Q => INPUT_DATA_CNTR_LAST(16)
    );
\INPUT_DATA_CNTR_LAST_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(17),
      Q => INPUT_DATA_CNTR_LAST(17)
    );
\INPUT_DATA_CNTR_LAST_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(18),
      Q => INPUT_DATA_CNTR_LAST(18)
    );
\INPUT_DATA_CNTR_LAST_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(19),
      Q => INPUT_DATA_CNTR_LAST(19)
    );
\INPUT_DATA_CNTR_LAST_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(1),
      Q => INPUT_DATA_CNTR_LAST(1)
    );
\INPUT_DATA_CNTR_LAST_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(20),
      Q => INPUT_DATA_CNTR_LAST(20)
    );
\INPUT_DATA_CNTR_LAST_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(21),
      Q => INPUT_DATA_CNTR_LAST(21)
    );
\INPUT_DATA_CNTR_LAST_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(22),
      Q => INPUT_DATA_CNTR_LAST(22)
    );
\INPUT_DATA_CNTR_LAST_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(23),
      Q => INPUT_DATA_CNTR_LAST(23)
    );
\INPUT_DATA_CNTR_LAST_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(24),
      Q => INPUT_DATA_CNTR_LAST(24)
    );
\INPUT_DATA_CNTR_LAST_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(25),
      Q => INPUT_DATA_CNTR_LAST(25)
    );
\INPUT_DATA_CNTR_LAST_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(26),
      Q => INPUT_DATA_CNTR_LAST(26)
    );
\INPUT_DATA_CNTR_LAST_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(27),
      Q => INPUT_DATA_CNTR_LAST(27)
    );
\INPUT_DATA_CNTR_LAST_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(28),
      Q => INPUT_DATA_CNTR_LAST(28)
    );
\INPUT_DATA_CNTR_LAST_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(29),
      Q => INPUT_DATA_CNTR_LAST(29)
    );
\INPUT_DATA_CNTR_LAST_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(2),
      Q => INPUT_DATA_CNTR_LAST(2)
    );
\INPUT_DATA_CNTR_LAST_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(30),
      Q => INPUT_DATA_CNTR_LAST(30)
    );
\INPUT_DATA_CNTR_LAST_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(31),
      Q => INPUT_DATA_CNTR_LAST(31)
    );
\INPUT_DATA_CNTR_LAST_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(3),
      Q => INPUT_DATA_CNTR_LAST(3)
    );
\INPUT_DATA_CNTR_LAST_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(4),
      Q => INPUT_DATA_CNTR_LAST(4)
    );
\INPUT_DATA_CNTR_LAST_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(5),
      Q => INPUT_DATA_CNTR_LAST(5)
    );
\INPUT_DATA_CNTR_LAST_reg[6]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => INPUT_DATA_CNTR_reg(6),
      PRE => RESET,
      Q => INPUT_DATA_CNTR_LAST(6)
    );
\INPUT_DATA_CNTR_LAST_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(7),
      Q => INPUT_DATA_CNTR_LAST(7)
    );
\INPUT_DATA_CNTR_LAST_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(8),
      Q => INPUT_DATA_CNTR_LAST(8)
    );
\INPUT_DATA_CNTR_LAST_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(9),
      Q => INPUT_DATA_CNTR_LAST(9)
    );
\INPUT_DATA_CNTR_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR[0]_i_2_n_0\,
      Q => INPUT_DATA_CNTR_reg(0)
    );
\INPUT_DATA_CNTR_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[9]_i_1_n_6\,
      Q => INPUT_DATA_CNTR_reg(10)
    );
\INPUT_DATA_CNTR_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[9]_i_1_n_5\,
      Q => INPUT_DATA_CNTR_reg(11)
    );
\INPUT_DATA_CNTR_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[9]_i_1_n_4\,
      Q => INPUT_DATA_CNTR_reg(12)
    );
\INPUT_DATA_CNTR_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[13]_i_1_n_7\,
      Q => INPUT_DATA_CNTR_reg(13)
    );
\INPUT_DATA_CNTR_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \INPUT_DATA_CNTR_reg[9]_i_1_n_0\,
      CO(3) => \INPUT_DATA_CNTR_reg[13]_i_1_n_0\,
      CO(2) => \INPUT_DATA_CNTR_reg[13]_i_1_n_1\,
      CO(1) => \INPUT_DATA_CNTR_reg[13]_i_1_n_2\,
      CO(0) => \INPUT_DATA_CNTR_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \INPUT_DATA_CNTR_reg[13]_i_1_n_4\,
      O(2) => \INPUT_DATA_CNTR_reg[13]_i_1_n_5\,
      O(1) => \INPUT_DATA_CNTR_reg[13]_i_1_n_6\,
      O(0) => \INPUT_DATA_CNTR_reg[13]_i_1_n_7\,
      S(3 downto 0) => INPUT_DATA_CNTR_reg(16 downto 13)
    );
\INPUT_DATA_CNTR_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[13]_i_1_n_6\,
      Q => INPUT_DATA_CNTR_reg(14)
    );
\INPUT_DATA_CNTR_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[13]_i_1_n_5\,
      Q => INPUT_DATA_CNTR_reg(15)
    );
\INPUT_DATA_CNTR_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[13]_i_1_n_4\,
      Q => INPUT_DATA_CNTR_reg(16)
    );
\INPUT_DATA_CNTR_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[17]_i_1_n_7\,
      Q => INPUT_DATA_CNTR_reg(17)
    );
\INPUT_DATA_CNTR_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \INPUT_DATA_CNTR_reg[13]_i_1_n_0\,
      CO(3) => \INPUT_DATA_CNTR_reg[17]_i_1_n_0\,
      CO(2) => \INPUT_DATA_CNTR_reg[17]_i_1_n_1\,
      CO(1) => \INPUT_DATA_CNTR_reg[17]_i_1_n_2\,
      CO(0) => \INPUT_DATA_CNTR_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \INPUT_DATA_CNTR_reg[17]_i_1_n_4\,
      O(2) => \INPUT_DATA_CNTR_reg[17]_i_1_n_5\,
      O(1) => \INPUT_DATA_CNTR_reg[17]_i_1_n_6\,
      O(0) => \INPUT_DATA_CNTR_reg[17]_i_1_n_7\,
      S(3 downto 0) => INPUT_DATA_CNTR_reg(20 downto 17)
    );
\INPUT_DATA_CNTR_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[17]_i_1_n_6\,
      Q => INPUT_DATA_CNTR_reg(18)
    );
\INPUT_DATA_CNTR_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[17]_i_1_n_5\,
      Q => INPUT_DATA_CNTR_reg(19)
    );
\INPUT_DATA_CNTR_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[1]_i_1_n_7\,
      Q => INPUT_DATA_CNTR_reg(1)
    );
\INPUT_DATA_CNTR_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \INPUT_DATA_CNTR_reg[1]_i_1_n_0\,
      CO(2) => \INPUT_DATA_CNTR_reg[1]_i_1_n_1\,
      CO(1) => \INPUT_DATA_CNTR_reg[1]_i_1_n_2\,
      CO(0) => \INPUT_DATA_CNTR_reg[1]_i_1_n_3\,
      CYINIT => INPUT_DATA_CNTR_reg(0),
      DI(3 downto 0) => B"0000",
      O(3) => \INPUT_DATA_CNTR_reg[1]_i_1_n_4\,
      O(2) => \INPUT_DATA_CNTR_reg[1]_i_1_n_5\,
      O(1) => \INPUT_DATA_CNTR_reg[1]_i_1_n_6\,
      O(0) => \INPUT_DATA_CNTR_reg[1]_i_1_n_7\,
      S(3 downto 0) => INPUT_DATA_CNTR_reg(4 downto 1)
    );
\INPUT_DATA_CNTR_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[17]_i_1_n_4\,
      Q => INPUT_DATA_CNTR_reg(20)
    );
\INPUT_DATA_CNTR_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[21]_i_1_n_7\,
      Q => INPUT_DATA_CNTR_reg(21)
    );
\INPUT_DATA_CNTR_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \INPUT_DATA_CNTR_reg[17]_i_1_n_0\,
      CO(3) => \INPUT_DATA_CNTR_reg[21]_i_1_n_0\,
      CO(2) => \INPUT_DATA_CNTR_reg[21]_i_1_n_1\,
      CO(1) => \INPUT_DATA_CNTR_reg[21]_i_1_n_2\,
      CO(0) => \INPUT_DATA_CNTR_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \INPUT_DATA_CNTR_reg[21]_i_1_n_4\,
      O(2) => \INPUT_DATA_CNTR_reg[21]_i_1_n_5\,
      O(1) => \INPUT_DATA_CNTR_reg[21]_i_1_n_6\,
      O(0) => \INPUT_DATA_CNTR_reg[21]_i_1_n_7\,
      S(3 downto 0) => INPUT_DATA_CNTR_reg(24 downto 21)
    );
\INPUT_DATA_CNTR_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[21]_i_1_n_6\,
      Q => INPUT_DATA_CNTR_reg(22)
    );
\INPUT_DATA_CNTR_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[21]_i_1_n_5\,
      Q => INPUT_DATA_CNTR_reg(23)
    );
\INPUT_DATA_CNTR_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[21]_i_1_n_4\,
      Q => INPUT_DATA_CNTR_reg(24)
    );
\INPUT_DATA_CNTR_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[25]_i_1_n_7\,
      Q => INPUT_DATA_CNTR_reg(25)
    );
\INPUT_DATA_CNTR_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \INPUT_DATA_CNTR_reg[21]_i_1_n_0\,
      CO(3) => \INPUT_DATA_CNTR_reg[25]_i_1_n_0\,
      CO(2) => \INPUT_DATA_CNTR_reg[25]_i_1_n_1\,
      CO(1) => \INPUT_DATA_CNTR_reg[25]_i_1_n_2\,
      CO(0) => \INPUT_DATA_CNTR_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \INPUT_DATA_CNTR_reg[25]_i_1_n_4\,
      O(2) => \INPUT_DATA_CNTR_reg[25]_i_1_n_5\,
      O(1) => \INPUT_DATA_CNTR_reg[25]_i_1_n_6\,
      O(0) => \INPUT_DATA_CNTR_reg[25]_i_1_n_7\,
      S(3 downto 0) => INPUT_DATA_CNTR_reg(28 downto 25)
    );
\INPUT_DATA_CNTR_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[25]_i_1_n_6\,
      Q => INPUT_DATA_CNTR_reg(26)
    );
\INPUT_DATA_CNTR_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[25]_i_1_n_5\,
      Q => INPUT_DATA_CNTR_reg(27)
    );
\INPUT_DATA_CNTR_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[25]_i_1_n_4\,
      Q => INPUT_DATA_CNTR_reg(28)
    );
\INPUT_DATA_CNTR_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[29]_i_1_n_7\,
      Q => INPUT_DATA_CNTR_reg(29)
    );
\INPUT_DATA_CNTR_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \INPUT_DATA_CNTR_reg[25]_i_1_n_0\,
      CO(3 downto 2) => \NLW_INPUT_DATA_CNTR_reg[29]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \INPUT_DATA_CNTR_reg[29]_i_1_n_2\,
      CO(0) => \INPUT_DATA_CNTR_reg[29]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_INPUT_DATA_CNTR_reg[29]_i_1_O_UNCONNECTED\(3),
      O(2) => \INPUT_DATA_CNTR_reg[29]_i_1_n_5\,
      O(1) => \INPUT_DATA_CNTR_reg[29]_i_1_n_6\,
      O(0) => \INPUT_DATA_CNTR_reg[29]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => INPUT_DATA_CNTR_reg(31 downto 29)
    );
\INPUT_DATA_CNTR_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[1]_i_1_n_6\,
      Q => INPUT_DATA_CNTR_reg(2)
    );
\INPUT_DATA_CNTR_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[29]_i_1_n_6\,
      Q => INPUT_DATA_CNTR_reg(30)
    );
\INPUT_DATA_CNTR_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[29]_i_1_n_5\,
      Q => INPUT_DATA_CNTR_reg(31)
    );
\INPUT_DATA_CNTR_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[1]_i_1_n_5\,
      Q => INPUT_DATA_CNTR_reg(3)
    );
\INPUT_DATA_CNTR_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[1]_i_1_n_4\,
      Q => INPUT_DATA_CNTR_reg(4)
    );
\INPUT_DATA_CNTR_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[5]_i_1_n_7\,
      Q => INPUT_DATA_CNTR_reg(5)
    );
\INPUT_DATA_CNTR_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \INPUT_DATA_CNTR_reg[1]_i_1_n_0\,
      CO(3) => \INPUT_DATA_CNTR_reg[5]_i_1_n_0\,
      CO(2) => \INPUT_DATA_CNTR_reg[5]_i_1_n_1\,
      CO(1) => \INPUT_DATA_CNTR_reg[5]_i_1_n_2\,
      CO(0) => \INPUT_DATA_CNTR_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \INPUT_DATA_CNTR_reg[5]_i_1_n_4\,
      O(2) => \INPUT_DATA_CNTR_reg[5]_i_1_n_5\,
      O(1) => \INPUT_DATA_CNTR_reg[5]_i_1_n_6\,
      O(0) => \INPUT_DATA_CNTR_reg[5]_i_1_n_7\,
      S(3 downto 0) => INPUT_DATA_CNTR_reg(8 downto 5)
    );
\INPUT_DATA_CNTR_reg[6]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      D => \INPUT_DATA_CNTR_reg[5]_i_1_n_6\,
      PRE => RESET,
      Q => INPUT_DATA_CNTR_reg(6)
    );
\INPUT_DATA_CNTR_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[5]_i_1_n_5\,
      Q => INPUT_DATA_CNTR_reg(7)
    );
\INPUT_DATA_CNTR_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[5]_i_1_n_4\,
      Q => INPUT_DATA_CNTR_reg(8)
    );
\INPUT_DATA_CNTR_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[9]_i_1_n_7\,
      Q => INPUT_DATA_CNTR_reg(9)
    );
\INPUT_DATA_CNTR_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \INPUT_DATA_CNTR_reg[5]_i_1_n_0\,
      CO(3) => \INPUT_DATA_CNTR_reg[9]_i_1_n_0\,
      CO(2) => \INPUT_DATA_CNTR_reg[9]_i_1_n_1\,
      CO(1) => \INPUT_DATA_CNTR_reg[9]_i_1_n_2\,
      CO(0) => \INPUT_DATA_CNTR_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \INPUT_DATA_CNTR_reg[9]_i_1_n_4\,
      O(2) => \INPUT_DATA_CNTR_reg[9]_i_1_n_5\,
      O(1) => \INPUT_DATA_CNTR_reg[9]_i_1_n_6\,
      O(0) => \INPUT_DATA_CNTR_reg[9]_i_1_n_7\,
      S(3 downto 0) => INPUT_DATA_CNTR_reg(12 downto 9)
    );
\QDATA_BUFFER_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[0]_64\(0)
    );
\QDATA_BUFFER_reg[0][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[0]_64\(10)
    );
\QDATA_BUFFER_reg[0][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[0]_64\(11)
    );
\QDATA_BUFFER_reg[0][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[0]_64\(12)
    );
\QDATA_BUFFER_reg[0][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[0]_64\(13)
    );
\QDATA_BUFFER_reg[0][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[0]_64\(14)
    );
\QDATA_BUFFER_reg[0][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[0]_64\(15)
    );
\QDATA_BUFFER_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[0]_64\(1)
    );
\QDATA_BUFFER_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[0]_64\(2)
    );
\QDATA_BUFFER_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[0]_64\(3)
    );
\QDATA_BUFFER_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[0]_64\(4)
    );
\QDATA_BUFFER_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[0]_64\(5)
    );
\QDATA_BUFFER_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[0]_64\(6)
    );
\QDATA_BUFFER_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[0]_64\(7)
    );
\QDATA_BUFFER_reg[0][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[0]_64\(8)
    );
\QDATA_BUFFER_reg[0][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[0]_64\(9)
    );
\QDATA_BUFFER_reg[10][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_137\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[10]_74\(0)
    );
\QDATA_BUFFER_reg[10][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_137\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[10]_74\(10)
    );
\QDATA_BUFFER_reg[10][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_137\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[10]_74\(11)
    );
\QDATA_BUFFER_reg[10][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_137\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[10]_74\(12)
    );
\QDATA_BUFFER_reg[10][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_137\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[10]_74\(13)
    );
\QDATA_BUFFER_reg[10][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_137\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[10]_74\(14)
    );
\QDATA_BUFFER_reg[10][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_137\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[10]_74\(15)
    );
\QDATA_BUFFER_reg[10][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_137\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[10]_74\(1)
    );
\QDATA_BUFFER_reg[10][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_137\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[10]_74\(2)
    );
\QDATA_BUFFER_reg[10][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_137\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[10]_74\(3)
    );
\QDATA_BUFFER_reg[10][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_137\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[10]_74\(4)
    );
\QDATA_BUFFER_reg[10][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_137\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[10]_74\(5)
    );
\QDATA_BUFFER_reg[10][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_137\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[10]_74\(6)
    );
\QDATA_BUFFER_reg[10][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_137\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[10]_74\(7)
    );
\QDATA_BUFFER_reg[10][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_137\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[10]_74\(8)
    );
\QDATA_BUFFER_reg[10][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_137\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[10]_74\(9)
    );
\QDATA_BUFFER_reg[11][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_184\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[11]_75\(0)
    );
\QDATA_BUFFER_reg[11][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_184\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[11]_75\(10)
    );
\QDATA_BUFFER_reg[11][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_184\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[11]_75\(11)
    );
\QDATA_BUFFER_reg[11][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_184\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[11]_75\(12)
    );
\QDATA_BUFFER_reg[11][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_184\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[11]_75\(13)
    );
\QDATA_BUFFER_reg[11][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_184\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[11]_75\(14)
    );
\QDATA_BUFFER_reg[11][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_184\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[11]_75\(15)
    );
\QDATA_BUFFER_reg[11][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_184\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[11]_75\(1)
    );
\QDATA_BUFFER_reg[11][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_184\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[11]_75\(2)
    );
\QDATA_BUFFER_reg[11][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_184\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[11]_75\(3)
    );
\QDATA_BUFFER_reg[11][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_184\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[11]_75\(4)
    );
\QDATA_BUFFER_reg[11][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_184\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[11]_75\(5)
    );
\QDATA_BUFFER_reg[11][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_184\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[11]_75\(6)
    );
\QDATA_BUFFER_reg[11][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_184\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[11]_75\(7)
    );
\QDATA_BUFFER_reg[11][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_184\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[11]_75\(8)
    );
\QDATA_BUFFER_reg[11][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_184\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[11]_75\(9)
    );
\QDATA_BUFFER_reg[12][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_183\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[12]_76\(0)
    );
\QDATA_BUFFER_reg[12][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_183\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[12]_76\(10)
    );
\QDATA_BUFFER_reg[12][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_183\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[12]_76\(11)
    );
\QDATA_BUFFER_reg[12][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_183\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[12]_76\(12)
    );
\QDATA_BUFFER_reg[12][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_183\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[12]_76\(13)
    );
\QDATA_BUFFER_reg[12][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_183\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[12]_76\(14)
    );
\QDATA_BUFFER_reg[12][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_183\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[12]_76\(15)
    );
\QDATA_BUFFER_reg[12][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_183\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[12]_76\(1)
    );
\QDATA_BUFFER_reg[12][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_183\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[12]_76\(2)
    );
\QDATA_BUFFER_reg[12][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_183\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[12]_76\(3)
    );
\QDATA_BUFFER_reg[12][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_183\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[12]_76\(4)
    );
\QDATA_BUFFER_reg[12][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_183\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[12]_76\(5)
    );
\QDATA_BUFFER_reg[12][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_183\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[12]_76\(6)
    );
\QDATA_BUFFER_reg[12][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_183\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[12]_76\(7)
    );
\QDATA_BUFFER_reg[12][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_183\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[12]_76\(8)
    );
\QDATA_BUFFER_reg[12][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_183\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[12]_76\(9)
    );
\QDATA_BUFFER_reg[13][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_136\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[13]_77\(0)
    );
\QDATA_BUFFER_reg[13][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_136\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[13]_77\(10)
    );
\QDATA_BUFFER_reg[13][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_136\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[13]_77\(11)
    );
\QDATA_BUFFER_reg[13][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_136\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[13]_77\(12)
    );
\QDATA_BUFFER_reg[13][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_136\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[13]_77\(13)
    );
\QDATA_BUFFER_reg[13][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_136\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[13]_77\(14)
    );
\QDATA_BUFFER_reg[13][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_136\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[13]_77\(15)
    );
\QDATA_BUFFER_reg[13][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_136\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[13]_77\(1)
    );
\QDATA_BUFFER_reg[13][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_136\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[13]_77\(2)
    );
\QDATA_BUFFER_reg[13][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_136\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[13]_77\(3)
    );
\QDATA_BUFFER_reg[13][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_136\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[13]_77\(4)
    );
\QDATA_BUFFER_reg[13][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_136\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[13]_77\(5)
    );
\QDATA_BUFFER_reg[13][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_136\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[13]_77\(6)
    );
\QDATA_BUFFER_reg[13][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_136\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[13]_77\(7)
    );
\QDATA_BUFFER_reg[13][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_136\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[13]_77\(8)
    );
\QDATA_BUFFER_reg[13][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_136\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[13]_77\(9)
    );
\QDATA_BUFFER_reg[14][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_182\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[14]_78\(0)
    );
\QDATA_BUFFER_reg[14][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_182\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[14]_78\(10)
    );
\QDATA_BUFFER_reg[14][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_182\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[14]_78\(11)
    );
\QDATA_BUFFER_reg[14][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_182\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[14]_78\(12)
    );
\QDATA_BUFFER_reg[14][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_182\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[14]_78\(13)
    );
\QDATA_BUFFER_reg[14][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_182\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[14]_78\(14)
    );
\QDATA_BUFFER_reg[14][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_182\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[14]_78\(15)
    );
\QDATA_BUFFER_reg[14][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_182\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[14]_78\(1)
    );
\QDATA_BUFFER_reg[14][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_182\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[14]_78\(2)
    );
\QDATA_BUFFER_reg[14][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_182\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[14]_78\(3)
    );
\QDATA_BUFFER_reg[14][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_182\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[14]_78\(4)
    );
\QDATA_BUFFER_reg[14][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_182\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[14]_78\(5)
    );
\QDATA_BUFFER_reg[14][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_182\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[14]_78\(6)
    );
\QDATA_BUFFER_reg[14][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_182\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[14]_78\(7)
    );
\QDATA_BUFFER_reg[14][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_182\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[14]_78\(8)
    );
\QDATA_BUFFER_reg[14][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_182\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[14]_78\(9)
    );
\QDATA_BUFFER_reg[15][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_181\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[15]_79\(0)
    );
\QDATA_BUFFER_reg[15][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_181\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[15]_79\(10)
    );
\QDATA_BUFFER_reg[15][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_181\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[15]_79\(11)
    );
\QDATA_BUFFER_reg[15][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_181\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[15]_79\(12)
    );
\QDATA_BUFFER_reg[15][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_181\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[15]_79\(13)
    );
\QDATA_BUFFER_reg[15][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_181\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[15]_79\(14)
    );
\QDATA_BUFFER_reg[15][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_181\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[15]_79\(15)
    );
\QDATA_BUFFER_reg[15][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_181\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[15]_79\(1)
    );
\QDATA_BUFFER_reg[15][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_181\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[15]_79\(2)
    );
\QDATA_BUFFER_reg[15][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_181\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[15]_79\(3)
    );
\QDATA_BUFFER_reg[15][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_181\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[15]_79\(4)
    );
\QDATA_BUFFER_reg[15][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_181\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[15]_79\(5)
    );
\QDATA_BUFFER_reg[15][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_181\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[15]_79\(6)
    );
\QDATA_BUFFER_reg[15][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_181\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[15]_79\(7)
    );
\QDATA_BUFFER_reg[15][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_181\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[15]_79\(8)
    );
\QDATA_BUFFER_reg[15][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_181\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[15]_79\(9)
    );
\QDATA_BUFFER_reg[16][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_142\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[16]_80\(0)
    );
\QDATA_BUFFER_reg[16][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_142\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[16]_80\(10)
    );
\QDATA_BUFFER_reg[16][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_142\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[16]_80\(11)
    );
\QDATA_BUFFER_reg[16][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_142\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[16]_80\(12)
    );
\QDATA_BUFFER_reg[16][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_142\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[16]_80\(13)
    );
\QDATA_BUFFER_reg[16][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_142\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[16]_80\(14)
    );
\QDATA_BUFFER_reg[16][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_142\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[16]_80\(15)
    );
\QDATA_BUFFER_reg[16][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_142\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[16]_80\(1)
    );
\QDATA_BUFFER_reg[16][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_142\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[16]_80\(2)
    );
\QDATA_BUFFER_reg[16][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_142\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[16]_80\(3)
    );
\QDATA_BUFFER_reg[16][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_142\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[16]_80\(4)
    );
\QDATA_BUFFER_reg[16][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_142\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[16]_80\(5)
    );
\QDATA_BUFFER_reg[16][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_142\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[16]_80\(6)
    );
\QDATA_BUFFER_reg[16][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_142\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[16]_80\(7)
    );
\QDATA_BUFFER_reg[16][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_142\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[16]_80\(8)
    );
\QDATA_BUFFER_reg[16][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_142\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[16]_80\(9)
    );
\QDATA_BUFFER_reg[17][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_173\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[17]_81\(0)
    );
\QDATA_BUFFER_reg[17][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_173\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[17]_81\(10)
    );
\QDATA_BUFFER_reg[17][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_173\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[17]_81\(11)
    );
\QDATA_BUFFER_reg[17][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_173\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[17]_81\(12)
    );
\QDATA_BUFFER_reg[17][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_173\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[17]_81\(13)
    );
\QDATA_BUFFER_reg[17][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_173\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[17]_81\(14)
    );
\QDATA_BUFFER_reg[17][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_173\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[17]_81\(15)
    );
\QDATA_BUFFER_reg[17][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_173\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[17]_81\(1)
    );
\QDATA_BUFFER_reg[17][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_173\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[17]_81\(2)
    );
\QDATA_BUFFER_reg[17][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_173\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[17]_81\(3)
    );
\QDATA_BUFFER_reg[17][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_173\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[17]_81\(4)
    );
\QDATA_BUFFER_reg[17][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_173\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[17]_81\(5)
    );
\QDATA_BUFFER_reg[17][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_173\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[17]_81\(6)
    );
\QDATA_BUFFER_reg[17][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_173\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[17]_81\(7)
    );
\QDATA_BUFFER_reg[17][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_173\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[17]_81\(8)
    );
\QDATA_BUFFER_reg[17][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_173\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[17]_81\(9)
    );
\QDATA_BUFFER_reg[18][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_180\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[18]_82\(0)
    );
\QDATA_BUFFER_reg[18][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_180\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[18]_82\(10)
    );
\QDATA_BUFFER_reg[18][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_180\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[18]_82\(11)
    );
\QDATA_BUFFER_reg[18][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_180\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[18]_82\(12)
    );
\QDATA_BUFFER_reg[18][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_180\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[18]_82\(13)
    );
\QDATA_BUFFER_reg[18][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_180\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[18]_82\(14)
    );
\QDATA_BUFFER_reg[18][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_180\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[18]_82\(15)
    );
\QDATA_BUFFER_reg[18][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_180\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[18]_82\(1)
    );
\QDATA_BUFFER_reg[18][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_180\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[18]_82\(2)
    );
\QDATA_BUFFER_reg[18][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_180\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[18]_82\(3)
    );
\QDATA_BUFFER_reg[18][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_180\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[18]_82\(4)
    );
\QDATA_BUFFER_reg[18][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_180\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[18]_82\(5)
    );
\QDATA_BUFFER_reg[18][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_180\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[18]_82\(6)
    );
\QDATA_BUFFER_reg[18][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_180\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[18]_82\(7)
    );
\QDATA_BUFFER_reg[18][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_180\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[18]_82\(8)
    );
\QDATA_BUFFER_reg[18][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_180\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[18]_82\(9)
    );
\QDATA_BUFFER_reg[19][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_179\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[19]_83\(0)
    );
\QDATA_BUFFER_reg[19][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_179\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[19]_83\(10)
    );
\QDATA_BUFFER_reg[19][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_179\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[19]_83\(11)
    );
\QDATA_BUFFER_reg[19][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_179\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[19]_83\(12)
    );
\QDATA_BUFFER_reg[19][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_179\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[19]_83\(13)
    );
\QDATA_BUFFER_reg[19][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_179\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[19]_83\(14)
    );
\QDATA_BUFFER_reg[19][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_179\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[19]_83\(15)
    );
\QDATA_BUFFER_reg[19][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_179\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[19]_83\(1)
    );
\QDATA_BUFFER_reg[19][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_179\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[19]_83\(2)
    );
\QDATA_BUFFER_reg[19][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_179\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[19]_83\(3)
    );
\QDATA_BUFFER_reg[19][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_179\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[19]_83\(4)
    );
\QDATA_BUFFER_reg[19][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_179\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[19]_83\(5)
    );
\QDATA_BUFFER_reg[19][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_179\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[19]_83\(6)
    );
\QDATA_BUFFER_reg[19][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_179\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[19]_83\(7)
    );
\QDATA_BUFFER_reg[19][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_179\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[19]_83\(8)
    );
\QDATA_BUFFER_reg[19][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_179\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[19]_83\(9)
    );
\QDATA_BUFFER_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_143\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[1]_65\(0)
    );
\QDATA_BUFFER_reg[1][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_143\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[1]_65\(10)
    );
\QDATA_BUFFER_reg[1][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_143\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[1]_65\(11)
    );
\QDATA_BUFFER_reg[1][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_143\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[1]_65\(12)
    );
\QDATA_BUFFER_reg[1][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_143\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[1]_65\(13)
    );
\QDATA_BUFFER_reg[1][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_143\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[1]_65\(14)
    );
\QDATA_BUFFER_reg[1][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_143\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[1]_65\(15)
    );
\QDATA_BUFFER_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_143\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[1]_65\(1)
    );
\QDATA_BUFFER_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_143\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[1]_65\(2)
    );
\QDATA_BUFFER_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_143\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[1]_65\(3)
    );
\QDATA_BUFFER_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_143\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[1]_65\(4)
    );
\QDATA_BUFFER_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_143\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[1]_65\(5)
    );
\QDATA_BUFFER_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_143\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[1]_65\(6)
    );
\QDATA_BUFFER_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_143\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[1]_65\(7)
    );
\QDATA_BUFFER_reg[1][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_143\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[1]_65\(8)
    );
\QDATA_BUFFER_reg[1][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_143\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[1]_65\(9)
    );
\QDATA_BUFFER_reg[20][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_175\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[20]_84\(0)
    );
\QDATA_BUFFER_reg[20][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_175\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[20]_84\(10)
    );
\QDATA_BUFFER_reg[20][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_175\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[20]_84\(11)
    );
\QDATA_BUFFER_reg[20][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_175\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[20]_84\(12)
    );
\QDATA_BUFFER_reg[20][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_175\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[20]_84\(13)
    );
\QDATA_BUFFER_reg[20][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_175\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[20]_84\(14)
    );
\QDATA_BUFFER_reg[20][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_175\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[20]_84\(15)
    );
\QDATA_BUFFER_reg[20][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_175\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[20]_84\(1)
    );
\QDATA_BUFFER_reg[20][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_175\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[20]_84\(2)
    );
\QDATA_BUFFER_reg[20][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_175\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[20]_84\(3)
    );
\QDATA_BUFFER_reg[20][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_175\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[20]_84\(4)
    );
\QDATA_BUFFER_reg[20][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_175\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[20]_84\(5)
    );
\QDATA_BUFFER_reg[20][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_175\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[20]_84\(6)
    );
\QDATA_BUFFER_reg[20][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_175\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[20]_84\(7)
    );
\QDATA_BUFFER_reg[20][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_175\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[20]_84\(8)
    );
\QDATA_BUFFER_reg[20][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_175\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[20]_84\(9)
    );
\QDATA_BUFFER_reg[21][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_178\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[21]_85\(0)
    );
\QDATA_BUFFER_reg[21][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_178\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[21]_85\(10)
    );
\QDATA_BUFFER_reg[21][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_178\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[21]_85\(11)
    );
\QDATA_BUFFER_reg[21][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_178\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[21]_85\(12)
    );
\QDATA_BUFFER_reg[21][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_178\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[21]_85\(13)
    );
\QDATA_BUFFER_reg[21][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_178\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[21]_85\(14)
    );
\QDATA_BUFFER_reg[21][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_178\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[21]_85\(15)
    );
\QDATA_BUFFER_reg[21][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_178\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[21]_85\(1)
    );
\QDATA_BUFFER_reg[21][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_178\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[21]_85\(2)
    );
\QDATA_BUFFER_reg[21][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_178\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[21]_85\(3)
    );
\QDATA_BUFFER_reg[21][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_178\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[21]_85\(4)
    );
\QDATA_BUFFER_reg[21][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_178\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[21]_85\(5)
    );
\QDATA_BUFFER_reg[21][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_178\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[21]_85\(6)
    );
\QDATA_BUFFER_reg[21][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_178\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[21]_85\(7)
    );
\QDATA_BUFFER_reg[21][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_178\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[21]_85\(8)
    );
\QDATA_BUFFER_reg[21][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_178\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[21]_85\(9)
    );
\QDATA_BUFFER_reg[22][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_177\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[22]_86\(0)
    );
\QDATA_BUFFER_reg[22][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_177\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[22]_86\(10)
    );
\QDATA_BUFFER_reg[22][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_177\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[22]_86\(11)
    );
\QDATA_BUFFER_reg[22][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_177\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[22]_86\(12)
    );
\QDATA_BUFFER_reg[22][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_177\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[22]_86\(13)
    );
\QDATA_BUFFER_reg[22][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_177\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[22]_86\(14)
    );
\QDATA_BUFFER_reg[22][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_177\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[22]_86\(15)
    );
\QDATA_BUFFER_reg[22][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_177\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[22]_86\(1)
    );
\QDATA_BUFFER_reg[22][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_177\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[22]_86\(2)
    );
\QDATA_BUFFER_reg[22][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_177\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[22]_86\(3)
    );
\QDATA_BUFFER_reg[22][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_177\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[22]_86\(4)
    );
\QDATA_BUFFER_reg[22][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_177\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[22]_86\(5)
    );
\QDATA_BUFFER_reg[22][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_177\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[22]_86\(6)
    );
\QDATA_BUFFER_reg[22][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_177\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[22]_86\(7)
    );
\QDATA_BUFFER_reg[22][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_177\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[22]_86\(8)
    );
\QDATA_BUFFER_reg[22][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_177\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[22]_86\(9)
    );
\QDATA_BUFFER_reg[23][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_176\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[23]_87\(0)
    );
\QDATA_BUFFER_reg[23][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_176\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[23]_87\(10)
    );
\QDATA_BUFFER_reg[23][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_176\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[23]_87\(11)
    );
\QDATA_BUFFER_reg[23][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_176\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[23]_87\(12)
    );
\QDATA_BUFFER_reg[23][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_176\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[23]_87\(13)
    );
\QDATA_BUFFER_reg[23][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_176\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[23]_87\(14)
    );
\QDATA_BUFFER_reg[23][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_176\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[23]_87\(15)
    );
\QDATA_BUFFER_reg[23][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_176\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[23]_87\(1)
    );
\QDATA_BUFFER_reg[23][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_176\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[23]_87\(2)
    );
\QDATA_BUFFER_reg[23][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_176\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[23]_87\(3)
    );
\QDATA_BUFFER_reg[23][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_176\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[23]_87\(4)
    );
\QDATA_BUFFER_reg[23][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_176\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[23]_87\(5)
    );
\QDATA_BUFFER_reg[23][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_176\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[23]_87\(6)
    );
\QDATA_BUFFER_reg[23][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_176\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[23]_87\(7)
    );
\QDATA_BUFFER_reg[23][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_176\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[23]_87\(8)
    );
\QDATA_BUFFER_reg[23][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_176\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[23]_87\(9)
    );
\QDATA_BUFFER_reg[24][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_172\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[24]_88\(0)
    );
\QDATA_BUFFER_reg[24][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_172\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[24]_88\(10)
    );
\QDATA_BUFFER_reg[24][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_172\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[24]_88\(11)
    );
\QDATA_BUFFER_reg[24][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_172\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[24]_88\(12)
    );
\QDATA_BUFFER_reg[24][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_172\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[24]_88\(13)
    );
\QDATA_BUFFER_reg[24][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_172\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[24]_88\(14)
    );
\QDATA_BUFFER_reg[24][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_172\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[24]_88\(15)
    );
\QDATA_BUFFER_reg[24][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_172\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[24]_88\(1)
    );
\QDATA_BUFFER_reg[24][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_172\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[24]_88\(2)
    );
\QDATA_BUFFER_reg[24][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_172\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[24]_88\(3)
    );
\QDATA_BUFFER_reg[24][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_172\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[24]_88\(4)
    );
\QDATA_BUFFER_reg[24][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_172\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[24]_88\(5)
    );
\QDATA_BUFFER_reg[24][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_172\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[24]_88\(6)
    );
\QDATA_BUFFER_reg[24][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_172\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[24]_88\(7)
    );
\QDATA_BUFFER_reg[24][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_172\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[24]_88\(8)
    );
\QDATA_BUFFER_reg[24][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_172\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[24]_88\(9)
    );
\QDATA_BUFFER_reg[25][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_166\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[25]_89\(0)
    );
\QDATA_BUFFER_reg[25][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_166\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[25]_89\(10)
    );
\QDATA_BUFFER_reg[25][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_166\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[25]_89\(11)
    );
\QDATA_BUFFER_reg[25][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_166\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[25]_89\(12)
    );
\QDATA_BUFFER_reg[25][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_166\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[25]_89\(13)
    );
\QDATA_BUFFER_reg[25][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_166\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[25]_89\(14)
    );
\QDATA_BUFFER_reg[25][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_166\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[25]_89\(15)
    );
\QDATA_BUFFER_reg[25][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_166\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[25]_89\(1)
    );
\QDATA_BUFFER_reg[25][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_166\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[25]_89\(2)
    );
\QDATA_BUFFER_reg[25][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_166\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[25]_89\(3)
    );
\QDATA_BUFFER_reg[25][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_166\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[25]_89\(4)
    );
\QDATA_BUFFER_reg[25][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_166\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[25]_89\(5)
    );
\QDATA_BUFFER_reg[25][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_166\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[25]_89\(6)
    );
\QDATA_BUFFER_reg[25][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_166\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[25]_89\(7)
    );
\QDATA_BUFFER_reg[25][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_166\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[25]_89\(8)
    );
\QDATA_BUFFER_reg[25][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_166\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[25]_89\(9)
    );
\QDATA_BUFFER_reg[26][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_171\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[26]_90\(0)
    );
\QDATA_BUFFER_reg[26][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_171\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[26]_90\(10)
    );
\QDATA_BUFFER_reg[26][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_171\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[26]_90\(11)
    );
\QDATA_BUFFER_reg[26][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_171\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[26]_90\(12)
    );
\QDATA_BUFFER_reg[26][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_171\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[26]_90\(13)
    );
\QDATA_BUFFER_reg[26][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_171\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[26]_90\(14)
    );
\QDATA_BUFFER_reg[26][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_171\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[26]_90\(15)
    );
\QDATA_BUFFER_reg[26][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_171\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[26]_90\(1)
    );
\QDATA_BUFFER_reg[26][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_171\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[26]_90\(2)
    );
\QDATA_BUFFER_reg[26][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_171\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[26]_90\(3)
    );
\QDATA_BUFFER_reg[26][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_171\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[26]_90\(4)
    );
\QDATA_BUFFER_reg[26][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_171\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[26]_90\(5)
    );
\QDATA_BUFFER_reg[26][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_171\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[26]_90\(6)
    );
\QDATA_BUFFER_reg[26][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_171\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[26]_90\(7)
    );
\QDATA_BUFFER_reg[26][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_171\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[26]_90\(8)
    );
\QDATA_BUFFER_reg[26][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_171\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[26]_90\(9)
    );
\QDATA_BUFFER_reg[27][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_170\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[27]_91\(0)
    );
\QDATA_BUFFER_reg[27][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_170\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[27]_91\(10)
    );
\QDATA_BUFFER_reg[27][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_170\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[27]_91\(11)
    );
\QDATA_BUFFER_reg[27][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_170\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[27]_91\(12)
    );
\QDATA_BUFFER_reg[27][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_170\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[27]_91\(13)
    );
\QDATA_BUFFER_reg[27][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_170\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[27]_91\(14)
    );
\QDATA_BUFFER_reg[27][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_170\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[27]_91\(15)
    );
\QDATA_BUFFER_reg[27][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_170\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[27]_91\(1)
    );
\QDATA_BUFFER_reg[27][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_170\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[27]_91\(2)
    );
\QDATA_BUFFER_reg[27][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_170\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[27]_91\(3)
    );
\QDATA_BUFFER_reg[27][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_170\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[27]_91\(4)
    );
\QDATA_BUFFER_reg[27][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_170\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[27]_91\(5)
    );
\QDATA_BUFFER_reg[27][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_170\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[27]_91\(6)
    );
\QDATA_BUFFER_reg[27][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_170\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[27]_91\(7)
    );
\QDATA_BUFFER_reg[27][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_170\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[27]_91\(8)
    );
\QDATA_BUFFER_reg[27][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_170\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[27]_91\(9)
    );
\QDATA_BUFFER_reg[28][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_165\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[28]_92\(0)
    );
\QDATA_BUFFER_reg[28][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_165\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[28]_92\(10)
    );
\QDATA_BUFFER_reg[28][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_165\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[28]_92\(11)
    );
\QDATA_BUFFER_reg[28][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_165\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[28]_92\(12)
    );
\QDATA_BUFFER_reg[28][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_165\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[28]_92\(13)
    );
\QDATA_BUFFER_reg[28][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_165\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[28]_92\(14)
    );
\QDATA_BUFFER_reg[28][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_165\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[28]_92\(15)
    );
\QDATA_BUFFER_reg[28][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_165\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[28]_92\(1)
    );
\QDATA_BUFFER_reg[28][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_165\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[28]_92\(2)
    );
\QDATA_BUFFER_reg[28][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_165\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[28]_92\(3)
    );
\QDATA_BUFFER_reg[28][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_165\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[28]_92\(4)
    );
\QDATA_BUFFER_reg[28][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_165\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[28]_92\(5)
    );
\QDATA_BUFFER_reg[28][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_165\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[28]_92\(6)
    );
\QDATA_BUFFER_reg[28][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_165\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[28]_92\(7)
    );
\QDATA_BUFFER_reg[28][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_165\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[28]_92\(8)
    );
\QDATA_BUFFER_reg[28][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_165\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[28]_92\(9)
    );
\QDATA_BUFFER_reg[29][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_169\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[29]_93\(0)
    );
\QDATA_BUFFER_reg[29][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_169\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[29]_93\(10)
    );
\QDATA_BUFFER_reg[29][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_169\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[29]_93\(11)
    );
\QDATA_BUFFER_reg[29][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_169\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[29]_93\(12)
    );
\QDATA_BUFFER_reg[29][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_169\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[29]_93\(13)
    );
\QDATA_BUFFER_reg[29][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_169\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[29]_93\(14)
    );
\QDATA_BUFFER_reg[29][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_169\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[29]_93\(15)
    );
\QDATA_BUFFER_reg[29][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_169\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[29]_93\(1)
    );
\QDATA_BUFFER_reg[29][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_169\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[29]_93\(2)
    );
\QDATA_BUFFER_reg[29][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_169\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[29]_93\(3)
    );
\QDATA_BUFFER_reg[29][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_169\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[29]_93\(4)
    );
\QDATA_BUFFER_reg[29][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_169\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[29]_93\(5)
    );
\QDATA_BUFFER_reg[29][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_169\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[29]_93\(6)
    );
\QDATA_BUFFER_reg[29][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_169\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[29]_93\(7)
    );
\QDATA_BUFFER_reg[29][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_169\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[29]_93\(8)
    );
\QDATA_BUFFER_reg[29][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_169\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[29]_93\(9)
    );
\QDATA_BUFFER_reg[2][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_140\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[2]_66\(0)
    );
\QDATA_BUFFER_reg[2][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_140\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[2]_66\(10)
    );
\QDATA_BUFFER_reg[2][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_140\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[2]_66\(11)
    );
\QDATA_BUFFER_reg[2][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_140\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[2]_66\(12)
    );
\QDATA_BUFFER_reg[2][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_140\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[2]_66\(13)
    );
\QDATA_BUFFER_reg[2][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_140\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[2]_66\(14)
    );
\QDATA_BUFFER_reg[2][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_140\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[2]_66\(15)
    );
\QDATA_BUFFER_reg[2][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_140\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[2]_66\(1)
    );
\QDATA_BUFFER_reg[2][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_140\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[2]_66\(2)
    );
\QDATA_BUFFER_reg[2][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_140\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[2]_66\(3)
    );
\QDATA_BUFFER_reg[2][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_140\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[2]_66\(4)
    );
\QDATA_BUFFER_reg[2][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_140\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[2]_66\(5)
    );
\QDATA_BUFFER_reg[2][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_140\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[2]_66\(6)
    );
\QDATA_BUFFER_reg[2][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_140\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[2]_66\(7)
    );
\QDATA_BUFFER_reg[2][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_140\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[2]_66\(8)
    );
\QDATA_BUFFER_reg[2][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_140\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[2]_66\(9)
    );
\QDATA_BUFFER_reg[30][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_168\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[30]_94\(0)
    );
\QDATA_BUFFER_reg[30][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_168\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[30]_94\(10)
    );
\QDATA_BUFFER_reg[30][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_168\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[30]_94\(11)
    );
\QDATA_BUFFER_reg[30][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_168\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[30]_94\(12)
    );
\QDATA_BUFFER_reg[30][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_168\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[30]_94\(13)
    );
\QDATA_BUFFER_reg[30][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_168\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[30]_94\(14)
    );
\QDATA_BUFFER_reg[30][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_168\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[30]_94\(15)
    );
\QDATA_BUFFER_reg[30][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_168\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[30]_94\(1)
    );
\QDATA_BUFFER_reg[30][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_168\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[30]_94\(2)
    );
\QDATA_BUFFER_reg[30][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_168\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[30]_94\(3)
    );
\QDATA_BUFFER_reg[30][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_168\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[30]_94\(4)
    );
\QDATA_BUFFER_reg[30][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_168\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[30]_94\(5)
    );
\QDATA_BUFFER_reg[30][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_168\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[30]_94\(6)
    );
\QDATA_BUFFER_reg[30][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_168\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[30]_94\(7)
    );
\QDATA_BUFFER_reg[30][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_168\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[30]_94\(8)
    );
\QDATA_BUFFER_reg[30][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_168\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[30]_94\(9)
    );
\QDATA_BUFFER_reg[31][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_167\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[31]_95\(0)
    );
\QDATA_BUFFER_reg[31][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_167\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[31]_95\(10)
    );
\QDATA_BUFFER_reg[31][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_167\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[31]_95\(11)
    );
\QDATA_BUFFER_reg[31][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_167\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[31]_95\(12)
    );
\QDATA_BUFFER_reg[31][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_167\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[31]_95\(13)
    );
\QDATA_BUFFER_reg[31][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_167\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[31]_95\(14)
    );
\QDATA_BUFFER_reg[31][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_167\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[31]_95\(15)
    );
\QDATA_BUFFER_reg[31][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_167\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[31]_95\(1)
    );
\QDATA_BUFFER_reg[31][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_167\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[31]_95\(2)
    );
\QDATA_BUFFER_reg[31][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_167\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[31]_95\(3)
    );
\QDATA_BUFFER_reg[31][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_167\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[31]_95\(4)
    );
\QDATA_BUFFER_reg[31][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_167\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[31]_95\(5)
    );
\QDATA_BUFFER_reg[31][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_167\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[31]_95\(6)
    );
\QDATA_BUFFER_reg[31][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_167\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[31]_95\(7)
    );
\QDATA_BUFFER_reg[31][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_167\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[31]_95\(8)
    );
\QDATA_BUFFER_reg[31][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_167\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[31]_95\(9)
    );
\QDATA_BUFFER_reg[32][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_141\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[32]_96\(0)
    );
\QDATA_BUFFER_reg[32][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_141\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[32]_96\(10)
    );
\QDATA_BUFFER_reg[32][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_141\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[32]_96\(11)
    );
\QDATA_BUFFER_reg[32][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_141\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[32]_96\(12)
    );
\QDATA_BUFFER_reg[32][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_141\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[32]_96\(13)
    );
\QDATA_BUFFER_reg[32][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_141\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[32]_96\(14)
    );
\QDATA_BUFFER_reg[32][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_141\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[32]_96\(15)
    );
\QDATA_BUFFER_reg[32][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_141\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[32]_96\(1)
    );
\QDATA_BUFFER_reg[32][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_141\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[32]_96\(2)
    );
\QDATA_BUFFER_reg[32][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_141\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[32]_96\(3)
    );
\QDATA_BUFFER_reg[32][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_141\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[32]_96\(4)
    );
\QDATA_BUFFER_reg[32][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_141\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[32]_96\(5)
    );
\QDATA_BUFFER_reg[32][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_141\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[32]_96\(6)
    );
\QDATA_BUFFER_reg[32][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_141\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[32]_96\(7)
    );
\QDATA_BUFFER_reg[32][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_141\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[32]_96\(8)
    );
\QDATA_BUFFER_reg[32][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_141\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[32]_96\(9)
    );
\QDATA_BUFFER_reg[33][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[33]_97\(0)
    );
\QDATA_BUFFER_reg[33][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[33]_97\(10)
    );
\QDATA_BUFFER_reg[33][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[33]_97\(11)
    );
\QDATA_BUFFER_reg[33][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[33]_97\(12)
    );
\QDATA_BUFFER_reg[33][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[33]_97\(13)
    );
\QDATA_BUFFER_reg[33][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[33]_97\(14)
    );
\QDATA_BUFFER_reg[33][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[33]_97\(15)
    );
\QDATA_BUFFER_reg[33][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[33]_97\(1)
    );
\QDATA_BUFFER_reg[33][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[33]_97\(2)
    );
\QDATA_BUFFER_reg[33][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[33]_97\(3)
    );
\QDATA_BUFFER_reg[33][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[33]_97\(4)
    );
\QDATA_BUFFER_reg[33][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[33]_97\(5)
    );
\QDATA_BUFFER_reg[33][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[33]_97\(6)
    );
\QDATA_BUFFER_reg[33][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[33]_97\(7)
    );
\QDATA_BUFFER_reg[33][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[33]_97\(8)
    );
\QDATA_BUFFER_reg[33][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[33]_97\(9)
    );
\QDATA_BUFFER_reg[34][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_164\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[34]_98\(0)
    );
\QDATA_BUFFER_reg[34][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_164\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[34]_98\(10)
    );
\QDATA_BUFFER_reg[34][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_164\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[34]_98\(11)
    );
\QDATA_BUFFER_reg[34][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_164\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[34]_98\(12)
    );
\QDATA_BUFFER_reg[34][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_164\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[34]_98\(13)
    );
\QDATA_BUFFER_reg[34][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_164\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[34]_98\(14)
    );
\QDATA_BUFFER_reg[34][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_164\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[34]_98\(15)
    );
\QDATA_BUFFER_reg[34][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_164\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[34]_98\(1)
    );
\QDATA_BUFFER_reg[34][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_164\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[34]_98\(2)
    );
\QDATA_BUFFER_reg[34][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_164\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[34]_98\(3)
    );
\QDATA_BUFFER_reg[34][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_164\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[34]_98\(4)
    );
\QDATA_BUFFER_reg[34][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_164\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[34]_98\(5)
    );
\QDATA_BUFFER_reg[34][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_164\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[34]_98\(6)
    );
\QDATA_BUFFER_reg[34][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_164\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[34]_98\(7)
    );
\QDATA_BUFFER_reg[34][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_164\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[34]_98\(8)
    );
\QDATA_BUFFER_reg[34][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_164\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[34]_98\(9)
    );
\QDATA_BUFFER_reg[35][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_162\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[35]_99\(0)
    );
\QDATA_BUFFER_reg[35][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_162\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[35]_99\(10)
    );
\QDATA_BUFFER_reg[35][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_162\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[35]_99\(11)
    );
\QDATA_BUFFER_reg[35][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_162\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[35]_99\(12)
    );
\QDATA_BUFFER_reg[35][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_162\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[35]_99\(13)
    );
\QDATA_BUFFER_reg[35][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_162\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[35]_99\(14)
    );
\QDATA_BUFFER_reg[35][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_162\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[35]_99\(15)
    );
\QDATA_BUFFER_reg[35][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_162\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[35]_99\(1)
    );
\QDATA_BUFFER_reg[35][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_162\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[35]_99\(2)
    );
\QDATA_BUFFER_reg[35][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_162\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[35]_99\(3)
    );
\QDATA_BUFFER_reg[35][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_162\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[35]_99\(4)
    );
\QDATA_BUFFER_reg[35][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_162\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[35]_99\(5)
    );
\QDATA_BUFFER_reg[35][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_162\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[35]_99\(6)
    );
\QDATA_BUFFER_reg[35][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_162\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[35]_99\(7)
    );
\QDATA_BUFFER_reg[35][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_162\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[35]_99\(8)
    );
\QDATA_BUFFER_reg[35][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_162\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[35]_99\(9)
    );
\QDATA_BUFFER_reg[36][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_163\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[36]_100\(0)
    );
\QDATA_BUFFER_reg[36][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_163\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[36]_100\(10)
    );
\QDATA_BUFFER_reg[36][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_163\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[36]_100\(11)
    );
\QDATA_BUFFER_reg[36][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_163\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[36]_100\(12)
    );
\QDATA_BUFFER_reg[36][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_163\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[36]_100\(13)
    );
\QDATA_BUFFER_reg[36][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_163\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[36]_100\(14)
    );
\QDATA_BUFFER_reg[36][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_163\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[36]_100\(15)
    );
\QDATA_BUFFER_reg[36][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_163\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[36]_100\(1)
    );
\QDATA_BUFFER_reg[36][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_163\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[36]_100\(2)
    );
\QDATA_BUFFER_reg[36][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_163\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[36]_100\(3)
    );
\QDATA_BUFFER_reg[36][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_163\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[36]_100\(4)
    );
\QDATA_BUFFER_reg[36][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_163\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[36]_100\(5)
    );
\QDATA_BUFFER_reg[36][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_163\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[36]_100\(6)
    );
\QDATA_BUFFER_reg[36][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_163\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[36]_100\(7)
    );
\QDATA_BUFFER_reg[36][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_163\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[36]_100\(8)
    );
\QDATA_BUFFER_reg[36][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_163\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[36]_100\(9)
    );
\QDATA_BUFFER_reg[37][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_161\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[37]_101\(0)
    );
\QDATA_BUFFER_reg[37][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_161\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[37]_101\(10)
    );
\QDATA_BUFFER_reg[37][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_161\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[37]_101\(11)
    );
\QDATA_BUFFER_reg[37][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_161\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[37]_101\(12)
    );
\QDATA_BUFFER_reg[37][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_161\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[37]_101\(13)
    );
\QDATA_BUFFER_reg[37][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_161\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[37]_101\(14)
    );
\QDATA_BUFFER_reg[37][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_161\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[37]_101\(15)
    );
\QDATA_BUFFER_reg[37][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_161\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[37]_101\(1)
    );
\QDATA_BUFFER_reg[37][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_161\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[37]_101\(2)
    );
\QDATA_BUFFER_reg[37][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_161\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[37]_101\(3)
    );
\QDATA_BUFFER_reg[37][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_161\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[37]_101\(4)
    );
\QDATA_BUFFER_reg[37][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_161\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[37]_101\(5)
    );
\QDATA_BUFFER_reg[37][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_161\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[37]_101\(6)
    );
\QDATA_BUFFER_reg[37][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_161\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[37]_101\(7)
    );
\QDATA_BUFFER_reg[37][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_161\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[37]_101\(8)
    );
\QDATA_BUFFER_reg[37][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_161\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[37]_101\(9)
    );
\QDATA_BUFFER_reg[38][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_135\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[38]_102\(0)
    );
\QDATA_BUFFER_reg[38][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_135\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[38]_102\(10)
    );
\QDATA_BUFFER_reg[38][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_135\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[38]_102\(11)
    );
\QDATA_BUFFER_reg[38][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_135\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[38]_102\(12)
    );
\QDATA_BUFFER_reg[38][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_135\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[38]_102\(13)
    );
\QDATA_BUFFER_reg[38][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_135\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[38]_102\(14)
    );
\QDATA_BUFFER_reg[38][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_135\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[38]_102\(15)
    );
\QDATA_BUFFER_reg[38][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_135\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[38]_102\(1)
    );
\QDATA_BUFFER_reg[38][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_135\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[38]_102\(2)
    );
\QDATA_BUFFER_reg[38][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_135\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[38]_102\(3)
    );
\QDATA_BUFFER_reg[38][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_135\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[38]_102\(4)
    );
\QDATA_BUFFER_reg[38][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_135\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[38]_102\(5)
    );
\QDATA_BUFFER_reg[38][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_135\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[38]_102\(6)
    );
\QDATA_BUFFER_reg[38][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_135\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[38]_102\(7)
    );
\QDATA_BUFFER_reg[38][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_135\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[38]_102\(8)
    );
\QDATA_BUFFER_reg[38][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_135\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[38]_102\(9)
    );
\QDATA_BUFFER_reg[39][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_134\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[39]_103\(0)
    );
\QDATA_BUFFER_reg[39][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_134\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[39]_103\(10)
    );
\QDATA_BUFFER_reg[39][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_134\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[39]_103\(11)
    );
\QDATA_BUFFER_reg[39][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_134\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[39]_103\(12)
    );
\QDATA_BUFFER_reg[39][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_134\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[39]_103\(13)
    );
\QDATA_BUFFER_reg[39][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_134\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[39]_103\(14)
    );
\QDATA_BUFFER_reg[39][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_134\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[39]_103\(15)
    );
\QDATA_BUFFER_reg[39][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_134\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[39]_103\(1)
    );
\QDATA_BUFFER_reg[39][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_134\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[39]_103\(2)
    );
\QDATA_BUFFER_reg[39][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_134\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[39]_103\(3)
    );
\QDATA_BUFFER_reg[39][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_134\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[39]_103\(4)
    );
\QDATA_BUFFER_reg[39][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_134\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[39]_103\(5)
    );
\QDATA_BUFFER_reg[39][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_134\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[39]_103\(6)
    );
\QDATA_BUFFER_reg[39][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_134\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[39]_103\(7)
    );
\QDATA_BUFFER_reg[39][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_134\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[39]_103\(8)
    );
\QDATA_BUFFER_reg[39][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_134\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[39]_103\(9)
    );
\QDATA_BUFFER_reg[3][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_188\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[3]_67\(0)
    );
\QDATA_BUFFER_reg[3][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_188\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[3]_67\(10)
    );
\QDATA_BUFFER_reg[3][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_188\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[3]_67\(11)
    );
\QDATA_BUFFER_reg[3][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_188\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[3]_67\(12)
    );
\QDATA_BUFFER_reg[3][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_188\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[3]_67\(13)
    );
\QDATA_BUFFER_reg[3][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_188\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[3]_67\(14)
    );
\QDATA_BUFFER_reg[3][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_188\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[3]_67\(15)
    );
\QDATA_BUFFER_reg[3][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_188\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[3]_67\(1)
    );
\QDATA_BUFFER_reg[3][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_188\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[3]_67\(2)
    );
\QDATA_BUFFER_reg[3][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_188\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[3]_67\(3)
    );
\QDATA_BUFFER_reg[3][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_188\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[3]_67\(4)
    );
\QDATA_BUFFER_reg[3][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_188\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[3]_67\(5)
    );
\QDATA_BUFFER_reg[3][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_188\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[3]_67\(6)
    );
\QDATA_BUFFER_reg[3][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_188\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[3]_67\(7)
    );
\QDATA_BUFFER_reg[3][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_188\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[3]_67\(8)
    );
\QDATA_BUFFER_reg[3][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_188\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[3]_67\(9)
    );
\QDATA_BUFFER_reg[40][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_160\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[40]_104\(0)
    );
\QDATA_BUFFER_reg[40][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_160\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[40]_104\(10)
    );
\QDATA_BUFFER_reg[40][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_160\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[40]_104\(11)
    );
\QDATA_BUFFER_reg[40][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_160\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[40]_104\(12)
    );
\QDATA_BUFFER_reg[40][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_160\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[40]_104\(13)
    );
\QDATA_BUFFER_reg[40][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_160\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[40]_104\(14)
    );
\QDATA_BUFFER_reg[40][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_160\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[40]_104\(15)
    );
\QDATA_BUFFER_reg[40][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_160\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[40]_104\(1)
    );
\QDATA_BUFFER_reg[40][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_160\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[40]_104\(2)
    );
\QDATA_BUFFER_reg[40][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_160\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[40]_104\(3)
    );
\QDATA_BUFFER_reg[40][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_160\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[40]_104\(4)
    );
\QDATA_BUFFER_reg[40][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_160\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[40]_104\(5)
    );
\QDATA_BUFFER_reg[40][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_160\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[40]_104\(6)
    );
\QDATA_BUFFER_reg[40][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_160\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[40]_104\(7)
    );
\QDATA_BUFFER_reg[40][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_160\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[40]_104\(8)
    );
\QDATA_BUFFER_reg[40][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_160\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[40]_104\(9)
    );
\QDATA_BUFFER_reg[41][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_128\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[41]_105\(0)
    );
\QDATA_BUFFER_reg[41][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_128\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[41]_105\(10)
    );
\QDATA_BUFFER_reg[41][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_128\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[41]_105\(11)
    );
\QDATA_BUFFER_reg[41][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_128\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[41]_105\(12)
    );
\QDATA_BUFFER_reg[41][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_128\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[41]_105\(13)
    );
\QDATA_BUFFER_reg[41][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_128\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[41]_105\(14)
    );
\QDATA_BUFFER_reg[41][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_128\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[41]_105\(15)
    );
\QDATA_BUFFER_reg[41][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_128\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[41]_105\(1)
    );
\QDATA_BUFFER_reg[41][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_128\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[41]_105\(2)
    );
\QDATA_BUFFER_reg[41][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_128\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[41]_105\(3)
    );
\QDATA_BUFFER_reg[41][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_128\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[41]_105\(4)
    );
\QDATA_BUFFER_reg[41][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_128\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[41]_105\(5)
    );
\QDATA_BUFFER_reg[41][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_128\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[41]_105\(6)
    );
\QDATA_BUFFER_reg[41][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_128\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[41]_105\(7)
    );
\QDATA_BUFFER_reg[41][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_128\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[41]_105\(8)
    );
\QDATA_BUFFER_reg[41][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_128\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[41]_105\(9)
    );
\QDATA_BUFFER_reg[42][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_129\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[42]_106\(0)
    );
\QDATA_BUFFER_reg[42][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_129\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[42]_106\(10)
    );
\QDATA_BUFFER_reg[42][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_129\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[42]_106\(11)
    );
\QDATA_BUFFER_reg[42][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_129\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[42]_106\(12)
    );
\QDATA_BUFFER_reg[42][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_129\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[42]_106\(13)
    );
\QDATA_BUFFER_reg[42][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_129\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[42]_106\(14)
    );
\QDATA_BUFFER_reg[42][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_129\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[42]_106\(15)
    );
\QDATA_BUFFER_reg[42][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_129\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[42]_106\(1)
    );
\QDATA_BUFFER_reg[42][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_129\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[42]_106\(2)
    );
\QDATA_BUFFER_reg[42][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_129\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[42]_106\(3)
    );
\QDATA_BUFFER_reg[42][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_129\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[42]_106\(4)
    );
\QDATA_BUFFER_reg[42][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_129\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[42]_106\(5)
    );
\QDATA_BUFFER_reg[42][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_129\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[42]_106\(6)
    );
\QDATA_BUFFER_reg[42][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_129\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[42]_106\(7)
    );
\QDATA_BUFFER_reg[42][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_129\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[42]_106\(8)
    );
\QDATA_BUFFER_reg[42][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_129\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[42]_106\(9)
    );
\QDATA_BUFFER_reg[43][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_156\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[43]_107\(0)
    );
\QDATA_BUFFER_reg[43][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_156\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[43]_107\(10)
    );
\QDATA_BUFFER_reg[43][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_156\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[43]_107\(11)
    );
\QDATA_BUFFER_reg[43][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_156\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[43]_107\(12)
    );
\QDATA_BUFFER_reg[43][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_156\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[43]_107\(13)
    );
\QDATA_BUFFER_reg[43][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_156\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[43]_107\(14)
    );
\QDATA_BUFFER_reg[43][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_156\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[43]_107\(15)
    );
\QDATA_BUFFER_reg[43][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_156\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[43]_107\(1)
    );
\QDATA_BUFFER_reg[43][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_156\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[43]_107\(2)
    );
\QDATA_BUFFER_reg[43][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_156\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[43]_107\(3)
    );
\QDATA_BUFFER_reg[43][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_156\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[43]_107\(4)
    );
\QDATA_BUFFER_reg[43][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_156\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[43]_107\(5)
    );
\QDATA_BUFFER_reg[43][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_156\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[43]_107\(6)
    );
\QDATA_BUFFER_reg[43][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_156\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[43]_107\(7)
    );
\QDATA_BUFFER_reg[43][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_156\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[43]_107\(8)
    );
\QDATA_BUFFER_reg[43][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_156\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[43]_107\(9)
    );
\QDATA_BUFFER_reg[44][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_159\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[44]_108\(0)
    );
\QDATA_BUFFER_reg[44][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_159\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[44]_108\(10)
    );
\QDATA_BUFFER_reg[44][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_159\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[44]_108\(11)
    );
\QDATA_BUFFER_reg[44][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_159\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[44]_108\(12)
    );
\QDATA_BUFFER_reg[44][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_159\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[44]_108\(13)
    );
\QDATA_BUFFER_reg[44][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_159\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[44]_108\(14)
    );
\QDATA_BUFFER_reg[44][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_159\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[44]_108\(15)
    );
\QDATA_BUFFER_reg[44][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_159\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[44]_108\(1)
    );
\QDATA_BUFFER_reg[44][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_159\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[44]_108\(2)
    );
\QDATA_BUFFER_reg[44][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_159\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[44]_108\(3)
    );
\QDATA_BUFFER_reg[44][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_159\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[44]_108\(4)
    );
\QDATA_BUFFER_reg[44][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_159\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[44]_108\(5)
    );
\QDATA_BUFFER_reg[44][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_159\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[44]_108\(6)
    );
\QDATA_BUFFER_reg[44][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_159\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[44]_108\(7)
    );
\QDATA_BUFFER_reg[44][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_159\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[44]_108\(8)
    );
\QDATA_BUFFER_reg[44][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_159\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[44]_108\(9)
    );
\QDATA_BUFFER_reg[45][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_155\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[45]_109\(0)
    );
\QDATA_BUFFER_reg[45][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_155\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[45]_109\(10)
    );
\QDATA_BUFFER_reg[45][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_155\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[45]_109\(11)
    );
\QDATA_BUFFER_reg[45][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_155\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[45]_109\(12)
    );
\QDATA_BUFFER_reg[45][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_155\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[45]_109\(13)
    );
\QDATA_BUFFER_reg[45][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_155\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[45]_109\(14)
    );
\QDATA_BUFFER_reg[45][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_155\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[45]_109\(15)
    );
\QDATA_BUFFER_reg[45][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_155\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[45]_109\(1)
    );
\QDATA_BUFFER_reg[45][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_155\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[45]_109\(2)
    );
\QDATA_BUFFER_reg[45][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_155\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[45]_109\(3)
    );
\QDATA_BUFFER_reg[45][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_155\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[45]_109\(4)
    );
\QDATA_BUFFER_reg[45][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_155\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[45]_109\(5)
    );
\QDATA_BUFFER_reg[45][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_155\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[45]_109\(6)
    );
\QDATA_BUFFER_reg[45][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_155\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[45]_109\(7)
    );
\QDATA_BUFFER_reg[45][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_155\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[45]_109\(8)
    );
\QDATA_BUFFER_reg[45][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_155\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[45]_109\(9)
    );
\QDATA_BUFFER_reg[46][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_158\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[46]_110\(0)
    );
\QDATA_BUFFER_reg[46][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_158\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[46]_110\(10)
    );
\QDATA_BUFFER_reg[46][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_158\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[46]_110\(11)
    );
\QDATA_BUFFER_reg[46][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_158\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[46]_110\(12)
    );
\QDATA_BUFFER_reg[46][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_158\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[46]_110\(13)
    );
\QDATA_BUFFER_reg[46][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_158\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[46]_110\(14)
    );
\QDATA_BUFFER_reg[46][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_158\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[46]_110\(15)
    );
\QDATA_BUFFER_reg[46][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_158\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[46]_110\(1)
    );
\QDATA_BUFFER_reg[46][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_158\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[46]_110\(2)
    );
\QDATA_BUFFER_reg[46][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_158\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[46]_110\(3)
    );
\QDATA_BUFFER_reg[46][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_158\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[46]_110\(4)
    );
\QDATA_BUFFER_reg[46][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_158\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[46]_110\(5)
    );
\QDATA_BUFFER_reg[46][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_158\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[46]_110\(6)
    );
\QDATA_BUFFER_reg[46][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_158\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[46]_110\(7)
    );
\QDATA_BUFFER_reg[46][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_158\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[46]_110\(8)
    );
\QDATA_BUFFER_reg[46][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_158\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[46]_110\(9)
    );
\QDATA_BUFFER_reg[47][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_157\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[47]_111\(0)
    );
\QDATA_BUFFER_reg[47][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_157\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[47]_111\(10)
    );
\QDATA_BUFFER_reg[47][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_157\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[47]_111\(11)
    );
\QDATA_BUFFER_reg[47][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_157\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[47]_111\(12)
    );
\QDATA_BUFFER_reg[47][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_157\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[47]_111\(13)
    );
\QDATA_BUFFER_reg[47][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_157\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[47]_111\(14)
    );
\QDATA_BUFFER_reg[47][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_157\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[47]_111\(15)
    );
\QDATA_BUFFER_reg[47][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_157\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[47]_111\(1)
    );
\QDATA_BUFFER_reg[47][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_157\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[47]_111\(2)
    );
\QDATA_BUFFER_reg[47][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_157\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[47]_111\(3)
    );
\QDATA_BUFFER_reg[47][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_157\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[47]_111\(4)
    );
\QDATA_BUFFER_reg[47][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_157\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[47]_111\(5)
    );
\QDATA_BUFFER_reg[47][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_157\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[47]_111\(6)
    );
\QDATA_BUFFER_reg[47][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_157\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[47]_111\(7)
    );
\QDATA_BUFFER_reg[47][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_157\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[47]_111\(8)
    );
\QDATA_BUFFER_reg[47][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_157\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[47]_111\(9)
    );
\QDATA_BUFFER_reg[48][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_145\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[48]_112\(0)
    );
\QDATA_BUFFER_reg[48][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_145\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[48]_112\(10)
    );
\QDATA_BUFFER_reg[48][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_145\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[48]_112\(11)
    );
\QDATA_BUFFER_reg[48][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_145\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[48]_112\(12)
    );
\QDATA_BUFFER_reg[48][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_145\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[48]_112\(13)
    );
\QDATA_BUFFER_reg[48][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_145\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[48]_112\(14)
    );
\QDATA_BUFFER_reg[48][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_145\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[48]_112\(15)
    );
\QDATA_BUFFER_reg[48][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_145\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[48]_112\(1)
    );
\QDATA_BUFFER_reg[48][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_145\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[48]_112\(2)
    );
\QDATA_BUFFER_reg[48][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_145\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[48]_112\(3)
    );
\QDATA_BUFFER_reg[48][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_145\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[48]_112\(4)
    );
\QDATA_BUFFER_reg[48][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_145\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[48]_112\(5)
    );
\QDATA_BUFFER_reg[48][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_145\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[48]_112\(6)
    );
\QDATA_BUFFER_reg[48][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_145\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[48]_112\(7)
    );
\QDATA_BUFFER_reg[48][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_145\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[48]_112\(8)
    );
\QDATA_BUFFER_reg[48][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_145\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[48]_112\(9)
    );
\QDATA_BUFFER_reg[49][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_133\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[49]_113\(0)
    );
\QDATA_BUFFER_reg[49][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_133\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[49]_113\(10)
    );
\QDATA_BUFFER_reg[49][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_133\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[49]_113\(11)
    );
\QDATA_BUFFER_reg[49][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_133\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[49]_113\(12)
    );
\QDATA_BUFFER_reg[49][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_133\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[49]_113\(13)
    );
\QDATA_BUFFER_reg[49][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_133\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[49]_113\(14)
    );
\QDATA_BUFFER_reg[49][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_133\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[49]_113\(15)
    );
\QDATA_BUFFER_reg[49][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_133\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[49]_113\(1)
    );
\QDATA_BUFFER_reg[49][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_133\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[49]_113\(2)
    );
\QDATA_BUFFER_reg[49][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_133\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[49]_113\(3)
    );
\QDATA_BUFFER_reg[49][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_133\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[49]_113\(4)
    );
\QDATA_BUFFER_reg[49][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_133\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[49]_113\(5)
    );
\QDATA_BUFFER_reg[49][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_133\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[49]_113\(6)
    );
\QDATA_BUFFER_reg[49][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_133\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[49]_113\(7)
    );
\QDATA_BUFFER_reg[49][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_133\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[49]_113\(8)
    );
\QDATA_BUFFER_reg[49][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_133\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[49]_113\(9)
    );
\QDATA_BUFFER_reg[4][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_139\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[4]_68\(0)
    );
\QDATA_BUFFER_reg[4][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_139\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[4]_68\(10)
    );
\QDATA_BUFFER_reg[4][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_139\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[4]_68\(11)
    );
\QDATA_BUFFER_reg[4][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_139\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[4]_68\(12)
    );
\QDATA_BUFFER_reg[4][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_139\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[4]_68\(13)
    );
\QDATA_BUFFER_reg[4][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_139\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[4]_68\(14)
    );
\QDATA_BUFFER_reg[4][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_139\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[4]_68\(15)
    );
\QDATA_BUFFER_reg[4][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_139\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[4]_68\(1)
    );
\QDATA_BUFFER_reg[4][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_139\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[4]_68\(2)
    );
\QDATA_BUFFER_reg[4][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_139\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[4]_68\(3)
    );
\QDATA_BUFFER_reg[4][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_139\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[4]_68\(4)
    );
\QDATA_BUFFER_reg[4][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_139\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[4]_68\(5)
    );
\QDATA_BUFFER_reg[4][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_139\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[4]_68\(6)
    );
\QDATA_BUFFER_reg[4][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_139\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[4]_68\(7)
    );
\QDATA_BUFFER_reg[4][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_139\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[4]_68\(8)
    );
\QDATA_BUFFER_reg[4][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_139\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[4]_68\(9)
    );
\QDATA_BUFFER_reg[50][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_147\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[50]_114\(0)
    );
\QDATA_BUFFER_reg[50][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_147\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[50]_114\(10)
    );
\QDATA_BUFFER_reg[50][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_147\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[50]_114\(11)
    );
\QDATA_BUFFER_reg[50][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_147\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[50]_114\(12)
    );
\QDATA_BUFFER_reg[50][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_147\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[50]_114\(13)
    );
\QDATA_BUFFER_reg[50][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_147\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[50]_114\(14)
    );
\QDATA_BUFFER_reg[50][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_147\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[50]_114\(15)
    );
\QDATA_BUFFER_reg[50][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_147\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[50]_114\(1)
    );
\QDATA_BUFFER_reg[50][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_147\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[50]_114\(2)
    );
\QDATA_BUFFER_reg[50][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_147\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[50]_114\(3)
    );
\QDATA_BUFFER_reg[50][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_147\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[50]_114\(4)
    );
\QDATA_BUFFER_reg[50][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_147\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[50]_114\(5)
    );
\QDATA_BUFFER_reg[50][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_147\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[50]_114\(6)
    );
\QDATA_BUFFER_reg[50][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_147\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[50]_114\(7)
    );
\QDATA_BUFFER_reg[50][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_147\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[50]_114\(8)
    );
\QDATA_BUFFER_reg[50][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_147\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[50]_114\(9)
    );
\QDATA_BUFFER_reg[51][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_149\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[51]_115\(0)
    );
\QDATA_BUFFER_reg[51][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_149\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[51]_115\(10)
    );
\QDATA_BUFFER_reg[51][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_149\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[51]_115\(11)
    );
\QDATA_BUFFER_reg[51][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_149\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[51]_115\(12)
    );
\QDATA_BUFFER_reg[51][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_149\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[51]_115\(13)
    );
\QDATA_BUFFER_reg[51][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_149\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[51]_115\(14)
    );
\QDATA_BUFFER_reg[51][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_149\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[51]_115\(15)
    );
\QDATA_BUFFER_reg[51][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_149\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[51]_115\(1)
    );
\QDATA_BUFFER_reg[51][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_149\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[51]_115\(2)
    );
\QDATA_BUFFER_reg[51][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_149\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[51]_115\(3)
    );
\QDATA_BUFFER_reg[51][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_149\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[51]_115\(4)
    );
\QDATA_BUFFER_reg[51][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_149\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[51]_115\(5)
    );
\QDATA_BUFFER_reg[51][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_149\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[51]_115\(6)
    );
\QDATA_BUFFER_reg[51][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_149\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[51]_115\(7)
    );
\QDATA_BUFFER_reg[51][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_149\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[51]_115\(8)
    );
\QDATA_BUFFER_reg[51][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_149\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[51]_115\(9)
    );
\QDATA_BUFFER_reg[52][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_151\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[52]_116\(0)
    );
\QDATA_BUFFER_reg[52][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_151\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[52]_116\(10)
    );
\QDATA_BUFFER_reg[52][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_151\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[52]_116\(11)
    );
\QDATA_BUFFER_reg[52][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_151\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[52]_116\(12)
    );
\QDATA_BUFFER_reg[52][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_151\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[52]_116\(13)
    );
\QDATA_BUFFER_reg[52][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_151\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[52]_116\(14)
    );
\QDATA_BUFFER_reg[52][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_151\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[52]_116\(15)
    );
\QDATA_BUFFER_reg[52][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_151\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[52]_116\(1)
    );
\QDATA_BUFFER_reg[52][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_151\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[52]_116\(2)
    );
\QDATA_BUFFER_reg[52][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_151\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[52]_116\(3)
    );
\QDATA_BUFFER_reg[52][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_151\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[52]_116\(4)
    );
\QDATA_BUFFER_reg[52][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_151\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[52]_116\(5)
    );
\QDATA_BUFFER_reg[52][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_151\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[52]_116\(6)
    );
\QDATA_BUFFER_reg[52][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_151\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[52]_116\(7)
    );
\QDATA_BUFFER_reg[52][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_151\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[52]_116\(8)
    );
\QDATA_BUFFER_reg[52][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_151\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[52]_116\(9)
    );
\QDATA_BUFFER_reg[53][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_174\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[53]_117\(0)
    );
\QDATA_BUFFER_reg[53][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_174\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[53]_117\(10)
    );
\QDATA_BUFFER_reg[53][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_174\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[53]_117\(11)
    );
\QDATA_BUFFER_reg[53][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_174\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[53]_117\(12)
    );
\QDATA_BUFFER_reg[53][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_174\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[53]_117\(13)
    );
\QDATA_BUFFER_reg[53][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_174\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[53]_117\(14)
    );
\QDATA_BUFFER_reg[53][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_174\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[53]_117\(15)
    );
\QDATA_BUFFER_reg[53][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_174\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[53]_117\(1)
    );
\QDATA_BUFFER_reg[53][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_174\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[53]_117\(2)
    );
\QDATA_BUFFER_reg[53][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_174\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[53]_117\(3)
    );
\QDATA_BUFFER_reg[53][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_174\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[53]_117\(4)
    );
\QDATA_BUFFER_reg[53][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_174\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[53]_117\(5)
    );
\QDATA_BUFFER_reg[53][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_174\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[53]_117\(6)
    );
\QDATA_BUFFER_reg[53][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_174\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[53]_117\(7)
    );
\QDATA_BUFFER_reg[53][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_174\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[53]_117\(8)
    );
\QDATA_BUFFER_reg[53][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_174\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[53]_117\(9)
    );
\QDATA_BUFFER_reg[54][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_153\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[54]_118\(0)
    );
\QDATA_BUFFER_reg[54][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_153\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[54]_118\(10)
    );
\QDATA_BUFFER_reg[54][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_153\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[54]_118\(11)
    );
\QDATA_BUFFER_reg[54][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_153\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[54]_118\(12)
    );
\QDATA_BUFFER_reg[54][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_153\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[54]_118\(13)
    );
\QDATA_BUFFER_reg[54][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_153\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[54]_118\(14)
    );
\QDATA_BUFFER_reg[54][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_153\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[54]_118\(15)
    );
\QDATA_BUFFER_reg[54][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_153\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[54]_118\(1)
    );
\QDATA_BUFFER_reg[54][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_153\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[54]_118\(2)
    );
\QDATA_BUFFER_reg[54][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_153\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[54]_118\(3)
    );
\QDATA_BUFFER_reg[54][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_153\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[54]_118\(4)
    );
\QDATA_BUFFER_reg[54][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_153\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[54]_118\(5)
    );
\QDATA_BUFFER_reg[54][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_153\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[54]_118\(6)
    );
\QDATA_BUFFER_reg[54][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_153\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[54]_118\(7)
    );
\QDATA_BUFFER_reg[54][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_153\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[54]_118\(8)
    );
\QDATA_BUFFER_reg[54][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_153\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[54]_118\(9)
    );
\QDATA_BUFFER_reg[55][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_132\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[55]_119\(0)
    );
\QDATA_BUFFER_reg[55][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_132\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[55]_119\(10)
    );
\QDATA_BUFFER_reg[55][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_132\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[55]_119\(11)
    );
\QDATA_BUFFER_reg[55][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_132\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[55]_119\(12)
    );
\QDATA_BUFFER_reg[55][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_132\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[55]_119\(13)
    );
\QDATA_BUFFER_reg[55][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_132\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[55]_119\(14)
    );
\QDATA_BUFFER_reg[55][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_132\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[55]_119\(15)
    );
\QDATA_BUFFER_reg[55][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_132\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[55]_119\(1)
    );
\QDATA_BUFFER_reg[55][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_132\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[55]_119\(2)
    );
\QDATA_BUFFER_reg[55][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_132\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[55]_119\(3)
    );
\QDATA_BUFFER_reg[55][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_132\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[55]_119\(4)
    );
\QDATA_BUFFER_reg[55][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_132\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[55]_119\(5)
    );
\QDATA_BUFFER_reg[55][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_132\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[55]_119\(6)
    );
\QDATA_BUFFER_reg[55][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_132\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[55]_119\(7)
    );
\QDATA_BUFFER_reg[55][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_132\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[55]_119\(8)
    );
\QDATA_BUFFER_reg[55][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_132\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[55]_119\(9)
    );
\QDATA_BUFFER_reg[56][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_144\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[56]_120\(0)
    );
\QDATA_BUFFER_reg[56][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_144\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[56]_120\(10)
    );
\QDATA_BUFFER_reg[56][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_144\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[56]_120\(11)
    );
\QDATA_BUFFER_reg[56][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_144\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[56]_120\(12)
    );
\QDATA_BUFFER_reg[56][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_144\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[56]_120\(13)
    );
\QDATA_BUFFER_reg[56][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_144\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[56]_120\(14)
    );
\QDATA_BUFFER_reg[56][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_144\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[56]_120\(15)
    );
\QDATA_BUFFER_reg[56][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_144\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[56]_120\(1)
    );
\QDATA_BUFFER_reg[56][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_144\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[56]_120\(2)
    );
\QDATA_BUFFER_reg[56][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_144\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[56]_120\(3)
    );
\QDATA_BUFFER_reg[56][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_144\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[56]_120\(4)
    );
\QDATA_BUFFER_reg[56][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_144\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[56]_120\(5)
    );
\QDATA_BUFFER_reg[56][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_144\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[56]_120\(6)
    );
\QDATA_BUFFER_reg[56][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_144\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[56]_120\(7)
    );
\QDATA_BUFFER_reg[56][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_144\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[56]_120\(8)
    );
\QDATA_BUFFER_reg[56][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_144\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[56]_120\(9)
    );
\QDATA_BUFFER_reg[57][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_131\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[57]_121\(0)
    );
\QDATA_BUFFER_reg[57][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_131\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[57]_121\(10)
    );
\QDATA_BUFFER_reg[57][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_131\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[57]_121\(11)
    );
\QDATA_BUFFER_reg[57][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_131\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[57]_121\(12)
    );
\QDATA_BUFFER_reg[57][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_131\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[57]_121\(13)
    );
\QDATA_BUFFER_reg[57][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_131\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[57]_121\(14)
    );
\QDATA_BUFFER_reg[57][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_131\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[57]_121\(15)
    );
\QDATA_BUFFER_reg[57][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_131\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[57]_121\(1)
    );
\QDATA_BUFFER_reg[57][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_131\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[57]_121\(2)
    );
\QDATA_BUFFER_reg[57][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_131\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[57]_121\(3)
    );
\QDATA_BUFFER_reg[57][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_131\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[57]_121\(4)
    );
\QDATA_BUFFER_reg[57][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_131\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[57]_121\(5)
    );
\QDATA_BUFFER_reg[57][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_131\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[57]_121\(6)
    );
\QDATA_BUFFER_reg[57][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_131\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[57]_121\(7)
    );
\QDATA_BUFFER_reg[57][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_131\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[57]_121\(8)
    );
\QDATA_BUFFER_reg[57][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_131\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[57]_121\(9)
    );
\QDATA_BUFFER_reg[58][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_146\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[58]_122\(0)
    );
\QDATA_BUFFER_reg[58][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_146\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[58]_122\(10)
    );
\QDATA_BUFFER_reg[58][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_146\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[58]_122\(11)
    );
\QDATA_BUFFER_reg[58][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_146\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[58]_122\(12)
    );
\QDATA_BUFFER_reg[58][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_146\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[58]_122\(13)
    );
\QDATA_BUFFER_reg[58][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_146\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[58]_122\(14)
    );
\QDATA_BUFFER_reg[58][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_146\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[58]_122\(15)
    );
\QDATA_BUFFER_reg[58][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_146\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[58]_122\(1)
    );
\QDATA_BUFFER_reg[58][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_146\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[58]_122\(2)
    );
\QDATA_BUFFER_reg[58][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_146\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[58]_122\(3)
    );
\QDATA_BUFFER_reg[58][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_146\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[58]_122\(4)
    );
\QDATA_BUFFER_reg[58][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_146\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[58]_122\(5)
    );
\QDATA_BUFFER_reg[58][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_146\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[58]_122\(6)
    );
\QDATA_BUFFER_reg[58][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_146\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[58]_122\(7)
    );
\QDATA_BUFFER_reg[58][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_146\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[58]_122\(8)
    );
\QDATA_BUFFER_reg[58][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_146\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[58]_122\(9)
    );
\QDATA_BUFFER_reg[59][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_148\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[59]_123\(0)
    );
\QDATA_BUFFER_reg[59][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_148\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[59]_123\(10)
    );
\QDATA_BUFFER_reg[59][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_148\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[59]_123\(11)
    );
\QDATA_BUFFER_reg[59][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_148\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[59]_123\(12)
    );
\QDATA_BUFFER_reg[59][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_148\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[59]_123\(13)
    );
\QDATA_BUFFER_reg[59][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_148\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[59]_123\(14)
    );
\QDATA_BUFFER_reg[59][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_148\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[59]_123\(15)
    );
\QDATA_BUFFER_reg[59][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_148\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[59]_123\(1)
    );
\QDATA_BUFFER_reg[59][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_148\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[59]_123\(2)
    );
\QDATA_BUFFER_reg[59][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_148\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[59]_123\(3)
    );
\QDATA_BUFFER_reg[59][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_148\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[59]_123\(4)
    );
\QDATA_BUFFER_reg[59][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_148\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[59]_123\(5)
    );
\QDATA_BUFFER_reg[59][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_148\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[59]_123\(6)
    );
\QDATA_BUFFER_reg[59][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_148\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[59]_123\(7)
    );
\QDATA_BUFFER_reg[59][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_148\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[59]_123\(8)
    );
\QDATA_BUFFER_reg[59][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_148\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[59]_123\(9)
    );
\QDATA_BUFFER_reg[5][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_187\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[5]_69\(0)
    );
\QDATA_BUFFER_reg[5][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_187\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[5]_69\(10)
    );
\QDATA_BUFFER_reg[5][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_187\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[5]_69\(11)
    );
\QDATA_BUFFER_reg[5][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_187\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[5]_69\(12)
    );
\QDATA_BUFFER_reg[5][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_187\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[5]_69\(13)
    );
\QDATA_BUFFER_reg[5][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_187\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[5]_69\(14)
    );
\QDATA_BUFFER_reg[5][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_187\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[5]_69\(15)
    );
\QDATA_BUFFER_reg[5][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_187\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[5]_69\(1)
    );
\QDATA_BUFFER_reg[5][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_187\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[5]_69\(2)
    );
\QDATA_BUFFER_reg[5][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_187\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[5]_69\(3)
    );
\QDATA_BUFFER_reg[5][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_187\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[5]_69\(4)
    );
\QDATA_BUFFER_reg[5][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_187\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[5]_69\(5)
    );
\QDATA_BUFFER_reg[5][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_187\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[5]_69\(6)
    );
\QDATA_BUFFER_reg[5][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_187\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[5]_69\(7)
    );
\QDATA_BUFFER_reg[5][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_187\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[5]_69\(8)
    );
\QDATA_BUFFER_reg[5][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_187\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[5]_69\(9)
    );
\QDATA_BUFFER_reg[60][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_150\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[60]_124\(0)
    );
\QDATA_BUFFER_reg[60][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_150\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[60]_124\(10)
    );
\QDATA_BUFFER_reg[60][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_150\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[60]_124\(11)
    );
\QDATA_BUFFER_reg[60][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_150\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[60]_124\(12)
    );
\QDATA_BUFFER_reg[60][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_150\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[60]_124\(13)
    );
\QDATA_BUFFER_reg[60][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_150\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[60]_124\(14)
    );
\QDATA_BUFFER_reg[60][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_150\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[60]_124\(15)
    );
\QDATA_BUFFER_reg[60][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_150\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[60]_124\(1)
    );
\QDATA_BUFFER_reg[60][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_150\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[60]_124\(2)
    );
\QDATA_BUFFER_reg[60][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_150\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[60]_124\(3)
    );
\QDATA_BUFFER_reg[60][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_150\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[60]_124\(4)
    );
\QDATA_BUFFER_reg[60][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_150\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[60]_124\(5)
    );
\QDATA_BUFFER_reg[60][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_150\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[60]_124\(6)
    );
\QDATA_BUFFER_reg[60][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_150\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[60]_124\(7)
    );
\QDATA_BUFFER_reg[60][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_150\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[60]_124\(8)
    );
\QDATA_BUFFER_reg[60][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_150\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[60]_124\(9)
    );
\QDATA_BUFFER_reg[61][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_130\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[61]_125\(0)
    );
\QDATA_BUFFER_reg[61][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_130\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[61]_125\(10)
    );
\QDATA_BUFFER_reg[61][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_130\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[61]_125\(11)
    );
\QDATA_BUFFER_reg[61][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_130\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[61]_125\(12)
    );
\QDATA_BUFFER_reg[61][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_130\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[61]_125\(13)
    );
\QDATA_BUFFER_reg[61][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_130\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[61]_125\(14)
    );
\QDATA_BUFFER_reg[61][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_130\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[61]_125\(15)
    );
\QDATA_BUFFER_reg[61][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_130\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[61]_125\(1)
    );
\QDATA_BUFFER_reg[61][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_130\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[61]_125\(2)
    );
\QDATA_BUFFER_reg[61][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_130\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[61]_125\(3)
    );
\QDATA_BUFFER_reg[61][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_130\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[61]_125\(4)
    );
\QDATA_BUFFER_reg[61][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_130\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[61]_125\(5)
    );
\QDATA_BUFFER_reg[61][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_130\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[61]_125\(6)
    );
\QDATA_BUFFER_reg[61][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_130\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[61]_125\(7)
    );
\QDATA_BUFFER_reg[61][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_130\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[61]_125\(8)
    );
\QDATA_BUFFER_reg[61][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_130\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[61]_125\(9)
    );
\QDATA_BUFFER_reg[62][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_152\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[62]_126\(0)
    );
\QDATA_BUFFER_reg[62][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_152\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[62]_126\(10)
    );
\QDATA_BUFFER_reg[62][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_152\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[62]_126\(11)
    );
\QDATA_BUFFER_reg[62][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_152\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[62]_126\(12)
    );
\QDATA_BUFFER_reg[62][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_152\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[62]_126\(13)
    );
\QDATA_BUFFER_reg[62][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_152\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[62]_126\(14)
    );
\QDATA_BUFFER_reg[62][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_152\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[62]_126\(15)
    );
\QDATA_BUFFER_reg[62][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_152\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[62]_126\(1)
    );
\QDATA_BUFFER_reg[62][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_152\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[62]_126\(2)
    );
\QDATA_BUFFER_reg[62][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_152\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[62]_126\(3)
    );
\QDATA_BUFFER_reg[62][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_152\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[62]_126\(4)
    );
\QDATA_BUFFER_reg[62][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_152\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[62]_126\(5)
    );
\QDATA_BUFFER_reg[62][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_152\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[62]_126\(6)
    );
\QDATA_BUFFER_reg[62][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_152\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[62]_126\(7)
    );
\QDATA_BUFFER_reg[62][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_152\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[62]_126\(8)
    );
\QDATA_BUFFER_reg[62][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_152\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[62]_126\(9)
    );
\QDATA_BUFFER_reg[63][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_154\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[63]_127\(0)
    );
\QDATA_BUFFER_reg[63][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_154\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[63]_127\(10)
    );
\QDATA_BUFFER_reg[63][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_154\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[63]_127\(11)
    );
\QDATA_BUFFER_reg[63][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_154\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[63]_127\(12)
    );
\QDATA_BUFFER_reg[63][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_154\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[63]_127\(13)
    );
\QDATA_BUFFER_reg[63][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_154\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[63]_127\(14)
    );
\QDATA_BUFFER_reg[63][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_154\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[63]_127\(15)
    );
\QDATA_BUFFER_reg[63][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_154\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[63]_127\(1)
    );
\QDATA_BUFFER_reg[63][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_154\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[63]_127\(2)
    );
\QDATA_BUFFER_reg[63][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_154\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[63]_127\(3)
    );
\QDATA_BUFFER_reg[63][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_154\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[63]_127\(4)
    );
\QDATA_BUFFER_reg[63][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_154\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[63]_127\(5)
    );
\QDATA_BUFFER_reg[63][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_154\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[63]_127\(6)
    );
\QDATA_BUFFER_reg[63][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_154\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[63]_127\(7)
    );
\QDATA_BUFFER_reg[63][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_154\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[63]_127\(8)
    );
\QDATA_BUFFER_reg[63][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_154\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[63]_127\(9)
    );
\QDATA_BUFFER_reg[6][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[6]_70\(0)
    );
\QDATA_BUFFER_reg[6][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[6]_70\(10)
    );
\QDATA_BUFFER_reg[6][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[6]_70\(11)
    );
\QDATA_BUFFER_reg[6][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[6]_70\(12)
    );
\QDATA_BUFFER_reg[6][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[6]_70\(13)
    );
\QDATA_BUFFER_reg[6][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[6]_70\(14)
    );
\QDATA_BUFFER_reg[6][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[6]_70\(15)
    );
\QDATA_BUFFER_reg[6][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[6]_70\(1)
    );
\QDATA_BUFFER_reg[6][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[6]_70\(2)
    );
\QDATA_BUFFER_reg[6][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[6]_70\(3)
    );
\QDATA_BUFFER_reg[6][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[6]_70\(4)
    );
\QDATA_BUFFER_reg[6][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[6]_70\(5)
    );
\QDATA_BUFFER_reg[6][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[6]_70\(6)
    );
\QDATA_BUFFER_reg[6][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[6]_70\(7)
    );
\QDATA_BUFFER_reg[6][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[6]_70\(8)
    );
\QDATA_BUFFER_reg[6][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6][15]_i_1_n_0\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[6]_70\(9)
    );
\QDATA_BUFFER_reg[7][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_186\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[7]_71\(0)
    );
\QDATA_BUFFER_reg[7][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_186\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[7]_71\(10)
    );
\QDATA_BUFFER_reg[7][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_186\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[7]_71\(11)
    );
\QDATA_BUFFER_reg[7][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_186\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[7]_71\(12)
    );
\QDATA_BUFFER_reg[7][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_186\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[7]_71\(13)
    );
\QDATA_BUFFER_reg[7][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_186\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[7]_71\(14)
    );
\QDATA_BUFFER_reg[7][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_186\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[7]_71\(15)
    );
\QDATA_BUFFER_reg[7][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_186\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[7]_71\(1)
    );
\QDATA_BUFFER_reg[7][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_186\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[7]_71\(2)
    );
\QDATA_BUFFER_reg[7][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_186\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[7]_71\(3)
    );
\QDATA_BUFFER_reg[7][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_186\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[7]_71\(4)
    );
\QDATA_BUFFER_reg[7][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_186\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[7]_71\(5)
    );
\QDATA_BUFFER_reg[7][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_186\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[7]_71\(6)
    );
\QDATA_BUFFER_reg[7][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_186\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[7]_71\(7)
    );
\QDATA_BUFFER_reg[7][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_186\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[7]_71\(8)
    );
\QDATA_BUFFER_reg[7][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_186\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[7]_71\(9)
    );
\QDATA_BUFFER_reg[8][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_138\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[8]_72\(0)
    );
\QDATA_BUFFER_reg[8][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_138\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[8]_72\(10)
    );
\QDATA_BUFFER_reg[8][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_138\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[8]_72\(11)
    );
\QDATA_BUFFER_reg[8][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_138\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[8]_72\(12)
    );
\QDATA_BUFFER_reg[8][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_138\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[8]_72\(13)
    );
\QDATA_BUFFER_reg[8][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_138\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[8]_72\(14)
    );
\QDATA_BUFFER_reg[8][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_138\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[8]_72\(15)
    );
\QDATA_BUFFER_reg[8][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_138\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[8]_72\(1)
    );
\QDATA_BUFFER_reg[8][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_138\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[8]_72\(2)
    );
\QDATA_BUFFER_reg[8][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_138\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[8]_72\(3)
    );
\QDATA_BUFFER_reg[8][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_138\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[8]_72\(4)
    );
\QDATA_BUFFER_reg[8][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_138\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[8]_72\(5)
    );
\QDATA_BUFFER_reg[8][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_138\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[8]_72\(6)
    );
\QDATA_BUFFER_reg[8][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_138\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[8]_72\(7)
    );
\QDATA_BUFFER_reg[8][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_138\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[8]_72\(8)
    );
\QDATA_BUFFER_reg[8][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_138\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[8]_72\(9)
    );
\QDATA_BUFFER_reg[9][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_185\,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[9]_73\(0)
    );
\QDATA_BUFFER_reg[9][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_185\,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[9]_73\(10)
    );
\QDATA_BUFFER_reg[9][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_185\,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[9]_73\(11)
    );
\QDATA_BUFFER_reg[9][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_185\,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[9]_73\(12)
    );
\QDATA_BUFFER_reg[9][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_185\,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[9]_73\(13)
    );
\QDATA_BUFFER_reg[9][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_185\,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[9]_73\(14)
    );
\QDATA_BUFFER_reg[9][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_185\,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[9]_73\(15)
    );
\QDATA_BUFFER_reg[9][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_185\,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[9]_73\(1)
    );
\QDATA_BUFFER_reg[9][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_185\,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[9]_73\(2)
    );
\QDATA_BUFFER_reg[9][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_185\,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[9]_73\(3)
    );
\QDATA_BUFFER_reg[9][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_185\,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[9]_73\(4)
    );
\QDATA_BUFFER_reg[9][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_185\,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[9]_73\(5)
    );
\QDATA_BUFFER_reg[9][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_185\,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[9]_73\(6)
    );
\QDATA_BUFFER_reg[9][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_185\,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[9]_73\(7)
    );
\QDATA_BUFFER_reg[9][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_185\,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[9]_73\(8)
    );
\QDATA_BUFFER_reg[9][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_185\,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[9]_73\(9)
    );
\S_AXIS_DATA_tdata[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[0]_0\(0),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[0]_i_2_n_0\,
      O => p_0_in(0)
    );
\S_AXIS_DATA_tdata[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[51]_51\(0),
      I1 => \IDATA_BUFFER_reg[50]_50\(0),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[49]_49\(0),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[48]_48\(0),
      O => \S_AXIS_DATA_tdata[0]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[55]_55\(0),
      I1 => \IDATA_BUFFER_reg[54]_54\(0),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[53]_53\(0),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[52]_52\(0),
      O => \S_AXIS_DATA_tdata[0]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[59]_59\(0),
      I1 => \IDATA_BUFFER_reg[58]_58\(0),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[57]_57\(0),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[56]_56\(0),
      O => \S_AXIS_DATA_tdata[0]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[63]_63\(0),
      I1 => \IDATA_BUFFER_reg[62]_62\(0),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[61]_61\(0),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[60]_60\(0),
      O => \S_AXIS_DATA_tdata[0]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[35]_35\(0),
      I1 => \IDATA_BUFFER_reg[34]_34\(0),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[33]_33\(0),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[32]_32\(0),
      O => \S_AXIS_DATA_tdata[0]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[0]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[0]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[0]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[0]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[0]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[39]_39\(0),
      I1 => \IDATA_BUFFER_reg[38]_38\(0),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[37]_37\(0),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[36]_36\(0),
      O => \S_AXIS_DATA_tdata[0]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[43]_43\(0),
      I1 => \IDATA_BUFFER_reg[42]_42\(0),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[41]_41\(0),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[40]_40\(0),
      O => \S_AXIS_DATA_tdata[0]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[47]_47\(0),
      I1 => \IDATA_BUFFER_reg[46]_46\(0),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[45]_45\(0),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[44]_44\(0),
      O => \S_AXIS_DATA_tdata[0]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[19]_19\(0),
      I1 => \IDATA_BUFFER_reg[18]_18\(0),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[17]_17\(0),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[16]_16\(0),
      O => \S_AXIS_DATA_tdata[0]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[23]_23\(0),
      I1 => \IDATA_BUFFER_reg[22]_22\(0),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[21]_21\(0),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[20]_20\(0),
      O => \S_AXIS_DATA_tdata[0]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[27]_27\(0),
      I1 => \IDATA_BUFFER_reg[26]_26\(0),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[25]_25\(0),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[24]_24\(0),
      O => \S_AXIS_DATA_tdata[0]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[31]_31\(0),
      I1 => \IDATA_BUFFER_reg[30]_30\(0),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[29]_29\(0),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[28]_28\(0),
      O => \S_AXIS_DATA_tdata[0]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[3]_3\(0),
      I1 => \IDATA_BUFFER_reg[2]_2\(0),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[1]_1\(0),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[0]_0\(0),
      O => \S_AXIS_DATA_tdata[0]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[7]_7\(0),
      I1 => \IDATA_BUFFER_reg[6]_6\(0),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[5]_5\(0),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[4]_4\(0),
      O => \S_AXIS_DATA_tdata[0]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[11]_11\(0),
      I1 => \IDATA_BUFFER_reg[10]_10\(0),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[9]_9\(0),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[8]_8\(0),
      O => \S_AXIS_DATA_tdata[0]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[15]_15\(0),
      I1 => \IDATA_BUFFER_reg[14]_14\(0),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[13]_13\(0),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[12]_12\(0),
      O => \S_AXIS_DATA_tdata[0]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[0]_0\(10),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[10]_i_2_n_0\,
      O => p_0_in(10)
    );
\S_AXIS_DATA_tdata[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[51]_51\(10),
      I1 => \IDATA_BUFFER_reg[50]_50\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[49]_49\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[48]_48\(10),
      O => \S_AXIS_DATA_tdata[10]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[55]_55\(10),
      I1 => \IDATA_BUFFER_reg[54]_54\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[53]_53\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[52]_52\(10),
      O => \S_AXIS_DATA_tdata[10]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[59]_59\(10),
      I1 => \IDATA_BUFFER_reg[58]_58\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[57]_57\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[56]_56\(10),
      O => \S_AXIS_DATA_tdata[10]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[63]_63\(10),
      I1 => \IDATA_BUFFER_reg[62]_62\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[61]_61\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[60]_60\(10),
      O => \S_AXIS_DATA_tdata[10]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[35]_35\(10),
      I1 => \IDATA_BUFFER_reg[34]_34\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[33]_33\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[32]_32\(10),
      O => \S_AXIS_DATA_tdata[10]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[10]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[10]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[10]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[10]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[10]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[39]_39\(10),
      I1 => \IDATA_BUFFER_reg[38]_38\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[37]_37\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[36]_36\(10),
      O => \S_AXIS_DATA_tdata[10]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[43]_43\(10),
      I1 => \IDATA_BUFFER_reg[42]_42\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[41]_41\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[40]_40\(10),
      O => \S_AXIS_DATA_tdata[10]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[10]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[47]_47\(10),
      I1 => \IDATA_BUFFER_reg[46]_46\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[45]_45\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[44]_44\(10),
      O => \S_AXIS_DATA_tdata[10]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[19]_19\(10),
      I1 => \IDATA_BUFFER_reg[18]_18\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[17]_17\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[16]_16\(10),
      O => \S_AXIS_DATA_tdata[10]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[23]_23\(10),
      I1 => \IDATA_BUFFER_reg[22]_22\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[21]_21\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[20]_20\(10),
      O => \S_AXIS_DATA_tdata[10]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[10]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[27]_27\(10),
      I1 => \IDATA_BUFFER_reg[26]_26\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[25]_25\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[24]_24\(10),
      O => \S_AXIS_DATA_tdata[10]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[10]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[31]_31\(10),
      I1 => \IDATA_BUFFER_reg[30]_30\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[29]_29\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[28]_28\(10),
      O => \S_AXIS_DATA_tdata[10]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[10]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[3]_3\(10),
      I1 => \IDATA_BUFFER_reg[2]_2\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[1]_1\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[0]_0\(10),
      O => \S_AXIS_DATA_tdata[10]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[10]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[7]_7\(10),
      I1 => \IDATA_BUFFER_reg[6]_6\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[5]_5\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[4]_4\(10),
      O => \S_AXIS_DATA_tdata[10]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[10]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[11]_11\(10),
      I1 => \IDATA_BUFFER_reg[10]_10\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[9]_9\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[8]_8\(10),
      O => \S_AXIS_DATA_tdata[10]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[10]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[15]_15\(10),
      I1 => \IDATA_BUFFER_reg[14]_14\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[13]_13\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[12]_12\(10),
      O => \S_AXIS_DATA_tdata[10]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[0]_0\(11),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[11]_i_2_n_0\,
      O => p_0_in(11)
    );
\S_AXIS_DATA_tdata[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[51]_51\(11),
      I1 => \IDATA_BUFFER_reg[50]_50\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[49]_49\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[48]_48\(11),
      O => \S_AXIS_DATA_tdata[11]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[11]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[55]_55\(11),
      I1 => \IDATA_BUFFER_reg[54]_54\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[53]_53\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[52]_52\(11),
      O => \S_AXIS_DATA_tdata[11]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[11]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[59]_59\(11),
      I1 => \IDATA_BUFFER_reg[58]_58\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[57]_57\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[56]_56\(11),
      O => \S_AXIS_DATA_tdata[11]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[11]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[63]_63\(11),
      I1 => \IDATA_BUFFER_reg[62]_62\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[61]_61\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[60]_60\(11),
      O => \S_AXIS_DATA_tdata[11]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[11]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[35]_35\(11),
      I1 => \IDATA_BUFFER_reg[34]_34\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[33]_33\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[32]_32\(11),
      O => \S_AXIS_DATA_tdata[11]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[11]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[11]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[11]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[11]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[11]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[11]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[39]_39\(11),
      I1 => \IDATA_BUFFER_reg[38]_38\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[37]_37\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[36]_36\(11),
      O => \S_AXIS_DATA_tdata[11]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[11]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[43]_43\(11),
      I1 => \IDATA_BUFFER_reg[42]_42\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[41]_41\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[40]_40\(11),
      O => \S_AXIS_DATA_tdata[11]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[11]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[47]_47\(11),
      I1 => \IDATA_BUFFER_reg[46]_46\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[45]_45\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[44]_44\(11),
      O => \S_AXIS_DATA_tdata[11]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[11]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[19]_19\(11),
      I1 => \IDATA_BUFFER_reg[18]_18\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[17]_17\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[16]_16\(11),
      O => \S_AXIS_DATA_tdata[11]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[11]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[23]_23\(11),
      I1 => \IDATA_BUFFER_reg[22]_22\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[21]_21\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[20]_20\(11),
      O => \S_AXIS_DATA_tdata[11]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[11]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[27]_27\(11),
      I1 => \IDATA_BUFFER_reg[26]_26\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[25]_25\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[24]_24\(11),
      O => \S_AXIS_DATA_tdata[11]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[11]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[31]_31\(11),
      I1 => \IDATA_BUFFER_reg[30]_30\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[29]_29\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[28]_28\(11),
      O => \S_AXIS_DATA_tdata[11]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[11]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[3]_3\(11),
      I1 => \IDATA_BUFFER_reg[2]_2\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[1]_1\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[0]_0\(11),
      O => \S_AXIS_DATA_tdata[11]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[11]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[7]_7\(11),
      I1 => \IDATA_BUFFER_reg[6]_6\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[5]_5\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[4]_4\(11),
      O => \S_AXIS_DATA_tdata[11]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[11]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[11]_11\(11),
      I1 => \IDATA_BUFFER_reg[10]_10\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[9]_9\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[8]_8\(11),
      O => \S_AXIS_DATA_tdata[11]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[11]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[15]_15\(11),
      I1 => \IDATA_BUFFER_reg[14]_14\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[13]_13\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[12]_12\(11),
      O => \S_AXIS_DATA_tdata[11]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[0]_0\(12),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[12]_i_2_n_0\,
      O => p_0_in(12)
    );
\S_AXIS_DATA_tdata[12]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[51]_51\(12),
      I1 => \IDATA_BUFFER_reg[50]_50\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[49]_49\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[48]_48\(12),
      O => \S_AXIS_DATA_tdata[12]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[12]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[55]_55\(12),
      I1 => \IDATA_BUFFER_reg[54]_54\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[53]_53\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[52]_52\(12),
      O => \S_AXIS_DATA_tdata[12]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[12]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[59]_59\(12),
      I1 => \IDATA_BUFFER_reg[58]_58\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[57]_57\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[56]_56\(12),
      O => \S_AXIS_DATA_tdata[12]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[12]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[63]_63\(12),
      I1 => \IDATA_BUFFER_reg[62]_62\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[61]_61\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[60]_60\(12),
      O => \S_AXIS_DATA_tdata[12]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[12]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[35]_35\(12),
      I1 => \IDATA_BUFFER_reg[34]_34\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[33]_33\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[32]_32\(12),
      O => \S_AXIS_DATA_tdata[12]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[12]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[12]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[12]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[12]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[12]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[12]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[39]_39\(12),
      I1 => \IDATA_BUFFER_reg[38]_38\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[37]_37\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[36]_36\(12),
      O => \S_AXIS_DATA_tdata[12]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[12]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[43]_43\(12),
      I1 => \IDATA_BUFFER_reg[42]_42\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[41]_41\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[40]_40\(12),
      O => \S_AXIS_DATA_tdata[12]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[12]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[47]_47\(12),
      I1 => \IDATA_BUFFER_reg[46]_46\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[45]_45\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[44]_44\(12),
      O => \S_AXIS_DATA_tdata[12]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[12]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[19]_19\(12),
      I1 => \IDATA_BUFFER_reg[18]_18\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[17]_17\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[16]_16\(12),
      O => \S_AXIS_DATA_tdata[12]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[12]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[23]_23\(12),
      I1 => \IDATA_BUFFER_reg[22]_22\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[21]_21\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[20]_20\(12),
      O => \S_AXIS_DATA_tdata[12]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[12]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[27]_27\(12),
      I1 => \IDATA_BUFFER_reg[26]_26\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[25]_25\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[24]_24\(12),
      O => \S_AXIS_DATA_tdata[12]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[12]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[31]_31\(12),
      I1 => \IDATA_BUFFER_reg[30]_30\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[29]_29\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[28]_28\(12),
      O => \S_AXIS_DATA_tdata[12]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[12]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[3]_3\(12),
      I1 => \IDATA_BUFFER_reg[2]_2\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[1]_1\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[0]_0\(12),
      O => \S_AXIS_DATA_tdata[12]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[12]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[7]_7\(12),
      I1 => \IDATA_BUFFER_reg[6]_6\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[5]_5\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[4]_4\(12),
      O => \S_AXIS_DATA_tdata[12]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[12]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[11]_11\(12),
      I1 => \IDATA_BUFFER_reg[10]_10\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[9]_9\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[8]_8\(12),
      O => \S_AXIS_DATA_tdata[12]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[12]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[15]_15\(12),
      I1 => \IDATA_BUFFER_reg[14]_14\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[13]_13\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[12]_12\(12),
      O => \S_AXIS_DATA_tdata[12]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[0]_0\(13),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[13]_i_2_n_0\,
      O => p_0_in(13)
    );
\S_AXIS_DATA_tdata[13]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[51]_51\(13),
      I1 => \IDATA_BUFFER_reg[50]_50\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[49]_49\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[48]_48\(13),
      O => \S_AXIS_DATA_tdata[13]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[13]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[55]_55\(13),
      I1 => \IDATA_BUFFER_reg[54]_54\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[53]_53\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[52]_52\(13),
      O => \S_AXIS_DATA_tdata[13]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[13]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[59]_59\(13),
      I1 => \IDATA_BUFFER_reg[58]_58\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[57]_57\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[56]_56\(13),
      O => \S_AXIS_DATA_tdata[13]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[13]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[63]_63\(13),
      I1 => \IDATA_BUFFER_reg[62]_62\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[61]_61\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[60]_60\(13),
      O => \S_AXIS_DATA_tdata[13]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[13]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[35]_35\(13),
      I1 => \IDATA_BUFFER_reg[34]_34\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[33]_33\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[32]_32\(13),
      O => \S_AXIS_DATA_tdata[13]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[13]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[13]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[13]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[13]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[13]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[13]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[39]_39\(13),
      I1 => \IDATA_BUFFER_reg[38]_38\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[37]_37\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[36]_36\(13),
      O => \S_AXIS_DATA_tdata[13]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[13]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[43]_43\(13),
      I1 => \IDATA_BUFFER_reg[42]_42\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[41]_41\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[40]_40\(13),
      O => \S_AXIS_DATA_tdata[13]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[13]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[47]_47\(13),
      I1 => \IDATA_BUFFER_reg[46]_46\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[45]_45\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[44]_44\(13),
      O => \S_AXIS_DATA_tdata[13]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[13]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[19]_19\(13),
      I1 => \IDATA_BUFFER_reg[18]_18\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[17]_17\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[16]_16\(13),
      O => \S_AXIS_DATA_tdata[13]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[13]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[23]_23\(13),
      I1 => \IDATA_BUFFER_reg[22]_22\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[21]_21\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[20]_20\(13),
      O => \S_AXIS_DATA_tdata[13]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[13]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[27]_27\(13),
      I1 => \IDATA_BUFFER_reg[26]_26\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[25]_25\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[24]_24\(13),
      O => \S_AXIS_DATA_tdata[13]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[13]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[31]_31\(13),
      I1 => \IDATA_BUFFER_reg[30]_30\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[29]_29\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[28]_28\(13),
      O => \S_AXIS_DATA_tdata[13]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[13]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[3]_3\(13),
      I1 => \IDATA_BUFFER_reg[2]_2\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[1]_1\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[0]_0\(13),
      O => \S_AXIS_DATA_tdata[13]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[13]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[7]_7\(13),
      I1 => \IDATA_BUFFER_reg[6]_6\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[5]_5\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[4]_4\(13),
      O => \S_AXIS_DATA_tdata[13]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[13]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[11]_11\(13),
      I1 => \IDATA_BUFFER_reg[10]_10\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[9]_9\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[8]_8\(13),
      O => \S_AXIS_DATA_tdata[13]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[13]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[15]_15\(13),
      I1 => \IDATA_BUFFER_reg[14]_14\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[13]_13\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[12]_12\(13),
      O => \S_AXIS_DATA_tdata[13]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[0]_0\(14),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[14]_i_2_n_0\,
      O => p_0_in(14)
    );
\S_AXIS_DATA_tdata[14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[51]_51\(14),
      I1 => \IDATA_BUFFER_reg[50]_50\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[49]_49\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[48]_48\(14),
      O => \S_AXIS_DATA_tdata[14]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[55]_55\(14),
      I1 => \IDATA_BUFFER_reg[54]_54\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[53]_53\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[52]_52\(14),
      O => \S_AXIS_DATA_tdata[14]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[59]_59\(14),
      I1 => \IDATA_BUFFER_reg[58]_58\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[57]_57\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[56]_56\(14),
      O => \S_AXIS_DATA_tdata[14]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[63]_63\(14),
      I1 => \IDATA_BUFFER_reg[62]_62\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[61]_61\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[60]_60\(14),
      O => \S_AXIS_DATA_tdata[14]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[35]_35\(14),
      I1 => \IDATA_BUFFER_reg[34]_34\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[33]_33\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[32]_32\(14),
      O => \S_AXIS_DATA_tdata[14]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[14]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[14]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[14]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[14]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[14]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[39]_39\(14),
      I1 => \IDATA_BUFFER_reg[38]_38\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[37]_37\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[36]_36\(14),
      O => \S_AXIS_DATA_tdata[14]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[43]_43\(14),
      I1 => \IDATA_BUFFER_reg[42]_42\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[41]_41\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[40]_40\(14),
      O => \S_AXIS_DATA_tdata[14]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[14]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[47]_47\(14),
      I1 => \IDATA_BUFFER_reg[46]_46\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[45]_45\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[44]_44\(14),
      O => \S_AXIS_DATA_tdata[14]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[14]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[19]_19\(14),
      I1 => \IDATA_BUFFER_reg[18]_18\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[17]_17\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[16]_16\(14),
      O => \S_AXIS_DATA_tdata[14]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[14]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[23]_23\(14),
      I1 => \IDATA_BUFFER_reg[22]_22\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[21]_21\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[20]_20\(14),
      O => \S_AXIS_DATA_tdata[14]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[14]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[27]_27\(14),
      I1 => \IDATA_BUFFER_reg[26]_26\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[25]_25\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[24]_24\(14),
      O => \S_AXIS_DATA_tdata[14]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[14]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[31]_31\(14),
      I1 => \IDATA_BUFFER_reg[30]_30\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[29]_29\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[28]_28\(14),
      O => \S_AXIS_DATA_tdata[14]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[3]_3\(14),
      I1 => \IDATA_BUFFER_reg[2]_2\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[1]_1\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[0]_0\(14),
      O => \S_AXIS_DATA_tdata[14]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[14]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[7]_7\(14),
      I1 => \IDATA_BUFFER_reg[6]_6\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[5]_5\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[4]_4\(14),
      O => \S_AXIS_DATA_tdata[14]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[11]_11\(14),
      I1 => \IDATA_BUFFER_reg[10]_10\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[9]_9\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[8]_8\(14),
      O => \S_AXIS_DATA_tdata[14]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[14]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[15]_15\(14),
      I1 => \IDATA_BUFFER_reg[14]_14\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[13]_13\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[12]_12\(14),
      O => \S_AXIS_DATA_tdata[14]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[0]_0\(15),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[15]_i_2_n_0\,
      O => p_0_in(15)
    );
\S_AXIS_DATA_tdata[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[51]_51\(15),
      I1 => \IDATA_BUFFER_reg[50]_50\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[49]_49\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[48]_48\(15),
      O => \S_AXIS_DATA_tdata[15]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[55]_55\(15),
      I1 => \IDATA_BUFFER_reg[54]_54\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[53]_53\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[52]_52\(15),
      O => \S_AXIS_DATA_tdata[15]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[59]_59\(15),
      I1 => \IDATA_BUFFER_reg[58]_58\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[57]_57\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[56]_56\(15),
      O => \S_AXIS_DATA_tdata[15]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[15]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[63]_63\(15),
      I1 => \IDATA_BUFFER_reg[62]_62\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[61]_61\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[60]_60\(15),
      O => \S_AXIS_DATA_tdata[15]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[35]_35\(15),
      I1 => \IDATA_BUFFER_reg[34]_34\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[33]_33\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[32]_32\(15),
      O => \S_AXIS_DATA_tdata[15]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[15]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[15]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[15]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[15]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[15]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[15]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[39]_39\(15),
      I1 => \IDATA_BUFFER_reg[38]_38\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[37]_37\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[36]_36\(15),
      O => \S_AXIS_DATA_tdata[15]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[43]_43\(15),
      I1 => \IDATA_BUFFER_reg[42]_42\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[41]_41\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[40]_40\(15),
      O => \S_AXIS_DATA_tdata[15]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[15]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[47]_47\(15),
      I1 => \IDATA_BUFFER_reg[46]_46\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[45]_45\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[44]_44\(15),
      O => \S_AXIS_DATA_tdata[15]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[15]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[19]_19\(15),
      I1 => \IDATA_BUFFER_reg[18]_18\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[17]_17\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[16]_16\(15),
      O => \S_AXIS_DATA_tdata[15]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[15]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[23]_23\(15),
      I1 => \IDATA_BUFFER_reg[22]_22\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[21]_21\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[20]_20\(15),
      O => \S_AXIS_DATA_tdata[15]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[15]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[27]_27\(15),
      I1 => \IDATA_BUFFER_reg[26]_26\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[25]_25\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[24]_24\(15),
      O => \S_AXIS_DATA_tdata[15]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[15]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[31]_31\(15),
      I1 => \IDATA_BUFFER_reg[30]_30\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[29]_29\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[28]_28\(15),
      O => \S_AXIS_DATA_tdata[15]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[15]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[3]_3\(15),
      I1 => \IDATA_BUFFER_reg[2]_2\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[1]_1\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[0]_0\(15),
      O => \S_AXIS_DATA_tdata[15]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[15]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[7]_7\(15),
      I1 => \IDATA_BUFFER_reg[6]_6\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[5]_5\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[4]_4\(15),
      O => \S_AXIS_DATA_tdata[15]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[15]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[11]_11\(15),
      I1 => \IDATA_BUFFER_reg[10]_10\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[9]_9\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[8]_8\(15),
      O => \S_AXIS_DATA_tdata[15]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[15]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[15]_15\(15),
      I1 => \IDATA_BUFFER_reg[14]_14\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[13]_13\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[12]_12\(15),
      O => \S_AXIS_DATA_tdata[15]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[0]_64\(0),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[16]_i_2_n_0\,
      O => p_0_in(16)
    );
\S_AXIS_DATA_tdata[16]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[51]_115\(0),
      I1 => \QDATA_BUFFER_reg[50]_114\(0),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[49]_113\(0),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[48]_112\(0),
      O => \S_AXIS_DATA_tdata[16]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[16]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[55]_119\(0),
      I1 => \QDATA_BUFFER_reg[54]_118\(0),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[53]_117\(0),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[52]_116\(0),
      O => \S_AXIS_DATA_tdata[16]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[16]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[59]_123\(0),
      I1 => \QDATA_BUFFER_reg[58]_122\(0),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[57]_121\(0),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[56]_120\(0),
      O => \S_AXIS_DATA_tdata[16]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[16]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[63]_127\(0),
      I1 => \QDATA_BUFFER_reg[62]_126\(0),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[61]_125\(0),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[60]_124\(0),
      O => \S_AXIS_DATA_tdata[16]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[16]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[35]_99\(0),
      I1 => \QDATA_BUFFER_reg[34]_98\(0),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[33]_97\(0),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[32]_96\(0),
      O => \S_AXIS_DATA_tdata[16]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[16]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[16]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[16]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[16]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[16]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[16]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[39]_103\(0),
      I1 => \QDATA_BUFFER_reg[38]_102\(0),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[37]_101\(0),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[36]_100\(0),
      O => \S_AXIS_DATA_tdata[16]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[16]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[43]_107\(0),
      I1 => \QDATA_BUFFER_reg[42]_106\(0),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[41]_105\(0),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[40]_104\(0),
      O => \S_AXIS_DATA_tdata[16]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[16]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[47]_111\(0),
      I1 => \QDATA_BUFFER_reg[46]_110\(0),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[45]_109\(0),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[44]_108\(0),
      O => \S_AXIS_DATA_tdata[16]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[16]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[19]_83\(0),
      I1 => \QDATA_BUFFER_reg[18]_82\(0),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[17]_81\(0),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[16]_80\(0),
      O => \S_AXIS_DATA_tdata[16]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[16]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[23]_87\(0),
      I1 => \QDATA_BUFFER_reg[22]_86\(0),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[21]_85\(0),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[20]_84\(0),
      O => \S_AXIS_DATA_tdata[16]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[16]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[27]_91\(0),
      I1 => \QDATA_BUFFER_reg[26]_90\(0),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[25]_89\(0),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[24]_88\(0),
      O => \S_AXIS_DATA_tdata[16]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[16]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[31]_95\(0),
      I1 => \QDATA_BUFFER_reg[30]_94\(0),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[29]_93\(0),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[28]_92\(0),
      O => \S_AXIS_DATA_tdata[16]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[16]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[3]_67\(0),
      I1 => \QDATA_BUFFER_reg[2]_66\(0),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[1]_65\(0),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[0]_64\(0),
      O => \S_AXIS_DATA_tdata[16]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[16]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[7]_71\(0),
      I1 => \QDATA_BUFFER_reg[6]_70\(0),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[5]_69\(0),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[4]_68\(0),
      O => \S_AXIS_DATA_tdata[16]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[16]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[11]_75\(0),
      I1 => \QDATA_BUFFER_reg[10]_74\(0),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[9]_73\(0),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[8]_72\(0),
      O => \S_AXIS_DATA_tdata[16]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[16]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[15]_79\(0),
      I1 => \QDATA_BUFFER_reg[14]_78\(0),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[13]_77\(0),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[12]_76\(0),
      O => \S_AXIS_DATA_tdata[16]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[0]_64\(1),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[17]_i_2_n_0\,
      O => p_0_in(17)
    );
\S_AXIS_DATA_tdata[17]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[51]_115\(1),
      I1 => \QDATA_BUFFER_reg[50]_114\(1),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[49]_113\(1),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[48]_112\(1),
      O => \S_AXIS_DATA_tdata[17]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[17]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[55]_119\(1),
      I1 => \QDATA_BUFFER_reg[54]_118\(1),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[53]_117\(1),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[52]_116\(1),
      O => \S_AXIS_DATA_tdata[17]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[17]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[59]_123\(1),
      I1 => \QDATA_BUFFER_reg[58]_122\(1),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[57]_121\(1),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[56]_120\(1),
      O => \S_AXIS_DATA_tdata[17]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[17]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[63]_127\(1),
      I1 => \QDATA_BUFFER_reg[62]_126\(1),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[61]_125\(1),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[60]_124\(1),
      O => \S_AXIS_DATA_tdata[17]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[17]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[35]_99\(1),
      I1 => \QDATA_BUFFER_reg[34]_98\(1),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[33]_97\(1),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[32]_96\(1),
      O => \S_AXIS_DATA_tdata[17]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[17]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[17]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[17]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[17]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[17]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[17]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[39]_103\(1),
      I1 => \QDATA_BUFFER_reg[38]_102\(1),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[37]_101\(1),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[36]_100\(1),
      O => \S_AXIS_DATA_tdata[17]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[17]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[43]_107\(1),
      I1 => \QDATA_BUFFER_reg[42]_106\(1),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[41]_105\(1),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[40]_104\(1),
      O => \S_AXIS_DATA_tdata[17]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[17]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[47]_111\(1),
      I1 => \QDATA_BUFFER_reg[46]_110\(1),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[45]_109\(1),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[44]_108\(1),
      O => \S_AXIS_DATA_tdata[17]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[17]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[19]_83\(1),
      I1 => \QDATA_BUFFER_reg[18]_82\(1),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[17]_81\(1),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[16]_80\(1),
      O => \S_AXIS_DATA_tdata[17]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[17]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[23]_87\(1),
      I1 => \QDATA_BUFFER_reg[22]_86\(1),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[21]_85\(1),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[20]_84\(1),
      O => \S_AXIS_DATA_tdata[17]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[17]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[27]_91\(1),
      I1 => \QDATA_BUFFER_reg[26]_90\(1),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[25]_89\(1),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[24]_88\(1),
      O => \S_AXIS_DATA_tdata[17]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[17]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[31]_95\(1),
      I1 => \QDATA_BUFFER_reg[30]_94\(1),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[29]_93\(1),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[28]_92\(1),
      O => \S_AXIS_DATA_tdata[17]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[17]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[3]_67\(1),
      I1 => \QDATA_BUFFER_reg[2]_66\(1),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[1]_65\(1),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[0]_64\(1),
      O => \S_AXIS_DATA_tdata[17]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[17]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[7]_71\(1),
      I1 => \QDATA_BUFFER_reg[6]_70\(1),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[5]_69\(1),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[4]_68\(1),
      O => \S_AXIS_DATA_tdata[17]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[17]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[11]_75\(1),
      I1 => \QDATA_BUFFER_reg[10]_74\(1),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[9]_73\(1),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[8]_72\(1),
      O => \S_AXIS_DATA_tdata[17]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[17]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[15]_79\(1),
      I1 => \QDATA_BUFFER_reg[14]_78\(1),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[13]_77\(1),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[12]_76\(1),
      O => \S_AXIS_DATA_tdata[17]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[0]_64\(2),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[18]_i_2_n_0\,
      O => p_0_in(18)
    );
\S_AXIS_DATA_tdata[18]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[51]_115\(2),
      I1 => \QDATA_BUFFER_reg[50]_114\(2),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[49]_113\(2),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[48]_112\(2),
      O => \S_AXIS_DATA_tdata[18]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[18]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[55]_119\(2),
      I1 => \QDATA_BUFFER_reg[54]_118\(2),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[53]_117\(2),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[52]_116\(2),
      O => \S_AXIS_DATA_tdata[18]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[18]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[59]_123\(2),
      I1 => \QDATA_BUFFER_reg[58]_122\(2),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[57]_121\(2),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[56]_120\(2),
      O => \S_AXIS_DATA_tdata[18]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[18]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[63]_127\(2),
      I1 => \QDATA_BUFFER_reg[62]_126\(2),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[61]_125\(2),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[60]_124\(2),
      O => \S_AXIS_DATA_tdata[18]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[18]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[35]_99\(2),
      I1 => \QDATA_BUFFER_reg[34]_98\(2),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[33]_97\(2),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[32]_96\(2),
      O => \S_AXIS_DATA_tdata[18]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[18]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[18]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[18]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[18]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[18]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[18]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[39]_103\(2),
      I1 => \QDATA_BUFFER_reg[38]_102\(2),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[37]_101\(2),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[36]_100\(2),
      O => \S_AXIS_DATA_tdata[18]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[18]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[43]_107\(2),
      I1 => \QDATA_BUFFER_reg[42]_106\(2),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[41]_105\(2),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[40]_104\(2),
      O => \S_AXIS_DATA_tdata[18]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[18]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[47]_111\(2),
      I1 => \QDATA_BUFFER_reg[46]_110\(2),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[45]_109\(2),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[44]_108\(2),
      O => \S_AXIS_DATA_tdata[18]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[18]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[19]_83\(2),
      I1 => \QDATA_BUFFER_reg[18]_82\(2),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[17]_81\(2),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[16]_80\(2),
      O => \S_AXIS_DATA_tdata[18]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[18]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[23]_87\(2),
      I1 => \QDATA_BUFFER_reg[22]_86\(2),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[21]_85\(2),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[20]_84\(2),
      O => \S_AXIS_DATA_tdata[18]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[18]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[27]_91\(2),
      I1 => \QDATA_BUFFER_reg[26]_90\(2),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[25]_89\(2),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[24]_88\(2),
      O => \S_AXIS_DATA_tdata[18]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[18]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[31]_95\(2),
      I1 => \QDATA_BUFFER_reg[30]_94\(2),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[29]_93\(2),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[28]_92\(2),
      O => \S_AXIS_DATA_tdata[18]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[18]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[3]_67\(2),
      I1 => \QDATA_BUFFER_reg[2]_66\(2),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[1]_65\(2),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[0]_64\(2),
      O => \S_AXIS_DATA_tdata[18]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[18]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[7]_71\(2),
      I1 => \QDATA_BUFFER_reg[6]_70\(2),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[5]_69\(2),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[4]_68\(2),
      O => \S_AXIS_DATA_tdata[18]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[18]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[11]_75\(2),
      I1 => \QDATA_BUFFER_reg[10]_74\(2),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[9]_73\(2),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[8]_72\(2),
      O => \S_AXIS_DATA_tdata[18]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[18]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[15]_79\(2),
      I1 => \QDATA_BUFFER_reg[14]_78\(2),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[13]_77\(2),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[12]_76\(2),
      O => \S_AXIS_DATA_tdata[18]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[0]_64\(3),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[19]_i_2_n_0\,
      O => p_0_in(19)
    );
\S_AXIS_DATA_tdata[19]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[51]_115\(3),
      I1 => \QDATA_BUFFER_reg[50]_114\(3),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[49]_113\(3),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[48]_112\(3),
      O => \S_AXIS_DATA_tdata[19]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[19]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[55]_119\(3),
      I1 => \QDATA_BUFFER_reg[54]_118\(3),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[53]_117\(3),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[52]_116\(3),
      O => \S_AXIS_DATA_tdata[19]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[19]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[59]_123\(3),
      I1 => \QDATA_BUFFER_reg[58]_122\(3),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[57]_121\(3),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[56]_120\(3),
      O => \S_AXIS_DATA_tdata[19]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[19]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[63]_127\(3),
      I1 => \QDATA_BUFFER_reg[62]_126\(3),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[61]_125\(3),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[60]_124\(3),
      O => \S_AXIS_DATA_tdata[19]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[19]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[35]_99\(3),
      I1 => \QDATA_BUFFER_reg[34]_98\(3),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[33]_97\(3),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[32]_96\(3),
      O => \S_AXIS_DATA_tdata[19]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[19]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[19]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[19]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[19]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[19]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[19]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[39]_103\(3),
      I1 => \QDATA_BUFFER_reg[38]_102\(3),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[37]_101\(3),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[36]_100\(3),
      O => \S_AXIS_DATA_tdata[19]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[19]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[43]_107\(3),
      I1 => \QDATA_BUFFER_reg[42]_106\(3),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[41]_105\(3),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[40]_104\(3),
      O => \S_AXIS_DATA_tdata[19]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[19]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[47]_111\(3),
      I1 => \QDATA_BUFFER_reg[46]_110\(3),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[45]_109\(3),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[44]_108\(3),
      O => \S_AXIS_DATA_tdata[19]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[19]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[19]_83\(3),
      I1 => \QDATA_BUFFER_reg[18]_82\(3),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[17]_81\(3),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[16]_80\(3),
      O => \S_AXIS_DATA_tdata[19]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[19]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[23]_87\(3),
      I1 => \QDATA_BUFFER_reg[22]_86\(3),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[21]_85\(3),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[20]_84\(3),
      O => \S_AXIS_DATA_tdata[19]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[19]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[27]_91\(3),
      I1 => \QDATA_BUFFER_reg[26]_90\(3),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[25]_89\(3),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[24]_88\(3),
      O => \S_AXIS_DATA_tdata[19]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[19]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[31]_95\(3),
      I1 => \QDATA_BUFFER_reg[30]_94\(3),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[29]_93\(3),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[28]_92\(3),
      O => \S_AXIS_DATA_tdata[19]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[19]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[3]_67\(3),
      I1 => \QDATA_BUFFER_reg[2]_66\(3),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[1]_65\(3),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[0]_64\(3),
      O => \S_AXIS_DATA_tdata[19]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[19]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[7]_71\(3),
      I1 => \QDATA_BUFFER_reg[6]_70\(3),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[5]_69\(3),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[4]_68\(3),
      O => \S_AXIS_DATA_tdata[19]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[19]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[11]_75\(3),
      I1 => \QDATA_BUFFER_reg[10]_74\(3),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[9]_73\(3),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[8]_72\(3),
      O => \S_AXIS_DATA_tdata[19]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[19]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[15]_79\(3),
      I1 => \QDATA_BUFFER_reg[14]_78\(3),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[13]_77\(3),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[12]_76\(3),
      O => \S_AXIS_DATA_tdata[19]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[0]_0\(1),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[1]_i_2_n_0\,
      O => p_0_in(1)
    );
\S_AXIS_DATA_tdata[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[51]_51\(1),
      I1 => \IDATA_BUFFER_reg[50]_50\(1),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[49]_49\(1),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[48]_48\(1),
      O => \S_AXIS_DATA_tdata[1]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[55]_55\(1),
      I1 => \IDATA_BUFFER_reg[54]_54\(1),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[53]_53\(1),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[52]_52\(1),
      O => \S_AXIS_DATA_tdata[1]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[59]_59\(1),
      I1 => \IDATA_BUFFER_reg[58]_58\(1),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[57]_57\(1),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[56]_56\(1),
      O => \S_AXIS_DATA_tdata[1]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[63]_63\(1),
      I1 => \IDATA_BUFFER_reg[62]_62\(1),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[61]_61\(1),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[60]_60\(1),
      O => \S_AXIS_DATA_tdata[1]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[35]_35\(1),
      I1 => \IDATA_BUFFER_reg[34]_34\(1),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[33]_33\(1),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[32]_32\(1),
      O => \S_AXIS_DATA_tdata[1]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[1]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[1]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[1]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[1]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[1]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[39]_39\(1),
      I1 => \IDATA_BUFFER_reg[38]_38\(1),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[37]_37\(1),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[36]_36\(1),
      O => \S_AXIS_DATA_tdata[1]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[43]_43\(1),
      I1 => \IDATA_BUFFER_reg[42]_42\(1),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[41]_41\(1),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[40]_40\(1),
      O => \S_AXIS_DATA_tdata[1]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[47]_47\(1),
      I1 => \IDATA_BUFFER_reg[46]_46\(1),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[45]_45\(1),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[44]_44\(1),
      O => \S_AXIS_DATA_tdata[1]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[19]_19\(1),
      I1 => \IDATA_BUFFER_reg[18]_18\(1),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[17]_17\(1),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[16]_16\(1),
      O => \S_AXIS_DATA_tdata[1]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[23]_23\(1),
      I1 => \IDATA_BUFFER_reg[22]_22\(1),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[21]_21\(1),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[20]_20\(1),
      O => \S_AXIS_DATA_tdata[1]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[27]_27\(1),
      I1 => \IDATA_BUFFER_reg[26]_26\(1),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[25]_25\(1),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[24]_24\(1),
      O => \S_AXIS_DATA_tdata[1]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[31]_31\(1),
      I1 => \IDATA_BUFFER_reg[30]_30\(1),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[29]_29\(1),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[28]_28\(1),
      O => \S_AXIS_DATA_tdata[1]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[3]_3\(1),
      I1 => \IDATA_BUFFER_reg[2]_2\(1),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[1]_1\(1),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[0]_0\(1),
      O => \S_AXIS_DATA_tdata[1]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[7]_7\(1),
      I1 => \IDATA_BUFFER_reg[6]_6\(1),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[5]_5\(1),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[4]_4\(1),
      O => \S_AXIS_DATA_tdata[1]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[11]_11\(1),
      I1 => \IDATA_BUFFER_reg[10]_10\(1),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[9]_9\(1),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[8]_8\(1),
      O => \S_AXIS_DATA_tdata[1]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[15]_15\(1),
      I1 => \IDATA_BUFFER_reg[14]_14\(1),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[13]_13\(1),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[12]_12\(1),
      O => \S_AXIS_DATA_tdata[1]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[0]_64\(4),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[20]_i_2_n_0\,
      O => p_0_in(20)
    );
\S_AXIS_DATA_tdata[20]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[51]_115\(4),
      I1 => \QDATA_BUFFER_reg[50]_114\(4),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[49]_113\(4),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[48]_112\(4),
      O => \S_AXIS_DATA_tdata[20]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[20]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[55]_119\(4),
      I1 => \QDATA_BUFFER_reg[54]_118\(4),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[53]_117\(4),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[52]_116\(4),
      O => \S_AXIS_DATA_tdata[20]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[20]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[59]_123\(4),
      I1 => \QDATA_BUFFER_reg[58]_122\(4),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[57]_121\(4),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[56]_120\(4),
      O => \S_AXIS_DATA_tdata[20]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[20]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[63]_127\(4),
      I1 => \QDATA_BUFFER_reg[62]_126\(4),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[61]_125\(4),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[60]_124\(4),
      O => \S_AXIS_DATA_tdata[20]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[20]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[35]_99\(4),
      I1 => \QDATA_BUFFER_reg[34]_98\(4),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[33]_97\(4),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[32]_96\(4),
      O => \S_AXIS_DATA_tdata[20]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[20]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[20]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[20]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[20]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[20]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[20]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[39]_103\(4),
      I1 => \QDATA_BUFFER_reg[38]_102\(4),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[37]_101\(4),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[36]_100\(4),
      O => \S_AXIS_DATA_tdata[20]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[20]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[43]_107\(4),
      I1 => \QDATA_BUFFER_reg[42]_106\(4),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[41]_105\(4),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[40]_104\(4),
      O => \S_AXIS_DATA_tdata[20]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[20]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[47]_111\(4),
      I1 => \QDATA_BUFFER_reg[46]_110\(4),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[45]_109\(4),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[44]_108\(4),
      O => \S_AXIS_DATA_tdata[20]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[20]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[19]_83\(4),
      I1 => \QDATA_BUFFER_reg[18]_82\(4),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[17]_81\(4),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[16]_80\(4),
      O => \S_AXIS_DATA_tdata[20]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[20]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[23]_87\(4),
      I1 => \QDATA_BUFFER_reg[22]_86\(4),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[21]_85\(4),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[20]_84\(4),
      O => \S_AXIS_DATA_tdata[20]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[20]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[27]_91\(4),
      I1 => \QDATA_BUFFER_reg[26]_90\(4),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[25]_89\(4),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[24]_88\(4),
      O => \S_AXIS_DATA_tdata[20]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[20]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[31]_95\(4),
      I1 => \QDATA_BUFFER_reg[30]_94\(4),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[29]_93\(4),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[28]_92\(4),
      O => \S_AXIS_DATA_tdata[20]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[20]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[3]_67\(4),
      I1 => \QDATA_BUFFER_reg[2]_66\(4),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[1]_65\(4),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[0]_64\(4),
      O => \S_AXIS_DATA_tdata[20]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[20]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[7]_71\(4),
      I1 => \QDATA_BUFFER_reg[6]_70\(4),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[5]_69\(4),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[4]_68\(4),
      O => \S_AXIS_DATA_tdata[20]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[20]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[11]_75\(4),
      I1 => \QDATA_BUFFER_reg[10]_74\(4),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[9]_73\(4),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[8]_72\(4),
      O => \S_AXIS_DATA_tdata[20]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[20]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[15]_79\(4),
      I1 => \QDATA_BUFFER_reg[14]_78\(4),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[13]_77\(4),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[12]_76\(4),
      O => \S_AXIS_DATA_tdata[20]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[0]_64\(5),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[21]_i_2_n_0\,
      O => p_0_in(21)
    );
\S_AXIS_DATA_tdata[21]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[51]_115\(5),
      I1 => \QDATA_BUFFER_reg[50]_114\(5),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[49]_113\(5),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[48]_112\(5),
      O => \S_AXIS_DATA_tdata[21]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[21]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[55]_119\(5),
      I1 => \QDATA_BUFFER_reg[54]_118\(5),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[53]_117\(5),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[52]_116\(5),
      O => \S_AXIS_DATA_tdata[21]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[21]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[59]_123\(5),
      I1 => \QDATA_BUFFER_reg[58]_122\(5),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[57]_121\(5),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[56]_120\(5),
      O => \S_AXIS_DATA_tdata[21]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[21]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[63]_127\(5),
      I1 => \QDATA_BUFFER_reg[62]_126\(5),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[61]_125\(5),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[60]_124\(5),
      O => \S_AXIS_DATA_tdata[21]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[21]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[35]_99\(5),
      I1 => \QDATA_BUFFER_reg[34]_98\(5),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[33]_97\(5),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[32]_96\(5),
      O => \S_AXIS_DATA_tdata[21]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[21]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[21]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[21]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[21]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[21]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[21]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[39]_103\(5),
      I1 => \QDATA_BUFFER_reg[38]_102\(5),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[37]_101\(5),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[36]_100\(5),
      O => \S_AXIS_DATA_tdata[21]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[21]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[43]_107\(5),
      I1 => \QDATA_BUFFER_reg[42]_106\(5),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[41]_105\(5),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[40]_104\(5),
      O => \S_AXIS_DATA_tdata[21]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[21]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[47]_111\(5),
      I1 => \QDATA_BUFFER_reg[46]_110\(5),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[45]_109\(5),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[44]_108\(5),
      O => \S_AXIS_DATA_tdata[21]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[21]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[19]_83\(5),
      I1 => \QDATA_BUFFER_reg[18]_82\(5),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[17]_81\(5),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[16]_80\(5),
      O => \S_AXIS_DATA_tdata[21]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[21]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[23]_87\(5),
      I1 => \QDATA_BUFFER_reg[22]_86\(5),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[21]_85\(5),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[20]_84\(5),
      O => \S_AXIS_DATA_tdata[21]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[21]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[27]_91\(5),
      I1 => \QDATA_BUFFER_reg[26]_90\(5),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[25]_89\(5),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[24]_88\(5),
      O => \S_AXIS_DATA_tdata[21]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[21]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[31]_95\(5),
      I1 => \QDATA_BUFFER_reg[30]_94\(5),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[29]_93\(5),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[28]_92\(5),
      O => \S_AXIS_DATA_tdata[21]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[21]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[3]_67\(5),
      I1 => \QDATA_BUFFER_reg[2]_66\(5),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[1]_65\(5),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[0]_64\(5),
      O => \S_AXIS_DATA_tdata[21]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[21]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[7]_71\(5),
      I1 => \QDATA_BUFFER_reg[6]_70\(5),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[5]_69\(5),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[4]_68\(5),
      O => \S_AXIS_DATA_tdata[21]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[21]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[11]_75\(5),
      I1 => \QDATA_BUFFER_reg[10]_74\(5),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[9]_73\(5),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[8]_72\(5),
      O => \S_AXIS_DATA_tdata[21]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[21]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[15]_79\(5),
      I1 => \QDATA_BUFFER_reg[14]_78\(5),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[13]_77\(5),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[12]_76\(5),
      O => \S_AXIS_DATA_tdata[21]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[0]_64\(6),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[22]_i_2_n_0\,
      O => p_0_in(22)
    );
\S_AXIS_DATA_tdata[22]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[51]_115\(6),
      I1 => \QDATA_BUFFER_reg[50]_114\(6),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[49]_113\(6),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[48]_112\(6),
      O => \S_AXIS_DATA_tdata[22]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[22]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[55]_119\(6),
      I1 => \QDATA_BUFFER_reg[54]_118\(6),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[53]_117\(6),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[52]_116\(6),
      O => \S_AXIS_DATA_tdata[22]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[22]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[59]_123\(6),
      I1 => \QDATA_BUFFER_reg[58]_122\(6),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[57]_121\(6),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[56]_120\(6),
      O => \S_AXIS_DATA_tdata[22]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[22]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[63]_127\(6),
      I1 => \QDATA_BUFFER_reg[62]_126\(6),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[61]_125\(6),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[60]_124\(6),
      O => \S_AXIS_DATA_tdata[22]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[22]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[35]_99\(6),
      I1 => \QDATA_BUFFER_reg[34]_98\(6),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[33]_97\(6),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[32]_96\(6),
      O => \S_AXIS_DATA_tdata[22]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[22]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[22]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[22]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[22]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[22]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[22]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[39]_103\(6),
      I1 => \QDATA_BUFFER_reg[38]_102\(6),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[37]_101\(6),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[36]_100\(6),
      O => \S_AXIS_DATA_tdata[22]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[22]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[43]_107\(6),
      I1 => \QDATA_BUFFER_reg[42]_106\(6),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[41]_105\(6),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[40]_104\(6),
      O => \S_AXIS_DATA_tdata[22]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[22]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[47]_111\(6),
      I1 => \QDATA_BUFFER_reg[46]_110\(6),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[45]_109\(6),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[44]_108\(6),
      O => \S_AXIS_DATA_tdata[22]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[22]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[19]_83\(6),
      I1 => \QDATA_BUFFER_reg[18]_82\(6),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[17]_81\(6),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[16]_80\(6),
      O => \S_AXIS_DATA_tdata[22]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[22]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[23]_87\(6),
      I1 => \QDATA_BUFFER_reg[22]_86\(6),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[21]_85\(6),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[20]_84\(6),
      O => \S_AXIS_DATA_tdata[22]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[22]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[27]_91\(6),
      I1 => \QDATA_BUFFER_reg[26]_90\(6),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[25]_89\(6),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[24]_88\(6),
      O => \S_AXIS_DATA_tdata[22]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[22]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[31]_95\(6),
      I1 => \QDATA_BUFFER_reg[30]_94\(6),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[29]_93\(6),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[28]_92\(6),
      O => \S_AXIS_DATA_tdata[22]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[22]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[3]_67\(6),
      I1 => \QDATA_BUFFER_reg[2]_66\(6),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[1]_65\(6),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[0]_64\(6),
      O => \S_AXIS_DATA_tdata[22]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[22]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[7]_71\(6),
      I1 => \QDATA_BUFFER_reg[6]_70\(6),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[5]_69\(6),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[4]_68\(6),
      O => \S_AXIS_DATA_tdata[22]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[22]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[11]_75\(6),
      I1 => \QDATA_BUFFER_reg[10]_74\(6),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[9]_73\(6),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[8]_72\(6),
      O => \S_AXIS_DATA_tdata[22]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[22]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[15]_79\(6),
      I1 => \QDATA_BUFFER_reg[14]_78\(6),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[13]_77\(6),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[12]_76\(6),
      O => \S_AXIS_DATA_tdata[22]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[0]_64\(7),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[23]_i_2_n_0\,
      O => p_0_in(23)
    );
\S_AXIS_DATA_tdata[23]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[51]_115\(7),
      I1 => \QDATA_BUFFER_reg[50]_114\(7),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[49]_113\(7),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[48]_112\(7),
      O => \S_AXIS_DATA_tdata[23]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[23]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[55]_119\(7),
      I1 => \QDATA_BUFFER_reg[54]_118\(7),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[53]_117\(7),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[52]_116\(7),
      O => \S_AXIS_DATA_tdata[23]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[23]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[59]_123\(7),
      I1 => \QDATA_BUFFER_reg[58]_122\(7),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[57]_121\(7),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[56]_120\(7),
      O => \S_AXIS_DATA_tdata[23]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[23]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[63]_127\(7),
      I1 => \QDATA_BUFFER_reg[62]_126\(7),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[61]_125\(7),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[60]_124\(7),
      O => \S_AXIS_DATA_tdata[23]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[23]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[35]_99\(7),
      I1 => \QDATA_BUFFER_reg[34]_98\(7),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[33]_97\(7),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[32]_96\(7),
      O => \S_AXIS_DATA_tdata[23]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[23]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[23]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[23]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[23]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[23]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[23]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[39]_103\(7),
      I1 => \QDATA_BUFFER_reg[38]_102\(7),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[37]_101\(7),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[36]_100\(7),
      O => \S_AXIS_DATA_tdata[23]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[23]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[43]_107\(7),
      I1 => \QDATA_BUFFER_reg[42]_106\(7),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[41]_105\(7),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[40]_104\(7),
      O => \S_AXIS_DATA_tdata[23]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[23]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[47]_111\(7),
      I1 => \QDATA_BUFFER_reg[46]_110\(7),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[45]_109\(7),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[44]_108\(7),
      O => \S_AXIS_DATA_tdata[23]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[23]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[19]_83\(7),
      I1 => \QDATA_BUFFER_reg[18]_82\(7),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[17]_81\(7),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[16]_80\(7),
      O => \S_AXIS_DATA_tdata[23]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[23]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[23]_87\(7),
      I1 => \QDATA_BUFFER_reg[22]_86\(7),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[21]_85\(7),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[20]_84\(7),
      O => \S_AXIS_DATA_tdata[23]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[23]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[27]_91\(7),
      I1 => \QDATA_BUFFER_reg[26]_90\(7),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[25]_89\(7),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[24]_88\(7),
      O => \S_AXIS_DATA_tdata[23]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[23]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[31]_95\(7),
      I1 => \QDATA_BUFFER_reg[30]_94\(7),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[29]_93\(7),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[28]_92\(7),
      O => \S_AXIS_DATA_tdata[23]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[23]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[3]_67\(7),
      I1 => \QDATA_BUFFER_reg[2]_66\(7),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[1]_65\(7),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[0]_64\(7),
      O => \S_AXIS_DATA_tdata[23]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[23]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[7]_71\(7),
      I1 => \QDATA_BUFFER_reg[6]_70\(7),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[5]_69\(7),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[4]_68\(7),
      O => \S_AXIS_DATA_tdata[23]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[23]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[11]_75\(7),
      I1 => \QDATA_BUFFER_reg[10]_74\(7),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[9]_73\(7),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[8]_72\(7),
      O => \S_AXIS_DATA_tdata[23]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[23]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[15]_79\(7),
      I1 => \QDATA_BUFFER_reg[14]_78\(7),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[13]_77\(7),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[12]_76\(7),
      O => \S_AXIS_DATA_tdata[23]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[0]_64\(8),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[24]_i_2_n_0\,
      O => p_0_in(24)
    );
\S_AXIS_DATA_tdata[24]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[51]_115\(8),
      I1 => \QDATA_BUFFER_reg[50]_114\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[49]_113\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[48]_112\(8),
      O => \S_AXIS_DATA_tdata[24]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[24]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[55]_119\(8),
      I1 => \QDATA_BUFFER_reg[54]_118\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[53]_117\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[52]_116\(8),
      O => \S_AXIS_DATA_tdata[24]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[24]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[59]_123\(8),
      I1 => \QDATA_BUFFER_reg[58]_122\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[57]_121\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[56]_120\(8),
      O => \S_AXIS_DATA_tdata[24]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[24]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[63]_127\(8),
      I1 => \QDATA_BUFFER_reg[62]_126\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[61]_125\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[60]_124\(8),
      O => \S_AXIS_DATA_tdata[24]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[24]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[35]_99\(8),
      I1 => \QDATA_BUFFER_reg[34]_98\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[33]_97\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[32]_96\(8),
      O => \S_AXIS_DATA_tdata[24]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[24]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[24]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[24]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[24]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[24]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[24]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[39]_103\(8),
      I1 => \QDATA_BUFFER_reg[38]_102\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[37]_101\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[36]_100\(8),
      O => \S_AXIS_DATA_tdata[24]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[24]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[43]_107\(8),
      I1 => \QDATA_BUFFER_reg[42]_106\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[41]_105\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[40]_104\(8),
      O => \S_AXIS_DATA_tdata[24]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[24]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[47]_111\(8),
      I1 => \QDATA_BUFFER_reg[46]_110\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[45]_109\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[44]_108\(8),
      O => \S_AXIS_DATA_tdata[24]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[24]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[19]_83\(8),
      I1 => \QDATA_BUFFER_reg[18]_82\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[17]_81\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[16]_80\(8),
      O => \S_AXIS_DATA_tdata[24]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[24]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[23]_87\(8),
      I1 => \QDATA_BUFFER_reg[22]_86\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[21]_85\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[20]_84\(8),
      O => \S_AXIS_DATA_tdata[24]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[24]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[27]_91\(8),
      I1 => \QDATA_BUFFER_reg[26]_90\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[25]_89\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[24]_88\(8),
      O => \S_AXIS_DATA_tdata[24]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[24]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[31]_95\(8),
      I1 => \QDATA_BUFFER_reg[30]_94\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[29]_93\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[28]_92\(8),
      O => \S_AXIS_DATA_tdata[24]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[24]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[3]_67\(8),
      I1 => \QDATA_BUFFER_reg[2]_66\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[1]_65\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[0]_64\(8),
      O => \S_AXIS_DATA_tdata[24]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[24]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[7]_71\(8),
      I1 => \QDATA_BUFFER_reg[6]_70\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[5]_69\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[4]_68\(8),
      O => \S_AXIS_DATA_tdata[24]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[24]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[11]_75\(8),
      I1 => \QDATA_BUFFER_reg[10]_74\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[9]_73\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[8]_72\(8),
      O => \S_AXIS_DATA_tdata[24]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[24]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[15]_79\(8),
      I1 => \QDATA_BUFFER_reg[14]_78\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[13]_77\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[12]_76\(8),
      O => \S_AXIS_DATA_tdata[24]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[0]_64\(9),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[25]_i_2_n_0\,
      O => p_0_in(25)
    );
\S_AXIS_DATA_tdata[25]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[51]_115\(9),
      I1 => \QDATA_BUFFER_reg[50]_114\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[49]_113\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[48]_112\(9),
      O => \S_AXIS_DATA_tdata[25]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[25]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[55]_119\(9),
      I1 => \QDATA_BUFFER_reg[54]_118\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[53]_117\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[52]_116\(9),
      O => \S_AXIS_DATA_tdata[25]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[25]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[59]_123\(9),
      I1 => \QDATA_BUFFER_reg[58]_122\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[57]_121\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[56]_120\(9),
      O => \S_AXIS_DATA_tdata[25]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[25]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[63]_127\(9),
      I1 => \QDATA_BUFFER_reg[62]_126\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[61]_125\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[60]_124\(9),
      O => \S_AXIS_DATA_tdata[25]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[25]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[35]_99\(9),
      I1 => \QDATA_BUFFER_reg[34]_98\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[33]_97\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[32]_96\(9),
      O => \S_AXIS_DATA_tdata[25]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[25]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[25]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[25]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[25]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[25]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[25]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[39]_103\(9),
      I1 => \QDATA_BUFFER_reg[38]_102\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[37]_101\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[36]_100\(9),
      O => \S_AXIS_DATA_tdata[25]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[25]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[43]_107\(9),
      I1 => \QDATA_BUFFER_reg[42]_106\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[41]_105\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[40]_104\(9),
      O => \S_AXIS_DATA_tdata[25]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[25]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[47]_111\(9),
      I1 => \QDATA_BUFFER_reg[46]_110\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[45]_109\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[44]_108\(9),
      O => \S_AXIS_DATA_tdata[25]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[25]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[19]_83\(9),
      I1 => \QDATA_BUFFER_reg[18]_82\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[17]_81\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[16]_80\(9),
      O => \S_AXIS_DATA_tdata[25]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[25]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[23]_87\(9),
      I1 => \QDATA_BUFFER_reg[22]_86\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[21]_85\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[20]_84\(9),
      O => \S_AXIS_DATA_tdata[25]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[25]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[27]_91\(9),
      I1 => \QDATA_BUFFER_reg[26]_90\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[25]_89\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[24]_88\(9),
      O => \S_AXIS_DATA_tdata[25]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[25]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[31]_95\(9),
      I1 => \QDATA_BUFFER_reg[30]_94\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[29]_93\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[28]_92\(9),
      O => \S_AXIS_DATA_tdata[25]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[25]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[3]_67\(9),
      I1 => \QDATA_BUFFER_reg[2]_66\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[1]_65\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[0]_64\(9),
      O => \S_AXIS_DATA_tdata[25]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[25]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[7]_71\(9),
      I1 => \QDATA_BUFFER_reg[6]_70\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[5]_69\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[4]_68\(9),
      O => \S_AXIS_DATA_tdata[25]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[25]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[11]_75\(9),
      I1 => \QDATA_BUFFER_reg[10]_74\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[9]_73\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[8]_72\(9),
      O => \S_AXIS_DATA_tdata[25]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[25]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[15]_79\(9),
      I1 => \QDATA_BUFFER_reg[14]_78\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[13]_77\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[12]_76\(9),
      O => \S_AXIS_DATA_tdata[25]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[0]_64\(10),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[26]_i_2_n_0\,
      O => p_0_in(26)
    );
\S_AXIS_DATA_tdata[26]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[51]_115\(10),
      I1 => \QDATA_BUFFER_reg[50]_114\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[49]_113\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[48]_112\(10),
      O => \S_AXIS_DATA_tdata[26]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[26]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[55]_119\(10),
      I1 => \QDATA_BUFFER_reg[54]_118\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[53]_117\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[52]_116\(10),
      O => \S_AXIS_DATA_tdata[26]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[26]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[59]_123\(10),
      I1 => \QDATA_BUFFER_reg[58]_122\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[57]_121\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[56]_120\(10),
      O => \S_AXIS_DATA_tdata[26]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[26]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[63]_127\(10),
      I1 => \QDATA_BUFFER_reg[62]_126\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[61]_125\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[60]_124\(10),
      O => \S_AXIS_DATA_tdata[26]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[26]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[35]_99\(10),
      I1 => \QDATA_BUFFER_reg[34]_98\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[33]_97\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[32]_96\(10),
      O => \S_AXIS_DATA_tdata[26]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[26]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[26]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[26]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[26]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[26]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[26]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[39]_103\(10),
      I1 => \QDATA_BUFFER_reg[38]_102\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[37]_101\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[36]_100\(10),
      O => \S_AXIS_DATA_tdata[26]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[26]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[43]_107\(10),
      I1 => \QDATA_BUFFER_reg[42]_106\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[41]_105\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[40]_104\(10),
      O => \S_AXIS_DATA_tdata[26]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[26]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[47]_111\(10),
      I1 => \QDATA_BUFFER_reg[46]_110\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[45]_109\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[44]_108\(10),
      O => \S_AXIS_DATA_tdata[26]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[26]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[19]_83\(10),
      I1 => \QDATA_BUFFER_reg[18]_82\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[17]_81\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[16]_80\(10),
      O => \S_AXIS_DATA_tdata[26]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[26]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[23]_87\(10),
      I1 => \QDATA_BUFFER_reg[22]_86\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[21]_85\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[20]_84\(10),
      O => \S_AXIS_DATA_tdata[26]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[26]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[27]_91\(10),
      I1 => \QDATA_BUFFER_reg[26]_90\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[25]_89\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[24]_88\(10),
      O => \S_AXIS_DATA_tdata[26]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[26]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[31]_95\(10),
      I1 => \QDATA_BUFFER_reg[30]_94\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[29]_93\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[28]_92\(10),
      O => \S_AXIS_DATA_tdata[26]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[26]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[3]_67\(10),
      I1 => \QDATA_BUFFER_reg[2]_66\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[1]_65\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[0]_64\(10),
      O => \S_AXIS_DATA_tdata[26]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[26]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[7]_71\(10),
      I1 => \QDATA_BUFFER_reg[6]_70\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[5]_69\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[4]_68\(10),
      O => \S_AXIS_DATA_tdata[26]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[26]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[11]_75\(10),
      I1 => \QDATA_BUFFER_reg[10]_74\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[9]_73\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[8]_72\(10),
      O => \S_AXIS_DATA_tdata[26]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[26]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[15]_79\(10),
      I1 => \QDATA_BUFFER_reg[14]_78\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[13]_77\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[12]_76\(10),
      O => \S_AXIS_DATA_tdata[26]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[0]_64\(11),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[27]_i_2_n_0\,
      O => p_0_in(27)
    );
\S_AXIS_DATA_tdata[27]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[51]_115\(11),
      I1 => \QDATA_BUFFER_reg[50]_114\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[49]_113\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[48]_112\(11),
      O => \S_AXIS_DATA_tdata[27]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[27]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[55]_119\(11),
      I1 => \QDATA_BUFFER_reg[54]_118\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[53]_117\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[52]_116\(11),
      O => \S_AXIS_DATA_tdata[27]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[27]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[59]_123\(11),
      I1 => \QDATA_BUFFER_reg[58]_122\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[57]_121\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[56]_120\(11),
      O => \S_AXIS_DATA_tdata[27]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[27]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[63]_127\(11),
      I1 => \QDATA_BUFFER_reg[62]_126\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[61]_125\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[60]_124\(11),
      O => \S_AXIS_DATA_tdata[27]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[27]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[35]_99\(11),
      I1 => \QDATA_BUFFER_reg[34]_98\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[33]_97\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[32]_96\(11),
      O => \S_AXIS_DATA_tdata[27]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[27]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[27]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[27]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[27]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[27]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[27]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[39]_103\(11),
      I1 => \QDATA_BUFFER_reg[38]_102\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[37]_101\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[36]_100\(11),
      O => \S_AXIS_DATA_tdata[27]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[27]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[43]_107\(11),
      I1 => \QDATA_BUFFER_reg[42]_106\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[41]_105\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[40]_104\(11),
      O => \S_AXIS_DATA_tdata[27]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[27]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[47]_111\(11),
      I1 => \QDATA_BUFFER_reg[46]_110\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[45]_109\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[44]_108\(11),
      O => \S_AXIS_DATA_tdata[27]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[27]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[19]_83\(11),
      I1 => \QDATA_BUFFER_reg[18]_82\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[17]_81\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[16]_80\(11),
      O => \S_AXIS_DATA_tdata[27]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[27]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[23]_87\(11),
      I1 => \QDATA_BUFFER_reg[22]_86\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[21]_85\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[20]_84\(11),
      O => \S_AXIS_DATA_tdata[27]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[27]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[27]_91\(11),
      I1 => \QDATA_BUFFER_reg[26]_90\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[25]_89\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[24]_88\(11),
      O => \S_AXIS_DATA_tdata[27]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[27]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[31]_95\(11),
      I1 => \QDATA_BUFFER_reg[30]_94\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[29]_93\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[28]_92\(11),
      O => \S_AXIS_DATA_tdata[27]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[27]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[3]_67\(11),
      I1 => \QDATA_BUFFER_reg[2]_66\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[1]_65\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[0]_64\(11),
      O => \S_AXIS_DATA_tdata[27]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[27]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[7]_71\(11),
      I1 => \QDATA_BUFFER_reg[6]_70\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[5]_69\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[4]_68\(11),
      O => \S_AXIS_DATA_tdata[27]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[27]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[11]_75\(11),
      I1 => \QDATA_BUFFER_reg[10]_74\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[9]_73\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[8]_72\(11),
      O => \S_AXIS_DATA_tdata[27]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[27]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[15]_79\(11),
      I1 => \QDATA_BUFFER_reg[14]_78\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[13]_77\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[12]_76\(11),
      O => \S_AXIS_DATA_tdata[27]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[0]_64\(12),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[28]_i_2_n_0\,
      O => p_0_in(28)
    );
\S_AXIS_DATA_tdata[28]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[51]_115\(12),
      I1 => \QDATA_BUFFER_reg[50]_114\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[49]_113\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[48]_112\(12),
      O => \S_AXIS_DATA_tdata[28]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[28]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[55]_119\(12),
      I1 => \QDATA_BUFFER_reg[54]_118\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[53]_117\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[52]_116\(12),
      O => \S_AXIS_DATA_tdata[28]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[28]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[59]_123\(12),
      I1 => \QDATA_BUFFER_reg[58]_122\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[57]_121\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[56]_120\(12),
      O => \S_AXIS_DATA_tdata[28]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[28]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[63]_127\(12),
      I1 => \QDATA_BUFFER_reg[62]_126\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[61]_125\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[60]_124\(12),
      O => \S_AXIS_DATA_tdata[28]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[28]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[35]_99\(12),
      I1 => \QDATA_BUFFER_reg[34]_98\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[33]_97\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[32]_96\(12),
      O => \S_AXIS_DATA_tdata[28]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[28]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[28]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[28]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[28]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[28]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[28]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[39]_103\(12),
      I1 => \QDATA_BUFFER_reg[38]_102\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[37]_101\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[36]_100\(12),
      O => \S_AXIS_DATA_tdata[28]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[28]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[43]_107\(12),
      I1 => \QDATA_BUFFER_reg[42]_106\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[41]_105\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[40]_104\(12),
      O => \S_AXIS_DATA_tdata[28]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[28]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[47]_111\(12),
      I1 => \QDATA_BUFFER_reg[46]_110\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[45]_109\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[44]_108\(12),
      O => \S_AXIS_DATA_tdata[28]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[28]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[19]_83\(12),
      I1 => \QDATA_BUFFER_reg[18]_82\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[17]_81\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[16]_80\(12),
      O => \S_AXIS_DATA_tdata[28]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[28]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[23]_87\(12),
      I1 => \QDATA_BUFFER_reg[22]_86\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[21]_85\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[20]_84\(12),
      O => \S_AXIS_DATA_tdata[28]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[28]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[27]_91\(12),
      I1 => \QDATA_BUFFER_reg[26]_90\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[25]_89\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[24]_88\(12),
      O => \S_AXIS_DATA_tdata[28]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[28]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[31]_95\(12),
      I1 => \QDATA_BUFFER_reg[30]_94\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[29]_93\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[28]_92\(12),
      O => \S_AXIS_DATA_tdata[28]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[28]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[3]_67\(12),
      I1 => \QDATA_BUFFER_reg[2]_66\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[1]_65\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[0]_64\(12),
      O => \S_AXIS_DATA_tdata[28]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[28]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[7]_71\(12),
      I1 => \QDATA_BUFFER_reg[6]_70\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[5]_69\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[4]_68\(12),
      O => \S_AXIS_DATA_tdata[28]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[28]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[11]_75\(12),
      I1 => \QDATA_BUFFER_reg[10]_74\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[9]_73\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[8]_72\(12),
      O => \S_AXIS_DATA_tdata[28]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[28]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[15]_79\(12),
      I1 => \QDATA_BUFFER_reg[14]_78\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[13]_77\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[12]_76\(12),
      O => \S_AXIS_DATA_tdata[28]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[0]_64\(13),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[29]_i_2_n_0\,
      O => p_0_in(29)
    );
\S_AXIS_DATA_tdata[29]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[51]_115\(13),
      I1 => \QDATA_BUFFER_reg[50]_114\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[49]_113\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[48]_112\(13),
      O => \S_AXIS_DATA_tdata[29]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[29]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[55]_119\(13),
      I1 => \QDATA_BUFFER_reg[54]_118\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[53]_117\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[52]_116\(13),
      O => \S_AXIS_DATA_tdata[29]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[29]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[59]_123\(13),
      I1 => \QDATA_BUFFER_reg[58]_122\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[57]_121\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[56]_120\(13),
      O => \S_AXIS_DATA_tdata[29]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[29]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[63]_127\(13),
      I1 => \QDATA_BUFFER_reg[62]_126\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[61]_125\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[60]_124\(13),
      O => \S_AXIS_DATA_tdata[29]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[29]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[35]_99\(13),
      I1 => \QDATA_BUFFER_reg[34]_98\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[33]_97\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[32]_96\(13),
      O => \S_AXIS_DATA_tdata[29]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[29]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[29]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[29]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[29]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[29]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[29]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[39]_103\(13),
      I1 => \QDATA_BUFFER_reg[38]_102\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[37]_101\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[36]_100\(13),
      O => \S_AXIS_DATA_tdata[29]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[29]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[43]_107\(13),
      I1 => \QDATA_BUFFER_reg[42]_106\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[41]_105\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[40]_104\(13),
      O => \S_AXIS_DATA_tdata[29]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[29]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[47]_111\(13),
      I1 => \QDATA_BUFFER_reg[46]_110\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[45]_109\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[44]_108\(13),
      O => \S_AXIS_DATA_tdata[29]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[29]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[19]_83\(13),
      I1 => \QDATA_BUFFER_reg[18]_82\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[17]_81\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[16]_80\(13),
      O => \S_AXIS_DATA_tdata[29]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[29]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[23]_87\(13),
      I1 => \QDATA_BUFFER_reg[22]_86\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[21]_85\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[20]_84\(13),
      O => \S_AXIS_DATA_tdata[29]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[29]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[27]_91\(13),
      I1 => \QDATA_BUFFER_reg[26]_90\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[25]_89\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[24]_88\(13),
      O => \S_AXIS_DATA_tdata[29]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[29]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[31]_95\(13),
      I1 => \QDATA_BUFFER_reg[30]_94\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[29]_93\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[28]_92\(13),
      O => \S_AXIS_DATA_tdata[29]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[29]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[3]_67\(13),
      I1 => \QDATA_BUFFER_reg[2]_66\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[1]_65\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[0]_64\(13),
      O => \S_AXIS_DATA_tdata[29]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[29]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[7]_71\(13),
      I1 => \QDATA_BUFFER_reg[6]_70\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[5]_69\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[4]_68\(13),
      O => \S_AXIS_DATA_tdata[29]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[29]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[11]_75\(13),
      I1 => \QDATA_BUFFER_reg[10]_74\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[9]_73\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[8]_72\(13),
      O => \S_AXIS_DATA_tdata[29]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[29]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[15]_79\(13),
      I1 => \QDATA_BUFFER_reg[14]_78\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[13]_77\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[12]_76\(13),
      O => \S_AXIS_DATA_tdata[29]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[0]_0\(2),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[2]_i_2_n_0\,
      O => p_0_in(2)
    );
\S_AXIS_DATA_tdata[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[51]_51\(2),
      I1 => \IDATA_BUFFER_reg[50]_50\(2),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[49]_49\(2),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[48]_48\(2),
      O => \S_AXIS_DATA_tdata[2]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[55]_55\(2),
      I1 => \IDATA_BUFFER_reg[54]_54\(2),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[53]_53\(2),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[52]_52\(2),
      O => \S_AXIS_DATA_tdata[2]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[59]_59\(2),
      I1 => \IDATA_BUFFER_reg[58]_58\(2),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[57]_57\(2),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[56]_56\(2),
      O => \S_AXIS_DATA_tdata[2]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[63]_63\(2),
      I1 => \IDATA_BUFFER_reg[62]_62\(2),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[61]_61\(2),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[60]_60\(2),
      O => \S_AXIS_DATA_tdata[2]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[35]_35\(2),
      I1 => \IDATA_BUFFER_reg[34]_34\(2),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[33]_33\(2),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[32]_32\(2),
      O => \S_AXIS_DATA_tdata[2]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[2]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[2]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[2]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[2]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[2]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[39]_39\(2),
      I1 => \IDATA_BUFFER_reg[38]_38\(2),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[37]_37\(2),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[36]_36\(2),
      O => \S_AXIS_DATA_tdata[2]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[43]_43\(2),
      I1 => \IDATA_BUFFER_reg[42]_42\(2),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[41]_41\(2),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[40]_40\(2),
      O => \S_AXIS_DATA_tdata[2]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[47]_47\(2),
      I1 => \IDATA_BUFFER_reg[46]_46\(2),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[45]_45\(2),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[44]_44\(2),
      O => \S_AXIS_DATA_tdata[2]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[19]_19\(2),
      I1 => \IDATA_BUFFER_reg[18]_18\(2),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[17]_17\(2),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[16]_16\(2),
      O => \S_AXIS_DATA_tdata[2]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[23]_23\(2),
      I1 => \IDATA_BUFFER_reg[22]_22\(2),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[21]_21\(2),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[20]_20\(2),
      O => \S_AXIS_DATA_tdata[2]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[27]_27\(2),
      I1 => \IDATA_BUFFER_reg[26]_26\(2),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[25]_25\(2),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[24]_24\(2),
      O => \S_AXIS_DATA_tdata[2]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[31]_31\(2),
      I1 => \IDATA_BUFFER_reg[30]_30\(2),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[29]_29\(2),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[28]_28\(2),
      O => \S_AXIS_DATA_tdata[2]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[3]_3\(2),
      I1 => \IDATA_BUFFER_reg[2]_2\(2),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[1]_1\(2),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[0]_0\(2),
      O => \S_AXIS_DATA_tdata[2]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[7]_7\(2),
      I1 => \IDATA_BUFFER_reg[6]_6\(2),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[5]_5\(2),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[4]_4\(2),
      O => \S_AXIS_DATA_tdata[2]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[11]_11\(2),
      I1 => \IDATA_BUFFER_reg[10]_10\(2),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[9]_9\(2),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[8]_8\(2),
      O => \S_AXIS_DATA_tdata[2]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[2]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[15]_15\(2),
      I1 => \IDATA_BUFFER_reg[14]_14\(2),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[13]_13\(2),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[12]_12\(2),
      O => \S_AXIS_DATA_tdata[2]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[0]_64\(14),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[30]_i_2_n_0\,
      O => p_0_in(30)
    );
\S_AXIS_DATA_tdata[30]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[51]_115\(14),
      I1 => \QDATA_BUFFER_reg[50]_114\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[49]_113\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[48]_112\(14),
      O => \S_AXIS_DATA_tdata[30]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[30]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[55]_119\(14),
      I1 => \QDATA_BUFFER_reg[54]_118\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[53]_117\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[52]_116\(14),
      O => \S_AXIS_DATA_tdata[30]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[30]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[59]_123\(14),
      I1 => \QDATA_BUFFER_reg[58]_122\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[57]_121\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[56]_120\(14),
      O => \S_AXIS_DATA_tdata[30]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[30]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[63]_127\(14),
      I1 => \QDATA_BUFFER_reg[62]_126\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[61]_125\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[60]_124\(14),
      O => \S_AXIS_DATA_tdata[30]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[30]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[35]_99\(14),
      I1 => \QDATA_BUFFER_reg[34]_98\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[33]_97\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[32]_96\(14),
      O => \S_AXIS_DATA_tdata[30]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[30]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[30]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[30]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[30]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[30]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[30]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[39]_103\(14),
      I1 => \QDATA_BUFFER_reg[38]_102\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[37]_101\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[36]_100\(14),
      O => \S_AXIS_DATA_tdata[30]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[30]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[43]_107\(14),
      I1 => \QDATA_BUFFER_reg[42]_106\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[41]_105\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[40]_104\(14),
      O => \S_AXIS_DATA_tdata[30]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[30]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[47]_111\(14),
      I1 => \QDATA_BUFFER_reg[46]_110\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[45]_109\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[44]_108\(14),
      O => \S_AXIS_DATA_tdata[30]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[30]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[19]_83\(14),
      I1 => \QDATA_BUFFER_reg[18]_82\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[17]_81\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[16]_80\(14),
      O => \S_AXIS_DATA_tdata[30]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[30]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[23]_87\(14),
      I1 => \QDATA_BUFFER_reg[22]_86\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[21]_85\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[20]_84\(14),
      O => \S_AXIS_DATA_tdata[30]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[30]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[27]_91\(14),
      I1 => \QDATA_BUFFER_reg[26]_90\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[25]_89\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[24]_88\(14),
      O => \S_AXIS_DATA_tdata[30]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[30]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[31]_95\(14),
      I1 => \QDATA_BUFFER_reg[30]_94\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[29]_93\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[28]_92\(14),
      O => \S_AXIS_DATA_tdata[30]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[30]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[3]_67\(14),
      I1 => \QDATA_BUFFER_reg[2]_66\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[1]_65\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[0]_64\(14),
      O => \S_AXIS_DATA_tdata[30]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[30]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[7]_71\(14),
      I1 => \QDATA_BUFFER_reg[6]_70\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[5]_69\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[4]_68\(14),
      O => \S_AXIS_DATA_tdata[30]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[30]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[11]_75\(14),
      I1 => \QDATA_BUFFER_reg[10]_74\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[9]_73\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[8]_72\(14),
      O => \S_AXIS_DATA_tdata[30]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[30]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[15]_79\(14),
      I1 => \QDATA_BUFFER_reg[14]_78\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[13]_77\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[12]_76\(14),
      O => \S_AXIS_DATA_tdata[30]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(4),
      I1 => INPUT_DATA_CNTR_reg(5),
      I2 => INPUT_DATA_CNTR_reg(7),
      I3 => INPUT_DATA_CNTR_reg(8),
      O => \S_AXIS_DATA_tdata[31]_i_10_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \IDATA_BUFFER[10][15]_i_7_n_0\,
      I1 => INPUT_DATA_CNTR_reg(0),
      I2 => INPUT_DATA_CNTR_reg(3),
      I3 => \S_AXIS_DATA_tdata[31]_i_29_n_0\,
      I4 => \S_AXIS_DATA_tdata[31]_i_30_n_0\,
      I5 => \S_AXIS_DATA_tdata[31]_i_31_n_0\,
      O => \S_AXIS_DATA_tdata[31]_i_11_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(30),
      I1 => FFT_NEXT_DATA_CNTR_reg(31),
      O => \S_AXIS_DATA_tdata[31]_i_13_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(29),
      I1 => FFT_NEXT_DATA_CNTR_reg(28),
      O => \S_AXIS_DATA_tdata[31]_i_14_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(26),
      I1 => FFT_NEXT_DATA_CNTR_reg(27),
      O => \S_AXIS_DATA_tdata[31]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(25),
      I1 => FFT_NEXT_DATA_CNTR_reg(24),
      O => \S_AXIS_DATA_tdata[31]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_LAST(29),
      I1 => INPUT_DATA_CNTR_LAST(28),
      I2 => INPUT_DATA_CNTR_LAST(27),
      I3 => INPUT_DATA_CNTR_LAST(26),
      I4 => INPUT_DATA_CNTR_LAST(25),
      I5 => INPUT_DATA_CNTR_LAST(24),
      O => \S_AXIS_DATA_tdata[31]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata[31]_i_37_n_0\,
      I1 => \S_AXIS_DATA_tdata[31]_i_38_n_0\,
      I2 => \S_AXIS_DATA_tdata[31]_i_39_n_0\,
      I3 => \S_AXIS_DATA_tdata[31]_i_40_n_0\,
      I4 => INPUT_DATA_CNTR_LAST(31),
      I5 => INPUT_DATA_CNTR_LAST(30),
      O => \S_AXIS_DATA_tdata[31]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata[31]_i_41_n_0\,
      I1 => \IDATA_BUFFER[10][15]_i_9_n_0\,
      I2 => \IDATA_BUFFER[26][15]_i_3_n_0\,
      I3 => INPUT_DATA_CNTR_reg(6),
      I4 => INPUT_DATA_CNTR_reg(9),
      I5 => \IDATA_BUFFER[10][15]_i_7_n_0\,
      O => \S_AXIS_DATA_tdata[31]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[0]_64\(15),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[31]_i_6_n_0\,
      O => p_0_in(31)
    );
\S_AXIS_DATA_tdata[31]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(30),
      I1 => INPUT_DATA_CNTR_reg(31),
      I2 => INPUT_DATA_CNTR_reg(3),
      I3 => INPUT_DATA_CNTR_reg(4),
      I4 => INPUT_DATA_CNTR_reg(5),
      I5 => \IDATA_BUFFER[8][15]_i_2_n_0\,
      O => \S_AXIS_DATA_tdata[31]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(12),
      I1 => INPUT_DATA_CNTR_reg(13),
      I2 => INPUT_DATA_CNTR_reg(14),
      I3 => INPUT_DATA_CNTR_reg(15),
      O => \S_AXIS_DATA_tdata[31]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_LAST(7),
      I1 => INPUT_DATA_CNTR_LAST(19),
      I2 => INPUT_DATA_CNTR_LAST(29),
      I3 => INPUT_DATA_CNTR_LAST(15),
      O => \S_AXIS_DATA_tdata[31]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => INPUT_DATA_CNTR_LAST(10),
      I1 => INPUT_DATA_CNTR_LAST(14),
      I2 => INPUT_DATA_CNTR_reg(6),
      I3 => INPUT_DATA_CNTR_LAST(25),
      O => \S_AXIS_DATA_tdata[31]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => INPUT_DATA_CNTR_LAST(12),
      I1 => INPUT_DATA_CNTR_LAST(20),
      I2 => INPUT_DATA_CNTR_LAST(4),
      I3 => INPUT_DATA_CNTR_LAST(17),
      O => \S_AXIS_DATA_tdata[31]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_LAST(8),
      I1 => INPUT_DATA_CNTR_reg(1),
      I2 => INPUT_DATA_CNTR_LAST(13),
      I3 => INPUT_DATA_CNTR_LAST(21),
      O => \S_AXIS_DATA_tdata[31]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I1 => \S_AXIS_DATA_tdata[31]_i_7_n_0\,
      I2 => \S_AXIS_DATA_tdata[31]_i_8_n_0\,
      I3 => \S_AXIS_DATA_tdata[31]_i_9_n_0\,
      I4 => \S_AXIS_DATA_tdata[31]_i_10_n_0\,
      I5 => \S_AXIS_DATA_tdata[31]_i_11_n_0\,
      O => \^input_data_cntr_reg[18]_0\
    );
\S_AXIS_DATA_tdata[31]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => INPUT_DATA_CNTR_LAST(9),
      I1 => INPUT_DATA_CNTR_LAST(11),
      I2 => INPUT_DATA_CNTR_LAST(5),
      I3 => INPUT_DATA_CNTR_LAST(1),
      O => \S_AXIS_DATA_tdata[31]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => INPUT_DATA_CNTR_LAST(30),
      I1 => INPUT_DATA_CNTR_LAST(23),
      I2 => INPUT_DATA_CNTR_LAST(3),
      I3 => INPUT_DATA_CNTR_LAST(16),
      O => \S_AXIS_DATA_tdata[31]_i_31_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(23),
      I1 => FFT_NEXT_DATA_CNTR_reg(22),
      O => \S_AXIS_DATA_tdata[31]_i_33_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(20),
      I1 => FFT_NEXT_DATA_CNTR_reg(21),
      O => \S_AXIS_DATA_tdata[31]_i_34_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(19),
      I1 => FFT_NEXT_DATA_CNTR_reg(18),
      O => \S_AXIS_DATA_tdata[31]_i_35_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(17),
      I1 => FFT_NEXT_DATA_CNTR_reg(16),
      O => \S_AXIS_DATA_tdata[31]_i_36_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_LAST(11),
      I1 => INPUT_DATA_CNTR_LAST(10),
      I2 => INPUT_DATA_CNTR_LAST(9),
      I3 => INPUT_DATA_CNTR_LAST(8),
      I4 => INPUT_DATA_CNTR_LAST(7),
      I5 => INPUT_DATA_CNTR_LAST(6),
      O => \S_AXIS_DATA_tdata[31]_i_37_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => INPUT_DATA_CNTR_LAST(21),
      I1 => INPUT_DATA_CNTR_LAST(23),
      I2 => INPUT_DATA_CNTR_LAST(22),
      I3 => INPUT_DATA_CNTR_LAST(20),
      I4 => INPUT_DATA_CNTR_LAST(19),
      I5 => INPUT_DATA_CNTR_LAST(18),
      O => \S_AXIS_DATA_tdata[31]_i_38_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_LAST(17),
      I1 => INPUT_DATA_CNTR_LAST(16),
      I2 => INPUT_DATA_CNTR_LAST(15),
      I3 => INPUT_DATA_CNTR_LAST(14),
      I4 => INPUT_DATA_CNTR_LAST(13),
      I5 => INPUT_DATA_CNTR_LAST(12),
      O => \S_AXIS_DATA_tdata[31]_i_39_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => INPUT_DATA_CNTR_LAST(5),
      I1 => INPUT_DATA_CNTR_LAST(4),
      I2 => INPUT_DATA_CNTR_LAST(3),
      I3 => INPUT_DATA_CNTR_LAST(2),
      I4 => INPUT_DATA_CNTR_LAST(1),
      I5 => INPUT_DATA_CNTR_LAST(0),
      O => \S_AXIS_DATA_tdata[31]_i_40_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(18),
      I1 => INPUT_DATA_CNTR_reg(22),
      I2 => INPUT_DATA_CNTR_reg(23),
      I3 => INPUT_DATA_CNTR_reg(20),
      I4 => INPUT_DATA_CNTR_reg(21),
      I5 => INPUT_DATA_CNTR_reg(19),
      O => \S_AXIS_DATA_tdata[31]_i_41_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata[31]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[31]_i_18_n_0\,
      I2 => \S_AXIS_DATA_tdata[31]_i_19_n_0\,
      I3 => \S_AXIS_DATA_tdata[31]_i_20_n_0\,
      I4 => \IDATA_BUFFER[38][15]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata[31]_i_5_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(14),
      I1 => FFT_NEXT_DATA_CNTR_reg(15),
      O => \S_AXIS_DATA_tdata[31]_i_51_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(13),
      I1 => FFT_NEXT_DATA_CNTR_reg(12),
      O => \S_AXIS_DATA_tdata[31]_i_52_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(11),
      I1 => FFT_NEXT_DATA_CNTR_reg(10),
      O => \S_AXIS_DATA_tdata[31]_i_53_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(8),
      I1 => FFT_NEXT_DATA_CNTR_reg(9),
      O => \S_AXIS_DATA_tdata[31]_i_54_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[51]_115\(15),
      I1 => \QDATA_BUFFER_reg[50]_114\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[49]_113\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[48]_112\(15),
      O => \S_AXIS_DATA_tdata[31]_i_55_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[55]_119\(15),
      I1 => \QDATA_BUFFER_reg[54]_118\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[53]_117\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[52]_116\(15),
      O => \S_AXIS_DATA_tdata[31]_i_56_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[59]_123\(15),
      I1 => \QDATA_BUFFER_reg[58]_122\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[57]_121\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[56]_120\(15),
      O => \S_AXIS_DATA_tdata[31]_i_57_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[63]_127\(15),
      I1 => \QDATA_BUFFER_reg[62]_126\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[61]_125\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[60]_124\(15),
      O => \S_AXIS_DATA_tdata[31]_i_58_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[35]_99\(15),
      I1 => \QDATA_BUFFER_reg[34]_98\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[33]_97\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[32]_96\(15),
      O => \S_AXIS_DATA_tdata[31]_i_59_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[31]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[31]_i_22_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[31]_i_23_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[31]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata[31]_i_6_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[39]_103\(15),
      I1 => \QDATA_BUFFER_reg[38]_102\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[37]_101\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[36]_100\(15),
      O => \S_AXIS_DATA_tdata[31]_i_60_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[43]_107\(15),
      I1 => \QDATA_BUFFER_reg[42]_106\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[41]_105\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[40]_104\(15),
      O => \S_AXIS_DATA_tdata[31]_i_61_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[47]_111\(15),
      I1 => \QDATA_BUFFER_reg[46]_110\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[45]_109\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[44]_108\(15),
      O => \S_AXIS_DATA_tdata[31]_i_62_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[19]_83\(15),
      I1 => \QDATA_BUFFER_reg[18]_82\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[17]_81\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[16]_80\(15),
      O => \S_AXIS_DATA_tdata[31]_i_63_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[23]_87\(15),
      I1 => \QDATA_BUFFER_reg[22]_86\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[21]_85\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[20]_84\(15),
      O => \S_AXIS_DATA_tdata[31]_i_64_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[27]_91\(15),
      I1 => \QDATA_BUFFER_reg[26]_90\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[25]_89\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[24]_88\(15),
      O => \S_AXIS_DATA_tdata[31]_i_65_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[31]_95\(15),
      I1 => \QDATA_BUFFER_reg[30]_94\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[29]_93\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[28]_92\(15),
      O => \S_AXIS_DATA_tdata[31]_i_66_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[3]_67\(15),
      I1 => \QDATA_BUFFER_reg[2]_66\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[1]_65\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[0]_64\(15),
      O => \S_AXIS_DATA_tdata[31]_i_67_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[7]_71\(15),
      I1 => \QDATA_BUFFER_reg[6]_70\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[5]_69\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[4]_68\(15),
      O => \S_AXIS_DATA_tdata[31]_i_68_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[11]_75\(15),
      I1 => \QDATA_BUFFER_reg[10]_74\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[9]_73\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[8]_72\(15),
      O => \S_AXIS_DATA_tdata[31]_i_69_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata[31]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[31]_i_26_n_0\,
      I2 => INPUT_DATA_CNTR_LAST(31),
      I3 => INPUT_DATA_CNTR_LAST(22),
      I4 => INPUT_DATA_CNTR_LAST(26),
      I5 => INPUT_DATA_CNTR_reg(2),
      O => \S_AXIS_DATA_tdata[31]_i_7_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[15]_79\(15),
      I1 => \QDATA_BUFFER_reg[14]_78\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[13]_77\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[12]_76\(15),
      O => \S_AXIS_DATA_tdata[31]_i_70_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(5),
      I1 => FFT_NEXT_DATA_CNTR_reg(4),
      O => \S_AXIS_DATA_tdata[31]_i_71_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(2),
      I1 => FFT_NEXT_DATA_CNTR_reg(3),
      O => \S_AXIS_DATA_tdata[31]_i_72_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I1 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__2_n_0\,
      O => \S_AXIS_DATA_tdata[31]_i_73_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(6),
      I1 => FFT_NEXT_DATA_CNTR_reg(7),
      O => \S_AXIS_DATA_tdata[31]_i_74_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(4),
      I1 => FFT_NEXT_DATA_CNTR_reg(5),
      O => \S_AXIS_DATA_tdata[31]_i_75_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(3),
      I1 => FFT_NEXT_DATA_CNTR_reg(2),
      O => \S_AXIS_DATA_tdata[31]_i_76_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__2_n_0\,
      I1 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      O => \S_AXIS_DATA_tdata[31]_i_77_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => INPUT_DATA_CNTR_LAST(6),
      I1 => INPUT_DATA_CNTR_LAST(28),
      I2 => INPUT_DATA_CNTR_LAST(24),
      I3 => INPUT_DATA_CNTR_LAST(0),
      I4 => \S_AXIS_DATA_tdata[31]_i_27_n_0\,
      O => \S_AXIS_DATA_tdata[31]_i_8_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(9),
      I1 => INPUT_DATA_CNTR_LAST(27),
      I2 => INPUT_DATA_CNTR_LAST(18),
      I3 => INPUT_DATA_CNTR_LAST(2),
      I4 => \S_AXIS_DATA_tdata[31]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata[31]_i_9_n_0\
    );
\S_AXIS_DATA_tdata[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[0]_0\(3),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[3]_i_2_n_0\,
      O => p_0_in(3)
    );
\S_AXIS_DATA_tdata[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[51]_51\(3),
      I1 => \IDATA_BUFFER_reg[50]_50\(3),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[49]_49\(3),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[48]_48\(3),
      O => \S_AXIS_DATA_tdata[3]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[55]_55\(3),
      I1 => \IDATA_BUFFER_reg[54]_54\(3),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[53]_53\(3),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[52]_52\(3),
      O => \S_AXIS_DATA_tdata[3]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[59]_59\(3),
      I1 => \IDATA_BUFFER_reg[58]_58\(3),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[57]_57\(3),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[56]_56\(3),
      O => \S_AXIS_DATA_tdata[3]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[63]_63\(3),
      I1 => \IDATA_BUFFER_reg[62]_62\(3),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[61]_61\(3),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[60]_60\(3),
      O => \S_AXIS_DATA_tdata[3]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[35]_35\(3),
      I1 => \IDATA_BUFFER_reg[34]_34\(3),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[33]_33\(3),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[32]_32\(3),
      O => \S_AXIS_DATA_tdata[3]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[3]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[3]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[3]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[3]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[3]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[39]_39\(3),
      I1 => \IDATA_BUFFER_reg[38]_38\(3),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[37]_37\(3),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[36]_36\(3),
      O => \S_AXIS_DATA_tdata[3]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[43]_43\(3),
      I1 => \IDATA_BUFFER_reg[42]_42\(3),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[41]_41\(3),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[40]_40\(3),
      O => \S_AXIS_DATA_tdata[3]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[47]_47\(3),
      I1 => \IDATA_BUFFER_reg[46]_46\(3),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[45]_45\(3),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[44]_44\(3),
      O => \S_AXIS_DATA_tdata[3]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[19]_19\(3),
      I1 => \IDATA_BUFFER_reg[18]_18\(3),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[17]_17\(3),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[16]_16\(3),
      O => \S_AXIS_DATA_tdata[3]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[23]_23\(3),
      I1 => \IDATA_BUFFER_reg[22]_22\(3),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[21]_21\(3),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[20]_20\(3),
      O => \S_AXIS_DATA_tdata[3]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[27]_27\(3),
      I1 => \IDATA_BUFFER_reg[26]_26\(3),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[25]_25\(3),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[24]_24\(3),
      O => \S_AXIS_DATA_tdata[3]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[31]_31\(3),
      I1 => \IDATA_BUFFER_reg[30]_30\(3),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[29]_29\(3),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[28]_28\(3),
      O => \S_AXIS_DATA_tdata[3]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[3]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[3]_3\(3),
      I1 => \IDATA_BUFFER_reg[2]_2\(3),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[1]_1\(3),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[0]_0\(3),
      O => \S_AXIS_DATA_tdata[3]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[7]_7\(3),
      I1 => \IDATA_BUFFER_reg[6]_6\(3),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[5]_5\(3),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[4]_4\(3),
      O => \S_AXIS_DATA_tdata[3]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[3]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[11]_11\(3),
      I1 => \IDATA_BUFFER_reg[10]_10\(3),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[9]_9\(3),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[8]_8\(3),
      O => \S_AXIS_DATA_tdata[3]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[3]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[15]_15\(3),
      I1 => \IDATA_BUFFER_reg[14]_14\(3),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[13]_13\(3),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[12]_12\(3),
      O => \S_AXIS_DATA_tdata[3]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[0]_0\(4),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[4]_i_2_n_0\,
      O => p_0_in(4)
    );
\S_AXIS_DATA_tdata[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[51]_51\(4),
      I1 => \IDATA_BUFFER_reg[50]_50\(4),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[49]_49\(4),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[48]_48\(4),
      O => \S_AXIS_DATA_tdata[4]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[55]_55\(4),
      I1 => \IDATA_BUFFER_reg[54]_54\(4),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[53]_53\(4),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[52]_52\(4),
      O => \S_AXIS_DATA_tdata[4]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[59]_59\(4),
      I1 => \IDATA_BUFFER_reg[58]_58\(4),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[57]_57\(4),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[56]_56\(4),
      O => \S_AXIS_DATA_tdata[4]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[63]_63\(4),
      I1 => \IDATA_BUFFER_reg[62]_62\(4),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[61]_61\(4),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[60]_60\(4),
      O => \S_AXIS_DATA_tdata[4]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[35]_35\(4),
      I1 => \IDATA_BUFFER_reg[34]_34\(4),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[33]_33\(4),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[32]_32\(4),
      O => \S_AXIS_DATA_tdata[4]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[4]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[4]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[4]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[4]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[4]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[39]_39\(4),
      I1 => \IDATA_BUFFER_reg[38]_38\(4),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[37]_37\(4),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[36]_36\(4),
      O => \S_AXIS_DATA_tdata[4]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[4]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[43]_43\(4),
      I1 => \IDATA_BUFFER_reg[42]_42\(4),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[41]_41\(4),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[40]_40\(4),
      O => \S_AXIS_DATA_tdata[4]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[4]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[47]_47\(4),
      I1 => \IDATA_BUFFER_reg[46]_46\(4),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[45]_45\(4),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[44]_44\(4),
      O => \S_AXIS_DATA_tdata[4]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[19]_19\(4),
      I1 => \IDATA_BUFFER_reg[18]_18\(4),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[17]_17\(4),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[16]_16\(4),
      O => \S_AXIS_DATA_tdata[4]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[4]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[23]_23\(4),
      I1 => \IDATA_BUFFER_reg[22]_22\(4),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[21]_21\(4),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[20]_20\(4),
      O => \S_AXIS_DATA_tdata[4]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[4]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[27]_27\(4),
      I1 => \IDATA_BUFFER_reg[26]_26\(4),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[25]_25\(4),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[24]_24\(4),
      O => \S_AXIS_DATA_tdata[4]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[4]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[31]_31\(4),
      I1 => \IDATA_BUFFER_reg[30]_30\(4),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[29]_29\(4),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[28]_28\(4),
      O => \S_AXIS_DATA_tdata[4]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[4]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[3]_3\(4),
      I1 => \IDATA_BUFFER_reg[2]_2\(4),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[1]_1\(4),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[0]_0\(4),
      O => \S_AXIS_DATA_tdata[4]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[4]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[7]_7\(4),
      I1 => \IDATA_BUFFER_reg[6]_6\(4),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[5]_5\(4),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[4]_4\(4),
      O => \S_AXIS_DATA_tdata[4]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[4]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[11]_11\(4),
      I1 => \IDATA_BUFFER_reg[10]_10\(4),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[9]_9\(4),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[8]_8\(4),
      O => \S_AXIS_DATA_tdata[4]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[4]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[15]_15\(4),
      I1 => \IDATA_BUFFER_reg[14]_14\(4),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[13]_13\(4),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[12]_12\(4),
      O => \S_AXIS_DATA_tdata[4]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[0]_0\(5),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[5]_i_2_n_0\,
      O => p_0_in(5)
    );
\S_AXIS_DATA_tdata[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[51]_51\(5),
      I1 => \IDATA_BUFFER_reg[50]_50\(5),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[49]_49\(5),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[48]_48\(5),
      O => \S_AXIS_DATA_tdata[5]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[55]_55\(5),
      I1 => \IDATA_BUFFER_reg[54]_54\(5),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[53]_53\(5),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[52]_52\(5),
      O => \S_AXIS_DATA_tdata[5]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[59]_59\(5),
      I1 => \IDATA_BUFFER_reg[58]_58\(5),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[57]_57\(5),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[56]_56\(5),
      O => \S_AXIS_DATA_tdata[5]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[63]_63\(5),
      I1 => \IDATA_BUFFER_reg[62]_62\(5),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[61]_61\(5),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[60]_60\(5),
      O => \S_AXIS_DATA_tdata[5]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[35]_35\(5),
      I1 => \IDATA_BUFFER_reg[34]_34\(5),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[33]_33\(5),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[32]_32\(5),
      O => \S_AXIS_DATA_tdata[5]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[5]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[5]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[5]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[5]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[5]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[5]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[39]_39\(5),
      I1 => \IDATA_BUFFER_reg[38]_38\(5),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[37]_37\(5),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[36]_36\(5),
      O => \S_AXIS_DATA_tdata[5]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[5]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[43]_43\(5),
      I1 => \IDATA_BUFFER_reg[42]_42\(5),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[41]_41\(5),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[40]_40\(5),
      O => \S_AXIS_DATA_tdata[5]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[5]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[47]_47\(5),
      I1 => \IDATA_BUFFER_reg[46]_46\(5),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[45]_45\(5),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[44]_44\(5),
      O => \S_AXIS_DATA_tdata[5]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[5]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[19]_19\(5),
      I1 => \IDATA_BUFFER_reg[18]_18\(5),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[17]_17\(5),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[16]_16\(5),
      O => \S_AXIS_DATA_tdata[5]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[23]_23\(5),
      I1 => \IDATA_BUFFER_reg[22]_22\(5),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[21]_21\(5),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[20]_20\(5),
      O => \S_AXIS_DATA_tdata[5]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[27]_27\(5),
      I1 => \IDATA_BUFFER_reg[26]_26\(5),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[25]_25\(5),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[24]_24\(5),
      O => \S_AXIS_DATA_tdata[5]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[31]_31\(5),
      I1 => \IDATA_BUFFER_reg[30]_30\(5),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[29]_29\(5),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[28]_28\(5),
      O => \S_AXIS_DATA_tdata[5]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[3]_3\(5),
      I1 => \IDATA_BUFFER_reg[2]_2\(5),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[1]_1\(5),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[0]_0\(5),
      O => \S_AXIS_DATA_tdata[5]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[5]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[7]_7\(5),
      I1 => \IDATA_BUFFER_reg[6]_6\(5),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[5]_5\(5),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[4]_4\(5),
      O => \S_AXIS_DATA_tdata[5]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[5]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[11]_11\(5),
      I1 => \IDATA_BUFFER_reg[10]_10\(5),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[9]_9\(5),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[8]_8\(5),
      O => \S_AXIS_DATA_tdata[5]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[5]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[15]_15\(5),
      I1 => \IDATA_BUFFER_reg[14]_14\(5),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[13]_13\(5),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[12]_12\(5),
      O => \S_AXIS_DATA_tdata[5]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[0]_0\(6),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[6]_i_2_n_0\,
      O => p_0_in(6)
    );
\S_AXIS_DATA_tdata[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[51]_51\(6),
      I1 => \IDATA_BUFFER_reg[50]_50\(6),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[49]_49\(6),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[48]_48\(6),
      O => \S_AXIS_DATA_tdata[6]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[55]_55\(6),
      I1 => \IDATA_BUFFER_reg[54]_54\(6),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[53]_53\(6),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[52]_52\(6),
      O => \S_AXIS_DATA_tdata[6]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[59]_59\(6),
      I1 => \IDATA_BUFFER_reg[58]_58\(6),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[57]_57\(6),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[56]_56\(6),
      O => \S_AXIS_DATA_tdata[6]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[63]_63\(6),
      I1 => \IDATA_BUFFER_reg[62]_62\(6),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[61]_61\(6),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[60]_60\(6),
      O => \S_AXIS_DATA_tdata[6]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[35]_35\(6),
      I1 => \IDATA_BUFFER_reg[34]_34\(6),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[33]_33\(6),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[32]_32\(6),
      O => \S_AXIS_DATA_tdata[6]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[6]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[6]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[6]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[6]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[6]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[39]_39\(6),
      I1 => \IDATA_BUFFER_reg[38]_38\(6),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[37]_37\(6),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[36]_36\(6),
      O => \S_AXIS_DATA_tdata[6]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[43]_43\(6),
      I1 => \IDATA_BUFFER_reg[42]_42\(6),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[41]_41\(6),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[40]_40\(6),
      O => \S_AXIS_DATA_tdata[6]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[47]_47\(6),
      I1 => \IDATA_BUFFER_reg[46]_46\(6),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[45]_45\(6),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[44]_44\(6),
      O => \S_AXIS_DATA_tdata[6]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[19]_19\(6),
      I1 => \IDATA_BUFFER_reg[18]_18\(6),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[17]_17\(6),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[16]_16\(6),
      O => \S_AXIS_DATA_tdata[6]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[23]_23\(6),
      I1 => \IDATA_BUFFER_reg[22]_22\(6),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[21]_21\(6),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[20]_20\(6),
      O => \S_AXIS_DATA_tdata[6]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[27]_27\(6),
      I1 => \IDATA_BUFFER_reg[26]_26\(6),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[25]_25\(6),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[24]_24\(6),
      O => \S_AXIS_DATA_tdata[6]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[31]_31\(6),
      I1 => \IDATA_BUFFER_reg[30]_30\(6),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[29]_29\(6),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[28]_28\(6),
      O => \S_AXIS_DATA_tdata[6]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[6]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[3]_3\(6),
      I1 => \IDATA_BUFFER_reg[2]_2\(6),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[1]_1\(6),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[0]_0\(6),
      O => \S_AXIS_DATA_tdata[6]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[6]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[7]_7\(6),
      I1 => \IDATA_BUFFER_reg[6]_6\(6),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[5]_5\(6),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[4]_4\(6),
      O => \S_AXIS_DATA_tdata[6]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[6]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[11]_11\(6),
      I1 => \IDATA_BUFFER_reg[10]_10\(6),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[9]_9\(6),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[8]_8\(6),
      O => \S_AXIS_DATA_tdata[6]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[6]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[15]_15\(6),
      I1 => \IDATA_BUFFER_reg[14]_14\(6),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[13]_13\(6),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[12]_12\(6),
      O => \S_AXIS_DATA_tdata[6]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[0]_0\(7),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[7]_i_2_n_0\,
      O => p_0_in(7)
    );
\S_AXIS_DATA_tdata[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[51]_51\(7),
      I1 => \IDATA_BUFFER_reg[50]_50\(7),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[49]_49\(7),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[48]_48\(7),
      O => \S_AXIS_DATA_tdata[7]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[55]_55\(7),
      I1 => \IDATA_BUFFER_reg[54]_54\(7),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[53]_53\(7),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[52]_52\(7),
      O => \S_AXIS_DATA_tdata[7]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[59]_59\(7),
      I1 => \IDATA_BUFFER_reg[58]_58\(7),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[57]_57\(7),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[56]_56\(7),
      O => \S_AXIS_DATA_tdata[7]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[63]_63\(7),
      I1 => \IDATA_BUFFER_reg[62]_62\(7),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[61]_61\(7),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[60]_60\(7),
      O => \S_AXIS_DATA_tdata[7]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[35]_35\(7),
      I1 => \IDATA_BUFFER_reg[34]_34\(7),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[33]_33\(7),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[32]_32\(7),
      O => \S_AXIS_DATA_tdata[7]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[7]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[7]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[7]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[7]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[7]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[39]_39\(7),
      I1 => \IDATA_BUFFER_reg[38]_38\(7),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[37]_37\(7),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[36]_36\(7),
      O => \S_AXIS_DATA_tdata[7]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[43]_43\(7),
      I1 => \IDATA_BUFFER_reg[42]_42\(7),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[41]_41\(7),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[40]_40\(7),
      O => \S_AXIS_DATA_tdata[7]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[47]_47\(7),
      I1 => \IDATA_BUFFER_reg[46]_46\(7),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[45]_45\(7),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[44]_44\(7),
      O => \S_AXIS_DATA_tdata[7]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[19]_19\(7),
      I1 => \IDATA_BUFFER_reg[18]_18\(7),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[17]_17\(7),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[16]_16\(7),
      O => \S_AXIS_DATA_tdata[7]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[23]_23\(7),
      I1 => \IDATA_BUFFER_reg[22]_22\(7),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[21]_21\(7),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[20]_20\(7),
      O => \S_AXIS_DATA_tdata[7]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[27]_27\(7),
      I1 => \IDATA_BUFFER_reg[26]_26\(7),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[25]_25\(7),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[24]_24\(7),
      O => \S_AXIS_DATA_tdata[7]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[31]_31\(7),
      I1 => \IDATA_BUFFER_reg[30]_30\(7),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[29]_29\(7),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[28]_28\(7),
      O => \S_AXIS_DATA_tdata[7]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[3]_3\(7),
      I1 => \IDATA_BUFFER_reg[2]_2\(7),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[1]_1\(7),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[0]_0\(7),
      O => \S_AXIS_DATA_tdata[7]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[7]_7\(7),
      I1 => \IDATA_BUFFER_reg[6]_6\(7),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[5]_5\(7),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[4]_4\(7),
      O => \S_AXIS_DATA_tdata[7]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[11]_11\(7),
      I1 => \IDATA_BUFFER_reg[10]_10\(7),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[9]_9\(7),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[8]_8\(7),
      O => \S_AXIS_DATA_tdata[7]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[15]_15\(7),
      I1 => \IDATA_BUFFER_reg[14]_14\(7),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[13]_13\(7),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[12]_12\(7),
      O => \S_AXIS_DATA_tdata[7]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[0]_0\(8),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[8]_i_2_n_0\,
      O => p_0_in(8)
    );
\S_AXIS_DATA_tdata[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[51]_51\(8),
      I1 => \IDATA_BUFFER_reg[50]_50\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[49]_49\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[48]_48\(8),
      O => \S_AXIS_DATA_tdata[8]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[55]_55\(8),
      I1 => \IDATA_BUFFER_reg[54]_54\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[53]_53\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[52]_52\(8),
      O => \S_AXIS_DATA_tdata[8]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[59]_59\(8),
      I1 => \IDATA_BUFFER_reg[58]_58\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[57]_57\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[56]_56\(8),
      O => \S_AXIS_DATA_tdata[8]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[63]_63\(8),
      I1 => \IDATA_BUFFER_reg[62]_62\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[61]_61\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[60]_60\(8),
      O => \S_AXIS_DATA_tdata[8]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[8]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[35]_35\(8),
      I1 => \IDATA_BUFFER_reg[34]_34\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[33]_33\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[32]_32\(8),
      O => \S_AXIS_DATA_tdata[8]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[8]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[8]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[8]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[8]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[8]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[8]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[39]_39\(8),
      I1 => \IDATA_BUFFER_reg[38]_38\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[37]_37\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[36]_36\(8),
      O => \S_AXIS_DATA_tdata[8]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[43]_43\(8),
      I1 => \IDATA_BUFFER_reg[42]_42\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[41]_41\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[40]_40\(8),
      O => \S_AXIS_DATA_tdata[8]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[8]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[47]_47\(8),
      I1 => \IDATA_BUFFER_reg[46]_46\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[45]_45\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[44]_44\(8),
      O => \S_AXIS_DATA_tdata[8]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[8]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[19]_19\(8),
      I1 => \IDATA_BUFFER_reg[18]_18\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[17]_17\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[16]_16\(8),
      O => \S_AXIS_DATA_tdata[8]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[8]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[23]_23\(8),
      I1 => \IDATA_BUFFER_reg[22]_22\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[21]_21\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[20]_20\(8),
      O => \S_AXIS_DATA_tdata[8]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[27]_27\(8),
      I1 => \IDATA_BUFFER_reg[26]_26\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[25]_25\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[24]_24\(8),
      O => \S_AXIS_DATA_tdata[8]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[31]_31\(8),
      I1 => \IDATA_BUFFER_reg[30]_30\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[29]_29\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[28]_28\(8),
      O => \S_AXIS_DATA_tdata[8]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[8]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[3]_3\(8),
      I1 => \IDATA_BUFFER_reg[2]_2\(8),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[1]_1\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[0]_0\(8),
      O => \S_AXIS_DATA_tdata[8]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[8]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[7]_7\(8),
      I1 => \IDATA_BUFFER_reg[6]_6\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[5]_5\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[4]_4\(8),
      O => \S_AXIS_DATA_tdata[8]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[8]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[11]_11\(8),
      I1 => \IDATA_BUFFER_reg[10]_10\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[9]_9\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[8]_8\(8),
      O => \S_AXIS_DATA_tdata[8]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[8]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[15]_15\(8),
      I1 => \IDATA_BUFFER_reg[14]_14\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[13]_13\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[12]_12\(8),
      O => \S_AXIS_DATA_tdata[8]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[0]_0\(9),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[9]_i_2_n_0\,
      O => p_0_in(9)
    );
\S_AXIS_DATA_tdata[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[51]_51\(9),
      I1 => \IDATA_BUFFER_reg[50]_50\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[49]_49\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[48]_48\(9),
      O => \S_AXIS_DATA_tdata[9]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[55]_55\(9),
      I1 => \IDATA_BUFFER_reg[54]_54\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[53]_53\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[52]_52\(9),
      O => \S_AXIS_DATA_tdata[9]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[9]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[59]_59\(9),
      I1 => \IDATA_BUFFER_reg[58]_58\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[57]_57\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[56]_56\(9),
      O => \S_AXIS_DATA_tdata[9]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[63]_63\(9),
      I1 => \IDATA_BUFFER_reg[62]_62\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[61]_61\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[60]_60\(9),
      O => \S_AXIS_DATA_tdata[9]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[9]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[35]_35\(9),
      I1 => \IDATA_BUFFER_reg[34]_34\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[33]_33\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[32]_32\(9),
      O => \S_AXIS_DATA_tdata[9]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[9]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[9]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[9]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[9]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[9]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[9]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[39]_39\(9),
      I1 => \IDATA_BUFFER_reg[38]_38\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[37]_37\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[36]_36\(9),
      O => \S_AXIS_DATA_tdata[9]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[9]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[43]_43\(9),
      I1 => \IDATA_BUFFER_reg[42]_42\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[41]_41\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[40]_40\(9),
      O => \S_AXIS_DATA_tdata[9]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[9]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[47]_47\(9),
      I1 => \IDATA_BUFFER_reg[46]_46\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[45]_45\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[44]_44\(9),
      O => \S_AXIS_DATA_tdata[9]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[9]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[19]_19\(9),
      I1 => \IDATA_BUFFER_reg[18]_18\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[17]_17\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[16]_16\(9),
      O => \S_AXIS_DATA_tdata[9]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[9]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[23]_23\(9),
      I1 => \IDATA_BUFFER_reg[22]_22\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[21]_21\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[20]_20\(9),
      O => \S_AXIS_DATA_tdata[9]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[9]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[27]_27\(9),
      I1 => \IDATA_BUFFER_reg[26]_26\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[25]_25\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[24]_24\(9),
      O => \S_AXIS_DATA_tdata[9]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[9]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[31]_31\(9),
      I1 => \IDATA_BUFFER_reg[30]_30\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[29]_29\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[28]_28\(9),
      O => \S_AXIS_DATA_tdata[9]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[9]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[3]_3\(9),
      I1 => \IDATA_BUFFER_reg[2]_2\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[1]_1\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[0]_0\(9),
      O => \S_AXIS_DATA_tdata[9]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[9]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[7]_7\(9),
      I1 => \IDATA_BUFFER_reg[6]_6\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[5]_5\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[4]_4\(9),
      O => \S_AXIS_DATA_tdata[9]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[9]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[11]_11\(9),
      I1 => \IDATA_BUFFER_reg[10]_10\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[9]_9\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[8]_8\(9),
      O => \S_AXIS_DATA_tdata[9]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[9]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[15]_15\(9),
      I1 => \IDATA_BUFFER_reg[14]_14\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[13]_13\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[12]_12\(9),
      O => \S_AXIS_DATA_tdata[9]_i_30_n_0\
    );
\S_AXIS_DATA_tdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_7,
      D => p_0_in(0),
      Q => S_AXIS_DATA_tdata(0),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[0]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[0]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[0]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[0]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[0]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[0]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[0]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[0]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[0]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[0]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[0]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[0]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[0]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[0]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[0]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[0]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[0]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[0]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[0]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[0]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[0]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[0]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[0]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[0]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[0]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[0]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[0]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[0]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[0]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[0]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[0]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[0]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[0]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[0]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[0]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[0]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[0]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[0]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[0]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[0]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[0]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[0]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[0]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[0]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[0]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[0]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_7,
      D => p_0_in(10),
      Q => S_AXIS_DATA_tdata(10),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[10]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[10]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[10]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[10]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[10]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[10]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[10]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[10]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[10]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[10]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[10]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[10]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[10]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[10]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[10]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[10]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[10]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[10]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[10]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[10]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[10]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[10]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[10]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[10]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[10]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[10]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[10]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[10]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[10]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[10]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[10]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[10]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[10]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[10]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[10]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[10]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[10]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[10]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[10]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[10]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[10]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[10]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[10]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[10]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[10]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[10]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[10]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[10]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_7,
      D => p_0_in(11),
      Q => S_AXIS_DATA_tdata(11),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[11]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[11]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[11]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[11]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[11]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[11]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[11]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[11]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[11]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[11]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[11]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[11]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[11]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[11]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[11]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[11]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[11]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[11]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[11]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[11]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[11]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[11]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[11]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[11]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[11]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[11]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[11]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[11]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[11]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[11]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[11]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[11]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[11]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[11]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[11]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[11]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[11]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[11]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[11]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[11]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[11]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[11]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[11]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[11]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[11]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[11]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[11]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[11]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_7,
      D => p_0_in(12),
      Q => S_AXIS_DATA_tdata(12),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[12]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[12]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[12]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[12]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[12]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[12]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[12]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[12]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[12]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[12]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[12]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[12]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[12]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[12]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[12]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[12]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[12]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[12]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[12]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[12]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[12]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[12]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[12]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[12]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[12]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[12]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[12]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[12]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[12]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[12]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[12]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[12]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[12]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[12]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[12]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[12]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[12]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[12]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[12]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[12]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[12]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[12]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[12]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[12]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[12]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[12]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[12]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[12]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_7,
      D => p_0_in(13),
      Q => S_AXIS_DATA_tdata(13),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[13]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[13]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[13]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[13]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[13]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[13]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[13]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[13]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[13]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[13]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[13]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[13]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[13]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[13]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[13]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[13]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[13]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[13]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[13]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[13]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[13]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[13]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[13]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[13]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[13]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[13]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[13]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[13]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[13]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[13]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[13]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[13]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[13]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[13]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[13]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[13]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[13]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[13]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[13]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[13]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[13]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[13]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[13]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[13]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[13]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[13]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[13]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[13]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_7,
      D => p_0_in(14),
      Q => S_AXIS_DATA_tdata(14),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[14]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[14]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[14]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[14]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[14]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[14]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[14]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[14]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[14]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[14]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[14]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[14]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[14]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[14]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[14]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[14]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[14]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[14]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[14]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[14]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[14]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[14]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[14]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[14]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[14]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[14]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[14]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[14]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[14]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[14]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[14]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[14]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[14]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[14]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[14]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[14]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[14]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[14]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[14]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[14]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[14]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[14]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[14]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[14]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[14]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[14]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[14]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[14]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_7,
      D => p_0_in(15),
      Q => S_AXIS_DATA_tdata(15),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[15]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[15]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[15]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[15]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[15]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[15]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[15]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[15]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[15]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[15]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[15]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[15]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[15]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[15]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[15]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[15]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[15]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[15]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[15]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[15]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[15]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[15]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[15]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[15]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[15]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[15]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[15]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[15]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[15]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[15]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[15]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[15]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[15]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[15]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[15]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[15]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[15]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[15]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[15]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[15]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[15]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[15]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[15]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[15]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[15]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[15]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[15]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[15]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_7,
      D => p_0_in(16),
      Q => S_AXIS_DATA_tdata(16),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[16]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[16]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[16]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[16]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[16]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[16]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[16]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[16]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[16]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[16]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[16]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[16]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[16]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[16]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[16]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[16]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[16]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[16]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[16]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[16]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[16]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[16]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[16]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[16]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[16]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[16]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[16]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[16]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[16]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[16]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[16]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[16]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[16]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[16]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[16]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[16]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[16]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[16]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[16]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[16]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[16]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[16]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[16]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[16]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[16]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[16]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[16]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[16]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_7,
      D => p_0_in(17),
      Q => S_AXIS_DATA_tdata(17),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[17]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[17]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[17]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[17]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[17]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[17]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[17]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[17]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[17]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[17]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[17]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[17]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[17]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[17]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[17]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[17]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[17]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[17]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[17]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[17]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[17]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[17]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[17]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[17]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[17]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[17]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[17]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[17]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[17]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[17]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[17]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[17]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[17]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[17]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[17]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[17]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[17]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[17]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[17]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[17]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[17]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[17]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[17]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[17]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[17]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[17]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[17]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[17]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_7,
      D => p_0_in(18),
      Q => S_AXIS_DATA_tdata(18),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[18]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[18]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[18]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[18]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[18]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[18]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[18]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[18]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[18]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[18]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[18]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[18]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[18]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[18]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[18]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[18]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[18]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[18]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[18]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[18]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[18]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[18]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[18]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[18]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[18]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[18]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[18]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[18]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[18]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[18]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[18]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[18]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[18]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[18]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[18]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[18]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[18]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[18]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[18]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[18]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[18]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[18]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[18]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[18]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[18]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[18]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[18]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[18]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_7,
      D => p_0_in(19),
      Q => S_AXIS_DATA_tdata(19),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[19]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[19]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[19]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[19]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[19]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[19]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[19]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[19]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[19]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[19]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[19]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[19]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[19]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[19]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[19]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[19]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[19]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[19]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[19]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[19]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[19]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[19]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[19]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[19]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[19]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[19]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[19]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[19]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[19]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[19]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[19]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[19]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[19]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[19]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[19]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[19]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[19]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[19]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[19]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[19]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[19]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[19]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[19]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[19]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[19]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[19]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[19]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[19]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_7,
      D => p_0_in(1),
      Q => S_AXIS_DATA_tdata(1),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[1]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[1]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[1]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[1]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[1]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[1]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[1]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[1]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[1]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[1]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[1]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[1]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[1]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[1]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[1]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[1]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[1]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[1]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[1]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[1]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[1]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[1]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[1]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[1]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[1]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[1]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[1]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[1]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[1]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[1]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[1]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[1]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[1]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[1]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[1]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[1]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[1]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[1]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[1]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[1]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[1]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[1]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[1]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[1]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[1]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[1]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_7,
      D => p_0_in(20),
      Q => S_AXIS_DATA_tdata(20),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[20]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[20]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[20]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[20]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[20]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[20]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[20]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[20]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[20]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[20]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[20]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[20]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[20]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[20]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[20]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[20]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[20]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[20]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[20]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[20]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[20]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[20]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[20]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[20]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[20]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[20]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[20]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[20]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[20]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[20]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[20]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[20]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[20]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[20]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[20]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[20]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[20]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[20]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[20]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[20]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[20]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[20]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[20]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[20]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[20]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[20]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[20]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[20]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_7,
      D => p_0_in(21),
      Q => S_AXIS_DATA_tdata(21),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[21]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[21]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[21]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[21]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[21]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[21]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[21]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[21]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[21]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[21]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[21]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[21]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[21]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[21]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[21]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[21]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[21]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[21]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[21]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[21]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[21]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[21]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[21]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[21]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[21]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[21]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[21]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[21]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[21]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[21]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[21]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[21]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[21]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[21]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[21]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[21]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[21]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[21]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[21]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[21]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[21]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[21]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[21]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[21]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[21]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[21]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[21]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[21]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_7,
      D => p_0_in(22),
      Q => S_AXIS_DATA_tdata(22),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[22]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[22]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[22]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[22]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[22]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[22]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[22]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[22]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[22]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[22]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[22]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[22]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[22]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[22]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[22]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[22]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[22]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[22]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[22]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[22]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[22]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[22]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[22]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[22]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[22]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[22]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[22]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[22]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[22]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[22]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[22]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[22]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[22]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[22]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[22]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[22]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[22]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[22]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[22]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[22]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[22]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[22]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[22]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[22]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[22]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[22]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[22]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[22]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_7,
      D => p_0_in(23),
      Q => S_AXIS_DATA_tdata(23),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[23]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[23]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[23]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[23]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[23]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[23]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[23]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[23]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[23]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[23]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[23]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[23]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[23]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[23]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[23]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[23]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[23]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[23]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[23]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[23]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[23]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[23]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[23]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[23]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[23]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[23]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[23]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[23]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[23]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[23]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[23]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[23]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[23]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[23]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[23]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[23]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[23]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[23]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[23]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[23]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[23]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[23]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[23]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[23]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[23]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[23]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[23]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[23]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_7,
      D => p_0_in(24),
      Q => S_AXIS_DATA_tdata(24),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[24]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[24]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[24]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[24]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[24]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[24]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[24]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[24]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[24]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[24]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[24]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[24]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[24]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[24]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[24]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[24]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[24]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[24]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[24]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[24]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[24]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[24]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[24]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[24]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[24]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[24]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[24]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[24]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[24]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[24]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[24]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[24]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[24]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[24]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[24]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[24]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[24]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[24]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[24]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[24]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[24]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[24]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[24]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[24]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[24]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[24]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[24]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[24]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_7,
      D => p_0_in(25),
      Q => S_AXIS_DATA_tdata(25),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[25]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[25]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[25]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[25]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[25]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[25]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[25]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[25]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[25]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[25]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[25]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[25]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[25]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[25]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[25]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[25]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[25]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[25]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[25]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[25]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[25]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[25]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[25]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[25]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[25]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[25]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[25]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[25]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[25]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[25]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[25]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[25]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[25]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[25]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[25]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[25]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[25]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[25]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[25]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[25]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[25]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[25]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[25]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[25]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[25]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[25]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[25]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[25]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_7,
      D => p_0_in(26),
      Q => S_AXIS_DATA_tdata(26),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[26]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[26]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[26]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[26]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[26]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[26]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[26]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[26]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[26]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[26]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[26]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[26]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[26]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[26]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[26]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[26]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[26]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[26]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[26]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[26]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[26]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[26]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[26]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[26]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[26]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[26]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[26]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[26]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[26]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[26]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[26]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[26]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[26]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[26]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[26]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[26]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[26]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[26]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[26]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[26]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[26]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[26]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[26]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[26]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[26]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[26]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[26]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[26]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_7,
      D => p_0_in(27),
      Q => S_AXIS_DATA_tdata(27),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[27]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[27]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[27]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[27]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[27]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[27]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[27]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[27]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[27]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[27]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[27]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[27]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[27]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[27]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[27]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[27]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[27]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[27]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[27]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[27]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[27]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[27]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[27]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[27]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[27]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[27]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[27]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[27]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[27]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[27]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[27]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[27]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[27]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[27]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[27]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[27]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[27]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[27]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[27]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[27]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[27]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[27]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[27]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[27]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[27]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[27]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[27]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[27]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_7,
      D => p_0_in(28),
      Q => S_AXIS_DATA_tdata(28),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[28]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[28]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[28]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[28]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[28]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[28]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[28]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[28]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[28]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[28]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[28]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[28]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[28]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[28]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[28]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[28]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[28]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[28]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[28]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[28]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[28]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[28]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[28]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[28]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[28]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[28]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[28]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[28]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[28]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[28]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[28]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[28]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[28]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[28]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[28]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[28]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[28]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[28]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[28]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[28]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[28]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[28]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[28]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[28]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[28]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[28]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[28]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[28]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_7,
      D => p_0_in(29),
      Q => S_AXIS_DATA_tdata(29),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[29]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[29]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[29]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[29]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[29]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[29]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[29]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[29]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[29]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[29]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[29]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[29]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[29]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[29]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[29]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[29]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[29]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[29]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[29]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[29]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[29]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[29]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[29]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[29]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[29]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[29]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[29]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[29]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[29]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[29]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[29]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[29]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[29]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[29]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[29]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[29]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[29]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[29]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[29]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[29]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[29]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[29]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[29]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[29]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[29]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[29]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[29]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[29]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_7,
      D => p_0_in(2),
      Q => S_AXIS_DATA_tdata(2),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[2]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[2]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[2]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[2]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[2]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[2]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[2]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[2]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[2]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[2]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[2]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[2]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[2]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[2]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[2]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[2]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[2]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[2]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[2]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[2]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[2]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[2]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[2]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[2]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[2]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[2]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[2]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[2]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[2]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[2]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[2]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[2]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[2]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[2]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[2]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[2]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[2]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[2]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[2]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[2]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[2]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[2]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[2]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[2]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[2]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[2]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[2]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_7,
      D => p_0_in(30),
      Q => S_AXIS_DATA_tdata(30),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[30]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[30]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[30]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[30]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[30]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[30]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[30]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[30]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[30]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[30]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[30]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[30]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[30]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[30]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[30]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[30]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[30]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[30]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[30]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[30]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[30]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[30]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[30]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[30]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[30]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[30]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[30]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[30]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[30]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[30]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[30]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[30]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[30]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[30]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[30]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[30]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[30]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[30]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[30]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[30]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[30]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[30]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[30]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[30]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[30]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[30]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[30]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[30]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_7,
      D => p_0_in(31),
      Q => S_AXIS_DATA_tdata(31),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[31]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \S_AXIS_DATA_tdata_reg[31]_i_32_n_0\,
      CO(3) => \S_AXIS_DATA_tdata_reg[31]_i_12_n_0\,
      CO(2) => \S_AXIS_DATA_tdata_reg[31]_i_12_n_1\,
      CO(1) => \S_AXIS_DATA_tdata_reg[31]_i_12_n_2\,
      CO(0) => \S_AXIS_DATA_tdata_reg[31]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_S_AXIS_DATA_tdata_reg[31]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \S_AXIS_DATA_tdata[31]_i_33_n_0\,
      S(2) => \S_AXIS_DATA_tdata[31]_i_34_n_0\,
      S(1) => \S_AXIS_DATA_tdata[31]_i_35_n_0\,
      S(0) => \S_AXIS_DATA_tdata[31]_i_36_n_0\
    );
\S_AXIS_DATA_tdata_reg[31]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[31]_i_42_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[31]_i_43_n_0\,
      O => \S_AXIS_DATA_tdata_reg[31]_i_21_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[31]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[31]_i_44_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[31]_i_45_n_0\,
      O => \S_AXIS_DATA_tdata_reg[31]_i_22_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[31]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[31]_i_46_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[31]_i_47_n_0\,
      O => \S_AXIS_DATA_tdata_reg[31]_i_23_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[31]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[31]_i_48_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[31]_i_49_n_0\,
      O => \S_AXIS_DATA_tdata_reg[31]_i_24_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[31]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \S_AXIS_DATA_tdata_reg[31]_i_50_n_0\,
      CO(3) => \S_AXIS_DATA_tdata_reg[31]_i_32_n_0\,
      CO(2) => \S_AXIS_DATA_tdata_reg[31]_i_32_n_1\,
      CO(1) => \S_AXIS_DATA_tdata_reg[31]_i_32_n_2\,
      CO(0) => \S_AXIS_DATA_tdata_reg[31]_i_32_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_S_AXIS_DATA_tdata_reg[31]_i_32_O_UNCONNECTED\(3 downto 0),
      S(3) => \S_AXIS_DATA_tdata[31]_i_51_n_0\,
      S(2) => \S_AXIS_DATA_tdata[31]_i_52_n_0\,
      S(1) => \S_AXIS_DATA_tdata[31]_i_53_n_0\,
      S(0) => \S_AXIS_DATA_tdata[31]_i_54_n_0\
    );
\S_AXIS_DATA_tdata_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \S_AXIS_DATA_tdata_reg[31]_i_12_n_0\,
      CO(3) => \^co\(0),
      CO(2) => \S_AXIS_DATA_tdata_reg[31]_i_4_n_1\,
      CO(1) => \S_AXIS_DATA_tdata_reg[31]_i_4_n_2\,
      CO(0) => \S_AXIS_DATA_tdata_reg[31]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => FFT_NEXT_DATA_CNTR_reg(31),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_S_AXIS_DATA_tdata_reg[31]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \S_AXIS_DATA_tdata[31]_i_13_n_0\,
      S(2) => \S_AXIS_DATA_tdata[31]_i_14_n_0\,
      S(1) => \S_AXIS_DATA_tdata[31]_i_15_n_0\,
      S(0) => \S_AXIS_DATA_tdata[31]_i_16_n_0\
    );
\S_AXIS_DATA_tdata_reg[31]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[31]_i_55_n_0\,
      I1 => \S_AXIS_DATA_tdata[31]_i_56_n_0\,
      O => \S_AXIS_DATA_tdata_reg[31]_i_42_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[31]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[31]_i_57_n_0\,
      I1 => \S_AXIS_DATA_tdata[31]_i_58_n_0\,
      O => \S_AXIS_DATA_tdata_reg[31]_i_43_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[31]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[31]_i_59_n_0\,
      I1 => \S_AXIS_DATA_tdata[31]_i_60_n_0\,
      O => \S_AXIS_DATA_tdata_reg[31]_i_44_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[31]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[31]_i_61_n_0\,
      I1 => \S_AXIS_DATA_tdata[31]_i_62_n_0\,
      O => \S_AXIS_DATA_tdata_reg[31]_i_45_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[31]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[31]_i_63_n_0\,
      I1 => \S_AXIS_DATA_tdata[31]_i_64_n_0\,
      O => \S_AXIS_DATA_tdata_reg[31]_i_46_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[31]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[31]_i_65_n_0\,
      I1 => \S_AXIS_DATA_tdata[31]_i_66_n_0\,
      O => \S_AXIS_DATA_tdata_reg[31]_i_47_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[31]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[31]_i_67_n_0\,
      I1 => \S_AXIS_DATA_tdata[31]_i_68_n_0\,
      O => \S_AXIS_DATA_tdata_reg[31]_i_48_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[31]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[31]_i_69_n_0\,
      I1 => \S_AXIS_DATA_tdata[31]_i_70_n_0\,
      O => \S_AXIS_DATA_tdata_reg[31]_i_49_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[31]_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \S_AXIS_DATA_tdata_reg[31]_i_50_n_0\,
      CO(2) => \S_AXIS_DATA_tdata_reg[31]_i_50_n_1\,
      CO(1) => \S_AXIS_DATA_tdata_reg[31]_i_50_n_2\,
      CO(0) => \S_AXIS_DATA_tdata_reg[31]_i_50_n_3\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => \S_AXIS_DATA_tdata[31]_i_71_n_0\,
      DI(1) => \S_AXIS_DATA_tdata[31]_i_72_n_0\,
      DI(0) => \S_AXIS_DATA_tdata[31]_i_73_n_0\,
      O(3 downto 0) => \NLW_S_AXIS_DATA_tdata_reg[31]_i_50_O_UNCONNECTED\(3 downto 0),
      S(3) => \S_AXIS_DATA_tdata[31]_i_74_n_0\,
      S(2) => \S_AXIS_DATA_tdata[31]_i_75_n_0\,
      S(1) => \S_AXIS_DATA_tdata[31]_i_76_n_0\,
      S(0) => \S_AXIS_DATA_tdata[31]_i_77_n_0\
    );
\S_AXIS_DATA_tdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_7,
      D => p_0_in(3),
      Q => S_AXIS_DATA_tdata(3),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[3]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[3]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[3]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[3]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[3]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[3]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[3]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[3]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[3]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[3]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[3]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[3]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[3]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[3]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[3]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[3]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[3]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[3]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[3]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[3]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[3]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[3]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[3]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[3]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[3]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[3]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[3]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[3]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[3]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[3]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[3]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[3]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[3]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[3]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[3]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[3]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[3]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[3]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[3]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[3]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[3]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[3]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[3]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[3]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[3]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[3]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[3]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_7,
      D => p_0_in(4),
      Q => S_AXIS_DATA_tdata(4),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[4]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[4]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[4]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[4]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[4]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[4]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[4]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[4]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[4]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[4]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[4]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[4]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[4]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[4]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[4]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[4]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[4]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[4]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[4]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[4]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[4]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[4]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[4]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[4]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[4]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[4]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[4]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[4]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[4]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[4]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[4]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[4]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[4]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[4]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[4]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[4]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[4]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[4]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[4]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[4]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[4]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[4]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[4]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[4]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[4]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[4]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[4]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_7,
      D => p_0_in(5),
      Q => S_AXIS_DATA_tdata(5),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[5]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[5]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[5]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[5]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[5]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[5]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[5]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[5]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[5]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[5]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[5]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[5]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[5]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[5]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[5]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[5]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[5]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[5]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[5]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[5]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[5]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[5]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[5]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[5]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[5]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[5]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[5]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[5]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[5]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[5]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[5]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[5]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[5]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[5]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[5]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[5]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[5]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[5]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[5]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[5]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[5]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[5]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[5]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[5]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[5]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[5]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[5]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[5]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_7,
      D => p_0_in(6),
      Q => S_AXIS_DATA_tdata(6),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[6]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[6]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[6]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[6]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[6]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[6]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[6]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[6]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[6]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[6]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[6]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[6]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[6]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[6]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[6]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[6]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[6]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[6]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[6]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[6]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[6]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[6]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[6]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[6]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[6]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[6]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[6]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[6]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[6]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[6]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[6]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[6]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[6]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[6]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[6]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[6]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[6]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[6]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[6]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[6]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[6]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[6]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[6]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[6]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[6]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[6]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[6]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[6]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_7,
      D => p_0_in(7),
      Q => S_AXIS_DATA_tdata(7),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[7]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[7]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[7]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[7]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[7]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[7]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[7]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[7]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[7]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[7]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[7]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[7]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[7]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[7]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[7]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[7]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[7]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[7]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[7]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[7]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[7]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[7]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[7]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[7]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[7]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[7]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[7]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[7]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[7]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[7]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[7]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[7]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[7]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[7]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[7]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[7]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[7]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[7]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[7]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[7]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[7]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[7]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[7]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[7]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[7]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[7]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[7]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[7]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_7,
      D => p_0_in(8),
      Q => S_AXIS_DATA_tdata(8),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[8]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[8]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[8]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[8]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[8]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[8]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[8]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[8]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[8]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[8]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[8]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[8]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[8]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[8]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[8]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[8]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[8]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[8]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[8]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[8]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[8]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[8]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[8]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[8]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[8]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[8]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[8]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[8]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[8]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[8]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[8]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[8]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[8]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[8]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[8]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[8]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[8]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[8]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[8]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[8]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[8]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[8]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[8]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[8]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[8]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[8]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[8]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[8]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => block_design_fft_wrapper_inst_n_7,
      D => p_0_in(9),
      Q => S_AXIS_DATA_tdata(9),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[9]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[9]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[9]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[9]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[9]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[9]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[9]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[9]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[9]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[9]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[9]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[9]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[9]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[9]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[9]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[9]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[9]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[9]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[9]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[9]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[9]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[9]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[9]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[9]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[9]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[9]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[9]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[9]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[9]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[9]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[9]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[9]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[9]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[9]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[9]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[9]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[9]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[9]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[9]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[9]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[9]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[9]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[9]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[9]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[9]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[9]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[9]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[9]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
S_AXIS_DATA_tlast_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(28),
      I1 => FFT_NEXT_DATA_CNTR_reg(29),
      O => S_AXIS_DATA_tlast_i_10_n_0
    );
S_AXIS_DATA_tlast_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => S_AXIS_DATA_tlast_i_6_n_0,
      I1 => S_AXIS_DATA_tlast_i_7_n_0,
      I2 => S_AXIS_DATA_tlast_i_8_n_0,
      I3 => FFT_NEXT_DATA_CNTR_reg(12),
      I4 => FFT_NEXT_DATA_CNTR_reg(13),
      I5 => S_AXIS_DATA_tlast_i_9_n_0,
      O => \^fft_next_data_cntr_reg[12]_0\
    );
S_AXIS_DATA_tlast_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(6),
      I1 => FFT_NEXT_DATA_CNTR_reg(7),
      I2 => FFT_NEXT_DATA_CNTR_reg(4),
      I3 => FFT_NEXT_DATA_CNTR_reg(5),
      I4 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I5 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__2_n_0\,
      O => S_AXIS_DATA_tlast_i_4_n_0
    );
S_AXIS_DATA_tlast_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(8),
      I1 => FFT_NEXT_DATA_CNTR_reg(31),
      I2 => FFT_NEXT_DATA_CNTR_reg(30),
      O => S_AXIS_DATA_tlast_i_5_n_0
    );
S_AXIS_DATA_tlast_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(21),
      I1 => FFT_NEXT_DATA_CNTR_reg(20),
      I2 => FFT_NEXT_DATA_CNTR_reg(14),
      I3 => FFT_NEXT_DATA_CNTR_reg(15),
      I4 => FFT_NEXT_DATA_CNTR_reg(26),
      I5 => FFT_NEXT_DATA_CNTR_reg(27),
      O => S_AXIS_DATA_tlast_i_6_n_0
    );
S_AXIS_DATA_tlast_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(16),
      I1 => FFT_NEXT_DATA_CNTR_reg(17),
      I2 => FFT_NEXT_DATA_CNTR_reg(9),
      I3 => S_AXIS_DATA_tlast_i_10_n_0,
      I4 => FFT_NEXT_DATA_CNTR_reg(18),
      I5 => FFT_NEXT_DATA_CNTR_reg(19),
      O => S_AXIS_DATA_tlast_i_7_n_0
    );
S_AXIS_DATA_tlast_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(10),
      I1 => FFT_NEXT_DATA_CNTR_reg(11),
      O => S_AXIS_DATA_tlast_i_8_n_0
    );
S_AXIS_DATA_tlast_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(25),
      I1 => FFT_NEXT_DATA_CNTR_reg(24),
      I2 => FFT_NEXT_DATA_CNTR_reg(23),
      I3 => FFT_NEXT_DATA_CNTR_reg(22),
      O => S_AXIS_DATA_tlast_i_9_n_0
    );
S_AXIS_DATA_tlast_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => S_AXIS_DATA_tlast_reg_0,
      PRE => RESET,
      Q => \^s_axis_data_tlast\
    );
S_AXIS_DATA_tvalid_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(3),
      I1 => FFT_NEXT_DATA_CNTR_reg(2),
      I2 => FFT_NEXT_DATA_CNTR_reg(6),
      I3 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      O => S_AXIS_DATA_tvalid_i_3_n_0
    );
S_AXIS_DATA_tvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => block_design_fft_wrapper_inst_n_6,
      Q => S_AXIS_DATA_tvalid,
      R => '0'
    );
block_design_fft_wrapper_inst: entity work.block_design_0_receiver_802_11p_0_0_block_design_fft_wrapper
     port map (
      CLOCK => CLOCK,
      CO(0) => \^co\(0),
      E(0) => block_design_fft_wrapper_inst_n_7,
      FFT_NEXT_DATA_CNTR_reg(7 downto 6) => FFT_NEXT_DATA_CNTR_reg(31 downto 30),
      FFT_NEXT_DATA_CNTR_reg(5 downto 4) => FFT_NEXT_DATA_CNTR_reg(8 downto 7),
      FFT_NEXT_DATA_CNTR_reg(3 downto 0) => FFT_NEXT_DATA_CNTR_reg(5 downto 2),
      \FFT_NEXT_DATA_CNTR_reg[1]_rep__2\ => \^input_data_cntr_reg[18]_0\,
      \FFT_NEXT_DATA_CNTR_reg[31]\ => block_design_fft_wrapper_inst_n_8,
      FFT_NEXT_DATA_CNTR_reg_3_sp_1 => \FFT_NEXT_DATA_CNTR_reg[3]_0\,
      Q(31 downto 0) => S_AXIS_DATA_tdata(31 downto 0),
      RESET => RESET,
      S_AXIS_DATA_tlast => \^s_axis_data_tlast\,
      S_AXIS_DATA_tlast_reg => S_AXIS_DATA_tlast_i_4_n_0,
      S_AXIS_DATA_tlast_reg_0 => S_AXIS_DATA_tlast_i_5_n_0,
      S_AXIS_DATA_tready => S_AXIS_DATA_tready,
      S_AXIS_DATA_tvalid => S_AXIS_DATA_tvalid,
      S_AXIS_DATA_tvalid_reg => block_design_fft_wrapper_inst_n_6,
      S_AXIS_DATA_tvalid_reg_0 => \^fft_next_data_cntr_reg[12]_0\,
      S_AXIS_DATA_tvalid_reg_1 => S_AXIS_DATA_tvalid_i_3_n_0,
      S_AXIS_DATA_tvalid_reg_2 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__2_n_0\,
      aresetn => aresetn,
      fft_event_data_in_channel_halt => fft_event_data_in_channel_halt,
      fft_event_frame_started => fft_event_frame_started,
      fft_event_tlast_missing => fft_event_tlast_missing,
      fft_event_tlast_unexpected => fft_event_tlast_unexpected
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_0_receiver_802_11p_0_0_rotation_block is
  port (
    CLOCK : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    DATA_IN_STROBE : in STD_LOGIC;
    RESET : in STD_LOGIC;
    IDATA_IN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    QDATA_IN : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_0_receiver_802_11p_0_0_rotation_block : entity is "rotation_block";
end block_design_0_receiver_802_11p_0_0_rotation_block;

architecture STRUCTURE of block_design_0_receiver_802_11p_0_0_rotation_block is
  signal ACT_PHASE : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ACT_PHASE_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \ACT_PHASE_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \ACT_PHASE_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \ACT_PHASE_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \ACT_PHASE_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \ACT_PHASE_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \ACT_PHASE_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \ACT_PHASE_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \ACT_PHASE_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \ACT_PHASE_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \ACT_PHASE_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \ACT_PHASE_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \ACT_PHASE_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal ARG : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal IDATA_IN_BUFF : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal QDATA_IN_BUFF : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S_AXIS_PHASE_tdata : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S_AXIS_PHASE_tvalid : STD_LOGIC;
  signal \NLW_ACT_PHASE_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ACT_PHASE_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ACT_PHASE_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ACT_PHASE_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ACT_PHASE_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ACT_PHASE_reg[7]_i_1\ : label is 35;
begin
\ACT_PHASE_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => ARG(0),
      Q => ACT_PHASE(0)
    );
\ACT_PHASE_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => ARG(10),
      Q => ACT_PHASE(10)
    );
\ACT_PHASE_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => ARG(11),
      Q => ACT_PHASE(11)
    );
\ACT_PHASE_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACT_PHASE_reg[7]_i_1_n_0\,
      CO(3) => \ACT_PHASE_reg[11]_i_1_n_0\,
      CO(2) => \ACT_PHASE_reg[11]_i_1_n_1\,
      CO(1) => \ACT_PHASE_reg[11]_i_1_n_2\,
      CO(0) => \ACT_PHASE_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ACT_PHASE(11 downto 8),
      O(3 downto 0) => ARG(11 downto 8),
      S(3 downto 0) => ACT_PHASE(11 downto 8)
    );
\ACT_PHASE_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => ARG(12),
      Q => ACT_PHASE(12)
    );
\ACT_PHASE_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => ARG(13),
      Q => ACT_PHASE(13)
    );
\ACT_PHASE_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => ARG(13),
      Q => ACT_PHASE(14)
    );
\ACT_PHASE_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => ARG(13),
      Q => ACT_PHASE(15)
    );
\ACT_PHASE_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACT_PHASE_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_ACT_PHASE_reg[15]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \ACT_PHASE_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => ACT_PHASE(12),
      O(3 downto 2) => \NLW_ACT_PHASE_reg[15]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => ARG(13 downto 12),
      S(3 downto 2) => B"00",
      S(1 downto 0) => ACT_PHASE(13 downto 12)
    );
\ACT_PHASE_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => ARG(1),
      Q => ACT_PHASE(1)
    );
\ACT_PHASE_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => ARG(2),
      Q => ACT_PHASE(2)
    );
\ACT_PHASE_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => ARG(3),
      Q => ACT_PHASE(3)
    );
\ACT_PHASE_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ACT_PHASE_reg[3]_i_1_n_0\,
      CO(2) => \ACT_PHASE_reg[3]_i_1_n_1\,
      CO(1) => \ACT_PHASE_reg[3]_i_1_n_2\,
      CO(0) => \ACT_PHASE_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ACT_PHASE(3 downto 0),
      O(3 downto 0) => ARG(3 downto 0),
      S(3 downto 0) => ACT_PHASE(3 downto 0)
    );
\ACT_PHASE_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => ARG(4),
      Q => ACT_PHASE(4)
    );
\ACT_PHASE_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => ARG(5),
      Q => ACT_PHASE(5)
    );
\ACT_PHASE_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => ARG(6),
      Q => ACT_PHASE(6)
    );
\ACT_PHASE_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => ARG(7),
      Q => ACT_PHASE(7)
    );
\ACT_PHASE_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACT_PHASE_reg[3]_i_1_n_0\,
      CO(3) => \ACT_PHASE_reg[7]_i_1_n_0\,
      CO(2) => \ACT_PHASE_reg[7]_i_1_n_1\,
      CO(1) => \ACT_PHASE_reg[7]_i_1_n_2\,
      CO(0) => \ACT_PHASE_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ACT_PHASE(7 downto 4),
      O(3 downto 0) => ARG(7 downto 4),
      S(3 downto 0) => ACT_PHASE(7 downto 4)
    );
\ACT_PHASE_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => ARG(8),
      Q => ACT_PHASE(8)
    );
\ACT_PHASE_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => ARG(9),
      Q => ACT_PHASE(9)
    );
\IDATA_IN_BUFF_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => IDATA_IN(0),
      Q => IDATA_IN_BUFF(0)
    );
\IDATA_IN_BUFF_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => IDATA_IN(10),
      Q => IDATA_IN_BUFF(10)
    );
\IDATA_IN_BUFF_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => IDATA_IN(11),
      Q => IDATA_IN_BUFF(11)
    );
\IDATA_IN_BUFF_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => IDATA_IN(12),
      Q => IDATA_IN_BUFF(12)
    );
\IDATA_IN_BUFF_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => IDATA_IN(13),
      Q => IDATA_IN_BUFF(13)
    );
\IDATA_IN_BUFF_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => IDATA_IN(14),
      Q => IDATA_IN_BUFF(14)
    );
\IDATA_IN_BUFF_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => IDATA_IN(15),
      Q => IDATA_IN_BUFF(15)
    );
\IDATA_IN_BUFF_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => IDATA_IN(1),
      Q => IDATA_IN_BUFF(1)
    );
\IDATA_IN_BUFF_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => IDATA_IN(2),
      Q => IDATA_IN_BUFF(2)
    );
\IDATA_IN_BUFF_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => IDATA_IN(3),
      Q => IDATA_IN_BUFF(3)
    );
\IDATA_IN_BUFF_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => IDATA_IN(4),
      Q => IDATA_IN_BUFF(4)
    );
\IDATA_IN_BUFF_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => IDATA_IN(5),
      Q => IDATA_IN_BUFF(5)
    );
\IDATA_IN_BUFF_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => IDATA_IN(6),
      Q => IDATA_IN_BUFF(6)
    );
\IDATA_IN_BUFF_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => IDATA_IN(7),
      Q => IDATA_IN_BUFF(7)
    );
\IDATA_IN_BUFF_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => IDATA_IN(8),
      Q => IDATA_IN_BUFF(8)
    );
\IDATA_IN_BUFF_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => IDATA_IN(9),
      Q => IDATA_IN_BUFF(9)
    );
\QDATA_IN_BUFF_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => QDATA_IN(0),
      Q => QDATA_IN_BUFF(0)
    );
\QDATA_IN_BUFF_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => QDATA_IN(10),
      Q => QDATA_IN_BUFF(10)
    );
\QDATA_IN_BUFF_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => QDATA_IN(11),
      Q => QDATA_IN_BUFF(11)
    );
\QDATA_IN_BUFF_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => QDATA_IN(12),
      Q => QDATA_IN_BUFF(12)
    );
\QDATA_IN_BUFF_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => QDATA_IN(13),
      Q => QDATA_IN_BUFF(13)
    );
\QDATA_IN_BUFF_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => QDATA_IN(14),
      Q => QDATA_IN_BUFF(14)
    );
\QDATA_IN_BUFF_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => QDATA_IN(15),
      Q => QDATA_IN_BUFF(15)
    );
\QDATA_IN_BUFF_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => QDATA_IN(1),
      Q => QDATA_IN_BUFF(1)
    );
\QDATA_IN_BUFF_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => QDATA_IN(2),
      Q => QDATA_IN_BUFF(2)
    );
\QDATA_IN_BUFF_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => QDATA_IN(3),
      Q => QDATA_IN_BUFF(3)
    );
\QDATA_IN_BUFF_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => QDATA_IN(4),
      Q => QDATA_IN_BUFF(4)
    );
\QDATA_IN_BUFF_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => QDATA_IN(5),
      Q => QDATA_IN_BUFF(5)
    );
\QDATA_IN_BUFF_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => QDATA_IN(6),
      Q => QDATA_IN_BUFF(6)
    );
\QDATA_IN_BUFF_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => QDATA_IN(7),
      Q => QDATA_IN_BUFF(7)
    );
\QDATA_IN_BUFF_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => QDATA_IN(8),
      Q => QDATA_IN_BUFF(8)
    );
\QDATA_IN_BUFF_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => QDATA_IN(9),
      Q => QDATA_IN_BUFF(9)
    );
S_AXIS_CARTESIAN_tvalid_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => DATA_IN_STROBE,
      Q => S_AXIS_PHASE_tvalid
    );
\S_AXIS_PHASE_tdata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => ACT_PHASE(0),
      Q => S_AXIS_PHASE_tdata(0)
    );
\S_AXIS_PHASE_tdata_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => ACT_PHASE(10),
      Q => S_AXIS_PHASE_tdata(10)
    );
\S_AXIS_PHASE_tdata_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => ACT_PHASE(11),
      Q => S_AXIS_PHASE_tdata(11)
    );
\S_AXIS_PHASE_tdata_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => ACT_PHASE(12),
      Q => S_AXIS_PHASE_tdata(12)
    );
\S_AXIS_PHASE_tdata_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => ACT_PHASE(13),
      Q => S_AXIS_PHASE_tdata(13)
    );
\S_AXIS_PHASE_tdata_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => ACT_PHASE(14),
      Q => S_AXIS_PHASE_tdata(14)
    );
\S_AXIS_PHASE_tdata_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => ACT_PHASE(15),
      Q => S_AXIS_PHASE_tdata(15)
    );
\S_AXIS_PHASE_tdata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => ACT_PHASE(1),
      Q => S_AXIS_PHASE_tdata(1)
    );
\S_AXIS_PHASE_tdata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => ACT_PHASE(2),
      Q => S_AXIS_PHASE_tdata(2)
    );
\S_AXIS_PHASE_tdata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => ACT_PHASE(3),
      Q => S_AXIS_PHASE_tdata(3)
    );
\S_AXIS_PHASE_tdata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => ACT_PHASE(4),
      Q => S_AXIS_PHASE_tdata(4)
    );
\S_AXIS_PHASE_tdata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => ACT_PHASE(5),
      Q => S_AXIS_PHASE_tdata(5)
    );
\S_AXIS_PHASE_tdata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => ACT_PHASE(6),
      Q => S_AXIS_PHASE_tdata(6)
    );
\S_AXIS_PHASE_tdata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => ACT_PHASE(7),
      Q => S_AXIS_PHASE_tdata(7)
    );
\S_AXIS_PHASE_tdata_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => ACT_PHASE(8),
      Q => S_AXIS_PHASE_tdata(8)
    );
\S_AXIS_PHASE_tdata_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => CLOCK,
      CE => DATA_IN_STROBE,
      CLR => RESET,
      D => ACT_PHASE(9),
      Q => S_AXIS_PHASE_tdata(9)
    );
block_design_rotation_wrapper_i: entity work.block_design_0_receiver_802_11p_0_0_block_design_rotation_wrapper
     port map (
      CLOCK => CLOCK,
      Q(15 downto 0) => S_AXIS_PHASE_tdata(15 downto 0),
      S_AXIS_CARTESIAN_tdata(31 downto 16) => QDATA_IN_BUFF(15 downto 0),
      S_AXIS_CARTESIAN_tdata(15 downto 0) => IDATA_IN_BUFF(15 downto 0),
      S_AXIS_PHASE_tvalid => S_AXIS_PHASE_tvalid,
      aresetn => aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_0_receiver_802_11p_0_0_receiver_802_11p is
  port (
    ATAN_PHASE_OUT_STROBE_DEBUG : out STD_LOGIC;
    fft_event_data_in_channel_halt : out STD_LOGIC;
    fft_event_frame_started : out STD_LOGIC;
    fft_event_tlast_missing : out STD_LOGIC;
    fft_event_tlast_unexpected : out STD_LOGIC;
    ATAN_PHASE_OUT_DEBUG : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ATAN_AUTOCORR_STROBE_DEBUG : out STD_LOGIC;
    ATAN_AUTOCORR_I_DEBUG : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ATAN_AUTOCORR_Q_DEBUG : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DETECTION_STROBE : in STD_LOGIC;
    DETECTION_SIGNAL_DETECTED : in STD_LOGIC;
    DETECTION_STS_AUTOCORR_Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DETECTION_STS_AUTOCORR_I : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CLOCK : in STD_LOGIC;
    RESET : in STD_LOGIC;
    IDATA_IN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    QDATA_IN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DATA_IN_STROBE : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_0_receiver_802_11p_0_0_receiver_802_11p : entity is "receiver_802_11p";
end block_design_0_receiver_802_11p_0_0_receiver_802_11p;

architecture STRUCTURE of block_design_0_receiver_802_11p_0_0_receiver_802_11p is
  signal ATAN_AUTOCORR_I : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^atan_autocorr_i_debug\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ATAN_AUTOCORR_Q : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^atan_autocorr_q_debug\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^atan_autocorr_strobe_debug\ : STD_LOGIC;
  signal AUTOCORR_I_BUFF : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \AUTOCORR_I_BUFF[0]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_I_BUFF[10]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_I_BUFF[11]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_I_BUFF[12]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_I_BUFF[13]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_I_BUFF[14]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_I_BUFF[15]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_I_BUFF[16]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_I_BUFF[17]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_I_BUFF[18]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_I_BUFF[19]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_I_BUFF[1]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_I_BUFF[20]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_I_BUFF[21]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_I_BUFF[22]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_I_BUFF[23]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_I_BUFF[24]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_I_BUFF[25]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_I_BUFF[26]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_I_BUFF[27]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_I_BUFF[28]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_I_BUFF[29]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_I_BUFF[2]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_I_BUFF[30]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_I_BUFF[31]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_I_BUFF[31]_i_2_n_0\ : STD_LOGIC;
  signal \AUTOCORR_I_BUFF[3]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_I_BUFF[4]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_I_BUFF[5]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_I_BUFF[6]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_I_BUFF[7]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_I_BUFF[8]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_I_BUFF[9]_i_1_n_0\ : STD_LOGIC;
  signal AUTOCORR_Q_BUFF : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \AUTOCORR_Q_BUFF[0]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_Q_BUFF[10]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_Q_BUFF[11]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_Q_BUFF[12]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_Q_BUFF[13]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_Q_BUFF[14]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_Q_BUFF[15]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_Q_BUFF[16]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_Q_BUFF[17]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_Q_BUFF[18]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_Q_BUFF[19]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_Q_BUFF[1]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_Q_BUFF[20]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_Q_BUFF[21]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_Q_BUFF[22]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_Q_BUFF[23]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_Q_BUFF[24]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_Q_BUFF[25]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_Q_BUFF[26]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_Q_BUFF[27]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_Q_BUFF[28]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_Q_BUFF[29]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_Q_BUFF[2]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_Q_BUFF[30]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_Q_BUFF[31]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_Q_BUFF[3]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_Q_BUFF[4]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_Q_BUFF[5]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_Q_BUFF[6]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_Q_BUFF[7]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_Q_BUFF[8]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_Q_BUFF[9]_i_1_n_0\ : STD_LOGIC;
  signal COUNTER : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \COUNTER[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_1_n_0\ : STD_LOGIC;
  signal RESETn : STD_LOGIC;
  signal RX_STATE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S_AXIS_DATA_tdata1 : STD_LOGIC;
  signal S_AXIS_DATA_tlast_i_1_n_0 : STD_LOGIC;
  signal S_AXIS_DATA_tready : STD_LOGIC;
  signal \__5/i__n_0\ : STD_LOGIC;
  signal atan_block_inst_n_1 : STD_LOGIC;
  signal fft_ofdm_inst_n_10 : STD_LOGIC;
  signal fft_ofdm_inst_n_5 : STD_LOGIC;
  signal fft_ofdm_inst_n_7 : STD_LOGIC;
  signal fft_ofdm_inst_n_8 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_I[0]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_I[10]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_I[11]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_I[12]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_I[13]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_I[14]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_I[15]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_I[16]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_I[17]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_I[18]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_I[19]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_I[1]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_I[20]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_I[21]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_I[22]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_I[23]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_I[24]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_I[25]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_I[26]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_I[27]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_I[28]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_I[29]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_I[2]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_I[30]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_I[31]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_I[3]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_I[4]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_I[5]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_I[6]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_I[7]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_I[8]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_I[9]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_Q[0]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_Q[10]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_Q[11]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_Q[12]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_Q[13]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_Q[14]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_Q[15]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_Q[16]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_Q[17]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_Q[18]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_Q[19]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_Q[1]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_Q[20]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_Q[21]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_Q[22]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_Q[23]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_Q[24]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_Q[25]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_Q[26]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_Q[27]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_Q[28]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_Q[29]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_Q[2]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_Q[30]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_Q[31]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_Q[3]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_Q[4]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_Q[5]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_Q[6]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_Q[7]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_Q[8]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \ATAN_AUTOCORR_Q[9]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \AUTOCORR_I_BUFF[0]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \AUTOCORR_I_BUFF[10]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \AUTOCORR_I_BUFF[11]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \AUTOCORR_I_BUFF[12]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \AUTOCORR_I_BUFF[13]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \AUTOCORR_I_BUFF[14]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \AUTOCORR_I_BUFF[15]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \AUTOCORR_I_BUFF[16]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \AUTOCORR_I_BUFF[17]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \AUTOCORR_I_BUFF[18]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \AUTOCORR_I_BUFF[19]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \AUTOCORR_I_BUFF[1]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \AUTOCORR_I_BUFF[20]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \AUTOCORR_I_BUFF[21]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \AUTOCORR_I_BUFF[22]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \AUTOCORR_I_BUFF[23]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \AUTOCORR_I_BUFF[24]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \AUTOCORR_I_BUFF[25]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \AUTOCORR_I_BUFF[26]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \AUTOCORR_I_BUFF[27]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \AUTOCORR_I_BUFF[28]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \AUTOCORR_I_BUFF[29]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \AUTOCORR_I_BUFF[2]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \AUTOCORR_I_BUFF[30]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \AUTOCORR_I_BUFF[31]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \AUTOCORR_I_BUFF[3]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \AUTOCORR_I_BUFF[4]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \AUTOCORR_I_BUFF[5]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \AUTOCORR_I_BUFF[6]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \AUTOCORR_I_BUFF[7]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \AUTOCORR_I_BUFF[8]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \AUTOCORR_I_BUFF[9]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \AUTOCORR_Q_BUFF[0]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \AUTOCORR_Q_BUFF[10]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \AUTOCORR_Q_BUFF[11]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \AUTOCORR_Q_BUFF[12]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \AUTOCORR_Q_BUFF[13]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \AUTOCORR_Q_BUFF[14]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \AUTOCORR_Q_BUFF[15]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \AUTOCORR_Q_BUFF[16]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \AUTOCORR_Q_BUFF[17]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \AUTOCORR_Q_BUFF[18]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \AUTOCORR_Q_BUFF[19]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \AUTOCORR_Q_BUFF[1]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \AUTOCORR_Q_BUFF[20]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \AUTOCORR_Q_BUFF[21]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \AUTOCORR_Q_BUFF[22]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \AUTOCORR_Q_BUFF[23]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \AUTOCORR_Q_BUFF[24]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \AUTOCORR_Q_BUFF[25]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \AUTOCORR_Q_BUFF[26]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \AUTOCORR_Q_BUFF[27]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \AUTOCORR_Q_BUFF[28]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \AUTOCORR_Q_BUFF[29]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \AUTOCORR_Q_BUFF[2]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \AUTOCORR_Q_BUFF[30]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \AUTOCORR_Q_BUFF[31]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \AUTOCORR_Q_BUFF[3]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \AUTOCORR_Q_BUFF[4]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \AUTOCORR_Q_BUFF[5]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \AUTOCORR_Q_BUFF[6]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \AUTOCORR_Q_BUFF[7]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \AUTOCORR_Q_BUFF[8]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \AUTOCORR_Q_BUFF[9]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \FSM_sequential_RX_STATE[1]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \FSM_sequential_RX_STATE[2]_i_1\ : label is "soft_lutpair39";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_RX_STATE_reg[0]\ : label is "sts_atan_wait:010,set_rotation_block:011,wait_for_lts:100,write_test:101,idle:000,sts_atan_init:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_RX_STATE_reg[1]\ : label is "sts_atan_wait:010,set_rotation_block:011,wait_for_lts:100,write_test:101,idle:000,sts_atan_init:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_RX_STATE_reg[2]\ : label is "sts_atan_wait:010,set_rotation_block:011,wait_for_lts:100,write_test:101,idle:000,sts_atan_init:001";
begin
  ATAN_AUTOCORR_I_DEBUG(31 downto 0) <= \^atan_autocorr_i_debug\(31 downto 0);
  ATAN_AUTOCORR_Q_DEBUG(31 downto 0) <= \^atan_autocorr_q_debug\(31 downto 0);
  ATAN_AUTOCORR_STROBE_DEBUG <= \^atan_autocorr_strobe_debug\;
\ATAN_AUTOCORR_I[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_I_BUFF(0),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_I(0)
    );
\ATAN_AUTOCORR_I[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_I_BUFF(10),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_I(10)
    );
\ATAN_AUTOCORR_I[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_I_BUFF(11),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_I(11)
    );
\ATAN_AUTOCORR_I[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_I_BUFF(12),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_I(12)
    );
\ATAN_AUTOCORR_I[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_I_BUFF(13),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_I(13)
    );
\ATAN_AUTOCORR_I[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_I_BUFF(14),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_I(14)
    );
\ATAN_AUTOCORR_I[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_I_BUFF(15),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_I(15)
    );
\ATAN_AUTOCORR_I[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_I_BUFF(16),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_I(16)
    );
\ATAN_AUTOCORR_I[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_I_BUFF(17),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_I(17)
    );
\ATAN_AUTOCORR_I[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_I_BUFF(18),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_I(18)
    );
\ATAN_AUTOCORR_I[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_I_BUFF(19),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_I(19)
    );
\ATAN_AUTOCORR_I[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_I_BUFF(1),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_I(1)
    );
\ATAN_AUTOCORR_I[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_I_BUFF(20),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_I(20)
    );
\ATAN_AUTOCORR_I[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_I_BUFF(21),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_I(21)
    );
\ATAN_AUTOCORR_I[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_I_BUFF(22),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_I(22)
    );
\ATAN_AUTOCORR_I[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_I_BUFF(23),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_I(23)
    );
\ATAN_AUTOCORR_I[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_I_BUFF(24),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_I(24)
    );
\ATAN_AUTOCORR_I[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_I_BUFF(25),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_I(25)
    );
\ATAN_AUTOCORR_I[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_I_BUFF(26),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_I(26)
    );
\ATAN_AUTOCORR_I[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_I_BUFF(27),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_I(27)
    );
\ATAN_AUTOCORR_I[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_I_BUFF(28),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_I(28)
    );
\ATAN_AUTOCORR_I[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_I_BUFF(29),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_I(29)
    );
\ATAN_AUTOCORR_I[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_I_BUFF(2),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_I(2)
    );
\ATAN_AUTOCORR_I[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_I_BUFF(30),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_I(30)
    );
\ATAN_AUTOCORR_I[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_I_BUFF(31),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_I(31)
    );
\ATAN_AUTOCORR_I[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_I_BUFF(3),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_I(3)
    );
\ATAN_AUTOCORR_I[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_I_BUFF(4),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_I(4)
    );
\ATAN_AUTOCORR_I[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_I_BUFF(5),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_I(5)
    );
\ATAN_AUTOCORR_I[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_I_BUFF(6),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_I(6)
    );
\ATAN_AUTOCORR_I[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_I_BUFF(7),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_I(7)
    );
\ATAN_AUTOCORR_I[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_I_BUFF(8),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_I(8)
    );
\ATAN_AUTOCORR_I[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_I_BUFF(9),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_I(9)
    );
\ATAN_AUTOCORR_I_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_I(0),
      Q => \^atan_autocorr_i_debug\(0)
    );
\ATAN_AUTOCORR_I_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_I(10),
      Q => \^atan_autocorr_i_debug\(10)
    );
\ATAN_AUTOCORR_I_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_I(11),
      Q => \^atan_autocorr_i_debug\(11)
    );
\ATAN_AUTOCORR_I_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_I(12),
      Q => \^atan_autocorr_i_debug\(12)
    );
\ATAN_AUTOCORR_I_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_I(13),
      Q => \^atan_autocorr_i_debug\(13)
    );
\ATAN_AUTOCORR_I_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_I(14),
      Q => \^atan_autocorr_i_debug\(14)
    );
\ATAN_AUTOCORR_I_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_I(15),
      Q => \^atan_autocorr_i_debug\(15)
    );
\ATAN_AUTOCORR_I_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_I(16),
      Q => \^atan_autocorr_i_debug\(16)
    );
\ATAN_AUTOCORR_I_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_I(17),
      Q => \^atan_autocorr_i_debug\(17)
    );
\ATAN_AUTOCORR_I_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_I(18),
      Q => \^atan_autocorr_i_debug\(18)
    );
\ATAN_AUTOCORR_I_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_I(19),
      Q => \^atan_autocorr_i_debug\(19)
    );
\ATAN_AUTOCORR_I_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_I(1),
      Q => \^atan_autocorr_i_debug\(1)
    );
\ATAN_AUTOCORR_I_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_I(20),
      Q => \^atan_autocorr_i_debug\(20)
    );
\ATAN_AUTOCORR_I_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_I(21),
      Q => \^atan_autocorr_i_debug\(21)
    );
\ATAN_AUTOCORR_I_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_I(22),
      Q => \^atan_autocorr_i_debug\(22)
    );
\ATAN_AUTOCORR_I_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_I(23),
      Q => \^atan_autocorr_i_debug\(23)
    );
\ATAN_AUTOCORR_I_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_I(24),
      Q => \^atan_autocorr_i_debug\(24)
    );
\ATAN_AUTOCORR_I_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_I(25),
      Q => \^atan_autocorr_i_debug\(25)
    );
\ATAN_AUTOCORR_I_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_I(26),
      Q => \^atan_autocorr_i_debug\(26)
    );
\ATAN_AUTOCORR_I_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_I(27),
      Q => \^atan_autocorr_i_debug\(27)
    );
\ATAN_AUTOCORR_I_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_I(28),
      Q => \^atan_autocorr_i_debug\(28)
    );
\ATAN_AUTOCORR_I_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_I(29),
      Q => \^atan_autocorr_i_debug\(29)
    );
\ATAN_AUTOCORR_I_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_I(2),
      Q => \^atan_autocorr_i_debug\(2)
    );
\ATAN_AUTOCORR_I_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_I(30),
      Q => \^atan_autocorr_i_debug\(30)
    );
\ATAN_AUTOCORR_I_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_I(31),
      Q => \^atan_autocorr_i_debug\(31)
    );
\ATAN_AUTOCORR_I_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_I(3),
      Q => \^atan_autocorr_i_debug\(3)
    );
\ATAN_AUTOCORR_I_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_I(4),
      Q => \^atan_autocorr_i_debug\(4)
    );
\ATAN_AUTOCORR_I_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_I(5),
      Q => \^atan_autocorr_i_debug\(5)
    );
\ATAN_AUTOCORR_I_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_I(6),
      Q => \^atan_autocorr_i_debug\(6)
    );
\ATAN_AUTOCORR_I_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_I(7),
      Q => \^atan_autocorr_i_debug\(7)
    );
\ATAN_AUTOCORR_I_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_I(8),
      Q => \^atan_autocorr_i_debug\(8)
    );
\ATAN_AUTOCORR_I_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_I(9),
      Q => \^atan_autocorr_i_debug\(9)
    );
\ATAN_AUTOCORR_Q[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_Q_BUFF(0),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_Q(0)
    );
\ATAN_AUTOCORR_Q[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_Q_BUFF(10),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_Q(10)
    );
\ATAN_AUTOCORR_Q[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_Q_BUFF(11),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_Q(11)
    );
\ATAN_AUTOCORR_Q[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_Q_BUFF(12),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_Q(12)
    );
\ATAN_AUTOCORR_Q[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_Q_BUFF(13),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_Q(13)
    );
\ATAN_AUTOCORR_Q[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_Q_BUFF(14),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_Q(14)
    );
\ATAN_AUTOCORR_Q[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_Q_BUFF(15),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_Q(15)
    );
\ATAN_AUTOCORR_Q[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_Q_BUFF(16),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_Q(16)
    );
\ATAN_AUTOCORR_Q[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_Q_BUFF(17),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_Q(17)
    );
\ATAN_AUTOCORR_Q[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_Q_BUFF(18),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_Q(18)
    );
\ATAN_AUTOCORR_Q[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_Q_BUFF(19),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_Q(19)
    );
\ATAN_AUTOCORR_Q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_Q_BUFF(1),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_Q(1)
    );
\ATAN_AUTOCORR_Q[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_Q_BUFF(20),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_Q(20)
    );
\ATAN_AUTOCORR_Q[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_Q_BUFF(21),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_Q(21)
    );
\ATAN_AUTOCORR_Q[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_Q_BUFF(22),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_Q(22)
    );
\ATAN_AUTOCORR_Q[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_Q_BUFF(23),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_Q(23)
    );
\ATAN_AUTOCORR_Q[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_Q_BUFF(24),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_Q(24)
    );
\ATAN_AUTOCORR_Q[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_Q_BUFF(25),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_Q(25)
    );
\ATAN_AUTOCORR_Q[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_Q_BUFF(26),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_Q(26)
    );
\ATAN_AUTOCORR_Q[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_Q_BUFF(27),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_Q(27)
    );
\ATAN_AUTOCORR_Q[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_Q_BUFF(28),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_Q(28)
    );
\ATAN_AUTOCORR_Q[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_Q_BUFF(29),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_Q(29)
    );
\ATAN_AUTOCORR_Q[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_Q_BUFF(2),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_Q(2)
    );
\ATAN_AUTOCORR_Q[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_Q_BUFF(30),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_Q(30)
    );
\ATAN_AUTOCORR_Q[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_Q_BUFF(31),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_Q(31)
    );
\ATAN_AUTOCORR_Q[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_Q_BUFF(3),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_Q(3)
    );
\ATAN_AUTOCORR_Q[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_Q_BUFF(4),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_Q(4)
    );
\ATAN_AUTOCORR_Q[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_Q_BUFF(5),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_Q(5)
    );
\ATAN_AUTOCORR_Q[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_Q_BUFF(6),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_Q(6)
    );
\ATAN_AUTOCORR_Q[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_Q_BUFF(7),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_Q(7)
    );
\ATAN_AUTOCORR_Q[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_Q_BUFF(8),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_Q(8)
    );
\ATAN_AUTOCORR_Q[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AUTOCORR_Q_BUFF(9),
      I1 => RX_STATE(0),
      O => ATAN_AUTOCORR_Q(9)
    );
\ATAN_AUTOCORR_Q_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_Q(0),
      Q => \^atan_autocorr_q_debug\(0)
    );
\ATAN_AUTOCORR_Q_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_Q(10),
      Q => \^atan_autocorr_q_debug\(10)
    );
\ATAN_AUTOCORR_Q_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_Q(11),
      Q => \^atan_autocorr_q_debug\(11)
    );
\ATAN_AUTOCORR_Q_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_Q(12),
      Q => \^atan_autocorr_q_debug\(12)
    );
\ATAN_AUTOCORR_Q_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_Q(13),
      Q => \^atan_autocorr_q_debug\(13)
    );
\ATAN_AUTOCORR_Q_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_Q(14),
      Q => \^atan_autocorr_q_debug\(14)
    );
\ATAN_AUTOCORR_Q_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_Q(15),
      Q => \^atan_autocorr_q_debug\(15)
    );
\ATAN_AUTOCORR_Q_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_Q(16),
      Q => \^atan_autocorr_q_debug\(16)
    );
\ATAN_AUTOCORR_Q_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_Q(17),
      Q => \^atan_autocorr_q_debug\(17)
    );
\ATAN_AUTOCORR_Q_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_Q(18),
      Q => \^atan_autocorr_q_debug\(18)
    );
\ATAN_AUTOCORR_Q_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_Q(19),
      Q => \^atan_autocorr_q_debug\(19)
    );
\ATAN_AUTOCORR_Q_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_Q(1),
      Q => \^atan_autocorr_q_debug\(1)
    );
\ATAN_AUTOCORR_Q_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_Q(20),
      Q => \^atan_autocorr_q_debug\(20)
    );
\ATAN_AUTOCORR_Q_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_Q(21),
      Q => \^atan_autocorr_q_debug\(21)
    );
\ATAN_AUTOCORR_Q_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_Q(22),
      Q => \^atan_autocorr_q_debug\(22)
    );
\ATAN_AUTOCORR_Q_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_Q(23),
      Q => \^atan_autocorr_q_debug\(23)
    );
\ATAN_AUTOCORR_Q_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_Q(24),
      Q => \^atan_autocorr_q_debug\(24)
    );
\ATAN_AUTOCORR_Q_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_Q(25),
      Q => \^atan_autocorr_q_debug\(25)
    );
\ATAN_AUTOCORR_Q_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_Q(26),
      Q => \^atan_autocorr_q_debug\(26)
    );
\ATAN_AUTOCORR_Q_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_Q(27),
      Q => \^atan_autocorr_q_debug\(27)
    );
\ATAN_AUTOCORR_Q_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_Q(28),
      Q => \^atan_autocorr_q_debug\(28)
    );
\ATAN_AUTOCORR_Q_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_Q(29),
      Q => \^atan_autocorr_q_debug\(29)
    );
\ATAN_AUTOCORR_Q_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_Q(2),
      Q => \^atan_autocorr_q_debug\(2)
    );
\ATAN_AUTOCORR_Q_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_Q(30),
      Q => \^atan_autocorr_q_debug\(30)
    );
\ATAN_AUTOCORR_Q_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_Q(31),
      Q => \^atan_autocorr_q_debug\(31)
    );
\ATAN_AUTOCORR_Q_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_Q(3),
      Q => \^atan_autocorr_q_debug\(3)
    );
\ATAN_AUTOCORR_Q_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_Q(4),
      Q => \^atan_autocorr_q_debug\(4)
    );
\ATAN_AUTOCORR_Q_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_Q(5),
      Q => \^atan_autocorr_q_debug\(5)
    );
\ATAN_AUTOCORR_Q_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_Q(6),
      Q => \^atan_autocorr_q_debug\(6)
    );
\ATAN_AUTOCORR_Q_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_Q(7),
      Q => \^atan_autocorr_q_debug\(7)
    );
\ATAN_AUTOCORR_Q_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_Q(8),
      Q => \^atan_autocorr_q_debug\(8)
    );
\ATAN_AUTOCORR_Q_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => ATAN_AUTOCORR_Q(9),
      Q => \^atan_autocorr_q_debug\(9)
    );
ATAN_AUTOCORR_STROBE_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \__5/i__n_0\,
      CLR => RESET,
      D => RX_STATE(0),
      Q => \^atan_autocorr_strobe_debug\
    );
\AUTOCORR_I_BUFF[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_I(0),
      O => \AUTOCORR_I_BUFF[0]_i_1_n_0\
    );
\AUTOCORR_I_BUFF[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_I(10),
      O => \AUTOCORR_I_BUFF[10]_i_1_n_0\
    );
\AUTOCORR_I_BUFF[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_I(11),
      O => \AUTOCORR_I_BUFF[11]_i_1_n_0\
    );
\AUTOCORR_I_BUFF[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_I(12),
      O => \AUTOCORR_I_BUFF[12]_i_1_n_0\
    );
\AUTOCORR_I_BUFF[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_I(13),
      O => \AUTOCORR_I_BUFF[13]_i_1_n_0\
    );
\AUTOCORR_I_BUFF[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_I(14),
      O => \AUTOCORR_I_BUFF[14]_i_1_n_0\
    );
\AUTOCORR_I_BUFF[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_I(15),
      O => \AUTOCORR_I_BUFF[15]_i_1_n_0\
    );
\AUTOCORR_I_BUFF[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_I(16),
      O => \AUTOCORR_I_BUFF[16]_i_1_n_0\
    );
\AUTOCORR_I_BUFF[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_I(17),
      O => \AUTOCORR_I_BUFF[17]_i_1_n_0\
    );
\AUTOCORR_I_BUFF[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_I(18),
      O => \AUTOCORR_I_BUFF[18]_i_1_n_0\
    );
\AUTOCORR_I_BUFF[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_I(19),
      O => \AUTOCORR_I_BUFF[19]_i_1_n_0\
    );
\AUTOCORR_I_BUFF[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_I(1),
      O => \AUTOCORR_I_BUFF[1]_i_1_n_0\
    );
\AUTOCORR_I_BUFF[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_I(20),
      O => \AUTOCORR_I_BUFF[20]_i_1_n_0\
    );
\AUTOCORR_I_BUFF[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_I(21),
      O => \AUTOCORR_I_BUFF[21]_i_1_n_0\
    );
\AUTOCORR_I_BUFF[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_I(22),
      O => \AUTOCORR_I_BUFF[22]_i_1_n_0\
    );
\AUTOCORR_I_BUFF[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_I(23),
      O => \AUTOCORR_I_BUFF[23]_i_1_n_0\
    );
\AUTOCORR_I_BUFF[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_I(24),
      O => \AUTOCORR_I_BUFF[24]_i_1_n_0\
    );
\AUTOCORR_I_BUFF[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_I(25),
      O => \AUTOCORR_I_BUFF[25]_i_1_n_0\
    );
\AUTOCORR_I_BUFF[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_I(26),
      O => \AUTOCORR_I_BUFF[26]_i_1_n_0\
    );
\AUTOCORR_I_BUFF[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_I(27),
      O => \AUTOCORR_I_BUFF[27]_i_1_n_0\
    );
\AUTOCORR_I_BUFF[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_I(28),
      O => \AUTOCORR_I_BUFF[28]_i_1_n_0\
    );
\AUTOCORR_I_BUFF[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_I(29),
      O => \AUTOCORR_I_BUFF[29]_i_1_n_0\
    );
\AUTOCORR_I_BUFF[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_I(2),
      O => \AUTOCORR_I_BUFF[2]_i_1_n_0\
    );
\AUTOCORR_I_BUFF[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_I(30),
      O => \AUTOCORR_I_BUFF[30]_i_1_n_0\
    );
\AUTOCORR_I_BUFF[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => RX_STATE(2),
      I1 => RX_STATE(0),
      I2 => RX_STATE(1),
      O => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_I_BUFF[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_I(31),
      O => \AUTOCORR_I_BUFF[31]_i_2_n_0\
    );
\AUTOCORR_I_BUFF[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_I(3),
      O => \AUTOCORR_I_BUFF[3]_i_1_n_0\
    );
\AUTOCORR_I_BUFF[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_I(4),
      O => \AUTOCORR_I_BUFF[4]_i_1_n_0\
    );
\AUTOCORR_I_BUFF[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_I(5),
      O => \AUTOCORR_I_BUFF[5]_i_1_n_0\
    );
\AUTOCORR_I_BUFF[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_I(6),
      O => \AUTOCORR_I_BUFF[6]_i_1_n_0\
    );
\AUTOCORR_I_BUFF[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_I(7),
      O => \AUTOCORR_I_BUFF[7]_i_1_n_0\
    );
\AUTOCORR_I_BUFF[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_I(8),
      O => \AUTOCORR_I_BUFF[8]_i_1_n_0\
    );
\AUTOCORR_I_BUFF[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_I(9),
      O => \AUTOCORR_I_BUFF[9]_i_1_n_0\
    );
\AUTOCORR_I_BUFF_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_I_BUFF[0]_i_1_n_0\,
      Q => AUTOCORR_I_BUFF(0)
    );
\AUTOCORR_I_BUFF_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_I_BUFF[10]_i_1_n_0\,
      Q => AUTOCORR_I_BUFF(10)
    );
\AUTOCORR_I_BUFF_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_I_BUFF[11]_i_1_n_0\,
      Q => AUTOCORR_I_BUFF(11)
    );
\AUTOCORR_I_BUFF_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_I_BUFF[12]_i_1_n_0\,
      Q => AUTOCORR_I_BUFF(12)
    );
\AUTOCORR_I_BUFF_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_I_BUFF[13]_i_1_n_0\,
      Q => AUTOCORR_I_BUFF(13)
    );
\AUTOCORR_I_BUFF_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_I_BUFF[14]_i_1_n_0\,
      Q => AUTOCORR_I_BUFF(14)
    );
\AUTOCORR_I_BUFF_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_I_BUFF[15]_i_1_n_0\,
      Q => AUTOCORR_I_BUFF(15)
    );
\AUTOCORR_I_BUFF_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_I_BUFF[16]_i_1_n_0\,
      Q => AUTOCORR_I_BUFF(16)
    );
\AUTOCORR_I_BUFF_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_I_BUFF[17]_i_1_n_0\,
      Q => AUTOCORR_I_BUFF(17)
    );
\AUTOCORR_I_BUFF_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_I_BUFF[18]_i_1_n_0\,
      Q => AUTOCORR_I_BUFF(18)
    );
\AUTOCORR_I_BUFF_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_I_BUFF[19]_i_1_n_0\,
      Q => AUTOCORR_I_BUFF(19)
    );
\AUTOCORR_I_BUFF_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_I_BUFF[1]_i_1_n_0\,
      Q => AUTOCORR_I_BUFF(1)
    );
\AUTOCORR_I_BUFF_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_I_BUFF[20]_i_1_n_0\,
      Q => AUTOCORR_I_BUFF(20)
    );
\AUTOCORR_I_BUFF_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_I_BUFF[21]_i_1_n_0\,
      Q => AUTOCORR_I_BUFF(21)
    );
\AUTOCORR_I_BUFF_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_I_BUFF[22]_i_1_n_0\,
      Q => AUTOCORR_I_BUFF(22)
    );
\AUTOCORR_I_BUFF_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_I_BUFF[23]_i_1_n_0\,
      Q => AUTOCORR_I_BUFF(23)
    );
\AUTOCORR_I_BUFF_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_I_BUFF[24]_i_1_n_0\,
      Q => AUTOCORR_I_BUFF(24)
    );
\AUTOCORR_I_BUFF_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_I_BUFF[25]_i_1_n_0\,
      Q => AUTOCORR_I_BUFF(25)
    );
\AUTOCORR_I_BUFF_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_I_BUFF[26]_i_1_n_0\,
      Q => AUTOCORR_I_BUFF(26)
    );
\AUTOCORR_I_BUFF_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_I_BUFF[27]_i_1_n_0\,
      Q => AUTOCORR_I_BUFF(27)
    );
\AUTOCORR_I_BUFF_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_I_BUFF[28]_i_1_n_0\,
      Q => AUTOCORR_I_BUFF(28)
    );
\AUTOCORR_I_BUFF_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_I_BUFF[29]_i_1_n_0\,
      Q => AUTOCORR_I_BUFF(29)
    );
\AUTOCORR_I_BUFF_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_I_BUFF[2]_i_1_n_0\,
      Q => AUTOCORR_I_BUFF(2)
    );
\AUTOCORR_I_BUFF_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_I_BUFF[30]_i_1_n_0\,
      Q => AUTOCORR_I_BUFF(30)
    );
\AUTOCORR_I_BUFF_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      Q => AUTOCORR_I_BUFF(31)
    );
\AUTOCORR_I_BUFF_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_I_BUFF[3]_i_1_n_0\,
      Q => AUTOCORR_I_BUFF(3)
    );
\AUTOCORR_I_BUFF_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_I_BUFF[4]_i_1_n_0\,
      Q => AUTOCORR_I_BUFF(4)
    );
\AUTOCORR_I_BUFF_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_I_BUFF[5]_i_1_n_0\,
      Q => AUTOCORR_I_BUFF(5)
    );
\AUTOCORR_I_BUFF_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_I_BUFF[6]_i_1_n_0\,
      Q => AUTOCORR_I_BUFF(6)
    );
\AUTOCORR_I_BUFF_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_I_BUFF[7]_i_1_n_0\,
      Q => AUTOCORR_I_BUFF(7)
    );
\AUTOCORR_I_BUFF_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_I_BUFF[8]_i_1_n_0\,
      Q => AUTOCORR_I_BUFF(8)
    );
\AUTOCORR_I_BUFF_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_I_BUFF[9]_i_1_n_0\,
      Q => AUTOCORR_I_BUFF(9)
    );
\AUTOCORR_Q_BUFF[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_Q(0),
      O => \AUTOCORR_Q_BUFF[0]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_Q(10),
      O => \AUTOCORR_Q_BUFF[10]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_Q(11),
      O => \AUTOCORR_Q_BUFF[11]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_Q(12),
      O => \AUTOCORR_Q_BUFF[12]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_Q(13),
      O => \AUTOCORR_Q_BUFF[13]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_Q(14),
      O => \AUTOCORR_Q_BUFF[14]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_Q(15),
      O => \AUTOCORR_Q_BUFF[15]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_Q(16),
      O => \AUTOCORR_Q_BUFF[16]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_Q(17),
      O => \AUTOCORR_Q_BUFF[17]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_Q(18),
      O => \AUTOCORR_Q_BUFF[18]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_Q(19),
      O => \AUTOCORR_Q_BUFF[19]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_Q(1),
      O => \AUTOCORR_Q_BUFF[1]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_Q(20),
      O => \AUTOCORR_Q_BUFF[20]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_Q(21),
      O => \AUTOCORR_Q_BUFF[21]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_Q(22),
      O => \AUTOCORR_Q_BUFF[22]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_Q(23),
      O => \AUTOCORR_Q_BUFF[23]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_Q(24),
      O => \AUTOCORR_Q_BUFF[24]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_Q(25),
      O => \AUTOCORR_Q_BUFF[25]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_Q(26),
      O => \AUTOCORR_Q_BUFF[26]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_Q(27),
      O => \AUTOCORR_Q_BUFF[27]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_Q(28),
      O => \AUTOCORR_Q_BUFF[28]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_Q(29),
      O => \AUTOCORR_Q_BUFF[29]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_Q(2),
      O => \AUTOCORR_Q_BUFF[2]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_Q(30),
      O => \AUTOCORR_Q_BUFF[30]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_Q(31),
      O => \AUTOCORR_Q_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_Q(3),
      O => \AUTOCORR_Q_BUFF[3]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_Q(4),
      O => \AUTOCORR_Q_BUFF[4]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_Q(5),
      O => \AUTOCORR_Q_BUFF[5]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_Q(6),
      O => \AUTOCORR_Q_BUFF[6]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_Q(7),
      O => \AUTOCORR_Q_BUFF[7]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_Q(8),
      O => \AUTOCORR_Q_BUFF[8]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DETECTION_STROBE,
      I1 => DETECTION_SIGNAL_DETECTED,
      I2 => DETECTION_STS_AUTOCORR_Q(9),
      O => \AUTOCORR_Q_BUFF[9]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_Q_BUFF[0]_i_1_n_0\,
      Q => AUTOCORR_Q_BUFF(0)
    );
\AUTOCORR_Q_BUFF_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_Q_BUFF[10]_i_1_n_0\,
      Q => AUTOCORR_Q_BUFF(10)
    );
\AUTOCORR_Q_BUFF_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_Q_BUFF[11]_i_1_n_0\,
      Q => AUTOCORR_Q_BUFF(11)
    );
\AUTOCORR_Q_BUFF_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_Q_BUFF[12]_i_1_n_0\,
      Q => AUTOCORR_Q_BUFF(12)
    );
\AUTOCORR_Q_BUFF_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_Q_BUFF[13]_i_1_n_0\,
      Q => AUTOCORR_Q_BUFF(13)
    );
\AUTOCORR_Q_BUFF_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_Q_BUFF[14]_i_1_n_0\,
      Q => AUTOCORR_Q_BUFF(14)
    );
\AUTOCORR_Q_BUFF_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_Q_BUFF[15]_i_1_n_0\,
      Q => AUTOCORR_Q_BUFF(15)
    );
\AUTOCORR_Q_BUFF_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_Q_BUFF[16]_i_1_n_0\,
      Q => AUTOCORR_Q_BUFF(16)
    );
\AUTOCORR_Q_BUFF_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_Q_BUFF[17]_i_1_n_0\,
      Q => AUTOCORR_Q_BUFF(17)
    );
\AUTOCORR_Q_BUFF_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_Q_BUFF[18]_i_1_n_0\,
      Q => AUTOCORR_Q_BUFF(18)
    );
\AUTOCORR_Q_BUFF_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_Q_BUFF[19]_i_1_n_0\,
      Q => AUTOCORR_Q_BUFF(19)
    );
\AUTOCORR_Q_BUFF_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_Q_BUFF[1]_i_1_n_0\,
      Q => AUTOCORR_Q_BUFF(1)
    );
\AUTOCORR_Q_BUFF_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_Q_BUFF[20]_i_1_n_0\,
      Q => AUTOCORR_Q_BUFF(20)
    );
\AUTOCORR_Q_BUFF_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_Q_BUFF[21]_i_1_n_0\,
      Q => AUTOCORR_Q_BUFF(21)
    );
\AUTOCORR_Q_BUFF_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_Q_BUFF[22]_i_1_n_0\,
      Q => AUTOCORR_Q_BUFF(22)
    );
\AUTOCORR_Q_BUFF_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_Q_BUFF[23]_i_1_n_0\,
      Q => AUTOCORR_Q_BUFF(23)
    );
\AUTOCORR_Q_BUFF_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_Q_BUFF[24]_i_1_n_0\,
      Q => AUTOCORR_Q_BUFF(24)
    );
\AUTOCORR_Q_BUFF_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_Q_BUFF[25]_i_1_n_0\,
      Q => AUTOCORR_Q_BUFF(25)
    );
\AUTOCORR_Q_BUFF_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_Q_BUFF[26]_i_1_n_0\,
      Q => AUTOCORR_Q_BUFF(26)
    );
\AUTOCORR_Q_BUFF_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_Q_BUFF[27]_i_1_n_0\,
      Q => AUTOCORR_Q_BUFF(27)
    );
\AUTOCORR_Q_BUFF_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_Q_BUFF[28]_i_1_n_0\,
      Q => AUTOCORR_Q_BUFF(28)
    );
\AUTOCORR_Q_BUFF_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_Q_BUFF[29]_i_1_n_0\,
      Q => AUTOCORR_Q_BUFF(29)
    );
\AUTOCORR_Q_BUFF_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_Q_BUFF[2]_i_1_n_0\,
      Q => AUTOCORR_Q_BUFF(2)
    );
\AUTOCORR_Q_BUFF_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_Q_BUFF[30]_i_1_n_0\,
      Q => AUTOCORR_Q_BUFF(30)
    );
\AUTOCORR_Q_BUFF_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_Q_BUFF[31]_i_1_n_0\,
      Q => AUTOCORR_Q_BUFF(31)
    );
\AUTOCORR_Q_BUFF_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_Q_BUFF[3]_i_1_n_0\,
      Q => AUTOCORR_Q_BUFF(3)
    );
\AUTOCORR_Q_BUFF_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_Q_BUFF[4]_i_1_n_0\,
      Q => AUTOCORR_Q_BUFF(4)
    );
\AUTOCORR_Q_BUFF_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_Q_BUFF[5]_i_1_n_0\,
      Q => AUTOCORR_Q_BUFF(5)
    );
\AUTOCORR_Q_BUFF_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_Q_BUFF[6]_i_1_n_0\,
      Q => AUTOCORR_Q_BUFF(6)
    );
\AUTOCORR_Q_BUFF_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_Q_BUFF[7]_i_1_n_0\,
      Q => AUTOCORR_Q_BUFF(7)
    );
\AUTOCORR_Q_BUFF_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_Q_BUFF[8]_i_1_n_0\,
      Q => AUTOCORR_Q_BUFF(8)
    );
\AUTOCORR_Q_BUFF_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_1_n_0\,
      CLR => RESET,
      D => \AUTOCORR_Q_BUFF[9]_i_1_n_0\,
      Q => AUTOCORR_Q_BUFF(9)
    );
\COUNTER[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0040"
    )
        port map (
      I0 => RESET,
      I1 => RX_STATE(1),
      I2 => RX_STATE(0),
      I3 => RX_STATE(2),
      I4 => COUNTER(0),
      O => \COUNTER[0]_i_1_n_0\
    );
\COUNTER_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \COUNTER[0]_i_1_n_0\,
      Q => COUNTER(0),
      R => '0'
    );
\FSM_sequential_RX_STATE[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => RX_STATE(1),
      I1 => RX_STATE(0),
      I2 => RX_STATE(2),
      O => \FSM_sequential_RX_STATE[1]_i_1_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF88"
    )
        port map (
      I0 => RX_STATE(1),
      I1 => RX_STATE(0),
      I2 => COUNTER(0),
      I3 => RX_STATE(2),
      O => \FSM_sequential_RX_STATE[2]_i_1_n_0\
    );
\FSM_sequential_RX_STATE_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => atan_block_inst_n_1,
      Q => RX_STATE(0)
    );
\FSM_sequential_RX_STATE_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => \FSM_sequential_RX_STATE[1]_i_1_n_0\,
      Q => RX_STATE(1)
    );
\FSM_sequential_RX_STATE_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => \FSM_sequential_RX_STATE[2]_i_1_n_0\,
      Q => RX_STATE(2)
    );
S_AXIS_DATA_tlast_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F080F0F00080000"
    )
        port map (
      I0 => S_AXIS_DATA_tready,
      I1 => S_AXIS_DATA_tdata1,
      I2 => fft_ofdm_inst_n_7,
      I3 => fft_ofdm_inst_n_10,
      I4 => fft_ofdm_inst_n_8,
      I5 => fft_ofdm_inst_n_5,
      O => S_AXIS_DATA_tlast_i_1_n_0
    );
\__5/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => RX_STATE(2),
      I1 => RX_STATE(1),
      I2 => RX_STATE(0),
      O => \__5/i__n_0\
    );
atan_block_inst: entity work.block_design_0_receiver_802_11p_0_0_atan_block
     port map (
      ATAN_AUTOCORR_I_DEBUG(31 downto 0) => \^atan_autocorr_i_debug\(31 downto 0),
      ATAN_AUTOCORR_Q_DEBUG(31 downto 0) => \^atan_autocorr_q_debug\(31 downto 0),
      ATAN_PHASE_OUT_DEBUG(15 downto 0) => ATAN_PHASE_OUT_DEBUG(15 downto 0),
      ATAN_PHASE_OUT_STROBE_DEBUG => ATAN_PHASE_OUT_STROBE_DEBUG,
      CLOCK => CLOCK,
      DETECTION_SIGNAL_DETECTED => DETECTION_SIGNAL_DETECTED,
      DETECTION_SIGNAL_DETECTED_0 => atan_block_inst_n_1,
      DETECTION_STROBE => DETECTION_STROBE,
      E(0) => \^atan_autocorr_strobe_debug\,
      RESET => RESET,
      RX_STATE(2 downto 0) => RX_STATE(2 downto 0),
      aresetn => RESETn
    );
fft_ofdm_inst: entity work.block_design_0_receiver_802_11p_0_0_fft_ofdm
     port map (
      CLOCK => CLOCK,
      CO(0) => S_AXIS_DATA_tdata1,
      DATA_IN_STROBE => DATA_IN_STROBE,
      \FFT_NEXT_DATA_CNTR_reg[12]_0\ => fft_ofdm_inst_n_8,
      \FFT_NEXT_DATA_CNTR_reg[3]_0\ => fft_ofdm_inst_n_10,
      IDATA_IN(15 downto 0) => IDATA_IN(15 downto 0),
      \INPUT_DATA_CNTR_reg[18]_0\ => fft_ofdm_inst_n_7,
      QDATA_IN(15 downto 0) => QDATA_IN(15 downto 0),
      RESET => RESET,
      S_AXIS_DATA_tlast => fft_ofdm_inst_n_5,
      S_AXIS_DATA_tlast_reg_0 => S_AXIS_DATA_tlast_i_1_n_0,
      S_AXIS_DATA_tready => S_AXIS_DATA_tready,
      aresetn => RESETn,
      fft_event_data_in_channel_halt => fft_event_data_in_channel_halt,
      fft_event_frame_started => fft_event_frame_started,
      fft_event_tlast_missing => fft_event_tlast_missing,
      fft_event_tlast_unexpected => fft_event_tlast_unexpected
    );
rotation_block_inst: entity work.block_design_0_receiver_802_11p_0_0_rotation_block
     port map (
      CLOCK => CLOCK,
      DATA_IN_STROBE => DATA_IN_STROBE,
      IDATA_IN(15 downto 0) => IDATA_IN(15 downto 0),
      QDATA_IN(15 downto 0) => QDATA_IN(15 downto 0),
      RESET => RESET,
      aresetn => RESETn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_0_receiver_802_11p_0_0 is
  port (
    RESET : in STD_LOGIC;
    CLOCK : in STD_LOGIC;
    IDATA_IN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    QDATA_IN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DATA_IN_STROBE : in STD_LOGIC;
    DETECTION_STROBE : in STD_LOGIC;
    DETECTION_SIGNAL_DETECTED : in STD_LOGIC;
    DETECTION_STS_AUTOCORR_I : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DETECTION_STS_AUTOCORR_Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    FPGA_REG_WRITE_STROBE : out STD_LOGIC;
    FPGA_REG_WRITE_ADDRESS : out STD_LOGIC_VECTOR ( 8 downto 0 );
    FPGA_REG_WRITE_DATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    fft_event_data_in_channel_halt : out STD_LOGIC;
    fft_event_frame_started : out STD_LOGIC;
    fft_event_tlast_missing : out STD_LOGIC;
    fft_event_tlast_unexpected : out STD_LOGIC;
    ATAN_AUTOCORR_STROBE_DEBUG : out STD_LOGIC;
    ATAN_AUTOCORR_I_DEBUG : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ATAN_AUTOCORR_Q_DEBUG : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ATAN_PHASE_OUT_STROBE_DEBUG : out STD_LOGIC;
    ATAN_PHASE_OUT_DEBUG : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of block_design_0_receiver_802_11p_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of block_design_0_receiver_802_11p_0_0 : entity is "block_design_0_receiver_802_11p_0_0,receiver_802_11p,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of block_design_0_receiver_802_11p_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of block_design_0_receiver_802_11p_0_0 : entity is "module_ref";
  attribute x_core_info : string;
  attribute x_core_info of block_design_0_receiver_802_11p_0_0 : entity is "receiver_802_11p,Vivado 2023.2.2";
end block_design_0_receiver_802_11p_0_0;

architecture STRUCTURE of block_design_0_receiver_802_11p_0_0 is
  signal \<const0>\ : STD_LOGIC;
  attribute x_interface_info : string;
  attribute x_interface_info of CLOCK : signal is "xilinx.com:signal:clock:1.0 CLOCK CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of CLOCK : signal is "XIL_INTERFACENAME CLOCK, ASSOCIATED_RESET RESET, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN block_design_0_CLOCK_0, INSERT_VIP 0";
  attribute x_interface_info of RESET : signal is "xilinx.com:signal:reset:1.0 RESET RST";
  attribute x_interface_parameter of RESET : signal is "XIL_INTERFACENAME RESET, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of fft_event_data_in_channel_halt : signal is "analog.com:interface:fifo_rd:1.0 fft_event_in_channel_halt DATA";
  attribute x_interface_info of FPGA_REG_WRITE_DATA : signal is "analog.com:interface:fifo_rd:1.0 FPGA_REG_WRITE DATA";
begin
  FPGA_REG_WRITE_ADDRESS(8) <= \<const0>\;
  FPGA_REG_WRITE_ADDRESS(7) <= \<const0>\;
  FPGA_REG_WRITE_ADDRESS(6) <= \<const0>\;
  FPGA_REG_WRITE_ADDRESS(5) <= \<const0>\;
  FPGA_REG_WRITE_ADDRESS(4) <= \<const0>\;
  FPGA_REG_WRITE_ADDRESS(3) <= \<const0>\;
  FPGA_REG_WRITE_ADDRESS(2) <= \<const0>\;
  FPGA_REG_WRITE_ADDRESS(1) <= \<const0>\;
  FPGA_REG_WRITE_ADDRESS(0) <= \<const0>\;
  FPGA_REG_WRITE_DATA(31) <= \<const0>\;
  FPGA_REG_WRITE_DATA(30) <= \<const0>\;
  FPGA_REG_WRITE_DATA(29) <= \<const0>\;
  FPGA_REG_WRITE_DATA(28) <= \<const0>\;
  FPGA_REG_WRITE_DATA(27) <= \<const0>\;
  FPGA_REG_WRITE_DATA(26) <= \<const0>\;
  FPGA_REG_WRITE_DATA(25) <= \<const0>\;
  FPGA_REG_WRITE_DATA(24) <= \<const0>\;
  FPGA_REG_WRITE_DATA(23) <= \<const0>\;
  FPGA_REG_WRITE_DATA(22) <= \<const0>\;
  FPGA_REG_WRITE_DATA(21) <= \<const0>\;
  FPGA_REG_WRITE_DATA(20) <= \<const0>\;
  FPGA_REG_WRITE_DATA(19) <= \<const0>\;
  FPGA_REG_WRITE_DATA(18) <= \<const0>\;
  FPGA_REG_WRITE_DATA(17) <= \<const0>\;
  FPGA_REG_WRITE_DATA(16) <= \<const0>\;
  FPGA_REG_WRITE_DATA(15) <= \<const0>\;
  FPGA_REG_WRITE_DATA(14) <= \<const0>\;
  FPGA_REG_WRITE_DATA(13) <= \<const0>\;
  FPGA_REG_WRITE_DATA(12) <= \<const0>\;
  FPGA_REG_WRITE_DATA(11) <= \<const0>\;
  FPGA_REG_WRITE_DATA(10) <= \<const0>\;
  FPGA_REG_WRITE_DATA(9) <= \<const0>\;
  FPGA_REG_WRITE_DATA(8) <= \<const0>\;
  FPGA_REG_WRITE_DATA(7) <= \<const0>\;
  FPGA_REG_WRITE_DATA(6) <= \<const0>\;
  FPGA_REG_WRITE_DATA(5) <= \<const0>\;
  FPGA_REG_WRITE_DATA(4) <= \<const0>\;
  FPGA_REG_WRITE_DATA(3) <= \<const0>\;
  FPGA_REG_WRITE_DATA(2) <= \<const0>\;
  FPGA_REG_WRITE_DATA(1) <= \<const0>\;
  FPGA_REG_WRITE_DATA(0) <= \<const0>\;
  FPGA_REG_WRITE_STROBE <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.block_design_0_receiver_802_11p_0_0_receiver_802_11p
     port map (
      ATAN_AUTOCORR_I_DEBUG(31 downto 0) => ATAN_AUTOCORR_I_DEBUG(31 downto 0),
      ATAN_AUTOCORR_Q_DEBUG(31 downto 0) => ATAN_AUTOCORR_Q_DEBUG(31 downto 0),
      ATAN_AUTOCORR_STROBE_DEBUG => ATAN_AUTOCORR_STROBE_DEBUG,
      ATAN_PHASE_OUT_DEBUG(15 downto 0) => ATAN_PHASE_OUT_DEBUG(15 downto 0),
      ATAN_PHASE_OUT_STROBE_DEBUG => ATAN_PHASE_OUT_STROBE_DEBUG,
      CLOCK => CLOCK,
      DATA_IN_STROBE => DATA_IN_STROBE,
      DETECTION_SIGNAL_DETECTED => DETECTION_SIGNAL_DETECTED,
      DETECTION_STROBE => DETECTION_STROBE,
      DETECTION_STS_AUTOCORR_I(31 downto 0) => DETECTION_STS_AUTOCORR_I(31 downto 0),
      DETECTION_STS_AUTOCORR_Q(31 downto 0) => DETECTION_STS_AUTOCORR_Q(31 downto 0),
      IDATA_IN(15 downto 0) => IDATA_IN(15 downto 0),
      QDATA_IN(15 downto 0) => QDATA_IN(15 downto 0),
      RESET => RESET,
      fft_event_data_in_channel_halt => fft_event_data_in_channel_halt,
      fft_event_frame_started => fft_event_frame_started,
      fft_event_tlast_missing => fft_event_tlast_missing,
      fft_event_tlast_unexpected => fft_event_tlast_unexpected
    );
end STRUCTURE;
