{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 3014, "design__instance__area": 69269.5, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 74, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 9, "power__internal__total": 0.05959649756550789, "power__switching__total": 0.022162342444062233, "power__leakage__total": 1.0999954156432068e-06, "power__total": 0.08175994455814362, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5418252666561492, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5582185982567943, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5824786373655118, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.351091832211101, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.582479, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 3.025452, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 2, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 74, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7717048329897008, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.8041774140884419, "timing__hold__ws__corner:nom_ss_125C_4v50": -0.006765921348023953, "timing__setup__ws__corner:nom_ss_125C_4v50": -2.7769396457211615, "timing__hold__tns__corner:nom_ss_125C_4v50": -0.006765921348023953, "timing__setup__tns__corner:nom_ss_125C_4v50": -58.86145426563797, "timing__hold__wns__corner:nom_ss_125C_4v50": -0.006765921348023953, "timing__setup__wns__corner:nom_ss_125C_4v50": -2.7769396457211615, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 1, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.31469, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 64, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -2.77694, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 53, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 74, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.43965479723496725, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.44854640715720834, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2639417648039085, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.171561880669007, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.263942, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.565606, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 2, "design__max_fanout_violation__count": 74, "design__max_cap_violation__count": 9, "clock__skew__worst_hold": -0.4368634189163579, "clock__skew__worst_setup": 0.4451981964648499, "timing__hold__ws": -0.054500405731015826, "timing__setup__ws": -2.9157130868319885, "timing__hold__tns": -0.054500405731015826, "timing__setup__tns": -69.65275842134719, "timing__hold__wns": -0.054500405731015826, "timing__setup__wns": -2.9157130868319885, "timing__hold_vio__count": 2, "timing__hold_r2r__ws": 0.262409, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 194, "timing__setup_r2r__ws": -2.915713, "timing__setup_r2r_vio__count": 161, "design__die__bbox": "0.0 0.0 412.645 430.565", "design__core__bbox": "6.72 15.68 405.44 411.6", "design__io": 55, "design__die__area": 177670, "design__core__area": 157861, "design__instance__count__stdcell": 4246, "design__instance__area__stdcell": 74678.5, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.473064, "design__instance__utilization__stdcell": 0.473064, "design__rows": 101, "design__rows:GF018hv5v_mcu_sc7": 101, "design__sites": 71912, "design__sites:GF018hv5v_mcu_sc7": 71912, "design__instance__count__class:tie_cell": 4, "design__instance__area__class:tie_cell": 35.1232, "design__instance__count__class:buffer": 3, "design__instance__area__class:buffer": 39.5136, "design__instance__count__class:inverter": 531, "design__instance__area__class:inverter": 4798.71, "design__instance__count__class:sequential_cell": 302, "design__instance__area__class:sequential_cell": 22957.4, "design__instance__count__class:multi_input_combinational_cell": 1029, "design__instance__area__class:multi_input_combinational_cell": 25642.1, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 10981463, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 75761.5, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 183, "design__instance__area__class:timing_repair_buffer": 4873.34, "design__instance__count__class:clock_buffer": 129, "design__instance__area__class:clock_buffer": 6572.43, "design__instance__count__class:clock_inverter": 52, "design__instance__area__class:clock_inverter": 921.984, "design__instance__count__setup_buffer": 51, "design__instance__count__hold_buffer": 7, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 781, "design__instance__area__class:antenna_cell": 3428.9, "antenna_diodes_count": 0, "route__net": 2175, "route__net__special": 2, "route__drc_errors__iter:0": 311, "route__wirelength__iter:0": 85782, "route__drc_errors__iter:1": 49, "route__wirelength__iter:1": 84753, "route__drc_errors__iter:2": 30, "route__wirelength__iter:2": 84732, "route__drc_errors__iter:3": 1, "route__wirelength__iter:3": 84725, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 84724, "route__drc_errors": 0, "route__wirelength": 84724, "route__vias": 14557, "route__vias__singlecut": 14557, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 654.22, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 86, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 86, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 86, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 74, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5378027064795615, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5532078285380394, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5801125299885125, "timing__setup__ws__corner:min_tt_025C_5v00": 2.433765702301015, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.580113, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 3.092279, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 86, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 74, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7648378813435787, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.7951902694722299, "timing__hold__ws__corner:min_ss_125C_4v50": 0.0341084947717931, "timing__setup__ws__corner:min_ss_125C_4v50": -2.661972939645277, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -50.59462680906684, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -2.661972939645277, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.310728, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 62, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -2.661973, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 51, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 86, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 74, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.4368634189163579, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.4451981964648499, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.26240943494198365, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.197457611406165, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.262409, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.609666, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 86, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 74, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5466610652212747, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5642803051203821, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5853800943001259, "timing__setup__ws__corner:max_tt_025C_5v00": 2.250383054709905, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.58538, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.945341, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 86, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 2, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 74, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.7799047184368859, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.8149987582155118, "timing__hold__ws__corner:max_ss_125C_4v50": -0.054500405731015826, "timing__setup__ws__corner:max_ss_125C_4v50": -2.9157130868319885, "timing__hold__tns__corner:max_ss_125C_4v50": -0.054500405731015826, "timing__setup__tns__corner:max_ss_125C_4v50": -69.65275842134719, "timing__hold__wns__corner:max_ss_125C_4v50": -0.054500405731015826, "timing__setup__wns__corner:max_ss_125C_4v50": -2.9157130868319885, "timing__hold_vio__count__corner:max_ss_125C_4v50": 1, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.319557, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 68, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -2.915713, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 57, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 86, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 74, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.44298613253687413, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.4524512281787046, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.26581759767936736, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.140667481644405, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.265818, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.511968, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 86, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 86, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99821, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99958, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00179003, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00144599, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000413528, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00144599, "design_powergrid__voltage__worst": 0.00144599, "design_powergrid__voltage__worst__net:VDD": 4.99821, "design_powergrid__drop__worst": 0.00179003, "design_powergrid__drop__worst__net:VDD": 0.00179003, "design_powergrid__voltage__worst__net:VSS": 0.00144599, "design_powergrid__drop__worst__net:VSS": 0.00144599, "ir__voltage__worst": 5, "ir__drop__avg": 0.000419, "ir__drop__worst": 0.00179, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}