Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (lin64) Build 2348494 Mon Oct  1 18:25:39 MDT 2018
| Date         : Tue Feb 26 21:17:10 2019
| Host         : sieber running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.290      -71.066                     13                  221        0.174        0.000                      0                  221        4.500        0.000                       0                   123  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.290      -71.066                     13                  221        0.174        0.000                      0                  221        4.500        0.000                       0                   123  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           13  Failing Endpoints,  Worst Slack       -7.290ns,  Total Violation      -71.066ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.290ns  (required time - arrival time)
  Source:                 int_tx/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/aux_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.241ns  (logic 10.738ns (62.282%)  route 6.503ns (37.718%))
  Logic Levels:           34  (CARRY4=24 LUT1=1 LUT3=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.627     5.148    int_tx/CLK
    SLICE_X2Y52          FDRE                                         r  int_tx/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  int_tx/div_reg[6]/Q
                         net (fo=47, routed)          0.646     6.312    int_tx/div_reg_n_0_[6]
    SLICE_X3Y52          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.819 r  int_tx/aux_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.819    int_tx/aux_reg[5]_i_2_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.153 f  int_tx/aux_reg[6]_i_2/O[1]
                         net (fo=10, routed)          0.586     7.738    int_tx/aux_reg[6]_i_2_n_6
    SLICE_X1Y53          LUT1 (Prop_lut1_I0_O)        0.303     8.041 r  int_tx/aux0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.041    int_tx/aux0_carry__0_i_5_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.442 r  int_tx/aux0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.442    int_tx/aux0_carry__0_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.556 r  int_tx/aux0_carry__1/CO[3]
                         net (fo=13, routed)          0.930     9.487    int_tx/aux0_carry__1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.082 r  int_tx/aux0__32_carry/CO[3]
                         net (fo=1, routed)           0.000    10.082    int_tx/aux0__32_carry_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.199 r  int_tx/aux0__32_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.199    int_tx/aux0__32_carry__0_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.428 r  int_tx/aux0__32_carry__1/CO[2]
                         net (fo=13, routed)          0.497    10.924    int_tx/aux0__32_carry__1_n_1
    SLICE_X1Y55          LUT3 (Prop_lut3_I0_O)        0.310    11.234 r  int_tx/aux0__75_carry_i_4/O
                         net (fo=1, routed)           0.000    11.234    int_tx/aux0__75_carry_i_4_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.784 r  int_tx/aux0__75_carry/CO[3]
                         net (fo=1, routed)           0.000    11.784    int_tx/aux0__75_carry_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.898 r  int_tx/aux0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.898    int_tx/aux0__75_carry__0_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.126 r  int_tx/aux0__75_carry__1/CO[2]
                         net (fo=13, routed)          0.460    12.586    int_tx/aux0__75_carry__1_n_1
    SLICE_X1Y58          LUT3 (Prop_lut3_I0_O)        0.313    12.899 r  int_tx/aux0__118_carry_i_4/O
                         net (fo=1, routed)           0.000    12.899    int_tx/aux0__118_carry_i_4_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.449 r  int_tx/aux0__118_carry/CO[3]
                         net (fo=1, routed)           0.000    13.449    int_tx/aux0__118_carry_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.563 r  int_tx/aux0__118_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.563    int_tx/aux0__118_carry__0_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.791 r  int_tx/aux0__118_carry__1/CO[2]
                         net (fo=13, routed)          0.487    14.278    int_tx/aux0__118_carry__1_n_1
    SLICE_X2Y59          LUT3 (Prop_lut3_I0_O)        0.313    14.591 r  int_tx/aux0__161_carry_i_4/O
                         net (fo=1, routed)           0.000    14.591    int_tx/aux0__161_carry_i_4_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.124 r  int_tx/aux0__161_carry/CO[3]
                         net (fo=1, routed)           0.000    15.124    int_tx/aux0__161_carry_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.241 r  int_tx/aux0__161_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.241    int_tx/aux0__161_carry__0_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.470 r  int_tx/aux0__161_carry__1/CO[2]
                         net (fo=13, routed)          0.653    16.123    int_tx/aux0__161_carry__1_n_1
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.310    16.433 r  int_tx/aux0__204_carry_i_5/O
                         net (fo=1, routed)           0.000    16.433    int_tx/aux0__204_carry_i_5_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.965 r  int_tx/aux0__204_carry/CO[3]
                         net (fo=1, routed)           0.000    16.965    int_tx/aux0__204_carry_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.079 r  int_tx/aux0__204_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.079    int_tx/aux0__204_carry__0_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.307 r  int_tx/aux0__204_carry__1/CO[2]
                         net (fo=13, routed)          0.469    17.776    int_tx/aux0__204_carry__1_n_1
    SLICE_X0Y62          LUT3 (Prop_lut3_I0_O)        0.313    18.089 r  int_tx/aux0__247_carry_i_4/O
                         net (fo=1, routed)           0.000    18.089    int_tx/aux0__247_carry_i_4_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.639 r  int_tx/aux0__247_carry/CO[3]
                         net (fo=1, routed)           0.000    18.639    int_tx/aux0__247_carry_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.753 r  int_tx/aux0__247_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.753    int_tx/aux0__247_carry__0_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.981 r  int_tx/aux0__247_carry__1/CO[2]
                         net (fo=13, routed)          0.594    19.575    int_tx/aux0__247_carry__1_n_1
    SLICE_X1Y61          LUT3 (Prop_lut3_I0_O)        0.313    19.888 r  int_tx/aux0__290_carry_i_4/O
                         net (fo=1, routed)           0.000    19.888    int_tx/aux0__290_carry_i_4_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.438 r  int_tx/aux0__290_carry/CO[3]
                         net (fo=1, routed)           0.000    20.438    int_tx/aux0__290_carry_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.660 r  int_tx/aux0__290_carry__0/O[0]
                         net (fo=4, routed)           0.463    21.123    int_tx/aux0__290_carry__0_n_7
    SLICE_X2Y62          LUT4 (Prop_lut4_I1_O)        0.299    21.422 r  int_tx/aux[7]_i_10/O
                         net (fo=1, routed)           0.570    21.992    int_tx/aux[7]_i_10_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I1_O)        0.124    22.116 r  int_tx/aux[7]_i_6/O
                         net (fo=1, routed)           0.149    22.265    int_tx/aux[7]_i_6_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I3_O)        0.124    22.389 r  int_tx/aux[7]_i_2__0/O
                         net (fo=1, routed)           0.000    22.389    int_tx/aux[7]_i_2__0_n_0
    SLICE_X5Y61          FDRE                                         r  int_tx/aux_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.504    14.845    int_tx/CLK
    SLICE_X5Y61          FDRE                                         r  int_tx/aux_reg[7]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X5Y61          FDRE (Setup_fdre_C_D)        0.031    15.099    int_tx/aux_reg[7]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -22.389    
  -------------------------------------------------------------------
                         slack                                 -7.290    

Slack (VIOLATED) :        -7.051ns  (required time - arrival time)
  Source:                 int_tx/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/aux_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.018ns  (logic 10.549ns (61.988%)  route 6.469ns (38.012%))
  Logic Levels:           33  (CARRY4=23 LUT1=1 LUT3=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.627     5.148    int_tx/CLK
    SLICE_X2Y52          FDRE                                         r  int_tx/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  int_tx/div_reg[6]/Q
                         net (fo=47, routed)          0.646     6.312    int_tx/div_reg_n_0_[6]
    SLICE_X3Y52          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.819 r  int_tx/aux_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.819    int_tx/aux_reg[5]_i_2_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.153 f  int_tx/aux_reg[6]_i_2/O[1]
                         net (fo=10, routed)          0.586     7.738    int_tx/aux_reg[6]_i_2_n_6
    SLICE_X1Y53          LUT1 (Prop_lut1_I0_O)        0.303     8.041 r  int_tx/aux0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.041    int_tx/aux0_carry__0_i_5_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.442 r  int_tx/aux0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.442    int_tx/aux0_carry__0_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.556 r  int_tx/aux0_carry__1/CO[3]
                         net (fo=13, routed)          0.930     9.487    int_tx/aux0_carry__1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.082 r  int_tx/aux0__32_carry/CO[3]
                         net (fo=1, routed)           0.000    10.082    int_tx/aux0__32_carry_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.199 r  int_tx/aux0__32_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.199    int_tx/aux0__32_carry__0_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.428 r  int_tx/aux0__32_carry__1/CO[2]
                         net (fo=13, routed)          0.497    10.924    int_tx/aux0__32_carry__1_n_1
    SLICE_X1Y55          LUT3 (Prop_lut3_I0_O)        0.310    11.234 r  int_tx/aux0__75_carry_i_4/O
                         net (fo=1, routed)           0.000    11.234    int_tx/aux0__75_carry_i_4_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.784 r  int_tx/aux0__75_carry/CO[3]
                         net (fo=1, routed)           0.000    11.784    int_tx/aux0__75_carry_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.898 r  int_tx/aux0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.898    int_tx/aux0__75_carry__0_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.126 r  int_tx/aux0__75_carry__1/CO[2]
                         net (fo=13, routed)          0.460    12.586    int_tx/aux0__75_carry__1_n_1
    SLICE_X1Y58          LUT3 (Prop_lut3_I0_O)        0.313    12.899 r  int_tx/aux0__118_carry_i_4/O
                         net (fo=1, routed)           0.000    12.899    int_tx/aux0__118_carry_i_4_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.449 r  int_tx/aux0__118_carry/CO[3]
                         net (fo=1, routed)           0.000    13.449    int_tx/aux0__118_carry_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.563 r  int_tx/aux0__118_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.563    int_tx/aux0__118_carry__0_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.791 r  int_tx/aux0__118_carry__1/CO[2]
                         net (fo=13, routed)          0.487    14.278    int_tx/aux0__118_carry__1_n_1
    SLICE_X2Y59          LUT3 (Prop_lut3_I0_O)        0.313    14.591 r  int_tx/aux0__161_carry_i_4/O
                         net (fo=1, routed)           0.000    14.591    int_tx/aux0__161_carry_i_4_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.124 r  int_tx/aux0__161_carry/CO[3]
                         net (fo=1, routed)           0.000    15.124    int_tx/aux0__161_carry_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.241 r  int_tx/aux0__161_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.241    int_tx/aux0__161_carry__0_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.470 r  int_tx/aux0__161_carry__1/CO[2]
                         net (fo=13, routed)          0.653    16.123    int_tx/aux0__161_carry__1_n_1
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.310    16.433 r  int_tx/aux0__204_carry_i_5/O
                         net (fo=1, routed)           0.000    16.433    int_tx/aux0__204_carry_i_5_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.965 r  int_tx/aux0__204_carry/CO[3]
                         net (fo=1, routed)           0.000    16.965    int_tx/aux0__204_carry_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.079 r  int_tx/aux0__204_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.079    int_tx/aux0__204_carry__0_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.307 r  int_tx/aux0__204_carry__1/CO[2]
                         net (fo=13, routed)          0.469    17.776    int_tx/aux0__204_carry__1_n_1
    SLICE_X0Y62          LUT3 (Prop_lut3_I0_O)        0.313    18.089 r  int_tx/aux0__247_carry_i_4/O
                         net (fo=1, routed)           0.000    18.089    int_tx/aux0__247_carry_i_4_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.639 r  int_tx/aux0__247_carry/CO[3]
                         net (fo=1, routed)           0.000    18.639    int_tx/aux0__247_carry_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.753 r  int_tx/aux0__247_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.753    int_tx/aux0__247_carry__0_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.981 r  int_tx/aux0__247_carry__1/CO[2]
                         net (fo=13, routed)          0.594    19.575    int_tx/aux0__247_carry__1_n_1
    SLICE_X1Y61          LUT3 (Prop_lut3_I0_O)        0.313    19.888 r  int_tx/aux0__290_carry_i_4/O
                         net (fo=1, routed)           0.000    19.888    int_tx/aux0__290_carry_i_4_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.468 r  int_tx/aux0__290_carry/O[2]
                         net (fo=3, routed)           0.522    20.989    int_tx/aux0__290_carry_n_5
    SLICE_X5Y61          LUT6 (Prop_lut6_I0_O)        0.302    21.291 f  int_tx/aux[4]_i_3__0/O
                         net (fo=4, routed)           0.475    21.766    int_tx/aux[4]_i_3__0_n_0
    SLICE_X3Y61          LUT5 (Prop_lut5_I2_O)        0.124    21.890 r  int_tx/aux[6]_i_3/O
                         net (fo=1, routed)           0.151    22.042    int_tx/aux[6]_i_3_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I4_O)        0.124    22.166 r  int_tx/aux[6]_i_1__0/O
                         net (fo=1, routed)           0.000    22.166    int_tx/aux[6]_i_1__0_n_0
    SLICE_X3Y61          FDRE                                         r  int_tx/aux_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.506    14.847    int_tx/CLK
    SLICE_X3Y61          FDRE                                         r  int_tx/aux_reg[6]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y61          FDRE (Setup_fdre_C_D)        0.031    15.115    int_tx/aux_reg[6]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -22.166    
  -------------------------------------------------------------------
                         slack                                 -7.051    

Slack (VIOLATED) :        -6.982ns  (required time - arrival time)
  Source:                 int_tx/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/aux_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.933ns  (logic 10.549ns (62.298%)  route 6.384ns (37.702%))
  Logic Levels:           33  (CARRY4=23 LUT1=1 LUT3=7 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.627     5.148    int_tx/CLK
    SLICE_X2Y52          FDRE                                         r  int_tx/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  int_tx/div_reg[6]/Q
                         net (fo=47, routed)          0.646     6.312    int_tx/div_reg_n_0_[6]
    SLICE_X3Y52          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.819 r  int_tx/aux_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.819    int_tx/aux_reg[5]_i_2_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.153 f  int_tx/aux_reg[6]_i_2/O[1]
                         net (fo=10, routed)          0.586     7.738    int_tx/aux_reg[6]_i_2_n_6
    SLICE_X1Y53          LUT1 (Prop_lut1_I0_O)        0.303     8.041 r  int_tx/aux0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.041    int_tx/aux0_carry__0_i_5_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.442 r  int_tx/aux0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.442    int_tx/aux0_carry__0_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.556 r  int_tx/aux0_carry__1/CO[3]
                         net (fo=13, routed)          0.930     9.487    int_tx/aux0_carry__1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.082 r  int_tx/aux0__32_carry/CO[3]
                         net (fo=1, routed)           0.000    10.082    int_tx/aux0__32_carry_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.199 r  int_tx/aux0__32_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.199    int_tx/aux0__32_carry__0_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.428 r  int_tx/aux0__32_carry__1/CO[2]
                         net (fo=13, routed)          0.497    10.924    int_tx/aux0__32_carry__1_n_1
    SLICE_X1Y55          LUT3 (Prop_lut3_I0_O)        0.310    11.234 r  int_tx/aux0__75_carry_i_4/O
                         net (fo=1, routed)           0.000    11.234    int_tx/aux0__75_carry_i_4_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.784 r  int_tx/aux0__75_carry/CO[3]
                         net (fo=1, routed)           0.000    11.784    int_tx/aux0__75_carry_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.898 r  int_tx/aux0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.898    int_tx/aux0__75_carry__0_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.126 r  int_tx/aux0__75_carry__1/CO[2]
                         net (fo=13, routed)          0.460    12.586    int_tx/aux0__75_carry__1_n_1
    SLICE_X1Y58          LUT3 (Prop_lut3_I0_O)        0.313    12.899 r  int_tx/aux0__118_carry_i_4/O
                         net (fo=1, routed)           0.000    12.899    int_tx/aux0__118_carry_i_4_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.449 r  int_tx/aux0__118_carry/CO[3]
                         net (fo=1, routed)           0.000    13.449    int_tx/aux0__118_carry_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.563 r  int_tx/aux0__118_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.563    int_tx/aux0__118_carry__0_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.791 r  int_tx/aux0__118_carry__1/CO[2]
                         net (fo=13, routed)          0.487    14.278    int_tx/aux0__118_carry__1_n_1
    SLICE_X2Y59          LUT3 (Prop_lut3_I0_O)        0.313    14.591 r  int_tx/aux0__161_carry_i_4/O
                         net (fo=1, routed)           0.000    14.591    int_tx/aux0__161_carry_i_4_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.124 r  int_tx/aux0__161_carry/CO[3]
                         net (fo=1, routed)           0.000    15.124    int_tx/aux0__161_carry_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.241 r  int_tx/aux0__161_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.241    int_tx/aux0__161_carry__0_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.470 r  int_tx/aux0__161_carry__1/CO[2]
                         net (fo=13, routed)          0.653    16.123    int_tx/aux0__161_carry__1_n_1
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.310    16.433 r  int_tx/aux0__204_carry_i_5/O
                         net (fo=1, routed)           0.000    16.433    int_tx/aux0__204_carry_i_5_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.965 r  int_tx/aux0__204_carry/CO[3]
                         net (fo=1, routed)           0.000    16.965    int_tx/aux0__204_carry_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.079 r  int_tx/aux0__204_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.079    int_tx/aux0__204_carry__0_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.307 r  int_tx/aux0__204_carry__1/CO[2]
                         net (fo=13, routed)          0.469    17.776    int_tx/aux0__204_carry__1_n_1
    SLICE_X0Y62          LUT3 (Prop_lut3_I0_O)        0.313    18.089 r  int_tx/aux0__247_carry_i_4/O
                         net (fo=1, routed)           0.000    18.089    int_tx/aux0__247_carry_i_4_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.639 r  int_tx/aux0__247_carry/CO[3]
                         net (fo=1, routed)           0.000    18.639    int_tx/aux0__247_carry_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.753 r  int_tx/aux0__247_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.753    int_tx/aux0__247_carry__0_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.981 r  int_tx/aux0__247_carry__1/CO[2]
                         net (fo=13, routed)          0.594    19.575    int_tx/aux0__247_carry__1_n_1
    SLICE_X1Y61          LUT3 (Prop_lut3_I0_O)        0.313    19.888 r  int_tx/aux0__290_carry_i_4/O
                         net (fo=1, routed)           0.000    19.888    int_tx/aux0__290_carry_i_4_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.468 f  int_tx/aux0__290_carry/O[2]
                         net (fo=3, routed)           0.522    20.989    int_tx/aux0__290_carry_n_5
    SLICE_X5Y61          LUT6 (Prop_lut6_I0_O)        0.302    21.291 r  int_tx/aux[4]_i_3__0/O
                         net (fo=4, routed)           0.384    21.675    int_tx/aux[4]_i_3__0_n_0
    SLICE_X4Y61          LUT3 (Prop_lut3_I2_O)        0.124    21.799 r  int_tx/aux[5]_i_3/O
                         net (fo=1, routed)           0.158    21.957    int_tx/aux[5]_i_3_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I4_O)        0.124    22.081 r  int_tx/aux[5]_i_1__0/O
                         net (fo=1, routed)           0.000    22.081    int_tx/aux[5]_i_1__0_n_0
    SLICE_X4Y61          FDRE                                         r  int_tx/aux_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.504    14.845    int_tx/CLK
    SLICE_X4Y61          FDRE                                         r  int_tx/aux_reg[5]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X4Y61          FDRE (Setup_fdre_C_D)        0.031    15.099    int_tx/aux_reg[5]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -22.081    
  -------------------------------------------------------------------
                         slack                                 -6.982    

Slack (VIOLATED) :        -6.754ns  (required time - arrival time)
  Source:                 int_tx/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/aux_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.705ns  (logic 10.425ns (62.406%)  route 6.280ns (37.594%))
  Logic Levels:           32  (CARRY4=23 LUT1=1 LUT3=6 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.627     5.148    int_tx/CLK
    SLICE_X2Y52          FDRE                                         r  int_tx/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  int_tx/div_reg[6]/Q
                         net (fo=47, routed)          0.646     6.312    int_tx/div_reg_n_0_[6]
    SLICE_X3Y52          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.819 r  int_tx/aux_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.819    int_tx/aux_reg[5]_i_2_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.153 f  int_tx/aux_reg[6]_i_2/O[1]
                         net (fo=10, routed)          0.586     7.738    int_tx/aux_reg[6]_i_2_n_6
    SLICE_X1Y53          LUT1 (Prop_lut1_I0_O)        0.303     8.041 r  int_tx/aux0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.041    int_tx/aux0_carry__0_i_5_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.442 r  int_tx/aux0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.442    int_tx/aux0_carry__0_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.556 r  int_tx/aux0_carry__1/CO[3]
                         net (fo=13, routed)          0.930     9.487    int_tx/aux0_carry__1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.082 r  int_tx/aux0__32_carry/CO[3]
                         net (fo=1, routed)           0.000    10.082    int_tx/aux0__32_carry_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.199 r  int_tx/aux0__32_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.199    int_tx/aux0__32_carry__0_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.428 r  int_tx/aux0__32_carry__1/CO[2]
                         net (fo=13, routed)          0.497    10.924    int_tx/aux0__32_carry__1_n_1
    SLICE_X1Y55          LUT3 (Prop_lut3_I0_O)        0.310    11.234 r  int_tx/aux0__75_carry_i_4/O
                         net (fo=1, routed)           0.000    11.234    int_tx/aux0__75_carry_i_4_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.784 r  int_tx/aux0__75_carry/CO[3]
                         net (fo=1, routed)           0.000    11.784    int_tx/aux0__75_carry_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.898 r  int_tx/aux0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.898    int_tx/aux0__75_carry__0_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.126 r  int_tx/aux0__75_carry__1/CO[2]
                         net (fo=13, routed)          0.460    12.586    int_tx/aux0__75_carry__1_n_1
    SLICE_X1Y58          LUT3 (Prop_lut3_I0_O)        0.313    12.899 r  int_tx/aux0__118_carry_i_4/O
                         net (fo=1, routed)           0.000    12.899    int_tx/aux0__118_carry_i_4_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.449 r  int_tx/aux0__118_carry/CO[3]
                         net (fo=1, routed)           0.000    13.449    int_tx/aux0__118_carry_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.563 r  int_tx/aux0__118_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.563    int_tx/aux0__118_carry__0_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.791 r  int_tx/aux0__118_carry__1/CO[2]
                         net (fo=13, routed)          0.487    14.278    int_tx/aux0__118_carry__1_n_1
    SLICE_X2Y59          LUT3 (Prop_lut3_I0_O)        0.313    14.591 r  int_tx/aux0__161_carry_i_4/O
                         net (fo=1, routed)           0.000    14.591    int_tx/aux0__161_carry_i_4_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.124 r  int_tx/aux0__161_carry/CO[3]
                         net (fo=1, routed)           0.000    15.124    int_tx/aux0__161_carry_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.241 r  int_tx/aux0__161_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.241    int_tx/aux0__161_carry__0_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.470 r  int_tx/aux0__161_carry__1/CO[2]
                         net (fo=13, routed)          0.653    16.123    int_tx/aux0__161_carry__1_n_1
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.310    16.433 r  int_tx/aux0__204_carry_i_5/O
                         net (fo=1, routed)           0.000    16.433    int_tx/aux0__204_carry_i_5_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.965 r  int_tx/aux0__204_carry/CO[3]
                         net (fo=1, routed)           0.000    16.965    int_tx/aux0__204_carry_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.079 r  int_tx/aux0__204_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.079    int_tx/aux0__204_carry__0_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.307 r  int_tx/aux0__204_carry__1/CO[2]
                         net (fo=13, routed)          0.469    17.776    int_tx/aux0__204_carry__1_n_1
    SLICE_X0Y62          LUT3 (Prop_lut3_I0_O)        0.313    18.089 r  int_tx/aux0__247_carry_i_4/O
                         net (fo=1, routed)           0.000    18.089    int_tx/aux0__247_carry_i_4_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.639 r  int_tx/aux0__247_carry/CO[3]
                         net (fo=1, routed)           0.000    18.639    int_tx/aux0__247_carry_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.753 r  int_tx/aux0__247_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.753    int_tx/aux0__247_carry__0_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.981 r  int_tx/aux0__247_carry__1/CO[2]
                         net (fo=13, routed)          0.594    19.575    int_tx/aux0__247_carry__1_n_1
    SLICE_X1Y61          LUT3 (Prop_lut3_I0_O)        0.313    19.888 r  int_tx/aux0__290_carry_i_4/O
                         net (fo=1, routed)           0.000    19.888    int_tx/aux0__290_carry_i_4_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.468 f  int_tx/aux0__290_carry/O[2]
                         net (fo=3, routed)           0.522    20.989    int_tx/aux0__290_carry_n_5
    SLICE_X5Y61          LUT6 (Prop_lut6_I0_O)        0.302    21.291 r  int_tx/aux[4]_i_3__0/O
                         net (fo=4, routed)           0.438    21.729    int_tx/aux[4]_i_3__0_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I3_O)        0.124    21.853 r  int_tx/aux[4]_i_1__0/O
                         net (fo=1, routed)           0.000    21.853    int_tx/aux[4]_i_1__0_n_0
    SLICE_X5Y62          FDRE                                         r  int_tx/aux_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.503    14.844    int_tx/CLK
    SLICE_X5Y62          FDRE                                         r  int_tx/aux_reg[4]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X5Y62          FDRE (Setup_fdre_C_D)        0.032    15.099    int_tx/aux_reg[4]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -21.853    
  -------------------------------------------------------------------
                         slack                                 -6.754    

Slack (VIOLATED) :        -6.715ns  (required time - arrival time)
  Source:                 int_tx/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/aux_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.665ns  (logic 10.270ns (61.627%)  route 6.395ns (38.373%))
  Logic Levels:           32  (CARRY4=23 LUT1=1 LUT3=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.627     5.148    int_tx/CLK
    SLICE_X2Y52          FDRE                                         r  int_tx/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  int_tx/div_reg[6]/Q
                         net (fo=47, routed)          0.646     6.312    int_tx/div_reg_n_0_[6]
    SLICE_X3Y52          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.819 r  int_tx/aux_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.819    int_tx/aux_reg[5]_i_2_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.153 f  int_tx/aux_reg[6]_i_2/O[1]
                         net (fo=10, routed)          0.586     7.738    int_tx/aux_reg[6]_i_2_n_6
    SLICE_X1Y53          LUT1 (Prop_lut1_I0_O)        0.303     8.041 r  int_tx/aux0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.041    int_tx/aux0_carry__0_i_5_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.442 r  int_tx/aux0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.442    int_tx/aux0_carry__0_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.556 r  int_tx/aux0_carry__1/CO[3]
                         net (fo=13, routed)          0.930     9.487    int_tx/aux0_carry__1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.082 r  int_tx/aux0__32_carry/CO[3]
                         net (fo=1, routed)           0.000    10.082    int_tx/aux0__32_carry_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.199 r  int_tx/aux0__32_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.199    int_tx/aux0__32_carry__0_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.428 r  int_tx/aux0__32_carry__1/CO[2]
                         net (fo=13, routed)          0.497    10.924    int_tx/aux0__32_carry__1_n_1
    SLICE_X1Y55          LUT3 (Prop_lut3_I0_O)        0.310    11.234 r  int_tx/aux0__75_carry_i_4/O
                         net (fo=1, routed)           0.000    11.234    int_tx/aux0__75_carry_i_4_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.784 r  int_tx/aux0__75_carry/CO[3]
                         net (fo=1, routed)           0.000    11.784    int_tx/aux0__75_carry_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.898 r  int_tx/aux0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.898    int_tx/aux0__75_carry__0_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.126 r  int_tx/aux0__75_carry__1/CO[2]
                         net (fo=13, routed)          0.460    12.586    int_tx/aux0__75_carry__1_n_1
    SLICE_X1Y58          LUT3 (Prop_lut3_I0_O)        0.313    12.899 r  int_tx/aux0__118_carry_i_4/O
                         net (fo=1, routed)           0.000    12.899    int_tx/aux0__118_carry_i_4_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.449 r  int_tx/aux0__118_carry/CO[3]
                         net (fo=1, routed)           0.000    13.449    int_tx/aux0__118_carry_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.563 r  int_tx/aux0__118_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.563    int_tx/aux0__118_carry__0_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.791 r  int_tx/aux0__118_carry__1/CO[2]
                         net (fo=13, routed)          0.487    14.278    int_tx/aux0__118_carry__1_n_1
    SLICE_X2Y59          LUT3 (Prop_lut3_I0_O)        0.313    14.591 r  int_tx/aux0__161_carry_i_4/O
                         net (fo=1, routed)           0.000    14.591    int_tx/aux0__161_carry_i_4_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.124 r  int_tx/aux0__161_carry/CO[3]
                         net (fo=1, routed)           0.000    15.124    int_tx/aux0__161_carry_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.241 r  int_tx/aux0__161_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.241    int_tx/aux0__161_carry__0_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.470 r  int_tx/aux0__161_carry__1/CO[2]
                         net (fo=13, routed)          0.653    16.123    int_tx/aux0__161_carry__1_n_1
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.310    16.433 r  int_tx/aux0__204_carry_i_5/O
                         net (fo=1, routed)           0.000    16.433    int_tx/aux0__204_carry_i_5_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.965 r  int_tx/aux0__204_carry/CO[3]
                         net (fo=1, routed)           0.000    16.965    int_tx/aux0__204_carry_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.079 r  int_tx/aux0__204_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.079    int_tx/aux0__204_carry__0_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.307 r  int_tx/aux0__204_carry__1/CO[2]
                         net (fo=13, routed)          0.469    17.776    int_tx/aux0__204_carry__1_n_1
    SLICE_X0Y62          LUT3 (Prop_lut3_I0_O)        0.313    18.089 r  int_tx/aux0__247_carry_i_4/O
                         net (fo=1, routed)           0.000    18.089    int_tx/aux0__247_carry_i_4_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.639 r  int_tx/aux0__247_carry/CO[3]
                         net (fo=1, routed)           0.000    18.639    int_tx/aux0__247_carry_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.753 r  int_tx/aux0__247_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.753    int_tx/aux0__247_carry__0_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.981 r  int_tx/aux0__247_carry__1/CO[2]
                         net (fo=13, routed)          0.608    19.588    int_tx/aux0__247_carry__1_n_1
    SLICE_X1Y61          LUT3 (Prop_lut3_I0_O)        0.313    19.901 r  int_tx/aux0__290_carry_i_5/O
                         net (fo=1, routed)           0.000    19.901    int_tx/aux0__290_carry_i_5_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.325 r  int_tx/aux0__290_carry/O[1]
                         net (fo=3, routed)           0.651    20.976    int_tx/aux0__290_carry_n_6
    SLICE_X2Y62          LUT6 (Prop_lut6_I2_O)        0.303    21.279 r  int_tx/aux[3]_i_2__0/O
                         net (fo=1, routed)           0.410    21.689    int_tx/aux[3]_i_2__0_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I3_O)        0.124    21.813 r  int_tx/aux[3]_i_1__0/O
                         net (fo=1, routed)           0.000    21.813    int_tx/aux[3]_i_1__0_n_0
    SLICE_X5Y62          FDRE                                         r  int_tx/aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.503    14.844    int_tx/CLK
    SLICE_X5Y62          FDRE                                         r  int_tx/aux_reg[3]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X5Y62          FDRE (Setup_fdre_C_D)        0.031    15.098    int_tx/aux_reg[3]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -21.813    
  -------------------------------------------------------------------
                         slack                                 -6.715    

Slack (VIOLATED) :        -6.555ns  (required time - arrival time)
  Source:                 int_tx/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/aux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.569ns  (logic 10.748ns (64.867%)  route 5.821ns (35.133%))
  Logic Levels:           34  (CARRY4=25 LUT1=1 LUT3=6 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.627     5.148    int_tx/CLK
    SLICE_X2Y52          FDRE                                         r  int_tx/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  int_tx/div_reg[6]/Q
                         net (fo=47, routed)          0.646     6.312    int_tx/div_reg_n_0_[6]
    SLICE_X3Y52          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.819 r  int_tx/aux_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.819    int_tx/aux_reg[5]_i_2_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.153 f  int_tx/aux_reg[6]_i_2/O[1]
                         net (fo=10, routed)          0.586     7.738    int_tx/aux_reg[6]_i_2_n_6
    SLICE_X1Y53          LUT1 (Prop_lut1_I0_O)        0.303     8.041 r  int_tx/aux0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.041    int_tx/aux0_carry__0_i_5_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.442 r  int_tx/aux0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.442    int_tx/aux0_carry__0_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.556 r  int_tx/aux0_carry__1/CO[3]
                         net (fo=13, routed)          0.930     9.487    int_tx/aux0_carry__1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.082 r  int_tx/aux0__32_carry/CO[3]
                         net (fo=1, routed)           0.000    10.082    int_tx/aux0__32_carry_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.199 r  int_tx/aux0__32_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.199    int_tx/aux0__32_carry__0_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.428 r  int_tx/aux0__32_carry__1/CO[2]
                         net (fo=13, routed)          0.497    10.924    int_tx/aux0__32_carry__1_n_1
    SLICE_X1Y55          LUT3 (Prop_lut3_I0_O)        0.310    11.234 r  int_tx/aux0__75_carry_i_4/O
                         net (fo=1, routed)           0.000    11.234    int_tx/aux0__75_carry_i_4_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.784 r  int_tx/aux0__75_carry/CO[3]
                         net (fo=1, routed)           0.000    11.784    int_tx/aux0__75_carry_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.898 r  int_tx/aux0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.898    int_tx/aux0__75_carry__0_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.126 r  int_tx/aux0__75_carry__1/CO[2]
                         net (fo=13, routed)          0.460    12.586    int_tx/aux0__75_carry__1_n_1
    SLICE_X1Y58          LUT3 (Prop_lut3_I0_O)        0.313    12.899 r  int_tx/aux0__118_carry_i_4/O
                         net (fo=1, routed)           0.000    12.899    int_tx/aux0__118_carry_i_4_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.449 r  int_tx/aux0__118_carry/CO[3]
                         net (fo=1, routed)           0.000    13.449    int_tx/aux0__118_carry_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.563 r  int_tx/aux0__118_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.563    int_tx/aux0__118_carry__0_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.791 r  int_tx/aux0__118_carry__1/CO[2]
                         net (fo=13, routed)          0.487    14.278    int_tx/aux0__118_carry__1_n_1
    SLICE_X2Y59          LUT3 (Prop_lut3_I0_O)        0.313    14.591 r  int_tx/aux0__161_carry_i_4/O
                         net (fo=1, routed)           0.000    14.591    int_tx/aux0__161_carry_i_4_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.124 r  int_tx/aux0__161_carry/CO[3]
                         net (fo=1, routed)           0.000    15.124    int_tx/aux0__161_carry_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.241 r  int_tx/aux0__161_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.241    int_tx/aux0__161_carry__0_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.470 r  int_tx/aux0__161_carry__1/CO[2]
                         net (fo=13, routed)          0.653    16.123    int_tx/aux0__161_carry__1_n_1
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.310    16.433 r  int_tx/aux0__204_carry_i_5/O
                         net (fo=1, routed)           0.000    16.433    int_tx/aux0__204_carry_i_5_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.965 r  int_tx/aux0__204_carry/CO[3]
                         net (fo=1, routed)           0.000    16.965    int_tx/aux0__204_carry_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.079 r  int_tx/aux0__204_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.079    int_tx/aux0__204_carry__0_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.307 r  int_tx/aux0__204_carry__1/CO[2]
                         net (fo=13, routed)          0.469    17.776    int_tx/aux0__204_carry__1_n_1
    SLICE_X0Y62          LUT3 (Prop_lut3_I0_O)        0.313    18.089 r  int_tx/aux0__247_carry_i_4/O
                         net (fo=1, routed)           0.000    18.089    int_tx/aux0__247_carry_i_4_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.639 r  int_tx/aux0__247_carry/CO[3]
                         net (fo=1, routed)           0.000    18.639    int_tx/aux0__247_carry_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.753 r  int_tx/aux0__247_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.753    int_tx/aux0__247_carry__0_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.981 r  int_tx/aux0__247_carry__1/CO[2]
                         net (fo=13, routed)          0.594    19.575    int_tx/aux0__247_carry__1_n_1
    SLICE_X1Y61          LUT3 (Prop_lut3_I0_O)        0.313    19.888 r  int_tx/aux0__290_carry_i_4/O
                         net (fo=1, routed)           0.000    19.888    int_tx/aux0__290_carry_i_4_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.438 r  int_tx/aux0__290_carry/CO[3]
                         net (fo=1, routed)           0.000    20.438    int_tx/aux0__290_carry_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.552 r  int_tx/aux0__290_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.552    int_tx/aux0__290_carry__0_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.780 r  int_tx/aux0__290_carry__1/CO[2]
                         net (fo=7, routed)           0.339    21.118    int_tx/aux0__290_carry__1_n_1
    SLICE_X2Y63          LUT6 (Prop_lut6_I1_O)        0.313    21.431 r  int_tx/aux[2]_i_2/O
                         net (fo=1, routed)           0.162    21.593    int_rx/div_reg[0]
    SLICE_X2Y63          LUT6 (Prop_lut6_I0_O)        0.124    21.717 r  int_rx/aux[2]_i_1__0/O
                         net (fo=1, routed)           0.000    21.717    int_tx/op_reg[5]_1[0]
    SLICE_X2Y63          FDRE                                         r  int_tx/aux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.504    14.845    int_tx/CLK
    SLICE_X2Y63          FDRE                                         r  int_tx/aux_reg[2]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X2Y63          FDRE (Setup_fdre_C_D)        0.081    15.163    int_tx/aux_reg[2]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -21.717    
  -------------------------------------------------------------------
                         slack                                 -6.555    

Slack (VIOLATED) :        -6.307ns  (required time - arrival time)
  Source:                 int_tx/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/aux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.271ns  (logic 10.624ns (65.293%)  route 5.647ns (34.707%))
  Logic Levels:           33  (CARRY4=25 LUT1=1 LUT3=6 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.627     5.148    int_tx/CLK
    SLICE_X2Y52          FDRE                                         r  int_tx/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  int_tx/div_reg[6]/Q
                         net (fo=47, routed)          0.646     6.312    int_tx/div_reg_n_0_[6]
    SLICE_X3Y52          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.819 r  int_tx/aux_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.819    int_tx/aux_reg[5]_i_2_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.153 f  int_tx/aux_reg[6]_i_2/O[1]
                         net (fo=10, routed)          0.586     7.738    int_tx/aux_reg[6]_i_2_n_6
    SLICE_X1Y53          LUT1 (Prop_lut1_I0_O)        0.303     8.041 r  int_tx/aux0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.041    int_tx/aux0_carry__0_i_5_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.442 r  int_tx/aux0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.442    int_tx/aux0_carry__0_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.556 r  int_tx/aux0_carry__1/CO[3]
                         net (fo=13, routed)          0.930     9.487    int_tx/aux0_carry__1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.082 r  int_tx/aux0__32_carry/CO[3]
                         net (fo=1, routed)           0.000    10.082    int_tx/aux0__32_carry_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.199 r  int_tx/aux0__32_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.199    int_tx/aux0__32_carry__0_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.428 r  int_tx/aux0__32_carry__1/CO[2]
                         net (fo=13, routed)          0.497    10.924    int_tx/aux0__32_carry__1_n_1
    SLICE_X1Y55          LUT3 (Prop_lut3_I0_O)        0.310    11.234 r  int_tx/aux0__75_carry_i_4/O
                         net (fo=1, routed)           0.000    11.234    int_tx/aux0__75_carry_i_4_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.784 r  int_tx/aux0__75_carry/CO[3]
                         net (fo=1, routed)           0.000    11.784    int_tx/aux0__75_carry_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.898 r  int_tx/aux0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.898    int_tx/aux0__75_carry__0_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.126 r  int_tx/aux0__75_carry__1/CO[2]
                         net (fo=13, routed)          0.460    12.586    int_tx/aux0__75_carry__1_n_1
    SLICE_X1Y58          LUT3 (Prop_lut3_I0_O)        0.313    12.899 r  int_tx/aux0__118_carry_i_4/O
                         net (fo=1, routed)           0.000    12.899    int_tx/aux0__118_carry_i_4_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.449 r  int_tx/aux0__118_carry/CO[3]
                         net (fo=1, routed)           0.000    13.449    int_tx/aux0__118_carry_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.563 r  int_tx/aux0__118_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.563    int_tx/aux0__118_carry__0_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.791 r  int_tx/aux0__118_carry__1/CO[2]
                         net (fo=13, routed)          0.487    14.278    int_tx/aux0__118_carry__1_n_1
    SLICE_X2Y59          LUT3 (Prop_lut3_I0_O)        0.313    14.591 r  int_tx/aux0__161_carry_i_4/O
                         net (fo=1, routed)           0.000    14.591    int_tx/aux0__161_carry_i_4_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.124 r  int_tx/aux0__161_carry/CO[3]
                         net (fo=1, routed)           0.000    15.124    int_tx/aux0__161_carry_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.241 r  int_tx/aux0__161_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.241    int_tx/aux0__161_carry__0_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.470 r  int_tx/aux0__161_carry__1/CO[2]
                         net (fo=13, routed)          0.653    16.123    int_tx/aux0__161_carry__1_n_1
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.310    16.433 r  int_tx/aux0__204_carry_i_5/O
                         net (fo=1, routed)           0.000    16.433    int_tx/aux0__204_carry_i_5_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.965 r  int_tx/aux0__204_carry/CO[3]
                         net (fo=1, routed)           0.000    16.965    int_tx/aux0__204_carry_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.079 r  int_tx/aux0__204_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.079    int_tx/aux0__204_carry__0_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.307 r  int_tx/aux0__204_carry__1/CO[2]
                         net (fo=13, routed)          0.469    17.776    int_tx/aux0__204_carry__1_n_1
    SLICE_X0Y62          LUT3 (Prop_lut3_I0_O)        0.313    18.089 r  int_tx/aux0__247_carry_i_4/O
                         net (fo=1, routed)           0.000    18.089    int_tx/aux0__247_carry_i_4_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.639 r  int_tx/aux0__247_carry/CO[3]
                         net (fo=1, routed)           0.000    18.639    int_tx/aux0__247_carry_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.753 r  int_tx/aux0__247_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.753    int_tx/aux0__247_carry__0_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.981 r  int_tx/aux0__247_carry__1/CO[2]
                         net (fo=13, routed)          0.594    19.575    int_tx/aux0__247_carry__1_n_1
    SLICE_X1Y61          LUT3 (Prop_lut3_I0_O)        0.313    19.888 r  int_tx/aux0__290_carry_i_4/O
                         net (fo=1, routed)           0.000    19.888    int_tx/aux0__290_carry_i_4_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.438 r  int_tx/aux0__290_carry/CO[3]
                         net (fo=1, routed)           0.000    20.438    int_tx/aux0__290_carry_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.552 r  int_tx/aux0__290_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.552    int_tx/aux0__290_carry__0_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.780 r  int_tx/aux0__290_carry__1/CO[2]
                         net (fo=7, routed)           0.327    21.106    int_tx/aux0__290_carry__1_n_1
    SLICE_X3Y63          LUT5 (Prop_lut5_I3_O)        0.313    21.419 r  int_tx/aux[1]_i_1__0/O
                         net (fo=1, routed)           0.000    21.419    int_tx/aux[1]_i_1__0_n_0
    SLICE_X3Y63          FDRE                                         r  int_tx/aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.504    14.845    int_tx/CLK
    SLICE_X3Y63          FDRE                                         r  int_tx/aux_reg[1]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X3Y63          FDRE (Setup_fdre_C_D)        0.031    15.113    int_tx/aux_reg[1]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -21.419    
  -------------------------------------------------------------------
                         slack                                 -6.307    

Slack (VIOLATED) :        -6.160ns  (required time - arrival time)
  Source:                 int_tx/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.109ns  (logic 8.635ns (53.603%)  route 7.474ns (46.397%))
  Logic Levels:           25  (CARRY4=19 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.627     5.148    int_tx/CLK
    SLICE_X0Y52          FDRE                                         r  int_tx/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  int_tx/div_reg[1]/Q
                         net (fo=25, routed)          1.204     6.808    int_tx/div_reg_n_0_[1]
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     6.932 r  int_tx/state_reg2__3_carry_i_8/O
                         net (fo=1, routed)           0.567     7.498    int_tx/state_reg2__3_carry_i_8_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.135 r  int_tx/state_reg2__3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.135    int_tx/state_reg2__3_carry_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.252 r  int_tx/state_reg2__3_carry__0/CO[3]
                         net (fo=14, routed)          0.825     9.077    int_tx/state_reg2__3_carry__0_n_0
    SLICE_X5Y56          LUT3 (Prop_lut3_I0_O)        0.124     9.201 r  int_tx/salida[7]_i_26/O
                         net (fo=1, routed)           0.000     9.201    int_tx/salida[7]_i_26_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.751 r  int_tx/salida_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.751    int_tx/salida_reg[7]_i_12_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.865 r  int_tx/salida_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.865    int_tx/salida_reg[7]_i_9_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.136 r  int_tx/salida_reg[7]_i_6/CO[0]
                         net (fo=15, routed)          0.845    10.981    int_tx/salida_reg[7]_i_6_n_3
    SLICE_X3Y55          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    11.810 r  int_tx/salida_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.810    int_tx/salida_reg[7]_i_11_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.924 r  int_tx/salida_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.924    int_tx/salida_reg[7]_i_7_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.195 r  int_tx/salida_reg[7]_i_5/CO[0]
                         net (fo=16, routed)          0.715    12.910    int_tx/CO[0]
    SLICE_X4Y54          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.739 r  int_tx/state_reg2__165_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.739    int_tx/state_reg2__165_carry_i_12_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.853 r  int_tx/salida_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.853    int_tx/salida_reg[3]_i_5_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.124 r  int_tx/salida_reg[3]_i_3/CO[0]
                         net (fo=13, routed)          0.520    14.644    int_tx/salida_reg[3]_0[0]
    SLICE_X6Y57          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.488 r  int_tx/state_reg2__165_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.488    int_tx/state_reg2__165_carry_i_8_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.605 r  int_tx/state_reg2__165_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.605    int_tx/state_reg2__165_carry__0_i_6_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.859 r  int_tx/salida_reg[2]_i_3/CO[0]
                         net (fo=13, routed)          0.686    16.545    int_tx/salida_reg[2]_i_3_n_3
    SLICE_X3Y58          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    17.368 r  int_tx/state_reg2__165_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.368    int_tx/state_reg2__165_carry_i_2_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.482 r  int_tx/state_reg2__165_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.482    int_tx/state_reg2__165_carry__0_i_1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.753 r  int_tx/state_reg2__165_carry_i_1/CO[0]
                         net (fo=13, routed)          0.779    18.532    int_tx/state_reg2__165_carry_i_1_n_3
    SLICE_X4Y58          LUT3 (Prop_lut3_I0_O)        0.373    18.905 r  int_tx/state_reg2__165_carry_i_6/O
                         net (fo=1, routed)           0.000    18.905    int_tx/state_reg2__165_carry_i_6_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.437 r  int_tx/state_reg2__165_carry/CO[3]
                         net (fo=1, routed)           0.000    19.437    int_tx/state_reg2__165_carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.551 r  int_tx/state_reg2__165_carry__0/CO[3]
                         net (fo=2, routed)           0.906    20.457    int_tx/state_reg2__165_carry__0_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I1_O)        0.124    20.581 r  int_tx/state_reg[1]_i_5/O
                         net (fo=1, routed)           0.263    20.844    int_tx/state_reg[1]_i_5_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.124    20.968 r  int_tx/state_reg[1]_i_3/O
                         net (fo=2, routed)           0.166    21.133    int_tx/state_reg[1]_i_3_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I3_O)        0.124    21.257 r  int_tx/state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    21.257    int_tx/state_reg[1]_i_1_n_0
    SLICE_X5Y59          FDCE                                         r  int_tx/state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.505    14.846    int_tx/CLK
    SLICE_X5Y59          FDCE                                         r  int_tx/state_reg_reg[1]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X5Y59          FDCE (Setup_fdce_C_D)        0.029    15.098    int_tx/state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -21.257    
  -------------------------------------------------------------------
                         slack                                 -6.160    

Slack (VIOLATED) :        -6.155ns  (required time - arrival time)
  Source:                 int_tx/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.106ns  (logic 8.635ns (53.613%)  route 7.471ns (46.388%))
  Logic Levels:           25  (CARRY4=19 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.627     5.148    int_tx/CLK
    SLICE_X0Y52          FDRE                                         r  int_tx/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  int_tx/div_reg[1]/Q
                         net (fo=25, routed)          1.204     6.808    int_tx/div_reg_n_0_[1]
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     6.932 r  int_tx/state_reg2__3_carry_i_8/O
                         net (fo=1, routed)           0.567     7.498    int_tx/state_reg2__3_carry_i_8_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.135 r  int_tx/state_reg2__3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.135    int_tx/state_reg2__3_carry_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.252 r  int_tx/state_reg2__3_carry__0/CO[3]
                         net (fo=14, routed)          0.825     9.077    int_tx/state_reg2__3_carry__0_n_0
    SLICE_X5Y56          LUT3 (Prop_lut3_I0_O)        0.124     9.201 r  int_tx/salida[7]_i_26/O
                         net (fo=1, routed)           0.000     9.201    int_tx/salida[7]_i_26_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.751 r  int_tx/salida_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.751    int_tx/salida_reg[7]_i_12_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.865 r  int_tx/salida_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.865    int_tx/salida_reg[7]_i_9_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.136 r  int_tx/salida_reg[7]_i_6/CO[0]
                         net (fo=15, routed)          0.845    10.981    int_tx/salida_reg[7]_i_6_n_3
    SLICE_X3Y55          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    11.810 r  int_tx/salida_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.810    int_tx/salida_reg[7]_i_11_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.924 r  int_tx/salida_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.924    int_tx/salida_reg[7]_i_7_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.195 r  int_tx/salida_reg[7]_i_5/CO[0]
                         net (fo=16, routed)          0.715    12.910    int_tx/CO[0]
    SLICE_X4Y54          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.739 r  int_tx/state_reg2__165_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.739    int_tx/state_reg2__165_carry_i_12_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.853 r  int_tx/salida_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.853    int_tx/salida_reg[3]_i_5_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.124 r  int_tx/salida_reg[3]_i_3/CO[0]
                         net (fo=13, routed)          0.520    14.644    int_tx/salida_reg[3]_0[0]
    SLICE_X6Y57          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.488 r  int_tx/state_reg2__165_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.488    int_tx/state_reg2__165_carry_i_8_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.605 r  int_tx/state_reg2__165_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.605    int_tx/state_reg2__165_carry__0_i_6_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.859 r  int_tx/salida_reg[2]_i_3/CO[0]
                         net (fo=13, routed)          0.686    16.545    int_tx/salida_reg[2]_i_3_n_3
    SLICE_X3Y58          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    17.368 r  int_tx/state_reg2__165_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.368    int_tx/state_reg2__165_carry_i_2_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.482 r  int_tx/state_reg2__165_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.482    int_tx/state_reg2__165_carry__0_i_1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.753 r  int_tx/state_reg2__165_carry_i_1/CO[0]
                         net (fo=13, routed)          0.779    18.532    int_tx/state_reg2__165_carry_i_1_n_3
    SLICE_X4Y58          LUT3 (Prop_lut3_I0_O)        0.373    18.905 r  int_tx/state_reg2__165_carry_i_6/O
                         net (fo=1, routed)           0.000    18.905    int_tx/state_reg2__165_carry_i_6_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.437 r  int_tx/state_reg2__165_carry/CO[3]
                         net (fo=1, routed)           0.000    19.437    int_tx/state_reg2__165_carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.551 f  int_tx/state_reg2__165_carry__0/CO[3]
                         net (fo=2, routed)           0.906    20.457    int_tx/state_reg2__165_carry__0_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I1_O)        0.124    20.581 f  int_tx/state_reg[1]_i_5/O
                         net (fo=1, routed)           0.263    20.844    int_tx/state_reg[1]_i_5_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.124    20.968 f  int_tx/state_reg[1]_i_3/O
                         net (fo=2, routed)           0.163    21.130    int_tx/state_reg[1]_i_3_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I2_O)        0.124    21.254 r  int_tx/state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    21.254    int_tx/state_reg[0]_i_1_n_0
    SLICE_X5Y59          FDCE                                         r  int_tx/state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.505    14.846    int_tx/CLK
    SLICE_X5Y59          FDCE                                         r  int_tx/state_reg_reg[0]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X5Y59          FDCE (Setup_fdce_C_D)        0.031    15.100    int_tx/state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -21.254    
  -------------------------------------------------------------------
                         slack                                 -6.155    

Slack (VIOLATED) :        -5.335ns  (required time - arrival time)
  Source:                 int_tx/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/salida_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.285ns  (logic 8.387ns (54.871%)  route 6.898ns (45.129%))
  Logic Levels:           23  (CARRY4=19 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.627     5.148    int_tx/CLK
    SLICE_X0Y52          FDRE                                         r  int_tx/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  int_tx/div_reg[1]/Q
                         net (fo=25, routed)          1.204     6.808    int_tx/div_reg_n_0_[1]
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     6.932 r  int_tx/state_reg2__3_carry_i_8/O
                         net (fo=1, routed)           0.567     7.498    int_tx/state_reg2__3_carry_i_8_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.135 r  int_tx/state_reg2__3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.135    int_tx/state_reg2__3_carry_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.252 r  int_tx/state_reg2__3_carry__0/CO[3]
                         net (fo=14, routed)          0.825     9.077    int_tx/state_reg2__3_carry__0_n_0
    SLICE_X5Y56          LUT3 (Prop_lut3_I0_O)        0.124     9.201 r  int_tx/salida[7]_i_26/O
                         net (fo=1, routed)           0.000     9.201    int_tx/salida[7]_i_26_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.751 r  int_tx/salida_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.751    int_tx/salida_reg[7]_i_12_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.865 r  int_tx/salida_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.865    int_tx/salida_reg[7]_i_9_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.136 r  int_tx/salida_reg[7]_i_6/CO[0]
                         net (fo=15, routed)          0.845    10.981    int_tx/salida_reg[7]_i_6_n_3
    SLICE_X3Y55          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    11.810 r  int_tx/salida_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.810    int_tx/salida_reg[7]_i_11_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.924 r  int_tx/salida_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.924    int_tx/salida_reg[7]_i_7_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.195 r  int_tx/salida_reg[7]_i_5/CO[0]
                         net (fo=16, routed)          0.715    12.910    int_tx/CO[0]
    SLICE_X4Y54          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.739 r  int_tx/state_reg2__165_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.739    int_tx/state_reg2__165_carry_i_12_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.853 r  int_tx/salida_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.853    int_tx/salida_reg[3]_i_5_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.124 r  int_tx/salida_reg[3]_i_3/CO[0]
                         net (fo=13, routed)          0.520    14.644    int_tx/salida_reg[3]_0[0]
    SLICE_X6Y57          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.488 r  int_tx/state_reg2__165_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.488    int_tx/state_reg2__165_carry_i_8_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.605 r  int_tx/state_reg2__165_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.605    int_tx/state_reg2__165_carry__0_i_6_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.859 r  int_tx/salida_reg[2]_i_3/CO[0]
                         net (fo=13, routed)          0.686    16.545    int_tx/salida_reg[2]_i_3_n_3
    SLICE_X3Y58          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    17.368 r  int_tx/state_reg2__165_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.368    int_tx/state_reg2__165_carry_i_2_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.482 r  int_tx/state_reg2__165_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.482    int_tx/state_reg2__165_carry__0_i_1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.753 r  int_tx/state_reg2__165_carry_i_1/CO[0]
                         net (fo=13, routed)          0.779    18.532    int_tx/state_reg2__165_carry_i_1_n_3
    SLICE_X4Y58          LUT3 (Prop_lut3_I0_O)        0.373    18.905 r  int_tx/state_reg2__165_carry_i_6/O
                         net (fo=1, routed)           0.000    18.905    int_tx/state_reg2__165_carry_i_6_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.437 r  int_tx/state_reg2__165_carry/CO[3]
                         net (fo=1, routed)           0.000    19.437    int_tx/state_reg2__165_carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.551 r  int_tx/state_reg2__165_carry__0/CO[3]
                         net (fo=2, routed)           0.758    20.309    int_tx/state_reg2__165_carry__0_n_0
    SLICE_X5Y60          LUT4 (Prop_lut4_I3_O)        0.124    20.433 r  int_tx/salida[0]_i_1/O
                         net (fo=1, routed)           0.000    20.433    int_tx/salida[0]_i_1_n_0
    SLICE_X5Y60          FDRE                                         r  int_tx/salida_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.505    14.846    int_tx/CLK
    SLICE_X5Y60          FDRE                                         r  int_tx/salida_reg[0]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X5Y60          FDRE (Setup_fdre_C_D)        0.029    15.098    int_tx/salida_reg[0]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -20.433    
  -------------------------------------------------------------------
                         slack                                 -5.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 br_g/tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_mod/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.564     1.447    br_g/clk_IBUF_BUFG
    SLICE_X9Y55          FDRE                                         r  br_g/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  br_g/tick_reg/Q
                         net (fo=14, routed)          0.121     1.710    tx_mod/s_tick
    SLICE_X8Y55          LUT4 (Prop_lut4_I2_O)        0.045     1.755 r  tx_mod/FSM_sequential_state_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.755    tx_mod/FSM_sequential_state_reg[0]_i_1__0_n_0
    SLICE_X8Y55          FDCE                                         r  tx_mod/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.833     1.961    tx_mod/CLK
    SLICE_X8Y55          FDCE                                         r  tx_mod/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X8Y55          FDCE (Hold_fdce_C_D)         0.120     1.580    tx_mod/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 br_g/tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_mod/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.564     1.447    br_g/clk_IBUF_BUFG
    SLICE_X9Y55          FDRE                                         r  br_g/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  br_g/tick_reg/Q
                         net (fo=14, routed)          0.125     1.714    tx_mod/s_tick
    SLICE_X8Y55          LUT4 (Prop_lut4_I2_O)        0.045     1.759 r  tx_mod/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.759    tx_mod/FSM_sequential_state_reg[1]_i_1__0_n_0
    SLICE_X8Y55          FDCE                                         r  tx_mod/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.833     1.961    tx_mod/CLK
    SLICE_X8Y55          FDCE                                         r  tx_mod/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X8Y55          FDCE (Hold_fdce_C_D)         0.121     1.581    tx_mod/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 int_rx/aux_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_rx/op_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.590%)  route 0.134ns (41.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.560     1.443    int_rx/CLK
    SLICE_X9Y63          FDPE                                         r  int_rx/aux_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDPE (Prop_fdpe_C_Q)         0.141     1.584 f  int_rx/aux_reg[5]/Q
                         net (fo=8, routed)           0.134     1.718    int_rx/aux_reg_n_0_[5]
    SLICE_X8Y63          LUT4 (Prop_lut4_I2_O)        0.048     1.766 r  int_rx/op[2]_i_1/O
                         net (fo=1, routed)           0.000     1.766    int_rx/op[2]_i_1_n_0
    SLICE_X8Y63          FDCE                                         r  int_rx/op_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.828     1.956    int_rx/CLK
    SLICE_X8Y63          FDCE                                         r  int_rx/op_reg[2]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X8Y63          FDCE (Hold_fdce_C_D)         0.131     1.587    int_rx/op_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 int_rx/aux_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_rx/op_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.560     1.443    int_rx/CLK
    SLICE_X9Y63          FDPE                                         r  int_rx/aux_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDPE (Prop_fdpe_C_Q)         0.141     1.584 f  int_rx/aux_reg[5]/Q
                         net (fo=8, routed)           0.134     1.718    int_rx/aux_reg_n_0_[5]
    SLICE_X8Y63          LUT4 (Prop_lut4_I2_O)        0.045     1.763 r  int_rx/op[0]_i_1/O
                         net (fo=1, routed)           0.000     1.763    int_rx/op[0]_i_1_n_0
    SLICE_X8Y63          FDCE                                         r  int_rx/op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.828     1.956    int_rx/CLK
    SLICE_X8Y63          FDCE                                         r  int_rx/op_reg[0]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X8Y63          FDCE (Hold_fdce_C_D)         0.120     1.576    int_rx/op_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 tx_mod/b_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_mod/b_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.591     1.474    tx_mod/CLK
    SLICE_X7Y55          FDCE                                         r  tx_mod/b_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  tx_mod/b_reg_reg[2]/Q
                         net (fo=1, routed)           0.140     1.755    tx_mod/b_reg_reg_n_0_[2]
    SLICE_X6Y55          LUT3 (Prop_lut3_I0_O)        0.045     1.800 r  tx_mod/b_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.800    tx_mod/b_next[1]
    SLICE_X6Y55          FDCE                                         r  tx_mod/b_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.861     1.989    tx_mod/CLK
    SLICE_X6Y55          FDCE                                         r  tx_mod/b_reg_reg[1]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X6Y55          FDCE (Hold_fdce_C_D)         0.120     1.607    tx_mod/b_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 rx_mod/b_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_mod/b_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.164ns (63.507%)  route 0.094ns (36.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.560     1.443    rx_mod/CLK
    SLICE_X10Y63         FDCE                                         r  rx_mod/b_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  rx_mod/b_reg_reg[6]/Q
                         net (fo=7, routed)           0.094     1.701    rx_mod/Q[3]
    SLICE_X11Y63         FDCE                                         r  rx_mod/b_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.828     1.956    rx_mod/CLK
    SLICE_X11Y63         FDCE                                         r  rx_mod/b_reg_reg[5]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X11Y63         FDCE (Hold_fdce_C_D)         0.051     1.507    rx_mod/b_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 int_tx/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/div_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.482%)  route 0.162ns (46.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.594     1.477    int_tx/CLK
    SLICE_X0Y52          FDRE                                         r  int_tx/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  int_tx/div_reg[1]/Q
                         net (fo=25, routed)          0.162     1.780    int_tx/div_reg_n_0_[1]
    SLICE_X2Y52          LUT3 (Prop_lut3_I1_O)        0.045     1.825 r  int_tx/div[0]_i_1/O
                         net (fo=1, routed)           0.000     1.825    int_tx/div[0]_i_1_n_0
    SLICE_X2Y52          FDRE                                         r  int_tx/div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.864     1.992    int_tx/CLK
    SLICE_X2Y52          FDRE                                         r  int_tx/div_reg[0]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y52          FDRE (Hold_fdre_C_D)         0.121     1.614    int_tx/div_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 tx_mod/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_mod/s_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.866%)  route 0.130ns (41.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.591     1.474    tx_mod/CLK
    SLICE_X5Y53          FDCE                                         r  tx_mod/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  tx_mod/s_reg_reg[0]/Q
                         net (fo=5, routed)           0.130     1.745    tx_mod/s_reg[0]
    SLICE_X4Y53          LUT4 (Prop_lut4_I1_O)        0.045     1.790 r  tx_mod/s_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.790    tx_mod/s_reg[1]_i_1__0_n_0
    SLICE_X4Y53          FDCE                                         r  tx_mod/s_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.861     1.989    tx_mod/CLK
    SLICE_X4Y53          FDCE                                         r  tx_mod/s_reg_reg[1]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X4Y53          FDCE (Hold_fdce_C_D)         0.091     1.578    tx_mod/s_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 int_tx/i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/i_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.564     1.447    int_tx/CLK
    SLICE_X12Y56         FDCE                                         r  int_tx/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  int_tx/i_reg[2]/Q
                         net (fo=8, routed)           0.128     1.739    int_tx/i_reg__0[2]
    SLICE_X13Y56         LUT5 (Prop_lut5_I3_O)        0.048     1.787 r  int_tx/i[4]_i_1/O
                         net (fo=1, routed)           0.000     1.787    int_tx/p_0_in[4]
    SLICE_X13Y56         FDCE                                         r  int_tx/i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.833     1.961    int_tx/CLK
    SLICE_X13Y56         FDCE                                         r  int_tx/i_reg[4]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X13Y56         FDCE (Hold_fdce_C_D)         0.107     1.567    int_tx/i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 tx_mod/s_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_mod/s_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.748%)  route 0.148ns (44.252%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.591     1.474    tx_mod/CLK
    SLICE_X4Y53          FDCE                                         r  tx_mod/s_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  tx_mod/s_reg_reg[1]/Q
                         net (fo=4, routed)           0.148     1.763    tx_mod/s_reg[1]
    SLICE_X5Y53          LUT5 (Prop_lut5_I0_O)        0.045     1.808 r  tx_mod/s_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.808    tx_mod/s_reg[2]_i_1_n_0
    SLICE_X5Y53          FDCE                                         r  tx_mod/s_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.861     1.989    tx_mod/CLK
    SLICE_X5Y53          FDCE                                         r  tx_mod/s_reg_reg[2]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X5Y53          FDCE (Hold_fdce_C_D)         0.092     1.579    tx_mod/s_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y52   br_g/ciclos_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y53   br_g/ciclos_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y61   int_rx/aux2_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X11Y61   int_rx/aux2_reg[4]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X11Y61   int_rx/aux2_reg[5]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X9Y64    int_rx/aux_reg[4]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X9Y63    int_rx/aux_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y64   int_rx/aux_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y63    int_rx/aux_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y57    int_tx/salida_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y57    int_tx/salida_reg[6]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57    tx_mod/tx_reg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y59    int_tx/state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y59    int_tx/state_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y63    int_tx/aux_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y63    int_tx/aux_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y61    int_tx/aux_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y60    int_tx/salida_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y58    int_tx/salida_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y53   br_g/ciclos_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y61   int_rx/aux2_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X11Y61   int_rx/aux2_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X11Y61   int_rx/aux2_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y60    int_rx/first_op_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y59    int_rx/first_op_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y60    int_rx/first_op_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y59    int_rx/first_op_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y60    int_rx/first_op_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y60    int_rx/second_op_reg[3]/C



