
sx1272mb2das.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007928  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002fc  080079e8  080079e8  000179e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007ce4  08007ce4  00017ce4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007cec  08007cec  00017cec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08007cf0  08007cf0  00017cf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000009c  20000000  08007cf4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000005b4  2000009c  08007d90  0002009c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000650  08007d90  00020650  2**0
                  ALLOC
  9 .ARM.attributes 00000028  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001ed84  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000050bd  00000000  00000000  0003ee48  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000ab08  00000000  00000000  00043f05  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001158  00000000  00000000  0004ea10  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000013c8  00000000  00000000  0004fb68  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  0001d0fb  00000000  00000000  00050f30  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   000182a5  00000000  00000000  0006e02b  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    0009d6da  00000000  00000000  000862d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007b  00000000  00000000  001239aa  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00003698  00000000  00000000  00123a28  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000009c 	.word	0x2000009c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080079d0 	.word	0x080079d0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200000a0 	.word	0x200000a0
 8000104:	080079d0 	.word	0x080079d0

08000108 <__gnu_thumb1_case_uqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5c09      	ldrb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			; (mov r8, r8)

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f8f0 	bl	8000404 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__divsi3>:
 8000230:	4603      	mov	r3, r0
 8000232:	430b      	orrs	r3, r1
 8000234:	d47f      	bmi.n	8000336 <__divsi3+0x106>
 8000236:	2200      	movs	r2, #0
 8000238:	0843      	lsrs	r3, r0, #1
 800023a:	428b      	cmp	r3, r1
 800023c:	d374      	bcc.n	8000328 <__divsi3+0xf8>
 800023e:	0903      	lsrs	r3, r0, #4
 8000240:	428b      	cmp	r3, r1
 8000242:	d35f      	bcc.n	8000304 <__divsi3+0xd4>
 8000244:	0a03      	lsrs	r3, r0, #8
 8000246:	428b      	cmp	r3, r1
 8000248:	d344      	bcc.n	80002d4 <__divsi3+0xa4>
 800024a:	0b03      	lsrs	r3, r0, #12
 800024c:	428b      	cmp	r3, r1
 800024e:	d328      	bcc.n	80002a2 <__divsi3+0x72>
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d30d      	bcc.n	8000272 <__divsi3+0x42>
 8000256:	22ff      	movs	r2, #255	; 0xff
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	ba12      	rev	r2, r2
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d302      	bcc.n	8000268 <__divsi3+0x38>
 8000262:	1212      	asrs	r2, r2, #8
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	d065      	beq.n	8000334 <__divsi3+0x104>
 8000268:	0b03      	lsrs	r3, r0, #12
 800026a:	428b      	cmp	r3, r1
 800026c:	d319      	bcc.n	80002a2 <__divsi3+0x72>
 800026e:	e000      	b.n	8000272 <__divsi3+0x42>
 8000270:	0a09      	lsrs	r1, r1, #8
 8000272:	0bc3      	lsrs	r3, r0, #15
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x4c>
 8000278:	03cb      	lsls	r3, r1, #15
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b83      	lsrs	r3, r0, #14
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x58>
 8000284:	038b      	lsls	r3, r1, #14
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b43      	lsrs	r3, r0, #13
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x64>
 8000290:	034b      	lsls	r3, r1, #13
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b03      	lsrs	r3, r0, #12
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x70>
 800029c:	030b      	lsls	r3, r1, #12
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0ac3      	lsrs	r3, r0, #11
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x7c>
 80002a8:	02cb      	lsls	r3, r1, #11
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a83      	lsrs	r3, r0, #10
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x88>
 80002b4:	028b      	lsls	r3, r1, #10
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a43      	lsrs	r3, r0, #9
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x94>
 80002c0:	024b      	lsls	r3, r1, #9
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a03      	lsrs	r3, r0, #8
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0xa0>
 80002cc:	020b      	lsls	r3, r1, #8
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	d2cd      	bcs.n	8000270 <__divsi3+0x40>
 80002d4:	09c3      	lsrs	r3, r0, #7
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xae>
 80002da:	01cb      	lsls	r3, r1, #7
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0983      	lsrs	r3, r0, #6
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xba>
 80002e6:	018b      	lsls	r3, r1, #6
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0943      	lsrs	r3, r0, #5
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xc6>
 80002f2:	014b      	lsls	r3, r1, #5
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0903      	lsrs	r3, r0, #4
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xd2>
 80002fe:	010b      	lsls	r3, r1, #4
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	08c3      	lsrs	r3, r0, #3
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xde>
 800030a:	00cb      	lsls	r3, r1, #3
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0883      	lsrs	r3, r0, #2
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xea>
 8000316:	008b      	lsls	r3, r1, #2
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0843      	lsrs	r3, r0, #1
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xf6>
 8000322:	004b      	lsls	r3, r1, #1
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	1a41      	subs	r1, r0, r1
 800032a:	d200      	bcs.n	800032e <__divsi3+0xfe>
 800032c:	4601      	mov	r1, r0
 800032e:	4152      	adcs	r2, r2
 8000330:	4610      	mov	r0, r2
 8000332:	4770      	bx	lr
 8000334:	e05d      	b.n	80003f2 <__divsi3+0x1c2>
 8000336:	0fca      	lsrs	r2, r1, #31
 8000338:	d000      	beq.n	800033c <__divsi3+0x10c>
 800033a:	4249      	negs	r1, r1
 800033c:	1003      	asrs	r3, r0, #32
 800033e:	d300      	bcc.n	8000342 <__divsi3+0x112>
 8000340:	4240      	negs	r0, r0
 8000342:	4053      	eors	r3, r2
 8000344:	2200      	movs	r2, #0
 8000346:	469c      	mov	ip, r3
 8000348:	0903      	lsrs	r3, r0, #4
 800034a:	428b      	cmp	r3, r1
 800034c:	d32d      	bcc.n	80003aa <__divsi3+0x17a>
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d312      	bcc.n	800037a <__divsi3+0x14a>
 8000354:	22fc      	movs	r2, #252	; 0xfc
 8000356:	0189      	lsls	r1, r1, #6
 8000358:	ba12      	rev	r2, r2
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d30c      	bcc.n	800037a <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d308      	bcc.n	800037a <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	1192      	asrs	r2, r2, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d304      	bcc.n	800037a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	d03a      	beq.n	80003ea <__divsi3+0x1ba>
 8000374:	1192      	asrs	r2, r2, #6
 8000376:	e000      	b.n	800037a <__divsi3+0x14a>
 8000378:	0989      	lsrs	r1, r1, #6
 800037a:	09c3      	lsrs	r3, r0, #7
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x154>
 8000380:	01cb      	lsls	r3, r1, #7
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0983      	lsrs	r3, r0, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x160>
 800038c:	018b      	lsls	r3, r1, #6
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0943      	lsrs	r3, r0, #5
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x16c>
 8000398:	014b      	lsls	r3, r1, #5
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0903      	lsrs	r3, r0, #4
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x178>
 80003a4:	010b      	lsls	r3, r1, #4
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	08c3      	lsrs	r3, r0, #3
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x184>
 80003b0:	00cb      	lsls	r3, r1, #3
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0883      	lsrs	r3, r0, #2
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x190>
 80003bc:	008b      	lsls	r3, r1, #2
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	d2d9      	bcs.n	8000378 <__divsi3+0x148>
 80003c4:	0843      	lsrs	r3, r0, #1
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d301      	bcc.n	80003ce <__divsi3+0x19e>
 80003ca:	004b      	lsls	r3, r1, #1
 80003cc:	1ac0      	subs	r0, r0, r3
 80003ce:	4152      	adcs	r2, r2
 80003d0:	1a41      	subs	r1, r0, r1
 80003d2:	d200      	bcs.n	80003d6 <__divsi3+0x1a6>
 80003d4:	4601      	mov	r1, r0
 80003d6:	4663      	mov	r3, ip
 80003d8:	4152      	adcs	r2, r2
 80003da:	105b      	asrs	r3, r3, #1
 80003dc:	4610      	mov	r0, r2
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x1b4>
 80003e0:	4240      	negs	r0, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d500      	bpl.n	80003e8 <__divsi3+0x1b8>
 80003e6:	4249      	negs	r1, r1
 80003e8:	4770      	bx	lr
 80003ea:	4663      	mov	r3, ip
 80003ec:	105b      	asrs	r3, r3, #1
 80003ee:	d300      	bcc.n	80003f2 <__divsi3+0x1c2>
 80003f0:	4240      	negs	r0, r0
 80003f2:	b501      	push	{r0, lr}
 80003f4:	2000      	movs	r0, #0
 80003f6:	f000 f805 	bl	8000404 <__aeabi_idiv0>
 80003fa:	bd02      	pop	{r1, pc}

080003fc <__aeabi_idivmod>:
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d0f8      	beq.n	80003f2 <__divsi3+0x1c2>
 8000400:	e716      	b.n	8000230 <__divsi3>
 8000402:	4770      	bx	lr

08000404 <__aeabi_idiv0>:
 8000404:	4770      	bx	lr
 8000406:	46c0      	nop			; (mov r8, r8)

08000408 <__aeabi_cdrcmple>:
 8000408:	4684      	mov	ip, r0
 800040a:	1c10      	adds	r0, r2, #0
 800040c:	4662      	mov	r2, ip
 800040e:	468c      	mov	ip, r1
 8000410:	1c19      	adds	r1, r3, #0
 8000412:	4663      	mov	r3, ip
 8000414:	e000      	b.n	8000418 <__aeabi_cdcmpeq>
 8000416:	46c0      	nop			; (mov r8, r8)

08000418 <__aeabi_cdcmpeq>:
 8000418:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800041a:	f000 fff1 	bl	8001400 <__ledf2>
 800041e:	2800      	cmp	r0, #0
 8000420:	d401      	bmi.n	8000426 <__aeabi_cdcmpeq+0xe>
 8000422:	2100      	movs	r1, #0
 8000424:	42c8      	cmn	r0, r1
 8000426:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000428 <__aeabi_dcmpeq>:
 8000428:	b510      	push	{r4, lr}
 800042a:	f000 ff49 	bl	80012c0 <__eqdf2>
 800042e:	4240      	negs	r0, r0
 8000430:	3001      	adds	r0, #1
 8000432:	bd10      	pop	{r4, pc}

08000434 <__aeabi_dcmplt>:
 8000434:	b510      	push	{r4, lr}
 8000436:	f000 ffe3 	bl	8001400 <__ledf2>
 800043a:	2800      	cmp	r0, #0
 800043c:	db01      	blt.n	8000442 <__aeabi_dcmplt+0xe>
 800043e:	2000      	movs	r0, #0
 8000440:	bd10      	pop	{r4, pc}
 8000442:	2001      	movs	r0, #1
 8000444:	bd10      	pop	{r4, pc}
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__aeabi_dcmple>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f000 ffd9 	bl	8001400 <__ledf2>
 800044e:	2800      	cmp	r0, #0
 8000450:	dd01      	ble.n	8000456 <__aeabi_dcmple+0xe>
 8000452:	2000      	movs	r0, #0
 8000454:	bd10      	pop	{r4, pc}
 8000456:	2001      	movs	r0, #1
 8000458:	bd10      	pop	{r4, pc}
 800045a:	46c0      	nop			; (mov r8, r8)

0800045c <__aeabi_dcmpgt>:
 800045c:	b510      	push	{r4, lr}
 800045e:	f000 ff6b 	bl	8001338 <__gedf2>
 8000462:	2800      	cmp	r0, #0
 8000464:	dc01      	bgt.n	800046a <__aeabi_dcmpgt+0xe>
 8000466:	2000      	movs	r0, #0
 8000468:	bd10      	pop	{r4, pc}
 800046a:	2001      	movs	r0, #1
 800046c:	bd10      	pop	{r4, pc}
 800046e:	46c0      	nop			; (mov r8, r8)

08000470 <__aeabi_dcmpge>:
 8000470:	b510      	push	{r4, lr}
 8000472:	f000 ff61 	bl	8001338 <__gedf2>
 8000476:	2800      	cmp	r0, #0
 8000478:	da01      	bge.n	800047e <__aeabi_dcmpge+0xe>
 800047a:	2000      	movs	r0, #0
 800047c:	bd10      	pop	{r4, pc}
 800047e:	2001      	movs	r0, #1
 8000480:	bd10      	pop	{r4, pc}
 8000482:	46c0      	nop			; (mov r8, r8)

08000484 <__aeabi_uldivmod>:
 8000484:	2b00      	cmp	r3, #0
 8000486:	d111      	bne.n	80004ac <__aeabi_uldivmod+0x28>
 8000488:	2a00      	cmp	r2, #0
 800048a:	d10f      	bne.n	80004ac <__aeabi_uldivmod+0x28>
 800048c:	2900      	cmp	r1, #0
 800048e:	d100      	bne.n	8000492 <__aeabi_uldivmod+0xe>
 8000490:	2800      	cmp	r0, #0
 8000492:	d002      	beq.n	800049a <__aeabi_uldivmod+0x16>
 8000494:	2100      	movs	r1, #0
 8000496:	43c9      	mvns	r1, r1
 8000498:	1c08      	adds	r0, r1, #0
 800049a:	b407      	push	{r0, r1, r2}
 800049c:	4802      	ldr	r0, [pc, #8]	; (80004a8 <__aeabi_uldivmod+0x24>)
 800049e:	a102      	add	r1, pc, #8	; (adr r1, 80004a8 <__aeabi_uldivmod+0x24>)
 80004a0:	1840      	adds	r0, r0, r1
 80004a2:	9002      	str	r0, [sp, #8]
 80004a4:	bd03      	pop	{r0, r1, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)
 80004a8:	ffffff5d 	.word	0xffffff5d
 80004ac:	b403      	push	{r0, r1}
 80004ae:	4668      	mov	r0, sp
 80004b0:	b501      	push	{r0, lr}
 80004b2:	9802      	ldr	r0, [sp, #8]
 80004b4:	f000 f824 	bl	8000500 <__udivmoddi4>
 80004b8:	9b01      	ldr	r3, [sp, #4]
 80004ba:	469e      	mov	lr, r3
 80004bc:	b002      	add	sp, #8
 80004be:	bc0c      	pop	{r2, r3}
 80004c0:	4770      	bx	lr
 80004c2:	46c0      	nop			; (mov r8, r8)

080004c4 <__aeabi_d2uiz>:
 80004c4:	b570      	push	{r4, r5, r6, lr}
 80004c6:	2200      	movs	r2, #0
 80004c8:	4b0c      	ldr	r3, [pc, #48]	; (80004fc <__aeabi_d2uiz+0x38>)
 80004ca:	0004      	movs	r4, r0
 80004cc:	000d      	movs	r5, r1
 80004ce:	f7ff ffcf 	bl	8000470 <__aeabi_dcmpge>
 80004d2:	2800      	cmp	r0, #0
 80004d4:	d104      	bne.n	80004e0 <__aeabi_d2uiz+0x1c>
 80004d6:	0020      	movs	r0, r4
 80004d8:	0029      	movs	r1, r5
 80004da:	f001 fdb3 	bl	8002044 <__aeabi_d2iz>
 80004de:	bd70      	pop	{r4, r5, r6, pc}
 80004e0:	4b06      	ldr	r3, [pc, #24]	; (80004fc <__aeabi_d2uiz+0x38>)
 80004e2:	2200      	movs	r2, #0
 80004e4:	0020      	movs	r0, r4
 80004e6:	0029      	movs	r1, r5
 80004e8:	f001 fa64 	bl	80019b4 <__aeabi_dsub>
 80004ec:	f001 fdaa 	bl	8002044 <__aeabi_d2iz>
 80004f0:	2380      	movs	r3, #128	; 0x80
 80004f2:	061b      	lsls	r3, r3, #24
 80004f4:	469c      	mov	ip, r3
 80004f6:	4460      	add	r0, ip
 80004f8:	e7f1      	b.n	80004de <__aeabi_d2uiz+0x1a>
 80004fa:	46c0      	nop			; (mov r8, r8)
 80004fc:	41e00000 	.word	0x41e00000

08000500 <__udivmoddi4>:
 8000500:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000502:	464f      	mov	r7, r9
 8000504:	4646      	mov	r6, r8
 8000506:	46d6      	mov	lr, sl
 8000508:	b5c0      	push	{r6, r7, lr}
 800050a:	0004      	movs	r4, r0
 800050c:	b082      	sub	sp, #8
 800050e:	000d      	movs	r5, r1
 8000510:	4691      	mov	r9, r2
 8000512:	4698      	mov	r8, r3
 8000514:	428b      	cmp	r3, r1
 8000516:	d82f      	bhi.n	8000578 <__udivmoddi4+0x78>
 8000518:	d02c      	beq.n	8000574 <__udivmoddi4+0x74>
 800051a:	4641      	mov	r1, r8
 800051c:	4648      	mov	r0, r9
 800051e:	f001 fe51 	bl	80021c4 <__clzdi2>
 8000522:	0029      	movs	r1, r5
 8000524:	0006      	movs	r6, r0
 8000526:	0020      	movs	r0, r4
 8000528:	f001 fe4c 	bl	80021c4 <__clzdi2>
 800052c:	1a33      	subs	r3, r6, r0
 800052e:	469c      	mov	ip, r3
 8000530:	3b20      	subs	r3, #32
 8000532:	469a      	mov	sl, r3
 8000534:	d500      	bpl.n	8000538 <__udivmoddi4+0x38>
 8000536:	e076      	b.n	8000626 <__udivmoddi4+0x126>
 8000538:	464b      	mov	r3, r9
 800053a:	4652      	mov	r2, sl
 800053c:	4093      	lsls	r3, r2
 800053e:	001f      	movs	r7, r3
 8000540:	464b      	mov	r3, r9
 8000542:	4662      	mov	r2, ip
 8000544:	4093      	lsls	r3, r2
 8000546:	001e      	movs	r6, r3
 8000548:	42af      	cmp	r7, r5
 800054a:	d828      	bhi.n	800059e <__udivmoddi4+0x9e>
 800054c:	d025      	beq.n	800059a <__udivmoddi4+0x9a>
 800054e:	4653      	mov	r3, sl
 8000550:	1ba4      	subs	r4, r4, r6
 8000552:	41bd      	sbcs	r5, r7
 8000554:	2b00      	cmp	r3, #0
 8000556:	da00      	bge.n	800055a <__udivmoddi4+0x5a>
 8000558:	e07b      	b.n	8000652 <__udivmoddi4+0x152>
 800055a:	2200      	movs	r2, #0
 800055c:	2300      	movs	r3, #0
 800055e:	9200      	str	r2, [sp, #0]
 8000560:	9301      	str	r3, [sp, #4]
 8000562:	2301      	movs	r3, #1
 8000564:	4652      	mov	r2, sl
 8000566:	4093      	lsls	r3, r2
 8000568:	9301      	str	r3, [sp, #4]
 800056a:	2301      	movs	r3, #1
 800056c:	4662      	mov	r2, ip
 800056e:	4093      	lsls	r3, r2
 8000570:	9300      	str	r3, [sp, #0]
 8000572:	e018      	b.n	80005a6 <__udivmoddi4+0xa6>
 8000574:	4282      	cmp	r2, r0
 8000576:	d9d0      	bls.n	800051a <__udivmoddi4+0x1a>
 8000578:	2200      	movs	r2, #0
 800057a:	2300      	movs	r3, #0
 800057c:	9200      	str	r2, [sp, #0]
 800057e:	9301      	str	r3, [sp, #4]
 8000580:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8000582:	2b00      	cmp	r3, #0
 8000584:	d001      	beq.n	800058a <__udivmoddi4+0x8a>
 8000586:	601c      	str	r4, [r3, #0]
 8000588:	605d      	str	r5, [r3, #4]
 800058a:	9800      	ldr	r0, [sp, #0]
 800058c:	9901      	ldr	r1, [sp, #4]
 800058e:	b002      	add	sp, #8
 8000590:	bc1c      	pop	{r2, r3, r4}
 8000592:	4690      	mov	r8, r2
 8000594:	4699      	mov	r9, r3
 8000596:	46a2      	mov	sl, r4
 8000598:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800059a:	42a3      	cmp	r3, r4
 800059c:	d9d7      	bls.n	800054e <__udivmoddi4+0x4e>
 800059e:	2200      	movs	r2, #0
 80005a0:	2300      	movs	r3, #0
 80005a2:	9200      	str	r2, [sp, #0]
 80005a4:	9301      	str	r3, [sp, #4]
 80005a6:	4663      	mov	r3, ip
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d0e9      	beq.n	8000580 <__udivmoddi4+0x80>
 80005ac:	07fb      	lsls	r3, r7, #31
 80005ae:	4698      	mov	r8, r3
 80005b0:	4641      	mov	r1, r8
 80005b2:	0872      	lsrs	r2, r6, #1
 80005b4:	430a      	orrs	r2, r1
 80005b6:	087b      	lsrs	r3, r7, #1
 80005b8:	4666      	mov	r6, ip
 80005ba:	e00e      	b.n	80005da <__udivmoddi4+0xda>
 80005bc:	42ab      	cmp	r3, r5
 80005be:	d101      	bne.n	80005c4 <__udivmoddi4+0xc4>
 80005c0:	42a2      	cmp	r2, r4
 80005c2:	d80c      	bhi.n	80005de <__udivmoddi4+0xde>
 80005c4:	1aa4      	subs	r4, r4, r2
 80005c6:	419d      	sbcs	r5, r3
 80005c8:	2001      	movs	r0, #1
 80005ca:	1924      	adds	r4, r4, r4
 80005cc:	416d      	adcs	r5, r5
 80005ce:	2100      	movs	r1, #0
 80005d0:	3e01      	subs	r6, #1
 80005d2:	1824      	adds	r4, r4, r0
 80005d4:	414d      	adcs	r5, r1
 80005d6:	2e00      	cmp	r6, #0
 80005d8:	d006      	beq.n	80005e8 <__udivmoddi4+0xe8>
 80005da:	42ab      	cmp	r3, r5
 80005dc:	d9ee      	bls.n	80005bc <__udivmoddi4+0xbc>
 80005de:	3e01      	subs	r6, #1
 80005e0:	1924      	adds	r4, r4, r4
 80005e2:	416d      	adcs	r5, r5
 80005e4:	2e00      	cmp	r6, #0
 80005e6:	d1f8      	bne.n	80005da <__udivmoddi4+0xda>
 80005e8:	9800      	ldr	r0, [sp, #0]
 80005ea:	9901      	ldr	r1, [sp, #4]
 80005ec:	4653      	mov	r3, sl
 80005ee:	1900      	adds	r0, r0, r4
 80005f0:	4169      	adcs	r1, r5
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	db23      	blt.n	800063e <__udivmoddi4+0x13e>
 80005f6:	002b      	movs	r3, r5
 80005f8:	4652      	mov	r2, sl
 80005fa:	40d3      	lsrs	r3, r2
 80005fc:	002a      	movs	r2, r5
 80005fe:	4664      	mov	r4, ip
 8000600:	40e2      	lsrs	r2, r4
 8000602:	001c      	movs	r4, r3
 8000604:	4653      	mov	r3, sl
 8000606:	0015      	movs	r5, r2
 8000608:	2b00      	cmp	r3, #0
 800060a:	db2d      	blt.n	8000668 <__udivmoddi4+0x168>
 800060c:	0026      	movs	r6, r4
 800060e:	4657      	mov	r7, sl
 8000610:	40be      	lsls	r6, r7
 8000612:	0033      	movs	r3, r6
 8000614:	0026      	movs	r6, r4
 8000616:	4667      	mov	r7, ip
 8000618:	40be      	lsls	r6, r7
 800061a:	0032      	movs	r2, r6
 800061c:	1a80      	subs	r0, r0, r2
 800061e:	4199      	sbcs	r1, r3
 8000620:	9000      	str	r0, [sp, #0]
 8000622:	9101      	str	r1, [sp, #4]
 8000624:	e7ac      	b.n	8000580 <__udivmoddi4+0x80>
 8000626:	4662      	mov	r2, ip
 8000628:	2320      	movs	r3, #32
 800062a:	1a9b      	subs	r3, r3, r2
 800062c:	464a      	mov	r2, r9
 800062e:	40da      	lsrs	r2, r3
 8000630:	4661      	mov	r1, ip
 8000632:	0013      	movs	r3, r2
 8000634:	4642      	mov	r2, r8
 8000636:	408a      	lsls	r2, r1
 8000638:	0017      	movs	r7, r2
 800063a:	431f      	orrs	r7, r3
 800063c:	e780      	b.n	8000540 <__udivmoddi4+0x40>
 800063e:	4662      	mov	r2, ip
 8000640:	2320      	movs	r3, #32
 8000642:	1a9b      	subs	r3, r3, r2
 8000644:	002a      	movs	r2, r5
 8000646:	4666      	mov	r6, ip
 8000648:	409a      	lsls	r2, r3
 800064a:	0023      	movs	r3, r4
 800064c:	40f3      	lsrs	r3, r6
 800064e:	4313      	orrs	r3, r2
 8000650:	e7d4      	b.n	80005fc <__udivmoddi4+0xfc>
 8000652:	4662      	mov	r2, ip
 8000654:	2320      	movs	r3, #32
 8000656:	2100      	movs	r1, #0
 8000658:	1a9b      	subs	r3, r3, r2
 800065a:	2200      	movs	r2, #0
 800065c:	9100      	str	r1, [sp, #0]
 800065e:	9201      	str	r2, [sp, #4]
 8000660:	2201      	movs	r2, #1
 8000662:	40da      	lsrs	r2, r3
 8000664:	9201      	str	r2, [sp, #4]
 8000666:	e780      	b.n	800056a <__udivmoddi4+0x6a>
 8000668:	2320      	movs	r3, #32
 800066a:	4662      	mov	r2, ip
 800066c:	0026      	movs	r6, r4
 800066e:	1a9b      	subs	r3, r3, r2
 8000670:	40de      	lsrs	r6, r3
 8000672:	002f      	movs	r7, r5
 8000674:	46b0      	mov	r8, r6
 8000676:	4666      	mov	r6, ip
 8000678:	40b7      	lsls	r7, r6
 800067a:	4646      	mov	r6, r8
 800067c:	003b      	movs	r3, r7
 800067e:	4333      	orrs	r3, r6
 8000680:	e7c8      	b.n	8000614 <__udivmoddi4+0x114>
 8000682:	46c0      	nop			; (mov r8, r8)

08000684 <__aeabi_dadd>:
 8000684:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000686:	464f      	mov	r7, r9
 8000688:	4646      	mov	r6, r8
 800068a:	46d6      	mov	lr, sl
 800068c:	000c      	movs	r4, r1
 800068e:	0309      	lsls	r1, r1, #12
 8000690:	b5c0      	push	{r6, r7, lr}
 8000692:	0a49      	lsrs	r1, r1, #9
 8000694:	0f47      	lsrs	r7, r0, #29
 8000696:	005e      	lsls	r6, r3, #1
 8000698:	4339      	orrs	r1, r7
 800069a:	031f      	lsls	r7, r3, #12
 800069c:	0fdb      	lsrs	r3, r3, #31
 800069e:	469c      	mov	ip, r3
 80006a0:	0065      	lsls	r5, r4, #1
 80006a2:	0a7b      	lsrs	r3, r7, #9
 80006a4:	0f57      	lsrs	r7, r2, #29
 80006a6:	431f      	orrs	r7, r3
 80006a8:	0d6d      	lsrs	r5, r5, #21
 80006aa:	0fe4      	lsrs	r4, r4, #31
 80006ac:	0d76      	lsrs	r6, r6, #21
 80006ae:	46a1      	mov	r9, r4
 80006b0:	00c0      	lsls	r0, r0, #3
 80006b2:	46b8      	mov	r8, r7
 80006b4:	00d2      	lsls	r2, r2, #3
 80006b6:	1bab      	subs	r3, r5, r6
 80006b8:	4564      	cmp	r4, ip
 80006ba:	d07b      	beq.n	80007b4 <__aeabi_dadd+0x130>
 80006bc:	2b00      	cmp	r3, #0
 80006be:	dd5f      	ble.n	8000780 <__aeabi_dadd+0xfc>
 80006c0:	2e00      	cmp	r6, #0
 80006c2:	d000      	beq.n	80006c6 <__aeabi_dadd+0x42>
 80006c4:	e0a4      	b.n	8000810 <__aeabi_dadd+0x18c>
 80006c6:	003e      	movs	r6, r7
 80006c8:	4316      	orrs	r6, r2
 80006ca:	d100      	bne.n	80006ce <__aeabi_dadd+0x4a>
 80006cc:	e112      	b.n	80008f4 <__aeabi_dadd+0x270>
 80006ce:	1e5e      	subs	r6, r3, #1
 80006d0:	2e00      	cmp	r6, #0
 80006d2:	d000      	beq.n	80006d6 <__aeabi_dadd+0x52>
 80006d4:	e19e      	b.n	8000a14 <__aeabi_dadd+0x390>
 80006d6:	1a87      	subs	r7, r0, r2
 80006d8:	4643      	mov	r3, r8
 80006da:	42b8      	cmp	r0, r7
 80006dc:	4180      	sbcs	r0, r0
 80006de:	2501      	movs	r5, #1
 80006e0:	1ac9      	subs	r1, r1, r3
 80006e2:	4240      	negs	r0, r0
 80006e4:	1a09      	subs	r1, r1, r0
 80006e6:	020b      	lsls	r3, r1, #8
 80006e8:	d400      	bmi.n	80006ec <__aeabi_dadd+0x68>
 80006ea:	e131      	b.n	8000950 <__aeabi_dadd+0x2cc>
 80006ec:	0249      	lsls	r1, r1, #9
 80006ee:	0a4e      	lsrs	r6, r1, #9
 80006f0:	2e00      	cmp	r6, #0
 80006f2:	d100      	bne.n	80006f6 <__aeabi_dadd+0x72>
 80006f4:	e16e      	b.n	80009d4 <__aeabi_dadd+0x350>
 80006f6:	0030      	movs	r0, r6
 80006f8:	f001 fd46 	bl	8002188 <__clzsi2>
 80006fc:	0003      	movs	r3, r0
 80006fe:	3b08      	subs	r3, #8
 8000700:	2b1f      	cmp	r3, #31
 8000702:	dd00      	ble.n	8000706 <__aeabi_dadd+0x82>
 8000704:	e161      	b.n	80009ca <__aeabi_dadd+0x346>
 8000706:	2220      	movs	r2, #32
 8000708:	0039      	movs	r1, r7
 800070a:	1ad2      	subs	r2, r2, r3
 800070c:	409e      	lsls	r6, r3
 800070e:	40d1      	lsrs	r1, r2
 8000710:	409f      	lsls	r7, r3
 8000712:	430e      	orrs	r6, r1
 8000714:	429d      	cmp	r5, r3
 8000716:	dd00      	ble.n	800071a <__aeabi_dadd+0x96>
 8000718:	e151      	b.n	80009be <__aeabi_dadd+0x33a>
 800071a:	1b5d      	subs	r5, r3, r5
 800071c:	1c6b      	adds	r3, r5, #1
 800071e:	2b1f      	cmp	r3, #31
 8000720:	dd00      	ble.n	8000724 <__aeabi_dadd+0xa0>
 8000722:	e17c      	b.n	8000a1e <__aeabi_dadd+0x39a>
 8000724:	2120      	movs	r1, #32
 8000726:	1ac9      	subs	r1, r1, r3
 8000728:	003d      	movs	r5, r7
 800072a:	0030      	movs	r0, r6
 800072c:	408f      	lsls	r7, r1
 800072e:	4088      	lsls	r0, r1
 8000730:	40dd      	lsrs	r5, r3
 8000732:	1e79      	subs	r1, r7, #1
 8000734:	418f      	sbcs	r7, r1
 8000736:	0031      	movs	r1, r6
 8000738:	2207      	movs	r2, #7
 800073a:	4328      	orrs	r0, r5
 800073c:	40d9      	lsrs	r1, r3
 800073e:	2500      	movs	r5, #0
 8000740:	4307      	orrs	r7, r0
 8000742:	403a      	ands	r2, r7
 8000744:	2a00      	cmp	r2, #0
 8000746:	d009      	beq.n	800075c <__aeabi_dadd+0xd8>
 8000748:	230f      	movs	r3, #15
 800074a:	403b      	ands	r3, r7
 800074c:	2b04      	cmp	r3, #4
 800074e:	d005      	beq.n	800075c <__aeabi_dadd+0xd8>
 8000750:	1d3b      	adds	r3, r7, #4
 8000752:	42bb      	cmp	r3, r7
 8000754:	41bf      	sbcs	r7, r7
 8000756:	427f      	negs	r7, r7
 8000758:	19c9      	adds	r1, r1, r7
 800075a:	001f      	movs	r7, r3
 800075c:	020b      	lsls	r3, r1, #8
 800075e:	d400      	bmi.n	8000762 <__aeabi_dadd+0xde>
 8000760:	e226      	b.n	8000bb0 <__aeabi_dadd+0x52c>
 8000762:	1c6a      	adds	r2, r5, #1
 8000764:	4bc6      	ldr	r3, [pc, #792]	; (8000a80 <__aeabi_dadd+0x3fc>)
 8000766:	0555      	lsls	r5, r2, #21
 8000768:	0d6d      	lsrs	r5, r5, #21
 800076a:	429a      	cmp	r2, r3
 800076c:	d100      	bne.n	8000770 <__aeabi_dadd+0xec>
 800076e:	e106      	b.n	800097e <__aeabi_dadd+0x2fa>
 8000770:	4ac4      	ldr	r2, [pc, #784]	; (8000a84 <__aeabi_dadd+0x400>)
 8000772:	08ff      	lsrs	r7, r7, #3
 8000774:	400a      	ands	r2, r1
 8000776:	0753      	lsls	r3, r2, #29
 8000778:	0252      	lsls	r2, r2, #9
 800077a:	433b      	orrs	r3, r7
 800077c:	0b12      	lsrs	r2, r2, #12
 800077e:	e08e      	b.n	800089e <__aeabi_dadd+0x21a>
 8000780:	2b00      	cmp	r3, #0
 8000782:	d000      	beq.n	8000786 <__aeabi_dadd+0x102>
 8000784:	e0b8      	b.n	80008f8 <__aeabi_dadd+0x274>
 8000786:	1c6b      	adds	r3, r5, #1
 8000788:	055b      	lsls	r3, r3, #21
 800078a:	0d5b      	lsrs	r3, r3, #21
 800078c:	2b01      	cmp	r3, #1
 800078e:	dc00      	bgt.n	8000792 <__aeabi_dadd+0x10e>
 8000790:	e130      	b.n	80009f4 <__aeabi_dadd+0x370>
 8000792:	1a87      	subs	r7, r0, r2
 8000794:	4643      	mov	r3, r8
 8000796:	42b8      	cmp	r0, r7
 8000798:	41b6      	sbcs	r6, r6
 800079a:	1acb      	subs	r3, r1, r3
 800079c:	4276      	negs	r6, r6
 800079e:	1b9e      	subs	r6, r3, r6
 80007a0:	0233      	lsls	r3, r6, #8
 80007a2:	d500      	bpl.n	80007a6 <__aeabi_dadd+0x122>
 80007a4:	e14c      	b.n	8000a40 <__aeabi_dadd+0x3bc>
 80007a6:	003b      	movs	r3, r7
 80007a8:	4333      	orrs	r3, r6
 80007aa:	d1a1      	bne.n	80006f0 <__aeabi_dadd+0x6c>
 80007ac:	2200      	movs	r2, #0
 80007ae:	2400      	movs	r4, #0
 80007b0:	2500      	movs	r5, #0
 80007b2:	e070      	b.n	8000896 <__aeabi_dadd+0x212>
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	dc00      	bgt.n	80007ba <__aeabi_dadd+0x136>
 80007b8:	e0e5      	b.n	8000986 <__aeabi_dadd+0x302>
 80007ba:	2e00      	cmp	r6, #0
 80007bc:	d100      	bne.n	80007c0 <__aeabi_dadd+0x13c>
 80007be:	e083      	b.n	80008c8 <__aeabi_dadd+0x244>
 80007c0:	4eaf      	ldr	r6, [pc, #700]	; (8000a80 <__aeabi_dadd+0x3fc>)
 80007c2:	42b5      	cmp	r5, r6
 80007c4:	d060      	beq.n	8000888 <__aeabi_dadd+0x204>
 80007c6:	2680      	movs	r6, #128	; 0x80
 80007c8:	0436      	lsls	r6, r6, #16
 80007ca:	4337      	orrs	r7, r6
 80007cc:	46b8      	mov	r8, r7
 80007ce:	2b38      	cmp	r3, #56	; 0x38
 80007d0:	dc00      	bgt.n	80007d4 <__aeabi_dadd+0x150>
 80007d2:	e13e      	b.n	8000a52 <__aeabi_dadd+0x3ce>
 80007d4:	4643      	mov	r3, r8
 80007d6:	4313      	orrs	r3, r2
 80007d8:	001f      	movs	r7, r3
 80007da:	1e7a      	subs	r2, r7, #1
 80007dc:	4197      	sbcs	r7, r2
 80007de:	183f      	adds	r7, r7, r0
 80007e0:	4287      	cmp	r7, r0
 80007e2:	4180      	sbcs	r0, r0
 80007e4:	4240      	negs	r0, r0
 80007e6:	1809      	adds	r1, r1, r0
 80007e8:	020b      	lsls	r3, r1, #8
 80007ea:	d400      	bmi.n	80007ee <__aeabi_dadd+0x16a>
 80007ec:	e0b0      	b.n	8000950 <__aeabi_dadd+0x2cc>
 80007ee:	4ba4      	ldr	r3, [pc, #656]	; (8000a80 <__aeabi_dadd+0x3fc>)
 80007f0:	3501      	adds	r5, #1
 80007f2:	429d      	cmp	r5, r3
 80007f4:	d100      	bne.n	80007f8 <__aeabi_dadd+0x174>
 80007f6:	e0c3      	b.n	8000980 <__aeabi_dadd+0x2fc>
 80007f8:	4aa2      	ldr	r2, [pc, #648]	; (8000a84 <__aeabi_dadd+0x400>)
 80007fa:	087b      	lsrs	r3, r7, #1
 80007fc:	400a      	ands	r2, r1
 80007fe:	2101      	movs	r1, #1
 8000800:	400f      	ands	r7, r1
 8000802:	431f      	orrs	r7, r3
 8000804:	0851      	lsrs	r1, r2, #1
 8000806:	07d3      	lsls	r3, r2, #31
 8000808:	2207      	movs	r2, #7
 800080a:	431f      	orrs	r7, r3
 800080c:	403a      	ands	r2, r7
 800080e:	e799      	b.n	8000744 <__aeabi_dadd+0xc0>
 8000810:	4e9b      	ldr	r6, [pc, #620]	; (8000a80 <__aeabi_dadd+0x3fc>)
 8000812:	42b5      	cmp	r5, r6
 8000814:	d038      	beq.n	8000888 <__aeabi_dadd+0x204>
 8000816:	2680      	movs	r6, #128	; 0x80
 8000818:	0436      	lsls	r6, r6, #16
 800081a:	4337      	orrs	r7, r6
 800081c:	46b8      	mov	r8, r7
 800081e:	2b38      	cmp	r3, #56	; 0x38
 8000820:	dd00      	ble.n	8000824 <__aeabi_dadd+0x1a0>
 8000822:	e0dc      	b.n	80009de <__aeabi_dadd+0x35a>
 8000824:	2b1f      	cmp	r3, #31
 8000826:	dc00      	bgt.n	800082a <__aeabi_dadd+0x1a6>
 8000828:	e130      	b.n	8000a8c <__aeabi_dadd+0x408>
 800082a:	001e      	movs	r6, r3
 800082c:	4647      	mov	r7, r8
 800082e:	3e20      	subs	r6, #32
 8000830:	40f7      	lsrs	r7, r6
 8000832:	46bc      	mov	ip, r7
 8000834:	2b20      	cmp	r3, #32
 8000836:	d004      	beq.n	8000842 <__aeabi_dadd+0x1be>
 8000838:	2640      	movs	r6, #64	; 0x40
 800083a:	1af3      	subs	r3, r6, r3
 800083c:	4646      	mov	r6, r8
 800083e:	409e      	lsls	r6, r3
 8000840:	4332      	orrs	r2, r6
 8000842:	0017      	movs	r7, r2
 8000844:	4663      	mov	r3, ip
 8000846:	1e7a      	subs	r2, r7, #1
 8000848:	4197      	sbcs	r7, r2
 800084a:	431f      	orrs	r7, r3
 800084c:	e0cc      	b.n	80009e8 <__aeabi_dadd+0x364>
 800084e:	2b00      	cmp	r3, #0
 8000850:	d100      	bne.n	8000854 <__aeabi_dadd+0x1d0>
 8000852:	e204      	b.n	8000c5e <__aeabi_dadd+0x5da>
 8000854:	4643      	mov	r3, r8
 8000856:	4313      	orrs	r3, r2
 8000858:	d100      	bne.n	800085c <__aeabi_dadd+0x1d8>
 800085a:	e159      	b.n	8000b10 <__aeabi_dadd+0x48c>
 800085c:	074b      	lsls	r3, r1, #29
 800085e:	08c0      	lsrs	r0, r0, #3
 8000860:	4318      	orrs	r0, r3
 8000862:	2380      	movs	r3, #128	; 0x80
 8000864:	08c9      	lsrs	r1, r1, #3
 8000866:	031b      	lsls	r3, r3, #12
 8000868:	4219      	tst	r1, r3
 800086a:	d008      	beq.n	800087e <__aeabi_dadd+0x1fa>
 800086c:	4645      	mov	r5, r8
 800086e:	08ed      	lsrs	r5, r5, #3
 8000870:	421d      	tst	r5, r3
 8000872:	d104      	bne.n	800087e <__aeabi_dadd+0x1fa>
 8000874:	4643      	mov	r3, r8
 8000876:	08d0      	lsrs	r0, r2, #3
 8000878:	0759      	lsls	r1, r3, #29
 800087a:	4308      	orrs	r0, r1
 800087c:	0029      	movs	r1, r5
 800087e:	0f42      	lsrs	r2, r0, #29
 8000880:	00c9      	lsls	r1, r1, #3
 8000882:	4d7f      	ldr	r5, [pc, #508]	; (8000a80 <__aeabi_dadd+0x3fc>)
 8000884:	4311      	orrs	r1, r2
 8000886:	00c0      	lsls	r0, r0, #3
 8000888:	074b      	lsls	r3, r1, #29
 800088a:	08ca      	lsrs	r2, r1, #3
 800088c:	497c      	ldr	r1, [pc, #496]	; (8000a80 <__aeabi_dadd+0x3fc>)
 800088e:	08c0      	lsrs	r0, r0, #3
 8000890:	4303      	orrs	r3, r0
 8000892:	428d      	cmp	r5, r1
 8000894:	d068      	beq.n	8000968 <__aeabi_dadd+0x2e4>
 8000896:	0312      	lsls	r2, r2, #12
 8000898:	056d      	lsls	r5, r5, #21
 800089a:	0b12      	lsrs	r2, r2, #12
 800089c:	0d6d      	lsrs	r5, r5, #21
 800089e:	2100      	movs	r1, #0
 80008a0:	0312      	lsls	r2, r2, #12
 80008a2:	0018      	movs	r0, r3
 80008a4:	0b13      	lsrs	r3, r2, #12
 80008a6:	0d0a      	lsrs	r2, r1, #20
 80008a8:	0512      	lsls	r2, r2, #20
 80008aa:	431a      	orrs	r2, r3
 80008ac:	4b76      	ldr	r3, [pc, #472]	; (8000a88 <__aeabi_dadd+0x404>)
 80008ae:	052d      	lsls	r5, r5, #20
 80008b0:	4013      	ands	r3, r2
 80008b2:	432b      	orrs	r3, r5
 80008b4:	005b      	lsls	r3, r3, #1
 80008b6:	07e4      	lsls	r4, r4, #31
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	4323      	orrs	r3, r4
 80008bc:	0019      	movs	r1, r3
 80008be:	bc1c      	pop	{r2, r3, r4}
 80008c0:	4690      	mov	r8, r2
 80008c2:	4699      	mov	r9, r3
 80008c4:	46a2      	mov	sl, r4
 80008c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008c8:	003e      	movs	r6, r7
 80008ca:	4316      	orrs	r6, r2
 80008cc:	d012      	beq.n	80008f4 <__aeabi_dadd+0x270>
 80008ce:	1e5e      	subs	r6, r3, #1
 80008d0:	2e00      	cmp	r6, #0
 80008d2:	d000      	beq.n	80008d6 <__aeabi_dadd+0x252>
 80008d4:	e100      	b.n	8000ad8 <__aeabi_dadd+0x454>
 80008d6:	1887      	adds	r7, r0, r2
 80008d8:	4287      	cmp	r7, r0
 80008da:	4180      	sbcs	r0, r0
 80008dc:	4441      	add	r1, r8
 80008de:	4240      	negs	r0, r0
 80008e0:	1809      	adds	r1, r1, r0
 80008e2:	2501      	movs	r5, #1
 80008e4:	020b      	lsls	r3, r1, #8
 80008e6:	d533      	bpl.n	8000950 <__aeabi_dadd+0x2cc>
 80008e8:	2502      	movs	r5, #2
 80008ea:	e785      	b.n	80007f8 <__aeabi_dadd+0x174>
 80008ec:	4664      	mov	r4, ip
 80008ee:	0033      	movs	r3, r6
 80008f0:	4641      	mov	r1, r8
 80008f2:	0010      	movs	r0, r2
 80008f4:	001d      	movs	r5, r3
 80008f6:	e7c7      	b.n	8000888 <__aeabi_dadd+0x204>
 80008f8:	2d00      	cmp	r5, #0
 80008fa:	d000      	beq.n	80008fe <__aeabi_dadd+0x27a>
 80008fc:	e0da      	b.n	8000ab4 <__aeabi_dadd+0x430>
 80008fe:	000c      	movs	r4, r1
 8000900:	4304      	orrs	r4, r0
 8000902:	d0f3      	beq.n	80008ec <__aeabi_dadd+0x268>
 8000904:	1c5c      	adds	r4, r3, #1
 8000906:	d100      	bne.n	800090a <__aeabi_dadd+0x286>
 8000908:	e19f      	b.n	8000c4a <__aeabi_dadd+0x5c6>
 800090a:	4c5d      	ldr	r4, [pc, #372]	; (8000a80 <__aeabi_dadd+0x3fc>)
 800090c:	42a6      	cmp	r6, r4
 800090e:	d100      	bne.n	8000912 <__aeabi_dadd+0x28e>
 8000910:	e12f      	b.n	8000b72 <__aeabi_dadd+0x4ee>
 8000912:	43db      	mvns	r3, r3
 8000914:	2b38      	cmp	r3, #56	; 0x38
 8000916:	dd00      	ble.n	800091a <__aeabi_dadd+0x296>
 8000918:	e166      	b.n	8000be8 <__aeabi_dadd+0x564>
 800091a:	2b1f      	cmp	r3, #31
 800091c:	dd00      	ble.n	8000920 <__aeabi_dadd+0x29c>
 800091e:	e183      	b.n	8000c28 <__aeabi_dadd+0x5a4>
 8000920:	2420      	movs	r4, #32
 8000922:	0005      	movs	r5, r0
 8000924:	1ae4      	subs	r4, r4, r3
 8000926:	000f      	movs	r7, r1
 8000928:	40dd      	lsrs	r5, r3
 800092a:	40d9      	lsrs	r1, r3
 800092c:	40a0      	lsls	r0, r4
 800092e:	4643      	mov	r3, r8
 8000930:	40a7      	lsls	r7, r4
 8000932:	1a5b      	subs	r3, r3, r1
 8000934:	1e44      	subs	r4, r0, #1
 8000936:	41a0      	sbcs	r0, r4
 8000938:	4698      	mov	r8, r3
 800093a:	432f      	orrs	r7, r5
 800093c:	4338      	orrs	r0, r7
 800093e:	1a17      	subs	r7, r2, r0
 8000940:	42ba      	cmp	r2, r7
 8000942:	4192      	sbcs	r2, r2
 8000944:	4643      	mov	r3, r8
 8000946:	4252      	negs	r2, r2
 8000948:	1a99      	subs	r1, r3, r2
 800094a:	4664      	mov	r4, ip
 800094c:	0035      	movs	r5, r6
 800094e:	e6ca      	b.n	80006e6 <__aeabi_dadd+0x62>
 8000950:	2207      	movs	r2, #7
 8000952:	403a      	ands	r2, r7
 8000954:	2a00      	cmp	r2, #0
 8000956:	d000      	beq.n	800095a <__aeabi_dadd+0x2d6>
 8000958:	e6f6      	b.n	8000748 <__aeabi_dadd+0xc4>
 800095a:	074b      	lsls	r3, r1, #29
 800095c:	08ca      	lsrs	r2, r1, #3
 800095e:	4948      	ldr	r1, [pc, #288]	; (8000a80 <__aeabi_dadd+0x3fc>)
 8000960:	08ff      	lsrs	r7, r7, #3
 8000962:	433b      	orrs	r3, r7
 8000964:	428d      	cmp	r5, r1
 8000966:	d196      	bne.n	8000896 <__aeabi_dadd+0x212>
 8000968:	0019      	movs	r1, r3
 800096a:	4311      	orrs	r1, r2
 800096c:	d100      	bne.n	8000970 <__aeabi_dadd+0x2ec>
 800096e:	e19e      	b.n	8000cae <__aeabi_dadd+0x62a>
 8000970:	2180      	movs	r1, #128	; 0x80
 8000972:	0309      	lsls	r1, r1, #12
 8000974:	430a      	orrs	r2, r1
 8000976:	0312      	lsls	r2, r2, #12
 8000978:	0b12      	lsrs	r2, r2, #12
 800097a:	4d41      	ldr	r5, [pc, #260]	; (8000a80 <__aeabi_dadd+0x3fc>)
 800097c:	e78f      	b.n	800089e <__aeabi_dadd+0x21a>
 800097e:	0015      	movs	r5, r2
 8000980:	2200      	movs	r2, #0
 8000982:	2300      	movs	r3, #0
 8000984:	e78b      	b.n	800089e <__aeabi_dadd+0x21a>
 8000986:	2b00      	cmp	r3, #0
 8000988:	d000      	beq.n	800098c <__aeabi_dadd+0x308>
 800098a:	e0c7      	b.n	8000b1c <__aeabi_dadd+0x498>
 800098c:	1c6b      	adds	r3, r5, #1
 800098e:	055f      	lsls	r7, r3, #21
 8000990:	0d7f      	lsrs	r7, r7, #21
 8000992:	2f01      	cmp	r7, #1
 8000994:	dc00      	bgt.n	8000998 <__aeabi_dadd+0x314>
 8000996:	e0f1      	b.n	8000b7c <__aeabi_dadd+0x4f8>
 8000998:	4d39      	ldr	r5, [pc, #228]	; (8000a80 <__aeabi_dadd+0x3fc>)
 800099a:	42ab      	cmp	r3, r5
 800099c:	d100      	bne.n	80009a0 <__aeabi_dadd+0x31c>
 800099e:	e0b9      	b.n	8000b14 <__aeabi_dadd+0x490>
 80009a0:	1885      	adds	r5, r0, r2
 80009a2:	000a      	movs	r2, r1
 80009a4:	4285      	cmp	r5, r0
 80009a6:	4189      	sbcs	r1, r1
 80009a8:	4442      	add	r2, r8
 80009aa:	4249      	negs	r1, r1
 80009ac:	1851      	adds	r1, r2, r1
 80009ae:	2207      	movs	r2, #7
 80009b0:	07cf      	lsls	r7, r1, #31
 80009b2:	086d      	lsrs	r5, r5, #1
 80009b4:	432f      	orrs	r7, r5
 80009b6:	0849      	lsrs	r1, r1, #1
 80009b8:	403a      	ands	r2, r7
 80009ba:	001d      	movs	r5, r3
 80009bc:	e6c2      	b.n	8000744 <__aeabi_dadd+0xc0>
 80009be:	2207      	movs	r2, #7
 80009c0:	4930      	ldr	r1, [pc, #192]	; (8000a84 <__aeabi_dadd+0x400>)
 80009c2:	1aed      	subs	r5, r5, r3
 80009c4:	4031      	ands	r1, r6
 80009c6:	403a      	ands	r2, r7
 80009c8:	e6bc      	b.n	8000744 <__aeabi_dadd+0xc0>
 80009ca:	003e      	movs	r6, r7
 80009cc:	3828      	subs	r0, #40	; 0x28
 80009ce:	4086      	lsls	r6, r0
 80009d0:	2700      	movs	r7, #0
 80009d2:	e69f      	b.n	8000714 <__aeabi_dadd+0x90>
 80009d4:	0038      	movs	r0, r7
 80009d6:	f001 fbd7 	bl	8002188 <__clzsi2>
 80009da:	3020      	adds	r0, #32
 80009dc:	e68e      	b.n	80006fc <__aeabi_dadd+0x78>
 80009de:	4643      	mov	r3, r8
 80009e0:	4313      	orrs	r3, r2
 80009e2:	001f      	movs	r7, r3
 80009e4:	1e7a      	subs	r2, r7, #1
 80009e6:	4197      	sbcs	r7, r2
 80009e8:	1bc7      	subs	r7, r0, r7
 80009ea:	42b8      	cmp	r0, r7
 80009ec:	4180      	sbcs	r0, r0
 80009ee:	4240      	negs	r0, r0
 80009f0:	1a09      	subs	r1, r1, r0
 80009f2:	e678      	b.n	80006e6 <__aeabi_dadd+0x62>
 80009f4:	000e      	movs	r6, r1
 80009f6:	003b      	movs	r3, r7
 80009f8:	4306      	orrs	r6, r0
 80009fa:	4313      	orrs	r3, r2
 80009fc:	2d00      	cmp	r5, #0
 80009fe:	d161      	bne.n	8000ac4 <__aeabi_dadd+0x440>
 8000a00:	2e00      	cmp	r6, #0
 8000a02:	d000      	beq.n	8000a06 <__aeabi_dadd+0x382>
 8000a04:	e0f4      	b.n	8000bf0 <__aeabi_dadd+0x56c>
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d100      	bne.n	8000a0c <__aeabi_dadd+0x388>
 8000a0a:	e11b      	b.n	8000c44 <__aeabi_dadd+0x5c0>
 8000a0c:	4664      	mov	r4, ip
 8000a0e:	0039      	movs	r1, r7
 8000a10:	0010      	movs	r0, r2
 8000a12:	e739      	b.n	8000888 <__aeabi_dadd+0x204>
 8000a14:	4f1a      	ldr	r7, [pc, #104]	; (8000a80 <__aeabi_dadd+0x3fc>)
 8000a16:	42bb      	cmp	r3, r7
 8000a18:	d07a      	beq.n	8000b10 <__aeabi_dadd+0x48c>
 8000a1a:	0033      	movs	r3, r6
 8000a1c:	e6ff      	b.n	800081e <__aeabi_dadd+0x19a>
 8000a1e:	0030      	movs	r0, r6
 8000a20:	3d1f      	subs	r5, #31
 8000a22:	40e8      	lsrs	r0, r5
 8000a24:	2b20      	cmp	r3, #32
 8000a26:	d003      	beq.n	8000a30 <__aeabi_dadd+0x3ac>
 8000a28:	2140      	movs	r1, #64	; 0x40
 8000a2a:	1acb      	subs	r3, r1, r3
 8000a2c:	409e      	lsls	r6, r3
 8000a2e:	4337      	orrs	r7, r6
 8000a30:	1e7b      	subs	r3, r7, #1
 8000a32:	419f      	sbcs	r7, r3
 8000a34:	2207      	movs	r2, #7
 8000a36:	4307      	orrs	r7, r0
 8000a38:	403a      	ands	r2, r7
 8000a3a:	2100      	movs	r1, #0
 8000a3c:	2500      	movs	r5, #0
 8000a3e:	e789      	b.n	8000954 <__aeabi_dadd+0x2d0>
 8000a40:	1a17      	subs	r7, r2, r0
 8000a42:	4643      	mov	r3, r8
 8000a44:	42ba      	cmp	r2, r7
 8000a46:	41b6      	sbcs	r6, r6
 8000a48:	1a59      	subs	r1, r3, r1
 8000a4a:	4276      	negs	r6, r6
 8000a4c:	1b8e      	subs	r6, r1, r6
 8000a4e:	4664      	mov	r4, ip
 8000a50:	e64e      	b.n	80006f0 <__aeabi_dadd+0x6c>
 8000a52:	2b1f      	cmp	r3, #31
 8000a54:	dd00      	ble.n	8000a58 <__aeabi_dadd+0x3d4>
 8000a56:	e0ad      	b.n	8000bb4 <__aeabi_dadd+0x530>
 8000a58:	2620      	movs	r6, #32
 8000a5a:	4647      	mov	r7, r8
 8000a5c:	1af6      	subs	r6, r6, r3
 8000a5e:	40b7      	lsls	r7, r6
 8000a60:	46b9      	mov	r9, r7
 8000a62:	0017      	movs	r7, r2
 8000a64:	46b2      	mov	sl, r6
 8000a66:	40df      	lsrs	r7, r3
 8000a68:	464e      	mov	r6, r9
 8000a6a:	433e      	orrs	r6, r7
 8000a6c:	0037      	movs	r7, r6
 8000a6e:	4656      	mov	r6, sl
 8000a70:	40b2      	lsls	r2, r6
 8000a72:	1e56      	subs	r6, r2, #1
 8000a74:	41b2      	sbcs	r2, r6
 8000a76:	4317      	orrs	r7, r2
 8000a78:	4642      	mov	r2, r8
 8000a7a:	40da      	lsrs	r2, r3
 8000a7c:	1889      	adds	r1, r1, r2
 8000a7e:	e6ae      	b.n	80007de <__aeabi_dadd+0x15a>
 8000a80:	000007ff 	.word	0x000007ff
 8000a84:	ff7fffff 	.word	0xff7fffff
 8000a88:	800fffff 	.word	0x800fffff
 8000a8c:	2620      	movs	r6, #32
 8000a8e:	4647      	mov	r7, r8
 8000a90:	1af6      	subs	r6, r6, r3
 8000a92:	40b7      	lsls	r7, r6
 8000a94:	46b9      	mov	r9, r7
 8000a96:	0017      	movs	r7, r2
 8000a98:	46b2      	mov	sl, r6
 8000a9a:	40df      	lsrs	r7, r3
 8000a9c:	464e      	mov	r6, r9
 8000a9e:	433e      	orrs	r6, r7
 8000aa0:	0037      	movs	r7, r6
 8000aa2:	4656      	mov	r6, sl
 8000aa4:	40b2      	lsls	r2, r6
 8000aa6:	1e56      	subs	r6, r2, #1
 8000aa8:	41b2      	sbcs	r2, r6
 8000aaa:	4317      	orrs	r7, r2
 8000aac:	4642      	mov	r2, r8
 8000aae:	40da      	lsrs	r2, r3
 8000ab0:	1a89      	subs	r1, r1, r2
 8000ab2:	e799      	b.n	80009e8 <__aeabi_dadd+0x364>
 8000ab4:	4c7f      	ldr	r4, [pc, #508]	; (8000cb4 <__aeabi_dadd+0x630>)
 8000ab6:	42a6      	cmp	r6, r4
 8000ab8:	d05b      	beq.n	8000b72 <__aeabi_dadd+0x4ee>
 8000aba:	2480      	movs	r4, #128	; 0x80
 8000abc:	0424      	lsls	r4, r4, #16
 8000abe:	425b      	negs	r3, r3
 8000ac0:	4321      	orrs	r1, r4
 8000ac2:	e727      	b.n	8000914 <__aeabi_dadd+0x290>
 8000ac4:	2e00      	cmp	r6, #0
 8000ac6:	d10c      	bne.n	8000ae2 <__aeabi_dadd+0x45e>
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d100      	bne.n	8000ace <__aeabi_dadd+0x44a>
 8000acc:	e0cb      	b.n	8000c66 <__aeabi_dadd+0x5e2>
 8000ace:	4664      	mov	r4, ip
 8000ad0:	0039      	movs	r1, r7
 8000ad2:	0010      	movs	r0, r2
 8000ad4:	4d77      	ldr	r5, [pc, #476]	; (8000cb4 <__aeabi_dadd+0x630>)
 8000ad6:	e6d7      	b.n	8000888 <__aeabi_dadd+0x204>
 8000ad8:	4f76      	ldr	r7, [pc, #472]	; (8000cb4 <__aeabi_dadd+0x630>)
 8000ada:	42bb      	cmp	r3, r7
 8000adc:	d018      	beq.n	8000b10 <__aeabi_dadd+0x48c>
 8000ade:	0033      	movs	r3, r6
 8000ae0:	e675      	b.n	80007ce <__aeabi_dadd+0x14a>
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d014      	beq.n	8000b10 <__aeabi_dadd+0x48c>
 8000ae6:	074b      	lsls	r3, r1, #29
 8000ae8:	08c0      	lsrs	r0, r0, #3
 8000aea:	4318      	orrs	r0, r3
 8000aec:	2380      	movs	r3, #128	; 0x80
 8000aee:	08c9      	lsrs	r1, r1, #3
 8000af0:	031b      	lsls	r3, r3, #12
 8000af2:	4219      	tst	r1, r3
 8000af4:	d007      	beq.n	8000b06 <__aeabi_dadd+0x482>
 8000af6:	08fc      	lsrs	r4, r7, #3
 8000af8:	421c      	tst	r4, r3
 8000afa:	d104      	bne.n	8000b06 <__aeabi_dadd+0x482>
 8000afc:	0779      	lsls	r1, r7, #29
 8000afe:	08d0      	lsrs	r0, r2, #3
 8000b00:	4308      	orrs	r0, r1
 8000b02:	46e1      	mov	r9, ip
 8000b04:	0021      	movs	r1, r4
 8000b06:	464c      	mov	r4, r9
 8000b08:	0f42      	lsrs	r2, r0, #29
 8000b0a:	00c9      	lsls	r1, r1, #3
 8000b0c:	4311      	orrs	r1, r2
 8000b0e:	00c0      	lsls	r0, r0, #3
 8000b10:	4d68      	ldr	r5, [pc, #416]	; (8000cb4 <__aeabi_dadd+0x630>)
 8000b12:	e6b9      	b.n	8000888 <__aeabi_dadd+0x204>
 8000b14:	001d      	movs	r5, r3
 8000b16:	2200      	movs	r2, #0
 8000b18:	2300      	movs	r3, #0
 8000b1a:	e6c0      	b.n	800089e <__aeabi_dadd+0x21a>
 8000b1c:	2d00      	cmp	r5, #0
 8000b1e:	d15b      	bne.n	8000bd8 <__aeabi_dadd+0x554>
 8000b20:	000d      	movs	r5, r1
 8000b22:	4305      	orrs	r5, r0
 8000b24:	d100      	bne.n	8000b28 <__aeabi_dadd+0x4a4>
 8000b26:	e6e2      	b.n	80008ee <__aeabi_dadd+0x26a>
 8000b28:	1c5d      	adds	r5, r3, #1
 8000b2a:	d100      	bne.n	8000b2e <__aeabi_dadd+0x4aa>
 8000b2c:	e0b0      	b.n	8000c90 <__aeabi_dadd+0x60c>
 8000b2e:	4d61      	ldr	r5, [pc, #388]	; (8000cb4 <__aeabi_dadd+0x630>)
 8000b30:	42ae      	cmp	r6, r5
 8000b32:	d01f      	beq.n	8000b74 <__aeabi_dadd+0x4f0>
 8000b34:	43db      	mvns	r3, r3
 8000b36:	2b38      	cmp	r3, #56	; 0x38
 8000b38:	dc71      	bgt.n	8000c1e <__aeabi_dadd+0x59a>
 8000b3a:	2b1f      	cmp	r3, #31
 8000b3c:	dd00      	ble.n	8000b40 <__aeabi_dadd+0x4bc>
 8000b3e:	e096      	b.n	8000c6e <__aeabi_dadd+0x5ea>
 8000b40:	2520      	movs	r5, #32
 8000b42:	000f      	movs	r7, r1
 8000b44:	1aed      	subs	r5, r5, r3
 8000b46:	40af      	lsls	r7, r5
 8000b48:	46b9      	mov	r9, r7
 8000b4a:	0007      	movs	r7, r0
 8000b4c:	46aa      	mov	sl, r5
 8000b4e:	40df      	lsrs	r7, r3
 8000b50:	464d      	mov	r5, r9
 8000b52:	433d      	orrs	r5, r7
 8000b54:	002f      	movs	r7, r5
 8000b56:	4655      	mov	r5, sl
 8000b58:	40a8      	lsls	r0, r5
 8000b5a:	40d9      	lsrs	r1, r3
 8000b5c:	1e45      	subs	r5, r0, #1
 8000b5e:	41a8      	sbcs	r0, r5
 8000b60:	4488      	add	r8, r1
 8000b62:	4307      	orrs	r7, r0
 8000b64:	18bf      	adds	r7, r7, r2
 8000b66:	4297      	cmp	r7, r2
 8000b68:	4192      	sbcs	r2, r2
 8000b6a:	4251      	negs	r1, r2
 8000b6c:	4441      	add	r1, r8
 8000b6e:	0035      	movs	r5, r6
 8000b70:	e63a      	b.n	80007e8 <__aeabi_dadd+0x164>
 8000b72:	4664      	mov	r4, ip
 8000b74:	0035      	movs	r5, r6
 8000b76:	4641      	mov	r1, r8
 8000b78:	0010      	movs	r0, r2
 8000b7a:	e685      	b.n	8000888 <__aeabi_dadd+0x204>
 8000b7c:	000b      	movs	r3, r1
 8000b7e:	4303      	orrs	r3, r0
 8000b80:	2d00      	cmp	r5, #0
 8000b82:	d000      	beq.n	8000b86 <__aeabi_dadd+0x502>
 8000b84:	e663      	b.n	800084e <__aeabi_dadd+0x1ca>
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d0f5      	beq.n	8000b76 <__aeabi_dadd+0x4f2>
 8000b8a:	4643      	mov	r3, r8
 8000b8c:	4313      	orrs	r3, r2
 8000b8e:	d100      	bne.n	8000b92 <__aeabi_dadd+0x50e>
 8000b90:	e67a      	b.n	8000888 <__aeabi_dadd+0x204>
 8000b92:	1887      	adds	r7, r0, r2
 8000b94:	4287      	cmp	r7, r0
 8000b96:	4180      	sbcs	r0, r0
 8000b98:	2207      	movs	r2, #7
 8000b9a:	4441      	add	r1, r8
 8000b9c:	4240      	negs	r0, r0
 8000b9e:	1809      	adds	r1, r1, r0
 8000ba0:	403a      	ands	r2, r7
 8000ba2:	020b      	lsls	r3, r1, #8
 8000ba4:	d400      	bmi.n	8000ba8 <__aeabi_dadd+0x524>
 8000ba6:	e6d5      	b.n	8000954 <__aeabi_dadd+0x2d0>
 8000ba8:	4b43      	ldr	r3, [pc, #268]	; (8000cb8 <__aeabi_dadd+0x634>)
 8000baa:	3501      	adds	r5, #1
 8000bac:	4019      	ands	r1, r3
 8000bae:	e5c9      	b.n	8000744 <__aeabi_dadd+0xc0>
 8000bb0:	0038      	movs	r0, r7
 8000bb2:	e669      	b.n	8000888 <__aeabi_dadd+0x204>
 8000bb4:	001e      	movs	r6, r3
 8000bb6:	4647      	mov	r7, r8
 8000bb8:	3e20      	subs	r6, #32
 8000bba:	40f7      	lsrs	r7, r6
 8000bbc:	46bc      	mov	ip, r7
 8000bbe:	2b20      	cmp	r3, #32
 8000bc0:	d004      	beq.n	8000bcc <__aeabi_dadd+0x548>
 8000bc2:	2640      	movs	r6, #64	; 0x40
 8000bc4:	1af3      	subs	r3, r6, r3
 8000bc6:	4646      	mov	r6, r8
 8000bc8:	409e      	lsls	r6, r3
 8000bca:	4332      	orrs	r2, r6
 8000bcc:	0017      	movs	r7, r2
 8000bce:	4663      	mov	r3, ip
 8000bd0:	1e7a      	subs	r2, r7, #1
 8000bd2:	4197      	sbcs	r7, r2
 8000bd4:	431f      	orrs	r7, r3
 8000bd6:	e602      	b.n	80007de <__aeabi_dadd+0x15a>
 8000bd8:	4d36      	ldr	r5, [pc, #216]	; (8000cb4 <__aeabi_dadd+0x630>)
 8000bda:	42ae      	cmp	r6, r5
 8000bdc:	d0ca      	beq.n	8000b74 <__aeabi_dadd+0x4f0>
 8000bde:	2580      	movs	r5, #128	; 0x80
 8000be0:	042d      	lsls	r5, r5, #16
 8000be2:	425b      	negs	r3, r3
 8000be4:	4329      	orrs	r1, r5
 8000be6:	e7a6      	b.n	8000b36 <__aeabi_dadd+0x4b2>
 8000be8:	4308      	orrs	r0, r1
 8000bea:	1e41      	subs	r1, r0, #1
 8000bec:	4188      	sbcs	r0, r1
 8000bee:	e6a6      	b.n	800093e <__aeabi_dadd+0x2ba>
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d100      	bne.n	8000bf6 <__aeabi_dadd+0x572>
 8000bf4:	e648      	b.n	8000888 <__aeabi_dadd+0x204>
 8000bf6:	1a87      	subs	r7, r0, r2
 8000bf8:	4643      	mov	r3, r8
 8000bfa:	42b8      	cmp	r0, r7
 8000bfc:	41b6      	sbcs	r6, r6
 8000bfe:	1acb      	subs	r3, r1, r3
 8000c00:	4276      	negs	r6, r6
 8000c02:	1b9e      	subs	r6, r3, r6
 8000c04:	0233      	lsls	r3, r6, #8
 8000c06:	d54b      	bpl.n	8000ca0 <__aeabi_dadd+0x61c>
 8000c08:	1a17      	subs	r7, r2, r0
 8000c0a:	4643      	mov	r3, r8
 8000c0c:	42ba      	cmp	r2, r7
 8000c0e:	4192      	sbcs	r2, r2
 8000c10:	1a59      	subs	r1, r3, r1
 8000c12:	4252      	negs	r2, r2
 8000c14:	1a89      	subs	r1, r1, r2
 8000c16:	2207      	movs	r2, #7
 8000c18:	4664      	mov	r4, ip
 8000c1a:	403a      	ands	r2, r7
 8000c1c:	e592      	b.n	8000744 <__aeabi_dadd+0xc0>
 8000c1e:	4301      	orrs	r1, r0
 8000c20:	000f      	movs	r7, r1
 8000c22:	1e79      	subs	r1, r7, #1
 8000c24:	418f      	sbcs	r7, r1
 8000c26:	e79d      	b.n	8000b64 <__aeabi_dadd+0x4e0>
 8000c28:	001c      	movs	r4, r3
 8000c2a:	000f      	movs	r7, r1
 8000c2c:	3c20      	subs	r4, #32
 8000c2e:	40e7      	lsrs	r7, r4
 8000c30:	2b20      	cmp	r3, #32
 8000c32:	d003      	beq.n	8000c3c <__aeabi_dadd+0x5b8>
 8000c34:	2440      	movs	r4, #64	; 0x40
 8000c36:	1ae3      	subs	r3, r4, r3
 8000c38:	4099      	lsls	r1, r3
 8000c3a:	4308      	orrs	r0, r1
 8000c3c:	1e41      	subs	r1, r0, #1
 8000c3e:	4188      	sbcs	r0, r1
 8000c40:	4338      	orrs	r0, r7
 8000c42:	e67c      	b.n	800093e <__aeabi_dadd+0x2ba>
 8000c44:	2200      	movs	r2, #0
 8000c46:	2400      	movs	r4, #0
 8000c48:	e625      	b.n	8000896 <__aeabi_dadd+0x212>
 8000c4a:	1a17      	subs	r7, r2, r0
 8000c4c:	4643      	mov	r3, r8
 8000c4e:	42ba      	cmp	r2, r7
 8000c50:	4192      	sbcs	r2, r2
 8000c52:	1a59      	subs	r1, r3, r1
 8000c54:	4252      	negs	r2, r2
 8000c56:	1a89      	subs	r1, r1, r2
 8000c58:	4664      	mov	r4, ip
 8000c5a:	0035      	movs	r5, r6
 8000c5c:	e543      	b.n	80006e6 <__aeabi_dadd+0x62>
 8000c5e:	4641      	mov	r1, r8
 8000c60:	0010      	movs	r0, r2
 8000c62:	4d14      	ldr	r5, [pc, #80]	; (8000cb4 <__aeabi_dadd+0x630>)
 8000c64:	e610      	b.n	8000888 <__aeabi_dadd+0x204>
 8000c66:	2280      	movs	r2, #128	; 0x80
 8000c68:	2400      	movs	r4, #0
 8000c6a:	0312      	lsls	r2, r2, #12
 8000c6c:	e680      	b.n	8000970 <__aeabi_dadd+0x2ec>
 8000c6e:	001d      	movs	r5, r3
 8000c70:	000f      	movs	r7, r1
 8000c72:	3d20      	subs	r5, #32
 8000c74:	40ef      	lsrs	r7, r5
 8000c76:	46bc      	mov	ip, r7
 8000c78:	2b20      	cmp	r3, #32
 8000c7a:	d003      	beq.n	8000c84 <__aeabi_dadd+0x600>
 8000c7c:	2540      	movs	r5, #64	; 0x40
 8000c7e:	1aeb      	subs	r3, r5, r3
 8000c80:	4099      	lsls	r1, r3
 8000c82:	4308      	orrs	r0, r1
 8000c84:	0007      	movs	r7, r0
 8000c86:	4663      	mov	r3, ip
 8000c88:	1e78      	subs	r0, r7, #1
 8000c8a:	4187      	sbcs	r7, r0
 8000c8c:	431f      	orrs	r7, r3
 8000c8e:	e769      	b.n	8000b64 <__aeabi_dadd+0x4e0>
 8000c90:	1887      	adds	r7, r0, r2
 8000c92:	4297      	cmp	r7, r2
 8000c94:	419b      	sbcs	r3, r3
 8000c96:	4441      	add	r1, r8
 8000c98:	425b      	negs	r3, r3
 8000c9a:	18c9      	adds	r1, r1, r3
 8000c9c:	0035      	movs	r5, r6
 8000c9e:	e5a3      	b.n	80007e8 <__aeabi_dadd+0x164>
 8000ca0:	003b      	movs	r3, r7
 8000ca2:	4333      	orrs	r3, r6
 8000ca4:	d0ce      	beq.n	8000c44 <__aeabi_dadd+0x5c0>
 8000ca6:	2207      	movs	r2, #7
 8000ca8:	0031      	movs	r1, r6
 8000caa:	403a      	ands	r2, r7
 8000cac:	e652      	b.n	8000954 <__aeabi_dadd+0x2d0>
 8000cae:	2300      	movs	r3, #0
 8000cb0:	001a      	movs	r2, r3
 8000cb2:	e5f4      	b.n	800089e <__aeabi_dadd+0x21a>
 8000cb4:	000007ff 	.word	0x000007ff
 8000cb8:	ff7fffff 	.word	0xff7fffff

08000cbc <__aeabi_ddiv>:
 8000cbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000cbe:	4657      	mov	r7, sl
 8000cc0:	46de      	mov	lr, fp
 8000cc2:	464e      	mov	r6, r9
 8000cc4:	4645      	mov	r5, r8
 8000cc6:	b5e0      	push	{r5, r6, r7, lr}
 8000cc8:	4683      	mov	fp, r0
 8000cca:	0007      	movs	r7, r0
 8000ccc:	030e      	lsls	r6, r1, #12
 8000cce:	0048      	lsls	r0, r1, #1
 8000cd0:	b085      	sub	sp, #20
 8000cd2:	4692      	mov	sl, r2
 8000cd4:	001c      	movs	r4, r3
 8000cd6:	0b36      	lsrs	r6, r6, #12
 8000cd8:	0d40      	lsrs	r0, r0, #21
 8000cda:	0fcd      	lsrs	r5, r1, #31
 8000cdc:	2800      	cmp	r0, #0
 8000cde:	d100      	bne.n	8000ce2 <__aeabi_ddiv+0x26>
 8000ce0:	e09d      	b.n	8000e1e <__aeabi_ddiv+0x162>
 8000ce2:	4b95      	ldr	r3, [pc, #596]	; (8000f38 <__aeabi_ddiv+0x27c>)
 8000ce4:	4298      	cmp	r0, r3
 8000ce6:	d039      	beq.n	8000d5c <__aeabi_ddiv+0xa0>
 8000ce8:	2380      	movs	r3, #128	; 0x80
 8000cea:	00f6      	lsls	r6, r6, #3
 8000cec:	041b      	lsls	r3, r3, #16
 8000cee:	431e      	orrs	r6, r3
 8000cf0:	4a92      	ldr	r2, [pc, #584]	; (8000f3c <__aeabi_ddiv+0x280>)
 8000cf2:	0f7b      	lsrs	r3, r7, #29
 8000cf4:	4333      	orrs	r3, r6
 8000cf6:	4699      	mov	r9, r3
 8000cf8:	4694      	mov	ip, r2
 8000cfa:	0003      	movs	r3, r0
 8000cfc:	4463      	add	r3, ip
 8000cfe:	9300      	str	r3, [sp, #0]
 8000d00:	2300      	movs	r3, #0
 8000d02:	2600      	movs	r6, #0
 8000d04:	00ff      	lsls	r7, r7, #3
 8000d06:	9302      	str	r3, [sp, #8]
 8000d08:	0323      	lsls	r3, r4, #12
 8000d0a:	0b1b      	lsrs	r3, r3, #12
 8000d0c:	4698      	mov	r8, r3
 8000d0e:	0063      	lsls	r3, r4, #1
 8000d10:	0fe4      	lsrs	r4, r4, #31
 8000d12:	4652      	mov	r2, sl
 8000d14:	0d5b      	lsrs	r3, r3, #21
 8000d16:	9401      	str	r4, [sp, #4]
 8000d18:	d100      	bne.n	8000d1c <__aeabi_ddiv+0x60>
 8000d1a:	e0b3      	b.n	8000e84 <__aeabi_ddiv+0x1c8>
 8000d1c:	4986      	ldr	r1, [pc, #536]	; (8000f38 <__aeabi_ddiv+0x27c>)
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d100      	bne.n	8000d24 <__aeabi_ddiv+0x68>
 8000d22:	e09e      	b.n	8000e62 <__aeabi_ddiv+0x1a6>
 8000d24:	4642      	mov	r2, r8
 8000d26:	00d1      	lsls	r1, r2, #3
 8000d28:	2280      	movs	r2, #128	; 0x80
 8000d2a:	0412      	lsls	r2, r2, #16
 8000d2c:	430a      	orrs	r2, r1
 8000d2e:	4651      	mov	r1, sl
 8000d30:	0f49      	lsrs	r1, r1, #29
 8000d32:	4311      	orrs	r1, r2
 8000d34:	468b      	mov	fp, r1
 8000d36:	4981      	ldr	r1, [pc, #516]	; (8000f3c <__aeabi_ddiv+0x280>)
 8000d38:	4652      	mov	r2, sl
 8000d3a:	468c      	mov	ip, r1
 8000d3c:	9900      	ldr	r1, [sp, #0]
 8000d3e:	4463      	add	r3, ip
 8000d40:	1acb      	subs	r3, r1, r3
 8000d42:	2100      	movs	r1, #0
 8000d44:	00d2      	lsls	r2, r2, #3
 8000d46:	9300      	str	r3, [sp, #0]
 8000d48:	002b      	movs	r3, r5
 8000d4a:	4063      	eors	r3, r4
 8000d4c:	469a      	mov	sl, r3
 8000d4e:	2e0f      	cmp	r6, #15
 8000d50:	d900      	bls.n	8000d54 <__aeabi_ddiv+0x98>
 8000d52:	e105      	b.n	8000f60 <__aeabi_ddiv+0x2a4>
 8000d54:	4b7a      	ldr	r3, [pc, #488]	; (8000f40 <__aeabi_ddiv+0x284>)
 8000d56:	00b6      	lsls	r6, r6, #2
 8000d58:	599b      	ldr	r3, [r3, r6]
 8000d5a:	469f      	mov	pc, r3
 8000d5c:	465b      	mov	r3, fp
 8000d5e:	4333      	orrs	r3, r6
 8000d60:	4699      	mov	r9, r3
 8000d62:	d000      	beq.n	8000d66 <__aeabi_ddiv+0xaa>
 8000d64:	e0b8      	b.n	8000ed8 <__aeabi_ddiv+0x21c>
 8000d66:	2302      	movs	r3, #2
 8000d68:	2608      	movs	r6, #8
 8000d6a:	2700      	movs	r7, #0
 8000d6c:	9000      	str	r0, [sp, #0]
 8000d6e:	9302      	str	r3, [sp, #8]
 8000d70:	e7ca      	b.n	8000d08 <__aeabi_ddiv+0x4c>
 8000d72:	46cb      	mov	fp, r9
 8000d74:	003a      	movs	r2, r7
 8000d76:	9902      	ldr	r1, [sp, #8]
 8000d78:	9501      	str	r5, [sp, #4]
 8000d7a:	9b01      	ldr	r3, [sp, #4]
 8000d7c:	469a      	mov	sl, r3
 8000d7e:	2902      	cmp	r1, #2
 8000d80:	d027      	beq.n	8000dd2 <__aeabi_ddiv+0x116>
 8000d82:	2903      	cmp	r1, #3
 8000d84:	d100      	bne.n	8000d88 <__aeabi_ddiv+0xcc>
 8000d86:	e280      	b.n	800128a <__aeabi_ddiv+0x5ce>
 8000d88:	2901      	cmp	r1, #1
 8000d8a:	d044      	beq.n	8000e16 <__aeabi_ddiv+0x15a>
 8000d8c:	496d      	ldr	r1, [pc, #436]	; (8000f44 <__aeabi_ddiv+0x288>)
 8000d8e:	9b00      	ldr	r3, [sp, #0]
 8000d90:	468c      	mov	ip, r1
 8000d92:	4463      	add	r3, ip
 8000d94:	001c      	movs	r4, r3
 8000d96:	2c00      	cmp	r4, #0
 8000d98:	dd38      	ble.n	8000e0c <__aeabi_ddiv+0x150>
 8000d9a:	0753      	lsls	r3, r2, #29
 8000d9c:	d000      	beq.n	8000da0 <__aeabi_ddiv+0xe4>
 8000d9e:	e213      	b.n	80011c8 <__aeabi_ddiv+0x50c>
 8000da0:	08d2      	lsrs	r2, r2, #3
 8000da2:	465b      	mov	r3, fp
 8000da4:	01db      	lsls	r3, r3, #7
 8000da6:	d509      	bpl.n	8000dbc <__aeabi_ddiv+0x100>
 8000da8:	4659      	mov	r1, fp
 8000daa:	4b67      	ldr	r3, [pc, #412]	; (8000f48 <__aeabi_ddiv+0x28c>)
 8000dac:	4019      	ands	r1, r3
 8000dae:	468b      	mov	fp, r1
 8000db0:	2180      	movs	r1, #128	; 0x80
 8000db2:	00c9      	lsls	r1, r1, #3
 8000db4:	468c      	mov	ip, r1
 8000db6:	9b00      	ldr	r3, [sp, #0]
 8000db8:	4463      	add	r3, ip
 8000dba:	001c      	movs	r4, r3
 8000dbc:	4b63      	ldr	r3, [pc, #396]	; (8000f4c <__aeabi_ddiv+0x290>)
 8000dbe:	429c      	cmp	r4, r3
 8000dc0:	dc07      	bgt.n	8000dd2 <__aeabi_ddiv+0x116>
 8000dc2:	465b      	mov	r3, fp
 8000dc4:	0564      	lsls	r4, r4, #21
 8000dc6:	075f      	lsls	r7, r3, #29
 8000dc8:	025b      	lsls	r3, r3, #9
 8000dca:	4317      	orrs	r7, r2
 8000dcc:	0b1b      	lsrs	r3, r3, #12
 8000dce:	0d62      	lsrs	r2, r4, #21
 8000dd0:	e002      	b.n	8000dd8 <__aeabi_ddiv+0x11c>
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	2700      	movs	r7, #0
 8000dd6:	4a58      	ldr	r2, [pc, #352]	; (8000f38 <__aeabi_ddiv+0x27c>)
 8000dd8:	2100      	movs	r1, #0
 8000dda:	031b      	lsls	r3, r3, #12
 8000ddc:	0b1c      	lsrs	r4, r3, #12
 8000dde:	0d0b      	lsrs	r3, r1, #20
 8000de0:	051b      	lsls	r3, r3, #20
 8000de2:	4323      	orrs	r3, r4
 8000de4:	0514      	lsls	r4, r2, #20
 8000de6:	4a5a      	ldr	r2, [pc, #360]	; (8000f50 <__aeabi_ddiv+0x294>)
 8000de8:	0038      	movs	r0, r7
 8000dea:	4013      	ands	r3, r2
 8000dec:	431c      	orrs	r4, r3
 8000dee:	4653      	mov	r3, sl
 8000df0:	0064      	lsls	r4, r4, #1
 8000df2:	07db      	lsls	r3, r3, #31
 8000df4:	0864      	lsrs	r4, r4, #1
 8000df6:	431c      	orrs	r4, r3
 8000df8:	0021      	movs	r1, r4
 8000dfa:	b005      	add	sp, #20
 8000dfc:	bc3c      	pop	{r2, r3, r4, r5}
 8000dfe:	4690      	mov	r8, r2
 8000e00:	4699      	mov	r9, r3
 8000e02:	46a2      	mov	sl, r4
 8000e04:	46ab      	mov	fp, r5
 8000e06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e08:	2201      	movs	r2, #1
 8000e0a:	4252      	negs	r2, r2
 8000e0c:	2301      	movs	r3, #1
 8000e0e:	1b1b      	subs	r3, r3, r4
 8000e10:	2b38      	cmp	r3, #56	; 0x38
 8000e12:	dc00      	bgt.n	8000e16 <__aeabi_ddiv+0x15a>
 8000e14:	e1ad      	b.n	8001172 <__aeabi_ddiv+0x4b6>
 8000e16:	2200      	movs	r2, #0
 8000e18:	2300      	movs	r3, #0
 8000e1a:	2700      	movs	r7, #0
 8000e1c:	e7dc      	b.n	8000dd8 <__aeabi_ddiv+0x11c>
 8000e1e:	465b      	mov	r3, fp
 8000e20:	4333      	orrs	r3, r6
 8000e22:	4699      	mov	r9, r3
 8000e24:	d05e      	beq.n	8000ee4 <__aeabi_ddiv+0x228>
 8000e26:	2e00      	cmp	r6, #0
 8000e28:	d100      	bne.n	8000e2c <__aeabi_ddiv+0x170>
 8000e2a:	e18a      	b.n	8001142 <__aeabi_ddiv+0x486>
 8000e2c:	0030      	movs	r0, r6
 8000e2e:	f001 f9ab 	bl	8002188 <__clzsi2>
 8000e32:	0003      	movs	r3, r0
 8000e34:	3b0b      	subs	r3, #11
 8000e36:	2b1c      	cmp	r3, #28
 8000e38:	dd00      	ble.n	8000e3c <__aeabi_ddiv+0x180>
 8000e3a:	e17b      	b.n	8001134 <__aeabi_ddiv+0x478>
 8000e3c:	221d      	movs	r2, #29
 8000e3e:	1ad3      	subs	r3, r2, r3
 8000e40:	465a      	mov	r2, fp
 8000e42:	0001      	movs	r1, r0
 8000e44:	40da      	lsrs	r2, r3
 8000e46:	3908      	subs	r1, #8
 8000e48:	408e      	lsls	r6, r1
 8000e4a:	0013      	movs	r3, r2
 8000e4c:	465f      	mov	r7, fp
 8000e4e:	4333      	orrs	r3, r6
 8000e50:	4699      	mov	r9, r3
 8000e52:	408f      	lsls	r7, r1
 8000e54:	4b3f      	ldr	r3, [pc, #252]	; (8000f54 <__aeabi_ddiv+0x298>)
 8000e56:	2600      	movs	r6, #0
 8000e58:	1a1b      	subs	r3, r3, r0
 8000e5a:	9300      	str	r3, [sp, #0]
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	9302      	str	r3, [sp, #8]
 8000e60:	e752      	b.n	8000d08 <__aeabi_ddiv+0x4c>
 8000e62:	4641      	mov	r1, r8
 8000e64:	4653      	mov	r3, sl
 8000e66:	430b      	orrs	r3, r1
 8000e68:	493b      	ldr	r1, [pc, #236]	; (8000f58 <__aeabi_ddiv+0x29c>)
 8000e6a:	469b      	mov	fp, r3
 8000e6c:	468c      	mov	ip, r1
 8000e6e:	9b00      	ldr	r3, [sp, #0]
 8000e70:	4463      	add	r3, ip
 8000e72:	9300      	str	r3, [sp, #0]
 8000e74:	465b      	mov	r3, fp
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d13b      	bne.n	8000ef2 <__aeabi_ddiv+0x236>
 8000e7a:	2302      	movs	r3, #2
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	431e      	orrs	r6, r3
 8000e80:	2102      	movs	r1, #2
 8000e82:	e761      	b.n	8000d48 <__aeabi_ddiv+0x8c>
 8000e84:	4643      	mov	r3, r8
 8000e86:	4313      	orrs	r3, r2
 8000e88:	469b      	mov	fp, r3
 8000e8a:	d037      	beq.n	8000efc <__aeabi_ddiv+0x240>
 8000e8c:	4643      	mov	r3, r8
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d100      	bne.n	8000e94 <__aeabi_ddiv+0x1d8>
 8000e92:	e162      	b.n	800115a <__aeabi_ddiv+0x49e>
 8000e94:	4640      	mov	r0, r8
 8000e96:	f001 f977 	bl	8002188 <__clzsi2>
 8000e9a:	0003      	movs	r3, r0
 8000e9c:	3b0b      	subs	r3, #11
 8000e9e:	2b1c      	cmp	r3, #28
 8000ea0:	dd00      	ble.n	8000ea4 <__aeabi_ddiv+0x1e8>
 8000ea2:	e153      	b.n	800114c <__aeabi_ddiv+0x490>
 8000ea4:	0002      	movs	r2, r0
 8000ea6:	4641      	mov	r1, r8
 8000ea8:	3a08      	subs	r2, #8
 8000eaa:	4091      	lsls	r1, r2
 8000eac:	4688      	mov	r8, r1
 8000eae:	211d      	movs	r1, #29
 8000eb0:	1acb      	subs	r3, r1, r3
 8000eb2:	4651      	mov	r1, sl
 8000eb4:	40d9      	lsrs	r1, r3
 8000eb6:	000b      	movs	r3, r1
 8000eb8:	4641      	mov	r1, r8
 8000eba:	430b      	orrs	r3, r1
 8000ebc:	469b      	mov	fp, r3
 8000ebe:	4653      	mov	r3, sl
 8000ec0:	4093      	lsls	r3, r2
 8000ec2:	001a      	movs	r2, r3
 8000ec4:	9b00      	ldr	r3, [sp, #0]
 8000ec6:	4925      	ldr	r1, [pc, #148]	; (8000f5c <__aeabi_ddiv+0x2a0>)
 8000ec8:	469c      	mov	ip, r3
 8000eca:	4460      	add	r0, ip
 8000ecc:	0003      	movs	r3, r0
 8000ece:	468c      	mov	ip, r1
 8000ed0:	4463      	add	r3, ip
 8000ed2:	9300      	str	r3, [sp, #0]
 8000ed4:	2100      	movs	r1, #0
 8000ed6:	e737      	b.n	8000d48 <__aeabi_ddiv+0x8c>
 8000ed8:	2303      	movs	r3, #3
 8000eda:	46b1      	mov	r9, r6
 8000edc:	9000      	str	r0, [sp, #0]
 8000ede:	260c      	movs	r6, #12
 8000ee0:	9302      	str	r3, [sp, #8]
 8000ee2:	e711      	b.n	8000d08 <__aeabi_ddiv+0x4c>
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	9300      	str	r3, [sp, #0]
 8000ee8:	3301      	adds	r3, #1
 8000eea:	2604      	movs	r6, #4
 8000eec:	2700      	movs	r7, #0
 8000eee:	9302      	str	r3, [sp, #8]
 8000ef0:	e70a      	b.n	8000d08 <__aeabi_ddiv+0x4c>
 8000ef2:	2303      	movs	r3, #3
 8000ef4:	46c3      	mov	fp, r8
 8000ef6:	431e      	orrs	r6, r3
 8000ef8:	2103      	movs	r1, #3
 8000efa:	e725      	b.n	8000d48 <__aeabi_ddiv+0x8c>
 8000efc:	3301      	adds	r3, #1
 8000efe:	431e      	orrs	r6, r3
 8000f00:	2200      	movs	r2, #0
 8000f02:	2101      	movs	r1, #1
 8000f04:	e720      	b.n	8000d48 <__aeabi_ddiv+0x8c>
 8000f06:	2300      	movs	r3, #0
 8000f08:	469a      	mov	sl, r3
 8000f0a:	2380      	movs	r3, #128	; 0x80
 8000f0c:	2700      	movs	r7, #0
 8000f0e:	031b      	lsls	r3, r3, #12
 8000f10:	4a09      	ldr	r2, [pc, #36]	; (8000f38 <__aeabi_ddiv+0x27c>)
 8000f12:	e761      	b.n	8000dd8 <__aeabi_ddiv+0x11c>
 8000f14:	2380      	movs	r3, #128	; 0x80
 8000f16:	4649      	mov	r1, r9
 8000f18:	031b      	lsls	r3, r3, #12
 8000f1a:	4219      	tst	r1, r3
 8000f1c:	d100      	bne.n	8000f20 <__aeabi_ddiv+0x264>
 8000f1e:	e0e2      	b.n	80010e6 <__aeabi_ddiv+0x42a>
 8000f20:	4659      	mov	r1, fp
 8000f22:	4219      	tst	r1, r3
 8000f24:	d000      	beq.n	8000f28 <__aeabi_ddiv+0x26c>
 8000f26:	e0de      	b.n	80010e6 <__aeabi_ddiv+0x42a>
 8000f28:	430b      	orrs	r3, r1
 8000f2a:	031b      	lsls	r3, r3, #12
 8000f2c:	0017      	movs	r7, r2
 8000f2e:	0b1b      	lsrs	r3, r3, #12
 8000f30:	46a2      	mov	sl, r4
 8000f32:	4a01      	ldr	r2, [pc, #4]	; (8000f38 <__aeabi_ddiv+0x27c>)
 8000f34:	e750      	b.n	8000dd8 <__aeabi_ddiv+0x11c>
 8000f36:	46c0      	nop			; (mov r8, r8)
 8000f38:	000007ff 	.word	0x000007ff
 8000f3c:	fffffc01 	.word	0xfffffc01
 8000f40:	08007bac 	.word	0x08007bac
 8000f44:	000003ff 	.word	0x000003ff
 8000f48:	feffffff 	.word	0xfeffffff
 8000f4c:	000007fe 	.word	0x000007fe
 8000f50:	800fffff 	.word	0x800fffff
 8000f54:	fffffc0d 	.word	0xfffffc0d
 8000f58:	fffff801 	.word	0xfffff801
 8000f5c:	000003f3 	.word	0x000003f3
 8000f60:	45d9      	cmp	r9, fp
 8000f62:	d900      	bls.n	8000f66 <__aeabi_ddiv+0x2aa>
 8000f64:	e0cb      	b.n	80010fe <__aeabi_ddiv+0x442>
 8000f66:	d100      	bne.n	8000f6a <__aeabi_ddiv+0x2ae>
 8000f68:	e0c6      	b.n	80010f8 <__aeabi_ddiv+0x43c>
 8000f6a:	003c      	movs	r4, r7
 8000f6c:	4648      	mov	r0, r9
 8000f6e:	2700      	movs	r7, #0
 8000f70:	9b00      	ldr	r3, [sp, #0]
 8000f72:	3b01      	subs	r3, #1
 8000f74:	9300      	str	r3, [sp, #0]
 8000f76:	465b      	mov	r3, fp
 8000f78:	0e16      	lsrs	r6, r2, #24
 8000f7a:	021b      	lsls	r3, r3, #8
 8000f7c:	431e      	orrs	r6, r3
 8000f7e:	0213      	lsls	r3, r2, #8
 8000f80:	4698      	mov	r8, r3
 8000f82:	0433      	lsls	r3, r6, #16
 8000f84:	0c1b      	lsrs	r3, r3, #16
 8000f86:	4699      	mov	r9, r3
 8000f88:	0c31      	lsrs	r1, r6, #16
 8000f8a:	9101      	str	r1, [sp, #4]
 8000f8c:	f7ff f94c 	bl	8000228 <__aeabi_uidivmod>
 8000f90:	464a      	mov	r2, r9
 8000f92:	4342      	muls	r2, r0
 8000f94:	040b      	lsls	r3, r1, #16
 8000f96:	0c21      	lsrs	r1, r4, #16
 8000f98:	0005      	movs	r5, r0
 8000f9a:	4319      	orrs	r1, r3
 8000f9c:	428a      	cmp	r2, r1
 8000f9e:	d907      	bls.n	8000fb0 <__aeabi_ddiv+0x2f4>
 8000fa0:	1989      	adds	r1, r1, r6
 8000fa2:	3d01      	subs	r5, #1
 8000fa4:	428e      	cmp	r6, r1
 8000fa6:	d803      	bhi.n	8000fb0 <__aeabi_ddiv+0x2f4>
 8000fa8:	428a      	cmp	r2, r1
 8000faa:	d901      	bls.n	8000fb0 <__aeabi_ddiv+0x2f4>
 8000fac:	1e85      	subs	r5, r0, #2
 8000fae:	1989      	adds	r1, r1, r6
 8000fb0:	1a88      	subs	r0, r1, r2
 8000fb2:	9901      	ldr	r1, [sp, #4]
 8000fb4:	f7ff f938 	bl	8000228 <__aeabi_uidivmod>
 8000fb8:	0409      	lsls	r1, r1, #16
 8000fba:	468c      	mov	ip, r1
 8000fbc:	464a      	mov	r2, r9
 8000fbe:	0421      	lsls	r1, r4, #16
 8000fc0:	4664      	mov	r4, ip
 8000fc2:	4342      	muls	r2, r0
 8000fc4:	0c09      	lsrs	r1, r1, #16
 8000fc6:	0003      	movs	r3, r0
 8000fc8:	4321      	orrs	r1, r4
 8000fca:	428a      	cmp	r2, r1
 8000fcc:	d904      	bls.n	8000fd8 <__aeabi_ddiv+0x31c>
 8000fce:	1989      	adds	r1, r1, r6
 8000fd0:	3b01      	subs	r3, #1
 8000fd2:	428e      	cmp	r6, r1
 8000fd4:	d800      	bhi.n	8000fd8 <__aeabi_ddiv+0x31c>
 8000fd6:	e0f1      	b.n	80011bc <__aeabi_ddiv+0x500>
 8000fd8:	042d      	lsls	r5, r5, #16
 8000fda:	431d      	orrs	r5, r3
 8000fdc:	46ab      	mov	fp, r5
 8000fde:	4643      	mov	r3, r8
 8000fe0:	1a89      	subs	r1, r1, r2
 8000fe2:	4642      	mov	r2, r8
 8000fe4:	0c28      	lsrs	r0, r5, #16
 8000fe6:	0412      	lsls	r2, r2, #16
 8000fe8:	0c1d      	lsrs	r5, r3, #16
 8000fea:	465b      	mov	r3, fp
 8000fec:	0c14      	lsrs	r4, r2, #16
 8000fee:	0022      	movs	r2, r4
 8000ff0:	041b      	lsls	r3, r3, #16
 8000ff2:	0c1b      	lsrs	r3, r3, #16
 8000ff4:	435a      	muls	r2, r3
 8000ff6:	9403      	str	r4, [sp, #12]
 8000ff8:	436b      	muls	r3, r5
 8000ffa:	4344      	muls	r4, r0
 8000ffc:	9502      	str	r5, [sp, #8]
 8000ffe:	4368      	muls	r0, r5
 8001000:	191b      	adds	r3, r3, r4
 8001002:	0c15      	lsrs	r5, r2, #16
 8001004:	18eb      	adds	r3, r5, r3
 8001006:	429c      	cmp	r4, r3
 8001008:	d903      	bls.n	8001012 <__aeabi_ddiv+0x356>
 800100a:	2480      	movs	r4, #128	; 0x80
 800100c:	0264      	lsls	r4, r4, #9
 800100e:	46a4      	mov	ip, r4
 8001010:	4460      	add	r0, ip
 8001012:	0c1c      	lsrs	r4, r3, #16
 8001014:	0415      	lsls	r5, r2, #16
 8001016:	041b      	lsls	r3, r3, #16
 8001018:	0c2d      	lsrs	r5, r5, #16
 800101a:	1820      	adds	r0, r4, r0
 800101c:	195d      	adds	r5, r3, r5
 800101e:	4281      	cmp	r1, r0
 8001020:	d377      	bcc.n	8001112 <__aeabi_ddiv+0x456>
 8001022:	d073      	beq.n	800110c <__aeabi_ddiv+0x450>
 8001024:	1a0c      	subs	r4, r1, r0
 8001026:	4aa2      	ldr	r2, [pc, #648]	; (80012b0 <__aeabi_ddiv+0x5f4>)
 8001028:	1b7d      	subs	r5, r7, r5
 800102a:	42af      	cmp	r7, r5
 800102c:	41bf      	sbcs	r7, r7
 800102e:	4694      	mov	ip, r2
 8001030:	9b00      	ldr	r3, [sp, #0]
 8001032:	427f      	negs	r7, r7
 8001034:	4463      	add	r3, ip
 8001036:	1be0      	subs	r0, r4, r7
 8001038:	001c      	movs	r4, r3
 800103a:	4286      	cmp	r6, r0
 800103c:	d100      	bne.n	8001040 <__aeabi_ddiv+0x384>
 800103e:	e0db      	b.n	80011f8 <__aeabi_ddiv+0x53c>
 8001040:	9901      	ldr	r1, [sp, #4]
 8001042:	f7ff f8f1 	bl	8000228 <__aeabi_uidivmod>
 8001046:	464a      	mov	r2, r9
 8001048:	4342      	muls	r2, r0
 800104a:	040b      	lsls	r3, r1, #16
 800104c:	0c29      	lsrs	r1, r5, #16
 800104e:	0007      	movs	r7, r0
 8001050:	4319      	orrs	r1, r3
 8001052:	428a      	cmp	r2, r1
 8001054:	d907      	bls.n	8001066 <__aeabi_ddiv+0x3aa>
 8001056:	1989      	adds	r1, r1, r6
 8001058:	3f01      	subs	r7, #1
 800105a:	428e      	cmp	r6, r1
 800105c:	d803      	bhi.n	8001066 <__aeabi_ddiv+0x3aa>
 800105e:	428a      	cmp	r2, r1
 8001060:	d901      	bls.n	8001066 <__aeabi_ddiv+0x3aa>
 8001062:	1e87      	subs	r7, r0, #2
 8001064:	1989      	adds	r1, r1, r6
 8001066:	1a88      	subs	r0, r1, r2
 8001068:	9901      	ldr	r1, [sp, #4]
 800106a:	f7ff f8dd 	bl	8000228 <__aeabi_uidivmod>
 800106e:	0409      	lsls	r1, r1, #16
 8001070:	464a      	mov	r2, r9
 8001072:	4689      	mov	r9, r1
 8001074:	0429      	lsls	r1, r5, #16
 8001076:	464d      	mov	r5, r9
 8001078:	4342      	muls	r2, r0
 800107a:	0c09      	lsrs	r1, r1, #16
 800107c:	0003      	movs	r3, r0
 800107e:	4329      	orrs	r1, r5
 8001080:	428a      	cmp	r2, r1
 8001082:	d907      	bls.n	8001094 <__aeabi_ddiv+0x3d8>
 8001084:	1989      	adds	r1, r1, r6
 8001086:	3b01      	subs	r3, #1
 8001088:	428e      	cmp	r6, r1
 800108a:	d803      	bhi.n	8001094 <__aeabi_ddiv+0x3d8>
 800108c:	428a      	cmp	r2, r1
 800108e:	d901      	bls.n	8001094 <__aeabi_ddiv+0x3d8>
 8001090:	1e83      	subs	r3, r0, #2
 8001092:	1989      	adds	r1, r1, r6
 8001094:	043f      	lsls	r7, r7, #16
 8001096:	1a89      	subs	r1, r1, r2
 8001098:	003a      	movs	r2, r7
 800109a:	9f03      	ldr	r7, [sp, #12]
 800109c:	431a      	orrs	r2, r3
 800109e:	0038      	movs	r0, r7
 80010a0:	0413      	lsls	r3, r2, #16
 80010a2:	0c1b      	lsrs	r3, r3, #16
 80010a4:	4358      	muls	r0, r3
 80010a6:	4681      	mov	r9, r0
 80010a8:	9802      	ldr	r0, [sp, #8]
 80010aa:	0c15      	lsrs	r5, r2, #16
 80010ac:	436f      	muls	r7, r5
 80010ae:	4343      	muls	r3, r0
 80010b0:	4345      	muls	r5, r0
 80010b2:	4648      	mov	r0, r9
 80010b4:	0c00      	lsrs	r0, r0, #16
 80010b6:	4684      	mov	ip, r0
 80010b8:	19db      	adds	r3, r3, r7
 80010ba:	4463      	add	r3, ip
 80010bc:	429f      	cmp	r7, r3
 80010be:	d903      	bls.n	80010c8 <__aeabi_ddiv+0x40c>
 80010c0:	2080      	movs	r0, #128	; 0x80
 80010c2:	0240      	lsls	r0, r0, #9
 80010c4:	4684      	mov	ip, r0
 80010c6:	4465      	add	r5, ip
 80010c8:	4648      	mov	r0, r9
 80010ca:	0c1f      	lsrs	r7, r3, #16
 80010cc:	0400      	lsls	r0, r0, #16
 80010ce:	041b      	lsls	r3, r3, #16
 80010d0:	0c00      	lsrs	r0, r0, #16
 80010d2:	197d      	adds	r5, r7, r5
 80010d4:	1818      	adds	r0, r3, r0
 80010d6:	42a9      	cmp	r1, r5
 80010d8:	d200      	bcs.n	80010dc <__aeabi_ddiv+0x420>
 80010da:	e084      	b.n	80011e6 <__aeabi_ddiv+0x52a>
 80010dc:	d100      	bne.n	80010e0 <__aeabi_ddiv+0x424>
 80010de:	e07f      	b.n	80011e0 <__aeabi_ddiv+0x524>
 80010e0:	2301      	movs	r3, #1
 80010e2:	431a      	orrs	r2, r3
 80010e4:	e657      	b.n	8000d96 <__aeabi_ddiv+0xda>
 80010e6:	2380      	movs	r3, #128	; 0x80
 80010e8:	464a      	mov	r2, r9
 80010ea:	031b      	lsls	r3, r3, #12
 80010ec:	4313      	orrs	r3, r2
 80010ee:	031b      	lsls	r3, r3, #12
 80010f0:	0b1b      	lsrs	r3, r3, #12
 80010f2:	46aa      	mov	sl, r5
 80010f4:	4a6f      	ldr	r2, [pc, #444]	; (80012b4 <__aeabi_ddiv+0x5f8>)
 80010f6:	e66f      	b.n	8000dd8 <__aeabi_ddiv+0x11c>
 80010f8:	42ba      	cmp	r2, r7
 80010fa:	d900      	bls.n	80010fe <__aeabi_ddiv+0x442>
 80010fc:	e735      	b.n	8000f6a <__aeabi_ddiv+0x2ae>
 80010fe:	464b      	mov	r3, r9
 8001100:	07dc      	lsls	r4, r3, #31
 8001102:	0858      	lsrs	r0, r3, #1
 8001104:	087b      	lsrs	r3, r7, #1
 8001106:	431c      	orrs	r4, r3
 8001108:	07ff      	lsls	r7, r7, #31
 800110a:	e734      	b.n	8000f76 <__aeabi_ddiv+0x2ba>
 800110c:	2400      	movs	r4, #0
 800110e:	42af      	cmp	r7, r5
 8001110:	d289      	bcs.n	8001026 <__aeabi_ddiv+0x36a>
 8001112:	4447      	add	r7, r8
 8001114:	4547      	cmp	r7, r8
 8001116:	41a4      	sbcs	r4, r4
 8001118:	465b      	mov	r3, fp
 800111a:	4264      	negs	r4, r4
 800111c:	19a4      	adds	r4, r4, r6
 800111e:	1864      	adds	r4, r4, r1
 8001120:	3b01      	subs	r3, #1
 8001122:	42a6      	cmp	r6, r4
 8001124:	d21e      	bcs.n	8001164 <__aeabi_ddiv+0x4a8>
 8001126:	42a0      	cmp	r0, r4
 8001128:	d86d      	bhi.n	8001206 <__aeabi_ddiv+0x54a>
 800112a:	d100      	bne.n	800112e <__aeabi_ddiv+0x472>
 800112c:	e0b6      	b.n	800129c <__aeabi_ddiv+0x5e0>
 800112e:	1a24      	subs	r4, r4, r0
 8001130:	469b      	mov	fp, r3
 8001132:	e778      	b.n	8001026 <__aeabi_ddiv+0x36a>
 8001134:	0003      	movs	r3, r0
 8001136:	465a      	mov	r2, fp
 8001138:	3b28      	subs	r3, #40	; 0x28
 800113a:	409a      	lsls	r2, r3
 800113c:	2700      	movs	r7, #0
 800113e:	4691      	mov	r9, r2
 8001140:	e688      	b.n	8000e54 <__aeabi_ddiv+0x198>
 8001142:	4658      	mov	r0, fp
 8001144:	f001 f820 	bl	8002188 <__clzsi2>
 8001148:	3020      	adds	r0, #32
 800114a:	e672      	b.n	8000e32 <__aeabi_ddiv+0x176>
 800114c:	0003      	movs	r3, r0
 800114e:	4652      	mov	r2, sl
 8001150:	3b28      	subs	r3, #40	; 0x28
 8001152:	409a      	lsls	r2, r3
 8001154:	4693      	mov	fp, r2
 8001156:	2200      	movs	r2, #0
 8001158:	e6b4      	b.n	8000ec4 <__aeabi_ddiv+0x208>
 800115a:	4650      	mov	r0, sl
 800115c:	f001 f814 	bl	8002188 <__clzsi2>
 8001160:	3020      	adds	r0, #32
 8001162:	e69a      	b.n	8000e9a <__aeabi_ddiv+0x1de>
 8001164:	42a6      	cmp	r6, r4
 8001166:	d1e2      	bne.n	800112e <__aeabi_ddiv+0x472>
 8001168:	45b8      	cmp	r8, r7
 800116a:	d9dc      	bls.n	8001126 <__aeabi_ddiv+0x46a>
 800116c:	1a34      	subs	r4, r6, r0
 800116e:	469b      	mov	fp, r3
 8001170:	e759      	b.n	8001026 <__aeabi_ddiv+0x36a>
 8001172:	2b1f      	cmp	r3, #31
 8001174:	dc65      	bgt.n	8001242 <__aeabi_ddiv+0x586>
 8001176:	4c50      	ldr	r4, [pc, #320]	; (80012b8 <__aeabi_ddiv+0x5fc>)
 8001178:	9900      	ldr	r1, [sp, #0]
 800117a:	46a4      	mov	ip, r4
 800117c:	465c      	mov	r4, fp
 800117e:	4461      	add	r1, ip
 8001180:	0008      	movs	r0, r1
 8001182:	408c      	lsls	r4, r1
 8001184:	0011      	movs	r1, r2
 8001186:	4082      	lsls	r2, r0
 8001188:	40d9      	lsrs	r1, r3
 800118a:	1e50      	subs	r0, r2, #1
 800118c:	4182      	sbcs	r2, r0
 800118e:	430c      	orrs	r4, r1
 8001190:	4314      	orrs	r4, r2
 8001192:	465a      	mov	r2, fp
 8001194:	40da      	lsrs	r2, r3
 8001196:	0013      	movs	r3, r2
 8001198:	0762      	lsls	r2, r4, #29
 800119a:	d009      	beq.n	80011b0 <__aeabi_ddiv+0x4f4>
 800119c:	220f      	movs	r2, #15
 800119e:	4022      	ands	r2, r4
 80011a0:	2a04      	cmp	r2, #4
 80011a2:	d005      	beq.n	80011b0 <__aeabi_ddiv+0x4f4>
 80011a4:	0022      	movs	r2, r4
 80011a6:	1d14      	adds	r4, r2, #4
 80011a8:	4294      	cmp	r4, r2
 80011aa:	4189      	sbcs	r1, r1
 80011ac:	4249      	negs	r1, r1
 80011ae:	185b      	adds	r3, r3, r1
 80011b0:	021a      	lsls	r2, r3, #8
 80011b2:	d562      	bpl.n	800127a <__aeabi_ddiv+0x5be>
 80011b4:	2201      	movs	r2, #1
 80011b6:	2300      	movs	r3, #0
 80011b8:	2700      	movs	r7, #0
 80011ba:	e60d      	b.n	8000dd8 <__aeabi_ddiv+0x11c>
 80011bc:	428a      	cmp	r2, r1
 80011be:	d800      	bhi.n	80011c2 <__aeabi_ddiv+0x506>
 80011c0:	e70a      	b.n	8000fd8 <__aeabi_ddiv+0x31c>
 80011c2:	1e83      	subs	r3, r0, #2
 80011c4:	1989      	adds	r1, r1, r6
 80011c6:	e707      	b.n	8000fd8 <__aeabi_ddiv+0x31c>
 80011c8:	230f      	movs	r3, #15
 80011ca:	4013      	ands	r3, r2
 80011cc:	2b04      	cmp	r3, #4
 80011ce:	d100      	bne.n	80011d2 <__aeabi_ddiv+0x516>
 80011d0:	e5e6      	b.n	8000da0 <__aeabi_ddiv+0xe4>
 80011d2:	1d17      	adds	r7, r2, #4
 80011d4:	4297      	cmp	r7, r2
 80011d6:	4192      	sbcs	r2, r2
 80011d8:	4253      	negs	r3, r2
 80011da:	449b      	add	fp, r3
 80011dc:	08fa      	lsrs	r2, r7, #3
 80011de:	e5e0      	b.n	8000da2 <__aeabi_ddiv+0xe6>
 80011e0:	2800      	cmp	r0, #0
 80011e2:	d100      	bne.n	80011e6 <__aeabi_ddiv+0x52a>
 80011e4:	e5d7      	b.n	8000d96 <__aeabi_ddiv+0xda>
 80011e6:	1871      	adds	r1, r6, r1
 80011e8:	1e53      	subs	r3, r2, #1
 80011ea:	42b1      	cmp	r1, r6
 80011ec:	d327      	bcc.n	800123e <__aeabi_ddiv+0x582>
 80011ee:	42a9      	cmp	r1, r5
 80011f0:	d315      	bcc.n	800121e <__aeabi_ddiv+0x562>
 80011f2:	d058      	beq.n	80012a6 <__aeabi_ddiv+0x5ea>
 80011f4:	001a      	movs	r2, r3
 80011f6:	e773      	b.n	80010e0 <__aeabi_ddiv+0x424>
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	dc00      	bgt.n	80011fe <__aeabi_ddiv+0x542>
 80011fc:	e604      	b.n	8000e08 <__aeabi_ddiv+0x14c>
 80011fe:	2301      	movs	r3, #1
 8001200:	2200      	movs	r2, #0
 8001202:	449b      	add	fp, r3
 8001204:	e5cd      	b.n	8000da2 <__aeabi_ddiv+0xe6>
 8001206:	2302      	movs	r3, #2
 8001208:	4447      	add	r7, r8
 800120a:	4547      	cmp	r7, r8
 800120c:	4189      	sbcs	r1, r1
 800120e:	425b      	negs	r3, r3
 8001210:	469c      	mov	ip, r3
 8001212:	4249      	negs	r1, r1
 8001214:	1989      	adds	r1, r1, r6
 8001216:	190c      	adds	r4, r1, r4
 8001218:	44e3      	add	fp, ip
 800121a:	1a24      	subs	r4, r4, r0
 800121c:	e703      	b.n	8001026 <__aeabi_ddiv+0x36a>
 800121e:	4643      	mov	r3, r8
 8001220:	005f      	lsls	r7, r3, #1
 8001222:	4547      	cmp	r7, r8
 8001224:	419b      	sbcs	r3, r3
 8001226:	46b8      	mov	r8, r7
 8001228:	425b      	negs	r3, r3
 800122a:	199e      	adds	r6, r3, r6
 800122c:	3a02      	subs	r2, #2
 800122e:	1989      	adds	r1, r1, r6
 8001230:	42a9      	cmp	r1, r5
 8001232:	d000      	beq.n	8001236 <__aeabi_ddiv+0x57a>
 8001234:	e754      	b.n	80010e0 <__aeabi_ddiv+0x424>
 8001236:	4540      	cmp	r0, r8
 8001238:	d000      	beq.n	800123c <__aeabi_ddiv+0x580>
 800123a:	e751      	b.n	80010e0 <__aeabi_ddiv+0x424>
 800123c:	e5ab      	b.n	8000d96 <__aeabi_ddiv+0xda>
 800123e:	001a      	movs	r2, r3
 8001240:	e7f6      	b.n	8001230 <__aeabi_ddiv+0x574>
 8001242:	211f      	movs	r1, #31
 8001244:	465f      	mov	r7, fp
 8001246:	4249      	negs	r1, r1
 8001248:	1b0c      	subs	r4, r1, r4
 800124a:	40e7      	lsrs	r7, r4
 800124c:	2b20      	cmp	r3, #32
 800124e:	d007      	beq.n	8001260 <__aeabi_ddiv+0x5a4>
 8001250:	491a      	ldr	r1, [pc, #104]	; (80012bc <__aeabi_ddiv+0x600>)
 8001252:	9b00      	ldr	r3, [sp, #0]
 8001254:	468c      	mov	ip, r1
 8001256:	4463      	add	r3, ip
 8001258:	0018      	movs	r0, r3
 800125a:	465b      	mov	r3, fp
 800125c:	4083      	lsls	r3, r0
 800125e:	431a      	orrs	r2, r3
 8001260:	1e50      	subs	r0, r2, #1
 8001262:	4182      	sbcs	r2, r0
 8001264:	433a      	orrs	r2, r7
 8001266:	2707      	movs	r7, #7
 8001268:	2300      	movs	r3, #0
 800126a:	4017      	ands	r7, r2
 800126c:	d009      	beq.n	8001282 <__aeabi_ddiv+0x5c6>
 800126e:	210f      	movs	r1, #15
 8001270:	2300      	movs	r3, #0
 8001272:	4011      	ands	r1, r2
 8001274:	0014      	movs	r4, r2
 8001276:	2904      	cmp	r1, #4
 8001278:	d195      	bne.n	80011a6 <__aeabi_ddiv+0x4ea>
 800127a:	0022      	movs	r2, r4
 800127c:	075f      	lsls	r7, r3, #29
 800127e:	025b      	lsls	r3, r3, #9
 8001280:	0b1b      	lsrs	r3, r3, #12
 8001282:	08d2      	lsrs	r2, r2, #3
 8001284:	4317      	orrs	r7, r2
 8001286:	2200      	movs	r2, #0
 8001288:	e5a6      	b.n	8000dd8 <__aeabi_ddiv+0x11c>
 800128a:	2380      	movs	r3, #128	; 0x80
 800128c:	4659      	mov	r1, fp
 800128e:	031b      	lsls	r3, r3, #12
 8001290:	430b      	orrs	r3, r1
 8001292:	031b      	lsls	r3, r3, #12
 8001294:	0017      	movs	r7, r2
 8001296:	0b1b      	lsrs	r3, r3, #12
 8001298:	4a06      	ldr	r2, [pc, #24]	; (80012b4 <__aeabi_ddiv+0x5f8>)
 800129a:	e59d      	b.n	8000dd8 <__aeabi_ddiv+0x11c>
 800129c:	42bd      	cmp	r5, r7
 800129e:	d8b2      	bhi.n	8001206 <__aeabi_ddiv+0x54a>
 80012a0:	469b      	mov	fp, r3
 80012a2:	2400      	movs	r4, #0
 80012a4:	e6bf      	b.n	8001026 <__aeabi_ddiv+0x36a>
 80012a6:	4580      	cmp	r8, r0
 80012a8:	d3b9      	bcc.n	800121e <__aeabi_ddiv+0x562>
 80012aa:	001a      	movs	r2, r3
 80012ac:	e7c3      	b.n	8001236 <__aeabi_ddiv+0x57a>
 80012ae:	46c0      	nop			; (mov r8, r8)
 80012b0:	000003ff 	.word	0x000003ff
 80012b4:	000007ff 	.word	0x000007ff
 80012b8:	0000041e 	.word	0x0000041e
 80012bc:	0000043e 	.word	0x0000043e

080012c0 <__eqdf2>:
 80012c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012c2:	464f      	mov	r7, r9
 80012c4:	4646      	mov	r6, r8
 80012c6:	46d6      	mov	lr, sl
 80012c8:	4684      	mov	ip, r0
 80012ca:	b5c0      	push	{r6, r7, lr}
 80012cc:	4680      	mov	r8, r0
 80012ce:	4e19      	ldr	r6, [pc, #100]	; (8001334 <__eqdf2+0x74>)
 80012d0:	0318      	lsls	r0, r3, #12
 80012d2:	030f      	lsls	r7, r1, #12
 80012d4:	004d      	lsls	r5, r1, #1
 80012d6:	0b00      	lsrs	r0, r0, #12
 80012d8:	005c      	lsls	r4, r3, #1
 80012da:	4682      	mov	sl, r0
 80012dc:	0b3f      	lsrs	r7, r7, #12
 80012de:	0d6d      	lsrs	r5, r5, #21
 80012e0:	0fc9      	lsrs	r1, r1, #31
 80012e2:	4691      	mov	r9, r2
 80012e4:	0d64      	lsrs	r4, r4, #21
 80012e6:	0fdb      	lsrs	r3, r3, #31
 80012e8:	2001      	movs	r0, #1
 80012ea:	42b5      	cmp	r5, r6
 80012ec:	d00a      	beq.n	8001304 <__eqdf2+0x44>
 80012ee:	42b4      	cmp	r4, r6
 80012f0:	d003      	beq.n	80012fa <__eqdf2+0x3a>
 80012f2:	42a5      	cmp	r5, r4
 80012f4:	d101      	bne.n	80012fa <__eqdf2+0x3a>
 80012f6:	4557      	cmp	r7, sl
 80012f8:	d00c      	beq.n	8001314 <__eqdf2+0x54>
 80012fa:	bc1c      	pop	{r2, r3, r4}
 80012fc:	4690      	mov	r8, r2
 80012fe:	4699      	mov	r9, r3
 8001300:	46a2      	mov	sl, r4
 8001302:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001304:	4666      	mov	r6, ip
 8001306:	433e      	orrs	r6, r7
 8001308:	d1f7      	bne.n	80012fa <__eqdf2+0x3a>
 800130a:	42ac      	cmp	r4, r5
 800130c:	d1f5      	bne.n	80012fa <__eqdf2+0x3a>
 800130e:	4654      	mov	r4, sl
 8001310:	4314      	orrs	r4, r2
 8001312:	d1f2      	bne.n	80012fa <__eqdf2+0x3a>
 8001314:	2001      	movs	r0, #1
 8001316:	45c8      	cmp	r8, r9
 8001318:	d1ef      	bne.n	80012fa <__eqdf2+0x3a>
 800131a:	4299      	cmp	r1, r3
 800131c:	d007      	beq.n	800132e <__eqdf2+0x6e>
 800131e:	2d00      	cmp	r5, #0
 8001320:	d1eb      	bne.n	80012fa <__eqdf2+0x3a>
 8001322:	4663      	mov	r3, ip
 8001324:	431f      	orrs	r7, r3
 8001326:	0038      	movs	r0, r7
 8001328:	1e47      	subs	r7, r0, #1
 800132a:	41b8      	sbcs	r0, r7
 800132c:	e7e5      	b.n	80012fa <__eqdf2+0x3a>
 800132e:	2000      	movs	r0, #0
 8001330:	e7e3      	b.n	80012fa <__eqdf2+0x3a>
 8001332:	46c0      	nop			; (mov r8, r8)
 8001334:	000007ff 	.word	0x000007ff

08001338 <__gedf2>:
 8001338:	b5f0      	push	{r4, r5, r6, r7, lr}
 800133a:	464f      	mov	r7, r9
 800133c:	4646      	mov	r6, r8
 800133e:	46d6      	mov	lr, sl
 8001340:	004d      	lsls	r5, r1, #1
 8001342:	b5c0      	push	{r6, r7, lr}
 8001344:	030e      	lsls	r6, r1, #12
 8001346:	0fc9      	lsrs	r1, r1, #31
 8001348:	468a      	mov	sl, r1
 800134a:	492c      	ldr	r1, [pc, #176]	; (80013fc <__gedf2+0xc4>)
 800134c:	031f      	lsls	r7, r3, #12
 800134e:	005c      	lsls	r4, r3, #1
 8001350:	4680      	mov	r8, r0
 8001352:	0b36      	lsrs	r6, r6, #12
 8001354:	0d6d      	lsrs	r5, r5, #21
 8001356:	4691      	mov	r9, r2
 8001358:	0b3f      	lsrs	r7, r7, #12
 800135a:	0d64      	lsrs	r4, r4, #21
 800135c:	0fdb      	lsrs	r3, r3, #31
 800135e:	428d      	cmp	r5, r1
 8001360:	d01e      	beq.n	80013a0 <__gedf2+0x68>
 8001362:	428c      	cmp	r4, r1
 8001364:	d016      	beq.n	8001394 <__gedf2+0x5c>
 8001366:	2d00      	cmp	r5, #0
 8001368:	d11e      	bne.n	80013a8 <__gedf2+0x70>
 800136a:	4330      	orrs	r0, r6
 800136c:	4684      	mov	ip, r0
 800136e:	2c00      	cmp	r4, #0
 8001370:	d101      	bne.n	8001376 <__gedf2+0x3e>
 8001372:	433a      	orrs	r2, r7
 8001374:	d023      	beq.n	80013be <__gedf2+0x86>
 8001376:	4662      	mov	r2, ip
 8001378:	2a00      	cmp	r2, #0
 800137a:	d01a      	beq.n	80013b2 <__gedf2+0x7a>
 800137c:	459a      	cmp	sl, r3
 800137e:	d029      	beq.n	80013d4 <__gedf2+0x9c>
 8001380:	4651      	mov	r1, sl
 8001382:	2002      	movs	r0, #2
 8001384:	3901      	subs	r1, #1
 8001386:	4008      	ands	r0, r1
 8001388:	3801      	subs	r0, #1
 800138a:	bc1c      	pop	{r2, r3, r4}
 800138c:	4690      	mov	r8, r2
 800138e:	4699      	mov	r9, r3
 8001390:	46a2      	mov	sl, r4
 8001392:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001394:	0039      	movs	r1, r7
 8001396:	4311      	orrs	r1, r2
 8001398:	d0e5      	beq.n	8001366 <__gedf2+0x2e>
 800139a:	2002      	movs	r0, #2
 800139c:	4240      	negs	r0, r0
 800139e:	e7f4      	b.n	800138a <__gedf2+0x52>
 80013a0:	4330      	orrs	r0, r6
 80013a2:	d1fa      	bne.n	800139a <__gedf2+0x62>
 80013a4:	42ac      	cmp	r4, r5
 80013a6:	d00f      	beq.n	80013c8 <__gedf2+0x90>
 80013a8:	2c00      	cmp	r4, #0
 80013aa:	d10f      	bne.n	80013cc <__gedf2+0x94>
 80013ac:	433a      	orrs	r2, r7
 80013ae:	d0e7      	beq.n	8001380 <__gedf2+0x48>
 80013b0:	e00c      	b.n	80013cc <__gedf2+0x94>
 80013b2:	2201      	movs	r2, #1
 80013b4:	3b01      	subs	r3, #1
 80013b6:	4393      	bics	r3, r2
 80013b8:	0018      	movs	r0, r3
 80013ba:	3001      	adds	r0, #1
 80013bc:	e7e5      	b.n	800138a <__gedf2+0x52>
 80013be:	4663      	mov	r3, ip
 80013c0:	2000      	movs	r0, #0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d0e1      	beq.n	800138a <__gedf2+0x52>
 80013c6:	e7db      	b.n	8001380 <__gedf2+0x48>
 80013c8:	433a      	orrs	r2, r7
 80013ca:	d1e6      	bne.n	800139a <__gedf2+0x62>
 80013cc:	459a      	cmp	sl, r3
 80013ce:	d1d7      	bne.n	8001380 <__gedf2+0x48>
 80013d0:	42a5      	cmp	r5, r4
 80013d2:	dcd5      	bgt.n	8001380 <__gedf2+0x48>
 80013d4:	42a5      	cmp	r5, r4
 80013d6:	db05      	blt.n	80013e4 <__gedf2+0xac>
 80013d8:	42be      	cmp	r6, r7
 80013da:	d8d1      	bhi.n	8001380 <__gedf2+0x48>
 80013dc:	d008      	beq.n	80013f0 <__gedf2+0xb8>
 80013de:	2000      	movs	r0, #0
 80013e0:	42be      	cmp	r6, r7
 80013e2:	d2d2      	bcs.n	800138a <__gedf2+0x52>
 80013e4:	4650      	mov	r0, sl
 80013e6:	2301      	movs	r3, #1
 80013e8:	3801      	subs	r0, #1
 80013ea:	4398      	bics	r0, r3
 80013ec:	3001      	adds	r0, #1
 80013ee:	e7cc      	b.n	800138a <__gedf2+0x52>
 80013f0:	45c8      	cmp	r8, r9
 80013f2:	d8c5      	bhi.n	8001380 <__gedf2+0x48>
 80013f4:	2000      	movs	r0, #0
 80013f6:	45c8      	cmp	r8, r9
 80013f8:	d3f4      	bcc.n	80013e4 <__gedf2+0xac>
 80013fa:	e7c6      	b.n	800138a <__gedf2+0x52>
 80013fc:	000007ff 	.word	0x000007ff

08001400 <__ledf2>:
 8001400:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001402:	464f      	mov	r7, r9
 8001404:	4646      	mov	r6, r8
 8001406:	46d6      	mov	lr, sl
 8001408:	004d      	lsls	r5, r1, #1
 800140a:	b5c0      	push	{r6, r7, lr}
 800140c:	030e      	lsls	r6, r1, #12
 800140e:	0fc9      	lsrs	r1, r1, #31
 8001410:	468a      	mov	sl, r1
 8001412:	492e      	ldr	r1, [pc, #184]	; (80014cc <__ledf2+0xcc>)
 8001414:	031f      	lsls	r7, r3, #12
 8001416:	005c      	lsls	r4, r3, #1
 8001418:	4680      	mov	r8, r0
 800141a:	0b36      	lsrs	r6, r6, #12
 800141c:	0d6d      	lsrs	r5, r5, #21
 800141e:	4691      	mov	r9, r2
 8001420:	0b3f      	lsrs	r7, r7, #12
 8001422:	0d64      	lsrs	r4, r4, #21
 8001424:	0fdb      	lsrs	r3, r3, #31
 8001426:	428d      	cmp	r5, r1
 8001428:	d018      	beq.n	800145c <__ledf2+0x5c>
 800142a:	428c      	cmp	r4, r1
 800142c:	d011      	beq.n	8001452 <__ledf2+0x52>
 800142e:	2d00      	cmp	r5, #0
 8001430:	d118      	bne.n	8001464 <__ledf2+0x64>
 8001432:	4330      	orrs	r0, r6
 8001434:	4684      	mov	ip, r0
 8001436:	2c00      	cmp	r4, #0
 8001438:	d11e      	bne.n	8001478 <__ledf2+0x78>
 800143a:	433a      	orrs	r2, r7
 800143c:	d11c      	bne.n	8001478 <__ledf2+0x78>
 800143e:	4663      	mov	r3, ip
 8001440:	2000      	movs	r0, #0
 8001442:	2b00      	cmp	r3, #0
 8001444:	d030      	beq.n	80014a8 <__ledf2+0xa8>
 8001446:	4651      	mov	r1, sl
 8001448:	2002      	movs	r0, #2
 800144a:	3901      	subs	r1, #1
 800144c:	4008      	ands	r0, r1
 800144e:	3801      	subs	r0, #1
 8001450:	e02a      	b.n	80014a8 <__ledf2+0xa8>
 8001452:	0039      	movs	r1, r7
 8001454:	4311      	orrs	r1, r2
 8001456:	d0ea      	beq.n	800142e <__ledf2+0x2e>
 8001458:	2002      	movs	r0, #2
 800145a:	e025      	b.n	80014a8 <__ledf2+0xa8>
 800145c:	4330      	orrs	r0, r6
 800145e:	d1fb      	bne.n	8001458 <__ledf2+0x58>
 8001460:	42ac      	cmp	r4, r5
 8001462:	d026      	beq.n	80014b2 <__ledf2+0xb2>
 8001464:	2c00      	cmp	r4, #0
 8001466:	d126      	bne.n	80014b6 <__ledf2+0xb6>
 8001468:	433a      	orrs	r2, r7
 800146a:	d124      	bne.n	80014b6 <__ledf2+0xb6>
 800146c:	4651      	mov	r1, sl
 800146e:	2002      	movs	r0, #2
 8001470:	3901      	subs	r1, #1
 8001472:	4008      	ands	r0, r1
 8001474:	3801      	subs	r0, #1
 8001476:	e017      	b.n	80014a8 <__ledf2+0xa8>
 8001478:	4662      	mov	r2, ip
 800147a:	2a00      	cmp	r2, #0
 800147c:	d00f      	beq.n	800149e <__ledf2+0x9e>
 800147e:	459a      	cmp	sl, r3
 8001480:	d1e1      	bne.n	8001446 <__ledf2+0x46>
 8001482:	42a5      	cmp	r5, r4
 8001484:	db05      	blt.n	8001492 <__ledf2+0x92>
 8001486:	42be      	cmp	r6, r7
 8001488:	d8dd      	bhi.n	8001446 <__ledf2+0x46>
 800148a:	d019      	beq.n	80014c0 <__ledf2+0xc0>
 800148c:	2000      	movs	r0, #0
 800148e:	42be      	cmp	r6, r7
 8001490:	d20a      	bcs.n	80014a8 <__ledf2+0xa8>
 8001492:	4650      	mov	r0, sl
 8001494:	2301      	movs	r3, #1
 8001496:	3801      	subs	r0, #1
 8001498:	4398      	bics	r0, r3
 800149a:	3001      	adds	r0, #1
 800149c:	e004      	b.n	80014a8 <__ledf2+0xa8>
 800149e:	2201      	movs	r2, #1
 80014a0:	3b01      	subs	r3, #1
 80014a2:	4393      	bics	r3, r2
 80014a4:	0018      	movs	r0, r3
 80014a6:	3001      	adds	r0, #1
 80014a8:	bc1c      	pop	{r2, r3, r4}
 80014aa:	4690      	mov	r8, r2
 80014ac:	4699      	mov	r9, r3
 80014ae:	46a2      	mov	sl, r4
 80014b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014b2:	433a      	orrs	r2, r7
 80014b4:	d1d0      	bne.n	8001458 <__ledf2+0x58>
 80014b6:	459a      	cmp	sl, r3
 80014b8:	d1c5      	bne.n	8001446 <__ledf2+0x46>
 80014ba:	42a5      	cmp	r5, r4
 80014bc:	dcc3      	bgt.n	8001446 <__ledf2+0x46>
 80014be:	e7e0      	b.n	8001482 <__ledf2+0x82>
 80014c0:	45c8      	cmp	r8, r9
 80014c2:	d8c0      	bhi.n	8001446 <__ledf2+0x46>
 80014c4:	2000      	movs	r0, #0
 80014c6:	45c8      	cmp	r8, r9
 80014c8:	d3e3      	bcc.n	8001492 <__ledf2+0x92>
 80014ca:	e7ed      	b.n	80014a8 <__ledf2+0xa8>
 80014cc:	000007ff 	.word	0x000007ff

080014d0 <__aeabi_dmul>:
 80014d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014d2:	4657      	mov	r7, sl
 80014d4:	46de      	mov	lr, fp
 80014d6:	464e      	mov	r6, r9
 80014d8:	4645      	mov	r5, r8
 80014da:	b5e0      	push	{r5, r6, r7, lr}
 80014dc:	4683      	mov	fp, r0
 80014de:	0006      	movs	r6, r0
 80014e0:	030f      	lsls	r7, r1, #12
 80014e2:	0048      	lsls	r0, r1, #1
 80014e4:	b087      	sub	sp, #28
 80014e6:	4692      	mov	sl, r2
 80014e8:	001d      	movs	r5, r3
 80014ea:	0b3f      	lsrs	r7, r7, #12
 80014ec:	0d40      	lsrs	r0, r0, #21
 80014ee:	0fcc      	lsrs	r4, r1, #31
 80014f0:	2800      	cmp	r0, #0
 80014f2:	d100      	bne.n	80014f6 <__aeabi_dmul+0x26>
 80014f4:	e06f      	b.n	80015d6 <__aeabi_dmul+0x106>
 80014f6:	4bde      	ldr	r3, [pc, #888]	; (8001870 <__aeabi_dmul+0x3a0>)
 80014f8:	4298      	cmp	r0, r3
 80014fa:	d038      	beq.n	800156e <__aeabi_dmul+0x9e>
 80014fc:	2380      	movs	r3, #128	; 0x80
 80014fe:	00ff      	lsls	r7, r7, #3
 8001500:	041b      	lsls	r3, r3, #16
 8001502:	431f      	orrs	r7, r3
 8001504:	0f73      	lsrs	r3, r6, #29
 8001506:	433b      	orrs	r3, r7
 8001508:	9301      	str	r3, [sp, #4]
 800150a:	4bda      	ldr	r3, [pc, #872]	; (8001874 <__aeabi_dmul+0x3a4>)
 800150c:	2700      	movs	r7, #0
 800150e:	4699      	mov	r9, r3
 8001510:	2300      	movs	r3, #0
 8001512:	469b      	mov	fp, r3
 8001514:	00f6      	lsls	r6, r6, #3
 8001516:	4481      	add	r9, r0
 8001518:	032b      	lsls	r3, r5, #12
 800151a:	0069      	lsls	r1, r5, #1
 800151c:	0b1b      	lsrs	r3, r3, #12
 800151e:	4652      	mov	r2, sl
 8001520:	4698      	mov	r8, r3
 8001522:	0d49      	lsrs	r1, r1, #21
 8001524:	0fed      	lsrs	r5, r5, #31
 8001526:	2900      	cmp	r1, #0
 8001528:	d100      	bne.n	800152c <__aeabi_dmul+0x5c>
 800152a:	e085      	b.n	8001638 <__aeabi_dmul+0x168>
 800152c:	4bd0      	ldr	r3, [pc, #832]	; (8001870 <__aeabi_dmul+0x3a0>)
 800152e:	4299      	cmp	r1, r3
 8001530:	d100      	bne.n	8001534 <__aeabi_dmul+0x64>
 8001532:	e073      	b.n	800161c <__aeabi_dmul+0x14c>
 8001534:	4643      	mov	r3, r8
 8001536:	00da      	lsls	r2, r3, #3
 8001538:	2380      	movs	r3, #128	; 0x80
 800153a:	041b      	lsls	r3, r3, #16
 800153c:	4313      	orrs	r3, r2
 800153e:	4652      	mov	r2, sl
 8001540:	48cc      	ldr	r0, [pc, #816]	; (8001874 <__aeabi_dmul+0x3a4>)
 8001542:	0f52      	lsrs	r2, r2, #29
 8001544:	4684      	mov	ip, r0
 8001546:	4313      	orrs	r3, r2
 8001548:	4652      	mov	r2, sl
 800154a:	2000      	movs	r0, #0
 800154c:	4461      	add	r1, ip
 800154e:	00d2      	lsls	r2, r2, #3
 8001550:	4489      	add	r9, r1
 8001552:	0021      	movs	r1, r4
 8001554:	4069      	eors	r1, r5
 8001556:	9100      	str	r1, [sp, #0]
 8001558:	468c      	mov	ip, r1
 800155a:	2101      	movs	r1, #1
 800155c:	4449      	add	r1, r9
 800155e:	468a      	mov	sl, r1
 8001560:	2f0f      	cmp	r7, #15
 8001562:	d900      	bls.n	8001566 <__aeabi_dmul+0x96>
 8001564:	e090      	b.n	8001688 <__aeabi_dmul+0x1b8>
 8001566:	49c4      	ldr	r1, [pc, #784]	; (8001878 <__aeabi_dmul+0x3a8>)
 8001568:	00bf      	lsls	r7, r7, #2
 800156a:	59cf      	ldr	r7, [r1, r7]
 800156c:	46bf      	mov	pc, r7
 800156e:	465b      	mov	r3, fp
 8001570:	433b      	orrs	r3, r7
 8001572:	9301      	str	r3, [sp, #4]
 8001574:	d000      	beq.n	8001578 <__aeabi_dmul+0xa8>
 8001576:	e16a      	b.n	800184e <__aeabi_dmul+0x37e>
 8001578:	2302      	movs	r3, #2
 800157a:	2708      	movs	r7, #8
 800157c:	2600      	movs	r6, #0
 800157e:	4681      	mov	r9, r0
 8001580:	469b      	mov	fp, r3
 8001582:	e7c9      	b.n	8001518 <__aeabi_dmul+0x48>
 8001584:	0032      	movs	r2, r6
 8001586:	4658      	mov	r0, fp
 8001588:	9b01      	ldr	r3, [sp, #4]
 800158a:	4661      	mov	r1, ip
 800158c:	9100      	str	r1, [sp, #0]
 800158e:	2802      	cmp	r0, #2
 8001590:	d100      	bne.n	8001594 <__aeabi_dmul+0xc4>
 8001592:	e075      	b.n	8001680 <__aeabi_dmul+0x1b0>
 8001594:	2803      	cmp	r0, #3
 8001596:	d100      	bne.n	800159a <__aeabi_dmul+0xca>
 8001598:	e1fe      	b.n	8001998 <__aeabi_dmul+0x4c8>
 800159a:	2801      	cmp	r0, #1
 800159c:	d000      	beq.n	80015a0 <__aeabi_dmul+0xd0>
 800159e:	e12c      	b.n	80017fa <__aeabi_dmul+0x32a>
 80015a0:	2300      	movs	r3, #0
 80015a2:	2700      	movs	r7, #0
 80015a4:	2600      	movs	r6, #0
 80015a6:	2500      	movs	r5, #0
 80015a8:	033f      	lsls	r7, r7, #12
 80015aa:	0d2a      	lsrs	r2, r5, #20
 80015ac:	0b3f      	lsrs	r7, r7, #12
 80015ae:	48b3      	ldr	r0, [pc, #716]	; (800187c <__aeabi_dmul+0x3ac>)
 80015b0:	0512      	lsls	r2, r2, #20
 80015b2:	433a      	orrs	r2, r7
 80015b4:	4002      	ands	r2, r0
 80015b6:	051b      	lsls	r3, r3, #20
 80015b8:	4313      	orrs	r3, r2
 80015ba:	9a00      	ldr	r2, [sp, #0]
 80015bc:	005b      	lsls	r3, r3, #1
 80015be:	07d1      	lsls	r1, r2, #31
 80015c0:	085b      	lsrs	r3, r3, #1
 80015c2:	430b      	orrs	r3, r1
 80015c4:	0030      	movs	r0, r6
 80015c6:	0019      	movs	r1, r3
 80015c8:	b007      	add	sp, #28
 80015ca:	bc3c      	pop	{r2, r3, r4, r5}
 80015cc:	4690      	mov	r8, r2
 80015ce:	4699      	mov	r9, r3
 80015d0:	46a2      	mov	sl, r4
 80015d2:	46ab      	mov	fp, r5
 80015d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015d6:	465b      	mov	r3, fp
 80015d8:	433b      	orrs	r3, r7
 80015da:	9301      	str	r3, [sp, #4]
 80015dc:	d100      	bne.n	80015e0 <__aeabi_dmul+0x110>
 80015de:	e12f      	b.n	8001840 <__aeabi_dmul+0x370>
 80015e0:	2f00      	cmp	r7, #0
 80015e2:	d100      	bne.n	80015e6 <__aeabi_dmul+0x116>
 80015e4:	e1a5      	b.n	8001932 <__aeabi_dmul+0x462>
 80015e6:	0038      	movs	r0, r7
 80015e8:	f000 fdce 	bl	8002188 <__clzsi2>
 80015ec:	0003      	movs	r3, r0
 80015ee:	3b0b      	subs	r3, #11
 80015f0:	2b1c      	cmp	r3, #28
 80015f2:	dd00      	ble.n	80015f6 <__aeabi_dmul+0x126>
 80015f4:	e196      	b.n	8001924 <__aeabi_dmul+0x454>
 80015f6:	221d      	movs	r2, #29
 80015f8:	1ad3      	subs	r3, r2, r3
 80015fa:	465a      	mov	r2, fp
 80015fc:	0001      	movs	r1, r0
 80015fe:	40da      	lsrs	r2, r3
 8001600:	465e      	mov	r6, fp
 8001602:	3908      	subs	r1, #8
 8001604:	408f      	lsls	r7, r1
 8001606:	0013      	movs	r3, r2
 8001608:	408e      	lsls	r6, r1
 800160a:	433b      	orrs	r3, r7
 800160c:	9301      	str	r3, [sp, #4]
 800160e:	4b9c      	ldr	r3, [pc, #624]	; (8001880 <__aeabi_dmul+0x3b0>)
 8001610:	2700      	movs	r7, #0
 8001612:	1a1b      	subs	r3, r3, r0
 8001614:	4699      	mov	r9, r3
 8001616:	2300      	movs	r3, #0
 8001618:	469b      	mov	fp, r3
 800161a:	e77d      	b.n	8001518 <__aeabi_dmul+0x48>
 800161c:	4641      	mov	r1, r8
 800161e:	4653      	mov	r3, sl
 8001620:	430b      	orrs	r3, r1
 8001622:	4993      	ldr	r1, [pc, #588]	; (8001870 <__aeabi_dmul+0x3a0>)
 8001624:	468c      	mov	ip, r1
 8001626:	44e1      	add	r9, ip
 8001628:	2b00      	cmp	r3, #0
 800162a:	d000      	beq.n	800162e <__aeabi_dmul+0x15e>
 800162c:	e11a      	b.n	8001864 <__aeabi_dmul+0x394>
 800162e:	2202      	movs	r2, #2
 8001630:	2002      	movs	r0, #2
 8001632:	4317      	orrs	r7, r2
 8001634:	2200      	movs	r2, #0
 8001636:	e78c      	b.n	8001552 <__aeabi_dmul+0x82>
 8001638:	4313      	orrs	r3, r2
 800163a:	d100      	bne.n	800163e <__aeabi_dmul+0x16e>
 800163c:	e10d      	b.n	800185a <__aeabi_dmul+0x38a>
 800163e:	4643      	mov	r3, r8
 8001640:	2b00      	cmp	r3, #0
 8001642:	d100      	bne.n	8001646 <__aeabi_dmul+0x176>
 8001644:	e181      	b.n	800194a <__aeabi_dmul+0x47a>
 8001646:	4640      	mov	r0, r8
 8001648:	f000 fd9e 	bl	8002188 <__clzsi2>
 800164c:	0002      	movs	r2, r0
 800164e:	3a0b      	subs	r2, #11
 8001650:	2a1c      	cmp	r2, #28
 8001652:	dd00      	ble.n	8001656 <__aeabi_dmul+0x186>
 8001654:	e172      	b.n	800193c <__aeabi_dmul+0x46c>
 8001656:	0001      	movs	r1, r0
 8001658:	4643      	mov	r3, r8
 800165a:	3908      	subs	r1, #8
 800165c:	408b      	lsls	r3, r1
 800165e:	4698      	mov	r8, r3
 8001660:	231d      	movs	r3, #29
 8001662:	1a9a      	subs	r2, r3, r2
 8001664:	4653      	mov	r3, sl
 8001666:	40d3      	lsrs	r3, r2
 8001668:	001a      	movs	r2, r3
 800166a:	4643      	mov	r3, r8
 800166c:	4313      	orrs	r3, r2
 800166e:	4652      	mov	r2, sl
 8001670:	408a      	lsls	r2, r1
 8001672:	4649      	mov	r1, r9
 8001674:	1a08      	subs	r0, r1, r0
 8001676:	4982      	ldr	r1, [pc, #520]	; (8001880 <__aeabi_dmul+0x3b0>)
 8001678:	4689      	mov	r9, r1
 800167a:	4481      	add	r9, r0
 800167c:	2000      	movs	r0, #0
 800167e:	e768      	b.n	8001552 <__aeabi_dmul+0x82>
 8001680:	4b7b      	ldr	r3, [pc, #492]	; (8001870 <__aeabi_dmul+0x3a0>)
 8001682:	2700      	movs	r7, #0
 8001684:	2600      	movs	r6, #0
 8001686:	e78e      	b.n	80015a6 <__aeabi_dmul+0xd6>
 8001688:	0c14      	lsrs	r4, r2, #16
 800168a:	0412      	lsls	r2, r2, #16
 800168c:	0c12      	lsrs	r2, r2, #16
 800168e:	0011      	movs	r1, r2
 8001690:	0c37      	lsrs	r7, r6, #16
 8001692:	0436      	lsls	r6, r6, #16
 8001694:	0c35      	lsrs	r5, r6, #16
 8001696:	4379      	muls	r1, r7
 8001698:	0028      	movs	r0, r5
 800169a:	468c      	mov	ip, r1
 800169c:	002e      	movs	r6, r5
 800169e:	4360      	muls	r0, r4
 80016a0:	4460      	add	r0, ip
 80016a2:	4683      	mov	fp, r0
 80016a4:	4356      	muls	r6, r2
 80016a6:	0021      	movs	r1, r4
 80016a8:	0c30      	lsrs	r0, r6, #16
 80016aa:	4680      	mov	r8, r0
 80016ac:	4658      	mov	r0, fp
 80016ae:	4379      	muls	r1, r7
 80016b0:	4440      	add	r0, r8
 80016b2:	9102      	str	r1, [sp, #8]
 80016b4:	4584      	cmp	ip, r0
 80016b6:	d906      	bls.n	80016c6 <__aeabi_dmul+0x1f6>
 80016b8:	4688      	mov	r8, r1
 80016ba:	2180      	movs	r1, #128	; 0x80
 80016bc:	0249      	lsls	r1, r1, #9
 80016be:	468c      	mov	ip, r1
 80016c0:	44e0      	add	r8, ip
 80016c2:	4641      	mov	r1, r8
 80016c4:	9102      	str	r1, [sp, #8]
 80016c6:	0436      	lsls	r6, r6, #16
 80016c8:	0c01      	lsrs	r1, r0, #16
 80016ca:	0c36      	lsrs	r6, r6, #16
 80016cc:	0400      	lsls	r0, r0, #16
 80016ce:	468b      	mov	fp, r1
 80016d0:	1981      	adds	r1, r0, r6
 80016d2:	0c1e      	lsrs	r6, r3, #16
 80016d4:	041b      	lsls	r3, r3, #16
 80016d6:	0c1b      	lsrs	r3, r3, #16
 80016d8:	9103      	str	r1, [sp, #12]
 80016da:	0019      	movs	r1, r3
 80016dc:	4379      	muls	r1, r7
 80016de:	468c      	mov	ip, r1
 80016e0:	0028      	movs	r0, r5
 80016e2:	4375      	muls	r5, r6
 80016e4:	4465      	add	r5, ip
 80016e6:	46a8      	mov	r8, r5
 80016e8:	4358      	muls	r0, r3
 80016ea:	0c05      	lsrs	r5, r0, #16
 80016ec:	4445      	add	r5, r8
 80016ee:	4377      	muls	r7, r6
 80016f0:	42a9      	cmp	r1, r5
 80016f2:	d903      	bls.n	80016fc <__aeabi_dmul+0x22c>
 80016f4:	2180      	movs	r1, #128	; 0x80
 80016f6:	0249      	lsls	r1, r1, #9
 80016f8:	468c      	mov	ip, r1
 80016fa:	4467      	add	r7, ip
 80016fc:	0c29      	lsrs	r1, r5, #16
 80016fe:	468c      	mov	ip, r1
 8001700:	0039      	movs	r1, r7
 8001702:	0400      	lsls	r0, r0, #16
 8001704:	0c00      	lsrs	r0, r0, #16
 8001706:	042d      	lsls	r5, r5, #16
 8001708:	182d      	adds	r5, r5, r0
 800170a:	4461      	add	r1, ip
 800170c:	44ab      	add	fp, r5
 800170e:	9105      	str	r1, [sp, #20]
 8001710:	4659      	mov	r1, fp
 8001712:	9104      	str	r1, [sp, #16]
 8001714:	9901      	ldr	r1, [sp, #4]
 8001716:	040f      	lsls	r7, r1, #16
 8001718:	0c3f      	lsrs	r7, r7, #16
 800171a:	0c08      	lsrs	r0, r1, #16
 800171c:	0039      	movs	r1, r7
 800171e:	4351      	muls	r1, r2
 8001720:	4342      	muls	r2, r0
 8001722:	4690      	mov	r8, r2
 8001724:	0002      	movs	r2, r0
 8001726:	468c      	mov	ip, r1
 8001728:	0c09      	lsrs	r1, r1, #16
 800172a:	468b      	mov	fp, r1
 800172c:	4362      	muls	r2, r4
 800172e:	437c      	muls	r4, r7
 8001730:	4444      	add	r4, r8
 8001732:	445c      	add	r4, fp
 8001734:	45a0      	cmp	r8, r4
 8001736:	d903      	bls.n	8001740 <__aeabi_dmul+0x270>
 8001738:	2180      	movs	r1, #128	; 0x80
 800173a:	0249      	lsls	r1, r1, #9
 800173c:	4688      	mov	r8, r1
 800173e:	4442      	add	r2, r8
 8001740:	0c21      	lsrs	r1, r4, #16
 8001742:	4688      	mov	r8, r1
 8001744:	4661      	mov	r1, ip
 8001746:	0409      	lsls	r1, r1, #16
 8001748:	0c09      	lsrs	r1, r1, #16
 800174a:	468c      	mov	ip, r1
 800174c:	0039      	movs	r1, r7
 800174e:	4359      	muls	r1, r3
 8001750:	4343      	muls	r3, r0
 8001752:	4370      	muls	r0, r6
 8001754:	437e      	muls	r6, r7
 8001756:	0c0f      	lsrs	r7, r1, #16
 8001758:	18f6      	adds	r6, r6, r3
 800175a:	0424      	lsls	r4, r4, #16
 800175c:	19be      	adds	r6, r7, r6
 800175e:	4464      	add	r4, ip
 8001760:	4442      	add	r2, r8
 8001762:	468c      	mov	ip, r1
 8001764:	42b3      	cmp	r3, r6
 8001766:	d903      	bls.n	8001770 <__aeabi_dmul+0x2a0>
 8001768:	2380      	movs	r3, #128	; 0x80
 800176a:	025b      	lsls	r3, r3, #9
 800176c:	4698      	mov	r8, r3
 800176e:	4440      	add	r0, r8
 8001770:	9b02      	ldr	r3, [sp, #8]
 8001772:	4661      	mov	r1, ip
 8001774:	4698      	mov	r8, r3
 8001776:	9b04      	ldr	r3, [sp, #16]
 8001778:	0437      	lsls	r7, r6, #16
 800177a:	4443      	add	r3, r8
 800177c:	469b      	mov	fp, r3
 800177e:	45ab      	cmp	fp, r5
 8001780:	41ad      	sbcs	r5, r5
 8001782:	426b      	negs	r3, r5
 8001784:	040d      	lsls	r5, r1, #16
 8001786:	9905      	ldr	r1, [sp, #20]
 8001788:	0c2d      	lsrs	r5, r5, #16
 800178a:	468c      	mov	ip, r1
 800178c:	197f      	adds	r7, r7, r5
 800178e:	4467      	add	r7, ip
 8001790:	18fd      	adds	r5, r7, r3
 8001792:	46a8      	mov	r8, r5
 8001794:	465d      	mov	r5, fp
 8001796:	192d      	adds	r5, r5, r4
 8001798:	42a5      	cmp	r5, r4
 800179a:	41a4      	sbcs	r4, r4
 800179c:	4693      	mov	fp, r2
 800179e:	4264      	negs	r4, r4
 80017a0:	46a4      	mov	ip, r4
 80017a2:	44c3      	add	fp, r8
 80017a4:	44dc      	add	ip, fp
 80017a6:	428f      	cmp	r7, r1
 80017a8:	41bf      	sbcs	r7, r7
 80017aa:	4598      	cmp	r8, r3
 80017ac:	419b      	sbcs	r3, r3
 80017ae:	4593      	cmp	fp, r2
 80017b0:	4192      	sbcs	r2, r2
 80017b2:	45a4      	cmp	ip, r4
 80017b4:	41a4      	sbcs	r4, r4
 80017b6:	425b      	negs	r3, r3
 80017b8:	427f      	negs	r7, r7
 80017ba:	431f      	orrs	r7, r3
 80017bc:	0c36      	lsrs	r6, r6, #16
 80017be:	4252      	negs	r2, r2
 80017c0:	4264      	negs	r4, r4
 80017c2:	19bf      	adds	r7, r7, r6
 80017c4:	4322      	orrs	r2, r4
 80017c6:	18bf      	adds	r7, r7, r2
 80017c8:	4662      	mov	r2, ip
 80017ca:	1838      	adds	r0, r7, r0
 80017cc:	0243      	lsls	r3, r0, #9
 80017ce:	0dd2      	lsrs	r2, r2, #23
 80017d0:	9903      	ldr	r1, [sp, #12]
 80017d2:	4313      	orrs	r3, r2
 80017d4:	026a      	lsls	r2, r5, #9
 80017d6:	430a      	orrs	r2, r1
 80017d8:	1e50      	subs	r0, r2, #1
 80017da:	4182      	sbcs	r2, r0
 80017dc:	4661      	mov	r1, ip
 80017de:	0ded      	lsrs	r5, r5, #23
 80017e0:	432a      	orrs	r2, r5
 80017e2:	024e      	lsls	r6, r1, #9
 80017e4:	4332      	orrs	r2, r6
 80017e6:	01d9      	lsls	r1, r3, #7
 80017e8:	d400      	bmi.n	80017ec <__aeabi_dmul+0x31c>
 80017ea:	e0b3      	b.n	8001954 <__aeabi_dmul+0x484>
 80017ec:	2601      	movs	r6, #1
 80017ee:	0850      	lsrs	r0, r2, #1
 80017f0:	4032      	ands	r2, r6
 80017f2:	4302      	orrs	r2, r0
 80017f4:	07de      	lsls	r6, r3, #31
 80017f6:	4332      	orrs	r2, r6
 80017f8:	085b      	lsrs	r3, r3, #1
 80017fa:	4c22      	ldr	r4, [pc, #136]	; (8001884 <__aeabi_dmul+0x3b4>)
 80017fc:	4454      	add	r4, sl
 80017fe:	2c00      	cmp	r4, #0
 8001800:	dd62      	ble.n	80018c8 <__aeabi_dmul+0x3f8>
 8001802:	0751      	lsls	r1, r2, #29
 8001804:	d009      	beq.n	800181a <__aeabi_dmul+0x34a>
 8001806:	200f      	movs	r0, #15
 8001808:	4010      	ands	r0, r2
 800180a:	2804      	cmp	r0, #4
 800180c:	d005      	beq.n	800181a <__aeabi_dmul+0x34a>
 800180e:	1d10      	adds	r0, r2, #4
 8001810:	4290      	cmp	r0, r2
 8001812:	4192      	sbcs	r2, r2
 8001814:	4252      	negs	r2, r2
 8001816:	189b      	adds	r3, r3, r2
 8001818:	0002      	movs	r2, r0
 800181a:	01d9      	lsls	r1, r3, #7
 800181c:	d504      	bpl.n	8001828 <__aeabi_dmul+0x358>
 800181e:	2480      	movs	r4, #128	; 0x80
 8001820:	4819      	ldr	r0, [pc, #100]	; (8001888 <__aeabi_dmul+0x3b8>)
 8001822:	00e4      	lsls	r4, r4, #3
 8001824:	4003      	ands	r3, r0
 8001826:	4454      	add	r4, sl
 8001828:	4818      	ldr	r0, [pc, #96]	; (800188c <__aeabi_dmul+0x3bc>)
 800182a:	4284      	cmp	r4, r0
 800182c:	dd00      	ble.n	8001830 <__aeabi_dmul+0x360>
 800182e:	e727      	b.n	8001680 <__aeabi_dmul+0x1b0>
 8001830:	075e      	lsls	r6, r3, #29
 8001832:	025b      	lsls	r3, r3, #9
 8001834:	08d2      	lsrs	r2, r2, #3
 8001836:	0b1f      	lsrs	r7, r3, #12
 8001838:	0563      	lsls	r3, r4, #21
 800183a:	4316      	orrs	r6, r2
 800183c:	0d5b      	lsrs	r3, r3, #21
 800183e:	e6b2      	b.n	80015a6 <__aeabi_dmul+0xd6>
 8001840:	2300      	movs	r3, #0
 8001842:	4699      	mov	r9, r3
 8001844:	3301      	adds	r3, #1
 8001846:	2704      	movs	r7, #4
 8001848:	2600      	movs	r6, #0
 800184a:	469b      	mov	fp, r3
 800184c:	e664      	b.n	8001518 <__aeabi_dmul+0x48>
 800184e:	2303      	movs	r3, #3
 8001850:	9701      	str	r7, [sp, #4]
 8001852:	4681      	mov	r9, r0
 8001854:	270c      	movs	r7, #12
 8001856:	469b      	mov	fp, r3
 8001858:	e65e      	b.n	8001518 <__aeabi_dmul+0x48>
 800185a:	2201      	movs	r2, #1
 800185c:	2001      	movs	r0, #1
 800185e:	4317      	orrs	r7, r2
 8001860:	2200      	movs	r2, #0
 8001862:	e676      	b.n	8001552 <__aeabi_dmul+0x82>
 8001864:	2303      	movs	r3, #3
 8001866:	2003      	movs	r0, #3
 8001868:	431f      	orrs	r7, r3
 800186a:	4643      	mov	r3, r8
 800186c:	e671      	b.n	8001552 <__aeabi_dmul+0x82>
 800186e:	46c0      	nop			; (mov r8, r8)
 8001870:	000007ff 	.word	0x000007ff
 8001874:	fffffc01 	.word	0xfffffc01
 8001878:	08007bec 	.word	0x08007bec
 800187c:	800fffff 	.word	0x800fffff
 8001880:	fffffc0d 	.word	0xfffffc0d
 8001884:	000003ff 	.word	0x000003ff
 8001888:	feffffff 	.word	0xfeffffff
 800188c:	000007fe 	.word	0x000007fe
 8001890:	2300      	movs	r3, #0
 8001892:	2780      	movs	r7, #128	; 0x80
 8001894:	9300      	str	r3, [sp, #0]
 8001896:	033f      	lsls	r7, r7, #12
 8001898:	2600      	movs	r6, #0
 800189a:	4b43      	ldr	r3, [pc, #268]	; (80019a8 <__aeabi_dmul+0x4d8>)
 800189c:	e683      	b.n	80015a6 <__aeabi_dmul+0xd6>
 800189e:	9b01      	ldr	r3, [sp, #4]
 80018a0:	0032      	movs	r2, r6
 80018a2:	46a4      	mov	ip, r4
 80018a4:	4658      	mov	r0, fp
 80018a6:	e670      	b.n	800158a <__aeabi_dmul+0xba>
 80018a8:	46ac      	mov	ip, r5
 80018aa:	e66e      	b.n	800158a <__aeabi_dmul+0xba>
 80018ac:	2780      	movs	r7, #128	; 0x80
 80018ae:	9901      	ldr	r1, [sp, #4]
 80018b0:	033f      	lsls	r7, r7, #12
 80018b2:	4239      	tst	r1, r7
 80018b4:	d02d      	beq.n	8001912 <__aeabi_dmul+0x442>
 80018b6:	423b      	tst	r3, r7
 80018b8:	d12b      	bne.n	8001912 <__aeabi_dmul+0x442>
 80018ba:	431f      	orrs	r7, r3
 80018bc:	033f      	lsls	r7, r7, #12
 80018be:	0b3f      	lsrs	r7, r7, #12
 80018c0:	9500      	str	r5, [sp, #0]
 80018c2:	0016      	movs	r6, r2
 80018c4:	4b38      	ldr	r3, [pc, #224]	; (80019a8 <__aeabi_dmul+0x4d8>)
 80018c6:	e66e      	b.n	80015a6 <__aeabi_dmul+0xd6>
 80018c8:	2501      	movs	r5, #1
 80018ca:	1b2d      	subs	r5, r5, r4
 80018cc:	2d38      	cmp	r5, #56	; 0x38
 80018ce:	dd00      	ble.n	80018d2 <__aeabi_dmul+0x402>
 80018d0:	e666      	b.n	80015a0 <__aeabi_dmul+0xd0>
 80018d2:	2d1f      	cmp	r5, #31
 80018d4:	dc40      	bgt.n	8001958 <__aeabi_dmul+0x488>
 80018d6:	4835      	ldr	r0, [pc, #212]	; (80019ac <__aeabi_dmul+0x4dc>)
 80018d8:	001c      	movs	r4, r3
 80018da:	4450      	add	r0, sl
 80018dc:	0016      	movs	r6, r2
 80018de:	4082      	lsls	r2, r0
 80018e0:	4084      	lsls	r4, r0
 80018e2:	40ee      	lsrs	r6, r5
 80018e4:	1e50      	subs	r0, r2, #1
 80018e6:	4182      	sbcs	r2, r0
 80018e8:	4334      	orrs	r4, r6
 80018ea:	4314      	orrs	r4, r2
 80018ec:	40eb      	lsrs	r3, r5
 80018ee:	0762      	lsls	r2, r4, #29
 80018f0:	d009      	beq.n	8001906 <__aeabi_dmul+0x436>
 80018f2:	220f      	movs	r2, #15
 80018f4:	4022      	ands	r2, r4
 80018f6:	2a04      	cmp	r2, #4
 80018f8:	d005      	beq.n	8001906 <__aeabi_dmul+0x436>
 80018fa:	0022      	movs	r2, r4
 80018fc:	1d14      	adds	r4, r2, #4
 80018fe:	4294      	cmp	r4, r2
 8001900:	4180      	sbcs	r0, r0
 8001902:	4240      	negs	r0, r0
 8001904:	181b      	adds	r3, r3, r0
 8001906:	021a      	lsls	r2, r3, #8
 8001908:	d53e      	bpl.n	8001988 <__aeabi_dmul+0x4b8>
 800190a:	2301      	movs	r3, #1
 800190c:	2700      	movs	r7, #0
 800190e:	2600      	movs	r6, #0
 8001910:	e649      	b.n	80015a6 <__aeabi_dmul+0xd6>
 8001912:	2780      	movs	r7, #128	; 0x80
 8001914:	9b01      	ldr	r3, [sp, #4]
 8001916:	033f      	lsls	r7, r7, #12
 8001918:	431f      	orrs	r7, r3
 800191a:	033f      	lsls	r7, r7, #12
 800191c:	0b3f      	lsrs	r7, r7, #12
 800191e:	9400      	str	r4, [sp, #0]
 8001920:	4b21      	ldr	r3, [pc, #132]	; (80019a8 <__aeabi_dmul+0x4d8>)
 8001922:	e640      	b.n	80015a6 <__aeabi_dmul+0xd6>
 8001924:	0003      	movs	r3, r0
 8001926:	465a      	mov	r2, fp
 8001928:	3b28      	subs	r3, #40	; 0x28
 800192a:	409a      	lsls	r2, r3
 800192c:	2600      	movs	r6, #0
 800192e:	9201      	str	r2, [sp, #4]
 8001930:	e66d      	b.n	800160e <__aeabi_dmul+0x13e>
 8001932:	4658      	mov	r0, fp
 8001934:	f000 fc28 	bl	8002188 <__clzsi2>
 8001938:	3020      	adds	r0, #32
 800193a:	e657      	b.n	80015ec <__aeabi_dmul+0x11c>
 800193c:	0003      	movs	r3, r0
 800193e:	4652      	mov	r2, sl
 8001940:	3b28      	subs	r3, #40	; 0x28
 8001942:	409a      	lsls	r2, r3
 8001944:	0013      	movs	r3, r2
 8001946:	2200      	movs	r2, #0
 8001948:	e693      	b.n	8001672 <__aeabi_dmul+0x1a2>
 800194a:	4650      	mov	r0, sl
 800194c:	f000 fc1c 	bl	8002188 <__clzsi2>
 8001950:	3020      	adds	r0, #32
 8001952:	e67b      	b.n	800164c <__aeabi_dmul+0x17c>
 8001954:	46ca      	mov	sl, r9
 8001956:	e750      	b.n	80017fa <__aeabi_dmul+0x32a>
 8001958:	201f      	movs	r0, #31
 800195a:	001e      	movs	r6, r3
 800195c:	4240      	negs	r0, r0
 800195e:	1b04      	subs	r4, r0, r4
 8001960:	40e6      	lsrs	r6, r4
 8001962:	2d20      	cmp	r5, #32
 8001964:	d003      	beq.n	800196e <__aeabi_dmul+0x49e>
 8001966:	4c12      	ldr	r4, [pc, #72]	; (80019b0 <__aeabi_dmul+0x4e0>)
 8001968:	4454      	add	r4, sl
 800196a:	40a3      	lsls	r3, r4
 800196c:	431a      	orrs	r2, r3
 800196e:	1e50      	subs	r0, r2, #1
 8001970:	4182      	sbcs	r2, r0
 8001972:	4332      	orrs	r2, r6
 8001974:	2607      	movs	r6, #7
 8001976:	2700      	movs	r7, #0
 8001978:	4016      	ands	r6, r2
 800197a:	d009      	beq.n	8001990 <__aeabi_dmul+0x4c0>
 800197c:	200f      	movs	r0, #15
 800197e:	2300      	movs	r3, #0
 8001980:	4010      	ands	r0, r2
 8001982:	0014      	movs	r4, r2
 8001984:	2804      	cmp	r0, #4
 8001986:	d1b9      	bne.n	80018fc <__aeabi_dmul+0x42c>
 8001988:	0022      	movs	r2, r4
 800198a:	075e      	lsls	r6, r3, #29
 800198c:	025b      	lsls	r3, r3, #9
 800198e:	0b1f      	lsrs	r7, r3, #12
 8001990:	08d2      	lsrs	r2, r2, #3
 8001992:	4316      	orrs	r6, r2
 8001994:	2300      	movs	r3, #0
 8001996:	e606      	b.n	80015a6 <__aeabi_dmul+0xd6>
 8001998:	2780      	movs	r7, #128	; 0x80
 800199a:	033f      	lsls	r7, r7, #12
 800199c:	431f      	orrs	r7, r3
 800199e:	033f      	lsls	r7, r7, #12
 80019a0:	0b3f      	lsrs	r7, r7, #12
 80019a2:	0016      	movs	r6, r2
 80019a4:	4b00      	ldr	r3, [pc, #0]	; (80019a8 <__aeabi_dmul+0x4d8>)
 80019a6:	e5fe      	b.n	80015a6 <__aeabi_dmul+0xd6>
 80019a8:	000007ff 	.word	0x000007ff
 80019ac:	0000041e 	.word	0x0000041e
 80019b0:	0000043e 	.word	0x0000043e

080019b4 <__aeabi_dsub>:
 80019b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019b6:	4657      	mov	r7, sl
 80019b8:	464e      	mov	r6, r9
 80019ba:	4645      	mov	r5, r8
 80019bc:	46de      	mov	lr, fp
 80019be:	000c      	movs	r4, r1
 80019c0:	0309      	lsls	r1, r1, #12
 80019c2:	b5e0      	push	{r5, r6, r7, lr}
 80019c4:	0a49      	lsrs	r1, r1, #9
 80019c6:	0f46      	lsrs	r6, r0, #29
 80019c8:	005f      	lsls	r7, r3, #1
 80019ca:	4331      	orrs	r1, r6
 80019cc:	031e      	lsls	r6, r3, #12
 80019ce:	0fdb      	lsrs	r3, r3, #31
 80019d0:	0a76      	lsrs	r6, r6, #9
 80019d2:	469b      	mov	fp, r3
 80019d4:	0f53      	lsrs	r3, r2, #29
 80019d6:	4333      	orrs	r3, r6
 80019d8:	4ec8      	ldr	r6, [pc, #800]	; (8001cfc <__aeabi_dsub+0x348>)
 80019da:	0065      	lsls	r5, r4, #1
 80019dc:	00c0      	lsls	r0, r0, #3
 80019de:	0fe4      	lsrs	r4, r4, #31
 80019e0:	00d2      	lsls	r2, r2, #3
 80019e2:	0d6d      	lsrs	r5, r5, #21
 80019e4:	46a2      	mov	sl, r4
 80019e6:	4681      	mov	r9, r0
 80019e8:	0d7f      	lsrs	r7, r7, #21
 80019ea:	469c      	mov	ip, r3
 80019ec:	4690      	mov	r8, r2
 80019ee:	42b7      	cmp	r7, r6
 80019f0:	d100      	bne.n	80019f4 <__aeabi_dsub+0x40>
 80019f2:	e0b9      	b.n	8001b68 <__aeabi_dsub+0x1b4>
 80019f4:	465b      	mov	r3, fp
 80019f6:	2601      	movs	r6, #1
 80019f8:	4073      	eors	r3, r6
 80019fa:	469b      	mov	fp, r3
 80019fc:	1bee      	subs	r6, r5, r7
 80019fe:	45a3      	cmp	fp, r4
 8001a00:	d100      	bne.n	8001a04 <__aeabi_dsub+0x50>
 8001a02:	e083      	b.n	8001b0c <__aeabi_dsub+0x158>
 8001a04:	2e00      	cmp	r6, #0
 8001a06:	dd63      	ble.n	8001ad0 <__aeabi_dsub+0x11c>
 8001a08:	2f00      	cmp	r7, #0
 8001a0a:	d000      	beq.n	8001a0e <__aeabi_dsub+0x5a>
 8001a0c:	e0b1      	b.n	8001b72 <__aeabi_dsub+0x1be>
 8001a0e:	4663      	mov	r3, ip
 8001a10:	4313      	orrs	r3, r2
 8001a12:	d100      	bne.n	8001a16 <__aeabi_dsub+0x62>
 8001a14:	e123      	b.n	8001c5e <__aeabi_dsub+0x2aa>
 8001a16:	1e73      	subs	r3, r6, #1
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d000      	beq.n	8001a1e <__aeabi_dsub+0x6a>
 8001a1c:	e1ba      	b.n	8001d94 <__aeabi_dsub+0x3e0>
 8001a1e:	1a86      	subs	r6, r0, r2
 8001a20:	4663      	mov	r3, ip
 8001a22:	42b0      	cmp	r0, r6
 8001a24:	4180      	sbcs	r0, r0
 8001a26:	2501      	movs	r5, #1
 8001a28:	1ac9      	subs	r1, r1, r3
 8001a2a:	4240      	negs	r0, r0
 8001a2c:	1a09      	subs	r1, r1, r0
 8001a2e:	020b      	lsls	r3, r1, #8
 8001a30:	d400      	bmi.n	8001a34 <__aeabi_dsub+0x80>
 8001a32:	e147      	b.n	8001cc4 <__aeabi_dsub+0x310>
 8001a34:	0249      	lsls	r1, r1, #9
 8001a36:	0a4b      	lsrs	r3, r1, #9
 8001a38:	4698      	mov	r8, r3
 8001a3a:	4643      	mov	r3, r8
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d100      	bne.n	8001a42 <__aeabi_dsub+0x8e>
 8001a40:	e189      	b.n	8001d56 <__aeabi_dsub+0x3a2>
 8001a42:	4640      	mov	r0, r8
 8001a44:	f000 fba0 	bl	8002188 <__clzsi2>
 8001a48:	0003      	movs	r3, r0
 8001a4a:	3b08      	subs	r3, #8
 8001a4c:	2b1f      	cmp	r3, #31
 8001a4e:	dd00      	ble.n	8001a52 <__aeabi_dsub+0x9e>
 8001a50:	e17c      	b.n	8001d4c <__aeabi_dsub+0x398>
 8001a52:	2220      	movs	r2, #32
 8001a54:	0030      	movs	r0, r6
 8001a56:	1ad2      	subs	r2, r2, r3
 8001a58:	4641      	mov	r1, r8
 8001a5a:	40d0      	lsrs	r0, r2
 8001a5c:	4099      	lsls	r1, r3
 8001a5e:	0002      	movs	r2, r0
 8001a60:	409e      	lsls	r6, r3
 8001a62:	430a      	orrs	r2, r1
 8001a64:	429d      	cmp	r5, r3
 8001a66:	dd00      	ble.n	8001a6a <__aeabi_dsub+0xb6>
 8001a68:	e16a      	b.n	8001d40 <__aeabi_dsub+0x38c>
 8001a6a:	1b5d      	subs	r5, r3, r5
 8001a6c:	1c6b      	adds	r3, r5, #1
 8001a6e:	2b1f      	cmp	r3, #31
 8001a70:	dd00      	ble.n	8001a74 <__aeabi_dsub+0xc0>
 8001a72:	e194      	b.n	8001d9e <__aeabi_dsub+0x3ea>
 8001a74:	2120      	movs	r1, #32
 8001a76:	0010      	movs	r0, r2
 8001a78:	0035      	movs	r5, r6
 8001a7a:	1ac9      	subs	r1, r1, r3
 8001a7c:	408e      	lsls	r6, r1
 8001a7e:	40da      	lsrs	r2, r3
 8001a80:	4088      	lsls	r0, r1
 8001a82:	40dd      	lsrs	r5, r3
 8001a84:	1e71      	subs	r1, r6, #1
 8001a86:	418e      	sbcs	r6, r1
 8001a88:	0011      	movs	r1, r2
 8001a8a:	2207      	movs	r2, #7
 8001a8c:	4328      	orrs	r0, r5
 8001a8e:	2500      	movs	r5, #0
 8001a90:	4306      	orrs	r6, r0
 8001a92:	4032      	ands	r2, r6
 8001a94:	2a00      	cmp	r2, #0
 8001a96:	d009      	beq.n	8001aac <__aeabi_dsub+0xf8>
 8001a98:	230f      	movs	r3, #15
 8001a9a:	4033      	ands	r3, r6
 8001a9c:	2b04      	cmp	r3, #4
 8001a9e:	d005      	beq.n	8001aac <__aeabi_dsub+0xf8>
 8001aa0:	1d33      	adds	r3, r6, #4
 8001aa2:	42b3      	cmp	r3, r6
 8001aa4:	41b6      	sbcs	r6, r6
 8001aa6:	4276      	negs	r6, r6
 8001aa8:	1989      	adds	r1, r1, r6
 8001aaa:	001e      	movs	r6, r3
 8001aac:	020b      	lsls	r3, r1, #8
 8001aae:	d400      	bmi.n	8001ab2 <__aeabi_dsub+0xfe>
 8001ab0:	e23d      	b.n	8001f2e <__aeabi_dsub+0x57a>
 8001ab2:	1c6a      	adds	r2, r5, #1
 8001ab4:	4b91      	ldr	r3, [pc, #580]	; (8001cfc <__aeabi_dsub+0x348>)
 8001ab6:	0555      	lsls	r5, r2, #21
 8001ab8:	0d6d      	lsrs	r5, r5, #21
 8001aba:	429a      	cmp	r2, r3
 8001abc:	d100      	bne.n	8001ac0 <__aeabi_dsub+0x10c>
 8001abe:	e119      	b.n	8001cf4 <__aeabi_dsub+0x340>
 8001ac0:	4a8f      	ldr	r2, [pc, #572]	; (8001d00 <__aeabi_dsub+0x34c>)
 8001ac2:	08f6      	lsrs	r6, r6, #3
 8001ac4:	400a      	ands	r2, r1
 8001ac6:	0757      	lsls	r7, r2, #29
 8001ac8:	0252      	lsls	r2, r2, #9
 8001aca:	4337      	orrs	r7, r6
 8001acc:	0b12      	lsrs	r2, r2, #12
 8001ace:	e09b      	b.n	8001c08 <__aeabi_dsub+0x254>
 8001ad0:	2e00      	cmp	r6, #0
 8001ad2:	d000      	beq.n	8001ad6 <__aeabi_dsub+0x122>
 8001ad4:	e0c5      	b.n	8001c62 <__aeabi_dsub+0x2ae>
 8001ad6:	1c6e      	adds	r6, r5, #1
 8001ad8:	0576      	lsls	r6, r6, #21
 8001ada:	0d76      	lsrs	r6, r6, #21
 8001adc:	2e01      	cmp	r6, #1
 8001ade:	dc00      	bgt.n	8001ae2 <__aeabi_dsub+0x12e>
 8001ae0:	e148      	b.n	8001d74 <__aeabi_dsub+0x3c0>
 8001ae2:	4667      	mov	r7, ip
 8001ae4:	1a86      	subs	r6, r0, r2
 8001ae6:	1bcb      	subs	r3, r1, r7
 8001ae8:	42b0      	cmp	r0, r6
 8001aea:	41bf      	sbcs	r7, r7
 8001aec:	427f      	negs	r7, r7
 8001aee:	46b8      	mov	r8, r7
 8001af0:	001f      	movs	r7, r3
 8001af2:	4643      	mov	r3, r8
 8001af4:	1aff      	subs	r7, r7, r3
 8001af6:	003b      	movs	r3, r7
 8001af8:	46b8      	mov	r8, r7
 8001afa:	021b      	lsls	r3, r3, #8
 8001afc:	d500      	bpl.n	8001b00 <__aeabi_dsub+0x14c>
 8001afe:	e15f      	b.n	8001dc0 <__aeabi_dsub+0x40c>
 8001b00:	4337      	orrs	r7, r6
 8001b02:	d19a      	bne.n	8001a3a <__aeabi_dsub+0x86>
 8001b04:	2200      	movs	r2, #0
 8001b06:	2400      	movs	r4, #0
 8001b08:	2500      	movs	r5, #0
 8001b0a:	e079      	b.n	8001c00 <__aeabi_dsub+0x24c>
 8001b0c:	2e00      	cmp	r6, #0
 8001b0e:	dc00      	bgt.n	8001b12 <__aeabi_dsub+0x15e>
 8001b10:	e0fa      	b.n	8001d08 <__aeabi_dsub+0x354>
 8001b12:	2f00      	cmp	r7, #0
 8001b14:	d100      	bne.n	8001b18 <__aeabi_dsub+0x164>
 8001b16:	e08d      	b.n	8001c34 <__aeabi_dsub+0x280>
 8001b18:	4b78      	ldr	r3, [pc, #480]	; (8001cfc <__aeabi_dsub+0x348>)
 8001b1a:	429d      	cmp	r5, r3
 8001b1c:	d067      	beq.n	8001bee <__aeabi_dsub+0x23a>
 8001b1e:	2380      	movs	r3, #128	; 0x80
 8001b20:	4667      	mov	r7, ip
 8001b22:	041b      	lsls	r3, r3, #16
 8001b24:	431f      	orrs	r7, r3
 8001b26:	46bc      	mov	ip, r7
 8001b28:	2e38      	cmp	r6, #56	; 0x38
 8001b2a:	dc00      	bgt.n	8001b2e <__aeabi_dsub+0x17a>
 8001b2c:	e152      	b.n	8001dd4 <__aeabi_dsub+0x420>
 8001b2e:	4663      	mov	r3, ip
 8001b30:	4313      	orrs	r3, r2
 8001b32:	1e5a      	subs	r2, r3, #1
 8001b34:	4193      	sbcs	r3, r2
 8001b36:	181e      	adds	r6, r3, r0
 8001b38:	4286      	cmp	r6, r0
 8001b3a:	4180      	sbcs	r0, r0
 8001b3c:	4240      	negs	r0, r0
 8001b3e:	1809      	adds	r1, r1, r0
 8001b40:	020b      	lsls	r3, r1, #8
 8001b42:	d400      	bmi.n	8001b46 <__aeabi_dsub+0x192>
 8001b44:	e0be      	b.n	8001cc4 <__aeabi_dsub+0x310>
 8001b46:	4b6d      	ldr	r3, [pc, #436]	; (8001cfc <__aeabi_dsub+0x348>)
 8001b48:	3501      	adds	r5, #1
 8001b4a:	429d      	cmp	r5, r3
 8001b4c:	d100      	bne.n	8001b50 <__aeabi_dsub+0x19c>
 8001b4e:	e0d2      	b.n	8001cf6 <__aeabi_dsub+0x342>
 8001b50:	4a6b      	ldr	r2, [pc, #428]	; (8001d00 <__aeabi_dsub+0x34c>)
 8001b52:	0873      	lsrs	r3, r6, #1
 8001b54:	400a      	ands	r2, r1
 8001b56:	2101      	movs	r1, #1
 8001b58:	400e      	ands	r6, r1
 8001b5a:	431e      	orrs	r6, r3
 8001b5c:	0851      	lsrs	r1, r2, #1
 8001b5e:	07d3      	lsls	r3, r2, #31
 8001b60:	2207      	movs	r2, #7
 8001b62:	431e      	orrs	r6, r3
 8001b64:	4032      	ands	r2, r6
 8001b66:	e795      	b.n	8001a94 <__aeabi_dsub+0xe0>
 8001b68:	001e      	movs	r6, r3
 8001b6a:	4316      	orrs	r6, r2
 8001b6c:	d000      	beq.n	8001b70 <__aeabi_dsub+0x1bc>
 8001b6e:	e745      	b.n	80019fc <__aeabi_dsub+0x48>
 8001b70:	e740      	b.n	80019f4 <__aeabi_dsub+0x40>
 8001b72:	4b62      	ldr	r3, [pc, #392]	; (8001cfc <__aeabi_dsub+0x348>)
 8001b74:	429d      	cmp	r5, r3
 8001b76:	d03a      	beq.n	8001bee <__aeabi_dsub+0x23a>
 8001b78:	2380      	movs	r3, #128	; 0x80
 8001b7a:	4667      	mov	r7, ip
 8001b7c:	041b      	lsls	r3, r3, #16
 8001b7e:	431f      	orrs	r7, r3
 8001b80:	46bc      	mov	ip, r7
 8001b82:	2e38      	cmp	r6, #56	; 0x38
 8001b84:	dd00      	ble.n	8001b88 <__aeabi_dsub+0x1d4>
 8001b86:	e0eb      	b.n	8001d60 <__aeabi_dsub+0x3ac>
 8001b88:	2e1f      	cmp	r6, #31
 8001b8a:	dc00      	bgt.n	8001b8e <__aeabi_dsub+0x1da>
 8001b8c:	e13a      	b.n	8001e04 <__aeabi_dsub+0x450>
 8001b8e:	0033      	movs	r3, r6
 8001b90:	4667      	mov	r7, ip
 8001b92:	3b20      	subs	r3, #32
 8001b94:	40df      	lsrs	r7, r3
 8001b96:	003b      	movs	r3, r7
 8001b98:	2e20      	cmp	r6, #32
 8001b9a:	d005      	beq.n	8001ba8 <__aeabi_dsub+0x1f4>
 8001b9c:	2740      	movs	r7, #64	; 0x40
 8001b9e:	1bbf      	subs	r7, r7, r6
 8001ba0:	4666      	mov	r6, ip
 8001ba2:	40be      	lsls	r6, r7
 8001ba4:	4332      	orrs	r2, r6
 8001ba6:	4690      	mov	r8, r2
 8001ba8:	4646      	mov	r6, r8
 8001baa:	1e72      	subs	r2, r6, #1
 8001bac:	4196      	sbcs	r6, r2
 8001bae:	4333      	orrs	r3, r6
 8001bb0:	e0da      	b.n	8001d68 <__aeabi_dsub+0x3b4>
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d100      	bne.n	8001bb8 <__aeabi_dsub+0x204>
 8001bb6:	e214      	b.n	8001fe2 <__aeabi_dsub+0x62e>
 8001bb8:	4663      	mov	r3, ip
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	d100      	bne.n	8001bc0 <__aeabi_dsub+0x20c>
 8001bbe:	e168      	b.n	8001e92 <__aeabi_dsub+0x4de>
 8001bc0:	2380      	movs	r3, #128	; 0x80
 8001bc2:	074e      	lsls	r6, r1, #29
 8001bc4:	08c0      	lsrs	r0, r0, #3
 8001bc6:	08c9      	lsrs	r1, r1, #3
 8001bc8:	031b      	lsls	r3, r3, #12
 8001bca:	4306      	orrs	r6, r0
 8001bcc:	4219      	tst	r1, r3
 8001bce:	d008      	beq.n	8001be2 <__aeabi_dsub+0x22e>
 8001bd0:	4660      	mov	r0, ip
 8001bd2:	08c0      	lsrs	r0, r0, #3
 8001bd4:	4218      	tst	r0, r3
 8001bd6:	d104      	bne.n	8001be2 <__aeabi_dsub+0x22e>
 8001bd8:	4663      	mov	r3, ip
 8001bda:	0001      	movs	r1, r0
 8001bdc:	08d2      	lsrs	r2, r2, #3
 8001bde:	075e      	lsls	r6, r3, #29
 8001be0:	4316      	orrs	r6, r2
 8001be2:	00f3      	lsls	r3, r6, #3
 8001be4:	4699      	mov	r9, r3
 8001be6:	00c9      	lsls	r1, r1, #3
 8001be8:	0f72      	lsrs	r2, r6, #29
 8001bea:	4d44      	ldr	r5, [pc, #272]	; (8001cfc <__aeabi_dsub+0x348>)
 8001bec:	4311      	orrs	r1, r2
 8001bee:	464b      	mov	r3, r9
 8001bf0:	08de      	lsrs	r6, r3, #3
 8001bf2:	4b42      	ldr	r3, [pc, #264]	; (8001cfc <__aeabi_dsub+0x348>)
 8001bf4:	074f      	lsls	r7, r1, #29
 8001bf6:	4337      	orrs	r7, r6
 8001bf8:	08ca      	lsrs	r2, r1, #3
 8001bfa:	429d      	cmp	r5, r3
 8001bfc:	d100      	bne.n	8001c00 <__aeabi_dsub+0x24c>
 8001bfe:	e06e      	b.n	8001cde <__aeabi_dsub+0x32a>
 8001c00:	0312      	lsls	r2, r2, #12
 8001c02:	056d      	lsls	r5, r5, #21
 8001c04:	0b12      	lsrs	r2, r2, #12
 8001c06:	0d6d      	lsrs	r5, r5, #21
 8001c08:	2100      	movs	r1, #0
 8001c0a:	0312      	lsls	r2, r2, #12
 8001c0c:	0b13      	lsrs	r3, r2, #12
 8001c0e:	0d0a      	lsrs	r2, r1, #20
 8001c10:	0512      	lsls	r2, r2, #20
 8001c12:	431a      	orrs	r2, r3
 8001c14:	4b3b      	ldr	r3, [pc, #236]	; (8001d04 <__aeabi_dsub+0x350>)
 8001c16:	052d      	lsls	r5, r5, #20
 8001c18:	4013      	ands	r3, r2
 8001c1a:	432b      	orrs	r3, r5
 8001c1c:	005b      	lsls	r3, r3, #1
 8001c1e:	07e4      	lsls	r4, r4, #31
 8001c20:	085b      	lsrs	r3, r3, #1
 8001c22:	4323      	orrs	r3, r4
 8001c24:	0038      	movs	r0, r7
 8001c26:	0019      	movs	r1, r3
 8001c28:	bc3c      	pop	{r2, r3, r4, r5}
 8001c2a:	4690      	mov	r8, r2
 8001c2c:	4699      	mov	r9, r3
 8001c2e:	46a2      	mov	sl, r4
 8001c30:	46ab      	mov	fp, r5
 8001c32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001c34:	4663      	mov	r3, ip
 8001c36:	4313      	orrs	r3, r2
 8001c38:	d011      	beq.n	8001c5e <__aeabi_dsub+0x2aa>
 8001c3a:	1e73      	subs	r3, r6, #1
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d000      	beq.n	8001c42 <__aeabi_dsub+0x28e>
 8001c40:	e107      	b.n	8001e52 <__aeabi_dsub+0x49e>
 8001c42:	1886      	adds	r6, r0, r2
 8001c44:	4286      	cmp	r6, r0
 8001c46:	4180      	sbcs	r0, r0
 8001c48:	4461      	add	r1, ip
 8001c4a:	4240      	negs	r0, r0
 8001c4c:	1809      	adds	r1, r1, r0
 8001c4e:	2501      	movs	r5, #1
 8001c50:	020b      	lsls	r3, r1, #8
 8001c52:	d537      	bpl.n	8001cc4 <__aeabi_dsub+0x310>
 8001c54:	2502      	movs	r5, #2
 8001c56:	e77b      	b.n	8001b50 <__aeabi_dsub+0x19c>
 8001c58:	003e      	movs	r6, r7
 8001c5a:	4661      	mov	r1, ip
 8001c5c:	4691      	mov	r9, r2
 8001c5e:	0035      	movs	r5, r6
 8001c60:	e7c5      	b.n	8001bee <__aeabi_dsub+0x23a>
 8001c62:	465c      	mov	r4, fp
 8001c64:	2d00      	cmp	r5, #0
 8001c66:	d000      	beq.n	8001c6a <__aeabi_dsub+0x2b6>
 8001c68:	e0e1      	b.n	8001e2e <__aeabi_dsub+0x47a>
 8001c6a:	000b      	movs	r3, r1
 8001c6c:	4303      	orrs	r3, r0
 8001c6e:	d0f3      	beq.n	8001c58 <__aeabi_dsub+0x2a4>
 8001c70:	1c73      	adds	r3, r6, #1
 8001c72:	d100      	bne.n	8001c76 <__aeabi_dsub+0x2c2>
 8001c74:	e1ac      	b.n	8001fd0 <__aeabi_dsub+0x61c>
 8001c76:	4b21      	ldr	r3, [pc, #132]	; (8001cfc <__aeabi_dsub+0x348>)
 8001c78:	429f      	cmp	r7, r3
 8001c7a:	d100      	bne.n	8001c7e <__aeabi_dsub+0x2ca>
 8001c7c:	e13a      	b.n	8001ef4 <__aeabi_dsub+0x540>
 8001c7e:	43f3      	mvns	r3, r6
 8001c80:	2b38      	cmp	r3, #56	; 0x38
 8001c82:	dd00      	ble.n	8001c86 <__aeabi_dsub+0x2d2>
 8001c84:	e16f      	b.n	8001f66 <__aeabi_dsub+0x5b2>
 8001c86:	2b1f      	cmp	r3, #31
 8001c88:	dd00      	ble.n	8001c8c <__aeabi_dsub+0x2d8>
 8001c8a:	e18c      	b.n	8001fa6 <__aeabi_dsub+0x5f2>
 8001c8c:	2520      	movs	r5, #32
 8001c8e:	000e      	movs	r6, r1
 8001c90:	1aed      	subs	r5, r5, r3
 8001c92:	40ae      	lsls	r6, r5
 8001c94:	46b0      	mov	r8, r6
 8001c96:	0006      	movs	r6, r0
 8001c98:	46aa      	mov	sl, r5
 8001c9a:	40de      	lsrs	r6, r3
 8001c9c:	4645      	mov	r5, r8
 8001c9e:	4335      	orrs	r5, r6
 8001ca0:	002e      	movs	r6, r5
 8001ca2:	4655      	mov	r5, sl
 8001ca4:	40d9      	lsrs	r1, r3
 8001ca6:	40a8      	lsls	r0, r5
 8001ca8:	4663      	mov	r3, ip
 8001caa:	1e45      	subs	r5, r0, #1
 8001cac:	41a8      	sbcs	r0, r5
 8001cae:	1a5b      	subs	r3, r3, r1
 8001cb0:	469c      	mov	ip, r3
 8001cb2:	4330      	orrs	r0, r6
 8001cb4:	1a16      	subs	r6, r2, r0
 8001cb6:	42b2      	cmp	r2, r6
 8001cb8:	4192      	sbcs	r2, r2
 8001cba:	4663      	mov	r3, ip
 8001cbc:	4252      	negs	r2, r2
 8001cbe:	1a99      	subs	r1, r3, r2
 8001cc0:	003d      	movs	r5, r7
 8001cc2:	e6b4      	b.n	8001a2e <__aeabi_dsub+0x7a>
 8001cc4:	2207      	movs	r2, #7
 8001cc6:	4032      	ands	r2, r6
 8001cc8:	2a00      	cmp	r2, #0
 8001cca:	d000      	beq.n	8001cce <__aeabi_dsub+0x31a>
 8001ccc:	e6e4      	b.n	8001a98 <__aeabi_dsub+0xe4>
 8001cce:	4b0b      	ldr	r3, [pc, #44]	; (8001cfc <__aeabi_dsub+0x348>)
 8001cd0:	08f6      	lsrs	r6, r6, #3
 8001cd2:	074f      	lsls	r7, r1, #29
 8001cd4:	4337      	orrs	r7, r6
 8001cd6:	08ca      	lsrs	r2, r1, #3
 8001cd8:	429d      	cmp	r5, r3
 8001cda:	d000      	beq.n	8001cde <__aeabi_dsub+0x32a>
 8001cdc:	e790      	b.n	8001c00 <__aeabi_dsub+0x24c>
 8001cde:	003b      	movs	r3, r7
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	d100      	bne.n	8001ce6 <__aeabi_dsub+0x332>
 8001ce4:	e1a6      	b.n	8002034 <__aeabi_dsub+0x680>
 8001ce6:	2380      	movs	r3, #128	; 0x80
 8001ce8:	031b      	lsls	r3, r3, #12
 8001cea:	431a      	orrs	r2, r3
 8001cec:	0312      	lsls	r2, r2, #12
 8001cee:	0b12      	lsrs	r2, r2, #12
 8001cf0:	4d02      	ldr	r5, [pc, #8]	; (8001cfc <__aeabi_dsub+0x348>)
 8001cf2:	e789      	b.n	8001c08 <__aeabi_dsub+0x254>
 8001cf4:	0015      	movs	r5, r2
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	2700      	movs	r7, #0
 8001cfa:	e785      	b.n	8001c08 <__aeabi_dsub+0x254>
 8001cfc:	000007ff 	.word	0x000007ff
 8001d00:	ff7fffff 	.word	0xff7fffff
 8001d04:	800fffff 	.word	0x800fffff
 8001d08:	2e00      	cmp	r6, #0
 8001d0a:	d000      	beq.n	8001d0e <__aeabi_dsub+0x35a>
 8001d0c:	e0c7      	b.n	8001e9e <__aeabi_dsub+0x4ea>
 8001d0e:	1c6b      	adds	r3, r5, #1
 8001d10:	055e      	lsls	r6, r3, #21
 8001d12:	0d76      	lsrs	r6, r6, #21
 8001d14:	2e01      	cmp	r6, #1
 8001d16:	dc00      	bgt.n	8001d1a <__aeabi_dsub+0x366>
 8001d18:	e0f0      	b.n	8001efc <__aeabi_dsub+0x548>
 8001d1a:	4dc8      	ldr	r5, [pc, #800]	; (800203c <__aeabi_dsub+0x688>)
 8001d1c:	42ab      	cmp	r3, r5
 8001d1e:	d100      	bne.n	8001d22 <__aeabi_dsub+0x36e>
 8001d20:	e0b9      	b.n	8001e96 <__aeabi_dsub+0x4e2>
 8001d22:	1885      	adds	r5, r0, r2
 8001d24:	000a      	movs	r2, r1
 8001d26:	4285      	cmp	r5, r0
 8001d28:	4189      	sbcs	r1, r1
 8001d2a:	4462      	add	r2, ip
 8001d2c:	4249      	negs	r1, r1
 8001d2e:	1851      	adds	r1, r2, r1
 8001d30:	2207      	movs	r2, #7
 8001d32:	07ce      	lsls	r6, r1, #31
 8001d34:	086d      	lsrs	r5, r5, #1
 8001d36:	432e      	orrs	r6, r5
 8001d38:	0849      	lsrs	r1, r1, #1
 8001d3a:	4032      	ands	r2, r6
 8001d3c:	001d      	movs	r5, r3
 8001d3e:	e6a9      	b.n	8001a94 <__aeabi_dsub+0xe0>
 8001d40:	49bf      	ldr	r1, [pc, #764]	; (8002040 <__aeabi_dsub+0x68c>)
 8001d42:	1aed      	subs	r5, r5, r3
 8001d44:	4011      	ands	r1, r2
 8001d46:	2207      	movs	r2, #7
 8001d48:	4032      	ands	r2, r6
 8001d4a:	e6a3      	b.n	8001a94 <__aeabi_dsub+0xe0>
 8001d4c:	0032      	movs	r2, r6
 8001d4e:	3828      	subs	r0, #40	; 0x28
 8001d50:	4082      	lsls	r2, r0
 8001d52:	2600      	movs	r6, #0
 8001d54:	e686      	b.n	8001a64 <__aeabi_dsub+0xb0>
 8001d56:	0030      	movs	r0, r6
 8001d58:	f000 fa16 	bl	8002188 <__clzsi2>
 8001d5c:	3020      	adds	r0, #32
 8001d5e:	e673      	b.n	8001a48 <__aeabi_dsub+0x94>
 8001d60:	4663      	mov	r3, ip
 8001d62:	4313      	orrs	r3, r2
 8001d64:	1e5a      	subs	r2, r3, #1
 8001d66:	4193      	sbcs	r3, r2
 8001d68:	1ac6      	subs	r6, r0, r3
 8001d6a:	42b0      	cmp	r0, r6
 8001d6c:	4180      	sbcs	r0, r0
 8001d6e:	4240      	negs	r0, r0
 8001d70:	1a09      	subs	r1, r1, r0
 8001d72:	e65c      	b.n	8001a2e <__aeabi_dsub+0x7a>
 8001d74:	000e      	movs	r6, r1
 8001d76:	4667      	mov	r7, ip
 8001d78:	4306      	orrs	r6, r0
 8001d7a:	4317      	orrs	r7, r2
 8001d7c:	2d00      	cmp	r5, #0
 8001d7e:	d15e      	bne.n	8001e3e <__aeabi_dsub+0x48a>
 8001d80:	2e00      	cmp	r6, #0
 8001d82:	d000      	beq.n	8001d86 <__aeabi_dsub+0x3d2>
 8001d84:	e0f3      	b.n	8001f6e <__aeabi_dsub+0x5ba>
 8001d86:	2f00      	cmp	r7, #0
 8001d88:	d100      	bne.n	8001d8c <__aeabi_dsub+0x3d8>
 8001d8a:	e11e      	b.n	8001fca <__aeabi_dsub+0x616>
 8001d8c:	465c      	mov	r4, fp
 8001d8e:	4661      	mov	r1, ip
 8001d90:	4691      	mov	r9, r2
 8001d92:	e72c      	b.n	8001bee <__aeabi_dsub+0x23a>
 8001d94:	4fa9      	ldr	r7, [pc, #676]	; (800203c <__aeabi_dsub+0x688>)
 8001d96:	42be      	cmp	r6, r7
 8001d98:	d07b      	beq.n	8001e92 <__aeabi_dsub+0x4de>
 8001d9a:	001e      	movs	r6, r3
 8001d9c:	e6f1      	b.n	8001b82 <__aeabi_dsub+0x1ce>
 8001d9e:	0010      	movs	r0, r2
 8001da0:	3d1f      	subs	r5, #31
 8001da2:	40e8      	lsrs	r0, r5
 8001da4:	2b20      	cmp	r3, #32
 8001da6:	d003      	beq.n	8001db0 <__aeabi_dsub+0x3fc>
 8001da8:	2140      	movs	r1, #64	; 0x40
 8001daa:	1acb      	subs	r3, r1, r3
 8001dac:	409a      	lsls	r2, r3
 8001dae:	4316      	orrs	r6, r2
 8001db0:	1e73      	subs	r3, r6, #1
 8001db2:	419e      	sbcs	r6, r3
 8001db4:	2207      	movs	r2, #7
 8001db6:	4306      	orrs	r6, r0
 8001db8:	4032      	ands	r2, r6
 8001dba:	2100      	movs	r1, #0
 8001dbc:	2500      	movs	r5, #0
 8001dbe:	e783      	b.n	8001cc8 <__aeabi_dsub+0x314>
 8001dc0:	1a16      	subs	r6, r2, r0
 8001dc2:	4663      	mov	r3, ip
 8001dc4:	42b2      	cmp	r2, r6
 8001dc6:	4180      	sbcs	r0, r0
 8001dc8:	1a59      	subs	r1, r3, r1
 8001dca:	4240      	negs	r0, r0
 8001dcc:	1a0b      	subs	r3, r1, r0
 8001dce:	4698      	mov	r8, r3
 8001dd0:	465c      	mov	r4, fp
 8001dd2:	e632      	b.n	8001a3a <__aeabi_dsub+0x86>
 8001dd4:	2e1f      	cmp	r6, #31
 8001dd6:	dd00      	ble.n	8001dda <__aeabi_dsub+0x426>
 8001dd8:	e0ab      	b.n	8001f32 <__aeabi_dsub+0x57e>
 8001dda:	2720      	movs	r7, #32
 8001ddc:	1bbb      	subs	r3, r7, r6
 8001dde:	469a      	mov	sl, r3
 8001de0:	4663      	mov	r3, ip
 8001de2:	4657      	mov	r7, sl
 8001de4:	40bb      	lsls	r3, r7
 8001de6:	4699      	mov	r9, r3
 8001de8:	0013      	movs	r3, r2
 8001dea:	464f      	mov	r7, r9
 8001dec:	40f3      	lsrs	r3, r6
 8001dee:	431f      	orrs	r7, r3
 8001df0:	003b      	movs	r3, r7
 8001df2:	4657      	mov	r7, sl
 8001df4:	40ba      	lsls	r2, r7
 8001df6:	1e57      	subs	r7, r2, #1
 8001df8:	41ba      	sbcs	r2, r7
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	4662      	mov	r2, ip
 8001dfe:	40f2      	lsrs	r2, r6
 8001e00:	1889      	adds	r1, r1, r2
 8001e02:	e698      	b.n	8001b36 <__aeabi_dsub+0x182>
 8001e04:	2720      	movs	r7, #32
 8001e06:	1bbb      	subs	r3, r7, r6
 8001e08:	469a      	mov	sl, r3
 8001e0a:	4663      	mov	r3, ip
 8001e0c:	4657      	mov	r7, sl
 8001e0e:	40bb      	lsls	r3, r7
 8001e10:	4699      	mov	r9, r3
 8001e12:	0013      	movs	r3, r2
 8001e14:	464f      	mov	r7, r9
 8001e16:	40f3      	lsrs	r3, r6
 8001e18:	431f      	orrs	r7, r3
 8001e1a:	003b      	movs	r3, r7
 8001e1c:	4657      	mov	r7, sl
 8001e1e:	40ba      	lsls	r2, r7
 8001e20:	1e57      	subs	r7, r2, #1
 8001e22:	41ba      	sbcs	r2, r7
 8001e24:	4313      	orrs	r3, r2
 8001e26:	4662      	mov	r2, ip
 8001e28:	40f2      	lsrs	r2, r6
 8001e2a:	1a89      	subs	r1, r1, r2
 8001e2c:	e79c      	b.n	8001d68 <__aeabi_dsub+0x3b4>
 8001e2e:	4b83      	ldr	r3, [pc, #524]	; (800203c <__aeabi_dsub+0x688>)
 8001e30:	429f      	cmp	r7, r3
 8001e32:	d05f      	beq.n	8001ef4 <__aeabi_dsub+0x540>
 8001e34:	2580      	movs	r5, #128	; 0x80
 8001e36:	042d      	lsls	r5, r5, #16
 8001e38:	4273      	negs	r3, r6
 8001e3a:	4329      	orrs	r1, r5
 8001e3c:	e720      	b.n	8001c80 <__aeabi_dsub+0x2cc>
 8001e3e:	2e00      	cmp	r6, #0
 8001e40:	d10c      	bne.n	8001e5c <__aeabi_dsub+0x4a8>
 8001e42:	2f00      	cmp	r7, #0
 8001e44:	d100      	bne.n	8001e48 <__aeabi_dsub+0x494>
 8001e46:	e0d0      	b.n	8001fea <__aeabi_dsub+0x636>
 8001e48:	465c      	mov	r4, fp
 8001e4a:	4661      	mov	r1, ip
 8001e4c:	4691      	mov	r9, r2
 8001e4e:	4d7b      	ldr	r5, [pc, #492]	; (800203c <__aeabi_dsub+0x688>)
 8001e50:	e6cd      	b.n	8001bee <__aeabi_dsub+0x23a>
 8001e52:	4f7a      	ldr	r7, [pc, #488]	; (800203c <__aeabi_dsub+0x688>)
 8001e54:	42be      	cmp	r6, r7
 8001e56:	d01c      	beq.n	8001e92 <__aeabi_dsub+0x4de>
 8001e58:	001e      	movs	r6, r3
 8001e5a:	e665      	b.n	8001b28 <__aeabi_dsub+0x174>
 8001e5c:	2f00      	cmp	r7, #0
 8001e5e:	d018      	beq.n	8001e92 <__aeabi_dsub+0x4de>
 8001e60:	08c0      	lsrs	r0, r0, #3
 8001e62:	074e      	lsls	r6, r1, #29
 8001e64:	4306      	orrs	r6, r0
 8001e66:	2080      	movs	r0, #128	; 0x80
 8001e68:	08c9      	lsrs	r1, r1, #3
 8001e6a:	0300      	lsls	r0, r0, #12
 8001e6c:	4201      	tst	r1, r0
 8001e6e:	d008      	beq.n	8001e82 <__aeabi_dsub+0x4ce>
 8001e70:	4663      	mov	r3, ip
 8001e72:	08dc      	lsrs	r4, r3, #3
 8001e74:	4204      	tst	r4, r0
 8001e76:	d104      	bne.n	8001e82 <__aeabi_dsub+0x4ce>
 8001e78:	0021      	movs	r1, r4
 8001e7a:	46da      	mov	sl, fp
 8001e7c:	08d2      	lsrs	r2, r2, #3
 8001e7e:	075e      	lsls	r6, r3, #29
 8001e80:	4316      	orrs	r6, r2
 8001e82:	00f3      	lsls	r3, r6, #3
 8001e84:	4699      	mov	r9, r3
 8001e86:	2401      	movs	r4, #1
 8001e88:	4653      	mov	r3, sl
 8001e8a:	00c9      	lsls	r1, r1, #3
 8001e8c:	0f72      	lsrs	r2, r6, #29
 8001e8e:	4311      	orrs	r1, r2
 8001e90:	401c      	ands	r4, r3
 8001e92:	4d6a      	ldr	r5, [pc, #424]	; (800203c <__aeabi_dsub+0x688>)
 8001e94:	e6ab      	b.n	8001bee <__aeabi_dsub+0x23a>
 8001e96:	001d      	movs	r5, r3
 8001e98:	2200      	movs	r2, #0
 8001e9a:	2700      	movs	r7, #0
 8001e9c:	e6b4      	b.n	8001c08 <__aeabi_dsub+0x254>
 8001e9e:	2d00      	cmp	r5, #0
 8001ea0:	d159      	bne.n	8001f56 <__aeabi_dsub+0x5a2>
 8001ea2:	000b      	movs	r3, r1
 8001ea4:	4303      	orrs	r3, r0
 8001ea6:	d100      	bne.n	8001eaa <__aeabi_dsub+0x4f6>
 8001ea8:	e6d6      	b.n	8001c58 <__aeabi_dsub+0x2a4>
 8001eaa:	1c73      	adds	r3, r6, #1
 8001eac:	d100      	bne.n	8001eb0 <__aeabi_dsub+0x4fc>
 8001eae:	e0b2      	b.n	8002016 <__aeabi_dsub+0x662>
 8001eb0:	4b62      	ldr	r3, [pc, #392]	; (800203c <__aeabi_dsub+0x688>)
 8001eb2:	429f      	cmp	r7, r3
 8001eb4:	d01e      	beq.n	8001ef4 <__aeabi_dsub+0x540>
 8001eb6:	43f3      	mvns	r3, r6
 8001eb8:	2b38      	cmp	r3, #56	; 0x38
 8001eba:	dc6f      	bgt.n	8001f9c <__aeabi_dsub+0x5e8>
 8001ebc:	2b1f      	cmp	r3, #31
 8001ebe:	dd00      	ble.n	8001ec2 <__aeabi_dsub+0x50e>
 8001ec0:	e097      	b.n	8001ff2 <__aeabi_dsub+0x63e>
 8001ec2:	2520      	movs	r5, #32
 8001ec4:	000e      	movs	r6, r1
 8001ec6:	1aed      	subs	r5, r5, r3
 8001ec8:	40ae      	lsls	r6, r5
 8001eca:	46b0      	mov	r8, r6
 8001ecc:	0006      	movs	r6, r0
 8001ece:	46aa      	mov	sl, r5
 8001ed0:	40de      	lsrs	r6, r3
 8001ed2:	4645      	mov	r5, r8
 8001ed4:	4335      	orrs	r5, r6
 8001ed6:	002e      	movs	r6, r5
 8001ed8:	4655      	mov	r5, sl
 8001eda:	40a8      	lsls	r0, r5
 8001edc:	40d9      	lsrs	r1, r3
 8001ede:	1e45      	subs	r5, r0, #1
 8001ee0:	41a8      	sbcs	r0, r5
 8001ee2:	448c      	add	ip, r1
 8001ee4:	4306      	orrs	r6, r0
 8001ee6:	18b6      	adds	r6, r6, r2
 8001ee8:	4296      	cmp	r6, r2
 8001eea:	4192      	sbcs	r2, r2
 8001eec:	4251      	negs	r1, r2
 8001eee:	4461      	add	r1, ip
 8001ef0:	003d      	movs	r5, r7
 8001ef2:	e625      	b.n	8001b40 <__aeabi_dsub+0x18c>
 8001ef4:	003d      	movs	r5, r7
 8001ef6:	4661      	mov	r1, ip
 8001ef8:	4691      	mov	r9, r2
 8001efa:	e678      	b.n	8001bee <__aeabi_dsub+0x23a>
 8001efc:	000b      	movs	r3, r1
 8001efe:	4303      	orrs	r3, r0
 8001f00:	2d00      	cmp	r5, #0
 8001f02:	d000      	beq.n	8001f06 <__aeabi_dsub+0x552>
 8001f04:	e655      	b.n	8001bb2 <__aeabi_dsub+0x1fe>
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d0f5      	beq.n	8001ef6 <__aeabi_dsub+0x542>
 8001f0a:	4663      	mov	r3, ip
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	d100      	bne.n	8001f12 <__aeabi_dsub+0x55e>
 8001f10:	e66d      	b.n	8001bee <__aeabi_dsub+0x23a>
 8001f12:	1886      	adds	r6, r0, r2
 8001f14:	4286      	cmp	r6, r0
 8001f16:	4180      	sbcs	r0, r0
 8001f18:	4461      	add	r1, ip
 8001f1a:	4240      	negs	r0, r0
 8001f1c:	1809      	adds	r1, r1, r0
 8001f1e:	2200      	movs	r2, #0
 8001f20:	020b      	lsls	r3, r1, #8
 8001f22:	d400      	bmi.n	8001f26 <__aeabi_dsub+0x572>
 8001f24:	e6d0      	b.n	8001cc8 <__aeabi_dsub+0x314>
 8001f26:	4b46      	ldr	r3, [pc, #280]	; (8002040 <__aeabi_dsub+0x68c>)
 8001f28:	3501      	adds	r5, #1
 8001f2a:	4019      	ands	r1, r3
 8001f2c:	e5b2      	b.n	8001a94 <__aeabi_dsub+0xe0>
 8001f2e:	46b1      	mov	r9, r6
 8001f30:	e65d      	b.n	8001bee <__aeabi_dsub+0x23a>
 8001f32:	0033      	movs	r3, r6
 8001f34:	4667      	mov	r7, ip
 8001f36:	3b20      	subs	r3, #32
 8001f38:	40df      	lsrs	r7, r3
 8001f3a:	003b      	movs	r3, r7
 8001f3c:	2e20      	cmp	r6, #32
 8001f3e:	d005      	beq.n	8001f4c <__aeabi_dsub+0x598>
 8001f40:	2740      	movs	r7, #64	; 0x40
 8001f42:	1bbf      	subs	r7, r7, r6
 8001f44:	4666      	mov	r6, ip
 8001f46:	40be      	lsls	r6, r7
 8001f48:	4332      	orrs	r2, r6
 8001f4a:	4690      	mov	r8, r2
 8001f4c:	4646      	mov	r6, r8
 8001f4e:	1e72      	subs	r2, r6, #1
 8001f50:	4196      	sbcs	r6, r2
 8001f52:	4333      	orrs	r3, r6
 8001f54:	e5ef      	b.n	8001b36 <__aeabi_dsub+0x182>
 8001f56:	4b39      	ldr	r3, [pc, #228]	; (800203c <__aeabi_dsub+0x688>)
 8001f58:	429f      	cmp	r7, r3
 8001f5a:	d0cb      	beq.n	8001ef4 <__aeabi_dsub+0x540>
 8001f5c:	2580      	movs	r5, #128	; 0x80
 8001f5e:	042d      	lsls	r5, r5, #16
 8001f60:	4273      	negs	r3, r6
 8001f62:	4329      	orrs	r1, r5
 8001f64:	e7a8      	b.n	8001eb8 <__aeabi_dsub+0x504>
 8001f66:	4308      	orrs	r0, r1
 8001f68:	1e41      	subs	r1, r0, #1
 8001f6a:	4188      	sbcs	r0, r1
 8001f6c:	e6a2      	b.n	8001cb4 <__aeabi_dsub+0x300>
 8001f6e:	2f00      	cmp	r7, #0
 8001f70:	d100      	bne.n	8001f74 <__aeabi_dsub+0x5c0>
 8001f72:	e63c      	b.n	8001bee <__aeabi_dsub+0x23a>
 8001f74:	4663      	mov	r3, ip
 8001f76:	1a86      	subs	r6, r0, r2
 8001f78:	1acf      	subs	r7, r1, r3
 8001f7a:	42b0      	cmp	r0, r6
 8001f7c:	419b      	sbcs	r3, r3
 8001f7e:	425b      	negs	r3, r3
 8001f80:	1afb      	subs	r3, r7, r3
 8001f82:	4698      	mov	r8, r3
 8001f84:	021b      	lsls	r3, r3, #8
 8001f86:	d54e      	bpl.n	8002026 <__aeabi_dsub+0x672>
 8001f88:	1a16      	subs	r6, r2, r0
 8001f8a:	4663      	mov	r3, ip
 8001f8c:	42b2      	cmp	r2, r6
 8001f8e:	4192      	sbcs	r2, r2
 8001f90:	1a59      	subs	r1, r3, r1
 8001f92:	4252      	negs	r2, r2
 8001f94:	1a89      	subs	r1, r1, r2
 8001f96:	465c      	mov	r4, fp
 8001f98:	2200      	movs	r2, #0
 8001f9a:	e57b      	b.n	8001a94 <__aeabi_dsub+0xe0>
 8001f9c:	4301      	orrs	r1, r0
 8001f9e:	000e      	movs	r6, r1
 8001fa0:	1e71      	subs	r1, r6, #1
 8001fa2:	418e      	sbcs	r6, r1
 8001fa4:	e79f      	b.n	8001ee6 <__aeabi_dsub+0x532>
 8001fa6:	001d      	movs	r5, r3
 8001fa8:	000e      	movs	r6, r1
 8001faa:	3d20      	subs	r5, #32
 8001fac:	40ee      	lsrs	r6, r5
 8001fae:	46b0      	mov	r8, r6
 8001fb0:	2b20      	cmp	r3, #32
 8001fb2:	d004      	beq.n	8001fbe <__aeabi_dsub+0x60a>
 8001fb4:	2540      	movs	r5, #64	; 0x40
 8001fb6:	1aeb      	subs	r3, r5, r3
 8001fb8:	4099      	lsls	r1, r3
 8001fba:	4308      	orrs	r0, r1
 8001fbc:	4681      	mov	r9, r0
 8001fbe:	4648      	mov	r0, r9
 8001fc0:	4643      	mov	r3, r8
 8001fc2:	1e41      	subs	r1, r0, #1
 8001fc4:	4188      	sbcs	r0, r1
 8001fc6:	4318      	orrs	r0, r3
 8001fc8:	e674      	b.n	8001cb4 <__aeabi_dsub+0x300>
 8001fca:	2200      	movs	r2, #0
 8001fcc:	2400      	movs	r4, #0
 8001fce:	e617      	b.n	8001c00 <__aeabi_dsub+0x24c>
 8001fd0:	1a16      	subs	r6, r2, r0
 8001fd2:	4663      	mov	r3, ip
 8001fd4:	42b2      	cmp	r2, r6
 8001fd6:	4192      	sbcs	r2, r2
 8001fd8:	1a59      	subs	r1, r3, r1
 8001fda:	4252      	negs	r2, r2
 8001fdc:	1a89      	subs	r1, r1, r2
 8001fde:	003d      	movs	r5, r7
 8001fe0:	e525      	b.n	8001a2e <__aeabi_dsub+0x7a>
 8001fe2:	4661      	mov	r1, ip
 8001fe4:	4691      	mov	r9, r2
 8001fe6:	4d15      	ldr	r5, [pc, #84]	; (800203c <__aeabi_dsub+0x688>)
 8001fe8:	e601      	b.n	8001bee <__aeabi_dsub+0x23a>
 8001fea:	2280      	movs	r2, #128	; 0x80
 8001fec:	2400      	movs	r4, #0
 8001fee:	0312      	lsls	r2, r2, #12
 8001ff0:	e679      	b.n	8001ce6 <__aeabi_dsub+0x332>
 8001ff2:	001d      	movs	r5, r3
 8001ff4:	000e      	movs	r6, r1
 8001ff6:	3d20      	subs	r5, #32
 8001ff8:	40ee      	lsrs	r6, r5
 8001ffa:	46b0      	mov	r8, r6
 8001ffc:	2b20      	cmp	r3, #32
 8001ffe:	d004      	beq.n	800200a <__aeabi_dsub+0x656>
 8002000:	2540      	movs	r5, #64	; 0x40
 8002002:	1aeb      	subs	r3, r5, r3
 8002004:	4099      	lsls	r1, r3
 8002006:	4308      	orrs	r0, r1
 8002008:	4681      	mov	r9, r0
 800200a:	464e      	mov	r6, r9
 800200c:	4643      	mov	r3, r8
 800200e:	1e71      	subs	r1, r6, #1
 8002010:	418e      	sbcs	r6, r1
 8002012:	431e      	orrs	r6, r3
 8002014:	e767      	b.n	8001ee6 <__aeabi_dsub+0x532>
 8002016:	1886      	adds	r6, r0, r2
 8002018:	4296      	cmp	r6, r2
 800201a:	419b      	sbcs	r3, r3
 800201c:	4461      	add	r1, ip
 800201e:	425b      	negs	r3, r3
 8002020:	18c9      	adds	r1, r1, r3
 8002022:	003d      	movs	r5, r7
 8002024:	e58c      	b.n	8001b40 <__aeabi_dsub+0x18c>
 8002026:	4647      	mov	r7, r8
 8002028:	4337      	orrs	r7, r6
 800202a:	d0ce      	beq.n	8001fca <__aeabi_dsub+0x616>
 800202c:	2207      	movs	r2, #7
 800202e:	4641      	mov	r1, r8
 8002030:	4032      	ands	r2, r6
 8002032:	e649      	b.n	8001cc8 <__aeabi_dsub+0x314>
 8002034:	2700      	movs	r7, #0
 8002036:	003a      	movs	r2, r7
 8002038:	e5e6      	b.n	8001c08 <__aeabi_dsub+0x254>
 800203a:	46c0      	nop			; (mov r8, r8)
 800203c:	000007ff 	.word	0x000007ff
 8002040:	ff7fffff 	.word	0xff7fffff

08002044 <__aeabi_d2iz>:
 8002044:	b530      	push	{r4, r5, lr}
 8002046:	4d14      	ldr	r5, [pc, #80]	; (8002098 <__aeabi_d2iz+0x54>)
 8002048:	030a      	lsls	r2, r1, #12
 800204a:	004b      	lsls	r3, r1, #1
 800204c:	0b12      	lsrs	r2, r2, #12
 800204e:	0d5b      	lsrs	r3, r3, #21
 8002050:	0fc9      	lsrs	r1, r1, #31
 8002052:	2400      	movs	r4, #0
 8002054:	42ab      	cmp	r3, r5
 8002056:	dd11      	ble.n	800207c <__aeabi_d2iz+0x38>
 8002058:	4c10      	ldr	r4, [pc, #64]	; (800209c <__aeabi_d2iz+0x58>)
 800205a:	42a3      	cmp	r3, r4
 800205c:	dc10      	bgt.n	8002080 <__aeabi_d2iz+0x3c>
 800205e:	2480      	movs	r4, #128	; 0x80
 8002060:	0364      	lsls	r4, r4, #13
 8002062:	4322      	orrs	r2, r4
 8002064:	4c0e      	ldr	r4, [pc, #56]	; (80020a0 <__aeabi_d2iz+0x5c>)
 8002066:	1ae4      	subs	r4, r4, r3
 8002068:	2c1f      	cmp	r4, #31
 800206a:	dd0c      	ble.n	8002086 <__aeabi_d2iz+0x42>
 800206c:	480d      	ldr	r0, [pc, #52]	; (80020a4 <__aeabi_d2iz+0x60>)
 800206e:	1ac3      	subs	r3, r0, r3
 8002070:	40da      	lsrs	r2, r3
 8002072:	0013      	movs	r3, r2
 8002074:	425c      	negs	r4, r3
 8002076:	2900      	cmp	r1, #0
 8002078:	d100      	bne.n	800207c <__aeabi_d2iz+0x38>
 800207a:	001c      	movs	r4, r3
 800207c:	0020      	movs	r0, r4
 800207e:	bd30      	pop	{r4, r5, pc}
 8002080:	4b09      	ldr	r3, [pc, #36]	; (80020a8 <__aeabi_d2iz+0x64>)
 8002082:	18cc      	adds	r4, r1, r3
 8002084:	e7fa      	b.n	800207c <__aeabi_d2iz+0x38>
 8002086:	4d09      	ldr	r5, [pc, #36]	; (80020ac <__aeabi_d2iz+0x68>)
 8002088:	40e0      	lsrs	r0, r4
 800208a:	46ac      	mov	ip, r5
 800208c:	4463      	add	r3, ip
 800208e:	409a      	lsls	r2, r3
 8002090:	0013      	movs	r3, r2
 8002092:	4303      	orrs	r3, r0
 8002094:	e7ee      	b.n	8002074 <__aeabi_d2iz+0x30>
 8002096:	46c0      	nop			; (mov r8, r8)
 8002098:	000003fe 	.word	0x000003fe
 800209c:	0000041d 	.word	0x0000041d
 80020a0:	00000433 	.word	0x00000433
 80020a4:	00000413 	.word	0x00000413
 80020a8:	7fffffff 	.word	0x7fffffff
 80020ac:	fffffbed 	.word	0xfffffbed

080020b0 <__aeabi_i2d>:
 80020b0:	b570      	push	{r4, r5, r6, lr}
 80020b2:	2800      	cmp	r0, #0
 80020b4:	d02d      	beq.n	8002112 <__aeabi_i2d+0x62>
 80020b6:	17c3      	asrs	r3, r0, #31
 80020b8:	18c5      	adds	r5, r0, r3
 80020ba:	405d      	eors	r5, r3
 80020bc:	0fc4      	lsrs	r4, r0, #31
 80020be:	0028      	movs	r0, r5
 80020c0:	f000 f862 	bl	8002188 <__clzsi2>
 80020c4:	4b15      	ldr	r3, [pc, #84]	; (800211c <__aeabi_i2d+0x6c>)
 80020c6:	1a1b      	subs	r3, r3, r0
 80020c8:	055b      	lsls	r3, r3, #21
 80020ca:	0d5b      	lsrs	r3, r3, #21
 80020cc:	280a      	cmp	r0, #10
 80020ce:	dd15      	ble.n	80020fc <__aeabi_i2d+0x4c>
 80020d0:	380b      	subs	r0, #11
 80020d2:	4085      	lsls	r5, r0
 80020d4:	2200      	movs	r2, #0
 80020d6:	032d      	lsls	r5, r5, #12
 80020d8:	0b2d      	lsrs	r5, r5, #12
 80020da:	2100      	movs	r1, #0
 80020dc:	0010      	movs	r0, r2
 80020de:	032d      	lsls	r5, r5, #12
 80020e0:	0d0a      	lsrs	r2, r1, #20
 80020e2:	0b2d      	lsrs	r5, r5, #12
 80020e4:	0512      	lsls	r2, r2, #20
 80020e6:	432a      	orrs	r2, r5
 80020e8:	4d0d      	ldr	r5, [pc, #52]	; (8002120 <__aeabi_i2d+0x70>)
 80020ea:	051b      	lsls	r3, r3, #20
 80020ec:	402a      	ands	r2, r5
 80020ee:	4313      	orrs	r3, r2
 80020f0:	005b      	lsls	r3, r3, #1
 80020f2:	07e4      	lsls	r4, r4, #31
 80020f4:	085b      	lsrs	r3, r3, #1
 80020f6:	4323      	orrs	r3, r4
 80020f8:	0019      	movs	r1, r3
 80020fa:	bd70      	pop	{r4, r5, r6, pc}
 80020fc:	0002      	movs	r2, r0
 80020fe:	0029      	movs	r1, r5
 8002100:	3215      	adds	r2, #21
 8002102:	4091      	lsls	r1, r2
 8002104:	000a      	movs	r2, r1
 8002106:	210b      	movs	r1, #11
 8002108:	1a08      	subs	r0, r1, r0
 800210a:	40c5      	lsrs	r5, r0
 800210c:	032d      	lsls	r5, r5, #12
 800210e:	0b2d      	lsrs	r5, r5, #12
 8002110:	e7e3      	b.n	80020da <__aeabi_i2d+0x2a>
 8002112:	2400      	movs	r4, #0
 8002114:	2300      	movs	r3, #0
 8002116:	2500      	movs	r5, #0
 8002118:	2200      	movs	r2, #0
 800211a:	e7de      	b.n	80020da <__aeabi_i2d+0x2a>
 800211c:	0000041e 	.word	0x0000041e
 8002120:	800fffff 	.word	0x800fffff

08002124 <__aeabi_ui2d>:
 8002124:	b510      	push	{r4, lr}
 8002126:	1e04      	subs	r4, r0, #0
 8002128:	d025      	beq.n	8002176 <__aeabi_ui2d+0x52>
 800212a:	f000 f82d 	bl	8002188 <__clzsi2>
 800212e:	4b14      	ldr	r3, [pc, #80]	; (8002180 <__aeabi_ui2d+0x5c>)
 8002130:	1a1b      	subs	r3, r3, r0
 8002132:	055b      	lsls	r3, r3, #21
 8002134:	0d5b      	lsrs	r3, r3, #21
 8002136:	280a      	cmp	r0, #10
 8002138:	dd12      	ble.n	8002160 <__aeabi_ui2d+0x3c>
 800213a:	380b      	subs	r0, #11
 800213c:	4084      	lsls	r4, r0
 800213e:	2200      	movs	r2, #0
 8002140:	0324      	lsls	r4, r4, #12
 8002142:	0b24      	lsrs	r4, r4, #12
 8002144:	2100      	movs	r1, #0
 8002146:	0010      	movs	r0, r2
 8002148:	0324      	lsls	r4, r4, #12
 800214a:	0d0a      	lsrs	r2, r1, #20
 800214c:	0b24      	lsrs	r4, r4, #12
 800214e:	0512      	lsls	r2, r2, #20
 8002150:	4322      	orrs	r2, r4
 8002152:	4c0c      	ldr	r4, [pc, #48]	; (8002184 <__aeabi_ui2d+0x60>)
 8002154:	051b      	lsls	r3, r3, #20
 8002156:	4022      	ands	r2, r4
 8002158:	4313      	orrs	r3, r2
 800215a:	005b      	lsls	r3, r3, #1
 800215c:	0859      	lsrs	r1, r3, #1
 800215e:	bd10      	pop	{r4, pc}
 8002160:	0002      	movs	r2, r0
 8002162:	0021      	movs	r1, r4
 8002164:	3215      	adds	r2, #21
 8002166:	4091      	lsls	r1, r2
 8002168:	000a      	movs	r2, r1
 800216a:	210b      	movs	r1, #11
 800216c:	1a08      	subs	r0, r1, r0
 800216e:	40c4      	lsrs	r4, r0
 8002170:	0324      	lsls	r4, r4, #12
 8002172:	0b24      	lsrs	r4, r4, #12
 8002174:	e7e6      	b.n	8002144 <__aeabi_ui2d+0x20>
 8002176:	2300      	movs	r3, #0
 8002178:	2400      	movs	r4, #0
 800217a:	2200      	movs	r2, #0
 800217c:	e7e2      	b.n	8002144 <__aeabi_ui2d+0x20>
 800217e:	46c0      	nop			; (mov r8, r8)
 8002180:	0000041e 	.word	0x0000041e
 8002184:	800fffff 	.word	0x800fffff

08002188 <__clzsi2>:
 8002188:	211c      	movs	r1, #28
 800218a:	2301      	movs	r3, #1
 800218c:	041b      	lsls	r3, r3, #16
 800218e:	4298      	cmp	r0, r3
 8002190:	d301      	bcc.n	8002196 <__clzsi2+0xe>
 8002192:	0c00      	lsrs	r0, r0, #16
 8002194:	3910      	subs	r1, #16
 8002196:	0a1b      	lsrs	r3, r3, #8
 8002198:	4298      	cmp	r0, r3
 800219a:	d301      	bcc.n	80021a0 <__clzsi2+0x18>
 800219c:	0a00      	lsrs	r0, r0, #8
 800219e:	3908      	subs	r1, #8
 80021a0:	091b      	lsrs	r3, r3, #4
 80021a2:	4298      	cmp	r0, r3
 80021a4:	d301      	bcc.n	80021aa <__clzsi2+0x22>
 80021a6:	0900      	lsrs	r0, r0, #4
 80021a8:	3904      	subs	r1, #4
 80021aa:	a202      	add	r2, pc, #8	; (adr r2, 80021b4 <__clzsi2+0x2c>)
 80021ac:	5c10      	ldrb	r0, [r2, r0]
 80021ae:	1840      	adds	r0, r0, r1
 80021b0:	4770      	bx	lr
 80021b2:	46c0      	nop			; (mov r8, r8)
 80021b4:	02020304 	.word	0x02020304
 80021b8:	01010101 	.word	0x01010101
	...

080021c4 <__clzdi2>:
 80021c4:	b510      	push	{r4, lr}
 80021c6:	2900      	cmp	r1, #0
 80021c8:	d103      	bne.n	80021d2 <__clzdi2+0xe>
 80021ca:	f7ff ffdd 	bl	8002188 <__clzsi2>
 80021ce:	3020      	adds	r0, #32
 80021d0:	e002      	b.n	80021d8 <__clzdi2+0x14>
 80021d2:	1c08      	adds	r0, r1, #0
 80021d4:	f7ff ffd8 	bl	8002188 <__clzsi2>
 80021d8:	bd10      	pop	{r4, pc}
 80021da:	46c0      	nop			; (mov r8, r8)

080021dc <GetFskBandwidthRegValue>:
 *
 * \param [IN] bandwidth Bandwidth value in Hz
 * \retval regValue Bandwidth register value.
 */
static uint8_t GetFskBandwidthRegValue( uint32_t bandwidth )
{
 80021dc:	2200      	movs	r2, #0
 80021de:	b510      	push	{r4, lr}
    uint8_t i;

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
    {
        if( ( bandwidth >= FskBandwidths[i].bandwidth ) && ( bandwidth < FskBandwidths[i + 1].bandwidth ) )
 80021e0:	4907      	ldr	r1, [pc, #28]	; (8002200 <GetFskBandwidthRegValue+0x24>)
 80021e2:	00d3      	lsls	r3, r2, #3
 80021e4:	185b      	adds	r3, r3, r1
 80021e6:	681c      	ldr	r4, [r3, #0]
 80021e8:	4284      	cmp	r4, r0
 80021ea:	d802      	bhi.n	80021f2 <GetFskBandwidthRegValue+0x16>
 80021ec:	689c      	ldr	r4, [r3, #8]
 80021ee:	4284      	cmp	r4, r0
 80021f0:	d803      	bhi.n	80021fa <GetFskBandwidthRegValue+0x1e>
 80021f2:	3201      	adds	r2, #1
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 80021f4:	2a15      	cmp	r2, #21
 80021f6:	d1f4      	bne.n	80021e2 <GetFskBandwidthRegValue+0x6>
 80021f8:	e7fe      	b.n	80021f8 <GetFskBandwidthRegValue+0x1c>
        {
            return FskBandwidths[i].RegValue;
 80021fa:	7918      	ldrb	r0, [r3, #4]
        }
    }
    // ERROR: Value not found
    while( 1 );
}
 80021fc:	bd10      	pop	{r4, pc}
 80021fe:	46c0      	nop			; (mov r8, r8)
 8002200:	08007a34 	.word	0x08007a34

08002204 <SX1272OnDio4Irq>:
    }
}

void SX1272OnDio4Irq( void* context )
{
    switch( SX1272.Settings.Modem )
 8002204:	4b05      	ldr	r3, [pc, #20]	; (800221c <SX1272OnDio4Irq+0x18>)
 8002206:	795a      	ldrb	r2, [r3, #5]
 8002208:	2a00      	cmp	r2, #0
 800220a:	d105      	bne.n	8002218 <SX1272OnDio4Irq+0x14>
    {
    case MODEM_FSK:
        {
            if( SX1272.Settings.FskPacketHandler.PreambleDetected == false )
 800220c:	3330      	adds	r3, #48	; 0x30
 800220e:	781a      	ldrb	r2, [r3, #0]
 8002210:	2a00      	cmp	r2, #0
 8002212:	d101      	bne.n	8002218 <SX1272OnDio4Irq+0x14>
            {
                SX1272.Settings.FskPacketHandler.PreambleDetected = true;
 8002214:	3201      	adds	r2, #1
 8002216:	701a      	strb	r2, [r3, #0]
    case MODEM_LORA:
        break;
    default:
        break;
    }
}
 8002218:	4770      	bx	lr
 800221a:	46c0      	nop			; (mov r8, r8)
 800221c:	20000558 	.word	0x20000558

08002220 <SX1272BoardInit>:
    LoRaBoardCallbacks =callbacks;
 8002220:	4b01      	ldr	r3, [pc, #4]	; (8002228 <SX1272BoardInit+0x8>)
 8002222:	6018      	str	r0, [r3, #0]
}
 8002224:	4770      	bx	lr
 8002226:	46c0      	nop			; (mov r8, r8)
 8002228:	200000b8 	.word	0x200000b8

0800222c <SX1272GetStatus>:
    return SX1272.Settings.State;
 800222c:	4b01      	ldr	r3, [pc, #4]	; (8002234 <SX1272GetStatus+0x8>)
 800222e:	7918      	ldrb	r0, [r3, #4]
}
 8002230:	4770      	bx	lr
 8002232:	46c0      	nop			; (mov r8, r8)
 8002234:	20000558 	.word	0x20000558

08002238 <SX1272Reset>:
{
 8002238:	b530      	push	{r4, r5, lr}
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct );
 800223a:	25a0      	movs	r5, #160	; 0xa0
{
 800223c:	b087      	sub	sp, #28
    initStruct.Mode =GPIO_MODE_OUTPUT_PP;
 800223e:	2401      	movs	r4, #1
    GPIO_InitTypeDef initStruct = { 0 };
 8002240:	2214      	movs	r2, #20
 8002242:	2100      	movs	r1, #0
 8002244:	a801      	add	r0, sp, #4
 8002246:	f004 fe36 	bl	8006eb6 <memset>
    initStruct.Speed = GPIO_SPEED_HIGH;
 800224a:	2303      	movs	r3, #3
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct );
 800224c:	05ed      	lsls	r5, r5, #23
 800224e:	aa01      	add	r2, sp, #4
 8002250:	0021      	movs	r1, r4
 8002252:	0028      	movs	r0, r5
    initStruct.Speed = GPIO_SPEED_HIGH;
 8002254:	9304      	str	r3, [sp, #16]
    initStruct.Mode =GPIO_MODE_OUTPUT_PP;
 8002256:	9402      	str	r4, [sp, #8]
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct );
 8002258:	f003 fe9c 	bl	8005f94 <HW_GPIO_Init>
    HW_GPIO_Write( RADIO_RESET_PORT, RADIO_RESET_PIN, 1 );
 800225c:	0022      	movs	r2, r4
 800225e:	0021      	movs	r1, r4
 8002260:	0028      	movs	r0, r5
 8002262:	f003 ff0b 	bl	800607c <HW_GPIO_Write>
    DelayMs( 1 );
 8002266:	0020      	movs	r0, r4
 8002268:	f004 fb38 	bl	80068dc <HAL_Delay>
    initStruct.Mode = GPIO_NOPULL;
 800226c:	2300      	movs	r3, #0
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct );
 800226e:	aa01      	add	r2, sp, #4
 8002270:	0021      	movs	r1, r4
 8002272:	0028      	movs	r0, r5
    initStruct.Mode = GPIO_NOPULL;
 8002274:	9302      	str	r3, [sp, #8]
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct );
 8002276:	f003 fe8d 	bl	8005f94 <HW_GPIO_Init>
    DelayMs( 6 );
 800227a:	2006      	movs	r0, #6
 800227c:	f004 fb2e 	bl	80068dc <HAL_Delay>
}
 8002280:	b007      	add	sp, #28
 8002282:	bd30      	pop	{r4, r5, pc}

08002284 <SX1272WriteBuffer>:
{
 8002284:	b570      	push	{r4, r5, r6, lr}
 8002286:	0006      	movs	r6, r0
 8002288:	000c      	movs	r4, r1
 800228a:	0015      	movs	r5, r2
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 0 );
 800228c:	2140      	movs	r1, #64	; 0x40
 800228e:	2200      	movs	r2, #0
 8002290:	480a      	ldr	r0, [pc, #40]	; (80022bc <SX1272WriteBuffer+0x38>)
 8002292:	f003 fef3 	bl	800607c <HW_GPIO_Write>
    HW_SPI_InOut( addr | 0x80 );
 8002296:	2080      	movs	r0, #128	; 0x80
 8002298:	4330      	orrs	r0, r6
 800229a:	f004 f96f 	bl	800657c <HW_SPI_InOut>
 800229e:	1965      	adds	r5, r4, r5
    for( i = 0; i < size; i++ )
 80022a0:	42ac      	cmp	r4, r5
 80022a2:	d105      	bne.n	80022b0 <SX1272WriteBuffer+0x2c>
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 80022a4:	2201      	movs	r2, #1
 80022a6:	2140      	movs	r1, #64	; 0x40
 80022a8:	4804      	ldr	r0, [pc, #16]	; (80022bc <SX1272WriteBuffer+0x38>)
 80022aa:	f003 fee7 	bl	800607c <HW_GPIO_Write>
}
 80022ae:	bd70      	pop	{r4, r5, r6, pc}
        HW_SPI_InOut( buffer[i] );
 80022b0:	7820      	ldrb	r0, [r4, #0]
 80022b2:	f004 f963 	bl	800657c <HW_SPI_InOut>
 80022b6:	3401      	adds	r4, #1
 80022b8:	e7f2      	b.n	80022a0 <SX1272WriteBuffer+0x1c>
 80022ba:	46c0      	nop			; (mov r8, r8)
 80022bc:	50000400 	.word	0x50000400

080022c0 <SX1272Write>:
{
 80022c0:	b507      	push	{r0, r1, r2, lr}
 80022c2:	466b      	mov	r3, sp
 80022c4:	71d9      	strb	r1, [r3, #7]
 80022c6:	3307      	adds	r3, #7
    SX1272WriteBuffer( addr, &data, 1 );
 80022c8:	2201      	movs	r2, #1
 80022ca:	0019      	movs	r1, r3
 80022cc:	f7ff ffda 	bl	8002284 <SX1272WriteBuffer>
}
 80022d0:	bd07      	pop	{r0, r1, r2, pc}
	...

080022d4 <SX1272SetChannel>:
    SX1272.Settings.Channel = freq;
 80022d4:	4b11      	ldr	r3, [pc, #68]	; (800231c <SX1272SetChannel+0x48>)
{
 80022d6:	b570      	push	{r4, r5, r6, lr}
    SX_FREQ_TO_CHANNEL( channel, freq );
 80022d8:	4911      	ldr	r1, [pc, #68]	; (8002320 <SX1272SetChannel+0x4c>)
    SX1272.Settings.Channel = freq;
 80022da:	6098      	str	r0, [r3, #8]
{
 80022dc:	0005      	movs	r5, r0
    SX_FREQ_TO_CHANNEL( channel, freq );
 80022de:	f7fd ffa3 	bl	8000228 <__aeabi_uidivmod>
 80022e2:	4b10      	ldr	r3, [pc, #64]	; (8002324 <SX1272SetChannel+0x50>)
 80022e4:	0208      	lsls	r0, r1, #8
 80022e6:	18c0      	adds	r0, r0, r3
 80022e8:	490d      	ldr	r1, [pc, #52]	; (8002320 <SX1272SetChannel+0x4c>)
 80022ea:	f7fd ff17 	bl	800011c <__udivsi3>
 80022ee:	490c      	ldr	r1, [pc, #48]	; (8002320 <SX1272SetChannel+0x4c>)
 80022f0:	0004      	movs	r4, r0
 80022f2:	0028      	movs	r0, r5
 80022f4:	f7fd ff12 	bl	800011c <__udivsi3>
 80022f8:	0200      	lsls	r0, r0, #8
 80022fa:	1824      	adds	r4, r4, r0
    SX1272Write( REG_FRFMSB, ( uint8_t )( ( channel >> 16 ) & 0xFF ) );
 80022fc:	0c21      	lsrs	r1, r4, #16
 80022fe:	b2c9      	uxtb	r1, r1
 8002300:	2006      	movs	r0, #6
 8002302:	f7ff ffdd 	bl	80022c0 <SX1272Write>
    SX1272Write( REG_FRFMID, ( uint8_t )( ( channel >> 8 ) & 0xFF ) );
 8002306:	0a21      	lsrs	r1, r4, #8
 8002308:	b2c9      	uxtb	r1, r1
 800230a:	2007      	movs	r0, #7
 800230c:	f7ff ffd8 	bl	80022c0 <SX1272Write>
    SX1272Write( REG_FRFLSB, ( uint8_t )( channel & 0xFF ) );
 8002310:	b2e1      	uxtb	r1, r4
 8002312:	2008      	movs	r0, #8
 8002314:	f7ff ffd4 	bl	80022c0 <SX1272Write>
}
 8002318:	bd70      	pop	{r4, r5, r6, pc}
 800231a:	46c0      	nop			; (mov r8, r8)
 800231c:	20000558 	.word	0x20000558
 8002320:	00003d09 	.word	0x00003d09
 8002324:	00001e84 	.word	0x00001e84

08002328 <SX1272ReadBuffer>:
{
 8002328:	b570      	push	{r4, r5, r6, lr}
 800232a:	0006      	movs	r6, r0
 800232c:	000c      	movs	r4, r1
 800232e:	0015      	movs	r5, r2
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 0 );
 8002330:	2140      	movs	r1, #64	; 0x40
 8002332:	2200      	movs	r2, #0
 8002334:	480a      	ldr	r0, [pc, #40]	; (8002360 <SX1272ReadBuffer+0x38>)
 8002336:	f003 fea1 	bl	800607c <HW_GPIO_Write>
    HW_SPI_InOut( addr & 0x7F );
 800233a:	207f      	movs	r0, #127	; 0x7f
 800233c:	4030      	ands	r0, r6
 800233e:	f004 f91d 	bl	800657c <HW_SPI_InOut>
 8002342:	1965      	adds	r5, r4, r5
    for( i = 0; i < size; i++ )
 8002344:	42ac      	cmp	r4, r5
 8002346:	d105      	bne.n	8002354 <SX1272ReadBuffer+0x2c>
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 8002348:	2201      	movs	r2, #1
 800234a:	2140      	movs	r1, #64	; 0x40
 800234c:	4804      	ldr	r0, [pc, #16]	; (8002360 <SX1272ReadBuffer+0x38>)
 800234e:	f003 fe95 	bl	800607c <HW_GPIO_Write>
}
 8002352:	bd70      	pop	{r4, r5, r6, pc}
        buffer[i] = HW_SPI_InOut( 0 );
 8002354:	2000      	movs	r0, #0
 8002356:	f004 f911 	bl	800657c <HW_SPI_InOut>
 800235a:	7020      	strb	r0, [r4, #0]
 800235c:	3401      	adds	r4, #1
 800235e:	e7f1      	b.n	8002344 <SX1272ReadBuffer+0x1c>
 8002360:	50000400 	.word	0x50000400

08002364 <SX1272Read>:
{
 8002364:	b513      	push	{r0, r1, r4, lr}
    SX1272ReadBuffer( addr, &data, 1 );
 8002366:	466b      	mov	r3, sp
 8002368:	1ddc      	adds	r4, r3, #7
 800236a:	2201      	movs	r2, #1
 800236c:	0021      	movs	r1, r4
 800236e:	f7ff ffdb 	bl	8002328 <SX1272ReadBuffer>
    return data;
 8002372:	7820      	ldrb	r0, [r4, #0]
}
 8002374:	bd16      	pop	{r1, r2, r4, pc}
	...

08002378 <SX1272GetTimeOnAir>:
{
 8002378:	b5f0      	push	{r4, r5, r6, r7, lr}
 800237a:	000d      	movs	r5, r1
 800237c:	b085      	sub	sp, #20
    switch( modem )
 800237e:	2800      	cmp	r0, #0
 8002380:	d003      	beq.n	800238a <SX1272GetTimeOnAir+0x12>
 8002382:	2801      	cmp	r0, #1
 8002384:	d055      	beq.n	8002432 <SX1272GetTimeOnAir+0xba>
    uint32_t airTime = 0;
 8002386:	2000      	movs	r0, #0
    return airTime;
 8002388:	e04c      	b.n	8002424 <SX1272GetTimeOnAir+0xac>
            airTime = (uint32_t) round( ( 8 * ( SX1272.Settings.Fsk.PreambleLen +
 800238a:	4c6e      	ldr	r4, [pc, #440]	; (8002544 <SX1272GetTimeOnAir+0x1cc>)
                                     ( ( SX1272Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 800238c:	2027      	movs	r0, #39	; 0x27
            airTime = (uint32_t) round( ( 8 * ( SX1272.Settings.Fsk.PreambleLen +
 800238e:	8c26      	ldrh	r6, [r4, #32]
                                     ( ( SX1272Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 8002390:	f7ff ffe8 	bl	8002364 <SX1272Read>
 8002394:	23f8      	movs	r3, #248	; 0xf8
 8002396:	4398      	bics	r0, r3
 8002398:	3001      	adds	r0, #1
            airTime = (uint32_t) round( ( 8 * ( SX1272.Settings.Fsk.PreambleLen +
 800239a:	1980      	adds	r0, r0, r6
                                     ( ( SX1272Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 800239c:	f7ff fe88 	bl	80020b0 <__aeabi_i2d>
                                     ( ( SX1272.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 80023a0:	1ce3      	adds	r3, r4, #3
 80023a2:	7fdb      	ldrb	r3, [r3, #31]
 80023a4:	2200      	movs	r2, #0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d13e      	bne.n	8002428 <SX1272GetTimeOnAir+0xb0>
 80023aa:	4b67      	ldr	r3, [pc, #412]	; (8002548 <SX1272GetTimeOnAir+0x1d0>)
                                     ( ( SX1272Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 80023ac:	f7fe f96a 	bl	8000684 <__aeabi_dadd>
 80023b0:	0006      	movs	r6, r0
                                     ( ( ( SX1272Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 80023b2:	2030      	movs	r0, #48	; 0x30
                                     ( ( SX1272Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 80023b4:	000f      	movs	r7, r1
                                     ( ( ( SX1272Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 80023b6:	f7ff ffd5 	bl	8002364 <SX1272Read>
 80023ba:	23f9      	movs	r3, #249	; 0xf9
 80023bc:	2200      	movs	r2, #0
 80023be:	4398      	bics	r0, r3
 80023c0:	2300      	movs	r3, #0
 80023c2:	2800      	cmp	r0, #0
 80023c4:	d000      	beq.n	80023c8 <SX1272GetTimeOnAir+0x50>
 80023c6:	4b60      	ldr	r3, [pc, #384]	; (8002548 <SX1272GetTimeOnAir+0x1d0>)
                                     ( ( SX1272.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 80023c8:	0030      	movs	r0, r6
 80023ca:	0039      	movs	r1, r7
 80023cc:	f7fe f95a 	bl	8000684 <__aeabi_dadd>
 80023d0:	0006      	movs	r6, r0
                                     ( ( ( SX1272Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 80023d2:	0028      	movs	r0, r5
                                     ( ( SX1272.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 80023d4:	000f      	movs	r7, r1
                                     ( ( ( SX1272Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 80023d6:	f7ff fe6b 	bl	80020b0 <__aeabi_i2d>
 80023da:	0002      	movs	r2, r0
 80023dc:	000b      	movs	r3, r1
 80023de:	0030      	movs	r0, r6
 80023e0:	0039      	movs	r1, r7
 80023e2:	f7fe f94f 	bl	8000684 <__aeabi_dadd>
                                     ( ( SX1272.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 80023e6:	1d63      	adds	r3, r4, #5
 80023e8:	7fdb      	ldrb	r3, [r3, #31]
 80023ea:	2200      	movs	r2, #0
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d11d      	bne.n	800242c <SX1272GetTimeOnAir+0xb4>
 80023f0:	2300      	movs	r3, #0
                                     pktLen +
 80023f2:	f7fe f947 	bl	8000684 <__aeabi_dadd>
            airTime = (uint32_t) round( ( 8 * ( SX1272.Settings.Fsk.PreambleLen +
 80023f6:	2200      	movs	r2, #0
 80023f8:	4b54      	ldr	r3, [pc, #336]	; (800254c <SX1272GetTimeOnAir+0x1d4>)
 80023fa:	f7ff f869 	bl	80014d0 <__aeabi_dmul>
 80023fe:	0006      	movs	r6, r0
                                     ( ( SX1272.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 8002400:	69e0      	ldr	r0, [r4, #28]
            airTime = (uint32_t) round( ( 8 * ( SX1272.Settings.Fsk.PreambleLen +
 8002402:	000f      	movs	r7, r1
                                     ( ( SX1272.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 8002404:	f7ff fe8e 	bl	8002124 <__aeabi_ui2d>
 8002408:	0002      	movs	r2, r0
 800240a:	000b      	movs	r3, r1
 800240c:	0030      	movs	r0, r6
 800240e:	0039      	movs	r1, r7
 8002410:	f7fe fc54 	bl	8000cbc <__aeabi_ddiv>
            airTime = (uint32_t) round( ( 8 * ( SX1272.Settings.Fsk.PreambleLen +
 8002414:	2200      	movs	r2, #0
 8002416:	4b4e      	ldr	r3, [pc, #312]	; (8002550 <SX1272GetTimeOnAir+0x1d8>)
 8002418:	f7ff f85a 	bl	80014d0 <__aeabi_dmul>
 800241c:	f005 fa7e 	bl	800791c <round>
            airTime = (uint32_t) floor( tOnAir * 1000 + 0.999 );
 8002420:	f7fe f850 	bl	80004c4 <__aeabi_d2uiz>
}
 8002424:	b005      	add	sp, #20
 8002426:	bdf0      	pop	{r4, r5, r6, r7, pc}
                                     ( ( SX1272.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 8002428:	2300      	movs	r3, #0
 800242a:	e7bf      	b.n	80023ac <SX1272GetTimeOnAir+0x34>
                                     ( ( SX1272.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 800242c:	2380      	movs	r3, #128	; 0x80
 800242e:	05db      	lsls	r3, r3, #23
 8002430:	e7df      	b.n	80023f2 <SX1272GetTimeOnAir+0x7a>
            switch( SX1272.Settings.LoRa.Bandwidth )
 8002432:	4c44      	ldr	r4, [pc, #272]	; (8002544 <SX1272GetTimeOnAir+0x1cc>)
 8002434:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002436:	2b02      	cmp	r3, #2
 8002438:	d900      	bls.n	800243c <SX1272GetTimeOnAir+0xc4>
 800243a:	e07d      	b.n	8002538 <SX1272GetTimeOnAir+0x1c0>
 800243c:	4a45      	ldr	r2, [pc, #276]	; (8002554 <SX1272GetTimeOnAir+0x1dc>)
 800243e:	00db      	lsls	r3, r3, #3
 8002440:	18d3      	adds	r3, r2, r3
 8002442:	681e      	ldr	r6, [r3, #0]
 8002444:	685f      	ldr	r7, [r3, #4]
            double rs = bw / ( 1 << SX1272.Settings.LoRa.Datarate );
 8002446:	2001      	movs	r0, #1
 8002448:	6ca3      	ldr	r3, [r4, #72]	; 0x48
            double tmp = ceil( ( 8 * pktLen - 4 * SX1272.Settings.LoRa.Datarate +
 800244a:	00ed      	lsls	r5, r5, #3
            double rs = bw / ( 1 << SX1272.Settings.LoRa.Datarate );
 800244c:	4098      	lsls	r0, r3
 800244e:	9301      	str	r3, [sp, #4]
 8002450:	f7ff fe2e 	bl	80020b0 <__aeabi_i2d>
 8002454:	0002      	movs	r2, r0
 8002456:	000b      	movs	r3, r1
 8002458:	0030      	movs	r0, r6
 800245a:	0039      	movs	r1, r7
 800245c:	f7fe fc2e 	bl	8000cbc <__aeabi_ddiv>
 8002460:	0002      	movs	r2, r0
 8002462:	000b      	movs	r3, r1
            double ts = 1 / rs;
 8002464:	2000      	movs	r0, #0
 8002466:	4938      	ldr	r1, [pc, #224]	; (8002548 <SX1272GetTimeOnAir+0x1d0>)
 8002468:	f7fe fc28 	bl	8000cbc <__aeabi_ddiv>
            double tPreamble = ( SX1272.Settings.LoRa.PreambleLen + 4.25 ) * ts;
 800246c:	0023      	movs	r3, r4
            double ts = 1 / rs;
 800246e:	0006      	movs	r6, r0
 8002470:	000f      	movs	r7, r1
            double tPreamble = ( SX1272.Settings.LoRa.PreambleLen + 4.25 ) * ts;
 8002472:	334e      	adds	r3, #78	; 0x4e
 8002474:	8818      	ldrh	r0, [r3, #0]
 8002476:	f7ff fe1b 	bl	80020b0 <__aeabi_i2d>
 800247a:	2200      	movs	r2, #0
 800247c:	4b36      	ldr	r3, [pc, #216]	; (8002558 <SX1272GetTimeOnAir+0x1e0>)
 800247e:	f7fe f901 	bl	8000684 <__aeabi_dadd>
 8002482:	0032      	movs	r2, r6
 8002484:	003b      	movs	r3, r7
 8002486:	f7ff f823 	bl	80014d0 <__aeabi_dmul>
                                 28 + 16 * SX1272.Settings.LoRa.CrcOn -
 800248a:	0023      	movs	r3, r4
            double tPreamble = ( SX1272.Settings.LoRa.PreambleLen + 4.25 ) * ts;
 800248c:	9002      	str	r0, [sp, #8]
 800248e:	9103      	str	r1, [sp, #12]
                                 28 + 16 * SX1272.Settings.LoRa.CrcOn -
 8002490:	3352      	adds	r3, #82	; 0x52
 8002492:	7818      	ldrb	r0, [r3, #0]
            double tmp = ceil( ( 8 * pktLen - 4 * SX1272.Settings.LoRa.Datarate +
 8002494:	9b01      	ldr	r3, [sp, #4]
                                 ( SX1272.Settings.LoRa.FixLen ? 20 : 0 ) ) /
 8002496:	3450      	adds	r4, #80	; 0x50
            double tmp = ceil( ( 8 * pktLen - 4 * SX1272.Settings.LoRa.Datarate +
 8002498:	009b      	lsls	r3, r3, #2
                                 28 + 16 * SX1272.Settings.LoRa.CrcOn -
 800249a:	0100      	lsls	r0, r0, #4
 800249c:	1ac0      	subs	r0, r0, r3
                                 ( SX1272.Settings.LoRa.FixLen ? 20 : 0 ) ) /
 800249e:	7823      	ldrb	r3, [r4, #0]
 80024a0:	2214      	movs	r2, #20
 80024a2:	1e59      	subs	r1, r3, #1
 80024a4:	418b      	sbcs	r3, r1
 80024a6:	301c      	adds	r0, #28
 80024a8:	425b      	negs	r3, r3
 80024aa:	401a      	ands	r2, r3
                                 28 + 16 * SX1272.Settings.LoRa.CrcOn -
 80024ac:	1828      	adds	r0, r5, r0
 80024ae:	1a80      	subs	r0, r0, r2
            double tmp = ceil( ( 8 * pktLen - 4 * SX1272.Settings.LoRa.Datarate +
 80024b0:	f7ff fe38 	bl	8002124 <__aeabi_ui2d>
                                 ( ( SX1272.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 80024b4:	4b23      	ldr	r3, [pc, #140]	; (8002544 <SX1272GetTimeOnAir+0x1cc>)
            double tmp = ceil( ( 8 * pktLen - 4 * SX1272.Settings.LoRa.Datarate +
 80024b6:	0004      	movs	r4, r0
                                 ( ( SX1272.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 80024b8:	334c      	adds	r3, #76	; 0x4c
 80024ba:	7818      	ldrb	r0, [r3, #0]
            double tmp = ceil( ( 8 * pktLen - 4 * SX1272.Settings.LoRa.Datarate +
 80024bc:	000d      	movs	r5, r1
                                 ( ( SX1272.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 80024be:	1e43      	subs	r3, r0, #1
 80024c0:	4198      	sbcs	r0, r3
                                 ( double )( 4 * ( SX1272.Settings.LoRa.Datarate -
 80024c2:	9b01      	ldr	r3, [sp, #4]
                                 ( ( SX1272.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 80024c4:	0040      	lsls	r0, r0, #1
                                 ( double )( 4 * ( SX1272.Settings.LoRa.Datarate -
 80024c6:	1a18      	subs	r0, r3, r0
 80024c8:	0080      	lsls	r0, r0, #2
 80024ca:	f7ff fe2b 	bl	8002124 <__aeabi_ui2d>
 80024ce:	0002      	movs	r2, r0
 80024d0:	000b      	movs	r3, r1
            double tmp = ceil( ( 8 * pktLen - 4 * SX1272.Settings.LoRa.Datarate +
 80024d2:	0020      	movs	r0, r4
 80024d4:	0029      	movs	r1, r5
 80024d6:	f7fe fbf1 	bl	8000cbc <__aeabi_ddiv>
 80024da:	f005 f91b 	bl	8007714 <ceil>
 80024de:	0004      	movs	r4, r0
 80024e0:	000d      	movs	r5, r1
                                 ( SX1272.Settings.LoRa.Coderate + 4 );
 80024e2:	4b18      	ldr	r3, [pc, #96]	; (8002544 <SX1272GetTimeOnAir+0x1cc>)
 80024e4:	334d      	adds	r3, #77	; 0x4d
 80024e6:	7818      	ldrb	r0, [r3, #0]
 80024e8:	3004      	adds	r0, #4
                                 ( ( SX1272.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 80024ea:	f7ff fde1 	bl	80020b0 <__aeabi_i2d>
            double tmp = ceil( ( 8 * pktLen - 4 * SX1272.Settings.LoRa.Datarate +
 80024ee:	0022      	movs	r2, r4
 80024f0:	002b      	movs	r3, r5
 80024f2:	f7fe ffed 	bl	80014d0 <__aeabi_dmul>
            double nPayload = 8 + ( ( tmp > 0 ) ? tmp : 0 );
 80024f6:	2200      	movs	r2, #0
 80024f8:	2300      	movs	r3, #0
            double tmp = ceil( ( 8 * pktLen - 4 * SX1272.Settings.LoRa.Datarate +
 80024fa:	0004      	movs	r4, r0
 80024fc:	000d      	movs	r5, r1
            double nPayload = 8 + ( ( tmp > 0 ) ? tmp : 0 );
 80024fe:	f7fd ffad 	bl	800045c <__aeabi_dcmpgt>
 8002502:	2800      	cmp	r0, #0
 8002504:	d01b      	beq.n	800253e <SX1272GetTimeOnAir+0x1c6>
 8002506:	2200      	movs	r2, #0
 8002508:	4b10      	ldr	r3, [pc, #64]	; (800254c <SX1272GetTimeOnAir+0x1d4>)
 800250a:	0020      	movs	r0, r4
 800250c:	0029      	movs	r1, r5
 800250e:	f7fe f8b9 	bl	8000684 <__aeabi_dadd>
            double tPayload = nPayload * ts;
 8002512:	0032      	movs	r2, r6
 8002514:	003b      	movs	r3, r7
 8002516:	f7fe ffdb 	bl	80014d0 <__aeabi_dmul>
            double tOnAir = tPreamble + tPayload;
 800251a:	9a02      	ldr	r2, [sp, #8]
 800251c:	9b03      	ldr	r3, [sp, #12]
 800251e:	f7fe f8b1 	bl	8000684 <__aeabi_dadd>
            airTime = (uint32_t) floor( tOnAir * 1000 + 0.999 );
 8002522:	2200      	movs	r2, #0
 8002524:	4b0a      	ldr	r3, [pc, #40]	; (8002550 <SX1272GetTimeOnAir+0x1d8>)
 8002526:	f7fe ffd3 	bl	80014d0 <__aeabi_dmul>
 800252a:	4a0c      	ldr	r2, [pc, #48]	; (800255c <SX1272GetTimeOnAir+0x1e4>)
 800252c:	4b0c      	ldr	r3, [pc, #48]	; (8002560 <SX1272GetTimeOnAir+0x1e8>)
 800252e:	f7fe f8a9 	bl	8000684 <__aeabi_dadd>
 8002532:	f005 f971 	bl	8007818 <floor>
 8002536:	e773      	b.n	8002420 <SX1272GetTimeOnAir+0xa8>
            switch( SX1272.Settings.LoRa.Bandwidth )
 8002538:	2600      	movs	r6, #0
 800253a:	2700      	movs	r7, #0
 800253c:	e783      	b.n	8002446 <SX1272GetTimeOnAir+0xce>
            double nPayload = 8 + ( ( tmp > 0 ) ? tmp : 0 );
 800253e:	2000      	movs	r0, #0
 8002540:	4902      	ldr	r1, [pc, #8]	; (800254c <SX1272GetTimeOnAir+0x1d4>)
 8002542:	e7e6      	b.n	8002512 <SX1272GetTimeOnAir+0x19a>
 8002544:	20000558 	.word	0x20000558
 8002548:	3ff00000 	.word	0x3ff00000
 800254c:	40200000 	.word	0x40200000
 8002550:	408f4000 	.word	0x408f4000
 8002554:	080079e8 	.word	0x080079e8
 8002558:	40110000 	.word	0x40110000
 800255c:	d916872b 	.word	0xd916872b
 8002560:	3feff7ce 	.word	0x3feff7ce

08002564 <SX1272ReadRssi>:
{
 8002564:	b510      	push	{r4, lr}
    switch( modem )
 8002566:	2800      	cmp	r0, #0
 8002568:	d004      	beq.n	8002574 <SX1272ReadRssi+0x10>
 800256a:	2801      	cmp	r0, #1
 800256c:	d00a      	beq.n	8002584 <SX1272ReadRssi+0x20>
        rssi = -1;
 800256e:	2001      	movs	r0, #1
 8002570:	4240      	negs	r0, r0
 8002572:	e006      	b.n	8002582 <SX1272ReadRssi+0x1e>
        rssi = -( SX1272Read( REG_RSSIVALUE ) >> 1 );
 8002574:	2011      	movs	r0, #17
 8002576:	f7ff fef5 	bl	8002364 <SX1272Read>
 800257a:	0840      	lsrs	r0, r0, #1
 800257c:	b2c0      	uxtb	r0, r0
 800257e:	4240      	negs	r0, r0
        rssi = RSSI_OFFSET + SX1272Read( REG_LR_RSSIVALUE );
 8002580:	b200      	sxth	r0, r0
}
 8002582:	bd10      	pop	{r4, pc}
        rssi = RSSI_OFFSET + SX1272Read( REG_LR_RSSIVALUE );
 8002584:	201b      	movs	r0, #27
 8002586:	f7ff feed 	bl	8002364 <SX1272Read>
 800258a:	388b      	subs	r0, #139	; 0x8b
 800258c:	e7f8      	b.n	8002580 <SX1272ReadRssi+0x1c>
	...

08002590 <SX1272SetOpMode>:
{
 8002590:	b570      	push	{r4, r5, r6, lr}
 8002592:	4d0f      	ldr	r5, [pc, #60]	; (80025d0 <SX1272SetOpMode+0x40>)
 8002594:	1e04      	subs	r4, r0, #0
 8002596:	682b      	ldr	r3, [r5, #0]
    if( opMode == RF_OPMODE_SLEEP )
 8002598:	d10e      	bne.n	80025b8 <SX1272SetOpMode+0x28>
        LoRaBoardCallbacks->SX1272BoardSetAntSwLowPower( true );
 800259a:	2001      	movs	r0, #1
 800259c:	691b      	ldr	r3, [r3, #16]
        LoRaBoardCallbacks->SX1272BoardSetAntSw( opMode );
 800259e:	4798      	blx	r3
    SX1272Write( REG_OPMODE, ( SX1272Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 80025a0:	2001      	movs	r0, #1
 80025a2:	f7ff fedf 	bl	8002364 <SX1272Read>
 80025a6:	2307      	movs	r3, #7
 80025a8:	0001      	movs	r1, r0
 80025aa:	4399      	bics	r1, r3
 80025ac:	4321      	orrs	r1, r4
 80025ae:	b2c9      	uxtb	r1, r1
 80025b0:	2001      	movs	r0, #1
 80025b2:	f7ff fe85 	bl	80022c0 <SX1272Write>
}
 80025b6:	bd70      	pop	{r4, r5, r6, pc}
        LoRaBoardCallbacks->SX1272BoardSetXO( SET );
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	2001      	movs	r0, #1
 80025bc:	4798      	blx	r3
        LoRaBoardCallbacks->SX1272BoardSetAntSwLowPower( false );
 80025be:	682b      	ldr	r3, [r5, #0]
 80025c0:	2000      	movs	r0, #0
 80025c2:	691b      	ldr	r3, [r3, #16]
 80025c4:	4798      	blx	r3
        LoRaBoardCallbacks->SX1272BoardSetAntSw( opMode );
 80025c6:	682b      	ldr	r3, [r5, #0]
 80025c8:	0020      	movs	r0, r4
 80025ca:	695b      	ldr	r3, [r3, #20]
 80025cc:	e7e7      	b.n	800259e <SX1272SetOpMode+0xe>
 80025ce:	46c0      	nop			; (mov r8, r8)
 80025d0:	200000b8 	.word	0x200000b8

080025d4 <SX1272SetSleep>:
{
 80025d4:	b510      	push	{r4, lr}
    TimerStop( &RxTimeoutTimer );
 80025d6:	480a      	ldr	r0, [pc, #40]	; (8002600 <SX1272SetSleep+0x2c>)
 80025d8:	f003 fbb0 	bl	8005d3c <TimerStop>
    TimerStop( &TxTimeoutTimer );
 80025dc:	4809      	ldr	r0, [pc, #36]	; (8002604 <SX1272SetSleep+0x30>)
 80025de:	f003 fbad 	bl	8005d3c <TimerStop>
    TimerStop( &RxTimeoutSyncWord );
 80025e2:	4809      	ldr	r0, [pc, #36]	; (8002608 <SX1272SetSleep+0x34>)
 80025e4:	f003 fbaa 	bl	8005d3c <TimerStop>
    SX1272SetOpMode( RF_OPMODE_SLEEP );
 80025e8:	2000      	movs	r0, #0
 80025ea:	f7ff ffd1 	bl	8002590 <SX1272SetOpMode>
    LoRaBoardCallbacks->SX1272BoardSetXO( RESET );
 80025ee:	4b07      	ldr	r3, [pc, #28]	; (800260c <SX1272SetSleep+0x38>)
 80025f0:	2000      	movs	r0, #0
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4798      	blx	r3
    SX1272.Settings.State = RF_IDLE;
 80025f8:	2200      	movs	r2, #0
 80025fa:	4b05      	ldr	r3, [pc, #20]	; (8002610 <SX1272SetSleep+0x3c>)
 80025fc:	711a      	strb	r2, [r3, #4]
}
 80025fe:	bd10      	pop	{r4, pc}
 8002600:	200005f0 	.word	0x200005f0
 8002604:	200005c0 	.word	0x200005c0
 8002608:	200005d8 	.word	0x200005d8
 800260c:	200000b8 	.word	0x200000b8
 8002610:	20000558 	.word	0x20000558

08002614 <SX1272SetStby>:
{
 8002614:	b510      	push	{r4, lr}
    TimerStop( &RxTimeoutTimer );
 8002616:	4808      	ldr	r0, [pc, #32]	; (8002638 <SX1272SetStby+0x24>)
 8002618:	f003 fb90 	bl	8005d3c <TimerStop>
    TimerStop( &TxTimeoutTimer );
 800261c:	4807      	ldr	r0, [pc, #28]	; (800263c <SX1272SetStby+0x28>)
 800261e:	f003 fb8d 	bl	8005d3c <TimerStop>
    TimerStop( &RxTimeoutSyncWord );
 8002622:	4807      	ldr	r0, [pc, #28]	; (8002640 <SX1272SetStby+0x2c>)
 8002624:	f003 fb8a 	bl	8005d3c <TimerStop>
    SX1272SetOpMode( RF_OPMODE_STANDBY );
 8002628:	2001      	movs	r0, #1
 800262a:	f7ff ffb1 	bl	8002590 <SX1272SetOpMode>
    SX1272.Settings.State = RF_IDLE;
 800262e:	2200      	movs	r2, #0
 8002630:	4b04      	ldr	r3, [pc, #16]	; (8002644 <SX1272SetStby+0x30>)
 8002632:	711a      	strb	r2, [r3, #4]
}
 8002634:	bd10      	pop	{r4, pc}
 8002636:	46c0      	nop			; (mov r8, r8)
 8002638:	200005f0 	.word	0x200005f0
 800263c:	200005c0 	.word	0x200005c0
 8002640:	200005d8 	.word	0x200005d8
 8002644:	20000558 	.word	0x20000558

08002648 <SX1272SetRx>:
{
 8002648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800264a:	0006      	movs	r6, r0
    TimerStop( &TxTimeoutTimer );
 800264c:	484d      	ldr	r0, [pc, #308]	; (8002784 <SX1272SetRx+0x13c>)
 800264e:	f003 fb75 	bl	8005d3c <TimerStop>
    switch( SX1272.Settings.Modem )
 8002652:	4c4d      	ldr	r4, [pc, #308]	; (8002788 <SX1272SetRx+0x140>)
 8002654:	7965      	ldrb	r5, [r4, #5]
 8002656:	2d00      	cmp	r5, #0
 8002658:	d003      	beq.n	8002662 <SX1272SetRx+0x1a>
 800265a:	2d01      	cmp	r5, #1
 800265c:	d047      	beq.n	80026ee <SX1272SetRx+0xa6>
    bool rxContinuous = false;
 800265e:	2700      	movs	r7, #0
 8002660:	e024      	b.n	80026ac <SX1272SetRx+0x64>
            rxContinuous = SX1272.Settings.Fsk.RxContinuous;
 8002662:	1de3      	adds	r3, r4, #7
            SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8002664:	2040      	movs	r0, #64	; 0x40
            rxContinuous = SX1272.Settings.Fsk.RxContinuous;
 8002666:	7fdf      	ldrb	r7, [r3, #31]
            SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8002668:	f7ff fe7c 	bl	8002364 <SX1272Read>
                                                                            RF_DIOMAPPING1_DIO0_00 |
 800266c:	2103      	movs	r1, #3
 800266e:	4008      	ands	r0, r1
            SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8002670:	3109      	adds	r1, #9
 8002672:	4301      	orrs	r1, r0
 8002674:	2040      	movs	r0, #64	; 0x40
 8002676:	f7ff fe23 	bl	80022c0 <SX1272Write>
            SX1272Write( REG_DIOMAPPING2, ( SX1272Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 800267a:	2041      	movs	r0, #65	; 0x41
 800267c:	f7ff fe72 	bl	8002364 <SX1272Read>
 8002680:	213f      	movs	r1, #63	; 0x3f
 8002682:	4249      	negs	r1, r1
 8002684:	4301      	orrs	r1, r0
 8002686:	b2c9      	uxtb	r1, r1
 8002688:	2041      	movs	r0, #65	; 0x41
 800268a:	f7ff fe19 	bl	80022c0 <SX1272Write>
            SX1272.Settings.FskPacketHandler.FifoThresh = SX1272Read( REG_FIFOTHRESH ) & 0x3F;
 800268e:	2035      	movs	r0, #53	; 0x35
 8002690:	f7ff fe68 	bl	8002364 <SX1272Read>
 8002694:	233f      	movs	r3, #63	; 0x3f
 8002696:	4018      	ands	r0, r3
 8002698:	0023      	movs	r3, r4
 800269a:	333e      	adds	r3, #62	; 0x3e
 800269c:	7018      	strb	r0, [r3, #0]
            SX1272Write( REG_RXCONFIG, RF_RXCONFIG_AFCAUTO_ON | RF_RXCONFIG_AGCAUTO_ON | RF_RXCONFIG_RXTRIGER_PREAMBLEDETECT );
 800269e:	211e      	movs	r1, #30
 80026a0:	200d      	movs	r0, #13
 80026a2:	f7ff fe0d 	bl	80022c0 <SX1272Write>
            SX1272.Settings.FskPacketHandler.PreambleDetected = false;
 80026a6:	8625      	strh	r5, [r4, #48]	; 0x30
            SX1272.Settings.FskPacketHandler.NbBytes = 0;
 80026a8:	87a5      	strh	r5, [r4, #60]	; 0x3c
            SX1272.Settings.FskPacketHandler.Size = 0;
 80026aa:	8765      	strh	r5, [r4, #58]	; 0x3a
    memset( RxTxBuffer, 0, ( size_t )RX_BUFFER_SIZE );
 80026ac:	2280      	movs	r2, #128	; 0x80
 80026ae:	2100      	movs	r1, #0
 80026b0:	0052      	lsls	r2, r2, #1
 80026b2:	4836      	ldr	r0, [pc, #216]	; (800278c <SX1272SetRx+0x144>)
 80026b4:	f004 fbff 	bl	8006eb6 <memset>
    SX1272.Settings.State = RF_RX_RUNNING;
 80026b8:	2301      	movs	r3, #1
 80026ba:	7123      	strb	r3, [r4, #4]
    if( timeout != 0 )
 80026bc:	2e00      	cmp	r6, #0
 80026be:	d007      	beq.n	80026d0 <SX1272SetRx+0x88>
        TimerSetValue( &RxTimeoutTimer, timeout );
 80026c0:	4d33      	ldr	r5, [pc, #204]	; (8002790 <SX1272SetRx+0x148>)
 80026c2:	0031      	movs	r1, r6
 80026c4:	0028      	movs	r0, r5
 80026c6:	f003 fb65 	bl	8005d94 <TimerSetValue>
        TimerStart( &RxTimeoutTimer );
 80026ca:	0028      	movs	r0, r5
 80026cc:	f003 faba 	bl	8005c44 <TimerStart>
    if( SX1272.Settings.Modem == MODEM_FSK )
 80026d0:	7963      	ldrb	r3, [r4, #5]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d14e      	bne.n	8002774 <SX1272SetRx+0x12c>
        SX1272SetOpMode( RF_OPMODE_RECEIVER );
 80026d6:	2005      	movs	r0, #5
 80026d8:	f7ff ff5a 	bl	8002590 <SX1272SetOpMode>
        TimerSetValue( &RxTimeoutSyncWord, SX1272.Settings.Fsk.RxSingleTimeout );
 80026dc:	4d2d      	ldr	r5, [pc, #180]	; (8002794 <SX1272SetRx+0x14c>)
 80026de:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80026e0:	0028      	movs	r0, r5
 80026e2:	f003 fb57 	bl	8005d94 <TimerSetValue>
        TimerStart( &RxTimeoutSyncWord );
 80026e6:	0028      	movs	r0, r5
 80026e8:	f003 faac 	bl	8005c44 <TimerStart>
}
 80026ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            if( SX1272.Settings.LoRa.IqInverted == true )
 80026ee:	0023      	movs	r3, r4
 80026f0:	3355      	adds	r3, #85	; 0x55
 80026f2:	781b      	ldrb	r3, [r3, #0]
 80026f4:	2741      	movs	r7, #65	; 0x41
                SX1272Write( REG_LR_INVERTIQ, ( ( SX1272Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_ON | RFLR_INVERTIQ_TX_OFF ) );
 80026f6:	2033      	movs	r0, #51	; 0x33
            if( SX1272.Settings.LoRa.IqInverted == true )
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d027      	beq.n	800274c <SX1272SetRx+0x104>
                SX1272Write( REG_LR_INVERTIQ, ( ( SX1272Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_ON | RFLR_INVERTIQ_TX_OFF ) );
 80026fc:	f7ff fe32 	bl	8002364 <SX1272Read>
 8002700:	4338      	orrs	r0, r7
 8002702:	b2c1      	uxtb	r1, r0
 8002704:	2033      	movs	r0, #51	; 0x33
 8002706:	f7ff fddb 	bl	80022c0 <SX1272Write>
                SX1272Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 800270a:	2119      	movs	r1, #25
                SX1272Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 800270c:	203b      	movs	r0, #59	; 0x3b
 800270e:	f7ff fdd7 	bl	80022c0 <SX1272Write>
            rxContinuous = SX1272.Settings.LoRa.RxContinuous;
 8002712:	0023      	movs	r3, r4
 8002714:	3356      	adds	r3, #86	; 0x56
 8002716:	781f      	ldrb	r7, [r3, #0]
            if( SX1272.Settings.LoRa.FreqHopOn == true )
 8002718:	0023      	movs	r3, r4
 800271a:	3353      	adds	r3, #83	; 0x53
 800271c:	781b      	ldrb	r3, [r3, #0]
 800271e:	2b00      	cmp	r3, #0
 8002720:	d01f      	beq.n	8002762 <SX1272SetRx+0x11a>
                SX1272Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 8002722:	211d      	movs	r1, #29
 8002724:	2011      	movs	r0, #17
 8002726:	f7ff fdcb 	bl	80022c0 <SX1272Write>
                SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK  ) | RFLR_DIOMAPPING1_DIO0_00 | RFLR_DIOMAPPING1_DIO2_00 );
 800272a:	2040      	movs	r0, #64	; 0x40
 800272c:	f7ff fe1a 	bl	8002364 <SX1272Read>
 8002730:	2133      	movs	r1, #51	; 0x33
                SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_00 );
 8002732:	4001      	ands	r1, r0
 8002734:	2040      	movs	r0, #64	; 0x40
 8002736:	f7ff fdc3 	bl	80022c0 <SX1272Write>
            SX1272Write( REG_LR_FIFORXBASEADDR, 0 );
 800273a:	2100      	movs	r1, #0
 800273c:	200f      	movs	r0, #15
 800273e:	f7ff fdbf 	bl	80022c0 <SX1272Write>
            SX1272Write( REG_LR_FIFOADDRPTR, 0 );
 8002742:	2100      	movs	r1, #0
 8002744:	200d      	movs	r0, #13
 8002746:	f7ff fdbb 	bl	80022c0 <SX1272Write>
        break;
 800274a:	e7af      	b.n	80026ac <SX1272SetRx+0x64>
                SX1272Write( REG_LR_INVERTIQ, ( ( SX1272Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 800274c:	f7ff fe0a 	bl	8002364 <SX1272Read>
 8002750:	0001      	movs	r1, r0
 8002752:	43b9      	bics	r1, r7
 8002754:	4329      	orrs	r1, r5
 8002756:	b2c9      	uxtb	r1, r1
 8002758:	2033      	movs	r0, #51	; 0x33
 800275a:	f7ff fdb1 	bl	80022c0 <SX1272Write>
                SX1272Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 800275e:	211d      	movs	r1, #29
 8002760:	e7d4      	b.n	800270c <SX1272SetRx+0xc4>
                SX1272Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 8002762:	211f      	movs	r1, #31
 8002764:	2011      	movs	r0, #17
 8002766:	f7ff fdab 	bl	80022c0 <SX1272Write>
                SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_00 );
 800276a:	2040      	movs	r0, #64	; 0x40
 800276c:	f7ff fdfa 	bl	8002364 <SX1272Read>
 8002770:	213f      	movs	r1, #63	; 0x3f
 8002772:	e7de      	b.n	8002732 <SX1272SetRx+0xea>
            SX1272SetOpMode( RFLR_OPMODE_RECEIVER );
 8002774:	2005      	movs	r0, #5
        if( rxContinuous == true )
 8002776:	2f00      	cmp	r7, #0
 8002778:	d100      	bne.n	800277c <SX1272SetRx+0x134>
            SX1272SetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
 800277a:	2006      	movs	r0, #6
 800277c:	f7ff ff08 	bl	8002590 <SX1272SetOpMode>
}
 8002780:	e7b4      	b.n	80026ec <SX1272SetRx+0xa4>
 8002782:	46c0      	nop			; (mov r8, r8)
 8002784:	200005c0 	.word	0x200005c0
 8002788:	20000558 	.word	0x20000558
 800278c:	200000c0 	.word	0x200000c0
 8002790:	200005f0 	.word	0x200005f0
 8002794:	200005d8 	.word	0x200005d8

08002798 <SX1272SetTx>:
{
 8002798:	b570      	push	{r4, r5, r6, lr}
 800279a:	0004      	movs	r4, r0
    TimerStop( &RxTimeoutTimer );
 800279c:	4826      	ldr	r0, [pc, #152]	; (8002838 <SX1272SetTx+0xa0>)
 800279e:	f003 facd 	bl	8005d3c <TimerStop>
    TimerSetValue( &TxTimeoutTimer, timeout );
 80027a2:	4d26      	ldr	r5, [pc, #152]	; (800283c <SX1272SetTx+0xa4>)
 80027a4:	0021      	movs	r1, r4
 80027a6:	0028      	movs	r0, r5
 80027a8:	f003 faf4 	bl	8005d94 <TimerSetValue>
    switch( SX1272.Settings.Modem )
 80027ac:	4c24      	ldr	r4, [pc, #144]	; (8002840 <SX1272SetTx+0xa8>)
 80027ae:	7963      	ldrb	r3, [r4, #5]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d00a      	beq.n	80027ca <SX1272SetTx+0x32>
 80027b4:	2b01      	cmp	r3, #1
 80027b6:	d023      	beq.n	8002800 <SX1272SetTx+0x68>
    SX1272.Settings.State = RF_TX_RUNNING;
 80027b8:	2302      	movs	r3, #2
    TimerStart( &TxTimeoutTimer );
 80027ba:	0028      	movs	r0, r5
    SX1272.Settings.State = RF_TX_RUNNING;
 80027bc:	7123      	strb	r3, [r4, #4]
    TimerStart( &TxTimeoutTimer );
 80027be:	f003 fa41 	bl	8005c44 <TimerStart>
    SX1272SetOpMode( RF_OPMODE_TRANSMITTER );
 80027c2:	2003      	movs	r0, #3
 80027c4:	f7ff fee4 	bl	8002590 <SX1272SetOpMode>
}
 80027c8:	bd70      	pop	{r4, r5, r6, pc}
            SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 80027ca:	2040      	movs	r0, #64	; 0x40
 80027cc:	f7ff fdca 	bl	8002364 <SX1272Read>
                                                                            RF_DIOMAPPING1_DIO1_MASK &
 80027d0:	2103      	movs	r1, #3
 80027d2:	4008      	ands	r0, r1
            SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 80027d4:	310d      	adds	r1, #13
 80027d6:	4301      	orrs	r1, r0
 80027d8:	2040      	movs	r0, #64	; 0x40
 80027da:	f7ff fd71 	bl	80022c0 <SX1272Write>
            SX1272Write( REG_DIOMAPPING2, ( SX1272Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 80027de:	2041      	movs	r0, #65	; 0x41
 80027e0:	f7ff fdc0 	bl	8002364 <SX1272Read>
 80027e4:	213e      	movs	r1, #62	; 0x3e
 80027e6:	4001      	ands	r1, r0
 80027e8:	2041      	movs	r0, #65	; 0x41
 80027ea:	f7ff fd69 	bl	80022c0 <SX1272Write>
            SX1272.Settings.FskPacketHandler.FifoThresh = SX1272Read( REG_FIFOTHRESH ) & 0x3F;
 80027ee:	2035      	movs	r0, #53	; 0x35
 80027f0:	f7ff fdb8 	bl	8002364 <SX1272Read>
 80027f4:	233f      	movs	r3, #63	; 0x3f
 80027f6:	4018      	ands	r0, r3
 80027f8:	0023      	movs	r3, r4
 80027fa:	333e      	adds	r3, #62	; 0x3e
 80027fc:	7018      	strb	r0, [r3, #0]
        break;
 80027fe:	e7db      	b.n	80027b8 <SX1272SetTx+0x20>
            if( SX1272.Settings.LoRa.FreqHopOn == true )
 8002800:	0023      	movs	r3, r4
 8002802:	3353      	adds	r3, #83	; 0x53
 8002804:	781b      	ldrb	r3, [r3, #0]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d00d      	beq.n	8002826 <SX1272SetTx+0x8e>
                SX1272Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 800280a:	21f5      	movs	r1, #245	; 0xf5
 800280c:	2011      	movs	r0, #17
 800280e:	f7ff fd57 	bl	80022c0 <SX1272Write>
                SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK ) | RFLR_DIOMAPPING1_DIO0_01 | RFLR_DIOMAPPING1_DIO2_00 );
 8002812:	2040      	movs	r0, #64	; 0x40
 8002814:	f7ff fda6 	bl	8002364 <SX1272Read>
 8002818:	2133      	movs	r1, #51	; 0x33
                SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
 800281a:	4001      	ands	r1, r0
 800281c:	2040      	movs	r0, #64	; 0x40
 800281e:	4301      	orrs	r1, r0
 8002820:	f7ff fd4e 	bl	80022c0 <SX1272Write>
 8002824:	e7c8      	b.n	80027b8 <SX1272SetTx+0x20>
                SX1272Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8002826:	21f7      	movs	r1, #247	; 0xf7
 8002828:	2011      	movs	r0, #17
 800282a:	f7ff fd49 	bl	80022c0 <SX1272Write>
                SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
 800282e:	2040      	movs	r0, #64	; 0x40
 8002830:	f7ff fd98 	bl	8002364 <SX1272Read>
 8002834:	213f      	movs	r1, #63	; 0x3f
 8002836:	e7f0      	b.n	800281a <SX1272SetTx+0x82>
 8002838:	200005f0 	.word	0x200005f0
 800283c:	200005c0 	.word	0x200005c0
 8002840:	20000558 	.word	0x20000558

08002844 <SX1272StartCad>:
{
 8002844:	b570      	push	{r4, r5, r6, lr}
    switch( SX1272.Settings.Modem )
 8002846:	4c0b      	ldr	r4, [pc, #44]	; (8002874 <SX1272StartCad+0x30>)
 8002848:	7963      	ldrb	r3, [r4, #5]
 800284a:	2b01      	cmp	r3, #1
 800284c:	d110      	bne.n	8002870 <SX1272StartCad+0x2c>
            SX1272Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 800284e:	21fa      	movs	r1, #250	; 0xfa
 8002850:	2011      	movs	r0, #17
 8002852:	f7ff fd35 	bl	80022c0 <SX1272Write>
            SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO3_MASK ) | RFLR_DIOMAPPING1_DIO3_00 );
 8002856:	2040      	movs	r0, #64	; 0x40
 8002858:	f7ff fd84 	bl	8002364 <SX1272Read>
 800285c:	2503      	movs	r5, #3
 800285e:	43a8      	bics	r0, r5
 8002860:	b2c1      	uxtb	r1, r0
 8002862:	2040      	movs	r0, #64	; 0x40
 8002864:	f7ff fd2c 	bl	80022c0 <SX1272Write>
            SX1272SetOpMode( RFLR_OPMODE_CAD );
 8002868:	2007      	movs	r0, #7
            SX1272.Settings.State = RF_CAD;
 800286a:	7125      	strb	r5, [r4, #4]
            SX1272SetOpMode( RFLR_OPMODE_CAD );
 800286c:	f7ff fe90 	bl	8002590 <SX1272SetOpMode>
}
 8002870:	bd70      	pop	{r4, r5, r6, pc}
 8002872:	46c0      	nop			; (mov r8, r8)
 8002874:	20000558 	.word	0x20000558

08002878 <SX1272SetModem>:
{
 8002878:	b510      	push	{r4, lr}
 800287a:	0004      	movs	r4, r0
    if( ( SX1272Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_ON ) != 0 )
 800287c:	2001      	movs	r0, #1
 800287e:	f7ff fd71 	bl	8002364 <SX1272Read>
 8002882:	4b19      	ldr	r3, [pc, #100]	; (80028e8 <SX1272SetModem+0x70>)
 8002884:	0602      	lsls	r2, r0, #24
 8002886:	d51b      	bpl.n	80028c0 <SX1272SetModem+0x48>
        SX1272.Settings.Modem = MODEM_LORA;
 8002888:	2201      	movs	r2, #1
        SX1272.Settings.Modem = MODEM_FSK;
 800288a:	715a      	strb	r2, [r3, #5]
    if( SX1272.Settings.Modem == modem )
 800288c:	795a      	ldrb	r2, [r3, #5]
 800288e:	42a2      	cmp	r2, r4
 8002890:	d015      	beq.n	80028be <SX1272SetModem+0x46>
    SX1272.Settings.Modem = modem;
 8002892:	715c      	strb	r4, [r3, #5]
        SX1272SetOpMode( RF_OPMODE_SLEEP );
 8002894:	2000      	movs	r0, #0
    switch( SX1272.Settings.Modem )
 8002896:	2c01      	cmp	r4, #1
 8002898:	d014      	beq.n	80028c4 <SX1272SetModem+0x4c>
        SX1272SetOpMode( RF_OPMODE_SLEEP );
 800289a:	f7ff fe79 	bl	8002590 <SX1272SetOpMode>
        SX1272Write( REG_OPMODE, ( SX1272Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_OFF );
 800289e:	2001      	movs	r0, #1
 80028a0:	f7ff fd60 	bl	8002364 <SX1272Read>
 80028a4:	217f      	movs	r1, #127	; 0x7f
 80028a6:	4001      	ands	r1, r0
 80028a8:	2001      	movs	r0, #1
 80028aa:	f7ff fd09 	bl	80022c0 <SX1272Write>
        SX1272Write( REG_DIOMAPPING1, 0x00 );
 80028ae:	2100      	movs	r1, #0
 80028b0:	2040      	movs	r0, #64	; 0x40
 80028b2:	f7ff fd05 	bl	80022c0 <SX1272Write>
        SX1272Write( REG_DIOMAPPING2, 0x30 ); // DIO5=ModeReady
 80028b6:	2130      	movs	r1, #48	; 0x30
        SX1272Write( REG_DIOMAPPING2, 0x00 );
 80028b8:	2041      	movs	r0, #65	; 0x41
 80028ba:	f7ff fd01 	bl	80022c0 <SX1272Write>
}
 80028be:	bd10      	pop	{r4, pc}
        SX1272.Settings.Modem = MODEM_FSK;
 80028c0:	2200      	movs	r2, #0
 80028c2:	e7e2      	b.n	800288a <SX1272SetModem+0x12>
        SX1272SetOpMode( RF_OPMODE_SLEEP );
 80028c4:	f7ff fe64 	bl	8002590 <SX1272SetOpMode>
        SX1272Write( REG_OPMODE, ( SX1272Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_ON );
 80028c8:	0020      	movs	r0, r4
 80028ca:	f7ff fd4b 	bl	8002364 <SX1272Read>
 80028ce:	2180      	movs	r1, #128	; 0x80
 80028d0:	4249      	negs	r1, r1
 80028d2:	4301      	orrs	r1, r0
 80028d4:	b2c9      	uxtb	r1, r1
 80028d6:	0020      	movs	r0, r4
 80028d8:	f7ff fcf2 	bl	80022c0 <SX1272Write>
        SX1272Write( REG_DIOMAPPING1, 0x00 );
 80028dc:	2100      	movs	r1, #0
 80028de:	2040      	movs	r0, #64	; 0x40
 80028e0:	f7ff fcee 	bl	80022c0 <SX1272Write>
        SX1272Write( REG_DIOMAPPING2, 0x00 );
 80028e4:	2100      	movs	r1, #0
 80028e6:	e7e7      	b.n	80028b8 <SX1272SetModem+0x40>
 80028e8:	20000558 	.word	0x20000558

080028ec <SX1272Init>:
{
 80028ec:	b570      	push	{r4, r5, r6, lr}
    TimerInit( &TxTimeoutTimer, SX1272OnTimeoutIrq );
 80028ee:	4c1a      	ldr	r4, [pc, #104]	; (8002958 <SX1272Init+0x6c>)
    RadioEvents = events;
 80028f0:	4d1a      	ldr	r5, [pc, #104]	; (800295c <SX1272Init+0x70>)
    TimerInit( &TxTimeoutTimer, SX1272OnTimeoutIrq );
 80028f2:	0021      	movs	r1, r4
    RadioEvents = events;
 80028f4:	6068      	str	r0, [r5, #4]
    TimerInit( &TxTimeoutTimer, SX1272OnTimeoutIrq );
 80028f6:	481a      	ldr	r0, [pc, #104]	; (8002960 <SX1272Init+0x74>)
 80028f8:	f003 f99a 	bl	8005c30 <TimerInit>
    TimerInit( &RxTimeoutTimer, SX1272OnTimeoutIrq );
 80028fc:	0021      	movs	r1, r4
 80028fe:	4819      	ldr	r0, [pc, #100]	; (8002964 <SX1272Init+0x78>)
 8002900:	f003 f996 	bl	8005c30 <TimerInit>
    TimerInit( &RxTimeoutSyncWord, SX1272OnTimeoutIrq );
 8002904:	0021      	movs	r1, r4
 8002906:	4818      	ldr	r0, [pc, #96]	; (8002968 <SX1272Init+0x7c>)
 8002908:	f003 f992 	bl	8005c30 <TimerInit>
    LoRaBoardCallbacks->SX1272BoardSetXO( SET );
 800290c:	682b      	ldr	r3, [r5, #0]
 800290e:	2001      	movs	r0, #1
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4798      	blx	r3
    SX1272Reset( );
 8002914:	f7ff fc90 	bl	8002238 <SX1272Reset>
    SX1272SetOpMode( RF_OPMODE_SLEEP );
 8002918:	2000      	movs	r0, #0
 800291a:	f7ff fe39 	bl	8002590 <SX1272SetOpMode>
    LoRaBoardCallbacks->SX1272BoardIoIrqInit( DioIrq );
 800291e:	682b      	ldr	r3, [r5, #0]
 8002920:	4812      	ldr	r0, [pc, #72]	; (800296c <SX1272Init+0x80>)
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	4798      	blx	r3
 8002926:	4e12      	ldr	r6, [pc, #72]	; (8002970 <SX1272Init+0x84>)
 8002928:	0034      	movs	r4, r6
 800292a:	364b      	adds	r6, #75	; 0x4b
 800292c:	3418      	adds	r4, #24
        SX1272SetModem( RadioRegsInit[i].Modem );
 800292e:	7820      	ldrb	r0, [r4, #0]
 8002930:	f7ff ffa2 	bl	8002878 <SX1272SetModem>
        SX1272Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 8002934:	78a1      	ldrb	r1, [r4, #2]
 8002936:	7860      	ldrb	r0, [r4, #1]
 8002938:	3403      	adds	r4, #3
 800293a:	f7ff fcc1 	bl	80022c0 <SX1272Write>
    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 800293e:	42b4      	cmp	r4, r6
 8002940:	d1f5      	bne.n	800292e <SX1272Init+0x42>
    SX1272SetModem( MODEM_FSK );
 8002942:	2000      	movs	r0, #0
 8002944:	f7ff ff98 	bl	8002878 <SX1272SetModem>
    SX1272.Settings.State = RF_IDLE;
 8002948:	2200      	movs	r2, #0
 800294a:	4b0a      	ldr	r3, [pc, #40]	; (8002974 <SX1272Init+0x88>)
 800294c:	711a      	strb	r2, [r3, #4]
    return ( uint32_t )LoRaBoardCallbacks->SX1272BoardGetWakeTime( ) + RADIO_WAKEUP_TIME;// BOARD_WAKEUP_TIME;
 800294e:	682b      	ldr	r3, [r5, #0]
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	4798      	blx	r3
 8002954:	3002      	adds	r0, #2
}
 8002956:	bd70      	pop	{r4, r5, r6, pc}
 8002958:	08003549 	.word	0x08003549
 800295c:	200000b8 	.word	0x200000b8
 8002960:	200005c0 	.word	0x200005c0
 8002964:	200005f0 	.word	0x200005f0
 8002968:	200005d8 	.word	0x200005d8
 800296c:	20000000 	.word	0x20000000
 8002970:	080079e8 	.word	0x080079e8
 8002974:	20000558 	.word	0x20000558

08002978 <SX1272IsChannelFree>:
{
 8002978:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
        return false;
 800297a:	2400      	movs	r4, #0
{
 800297c:	9301      	str	r3, [sp, #4]
    return SX1272.Settings.State;
 800297e:	4b13      	ldr	r3, [pc, #76]	; (80029cc <SX1272IsChannelFree+0x54>)
{
 8002980:	0005      	movs	r5, r0
    if( SX1272GetStatus( ) != RF_IDLE )
 8002982:	791b      	ldrb	r3, [r3, #4]
{
 8002984:	000f      	movs	r7, r1
 8002986:	0016      	movs	r6, r2
    if( SX1272GetStatus( ) != RF_IDLE )
 8002988:	42a3      	cmp	r3, r4
 800298a:	d116      	bne.n	80029ba <SX1272IsChannelFree+0x42>
    SX1272SetModem( modem );
 800298c:	f7ff ff74 	bl	8002878 <SX1272SetModem>
    SX1272SetChannel( freq );
 8002990:	0038      	movs	r0, r7
 8002992:	f7ff fc9f 	bl	80022d4 <SX1272SetChannel>
    SX1272SetOpMode( RF_OPMODE_RECEIVER );
 8002996:	2005      	movs	r0, #5
 8002998:	f7ff fdfa 	bl	8002590 <SX1272SetOpMode>
    DelayMs( 1 );
 800299c:	2001      	movs	r0, #1
 800299e:	f003 ff9d 	bl	80068dc <HAL_Delay>
    carrierSenseTime = TimerGetCurrentTime( );
 80029a2:	f003 fa08 	bl	8005db6 <TimerGetCurrentTime>
 80029a6:	0004      	movs	r4, r0
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 80029a8:	0020      	movs	r0, r4
 80029aa:	f003 fa0a 	bl	8005dc2 <TimerGetElapsedTime>
 80029ae:	9b01      	ldr	r3, [sp, #4]
 80029b0:	4298      	cmp	r0, r3
 80029b2:	d304      	bcc.n	80029be <SX1272IsChannelFree+0x46>
    bool status = true;
 80029b4:	2401      	movs	r4, #1
    SX1272SetSleep( );
 80029b6:	f7ff fe0d 	bl	80025d4 <SX1272SetSleep>
}
 80029ba:	0020      	movs	r0, r4
 80029bc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        rssi = SX1272ReadRssi( modem );
 80029be:	0028      	movs	r0, r5
 80029c0:	f7ff fdd0 	bl	8002564 <SX1272ReadRssi>
        if( rssi > rssiThresh )
 80029c4:	42b0      	cmp	r0, r6
 80029c6:	ddef      	ble.n	80029a8 <SX1272IsChannelFree+0x30>
            status = false;
 80029c8:	2400      	movs	r4, #0
 80029ca:	e7f4      	b.n	80029b6 <SX1272IsChannelFree+0x3e>
 80029cc:	20000558 	.word	0x20000558

080029d0 <SX1272Random>:
{
 80029d0:	b570      	push	{r4, r5, r6, lr}
    SX1272SetOpMode( RF_OPMODE_RECEIVER );
 80029d2:	2400      	movs	r4, #0
    SX1272SetModem( MODEM_LORA );
 80029d4:	2001      	movs	r0, #1
 80029d6:	f7ff ff4f 	bl	8002878 <SX1272SetModem>
    SX1272Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 80029da:	21ff      	movs	r1, #255	; 0xff
 80029dc:	2011      	movs	r0, #17
 80029de:	f7ff fc6f 	bl	80022c0 <SX1272Write>
    SX1272SetOpMode( RF_OPMODE_RECEIVER );
 80029e2:	2005      	movs	r0, #5
 80029e4:	f7ff fdd4 	bl	8002590 <SX1272SetOpMode>
    uint32_t rnd = 0;
 80029e8:	0025      	movs	r5, r4
        DelayMs( 1 );
 80029ea:	2601      	movs	r6, #1
 80029ec:	0030      	movs	r0, r6
 80029ee:	f003 ff75 	bl	80068dc <HAL_Delay>
        rnd |= ( ( uint32_t )SX1272Read( REG_LR_RSSIWIDEBAND ) & 0x01 ) << i;
 80029f2:	202c      	movs	r0, #44	; 0x2c
 80029f4:	f7ff fcb6 	bl	8002364 <SX1272Read>
 80029f8:	4030      	ands	r0, r6
 80029fa:	40a0      	lsls	r0, r4
 80029fc:	3401      	adds	r4, #1
 80029fe:	4305      	orrs	r5, r0
    for( i = 0; i < 32; i++ )
 8002a00:	2c20      	cmp	r4, #32
 8002a02:	d1f3      	bne.n	80029ec <SX1272Random+0x1c>
    SX1272SetSleep( );
 8002a04:	f7ff fde6 	bl	80025d4 <SX1272SetSleep>
}
 8002a08:	0028      	movs	r0, r5
 8002a0a:	bd70      	pop	{r4, r5, r6, pc}

08002a0c <SX1272SetRxConfig>:
{
 8002a0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a0e:	b08d      	sub	sp, #52	; 0x34
 8002a10:	9306      	str	r3, [sp, #24]
 8002a12:	ab12      	add	r3, sp, #72	; 0x48
 8002a14:	0016      	movs	r6, r2
 8002a16:	cb04      	ldmia	r3!, {r2}
 8002a18:	0004      	movs	r4, r0
 8002a1a:	881b      	ldrh	r3, [r3, #0]
 8002a1c:	9208      	str	r2, [sp, #32]
 8002a1e:	9301      	str	r3, [sp, #4]
 8002a20:	ab14      	add	r3, sp, #80	; 0x50
 8002a22:	881b      	ldrh	r3, [r3, #0]
 8002a24:	aa0c      	add	r2, sp, #48	; 0x30
 8002a26:	9305      	str	r3, [sp, #20]
 8002a28:	ab15      	add	r3, sp, #84	; 0x54
 8002a2a:	781b      	ldrb	r3, [r3, #0]
 8002a2c:	000d      	movs	r5, r1
 8002a2e:	9302      	str	r3, [sp, #8]
 8002a30:	ab16      	add	r3, sp, #88	; 0x58
 8002a32:	781b      	ldrb	r3, [r3, #0]
 8002a34:	9303      	str	r3, [sp, #12]
 8002a36:	ab17      	add	r3, sp, #92	; 0x5c
 8002a38:	781b      	ldrb	r3, [r3, #0]
 8002a3a:	9304      	str	r3, [sp, #16]
 8002a3c:	ab18      	add	r3, sp, #96	; 0x60
 8002a3e:	781b      	ldrb	r3, [r3, #0]
 8002a40:	930a      	str	r3, [sp, #40]	; 0x28
 8002a42:	ab19      	add	r3, sp, #100	; 0x64
 8002a44:	781b      	ldrb	r3, [r3, #0]
 8002a46:	930b      	str	r3, [sp, #44]	; 0x2c
 8002a48:	2319      	movs	r3, #25
 8002a4a:	189b      	adds	r3, r3, r2
 8002a4c:	7fdf      	ldrb	r7, [r3, #31]
 8002a4e:	231d      	movs	r3, #29
 8002a50:	189b      	adds	r3, r3, r2
 8002a52:	7fdb      	ldrb	r3, [r3, #31]
 8002a54:	9309      	str	r3, [sp, #36]	; 0x24
    SX1272SetModem( modem );
 8002a56:	f7ff ff0f 	bl	8002878 <SX1272SetModem>
    switch( modem )
 8002a5a:	2c00      	cmp	r4, #0
 8002a5c:	d004      	beq.n	8002a68 <SX1272SetRxConfig+0x5c>
 8002a5e:	2c01      	cmp	r4, #1
 8002a60:	d100      	bne.n	8002a64 <SX1272SetRxConfig+0x58>
 8002a62:	e084      	b.n	8002b6e <SX1272SetRxConfig+0x162>
}
 8002a64:	b00d      	add	sp, #52	; 0x34
 8002a66:	bdf0      	pop	{r4, r5, r6, r7, pc}
            SX1272.Settings.Fsk.Bandwidth = bandwidth;
 8002a68:	4c96      	ldr	r4, [pc, #600]	; (8002cc4 <SX1272SetRxConfig+0x2b8>)
            SX1272.Settings.Fsk.BandwidthAfc = bandwidthAfc;
 8002a6a:	9b08      	ldr	r3, [sp, #32]
            SX1272.Settings.Fsk.FixLen = fixLen;
 8002a6c:	9a02      	ldr	r2, [sp, #8]
            SX1272.Settings.Fsk.BandwidthAfc = bandwidthAfc;
 8002a6e:	61a3      	str	r3, [r4, #24]
            SX1272.Settings.Fsk.FixLen = fixLen;
 8002a70:	1ce3      	adds	r3, r4, #3
 8002a72:	77da      	strb	r2, [r3, #31]
            SX1272.Settings.Fsk.PayloadLen = payloadLen;
 8002a74:	9a03      	ldr	r2, [sp, #12]
 8002a76:	1d23      	adds	r3, r4, #4
 8002a78:	77da      	strb	r2, [r3, #31]
            SX1272.Settings.Fsk.CrcOn = crcOn;
 8002a7a:	9a04      	ldr	r2, [sp, #16]
 8002a7c:	1d63      	adds	r3, r4, #5
 8002a7e:	77da      	strb	r2, [r3, #31]
            SX1272.Settings.Fsk.RxContinuous = rxContinuous;
 8002a80:	9a09      	ldr	r2, [sp, #36]	; 0x24
            SX1272.Settings.Fsk.IqInverted = iqInverted;
 8002a82:	1da3      	adds	r3, r4, #6
 8002a84:	77df      	strb	r7, [r3, #31]
            SX1272.Settings.Fsk.RxContinuous = rxContinuous;
 8002a86:	1de3      	adds	r3, r4, #7
 8002a88:	77da      	strb	r2, [r3, #31]
            SX1272.Settings.Fsk.PreambleLen = preambleLen;
 8002a8a:	9b01      	ldr	r3, [sp, #4]
            SX1272.Settings.Fsk.Datarate = datarate;
 8002a8c:	61e6      	str	r6, [r4, #28]
            SX1272.Settings.Fsk.PreambleLen = preambleLen;
 8002a8e:	8423      	strh	r3, [r4, #32]
            SX1272.Settings.Fsk.Bandwidth = bandwidth;
 8002a90:	6165      	str	r5, [r4, #20]
            SX1272.Settings.Fsk.RxSingleTimeout = ( uint32_t )( symbTimeout * ( ( 1.0 / ( double )datarate ) * 8.0 ) * 1000 );
 8002a92:	0030      	movs	r0, r6
 8002a94:	f7ff fb46 	bl	8002124 <__aeabi_ui2d>
 8002a98:	0002      	movs	r2, r0
 8002a9a:	000b      	movs	r3, r1
 8002a9c:	0006      	movs	r6, r0
 8002a9e:	000f      	movs	r7, r1
 8002aa0:	2000      	movs	r0, #0
 8002aa2:	4989      	ldr	r1, [pc, #548]	; (8002cc8 <SX1272SetRxConfig+0x2bc>)
 8002aa4:	f7fe f90a 	bl	8000cbc <__aeabi_ddiv>
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	4b88      	ldr	r3, [pc, #544]	; (8002ccc <SX1272SetRxConfig+0x2c0>)
 8002aac:	f7fe fd10 	bl	80014d0 <__aeabi_dmul>
 8002ab0:	9006      	str	r0, [sp, #24]
 8002ab2:	9107      	str	r1, [sp, #28]
 8002ab4:	9805      	ldr	r0, [sp, #20]
 8002ab6:	f7ff fafb 	bl	80020b0 <__aeabi_i2d>
 8002aba:	0002      	movs	r2, r0
 8002abc:	000b      	movs	r3, r1
 8002abe:	9806      	ldr	r0, [sp, #24]
 8002ac0:	9907      	ldr	r1, [sp, #28]
 8002ac2:	f7fe fd05 	bl	80014d0 <__aeabi_dmul>
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	4b81      	ldr	r3, [pc, #516]	; (8002cd0 <SX1272SetRxConfig+0x2c4>)
 8002aca:	f7fe fd01 	bl	80014d0 <__aeabi_dmul>
 8002ace:	f7fd fcf9 	bl	80004c4 <__aeabi_d2uiz>
            datarate = ( uint16_t )( ( double )XTAL_FREQ / ( double )datarate );
 8002ad2:	0032      	movs	r2, r6
 8002ad4:	003b      	movs	r3, r7
            SX1272.Settings.Fsk.RxSingleTimeout = ( uint32_t )( symbTimeout * ( ( 1.0 / ( double )datarate ) * 8.0 ) * 1000 );
 8002ad6:	62e0      	str	r0, [r4, #44]	; 0x2c
            datarate = ( uint16_t )( ( double )XTAL_FREQ / ( double )datarate );
 8002ad8:	497e      	ldr	r1, [pc, #504]	; (8002cd4 <SX1272SetRxConfig+0x2c8>)
 8002ada:	2000      	movs	r0, #0
 8002adc:	f7fe f8ee 	bl	8000cbc <__aeabi_ddiv>
 8002ae0:	f7fd fcf0 	bl	80004c4 <__aeabi_d2uiz>
 8002ae4:	b284      	uxth	r4, r0
            SX1272Write( REG_BITRATEMSB, ( uint8_t )( datarate >> 8 ) );
 8002ae6:	0a21      	lsrs	r1, r4, #8
 8002ae8:	2002      	movs	r0, #2
 8002aea:	f7ff fbe9 	bl	80022c0 <SX1272Write>
            SX1272Write( REG_BITRATELSB, ( uint8_t )( datarate & 0xFF ) );
 8002aee:	b2e1      	uxtb	r1, r4
 8002af0:	2003      	movs	r0, #3
 8002af2:	f7ff fbe5 	bl	80022c0 <SX1272Write>
            SX1272Write( REG_RXBW, GetFskBandwidthRegValue( bandwidth ) );
 8002af6:	0028      	movs	r0, r5
 8002af8:	f7ff fb70 	bl	80021dc <GetFskBandwidthRegValue>
 8002afc:	0001      	movs	r1, r0
 8002afe:	2012      	movs	r0, #18
 8002b00:	f7ff fbde 	bl	80022c0 <SX1272Write>
            SX1272Write( REG_AFCBW, GetFskBandwidthRegValue( bandwidthAfc ) );
 8002b04:	9808      	ldr	r0, [sp, #32]
 8002b06:	f7ff fb69 	bl	80021dc <GetFskBandwidthRegValue>
 8002b0a:	0001      	movs	r1, r0
 8002b0c:	2013      	movs	r0, #19
 8002b0e:	f7ff fbd7 	bl	80022c0 <SX1272Write>
            SX1272Write( REG_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 8002b12:	9b01      	ldr	r3, [sp, #4]
 8002b14:	2025      	movs	r0, #37	; 0x25
 8002b16:	0a19      	lsrs	r1, r3, #8
 8002b18:	f7ff fbd2 	bl	80022c0 <SX1272Write>
            SX1272Write( REG_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 8002b1c:	466b      	mov	r3, sp
 8002b1e:	2026      	movs	r0, #38	; 0x26
 8002b20:	7919      	ldrb	r1, [r3, #4]
 8002b22:	f7ff fbcd 	bl	80022c0 <SX1272Write>
            if( fixLen == 1 )
 8002b26:	9b02      	ldr	r3, [sp, #8]
                SX1272Write( REG_PAYLOADLENGTH, payloadLen );
 8002b28:	9903      	ldr	r1, [sp, #12]
            if( fixLen == 1 )
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d100      	bne.n	8002b30 <SX1272SetRxConfig+0x124>
                SX1272Write( REG_PAYLOADLENGTH, 0xFF ); // Set payload length to the maximum
 8002b2e:	21ff      	movs	r1, #255	; 0xff
 8002b30:	2032      	movs	r0, #50	; 0x32
 8002b32:	f7ff fbc5 	bl	80022c0 <SX1272Write>
                         ( SX1272Read( REG_PACKETCONFIG1 ) &
 8002b36:	2030      	movs	r0, #48	; 0x30
 8002b38:	f7ff fc14 	bl	8002364 <SX1272Read>
                           RF_PACKETCONFIG1_CRC_MASK &
 8002b3c:	216f      	movs	r1, #111	; 0x6f
 8002b3e:	4008      	ands	r0, r1
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8002b40:	2100      	movs	r1, #0
 8002b42:	9b02      	ldr	r3, [sp, #8]
 8002b44:	428b      	cmp	r3, r1
 8002b46:	d100      	bne.n	8002b4a <SX1272SetRxConfig+0x13e>
 8002b48:	3980      	subs	r1, #128	; 0x80
                           ( crcOn << 4 ) );
 8002b4a:	9b04      	ldr	r3, [sp, #16]
 8002b4c:	011b      	lsls	r3, r3, #4
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 8002b4e:	4318      	orrs	r0, r3
 8002b50:	4301      	orrs	r1, r0
            SX1272Write( REG_PACKETCONFIG1,
 8002b52:	b2c9      	uxtb	r1, r1
 8002b54:	2030      	movs	r0, #48	; 0x30
 8002b56:	f7ff fbb3 	bl	80022c0 <SX1272Write>
            SX1272Write( REG_PACKETCONFIG2, ( SX1272Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 8002b5a:	2031      	movs	r0, #49	; 0x31
 8002b5c:	f7ff fc02 	bl	8002364 <SX1272Read>
 8002b60:	2140      	movs	r1, #64	; 0x40
 8002b62:	4301      	orrs	r1, r0
 8002b64:	2031      	movs	r0, #49	; 0x31
 8002b66:	b2c9      	uxtb	r1, r1
                SX1272Write( REG_LR_DETECTIONTHRESHOLD,
 8002b68:	f7ff fbaa 	bl	80022c0 <SX1272Write>
}
 8002b6c:	e77a      	b.n	8002a64 <SX1272SetRxConfig+0x58>
            SX1272.Settings.LoRa.Bandwidth = bandwidth;
 8002b6e:	4b55      	ldr	r3, [pc, #340]	; (8002cc4 <SX1272SetRxConfig+0x2b8>)
            SX1272.Settings.LoRa.Coderate = coderate;
 8002b70:	9906      	ldr	r1, [sp, #24]
 8002b72:	001a      	movs	r2, r3
 8002b74:	324d      	adds	r2, #77	; 0x4d
 8002b76:	7011      	strb	r1, [r2, #0]
            SX1272.Settings.LoRa.PreambleLen = preambleLen;
 8002b78:	001a      	movs	r2, r3
 8002b7a:	9901      	ldr	r1, [sp, #4]
 8002b7c:	324e      	adds	r2, #78	; 0x4e
 8002b7e:	8011      	strh	r1, [r2, #0]
            SX1272.Settings.LoRa.FixLen = fixLen;
 8002b80:	001a      	movs	r2, r3
 8002b82:	9902      	ldr	r1, [sp, #8]
 8002b84:	3250      	adds	r2, #80	; 0x50
 8002b86:	7011      	strb	r1, [r2, #0]
            SX1272.Settings.LoRa.PayloadLen = payloadLen;
 8002b88:	001a      	movs	r2, r3
 8002b8a:	9903      	ldr	r1, [sp, #12]
 8002b8c:	3251      	adds	r2, #81	; 0x51
 8002b8e:	7011      	strb	r1, [r2, #0]
            SX1272.Settings.LoRa.CrcOn = crcOn;
 8002b90:	001a      	movs	r2, r3
 8002b92:	9904      	ldr	r1, [sp, #16]
 8002b94:	3252      	adds	r2, #82	; 0x52
 8002b96:	7011      	strb	r1, [r2, #0]
            SX1272.Settings.LoRa.FreqHopOn = freqHopOn;
 8002b98:	001a      	movs	r2, r3
 8002b9a:	990a      	ldr	r1, [sp, #40]	; 0x28
 8002b9c:	3253      	adds	r2, #83	; 0x53
 8002b9e:	7011      	strb	r1, [r2, #0]
            SX1272.Settings.LoRa.HopPeriod = hopPeriod;
 8002ba0:	001a      	movs	r2, r3
 8002ba2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002ba4:	3254      	adds	r2, #84	; 0x54
 8002ba6:	7011      	strb	r1, [r2, #0]
            SX1272.Settings.LoRa.IqInverted = iqInverted;
 8002ba8:	001a      	movs	r2, r3
 8002baa:	3255      	adds	r2, #85	; 0x55
 8002bac:	7017      	strb	r7, [r2, #0]
            SX1272.Settings.LoRa.RxContinuous = rxContinuous;
 8002bae:	001a      	movs	r2, r3
 8002bb0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002bb2:	3256      	adds	r2, #86	; 0x56
            SX1272.Settings.LoRa.Bandwidth = bandwidth;
 8002bb4:	645d      	str	r5, [r3, #68]	; 0x44
            SX1272.Settings.LoRa.Datarate = datarate;
 8002bb6:	649e      	str	r6, [r3, #72]	; 0x48
            SX1272.Settings.LoRa.RxContinuous = rxContinuous;
 8002bb8:	7011      	strb	r1, [r2, #0]
            if( datarate > 12 )
 8002bba:	2e0c      	cmp	r6, #12
 8002bbc:	d87d      	bhi.n	8002cba <SX1272SetRxConfig+0x2ae>
            else if( datarate < 6 )
 8002bbe:	2e05      	cmp	r6, #5
 8002bc0:	d96e      	bls.n	8002ca0 <SX1272SetRxConfig+0x294>
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8002bc2:	2d00      	cmp	r5, #0
 8002bc4:	d165      	bne.n	8002c92 <SX1272SetRxConfig+0x286>
 8002bc6:	0032      	movs	r2, r6
 8002bc8:	3a0b      	subs	r2, #11
 8002bca:	2a01      	cmp	r2, #1
 8002bcc:	d865      	bhi.n	8002c9a <SX1272SetRxConfig+0x28e>
                SX1272.Settings.LoRa.LowDatarateOptimize = 0x01;
 8002bce:	2201      	movs	r2, #1
 8002bd0:	334c      	adds	r3, #76	; 0x4c
                         ( SX1272Read( REG_LR_MODEMCONFIG1 ) &
 8002bd2:	201d      	movs	r0, #29
                SX1272.Settings.LoRa.LowDatarateOptimize = 0x00;
 8002bd4:	701a      	strb	r2, [r3, #0]
                         ( SX1272Read( REG_LR_MODEMCONFIG1 ) &
 8002bd6:	f7ff fbc5 	bl	8002364 <SX1272Read>
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 8002bda:	9b04      	ldr	r3, [sp, #16]
                           SX1272.Settings.LoRa.LowDatarateOptimize );
 8002bdc:	4c39      	ldr	r4, [pc, #228]	; (8002cc4 <SX1272SetRxConfig+0x2b8>)
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 8002bde:	0059      	lsls	r1, r3, #1
                           SX1272.Settings.LoRa.LowDatarateOptimize );
 8002be0:	0023      	movs	r3, r4
 8002be2:	334c      	adds	r3, #76	; 0x4c
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 8002be4:	781b      	ldrb	r3, [r3, #0]
                           ( bandwidth << 6 ) | ( coderate << 3 ) |
 8002be6:	01ad      	lsls	r5, r5, #6
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 8002be8:	4319      	orrs	r1, r3
 8002bea:	9b02      	ldr	r3, [sp, #8]
            SX1272Write( REG_LR_MODEMCONFIG1,
 8002bec:	201d      	movs	r0, #29
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 8002bee:	009b      	lsls	r3, r3, #2
 8002bf0:	4319      	orrs	r1, r3
                           ( bandwidth << 6 ) | ( coderate << 3 ) |
 8002bf2:	9b06      	ldr	r3, [sp, #24]
 8002bf4:	00db      	lsls	r3, r3, #3
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 8002bf6:	4319      	orrs	r1, r3
 8002bf8:	4329      	orrs	r1, r5
            SX1272Write( REG_LR_MODEMCONFIG1,
 8002bfa:	b2c9      	uxtb	r1, r1
 8002bfc:	f7ff fb60 	bl	80022c0 <SX1272Write>
                         ( SX1272Read( REG_LR_MODEMCONFIG2 ) &
 8002c00:	201e      	movs	r0, #30
 8002c02:	f7ff fbaf 	bl	8002364 <SX1272Read>
                           ( ( symbTimeout >> 8 ) & ~RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) );
 8002c06:	9b05      	ldr	r3, [sp, #20]
 8002c08:	0599      	lsls	r1, r3, #22
                           RFLR_MODEMCONFIG2_SF_MASK &
 8002c0a:	230c      	movs	r3, #12
                           ( ( symbTimeout >> 8 ) & ~RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) );
 8002c0c:	0f89      	lsrs	r1, r1, #30
                           RFLR_MODEMCONFIG2_SF_MASK &
 8002c0e:	4018      	ands	r0, r3
            SX1272Write( REG_LR_MODEMCONFIG2,
 8002c10:	4301      	orrs	r1, r0
                           ( datarate << 4 ) |
 8002c12:	0130      	lsls	r0, r6, #4
            SX1272Write( REG_LR_MODEMCONFIG2,
 8002c14:	4301      	orrs	r1, r0
 8002c16:	b2c9      	uxtb	r1, r1
 8002c18:	201e      	movs	r0, #30
 8002c1a:	f7ff fb51 	bl	80022c0 <SX1272Write>
            SX1272Write( REG_LR_SYMBTIMEOUTLSB, ( uint8_t )( symbTimeout & 0xFF ) );
 8002c1e:	466b      	mov	r3, sp
 8002c20:	201f      	movs	r0, #31
 8002c22:	7d19      	ldrb	r1, [r3, #20]
 8002c24:	f7ff fb4c 	bl	80022c0 <SX1272Write>
            SX1272Write( REG_LR_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 8002c28:	9b01      	ldr	r3, [sp, #4]
 8002c2a:	2020      	movs	r0, #32
 8002c2c:	0a19      	lsrs	r1, r3, #8
 8002c2e:	f7ff fb47 	bl	80022c0 <SX1272Write>
            SX1272Write( REG_LR_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 8002c32:	466b      	mov	r3, sp
 8002c34:	2021      	movs	r0, #33	; 0x21
 8002c36:	7919      	ldrb	r1, [r3, #4]
 8002c38:	f7ff fb42 	bl	80022c0 <SX1272Write>
            if( fixLen == 1 )
 8002c3c:	9b02      	ldr	r3, [sp, #8]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d003      	beq.n	8002c4a <SX1272SetRxConfig+0x23e>
                SX1272Write( REG_LR_PAYLOADLENGTH, payloadLen );
 8002c42:	9903      	ldr	r1, [sp, #12]
 8002c44:	2022      	movs	r0, #34	; 0x22
 8002c46:	f7ff fb3b 	bl	80022c0 <SX1272Write>
            if( SX1272.Settings.LoRa.FreqHopOn == true )
 8002c4a:	0023      	movs	r3, r4
 8002c4c:	3353      	adds	r3, #83	; 0x53
 8002c4e:	781b      	ldrb	r3, [r3, #0]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d00e      	beq.n	8002c72 <SX1272SetRxConfig+0x266>
                SX1272Write( REG_LR_PLLHOP, ( SX1272Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 8002c54:	204b      	movs	r0, #75	; 0x4b
 8002c56:	f7ff fb85 	bl	8002364 <SX1272Read>
 8002c5a:	2180      	movs	r1, #128	; 0x80
 8002c5c:	4249      	negs	r1, r1
 8002c5e:	4301      	orrs	r1, r0
 8002c60:	b2c9      	uxtb	r1, r1
 8002c62:	204b      	movs	r0, #75	; 0x4b
                SX1272Write( REG_LR_HOPPERIOD, SX1272.Settings.LoRa.HopPeriod );
 8002c64:	3454      	adds	r4, #84	; 0x54
                SX1272Write( REG_LR_PLLHOP, ( SX1272Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 8002c66:	f7ff fb2b 	bl	80022c0 <SX1272Write>
                SX1272Write( REG_LR_HOPPERIOD, SX1272.Settings.LoRa.HopPeriod );
 8002c6a:	7821      	ldrb	r1, [r4, #0]
 8002c6c:	2024      	movs	r0, #36	; 0x24
 8002c6e:	f7ff fb27 	bl	80022c0 <SX1272Write>
 8002c72:	2407      	movs	r4, #7
                             ( SX1272Read( REG_LR_DETECTOPTIMIZE ) &
 8002c74:	2031      	movs	r0, #49	; 0x31
            if( datarate == 6 )
 8002c76:	2e06      	cmp	r6, #6
 8002c78:	d114      	bne.n	8002ca4 <SX1272SetRxConfig+0x298>
                             ( SX1272Read( REG_LR_DETECTOPTIMIZE ) &
 8002c7a:	f7ff fb73 	bl	8002364 <SX1272Read>
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 8002c7e:	2105      	movs	r1, #5
                             ( SX1272Read( REG_LR_DETECTOPTIMIZE ) &
 8002c80:	43a0      	bics	r0, r4
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 8002c82:	4301      	orrs	r1, r0
                SX1272Write( REG_LR_DETECTOPTIMIZE,
 8002c84:	b2c9      	uxtb	r1, r1
 8002c86:	2031      	movs	r0, #49	; 0x31
 8002c88:	f7ff fb1a 	bl	80022c0 <SX1272Write>
                SX1272Write( REG_LR_DETECTIONTHRESHOLD,
 8002c8c:	210c      	movs	r1, #12
                SX1272Write( REG_LR_DETECTIONTHRESHOLD,
 8002c8e:	2037      	movs	r0, #55	; 0x37
 8002c90:	e76a      	b.n	8002b68 <SX1272SetRxConfig+0x15c>
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8002c92:	2d01      	cmp	r5, #1
 8002c94:	d101      	bne.n	8002c9a <SX1272SetRxConfig+0x28e>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8002c96:	2e0c      	cmp	r6, #12
 8002c98:	d099      	beq.n	8002bce <SX1272SetRxConfig+0x1c2>
                SX1272.Settings.LoRa.LowDatarateOptimize = 0x00;
 8002c9a:	334c      	adds	r3, #76	; 0x4c
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	e798      	b.n	8002bd2 <SX1272SetRxConfig+0x1c6>
                datarate = 6;
 8002ca0:	2606      	movs	r6, #6
 8002ca2:	e7fa      	b.n	8002c9a <SX1272SetRxConfig+0x28e>
                             ( SX1272Read( REG_LR_DETECTOPTIMIZE ) &
 8002ca4:	f7ff fb5e 	bl	8002364 <SX1272Read>
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 8002ca8:	2103      	movs	r1, #3
                             ( SX1272Read( REG_LR_DETECTOPTIMIZE ) &
 8002caa:	43a0      	bics	r0, r4
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 8002cac:	4301      	orrs	r1, r0
                SX1272Write( REG_LR_DETECTOPTIMIZE,
 8002cae:	b2c9      	uxtb	r1, r1
 8002cb0:	2031      	movs	r0, #49	; 0x31
 8002cb2:	f7ff fb05 	bl	80022c0 <SX1272Write>
                SX1272Write( REG_LR_DETECTIONTHRESHOLD,
 8002cb6:	210a      	movs	r1, #10
 8002cb8:	e7e9      	b.n	8002c8e <SX1272SetRxConfig+0x282>
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8002cba:	260c      	movs	r6, #12
 8002cbc:	2d01      	cmp	r5, #1
 8002cbe:	d8ec      	bhi.n	8002c9a <SX1272SetRxConfig+0x28e>
 8002cc0:	e785      	b.n	8002bce <SX1272SetRxConfig+0x1c2>
 8002cc2:	46c0      	nop			; (mov r8, r8)
 8002cc4:	20000558 	.word	0x20000558
 8002cc8:	3ff00000 	.word	0x3ff00000
 8002ccc:	40200000 	.word	0x40200000
 8002cd0:	408f4000 	.word	0x408f4000
 8002cd4:	417e8480 	.word	0x417e8480

08002cd8 <SX1272SetTxConfig>:
{
 8002cd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002cda:	000e      	movs	r6, r1
 8002cdc:	b089      	sub	sp, #36	; 0x24
 8002cde:	001f      	movs	r7, r3
 8002ce0:	ab0e      	add	r3, sp, #56	; 0x38
 8002ce2:	cb10      	ldmia	r3!, {r4}
 8002ce4:	0005      	movs	r5, r0
 8002ce6:	781b      	ldrb	r3, [r3, #0]
 8002ce8:	9203      	str	r2, [sp, #12]
 8002cea:	9304      	str	r3, [sp, #16]
 8002cec:	ab10      	add	r3, sp, #64	; 0x40
 8002cee:	881b      	ldrh	r3, [r3, #0]
 8002cf0:	9300      	str	r3, [sp, #0]
 8002cf2:	ab11      	add	r3, sp, #68	; 0x44
 8002cf4:	781b      	ldrb	r3, [r3, #0]
 8002cf6:	9301      	str	r3, [sp, #4]
 8002cf8:	ab12      	add	r3, sp, #72	; 0x48
 8002cfa:	781b      	ldrb	r3, [r3, #0]
 8002cfc:	9302      	str	r3, [sp, #8]
 8002cfe:	ab13      	add	r3, sp, #76	; 0x4c
 8002d00:	781b      	ldrb	r3, [r3, #0]
 8002d02:	9305      	str	r3, [sp, #20]
 8002d04:	ab14      	add	r3, sp, #80	; 0x50
 8002d06:	781b      	ldrb	r3, [r3, #0]
 8002d08:	9307      	str	r3, [sp, #28]
 8002d0a:	ab15      	add	r3, sp, #84	; 0x54
 8002d0c:	781b      	ldrb	r3, [r3, #0]
 8002d0e:	9306      	str	r3, [sp, #24]
    SX1272SetModem( modem );
 8002d10:	f7ff fdb2 	bl	8002878 <SX1272SetModem>
    LoRaBoardCallbacks->SX1272BoardSetRfTxPower( power );
 8002d14:	4b80      	ldr	r3, [pc, #512]	; (8002f18 <SX1272SetTxConfig+0x240>)
 8002d16:	0030      	movs	r0, r6
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	4798      	blx	r3
    switch( modem )
 8002d1e:	2d00      	cmp	r5, #0
 8002d20:	d003      	beq.n	8002d2a <SX1272SetTxConfig+0x52>
 8002d22:	2d01      	cmp	r5, #1
 8002d24:	d060      	beq.n	8002de8 <SX1272SetTxConfig+0x110>
}
 8002d26:	b009      	add	sp, #36	; 0x24
 8002d28:	bdf0      	pop	{r4, r5, r6, r7, pc}
            SX1272.Settings.Fsk.Power = power;
 8002d2a:	4b7c      	ldr	r3, [pc, #496]	; (8002f1c <SX1272SetTxConfig+0x244>)
            SX1272.Settings.Fsk.Fdev = fdev;
 8002d2c:	9a03      	ldr	r2, [sp, #12]
            SX1272.Settings.Fsk.FixLen = fixLen;
 8002d2e:	9901      	ldr	r1, [sp, #4]
            SX1272.Settings.Fsk.Fdev = fdev;
 8002d30:	611a      	str	r2, [r3, #16]
            SX1272.Settings.Fsk.PreambleLen = preambleLen;
 8002d32:	9a00      	ldr	r2, [sp, #0]
            SX1272.Settings.Fsk.Power = power;
 8002d34:	731e      	strb	r6, [r3, #12]
            SX1272.Settings.Fsk.PreambleLen = preambleLen;
 8002d36:	841a      	strh	r2, [r3, #32]
            SX1272.Settings.Fsk.FixLen = fixLen;
 8002d38:	1cda      	adds	r2, r3, #3
 8002d3a:	77d1      	strb	r1, [r2, #31]
            SX1272.Settings.Fsk.CrcOn = crcOn;
 8002d3c:	9902      	ldr	r1, [sp, #8]
 8002d3e:	1d5a      	adds	r2, r3, #5
 8002d40:	77d1      	strb	r1, [r2, #31]
            SX1272.Settings.Fsk.IqInverted = iqInverted;
 8002d42:	9906      	ldr	r1, [sp, #24]
 8002d44:	1d9a      	adds	r2, r3, #6
 8002d46:	77d1      	strb	r1, [r2, #31]
            SX1272.Settings.Fsk.TxTimeout = timeout;
 8002d48:	9a16      	ldr	r2, [sp, #88]	; 0x58
            SX1272.Settings.Fsk.Datarate = datarate;
 8002d4a:	61dc      	str	r4, [r3, #28]
            SX1272.Settings.Fsk.TxTimeout = timeout;
 8002d4c:	629a      	str	r2, [r3, #40]	; 0x28
            SX1272.Settings.Fsk.Bandwidth = bandwidth;
 8002d4e:	615f      	str	r7, [r3, #20]
            fdev = ( uint16_t )( ( double )fdev / ( double )FREQ_STEP );
 8002d50:	9803      	ldr	r0, [sp, #12]
 8002d52:	f7ff f9e7 	bl	8002124 <__aeabi_ui2d>
 8002d56:	2200      	movs	r2, #0
 8002d58:	4b71      	ldr	r3, [pc, #452]	; (8002f20 <SX1272SetTxConfig+0x248>)
 8002d5a:	f7fd ffaf 	bl	8000cbc <__aeabi_ddiv>
 8002d5e:	f7fd fbb1 	bl	80004c4 <__aeabi_d2uiz>
 8002d62:	b286      	uxth	r6, r0
            SX1272Write( REG_FDEVMSB, ( uint8_t )( fdev >> 8 ) );
 8002d64:	0a31      	lsrs	r1, r6, #8
 8002d66:	2004      	movs	r0, #4
 8002d68:	f7ff faaa 	bl	80022c0 <SX1272Write>
            SX1272Write( REG_FDEVLSB, ( uint8_t )( fdev & 0xFF ) );
 8002d6c:	b2f1      	uxtb	r1, r6
 8002d6e:	2005      	movs	r0, #5
 8002d70:	f7ff faa6 	bl	80022c0 <SX1272Write>
            datarate = ( uint16_t )( ( double )XTAL_FREQ / ( double )datarate );
 8002d74:	0020      	movs	r0, r4
 8002d76:	f7ff f9d5 	bl	8002124 <__aeabi_ui2d>
 8002d7a:	0002      	movs	r2, r0
 8002d7c:	000b      	movs	r3, r1
 8002d7e:	2000      	movs	r0, #0
 8002d80:	4968      	ldr	r1, [pc, #416]	; (8002f24 <SX1272SetTxConfig+0x24c>)
 8002d82:	f7fd ff9b 	bl	8000cbc <__aeabi_ddiv>
 8002d86:	f7fd fb9d 	bl	80004c4 <__aeabi_d2uiz>
 8002d8a:	b284      	uxth	r4, r0
            SX1272Write( REG_BITRATEMSB, ( uint8_t )( datarate >> 8 ) );
 8002d8c:	0a21      	lsrs	r1, r4, #8
 8002d8e:	2002      	movs	r0, #2
 8002d90:	f7ff fa96 	bl	80022c0 <SX1272Write>
            SX1272Write( REG_BITRATELSB, ( uint8_t )( datarate & 0xFF ) );
 8002d94:	b2e1      	uxtb	r1, r4
 8002d96:	2003      	movs	r0, #3
 8002d98:	f7ff fa92 	bl	80022c0 <SX1272Write>
            SX1272Write( REG_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 8002d9c:	9b00      	ldr	r3, [sp, #0]
 8002d9e:	2025      	movs	r0, #37	; 0x25
 8002da0:	0a19      	lsrs	r1, r3, #8
 8002da2:	f7ff fa8d 	bl	80022c0 <SX1272Write>
            SX1272Write( REG_PREAMBLELSB, preambleLen & 0xFF );
 8002da6:	466b      	mov	r3, sp
 8002da8:	2026      	movs	r0, #38	; 0x26
 8002daa:	7819      	ldrb	r1, [r3, #0]
 8002dac:	f7ff fa88 	bl	80022c0 <SX1272Write>
                         ( SX1272Read( REG_PACKETCONFIG1 ) &
 8002db0:	2030      	movs	r0, #48	; 0x30
 8002db2:	f7ff fad7 	bl	8002364 <SX1272Read>
                           RF_PACKETCONFIG1_CRC_MASK &
 8002db6:	216f      	movs	r1, #111	; 0x6f
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8002db8:	9b01      	ldr	r3, [sp, #4]
                           RF_PACKETCONFIG1_CRC_MASK &
 8002dba:	4001      	ands	r1, r0
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d101      	bne.n	8002dc4 <SX1272SetTxConfig+0xec>
 8002dc0:	2580      	movs	r5, #128	; 0x80
 8002dc2:	426d      	negs	r5, r5
                           ( crcOn << 4 ) );
 8002dc4:	9b02      	ldr	r3, [sp, #8]
 8002dc6:	0118      	lsls	r0, r3, #4
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 8002dc8:	4301      	orrs	r1, r0
 8002dca:	4329      	orrs	r1, r5
            SX1272Write( REG_PACKETCONFIG1,
 8002dcc:	b2c9      	uxtb	r1, r1
 8002dce:	2030      	movs	r0, #48	; 0x30
 8002dd0:	f7ff fa76 	bl	80022c0 <SX1272Write>
            SX1272Write( REG_PACKETCONFIG2, ( SX1272Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 8002dd4:	2031      	movs	r0, #49	; 0x31
 8002dd6:	f7ff fac5 	bl	8002364 <SX1272Read>
 8002dda:	2140      	movs	r1, #64	; 0x40
 8002ddc:	4301      	orrs	r1, r0
 8002dde:	2031      	movs	r0, #49	; 0x31
 8002de0:	b2c9      	uxtb	r1, r1
                SX1272Write( REG_LR_DETECTIONTHRESHOLD,
 8002de2:	f7ff fa6d 	bl	80022c0 <SX1272Write>
}
 8002de6:	e79e      	b.n	8002d26 <SX1272SetTxConfig+0x4e>
            SX1272.Settings.LoRa.Power = power;
 8002de8:	4d4c      	ldr	r5, [pc, #304]	; (8002f1c <SX1272SetTxConfig+0x244>)
            SX1272.Settings.LoRa.Coderate = coderate;
 8002dea:	9a04      	ldr	r2, [sp, #16]
            SX1272.Settings.LoRa.Power = power;
 8002dec:	002b      	movs	r3, r5
 8002dee:	3340      	adds	r3, #64	; 0x40
 8002df0:	701e      	strb	r6, [r3, #0]
            SX1272.Settings.LoRa.Coderate = coderate;
 8002df2:	002b      	movs	r3, r5
 8002df4:	334d      	adds	r3, #77	; 0x4d
 8002df6:	701a      	strb	r2, [r3, #0]
            SX1272.Settings.LoRa.PreambleLen = preambleLen;
 8002df8:	002b      	movs	r3, r5
 8002dfa:	9a00      	ldr	r2, [sp, #0]
 8002dfc:	334e      	adds	r3, #78	; 0x4e
 8002dfe:	801a      	strh	r2, [r3, #0]
            SX1272.Settings.LoRa.FixLen = fixLen;
 8002e00:	002b      	movs	r3, r5
 8002e02:	9a01      	ldr	r2, [sp, #4]
 8002e04:	3350      	adds	r3, #80	; 0x50
 8002e06:	701a      	strb	r2, [r3, #0]
            SX1272.Settings.LoRa.FreqHopOn = freqHopOn;
 8002e08:	002b      	movs	r3, r5
 8002e0a:	9a05      	ldr	r2, [sp, #20]
 8002e0c:	3353      	adds	r3, #83	; 0x53
 8002e0e:	701a      	strb	r2, [r3, #0]
            SX1272.Settings.LoRa.HopPeriod = hopPeriod;
 8002e10:	002b      	movs	r3, r5
 8002e12:	9a07      	ldr	r2, [sp, #28]
 8002e14:	3354      	adds	r3, #84	; 0x54
 8002e16:	701a      	strb	r2, [r3, #0]
            SX1272.Settings.LoRa.CrcOn = crcOn;
 8002e18:	002b      	movs	r3, r5
 8002e1a:	9a02      	ldr	r2, [sp, #8]
 8002e1c:	3352      	adds	r3, #82	; 0x52
 8002e1e:	701a      	strb	r2, [r3, #0]
            SX1272.Settings.LoRa.IqInverted = iqInverted;
 8002e20:	002b      	movs	r3, r5
 8002e22:	9a06      	ldr	r2, [sp, #24]
 8002e24:	3355      	adds	r3, #85	; 0x55
 8002e26:	701a      	strb	r2, [r3, #0]
            SX1272.Settings.LoRa.TxTimeout = timeout;
 8002e28:	9b16      	ldr	r3, [sp, #88]	; 0x58
            SX1272.Settings.LoRa.Bandwidth = bandwidth;
 8002e2a:	646f      	str	r7, [r5, #68]	; 0x44
            SX1272.Settings.LoRa.Datarate = datarate;
 8002e2c:	64ac      	str	r4, [r5, #72]	; 0x48
            SX1272.Settings.LoRa.TxTimeout = timeout;
 8002e2e:	65ab      	str	r3, [r5, #88]	; 0x58
            if( datarate > 12 )
 8002e30:	2c0c      	cmp	r4, #12
 8002e32:	d86c      	bhi.n	8002f0e <SX1272SetTxConfig+0x236>
            else if( datarate < 6 )
 8002e34:	2c05      	cmp	r4, #5
 8002e36:	d95d      	bls.n	8002ef4 <SX1272SetTxConfig+0x21c>
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8002e38:	2f00      	cmp	r7, #0
 8002e3a:	d153      	bne.n	8002ee4 <SX1272SetTxConfig+0x20c>
 8002e3c:	0023      	movs	r3, r4
 8002e3e:	3b0b      	subs	r3, #11
 8002e40:	2b01      	cmp	r3, #1
 8002e42:	d853      	bhi.n	8002eec <SX1272SetTxConfig+0x214>
                SX1272.Settings.LoRa.LowDatarateOptimize = 0x01;
 8002e44:	002b      	movs	r3, r5
 8002e46:	2201      	movs	r2, #1
 8002e48:	334c      	adds	r3, #76	; 0x4c
                SX1272.Settings.LoRa.LowDatarateOptimize = 0x00;
 8002e4a:	701a      	strb	r2, [r3, #0]
            if( SX1272.Settings.LoRa.FreqHopOn == true )
 8002e4c:	9b05      	ldr	r3, [sp, #20]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d00f      	beq.n	8002e72 <SX1272SetTxConfig+0x19a>
                SX1272Write( REG_LR_PLLHOP, ( SX1272Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 8002e52:	204b      	movs	r0, #75	; 0x4b
 8002e54:	f7ff fa86 	bl	8002364 <SX1272Read>
 8002e58:	2180      	movs	r1, #128	; 0x80
 8002e5a:	4249      	negs	r1, r1
 8002e5c:	4301      	orrs	r1, r0
 8002e5e:	b2c9      	uxtb	r1, r1
 8002e60:	204b      	movs	r0, #75	; 0x4b
 8002e62:	f7ff fa2d 	bl	80022c0 <SX1272Write>
                SX1272Write( REG_LR_HOPPERIOD, SX1272.Settings.LoRa.HopPeriod );
 8002e66:	002b      	movs	r3, r5
 8002e68:	3354      	adds	r3, #84	; 0x54
 8002e6a:	7819      	ldrb	r1, [r3, #0]
 8002e6c:	2024      	movs	r0, #36	; 0x24
 8002e6e:	f7ff fa27 	bl	80022c0 <SX1272Write>
                         ( SX1272Read( REG_LR_MODEMCONFIG1 ) &
 8002e72:	201d      	movs	r0, #29
 8002e74:	f7ff fa76 	bl	8002364 <SX1272Read>
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 8002e78:	9b02      	ldr	r3, [sp, #8]
                           SX1272.Settings.LoRa.LowDatarateOptimize );
 8002e7a:	354c      	adds	r5, #76	; 0x4c
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 8002e7c:	0059      	lsls	r1, r3, #1
 8002e7e:	782b      	ldrb	r3, [r5, #0]
                           ( bandwidth << 6 ) | ( coderate << 3 ) |
 8002e80:	01bf      	lsls	r7, r7, #6
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 8002e82:	4319      	orrs	r1, r3
 8002e84:	9b01      	ldr	r3, [sp, #4]
            SX1272Write( REG_LR_MODEMCONFIG1,
 8002e86:	201d      	movs	r0, #29
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 8002e88:	009b      	lsls	r3, r3, #2
 8002e8a:	4319      	orrs	r1, r3
                           ( bandwidth << 6 ) | ( coderate << 3 ) |
 8002e8c:	9b04      	ldr	r3, [sp, #16]
 8002e8e:	2507      	movs	r5, #7
 8002e90:	00db      	lsls	r3, r3, #3
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 8002e92:	4319      	orrs	r1, r3
 8002e94:	4339      	orrs	r1, r7
            SX1272Write( REG_LR_MODEMCONFIG1,
 8002e96:	b2c9      	uxtb	r1, r1
 8002e98:	f7ff fa12 	bl	80022c0 <SX1272Write>
                        ( SX1272Read( REG_LR_MODEMCONFIG2 ) &
 8002e9c:	201e      	movs	r0, #30
 8002e9e:	f7ff fa61 	bl	8002364 <SX1272Read>
 8002ea2:	210f      	movs	r1, #15
 8002ea4:	4001      	ands	r1, r0
                          ( datarate << 4 ) );
 8002ea6:	0120      	lsls	r0, r4, #4
            SX1272Write( REG_LR_MODEMCONFIG2,
 8002ea8:	4301      	orrs	r1, r0
 8002eaa:	b2c9      	uxtb	r1, r1
 8002eac:	201e      	movs	r0, #30
 8002eae:	f7ff fa07 	bl	80022c0 <SX1272Write>
            SX1272Write( REG_LR_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 8002eb2:	9b00      	ldr	r3, [sp, #0]
 8002eb4:	2020      	movs	r0, #32
 8002eb6:	0a19      	lsrs	r1, r3, #8
 8002eb8:	f7ff fa02 	bl	80022c0 <SX1272Write>
            SX1272Write( REG_LR_PREAMBLELSB, preambleLen & 0xFF );
 8002ebc:	466b      	mov	r3, sp
 8002ebe:	2021      	movs	r0, #33	; 0x21
 8002ec0:	7819      	ldrb	r1, [r3, #0]
 8002ec2:	f7ff f9fd 	bl	80022c0 <SX1272Write>
                             ( SX1272Read( REG_LR_DETECTOPTIMIZE ) &
 8002ec6:	2031      	movs	r0, #49	; 0x31
            if( datarate == 6 )
 8002ec8:	2c06      	cmp	r4, #6
 8002eca:	d115      	bne.n	8002ef8 <SX1272SetTxConfig+0x220>
                             ( SX1272Read( REG_LR_DETECTOPTIMIZE ) &
 8002ecc:	f7ff fa4a 	bl	8002364 <SX1272Read>
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 8002ed0:	2105      	movs	r1, #5
                             ( SX1272Read( REG_LR_DETECTOPTIMIZE ) &
 8002ed2:	43a8      	bics	r0, r5
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 8002ed4:	4301      	orrs	r1, r0
                SX1272Write( REG_LR_DETECTOPTIMIZE,
 8002ed6:	b2c9      	uxtb	r1, r1
 8002ed8:	2031      	movs	r0, #49	; 0x31
 8002eda:	f7ff f9f1 	bl	80022c0 <SX1272Write>
                SX1272Write( REG_LR_DETECTIONTHRESHOLD,
 8002ede:	210c      	movs	r1, #12
                SX1272Write( REG_LR_DETECTIONTHRESHOLD,
 8002ee0:	2037      	movs	r0, #55	; 0x37
 8002ee2:	e77e      	b.n	8002de2 <SX1272SetTxConfig+0x10a>
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8002ee4:	2f01      	cmp	r7, #1
 8002ee6:	d101      	bne.n	8002eec <SX1272SetTxConfig+0x214>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8002ee8:	2c0c      	cmp	r4, #12
 8002eea:	d0ab      	beq.n	8002e44 <SX1272SetTxConfig+0x16c>
                SX1272.Settings.LoRa.LowDatarateOptimize = 0x00;
 8002eec:	002b      	movs	r3, r5
 8002eee:	2200      	movs	r2, #0
 8002ef0:	334c      	adds	r3, #76	; 0x4c
 8002ef2:	e7aa      	b.n	8002e4a <SX1272SetTxConfig+0x172>
                datarate = 6;
 8002ef4:	2406      	movs	r4, #6
 8002ef6:	e7f9      	b.n	8002eec <SX1272SetTxConfig+0x214>
                             ( SX1272Read( REG_LR_DETECTOPTIMIZE ) &
 8002ef8:	f7ff fa34 	bl	8002364 <SX1272Read>
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 8002efc:	2103      	movs	r1, #3
                             ( SX1272Read( REG_LR_DETECTOPTIMIZE ) &
 8002efe:	43a8      	bics	r0, r5
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 8002f00:	4301      	orrs	r1, r0
                SX1272Write( REG_LR_DETECTOPTIMIZE,
 8002f02:	b2c9      	uxtb	r1, r1
 8002f04:	2031      	movs	r0, #49	; 0x31
 8002f06:	f7ff f9db 	bl	80022c0 <SX1272Write>
                SX1272Write( REG_LR_DETECTIONTHRESHOLD,
 8002f0a:	210a      	movs	r1, #10
 8002f0c:	e7e8      	b.n	8002ee0 <SX1272SetTxConfig+0x208>
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8002f0e:	240c      	movs	r4, #12
 8002f10:	2f01      	cmp	r7, #1
 8002f12:	d8eb      	bhi.n	8002eec <SX1272SetTxConfig+0x214>
 8002f14:	e796      	b.n	8002e44 <SX1272SetTxConfig+0x16c>
 8002f16:	46c0      	nop			; (mov r8, r8)
 8002f18:	200000b8 	.word	0x200000b8
 8002f1c:	20000558 	.word	0x20000558
 8002f20:	404e8480 	.word	0x404e8480
 8002f24:	417e8480 	.word	0x417e8480

08002f28 <SX1272SetTxContinuousWave>:
{
 8002f28:	b530      	push	{r4, r5, lr}
    uint32_t timeout = ( uint32_t )( time * 1000 );
 8002f2a:	24fa      	movs	r4, #250	; 0xfa
{
 8002f2c:	b08b      	sub	sp, #44	; 0x2c
    uint32_t timeout = ( uint32_t )( time * 1000 );
 8002f2e:	00a4      	lsls	r4, r4, #2
 8002f30:	4354      	muls	r4, r2
{
 8002f32:	000d      	movs	r5, r1
    SX1272SetChannel( freq );
 8002f34:	f7ff f9ce 	bl	80022d4 <SX1272SetChannel>
    SX1272SetTxConfig( MODEM_FSK, power, 0, 0, 4800, 0, 5, false, false, 0, 0, 0, timeout );
 8002f38:	2305      	movs	r3, #5
 8002f3a:	9302      	str	r3, [sp, #8]
 8002f3c:	2396      	movs	r3, #150	; 0x96
 8002f3e:	2000      	movs	r0, #0
 8002f40:	015b      	lsls	r3, r3, #5
 8002f42:	0002      	movs	r2, r0
 8002f44:	0029      	movs	r1, r5
 8002f46:	9007      	str	r0, [sp, #28]
 8002f48:	9006      	str	r0, [sp, #24]
 8002f4a:	9005      	str	r0, [sp, #20]
 8002f4c:	9004      	str	r0, [sp, #16]
 8002f4e:	9003      	str	r0, [sp, #12]
 8002f50:	9001      	str	r0, [sp, #4]
 8002f52:	9300      	str	r3, [sp, #0]
 8002f54:	9408      	str	r4, [sp, #32]
 8002f56:	0003      	movs	r3, r0
 8002f58:	f7ff febe 	bl	8002cd8 <SX1272SetTxConfig>
    SX1272Write( REG_PACKETCONFIG2, ( SX1272Read( REG_PACKETCONFIG2 ) & RF_PACKETCONFIG2_DATAMODE_MASK ) );
 8002f5c:	2031      	movs	r0, #49	; 0x31
 8002f5e:	f7ff fa01 	bl	8002364 <SX1272Read>
 8002f62:	2540      	movs	r5, #64	; 0x40
 8002f64:	43a8      	bics	r0, r5
 8002f66:	b2c1      	uxtb	r1, r0
 8002f68:	2031      	movs	r0, #49	; 0x31
 8002f6a:	f7ff f9a9 	bl	80022c0 <SX1272Write>
    SX1272Write( REG_DIOMAPPING1, RF_DIOMAPPING1_DIO0_11 | RF_DIOMAPPING1_DIO1_11 );
 8002f6e:	0028      	movs	r0, r5
 8002f70:	21f0      	movs	r1, #240	; 0xf0
 8002f72:	f7ff f9a5 	bl	80022c0 <SX1272Write>
    SX1272Write( REG_DIOMAPPING2, RF_DIOMAPPING2_DIO4_10 | RF_DIOMAPPING2_DIO5_10 );
 8002f76:	21a0      	movs	r1, #160	; 0xa0
 8002f78:	2041      	movs	r0, #65	; 0x41
 8002f7a:	f7ff f9a1 	bl	80022c0 <SX1272Write>
    TimerSetValue( &TxTimeoutTimer, timeout );
 8002f7e:	4d08      	ldr	r5, [pc, #32]	; (8002fa0 <SX1272SetTxContinuousWave+0x78>)
 8002f80:	0021      	movs	r1, r4
 8002f82:	0028      	movs	r0, r5
 8002f84:	f002 ff06 	bl	8005d94 <TimerSetValue>
    SX1272.Settings.State = RF_TX_RUNNING;
 8002f88:	2202      	movs	r2, #2
 8002f8a:	4b06      	ldr	r3, [pc, #24]	; (8002fa4 <SX1272SetTxContinuousWave+0x7c>)
    TimerStart( &TxTimeoutTimer );
 8002f8c:	0028      	movs	r0, r5
    SX1272.Settings.State = RF_TX_RUNNING;
 8002f8e:	711a      	strb	r2, [r3, #4]
    TimerStart( &TxTimeoutTimer );
 8002f90:	f002 fe58 	bl	8005c44 <TimerStart>
    SX1272SetOpMode( RF_OPMODE_TRANSMITTER );
 8002f94:	2003      	movs	r0, #3
 8002f96:	f7ff fafb 	bl	8002590 <SX1272SetOpMode>
}
 8002f9a:	b00b      	add	sp, #44	; 0x2c
 8002f9c:	bd30      	pop	{r4, r5, pc}
 8002f9e:	46c0      	nop			; (mov r8, r8)
 8002fa0:	200005c0 	.word	0x200005c0
 8002fa4:	20000558 	.word	0x20000558

08002fa8 <SX1272OnDio2Irq>:
{
 8002fa8:	b570      	push	{r4, r5, r6, lr}
    switch( SX1272.Settings.State )
 8002faa:	4c2b      	ldr	r4, [pc, #172]	; (8003058 <SX1272OnDio2Irq+0xb0>)
 8002fac:	7921      	ldrb	r1, [r4, #4]
 8002fae:	2901      	cmp	r1, #1
 8002fb0:	d002      	beq.n	8002fb8 <SX1272OnDio2Irq+0x10>
 8002fb2:	2902      	cmp	r1, #2
 8002fb4:	d048      	beq.n	8003048 <SX1272OnDio2Irq+0xa0>
}
 8002fb6:	bd70      	pop	{r4, r5, r6, pc}
            switch( SX1272.Settings.Modem )
 8002fb8:	7963      	ldrb	r3, [r4, #5]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d017      	beq.n	8002fee <SX1272OnDio2Irq+0x46>
 8002fbe:	2b01      	cmp	r3, #1
 8002fc0:	d1f9      	bne.n	8002fb6 <SX1272OnDio2Irq+0xe>
                if( SX1272.Settings.LoRa.FreqHopOn == true )
 8002fc2:	3453      	adds	r4, #83	; 0x53
 8002fc4:	7823      	ldrb	r3, [r4, #0]
                    SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 8002fc6:	2102      	movs	r1, #2
                if( SX1272.Settings.LoRa.FreqHopOn == true )
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d0f4      	beq.n	8002fb6 <SX1272OnDio2Irq+0xe>
                    SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 8002fcc:	2012      	movs	r0, #18
 8002fce:	f7ff f977 	bl	80022c0 <SX1272Write>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->FhssChangeChannel != NULL ) )
 8002fd2:	4b22      	ldr	r3, [pc, #136]	; (800305c <SX1272OnDio2Irq+0xb4>)
 8002fd4:	685b      	ldr	r3, [r3, #4]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d0ed      	beq.n	8002fb6 <SX1272OnDio2Irq+0xe>
 8002fda:	695c      	ldr	r4, [r3, #20]
 8002fdc:	2c00      	cmp	r4, #0
 8002fde:	d0ea      	beq.n	8002fb6 <SX1272OnDio2Irq+0xe>
                        RadioEvents->FhssChangeChannel( ( SX1272Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
 8002fe0:	201c      	movs	r0, #28
 8002fe2:	f7ff f9bf 	bl	8002364 <SX1272Read>
 8002fe6:	233f      	movs	r3, #63	; 0x3f
 8002fe8:	4018      	ands	r0, r3
 8002fea:	47a0      	blx	r4
}
 8002fec:	e7e3      	b.n	8002fb6 <SX1272OnDio2Irq+0xe>
                SX1272.Settings.FskPacketHandler.PreambleDetected = true;
 8002fee:	0023      	movs	r3, r4
 8002ff0:	3330      	adds	r3, #48	; 0x30
 8002ff2:	7019      	strb	r1, [r3, #0]
                if( ( SX1272.Settings.FskPacketHandler.PreambleDetected == true ) && ( SX1272.Settings.FskPacketHandler.SyncWordDetected == false ) )
 8002ff4:	8e25      	ldrh	r5, [r4, #48]	; 0x30
 8002ff6:	2d01      	cmp	r5, #1
 8002ff8:	d1dd      	bne.n	8002fb6 <SX1272OnDio2Irq+0xe>
                    TimerStop( &RxTimeoutSyncWord );
 8002ffa:	4819      	ldr	r0, [pc, #100]	; (8003060 <SX1272OnDio2Irq+0xb8>)
 8002ffc:	f002 fe9e 	bl	8005d3c <TimerStop>
                    SX1272.Settings.FskPacketHandler.SyncWordDetected = true;
 8003000:	0023      	movs	r3, r4
                    SX1272.Settings.FskPacketHandler.RssiValue = -( SX1272Read( REG_RSSIVALUE ) >> 1 );
 8003002:	2011      	movs	r0, #17
                    SX1272.Settings.FskPacketHandler.SyncWordDetected = true;
 8003004:	3331      	adds	r3, #49	; 0x31
 8003006:	701d      	strb	r5, [r3, #0]
                    SX1272.Settings.FskPacketHandler.RssiValue = -( SX1272Read( REG_RSSIVALUE ) >> 1 );
 8003008:	f7ff f9ac 	bl	8002364 <SX1272Read>
 800300c:	0023      	movs	r3, r4
 800300e:	0840      	lsrs	r0, r0, #1
 8003010:	3332      	adds	r3, #50	; 0x32
 8003012:	4240      	negs	r0, r0
 8003014:	7018      	strb	r0, [r3, #0]
                    afcChannel = ( ( ( uint16_t )SX1272Read( REG_AFCMSB ) << 8 ) |
 8003016:	201b      	movs	r0, #27
 8003018:	f7ff f9a4 	bl	8002364 <SX1272Read>
 800301c:	0005      	movs	r5, r0
                                     ( uint16_t )SX1272Read( REG_AFCLSB ) );
 800301e:	201c      	movs	r0, #28
 8003020:	f7ff f9a0 	bl	8002364 <SX1272Read>
                    afcChannel = ( ( ( uint16_t )SX1272Read( REG_AFCMSB ) << 8 ) |
 8003024:	022d      	lsls	r5, r5, #8
                    SX_CHANNEL_TO_FREQ( afcChannel, SX1272.Settings.FskPacketHandler.AfcValue );
 8003026:	4a0f      	ldr	r2, [pc, #60]	; (8003064 <SX1272OnDio2Irq+0xbc>)
                    afcChannel = ( ( ( uint16_t )SX1272Read( REG_AFCMSB ) << 8 ) |
 8003028:	4328      	orrs	r0, r5
                    SX_CHANNEL_TO_FREQ( afcChannel, SX1272.Settings.FskPacketHandler.AfcValue );
 800302a:	b2c3      	uxtb	r3, r0
 800302c:	4353      	muls	r3, r2
 800302e:	0a00      	lsrs	r0, r0, #8
 8003030:	4350      	muls	r0, r2
 8003032:	3380      	adds	r3, #128	; 0x80
 8003034:	0a1b      	lsrs	r3, r3, #8
 8003036:	1818      	adds	r0, r3, r0
 8003038:	6360      	str	r0, [r4, #52]	; 0x34
                    SX1272.Settings.FskPacketHandler.RxGain = ( SX1272Read( REG_LNA ) >> 5 ) & 0x07;
 800303a:	200c      	movs	r0, #12
 800303c:	f7ff f992 	bl	8002364 <SX1272Read>
 8003040:	3438      	adds	r4, #56	; 0x38
 8003042:	0940      	lsrs	r0, r0, #5
 8003044:	7020      	strb	r0, [r4, #0]
 8003046:	e7b6      	b.n	8002fb6 <SX1272OnDio2Irq+0xe>
            switch( SX1272.Settings.Modem )
 8003048:	7963      	ldrb	r3, [r4, #5]
 800304a:	2b01      	cmp	r3, #1
 800304c:	d1b3      	bne.n	8002fb6 <SX1272OnDio2Irq+0xe>
                if( SX1272.Settings.LoRa.FreqHopOn == true )
 800304e:	3453      	adds	r4, #83	; 0x53
 8003050:	7823      	ldrb	r3, [r4, #0]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d0af      	beq.n	8002fb6 <SX1272OnDio2Irq+0xe>
 8003056:	e7b9      	b.n	8002fcc <SX1272OnDio2Irq+0x24>
 8003058:	20000558 	.word	0x20000558
 800305c:	200000b8 	.word	0x200000b8
 8003060:	200005d8 	.word	0x200005d8
 8003064:	00003d09 	.word	0x00003d09

08003068 <SX1272OnDio3Irq>:
{
 8003068:	b570      	push	{r4, r5, r6, lr}
    switch( SX1272.Settings.Modem )
 800306a:	4b12      	ldr	r3, [pc, #72]	; (80030b4 <SX1272OnDio3Irq+0x4c>)
 800306c:	795d      	ldrb	r5, [r3, #5]
 800306e:	2d01      	cmp	r5, #1
 8003070:	d111      	bne.n	8003096 <SX1272OnDio3Irq+0x2e>
        if( ( SX1272Read( REG_LR_IRQFLAGS ) & RFLR_IRQFLAGS_CADDETECTED ) == RFLR_IRQFLAGS_CADDETECTED )
 8003072:	2012      	movs	r0, #18
 8003074:	f7ff f976 	bl	8002364 <SX1272Read>
 8003078:	4028      	ands	r0, r5
 800307a:	1e04      	subs	r4, r0, #0
 800307c:	4e0e      	ldr	r6, [pc, #56]	; (80030b8 <SX1272OnDio3Irq+0x50>)
 800307e:	d00b      	beq.n	8003098 <SX1272OnDio3Irq+0x30>
            SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDETECTED | RFLR_IRQFLAGS_CADDONE );
 8003080:	2105      	movs	r1, #5
 8003082:	2012      	movs	r0, #18
 8003084:	f7ff f91c 	bl	80022c0 <SX1272Write>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8003088:	6873      	ldr	r3, [r6, #4]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d003      	beq.n	8003096 <SX1272OnDio3Irq+0x2e>
 800308e:	699b      	ldr	r3, [r3, #24]
                RadioEvents->CadDone( true );
 8003090:	0028      	movs	r0, r5
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8003092:	2b00      	cmp	r3, #0
 8003094:	d10b      	bne.n	80030ae <SX1272OnDio3Irq+0x46>
}
 8003096:	bd70      	pop	{r4, r5, r6, pc}
            SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDONE );
 8003098:	2104      	movs	r1, #4
 800309a:	2012      	movs	r0, #18
 800309c:	f7ff f910 	bl	80022c0 <SX1272Write>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 80030a0:	6873      	ldr	r3, [r6, #4]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d0f7      	beq.n	8003096 <SX1272OnDio3Irq+0x2e>
 80030a6:	699b      	ldr	r3, [r3, #24]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d0f4      	beq.n	8003096 <SX1272OnDio3Irq+0x2e>
                RadioEvents->CadDone( false );
 80030ac:	0020      	movs	r0, r4
 80030ae:	4798      	blx	r3
}
 80030b0:	e7f1      	b.n	8003096 <SX1272OnDio3Irq+0x2e>
 80030b2:	46c0      	nop			; (mov r8, r8)
 80030b4:	20000558 	.word	0x20000558
 80030b8:	200000b8 	.word	0x200000b8

080030bc <SX1272WriteFifo>:
{
 80030bc:	b510      	push	{r4, lr}
 80030be:	000a      	movs	r2, r1
    SX1272WriteBuffer( 0, buffer, size );
 80030c0:	0001      	movs	r1, r0
 80030c2:	2000      	movs	r0, #0
 80030c4:	f7ff f8de 	bl	8002284 <SX1272WriteBuffer>
}
 80030c8:	bd10      	pop	{r4, pc}
	...

080030cc <SX1272Send>:
{
 80030cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80030ce:	466b      	mov	r3, sp
    switch( SX1272.Settings.Modem )
 80030d0:	4c3a      	ldr	r4, [pc, #232]	; (80031bc <SX1272Send+0xf0>)
{
 80030d2:	1dde      	adds	r6, r3, #7
 80030d4:	7031      	strb	r1, [r6, #0]
    switch( SX1272.Settings.Modem )
 80030d6:	7965      	ldrb	r5, [r4, #5]
{
 80030d8:	0007      	movs	r7, r0
    switch( SX1272.Settings.Modem )
 80030da:	2d00      	cmp	r5, #0
 80030dc:	d003      	beq.n	80030e6 <SX1272Send+0x1a>
 80030de:	2d01      	cmp	r5, #1
 80030e0:	d02e      	beq.n	8003140 <SX1272Send+0x74>
    uint32_t txTimeout = 0;
 80030e2:	2000      	movs	r0, #0
 80030e4:	e01c      	b.n	8003120 <SX1272Send+0x54>
            SX1272.Settings.FskPacketHandler.Size = size;
 80030e6:	7831      	ldrb	r1, [r6, #0]
            SX1272.Settings.FskPacketHandler.NbBytes = 0;
 80030e8:	87a5      	strh	r5, [r4, #60]	; 0x3c
            SX1272.Settings.FskPacketHandler.Size = size;
 80030ea:	8761      	strh	r1, [r4, #58]	; 0x3a
            if( SX1272.Settings.Fsk.FixLen == false )
 80030ec:	1ce3      	adds	r3, r4, #3
 80030ee:	7fdb      	ldrb	r3, [r3, #31]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d118      	bne.n	8003126 <SX1272Send+0x5a>
                SX1272WriteFifo( ( uint8_t* )&size, 1 );
 80030f4:	2101      	movs	r1, #1
 80030f6:	0030      	movs	r0, r6
 80030f8:	f7ff ffe0 	bl	80030bc <SX1272WriteFifo>
            if( ( size > 0 ) && ( size <= 64 ) )
 80030fc:	7832      	ldrb	r2, [r6, #0]
 80030fe:	1e53      	subs	r3, r2, #1
 8003100:	2b3f      	cmp	r3, #63	; 0x3f
 8003102:	d814      	bhi.n	800312e <SX1272Send+0x62>
                SX1272.Settings.FskPacketHandler.ChunkSize = size;
 8003104:	0023      	movs	r3, r4
 8003106:	333f      	adds	r3, #63	; 0x3f
            SX1272WriteFifo( buffer, SX1272.Settings.FskPacketHandler.ChunkSize );
 8003108:	0025      	movs	r5, r4
                SX1272.Settings.FskPacketHandler.ChunkSize = 32;
 800310a:	701a      	strb	r2, [r3, #0]
            SX1272WriteFifo( buffer, SX1272.Settings.FskPacketHandler.ChunkSize );
 800310c:	353f      	adds	r5, #63	; 0x3f
 800310e:	0038      	movs	r0, r7
 8003110:	7829      	ldrb	r1, [r5, #0]
 8003112:	f7ff ffd3 	bl	80030bc <SX1272WriteFifo>
            SX1272.Settings.FskPacketHandler.NbBytes += SX1272.Settings.FskPacketHandler.ChunkSize;
 8003116:	782b      	ldrb	r3, [r5, #0]
 8003118:	8fa2      	ldrh	r2, [r4, #60]	; 0x3c
            txTimeout = SX1272.Settings.Fsk.TxTimeout;
 800311a:	6aa0      	ldr	r0, [r4, #40]	; 0x28
            SX1272.Settings.FskPacketHandler.NbBytes += SX1272.Settings.FskPacketHandler.ChunkSize;
 800311c:	189b      	adds	r3, r3, r2
 800311e:	87a3      	strh	r3, [r4, #60]	; 0x3c
    SX1272SetTx( txTimeout );
 8003120:	f7ff fb3a 	bl	8002798 <SX1272SetTx>
}
 8003124:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
                SX1272Write( REG_PAYLOADLENGTH, size );
 8003126:	2032      	movs	r0, #50	; 0x32
 8003128:	f7ff f8ca 	bl	80022c0 <SX1272Write>
 800312c:	e7e6      	b.n	80030fc <SX1272Send+0x30>
                memcpy1( RxTxBuffer, buffer, size );
 800312e:	b292      	uxth	r2, r2
 8003130:	0039      	movs	r1, r7
 8003132:	4823      	ldr	r0, [pc, #140]	; (80031c0 <SX1272Send+0xf4>)
 8003134:	f002 fecc 	bl	8005ed0 <memcpy1>
                SX1272.Settings.FskPacketHandler.ChunkSize = 32;
 8003138:	0023      	movs	r3, r4
 800313a:	2220      	movs	r2, #32
 800313c:	333f      	adds	r3, #63	; 0x3f
 800313e:	e7e3      	b.n	8003108 <SX1272Send+0x3c>
            if( SX1272.Settings.LoRa.IqInverted == true )
 8003140:	0023      	movs	r3, r4
 8003142:	3355      	adds	r3, #85	; 0x55
 8003144:	781b      	ldrb	r3, [r3, #0]
                SX1272Write( REG_LR_INVERTIQ, ( ( SX1272Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_ON ) );
 8003146:	2033      	movs	r0, #51	; 0x33
            if( SX1272.Settings.LoRa.IqInverted == true )
 8003148:	2b00      	cmp	r3, #0
 800314a:	d02b      	beq.n	80031a4 <SX1272Send+0xd8>
                SX1272Write( REG_LR_INVERTIQ, ( ( SX1272Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_ON ) );
 800314c:	f7ff f90a 	bl	8002364 <SX1272Read>
 8003150:	2341      	movs	r3, #65	; 0x41
 8003152:	4398      	bics	r0, r3
 8003154:	b2c1      	uxtb	r1, r0
 8003156:	2033      	movs	r0, #51	; 0x33
 8003158:	f7ff f8b2 	bl	80022c0 <SX1272Write>
                SX1272Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 800315c:	2119      	movs	r1, #25
                SX1272Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 800315e:	203b      	movs	r0, #59	; 0x3b
 8003160:	f7ff f8ae 	bl	80022c0 <SX1272Write>
            SX1272.Settings.LoRaPacketHandler.Size = size;
 8003164:	0023      	movs	r3, r4
 8003166:	7831      	ldrb	r1, [r6, #0]
 8003168:	3364      	adds	r3, #100	; 0x64
            SX1272Write( REG_LR_PAYLOADLENGTH, size );
 800316a:	2022      	movs	r0, #34	; 0x22
            SX1272.Settings.LoRaPacketHandler.Size = size;
 800316c:	7019      	strb	r1, [r3, #0]
            SX1272Write( REG_LR_PAYLOADLENGTH, size );
 800316e:	f7ff f8a7 	bl	80022c0 <SX1272Write>
            SX1272Write( REG_LR_FIFOTXBASEADDR, 0 );
 8003172:	2100      	movs	r1, #0
 8003174:	200e      	movs	r0, #14
 8003176:	f7ff f8a3 	bl	80022c0 <SX1272Write>
            SX1272Write( REG_LR_FIFOADDRPTR, 0 );
 800317a:	2100      	movs	r1, #0
 800317c:	200d      	movs	r0, #13
 800317e:	f7ff f89f 	bl	80022c0 <SX1272Write>
            if( ( SX1272Read( REG_OPMODE ) & ~RF_OPMODE_MASK ) == RF_OPMODE_SLEEP )
 8003182:	2001      	movs	r0, #1
 8003184:	f7ff f8ee 	bl	8002364 <SX1272Read>
 8003188:	23f8      	movs	r3, #248	; 0xf8
 800318a:	4398      	bics	r0, r3
 800318c:	d104      	bne.n	8003198 <SX1272Send+0xcc>
                SX1272SetStby( );
 800318e:	f7ff fa41 	bl	8002614 <SX1272SetStby>
                DelayMs( 1 );
 8003192:	2001      	movs	r0, #1
 8003194:	f003 fba2 	bl	80068dc <HAL_Delay>
            SX1272WriteFifo( buffer, size );
 8003198:	0038      	movs	r0, r7
 800319a:	7831      	ldrb	r1, [r6, #0]
 800319c:	f7ff ff8e 	bl	80030bc <SX1272WriteFifo>
            txTimeout = SX1272.Settings.LoRa.TxTimeout;
 80031a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
        break;
 80031a2:	e7bd      	b.n	8003120 <SX1272Send+0x54>
                SX1272Write( REG_LR_INVERTIQ, ( ( SX1272Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 80031a4:	f7ff f8de 	bl	8002364 <SX1272Read>
 80031a8:	2341      	movs	r3, #65	; 0x41
 80031aa:	0001      	movs	r1, r0
 80031ac:	4399      	bics	r1, r3
 80031ae:	4329      	orrs	r1, r5
 80031b0:	b2c9      	uxtb	r1, r1
 80031b2:	2033      	movs	r0, #51	; 0x33
 80031b4:	f7ff f884 	bl	80022c0 <SX1272Write>
                SX1272Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 80031b8:	211d      	movs	r1, #29
 80031ba:	e7d0      	b.n	800315e <SX1272Send+0x92>
 80031bc:	20000558 	.word	0x20000558
 80031c0:	200000c0 	.word	0x200000c0

080031c4 <SX1272ReadFifo>:
{
 80031c4:	b510      	push	{r4, lr}
 80031c6:	000a      	movs	r2, r1
    SX1272ReadBuffer( 0, buffer, size );
 80031c8:	0001      	movs	r1, r0
 80031ca:	2000      	movs	r0, #0
 80031cc:	f7ff f8ac 	bl	8002328 <SX1272ReadBuffer>
}
 80031d0:	bd10      	pop	{r4, pc}
	...

080031d4 <SX1272OnDio0Irq>:
{
 80031d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    volatile uint8_t irqFlags = 0;
 80031d6:	466b      	mov	r3, sp
 80031d8:	1ddd      	adds	r5, r3, #7
 80031da:	2300      	movs	r3, #0
    switch( SX1272.Settings.State )
 80031dc:	4c85      	ldr	r4, [pc, #532]	; (80033f4 <SX1272OnDio0Irq+0x220>)
    volatile uint8_t irqFlags = 0;
 80031de:	702b      	strb	r3, [r5, #0]
    switch( SX1272.Settings.State )
 80031e0:	7923      	ldrb	r3, [r4, #4]
 80031e2:	2b01      	cmp	r3, #1
 80031e4:	d003      	beq.n	80031ee <SX1272OnDio0Irq+0x1a>
 80031e6:	2b02      	cmp	r3, #2
 80031e8:	d100      	bne.n	80031ec <SX1272OnDio0Irq+0x18>
 80031ea:	e0f0      	b.n	80033ce <SX1272OnDio0Irq+0x1fa>
}
 80031ec:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
            switch( SX1272.Settings.Modem )
 80031ee:	7963      	ldrb	r3, [r4, #5]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d024      	beq.n	800323e <SX1272OnDio0Irq+0x6a>
 80031f4:	2b01      	cmp	r3, #1
 80031f6:	d1f9      	bne.n	80031ec <SX1272OnDio0Irq+0x18>
                    SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXDONE );
 80031f8:	2140      	movs	r1, #64	; 0x40
 80031fa:	2012      	movs	r0, #18
 80031fc:	f7ff f860 	bl	80022c0 <SX1272Write>
                    irqFlags = SX1272Read( REG_LR_IRQFLAGS );
 8003200:	2012      	movs	r0, #18
 8003202:	f7ff f8af 	bl	8002364 <SX1272Read>
                    if( ( irqFlags & RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK ) == RFLR_IRQFLAGS_PAYLOADCRCERROR )
 8003206:	2120      	movs	r1, #32
                    irqFlags = SX1272Read( REG_LR_IRQFLAGS );
 8003208:	7028      	strb	r0, [r5, #0]
                    if( ( irqFlags & RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK ) == RFLR_IRQFLAGS_PAYLOADCRCERROR )
 800320a:	782b      	ldrb	r3, [r5, #0]
 800320c:	4e7a      	ldr	r6, [pc, #488]	; (80033f8 <SX1272OnDio0Irq+0x224>)
 800320e:	4d7b      	ldr	r5, [pc, #492]	; (80033fc <SX1272OnDio0Irq+0x228>)
 8003210:	420b      	tst	r3, r1
 8003212:	d100      	bne.n	8003216 <SX1272OnDio0Irq+0x42>
 8003214:	e08e      	b.n	8003334 <SX1272OnDio0Irq+0x160>
                        SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_PAYLOADCRCERROR );
 8003216:	2012      	movs	r0, #18
 8003218:	f7ff f852 	bl	80022c0 <SX1272Write>
                        if( SX1272.Settings.LoRa.RxContinuous == false )
 800321c:	0023      	movs	r3, r4
 800321e:	3356      	adds	r3, #86	; 0x56
 8003220:	781b      	ldrb	r3, [r3, #0]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d100      	bne.n	8003228 <SX1272OnDio0Irq+0x54>
                            SX1272.Settings.State = RF_IDLE;
 8003226:	7123      	strb	r3, [r4, #4]
                        TimerStop( &RxTimeoutTimer );
 8003228:	0030      	movs	r0, r6
 800322a:	f002 fd87 	bl	8005d3c <TimerStop>
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 800322e:	686b      	ldr	r3, [r5, #4]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d0db      	beq.n	80031ec <SX1272OnDio0Irq+0x18>
 8003234:	691b      	ldr	r3, [r3, #16]
                if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 8003236:	2b00      	cmp	r3, #0
 8003238:	d0d8      	beq.n	80031ec <SX1272OnDio0Irq+0x18>
                    RadioEvents->TxDone( );
 800323a:	4798      	blx	r3
}
 800323c:	e7d6      	b.n	80031ec <SX1272OnDio0Irq+0x18>
                if( SX1272.Settings.Fsk.CrcOn == true )
 800323e:	1d63      	adds	r3, r4, #5
 8003240:	7fdb      	ldrb	r3, [r3, #31]
 8003242:	4e6f      	ldr	r6, [pc, #444]	; (8003400 <SX1272OnDio0Irq+0x22c>)
 8003244:	4f6d      	ldr	r7, [pc, #436]	; (80033fc <SX1272OnDio0Irq+0x228>)
 8003246:	2b00      	cmp	r3, #0
 8003248:	d032      	beq.n	80032b0 <SX1272OnDio0Irq+0xdc>
                    irqFlags = SX1272Read( REG_IRQFLAGS2 );
 800324a:	203f      	movs	r0, #63	; 0x3f
 800324c:	f7ff f88a 	bl	8002364 <SX1272Read>
 8003250:	7028      	strb	r0, [r5, #0]
                    if( ( irqFlags & RF_IRQFLAGS2_CRCOK ) != RF_IRQFLAGS2_CRCOK )
 8003252:	782b      	ldrb	r3, [r5, #0]
 8003254:	079b      	lsls	r3, r3, #30
 8003256:	d42b      	bmi.n	80032b0 <SX1272OnDio0Irq+0xdc>
                        SX1272Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 8003258:	210b      	movs	r1, #11
 800325a:	203e      	movs	r0, #62	; 0x3e
 800325c:	f7ff f830 	bl	80022c0 <SX1272Write>
                        SX1272Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 8003260:	2110      	movs	r1, #16
 8003262:	203f      	movs	r0, #63	; 0x3f
 8003264:	f7ff f82c 	bl	80022c0 <SX1272Write>
                        TimerStop( &RxTimeoutTimer );
 8003268:	4863      	ldr	r0, [pc, #396]	; (80033f8 <SX1272OnDio0Irq+0x224>)
 800326a:	f002 fd67 	bl	8005d3c <TimerStop>
                        if( SX1272.Settings.Fsk.RxContinuous == false )
 800326e:	1de3      	adds	r3, r4, #7
 8003270:	7fdd      	ldrb	r5, [r3, #31]
 8003272:	2d00      	cmp	r5, #0
 8003274:	d10f      	bne.n	8003296 <SX1272OnDio0Irq+0xc2>
                            TimerStop( &RxTimeoutSyncWord );
 8003276:	0030      	movs	r0, r6
 8003278:	f002 fd60 	bl	8005d3c <TimerStop>
                            SX1272.Settings.State = RF_IDLE;
 800327c:	7125      	strb	r5, [r4, #4]
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d003      	beq.n	800328c <SX1272OnDio0Irq+0xb8>
 8003284:	691b      	ldr	r3, [r3, #16]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d000      	beq.n	800328c <SX1272OnDio0Irq+0xb8>
                            RadioEvents->RxError( );
 800328a:	4798      	blx	r3
                        SX1272.Settings.FskPacketHandler.PreambleDetected = false;
 800328c:	2300      	movs	r3, #0
 800328e:	8623      	strh	r3, [r4, #48]	; 0x30
                        SX1272.Settings.FskPacketHandler.NbBytes = 0;
 8003290:	87a3      	strh	r3, [r4, #60]	; 0x3c
                        SX1272.Settings.FskPacketHandler.Size = 0;
 8003292:	8763      	strh	r3, [r4, #58]	; 0x3a
                        break;
 8003294:	e7aa      	b.n	80031ec <SX1272OnDio0Irq+0x18>
                            SX1272Write( REG_RXCONFIG, SX1272Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 8003296:	200d      	movs	r0, #13
 8003298:	f7ff f864 	bl	8002364 <SX1272Read>
 800329c:	2140      	movs	r1, #64	; 0x40
 800329e:	4301      	orrs	r1, r0
 80032a0:	b2c9      	uxtb	r1, r1
 80032a2:	200d      	movs	r0, #13
 80032a4:	f7ff f80c 	bl	80022c0 <SX1272Write>
                            TimerStart( &RxTimeoutSyncWord );
 80032a8:	0030      	movs	r0, r6
 80032aa:	f002 fccb 	bl	8005c44 <TimerStart>
 80032ae:	e7e6      	b.n	800327e <SX1272OnDio0Irq+0xaa>
                if( ( SX1272.Settings.FskPacketHandler.Size == 0 ) && ( SX1272.Settings.FskPacketHandler.NbBytes == 0 ) )
 80032b0:	8f61      	ldrh	r1, [r4, #58]	; 0x3a
 80032b2:	8fa0      	ldrh	r0, [r4, #60]	; 0x3c
 80032b4:	4d53      	ldr	r5, [pc, #332]	; (8003404 <SX1272OnDio0Irq+0x230>)
 80032b6:	2900      	cmp	r1, #0
 80032b8:	d10b      	bne.n	80032d2 <SX1272OnDio0Irq+0xfe>
 80032ba:	2800      	cmp	r0, #0
 80032bc:	d109      	bne.n	80032d2 <SX1272OnDio0Irq+0xfe>
                    if( SX1272.Settings.Fsk.FixLen == false )
 80032be:	1ce3      	adds	r3, r4, #3
 80032c0:	7fdb      	ldrb	r3, [r3, #31]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d124      	bne.n	8003310 <SX1272OnDio0Irq+0x13c>
                        SX1272ReadFifo( ( uint8_t* )&SX1272.Settings.FskPacketHandler.Size, 1 );
 80032c6:	3101      	adds	r1, #1
 80032c8:	484f      	ldr	r0, [pc, #316]	; (8003408 <SX1272OnDio0Irq+0x234>)
 80032ca:	f7ff ff7b 	bl	80031c4 <SX1272ReadFifo>
                    SX1272ReadFifo( RxTxBuffer + SX1272.Settings.FskPacketHandler.NbBytes, SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes );
 80032ce:	8fa0      	ldrh	r0, [r4, #60]	; 0x3c
 80032d0:	8f61      	ldrh	r1, [r4, #58]	; 0x3a
                    SX1272ReadFifo( RxTxBuffer + SX1272.Settings.FskPacketHandler.NbBytes, SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes );
 80032d2:	1a09      	subs	r1, r1, r0
 80032d4:	b2c9      	uxtb	r1, r1
 80032d6:	1828      	adds	r0, r5, r0
 80032d8:	f7ff ff74 	bl	80031c4 <SX1272ReadFifo>
                    SX1272.Settings.FskPacketHandler.NbBytes += ( SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes );
 80032dc:	8f63      	ldrh	r3, [r4, #58]	; 0x3a
                TimerStop( &RxTimeoutTimer );
 80032de:	4846      	ldr	r0, [pc, #280]	; (80033f8 <SX1272OnDio0Irq+0x224>)
                    SX1272.Settings.FskPacketHandler.NbBytes += ( SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes );
 80032e0:	87a3      	strh	r3, [r4, #60]	; 0x3c
                TimerStop( &RxTimeoutTimer );
 80032e2:	f002 fd2b 	bl	8005d3c <TimerStop>
                if( SX1272.Settings.Fsk.RxContinuous == false )
 80032e6:	1de3      	adds	r3, r4, #7
 80032e8:	7fdb      	ldrb	r3, [r3, #31]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d115      	bne.n	800331a <SX1272OnDio0Irq+0x146>
                    TimerStop( &RxTimeoutSyncWord );
 80032ee:	0030      	movs	r0, r6
                    SX1272.Settings.State = RF_IDLE;
 80032f0:	7123      	strb	r3, [r4, #4]
                    TimerStop( &RxTimeoutSyncWord );
 80032f2:	f002 fd23 	bl	8005d3c <TimerStop>
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d0c7      	beq.n	800328c <SX1272OnDio0Irq+0xb8>
 80032fc:	689e      	ldr	r6, [r3, #8]
 80032fe:	2e00      	cmp	r6, #0
 8003300:	d0c4      	beq.n	800328c <SX1272OnDio0Irq+0xb8>
                    RadioEvents->RxDone( RxTxBuffer, SX1272.Settings.FskPacketHandler.Size, SX1272.Settings.FskPacketHandler.RssiValue, 0 );
 8003302:	2232      	movs	r2, #50	; 0x32
 8003304:	8f61      	ldrh	r1, [r4, #58]	; 0x3a
 8003306:	56a2      	ldrsb	r2, [r4, r2]
 8003308:	2300      	movs	r3, #0
 800330a:	0028      	movs	r0, r5
 800330c:	47b0      	blx	r6
 800330e:	e7bd      	b.n	800328c <SX1272OnDio0Irq+0xb8>
                        SX1272.Settings.FskPacketHandler.Size = SX1272Read( REG_PAYLOADLENGTH );
 8003310:	2032      	movs	r0, #50	; 0x32
 8003312:	f7ff f827 	bl	8002364 <SX1272Read>
 8003316:	8760      	strh	r0, [r4, #58]	; 0x3a
 8003318:	e7d9      	b.n	80032ce <SX1272OnDio0Irq+0xfa>
                    SX1272Write( REG_RXCONFIG, SX1272Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 800331a:	200d      	movs	r0, #13
 800331c:	f7ff f822 	bl	8002364 <SX1272Read>
 8003320:	2140      	movs	r1, #64	; 0x40
 8003322:	4301      	orrs	r1, r0
 8003324:	b2c9      	uxtb	r1, r1
 8003326:	200d      	movs	r0, #13
 8003328:	f7fe ffca 	bl	80022c0 <SX1272Write>
                    TimerStart( &RxTimeoutSyncWord );
 800332c:	0030      	movs	r0, r6
 800332e:	f002 fc89 	bl	8005c44 <TimerStart>
 8003332:	e7e0      	b.n	80032f6 <SX1272OnDio0Irq+0x122>
                    SX1272.Settings.LoRaPacketHandler.SnrValue = ( ( ( int8_t )SX1272Read( REG_LR_PKTSNRVALUE ) ) + 2 ) >> 2;
 8003334:	2019      	movs	r0, #25
 8003336:	f7ff f815 	bl	8002364 <SX1272Read>
 800333a:	0027      	movs	r7, r4
 800333c:	b240      	sxtb	r0, r0
 800333e:	3002      	adds	r0, #2
 8003340:	1080      	asrs	r0, r0, #2
 8003342:	3760      	adds	r7, #96	; 0x60
 8003344:	7038      	strb	r0, [r7, #0]
                    int16_t rssi = SX1272Read( REG_LR_PKTRSSIVALUE );
 8003346:	201a      	movs	r0, #26
 8003348:	f7ff f80c 	bl	8002364 <SX1272Read>
                    if( SX1272.Settings.LoRaPacketHandler.SnrValue < 0 )
 800334c:	2200      	movs	r2, #0
 800334e:	0021      	movs	r1, r4
 8003350:	b203      	sxth	r3, r0
 8003352:	56ba      	ldrsb	r2, [r7, r2]
 8003354:	111b      	asrs	r3, r3, #4
 8003356:	b29b      	uxth	r3, r3
 8003358:	3162      	adds	r1, #98	; 0x62
 800335a:	2a00      	cmp	r2, #0
 800335c:	da33      	bge.n	80033c6 <SX1272OnDio0Irq+0x1f2>
                        SX1272.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET + rssi + ( rssi >> 4 ) +
 800335e:	3a8b      	subs	r2, #139	; 0x8b
 8003360:	1810      	adds	r0, r2, r0
 8003362:	181b      	adds	r3, r3, r0
 8003364:	800b      	strh	r3, [r1, #0]
                    SX1272.Settings.LoRaPacketHandler.Size = SX1272Read( REG_LR_RXNBBYTES );
 8003366:	2013      	movs	r0, #19
 8003368:	0027      	movs	r7, r4
 800336a:	f7fe fffb 	bl	8002364 <SX1272Read>
 800336e:	3764      	adds	r7, #100	; 0x64
 8003370:	7038      	strb	r0, [r7, #0]
                    SX1272Write( REG_LR_FIFOADDRPTR, SX1272Read( REG_LR_FIFORXCURRENTADDR ) );
 8003372:	2010      	movs	r0, #16
 8003374:	f7fe fff6 	bl	8002364 <SX1272Read>
 8003378:	0001      	movs	r1, r0
 800337a:	200d      	movs	r0, #13
 800337c:	f7fe ffa0 	bl	80022c0 <SX1272Write>
                    SX1272ReadFifo( RxTxBuffer, SX1272.Settings.LoRaPacketHandler.Size );
 8003380:	7839      	ldrb	r1, [r7, #0]
 8003382:	4f20      	ldr	r7, [pc, #128]	; (8003404 <SX1272OnDio0Irq+0x230>)
 8003384:	0038      	movs	r0, r7
 8003386:	f7ff ff1d 	bl	80031c4 <SX1272ReadFifo>
                    if( SX1272.Settings.LoRa.RxContinuous == false )
 800338a:	0023      	movs	r3, r4
 800338c:	3356      	adds	r3, #86	; 0x56
 800338e:	781b      	ldrb	r3, [r3, #0]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d100      	bne.n	8003396 <SX1272OnDio0Irq+0x1c2>
                        SX1272.Settings.State = RF_IDLE;
 8003394:	7123      	strb	r3, [r4, #4]
                    TimerStop( &RxTimeoutTimer );
 8003396:	0030      	movs	r0, r6
 8003398:	f002 fcd0 	bl	8005d3c <TimerStop>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 800339c:	686b      	ldr	r3, [r5, #4]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d100      	bne.n	80033a4 <SX1272OnDio0Irq+0x1d0>
 80033a2:	e723      	b.n	80031ec <SX1272OnDio0Irq+0x18>
 80033a4:	689d      	ldr	r5, [r3, #8]
 80033a6:	2d00      	cmp	r5, #0
 80033a8:	d100      	bne.n	80033ac <SX1272OnDio0Irq+0x1d8>
 80033aa:	e71f      	b.n	80031ec <SX1272OnDio0Irq+0x18>
                        RadioEvents->RxDone( RxTxBuffer, SX1272.Settings.LoRaPacketHandler.Size, SX1272.Settings.LoRaPacketHandler.RssiValue, SX1272.Settings.LoRaPacketHandler.SnrValue );
 80033ac:	0023      	movs	r3, r4
 80033ae:	0022      	movs	r2, r4
 80033b0:	3360      	adds	r3, #96	; 0x60
 80033b2:	781b      	ldrb	r3, [r3, #0]
 80033b4:	3464      	adds	r4, #100	; 0x64
 80033b6:	3262      	adds	r2, #98	; 0x62
 80033b8:	2100      	movs	r1, #0
 80033ba:	5e52      	ldrsh	r2, [r2, r1]
 80033bc:	b25b      	sxtb	r3, r3
 80033be:	7821      	ldrb	r1, [r4, #0]
 80033c0:	0038      	movs	r0, r7
 80033c2:	47a8      	blx	r5
 80033c4:	e712      	b.n	80031ec <SX1272OnDio0Irq+0x18>
                        SX1272.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET + rssi + ( rssi >> 4 );
 80033c6:	388b      	subs	r0, #139	; 0x8b
 80033c8:	1818      	adds	r0, r3, r0
 80033ca:	8008      	strh	r0, [r1, #0]
 80033cc:	e7cb      	b.n	8003366 <SX1272OnDio0Irq+0x192>
            TimerStop( &TxTimeoutTimer );
 80033ce:	480f      	ldr	r0, [pc, #60]	; (800340c <SX1272OnDio0Irq+0x238>)
 80033d0:	f002 fcb4 	bl	8005d3c <TimerStop>
            switch( SX1272.Settings.Modem )
 80033d4:	7963      	ldrb	r3, [r4, #5]
 80033d6:	2b01      	cmp	r3, #1
 80033d8:	d103      	bne.n	80033e2 <SX1272OnDio0Irq+0x20e>
                SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_TXDONE );
 80033da:	2108      	movs	r1, #8
 80033dc:	2012      	movs	r0, #18
 80033de:	f7fe ff6f 	bl	80022c0 <SX1272Write>
                SX1272.Settings.State = RF_IDLE;
 80033e2:	2300      	movs	r3, #0
 80033e4:	7123      	strb	r3, [r4, #4]
                if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 80033e6:	4b05      	ldr	r3, [pc, #20]	; (80033fc <SX1272OnDio0Irq+0x228>)
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d100      	bne.n	80033f0 <SX1272OnDio0Irq+0x21c>
 80033ee:	e6fd      	b.n	80031ec <SX1272OnDio0Irq+0x18>
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	e720      	b.n	8003236 <SX1272OnDio0Irq+0x62>
 80033f4:	20000558 	.word	0x20000558
 80033f8:	200005f0 	.word	0x200005f0
 80033fc:	200000b8 	.word	0x200000b8
 8003400:	200005d8 	.word	0x200005d8
 8003404:	200000c0 	.word	0x200000c0
 8003408:	20000592 	.word	0x20000592
 800340c:	200005c0 	.word	0x200005c0

08003410 <SX1272OnDio1Irq>:
{
 8003410:	b570      	push	{r4, r5, r6, lr}
    switch( SX1272.Settings.State )
 8003412:	4c31      	ldr	r4, [pc, #196]	; (80034d8 <SX1272OnDio1Irq+0xc8>)
 8003414:	7925      	ldrb	r5, [r4, #4]
 8003416:	2d01      	cmp	r5, #1
 8003418:	d002      	beq.n	8003420 <SX1272OnDio1Irq+0x10>
 800341a:	2d02      	cmp	r5, #2
 800341c:	d046      	beq.n	80034ac <SX1272OnDio1Irq+0x9c>
}
 800341e:	bd70      	pop	{r4, r5, r6, pc}
            switch( SX1272.Settings.Modem )
 8003420:	7963      	ldrb	r3, [r4, #5]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d013      	beq.n	800344e <SX1272OnDio1Irq+0x3e>
 8003426:	2b01      	cmp	r3, #1
 8003428:	d1f9      	bne.n	800341e <SX1272OnDio1Irq+0xe>
                TimerStop( &RxTimeoutTimer );
 800342a:	482c      	ldr	r0, [pc, #176]	; (80034dc <SX1272OnDio1Irq+0xcc>)
 800342c:	f002 fc86 	bl	8005d3c <TimerStop>
                SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXTIMEOUT );
 8003430:	2180      	movs	r1, #128	; 0x80
 8003432:	2012      	movs	r0, #18
 8003434:	f7fe ff44 	bl	80022c0 <SX1272Write>
                SX1272.Settings.State = RF_IDLE;
 8003438:	2300      	movs	r3, #0
 800343a:	7123      	strb	r3, [r4, #4]
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800343c:	4b28      	ldr	r3, [pc, #160]	; (80034e0 <SX1272OnDio1Irq+0xd0>)
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d0ec      	beq.n	800341e <SX1272OnDio1Irq+0xe>
 8003444:	68db      	ldr	r3, [r3, #12]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d0e9      	beq.n	800341e <SX1272OnDio1Irq+0xe>
                    RadioEvents->RxTimeout( );
 800344a:	4798      	blx	r3
 800344c:	e7e7      	b.n	800341e <SX1272OnDio1Irq+0xe>
                TimerStop( &RxTimeoutSyncWord );
 800344e:	4825      	ldr	r0, [pc, #148]	; (80034e4 <SX1272OnDio1Irq+0xd4>)
 8003450:	f002 fc74 	bl	8005d3c <TimerStop>
                if( ( SX1272.Settings.FskPacketHandler.Size == 0 ) && ( SX1272.Settings.FskPacketHandler.NbBytes == 0 ) )
 8003454:	8f63      	ldrh	r3, [r4, #58]	; 0x3a
 8003456:	2b00      	cmp	r3, #0
 8003458:	d10a      	bne.n	8003470 <SX1272OnDio1Irq+0x60>
 800345a:	8fa3      	ldrh	r3, [r4, #60]	; 0x3c
 800345c:	2b00      	cmp	r3, #0
 800345e:	d107      	bne.n	8003470 <SX1272OnDio1Irq+0x60>
                    if( SX1272.Settings.Fsk.FixLen == false )
 8003460:	1ce3      	adds	r3, r4, #3
 8003462:	7fdb      	ldrb	r3, [r3, #31]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d117      	bne.n	8003498 <SX1272OnDio1Irq+0x88>
                        SX1272ReadFifo( ( uint8_t* )&SX1272.Settings.FskPacketHandler.Size, 1 );
 8003468:	0029      	movs	r1, r5
 800346a:	481f      	ldr	r0, [pc, #124]	; (80034e8 <SX1272OnDio1Irq+0xd8>)
 800346c:	f7ff feaa 	bl	80031c4 <SX1272ReadFifo>
                if( ( SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes ) >= SX1272.Settings.FskPacketHandler.FifoThresh )
 8003470:	0025      	movs	r5, r4
 8003472:	353e      	adds	r5, #62	; 0x3e
 8003474:	8fa2      	ldrh	r2, [r4, #60]	; 0x3c
 8003476:	8f61      	ldrh	r1, [r4, #58]	; 0x3a
 8003478:	481c      	ldr	r0, [pc, #112]	; (80034ec <SX1272OnDio1Irq+0xdc>)
 800347a:	782b      	ldrb	r3, [r5, #0]
 800347c:	1810      	adds	r0, r2, r0
 800347e:	1a89      	subs	r1, r1, r2
 8003480:	4299      	cmp	r1, r3
 8003482:	db0e      	blt.n	80034a2 <SX1272OnDio1Irq+0x92>
                    SX1272ReadFifo( ( RxTxBuffer + SX1272.Settings.FskPacketHandler.NbBytes ), SX1272.Settings.FskPacketHandler.FifoThresh - 1 );
 8003484:	3b01      	subs	r3, #1
 8003486:	b2d9      	uxtb	r1, r3
 8003488:	f7ff fe9c 	bl	80031c4 <SX1272ReadFifo>
                    SX1272.Settings.FskPacketHandler.NbBytes += SX1272.Settings.FskPacketHandler.FifoThresh - 1;
 800348c:	8fa2      	ldrh	r2, [r4, #60]	; 0x3c
 800348e:	782b      	ldrb	r3, [r5, #0]
 8003490:	3a01      	subs	r2, #1
                    SX1272.Settings.FskPacketHandler.NbBytes += SX1272.Settings.FskPacketHandler.ChunkSize;
 8003492:	189b      	adds	r3, r3, r2
                    SX1272.Settings.FskPacketHandler.NbBytes += SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes;
 8003494:	87a3      	strh	r3, [r4, #60]	; 0x3c
}
 8003496:	e7c2      	b.n	800341e <SX1272OnDio1Irq+0xe>
                        SX1272.Settings.FskPacketHandler.Size = SX1272Read( REG_PAYLOADLENGTH );
 8003498:	2032      	movs	r0, #50	; 0x32
 800349a:	f7fe ff63 	bl	8002364 <SX1272Read>
 800349e:	8760      	strh	r0, [r4, #58]	; 0x3a
 80034a0:	e7e6      	b.n	8003470 <SX1272OnDio1Irq+0x60>
                    SX1272ReadFifo( ( RxTxBuffer + SX1272.Settings.FskPacketHandler.NbBytes ), SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes );
 80034a2:	b2c9      	uxtb	r1, r1
 80034a4:	f7ff fe8e 	bl	80031c4 <SX1272ReadFifo>
                    SX1272.Settings.FskPacketHandler.NbBytes += SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes;
 80034a8:	8f63      	ldrh	r3, [r4, #58]	; 0x3a
 80034aa:	e7f3      	b.n	8003494 <SX1272OnDio1Irq+0x84>
            switch( SX1272.Settings.Modem )
 80034ac:	7963      	ldrb	r3, [r4, #5]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d1b5      	bne.n	800341e <SX1272OnDio1Irq+0xe>
                if( ( SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes ) > SX1272.Settings.FskPacketHandler.ChunkSize )
 80034b2:	0025      	movs	r5, r4
 80034b4:	353f      	adds	r5, #63	; 0x3f
 80034b6:	8fa2      	ldrh	r2, [r4, #60]	; 0x3c
 80034b8:	8f63      	ldrh	r3, [r4, #58]	; 0x3a
 80034ba:	480c      	ldr	r0, [pc, #48]	; (80034ec <SX1272OnDio1Irq+0xdc>)
 80034bc:	7829      	ldrb	r1, [r5, #0]
 80034be:	1810      	adds	r0, r2, r0
 80034c0:	1a9b      	subs	r3, r3, r2
 80034c2:	428b      	cmp	r3, r1
 80034c4:	dd04      	ble.n	80034d0 <SX1272OnDio1Irq+0xc0>
                    SX1272WriteFifo( ( RxTxBuffer + SX1272.Settings.FskPacketHandler.NbBytes ), SX1272.Settings.FskPacketHandler.ChunkSize );
 80034c6:	f7ff fdf9 	bl	80030bc <SX1272WriteFifo>
                    SX1272.Settings.FskPacketHandler.NbBytes += SX1272.Settings.FskPacketHandler.ChunkSize;
 80034ca:	782b      	ldrb	r3, [r5, #0]
 80034cc:	8fa2      	ldrh	r2, [r4, #60]	; 0x3c
 80034ce:	e7e0      	b.n	8003492 <SX1272OnDio1Irq+0x82>
                    SX1272WriteFifo( RxTxBuffer + SX1272.Settings.FskPacketHandler.NbBytes, SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes );
 80034d0:	b2d9      	uxtb	r1, r3
 80034d2:	f7ff fdf3 	bl	80030bc <SX1272WriteFifo>
 80034d6:	e7e7      	b.n	80034a8 <SX1272OnDio1Irq+0x98>
 80034d8:	20000558 	.word	0x20000558
 80034dc:	200005f0 	.word	0x200005f0
 80034e0:	200000b8 	.word	0x200000b8
 80034e4:	200005d8 	.word	0x200005d8
 80034e8:	20000592 	.word	0x20000592
 80034ec:	200000c0 	.word	0x200000c0

080034f0 <SX1272SetMaxPayloadLength>:
{
 80034f0:	b570      	push	{r4, r5, r6, lr}
 80034f2:	0004      	movs	r4, r0
 80034f4:	000d      	movs	r5, r1
    SX1272SetModem( modem );
 80034f6:	f7ff f9bf 	bl	8002878 <SX1272SetModem>
    switch( modem )
 80034fa:	2c00      	cmp	r4, #0
 80034fc:	d002      	beq.n	8003504 <SX1272SetMaxPayloadLength+0x14>
 80034fe:	2c01      	cmp	r4, #1
 8003500:	d00a      	beq.n	8003518 <SX1272SetMaxPayloadLength+0x28>
}
 8003502:	bd70      	pop	{r4, r5, r6, pc}
        if( SX1272.Settings.Fsk.FixLen == false )
 8003504:	4b06      	ldr	r3, [pc, #24]	; (8003520 <SX1272SetMaxPayloadLength+0x30>)
 8003506:	3303      	adds	r3, #3
 8003508:	7fdb      	ldrb	r3, [r3, #31]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d1f9      	bne.n	8003502 <SX1272SetMaxPayloadLength+0x12>
            SX1272Write( REG_PAYLOADLENGTH, max );
 800350e:	0029      	movs	r1, r5
 8003510:	2032      	movs	r0, #50	; 0x32
        SX1272Write( REG_LR_PAYLOADMAXLENGTH, max );
 8003512:	f7fe fed5 	bl	80022c0 <SX1272Write>
}
 8003516:	e7f4      	b.n	8003502 <SX1272SetMaxPayloadLength+0x12>
        SX1272Write( REG_LR_PAYLOADMAXLENGTH, max );
 8003518:	0029      	movs	r1, r5
 800351a:	2023      	movs	r0, #35	; 0x23
 800351c:	e7f9      	b.n	8003512 <SX1272SetMaxPayloadLength+0x22>
 800351e:	46c0      	nop			; (mov r8, r8)
 8003520:	20000558 	.word	0x20000558

08003524 <SX1272SetPublicNetwork>:
{
 8003524:	b510      	push	{r4, lr}
 8003526:	0004      	movs	r4, r0
    SX1272SetModem( MODEM_LORA );
 8003528:	2001      	movs	r0, #1
 800352a:	f7ff f9a5 	bl	8002878 <SX1272SetModem>
    SX1272.Settings.LoRa.PublicNetwork = enable;
 800352e:	4b05      	ldr	r3, [pc, #20]	; (8003544 <SX1272SetPublicNetwork+0x20>)
        SX1272Write( REG_LR_SYNCWORD, LORA_MAC_PUBLIC_SYNCWORD );
 8003530:	2134      	movs	r1, #52	; 0x34
    SX1272.Settings.LoRa.PublicNetwork = enable;
 8003532:	335c      	adds	r3, #92	; 0x5c
 8003534:	701c      	strb	r4, [r3, #0]
    if( enable == true )
 8003536:	2c00      	cmp	r4, #0
 8003538:	d100      	bne.n	800353c <SX1272SetPublicNetwork+0x18>
        SX1272Write( REG_LR_SYNCWORD, LORA_MAC_PRIVATE_SYNCWORD );
 800353a:	2112      	movs	r1, #18
 800353c:	2039      	movs	r0, #57	; 0x39
 800353e:	f7fe febf 	bl	80022c0 <SX1272Write>
}
 8003542:	bd10      	pop	{r4, pc}
 8003544:	20000558 	.word	0x20000558

08003548 <SX1272OnTimeoutIrq>:
{
 8003548:	b570      	push	{r4, r5, r6, lr}
    switch( SX1272.Settings.State )
 800354a:	4c2b      	ldr	r4, [pc, #172]	; (80035f8 <SX1272OnTimeoutIrq+0xb0>)
 800354c:	7923      	ldrb	r3, [r4, #4]
 800354e:	2b01      	cmp	r3, #1
 8003550:	d002      	beq.n	8003558 <SX1272OnTimeoutIrq+0x10>
 8003552:	2b02      	cmp	r3, #2
 8003554:	d02d      	beq.n	80035b2 <SX1272OnTimeoutIrq+0x6a>
}
 8003556:	bd70      	pop	{r4, r5, r6, pc}
        if( SX1272.Settings.Modem == MODEM_FSK )
 8003558:	7963      	ldrb	r3, [r4, #5]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d11b      	bne.n	8003596 <SX1272OnTimeoutIrq+0x4e>
            SX1272.Settings.FskPacketHandler.PreambleDetected = false;
 800355e:	8623      	strh	r3, [r4, #48]	; 0x30
            SX1272Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 8003560:	210b      	movs	r1, #11
 8003562:	203e      	movs	r0, #62	; 0x3e
            SX1272.Settings.FskPacketHandler.NbBytes = 0;
 8003564:	87a3      	strh	r3, [r4, #60]	; 0x3c
            SX1272.Settings.FskPacketHandler.Size = 0;
 8003566:	8763      	strh	r3, [r4, #58]	; 0x3a
            SX1272Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 8003568:	f7fe feaa 	bl	80022c0 <SX1272Write>
            SX1272Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 800356c:	2110      	movs	r1, #16
 800356e:	203f      	movs	r0, #63	; 0x3f
 8003570:	f7fe fea6 	bl	80022c0 <SX1272Write>
            if( SX1272.Settings.Fsk.RxContinuous == true )
 8003574:	1de3      	adds	r3, r4, #7
 8003576:	7fdb      	ldrb	r3, [r3, #31]
 8003578:	4d20      	ldr	r5, [pc, #128]	; (80035fc <SX1272OnTimeoutIrq+0xb4>)
 800357a:	2b00      	cmp	r3, #0
 800357c:	d014      	beq.n	80035a8 <SX1272OnTimeoutIrq+0x60>
                SX1272Write( REG_RXCONFIG, SX1272Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 800357e:	200d      	movs	r0, #13
 8003580:	f7fe fef0 	bl	8002364 <SX1272Read>
 8003584:	2140      	movs	r1, #64	; 0x40
 8003586:	4301      	orrs	r1, r0
 8003588:	b2c9      	uxtb	r1, r1
 800358a:	200d      	movs	r0, #13
 800358c:	f7fe fe98 	bl	80022c0 <SX1272Write>
                TimerStart( &RxTimeoutSyncWord );
 8003590:	0028      	movs	r0, r5
 8003592:	f002 fb57 	bl	8005c44 <TimerStart>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8003596:	4b1a      	ldr	r3, [pc, #104]	; (8003600 <SX1272OnTimeoutIrq+0xb8>)
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d0db      	beq.n	8003556 <SX1272OnTimeoutIrq+0xe>
 800359e:	68db      	ldr	r3, [r3, #12]
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d0d8      	beq.n	8003556 <SX1272OnTimeoutIrq+0xe>
            RadioEvents->TxTimeout( );
 80035a4:	4798      	blx	r3
}
 80035a6:	e7d6      	b.n	8003556 <SX1272OnTimeoutIrq+0xe>
                TimerStop( &RxTimeoutSyncWord );
 80035a8:	0028      	movs	r0, r5
                SX1272.Settings.State = RF_IDLE;
 80035aa:	7123      	strb	r3, [r4, #4]
                TimerStop( &RxTimeoutSyncWord );
 80035ac:	f002 fbc6 	bl	8005d3c <TimerStop>
 80035b0:	e7f1      	b.n	8003596 <SX1272OnTimeoutIrq+0x4e>
        SX1272Reset( );
 80035b2:	f7fe fe41 	bl	8002238 <SX1272Reset>
        SX1272SetOpMode( RF_OPMODE_SLEEP );
 80035b6:	2000      	movs	r0, #0
 80035b8:	f7fe ffea 	bl	8002590 <SX1272SetOpMode>
 80035bc:	4e11      	ldr	r6, [pc, #68]	; (8003604 <SX1272OnTimeoutIrq+0xbc>)
 80035be:	0035      	movs	r5, r6
 80035c0:	364b      	adds	r6, #75	; 0x4b
 80035c2:	3518      	adds	r5, #24
            SX1272SetModem( RadioRegsInit[i].Modem );
 80035c4:	7828      	ldrb	r0, [r5, #0]
 80035c6:	f7ff f957 	bl	8002878 <SX1272SetModem>
            SX1272Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 80035ca:	78a9      	ldrb	r1, [r5, #2]
 80035cc:	7868      	ldrb	r0, [r5, #1]
 80035ce:	3503      	adds	r5, #3
 80035d0:	f7fe fe76 	bl	80022c0 <SX1272Write>
        for( uint8_t i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 80035d4:	42b5      	cmp	r5, r6
 80035d6:	d1f5      	bne.n	80035c4 <SX1272OnTimeoutIrq+0x7c>
        SX1272SetModem( MODEM_FSK );
 80035d8:	2000      	movs	r0, #0
 80035da:	f7ff f94d 	bl	8002878 <SX1272SetModem>
        SX1272SetPublicNetwork( SX1272.Settings.LoRa.PublicNetwork );
 80035de:	0023      	movs	r3, r4
 80035e0:	335c      	adds	r3, #92	; 0x5c
 80035e2:	7818      	ldrb	r0, [r3, #0]
 80035e4:	f7ff ff9e 	bl	8003524 <SX1272SetPublicNetwork>
        SX1272.Settings.State = RF_IDLE;
 80035e8:	2300      	movs	r3, #0
 80035ea:	7123      	strb	r3, [r4, #4]
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 80035ec:	4b04      	ldr	r3, [pc, #16]	; (8003600 <SX1272OnTimeoutIrq+0xb8>)
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d0b0      	beq.n	8003556 <SX1272OnTimeoutIrq+0xe>
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	e7d3      	b.n	80035a0 <SX1272OnTimeoutIrq+0x58>
 80035f8:	20000558 	.word	0x20000558
 80035fc:	200005d8 	.word	0x200005d8
 8003600:	200000b8 	.word	0x200000b8
 8003604:	080079e8 	.word	0x080079e8

08003608 <SX1272GetWakeupTime>:
    return ( uint32_t )LoRaBoardCallbacks->SX1272BoardGetWakeTime( ) + RADIO_WAKEUP_TIME;// BOARD_WAKEUP_TIME;
 8003608:	4b03      	ldr	r3, [pc, #12]	; (8003618 <SX1272GetWakeupTime+0x10>)
{
 800360a:	b510      	push	{r4, lr}
    return ( uint32_t )LoRaBoardCallbacks->SX1272BoardGetWakeTime( ) + RADIO_WAKEUP_TIME;// BOARD_WAKEUP_TIME;
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	4798      	blx	r3
 8003612:	3002      	adds	r0, #2
}
 8003614:	bd10      	pop	{r4, pc}
 8003616:	46c0      	nop			; (mov r8, r8)
 8003618:	200000b8 	.word	0x200000b8

0800361c <SX1272GetWakeTime>:
};

uint32_t SX1272GetWakeTime( void )
{
  return  BOARD_WAKEUP_TIME;
}
 800361c:	2000      	movs	r0, #0
 800361e:	4770      	bx	lr

08003620 <SX1272SetXO>:

void SX1272SetXO( uint8_t state )
{
}
 8003620:	4770      	bx	lr

08003622 <SX1272SetAntSwLowPower>:
}

void SX1272SetAntSwLowPower( bool status )
{
  //Ant Switch Controlled by SX1272 IC
}
 8003622:	4770      	bx	lr

08003624 <SX1272SetAntSw>:

void SX1272SetAntSw( uint8_t opMode )
{
 8003624:	4b03      	ldr	r3, [pc, #12]	; (8003634 <SX1272SetAntSw+0x10>)
    switch( opMode )
    {
    case RFLR_OPMODE_TRANSMITTER:
        SX1272.RxTx = 1;
 8003626:	2201      	movs	r2, #1
    switch( opMode )
 8003628:	2803      	cmp	r0, #3
 800362a:	d000      	beq.n	800362e <SX1272SetAntSw+0xa>
        break;
    case RFLR_OPMODE_RECEIVER:
    case RFLR_OPMODE_RECEIVER_SINGLE:
    case RFLR_OPMODE_CAD:
    default:
        SX1272.RxTx = 0;
 800362c:	2200      	movs	r2, #0
 800362e:	701a      	strb	r2, [r3, #0]
        break;
    }
}
 8003630:	4770      	bx	lr
 8003632:	46c0      	nop			; (mov r8, r8)
 8003634:	20000558 	.word	0x20000558

08003638 <SX1272CheckRfFrequency>:

bool SX1272CheckRfFrequency( uint32_t frequency )
{
    // Implement check. Currently all frequencies are supported
    return true;
}
 8003638:	2001      	movs	r0, #1
 800363a:	4770      	bx	lr

0800363c <SX1272SetRfTxPower>:
{
 800363c:	b570      	push	{r4, r5, r6, lr}
 800363e:	0006      	movs	r6, r0
    paConfig = SX1272Read( REG_PACONFIG );
 8003640:	2009      	movs	r0, #9
 8003642:	f7fe fe8f 	bl	8002364 <SX1272Read>
 8003646:	0005      	movs	r5, r0
    paDac = SX1272Read( REG_PADAC );
 8003648:	205a      	movs	r0, #90	; 0x5a
 800364a:	f7fe fe8b 	bl	8002364 <SX1272Read>
 800364e:	1c31      	adds	r1, r6, #0
 8003650:	0004      	movs	r4, r0
 8003652:	2e0e      	cmp	r6, #14
 8003654:	dd00      	ble.n	8003658 <SX1272SetRfTxPower+0x1c>
 8003656:	210e      	movs	r1, #14
        paConfig = ( paConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power + 1 ) & 0x0F );
 8003658:	060b      	lsls	r3, r1, #24
 800365a:	d501      	bpl.n	8003660 <SX1272SetRfTxPower+0x24>
 800365c:	4b07      	ldr	r3, [pc, #28]	; (800367c <SX1272SetRfTxPower+0x40>)
 800365e:	7819      	ldrb	r1, [r3, #0]
 8003660:	2370      	movs	r3, #112	; 0x70
 8003662:	3101      	adds	r1, #1
 8003664:	401d      	ands	r5, r3
 8003666:	4329      	orrs	r1, r5
    SX1272Write( REG_PACONFIG, paConfig );
 8003668:	b2c9      	uxtb	r1, r1
 800366a:	2009      	movs	r0, #9
 800366c:	f7fe fe28 	bl	80022c0 <SX1272Write>
    SX1272Write( REG_PADAC, paDac );
 8003670:	0021      	movs	r1, r4
 8003672:	205a      	movs	r0, #90	; 0x5a
 8003674:	f7fe fe24 	bl	80022c0 <SX1272Write>
}
 8003678:	bd70      	pop	{r4, r5, r6, pc}
 800367a:	46c0      	nop			; (mov r8, r8)
 800367c:	08007c2c 	.word	0x08007c2c

08003680 <SX1272IoInit>:
{
 8003680:	b510      	push	{r4, lr}
 8003682:	b086      	sub	sp, #24
  GPIO_InitTypeDef initStruct={0};
 8003684:	2214      	movs	r2, #20
 8003686:	2100      	movs	r1, #0
 8003688:	a801      	add	r0, sp, #4
 800368a:	f003 fc14 	bl	8006eb6 <memset>
  SX1272BoardInit( &BoardCallbacks );
 800368e:	4811      	ldr	r0, [pc, #68]	; (80036d4 <SX1272IoInit+0x54>)
 8003690:	f7fe fdc6 	bl	8002220 <SX1272BoardInit>
  initStruct.Mode = GPIO_MODE_IT_RISING;
 8003694:	4b10      	ldr	r3, [pc, #64]	; (80036d8 <SX1272IoInit+0x58>)
  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 8003696:	2180      	movs	r1, #128	; 0x80
  initStruct.Mode = GPIO_MODE_IT_RISING;
 8003698:	9302      	str	r3, [sp, #8]
  initStruct.Pull = GPIO_PULLDOWN;
 800369a:	2302      	movs	r3, #2
  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 800369c:	20a0      	movs	r0, #160	; 0xa0
  HW_GPIO_Init( RADIO_DIO_1_PORT, RADIO_DIO_1_PIN, &initStruct );
 800369e:	4c0f      	ldr	r4, [pc, #60]	; (80036dc <SX1272IoInit+0x5c>)
  initStruct.Pull = GPIO_PULLDOWN;
 80036a0:	9303      	str	r3, [sp, #12]
  initStruct.Speed = GPIO_SPEED_HIGH;
 80036a2:	3301      	adds	r3, #1
  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 80036a4:	4099      	lsls	r1, r3
 80036a6:	aa01      	add	r2, sp, #4
 80036a8:	05c0      	lsls	r0, r0, #23
  initStruct.Speed = GPIO_SPEED_HIGH;
 80036aa:	9304      	str	r3, [sp, #16]
  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 80036ac:	f002 fc72 	bl	8005f94 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_1_PORT, RADIO_DIO_1_PIN, &initStruct );
 80036b0:	aa01      	add	r2, sp, #4
 80036b2:	0020      	movs	r0, r4
 80036b4:	2108      	movs	r1, #8
 80036b6:	f002 fc6d 	bl	8005f94 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_2_PORT, RADIO_DIO_2_PIN, &initStruct );
 80036ba:	aa01      	add	r2, sp, #4
 80036bc:	0020      	movs	r0, r4
 80036be:	2120      	movs	r1, #32
 80036c0:	f002 fc68 	bl	8005f94 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_3_PORT, RADIO_DIO_3_PIN, &initStruct );
 80036c4:	aa01      	add	r2, sp, #4
 80036c6:	2110      	movs	r1, #16
 80036c8:	0020      	movs	r0, r4
 80036ca:	f002 fc63 	bl	8005f94 <HW_GPIO_Init>
}
 80036ce:	b006      	add	sp, #24
 80036d0:	bd10      	pop	{r4, pc}
 80036d2:	46c0      	nop			; (mov r8, r8)
 80036d4:	20000018 	.word	0x20000018
 80036d8:	10110000 	.word	0x10110000
 80036dc:	50000400 	.word	0x50000400

080036e0 <SX1272IoDeInit>:
{
 80036e0:	b510      	push	{r4, lr}
 80036e2:	b086      	sub	sp, #24
  GPIO_InitTypeDef initStruct={0};
 80036e4:	2214      	movs	r2, #20
 80036e6:	2100      	movs	r1, #0
 80036e8:	a801      	add	r0, sp, #4
 80036ea:	f003 fbe4 	bl	8006eb6 <memset>
  initStruct.Mode = GPIO_MODE_IT_RISING ;//GPIO_MODE_ANALOG;
 80036ee:	4b0e      	ldr	r3, [pc, #56]	; (8003728 <SX1272IoDeInit+0x48>)
  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 80036f0:	2180      	movs	r1, #128	; 0x80
 80036f2:	20a0      	movs	r0, #160	; 0xa0
  initStruct.Mode = GPIO_MODE_IT_RISING ;//GPIO_MODE_ANALOG;
 80036f4:	9302      	str	r3, [sp, #8]
  initStruct.Pull = GPIO_PULLDOWN;
 80036f6:	2302      	movs	r3, #2
  HW_GPIO_Init( RADIO_DIO_1_PORT, RADIO_DIO_1_PIN, &initStruct );
 80036f8:	4c0c      	ldr	r4, [pc, #48]	; (800372c <SX1272IoDeInit+0x4c>)
  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 80036fa:	aa01      	add	r2, sp, #4
 80036fc:	00c9      	lsls	r1, r1, #3
 80036fe:	05c0      	lsls	r0, r0, #23
  initStruct.Pull = GPIO_PULLDOWN;
 8003700:	9303      	str	r3, [sp, #12]
  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 8003702:	f002 fc47 	bl	8005f94 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_1_PORT, RADIO_DIO_1_PIN, &initStruct );
 8003706:	aa01      	add	r2, sp, #4
 8003708:	0020      	movs	r0, r4
 800370a:	2108      	movs	r1, #8
 800370c:	f002 fc42 	bl	8005f94 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_2_PORT, RADIO_DIO_2_PIN, &initStruct );
 8003710:	aa01      	add	r2, sp, #4
 8003712:	0020      	movs	r0, r4
 8003714:	2120      	movs	r1, #32
 8003716:	f002 fc3d 	bl	8005f94 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_3_PORT, RADIO_DIO_3_PIN, &initStruct );
 800371a:	aa01      	add	r2, sp, #4
 800371c:	2110      	movs	r1, #16
 800371e:	0020      	movs	r0, r4
 8003720:	f002 fc38 	bl	8005f94 <HW_GPIO_Init>
}
 8003724:	b006      	add	sp, #24
 8003726:	bd10      	pop	{r4, pc}
 8003728:	10110000 	.word	0x10110000
 800372c:	50000400 	.word	0x50000400

08003730 <SX1272IoIrqInit>:
{
 8003730:	b570      	push	{r4, r5, r6, lr}
  HW_GPIO_SetIrq( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, IRQ_HIGH_PRIORITY, irqHandlers[0] );
 8003732:	2180      	movs	r1, #128	; 0x80
{
 8003734:	0004      	movs	r4, r0
  HW_GPIO_SetIrq( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, IRQ_HIGH_PRIORITY, irqHandlers[0] );
 8003736:	20a0      	movs	r0, #160	; 0xa0
  HW_GPIO_SetIrq( RADIO_DIO_1_PORT, RADIO_DIO_1_PIN, IRQ_HIGH_PRIORITY, irqHandlers[1] );
 8003738:	4d0c      	ldr	r5, [pc, #48]	; (800376c <SX1272IoIrqInit+0x3c>)
  HW_GPIO_SetIrq( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, IRQ_HIGH_PRIORITY, irqHandlers[0] );
 800373a:	6823      	ldr	r3, [r4, #0]
 800373c:	2200      	movs	r2, #0
 800373e:	00c9      	lsls	r1, r1, #3
 8003740:	05c0      	lsls	r0, r0, #23
 8003742:	f002 fc73 	bl	800602c <HW_GPIO_SetIrq>
  HW_GPIO_SetIrq( RADIO_DIO_1_PORT, RADIO_DIO_1_PIN, IRQ_HIGH_PRIORITY, irqHandlers[1] );
 8003746:	0028      	movs	r0, r5
 8003748:	6863      	ldr	r3, [r4, #4]
 800374a:	2200      	movs	r2, #0
 800374c:	2108      	movs	r1, #8
 800374e:	f002 fc6d 	bl	800602c <HW_GPIO_SetIrq>
  HW_GPIO_SetIrq( RADIO_DIO_2_PORT, RADIO_DIO_2_PIN, IRQ_HIGH_PRIORITY, irqHandlers[2] );
 8003752:	0028      	movs	r0, r5
 8003754:	68a3      	ldr	r3, [r4, #8]
 8003756:	2200      	movs	r2, #0
 8003758:	2120      	movs	r1, #32
 800375a:	f002 fc67 	bl	800602c <HW_GPIO_SetIrq>
  HW_GPIO_SetIrq( RADIO_DIO_3_PORT, RADIO_DIO_3_PIN, IRQ_HIGH_PRIORITY, irqHandlers[3] );
 800375e:	0028      	movs	r0, r5
 8003760:	68e3      	ldr	r3, [r4, #12]
 8003762:	2200      	movs	r2, #0
 8003764:	2110      	movs	r1, #16
 8003766:	f002 fc61 	bl	800602c <HW_GPIO_SetIrq>
}
 800376a:	bd70      	pop	{r4, r5, r6, pc}
 800376c:	50000400 	.word	0x50000400

08003770 <SystemInit>:
  * @retval None
  */
void SystemInit (void)
{
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8003770:	2280      	movs	r2, #128	; 0x80
 8003772:	4b10      	ldr	r3, [pc, #64]	; (80037b4 <SystemInit+0x44>)
 8003774:	0052      	lsls	r2, r2, #1
 8003776:	6819      	ldr	r1, [r3, #0]
 8003778:	430a      	orrs	r2, r1
 800377a:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 800377c:	68da      	ldr	r2, [r3, #12]
 800377e:	490e      	ldr	r1, [pc, #56]	; (80037b8 <SystemInit+0x48>)
 8003780:	400a      	ands	r2, r1
 8003782:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8003784:	681a      	ldr	r2, [r3, #0]
 8003786:	490d      	ldr	r1, [pc, #52]	; (80037bc <SystemInit+0x4c>)
 8003788:	400a      	ands	r2, r1

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 800378a:	2101      	movs	r1, #1
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 800378c:	601a      	str	r2, [r3, #0]
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 800378e:	689a      	ldr	r2, [r3, #8]
 8003790:	438a      	bics	r2, r1
 8003792:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	490a      	ldr	r1, [pc, #40]	; (80037c0 <SystemInit+0x50>)
 8003798:	400a      	ands	r2, r1
 800379a:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 800379c:	68da      	ldr	r2, [r3, #12]
 800379e:	4909      	ldr	r1, [pc, #36]	; (80037c4 <SystemInit+0x54>)
 80037a0:	400a      	ands	r2, r1
 80037a2:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80037a4:	2200      	movs	r2, #0
 80037a6:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80037a8:	2280      	movs	r2, #128	; 0x80
 80037aa:	4b07      	ldr	r3, [pc, #28]	; (80037c8 <SystemInit+0x58>)
 80037ac:	0512      	lsls	r2, r2, #20
 80037ae:	609a      	str	r2, [r3, #8]
#endif
}
 80037b0:	4770      	bx	lr
 80037b2:	46c0      	nop			; (mov r8, r8)
 80037b4:	40021000 	.word	0x40021000
 80037b8:	88ff400c 	.word	0x88ff400c
 80037bc:	fef6fff6 	.word	0xfef6fff6
 80037c0:	fffbffff 	.word	0xfffbffff
 80037c4:	ff02ffff 	.word	0xff02ffff
 80037c8:	e000ed00 	.word	0xe000ed00

080037cc <HAL_Init>:
#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
#endif /* PREREAD_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80037cc:	2302      	movs	r3, #2
 80037ce:	4a08      	ldr	r2, [pc, #32]	; (80037f0 <HAL_Init+0x24>)
{
 80037d0:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80037d2:	6811      	ldr	r1, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80037d4:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80037d6:	430b      	orrs	r3, r1
 80037d8:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80037da:	f003 f87d 	bl	80068d8 <HAL_InitTick>
 80037de:	1e04      	subs	r4, r0, #0
 80037e0:	d103      	bne.n	80037ea <HAL_Init+0x1e>
    status = HAL_ERROR;
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80037e2:	f003 f881 	bl	80068e8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
}
 80037e6:	0020      	movs	r0, r4
 80037e8:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 80037ea:	2401      	movs	r4, #1
 80037ec:	e7fb      	b.n	80037e6 <HAL_Init+0x1a>
 80037ee:	46c0      	nop			; (mov r8, r8)
 80037f0:	40022000 	.word	0x40022000

080037f4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 80037f4:	4a02      	ldr	r2, [pc, #8]	; (8003800 <HAL_IncTick+0xc>)
 80037f6:	6813      	ldr	r3, [r2, #0]
 80037f8:	3301      	adds	r3, #1
 80037fa:	6013      	str	r3, [r2, #0]
}
 80037fc:	4770      	bx	lr
 80037fe:	46c0      	nop			; (mov r8, r8)
 8003800:	20000608 	.word	0x20000608

08003804 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003804:	4b01      	ldr	r3, [pc, #4]	; (800380c <HAL_GetTick+0x8>)
 8003806:	6818      	ldr	r0, [r3, #0]
}
 8003808:	4770      	bx	lr
 800380a:	46c0      	nop			; (mov r8, r8)
 800380c:	20000608 	.word	0x20000608

08003810 <HAL_DBGMCU_DisableDBGSleepMode>:
  * @brief  Disables the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8003810:	2101      	movs	r1, #1
 8003812:	4a02      	ldr	r2, [pc, #8]	; (800381c <HAL_DBGMCU_DisableDBGSleepMode+0xc>)
 8003814:	6853      	ldr	r3, [r2, #4]
 8003816:	438b      	bics	r3, r1
 8003818:	6053      	str	r3, [r2, #4]
}
 800381a:	4770      	bx	lr
 800381c:	40015800 	.word	0x40015800

08003820 <HAL_DBGMCU_DisableDBGStopMode>:
  * @brief  Disables the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8003820:	2102      	movs	r1, #2
 8003822:	4a02      	ldr	r2, [pc, #8]	; (800382c <HAL_DBGMCU_DisableDBGStopMode+0xc>)
 8003824:	6853      	ldr	r3, [r2, #4]
 8003826:	438b      	bics	r3, r1
 8003828:	6053      	str	r3, [r2, #4]
}
 800382a:	4770      	bx	lr
 800382c:	40015800 	.word	0x40015800

08003830 <HAL_DBGMCU_DisableDBGStandbyMode>:
  * @brief  Disables the Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8003830:	2104      	movs	r1, #4
 8003832:	4a02      	ldr	r2, [pc, #8]	; (800383c <HAL_DBGMCU_DisableDBGStandbyMode+0xc>)
 8003834:	6853      	ldr	r3, [r2, #4]
 8003836:	438b      	bics	r3, r1
 8003838:	6053      	str	r3, [r2, #4]
}
 800383a:	4770      	bx	lr
 800383c:	40015800 	.word	0x40015800

08003840 <ADC_Disable>:
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003840:	2103      	movs	r1, #3
 8003842:	6803      	ldr	r3, [r0, #0]
{
 8003844:	b570      	push	{r4, r5, r6, lr}
 8003846:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003848:	6898      	ldr	r0, [r3, #8]
 800384a:	4008      	ands	r0, r1
 800384c:	2801      	cmp	r0, #1
 800384e:	d001      	beq.n	8003854 <ADC_Disable+0x14>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003850:	2000      	movs	r0, #0
}
 8003852:	bd70      	pop	{r4, r5, r6, pc}
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003854:	681a      	ldr	r2, [r3, #0]
 8003856:	4202      	tst	r2, r0
 8003858:	d0fa      	beq.n	8003850 <ADC_Disable+0x10>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800385a:	2205      	movs	r2, #5
 800385c:	689d      	ldr	r5, [r3, #8]
 800385e:	4015      	ands	r5, r2
 8003860:	2d01      	cmp	r5, #1
 8003862:	d119      	bne.n	8003898 <ADC_Disable+0x58>
      __HAL_ADC_DISABLE(hadc);
 8003864:	6898      	ldr	r0, [r3, #8]
 8003866:	3a03      	subs	r2, #3
 8003868:	4302      	orrs	r2, r0
 800386a:	609a      	str	r2, [r3, #8]
 800386c:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 800386e:	f7ff ffc9 	bl	8003804 <HAL_GetTick>
 8003872:	0006      	movs	r6, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003874:	6823      	ldr	r3, [r4, #0]
 8003876:	689b      	ldr	r3, [r3, #8]
 8003878:	422b      	tst	r3, r5
 800387a:	d0e9      	beq.n	8003850 <ADC_Disable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800387c:	f7ff ffc2 	bl	8003804 <HAL_GetTick>
 8003880:	1b80      	subs	r0, r0, r6
 8003882:	280a      	cmp	r0, #10
 8003884:	d9f6      	bls.n	8003874 <ADC_Disable+0x34>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003886:	2310      	movs	r3, #16
 8003888:	6d62      	ldr	r2, [r4, #84]	; 0x54
      
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800388a:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800388c:	4313      	orrs	r3, r2
 800388e:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003890:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003892:	431d      	orrs	r5, r3
 8003894:	65a5      	str	r5, [r4, #88]	; 0x58
 8003896:	e7dc      	b.n	8003852 <ADC_Disable+0x12>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003898:	2310      	movs	r3, #16
 800389a:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800389c:	4313      	orrs	r3, r2
 800389e:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038a0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80038a2:	4303      	orrs	r3, r0
 80038a4:	65a3      	str	r3, [r4, #88]	; 0x58
      return HAL_ERROR;
 80038a6:	e7d4      	b.n	8003852 <ADC_Disable+0x12>

080038a8 <ADC_ConversionStop>:
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 80038a8:	2204      	movs	r2, #4
 80038aa:	6803      	ldr	r3, [r0, #0]
{
 80038ac:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 80038ae:	6899      	ldr	r1, [r3, #8]
{
 80038b0:	0004      	movs	r4, r0
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 80038b2:	4211      	tst	r1, r2
 80038b4:	d101      	bne.n	80038ba <ADC_ConversionStop+0x12>
    }
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 80038b6:	2000      	movs	r0, #0
}
 80038b8:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80038ba:	6899      	ldr	r1, [r3, #8]
 80038bc:	4211      	tst	r1, r2
 80038be:	d006      	beq.n	80038ce <ADC_ConversionStop+0x26>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 80038c0:	689a      	ldr	r2, [r3, #8]
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80038c2:	0792      	lsls	r2, r2, #30
 80038c4:	d403      	bmi.n	80038ce <ADC_ConversionStop+0x26>
      hadc->Instance->CR |= ADC_CR_ADSTP;
 80038c6:	2210      	movs	r2, #16
 80038c8:	6899      	ldr	r1, [r3, #8]
 80038ca:	430a      	orrs	r2, r1
 80038cc:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 80038ce:	f7ff ff99 	bl	8003804 <HAL_GetTick>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 80038d2:	2504      	movs	r5, #4
    tickstart = HAL_GetTick();
 80038d4:	0006      	movs	r6, r0
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 80038d6:	6823      	ldr	r3, [r4, #0]
 80038d8:	689b      	ldr	r3, [r3, #8]
 80038da:	422b      	tst	r3, r5
 80038dc:	d0eb      	beq.n	80038b6 <ADC_ConversionStop+0xe>
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80038de:	f7ff ff91 	bl	8003804 <HAL_GetTick>
 80038e2:	1b80      	subs	r0, r0, r6
 80038e4:	280a      	cmp	r0, #10
 80038e6:	d9f6      	bls.n	80038d6 <ADC_ConversionStop+0x2e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038e8:	2310      	movs	r3, #16
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038ea:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038ec:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80038ee:	4313      	orrs	r3, r2
 80038f0:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038f2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80038f4:	4303      	orrs	r3, r0
 80038f6:	65a3      	str	r3, [r4, #88]	; 0x58
 80038f8:	e7de      	b.n	80038b8 <ADC_ConversionStop+0x10>

080038fa <HAL_ADC_MspInit>:
}
 80038fa:	4770      	bx	lr

080038fc <HAL_ADC_Init>:
{
 80038fc:	b570      	push	{r4, r5, r6, lr}
 80038fe:	0004      	movs	r4, r0
    return HAL_ERROR;
 8003900:	2001      	movs	r0, #1
  if(hadc == NULL)
 8003902:	2c00      	cmp	r4, #0
 8003904:	d019      	beq.n	800393a <HAL_ADC_Init+0x3e>
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003906:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003908:	2b00      	cmp	r3, #0
 800390a:	d106      	bne.n	800391a <HAL_ADC_Init+0x1e>
    hadc->Lock = HAL_UNLOCKED;
 800390c:	0022      	movs	r2, r4
 800390e:	3250      	adds	r2, #80	; 0x50
    ADC_CLEAR_ERRORCODE(hadc);
 8003910:	65a3      	str	r3, [r4, #88]	; 0x58
    HAL_ADC_MspInit(hadc);
 8003912:	0020      	movs	r0, r4
    hadc->Lock = HAL_UNLOCKED;
 8003914:	7013      	strb	r3, [r2, #0]
    HAL_ADC_MspInit(hadc);
 8003916:	f7ff fff0 	bl	80038fa <HAL_ADC_MspInit>
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 800391a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800391c:	06db      	lsls	r3, r3, #27
 800391e:	d404      	bmi.n	800392a <HAL_ADC_Init+0x2e>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 8003920:	2204      	movs	r2, #4
 8003922:	6823      	ldr	r3, [r4, #0]
 8003924:	6898      	ldr	r0, [r3, #8]
 8003926:	4010      	ands	r0, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8003928:	d008      	beq.n	800393c <HAL_ADC_Init+0x40>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800392a:	2310      	movs	r3, #16
 800392c:	6d62      	ldr	r2, [r4, #84]	; 0x54
    return HAL_ERROR;
 800392e:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003930:	4313      	orrs	r3, r2
 8003932:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_UNLOCK(hadc);
 8003934:	2300      	movs	r3, #0
 8003936:	3450      	adds	r4, #80	; 0x50
 8003938:	7023      	strb	r3, [r4, #0]
}
 800393a:	bd70      	pop	{r4, r5, r6, pc}
  ADC_STATE_CLR_SET(hadc->State,
 800393c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800393e:	4955      	ldr	r1, [pc, #340]	; (8003a94 <HAL_ADC_Init+0x198>)
 8003940:	4011      	ands	r1, r2
 8003942:	2202      	movs	r2, #2
 8003944:	430a      	orrs	r2, r1
 8003946:	6562      	str	r2, [r4, #84]	; 0x54
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003948:	2203      	movs	r2, #3
 800394a:	6899      	ldr	r1, [r3, #8]
 800394c:	4011      	ands	r1, r2
 800394e:	4a52      	ldr	r2, [pc, #328]	; (8003a98 <HAL_ADC_Init+0x19c>)
 8003950:	2901      	cmp	r1, #1
 8003952:	d102      	bne.n	800395a <HAL_ADC_Init+0x5e>
 8003954:	681d      	ldr	r5, [r3, #0]
 8003956:	420d      	tst	r5, r1
 8003958:	d119      	bne.n	800398e <HAL_ADC_Init+0x92>
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 800395a:	2680      	movs	r6, #128	; 0x80
 800395c:	6861      	ldr	r1, [r4, #4]
 800395e:	05f6      	lsls	r6, r6, #23
 8003960:	004d      	lsls	r5, r1, #1
 8003962:	086d      	lsrs	r5, r5, #1
 8003964:	42b5      	cmp	r5, r6
 8003966:	d003      	beq.n	8003970 <HAL_ADC_Init+0x74>
 8003968:	2580      	movs	r5, #128	; 0x80
 800396a:	062d      	lsls	r5, r5, #24
 800396c:	42a9      	cmp	r1, r5
 800396e:	d176      	bne.n	8003a5e <HAL_ADC_Init+0x162>
 8003970:	691d      	ldr	r5, [r3, #16]
 8003972:	00ad      	lsls	r5, r5, #2
 8003974:	08ad      	lsrs	r5, r5, #2
 8003976:	611d      	str	r5, [r3, #16]
 8003978:	691d      	ldr	r5, [r3, #16]
 800397a:	4329      	orrs	r1, r5
 800397c:	6119      	str	r1, [r3, #16]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 800397e:	2518      	movs	r5, #24
 8003980:	68d9      	ldr	r1, [r3, #12]
 8003982:	43a9      	bics	r1, r5
 8003984:	60d9      	str	r1, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 8003986:	68d9      	ldr	r1, [r3, #12]
 8003988:	68a5      	ldr	r5, [r4, #8]
 800398a:	4329      	orrs	r1, r5
 800398c:	60d9      	str	r1, [r3, #12]
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 800398e:	6811      	ldr	r1, [r2, #0]
 8003990:	4d42      	ldr	r5, [pc, #264]	; (8003a9c <HAL_ADC_Init+0x1a0>)
 8003992:	4029      	ands	r1, r5
 8003994:	6011      	str	r1, [r2, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 8003996:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003998:	6815      	ldr	r5, [r2, #0]
 800399a:	0649      	lsls	r1, r1, #25
 800399c:	4329      	orrs	r1, r5
 800399e:	6011      	str	r1, [r2, #0]
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 80039a0:	2280      	movs	r2, #128	; 0x80
 80039a2:	6899      	ldr	r1, [r3, #8]
 80039a4:	0552      	lsls	r2, r2, #21
 80039a6:	4211      	tst	r1, r2
 80039a8:	d102      	bne.n	80039b0 <HAL_ADC_Init+0xb4>
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 80039aa:	6899      	ldr	r1, [r3, #8]
 80039ac:	430a      	orrs	r2, r1
 80039ae:	609a      	str	r2, [r3, #8]
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 80039b0:	68da      	ldr	r2, [r3, #12]
 80039b2:	493b      	ldr	r1, [pc, #236]	; (8003aa0 <HAL_ADC_Init+0x1a4>)
 80039b4:	400a      	ands	r2, r1
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80039b6:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 80039b8:	60da      	str	r2, [r3, #12]
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80039ba:	68dd      	ldr	r5, [r3, #12]
 80039bc:	68e2      	ldr	r2, [r4, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80039be:	2902      	cmp	r1, #2
 80039c0:	d100      	bne.n	80039c4 <HAL_ADC_Init+0xc8>
 80039c2:	2004      	movs	r0, #4
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80039c4:	6b26      	ldr	r6, [r4, #48]	; 0x30
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80039c6:	1c61      	adds	r1, r4, #1
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80039c8:	4332      	orrs	r2, r6
 80039ca:	432a      	orrs	r2, r5
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 80039cc:	69a5      	ldr	r5, [r4, #24]
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80039ce:	7fc9      	ldrb	r1, [r1, #31]
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 80039d0:	03ad      	lsls	r5, r5, #14
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80039d2:	432a      	orrs	r2, r5
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 80039d4:	69e5      	ldr	r5, [r4, #28]
 80039d6:	03ed      	lsls	r5, r5, #15
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80039d8:	432a      	orrs	r2, r5
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80039da:	034d      	lsls	r5, r1, #13
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80039dc:	432a      	orrs	r2, r5
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80039de:	0025      	movs	r5, r4
 80039e0:	352c      	adds	r5, #44	; 0x2c
 80039e2:	782d      	ldrb	r5, [r5, #0]
 80039e4:	006d      	lsls	r5, r5, #1
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80039e6:	432a      	orrs	r2, r5
 80039e8:	4302      	orrs	r2, r0
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80039ea:	20c2      	movs	r0, #194	; 0xc2
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80039ec:	60da      	str	r2, [r3, #12]
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80039ee:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80039f0:	30ff      	adds	r0, #255	; 0xff
 80039f2:	4282      	cmp	r2, r0
 80039f4:	d004      	beq.n	8003a00 <HAL_ADC_Init+0x104>
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 80039f6:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 80039f8:	68d8      	ldr	r0, [r3, #12]
 80039fa:	432a      	orrs	r2, r5
 80039fc:	4302      	orrs	r2, r0
 80039fe:	60da      	str	r2, [r3, #12]
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003a00:	1ca2      	adds	r2, r4, #2
 8003a02:	7fd2      	ldrb	r2, [r2, #31]
 8003a04:	2a01      	cmp	r2, #1
 8003a06:	d106      	bne.n	8003a16 <HAL_ADC_Init+0x11a>
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8003a08:	2900      	cmp	r1, #0
 8003a0a:	d134      	bne.n	8003a76 <HAL_ADC_Init+0x17a>
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8003a0c:	2280      	movs	r2, #128	; 0x80
 8003a0e:	68d9      	ldr	r1, [r3, #12]
 8003a10:	0252      	lsls	r2, r2, #9
 8003a12:	430a      	orrs	r2, r1
 8003a14:	60da      	str	r2, [r3, #12]
  if (hadc->Init.OversamplingMode == ENABLE)
 8003a16:	6be1      	ldr	r1, [r4, #60]	; 0x3c
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8003a18:	691a      	ldr	r2, [r3, #16]
  if (hadc->Init.OversamplingMode == ENABLE)
 8003a1a:	2901      	cmp	r1, #1
 8003a1c:	d133      	bne.n	8003a86 <HAL_ADC_Init+0x18a>
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8003a1e:	4821      	ldr	r0, [pc, #132]	; (8003aa4 <HAL_ADC_Init+0x1a8>)
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8003a20:	6c65      	ldr	r5, [r4, #68]	; 0x44
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8003a22:	4002      	ands	r2, r0
 8003a24:	611a      	str	r2, [r3, #16]
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8003a26:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003a28:	6918      	ldr	r0, [r3, #16]
 8003a2a:	432a      	orrs	r2, r5
                               hadc->Init.Oversample.RightBitShift             |
 8003a2c:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8003a2e:	432a      	orrs	r2, r5
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8003a30:	4302      	orrs	r2, r0
 8003a32:	611a      	str	r2, [r3, #16]
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8003a34:	691a      	ldr	r2, [r3, #16]
 8003a36:	4311      	orrs	r1, r2
 8003a38:	6119      	str	r1, [r3, #16]
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8003a3a:	2107      	movs	r1, #7
 8003a3c:	695a      	ldr	r2, [r3, #20]
  ADC_CLEAR_ERRORCODE(hadc);
 8003a3e:	2000      	movs	r0, #0
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8003a40:	438a      	bics	r2, r1
 8003a42:	615a      	str	r2, [r3, #20]
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8003a44:	695a      	ldr	r2, [r3, #20]
 8003a46:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8003a48:	430a      	orrs	r2, r1
 8003a4a:	615a      	str	r2, [r3, #20]
  ADC_STATE_CLR_SET(hadc->State,
 8003a4c:	2203      	movs	r2, #3
  ADC_CLEAR_ERRORCODE(hadc);
 8003a4e:	65a0      	str	r0, [r4, #88]	; 0x58
  ADC_STATE_CLR_SET(hadc->State,
 8003a50:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003a52:	4393      	bics	r3, r2
 8003a54:	001a      	movs	r2, r3
 8003a56:	2301      	movs	r3, #1
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	6563      	str	r3, [r4, #84]	; 0x54
  return HAL_OK;
 8003a5c:	e76d      	b.n	800393a <HAL_ADC_Init+0x3e>
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8003a5e:	691d      	ldr	r5, [r3, #16]
 8003a60:	4e11      	ldr	r6, [pc, #68]	; (8003aa8 <HAL_ADC_Init+0x1ac>)
 8003a62:	00ad      	lsls	r5, r5, #2
 8003a64:	08ad      	lsrs	r5, r5, #2
 8003a66:	611d      	str	r5, [r3, #16]
 8003a68:	6815      	ldr	r5, [r2, #0]
 8003a6a:	4035      	ands	r5, r6
 8003a6c:	6015      	str	r5, [r2, #0]
 8003a6e:	6815      	ldr	r5, [r2, #0]
 8003a70:	4329      	orrs	r1, r5
 8003a72:	6011      	str	r1, [r2, #0]
 8003a74:	e783      	b.n	800397e <HAL_ADC_Init+0x82>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a76:	2120      	movs	r1, #32
 8003a78:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003a7a:	4301      	orrs	r1, r0
 8003a7c:	6561      	str	r1, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a7e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8003a80:	430a      	orrs	r2, r1
 8003a82:	65a2      	str	r2, [r4, #88]	; 0x58
 8003a84:	e7c7      	b.n	8003a16 <HAL_ADC_Init+0x11a>
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8003a86:	2101      	movs	r1, #1
 8003a88:	420a      	tst	r2, r1
 8003a8a:	d0d6      	beq.n	8003a3a <HAL_ADC_Init+0x13e>
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8003a8c:	691a      	ldr	r2, [r3, #16]
 8003a8e:	438a      	bics	r2, r1
 8003a90:	611a      	str	r2, [r3, #16]
 8003a92:	e7d2      	b.n	8003a3a <HAL_ADC_Init+0x13e>
 8003a94:	fffffefd 	.word	0xfffffefd
 8003a98:	40012708 	.word	0x40012708
 8003a9c:	fdffffff 	.word	0xfdffffff
 8003aa0:	fffe0219 	.word	0xfffe0219
 8003aa4:	fffffc03 	.word	0xfffffc03
 8003aa8:	ffc3ffff 	.word	0xffc3ffff

08003aac <HAL_ADC_MspDeInit>:
 8003aac:	4770      	bx	lr
	...

08003ab0 <HAL_ADC_DeInit>:
{
 8003ab0:	b570      	push	{r4, r5, r6, lr}
 8003ab2:	0004      	movs	r4, r0
    return HAL_ERROR;
 8003ab4:	2501      	movs	r5, #1
  if(hadc == NULL)
 8003ab6:	2800      	cmp	r0, #0
 8003ab8:	d011      	beq.n	8003ade <HAL_ADC_DeInit+0x2e>
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8003aba:	2302      	movs	r3, #2
 8003abc:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	6543      	str	r3, [r0, #84]	; 0x54
  tmp_hal_status = ADC_ConversionStop(hadc);
 8003ac2:	f7ff fef1 	bl	80038a8 <ADC_ConversionStop>
 8003ac6:	1e05      	subs	r5, r0, #0
  if (tmp_hal_status == HAL_OK)
 8003ac8:	d137      	bne.n	8003b3a <HAL_ADC_DeInit+0x8a>
    tmp_hal_status = ADC_Disable(hadc);
 8003aca:	0020      	movs	r0, r4
 8003acc:	f7ff feb8 	bl	8003840 <ADC_Disable>
 8003ad0:	0005      	movs	r5, r0
    if (tmp_hal_status != HAL_ERROR)
 8003ad2:	2801      	cmp	r0, #1
 8003ad4:	d105      	bne.n	8003ae2 <HAL_ADC_DeInit+0x32>
{
 8003ad6:	2501      	movs	r5, #1
  __HAL_UNLOCK(hadc);
 8003ad8:	2300      	movs	r3, #0
 8003ada:	3450      	adds	r4, #80	; 0x50
 8003adc:	7023      	strb	r3, [r4, #0]
}
 8003ade:	0028      	movs	r0, r5
 8003ae0:	bd70      	pop	{r4, r5, r6, pc}
      hadc->State = HAL_ADC_STATE_READY;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD | ADC_IT_OVR | ADC_IT_EOCAL | ADC_IT_EOS |  \
 8003ae6:	6823      	ldr	r3, [r4, #0]
 8003ae8:	4915      	ldr	r1, [pc, #84]	; (8003b40 <HAL_ADC_DeInit+0x90>)
 8003aea:	685a      	ldr	r2, [r3, #4]
    HAL_ADC_MspDeInit(hadc);
 8003aec:	0020      	movs	r0, r4
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD | ADC_IT_OVR | ADC_IT_EOCAL | ADC_IT_EOS |  \
 8003aee:	400a      	ands	r2, r1
 8003af0:	605a      	str	r2, [r3, #4]
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD | ADC_FLAG_EOCAL | ADC_FLAG_OVR | ADC_FLAG_EOS |  \
 8003af2:	4a14      	ldr	r2, [pc, #80]	; (8003b44 <HAL_ADC_DeInit+0x94>)
    hadc->Instance->CR &= ~ADC_CR_ADVREGEN;
 8003af4:	4914      	ldr	r1, [pc, #80]	; (8003b48 <HAL_ADC_DeInit+0x98>)
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD | ADC_FLAG_EOCAL | ADC_FLAG_OVR | ADC_FLAG_EOS |  \
 8003af6:	601a      	str	r2, [r3, #0]
    hadc->Instance->CR &= ~ADC_CR_ADVREGEN;
 8003af8:	689a      	ldr	r2, [r3, #8]
 8003afa:	400a      	ands	r2, r1
 8003afc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWDCH  | ADC_CFGR1_AWDEN  | ADC_CFGR1_AWDSGL | \
 8003afe:	68da      	ldr	r2, [r3, #12]
 8003b00:	4912      	ldr	r1, [pc, #72]	; (8003b4c <HAL_ADC_DeInit+0x9c>)
 8003b02:	400a      	ands	r2, r1
 8003b04:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_TOVS  | ADC_CFGR2_OVSS  | ADC_CFGR2_OVSR | \
 8003b06:	691a      	ldr	r2, [r3, #16]
 8003b08:	4911      	ldr	r1, [pc, #68]	; (8003b50 <HAL_ADC_DeInit+0xa0>)
 8003b0a:	400a      	ands	r2, r1
    hadc->Instance->SMPR &= ~(ADC_SMPR_SMPR);
 8003b0c:	2107      	movs	r1, #7
    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_TOVS  | ADC_CFGR2_OVSS  | ADC_CFGR2_OVSR | \
 8003b0e:	611a      	str	r2, [r3, #16]
    hadc->Instance->SMPR &= ~(ADC_SMPR_SMPR);
 8003b10:	695a      	ldr	r2, [r3, #20]
 8003b12:	438a      	bics	r2, r1
 8003b14:	615a      	str	r2, [r3, #20]
    hadc->Instance->TR &= ~(ADC_TR_LT | ADC_TR_HT);
 8003b16:	6a1a      	ldr	r2, [r3, #32]
 8003b18:	490e      	ldr	r1, [pc, #56]	; (8003b54 <HAL_ADC_DeInit+0xa4>)
 8003b1a:	400a      	ands	r2, r1
    hadc->Instance->CALFACT &= ~(ADC_CALFACT_CALFACT);
 8003b1c:	217f      	movs	r1, #127	; 0x7f
    hadc->Instance->TR &= ~(ADC_TR_LT | ADC_TR_HT);
 8003b1e:	621a      	str	r2, [r3, #32]
    hadc->Instance->CALFACT &= ~(ADC_CALFACT_CALFACT);
 8003b20:	33b4      	adds	r3, #180	; 0xb4
 8003b22:	681a      	ldr	r2, [r3, #0]
 8003b24:	438a      	bics	r2, r1
 8003b26:	601a      	str	r2, [r3, #0]
    hadc->Instance->CALFACT &= ~(ADC_CALFACT_CALFACT);
 8003b28:	681a      	ldr	r2, [r3, #0]
 8003b2a:	438a      	bics	r2, r1
 8003b2c:	601a      	str	r2, [r3, #0]
    HAL_ADC_MspDeInit(hadc);
 8003b2e:	f7ff ffbd 	bl	8003aac <HAL_ADC_MspDeInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8003b32:	2300      	movs	r3, #0
 8003b34:	65a3      	str	r3, [r4, #88]	; 0x58
    hadc->State = HAL_ADC_STATE_RESET;
 8003b36:	6563      	str	r3, [r4, #84]	; 0x54
 8003b38:	e7ce      	b.n	8003ad8 <HAL_ADC_DeInit+0x28>
  if (tmp_hal_status != HAL_ERROR)
 8003b3a:	2801      	cmp	r0, #1
 8003b3c:	d0cb      	beq.n	8003ad6 <HAL_ADC_DeInit+0x26>
 8003b3e:	e7d2      	b.n	8003ae6 <HAL_ADC_DeInit+0x36>
 8003b40:	fffff760 	.word	0xfffff760
 8003b44:	0000089f 	.word	0x0000089f
 8003b48:	efffffff 	.word	0xefffffff
 8003b4c:	833e0200 	.word	0x833e0200
 8003b50:	3ffffc02 	.word	0x3ffffc02
 8003b54:	f000f000 	.word	0xf000f000

08003b58 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003b58:	b530      	push	{r4, r5, lr}
 8003b5a:	25ff      	movs	r5, #255	; 0xff
 8003b5c:	2403      	movs	r4, #3
 8003b5e:	002a      	movs	r2, r5
 8003b60:	b2c3      	uxtb	r3, r0
 8003b62:	401c      	ands	r4, r3
 8003b64:	00e4      	lsls	r4, r4, #3
 8003b66:	40a2      	lsls	r2, r4
 8003b68:	0189      	lsls	r1, r1, #6
 8003b6a:	4029      	ands	r1, r5
 8003b6c:	43d2      	mvns	r2, r2
 8003b6e:	40a1      	lsls	r1, r4
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8003b70:	2800      	cmp	r0, #0
 8003b72:	db0a      	blt.n	8003b8a <HAL_NVIC_SetPriority+0x32>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003b74:	24c0      	movs	r4, #192	; 0xc0
 8003b76:	4b0b      	ldr	r3, [pc, #44]	; (8003ba4 <HAL_NVIC_SetPriority+0x4c>)
 8003b78:	0880      	lsrs	r0, r0, #2
 8003b7a:	0080      	lsls	r0, r0, #2
 8003b7c:	18c0      	adds	r0, r0, r3
 8003b7e:	00a4      	lsls	r4, r4, #2
 8003b80:	5903      	ldr	r3, [r0, r4]
 8003b82:	401a      	ands	r2, r3
 8003b84:	4311      	orrs	r1, r2
 8003b86:	5101      	str	r1, [r0, r4]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8003b88:	bd30      	pop	{r4, r5, pc}
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003b8a:	200f      	movs	r0, #15
 8003b8c:	4003      	ands	r3, r0
 8003b8e:	3b08      	subs	r3, #8
 8003b90:	4805      	ldr	r0, [pc, #20]	; (8003ba8 <HAL_NVIC_SetPriority+0x50>)
 8003b92:	089b      	lsrs	r3, r3, #2
 8003b94:	009b      	lsls	r3, r3, #2
 8003b96:	181b      	adds	r3, r3, r0
 8003b98:	69d8      	ldr	r0, [r3, #28]
 8003b9a:	4002      	ands	r2, r0
 8003b9c:	4311      	orrs	r1, r2
 8003b9e:	61d9      	str	r1, [r3, #28]
 8003ba0:	e7f2      	b.n	8003b88 <HAL_NVIC_SetPriority+0x30>
 8003ba2:	46c0      	nop			; (mov r8, r8)
 8003ba4:	e000e100 	.word	0xe000e100
 8003ba8:	e000ed00 	.word	0xe000ed00

08003bac <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003bac:	2800      	cmp	r0, #0
 8003bae:	db05      	blt.n	8003bbc <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003bb0:	231f      	movs	r3, #31
 8003bb2:	4018      	ands	r0, r3
 8003bb4:	3b1e      	subs	r3, #30
 8003bb6:	4083      	lsls	r3, r0
 8003bb8:	4a01      	ldr	r2, [pc, #4]	; (8003bc0 <HAL_NVIC_EnableIRQ+0x14>)
 8003bba:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003bbc:	4770      	bx	lr
 8003bbe:	46c0      	nop			; (mov r8, r8)
 8003bc0:	e000e100 	.word	0xe000e100

08003bc4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003bc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bc6:	0004      	movs	r4, r0
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
  {
    return HAL_ERROR;
 8003bc8:	2001      	movs	r0, #1
  if(hdma == NULL)
 8003bca:	2c00      	cmp	r4, #0
 8003bcc:	d035      	beq.n	8003c3a <HAL_DMA_Init+0x76>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003bce:	6825      	ldr	r5, [r4, #0]
 8003bd0:	4b1a      	ldr	r3, [pc, #104]	; (8003c3c <HAL_DMA_Init+0x78>)
 8003bd2:	2114      	movs	r1, #20
 8003bd4:	18e8      	adds	r0, r5, r3
 8003bd6:	f7fc faa1 	bl	800011c <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 8003bda:	4b19      	ldr	r3, [pc, #100]	; (8003c40 <HAL_DMA_Init+0x7c>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003bdc:	0080      	lsls	r0, r0, #2
  hdma->DmaBaseAddress = DMA1;
 8003bde:	6423      	str	r3, [r4, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003be0:	2302      	movs	r3, #2
 8003be2:	1da2      	adds	r2, r4, #6
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003be4:	6460      	str	r0, [r4, #68]	; 0x44
  hdma->State = HAL_DMA_STATE_BUSY;
 8003be6:	77d3      	strb	r3, [r2, #31]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003be8:	682e      	ldr	r6, [r5, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003bea:	4b16      	ldr	r3, [pc, #88]	; (8003c44 <HAL_DMA_Init+0x80>)
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003bec:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003bee:	401e      	ands	r6, r3
  tmp |=  hdma->Init.Direction        |
 8003bf0:	68e3      	ldr	r3, [r4, #12]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003bf2:	6927      	ldr	r7, [r4, #16]
  tmp |=  hdma->Init.Direction        |
 8003bf4:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003bf6:	433b      	orrs	r3, r7
 8003bf8:	6967      	ldr	r7, [r4, #20]
 8003bfa:	433b      	orrs	r3, r7
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bfc:	69a7      	ldr	r7, [r4, #24]
 8003bfe:	433b      	orrs	r3, r7
 8003c00:	69e7      	ldr	r7, [r4, #28]
 8003c02:	433b      	orrs	r3, r7
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c04:	6a27      	ldr	r7, [r4, #32]
 8003c06:	433b      	orrs	r3, r7
  tmp |=  hdma->Init.Direction        |
 8003c08:	4333      	orrs	r3, r6

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003c0a:	602b      	str	r3, [r5, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003c0c:	2380      	movs	r3, #128	; 0x80
 8003c0e:	01db      	lsls	r3, r3, #7
 8003c10:	4299      	cmp	r1, r3
 8003c12:	d00c      	beq.n	8003c2e <HAL_DMA_Init+0x6a>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003c14:	251c      	movs	r5, #28
 8003c16:	4028      	ands	r0, r5
 8003c18:	3d0d      	subs	r5, #13
 8003c1a:	4085      	lsls	r5, r0
 8003c1c:	490a      	ldr	r1, [pc, #40]	; (8003c48 <HAL_DMA_Init+0x84>)
 8003c1e:	680b      	ldr	r3, [r1, #0]
 8003c20:	43ab      	bics	r3, r5
 8003c22:	600b      	str	r3, [r1, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003c24:	6863      	ldr	r3, [r4, #4]
 8003c26:	680d      	ldr	r5, [r1, #0]
 8003c28:	4083      	lsls	r3, r0
 8003c2a:	432b      	orrs	r3, r5
 8003c2c:	600b      	str	r3, [r1, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c2e:	2000      	movs	r0, #0

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003c30:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c32:	63e0      	str	r0, [r4, #60]	; 0x3c

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003c34:	3405      	adds	r4, #5
  hdma->State  = HAL_DMA_STATE_READY;
 8003c36:	77d3      	strb	r3, [r2, #31]
  hdma->Lock = HAL_UNLOCKED;
 8003c38:	77e0      	strb	r0, [r4, #31]

  return HAL_OK;
}
 8003c3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003c3c:	bffdfff8 	.word	0xbffdfff8
 8003c40:	40020000 	.word	0x40020000
 8003c44:	ffff800f 	.word	0xffff800f
 8003c48:	400200a8 	.word	0x400200a8

08003c4c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003c4e:	1d44      	adds	r4, r0, #5
 8003c50:	7fe6      	ldrb	r6, [r4, #31]
{
 8003c52:	0005      	movs	r5, r0
  __HAL_LOCK(hdma);
 8003c54:	2002      	movs	r0, #2
 8003c56:	2e01      	cmp	r6, #1
 8003c58:	d02b      	beq.n	8003cb2 <HAL_DMA_Start_IT+0x66>
 8003c5a:	3801      	subs	r0, #1
 8003c5c:	77e0      	strb	r0, [r4, #31]

  if(HAL_DMA_STATE_READY == hdma->State)
 8003c5e:	1da8      	adds	r0, r5, #6
 8003c60:	7fc6      	ldrb	r6, [r0, #31]
 8003c62:	4684      	mov	ip, r0
 8003c64:	b2f6      	uxtb	r6, r6
 8003c66:	2002      	movs	r0, #2
 8003c68:	2700      	movs	r7, #0
 8003c6a:	2e01      	cmp	r6, #1
 8003c6c:	d12c      	bne.n	8003cc8 <HAL_DMA_Start_IT+0x7c>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003c6e:	4664      	mov	r4, ip
 8003c70:	77e0      	strb	r0, [r4, #31]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003c72:	682c      	ldr	r4, [r5, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c74:	63ef      	str	r7, [r5, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 8003c76:	6820      	ldr	r0, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003c78:	371c      	adds	r7, #28
    __HAL_DMA_DISABLE(hdma);
 8003c7a:	43b0      	bics	r0, r6
 8003c7c:	6020      	str	r0, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003c7e:	6c28      	ldr	r0, [r5, #64]	; 0x40
 8003c80:	9001      	str	r0, [sp, #4]
 8003c82:	6c68      	ldr	r0, [r5, #68]	; 0x44
 8003c84:	4007      	ands	r7, r0
 8003c86:	40be      	lsls	r6, r7
 8003c88:	9801      	ldr	r0, [sp, #4]
 8003c8a:	6046      	str	r6, [r0, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003c8c:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003c8e:	68ab      	ldr	r3, [r5, #8]
 8003c90:	6828      	ldr	r0, [r5, #0]
 8003c92:	2b10      	cmp	r3, #16
 8003c94:	d10e      	bne.n	8003cb4 <HAL_DMA_Start_IT+0x68>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003c96:	60a2      	str	r2, [r4, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003c98:	60e1      	str	r1, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8003c9a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d00c      	beq.n	8003cba <HAL_DMA_Start_IT+0x6e>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ca0:	230e      	movs	r3, #14
 8003ca2:	6822      	ldr	r2, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8003ca8:	2301      	movs	r3, #1
 8003caa:	6802      	ldr	r2, [r0, #0]
 8003cac:	4313      	orrs	r3, r2
 8003cae:	6003      	str	r3, [r0, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003cb0:	2000      	movs	r0, #0
}
 8003cb2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8003cb4:	60a1      	str	r1, [r4, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8003cb6:	60e2      	str	r2, [r4, #12]
 8003cb8:	e7ef      	b.n	8003c9a <HAL_DMA_Start_IT+0x4e>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003cba:	2204      	movs	r2, #4
 8003cbc:	6823      	ldr	r3, [r4, #0]
 8003cbe:	4393      	bics	r3, r2
 8003cc0:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003cc2:	6822      	ldr	r2, [r4, #0]
 8003cc4:	230a      	movs	r3, #10
 8003cc6:	e7ed      	b.n	8003ca4 <HAL_DMA_Start_IT+0x58>
    __HAL_UNLOCK(hdma);
 8003cc8:	77e7      	strb	r7, [r4, #31]
 8003cca:	e7f2      	b.n	8003cb2 <HAL_DMA_Start_IT+0x66>

08003ccc <HAL_DMA_Abort_IT>:
{
 8003ccc:	b570      	push	{r4, r5, r6, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003cce:	1d84      	adds	r4, r0, #6
 8003cd0:	7fe3      	ldrb	r3, [r4, #31]
 8003cd2:	2b02      	cmp	r3, #2
 8003cd4:	d004      	beq.n	8003ce0 <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003cd6:	2304      	movs	r3, #4
 8003cd8:	63c3      	str	r3, [r0, #60]	; 0x3c
    status = HAL_ERROR;
 8003cda:	3b03      	subs	r3, #3
}
 8003cdc:	0018      	movs	r0, r3
 8003cde:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ce0:	210e      	movs	r1, #14
 8003ce2:	6803      	ldr	r3, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003ce4:	6c45      	ldr	r5, [r0, #68]	; 0x44
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ce6:	681a      	ldr	r2, [r3, #0]
 8003ce8:	438a      	bics	r2, r1
 8003cea:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8003cec:	2201      	movs	r2, #1
 8003cee:	6819      	ldr	r1, [r3, #0]
 8003cf0:	4391      	bics	r1, r2
 8003cf2:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003cf4:	231c      	movs	r3, #28
 8003cf6:	402b      	ands	r3, r5
 8003cf8:	0015      	movs	r5, r2
 8003cfa:	409d      	lsls	r5, r3
 8003cfc:	6c01      	ldr	r1, [r0, #64]	; 0x40
    __HAL_UNLOCK(hdma);
 8003cfe:	1d43      	adds	r3, r0, #5
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003d00:	604d      	str	r5, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8003d02:	77e2      	strb	r2, [r4, #31]
    __HAL_UNLOCK(hdma);
 8003d04:	2400      	movs	r4, #0
    if(hdma->XferAbortCallback != NULL)
 8003d06:	6b82      	ldr	r2, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 8003d08:	77dc      	strb	r4, [r3, #31]
  HAL_StatusTypeDef status = HAL_OK;
 8003d0a:	0013      	movs	r3, r2
    if(hdma->XferAbortCallback != NULL)
 8003d0c:	42a2      	cmp	r2, r4
 8003d0e:	d0e5      	beq.n	8003cdc <HAL_DMA_Abort_IT+0x10>
      hdma->XferAbortCallback(hdma);
 8003d10:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 8003d12:	0023      	movs	r3, r4
 8003d14:	e7e2      	b.n	8003cdc <HAL_DMA_Abort_IT+0x10>

08003d16 <HAL_DMA_IRQHandler>:
{
 8003d16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8003d18:	221c      	movs	r2, #28
 8003d1a:	2704      	movs	r7, #4
 8003d1c:	6c46      	ldr	r6, [r0, #68]	; 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003d1e:	6c01      	ldr	r1, [r0, #64]	; 0x40
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8003d20:	4032      	ands	r2, r6
 8003d22:	003e      	movs	r6, r7
 8003d24:	4096      	lsls	r6, r2
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003d26:	680d      	ldr	r5, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8003d28:	6803      	ldr	r3, [r0, #0]
 8003d2a:	681c      	ldr	r4, [r3, #0]
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8003d2c:	4235      	tst	r5, r6
 8003d2e:	d00d      	beq.n	8003d4c <HAL_DMA_IRQHandler+0x36>
 8003d30:	423c      	tst	r4, r7
 8003d32:	d00b      	beq.n	8003d4c <HAL_DMA_IRQHandler+0x36>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003d34:	681a      	ldr	r2, [r3, #0]
 8003d36:	0692      	lsls	r2, r2, #26
 8003d38:	d402      	bmi.n	8003d40 <HAL_DMA_IRQHandler+0x2a>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003d3a:	681a      	ldr	r2, [r3, #0]
 8003d3c:	43ba      	bics	r2, r7
 8003d3e:	601a      	str	r2, [r3, #0]
     if(hdma->XferHalfCpltCallback != NULL)
 8003d40:	6b03      	ldr	r3, [r0, #48]	; 0x30
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8003d42:	604e      	str	r6, [r1, #4]
     if(hdma->XferHalfCpltCallback != NULL)
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d019      	beq.n	8003d7c <HAL_DMA_IRQHandler+0x66>
      hdma->XferErrorCallback(hdma);
 8003d48:	4798      	blx	r3
  return;
 8003d4a:	e017      	b.n	8003d7c <HAL_DMA_IRQHandler+0x66>
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8003d4c:	2702      	movs	r7, #2
 8003d4e:	003e      	movs	r6, r7
 8003d50:	4096      	lsls	r6, r2
 8003d52:	4235      	tst	r5, r6
 8003d54:	d013      	beq.n	8003d7e <HAL_DMA_IRQHandler+0x68>
 8003d56:	423c      	tst	r4, r7
 8003d58:	d011      	beq.n	8003d7e <HAL_DMA_IRQHandler+0x68>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003d5a:	681a      	ldr	r2, [r3, #0]
 8003d5c:	0692      	lsls	r2, r2, #26
 8003d5e:	d406      	bmi.n	8003d6e <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003d60:	240a      	movs	r4, #10
 8003d62:	681a      	ldr	r2, [r3, #0]
 8003d64:	43a2      	bics	r2, r4
 8003d66:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8003d68:	2201      	movs	r2, #1
 8003d6a:	1d83      	adds	r3, r0, #6
 8003d6c:	77da      	strb	r2, [r3, #31]
    __HAL_UNLOCK(hdma);
 8003d6e:	2200      	movs	r2, #0
 8003d70:	1d43      	adds	r3, r0, #5
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8003d72:	604e      	str	r6, [r1, #4]
    __HAL_UNLOCK(hdma);
 8003d74:	77da      	strb	r2, [r3, #31]
    if(hdma->XferCpltCallback != NULL)
 8003d76:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d1e5      	bne.n	8003d48 <HAL_DMA_IRQHandler+0x32>
}
 8003d7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8003d7e:	2608      	movs	r6, #8
 8003d80:	0037      	movs	r7, r6
 8003d82:	4097      	lsls	r7, r2
 8003d84:	423d      	tst	r5, r7
 8003d86:	d0f9      	beq.n	8003d7c <HAL_DMA_IRQHandler+0x66>
 8003d88:	4234      	tst	r4, r6
 8003d8a:	d0f7      	beq.n	8003d7c <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d8c:	250e      	movs	r5, #14
 8003d8e:	681c      	ldr	r4, [r3, #0]
 8003d90:	43ac      	bics	r4, r5
 8003d92:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003d94:	2301      	movs	r3, #1
 8003d96:	001c      	movs	r4, r3
 8003d98:	4094      	lsls	r4, r2
    hdma->State = HAL_DMA_STATE_READY;
 8003d9a:	1d82      	adds	r2, r0, #6
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003d9c:	604c      	str	r4, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003d9e:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8003da0:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma);
 8003da2:	2200      	movs	r2, #0
 8003da4:	1d43      	adds	r3, r0, #5
 8003da6:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 8003da8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003daa:	e7e5      	b.n	8003d78 <HAL_DMA_IRQHandler+0x62>

08003dac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003dac:	b5f0      	push	{r4, r5, r6, r7, lr}
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
        
        temp = SYSCFG->EXTICR[position >> 2U];
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003dae:	4a54      	ldr	r2, [pc, #336]	; (8003f00 <HAL_GPIO_Init+0x154>)
  while (((GPIO_Init->Pin) >> position) != 0)
 8003db0:	680b      	ldr	r3, [r1, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003db2:	1882      	adds	r2, r0, r2
 8003db4:	1e54      	subs	r4, r2, #1
 8003db6:	41a2      	sbcs	r2, r4
{
 8003db8:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != 0)
 8003dba:	9303      	str	r3, [sp, #12]
  uint32_t position = 0x00U;
 8003dbc:	2300      	movs	r3, #0
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003dbe:	3205      	adds	r2, #5
 8003dc0:	9205      	str	r2, [sp, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8003dc2:	9a03      	ldr	r2, [sp, #12]
 8003dc4:	40da      	lsrs	r2, r3
 8003dc6:	d101      	bne.n	8003dcc <HAL_GPIO_Init+0x20>
        EXTI->FTSR = temp;
      }
    }
    position++;
  }
}
 8003dc8:	b007      	add	sp, #28
 8003dca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8003dcc:	2501      	movs	r5, #1
 8003dce:	409d      	lsls	r5, r3
 8003dd0:	9a03      	ldr	r2, [sp, #12]
 8003dd2:	402a      	ands	r2, r5
 8003dd4:	9202      	str	r2, [sp, #8]
    if(iocurrent)
 8003dd6:	d100      	bne.n	8003dda <HAL_GPIO_Init+0x2e>
 8003dd8:	e08f      	b.n	8003efa <HAL_GPIO_Init+0x14e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8003dda:	684a      	ldr	r2, [r1, #4]
 8003ddc:	9201      	str	r2, [sp, #4]
 8003dde:	2210      	movs	r2, #16
 8003de0:	9e01      	ldr	r6, [sp, #4]
 8003de2:	4396      	bics	r6, r2
 8003de4:	2e02      	cmp	r6, #2
 8003de6:	d10f      	bne.n	8003e08 <HAL_GPIO_Init+0x5c>
        temp = GPIOx->AFR[position >> 3U];
 8003de8:	08da      	lsrs	r2, r3, #3
 8003dea:	0092      	lsls	r2, r2, #2
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8003dec:	2407      	movs	r4, #7
 8003dee:	1882      	adds	r2, r0, r2
        temp = GPIOx->AFR[position >> 3U];
 8003df0:	6a17      	ldr	r7, [r2, #32]
 8003df2:	9204      	str	r2, [sp, #16]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8003df4:	220f      	movs	r2, #15
 8003df6:	401c      	ands	r4, r3
 8003df8:	00a4      	lsls	r4, r4, #2
 8003dfa:	40a2      	lsls	r2, r4
 8003dfc:	4397      	bics	r7, r2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 8003dfe:	690a      	ldr	r2, [r1, #16]
 8003e00:	40a2      	lsls	r2, r4
 8003e02:	4317      	orrs	r7, r2
        GPIOx->AFR[position >> 3U] = temp;
 8003e04:	9a04      	ldr	r2, [sp, #16]
 8003e06:	6217      	str	r7, [r2, #32]
 8003e08:	2203      	movs	r2, #3
 8003e0a:	005c      	lsls	r4, r3, #1
 8003e0c:	40a2      	lsls	r2, r4
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003e0e:	3e01      	subs	r6, #1
 8003e10:	43d2      	mvns	r2, r2
 8003e12:	2e01      	cmp	r6, #1
 8003e14:	d80d      	bhi.n	8003e32 <HAL_GPIO_Init+0x86>
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003e16:	68ce      	ldr	r6, [r1, #12]
        temp = GPIOx->OSPEEDR;
 8003e18:	6887      	ldr	r7, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003e1a:	40a6      	lsls	r6, r4
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8003e1c:	4017      	ands	r7, r2
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003e1e:	433e      	orrs	r6, r7
        GPIOx->OSPEEDR = temp;
 8003e20:	6086      	str	r6, [r0, #8]
        temp= GPIOx->OTYPER;
 8003e22:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003e24:	43ae      	bics	r6, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003e26:	9d01      	ldr	r5, [sp, #4]
 8003e28:	06ed      	lsls	r5, r5, #27
 8003e2a:	0fed      	lsrs	r5, r5, #31
 8003e2c:	409d      	lsls	r5, r3
 8003e2e:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 8003e30:	6045      	str	r5, [r0, #4]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003e32:	2603      	movs	r6, #3
 8003e34:	9d01      	ldr	r5, [sp, #4]
      temp = GPIOx->MODER;
 8003e36:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003e38:	4035      	ands	r5, r6
 8003e3a:	40a5      	lsls	r5, r4
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003e3c:	4017      	ands	r7, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003e3e:	433d      	orrs	r5, r7
      GPIOx->MODER = temp;
 8003e40:	6005      	str	r5, [r0, #0]
      temp = GPIOx->PUPDR;
 8003e42:	68c5      	ldr	r5, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003e44:	402a      	ands	r2, r5
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 8003e46:	688d      	ldr	r5, [r1, #8]
 8003e48:	40a5      	lsls	r5, r4
 8003e4a:	432a      	orrs	r2, r5
      GPIOx->PUPDR = temp;
 8003e4c:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8003e4e:	9a01      	ldr	r2, [sp, #4]
 8003e50:	00d2      	lsls	r2, r2, #3
 8003e52:	d552      	bpl.n	8003efa <HAL_GPIO_Init+0x14e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e54:	2501      	movs	r5, #1
 8003e56:	4c2b      	ldr	r4, [pc, #172]	; (8003f04 <HAL_GPIO_Init+0x158>)
 8003e58:	46ac      	mov	ip, r5
 8003e5a:	6b62      	ldr	r2, [r4, #52]	; 0x34
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8003e5c:	270f      	movs	r7, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e5e:	432a      	orrs	r2, r5
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8003e60:	001d      	movs	r5, r3
 8003e62:	4035      	ands	r5, r6
 8003e64:	00ad      	lsls	r5, r5, #2
 8003e66:	40af      	lsls	r7, r5
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e68:	6362      	str	r2, [r4, #52]	; 0x34
 8003e6a:	4a27      	ldr	r2, [pc, #156]	; (8003f08 <HAL_GPIO_Init+0x15c>)
        temp = SYSCFG->EXTICR[position >> 2U];
 8003e6c:	089c      	lsrs	r4, r3, #2
 8003e6e:	00a4      	lsls	r4, r4, #2
 8003e70:	18a4      	adds	r4, r4, r2
 8003e72:	68a2      	ldr	r2, [r4, #8]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8003e74:	43ba      	bics	r2, r7
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003e76:	27a0      	movs	r7, #160	; 0xa0
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8003e78:	9204      	str	r2, [sp, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003e7a:	05ff      	lsls	r7, r7, #23
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	42b8      	cmp	r0, r7
 8003e80:	d010      	beq.n	8003ea4 <HAL_GPIO_Init+0xf8>
 8003e82:	4f22      	ldr	r7, [pc, #136]	; (8003f0c <HAL_GPIO_Init+0x160>)
 8003e84:	4662      	mov	r2, ip
 8003e86:	42b8      	cmp	r0, r7
 8003e88:	d00c      	beq.n	8003ea4 <HAL_GPIO_Init+0xf8>
 8003e8a:	4f21      	ldr	r7, [pc, #132]	; (8003f10 <HAL_GPIO_Init+0x164>)
 8003e8c:	1892      	adds	r2, r2, r2
 8003e8e:	42b8      	cmp	r0, r7
 8003e90:	d008      	beq.n	8003ea4 <HAL_GPIO_Init+0xf8>
 8003e92:	4f20      	ldr	r7, [pc, #128]	; (8003f14 <HAL_GPIO_Init+0x168>)
 8003e94:	0032      	movs	r2, r6
 8003e96:	42b8      	cmp	r0, r7
 8003e98:	d004      	beq.n	8003ea4 <HAL_GPIO_Init+0xf8>
 8003e9a:	4e1f      	ldr	r6, [pc, #124]	; (8003f18 <HAL_GPIO_Init+0x16c>)
 8003e9c:	4462      	add	r2, ip
 8003e9e:	42b0      	cmp	r0, r6
 8003ea0:	d000      	beq.n	8003ea4 <HAL_GPIO_Init+0xf8>
 8003ea2:	9a05      	ldr	r2, [sp, #20]
 8003ea4:	40aa      	lsls	r2, r5
 8003ea6:	9d04      	ldr	r5, [sp, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003ea8:	9f01      	ldr	r7, [sp, #4]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003eaa:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003eac:	60a2      	str	r2, [r4, #8]
        temp = EXTI->IMR;
 8003eae:	4a1b      	ldr	r2, [pc, #108]	; (8003f1c <HAL_GPIO_Init+0x170>)
        temp &= ~((uint32_t)iocurrent);
 8003eb0:	9c02      	ldr	r4, [sp, #8]
        temp = EXTI->IMR;
 8003eb2:	6816      	ldr	r6, [r2, #0]
          temp |= iocurrent;
 8003eb4:	9d02      	ldr	r5, [sp, #8]
        temp &= ~((uint32_t)iocurrent);
 8003eb6:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 8003eb8:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003eba:	03ff      	lsls	r7, r7, #15
 8003ebc:	d401      	bmi.n	8003ec2 <HAL_GPIO_Init+0x116>
        temp &= ~((uint32_t)iocurrent);
 8003ebe:	0035      	movs	r5, r6
 8003ec0:	4025      	ands	r5, r4
        EXTI->IMR = temp;
 8003ec2:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 8003ec4:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 8003ec6:	9d02      	ldr	r5, [sp, #8]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003ec8:	9f01      	ldr	r7, [sp, #4]
          temp |= iocurrent;
 8003eca:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003ecc:	03bf      	lsls	r7, r7, #14
 8003ece:	d401      	bmi.n	8003ed4 <HAL_GPIO_Init+0x128>
        temp &= ~((uint32_t)iocurrent);
 8003ed0:	0035      	movs	r5, r6
 8003ed2:	4025      	ands	r5, r4
        EXTI->EMR = temp;
 8003ed4:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 8003ed6:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 8003ed8:	9d02      	ldr	r5, [sp, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003eda:	9f01      	ldr	r7, [sp, #4]
          temp |= iocurrent;
 8003edc:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003ede:	02ff      	lsls	r7, r7, #11
 8003ee0:	d401      	bmi.n	8003ee6 <HAL_GPIO_Init+0x13a>
        temp &= ~((uint32_t)iocurrent);
 8003ee2:	0035      	movs	r5, r6
 8003ee4:	4025      	ands	r5, r4
        EXTI->RTSR = temp;
 8003ee6:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8003ee8:	68d5      	ldr	r5, [r2, #12]
          temp |= iocurrent;
 8003eea:	9e02      	ldr	r6, [sp, #8]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003eec:	9f01      	ldr	r7, [sp, #4]
          temp |= iocurrent;
 8003eee:	432e      	orrs	r6, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003ef0:	02bf      	lsls	r7, r7, #10
 8003ef2:	d401      	bmi.n	8003ef8 <HAL_GPIO_Init+0x14c>
        temp &= ~((uint32_t)iocurrent);
 8003ef4:	4025      	ands	r5, r4
 8003ef6:	002e      	movs	r6, r5
        EXTI->FTSR = temp;
 8003ef8:	60d6      	str	r6, [r2, #12]
    position++;
 8003efa:	3301      	adds	r3, #1
 8003efc:	e761      	b.n	8003dc2 <HAL_GPIO_Init+0x16>
 8003efe:	46c0      	nop			; (mov r8, r8)
 8003f00:	afffe400 	.word	0xafffe400
 8003f04:	40021000 	.word	0x40021000
 8003f08:	40010000 	.word	0x40010000
 8003f0c:	50000400 	.word	0x50000400
 8003f10:	50000800 	.word	0x50000800
 8003f14:	50000c00 	.word	0x50000c00
 8003f18:	50001000 	.word	0x50001000
 8003f1c:	40010400 	.word	0x40010400

08003f20 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 8003f20:	2a00      	cmp	r2, #0
 8003f22:	d001      	beq.n	8003f28 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f24:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8003f26:	4770      	bx	lr
    GPIOx->BRR = GPIO_Pin ;
 8003f28:	6281      	str	r1, [r0, #40]	; 0x28
}
 8003f2a:	e7fc      	b.n	8003f26 <HAL_GPIO_WritePin+0x6>

08003f2c <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 8003f2c:	4b04      	ldr	r3, [pc, #16]	; (8003f40 <HAL_GPIO_EXTI_IRQHandler+0x14>)
{
 8003f2e:	b510      	push	{r4, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 8003f30:	695a      	ldr	r2, [r3, #20]
 8003f32:	4210      	tst	r0, r2
 8003f34:	d002      	beq.n	8003f3c <HAL_GPIO_EXTI_IRQHandler+0x10>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003f36:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003f38:	f002 fd28 	bl	800698c <HAL_GPIO_EXTI_Callback>
  }
}
 8003f3c:	bd10      	pop	{r4, pc}
 8003f3e:	46c0      	nop			; (mov r8, r8)
 8003f40:	40010400 	.word	0x40010400

08003f44 <HAL_PWR_DisablePVD>:
  * @retval None
  */
void HAL_PWR_DisablePVD(void)
{
  /* Disable the power voltage detector */
  CLEAR_BIT(PWR->CR, PWR_CR_PVDE);
 8003f44:	2110      	movs	r1, #16
 8003f46:	4a02      	ldr	r2, [pc, #8]	; (8003f50 <HAL_PWR_DisablePVD+0xc>)
 8003f48:	6813      	ldr	r3, [r2, #0]
 8003f4a:	438b      	bics	r3, r1
 8003f4c:	6013      	str	r3, [r2, #0]
}
 8003f4e:	4770      	bx	lr
 8003f50:	40007000 	.word	0x40007000

08003f54 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8003f54:	b510      	push	{r4, lr}

  /* Select the regulator state in Sleep mode ---------------------------------*/
  tmpreg = PWR->CR;

  /* Clear PDDS and LPDS bits */
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 8003f56:	2403      	movs	r4, #3
  tmpreg = PWR->CR;
 8003f58:	4a09      	ldr	r2, [pc, #36]	; (8003f80 <HAL_PWR_EnterSLEEPMode+0x2c>)
 8003f5a:	6813      	ldr	r3, [r2, #0]
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 8003f5c:	43a3      	bics	r3, r4

 /* Set LPSDSR bit according to PWR_Regulator value */
  SET_BIT(tmpreg, Regulator);
 8003f5e:	4318      	orrs	r0, r3

  /* Store the new value */
  PWR->CR = tmpreg;
 8003f60:	6010      	str	r0, [r2, #0]
  
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8003f62:	2004      	movs	r0, #4
 8003f64:	4a07      	ldr	r2, [pc, #28]	; (8003f84 <HAL_PWR_EnterSLEEPMode+0x30>)
 8003f66:	6913      	ldr	r3, [r2, #16]
 8003f68:	4383      	bics	r3, r0
 8003f6a:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8003f6c:	2901      	cmp	r1, #1
 8003f6e:	d102      	bne.n	8003f76 <HAL_PWR_EnterSLEEPMode+0x22>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8003f70:	bf30      	wfi
    __WFE();
    __WFE();
  }

  /* Additional NOP to ensure all pending instructions are flushed before entering low power mode */
  __NOP();
 8003f72:	46c0      	nop			; (mov r8, r8)

}
 8003f74:	bd10      	pop	{r4, pc}
    __SEV();
 8003f76:	bf40      	sev
    __WFE();
 8003f78:	bf20      	wfe
    __WFE();
 8003f7a:	bf20      	wfe
 8003f7c:	e7f9      	b.n	8003f72 <HAL_PWR_EnterSLEEPMode+0x1e>
 8003f7e:	46c0      	nop			; (mov r8, r8)
 8003f80:	40007000 	.word	0x40007000
 8003f84:	e000ed00 	.word	0xe000ed00

08003f88 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction   
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8003f88:	b510      	push	{r4, lr}

  /* Select the regulator state in Stop mode ---------------------------------*/
  tmpreg = PWR->CR;
  
  /* Clear PDDS and LPDS bits */
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 8003f8a:	2403      	movs	r4, #3
  tmpreg = PWR->CR;
 8003f8c:	4a0a      	ldr	r2, [pc, #40]	; (8003fb8 <HAL_PWR_EnterSTOPMode+0x30>)
 8003f8e:	6813      	ldr	r3, [r2, #0]
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 8003f90:	43a3      	bics	r3, r4

 /* Set LPSDSR bit according to PWR_Regulator value */
  SET_BIT(tmpreg, Regulator);
 8003f92:	4318      	orrs	r0, r3

  /* Store the new value */
  PWR->CR = tmpreg;
 8003f94:	6010      	str	r0, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8003f96:	2204      	movs	r2, #4
 8003f98:	4b08      	ldr	r3, [pc, #32]	; (8003fbc <HAL_PWR_EnterSTOPMode+0x34>)
 8003f9a:	6918      	ldr	r0, [r3, #16]
 8003f9c:	4302      	orrs	r2, r0
 8003f9e:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8003fa0:	2901      	cmp	r1, #1
 8003fa2:	d105      	bne.n	8003fb0 <HAL_PWR_EnterSTOPMode+0x28>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8003fa4:	bf30      	wfi
    __WFE();
    __WFE();
  }
 
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8003fa6:	2104      	movs	r1, #4
 8003fa8:	691a      	ldr	r2, [r3, #16]
 8003faa:	438a      	bics	r2, r1
 8003fac:	611a      	str	r2, [r3, #16]

}
 8003fae:	bd10      	pop	{r4, pc}
    __SEV();
 8003fb0:	bf40      	sev
    __WFE();
 8003fb2:	bf20      	wfe
    __WFE();
 8003fb4:	bf20      	wfe
 8003fb6:	e7f6      	b.n	8003fa6 <HAL_PWR_EnterSTOPMode+0x1e>
 8003fb8:	40007000 	.word	0x40007000
 8003fbc:	e000ed00 	.word	0xe000ed00

08003fc0 <HAL_PWREx_EnableFastWakeUp>:
  * @retval None
  */
void HAL_PWREx_EnableFastWakeUp(void)
{
  /* Enable the fast wake up */
  SET_BIT(PWR->CR, PWR_CR_FWU);
 8003fc0:	2380      	movs	r3, #128	; 0x80
 8003fc2:	4a03      	ldr	r2, [pc, #12]	; (8003fd0 <HAL_PWREx_EnableFastWakeUp+0x10>)
 8003fc4:	00db      	lsls	r3, r3, #3
 8003fc6:	6811      	ldr	r1, [r2, #0]
 8003fc8:	430b      	orrs	r3, r1
 8003fca:	6013      	str	r3, [r2, #0]
}
 8003fcc:	4770      	bx	lr
 8003fce:	46c0      	nop			; (mov r8, r8)
 8003fd0:	40007000 	.word	0x40007000

08003fd4 <HAL_PWREx_EnableUltraLowPower>:
  * @retval None
  */
void HAL_PWREx_EnableUltraLowPower(void)
{
  /* Enable the Ultra Low Power mode */
  SET_BIT(PWR->CR, PWR_CR_ULP);
 8003fd4:	2380      	movs	r3, #128	; 0x80
 8003fd6:	4a03      	ldr	r2, [pc, #12]	; (8003fe4 <HAL_PWREx_EnableUltraLowPower+0x10>)
 8003fd8:	009b      	lsls	r3, r3, #2
 8003fda:	6811      	ldr	r1, [r2, #0]
 8003fdc:	430b      	orrs	r3, r1
 8003fde:	6013      	str	r3, [r2, #0]
}
 8003fe0:	4770      	bx	lr
 8003fe2:	46c0      	nop			; (mov r8, r8)
 8003fe4:	40007000 	.word	0x40007000

08003fe8 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003fe8:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8003fea:	4b19      	ldr	r3, [pc, #100]	; (8004050 <HAL_RCC_GetSysClockFreq+0x68>)
{
 8003fec:	b510      	push	{r4, lr}
  tmpreg = RCC->CFGR;
 8003fee:	68d9      	ldr	r1, [r3, #12]
  switch (tmpreg & RCC_CFGR_SWS)
 8003ff0:	400a      	ands	r2, r1
 8003ff2:	2a08      	cmp	r2, #8
 8003ff4:	d029      	beq.n	800404a <HAL_RCC_GetSysClockFreq+0x62>
 8003ff6:	2a0c      	cmp	r2, #12
 8003ff8:	d009      	beq.n	800400e <HAL_RCC_GetSysClockFreq+0x26>
 8003ffa:	2a04      	cmp	r2, #4
 8003ffc:	d11d      	bne.n	800403a <HAL_RCC_GetSysClockFreq+0x52>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003ffe:	6818      	ldr	r0, [r3, #0]
      {
        sysclockfreq =  (HSI_VALUE >> 2);
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
 8004000:	4b14      	ldr	r3, [pc, #80]	; (8004054 <HAL_RCC_GetSysClockFreq+0x6c>)
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004002:	06c0      	lsls	r0, r0, #27
        sysclockfreq =  HSI_VALUE;
 8004004:	17c0      	asrs	r0, r0, #31
 8004006:	4018      	ands	r0, r3
 8004008:	4b13      	ldr	r3, [pc, #76]	; (8004058 <HAL_RCC_GetSysClockFreq+0x70>)
 800400a:	18c0      	adds	r0, r0, r3
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
      break;
    }
  }
  return sysclockfreq;
}
 800400c:	bd10      	pop	{r4, pc}
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800400e:	028a      	lsls	r2, r1, #10
 8004010:	4812      	ldr	r0, [pc, #72]	; (800405c <HAL_RCC_GetSysClockFreq+0x74>)
 8004012:	0f12      	lsrs	r2, r2, #28
 8004014:	5c82      	ldrb	r2, [r0, r2]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8004016:	0209      	lsls	r1, r1, #8
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004018:	68d8      	ldr	r0, [r3, #12]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800401a:	0f89      	lsrs	r1, r1, #30
 800401c:	3101      	adds	r1, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800401e:	03c0      	lsls	r0, r0, #15
 8004020:	d504      	bpl.n	800402c <HAL_RCC_GetSysClockFreq+0x44>
        pllvco = (HSE_VALUE * pllm) / plld;
 8004022:	480f      	ldr	r0, [pc, #60]	; (8004060 <HAL_RCC_GetSysClockFreq+0x78>)
         pllvco = (HSI_VALUE * pllm) / plld;
 8004024:	4350      	muls	r0, r2
 8004026:	f7fc f879 	bl	800011c <__udivsi3>
 800402a:	e7ef      	b.n	800400c <HAL_RCC_GetSysClockFreq+0x24>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	06db      	lsls	r3, r3, #27
 8004030:	d501      	bpl.n	8004036 <HAL_RCC_GetSysClockFreq+0x4e>
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 8004032:	480c      	ldr	r0, [pc, #48]	; (8004064 <HAL_RCC_GetSysClockFreq+0x7c>)
 8004034:	e7f6      	b.n	8004024 <HAL_RCC_GetSysClockFreq+0x3c>
         pllvco = (HSI_VALUE * pllm) / plld;
 8004036:	4808      	ldr	r0, [pc, #32]	; (8004058 <HAL_RCC_GetSysClockFreq+0x70>)
 8004038:	e7f4      	b.n	8004024 <HAL_RCC_GetSysClockFreq+0x3c>
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800403a:	2080      	movs	r0, #128	; 0x80
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800403c:	685b      	ldr	r3, [r3, #4]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800403e:	0200      	lsls	r0, r0, #8
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8004040:	041b      	lsls	r3, r3, #16
 8004042:	0f5b      	lsrs	r3, r3, #29
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8004044:	3301      	adds	r3, #1
 8004046:	4098      	lsls	r0, r3
 8004048:	e7e0      	b.n	800400c <HAL_RCC_GetSysClockFreq+0x24>
      sysclockfreq = HSE_VALUE;
 800404a:	4805      	ldr	r0, [pc, #20]	; (8004060 <HAL_RCC_GetSysClockFreq+0x78>)
 800404c:	e7de      	b.n	800400c <HAL_RCC_GetSysClockFreq+0x24>
 800404e:	46c0      	nop			; (mov r8, r8)
 8004050:	40021000 	.word	0x40021000
 8004054:	ff48e500 	.word	0xff48e500
 8004058:	00f42400 	.word	0x00f42400
 800405c:	08007b58 	.word	0x08007b58
 8004060:	007a1200 	.word	0x007a1200
 8004064:	003d0900 	.word	0x003d0900

08004068 <HAL_RCC_OscConfig>:
{
 8004068:	b5f0      	push	{r4, r5, r6, r7, lr}
 800406a:	0005      	movs	r5, r0
 800406c:	b087      	sub	sp, #28
  if(RCC_OscInitStruct == NULL)
 800406e:	2800      	cmp	r0, #0
 8004070:	d102      	bne.n	8004078 <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 8004072:	2001      	movs	r0, #1
}
 8004074:	b007      	add	sp, #28
 8004076:	bdf0      	pop	{r4, r5, r6, r7, pc}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004078:	230c      	movs	r3, #12
 800407a:	4cc2      	ldr	r4, [pc, #776]	; (8004384 <HAL_RCC_OscConfig+0x31c>)
 800407c:	68e6      	ldr	r6, [r4, #12]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800407e:	68e2      	ldr	r2, [r4, #12]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004080:	401e      	ands	r6, r3
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004082:	2380      	movs	r3, #128	; 0x80
 8004084:	025b      	lsls	r3, r3, #9
 8004086:	401a      	ands	r2, r3
 8004088:	9201      	str	r2, [sp, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800408a:	6802      	ldr	r2, [r0, #0]
 800408c:	07d2      	lsls	r2, r2, #31
 800408e:	d441      	bmi.n	8004114 <HAL_RCC_OscConfig+0xac>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004090:	682b      	ldr	r3, [r5, #0]
 8004092:	079b      	lsls	r3, r3, #30
 8004094:	d500      	bpl.n	8004098 <HAL_RCC_OscConfig+0x30>
 8004096:	e087      	b.n	80041a8 <HAL_RCC_OscConfig+0x140>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004098:	682b      	ldr	r3, [r5, #0]
 800409a:	06db      	lsls	r3, r3, #27
 800409c:	d528      	bpl.n	80040f0 <HAL_RCC_OscConfig+0x88>
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 800409e:	2e00      	cmp	r6, #0
 80040a0:	d000      	beq.n	80040a4 <HAL_RCC_OscConfig+0x3c>
 80040a2:	e0e1      	b.n	8004268 <HAL_RCC_OscConfig+0x200>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80040a4:	6823      	ldr	r3, [r4, #0]
 80040a6:	059b      	lsls	r3, r3, #22
 80040a8:	d502      	bpl.n	80040b0 <HAL_RCC_OscConfig+0x48>
 80040aa:	69eb      	ldr	r3, [r5, #28]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d0e0      	beq.n	8004072 <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80040b0:	6862      	ldr	r2, [r4, #4]
 80040b2:	49b5      	ldr	r1, [pc, #724]	; (8004388 <HAL_RCC_OscConfig+0x320>)
 80040b4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80040b6:	400a      	ands	r2, r1
 80040b8:	431a      	orrs	r2, r3
 80040ba:	6062      	str	r2, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80040bc:	6861      	ldr	r1, [r4, #4]
 80040be:	6a2a      	ldr	r2, [r5, #32]
 80040c0:	0209      	lsls	r1, r1, #8
 80040c2:	0a09      	lsrs	r1, r1, #8
 80040c4:	0612      	lsls	r2, r2, #24
 80040c6:	430a      	orrs	r2, r1
 80040c8:	6062      	str	r2, [r4, #4]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80040ca:	2280      	movs	r2, #128	; 0x80
 80040cc:	0b5b      	lsrs	r3, r3, #13
 80040ce:	3301      	adds	r3, #1
 80040d0:	0212      	lsls	r2, r2, #8
 80040d2:	409a      	lsls	r2, r3
 80040d4:	0013      	movs	r3, r2
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80040d6:	68e1      	ldr	r1, [r4, #12]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 80040d8:	2003      	movs	r0, #3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80040da:	060a      	lsls	r2, r1, #24
 80040dc:	49ab      	ldr	r1, [pc, #684]	; (800438c <HAL_RCC_OscConfig+0x324>)
 80040de:	0f12      	lsrs	r2, r2, #28
 80040e0:	5c8a      	ldrb	r2, [r1, r2]
 80040e2:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80040e4:	4aaa      	ldr	r2, [pc, #680]	; (8004390 <HAL_RCC_OscConfig+0x328>)
 80040e6:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 80040e8:	f002 fbf6 	bl	80068d8 <HAL_InitTick>
        if(status != HAL_OK)
 80040ec:	2800      	cmp	r0, #0
 80040ee:	d1c1      	bne.n	8004074 <HAL_RCC_OscConfig+0xc>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040f0:	682b      	ldr	r3, [r5, #0]
 80040f2:	071b      	lsls	r3, r3, #28
 80040f4:	d500      	bpl.n	80040f8 <HAL_RCC_OscConfig+0x90>
 80040f6:	e0ee      	b.n	80042d6 <HAL_RCC_OscConfig+0x26e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040f8:	682b      	ldr	r3, [r5, #0]
 80040fa:	075b      	lsls	r3, r3, #29
 80040fc:	d500      	bpl.n	8004100 <HAL_RCC_OscConfig+0x98>
 80040fe:	e110      	b.n	8004322 <HAL_RCC_OscConfig+0x2ba>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004100:	682b      	ldr	r3, [r5, #0]
 8004102:	069b      	lsls	r3, r3, #26
 8004104:	d500      	bpl.n	8004108 <HAL_RCC_OscConfig+0xa0>
 8004106:	e195      	b.n	8004434 <HAL_RCC_OscConfig+0x3cc>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004108:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800410a:	2b00      	cmp	r3, #0
 800410c:	d000      	beq.n	8004110 <HAL_RCC_OscConfig+0xa8>
 800410e:	e1c4      	b.n	800449a <HAL_RCC_OscConfig+0x432>
  return HAL_OK;
 8004110:	2000      	movs	r0, #0
 8004112:	e7af      	b.n	8004074 <HAL_RCC_OscConfig+0xc>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004114:	2e08      	cmp	r6, #8
 8004116:	d004      	beq.n	8004122 <HAL_RCC_OscConfig+0xba>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004118:	2e0c      	cmp	r6, #12
 800411a:	d109      	bne.n	8004130 <HAL_RCC_OscConfig+0xc8>
 800411c:	9a01      	ldr	r2, [sp, #4]
 800411e:	2a00      	cmp	r2, #0
 8004120:	d006      	beq.n	8004130 <HAL_RCC_OscConfig+0xc8>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004122:	6823      	ldr	r3, [r4, #0]
 8004124:	039b      	lsls	r3, r3, #14
 8004126:	d5b3      	bpl.n	8004090 <HAL_RCC_OscConfig+0x28>
 8004128:	686b      	ldr	r3, [r5, #4]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d1b0      	bne.n	8004090 <HAL_RCC_OscConfig+0x28>
 800412e:	e7a0      	b.n	8004072 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004130:	686a      	ldr	r2, [r5, #4]
 8004132:	429a      	cmp	r2, r3
 8004134:	d111      	bne.n	800415a <HAL_RCC_OscConfig+0xf2>
 8004136:	6822      	ldr	r2, [r4, #0]
 8004138:	4313      	orrs	r3, r2
 800413a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800413c:	f7ff fb62 	bl	8003804 <HAL_GetTick>
 8004140:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004142:	2280      	movs	r2, #128	; 0x80
 8004144:	6823      	ldr	r3, [r4, #0]
 8004146:	0292      	lsls	r2, r2, #10
 8004148:	4213      	tst	r3, r2
 800414a:	d1a1      	bne.n	8004090 <HAL_RCC_OscConfig+0x28>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800414c:	f7ff fb5a 	bl	8003804 <HAL_GetTick>
 8004150:	1bc0      	subs	r0, r0, r7
 8004152:	2864      	cmp	r0, #100	; 0x64
 8004154:	d9f5      	bls.n	8004142 <HAL_RCC_OscConfig+0xda>
            return HAL_TIMEOUT;
 8004156:	2003      	movs	r0, #3
 8004158:	e78c      	b.n	8004074 <HAL_RCC_OscConfig+0xc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800415a:	21a0      	movs	r1, #160	; 0xa0
 800415c:	02c9      	lsls	r1, r1, #11
 800415e:	428a      	cmp	r2, r1
 8004160:	d105      	bne.n	800416e <HAL_RCC_OscConfig+0x106>
 8004162:	2280      	movs	r2, #128	; 0x80
 8004164:	6821      	ldr	r1, [r4, #0]
 8004166:	02d2      	lsls	r2, r2, #11
 8004168:	430a      	orrs	r2, r1
 800416a:	6022      	str	r2, [r4, #0]
 800416c:	e7e3      	b.n	8004136 <HAL_RCC_OscConfig+0xce>
 800416e:	6821      	ldr	r1, [r4, #0]
 8004170:	4888      	ldr	r0, [pc, #544]	; (8004394 <HAL_RCC_OscConfig+0x32c>)
 8004172:	4001      	ands	r1, r0
 8004174:	6021      	str	r1, [r4, #0]
 8004176:	6821      	ldr	r1, [r4, #0]
 8004178:	400b      	ands	r3, r1
 800417a:	9305      	str	r3, [sp, #20]
 800417c:	9b05      	ldr	r3, [sp, #20]
 800417e:	4986      	ldr	r1, [pc, #536]	; (8004398 <HAL_RCC_OscConfig+0x330>)
 8004180:	6823      	ldr	r3, [r4, #0]
 8004182:	400b      	ands	r3, r1
 8004184:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004186:	2a00      	cmp	r2, #0
 8004188:	d1d8      	bne.n	800413c <HAL_RCC_OscConfig+0xd4>
        tickstart = HAL_GetTick();
 800418a:	f7ff fb3b 	bl	8003804 <HAL_GetTick>
 800418e:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004190:	2280      	movs	r2, #128	; 0x80
 8004192:	6823      	ldr	r3, [r4, #0]
 8004194:	0292      	lsls	r2, r2, #10
 8004196:	4213      	tst	r3, r2
 8004198:	d100      	bne.n	800419c <HAL_RCC_OscConfig+0x134>
 800419a:	e779      	b.n	8004090 <HAL_RCC_OscConfig+0x28>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800419c:	f7ff fb32 	bl	8003804 <HAL_GetTick>
 80041a0:	1bc0      	subs	r0, r0, r7
 80041a2:	2864      	cmp	r0, #100	; 0x64
 80041a4:	d9f4      	bls.n	8004190 <HAL_RCC_OscConfig+0x128>
 80041a6:	e7d6      	b.n	8004156 <HAL_RCC_OscConfig+0xee>
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80041a8:	2220      	movs	r2, #32
    hsi_state = RCC_OscInitStruct->HSIState;
 80041aa:	68eb      	ldr	r3, [r5, #12]
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80041ac:	4213      	tst	r3, r2
 80041ae:	d003      	beq.n	80041b8 <HAL_RCC_OscConfig+0x150>
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80041b0:	6821      	ldr	r1, [r4, #0]
      hsi_state &= ~RCC_CR_HSIOUTEN;
 80041b2:	4393      	bics	r3, r2
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80041b4:	4311      	orrs	r1, r2
 80041b6:	6021      	str	r1, [r4, #0]
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80041b8:	2e04      	cmp	r6, #4
 80041ba:	d004      	beq.n	80041c6 <HAL_RCC_OscConfig+0x15e>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80041bc:	2e0c      	cmp	r6, #12
 80041be:	d125      	bne.n	800420c <HAL_RCC_OscConfig+0x1a4>
 80041c0:	9a01      	ldr	r2, [sp, #4]
 80041c2:	2a00      	cmp	r2, #0
 80041c4:	d122      	bne.n	800420c <HAL_RCC_OscConfig+0x1a4>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80041c6:	6822      	ldr	r2, [r4, #0]
 80041c8:	0752      	lsls	r2, r2, #29
 80041ca:	d502      	bpl.n	80041d2 <HAL_RCC_OscConfig+0x16a>
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d100      	bne.n	80041d2 <HAL_RCC_OscConfig+0x16a>
 80041d0:	e74f      	b.n	8004072 <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041d2:	6861      	ldr	r1, [r4, #4]
 80041d4:	692a      	ldr	r2, [r5, #16]
 80041d6:	4871      	ldr	r0, [pc, #452]	; (800439c <HAL_RCC_OscConfig+0x334>)
 80041d8:	0212      	lsls	r2, r2, #8
 80041da:	4001      	ands	r1, r0
 80041dc:	430a      	orrs	r2, r1
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80041de:	2109      	movs	r1, #9
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041e0:	6062      	str	r2, [r4, #4]
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80041e2:	6822      	ldr	r2, [r4, #0]
 80041e4:	438a      	bics	r2, r1
 80041e6:	4313      	orrs	r3, r2
 80041e8:	6023      	str	r3, [r4, #0]
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80041ea:	f7ff fefd 	bl	8003fe8 <HAL_RCC_GetSysClockFreq>
 80041ee:	68e3      	ldr	r3, [r4, #12]
 80041f0:	4a66      	ldr	r2, [pc, #408]	; (800438c <HAL_RCC_OscConfig+0x324>)
 80041f2:	061b      	lsls	r3, r3, #24
 80041f4:	0f1b      	lsrs	r3, r3, #28
 80041f6:	5cd3      	ldrb	r3, [r2, r3]
 80041f8:	40d8      	lsrs	r0, r3
 80041fa:	4b65      	ldr	r3, [pc, #404]	; (8004390 <HAL_RCC_OscConfig+0x328>)
 80041fc:	6018      	str	r0, [r3, #0]
      status = HAL_InitTick (TICK_INT_PRIORITY);
 80041fe:	2003      	movs	r0, #3
 8004200:	f002 fb6a 	bl	80068d8 <HAL_InitTick>
      if(status != HAL_OK)
 8004204:	2800      	cmp	r0, #0
 8004206:	d100      	bne.n	800420a <HAL_RCC_OscConfig+0x1a2>
 8004208:	e746      	b.n	8004098 <HAL_RCC_OscConfig+0x30>
 800420a:	e733      	b.n	8004074 <HAL_RCC_OscConfig+0xc>
      if(hsi_state != RCC_HSI_OFF)
 800420c:	2b00      	cmp	r3, #0
 800420e:	d019      	beq.n	8004244 <HAL_RCC_OscConfig+0x1dc>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004210:	2109      	movs	r1, #9
 8004212:	6822      	ldr	r2, [r4, #0]
 8004214:	438a      	bics	r2, r1
 8004216:	4313      	orrs	r3, r2
 8004218:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800421a:	f7ff faf3 	bl	8003804 <HAL_GetTick>
 800421e:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004220:	2204      	movs	r2, #4
 8004222:	6823      	ldr	r3, [r4, #0]
 8004224:	4213      	tst	r3, r2
 8004226:	d007      	beq.n	8004238 <HAL_RCC_OscConfig+0x1d0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004228:	6862      	ldr	r2, [r4, #4]
 800422a:	692b      	ldr	r3, [r5, #16]
 800422c:	495b      	ldr	r1, [pc, #364]	; (800439c <HAL_RCC_OscConfig+0x334>)
 800422e:	021b      	lsls	r3, r3, #8
 8004230:	400a      	ands	r2, r1
 8004232:	4313      	orrs	r3, r2
 8004234:	6063      	str	r3, [r4, #4]
 8004236:	e72f      	b.n	8004098 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004238:	f7ff fae4 	bl	8003804 <HAL_GetTick>
 800423c:	1bc0      	subs	r0, r0, r7
 800423e:	2802      	cmp	r0, #2
 8004240:	d9ee      	bls.n	8004220 <HAL_RCC_OscConfig+0x1b8>
 8004242:	e788      	b.n	8004156 <HAL_RCC_OscConfig+0xee>
        __HAL_RCC_HSI_DISABLE();
 8004244:	2201      	movs	r2, #1
 8004246:	6823      	ldr	r3, [r4, #0]
 8004248:	4393      	bics	r3, r2
 800424a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800424c:	f7ff fada 	bl	8003804 <HAL_GetTick>
 8004250:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004252:	2204      	movs	r2, #4
 8004254:	6823      	ldr	r3, [r4, #0]
 8004256:	4213      	tst	r3, r2
 8004258:	d100      	bne.n	800425c <HAL_RCC_OscConfig+0x1f4>
 800425a:	e71d      	b.n	8004098 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800425c:	f7ff fad2 	bl	8003804 <HAL_GetTick>
 8004260:	1bc0      	subs	r0, r0, r7
 8004262:	2802      	cmp	r0, #2
 8004264:	d9f5      	bls.n	8004252 <HAL_RCC_OscConfig+0x1ea>
 8004266:	e776      	b.n	8004156 <HAL_RCC_OscConfig+0xee>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004268:	69eb      	ldr	r3, [r5, #28]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d020      	beq.n	80042b0 <HAL_RCC_OscConfig+0x248>
        __HAL_RCC_MSI_ENABLE();
 800426e:	2380      	movs	r3, #128	; 0x80
 8004270:	6822      	ldr	r2, [r4, #0]
 8004272:	005b      	lsls	r3, r3, #1
 8004274:	4313      	orrs	r3, r2
 8004276:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8004278:	f7ff fac4 	bl	8003804 <HAL_GetTick>
 800427c:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800427e:	2280      	movs	r2, #128	; 0x80
 8004280:	6823      	ldr	r3, [r4, #0]
 8004282:	0092      	lsls	r2, r2, #2
 8004284:	4213      	tst	r3, r2
 8004286:	d00d      	beq.n	80042a4 <HAL_RCC_OscConfig+0x23c>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004288:	6863      	ldr	r3, [r4, #4]
 800428a:	4a3f      	ldr	r2, [pc, #252]	; (8004388 <HAL_RCC_OscConfig+0x320>)
 800428c:	4013      	ands	r3, r2
 800428e:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8004290:	4313      	orrs	r3, r2
 8004292:	6063      	str	r3, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004294:	6862      	ldr	r2, [r4, #4]
 8004296:	6a2b      	ldr	r3, [r5, #32]
 8004298:	0212      	lsls	r2, r2, #8
 800429a:	061b      	lsls	r3, r3, #24
 800429c:	0a12      	lsrs	r2, r2, #8
 800429e:	4313      	orrs	r3, r2
 80042a0:	6063      	str	r3, [r4, #4]
 80042a2:	e725      	b.n	80040f0 <HAL_RCC_OscConfig+0x88>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80042a4:	f7ff faae 	bl	8003804 <HAL_GetTick>
 80042a8:	1bc0      	subs	r0, r0, r7
 80042aa:	2802      	cmp	r0, #2
 80042ac:	d9e7      	bls.n	800427e <HAL_RCC_OscConfig+0x216>
 80042ae:	e752      	b.n	8004156 <HAL_RCC_OscConfig+0xee>
        __HAL_RCC_MSI_DISABLE();
 80042b0:	6823      	ldr	r3, [r4, #0]
 80042b2:	4a3b      	ldr	r2, [pc, #236]	; (80043a0 <HAL_RCC_OscConfig+0x338>)
 80042b4:	4013      	ands	r3, r2
 80042b6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80042b8:	f7ff faa4 	bl	8003804 <HAL_GetTick>
 80042bc:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80042be:	2280      	movs	r2, #128	; 0x80
 80042c0:	6823      	ldr	r3, [r4, #0]
 80042c2:	0092      	lsls	r2, r2, #2
 80042c4:	4213      	tst	r3, r2
 80042c6:	d100      	bne.n	80042ca <HAL_RCC_OscConfig+0x262>
 80042c8:	e712      	b.n	80040f0 <HAL_RCC_OscConfig+0x88>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80042ca:	f7ff fa9b 	bl	8003804 <HAL_GetTick>
 80042ce:	1bc0      	subs	r0, r0, r7
 80042d0:	2802      	cmp	r0, #2
 80042d2:	d9f4      	bls.n	80042be <HAL_RCC_OscConfig+0x256>
 80042d4:	e73f      	b.n	8004156 <HAL_RCC_OscConfig+0xee>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80042d6:	696a      	ldr	r2, [r5, #20]
 80042d8:	2301      	movs	r3, #1
 80042da:	2a00      	cmp	r2, #0
 80042dc:	d010      	beq.n	8004300 <HAL_RCC_OscConfig+0x298>
      __HAL_RCC_LSI_ENABLE();
 80042de:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80042e0:	4313      	orrs	r3, r2
 80042e2:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 80042e4:	f7ff fa8e 	bl	8003804 <HAL_GetTick>
 80042e8:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80042ea:	2202      	movs	r2, #2
 80042ec:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80042ee:	4213      	tst	r3, r2
 80042f0:	d000      	beq.n	80042f4 <HAL_RCC_OscConfig+0x28c>
 80042f2:	e701      	b.n	80040f8 <HAL_RCC_OscConfig+0x90>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80042f4:	f7ff fa86 	bl	8003804 <HAL_GetTick>
 80042f8:	1bc0      	subs	r0, r0, r7
 80042fa:	2802      	cmp	r0, #2
 80042fc:	d9f5      	bls.n	80042ea <HAL_RCC_OscConfig+0x282>
 80042fe:	e72a      	b.n	8004156 <HAL_RCC_OscConfig+0xee>
      __HAL_RCC_LSI_DISABLE();
 8004300:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8004302:	439a      	bics	r2, r3
 8004304:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8004306:	f7ff fa7d 	bl	8003804 <HAL_GetTick>
 800430a:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800430c:	2202      	movs	r2, #2
 800430e:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8004310:	4213      	tst	r3, r2
 8004312:	d100      	bne.n	8004316 <HAL_RCC_OscConfig+0x2ae>
 8004314:	e6f0      	b.n	80040f8 <HAL_RCC_OscConfig+0x90>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004316:	f7ff fa75 	bl	8003804 <HAL_GetTick>
 800431a:	1bc0      	subs	r0, r0, r7
 800431c:	2802      	cmp	r0, #2
 800431e:	d9f5      	bls.n	800430c <HAL_RCC_OscConfig+0x2a4>
 8004320:	e719      	b.n	8004156 <HAL_RCC_OscConfig+0xee>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004322:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8004324:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004326:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004328:	055b      	lsls	r3, r3, #21
    FlagStatus       pwrclkchanged = RESET;
 800432a:	9101      	str	r1, [sp, #4]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800432c:	421a      	tst	r2, r3
 800432e:	d104      	bne.n	800433a <HAL_RCC_OscConfig+0x2d2>
      __HAL_RCC_PWR_CLK_ENABLE();
 8004330:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004332:	4313      	orrs	r3, r2
 8004334:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 8004336:	2301      	movs	r3, #1
 8004338:	9301      	str	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800433a:	2280      	movs	r2, #128	; 0x80
 800433c:	4f19      	ldr	r7, [pc, #100]	; (80043a4 <HAL_RCC_OscConfig+0x33c>)
 800433e:	0052      	lsls	r2, r2, #1
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	4213      	tst	r3, r2
 8004344:	d008      	beq.n	8004358 <HAL_RCC_OscConfig+0x2f0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004346:	2280      	movs	r2, #128	; 0x80
 8004348:	68ab      	ldr	r3, [r5, #8]
 800434a:	0052      	lsls	r2, r2, #1
 800434c:	4293      	cmp	r3, r2
 800434e:	d12b      	bne.n	80043a8 <HAL_RCC_OscConfig+0x340>
 8004350:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8004352:	4313      	orrs	r3, r2
 8004354:	6523      	str	r3, [r4, #80]	; 0x50
 8004356:	e04c      	b.n	80043f2 <HAL_RCC_OscConfig+0x38a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004358:	2280      	movs	r2, #128	; 0x80
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	0052      	lsls	r2, r2, #1
 800435e:	4313      	orrs	r3, r2
 8004360:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8004362:	f7ff fa4f 	bl	8003804 <HAL_GetTick>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004366:	2380      	movs	r3, #128	; 0x80
 8004368:	005b      	lsls	r3, r3, #1
      tickstart = HAL_GetTick();
 800436a:	9002      	str	r0, [sp, #8]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800436c:	9303      	str	r3, [sp, #12]
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	9a03      	ldr	r2, [sp, #12]
 8004372:	4213      	tst	r3, r2
 8004374:	d1e7      	bne.n	8004346 <HAL_RCC_OscConfig+0x2de>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004376:	f7ff fa45 	bl	8003804 <HAL_GetTick>
 800437a:	9b02      	ldr	r3, [sp, #8]
 800437c:	1ac0      	subs	r0, r0, r3
 800437e:	2864      	cmp	r0, #100	; 0x64
 8004380:	d9f5      	bls.n	800436e <HAL_RCC_OscConfig+0x306>
 8004382:	e6e8      	b.n	8004156 <HAL_RCC_OscConfig+0xee>
 8004384:	40021000 	.word	0x40021000
 8004388:	ffff1fff 	.word	0xffff1fff
 800438c:	08007b61 	.word	0x08007b61
 8004390:	20000030 	.word	0x20000030
 8004394:	fffeffff 	.word	0xfffeffff
 8004398:	fffbffff 	.word	0xfffbffff
 800439c:	ffffe0ff 	.word	0xffffe0ff
 80043a0:	fffffeff 	.word	0xfffffeff
 80043a4:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d116      	bne.n	80043da <HAL_RCC_OscConfig+0x372>
 80043ac:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80043ae:	4a6c      	ldr	r2, [pc, #432]	; (8004560 <HAL_RCC_OscConfig+0x4f8>)
 80043b0:	4013      	ands	r3, r2
 80043b2:	6523      	str	r3, [r4, #80]	; 0x50
 80043b4:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80043b6:	4a6b      	ldr	r2, [pc, #428]	; (8004564 <HAL_RCC_OscConfig+0x4fc>)
 80043b8:	4013      	ands	r3, r2
 80043ba:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 80043bc:	f7ff fa22 	bl	8003804 <HAL_GetTick>
 80043c0:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80043c2:	2280      	movs	r2, #128	; 0x80
 80043c4:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80043c6:	0092      	lsls	r2, r2, #2
 80043c8:	4213      	tst	r3, r2
 80043ca:	d02a      	beq.n	8004422 <HAL_RCC_OscConfig+0x3ba>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80043cc:	f7ff fa1a 	bl	8003804 <HAL_GetTick>
 80043d0:	4b65      	ldr	r3, [pc, #404]	; (8004568 <HAL_RCC_OscConfig+0x500>)
 80043d2:	1bc0      	subs	r0, r0, r7
 80043d4:	4298      	cmp	r0, r3
 80043d6:	d9f4      	bls.n	80043c2 <HAL_RCC_OscConfig+0x35a>
 80043d8:	e6bd      	b.n	8004156 <HAL_RCC_OscConfig+0xee>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80043da:	21a0      	movs	r1, #160	; 0xa0
 80043dc:	00c9      	lsls	r1, r1, #3
 80043de:	428b      	cmp	r3, r1
 80043e0:	d10b      	bne.n	80043fa <HAL_RCC_OscConfig+0x392>
 80043e2:	2380      	movs	r3, #128	; 0x80
 80043e4:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80043e6:	00db      	lsls	r3, r3, #3
 80043e8:	430b      	orrs	r3, r1
 80043ea:	6523      	str	r3, [r4, #80]	; 0x50
 80043ec:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80043ee:	431a      	orrs	r2, r3
 80043f0:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 80043f2:	f7ff fa07 	bl	8003804 <HAL_GetTick>
 80043f6:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80043f8:	e00e      	b.n	8004418 <HAL_RCC_OscConfig+0x3b0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80043fa:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80043fc:	4a58      	ldr	r2, [pc, #352]	; (8004560 <HAL_RCC_OscConfig+0x4f8>)
 80043fe:	4013      	ands	r3, r2
 8004400:	6523      	str	r3, [r4, #80]	; 0x50
 8004402:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8004404:	4a57      	ldr	r2, [pc, #348]	; (8004564 <HAL_RCC_OscConfig+0x4fc>)
 8004406:	4013      	ands	r3, r2
 8004408:	e7a4      	b.n	8004354 <HAL_RCC_OscConfig+0x2ec>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800440a:	f7ff f9fb 	bl	8003804 <HAL_GetTick>
 800440e:	4b56      	ldr	r3, [pc, #344]	; (8004568 <HAL_RCC_OscConfig+0x500>)
 8004410:	1bc0      	subs	r0, r0, r7
 8004412:	4298      	cmp	r0, r3
 8004414:	d900      	bls.n	8004418 <HAL_RCC_OscConfig+0x3b0>
 8004416:	e69e      	b.n	8004156 <HAL_RCC_OscConfig+0xee>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004418:	2280      	movs	r2, #128	; 0x80
 800441a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800441c:	0092      	lsls	r2, r2, #2
 800441e:	4213      	tst	r3, r2
 8004420:	d0f3      	beq.n	800440a <HAL_RCC_OscConfig+0x3a2>
    if(pwrclkchanged == SET)
 8004422:	9b01      	ldr	r3, [sp, #4]
 8004424:	2b01      	cmp	r3, #1
 8004426:	d000      	beq.n	800442a <HAL_RCC_OscConfig+0x3c2>
 8004428:	e66a      	b.n	8004100 <HAL_RCC_OscConfig+0x98>
      __HAL_RCC_PWR_CLK_DISABLE();
 800442a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800442c:	4a4f      	ldr	r2, [pc, #316]	; (800456c <HAL_RCC_OscConfig+0x504>)
 800442e:	4013      	ands	r3, r2
 8004430:	63a3      	str	r3, [r4, #56]	; 0x38
 8004432:	e665      	b.n	8004100 <HAL_RCC_OscConfig+0x98>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004434:	69a9      	ldr	r1, [r5, #24]
 8004436:	2301      	movs	r3, #1
 8004438:	4a4d      	ldr	r2, [pc, #308]	; (8004570 <HAL_RCC_OscConfig+0x508>)
 800443a:	2900      	cmp	r1, #0
 800443c:	d018      	beq.n	8004470 <HAL_RCC_OscConfig+0x408>
        __HAL_RCC_HSI48_ENABLE();
 800443e:	68a1      	ldr	r1, [r4, #8]
 8004440:	4319      	orrs	r1, r3
 8004442:	60a1      	str	r1, [r4, #8]
 8004444:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004446:	430b      	orrs	r3, r1
 8004448:	6363      	str	r3, [r4, #52]	; 0x34
 800444a:	2380      	movs	r3, #128	; 0x80
 800444c:	6a11      	ldr	r1, [r2, #32]
 800444e:	019b      	lsls	r3, r3, #6
 8004450:	430b      	orrs	r3, r1
 8004452:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8004454:	f7ff f9d6 	bl	8003804 <HAL_GetTick>
 8004458:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800445a:	2202      	movs	r2, #2
 800445c:	68a3      	ldr	r3, [r4, #8]
 800445e:	4213      	tst	r3, r2
 8004460:	d000      	beq.n	8004464 <HAL_RCC_OscConfig+0x3fc>
 8004462:	e651      	b.n	8004108 <HAL_RCC_OscConfig+0xa0>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004464:	f7ff f9ce 	bl	8003804 <HAL_GetTick>
 8004468:	1bc0      	subs	r0, r0, r7
 800446a:	2802      	cmp	r0, #2
 800446c:	d9f5      	bls.n	800445a <HAL_RCC_OscConfig+0x3f2>
 800446e:	e672      	b.n	8004156 <HAL_RCC_OscConfig+0xee>
        __HAL_RCC_HSI48_DISABLE();
 8004470:	68a1      	ldr	r1, [r4, #8]
 8004472:	4399      	bics	r1, r3
 8004474:	60a1      	str	r1, [r4, #8]
 8004476:	6a13      	ldr	r3, [r2, #32]
 8004478:	493e      	ldr	r1, [pc, #248]	; (8004574 <HAL_RCC_OscConfig+0x50c>)
 800447a:	400b      	ands	r3, r1
 800447c:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 800447e:	f7ff f9c1 	bl	8003804 <HAL_GetTick>
 8004482:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004484:	2202      	movs	r2, #2
 8004486:	68a3      	ldr	r3, [r4, #8]
 8004488:	4213      	tst	r3, r2
 800448a:	d100      	bne.n	800448e <HAL_RCC_OscConfig+0x426>
 800448c:	e63c      	b.n	8004108 <HAL_RCC_OscConfig+0xa0>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800448e:	f7ff f9b9 	bl	8003804 <HAL_GetTick>
 8004492:	1bc0      	subs	r0, r0, r7
 8004494:	2802      	cmp	r0, #2
 8004496:	d9f5      	bls.n	8004484 <HAL_RCC_OscConfig+0x41c>
 8004498:	e65d      	b.n	8004156 <HAL_RCC_OscConfig+0xee>
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800449a:	2e0c      	cmp	r6, #12
 800449c:	d043      	beq.n	8004526 <HAL_RCC_OscConfig+0x4be>
 800449e:	4a36      	ldr	r2, [pc, #216]	; (8004578 <HAL_RCC_OscConfig+0x510>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80044a0:	2b02      	cmp	r3, #2
 80044a2:	d12e      	bne.n	8004502 <HAL_RCC_OscConfig+0x49a>
        __HAL_RCC_PLL_DISABLE();
 80044a4:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80044a6:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 80044a8:	4013      	ands	r3, r2
 80044aa:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80044ac:	f7ff f9aa 	bl	8003804 <HAL_GetTick>
 80044b0:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80044b2:	04b6      	lsls	r6, r6, #18
 80044b4:	6823      	ldr	r3, [r4, #0]
 80044b6:	4233      	tst	r3, r6
 80044b8:	d11d      	bne.n	80044f6 <HAL_RCC_OscConfig+0x48e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80044ba:	6b29      	ldr	r1, [r5, #48]	; 0x30
 80044bc:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80044be:	68e2      	ldr	r2, [r4, #12]
 80044c0:	430b      	orrs	r3, r1
 80044c2:	492e      	ldr	r1, [pc, #184]	; (800457c <HAL_RCC_OscConfig+0x514>)
 80044c4:	400a      	ands	r2, r1
 80044c6:	4313      	orrs	r3, r2
 80044c8:	6b6a      	ldr	r2, [r5, #52]	; 0x34
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80044ca:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80044cc:	4313      	orrs	r3, r2
 80044ce:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 80044d0:	2380      	movs	r3, #128	; 0x80
 80044d2:	6822      	ldr	r2, [r4, #0]
 80044d4:	045b      	lsls	r3, r3, #17
 80044d6:	4313      	orrs	r3, r2
 80044d8:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80044da:	f7ff f993 	bl	8003804 <HAL_GetTick>
 80044de:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80044e0:	04ad      	lsls	r5, r5, #18
 80044e2:	6823      	ldr	r3, [r4, #0]
 80044e4:	422b      	tst	r3, r5
 80044e6:	d000      	beq.n	80044ea <HAL_RCC_OscConfig+0x482>
 80044e8:	e612      	b.n	8004110 <HAL_RCC_OscConfig+0xa8>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80044ea:	f7ff f98b 	bl	8003804 <HAL_GetTick>
 80044ee:	1b80      	subs	r0, r0, r6
 80044f0:	2802      	cmp	r0, #2
 80044f2:	d9f6      	bls.n	80044e2 <HAL_RCC_OscConfig+0x47a>
 80044f4:	e62f      	b.n	8004156 <HAL_RCC_OscConfig+0xee>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80044f6:	f7ff f985 	bl	8003804 <HAL_GetTick>
 80044fa:	1bc0      	subs	r0, r0, r7
 80044fc:	2802      	cmp	r0, #2
 80044fe:	d9d9      	bls.n	80044b4 <HAL_RCC_OscConfig+0x44c>
 8004500:	e629      	b.n	8004156 <HAL_RCC_OscConfig+0xee>
        __HAL_RCC_PLL_DISABLE();
 8004502:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004504:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8004506:	4013      	ands	r3, r2
 8004508:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800450a:	f7ff f97b 	bl	8003804 <HAL_GetTick>
 800450e:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004510:	04ad      	lsls	r5, r5, #18
 8004512:	6823      	ldr	r3, [r4, #0]
 8004514:	422b      	tst	r3, r5
 8004516:	d100      	bne.n	800451a <HAL_RCC_OscConfig+0x4b2>
 8004518:	e5fa      	b.n	8004110 <HAL_RCC_OscConfig+0xa8>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800451a:	f7ff f973 	bl	8003804 <HAL_GetTick>
 800451e:	1b80      	subs	r0, r0, r6
 8004520:	2802      	cmp	r0, #2
 8004522:	d9f6      	bls.n	8004512 <HAL_RCC_OscConfig+0x4aa>
 8004524:	e617      	b.n	8004156 <HAL_RCC_OscConfig+0xee>
        return HAL_ERROR;
 8004526:	0018      	movs	r0, r3
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004528:	2b01      	cmp	r3, #1
 800452a:	d100      	bne.n	800452e <HAL_RCC_OscConfig+0x4c6>
 800452c:	e5a2      	b.n	8004074 <HAL_RCC_OscConfig+0xc>
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800452e:	2280      	movs	r2, #128	; 0x80
        pll_config = RCC->CFGR;
 8004530:	68e3      	ldr	r3, [r4, #12]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004532:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 8004534:	0252      	lsls	r2, r2, #9
 8004536:	401a      	ands	r2, r3
        return HAL_ERROR;
 8004538:	2001      	movs	r0, #1
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800453a:	428a      	cmp	r2, r1
 800453c:	d000      	beq.n	8004540 <HAL_RCC_OscConfig+0x4d8>
 800453e:	e599      	b.n	8004074 <HAL_RCC_OscConfig+0xc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004540:	22f0      	movs	r2, #240	; 0xf0
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004542:	6b29      	ldr	r1, [r5, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004544:	0392      	lsls	r2, r2, #14
 8004546:	401a      	ands	r2, r3
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004548:	428a      	cmp	r2, r1
 800454a:	d000      	beq.n	800454e <HAL_RCC_OscConfig+0x4e6>
 800454c:	e592      	b.n	8004074 <HAL_RCC_OscConfig+0xc>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800454e:	20c0      	movs	r0, #192	; 0xc0
 8004550:	0400      	lsls	r0, r0, #16
 8004552:	4003      	ands	r3, r0
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004554:	6b68      	ldr	r0, [r5, #52]	; 0x34
 8004556:	1a18      	subs	r0, r3, r0
 8004558:	1e43      	subs	r3, r0, #1
 800455a:	4198      	sbcs	r0, r3
    return HAL_ERROR;
 800455c:	b2c0      	uxtb	r0, r0
 800455e:	e589      	b.n	8004074 <HAL_RCC_OscConfig+0xc>
 8004560:	fffffeff 	.word	0xfffffeff
 8004564:	fffffbff 	.word	0xfffffbff
 8004568:	00001388 	.word	0x00001388
 800456c:	efffffff 	.word	0xefffffff
 8004570:	40010000 	.word	0x40010000
 8004574:	ffffdfff 	.word	0xffffdfff
 8004578:	feffffff 	.word	0xfeffffff
 800457c:	ff02ffff 	.word	0xff02ffff

08004580 <HAL_RCC_ClockConfig>:
{
 8004580:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004582:	1e06      	subs	r6, r0, #0
 8004584:	9101      	str	r1, [sp, #4]
  if(RCC_ClkInitStruct == NULL)
 8004586:	d101      	bne.n	800458c <HAL_RCC_ClockConfig+0xc>
    return HAL_ERROR;
 8004588:	2001      	movs	r0, #1
}
 800458a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800458c:	2201      	movs	r2, #1
 800458e:	4c51      	ldr	r4, [pc, #324]	; (80046d4 <HAL_RCC_ClockConfig+0x154>)
 8004590:	9901      	ldr	r1, [sp, #4]
 8004592:	6823      	ldr	r3, [r4, #0]
 8004594:	4013      	ands	r3, r2
 8004596:	428b      	cmp	r3, r1
 8004598:	d327      	bcc.n	80045ea <HAL_RCC_ClockConfig+0x6a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800459a:	6832      	ldr	r2, [r6, #0]
 800459c:	0793      	lsls	r3, r2, #30
 800459e:	d42f      	bmi.n	8004600 <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80045a0:	07d3      	lsls	r3, r2, #31
 80045a2:	d435      	bmi.n	8004610 <HAL_RCC_ClockConfig+0x90>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80045a4:	2301      	movs	r3, #1
 80045a6:	6822      	ldr	r2, [r4, #0]
 80045a8:	9901      	ldr	r1, [sp, #4]
 80045aa:	401a      	ands	r2, r3
 80045ac:	428a      	cmp	r2, r1
 80045ae:	d900      	bls.n	80045b2 <HAL_RCC_ClockConfig+0x32>
 80045b0:	e081      	b.n	80046b6 <HAL_RCC_ClockConfig+0x136>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045b2:	6832      	ldr	r2, [r6, #0]
 80045b4:	4c48      	ldr	r4, [pc, #288]	; (80046d8 <HAL_RCC_ClockConfig+0x158>)
 80045b6:	0753      	lsls	r3, r2, #29
 80045b8:	d500      	bpl.n	80045bc <HAL_RCC_ClockConfig+0x3c>
 80045ba:	e084      	b.n	80046c6 <HAL_RCC_ClockConfig+0x146>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045bc:	0713      	lsls	r3, r2, #28
 80045be:	d506      	bpl.n	80045ce <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80045c0:	68e2      	ldr	r2, [r4, #12]
 80045c2:	6933      	ldr	r3, [r6, #16]
 80045c4:	4945      	ldr	r1, [pc, #276]	; (80046dc <HAL_RCC_ClockConfig+0x15c>)
 80045c6:	00db      	lsls	r3, r3, #3
 80045c8:	400a      	ands	r2, r1
 80045ca:	4313      	orrs	r3, r2
 80045cc:	60e3      	str	r3, [r4, #12]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80045ce:	f7ff fd0b 	bl	8003fe8 <HAL_RCC_GetSysClockFreq>
 80045d2:	68e3      	ldr	r3, [r4, #12]
 80045d4:	4a42      	ldr	r2, [pc, #264]	; (80046e0 <HAL_RCC_ClockConfig+0x160>)
 80045d6:	061b      	lsls	r3, r3, #24
 80045d8:	0f1b      	lsrs	r3, r3, #28
 80045da:	5cd3      	ldrb	r3, [r2, r3]
 80045dc:	40d8      	lsrs	r0, r3
 80045de:	4b41      	ldr	r3, [pc, #260]	; (80046e4 <HAL_RCC_ClockConfig+0x164>)
 80045e0:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(TICK_INT_PRIORITY);
 80045e2:	2003      	movs	r0, #3
 80045e4:	f002 f978 	bl	80068d8 <HAL_InitTick>
 80045e8:	e7cf      	b.n	800458a <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045ea:	6823      	ldr	r3, [r4, #0]
 80045ec:	9901      	ldr	r1, [sp, #4]
 80045ee:	4393      	bics	r3, r2
 80045f0:	430b      	orrs	r3, r1
 80045f2:	6023      	str	r3, [r4, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80045f4:	6823      	ldr	r3, [r4, #0]
 80045f6:	4013      	ands	r3, r2
 80045f8:	9a01      	ldr	r2, [sp, #4]
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d1c4      	bne.n	8004588 <HAL_RCC_ClockConfig+0x8>
 80045fe:	e7cc      	b.n	800459a <HAL_RCC_ClockConfig+0x1a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004600:	20f0      	movs	r0, #240	; 0xf0
 8004602:	4935      	ldr	r1, [pc, #212]	; (80046d8 <HAL_RCC_ClockConfig+0x158>)
 8004604:	68cb      	ldr	r3, [r1, #12]
 8004606:	4383      	bics	r3, r0
 8004608:	68b0      	ldr	r0, [r6, #8]
 800460a:	4303      	orrs	r3, r0
 800460c:	60cb      	str	r3, [r1, #12]
 800460e:	e7c7      	b.n	80045a0 <HAL_RCC_ClockConfig+0x20>
 8004610:	4d31      	ldr	r5, [pc, #196]	; (80046d8 <HAL_RCC_ClockConfig+0x158>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004612:	6872      	ldr	r2, [r6, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004614:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004616:	2a02      	cmp	r2, #2
 8004618:	d119      	bne.n	800464e <HAL_RCC_ClockConfig+0xce>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800461a:	039b      	lsls	r3, r3, #14
 800461c:	d5b4      	bpl.n	8004588 <HAL_RCC_ClockConfig+0x8>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800461e:	2103      	movs	r1, #3
 8004620:	68eb      	ldr	r3, [r5, #12]
 8004622:	438b      	bics	r3, r1
 8004624:	4313      	orrs	r3, r2
 8004626:	60eb      	str	r3, [r5, #12]
    tickstart = HAL_GetTick();
 8004628:	f7ff f8ec 	bl	8003804 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800462c:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 800462e:	0007      	movs	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004630:	2b02      	cmp	r3, #2
 8004632:	d119      	bne.n	8004668 <HAL_RCC_ClockConfig+0xe8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004634:	220c      	movs	r2, #12
 8004636:	68eb      	ldr	r3, [r5, #12]
 8004638:	4013      	ands	r3, r2
 800463a:	2b08      	cmp	r3, #8
 800463c:	d0b2      	beq.n	80045a4 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800463e:	f7ff f8e1 	bl	8003804 <HAL_GetTick>
 8004642:	4b29      	ldr	r3, [pc, #164]	; (80046e8 <HAL_RCC_ClockConfig+0x168>)
 8004644:	1bc0      	subs	r0, r0, r7
 8004646:	4298      	cmp	r0, r3
 8004648:	d9f4      	bls.n	8004634 <HAL_RCC_ClockConfig+0xb4>
          return HAL_TIMEOUT;
 800464a:	2003      	movs	r0, #3
 800464c:	e79d      	b.n	800458a <HAL_RCC_ClockConfig+0xa>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800464e:	2a03      	cmp	r2, #3
 8004650:	d102      	bne.n	8004658 <HAL_RCC_ClockConfig+0xd8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004652:	019b      	lsls	r3, r3, #6
 8004654:	d4e3      	bmi.n	800461e <HAL_RCC_ClockConfig+0x9e>
 8004656:	e797      	b.n	8004588 <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004658:	2a01      	cmp	r2, #1
 800465a:	d102      	bne.n	8004662 <HAL_RCC_ClockConfig+0xe2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800465c:	075b      	lsls	r3, r3, #29
 800465e:	d4de      	bmi.n	800461e <HAL_RCC_ClockConfig+0x9e>
 8004660:	e792      	b.n	8004588 <HAL_RCC_ClockConfig+0x8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004662:	059b      	lsls	r3, r3, #22
 8004664:	d4db      	bmi.n	800461e <HAL_RCC_ClockConfig+0x9e>
 8004666:	e78f      	b.n	8004588 <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004668:	2b03      	cmp	r3, #3
 800466a:	d10b      	bne.n	8004684 <HAL_RCC_ClockConfig+0x104>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800466c:	220c      	movs	r2, #12
 800466e:	68eb      	ldr	r3, [r5, #12]
 8004670:	4013      	ands	r3, r2
 8004672:	4293      	cmp	r3, r2
 8004674:	d096      	beq.n	80045a4 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004676:	f7ff f8c5 	bl	8003804 <HAL_GetTick>
 800467a:	4b1b      	ldr	r3, [pc, #108]	; (80046e8 <HAL_RCC_ClockConfig+0x168>)
 800467c:	1bc0      	subs	r0, r0, r7
 800467e:	4298      	cmp	r0, r3
 8004680:	d9f4      	bls.n	800466c <HAL_RCC_ClockConfig+0xec>
 8004682:	e7e2      	b.n	800464a <HAL_RCC_ClockConfig+0xca>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004684:	2b01      	cmp	r3, #1
 8004686:	d010      	beq.n	80046aa <HAL_RCC_ClockConfig+0x12a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004688:	220c      	movs	r2, #12
 800468a:	68eb      	ldr	r3, [r5, #12]
 800468c:	4213      	tst	r3, r2
 800468e:	d089      	beq.n	80045a4 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004690:	f7ff f8b8 	bl	8003804 <HAL_GetTick>
 8004694:	4b14      	ldr	r3, [pc, #80]	; (80046e8 <HAL_RCC_ClockConfig+0x168>)
 8004696:	1bc0      	subs	r0, r0, r7
 8004698:	4298      	cmp	r0, r3
 800469a:	d9f5      	bls.n	8004688 <HAL_RCC_ClockConfig+0x108>
 800469c:	e7d5      	b.n	800464a <HAL_RCC_ClockConfig+0xca>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800469e:	f7ff f8b1 	bl	8003804 <HAL_GetTick>
 80046a2:	4b11      	ldr	r3, [pc, #68]	; (80046e8 <HAL_RCC_ClockConfig+0x168>)
 80046a4:	1bc0      	subs	r0, r0, r7
 80046a6:	4298      	cmp	r0, r3
 80046a8:	d8cf      	bhi.n	800464a <HAL_RCC_ClockConfig+0xca>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80046aa:	220c      	movs	r2, #12
 80046ac:	68eb      	ldr	r3, [r5, #12]
 80046ae:	4013      	ands	r3, r2
 80046b0:	2b04      	cmp	r3, #4
 80046b2:	d1f4      	bne.n	800469e <HAL_RCC_ClockConfig+0x11e>
 80046b4:	e776      	b.n	80045a4 <HAL_RCC_ClockConfig+0x24>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046b6:	6822      	ldr	r2, [r4, #0]
 80046b8:	439a      	bics	r2, r3
 80046ba:	6022      	str	r2, [r4, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80046bc:	6822      	ldr	r2, [r4, #0]
 80046be:	421a      	tst	r2, r3
 80046c0:	d100      	bne.n	80046c4 <HAL_RCC_ClockConfig+0x144>
 80046c2:	e776      	b.n	80045b2 <HAL_RCC_ClockConfig+0x32>
 80046c4:	e760      	b.n	8004588 <HAL_RCC_ClockConfig+0x8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80046c6:	68e3      	ldr	r3, [r4, #12]
 80046c8:	4908      	ldr	r1, [pc, #32]	; (80046ec <HAL_RCC_ClockConfig+0x16c>)
 80046ca:	400b      	ands	r3, r1
 80046cc:	68f1      	ldr	r1, [r6, #12]
 80046ce:	430b      	orrs	r3, r1
 80046d0:	60e3      	str	r3, [r4, #12]
 80046d2:	e773      	b.n	80045bc <HAL_RCC_ClockConfig+0x3c>
 80046d4:	40022000 	.word	0x40022000
 80046d8:	40021000 	.word	0x40021000
 80046dc:	ffffc7ff 	.word	0xffffc7ff
 80046e0:	08007b61 	.word	0x08007b61
 80046e4:	20000030 	.word	0x20000030
 80046e8:	00001388 	.word	0x00001388
 80046ec:	fffff8ff 	.word	0xfffff8ff

080046f0 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80046f0:	4b04      	ldr	r3, [pc, #16]	; (8004704 <HAL_RCC_GetPCLK1Freq+0x14>)
 80046f2:	4a05      	ldr	r2, [pc, #20]	; (8004708 <HAL_RCC_GetPCLK1Freq+0x18>)
 80046f4:	68db      	ldr	r3, [r3, #12]
 80046f6:	055b      	lsls	r3, r3, #21
 80046f8:	0f5b      	lsrs	r3, r3, #29
 80046fa:	5cd3      	ldrb	r3, [r2, r3]
 80046fc:	4a03      	ldr	r2, [pc, #12]	; (800470c <HAL_RCC_GetPCLK1Freq+0x1c>)
 80046fe:	6810      	ldr	r0, [r2, #0]
 8004700:	40d8      	lsrs	r0, r3
}
 8004702:	4770      	bx	lr
 8004704:	40021000 	.word	0x40021000
 8004708:	08007b71 	.word	0x08007b71
 800470c:	20000030 	.word	0x20000030

08004710 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004710:	4b04      	ldr	r3, [pc, #16]	; (8004724 <HAL_RCC_GetPCLK2Freq+0x14>)
 8004712:	4a05      	ldr	r2, [pc, #20]	; (8004728 <HAL_RCC_GetPCLK2Freq+0x18>)
 8004714:	68db      	ldr	r3, [r3, #12]
 8004716:	049b      	lsls	r3, r3, #18
 8004718:	0f5b      	lsrs	r3, r3, #29
 800471a:	5cd3      	ldrb	r3, [r2, r3]
 800471c:	4a03      	ldr	r2, [pc, #12]	; (800472c <HAL_RCC_GetPCLK2Freq+0x1c>)
 800471e:	6810      	ldr	r0, [r2, #0]
 8004720:	40d8      	lsrs	r0, r3
}
 8004722:	4770      	bx	lr
 8004724:	40021000 	.word	0x40021000
 8004728:	08007b71 	.word	0x08007b71
 800472c:	20000030 	.word	0x20000030

08004730 <HAL_RCCEx_PeriphCLKConfig>:
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8004730:	2382      	movs	r3, #130	; 0x82
{
 8004732:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004734:	6802      	ldr	r2, [r0, #0]
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8004736:	011b      	lsls	r3, r3, #4
{
 8004738:	0005      	movs	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800473a:	421a      	tst	r2, r3
 800473c:	d048      	beq.n	80047d0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800473e:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8004740:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004742:	4c65      	ldr	r4, [pc, #404]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8004744:	055b      	lsls	r3, r3, #21
 8004746:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    FlagStatus       pwrclkchanged = RESET;
 8004748:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800474a:	421a      	tst	r2, r3
 800474c:	d104      	bne.n	8004758 <HAL_RCCEx_PeriphCLKConfig+0x28>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800474e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004750:	4313      	orrs	r3, r2
 8004752:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 8004754:	2301      	movs	r3, #1
 8004756:	9300      	str	r3, [sp, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004758:	2780      	movs	r7, #128	; 0x80
 800475a:	4e60      	ldr	r6, [pc, #384]	; (80048dc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800475c:	007f      	lsls	r7, r7, #1
 800475e:	6833      	ldr	r3, [r6, #0]
 8004760:	423b      	tst	r3, r7
 8004762:	d077      	beq.n	8004854 <HAL_RCCEx_PeriphCLKConfig+0x124>
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8004764:	6869      	ldr	r1, [r5, #4]
 8004766:	23c0      	movs	r3, #192	; 0xc0
 8004768:	0008      	movs	r0, r1
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800476a:	6822      	ldr	r2, [r4, #0]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800476c:	039b      	lsls	r3, r3, #14
 800476e:	4018      	ands	r0, r3
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8004770:	401a      	ands	r2, r3
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8004772:	4290      	cmp	r0, r2
 8004774:	d103      	bne.n	800477e <HAL_RCCEx_PeriphCLKConfig+0x4e>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8004776:	68aa      	ldr	r2, [r5, #8]
 8004778:	4013      	ands	r3, r2
 800477a:	4298      	cmp	r0, r3
 800477c:	d009      	beq.n	8004792 <HAL_RCCEx_PeriphCLKConfig+0x62>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800477e:	23c0      	movs	r3, #192	; 0xc0
 8004780:	000a      	movs	r2, r1
 8004782:	029b      	lsls	r3, r3, #10
 8004784:	401a      	ands	r2, r3
 8004786:	429a      	cmp	r2, r3
 8004788:	d103      	bne.n	8004792 <HAL_RCCEx_PeriphCLKConfig+0x62>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800478a:	6823      	ldr	r3, [r4, #0]
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800478c:	2001      	movs	r0, #1
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800478e:	039b      	lsls	r3, r3, #14
 8004790:	d471      	bmi.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0x146>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8004792:	22c0      	movs	r2, #192	; 0xc0
 8004794:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8004796:	0292      	lsls	r2, r2, #10
 8004798:	4013      	ands	r3, r2

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800479a:	d000      	beq.n	800479e <HAL_RCCEx_PeriphCLKConfig+0x6e>
 800479c:	e06c      	b.n	8004878 <HAL_RCCEx_PeriphCLKConfig+0x148>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800479e:	6869      	ldr	r1, [r5, #4]
 80047a0:	23c0      	movs	r3, #192	; 0xc0
 80047a2:	000a      	movs	r2, r1
 80047a4:	029b      	lsls	r3, r3, #10
 80047a6:	401a      	ands	r2, r3
 80047a8:	429a      	cmp	r2, r3
 80047aa:	d107      	bne.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0x8c>
 80047ac:	6823      	ldr	r3, [r4, #0]
 80047ae:	484c      	ldr	r0, [pc, #304]	; (80048e0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80047b0:	4003      	ands	r3, r0
 80047b2:	20c0      	movs	r0, #192	; 0xc0
 80047b4:	0380      	lsls	r0, r0, #14
 80047b6:	4001      	ands	r1, r0
 80047b8:	430b      	orrs	r3, r1
 80047ba:	6023      	str	r3, [r4, #0]
 80047bc:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80047be:	431a      	orrs	r2, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80047c0:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80047c2:	6522      	str	r2, [r4, #80]	; 0x50
    if(pwrclkchanged == SET)
 80047c4:	2b01      	cmp	r3, #1
 80047c6:	d103      	bne.n	80047d0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047c8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80047ca:	4a46      	ldr	r2, [pc, #280]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80047cc:	4013      	ands	r3, r2
 80047ce:	63a3      	str	r3, [r4, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80047d0:	682b      	ldr	r3, [r5, #0]
 80047d2:	07da      	lsls	r2, r3, #31
 80047d4:	d506      	bpl.n	80047e4 <HAL_RCCEx_PeriphCLKConfig+0xb4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80047d6:	2003      	movs	r0, #3
 80047d8:	493f      	ldr	r1, [pc, #252]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80047da:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80047dc:	4382      	bics	r2, r0
 80047de:	68e8      	ldr	r0, [r5, #12]
 80047e0:	4302      	orrs	r2, r0
 80047e2:	64ca      	str	r2, [r1, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80047e4:	079a      	lsls	r2, r3, #30
 80047e6:	d506      	bpl.n	80047f6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80047e8:	200c      	movs	r0, #12
 80047ea:	493b      	ldr	r1, [pc, #236]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80047ec:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80047ee:	4382      	bics	r2, r0
 80047f0:	6928      	ldr	r0, [r5, #16]
 80047f2:	4302      	orrs	r2, r0
 80047f4:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80047f6:	075a      	lsls	r2, r3, #29
 80047f8:	d506      	bpl.n	8004808 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80047fa:	4937      	ldr	r1, [pc, #220]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80047fc:	483a      	ldr	r0, [pc, #232]	; (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80047fe:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8004800:	4002      	ands	r2, r0
 8004802:	6968      	ldr	r0, [r5, #20]
 8004804:	4302      	orrs	r2, r0
 8004806:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004808:	071a      	lsls	r2, r3, #28
 800480a:	d506      	bpl.n	800481a <HAL_RCCEx_PeriphCLKConfig+0xea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800480c:	4932      	ldr	r1, [pc, #200]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800480e:	4837      	ldr	r0, [pc, #220]	; (80048ec <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004810:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8004812:	4002      	ands	r2, r0
 8004814:	69a8      	ldr	r0, [r5, #24]
 8004816:	4302      	orrs	r2, r0
 8004818:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800481a:	05da      	lsls	r2, r3, #23
 800481c:	d506      	bpl.n	800482c <HAL_RCCEx_PeriphCLKConfig+0xfc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800481e:	492e      	ldr	r1, [pc, #184]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8004820:	4833      	ldr	r0, [pc, #204]	; (80048f0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004822:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8004824:	4002      	ands	r2, r0
 8004826:	69e8      	ldr	r0, [r5, #28]
 8004828:	4302      	orrs	r2, r0
 800482a:	64ca      	str	r2, [r1, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800482c:	065a      	lsls	r2, r3, #25
 800482e:	d506      	bpl.n	800483e <HAL_RCCEx_PeriphCLKConfig+0x10e>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004830:	4929      	ldr	r1, [pc, #164]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8004832:	4830      	ldr	r0, [pc, #192]	; (80048f4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004834:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8004836:	4002      	ands	r2, r0
 8004838:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800483a:	4302      	orrs	r2, r0
 800483c:	64ca      	str	r2, [r1, #76]	; 0x4c
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
  }

  return HAL_OK;
 800483e:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004840:	061b      	lsls	r3, r3, #24
 8004842:	d518      	bpl.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0x146>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8004844:	4a24      	ldr	r2, [pc, #144]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8004846:	492c      	ldr	r1, [pc, #176]	; (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8004848:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800484a:	400b      	ands	r3, r1
 800484c:	6a29      	ldr	r1, [r5, #32]
 800484e:	430b      	orrs	r3, r1
 8004850:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004852:	e010      	b.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0x146>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004854:	6833      	ldr	r3, [r6, #0]
 8004856:	433b      	orrs	r3, r7
 8004858:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800485a:	f7fe ffd3 	bl	8003804 <HAL_GetTick>
 800485e:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004860:	6833      	ldr	r3, [r6, #0]
 8004862:	423b      	tst	r3, r7
 8004864:	d000      	beq.n	8004868 <HAL_RCCEx_PeriphCLKConfig+0x138>
 8004866:	e77d      	b.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x34>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004868:	f7fe ffcc 	bl	8003804 <HAL_GetTick>
 800486c:	9b01      	ldr	r3, [sp, #4]
 800486e:	1ac0      	subs	r0, r0, r3
 8004870:	2864      	cmp	r0, #100	; 0x64
 8004872:	d9f5      	bls.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0x130>
          return HAL_TIMEOUT;
 8004874:	2003      	movs	r0, #3
}
 8004876:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8004878:	4011      	ands	r1, r2
 800487a:	428b      	cmp	r3, r1
 800487c:	d002      	beq.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x154>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800487e:	6829      	ldr	r1, [r5, #0]
 8004880:	0689      	lsls	r1, r1, #26
 8004882:	d408      	bmi.n	8004896 <HAL_RCCEx_PeriphCLKConfig+0x166>
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8004884:	68a9      	ldr	r1, [r5, #8]
 8004886:	400a      	ands	r2, r1
 8004888:	429a      	cmp	r2, r3
 800488a:	d100      	bne.n	800488e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800488c:	e787      	b.n	800479e <HAL_RCCEx_PeriphCLKConfig+0x6e>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 800488e:	682b      	ldr	r3, [r5, #0]
 8004890:	051b      	lsls	r3, r3, #20
 8004892:	d400      	bmi.n	8004896 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8004894:	e783      	b.n	800479e <HAL_RCCEx_PeriphCLKConfig+0x6e>
      __HAL_RCC_BACKUPRESET_FORCE();
 8004896:	2280      	movs	r2, #128	; 0x80
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8004898:	6d21      	ldr	r1, [r4, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_FORCE();
 800489a:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800489c:	0312      	lsls	r2, r2, #12
 800489e:	4302      	orrs	r2, r0
 80048a0:	6522      	str	r2, [r4, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80048a2:	6d22      	ldr	r2, [r4, #80]	; 0x50
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80048a4:	4b12      	ldr	r3, [pc, #72]	; (80048f0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 80048a6:	4815      	ldr	r0, [pc, #84]	; (80048fc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80048a8:	400b      	ands	r3, r1
      __HAL_RCC_BACKUPRESET_RELEASE();
 80048aa:	4002      	ands	r2, r0
 80048ac:	6522      	str	r2, [r4, #80]	; 0x50
      RCC->CSR = temp_reg;
 80048ae:	6523      	str	r3, [r4, #80]	; 0x50
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80048b0:	05cb      	lsls	r3, r1, #23
 80048b2:	d400      	bmi.n	80048b6 <HAL_RCCEx_PeriphCLKConfig+0x186>
 80048b4:	e773      	b.n	800479e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        tickstart = HAL_GetTick();
 80048b6:	f7fe ffa5 	bl	8003804 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80048ba:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 80048bc:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80048be:	00bf      	lsls	r7, r7, #2
 80048c0:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80048c2:	423b      	tst	r3, r7
 80048c4:	d000      	beq.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x198>
 80048c6:	e76a      	b.n	800479e <HAL_RCCEx_PeriphCLKConfig+0x6e>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80048c8:	f7fe ff9c 	bl	8003804 <HAL_GetTick>
 80048cc:	4b0c      	ldr	r3, [pc, #48]	; (8004900 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048ce:	1b80      	subs	r0, r0, r6
 80048d0:	4298      	cmp	r0, r3
 80048d2:	d9f5      	bls.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0x190>
 80048d4:	e7ce      	b.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0x144>
 80048d6:	46c0      	nop			; (mov r8, r8)
 80048d8:	40021000 	.word	0x40021000
 80048dc:	40007000 	.word	0x40007000
 80048e0:	ffcfffff 	.word	0xffcfffff
 80048e4:	efffffff 	.word	0xefffffff
 80048e8:	fffff3ff 	.word	0xfffff3ff
 80048ec:	ffffcfff 	.word	0xffffcfff
 80048f0:	fffcffff 	.word	0xfffcffff
 80048f4:	fbffffff 	.word	0xfbffffff
 80048f8:	fff3ffff 	.word	0xfff3ffff
 80048fc:	fff7ffff 	.word	0xfff7ffff
 8004900:	00001388 	.word	0x00001388

08004904 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8004904:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004906:	2702      	movs	r7, #2

  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004908:	1c45      	adds	r5, r0, #1
 800490a:	7feb      	ldrb	r3, [r5, #31]
{
 800490c:	0004      	movs	r4, r0
  __HAL_LOCK(hrtc);
 800490e:	0038      	movs	r0, r7
 8004910:	2b01      	cmp	r3, #1
 8004912:	d024      	beq.n	800495e <HAL_RTC_DeactivateAlarm+0x5a>
 8004914:	2301      	movs	r3, #1

  hrtc->State = HAL_RTC_STATE_BUSY;

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004916:	22ca      	movs	r2, #202	; 0xca
  __HAL_LOCK(hrtc);
 8004918:	77eb      	strb	r3, [r5, #31]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800491a:	6823      	ldr	r3, [r4, #0]
  hrtc->State = HAL_RTC_STATE_BUSY;
 800491c:	19e6      	adds	r6, r4, r7
 800491e:	77f7      	strb	r7, [r6, #31]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004920:	625a      	str	r2, [r3, #36]	; 0x24
 8004922:	3a77      	subs	r2, #119	; 0x77
 8004924:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 8004926:	32ad      	adds	r2, #173	; 0xad
 8004928:	4291      	cmp	r1, r2
 800492a:	d128      	bne.n	800497e <HAL_RTC_DeactivateAlarm+0x7a>
  {
    /* AlarmA */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800492c:	689a      	ldr	r2, [r3, #8]
 800492e:	4921      	ldr	r1, [pc, #132]	; (80049b4 <HAL_RTC_DeactivateAlarm+0xb0>)
 8004930:	400a      	ands	r2, r1
 8004932:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8004934:	689a      	ldr	r2, [r3, #8]
 8004936:	4920      	ldr	r1, [pc, #128]	; (80049b8 <HAL_RTC_DeactivateAlarm+0xb4>)
 8004938:	400a      	ands	r2, r1
 800493a:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();
 800493c:	f7fe ff62 	bl	8003804 <HAL_GetTick>

    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8004940:	2301      	movs	r3, #1
    tickstart = HAL_GetTick();
 8004942:	9000      	str	r0, [sp, #0]
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8004944:	9301      	str	r3, [sp, #4]
 8004946:	6823      	ldr	r3, [r4, #0]
 8004948:	68df      	ldr	r7, [r3, #12]
 800494a:	9b01      	ldr	r3, [sp, #4]
 800494c:	401f      	ands	r7, r3
 800494e:	d007      	beq.n	8004960 <HAL_RTC_DeactivateAlarm+0x5c>
        return HAL_TIMEOUT;
      }
    }
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004950:	22ff      	movs	r2, #255	; 0xff
 8004952:	6823      	ldr	r3, [r4, #0]

  hrtc->State = HAL_RTC_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004954:	2000      	movs	r0, #0
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004956:	625a      	str	r2, [r3, #36]	; 0x24
  hrtc->State = HAL_RTC_STATE_READY;
 8004958:	2301      	movs	r3, #1
 800495a:	77f3      	strb	r3, [r6, #31]
  __HAL_UNLOCK(hrtc);
 800495c:	77e8      	strb	r0, [r5, #31]

  return HAL_OK;
}
 800495e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8004960:	f7fe ff50 	bl	8003804 <HAL_GetTick>
 8004964:	9b00      	ldr	r3, [sp, #0]
 8004966:	1ac0      	subs	r0, r0, r3
 8004968:	23fa      	movs	r3, #250	; 0xfa
 800496a:	009b      	lsls	r3, r3, #2
 800496c:	4298      	cmp	r0, r3
 800496e:	d9ea      	bls.n	8004946 <HAL_RTC_DeactivateAlarm+0x42>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004970:	22ff      	movs	r2, #255	; 0xff
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004972:	2003      	movs	r0, #3
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004974:	6823      	ldr	r3, [r4, #0]
 8004976:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004978:	77f0      	strb	r0, [r6, #31]
        __HAL_UNLOCK(hrtc);
 800497a:	77ef      	strb	r7, [r5, #31]
        return HAL_TIMEOUT;
 800497c:	e7ef      	b.n	800495e <HAL_RTC_DeactivateAlarm+0x5a>
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800497e:	689a      	ldr	r2, [r3, #8]
 8004980:	490e      	ldr	r1, [pc, #56]	; (80049bc <HAL_RTC_DeactivateAlarm+0xb8>)
 8004982:	400a      	ands	r2, r1
 8004984:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8004986:	689a      	ldr	r2, [r3, #8]
 8004988:	490d      	ldr	r1, [pc, #52]	; (80049c0 <HAL_RTC_DeactivateAlarm+0xbc>)
 800498a:	400a      	ands	r2, r1
 800498c:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 800498e:	f7fe ff39 	bl	8003804 <HAL_GetTick>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8004992:	9701      	str	r7, [sp, #4]
    tickstart = HAL_GetTick();
 8004994:	9000      	str	r0, [sp, #0]
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8004996:	6823      	ldr	r3, [r4, #0]
 8004998:	68df      	ldr	r7, [r3, #12]
 800499a:	9b01      	ldr	r3, [sp, #4]
 800499c:	401f      	ands	r7, r3
 800499e:	d1d7      	bne.n	8004950 <HAL_RTC_DeactivateAlarm+0x4c>
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80049a0:	f7fe ff30 	bl	8003804 <HAL_GetTick>
 80049a4:	9b00      	ldr	r3, [sp, #0]
 80049a6:	1ac0      	subs	r0, r0, r3
 80049a8:	23fa      	movs	r3, #250	; 0xfa
 80049aa:	009b      	lsls	r3, r3, #2
 80049ac:	4298      	cmp	r0, r3
 80049ae:	d9f2      	bls.n	8004996 <HAL_RTC_DeactivateAlarm+0x92>
 80049b0:	e7de      	b.n	8004970 <HAL_RTC_DeactivateAlarm+0x6c>
 80049b2:	46c0      	nop			; (mov r8, r8)
 80049b4:	fffffeff 	.word	0xfffffeff
 80049b8:	ffffefff 	.word	0xffffefff
 80049bc:	fffffdff 	.word	0xfffffdff
 80049c0:	ffffdfff 	.word	0xffffdfff

080049c4 <HAL_RTC_WaitForSynchro>:
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80049c4:	21a0      	movs	r1, #160	; 0xa0
 80049c6:	6802      	ldr	r2, [r0, #0]
{
 80049c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80049ca:	68d3      	ldr	r3, [r2, #12]
{
 80049cc:	0004      	movs	r4, r0
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80049ce:	438b      	bics	r3, r1
 80049d0:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 80049d2:	f7fe ff17 	bl	8003804 <HAL_GetTick>

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80049d6:	27fa      	movs	r7, #250	; 0xfa
  tickstart = HAL_GetTick();
 80049d8:	0006      	movs	r6, r0
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80049da:	2520      	movs	r5, #32
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80049dc:	00bf      	lsls	r7, r7, #2
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80049de:	6823      	ldr	r3, [r4, #0]
 80049e0:	68db      	ldr	r3, [r3, #12]
 80049e2:	422b      	tst	r3, r5
 80049e4:	d001      	beq.n	80049ea <HAL_RTC_WaitForSynchro+0x26>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 80049e6:	2000      	movs	r0, #0
}
 80049e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80049ea:	f7fe ff0b 	bl	8003804 <HAL_GetTick>
 80049ee:	1b80      	subs	r0, r0, r6
 80049f0:	42b8      	cmp	r0, r7
 80049f2:	d9f4      	bls.n	80049de <HAL_RTC_WaitForSynchro+0x1a>
      return HAL_TIMEOUT;
 80049f4:	2003      	movs	r0, #3
 80049f6:	e7f7      	b.n	80049e8 <HAL_RTC_WaitForSynchro+0x24>

080049f8 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80049f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80049fa:	2440      	movs	r4, #64	; 0x40
 80049fc:	6803      	ldr	r3, [r0, #0]
{
 80049fe:	0005      	movs	r5, r0
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8004a00:	68da      	ldr	r2, [r3, #12]
 8004a02:	4222      	tst	r2, r4
 8004a04:	d001      	beq.n	8004a0a <RTC_EnterInitMode+0x12>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8004a06:	2000      	movs	r0, #0
}
 8004a08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8004a0a:	2201      	movs	r2, #1
 8004a0c:	4252      	negs	r2, r2
 8004a0e:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8004a10:	f7fe fef8 	bl	8003804 <HAL_GetTick>
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8004a14:	27fa      	movs	r7, #250	; 0xfa
    tickstart = HAL_GetTick();
 8004a16:	0006      	movs	r6, r0
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8004a18:	00bf      	lsls	r7, r7, #2
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8004a1a:	682b      	ldr	r3, [r5, #0]
 8004a1c:	68db      	ldr	r3, [r3, #12]
 8004a1e:	4223      	tst	r3, r4
 8004a20:	d1f1      	bne.n	8004a06 <RTC_EnterInitMode+0xe>
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8004a22:	f7fe feef 	bl	8003804 <HAL_GetTick>
 8004a26:	1b80      	subs	r0, r0, r6
 8004a28:	42b8      	cmp	r0, r7
 8004a2a:	d9f6      	bls.n	8004a1a <RTC_EnterInitMode+0x22>
        return HAL_TIMEOUT;
 8004a2c:	2003      	movs	r0, #3
 8004a2e:	e7eb      	b.n	8004a08 <RTC_EnterInitMode+0x10>

08004a30 <HAL_RTC_Init>:
{
 8004a30:	b570      	push	{r4, r5, r6, lr}
 8004a32:	0004      	movs	r4, r0
    return HAL_ERROR;
 8004a34:	2501      	movs	r5, #1
  if (hrtc == NULL)
 8004a36:	2800      	cmp	r0, #0
 8004a38:	d01a      	beq.n	8004a70 <HAL_RTC_Init+0x40>
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004a3a:	1c86      	adds	r6, r0, #2
 8004a3c:	7ff3      	ldrb	r3, [r6, #31]
 8004a3e:	b2db      	uxtb	r3, r3
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d103      	bne.n	8004a4c <HAL_RTC_Init+0x1c>
    hrtc->Lock = HAL_UNLOCKED;
 8004a44:	1942      	adds	r2, r0, r5
 8004a46:	77d3      	strb	r3, [r2, #31]
    HAL_RTC_MspInit(hrtc);
 8004a48:	f001 ff66 	bl	8006918 <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004a4c:	2302      	movs	r3, #2
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004a4e:	22ca      	movs	r2, #202	; 0xca
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004a50:	77f3      	strb	r3, [r6, #31]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004a52:	6823      	ldr	r3, [r4, #0]
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004a54:	0020      	movs	r0, r4
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004a56:	625a      	str	r2, [r3, #36]	; 0x24
 8004a58:	3a77      	subs	r2, #119	; 0x77
 8004a5a:	625a      	str	r2, [r3, #36]	; 0x24
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004a5c:	f7ff ffcc 	bl	80049f8 <RTC_EnterInitMode>
 8004a60:	6823      	ldr	r3, [r4, #0]
 8004a62:	1e05      	subs	r5, r0, #0
 8004a64:	d006      	beq.n	8004a74 <HAL_RTC_Init+0x44>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004a66:	22ff      	movs	r2, #255	; 0xff
 8004a68:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004a6a:	2304      	movs	r3, #4
 8004a6c:	77f3      	strb	r3, [r6, #31]
        return HAL_ERROR;
 8004a6e:	2501      	movs	r5, #1
}
 8004a70:	0028      	movs	r0, r5
 8004a72:	bd70      	pop	{r4, r5, r6, pc}
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004a74:	689a      	ldr	r2, [r3, #8]
 8004a76:	491b      	ldr	r1, [pc, #108]	; (8004ae4 <HAL_RTC_Init+0xb4>)
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004a78:	6920      	ldr	r0, [r4, #16]
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004a7a:	400a      	ands	r2, r1
 8004a7c:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004a7e:	6862      	ldr	r2, [r4, #4]
 8004a80:	6899      	ldr	r1, [r3, #8]
 8004a82:	4302      	orrs	r2, r0
 8004a84:	69a0      	ldr	r0, [r4, #24]
 8004a86:	4302      	orrs	r2, r0
 8004a88:	430a      	orrs	r2, r1
 8004a8a:	609a      	str	r2, [r3, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004a8c:	68e2      	ldr	r2, [r4, #12]
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8004a8e:	6960      	ldr	r0, [r4, #20]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004a90:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8004a92:	68a2      	ldr	r2, [r4, #8]
 8004a94:	6919      	ldr	r1, [r3, #16]
 8004a96:	0412      	lsls	r2, r2, #16
 8004a98:	430a      	orrs	r2, r1
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8004a9a:	2180      	movs	r1, #128	; 0x80
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8004a9c:	611a      	str	r2, [r3, #16]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8004a9e:	68da      	ldr	r2, [r3, #12]
 8004aa0:	438a      	bics	r2, r1
 8004aa2:	60da      	str	r2, [r3, #12]
    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8004aa4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004aa6:	397d      	subs	r1, #125	; 0x7d
 8004aa8:	438a      	bics	r2, r1
 8004aaa:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8004aac:	69e2      	ldr	r2, [r4, #28]
 8004aae:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8004ab0:	4302      	orrs	r2, r0
 8004ab2:	430a      	orrs	r2, r1
 8004ab4:	64da      	str	r2, [r3, #76]	; 0x4c
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8004ab6:	689b      	ldr	r3, [r3, #8]
 8004ab8:	069b      	lsls	r3, r3, #26
 8004aba:	d40c      	bmi.n	8004ad6 <HAL_RTC_Init+0xa6>
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004abc:	0020      	movs	r0, r4
 8004abe:	f7ff ff81 	bl	80049c4 <HAL_RTC_WaitForSynchro>
 8004ac2:	2800      	cmp	r0, #0
 8004ac4:	d007      	beq.n	8004ad6 <HAL_RTC_Init+0xa6>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004ac6:	22ff      	movs	r2, #255	; 0xff
 8004ac8:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(hrtc);
 8004aca:	3401      	adds	r4, #1
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004acc:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004ace:	2304      	movs	r3, #4
 8004ad0:	77f3      	strb	r3, [r6, #31]
        __HAL_UNLOCK(hrtc);
 8004ad2:	77e5      	strb	r5, [r4, #31]
 8004ad4:	e7cb      	b.n	8004a6e <HAL_RTC_Init+0x3e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004ad6:	22ff      	movs	r2, #255	; 0xff
 8004ad8:	6823      	ldr	r3, [r4, #0]
 8004ada:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 8004adc:	2301      	movs	r3, #1
 8004ade:	77f3      	strb	r3, [r6, #31]
    return HAL_OK;
 8004ae0:	e7c6      	b.n	8004a70 <HAL_RTC_Init+0x40>
 8004ae2:	46c0      	nop			; (mov r8, r8)
 8004ae4:	ff8fffbf 	.word	0xff8fffbf

08004ae8 <RTC_ByteToBcd2>:
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 8004ae8:	2300      	movs	r3, #0
  uint8_t Param = Value;

  while (Param >= 10U)
 8004aea:	2809      	cmp	r0, #9
 8004aec:	d803      	bhi.n	8004af6 <RTC_ByteToBcd2+0xe>
  {
    bcdhigh++;
    Param -= 10U;
  }

  return ((uint8_t)(bcdhigh << 4U) | Param);
 8004aee:	011b      	lsls	r3, r3, #4
 8004af0:	4318      	orrs	r0, r3
 8004af2:	b2c0      	uxtb	r0, r0
}
 8004af4:	4770      	bx	lr
    Param -= 10U;
 8004af6:	380a      	subs	r0, #10
    bcdhigh++;
 8004af8:	3301      	adds	r3, #1
    Param -= 10U;
 8004afa:	b2c0      	uxtb	r0, r0
 8004afc:	e7f5      	b.n	8004aea <RTC_ByteToBcd2+0x2>
	...

08004b00 <HAL_RTC_SetTime>:
{
 8004b00:	2302      	movs	r3, #2
 8004b02:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 8004b04:	1c47      	adds	r7, r0, #1
{
 8004b06:	000c      	movs	r4, r1
  __HAL_LOCK(hrtc);
 8004b08:	7ff9      	ldrb	r1, [r7, #31]
{
 8004b0a:	b085      	sub	sp, #20
 8004b0c:	0005      	movs	r5, r0
  __HAL_LOCK(hrtc);
 8004b0e:	001e      	movs	r6, r3
 8004b10:	2901      	cmp	r1, #1
 8004b12:	d037      	beq.n	8004b84 <HAL_RTC_SetTime+0x84>
 8004b14:	2101      	movs	r1, #1
 8004b16:	77f9      	strb	r1, [r7, #31]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004b18:	18c1      	adds	r1, r0, r3
 8004b1a:	77cb      	strb	r3, [r1, #31]
 8004b1c:	9101      	str	r1, [sp, #4]
 8004b1e:	2140      	movs	r1, #64	; 0x40
 8004b20:	6806      	ldr	r6, [r0, #0]
 8004b22:	7863      	ldrb	r3, [r4, #1]
 8004b24:	7820      	ldrb	r0, [r4, #0]
 8004b26:	9302      	str	r3, [sp, #8]
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004b28:	68b3      	ldr	r3, [r6, #8]
 8004b2a:	400b      	ands	r3, r1
  if (Format == RTC_FORMAT_BIN)
 8004b2c:	2a00      	cmp	r2, #0
 8004b2e:	d12c      	bne.n	8004b8a <HAL_RTC_SetTime+0x8a>
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d100      	bne.n	8004b36 <HAL_RTC_SetTime+0x36>
      sTime->TimeFormat = 0x00U;
 8004b34:	70e3      	strb	r3, [r4, #3]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8004b36:	f7ff ffd7 	bl	8004ae8 <RTC_ByteToBcd2>
 8004b3a:	9003      	str	r0, [sp, #12]
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8004b3c:	9802      	ldr	r0, [sp, #8]
 8004b3e:	f7ff ffd3 	bl	8004ae8 <RTC_ByteToBcd2>
 8004b42:	9002      	str	r0, [sp, #8]
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8004b44:	78a0      	ldrb	r0, [r4, #2]
 8004b46:	f7ff ffcf 	bl	8004ae8 <RTC_ByteToBcd2>
 8004b4a:	0003      	movs	r3, r0
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8004b4c:	78e0      	ldrb	r0, [r4, #3]
 8004b4e:	0400      	lsls	r0, r0, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8004b50:	4318      	orrs	r0, r3
 8004b52:	9b03      	ldr	r3, [sp, #12]
 8004b54:	041b      	lsls	r3, r3, #16
 8004b56:	4318      	orrs	r0, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8004b58:	9b02      	ldr	r3, [sp, #8]
 8004b5a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8004b5c:	4318      	orrs	r0, r3
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004b5e:	23ca      	movs	r3, #202	; 0xca
 8004b60:	6273      	str	r3, [r6, #36]	; 0x24
 8004b62:	3b77      	subs	r3, #119	; 0x77
 8004b64:	6273      	str	r3, [r6, #36]	; 0x24
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8004b66:	9002      	str	r0, [sp, #8]
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004b68:	0028      	movs	r0, r5
 8004b6a:	f7ff ff45 	bl	80049f8 <RTC_EnterInitMode>
 8004b6e:	682b      	ldr	r3, [r5, #0]
 8004b70:	1e06      	subs	r6, r0, #0
 8004b72:	d016      	beq.n	8004ba2 <HAL_RTC_SetTime+0xa2>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004b74:	22ff      	movs	r2, #255	; 0xff
 8004b76:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004b78:	2304      	movs	r3, #4
 8004b7a:	9a01      	ldr	r2, [sp, #4]
 8004b7c:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hrtc);
 8004b7e:	2300      	movs	r3, #0
 8004b80:	77fb      	strb	r3, [r7, #31]
        return HAL_ERROR;
 8004b82:	2601      	movs	r6, #1
}
 8004b84:	0030      	movs	r0, r6
 8004b86:	b005      	add	sp, #20
 8004b88:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d100      	bne.n	8004b90 <HAL_RTC_SetTime+0x90>
      sTime->TimeFormat = 0x00U;
 8004b8e:	70e3      	strb	r3, [r4, #3]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8004b90:	9b02      	ldr	r3, [sp, #8]
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8004b92:	0400      	lsls	r0, r0, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8004b94:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8004b96:	4318      	orrs	r0, r3
              ((uint32_t)sTime->Seconds) | \
 8004b98:	78a3      	ldrb	r3, [r4, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8004b9a:	4318      	orrs	r0, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8004b9c:	78e3      	ldrb	r3, [r4, #3]
 8004b9e:	041b      	lsls	r3, r3, #16
 8004ba0:	e7dc      	b.n	8004b5c <HAL_RTC_SetTime+0x5c>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004ba2:	4815      	ldr	r0, [pc, #84]	; (8004bf8 <HAL_RTC_SetTime+0xf8>)
 8004ba4:	9a02      	ldr	r2, [sp, #8]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8004ba6:	4915      	ldr	r1, [pc, #84]	; (8004bfc <HAL_RTC_SetTime+0xfc>)
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004ba8:	4002      	ands	r2, r0
 8004baa:	601a      	str	r2, [r3, #0]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8004bac:	689a      	ldr	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004bae:	6920      	ldr	r0, [r4, #16]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8004bb0:	400a      	ands	r2, r1
 8004bb2:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004bb4:	68e2      	ldr	r2, [r4, #12]
 8004bb6:	6899      	ldr	r1, [r3, #8]
 8004bb8:	4302      	orrs	r2, r0
 8004bba:	430a      	orrs	r2, r1
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8004bbc:	2180      	movs	r1, #128	; 0x80
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004bbe:	609a      	str	r2, [r3, #8]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8004bc0:	68da      	ldr	r2, [r3, #12]
 8004bc2:	438a      	bics	r2, r1
 8004bc4:	60da      	str	r2, [r3, #12]
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8004bc6:	689b      	ldr	r3, [r3, #8]
 8004bc8:	069b      	lsls	r3, r3, #26
 8004bca:	d40c      	bmi.n	8004be6 <HAL_RTC_SetTime+0xe6>
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004bcc:	0028      	movs	r0, r5
 8004bce:	f7ff fef9 	bl	80049c4 <HAL_RTC_WaitForSynchro>
 8004bd2:	2800      	cmp	r0, #0
 8004bd4:	d007      	beq.n	8004be6 <HAL_RTC_SetTime+0xe6>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004bd6:	22ff      	movs	r2, #255	; 0xff
 8004bd8:	682b      	ldr	r3, [r5, #0]
 8004bda:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004bdc:	2304      	movs	r3, #4
 8004bde:	9a01      	ldr	r2, [sp, #4]
 8004be0:	77d3      	strb	r3, [r2, #31]
        __HAL_UNLOCK(hrtc);
 8004be2:	77fe      	strb	r6, [r7, #31]
 8004be4:	e7cd      	b.n	8004b82 <HAL_RTC_SetTime+0x82>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004be6:	22ff      	movs	r2, #255	; 0xff
 8004be8:	682b      	ldr	r3, [r5, #0]
 8004bea:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 8004bec:	2301      	movs	r3, #1
 8004bee:	9a01      	ldr	r2, [sp, #4]
 8004bf0:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hrtc);
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	77fb      	strb	r3, [r7, #31]
    return HAL_OK;
 8004bf6:	e7c5      	b.n	8004b84 <HAL_RTC_SetTime+0x84>
 8004bf8:	007f7f7f 	.word	0x007f7f7f
 8004bfc:	fffbffff 	.word	0xfffbffff

08004c00 <HAL_RTC_SetDate>:
{
 8004c00:	2302      	movs	r3, #2
 8004c02:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 8004c04:	1c47      	adds	r7, r0, #1
{
 8004c06:	000e      	movs	r6, r1
  __HAL_LOCK(hrtc);
 8004c08:	7ff9      	ldrb	r1, [r7, #31]
{
 8004c0a:	b085      	sub	sp, #20
 8004c0c:	0004      	movs	r4, r0
  __HAL_LOCK(hrtc);
 8004c0e:	001d      	movs	r5, r3
 8004c10:	2901      	cmp	r1, #1
 8004c12:	d036      	beq.n	8004c82 <HAL_RTC_SetDate+0x82>
 8004c14:	2101      	movs	r1, #1
 8004c16:	77f9      	strb	r1, [r7, #31]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004c18:	18c1      	adds	r1, r0, r3
 8004c1a:	9101      	str	r1, [sp, #4]
 8004c1c:	77cb      	strb	r3, [r1, #31]
 8004c1e:	7831      	ldrb	r1, [r6, #0]
 8004c20:	78f0      	ldrb	r0, [r6, #3]
 8004c22:	0349      	lsls	r1, r1, #13
 8004c24:	7873      	ldrb	r3, [r6, #1]
 8004c26:	78b5      	ldrb	r5, [r6, #2]
 8004c28:	9102      	str	r1, [sp, #8]
  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004c2a:	2a00      	cmp	r2, #0
 8004c2c:	d14c      	bne.n	8004cc8 <HAL_RTC_SetDate+0xc8>
 8004c2e:	3210      	adds	r2, #16
 8004c30:	4213      	tst	r3, r2
 8004c32:	d002      	beq.n	8004c3a <HAL_RTC_SetDate+0x3a>
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004c34:	4393      	bics	r3, r2
 8004c36:	330a      	adds	r3, #10
 8004c38:	7073      	strb	r3, [r6, #1]
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8004c3a:	f7ff ff55 	bl	8004ae8 <RTC_ByteToBcd2>
 8004c3e:	9003      	str	r0, [sp, #12]
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8004c40:	7870      	ldrb	r0, [r6, #1]
 8004c42:	f7ff ff51 	bl	8004ae8 <RTC_ByteToBcd2>
 8004c46:	0006      	movs	r6, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8004c48:	0028      	movs	r0, r5
 8004c4a:	f7ff ff4d 	bl	8004ae8 <RTC_ByteToBcd2>
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8004c4e:	9b03      	ldr	r3, [sp, #12]
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8004c50:	0236      	lsls	r6, r6, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8004c52:	041d      	lsls	r5, r3, #16
 8004c54:	9b02      	ldr	r3, [sp, #8]
 8004c56:	4318      	orrs	r0, r3
 8004c58:	4305      	orrs	r5, r0
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004c5a:	22ca      	movs	r2, #202	; 0xca
 8004c5c:	6823      	ldr	r3, [r4, #0]
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004c5e:	0020      	movs	r0, r4
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004c60:	625a      	str	r2, [r3, #36]	; 0x24
 8004c62:	3a77      	subs	r2, #119	; 0x77
 8004c64:	625a      	str	r2, [r3, #36]	; 0x24
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004c66:	f7ff fec7 	bl	80049f8 <RTC_EnterInitMode>
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8004c6a:	432e      	orrs	r6, r5
 8004c6c:	6823      	ldr	r3, [r4, #0]
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004c6e:	1e05      	subs	r5, r0, #0
 8004c70:	d00a      	beq.n	8004c88 <HAL_RTC_SetDate+0x88>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004c72:	22ff      	movs	r2, #255	; 0xff
 8004c74:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004c76:	2304      	movs	r3, #4
 8004c78:	9a01      	ldr	r2, [sp, #4]
 8004c7a:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hrtc);
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	77fb      	strb	r3, [r7, #31]
        return HAL_ERROR;
 8004c80:	2501      	movs	r5, #1
}
 8004c82:	0028      	movs	r0, r5
 8004c84:	b005      	add	sp, #20
 8004c86:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8004c88:	2180      	movs	r1, #128	; 0x80
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004c8a:	4812      	ldr	r0, [pc, #72]	; (8004cd4 <HAL_RTC_SetDate+0xd4>)
 8004c8c:	4006      	ands	r6, r0
 8004c8e:	605e      	str	r6, [r3, #4]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8004c90:	68da      	ldr	r2, [r3, #12]
 8004c92:	438a      	bics	r2, r1
 8004c94:	60da      	str	r2, [r3, #12]
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8004c96:	689b      	ldr	r3, [r3, #8]
 8004c98:	069b      	lsls	r3, r3, #26
 8004c9a:	d40c      	bmi.n	8004cb6 <HAL_RTC_SetDate+0xb6>
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004c9c:	0020      	movs	r0, r4
 8004c9e:	f7ff fe91 	bl	80049c4 <HAL_RTC_WaitForSynchro>
 8004ca2:	2800      	cmp	r0, #0
 8004ca4:	d007      	beq.n	8004cb6 <HAL_RTC_SetDate+0xb6>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004ca6:	22ff      	movs	r2, #255	; 0xff
 8004ca8:	6823      	ldr	r3, [r4, #0]
 8004caa:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004cac:	2304      	movs	r3, #4
 8004cae:	9a01      	ldr	r2, [sp, #4]
 8004cb0:	77d3      	strb	r3, [r2, #31]
        __HAL_UNLOCK(hrtc);
 8004cb2:	77fd      	strb	r5, [r7, #31]
 8004cb4:	e7e4      	b.n	8004c80 <HAL_RTC_SetDate+0x80>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004cb6:	22ff      	movs	r2, #255	; 0xff
 8004cb8:	6823      	ldr	r3, [r4, #0]
 8004cba:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY ;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	9a01      	ldr	r2, [sp, #4]
 8004cc0:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hrtc);
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	77fb      	strb	r3, [r7, #31]
    return HAL_OK;
 8004cc6:	e7dc      	b.n	8004c82 <HAL_RTC_SetDate+0x82>
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8004cc8:	9a02      	ldr	r2, [sp, #8]
 8004cca:	0400      	lsls	r0, r0, #16
 8004ccc:	4310      	orrs	r0, r2
 8004cce:	4305      	orrs	r5, r0
                  (((uint32_t)sDate->Month) << 8U) | \
 8004cd0:	021e      	lsls	r6, r3, #8
 8004cd2:	e7c2      	b.n	8004c5a <HAL_RTC_SetDate+0x5a>
 8004cd4:	00ffff3f 	.word	0x00ffff3f

08004cd8 <HAL_RTC_SetAlarm_IT>:
{
 8004cd8:	2302      	movs	r3, #2
 8004cda:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004cdc:	000d      	movs	r5, r1
  __HAL_LOCK(hrtc);
 8004cde:	1c41      	adds	r1, r0, #1
 8004ce0:	7fce      	ldrb	r6, [r1, #31]
{
 8004ce2:	0004      	movs	r4, r0
  __HAL_LOCK(hrtc);
 8004ce4:	0018      	movs	r0, r3
 8004ce6:	2e01      	cmp	r6, #1
 8004ce8:	d100      	bne.n	8004cec <HAL_RTC_SetAlarm_IT+0x14>
 8004cea:	e08c      	b.n	8004e06 <HAL_RTC_SetAlarm_IT+0x12e>
 8004cec:	3801      	subs	r0, #1
 8004cee:	77c8      	strb	r0, [r1, #31]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004cf0:	18e1      	adds	r1, r4, r3
 8004cf2:	77cb      	strb	r3, [r1, #31]
 8004cf4:	2140      	movs	r1, #64	; 0x40
 8004cf6:	786b      	ldrb	r3, [r5, #1]
 8004cf8:	6826      	ldr	r6, [r4, #0]
 8004cfa:	9300      	str	r3, [sp, #0]
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004cfc:	68b3      	ldr	r3, [r6, #8]
 8004cfe:	7828      	ldrb	r0, [r5, #0]
 8004d00:	78af      	ldrb	r7, [r5, #2]
 8004d02:	400b      	ands	r3, r1
  if (Format == RTC_FORMAT_BIN)
 8004d04:	2a00      	cmp	r2, #0
 8004d06:	d15d      	bne.n	8004dc4 <HAL_RTC_SetAlarm_IT+0xec>
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d100      	bne.n	8004d0e <HAL_RTC_SetAlarm_IT+0x36>
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8004d0c:	70eb      	strb	r3, [r5, #3]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8004d0e:	f7ff feeb 	bl	8004ae8 <RTC_ByteToBcd2>
 8004d12:	9001      	str	r0, [sp, #4]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8004d14:	9800      	ldr	r0, [sp, #0]
 8004d16:	f7ff fee7 	bl	8004ae8 <RTC_ByteToBcd2>
 8004d1a:	9000      	str	r0, [sp, #0]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8004d1c:	0038      	movs	r0, r7
 8004d1e:	f7ff fee3 	bl	8004ae8 <RTC_ByteToBcd2>
 8004d22:	0007      	movs	r7, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8004d24:	1c6b      	adds	r3, r5, #1
 8004d26:	7fd8      	ldrb	r0, [r3, #31]
 8004d28:	f7ff fede 	bl	8004ae8 <RTC_ByteToBcd2>
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8004d2c:	696a      	ldr	r2, [r5, #20]
 8004d2e:	69eb      	ldr	r3, [r5, #28]
 8004d30:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8004d32:	78ea      	ldrb	r2, [r5, #3]
 8004d34:	0412      	lsls	r2, r2, #16
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8004d36:	4313      	orrs	r3, r2
 8004d38:	431f      	orrs	r7, r3
 8004d3a:	9b01      	ldr	r3, [sp, #4]
 8004d3c:	041b      	lsls	r3, r3, #16
 8004d3e:	431f      	orrs	r7, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8004d40:	9b00      	ldr	r3, [sp, #0]
 8004d42:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8004d44:	431f      	orrs	r7, r3
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8004d46:	69aa      	ldr	r2, [r5, #24]
 8004d48:	686b      	ldr	r3, [r5, #4]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8004d4a:	0600      	lsls	r0, r0, #24
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	9300      	str	r3, [sp, #0]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004d50:	23ca      	movs	r3, #202	; 0xca
  if (sAlarm->Alarm == RTC_ALARM_A)
 8004d52:	6a6a      	ldr	r2, [r5, #36]	; 0x24
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004d54:	6273      	str	r3, [r6, #36]	; 0x24
 8004d56:	3b77      	subs	r3, #119	; 0x77
 8004d58:	6273      	str	r3, [r6, #36]	; 0x24
  if (sAlarm->Alarm == RTC_ALARM_A)
 8004d5a:	33ad      	adds	r3, #173	; 0xad
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8004d5c:	4307      	orrs	r7, r0
  if (sAlarm->Alarm == RTC_ALARM_A)
 8004d5e:	429a      	cmp	r2, r3
 8004d60:	d152      	bne.n	8004e08 <HAL_RTC_SetAlarm_IT+0x130>
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8004d62:	68b3      	ldr	r3, [r6, #8]
 8004d64:	4a3b      	ldr	r2, [pc, #236]	; (8004e54 <HAL_RTC_SetAlarm_IT+0x17c>)
 8004d66:	4013      	ands	r3, r2
 8004d68:	60b3      	str	r3, [r6, #8]
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004d6a:	68f2      	ldr	r2, [r6, #12]
 8004d6c:	4b3a      	ldr	r3, [pc, #232]	; (8004e58 <HAL_RTC_SetAlarm_IT+0x180>)
 8004d6e:	b2d2      	uxtb	r2, r2
 8004d70:	4313      	orrs	r3, r2
 8004d72:	60f3      	str	r3, [r6, #12]
    tickstart = HAL_GetTick();
 8004d74:	f7fe fd46 	bl	8003804 <HAL_GetTick>
 8004d78:	0006      	movs	r6, r0
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	6823      	ldr	r3, [r4, #0]
 8004d7e:	68dd      	ldr	r5, [r3, #12]
 8004d80:	4015      	ands	r5, r2
 8004d82:	d031      	beq.n	8004de8 <HAL_RTC_SetAlarm_IT+0x110>
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8004d84:	9a00      	ldr	r2, [sp, #0]
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8004d86:	61df      	str	r7, [r3, #28]
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8004d88:	645a      	str	r2, [r3, #68]	; 0x44
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8004d8a:	2280      	movs	r2, #128	; 0x80
 8004d8c:	6899      	ldr	r1, [r3, #8]
 8004d8e:	0052      	lsls	r2, r2, #1
 8004d90:	430a      	orrs	r2, r1
 8004d92:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8004d94:	2280      	movs	r2, #128	; 0x80
 8004d96:	6899      	ldr	r1, [r3, #8]
 8004d98:	0152      	lsls	r2, r2, #5
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8004d9a:	430a      	orrs	r2, r1
 8004d9c:	609a      	str	r2, [r3, #8]
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8004d9e:	2280      	movs	r2, #128	; 0x80
 8004da0:	4b2e      	ldr	r3, [pc, #184]	; (8004e5c <HAL_RTC_SetAlarm_IT+0x184>)
 8004da2:	0292      	lsls	r2, r2, #10
 8004da4:	6819      	ldr	r1, [r3, #0]
  __HAL_UNLOCK(hrtc);
 8004da6:	2000      	movs	r0, #0
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8004da8:	4311      	orrs	r1, r2
 8004daa:	6019      	str	r1, [r3, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8004dac:	6899      	ldr	r1, [r3, #8]
 8004dae:	430a      	orrs	r2, r1
 8004db0:	609a      	str	r2, [r3, #8]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004db2:	22ff      	movs	r2, #255	; 0xff
 8004db4:	6823      	ldr	r3, [r4, #0]
 8004db6:	625a      	str	r2, [r3, #36]	; 0x24
  hrtc->State = HAL_RTC_STATE_READY;
 8004db8:	3afe      	subs	r2, #254	; 0xfe
 8004dba:	1ca3      	adds	r3, r4, #2
  __HAL_UNLOCK(hrtc);
 8004dbc:	18a4      	adds	r4, r4, r2
  hrtc->State = HAL_RTC_STATE_READY;
 8004dbe:	77da      	strb	r2, [r3, #31]
  __HAL_UNLOCK(hrtc);
 8004dc0:	77e0      	strb	r0, [r4, #31]
  return HAL_OK;
 8004dc2:	e020      	b.n	8004e06 <HAL_RTC_SetAlarm_IT+0x12e>
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d100      	bne.n	8004dca <HAL_RTC_SetAlarm_IT+0xf2>
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8004dc8:	70eb      	strb	r3, [r5, #3]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8004dca:	69eb      	ldr	r3, [r5, #28]
 8004dcc:	696a      	ldr	r2, [r5, #20]
 8004dce:	0400      	lsls	r0, r0, #16
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	431f      	orrs	r7, r3
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8004dd4:	9b00      	ldr	r3, [sp, #0]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8004dd6:	4307      	orrs	r7, r0
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8004dd8:	0218      	lsls	r0, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8004dda:	4307      	orrs	r7, r0
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8004ddc:	78e8      	ldrb	r0, [r5, #3]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8004dde:	1c6b      	adds	r3, r5, #1
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8004de0:	0400      	lsls	r0, r0, #16
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8004de2:	4307      	orrs	r7, r0
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8004de4:	7fd8      	ldrb	r0, [r3, #31]
 8004de6:	e7ae      	b.n	8004d46 <HAL_RTC_SetAlarm_IT+0x6e>
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004de8:	f7fe fd0c 	bl	8003804 <HAL_GetTick>
 8004dec:	23fa      	movs	r3, #250	; 0xfa
 8004dee:	1b80      	subs	r0, r0, r6
 8004df0:	009b      	lsls	r3, r3, #2
 8004df2:	4298      	cmp	r0, r3
 8004df4:	d9c1      	bls.n	8004d7a <HAL_RTC_SetAlarm_IT+0xa2>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004df6:	22ff      	movs	r2, #255	; 0xff
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004df8:	2003      	movs	r0, #3
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004dfa:	6823      	ldr	r3, [r4, #0]
 8004dfc:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004dfe:	1ca3      	adds	r3, r4, #2
        __HAL_UNLOCK(hrtc);
 8004e00:	3401      	adds	r4, #1
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004e02:	77d8      	strb	r0, [r3, #31]
        __HAL_UNLOCK(hrtc);
 8004e04:	77e5      	strb	r5, [r4, #31]
}
 8004e06:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8004e08:	68b3      	ldr	r3, [r6, #8]
 8004e0a:	4a15      	ldr	r2, [pc, #84]	; (8004e60 <HAL_RTC_SetAlarm_IT+0x188>)
 8004e0c:	4013      	ands	r3, r2
 8004e0e:	60b3      	str	r3, [r6, #8]
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8004e10:	68f2      	ldr	r2, [r6, #12]
 8004e12:	4b14      	ldr	r3, [pc, #80]	; (8004e64 <HAL_RTC_SetAlarm_IT+0x18c>)
 8004e14:	b2d2      	uxtb	r2, r2
 8004e16:	4313      	orrs	r3, r2
 8004e18:	60f3      	str	r3, [r6, #12]
    tickstart = HAL_GetTick();
 8004e1a:	f7fe fcf3 	bl	8003804 <HAL_GetTick>
 8004e1e:	0006      	movs	r6, r0
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8004e20:	2202      	movs	r2, #2
 8004e22:	6823      	ldr	r3, [r4, #0]
 8004e24:	68dd      	ldr	r5, [r3, #12]
 8004e26:	4015      	ands	r5, r2
 8004e28:	d00b      	beq.n	8004e42 <HAL_RTC_SetAlarm_IT+0x16a>
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8004e2a:	9a00      	ldr	r2, [sp, #0]
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8004e2c:	621f      	str	r7, [r3, #32]
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8004e2e:	649a      	str	r2, [r3, #72]	; 0x48
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8004e30:	2280      	movs	r2, #128	; 0x80
 8004e32:	6899      	ldr	r1, [r3, #8]
 8004e34:	0092      	lsls	r2, r2, #2
 8004e36:	430a      	orrs	r2, r1
 8004e38:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8004e3a:	2280      	movs	r2, #128	; 0x80
 8004e3c:	6899      	ldr	r1, [r3, #8]
 8004e3e:	0192      	lsls	r2, r2, #6
 8004e40:	e7ab      	b.n	8004d9a <HAL_RTC_SetAlarm_IT+0xc2>
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004e42:	f7fe fcdf 	bl	8003804 <HAL_GetTick>
 8004e46:	23fa      	movs	r3, #250	; 0xfa
 8004e48:	1b80      	subs	r0, r0, r6
 8004e4a:	009b      	lsls	r3, r3, #2
 8004e4c:	4298      	cmp	r0, r3
 8004e4e:	d9e7      	bls.n	8004e20 <HAL_RTC_SetAlarm_IT+0x148>
 8004e50:	e7d1      	b.n	8004df6 <HAL_RTC_SetAlarm_IT+0x11e>
 8004e52:	46c0      	nop			; (mov r8, r8)
 8004e54:	fffffeff 	.word	0xfffffeff
 8004e58:	fffffe7f 	.word	0xfffffe7f
 8004e5c:	40010400 	.word	0x40010400
 8004e60:	fffffdff 	.word	0xfffffdff
 8004e64:	fffffd7f 	.word	0xfffffd7f

08004e68 <RTC_Bcd2ToByte>:
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8004e68:	230a      	movs	r3, #10
 8004e6a:	0902      	lsrs	r2, r0, #4
 8004e6c:	4353      	muls	r3, r2
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8004e6e:	220f      	movs	r2, #15
 8004e70:	4010      	ands	r0, r2
 8004e72:	1818      	adds	r0, r3, r0
 8004e74:	b2c0      	uxtb	r0, r0
}
 8004e76:	4770      	bx	lr

08004e78 <HAL_RTC_GetTime>:
{
 8004e78:	b570      	push	{r4, r5, r6, lr}
 8004e7a:	000c      	movs	r4, r1
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8004e7c:	6801      	ldr	r1, [r0, #0]
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8004e7e:	203f      	movs	r0, #63	; 0x3f
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8004e80:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8004e82:	6063      	str	r3, [r4, #4]
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8004e84:	690b      	ldr	r3, [r1, #16]
 8004e86:	045b      	lsls	r3, r3, #17
 8004e88:	0c5b      	lsrs	r3, r3, #17
 8004e8a:	60a3      	str	r3, [r4, #8]
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8004e8c:	680b      	ldr	r3, [r1, #0]
 8004e8e:	490e      	ldr	r1, [pc, #56]	; (8004ec8 <HAL_RTC_GetTime+0x50>)
 8004e90:	400b      	ands	r3, r1
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8004e92:	0c19      	lsrs	r1, r3, #16
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8004e94:	0a1e      	lsrs	r6, r3, #8
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8004e96:	b2dd      	uxtb	r5, r3
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8004e98:	2340      	movs	r3, #64	; 0x40
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8004e9a:	4008      	ands	r0, r1
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8004e9c:	b2f6      	uxtb	r6, r6
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8004e9e:	4019      	ands	r1, r3
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8004ea0:	7020      	strb	r0, [r4, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8004ea2:	7066      	strb	r6, [r4, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8004ea4:	70a5      	strb	r5, [r4, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8004ea6:	70e1      	strb	r1, [r4, #3]
  if (Format == RTC_FORMAT_BIN)
 8004ea8:	2a00      	cmp	r2, #0
 8004eaa:	d10a      	bne.n	8004ec2 <HAL_RTC_GetTime+0x4a>
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004eac:	f7ff ffdc 	bl	8004e68 <RTC_Bcd2ToByte>
 8004eb0:	7020      	strb	r0, [r4, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004eb2:	0030      	movs	r0, r6
 8004eb4:	f7ff ffd8 	bl	8004e68 <RTC_Bcd2ToByte>
 8004eb8:	7060      	strb	r0, [r4, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004eba:	0028      	movs	r0, r5
 8004ebc:	f7ff ffd4 	bl	8004e68 <RTC_Bcd2ToByte>
 8004ec0:	70a0      	strb	r0, [r4, #2]
}
 8004ec2:	2000      	movs	r0, #0
 8004ec4:	bd70      	pop	{r4, r5, r6, pc}
 8004ec6:	46c0      	nop			; (mov r8, r8)
 8004ec8:	007f7f7f 	.word	0x007f7f7f

08004ecc <HAL_RTC_GetDate>:
{
 8004ecc:	b570      	push	{r4, r5, r6, lr}
 8004ece:	000c      	movs	r4, r1
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8004ed0:	6803      	ldr	r3, [r0, #0]
 8004ed2:	490e      	ldr	r1, [pc, #56]	; (8004f0c <HAL_RTC_GetDate+0x40>)
 8004ed4:	685b      	ldr	r3, [r3, #4]
 8004ed6:	400b      	ands	r3, r1
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8004ed8:	0c18      	lsrs	r0, r3, #16
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8004eda:	04dd      	lsls	r5, r3, #19
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8004edc:	b2de      	uxtb	r6, r3
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8004ede:	041b      	lsls	r3, r3, #16
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8004ee0:	0eed      	lsrs	r5, r5, #27
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8004ee2:	0f5b      	lsrs	r3, r3, #29
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8004ee4:	70e0      	strb	r0, [r4, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8004ee6:	7065      	strb	r5, [r4, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8004ee8:	70a6      	strb	r6, [r4, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8004eea:	7023      	strb	r3, [r4, #0]
  if (Format == RTC_FORMAT_BIN)
 8004eec:	2a00      	cmp	r2, #0
 8004eee:	d10a      	bne.n	8004f06 <HAL_RTC_GetDate+0x3a>
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8004ef0:	f7ff ffba 	bl	8004e68 <RTC_Bcd2ToByte>
 8004ef4:	70e0      	strb	r0, [r4, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8004ef6:	0028      	movs	r0, r5
 8004ef8:	f7ff ffb6 	bl	8004e68 <RTC_Bcd2ToByte>
 8004efc:	7060      	strb	r0, [r4, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8004efe:	0030      	movs	r0, r6
 8004f00:	f7ff ffb2 	bl	8004e68 <RTC_Bcd2ToByte>
 8004f04:	70a0      	strb	r0, [r4, #2]
}
 8004f06:	2000      	movs	r0, #0
 8004f08:	bd70      	pop	{r4, r5, r6, pc}
 8004f0a:	46c0      	nop			; (mov r8, r8)
 8004f0c:	00ffff3f 	.word	0x00ffff3f

08004f10 <HAL_RTCEx_EnableBypassShadow>:
  * @note   When the Bypass Shadow is enabled the calendar value are taken
  *         directly from the Calendar counter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 8004f10:	2202      	movs	r2, #2
 8004f12:	b510      	push	{r4, lr}
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004f14:	1c41      	adds	r1, r0, #1
 8004f16:	7fcc      	ldrb	r4, [r1, #31]
{
 8004f18:	0003      	movs	r3, r0
  __HAL_LOCK(hrtc);
 8004f1a:	0010      	movs	r0, r2
 8004f1c:	2c01      	cmp	r4, #1
 8004f1e:	d010      	beq.n	8004f42 <HAL_RTCEx_EnableBypassShadow+0x32>

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004f20:	1898      	adds	r0, r3, r2

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004f22:	681b      	ldr	r3, [r3, #0]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004f24:	77c2      	strb	r2, [r0, #31]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004f26:	32c8      	adds	r2, #200	; 0xc8
 8004f28:	625a      	str	r2, [r3, #36]	; 0x24
 8004f2a:	3a77      	subs	r2, #119	; 0x77
 8004f2c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD;
 8004f2e:	689c      	ldr	r4, [r3, #8]
 8004f30:	3a33      	subs	r2, #51	; 0x33
 8004f32:	4322      	orrs	r2, r4
 8004f34:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004f36:	22ff      	movs	r2, #255	; 0xff
 8004f38:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	77c3      	strb	r3, [r0, #31]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004f3e:	2000      	movs	r0, #0
 8004f40:	77c8      	strb	r0, [r1, #31]

  return HAL_OK;
}
 8004f42:	bd10      	pop	{r4, pc}

08004f44 <SPI_WaitFlagStateUntilTimeout.constprop.7>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8004f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f46:	0004      	movs	r4, r0
 8004f48:	000d      	movs	r5, r1
 8004f4a:	0016      	movs	r6, r2
 8004f4c:	001f      	movs	r7, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f4e:	6822      	ldr	r2, [r4, #0]
 8004f50:	6893      	ldr	r3, [r2, #8]
 8004f52:	402b      	ands	r3, r5
 8004f54:	429d      	cmp	r5, r3
 8004f56:	d001      	beq.n	8004f5c <SPI_WaitFlagStateUntilTimeout.constprop.7+0x18>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8004f58:	2000      	movs	r0, #0
 8004f5a:	e031      	b.n	8004fc0 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x7c>
    if (Timeout != HAL_MAX_DELAY)
 8004f5c:	1c73      	adds	r3, r6, #1
 8004f5e:	d0f7      	beq.n	8004f50 <SPI_WaitFlagStateUntilTimeout.constprop.7+0xc>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8004f60:	f7fe fc50 	bl	8003804 <HAL_GetTick>
 8004f64:	1bc0      	subs	r0, r0, r7
 8004f66:	4286      	cmp	r6, r0
 8004f68:	d8f1      	bhi.n	8004f4e <SPI_WaitFlagStateUntilTimeout.constprop.7+0xa>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004f6a:	21e0      	movs	r1, #224	; 0xe0
 8004f6c:	6823      	ldr	r3, [r4, #0]
 8004f6e:	685a      	ldr	r2, [r3, #4]
 8004f70:	438a      	bics	r2, r1
 8004f72:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f74:	2282      	movs	r2, #130	; 0x82
 8004f76:	6861      	ldr	r1, [r4, #4]
 8004f78:	0052      	lsls	r2, r2, #1
 8004f7a:	4291      	cmp	r1, r2
 8004f7c:	d10c      	bne.n	8004f98 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x54>
 8004f7e:	2180      	movs	r1, #128	; 0x80
 8004f80:	68a2      	ldr	r2, [r4, #8]
 8004f82:	0209      	lsls	r1, r1, #8
 8004f84:	428a      	cmp	r2, r1
 8004f86:	d003      	beq.n	8004f90 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x4c>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004f88:	2180      	movs	r1, #128	; 0x80
 8004f8a:	00c9      	lsls	r1, r1, #3
 8004f8c:	428a      	cmp	r2, r1
 8004f8e:	d103      	bne.n	8004f98 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x54>
          __HAL_SPI_DISABLE(hspi);
 8004f90:	2140      	movs	r1, #64	; 0x40
 8004f92:	681a      	ldr	r2, [r3, #0]
 8004f94:	438a      	bics	r2, r1
 8004f96:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004f98:	2180      	movs	r1, #128	; 0x80
 8004f9a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8004f9c:	0189      	lsls	r1, r1, #6
 8004f9e:	428a      	cmp	r2, r1
 8004fa0:	d106      	bne.n	8004fb0 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x6c>
          SPI_RESET_CRC(hspi);
 8004fa2:	6819      	ldr	r1, [r3, #0]
 8004fa4:	4807      	ldr	r0, [pc, #28]	; (8004fc4 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x80>)
 8004fa6:	4001      	ands	r1, r0
 8004fa8:	6019      	str	r1, [r3, #0]
 8004faa:	6819      	ldr	r1, [r3, #0]
 8004fac:	430a      	orrs	r2, r1
 8004fae:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8004fb0:	0023      	movs	r3, r4
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	3351      	adds	r3, #81	; 0x51
 8004fb6:	701a      	strb	r2, [r3, #0]
        __HAL_UNLOCK(hspi);
 8004fb8:	2300      	movs	r3, #0
 8004fba:	2003      	movs	r0, #3
 8004fbc:	3450      	adds	r4, #80	; 0x50
 8004fbe:	7023      	strb	r3, [r4, #0]
}
 8004fc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004fc2:	46c0      	nop			; (mov r8, r8)
 8004fc4:	ffffdfff 	.word	0xffffdfff

08004fc8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004fc8:	0013      	movs	r3, r2
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004fca:	2282      	movs	r2, #130	; 0x82
{
 8004fcc:	b510      	push	{r4, lr}
 8004fce:	0004      	movs	r4, r0
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004fd0:	6840      	ldr	r0, [r0, #4]
 8004fd2:	0052      	lsls	r2, r2, #1
 8004fd4:	4290      	cmp	r0, r2
 8004fd6:	d108      	bne.n	8004fea <SPI_EndRxTxTransaction+0x22>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004fd8:	000a      	movs	r2, r1
 8004fda:	2180      	movs	r1, #128	; 0x80
 8004fdc:	0020      	movs	r0, r4
 8004fde:	f7ff ffb1 	bl	8004f44 <SPI_WaitFlagStateUntilTimeout.constprop.7>
 8004fe2:	2800      	cmp	r0, #0
 8004fe4:	d109      	bne.n	8004ffa <SPI_EndRxTxTransaction+0x32>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8004fe6:	2000      	movs	r0, #0
}
 8004fe8:	bd10      	pop	{r4, pc}
    if (hspi->State == HAL_SPI_STATE_BUSY_TX_RX)
 8004fea:	0022      	movs	r2, r4
 8004fec:	3251      	adds	r2, #81	; 0x51
 8004fee:	7812      	ldrb	r2, [r2, #0]
 8004ff0:	2a05      	cmp	r2, #5
 8004ff2:	d1f8      	bne.n	8004fe6 <SPI_EndRxTxTransaction+0x1e>
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004ff4:	000a      	movs	r2, r1
 8004ff6:	2101      	movs	r1, #1
 8004ff8:	e7f0      	b.n	8004fdc <SPI_EndRxTxTransaction+0x14>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ffa:	2320      	movs	r3, #32
 8004ffc:	6d62      	ldr	r2, [r4, #84]	; 0x54
        return HAL_TIMEOUT;
 8004ffe:	2003      	movs	r0, #3
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005000:	4313      	orrs	r3, r2
 8005002:	6563      	str	r3, [r4, #84]	; 0x54
 8005004:	e7f0      	b.n	8004fe8 <SPI_EndRxTxTransaction+0x20>

08005006 <HAL_SPI_MspInit>:
}
 8005006:	4770      	bx	lr

08005008 <HAL_SPI_Init>:
{
 8005008:	b570      	push	{r4, r5, r6, lr}
 800500a:	0004      	movs	r4, r0
    return HAL_ERROR;
 800500c:	2001      	movs	r0, #1
  if (hspi == NULL)
 800500e:	2c00      	cmp	r4, #0
 8005010:	d037      	beq.n	8005082 <HAL_SPI_Init+0x7a>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005012:	2300      	movs	r3, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 8005014:	0025      	movs	r5, r4
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005016:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8005018:	3551      	adds	r5, #81	; 0x51
 800501a:	782b      	ldrb	r3, [r5, #0]
 800501c:	b2db      	uxtb	r3, r3
 800501e:	2b00      	cmp	r3, #0
 8005020:	d105      	bne.n	800502e <HAL_SPI_Init+0x26>
    hspi->Lock = HAL_UNLOCKED;
 8005022:	0022      	movs	r2, r4
 8005024:	3250      	adds	r2, #80	; 0x50
 8005026:	7013      	strb	r3, [r2, #0]
    HAL_SPI_MspInit(hspi);
 8005028:	0020      	movs	r0, r4
 800502a:	f7ff ffec 	bl	8005006 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 800502e:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 8005030:	2240      	movs	r2, #64	; 0x40
 8005032:	6821      	ldr	r1, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 8005034:	702b      	strb	r3, [r5, #0]
  __HAL_SPI_DISABLE(hspi);
 8005036:	680b      	ldr	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8005038:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 800503a:	4393      	bics	r3, r2
 800503c:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800503e:	6863      	ldr	r3, [r4, #4]
 8005040:	69a2      	ldr	r2, [r4, #24]
 8005042:	4303      	orrs	r3, r0
 8005044:	68e0      	ldr	r0, [r4, #12]
 8005046:	4303      	orrs	r3, r0
 8005048:	6920      	ldr	r0, [r4, #16]
 800504a:	4303      	orrs	r3, r0
 800504c:	6960      	ldr	r0, [r4, #20]
 800504e:	4303      	orrs	r3, r0
 8005050:	69e0      	ldr	r0, [r4, #28]
 8005052:	4303      	orrs	r3, r0
 8005054:	6a20      	ldr	r0, [r4, #32]
 8005056:	4303      	orrs	r3, r0
 8005058:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800505a:	4303      	orrs	r3, r0
 800505c:	2080      	movs	r0, #128	; 0x80
 800505e:	0080      	lsls	r0, r0, #2
 8005060:	4010      	ands	r0, r2
 8005062:	4303      	orrs	r3, r0
 8005064:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8005066:	2304      	movs	r3, #4
 8005068:	0c12      	lsrs	r2, r2, #16
 800506a:	401a      	ands	r2, r3
 800506c:	6a63      	ldr	r3, [r4, #36]	; 0x24
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800506e:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8005070:	431a      	orrs	r2, r3
 8005072:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005074:	69cb      	ldr	r3, [r1, #28]
 8005076:	4a03      	ldr	r2, [pc, #12]	; (8005084 <HAL_SPI_Init+0x7c>)
 8005078:	4013      	ands	r3, r2
 800507a:	61cb      	str	r3, [r1, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 800507c:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800507e:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005080:	702b      	strb	r3, [r5, #0]
}
 8005082:	bd70      	pop	{r4, r5, r6, pc}
 8005084:	fffff7ff 	.word	0xfffff7ff

08005088 <HAL_SPI_TransmitReceive>:
{
 8005088:	b5f0      	push	{r4, r5, r6, r7, lr}
 800508a:	001e      	movs	r6, r3
  __HAL_LOCK(hspi);
 800508c:	0003      	movs	r3, r0
 800508e:	3350      	adds	r3, #80	; 0x50
{
 8005090:	0017      	movs	r7, r2
  __HAL_LOCK(hspi);
 8005092:	781a      	ldrb	r2, [r3, #0]
{
 8005094:	0004      	movs	r4, r0
 8005096:	b085      	sub	sp, #20
 8005098:	000d      	movs	r5, r1
  __HAL_LOCK(hspi);
 800509a:	2002      	movs	r0, #2
 800509c:	2a01      	cmp	r2, #1
 800509e:	d100      	bne.n	80050a2 <HAL_SPI_TransmitReceive+0x1a>
 80050a0:	e099      	b.n	80051d6 <HAL_SPI_TransmitReceive+0x14e>
 80050a2:	2201      	movs	r2, #1
 80050a4:	701a      	strb	r2, [r3, #0]
  tickstart = HAL_GetTick();
 80050a6:	f7fe fbad 	bl	8003804 <HAL_GetTick>
  tmp_state           = hspi->State;
 80050aa:	0023      	movs	r3, r4
  tickstart = HAL_GetTick();
 80050ac:	9001      	str	r0, [sp, #4]
  tmp_state           = hspi->State;
 80050ae:	3351      	adds	r3, #81	; 0x51
 80050b0:	781b      	ldrb	r3, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 80050b2:	6861      	ldr	r1, [r4, #4]
  tmp_state           = hspi->State;
 80050b4:	b2db      	uxtb	r3, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80050b6:	2b01      	cmp	r3, #1
 80050b8:	d00c      	beq.n	80050d4 <HAL_SPI_TransmitReceive+0x4c>
 80050ba:	2282      	movs	r2, #130	; 0x82
    errorcode = HAL_BUSY;
 80050bc:	2002      	movs	r0, #2
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80050be:	0052      	lsls	r2, r2, #1
 80050c0:	4291      	cmp	r1, r2
 80050c2:	d000      	beq.n	80050c6 <HAL_SPI_TransmitReceive+0x3e>
 80050c4:	e080      	b.n	80051c8 <HAL_SPI_TransmitReceive+0x140>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80050c6:	68a2      	ldr	r2, [r4, #8]
 80050c8:	2a00      	cmp	r2, #0
 80050ca:	d000      	beq.n	80050ce <HAL_SPI_TransmitReceive+0x46>
 80050cc:	e07c      	b.n	80051c8 <HAL_SPI_TransmitReceive+0x140>
 80050ce:	2b04      	cmp	r3, #4
 80050d0:	d000      	beq.n	80050d4 <HAL_SPI_TransmitReceive+0x4c>
 80050d2:	e079      	b.n	80051c8 <HAL_SPI_TransmitReceive+0x140>
    errorcode = HAL_ERROR;
 80050d4:	2001      	movs	r0, #1
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80050d6:	2d00      	cmp	r5, #0
 80050d8:	d076      	beq.n	80051c8 <HAL_SPI_TransmitReceive+0x140>
 80050da:	2f00      	cmp	r7, #0
 80050dc:	d074      	beq.n	80051c8 <HAL_SPI_TransmitReceive+0x140>
 80050de:	2e00      	cmp	r6, #0
 80050e0:	d072      	beq.n	80051c8 <HAL_SPI_TransmitReceive+0x140>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80050e2:	0023      	movs	r3, r4
 80050e4:	3351      	adds	r3, #81	; 0x51
 80050e6:	781a      	ldrb	r2, [r3, #0]
 80050e8:	2a04      	cmp	r2, #4
 80050ea:	d001      	beq.n	80050f0 <HAL_SPI_TransmitReceive+0x68>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80050ec:	2205      	movs	r2, #5
 80050ee:	701a      	strb	r2, [r3, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80050f0:	2300      	movs	r3, #0
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80050f2:	2240      	movs	r2, #64	; 0x40
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80050f4:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 80050f6:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 80050f8:	6463      	str	r3, [r4, #68]	; 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80050fa:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 80050fc:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 80050fe:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005100:	6818      	ldr	r0, [r3, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005102:	63a7      	str	r7, [r4, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005104:	87a6      	strh	r6, [r4, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005106:	6325      	str	r5, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005108:	86a6      	strh	r6, [r4, #52]	; 0x34
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800510a:	4210      	tst	r0, r2
 800510c:	d102      	bne.n	8005114 <HAL_SPI_TransmitReceive+0x8c>
    __HAL_SPI_ENABLE(hspi);
 800510e:	6818      	ldr	r0, [r3, #0]
 8005110:	4302      	orrs	r2, r0
 8005112:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005114:	2280      	movs	r2, #128	; 0x80
 8005116:	68e0      	ldr	r0, [r4, #12]
 8005118:	0112      	lsls	r2, r2, #4
 800511a:	4290      	cmp	r0, r2
 800511c:	d15d      	bne.n	80051da <HAL_SPI_TransmitReceive+0x152>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800511e:	2900      	cmp	r1, #0
 8005120:	d001      	beq.n	8005126 <HAL_SPI_TransmitReceive+0x9e>
 8005122:	2e01      	cmp	r6, #1
 8005124:	d107      	bne.n	8005136 <HAL_SPI_TransmitReceive+0xae>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005126:	882a      	ldrh	r2, [r5, #0]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005128:	3502      	adds	r5, #2
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800512a:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 800512c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800512e:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8005130:	3b01      	subs	r3, #1
 8005132:	b29b      	uxth	r3, r3
 8005134:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8005136:	2501      	movs	r5, #1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005138:	2702      	movs	r7, #2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800513a:	002e      	movs	r6, r5
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800513c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800513e:	2b00      	cmp	r3, #0
 8005140:	d115      	bne.n	800516e <HAL_SPI_TransmitReceive+0xe6>
 8005142:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005144:	2b00      	cmp	r3, #0
 8005146:	d112      	bne.n	800516e <HAL_SPI_TransmitReceive+0xe6>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005148:	9a01      	ldr	r2, [sp, #4]
 800514a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800514c:	0020      	movs	r0, r4
 800514e:	f7ff ff3b 	bl	8004fc8 <SPI_EndRxTxTransaction>
 8005152:	2800      	cmp	r0, #0
 8005154:	d000      	beq.n	8005158 <HAL_SPI_TransmitReceive+0xd0>
 8005156:	e086      	b.n	8005266 <HAL_SPI_TransmitReceive+0x1de>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005158:	68a3      	ldr	r3, [r4, #8]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d134      	bne.n	80051c8 <HAL_SPI_TransmitReceive+0x140>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800515e:	6823      	ldr	r3, [r4, #0]
 8005160:	9003      	str	r0, [sp, #12]
 8005162:	68da      	ldr	r2, [r3, #12]
 8005164:	9203      	str	r2, [sp, #12]
 8005166:	689b      	ldr	r3, [r3, #8]
 8005168:	9303      	str	r3, [sp, #12]
 800516a:	9b03      	ldr	r3, [sp, #12]
 800516c:	e02c      	b.n	80051c8 <HAL_SPI_TransmitReceive+0x140>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800516e:	6822      	ldr	r2, [r4, #0]
 8005170:	6893      	ldr	r3, [r2, #8]
 8005172:	423b      	tst	r3, r7
 8005174:	d00e      	beq.n	8005194 <HAL_SPI_TransmitReceive+0x10c>
 8005176:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005178:	2b00      	cmp	r3, #0
 800517a:	d00b      	beq.n	8005194 <HAL_SPI_TransmitReceive+0x10c>
 800517c:	2d01      	cmp	r5, #1
 800517e:	d109      	bne.n	8005194 <HAL_SPI_TransmitReceive+0x10c>
        txallowed = 0U;
 8005180:	2500      	movs	r5, #0
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005182:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005184:	8819      	ldrh	r1, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005186:	3302      	adds	r3, #2
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005188:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800518a:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 800518c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800518e:	3b01      	subs	r3, #1
 8005190:	b29b      	uxth	r3, r3
 8005192:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005194:	6893      	ldr	r3, [r2, #8]
 8005196:	4233      	tst	r3, r6
 8005198:	d00c      	beq.n	80051b4 <HAL_SPI_TransmitReceive+0x12c>
 800519a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800519c:	2b00      	cmp	r3, #0
 800519e:	d009      	beq.n	80051b4 <HAL_SPI_TransmitReceive+0x12c>
        txallowed = 1U;
 80051a0:	0035      	movs	r5, r6
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80051a2:	68d2      	ldr	r2, [r2, #12]
 80051a4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80051a6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80051a8:	3302      	adds	r3, #2
 80051aa:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80051ac:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80051ae:	3b01      	subs	r3, #1
 80051b0:	b29b      	uxth	r3, r3
 80051b2:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80051b4:	f7fe fb26 	bl	8003804 <HAL_GetTick>
 80051b8:	9b01      	ldr	r3, [sp, #4]
 80051ba:	1ac0      	subs	r0, r0, r3
 80051bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051be:	4283      	cmp	r3, r0
 80051c0:	d8bc      	bhi.n	800513c <HAL_SPI_TransmitReceive+0xb4>
 80051c2:	3301      	adds	r3, #1
 80051c4:	d0ba      	beq.n	800513c <HAL_SPI_TransmitReceive+0xb4>
        errorcode = HAL_TIMEOUT;
 80051c6:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 80051c8:	0023      	movs	r3, r4
 80051ca:	2201      	movs	r2, #1
 80051cc:	3351      	adds	r3, #81	; 0x51
 80051ce:	701a      	strb	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 80051d0:	2300      	movs	r3, #0
 80051d2:	3450      	adds	r4, #80	; 0x50
 80051d4:	7023      	strb	r3, [r4, #0]
}
 80051d6:	b005      	add	sp, #20
 80051d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80051da:	2900      	cmp	r1, #0
 80051dc:	d001      	beq.n	80051e2 <HAL_SPI_TransmitReceive+0x15a>
 80051de:	2e01      	cmp	r6, #1
 80051e0:	d108      	bne.n	80051f4 <HAL_SPI_TransmitReceive+0x16c>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80051e2:	782a      	ldrb	r2, [r5, #0]
 80051e4:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80051e6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80051e8:	3301      	adds	r3, #1
 80051ea:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80051ec:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80051ee:	3b01      	subs	r3, #1
 80051f0:	b29b      	uxth	r3, r3
 80051f2:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 80051f4:	2501      	movs	r5, #1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80051f6:	2702      	movs	r7, #2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80051f8:	002e      	movs	r6, r5
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051fa:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d102      	bne.n	8005206 <HAL_SPI_TransmitReceive+0x17e>
 8005200:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005202:	2b00      	cmp	r3, #0
 8005204:	d0a0      	beq.n	8005148 <HAL_SPI_TransmitReceive+0xc0>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005206:	6823      	ldr	r3, [r4, #0]
 8005208:	689a      	ldr	r2, [r3, #8]
 800520a:	423a      	tst	r2, r7
 800520c:	d00f      	beq.n	800522e <HAL_SPI_TransmitReceive+0x1a6>
 800520e:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8005210:	2a00      	cmp	r2, #0
 8005212:	d00c      	beq.n	800522e <HAL_SPI_TransmitReceive+0x1a6>
 8005214:	2d01      	cmp	r5, #1
 8005216:	d10a      	bne.n	800522e <HAL_SPI_TransmitReceive+0x1a6>
        txallowed = 0U;
 8005218:	2500      	movs	r5, #0
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800521a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800521c:	7812      	ldrb	r2, [r2, #0]
 800521e:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr++;
 8005220:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005222:	3301      	adds	r3, #1
 8005224:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8005226:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005228:	3b01      	subs	r3, #1
 800522a:	b29b      	uxth	r3, r3
 800522c:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800522e:	6823      	ldr	r3, [r4, #0]
 8005230:	689a      	ldr	r2, [r3, #8]
 8005232:	4232      	tst	r2, r6
 8005234:	d00d      	beq.n	8005252 <HAL_SPI_TransmitReceive+0x1ca>
 8005236:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8005238:	2a00      	cmp	r2, #0
 800523a:	d00a      	beq.n	8005252 <HAL_SPI_TransmitReceive+0x1ca>
        txallowed = 1U;
 800523c:	0035      	movs	r5, r6
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800523e:	68db      	ldr	r3, [r3, #12]
 8005240:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005242:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr++;
 8005244:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005246:	3301      	adds	r3, #1
 8005248:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800524a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800524c:	3b01      	subs	r3, #1
 800524e:	b29b      	uxth	r3, r3
 8005250:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005252:	f7fe fad7 	bl	8003804 <HAL_GetTick>
 8005256:	9b01      	ldr	r3, [sp, #4]
 8005258:	1ac0      	subs	r0, r0, r3
 800525a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800525c:	4283      	cmp	r3, r0
 800525e:	d8cc      	bhi.n	80051fa <HAL_SPI_TransmitReceive+0x172>
 8005260:	3301      	adds	r3, #1
 8005262:	d0ca      	beq.n	80051fa <HAL_SPI_TransmitReceive+0x172>
 8005264:	e7af      	b.n	80051c6 <HAL_SPI_TransmitReceive+0x13e>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005266:	2320      	movs	r3, #32
    errorcode = HAL_ERROR;
 8005268:	2001      	movs	r0, #1
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800526a:	6563      	str	r3, [r4, #84]	; 0x54
 800526c:	e7ac      	b.n	80051c8 <HAL_SPI_TransmitReceive+0x140>
	...

08005270 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005270:	6803      	ldr	r3, [r0, #0]
 8005272:	4907      	ldr	r1, [pc, #28]	; (8005290 <UART_EndRxTransfer+0x20>)
 8005274:	681a      	ldr	r2, [r3, #0]
 8005276:	400a      	ands	r2, r1
 8005278:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800527a:	689a      	ldr	r2, [r3, #8]
 800527c:	3123      	adds	r1, #35	; 0x23
 800527e:	31ff      	adds	r1, #255	; 0xff
 8005280:	438a      	bics	r2, r1
 8005282:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005284:	2320      	movs	r3, #32
 8005286:	6783      	str	r3, [r0, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005288:	2300      	movs	r3, #0
 800528a:	6603      	str	r3, [r0, #96]	; 0x60
}
 800528c:	4770      	bx	lr
 800528e:	46c0      	nop			; (mov r8, r8)
 8005290:	fffffedf 	.word	0xfffffedf

08005294 <HAL_UART_Transmit_DMA>:
{
 8005294:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005296:	0013      	movs	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8005298:	6f42      	ldr	r2, [r0, #116]	; 0x74
{
 800529a:	0004      	movs	r4, r0
    return HAL_BUSY;
 800529c:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_READY)
 800529e:	2a20      	cmp	r2, #32
 80052a0:	d137      	bne.n	8005312 <HAL_UART_Transmit_DMA+0x7e>
      return HAL_ERROR;
 80052a2:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 80052a4:	2900      	cmp	r1, #0
 80052a6:	d034      	beq.n	8005312 <HAL_UART_Transmit_DMA+0x7e>
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d032      	beq.n	8005312 <HAL_UART_Transmit_DMA+0x7e>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052ac:	2280      	movs	r2, #128	; 0x80
 80052ae:	68a5      	ldr	r5, [r4, #8]
 80052b0:	0152      	lsls	r2, r2, #5
 80052b2:	4295      	cmp	r5, r2
 80052b4:	d104      	bne.n	80052c0 <HAL_UART_Transmit_DMA+0x2c>
 80052b6:	6922      	ldr	r2, [r4, #16]
 80052b8:	2a00      	cmp	r2, #0
 80052ba:	d101      	bne.n	80052c0 <HAL_UART_Transmit_DMA+0x2c>
      if ((((uint32_t)pData) & 1) != 0)
 80052bc:	4201      	tst	r1, r0
 80052be:	d128      	bne.n	8005312 <HAL_UART_Transmit_DMA+0x7e>
    __HAL_LOCK(huart);
 80052c0:	0026      	movs	r6, r4
 80052c2:	3670      	adds	r6, #112	; 0x70
 80052c4:	7832      	ldrb	r2, [r6, #0]
    return HAL_BUSY;
 80052c6:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 80052c8:	2a01      	cmp	r2, #1
 80052ca:	d022      	beq.n	8005312 <HAL_UART_Transmit_DMA+0x7e>
    huart->TxXferSize  = Size;
 80052cc:	0022      	movs	r2, r4
    __HAL_LOCK(huart);
 80052ce:	2501      	movs	r5, #1
    huart->TxXferSize  = Size;
 80052d0:	3250      	adds	r2, #80	; 0x50
    __HAL_LOCK(huart);
 80052d2:	7035      	strb	r5, [r6, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052d4:	2700      	movs	r7, #0
    huart->pTxBuffPtr  = pData;
 80052d6:	64e1      	str	r1, [r4, #76]	; 0x4c
    huart->TxXferSize  = Size;
 80052d8:	8013      	strh	r3, [r2, #0]
    huart->TxXferCount = Size;
 80052da:	8053      	strh	r3, [r2, #2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80052dc:	2221      	movs	r2, #33	; 0x21
    if (huart->hdmatx != NULL)
 80052de:	6ea0      	ldr	r0, [r4, #104]	; 0x68
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052e0:	67e7      	str	r7, [r4, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80052e2:	6762      	str	r2, [r4, #116]	; 0x74
    if (huart->hdmatx != NULL)
 80052e4:	42b8      	cmp	r0, r7
 80052e6:	d015      	beq.n	8005314 <HAL_UART_Transmit_DMA+0x80>
 80052e8:	6822      	ldr	r2, [r4, #0]
      huart->hdmatx->XferAbortCallback = NULL;
 80052ea:	6387      	str	r7, [r0, #56]	; 0x38
 80052ec:	9201      	str	r2, [sp, #4]
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80052ee:	4a0e      	ldr	r2, [pc, #56]	; (8005328 <HAL_UART_Transmit_DMA+0x94>)
 80052f0:	62c2      	str	r2, [r0, #44]	; 0x2c
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80052f2:	4a0e      	ldr	r2, [pc, #56]	; (800532c <HAL_UART_Transmit_DMA+0x98>)
 80052f4:	6302      	str	r2, [r0, #48]	; 0x30
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80052f6:	4a0e      	ldr	r2, [pc, #56]	; (8005330 <HAL_UART_Transmit_DMA+0x9c>)
 80052f8:	6342      	str	r2, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80052fa:	9a01      	ldr	r2, [sp, #4]
 80052fc:	3228      	adds	r2, #40	; 0x28
 80052fe:	f7fe fca5 	bl	8003c4c <HAL_DMA_Start_IT>
 8005302:	42b8      	cmp	r0, r7
 8005304:	d006      	beq.n	8005314 <HAL_UART_Transmit_DMA+0x80>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005306:	2310      	movs	r3, #16
        return HAL_ERROR;
 8005308:	0028      	movs	r0, r5
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800530a:	67e3      	str	r3, [r4, #124]	; 0x7c
        huart->gState = HAL_UART_STATE_READY;
 800530c:	18db      	adds	r3, r3, r3
        __HAL_UNLOCK(huart);
 800530e:	7037      	strb	r7, [r6, #0]
        huart->gState = HAL_UART_STATE_READY;
 8005310:	6763      	str	r3, [r4, #116]	; 0x74
}
 8005312:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8005314:	2240      	movs	r2, #64	; 0x40
    __HAL_UNLOCK(huart);
 8005316:	2000      	movs	r0, #0
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8005318:	6823      	ldr	r3, [r4, #0]
 800531a:	621a      	str	r2, [r3, #32]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800531c:	6899      	ldr	r1, [r3, #8]
 800531e:	1892      	adds	r2, r2, r2
 8005320:	430a      	orrs	r2, r1
    __HAL_UNLOCK(huart);
 8005322:	7030      	strb	r0, [r6, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005324:	609a      	str	r2, [r3, #8]
    return HAL_OK;
 8005326:	e7f4      	b.n	8005312 <HAL_UART_Transmit_DMA+0x7e>
 8005328:	08005335 	.word	0x08005335
 800532c:	08005367 	.word	0x08005367
 8005330:	08005373 	.word	0x08005373

08005334 <UART_DMATransmitCplt>:
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8005334:	2120      	movs	r1, #32
 8005336:	6803      	ldr	r3, [r0, #0]
{
 8005338:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800533a:	681b      	ldr	r3, [r3, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800533c:	6a82      	ldr	r2, [r0, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800533e:	400b      	ands	r3, r1
 8005340:	d10c      	bne.n	800535c <UART_DMATransmitCplt+0x28>
  {
    huart->TxXferCount = 0U;
 8005342:	0011      	movs	r1, r2
 8005344:	3152      	adds	r1, #82	; 0x52
 8005346:	800b      	strh	r3, [r1, #0]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005348:	2180      	movs	r1, #128	; 0x80
 800534a:	6813      	ldr	r3, [r2, #0]
 800534c:	689a      	ldr	r2, [r3, #8]
 800534e:	438a      	bics	r2, r1
 8005350:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005352:	2240      	movs	r2, #64	; 0x40
 8005354:	6819      	ldr	r1, [r3, #0]
 8005356:	430a      	orrs	r2, r1
 8005358:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800535a:	bd10      	pop	{r4, pc}
    HAL_UART_TxCpltCallback(huart);
 800535c:	0010      	movs	r0, r2
 800535e:	f001 fc95 	bl	8006c8c <HAL_UART_TxCpltCallback>
}
 8005362:	e7fa      	b.n	800535a <UART_DMATransmitCplt+0x26>

08005364 <HAL_UART_TxHalfCpltCallback>:
 8005364:	4770      	bx	lr

08005366 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005366:	b510      	push	{r4, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8005368:	6a80      	ldr	r0, [r0, #40]	; 0x28
 800536a:	f7ff fffb 	bl	8005364 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800536e:	bd10      	pop	{r4, pc}

08005370 <HAL_UART_ErrorCallback>:
 8005370:	4770      	bx	lr

08005372 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005372:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005374:	6a84      	ldr	r4, [r0, #40]	; 0x28

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8005376:	6823      	ldr	r3, [r4, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8005378:	6f62      	ldr	r2, [r4, #116]	; 0x74
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800537a:	6fa1      	ldr	r1, [r4, #120]	; 0x78
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800537c:	6898      	ldr	r0, [r3, #8]
 800537e:	0600      	lsls	r0, r0, #24
 8005380:	d50b      	bpl.n	800539a <UART_DMAError+0x28>
 8005382:	2a21      	cmp	r2, #33	; 0x21
 8005384:	d109      	bne.n	800539a <UART_DMAError+0x28>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8005386:	0022      	movs	r2, r4
 8005388:	2000      	movs	r0, #0
 800538a:	3252      	adds	r2, #82	; 0x52
 800538c:	8010      	strh	r0, [r2, #0]
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800538e:	681a      	ldr	r2, [r3, #0]
 8005390:	30c0      	adds	r0, #192	; 0xc0
 8005392:	4382      	bics	r2, r0
 8005394:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8005396:	2220      	movs	r2, #32
 8005398:	6762      	str	r2, [r4, #116]	; 0x74
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800539a:	689b      	ldr	r3, [r3, #8]
 800539c:	065b      	lsls	r3, r3, #25
 800539e:	d508      	bpl.n	80053b2 <UART_DMAError+0x40>
 80053a0:	2922      	cmp	r1, #34	; 0x22
 80053a2:	d106      	bne.n	80053b2 <UART_DMAError+0x40>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80053a4:	0023      	movs	r3, r4
 80053a6:	2200      	movs	r2, #0
 80053a8:	335a      	adds	r3, #90	; 0x5a
 80053aa:	801a      	strh	r2, [r3, #0]
    UART_EndRxTransfer(huart);
 80053ac:	0020      	movs	r0, r4
 80053ae:	f7ff ff5f 	bl	8005270 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80053b2:	2310      	movs	r3, #16
 80053b4:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80053b6:	0020      	movs	r0, r4
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80053b8:	4313      	orrs	r3, r2
 80053ba:	67e3      	str	r3, [r4, #124]	; 0x7c
  HAL_UART_ErrorCallback(huart);
 80053bc:	f7ff ffd8 	bl	8005370 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80053c0:	bd10      	pop	{r4, pc}
	...

080053c4 <HAL_UART_IRQHandler>:
{
 80053c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80053c6:	6803      	ldr	r3, [r0, #0]
{
 80053c8:	0004      	movs	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80053ca:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80053cc:	6818      	ldr	r0, [r3, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80053ce:	689e      	ldr	r6, [r3, #8]
  if (errorflags == 0U)
 80053d0:	0711      	lsls	r1, r2, #28
 80053d2:	d10a      	bne.n	80053ea <HAL_UART_IRQHandler+0x26>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80053d4:	2120      	movs	r1, #32
 80053d6:	420a      	tst	r2, r1
 80053d8:	d100      	bne.n	80053dc <HAL_UART_IRQHandler+0x18>
 80053da:	e06a      	b.n	80054b2 <HAL_UART_IRQHandler+0xee>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80053dc:	4208      	tst	r0, r1
 80053de:	d068      	beq.n	80054b2 <HAL_UART_IRQHandler+0xee>
      if (huart->RxISR != NULL)
 80053e0:	6e23      	ldr	r3, [r4, #96]	; 0x60
      huart->TxISR(huart);
 80053e2:	0020      	movs	r0, r4
    if (huart->TxISR != NULL)
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d15a      	bne.n	800549e <HAL_UART_IRQHandler+0xda>
 80053e8:	e05a      	b.n	80054a0 <HAL_UART_IRQHandler+0xdc>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80053ea:	2101      	movs	r1, #1
 80053ec:	0035      	movs	r5, r6
 80053ee:	400d      	ands	r5, r1
 80053f0:	d103      	bne.n	80053fa <HAL_UART_IRQHandler+0x36>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 80053f2:	2790      	movs	r7, #144	; 0x90
 80053f4:	007f      	lsls	r7, r7, #1
 80053f6:	4238      	tst	r0, r7
 80053f8:	d05b      	beq.n	80054b2 <HAL_UART_IRQHandler+0xee>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80053fa:	420a      	tst	r2, r1
 80053fc:	d005      	beq.n	800540a <HAL_UART_IRQHandler+0x46>
 80053fe:	05c6      	lsls	r6, r0, #23
 8005400:	d503      	bpl.n	800540a <HAL_UART_IRQHandler+0x46>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005402:	6219      	str	r1, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005404:	6fe6      	ldr	r6, [r4, #124]	; 0x7c
 8005406:	4331      	orrs	r1, r6
 8005408:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800540a:	2102      	movs	r1, #2
 800540c:	420a      	tst	r2, r1
 800540e:	d006      	beq.n	800541e <HAL_UART_IRQHandler+0x5a>
 8005410:	2d00      	cmp	r5, #0
 8005412:	d004      	beq.n	800541e <HAL_UART_IRQHandler+0x5a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005414:	6219      	str	r1, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005416:	6fe6      	ldr	r6, [r4, #124]	; 0x7c
 8005418:	1849      	adds	r1, r1, r1
 800541a:	4331      	orrs	r1, r6
 800541c:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800541e:	2104      	movs	r1, #4
 8005420:	420a      	tst	r2, r1
 8005422:	d006      	beq.n	8005432 <HAL_UART_IRQHandler+0x6e>
 8005424:	2d00      	cmp	r5, #0
 8005426:	d004      	beq.n	8005432 <HAL_UART_IRQHandler+0x6e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005428:	6219      	str	r1, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800542a:	6fe6      	ldr	r6, [r4, #124]	; 0x7c
 800542c:	3902      	subs	r1, #2
 800542e:	4331      	orrs	r1, r6
 8005430:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005432:	0711      	lsls	r1, r2, #28
 8005434:	d508      	bpl.n	8005448 <HAL_UART_IRQHandler+0x84>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005436:	0681      	lsls	r1, r0, #26
 8005438:	d401      	bmi.n	800543e <HAL_UART_IRQHandler+0x7a>
 800543a:	2d00      	cmp	r5, #0
 800543c:	d004      	beq.n	8005448 <HAL_UART_IRQHandler+0x84>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800543e:	2108      	movs	r1, #8
 8005440:	6219      	str	r1, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005442:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8005444:	4319      	orrs	r1, r3
 8005446:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005448:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 800544a:	2b00      	cmp	r3, #0
 800544c:	d028      	beq.n	80054a0 <HAL_UART_IRQHandler+0xdc>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800544e:	2320      	movs	r3, #32
 8005450:	421a      	tst	r2, r3
 8005452:	d006      	beq.n	8005462 <HAL_UART_IRQHandler+0x9e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005454:	4218      	tst	r0, r3
 8005456:	d004      	beq.n	8005462 <HAL_UART_IRQHandler+0x9e>
        if (huart->RxISR != NULL)
 8005458:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800545a:	2b00      	cmp	r3, #0
 800545c:	d001      	beq.n	8005462 <HAL_UART_IRQHandler+0x9e>
          huart->RxISR(huart);
 800545e:	0020      	movs	r0, r4
 8005460:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005462:	6823      	ldr	r3, [r4, #0]
      errorcode = huart->ErrorCode;
 8005464:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005466:	689b      	ldr	r3, [r3, #8]
        UART_EndRxTransfer(huart);
 8005468:	0020      	movs	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800546a:	065b      	lsls	r3, r3, #25
 800546c:	d402      	bmi.n	8005474 <HAL_UART_IRQHandler+0xb0>
          ((errorcode & HAL_UART_ERROR_ORE) != 0U))
 800546e:	2308      	movs	r3, #8
 8005470:	401d      	ands	r5, r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005472:	d01a      	beq.n	80054aa <HAL_UART_IRQHandler+0xe6>
        UART_EndRxTransfer(huart);
 8005474:	f7ff fefc 	bl	8005270 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005478:	2140      	movs	r1, #64	; 0x40
 800547a:	6823      	ldr	r3, [r4, #0]
 800547c:	689a      	ldr	r2, [r3, #8]
 800547e:	420a      	tst	r2, r1
 8005480:	d00f      	beq.n	80054a2 <HAL_UART_IRQHandler+0xde>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005482:	689a      	ldr	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 8005484:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005486:	438a      	bics	r2, r1
 8005488:	609a      	str	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 800548a:	2800      	cmp	r0, #0
 800548c:	d009      	beq.n	80054a2 <HAL_UART_IRQHandler+0xde>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800548e:	4b1a      	ldr	r3, [pc, #104]	; (80054f8 <HAL_UART_IRQHandler+0x134>)
 8005490:	6383      	str	r3, [r0, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005492:	f7fe fc1b 	bl	8003ccc <HAL_DMA_Abort_IT>
 8005496:	2800      	cmp	r0, #0
 8005498:	d002      	beq.n	80054a0 <HAL_UART_IRQHandler+0xdc>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800549a:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800549c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800549e:	4798      	blx	r3
}
 80054a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            HAL_UART_ErrorCallback(huart);
 80054a2:	0020      	movs	r0, r4
 80054a4:	f7ff ff64 	bl	8005370 <HAL_UART_ErrorCallback>
 80054a8:	e7fa      	b.n	80054a0 <HAL_UART_IRQHandler+0xdc>
        HAL_UART_ErrorCallback(huart);
 80054aa:	f7ff ff61 	bl	8005370 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054ae:	67e5      	str	r5, [r4, #124]	; 0x7c
 80054b0:	e7f6      	b.n	80054a0 <HAL_UART_IRQHandler+0xdc>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80054b2:	2180      	movs	r1, #128	; 0x80
 80054b4:	0349      	lsls	r1, r1, #13
 80054b6:	420a      	tst	r2, r1
 80054b8:	d006      	beq.n	80054c8 <HAL_UART_IRQHandler+0x104>
 80054ba:	0275      	lsls	r5, r6, #9
 80054bc:	d504      	bpl.n	80054c8 <HAL_UART_IRQHandler+0x104>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80054be:	6219      	str	r1, [r3, #32]
    HAL_UARTEx_WakeupCallback(huart);
 80054c0:	0020      	movs	r0, r4
 80054c2:	f000 fa51 	bl	8005968 <HAL_UARTEx_WakeupCallback>
    return;
 80054c6:	e7eb      	b.n	80054a0 <HAL_UART_IRQHandler+0xdc>
  if (((isrflags & USART_ISR_TXE) != 0U)
 80054c8:	2180      	movs	r1, #128	; 0x80
 80054ca:	420a      	tst	r2, r1
 80054cc:	d003      	beq.n	80054d6 <HAL_UART_IRQHandler+0x112>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80054ce:	4208      	tst	r0, r1
 80054d0:	d001      	beq.n	80054d6 <HAL_UART_IRQHandler+0x112>
    if (huart->TxISR != NULL)
 80054d2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80054d4:	e785      	b.n	80053e2 <HAL_UART_IRQHandler+0x1e>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80054d6:	2140      	movs	r1, #64	; 0x40
 80054d8:	420a      	tst	r2, r1
 80054da:	d0e1      	beq.n	80054a0 <HAL_UART_IRQHandler+0xdc>
 80054dc:	4208      	tst	r0, r1
 80054de:	d0df      	beq.n	80054a0 <HAL_UART_IRQHandler+0xdc>
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80054e0:	681a      	ldr	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80054e2:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80054e4:	438a      	bics	r2, r1
 80054e6:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 80054e8:	2320      	movs	r3, #32
 80054ea:	6763      	str	r3, [r4, #116]	; 0x74
  huart->TxISR = NULL;
 80054ec:	2300      	movs	r3, #0
 80054ee:	6663      	str	r3, [r4, #100]	; 0x64
  HAL_UART_TxCpltCallback(huart);
 80054f0:	f001 fbcc 	bl	8006c8c <HAL_UART_TxCpltCallback>
 80054f4:	e7d4      	b.n	80054a0 <HAL_UART_IRQHandler+0xdc>
 80054f6:	46c0      	nop			; (mov r8, r8)
 80054f8:	080054fd 	.word	0x080054fd

080054fc <UART_DMAAbortOnError>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80054fc:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 80054fe:	2300      	movs	r3, #0
 8005500:	0002      	movs	r2, r0
{
 8005502:	b510      	push	{r4, lr}
  huart->RxXferCount = 0U;
 8005504:	325a      	adds	r2, #90	; 0x5a
 8005506:	8013      	strh	r3, [r2, #0]
  huart->TxXferCount = 0U;
 8005508:	3a08      	subs	r2, #8
 800550a:	8013      	strh	r3, [r2, #0]
  HAL_UART_ErrorCallback(huart);
 800550c:	f7ff ff30 	bl	8005370 <HAL_UART_ErrorCallback>
}
 8005510:	bd10      	pop	{r4, pc}
	...

08005514 <UART_SetConfig>:
{
 8005514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005516:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005518:	6925      	ldr	r5, [r4, #16]
 800551a:	68a2      	ldr	r2, [r4, #8]
  if (UART_INSTANCE_LOWPOWER(huart))
 800551c:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800551e:	432a      	orrs	r2, r5
 8005520:	6965      	ldr	r5, [r4, #20]
 8005522:	69c1      	ldr	r1, [r0, #28]
 8005524:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005526:	6818      	ldr	r0, [r3, #0]
 8005528:	4d81      	ldr	r5, [pc, #516]	; (8005730 <UART_SetConfig+0x21c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800552a:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800552c:	4028      	ands	r0, r5
 800552e:	4302      	orrs	r2, r0
 8005530:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005532:	685a      	ldr	r2, [r3, #4]
 8005534:	487f      	ldr	r0, [pc, #508]	; (8005734 <UART_SetConfig+0x220>)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005536:	4d80      	ldr	r5, [pc, #512]	; (8005738 <UART_SetConfig+0x224>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005538:	4002      	ands	r2, r0
 800553a:	68e0      	ldr	r0, [r4, #12]
 800553c:	4302      	orrs	r2, r0
 800553e:	605a      	str	r2, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005540:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005542:	42ab      	cmp	r3, r5
 8005544:	d001      	beq.n	800554a <UART_SetConfig+0x36>
    tmpreg |= huart->Init.OneBitSampling;
 8005546:	6a22      	ldr	r2, [r4, #32]
 8005548:	4310      	orrs	r0, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800554a:	689a      	ldr	r2, [r3, #8]
 800554c:	4e7b      	ldr	r6, [pc, #492]	; (800573c <UART_SetConfig+0x228>)
 800554e:	4032      	ands	r2, r6
 8005550:	4302      	orrs	r2, r0
 8005552:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005554:	4a7a      	ldr	r2, [pc, #488]	; (8005740 <UART_SetConfig+0x22c>)
 8005556:	4293      	cmp	r3, r2
 8005558:	d114      	bne.n	8005584 <UART_SetConfig+0x70>
 800555a:	2203      	movs	r2, #3
 800555c:	4b79      	ldr	r3, [pc, #484]	; (8005744 <UART_SetConfig+0x230>)
 800555e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005560:	4013      	ands	r3, r2
 8005562:	4a79      	ldr	r2, [pc, #484]	; (8005748 <UART_SetConfig+0x234>)
 8005564:	5cd0      	ldrb	r0, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005566:	2380      	movs	r3, #128	; 0x80
 8005568:	021b      	lsls	r3, r3, #8
 800556a:	4299      	cmp	r1, r3
 800556c:	d000      	beq.n	8005570 <UART_SetConfig+0x5c>
 800556e:	e09e      	b.n	80056ae <UART_SetConfig+0x19a>
    switch (clocksource)
 8005570:	2808      	cmp	r0, #8
 8005572:	d900      	bls.n	8005576 <UART_SetConfig+0x62>
 8005574:	e098      	b.n	80056a8 <UART_SetConfig+0x194>
 8005576:	f7fa fdc7 	bl	8000108 <__gnu_thumb1_case_uqi>
 800557a:	6b63      	.short	0x6b63
 800557c:	978f976e 	.word	0x978f976e
 8005580:	9797      	.short	0x9797
 8005582:	92          	.byte	0x92
 8005583:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005584:	4a71      	ldr	r2, [pc, #452]	; (800574c <UART_SetConfig+0x238>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d107      	bne.n	800559a <UART_SetConfig+0x86>
 800558a:	220c      	movs	r2, #12
 800558c:	4b6d      	ldr	r3, [pc, #436]	; (8005744 <UART_SetConfig+0x230>)
 800558e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005590:	401a      	ands	r2, r3
 8005592:	4b6d      	ldr	r3, [pc, #436]	; (8005748 <UART_SetConfig+0x234>)
 8005594:	189b      	adds	r3, r3, r2
 8005596:	7918      	ldrb	r0, [r3, #4]
 8005598:	e7e5      	b.n	8005566 <UART_SetConfig+0x52>
 800559a:	4a6d      	ldr	r2, [pc, #436]	; (8005750 <UART_SetConfig+0x23c>)
 800559c:	4293      	cmp	r3, r2
 800559e:	d100      	bne.n	80055a2 <UART_SetConfig+0x8e>
 80055a0:	e0b4      	b.n	800570c <UART_SetConfig+0x1f8>
 80055a2:	4a6c      	ldr	r2, [pc, #432]	; (8005754 <UART_SetConfig+0x240>)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d100      	bne.n	80055aa <UART_SetConfig+0x96>
 80055a8:	e0b0      	b.n	800570c <UART_SetConfig+0x1f8>
 80055aa:	42ab      	cmp	r3, r5
 80055ac:	d000      	beq.n	80055b0 <UART_SetConfig+0x9c>
 80055ae:	e0b8      	b.n	8005722 <UART_SetConfig+0x20e>
 80055b0:	21c0      	movs	r1, #192	; 0xc0
 80055b2:	2080      	movs	r0, #128	; 0x80
 80055b4:	4a63      	ldr	r2, [pc, #396]	; (8005744 <UART_SetConfig+0x230>)
 80055b6:	0109      	lsls	r1, r1, #4
 80055b8:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80055ba:	00c0      	lsls	r0, r0, #3
 80055bc:	400b      	ands	r3, r1
 80055be:	4283      	cmp	r3, r0
 80055c0:	d03b      	beq.n	800563a <UART_SetConfig+0x126>
 80055c2:	d803      	bhi.n	80055cc <UART_SetConfig+0xb8>
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d00a      	beq.n	80055de <UART_SetConfig+0xca>
        ret = HAL_ERROR;
 80055c8:	2501      	movs	r5, #1
 80055ca:	e00d      	b.n	80055e8 <UART_SetConfig+0xd4>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80055cc:	2080      	movs	r0, #128	; 0x80
 80055ce:	0100      	lsls	r0, r0, #4
 80055d0:	4283      	cmp	r3, r0
 80055d2:	d00e      	beq.n	80055f2 <UART_SetConfig+0xde>
 80055d4:	428b      	cmp	r3, r1
 80055d6:	d1f7      	bne.n	80055c8 <UART_SetConfig+0xb4>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 80055d8:	2080      	movs	r0, #128	; 0x80
 80055da:	0200      	lsls	r0, r0, #8
 80055dc:	e010      	b.n	8005600 <UART_SetConfig+0xec>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 80055de:	f7ff f887 	bl	80046f0 <HAL_RCC_GetPCLK1Freq>
 80055e2:	2500      	movs	r5, #0
    if (lpuart_ker_ck_pres != 0U)
 80055e4:	42a8      	cmp	r0, r5
 80055e6:	d10b      	bne.n	8005600 <UART_SetConfig+0xec>
  huart->RxISR = NULL;
 80055e8:	2300      	movs	r3, #0
}
 80055ea:	0028      	movs	r0, r5
  huart->RxISR = NULL;
 80055ec:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 80055ee:	6663      	str	r3, [r4, #100]	; 0x64
}
 80055f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80055f2:	6810      	ldr	r0, [r2, #0]
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 80055f4:	4b58      	ldr	r3, [pc, #352]	; (8005758 <UART_SetConfig+0x244>)
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80055f6:	06c0      	lsls	r0, r0, #27
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 80055f8:	17c0      	asrs	r0, r0, #31
 80055fa:	4018      	ands	r0, r3
 80055fc:	4b57      	ldr	r3, [pc, #348]	; (800575c <UART_SetConfig+0x248>)
 80055fe:	18c0      	adds	r0, r0, r3
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005600:	2203      	movs	r2, #3
 8005602:	6863      	ldr	r3, [r4, #4]
 8005604:	435a      	muls	r2, r3
 8005606:	4282      	cmp	r2, r0
 8005608:	d8de      	bhi.n	80055c8 <UART_SetConfig+0xb4>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800560a:	031a      	lsls	r2, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800560c:	4282      	cmp	r2, r0
 800560e:	d3db      	bcc.n	80055c8 <UART_SetConfig+0xb4>
        usartdiv = (uint32_t)(UART_DIV_LPUART(lpuart_ker_ck_pres, huart->Init.BaudRate));
 8005610:	2700      	movs	r7, #0
 8005612:	0e02      	lsrs	r2, r0, #24
 8005614:	0201      	lsls	r1, r0, #8
 8005616:	085e      	lsrs	r6, r3, #1
 8005618:	1989      	adds	r1, r1, r6
 800561a:	417a      	adcs	r2, r7
 800561c:	0008      	movs	r0, r1
 800561e:	0011      	movs	r1, r2
 8005620:	001a      	movs	r2, r3
 8005622:	003b      	movs	r3, r7
 8005624:	f7fa ff2e 	bl	8000484 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005628:	4b4d      	ldr	r3, [pc, #308]	; (8005760 <UART_SetConfig+0x24c>)
 800562a:	18c2      	adds	r2, r0, r3
 800562c:	4b4d      	ldr	r3, [pc, #308]	; (8005764 <UART_SetConfig+0x250>)
 800562e:	429a      	cmp	r2, r3
 8005630:	d8ca      	bhi.n	80055c8 <UART_SetConfig+0xb4>
          huart->Instance->BRR = usartdiv;
 8005632:	6823      	ldr	r3, [r4, #0]
 8005634:	003d      	movs	r5, r7
 8005636:	60d8      	str	r0, [r3, #12]
 8005638:	e7d6      	b.n	80055e8 <UART_SetConfig+0xd4>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 800563a:	f7fe fcd5 	bl	8003fe8 <HAL_RCC_GetSysClockFreq>
        break;
 800563e:	e7d0      	b.n	80055e2 <UART_SetConfig+0xce>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8005640:	f7ff f856 	bl	80046f0 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8005644:	6863      	ldr	r3, [r4, #4]
 8005646:	0040      	lsls	r0, r0, #1
 8005648:	085b      	lsrs	r3, r3, #1
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800564a:	18c0      	adds	r0, r0, r3
 800564c:	6861      	ldr	r1, [r4, #4]
 800564e:	e00b      	b.n	8005668 <UART_SetConfig+0x154>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8005650:	f7ff f85e 	bl	8004710 <HAL_RCC_GetPCLK2Freq>
 8005654:	e7f6      	b.n	8005644 <UART_SetConfig+0x130>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005656:	2510      	movs	r5, #16
 8005658:	4b3a      	ldr	r3, [pc, #232]	; (8005744 <UART_SetConfig+0x230>)
 800565a:	6861      	ldr	r1, [r4, #4]
 800565c:	681a      	ldr	r2, [r3, #0]
 800565e:	0848      	lsrs	r0, r1, #1
 8005660:	4015      	ands	r5, r2
 8005662:	d006      	beq.n	8005672 <UART_SetConfig+0x15e>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8005664:	4b40      	ldr	r3, [pc, #256]	; (8005768 <UART_SetConfig+0x254>)
 8005666:	18c0      	adds	r0, r0, r3
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8005668:	f7fa fd58 	bl	800011c <__udivsi3>
  HAL_StatusTypeDef ret               = HAL_OK;
 800566c:	2500      	movs	r5, #0
 800566e:	b283      	uxth	r3, r0
        break;
 8005670:	e004      	b.n	800567c <UART_SetConfig+0x168>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8005672:	4b3e      	ldr	r3, [pc, #248]	; (800576c <UART_SetConfig+0x258>)
 8005674:	18c0      	adds	r0, r0, r3
 8005676:	f7fa fd51 	bl	800011c <__udivsi3>
 800567a:	b283      	uxth	r3, r0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800567c:	0019      	movs	r1, r3
 800567e:	483c      	ldr	r0, [pc, #240]	; (8005770 <UART_SetConfig+0x25c>)
 8005680:	3910      	subs	r1, #16
 8005682:	4281      	cmp	r1, r0
 8005684:	d8a0      	bhi.n	80055c8 <UART_SetConfig+0xb4>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005686:	210f      	movs	r1, #15
 8005688:	0018      	movs	r0, r3
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800568a:	071b      	lsls	r3, r3, #28
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800568c:	4388      	bics	r0, r1
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800568e:	0f5b      	lsrs	r3, r3, #29
      huart->Instance->BRR = brrtemp;
 8005690:	6821      	ldr	r1, [r4, #0]
 8005692:	4303      	orrs	r3, r0
      huart->Instance->BRR = usartdiv;
 8005694:	60cb      	str	r3, [r1, #12]
 8005696:	e7a7      	b.n	80055e8 <UART_SetConfig+0xd4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8005698:	f7fe fca6 	bl	8003fe8 <HAL_RCC_GetSysClockFreq>
 800569c:	e7d2      	b.n	8005644 <UART_SetConfig+0x130>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800569e:	6863      	ldr	r3, [r4, #4]
 80056a0:	0858      	lsrs	r0, r3, #1
 80056a2:	2380      	movs	r3, #128	; 0x80
 80056a4:	025b      	lsls	r3, r3, #9
 80056a6:	e7d0      	b.n	800564a <UART_SetConfig+0x136>
        ret = HAL_ERROR;
 80056a8:	2501      	movs	r5, #1
  uint32_t usartdiv                   = 0x00000000U;
 80056aa:	2300      	movs	r3, #0
 80056ac:	e7e6      	b.n	800567c <UART_SetConfig+0x168>
    switch (clocksource)
 80056ae:	2808      	cmp	r0, #8
 80056b0:	d83b      	bhi.n	800572a <UART_SetConfig+0x216>
 80056b2:	f7fa fd29 	bl	8000108 <__gnu_thumb1_case_uqi>
 80056b6:	052f      	.short	0x052f
 80056b8:	3a233a08 	.word	0x3a233a08
 80056bc:	3a3a      	.short	0x3a3a
 80056be:	26          	.byte	0x26
 80056bf:	00          	.byte	0x00
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80056c0:	f7ff f826 	bl	8004710 <HAL_RCC_GetPCLK2Freq>
 80056c4:	e028      	b.n	8005718 <UART_SetConfig+0x204>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80056c6:	2510      	movs	r5, #16
 80056c8:	4b1e      	ldr	r3, [pc, #120]	; (8005744 <UART_SetConfig+0x230>)
 80056ca:	6861      	ldr	r1, [r4, #4]
 80056cc:	681a      	ldr	r2, [r3, #0]
 80056ce:	0848      	lsrs	r0, r1, #1
 80056d0:	4015      	ands	r5, r2
 80056d2:	d00d      	beq.n	80056f0 <UART_SetConfig+0x1dc>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 80056d4:	4b27      	ldr	r3, [pc, #156]	; (8005774 <UART_SetConfig+0x260>)
 80056d6:	18c0      	adds	r0, r0, r3
 80056d8:	f7fa fd20 	bl	800011c <__udivsi3>
  HAL_StatusTypeDef ret               = HAL_OK;
 80056dc:	2500      	movs	r5, #0
 80056de:	b283      	uxth	r3, r0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80056e0:	0019      	movs	r1, r3
 80056e2:	4823      	ldr	r0, [pc, #140]	; (8005770 <UART_SetConfig+0x25c>)
 80056e4:	3910      	subs	r1, #16
 80056e6:	4281      	cmp	r1, r0
 80056e8:	d900      	bls.n	80056ec <UART_SetConfig+0x1d8>
 80056ea:	e76d      	b.n	80055c8 <UART_SetConfig+0xb4>
      huart->Instance->BRR = usartdiv;
 80056ec:	6821      	ldr	r1, [r4, #0]
 80056ee:	e7d1      	b.n	8005694 <UART_SetConfig+0x180>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80056f0:	4b1a      	ldr	r3, [pc, #104]	; (800575c <UART_SetConfig+0x248>)
 80056f2:	18c0      	adds	r0, r0, r3
 80056f4:	f7fa fd12 	bl	800011c <__udivsi3>
 80056f8:	b283      	uxth	r3, r0
 80056fa:	e7f1      	b.n	80056e0 <UART_SetConfig+0x1cc>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80056fc:	f7fe fc74 	bl	8003fe8 <HAL_RCC_GetSysClockFreq>
 8005700:	e00a      	b.n	8005718 <UART_SetConfig+0x204>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8005702:	6863      	ldr	r3, [r4, #4]
 8005704:	0858      	lsrs	r0, r3, #1
 8005706:	2380      	movs	r3, #128	; 0x80
 8005708:	021b      	lsls	r3, r3, #8
 800570a:	e007      	b.n	800571c <UART_SetConfig+0x208>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800570c:	2380      	movs	r3, #128	; 0x80
 800570e:	021b      	lsls	r3, r3, #8
 8005710:	4299      	cmp	r1, r3
 8005712:	d095      	beq.n	8005640 <UART_SetConfig+0x12c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8005714:	f7fe ffec 	bl	80046f0 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8005718:	6863      	ldr	r3, [r4, #4]
 800571a:	085b      	lsrs	r3, r3, #1
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800571c:	18c0      	adds	r0, r0, r3
 800571e:	6861      	ldr	r1, [r4, #4]
 8005720:	e7da      	b.n	80056d8 <UART_SetConfig+0x1c4>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005722:	2380      	movs	r3, #128	; 0x80
 8005724:	021b      	lsls	r3, r3, #8
 8005726:	4299      	cmp	r1, r3
 8005728:	d0be      	beq.n	80056a8 <UART_SetConfig+0x194>
        ret = HAL_ERROR;
 800572a:	2501      	movs	r5, #1
  uint32_t usartdiv                   = 0x00000000U;
 800572c:	2300      	movs	r3, #0
 800572e:	e7d7      	b.n	80056e0 <UART_SetConfig+0x1cc>
 8005730:	efff69f3 	.word	0xefff69f3
 8005734:	ffffcfff 	.word	0xffffcfff
 8005738:	40004800 	.word	0x40004800
 800573c:	fffff4ff 	.word	0xfffff4ff
 8005740:	40013800 	.word	0x40013800
 8005744:	40021000 	.word	0x40021000
 8005748:	08007b79 	.word	0x08007b79
 800574c:	40004400 	.word	0x40004400
 8005750:	40004c00 	.word	0x40004c00
 8005754:	40005000 	.word	0x40005000
 8005758:	ff48e500 	.word	0xff48e500
 800575c:	00f42400 	.word	0x00f42400
 8005760:	fffffd00 	.word	0xfffffd00
 8005764:	000ffcff 	.word	0x000ffcff
 8005768:	007a1200 	.word	0x007a1200
 800576c:	01e84800 	.word	0x01e84800
 8005770:	0000ffef 	.word	0x0000ffef
 8005774:	003d0900 	.word	0x003d0900

08005778 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005778:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 800577a:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800577c:	07da      	lsls	r2, r3, #31
 800577e:	d506      	bpl.n	800578e <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005780:	6801      	ldr	r1, [r0, #0]
 8005782:	4c28      	ldr	r4, [pc, #160]	; (8005824 <UART_AdvFeatureConfig+0xac>)
 8005784:	684a      	ldr	r2, [r1, #4]
 8005786:	4022      	ands	r2, r4
 8005788:	6a84      	ldr	r4, [r0, #40]	; 0x28
 800578a:	4322      	orrs	r2, r4
 800578c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800578e:	079a      	lsls	r2, r3, #30
 8005790:	d506      	bpl.n	80057a0 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005792:	6801      	ldr	r1, [r0, #0]
 8005794:	4c24      	ldr	r4, [pc, #144]	; (8005828 <UART_AdvFeatureConfig+0xb0>)
 8005796:	684a      	ldr	r2, [r1, #4]
 8005798:	4022      	ands	r2, r4
 800579a:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800579c:	4322      	orrs	r2, r4
 800579e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80057a0:	075a      	lsls	r2, r3, #29
 80057a2:	d506      	bpl.n	80057b2 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80057a4:	6801      	ldr	r1, [r0, #0]
 80057a6:	4c21      	ldr	r4, [pc, #132]	; (800582c <UART_AdvFeatureConfig+0xb4>)
 80057a8:	684a      	ldr	r2, [r1, #4]
 80057aa:	4022      	ands	r2, r4
 80057ac:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80057ae:	4322      	orrs	r2, r4
 80057b0:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80057b2:	071a      	lsls	r2, r3, #28
 80057b4:	d506      	bpl.n	80057c4 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80057b6:	6801      	ldr	r1, [r0, #0]
 80057b8:	4c1d      	ldr	r4, [pc, #116]	; (8005830 <UART_AdvFeatureConfig+0xb8>)
 80057ba:	684a      	ldr	r2, [r1, #4]
 80057bc:	4022      	ands	r2, r4
 80057be:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80057c0:	4322      	orrs	r2, r4
 80057c2:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80057c4:	06da      	lsls	r2, r3, #27
 80057c6:	d506      	bpl.n	80057d6 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80057c8:	6801      	ldr	r1, [r0, #0]
 80057ca:	4c1a      	ldr	r4, [pc, #104]	; (8005834 <UART_AdvFeatureConfig+0xbc>)
 80057cc:	688a      	ldr	r2, [r1, #8]
 80057ce:	4022      	ands	r2, r4
 80057d0:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80057d2:	4322      	orrs	r2, r4
 80057d4:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80057d6:	069a      	lsls	r2, r3, #26
 80057d8:	d506      	bpl.n	80057e8 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80057da:	6801      	ldr	r1, [r0, #0]
 80057dc:	4c16      	ldr	r4, [pc, #88]	; (8005838 <UART_AdvFeatureConfig+0xc0>)
 80057de:	688a      	ldr	r2, [r1, #8]
 80057e0:	4022      	ands	r2, r4
 80057e2:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80057e4:	4322      	orrs	r2, r4
 80057e6:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80057e8:	065a      	lsls	r2, r3, #25
 80057ea:	d510      	bpl.n	800580e <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80057ec:	6801      	ldr	r1, [r0, #0]
 80057ee:	4d13      	ldr	r5, [pc, #76]	; (800583c <UART_AdvFeatureConfig+0xc4>)
 80057f0:	684a      	ldr	r2, [r1, #4]
 80057f2:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80057f4:	402a      	ands	r2, r5
 80057f6:	4322      	orrs	r2, r4
 80057f8:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80057fa:	2280      	movs	r2, #128	; 0x80
 80057fc:	0352      	lsls	r2, r2, #13
 80057fe:	4294      	cmp	r4, r2
 8005800:	d105      	bne.n	800580e <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005802:	684a      	ldr	r2, [r1, #4]
 8005804:	4c0e      	ldr	r4, [pc, #56]	; (8005840 <UART_AdvFeatureConfig+0xc8>)
 8005806:	4022      	ands	r2, r4
 8005808:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800580a:	4322      	orrs	r2, r4
 800580c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800580e:	061b      	lsls	r3, r3, #24
 8005810:	d506      	bpl.n	8005820 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005812:	6802      	ldr	r2, [r0, #0]
 8005814:	490b      	ldr	r1, [pc, #44]	; (8005844 <UART_AdvFeatureConfig+0xcc>)
 8005816:	6853      	ldr	r3, [r2, #4]
 8005818:	400b      	ands	r3, r1
 800581a:	6c81      	ldr	r1, [r0, #72]	; 0x48
 800581c:	430b      	orrs	r3, r1
 800581e:	6053      	str	r3, [r2, #4]
}
 8005820:	bd30      	pop	{r4, r5, pc}
 8005822:	46c0      	nop			; (mov r8, r8)
 8005824:	fffdffff 	.word	0xfffdffff
 8005828:	fffeffff 	.word	0xfffeffff
 800582c:	fffbffff 	.word	0xfffbffff
 8005830:	ffff7fff 	.word	0xffff7fff
 8005834:	ffffefff 	.word	0xffffefff
 8005838:	ffffdfff 	.word	0xffffdfff
 800583c:	ffefffff 	.word	0xffefffff
 8005840:	ff9fffff 	.word	0xff9fffff
 8005844:	fff7ffff 	.word	0xfff7ffff

08005848 <UART_WaitOnFlagUntilTimeout>:
{
 8005848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800584a:	0004      	movs	r4, r0
 800584c:	000e      	movs	r6, r1
 800584e:	0015      	movs	r5, r2
 8005850:	001f      	movs	r7, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005852:	6822      	ldr	r2, [r4, #0]
 8005854:	69d3      	ldr	r3, [r2, #28]
 8005856:	4033      	ands	r3, r6
 8005858:	1b9b      	subs	r3, r3, r6
 800585a:	4259      	negs	r1, r3
 800585c:	414b      	adcs	r3, r1
 800585e:	42ab      	cmp	r3, r5
 8005860:	d001      	beq.n	8005866 <UART_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 8005862:	2000      	movs	r0, #0
 8005864:	e01b      	b.n	800589e <UART_WaitOnFlagUntilTimeout+0x56>
    if (Timeout != HAL_MAX_DELAY)
 8005866:	9b06      	ldr	r3, [sp, #24]
 8005868:	3301      	adds	r3, #1
 800586a:	d0f3      	beq.n	8005854 <UART_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800586c:	f7fd ffca 	bl	8003804 <HAL_GetTick>
 8005870:	9b06      	ldr	r3, [sp, #24]
 8005872:	1bc0      	subs	r0, r0, r7
 8005874:	4298      	cmp	r0, r3
 8005876:	d801      	bhi.n	800587c <UART_WaitOnFlagUntilTimeout+0x34>
 8005878:	2b00      	cmp	r3, #0
 800587a:	d1ea      	bne.n	8005852 <UART_WaitOnFlagUntilTimeout+0xa>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800587c:	6823      	ldr	r3, [r4, #0]
 800587e:	4908      	ldr	r1, [pc, #32]	; (80058a0 <UART_WaitOnFlagUntilTimeout+0x58>)
 8005880:	681a      	ldr	r2, [r3, #0]
        __HAL_UNLOCK(huart);
 8005882:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005884:	400a      	ands	r2, r1
 8005886:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005888:	689a      	ldr	r2, [r3, #8]
 800588a:	31a3      	adds	r1, #163	; 0xa3
 800588c:	31ff      	adds	r1, #255	; 0xff
 800588e:	438a      	bics	r2, r1
 8005890:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8005892:	2320      	movs	r3, #32
 8005894:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8005896:	67a3      	str	r3, [r4, #120]	; 0x78
        __HAL_UNLOCK(huart);
 8005898:	2300      	movs	r3, #0
 800589a:	3470      	adds	r4, #112	; 0x70
 800589c:	7023      	strb	r3, [r4, #0]
}
 800589e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80058a0:	fffffe5f 	.word	0xfffffe5f

080058a4 <UART_CheckIdleState>:
{
 80058a4:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058a6:	2600      	movs	r6, #0
{
 80058a8:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058aa:	67c6      	str	r6, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 80058ac:	f7fd ffaa 	bl	8003804 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80058b0:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 80058b2:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	071b      	lsls	r3, r3, #28
 80058b8:	d415      	bmi.n	80058e6 <UART_CheckIdleState+0x42>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80058ba:	6823      	ldr	r3, [r4, #0]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	075b      	lsls	r3, r3, #29
 80058c0:	d50a      	bpl.n	80058d8 <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80058c2:	2180      	movs	r1, #128	; 0x80
 80058c4:	4b0e      	ldr	r3, [pc, #56]	; (8005900 <UART_CheckIdleState+0x5c>)
 80058c6:	2200      	movs	r2, #0
 80058c8:	9300      	str	r3, [sp, #0]
 80058ca:	03c9      	lsls	r1, r1, #15
 80058cc:	002b      	movs	r3, r5
 80058ce:	0020      	movs	r0, r4
 80058d0:	f7ff ffba 	bl	8005848 <UART_WaitOnFlagUntilTimeout>
 80058d4:	2800      	cmp	r0, #0
 80058d6:	d111      	bne.n	80058fc <UART_CheckIdleState+0x58>
  huart->gState = HAL_UART_STATE_READY;
 80058d8:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 80058da:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 80058dc:	6763      	str	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80058de:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 80058e0:	3470      	adds	r4, #112	; 0x70
 80058e2:	7020      	strb	r0, [r4, #0]
  return HAL_OK;
 80058e4:	e00b      	b.n	80058fe <UART_CheckIdleState+0x5a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80058e6:	2180      	movs	r1, #128	; 0x80
 80058e8:	4b05      	ldr	r3, [pc, #20]	; (8005900 <UART_CheckIdleState+0x5c>)
 80058ea:	0032      	movs	r2, r6
 80058ec:	9300      	str	r3, [sp, #0]
 80058ee:	0389      	lsls	r1, r1, #14
 80058f0:	0003      	movs	r3, r0
 80058f2:	0020      	movs	r0, r4
 80058f4:	f7ff ffa8 	bl	8005848 <UART_WaitOnFlagUntilTimeout>
 80058f8:	2800      	cmp	r0, #0
 80058fa:	d0de      	beq.n	80058ba <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 80058fc:	2003      	movs	r0, #3
}
 80058fe:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 8005900:	01ffffff 	.word	0x01ffffff

08005904 <HAL_UART_Init>:
{
 8005904:	b510      	push	{r4, lr}
 8005906:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8005908:	d101      	bne.n	800590e <HAL_UART_Init+0xa>
    return HAL_ERROR;
 800590a:	2001      	movs	r0, #1
}
 800590c:	bd10      	pop	{r4, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 800590e:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8005910:	2b00      	cmp	r3, #0
 8005912:	d104      	bne.n	800591e <HAL_UART_Init+0x1a>
    huart->Lock = HAL_UNLOCKED;
 8005914:	0002      	movs	r2, r0
 8005916:	3270      	adds	r2, #112	; 0x70
 8005918:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 800591a:	f001 f9fb 	bl	8006d14 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 800591e:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8005920:	2101      	movs	r1, #1
 8005922:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8005924:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8005926:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005928:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 800592a:	438b      	bics	r3, r1
 800592c:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800592e:	f7ff fdf1 	bl	8005514 <UART_SetConfig>
 8005932:	2801      	cmp	r0, #1
 8005934:	d0e9      	beq.n	800590a <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005936:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005938:	2b00      	cmp	r3, #0
 800593a:	d002      	beq.n	8005942 <HAL_UART_Init+0x3e>
    UART_AdvFeatureConfig(huart);
 800593c:	0020      	movs	r0, r4
 800593e:	f7ff ff1b 	bl	8005778 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005942:	6823      	ldr	r3, [r4, #0]
 8005944:	4907      	ldr	r1, [pc, #28]	; (8005964 <HAL_UART_Init+0x60>)
 8005946:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 8005948:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800594a:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800594c:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800594e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005950:	689a      	ldr	r2, [r3, #8]
 8005952:	438a      	bics	r2, r1
 8005954:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8005956:	2201      	movs	r2, #1
 8005958:	6819      	ldr	r1, [r3, #0]
 800595a:	430a      	orrs	r2, r1
 800595c:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 800595e:	f7ff ffa1 	bl	80058a4 <UART_CheckIdleState>
 8005962:	e7d3      	b.n	800590c <HAL_UART_Init+0x8>
 8005964:	ffffb7ff 	.word	0xffffb7ff

08005968 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005968:	4770      	bx	lr
	...

0800596c <LPM_SetOffMode>:

/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/
void LPM_SetOffMode(LPM_Id_t id, LPM_SetMode_t mode)
{
 800596c:	b510      	push	{r4, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800596e:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8005972:	b672      	cpsid	i
  BACKUP_PRIMASK();
  
  DISABLE_IRQ( );
  
  
  switch(mode)
 8005974:	2900      	cmp	r1, #0
 8005976:	d008      	beq.n	800598a <LPM_SetOffMode+0x1e>
 8005978:	2901      	cmp	r1, #1
 800597a:	d103      	bne.n	8005984 <LPM_SetOffMode+0x18>
  {
    case LPM_Disable:
    {
      OffModeDisable |= (uint32_t)id;
 800597c:	4b05      	ldr	r3, [pc, #20]	; (8005994 <LPM_SetOffMode+0x28>)
 800597e:	681a      	ldr	r2, [r3, #0]
 8005980:	4310      	orrs	r0, r2
 8005982:	6018      	str	r0, [r3, #0]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005984:	f384 8810 	msr	PRIMASK, r4
  }
  
  RESTORE_PRIMASK( );

  return;
}
 8005988:	bd10      	pop	{r4, pc}
      OffModeDisable &= ~(uint32_t)id;
 800598a:	4a02      	ldr	r2, [pc, #8]	; (8005994 <LPM_SetOffMode+0x28>)
 800598c:	6813      	ldr	r3, [r2, #0]
 800598e:	4383      	bics	r3, r0
 8005990:	6013      	str	r3, [r2, #0]
      break;
 8005992:	e7f7      	b.n	8005984 <LPM_SetOffMode+0x18>
 8005994:	200001c0 	.word	0x200001c0

08005998 <LPM_SetStopMode>:

void LPM_SetStopMode(LPM_Id_t id, LPM_SetMode_t mode)
{
 8005998:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800599a:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800599e:	b672      	cpsid	i
  BACKUP_PRIMASK();
  
  DISABLE_IRQ( );
  
  
  switch(mode)
 80059a0:	2900      	cmp	r1, #0
 80059a2:	d008      	beq.n	80059b6 <LPM_SetStopMode+0x1e>
 80059a4:	2901      	cmp	r1, #1
 80059a6:	d103      	bne.n	80059b0 <LPM_SetStopMode+0x18>
  {
    case LPM_Disable:
    {
      StopModeDisable |= (uint32_t)id;
 80059a8:	4b05      	ldr	r3, [pc, #20]	; (80059c0 <LPM_SetStopMode+0x28>)
 80059aa:	685a      	ldr	r2, [r3, #4]
 80059ac:	4310      	orrs	r0, r2
 80059ae:	6058      	str	r0, [r3, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059b0:	f384 8810 	msr	PRIMASK, r4
      break;
  }
  RESTORE_PRIMASK( );

  return;
}
 80059b4:	bd10      	pop	{r4, pc}
      StopModeDisable &= ~(uint32_t)id;
 80059b6:	4a02      	ldr	r2, [pc, #8]	; (80059c0 <LPM_SetStopMode+0x28>)
 80059b8:	6853      	ldr	r3, [r2, #4]
 80059ba:	4383      	bics	r3, r0
 80059bc:	6053      	str	r3, [r2, #4]
      break;
 80059be:	e7f7      	b.n	80059b0 <LPM_SetStopMode+0x18>
 80059c0:	200001c0 	.word	0x200001c0

080059c4 <LPM_GetMode>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80059c4:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80059c8:	b672      	cpsid	i
  
  DISABLE_IRQ( );

  if(StopModeDisable )
  {
    mode_selected = LPM_SleepMode;
 80059ca:	2000      	movs	r0, #0
  if(StopModeDisable )
 80059cc:	4b05      	ldr	r3, [pc, #20]	; (80059e4 <LPM_GetMode+0x20>)
 80059ce:	6859      	ldr	r1, [r3, #4]
 80059d0:	4281      	cmp	r1, r0
 80059d2:	d103      	bne.n	80059dc <LPM_GetMode+0x18>
  }
  else
  {
    if(OffModeDisable)
 80059d4:	6818      	ldr	r0, [r3, #0]
    {
      mode_selected = LPM_StopMode;
    }
    else
    {
      mode_selected = LPM_OffMode;
 80059d6:	4243      	negs	r3, r0
 80059d8:	4158      	adcs	r0, r3
 80059da:	3001      	adds	r0, #1
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059dc:	f382 8810 	msr	PRIMASK, r2
  }

  RESTORE_PRIMASK( );

  return mode_selected;
}
 80059e0:	4770      	bx	lr
 80059e2:	46c0      	nop			; (mov r8, r8)
 80059e4:	200001c0 	.word	0x200001c0

080059e8 <LPM_ExitSleepMode>:
 80059e8:	4770      	bx	lr

080059ea <LPM_EnterOffMode>:
 80059ea:	4770      	bx	lr

080059ec <LPM_ExitOffMode>:
 80059ec:	4770      	bx	lr
	...

080059f0 <LPM_EnterLowPower>:
  if( StopModeDisable )
 80059f0:	4b0b      	ldr	r3, [pc, #44]	; (8005a20 <LPM_EnterLowPower+0x30>)
{
 80059f2:	b510      	push	{r4, lr}
  if( StopModeDisable )
 80059f4:	685a      	ldr	r2, [r3, #4]
 80059f6:	2a00      	cmp	r2, #0
 80059f8:	d004      	beq.n	8005a04 <LPM_EnterLowPower+0x14>
    LPM_EnterSleepMode();
 80059fa:	f001 f8c5 	bl	8006b88 <LPM_EnterSleepMode>
    LPM_ExitSleepMode();
 80059fe:	f7ff fff3 	bl	80059e8 <LPM_ExitSleepMode>
}
 8005a02:	bd10      	pop	{r4, pc}
    if( OffModeDisable )
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d004      	beq.n	8005a14 <LPM_EnterLowPower+0x24>
      LPM_EnterStopMode();
 8005a0a:	f001 f86f 	bl	8006aec <LPM_EnterStopMode>
      LPM_ExitStopMode();
 8005a0e:	f001 f88b 	bl	8006b28 <LPM_ExitStopMode>
 8005a12:	e7f6      	b.n	8005a02 <LPM_EnterLowPower+0x12>
      LPM_EnterOffMode();
 8005a14:	f7ff ffe9 	bl	80059ea <LPM_EnterOffMode>
      LPM_ExitOffMode();
 8005a18:	f7ff ffe8 	bl	80059ec <LPM_ExitOffMode>
  return;
 8005a1c:	e7f1      	b.n	8005a02 <LPM_EnterLowPower+0x12>
 8005a1e:	46c0      	nop			; (mov r8, r8)
 8005a20:	200001c0 	.word	0x200001c0

08005a24 <add_elementSize_and_inc_writeIdx>:
  }
}

static void add_elementSize_and_inc_writeIdx(queue_param_t* queue,uint16_t element_size)
{
  queue->queue_buff[queue->queue_write_idx++]=(uint8_t) (element_size>>8);
 8005a24:	8843      	ldrh	r3, [r0, #2]
{
 8005a26:	b510      	push	{r4, lr}
  queue->queue_buff[queue->queue_write_idx++]=(uint8_t) (element_size>>8);
 8005a28:	1c5a      	adds	r2, r3, #1
 8005a2a:	6884      	ldr	r4, [r0, #8]
 8005a2c:	8042      	strh	r2, [r0, #2]
 8005a2e:	0a0a      	lsrs	r2, r1, #8
 8005a30:	54e2      	strb	r2, [r4, r3]
  /*wrap if needed*/
  if ( queue->queue_write_idx == queue->queue_size)
 8005a32:	8842      	ldrh	r2, [r0, #2]
 8005a34:	88c3      	ldrh	r3, [r0, #6]
 8005a36:	429a      	cmp	r2, r3
 8005a38:	d101      	bne.n	8005a3e <add_elementSize_and_inc_writeIdx+0x1a>
  {
    queue->queue_write_idx=0;
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	8043      	strh	r3, [r0, #2]
  }
  queue->queue_buff[queue->queue_write_idx++]=(uint8_t) (element_size);
 8005a3e:	8843      	ldrh	r3, [r0, #2]
 8005a40:	1c5a      	adds	r2, r3, #1
 8005a42:	8042      	strh	r2, [r0, #2]
 8005a44:	6882      	ldr	r2, [r0, #8]
 8005a46:	54d1      	strb	r1, [r2, r3]
  /*wrap if needed*/
  if ( queue->queue_write_idx == queue->queue_size)
 8005a48:	8842      	ldrh	r2, [r0, #2]
 8005a4a:	88c3      	ldrh	r3, [r0, #6]
 8005a4c:	429a      	cmp	r2, r3
 8005a4e:	d101      	bne.n	8005a54 <add_elementSize_and_inc_writeIdx+0x30>
  {
    queue->queue_write_idx=0;
 8005a50:	2300      	movs	r3, #0
 8005a52:	8043      	strh	r3, [r0, #2]
  }
}
 8005a54:	bd10      	pop	{r4, pc}

08005a56 <circular_queue_init>:
  queue->queue_read_idx=0;
 8005a56:	2300      	movs	r3, #0
  queue->queue_buff=queue_buff;
 8005a58:	6081      	str	r1, [r0, #8]
  queue->queue_read_idx=0;
 8005a5a:	6003      	str	r3, [r0, #0]
  queue->queue_write_idx=0;
 8005a5c:	8083      	strh	r3, [r0, #4]
  queue->queue_size=queue_size;
 8005a5e:	80c2      	strh	r2, [r0, #6]
  queue->queue_full=0;
 8005a60:	7303      	strb	r3, [r0, #12]
}
 8005a62:	4770      	bx	lr

08005a64 <circular_queue_add>:
{
 8005a64:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if (queue->queue_write_idx>=queue->queue_read_idx)
 8005a66:	8803      	ldrh	r3, [r0, #0]
{
 8005a68:	0015      	movs	r5, r2
  if (queue->queue_write_idx>=queue->queue_read_idx)
 8005a6a:	8842      	ldrh	r2, [r0, #2]
{
 8005a6c:	0004      	movs	r4, r0
 8005a6e:	000f      	movs	r7, r1
  if (queue->queue_write_idx>=queue->queue_read_idx)
 8005a70:	429a      	cmp	r2, r3
 8005a72:	d301      	bcc.n	8005a78 <circular_queue_add+0x14>
    free_size=queue->queue_size-(queue->queue_write_idx-queue->queue_read_idx); 
 8005a74:	88c1      	ldrh	r1, [r0, #6]
 8005a76:	185b      	adds	r3, r3, r1
  if ( queue->queue_full==1)
 8005a78:	7b21      	ldrb	r1, [r4, #12]
    free_size=(queue->queue_read_idx-queue->queue_write_idx); 
 8005a7a:	1a9b      	subs	r3, r3, r2
 8005a7c:	b21b      	sxth	r3, r3
  if ( queue->queue_full==1)
 8005a7e:	2901      	cmp	r1, #1
 8005a80:	d100      	bne.n	8005a84 <circular_queue_add+0x20>
    free_size=0;
 8005a82:	2300      	movs	r3, #0
  if ((buff_size+ELEMENT_SIZE_LEN<=free_buff_len)&& 
 8005a84:	1c69      	adds	r1, r5, #1
 8005a86:	4299      	cmp	r1, r3
 8005a88:	da27      	bge.n	8005ada <circular_queue_add+0x76>
      ((queue->queue_write_idx+buff_size+ELEMENT_SIZE_LEN<=queue->queue_size) 
 8005a8a:	18a8      	adds	r0, r5, r2
 8005a8c:	88e1      	ldrh	r1, [r4, #6]
 8005a8e:	3001      	adds	r0, #1
  if ((buff_size+ELEMENT_SIZE_LEN<=free_buff_len)&& 
 8005a90:	4288      	cmp	r0, r1
 8005a92:	db02      	blt.n	8005a9a <circular_queue_add+0x36>
        || (queue->queue_write_idx>=queue->queue_size-ELEMENT_SIZE_LEN))) /*elementSize cut in 2 or elementSize at Top*/
 8005a94:	3902      	subs	r1, #2
 8005a96:	428a      	cmp	r2, r1
 8005a98:	db1f      	blt.n	8005ada <circular_queue_add+0x76>
    add_elementSize_and_inc_writeIdx(queue, buff_size);
 8005a9a:	0029      	movs	r1, r5
 8005a9c:	0020      	movs	r0, r4
 8005a9e:	f7ff ffc1 	bl	8005a24 <add_elementSize_and_inc_writeIdx>
    queue_copy(queue->queue_buff+queue->queue_write_idx,buff,buff_size);
 8005aa2:	68a3      	ldr	r3, [r4, #8]
 8005aa4:	8862      	ldrh	r2, [r4, #2]
 8005aa6:	189a      	adds	r2, r3, r2
 8005aa8:	2300      	movs	r3, #0
  while(size--)
 8005aaa:	429d      	cmp	r5, r3
 8005aac:	d111      	bne.n	8005ad2 <circular_queue_add+0x6e>
    queue->queue_write_idx+=buff_size;
 8005aae:	8863      	ldrh	r3, [r4, #2]
 8005ab0:	18ed      	adds	r5, r5, r3
    if (queue->queue_write_idx==queue->queue_size)
 8005ab2:	88e3      	ldrh	r3, [r4, #6]
    queue->queue_write_idx+=buff_size;
 8005ab4:	b2ad      	uxth	r5, r5
 8005ab6:	8065      	strh	r5, [r4, #2]
    if (queue->queue_write_idx==queue->queue_size)
 8005ab8:	42ab      	cmp	r3, r5
 8005aba:	d101      	bne.n	8005ac0 <circular_queue_add+0x5c>
        queue->queue_write_idx=0;
 8005abc:	2300      	movs	r3, #0
 8005abe:	8063      	strh	r3, [r4, #2]
    queue->queue_nb_element++; 
 8005ac0:	88a3      	ldrh	r3, [r4, #4]
    if (queue->queue_write_idx== queue->queue_read_idx)
 8005ac2:	8862      	ldrh	r2, [r4, #2]
    queue->queue_nb_element++; 
 8005ac4:	3301      	adds	r3, #1
 8005ac6:	80a3      	strh	r3, [r4, #4]
    if (queue->queue_write_idx== queue->queue_read_idx)
 8005ac8:	8823      	ldrh	r3, [r4, #0]
 8005aca:	429a      	cmp	r2, r3
 8005acc:	d031      	beq.n	8005b32 <circular_queue_add+0xce>
    status=0;
 8005ace:	2000      	movs	r0, #0
}
 8005ad0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    *out++= *in++;
 8005ad2:	5cf9      	ldrb	r1, [r7, r3]
 8005ad4:	54d1      	strb	r1, [r2, r3]
 8005ad6:	3301      	adds	r3, #1
 8005ad8:	e7e7      	b.n	8005aaa <circular_queue_add+0x46>
  else if (buff_size+2*ELEMENT_SIZE_LEN<=free_buff_len)
 8005ada:	1ce9      	adds	r1, r5, #3
 8005adc:	428b      	cmp	r3, r1
 8005ade:	dd33      	ble.n	8005b48 <circular_queue_add+0xe4>
    queue_copy(queue->queue_buff+queue->queue_write_idx,buff,top_size);
 8005ae0:	2600      	movs	r6, #0
    uint16_t top_size = queue->queue_size-(queue->queue_write_idx+ELEMENT_SIZE_LEN);
 8005ae2:	88e3      	ldrh	r3, [r4, #6]
    add_elementSize_and_inc_writeIdx(queue,top_size);
 8005ae4:	0020      	movs	r0, r4
    uint16_t top_size = queue->queue_size-(queue->queue_write_idx+ELEMENT_SIZE_LEN);
 8005ae6:	3b02      	subs	r3, #2
 8005ae8:	1a9a      	subs	r2, r3, r2
 8005aea:	b293      	uxth	r3, r2
    add_elementSize_and_inc_writeIdx(queue,top_size);
 8005aec:	0019      	movs	r1, r3
    uint16_t top_size = queue->queue_size-(queue->queue_write_idx+ELEMENT_SIZE_LEN);
 8005aee:	9301      	str	r3, [sp, #4]
    add_elementSize_and_inc_writeIdx(queue,top_size);
 8005af0:	f7ff ff98 	bl	8005a24 <add_elementSize_and_inc_writeIdx>
    queue_copy(queue->queue_buff+queue->queue_write_idx,buff,top_size);
 8005af4:	8863      	ldrh	r3, [r4, #2]
 8005af6:	68a2      	ldr	r2, [r4, #8]
 8005af8:	18d3      	adds	r3, r2, r3
  while(size--)
 8005afa:	9a01      	ldr	r2, [sp, #4]
 8005afc:	4296      	cmp	r6, r2
 8005afe:	d11b      	bne.n	8005b38 <circular_queue_add+0xd4>
    queue->queue_write_idx=0;
 8005b00:	2300      	movs	r3, #0
    buff_size-=top_size;
 8005b02:	1bad      	subs	r5, r5, r6
 8005b04:	b2ad      	uxth	r5, r5
    queue->queue_write_idx=0;
 8005b06:	8063      	strh	r3, [r4, #2]
    add_elementSize_and_inc_writeIdx(queue, buff_size);
 8005b08:	0029      	movs	r1, r5
 8005b0a:	0020      	movs	r0, r4
 8005b0c:	f7ff ff8a 	bl	8005a24 <add_elementSize_and_inc_writeIdx>
    queue_copy(queue->queue_buff+queue->queue_write_idx,buff+top_size,buff_size);
 8005b10:	68a3      	ldr	r3, [r4, #8]
 8005b12:	8862      	ldrh	r2, [r4, #2]
 8005b14:	19be      	adds	r6, r7, r6
 8005b16:	189a      	adds	r2, r3, r2
 8005b18:	2300      	movs	r3, #0
  while(size--)
 8005b1a:	429d      	cmp	r5, r3
 8005b1c:	d110      	bne.n	8005b40 <circular_queue_add+0xdc>
    queue->queue_write_idx+=buff_size;
 8005b1e:	8863      	ldrh	r3, [r4, #2]
 8005b20:	18ed      	adds	r5, r5, r3
    queue->queue_nb_element+=2;
 8005b22:	88a3      	ldrh	r3, [r4, #4]
    queue->queue_write_idx+=buff_size;
 8005b24:	b2ad      	uxth	r5, r5
    queue->queue_nb_element+=2;
 8005b26:	3302      	adds	r3, #2
 8005b28:	80a3      	strh	r3, [r4, #4]
    if (queue->queue_write_idx== queue->queue_read_idx)
 8005b2a:	8823      	ldrh	r3, [r4, #0]
    queue->queue_write_idx+=buff_size;
 8005b2c:	8065      	strh	r5, [r4, #2]
    if (queue->queue_write_idx== queue->queue_read_idx)
 8005b2e:	42ab      	cmp	r3, r5
 8005b30:	d1cd      	bne.n	8005ace <circular_queue_add+0x6a>
      queue->queue_full=1;
 8005b32:	2301      	movs	r3, #1
 8005b34:	7323      	strb	r3, [r4, #12]
 8005b36:	e7ca      	b.n	8005ace <circular_queue_add+0x6a>
    *out++= *in++;
 8005b38:	5dba      	ldrb	r2, [r7, r6]
 8005b3a:	559a      	strb	r2, [r3, r6]
 8005b3c:	3601      	adds	r6, #1
 8005b3e:	e7dc      	b.n	8005afa <circular_queue_add+0x96>
 8005b40:	5cf1      	ldrb	r1, [r6, r3]
 8005b42:	54d1      	strb	r1, [r2, r3]
 8005b44:	3301      	adds	r3, #1
 8005b46:	e7e8      	b.n	8005b1a <circular_queue_add+0xb6>
    status=-1;
 8005b48:	2001      	movs	r0, #1
 8005b4a:	4240      	negs	r0, r0
  return status;
 8005b4c:	e7c0      	b.n	8005ad0 <circular_queue_add+0x6c>

08005b4e <circular_queue_get>:
{
 8005b4e:	b570      	push	{r4, r5, r6, lr}
  if (queue->queue_nb_element==0)
 8005b50:	8883      	ldrh	r3, [r0, #4]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d015      	beq.n	8005b82 <circular_queue_get+0x34>
    uint16_t read_idx=queue->queue_read_idx;
 8005b56:	8804      	ldrh	r4, [r0, #0]
    size=(uint16_t) queue->queue_buff[read_idx++]<<8;
 8005b58:	6885      	ldr	r5, [r0, #8]
 8005b5a:	1c63      	adds	r3, r4, #1
    if (read_idx==queue->queue_size)
 8005b5c:	88c6      	ldrh	r6, [r0, #6]
    size=(uint16_t) queue->queue_buff[read_idx++]<<8;
 8005b5e:	5d2c      	ldrb	r4, [r5, r4]
 8005b60:	b29b      	uxth	r3, r3
 8005b62:	0224      	lsls	r4, r4, #8
    if (read_idx==queue->queue_size)
 8005b64:	429e      	cmp	r6, r3
 8005b66:	d100      	bne.n	8005b6a <circular_queue_get+0x1c>
      read_idx=0;
 8005b68:	2300      	movs	r3, #0
    size|=(uint16_t) queue->queue_buff[read_idx++];
 8005b6a:	1c58      	adds	r0, r3, #1
 8005b6c:	5ceb      	ldrb	r3, [r5, r3]
 8005b6e:	b280      	uxth	r0, r0
 8005b70:	431c      	orrs	r4, r3
    if (read_idx==queue->queue_size)
 8005b72:	4286      	cmp	r6, r0
 8005b74:	d100      	bne.n	8005b78 <circular_queue_get+0x2a>
      read_idx=0;
 8005b76:	2000      	movs	r0, #0
    *buff= queue->queue_buff+read_idx;
 8005b78:	1828      	adds	r0, r5, r0
 8005b7a:	6008      	str	r0, [r1, #0]
    status=0;
 8005b7c:	2000      	movs	r0, #0
    * buff_size=size;
 8005b7e:	8014      	strh	r4, [r2, #0]
}
 8005b80:	bd70      	pop	{r4, r5, r6, pc}
    status=-1;
 8005b82:	2001      	movs	r0, #1
 8005b84:	4240      	negs	r0, r0
  return status;
 8005b86:	e7fb      	b.n	8005b80 <circular_queue_get+0x32>

08005b88 <circular_queue_remove>:
{
 8005b88:	b570      	push	{r4, r5, r6, lr}
  if (queue->queue_nb_element==0)
 8005b8a:	8882      	ldrh	r2, [r0, #4]
 8005b8c:	2a00      	cmp	r2, #0
 8005b8e:	d023      	beq.n	8005bd8 <circular_queue_remove+0x50>
    size=(uint16_t) queue->queue_buff[queue->queue_read_idx++]<<8;
 8005b90:	8803      	ldrh	r3, [r0, #0]
 8005b92:	6885      	ldr	r5, [r0, #8]
 8005b94:	1c59      	adds	r1, r3, #1
 8005b96:	b289      	uxth	r1, r1
 8005b98:	8001      	strh	r1, [r0, #0]
 8005b9a:	5ceb      	ldrb	r3, [r5, r3]
    if (queue->queue_read_idx==queue->queue_size)
 8005b9c:	88c4      	ldrh	r4, [r0, #6]
    size=(uint16_t) queue->queue_buff[queue->queue_read_idx++]<<8;
 8005b9e:	021b      	lsls	r3, r3, #8
    if (queue->queue_read_idx==queue->queue_size)
 8005ba0:	42a1      	cmp	r1, r4
 8005ba2:	d101      	bne.n	8005ba8 <circular_queue_remove+0x20>
      queue->queue_read_idx=0;
 8005ba4:	2100      	movs	r1, #0
 8005ba6:	8001      	strh	r1, [r0, #0]
    size|=(uint16_t) queue->queue_buff[queue->queue_read_idx++];
 8005ba8:	8806      	ldrh	r6, [r0, #0]
 8005baa:	1c71      	adds	r1, r6, #1
 8005bac:	b289      	uxth	r1, r1
 8005bae:	8001      	strh	r1, [r0, #0]
 8005bb0:	5dad      	ldrb	r5, [r5, r6]
 8005bb2:	432b      	orrs	r3, r5
    if (queue->queue_read_idx==queue->queue_size)
 8005bb4:	428c      	cmp	r4, r1
 8005bb6:	d101      	bne.n	8005bbc <circular_queue_remove+0x34>
      queue->queue_read_idx=0;
 8005bb8:	2100      	movs	r1, #0
 8005bba:	8001      	strh	r1, [r0, #0]
    queue->queue_read_idx+=size;
 8005bbc:	8801      	ldrh	r1, [r0, #0]
 8005bbe:	185b      	adds	r3, r3, r1
 8005bc0:	b29b      	uxth	r3, r3
    if (queue->queue_read_idx==queue->queue_size)
 8005bc2:	429c      	cmp	r4, r3
 8005bc4:	d006      	beq.n	8005bd4 <circular_queue_remove+0x4c>
        queue->queue_read_idx=0;
 8005bc6:	8003      	strh	r3, [r0, #0]
    queue->queue_full=0;
 8005bc8:	2300      	movs	r3, #0
    queue->queue_nb_element--;
 8005bca:	3a01      	subs	r2, #1
 8005bcc:	8082      	strh	r2, [r0, #4]
    queue->queue_full=0;
 8005bce:	7303      	strb	r3, [r0, #12]
    status=0;
 8005bd0:	0018      	movs	r0, r3
}
 8005bd2:	bd70      	pop	{r4, r5, r6, pc}
        queue->queue_read_idx=0;
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	e7f6      	b.n	8005bc6 <circular_queue_remove+0x3e>
      status=-1;
 8005bd8:	2001      	movs	r0, #1
 8005bda:	4240      	negs	r0, r0
  return status;
 8005bdc:	e7f9      	b.n	8005bd2 <circular_queue_remove+0x4a>

08005bde <circular_queue_sense>:
  if (queue->queue_nb_element==0)
 8005bde:	8880      	ldrh	r0, [r0, #4]
 8005be0:	4243      	negs	r3, r0
 8005be2:	4158      	adcs	r0, r3
 8005be4:	4240      	negs	r0, r0
}
 8005be6:	4770      	bx	lr

08005be8 <TimerSetTimeout>:
    cur = cur->Next;
  }
  return false;
}
static void TimerSetTimeout( TimerEvent_t *obj )
{
 8005be8:	b570      	push	{r4, r5, r6, lr}
 8005bea:	0004      	movs	r4, r0
  int32_t minTicks= HW_RTC_GetMinimumTimeout( );
 8005bec:	f000 faaa 	bl	8006144 <HW_RTC_GetMinimumTimeout>
  obj->IsNext2Expire = true; 
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	7263      	strb	r3, [r4, #9]
  int32_t minTicks= HW_RTC_GetMinimumTimeout( );
 8005bf4:	0005      	movs	r5, r0

  // In case deadline too soon
  if(obj->Timestamp  < (HW_RTC_GetTimerElapsedTime(  ) + minTicks) )
 8005bf6:	6826      	ldr	r6, [r4, #0]
 8005bf8:	f000 fab8 	bl	800616c <HW_RTC_GetTimerElapsedTime>
 8005bfc:	1828      	adds	r0, r5, r0
 8005bfe:	4286      	cmp	r6, r0
 8005c00:	d203      	bcs.n	8005c0a <TimerSetTimeout+0x22>
  {
    obj->Timestamp = HW_RTC_GetTimerElapsedTime(  ) + minTicks;
 8005c02:	f000 fab3 	bl	800616c <HW_RTC_GetTimerElapsedTime>
 8005c06:	182d      	adds	r5, r5, r0
 8005c08:	6025      	str	r5, [r4, #0]
  }
  HW_RTC_SetAlarm( obj->Timestamp );
 8005c0a:	6820      	ldr	r0, [r4, #0]
 8005c0c:	f000 fada 	bl	80061c4 <HW_RTC_SetAlarm>
}
 8005c10:	bd70      	pop	{r4, r5, r6, pc}
	...

08005c14 <TimerInsertNewHeadTimer>:
  obj->Next = NULL;
}

static void TimerInsertNewHeadTimer( TimerEvent_t *obj )
{
  TimerEvent_t* cur = TimerListHead;
 8005c14:	4a05      	ldr	r2, [pc, #20]	; (8005c2c <TimerInsertNewHeadTimer+0x18>)
{
 8005c16:	b510      	push	{r4, lr}
  TimerEvent_t* cur = TimerListHead;
 8005c18:	6813      	ldr	r3, [r2, #0]

  if( cur != NULL )
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d001      	beq.n	8005c22 <TimerInsertNewHeadTimer+0xe>
  {
    cur->IsNext2Expire = false;
 8005c1e:	2100      	movs	r1, #0
 8005c20:	7259      	strb	r1, [r3, #9]
  }

  obj->Next = cur;
 8005c22:	6143      	str	r3, [r0, #20]
  TimerListHead = obj;
 8005c24:	6010      	str	r0, [r2, #0]
  TimerSetTimeout( TimerListHead );
 8005c26:	f7ff ffdf 	bl	8005be8 <TimerSetTimeout>
}
 8005c2a:	bd10      	pop	{r4, pc}
 8005c2c:	200001c8 	.word	0x200001c8

08005c30 <TimerInit>:
  obj->Timestamp = 0;
 8005c30:	2300      	movs	r3, #0
  obj->Callback = callback;
 8005c32:	60c1      	str	r1, [r0, #12]
  obj->Timestamp = 0;
 8005c34:	6003      	str	r3, [r0, #0]
  obj->ReloadValue = 0;
 8005c36:	6043      	str	r3, [r0, #4]
  obj->IsStarted = false;
 8005c38:	7203      	strb	r3, [r0, #8]
  obj->IsNext2Expire = false;
 8005c3a:	7243      	strb	r3, [r0, #9]
  obj->Context = NULL;
 8005c3c:	6103      	str	r3, [r0, #16]
  obj->Next = NULL;
 8005c3e:	6143      	str	r3, [r0, #20]
}
 8005c40:	4770      	bx	lr
	...

08005c44 <TimerStart>:
{
 8005c44:	b570      	push	{r4, r5, r6, lr}
 8005c46:	0004      	movs	r4, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c48:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8005c4c:	b672      	cpsid	i
  if( ( obj == NULL ) || ( TimerExists( obj ) == true ) )
 8005c4e:	2800      	cmp	r0, #0
 8005c50:	d010      	beq.n	8005c74 <TimerStart+0x30>
  TimerEvent_t* cur = TimerListHead;
 8005c52:	4e18      	ldr	r6, [pc, #96]	; (8005cb4 <TimerStart+0x70>)
 8005c54:	6832      	ldr	r2, [r6, #0]
 8005c56:	0013      	movs	r3, r2
  while( cur != NULL )
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d10e      	bne.n	8005c7a <TimerStart+0x36>
  obj->Timestamp = obj->ReloadValue;
 8005c5c:	6861      	ldr	r1, [r4, #4]
  obj->IsNext2Expire = false;
 8005c5e:	7263      	strb	r3, [r4, #9]
  obj->Timestamp = obj->ReloadValue;
 8005c60:	6021      	str	r1, [r4, #0]
  obj->IsStarted = true;
 8005c62:	2101      	movs	r1, #1
 8005c64:	7221      	strb	r1, [r4, #8]
  if( TimerListHead == NULL )
 8005c66:	2a00      	cmp	r2, #0
 8005c68:	d10b      	bne.n	8005c82 <TimerStart+0x3e>
    HW_RTC_SetTimerContext( );
 8005c6a:	f000 fb87 	bl	800637c <HW_RTC_SetTimerContext>
      TimerInsertNewHeadTimer( obj);
 8005c6e:	0020      	movs	r0, r4
 8005c70:	f7ff ffd0 	bl	8005c14 <TimerInsertNewHeadTimer>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c74:	f385 8810 	msr	PRIMASK, r5
}
 8005c78:	bd70      	pop	{r4, r5, r6, pc}
    if( cur == obj )
 8005c7a:	429c      	cmp	r4, r3
 8005c7c:	d0fa      	beq.n	8005c74 <TimerStart+0x30>
    cur = cur->Next;
 8005c7e:	695b      	ldr	r3, [r3, #20]
 8005c80:	e7ea      	b.n	8005c58 <TimerStart+0x14>
    elapsedTime = HW_RTC_GetTimerElapsedTime( );
 8005c82:	f000 fa73 	bl	800616c <HW_RTC_GetTimerElapsedTime>
    obj->Timestamp += elapsedTime;
 8005c86:	6823      	ldr	r3, [r4, #0]
 8005c88:	18c0      	adds	r0, r0, r3
    if( obj->Timestamp < TimerListHead->Timestamp )
 8005c8a:	6833      	ldr	r3, [r6, #0]
    obj->Timestamp += elapsedTime;
 8005c8c:	6020      	str	r0, [r4, #0]
    if( obj->Timestamp < TimerListHead->Timestamp )
 8005c8e:	681a      	ldr	r2, [r3, #0]
 8005c90:	4290      	cmp	r0, r2
 8005c92:	d3ec      	bcc.n	8005c6e <TimerStart+0x2a>
  TimerEvent_t* next = TimerListHead->Next;
 8005c94:	695a      	ldr	r2, [r3, #20]
  while (cur->Next != NULL )
 8005c96:	6959      	ldr	r1, [r3, #20]
 8005c98:	2900      	cmp	r1, #0
 8005c9a:	d102      	bne.n	8005ca2 <TimerStart+0x5e>
  cur->Next = obj;
 8005c9c:	615c      	str	r4, [r3, #20]
  obj->Next = NULL;
 8005c9e:	6161      	str	r1, [r4, #20]
 8005ca0:	e7e8      	b.n	8005c74 <TimerStart+0x30>
    if( obj->Timestamp  > next->Timestamp )
 8005ca2:	6811      	ldr	r1, [r2, #0]
 8005ca4:	4288      	cmp	r0, r1
 8005ca6:	d902      	bls.n	8005cae <TimerStart+0x6a>
        next = next->Next;
 8005ca8:	0013      	movs	r3, r2
 8005caa:	6952      	ldr	r2, [r2, #20]
 8005cac:	e7f3      	b.n	8005c96 <TimerStart+0x52>
        cur->Next = obj;
 8005cae:	615c      	str	r4, [r3, #20]
        obj->Next = next;
 8005cb0:	6162      	str	r2, [r4, #20]
 8005cb2:	e7df      	b.n	8005c74 <TimerStart+0x30>
 8005cb4:	200001c8 	.word	0x200001c8

08005cb8 <TimerIrqHandler>:
{
 8005cb8:	b570      	push	{r4, r5, r6, lr}
  uint32_t old =  HW_RTC_GetTimerContext( );
 8005cba:	f000 fba7 	bl	800640c <HW_RTC_GetTimerContext>
 8005cbe:	0005      	movs	r5, r0
  uint32_t now =  HW_RTC_SetTimerContext( );
 8005cc0:	f000 fb5c 	bl	800637c <HW_RTC_SetTimerContext>
  if ( TimerListHead != NULL )
 8005cc4:	4c1c      	ldr	r4, [pc, #112]	; (8005d38 <TimerIrqHandler+0x80>)
 8005cc6:	6822      	ldr	r2, [r4, #0]
 8005cc8:	2a00      	cmp	r2, #0
 8005cca:	d016      	beq.n	8005cfa <TimerIrqHandler+0x42>
  uint32_t DeltaContext = now - old; //intentionnal wrap around
 8005ccc:	1b40      	subs	r0, r0, r5
 8005cce:	0013      	movs	r3, r2
        next->Timestamp = 0 ;
 8005cd0:	2500      	movs	r5, #0
    for (cur=TimerListHead; cur->Next != NULL; cur= cur->Next)
 8005cd2:	695b      	ldr	r3, [r3, #20]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d106      	bne.n	8005ce6 <TimerIrqHandler+0x2e>
    TimerListHead = TimerListHead->Next;
 8005cd8:	6951      	ldr	r1, [r2, #20]
    cur->IsStarted = false;
 8005cda:	7213      	strb	r3, [r2, #8]
    exec_cb( cur->Callback, cur->Context );
 8005cdc:	68d3      	ldr	r3, [r2, #12]
    TimerListHead = TimerListHead->Next;
 8005cde:	6021      	str	r1, [r4, #0]
    exec_cb( cur->Callback, cur->Context );
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d108      	bne.n	8005cf6 <TimerIrqHandler+0x3e>
 8005ce4:	e7fe      	b.n	8005ce4 <TimerIrqHandler+0x2c>
      if (next->Timestamp > DeltaContext)
 8005ce6:	6819      	ldr	r1, [r3, #0]
 8005ce8:	4281      	cmp	r1, r0
 8005cea:	d902      	bls.n	8005cf2 <TimerIrqHandler+0x3a>
        next->Timestamp -= DeltaContext;
 8005cec:	1a09      	subs	r1, r1, r0
 8005cee:	6019      	str	r1, [r3, #0]
 8005cf0:	e7ef      	b.n	8005cd2 <TimerIrqHandler+0x1a>
        next->Timestamp = 0 ;
 8005cf2:	601d      	str	r5, [r3, #0]
 8005cf4:	e7ed      	b.n	8005cd2 <TimerIrqHandler+0x1a>
    exec_cb( cur->Callback, cur->Context );
 8005cf6:	6910      	ldr	r0, [r2, #16]
 8005cf8:	4798      	blx	r3
  while( ( TimerListHead != NULL ) && ( TimerListHead->Timestamp < HW_RTC_GetTimerElapsedTime(  )  ))
 8005cfa:	6823      	ldr	r3, [r4, #0]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d106      	bne.n	8005d0e <TimerIrqHandler+0x56>
  if( ( TimerListHead != NULL ) && ( TimerListHead->IsNext2Expire == false ) )
 8005d00:	6820      	ldr	r0, [r4, #0]
 8005d02:	2800      	cmp	r0, #0
 8005d04:	d111      	bne.n	8005d2a <TimerIrqHandler+0x72>
}
 8005d06:	bd70      	pop	{r4, r5, r6, pc}
   exec_cb( cur->Callback, cur->Context );
 8005d08:	6918      	ldr	r0, [r3, #16]
 8005d0a:	4790      	blx	r2
 8005d0c:	e7f5      	b.n	8005cfa <TimerIrqHandler+0x42>
  while( ( TimerListHead != NULL ) && ( TimerListHead->Timestamp < HW_RTC_GetTimerElapsedTime(  )  ))
 8005d0e:	681d      	ldr	r5, [r3, #0]
 8005d10:	f000 fa2c 	bl	800616c <HW_RTC_GetTimerElapsedTime>
 8005d14:	4285      	cmp	r5, r0
 8005d16:	d2f3      	bcs.n	8005d00 <TimerIrqHandler+0x48>
   cur = TimerListHead;
 8005d18:	6823      	ldr	r3, [r4, #0]
   TimerListHead = TimerListHead->Next;
 8005d1a:	695a      	ldr	r2, [r3, #20]
 8005d1c:	6022      	str	r2, [r4, #0]
   cur->IsStarted = false;
 8005d1e:	2200      	movs	r2, #0
 8005d20:	721a      	strb	r2, [r3, #8]
   exec_cb( cur->Callback, cur->Context );
 8005d22:	68da      	ldr	r2, [r3, #12]
 8005d24:	2a00      	cmp	r2, #0
 8005d26:	d1ef      	bne.n	8005d08 <TimerIrqHandler+0x50>
 8005d28:	e7fe      	b.n	8005d28 <TimerIrqHandler+0x70>
  if( ( TimerListHead != NULL ) && ( TimerListHead->IsNext2Expire == false ) )
 8005d2a:	7a43      	ldrb	r3, [r0, #9]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d1ea      	bne.n	8005d06 <TimerIrqHandler+0x4e>
    TimerSetTimeout( TimerListHead );
 8005d30:	f7ff ff5a 	bl	8005be8 <TimerSetTimeout>
}
 8005d34:	e7e7      	b.n	8005d06 <TimerIrqHandler+0x4e>
 8005d36:	46c0      	nop			; (mov r8, r8)
 8005d38:	200001c8 	.word	0x200001c8

08005d3c <TimerStop>:
{
 8005d3c:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d3e:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8005d42:	b672      	cpsid	i
  TimerEvent_t* prev = TimerListHead;
 8005d44:	4c12      	ldr	r4, [pc, #72]	; (8005d90 <TimerStop+0x54>)
 8005d46:	6823      	ldr	r3, [r4, #0]
  if( ( TimerListHead == NULL ) || ( obj == NULL ) )
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d001      	beq.n	8005d50 <TimerStop+0x14>
 8005d4c:	2800      	cmp	r0, #0
 8005d4e:	d102      	bne.n	8005d56 <TimerStop+0x1a>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d50:	f385 8810 	msr	PRIMASK, r5
}  
 8005d54:	bd70      	pop	{r4, r5, r6, pc}
  obj->IsStarted = false;
 8005d56:	2200      	movs	r2, #0
 8005d58:	7202      	strb	r2, [r0, #8]
  if( TimerListHead == obj ) // Stop the Head                  
 8005d5a:	4283      	cmp	r3, r0
 8005d5c:	d110      	bne.n	8005d80 <TimerStop+0x44>
    if( TimerListHead->IsNext2Expire == true ) // The head is already running 
 8005d5e:	7a59      	ldrb	r1, [r3, #9]
 8005d60:	695e      	ldr	r6, [r3, #20]
 8005d62:	4291      	cmp	r1, r2
 8005d64:	d009      	beq.n	8005d7a <TimerStop+0x3e>
      TimerListHead->IsNext2Expire = false;
 8005d66:	725a      	strb	r2, [r3, #9]
      if( TimerListHead->Next != NULL )
 8005d68:	4296      	cmp	r6, r2
 8005d6a:	d004      	beq.n	8005d76 <TimerStop+0x3a>
        TimerSetTimeout( TimerListHead );
 8005d6c:	0030      	movs	r0, r6
        TimerListHead = TimerListHead->Next;
 8005d6e:	6026      	str	r6, [r4, #0]
        TimerSetTimeout( TimerListHead );
 8005d70:	f7ff ff3a 	bl	8005be8 <TimerSetTimeout>
 8005d74:	e7ec      	b.n	8005d50 <TimerStop+0x14>
        HW_RTC_StopAlarm( );
 8005d76:	f000 fa0d 	bl	8006194 <HW_RTC_StopAlarm>
        TimerListHead = NULL;
 8005d7a:	6026      	str	r6, [r4, #0]
 8005d7c:	e7e8      	b.n	8005d50 <TimerStop+0x14>
 8005d7e:	0013      	movs	r3, r2
        cur = cur->Next;
 8005d80:	695a      	ldr	r2, [r3, #20]
    while( cur != NULL )
 8005d82:	2a00      	cmp	r2, #0
 8005d84:	d0e4      	beq.n	8005d50 <TimerStop+0x14>
      if( cur == obj )
 8005d86:	4290      	cmp	r0, r2
 8005d88:	d1f9      	bne.n	8005d7e <TimerStop+0x42>
        if( cur->Next != NULL )
 8005d8a:	6942      	ldr	r2, [r0, #20]
 8005d8c:	615a      	str	r2, [r3, #20]
 8005d8e:	e7df      	b.n	8005d50 <TimerStop+0x14>
 8005d90:	200001c8 	.word	0x200001c8

08005d94 <TimerSetValue>:
{
 8005d94:	b570      	push	{r4, r5, r6, lr}
 8005d96:	0005      	movs	r5, r0
  uint32_t ticks = HW_RTC_ms2Tick( value );
 8005d98:	0008      	movs	r0, r1
 8005d9a:	f000 f9d5 	bl	8006148 <HW_RTC_ms2Tick>
 8005d9e:	0004      	movs	r4, r0
  TimerStop( obj );
 8005da0:	0028      	movs	r0, r5
 8005da2:	f7ff ffcb 	bl	8005d3c <TimerStop>
  minValue = HW_RTC_GetMinimumTimeout( );
 8005da6:	f000 f9cd 	bl	8006144 <HW_RTC_GetMinimumTimeout>
 8005daa:	4284      	cmp	r4, r0
 8005dac:	d200      	bcs.n	8005db0 <TimerSetValue+0x1c>
 8005dae:	0004      	movs	r4, r0
  obj->Timestamp = ticks;
 8005db0:	602c      	str	r4, [r5, #0]
  obj->ReloadValue = ticks;
 8005db2:	606c      	str	r4, [r5, #4]
}
 8005db4:	bd70      	pop	{r4, r5, r6, pc}

08005db6 <TimerGetCurrentTime>:
{
 8005db6:	b510      	push	{r4, lr}
  uint32_t now = HW_RTC_GetTimerValue( );
 8005db8:	f000 f9e4 	bl	8006184 <HW_RTC_GetTimerValue>
  return  HW_RTC_Tick2ms(now);
 8005dbc:	f000 f9cc 	bl	8006158 <HW_RTC_Tick2ms>
}
 8005dc0:	bd10      	pop	{r4, pc}

08005dc2 <TimerGetElapsedTime>:
{
 8005dc2:	b570      	push	{r4, r5, r6, lr}
 8005dc4:	1e04      	subs	r4, r0, #0
  if ( past == 0 )
 8005dc6:	d009      	beq.n	8005ddc <TimerGetElapsedTime+0x1a>
  uint32_t nowInTicks = HW_RTC_GetTimerValue( );
 8005dc8:	f000 f9dc 	bl	8006184 <HW_RTC_GetTimerValue>
 8005dcc:	0005      	movs	r5, r0
  uint32_t pastInTicks = HW_RTC_ms2Tick( past );
 8005dce:	0020      	movs	r0, r4
 8005dd0:	f000 f9ba 	bl	8006148 <HW_RTC_ms2Tick>
  return HW_RTC_Tick2ms( nowInTicks- pastInTicks );
 8005dd4:	1a28      	subs	r0, r5, r0
 8005dd6:	f000 f9bf 	bl	8006158 <HW_RTC_Tick2ms>
 8005dda:	0004      	movs	r4, r0
}
 8005ddc:	0020      	movs	r0, r4
 8005dde:	bd70      	pop	{r4, r5, r6, pc}

08005de0 <Trace_TxCpltCallback>:
}

/* Private Functions Definition ------------------------------------------------------*/

static void Trace_TxCpltCallback(void)
{
 8005de0:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005de2:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8005de6:	b672      	cpsid	i

  BACKUP_PRIMASK();

  DISABLE_IRQ(); /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  /* Remove element just sent to UART */
  circular_queue_remove(&MsgTraceQueue);
 8005de8:	4c10      	ldr	r4, [pc, #64]	; (8005e2c <Trace_TxCpltCallback+0x4c>)
 8005dea:	0020      	movs	r0, r4
 8005dec:	f7ff fecc 	bl	8005b88 <circular_queue_remove>
  //DBG_GPIO_SET(GPIOB, GPIO_PIN_13);
  //DBG_GPIO_RST(GPIOB, GPIO_PIN_13);
  /* Sense if new data to be sent */
  status=circular_queue_sense(&MsgTraceQueue);
 8005df0:	0020      	movs	r0, r4
 8005df2:	f7ff fef4 	bl	8005bde <circular_queue_sense>

  if ( status == 0) 
 8005df6:	2800      	cmp	r0, #0
 8005df8:	d10d      	bne.n	8005e16 <Trace_TxCpltCallback+0x36>
  {
    circular_queue_get(&MsgTraceQueue,&buffer,&bufSize);
 8005dfa:	466b      	mov	r3, sp
 8005dfc:	1c9e      	adds	r6, r3, #2
 8005dfe:	0032      	movs	r2, r6
 8005e00:	a901      	add	r1, sp, #4
 8005e02:	0020      	movs	r0, r4
 8005e04:	f7ff fea3 	bl	8005b4e <circular_queue_get>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e08:	f385 8810 	msr	PRIMASK, r5
    RESTORE_PRIMASK();
    //DBG_GPIO_SET(GPIOB, GPIO_PIN_14);
    //DBG_GPIO_RST(GPIOB, GPIO_PIN_14);
    OutputTrace(buffer, bufSize);
 8005e0c:	8831      	ldrh	r1, [r6, #0]
 8005e0e:	9801      	ldr	r0, [sp, #4]
 8005e10:	f000 ff32 	bl	8006c78 <vcom_Trace>

    LPM_SetStopMode(LPM_UART_TX_Id , LPM_Enable );
    TracePeripheralReady = SET;
    RESTORE_PRIMASK();
  }
}
 8005e14:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
    LPM_SetStopMode(LPM_UART_TX_Id , LPM_Enable );
 8005e16:	2100      	movs	r1, #0
 8005e18:	2020      	movs	r0, #32
 8005e1a:	f7ff fdbd 	bl	8005998 <LPM_SetStopMode>
    TracePeripheralReady = SET;
 8005e1e:	2201      	movs	r2, #1
 8005e20:	4b03      	ldr	r3, [pc, #12]	; (8005e30 <Trace_TxCpltCallback+0x50>)
 8005e22:	701a      	strb	r2, [r3, #0]
 8005e24:	f385 8810 	msr	PRIMASK, r5
}
 8005e28:	e7f4      	b.n	8005e14 <Trace_TxCpltCallback+0x34>
 8005e2a:	46c0      	nop			; (mov r8, r8)
 8005e2c:	200001cc 	.word	0x200001cc
 8005e30:	20000034 	.word	0x20000034

08005e34 <TraceInit>:
{
 8005e34:	b510      	push	{r4, lr}
  OutputInit(Trace_TxCpltCallback);
 8005e36:	4805      	ldr	r0, [pc, #20]	; (8005e4c <TraceInit+0x18>)
 8005e38:	f000 ff00 	bl	8006c3c <vcom_Init>
  circular_queue_init(&MsgTraceQueue, MsgTraceQueueBuff, DBG_TRACE_MSG_QUEUE_SIZE);
 8005e3c:	2280      	movs	r2, #128	; 0x80
 8005e3e:	4904      	ldr	r1, [pc, #16]	; (8005e50 <TraceInit+0x1c>)
 8005e40:	0052      	lsls	r2, r2, #1
 8005e42:	4804      	ldr	r0, [pc, #16]	; (8005e54 <TraceInit+0x20>)
 8005e44:	f7ff fe07 	bl	8005a56 <circular_queue_init>
}
 8005e48:	bd10      	pop	{r4, pc}
 8005e4a:	46c0      	nop			; (mov r8, r8)
 8005e4c:	08005de1 	.word	0x08005de1
 8005e50:	200001dc 	.word	0x200001dc
 8005e54:	200001cc 	.word	0x200001cc

08005e58 <TraceSend>:
{
 8005e58:	b40f      	push	{r0, r1, r2, r3}
  uint16_t bufSize=vsnprintf(buf,TEMPBUFSIZE,strFormat, vaArgs);
 8005e5a:	2180      	movs	r1, #128	; 0x80
{
 8005e5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e5e:	b0c5      	sub	sp, #276	; 0x114
 8005e60:	ab4a      	add	r3, sp, #296	; 0x128
 8005e62:	cb04      	ldmia	r3!, {r2}
  uint16_t bufSize=vsnprintf(buf,TEMPBUFSIZE,strFormat, vaArgs);
 8005e64:	0049      	lsls	r1, r1, #1
 8005e66:	a804      	add	r0, sp, #16
  va_start( vaArgs, strFormat);
 8005e68:	9302      	str	r3, [sp, #8]
  uint16_t bufSize=vsnprintf(buf,TEMPBUFSIZE,strFormat, vaArgs);
 8005e6a:	f001 f869 	bl	8006f40 <vsniprintf>
 8005e6e:	466b      	mov	r3, sp
 8005e70:	1d9c      	adds	r4, r3, #6
 8005e72:	8020      	strh	r0, [r4, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e74:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8005e78:	b672      	cpsid	i
  status =circular_queue_add(&MsgTraceQueue,(uint8_t*)buf, bufSize);
 8005e7a:	4813      	ldr	r0, [pc, #76]	; (8005ec8 <TraceSend+0x70>)
 8005e7c:	8822      	ldrh	r2, [r4, #0]
 8005e7e:	a904      	add	r1, sp, #16
 8005e80:	f7ff fdf0 	bl	8005a64 <circular_queue_add>
 8005e84:	1e06      	subs	r6, r0, #0
  if ((status==0 ) && (TracePeripheralReady==SET))
 8005e86:	d11b      	bne.n	8005ec0 <TraceSend+0x68>
 8005e88:	4b10      	ldr	r3, [pc, #64]	; (8005ecc <TraceSend+0x74>)
 8005e8a:	781d      	ldrb	r5, [r3, #0]
 8005e8c:	b2ed      	uxtb	r5, r5
 8005e8e:	2d01      	cmp	r5, #1
 8005e90:	d116      	bne.n	8005ec0 <TraceSend+0x68>
    circular_queue_get(&MsgTraceQueue,&buffer,&bufSize);
 8005e92:	0022      	movs	r2, r4
 8005e94:	a903      	add	r1, sp, #12
 8005e96:	480c      	ldr	r0, [pc, #48]	; (8005ec8 <TraceSend+0x70>)
 8005e98:	f7ff fe59 	bl	8005b4e <circular_queue_get>
    TracePeripheralReady = RESET;
 8005e9c:	4b0b      	ldr	r3, [pc, #44]	; (8005ecc <TraceSend+0x74>)
    LPM_SetStopMode(LPM_UART_TX_Id , LPM_Disable );
 8005e9e:	0029      	movs	r1, r5
 8005ea0:	2020      	movs	r0, #32
    TracePeripheralReady = RESET;
 8005ea2:	701e      	strb	r6, [r3, #0]
    LPM_SetStopMode(LPM_UART_TX_Id , LPM_Disable );
 8005ea4:	f7ff fd78 	bl	8005998 <LPM_SetStopMode>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ea8:	f387 8810 	msr	PRIMASK, r7
    OutputTrace(buffer, bufSize);
 8005eac:	8821      	ldrh	r1, [r4, #0]
 8005eae:	9803      	ldr	r0, [sp, #12]
 8005eb0:	f000 fee2 	bl	8006c78 <vcom_Trace>
}
 8005eb4:	0030      	movs	r0, r6
 8005eb6:	b045      	add	sp, #276	; 0x114
 8005eb8:	bcf0      	pop	{r4, r5, r6, r7}
 8005eba:	bc08      	pop	{r3}
 8005ebc:	b004      	add	sp, #16
 8005ebe:	4718      	bx	r3
 8005ec0:	f387 8810 	msr	PRIMASK, r7
  return status;
 8005ec4:	e7f6      	b.n	8005eb4 <TraceSend+0x5c>
 8005ec6:	46c0      	nop			; (mov r8, r8)
 8005ec8:	200001cc 	.word	0x200001cc
 8005ecc:	20000034 	.word	0x20000034

08005ed0 <memcpy1>:
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
}

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
    while( size-- )
 8005ed0:	2300      	movs	r3, #0
{
 8005ed2:	b510      	push	{r4, lr}
    while( size-- )
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d100      	bne.n	8005eda <memcpy1+0xa>
    {
        *dst++ = *src++;
    }
}
 8005ed8:	bd10      	pop	{r4, pc}
        *dst++ = *src++;
 8005eda:	5ccc      	ldrb	r4, [r1, r3]
 8005edc:	54c4      	strb	r4, [r0, r3]
 8005ede:	3301      	adds	r3, #1
 8005ee0:	e7f8      	b.n	8005ed4 <memcpy1+0x4>
	...

08005ee4 <DBG_Init>:
/* Private variables ---------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Exported functions ------------------------------------------------------- */

void DBG_Init(void)
{
 8005ee4:	b530      	push	{r4, r5, lr}
 8005ee6:	b087      	sub	sp, #28
  HAL_DBGMCU_EnableDBGStopMode();
  HAL_DBGMCU_EnableDBGStandbyMode();

#else /* DEBUG */
  /* sw interface off*/
  GPIO_InitTypeDef GPIO_InitStructure = {0};
 8005ee8:	220c      	movs	r2, #12
 8005eea:	2100      	movs	r1, #0
 8005eec:	a803      	add	r0, sp, #12
 8005eee:	f000 ffe2 	bl	8006eb6 <memset>

  GPIO_InitStructure.Mode   = GPIO_MODE_ANALOG;
 8005ef2:	2303      	movs	r3, #3
 8005ef4:	9302      	str	r3, [sp, #8]
  GPIO_InitStructure.Pull   = GPIO_NOPULL;
  GPIO_InitStructure.Pin    = (GPIO_PIN_13 | GPIO_PIN_14);
 8005ef6:	23c0      	movs	r3, #192	; 0xc0
  __GPIOA_CLK_ENABLE() ;
 8005ef8:	2501      	movs	r5, #1
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8005efa:	20a0      	movs	r0, #160	; 0xa0
  __GPIOA_CLK_ENABLE() ;
 8005efc:	4c10      	ldr	r4, [pc, #64]	; (8005f40 <DBG_Init+0x5c>)
  GPIO_InitStructure.Pin    = (GPIO_PIN_13 | GPIO_PIN_14);
 8005efe:	01db      	lsls	r3, r3, #7
 8005f00:	9301      	str	r3, [sp, #4]
  __GPIOA_CLK_ENABLE() ;
 8005f02:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8005f04:	a901      	add	r1, sp, #4
  __GPIOA_CLK_ENABLE() ;
 8005f06:	432b      	orrs	r3, r5
 8005f08:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005f0a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8005f0c:	05c0      	lsls	r0, r0, #23
  __GPIOA_CLK_ENABLE() ;
 8005f0e:	402b      	ands	r3, r5
 8005f10:	9300      	str	r3, [sp, #0]
 8005f12:	9b00      	ldr	r3, [sp, #0]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8005f14:	f7fd ff4a 	bl	8003dac <HAL_GPIO_Init>
  __GPIOA_CLK_DISABLE() ;
 8005f18:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005f1a:	43ab      	bics	r3, r5
 8005f1c:	62e3      	str	r3, [r4, #44]	; 0x2c

  __HAL_RCC_DBGMCU_CLK_ENABLE();
 8005f1e:	2380      	movs	r3, #128	; 0x80
 8005f20:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8005f22:	03db      	lsls	r3, r3, #15
 8005f24:	4313      	orrs	r3, r2
 8005f26:	6363      	str	r3, [r4, #52]	; 0x34
  HAL_DBGMCU_DisableDBGSleepMode();
 8005f28:	f7fd fc72 	bl	8003810 <HAL_DBGMCU_DisableDBGSleepMode>
  HAL_DBGMCU_DisableDBGStopMode();
 8005f2c:	f7fd fc78 	bl	8003820 <HAL_DBGMCU_DisableDBGStopMode>
  HAL_DBGMCU_DisableDBGStandbyMode();
 8005f30:	f7fd fc7e 	bl	8003830 <HAL_DBGMCU_DisableDBGStandbyMode>
  __HAL_RCC_DBGMCU_CLK_DISABLE();
 8005f34:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005f36:	4a03      	ldr	r2, [pc, #12]	; (8005f44 <DBG_Init+0x60>)
 8005f38:	4013      	ands	r3, r2
 8005f3a:	6363      	str	r3, [r4, #52]	; 0x34
#endif
}
 8005f3c:	b007      	add	sp, #28
 8005f3e:	bd30      	pop	{r4, r5, pc}
 8005f40:	40021000 	.word	0x40021000
 8005f44:	ffbfffff 	.word	0xffbfffff

08005f48 <Error_Handler>:

void Error_Handler(void)
{
 8005f48:	b510      	push	{r4, lr}
  PRINTF("Error_Handler\n\r");
 8005f4a:	4802      	ldr	r0, [pc, #8]	; (8005f54 <Error_Handler+0xc>)
 8005f4c:	f7ff ff84 	bl	8005e58 <TraceSend>
 8005f50:	e7fe      	b.n	8005f50 <Error_Handler+0x8>
 8005f52:	46c0      	nop			; (mov r8, r8)
 8005f54:	08007c2d 	.word	0x08007c2d

08005f58 <HW_GPIO_GetBitPos>:
 */
static uint8_t HW_GPIO_GetBitPos(uint16_t GPIO_Pin)
{
  uint8_t PinPos = 0;

  if ((GPIO_Pin & 0xFF00) != 0)
 8005f58:	0001      	movs	r1, r0
 8005f5a:	23ff      	movs	r3, #255	; 0xff
 8005f5c:	4399      	bics	r1, r3
 8005f5e:	000b      	movs	r3, r1
{
 8005f60:	0002      	movs	r2, r0
  {
    PinPos |= 0x8;
 8005f62:	1e58      	subs	r0, r3, #1
 8005f64:	4183      	sbcs	r3, r0
 8005f66:	00d8      	lsls	r0, r3, #3
  }
  if ((GPIO_Pin & 0xF0F0) != 0)
 8005f68:	4b07      	ldr	r3, [pc, #28]	; (8005f88 <HW_GPIO_GetBitPos+0x30>)
 8005f6a:	421a      	tst	r2, r3
 8005f6c:	d001      	beq.n	8005f72 <HW_GPIO_GetBitPos+0x1a>
  {
    PinPos |= 0x4;
 8005f6e:	2304      	movs	r3, #4
 8005f70:	4318      	orrs	r0, r3
  }
  if ((GPIO_Pin & 0xCCCC) != 0)
 8005f72:	4b06      	ldr	r3, [pc, #24]	; (8005f8c <HW_GPIO_GetBitPos+0x34>)
 8005f74:	421a      	tst	r2, r3
 8005f76:	d001      	beq.n	8005f7c <HW_GPIO_GetBitPos+0x24>
  {
    PinPos |= 0x2;
 8005f78:	2302      	movs	r3, #2
 8005f7a:	4318      	orrs	r0, r3
  }
  if ((GPIO_Pin & 0xAAAA) != 0)
 8005f7c:	4b04      	ldr	r3, [pc, #16]	; (8005f90 <HW_GPIO_GetBitPos+0x38>)
 8005f7e:	421a      	tst	r2, r3
 8005f80:	d001      	beq.n	8005f86 <HW_GPIO_GetBitPos+0x2e>
  {
    PinPos |= 0x1;
 8005f82:	2301      	movs	r3, #1
 8005f84:	4318      	orrs	r0, r3
  }

  return PinPos;
}
 8005f86:	4770      	bx	lr
 8005f88:	fffff0f0 	.word	0xfffff0f0
 8005f8c:	ffffcccc 	.word	0xffffcccc
 8005f90:	ffffaaaa 	.word	0xffffaaaa

08005f94 <HW_GPIO_Init>:
{
 8005f94:	b530      	push	{r4, r5, lr}
  RCC_GPIO_CLK_ENABLE((uint32_t) port);
 8005f96:	4c21      	ldr	r4, [pc, #132]	; (800601c <HW_GPIO_Init+0x88>)
{
 8005f98:	b087      	sub	sp, #28
 8005f9a:	4b21      	ldr	r3, [pc, #132]	; (8006020 <HW_GPIO_Init+0x8c>)
  RCC_GPIO_CLK_ENABLE((uint32_t) port);
 8005f9c:	42a0      	cmp	r0, r4
 8005f9e:	d02a      	beq.n	8005ff6 <HW_GPIO_Init+0x62>
 8005fa0:	d80c      	bhi.n	8005fbc <HW_GPIO_Init+0x28>
 8005fa2:	24a0      	movs	r4, #160	; 0xa0
 8005fa4:	05e4      	lsls	r4, r4, #23
 8005fa6:	42a0      	cmp	r0, r4
 8005fa8:	d017      	beq.n	8005fda <HW_GPIO_Init+0x46>
 8005faa:	2580      	movs	r5, #128	; 0x80
 8005fac:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 8005fae:	432c      	orrs	r4, r5
 8005fb0:	62dc      	str	r4, [r3, #44]	; 0x2c
 8005fb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fb4:	402b      	ands	r3, r5
 8005fb6:	9305      	str	r3, [sp, #20]
 8005fb8:	9b05      	ldr	r3, [sp, #20]
 8005fba:	e016      	b.n	8005fea <HW_GPIO_Init+0x56>
 8005fbc:	4c19      	ldr	r4, [pc, #100]	; (8006024 <HW_GPIO_Init+0x90>)
 8005fbe:	42a0      	cmp	r0, r4
 8005fc0:	d022      	beq.n	8006008 <HW_GPIO_Init+0x74>
 8005fc2:	4c19      	ldr	r4, [pc, #100]	; (8006028 <HW_GPIO_Init+0x94>)
 8005fc4:	42a0      	cmp	r0, r4
 8005fc6:	d1f0      	bne.n	8005faa <HW_GPIO_Init+0x16>
 8005fc8:	2508      	movs	r5, #8
 8005fca:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 8005fcc:	432c      	orrs	r4, r5
 8005fce:	62dc      	str	r4, [r3, #44]	; 0x2c
 8005fd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fd2:	402b      	ands	r3, r5
 8005fd4:	9304      	str	r3, [sp, #16]
 8005fd6:	9b04      	ldr	r3, [sp, #16]
 8005fd8:	e007      	b.n	8005fea <HW_GPIO_Init+0x56>
 8005fda:	2501      	movs	r5, #1
 8005fdc:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 8005fde:	432c      	orrs	r4, r5
 8005fe0:	62dc      	str	r4, [r3, #44]	; 0x2c
 8005fe2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fe4:	402b      	ands	r3, r5
 8005fe6:	9301      	str	r3, [sp, #4]
 8005fe8:	9b01      	ldr	r3, [sp, #4]
  initStruct->Pin = GPIO_Pin ;
 8005fea:	6011      	str	r1, [r2, #0]
  HAL_GPIO_Init(port, initStruct);
 8005fec:	0011      	movs	r1, r2
 8005fee:	f7fd fedd 	bl	8003dac <HAL_GPIO_Init>
}
 8005ff2:	b007      	add	sp, #28
 8005ff4:	bd30      	pop	{r4, r5, pc}
  RCC_GPIO_CLK_ENABLE((uint32_t) port);
 8005ff6:	2502      	movs	r5, #2
 8005ff8:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 8005ffa:	432c      	orrs	r4, r5
 8005ffc:	62dc      	str	r4, [r3, #44]	; 0x2c
 8005ffe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006000:	402b      	ands	r3, r5
 8006002:	9302      	str	r3, [sp, #8]
 8006004:	9b02      	ldr	r3, [sp, #8]
 8006006:	e7f0      	b.n	8005fea <HW_GPIO_Init+0x56>
 8006008:	2504      	movs	r5, #4
 800600a:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 800600c:	432c      	orrs	r4, r5
 800600e:	62dc      	str	r4, [r3, #44]	; 0x2c
 8006010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006012:	402b      	ands	r3, r5
 8006014:	9303      	str	r3, [sp, #12]
 8006016:	9b03      	ldr	r3, [sp, #12]
 8006018:	e7e7      	b.n	8005fea <HW_GPIO_Init+0x56>
 800601a:	46c0      	nop			; (mov r8, r8)
 800601c:	50000400 	.word	0x50000400
 8006020:	40021000 	.word	0x40021000
 8006024:	50000800 	.word	0x50000800
 8006028:	50000c00 	.word	0x50000c00

0800602c <HW_GPIO_SetIrq>:
{
 800602c:	b570      	push	{r4, r5, r6, lr}
  uint32_t BitPos = HW_GPIO_GetBitPos(GPIO_Pin) ;
 800602e:	0008      	movs	r0, r1
{
 8006030:	001c      	movs	r4, r3
 8006032:	000d      	movs	r5, r1
 8006034:	0016      	movs	r6, r2
  uint32_t BitPos = HW_GPIO_GetBitPos(GPIO_Pin) ;
 8006036:	f7ff ff8f 	bl	8005f58 <HW_GPIO_GetBitPos>
 800603a:	4b08      	ldr	r3, [pc, #32]	; (800605c <HW_GPIO_SetIrq+0x30>)
 800603c:	0080      	lsls	r0, r0, #2
    GpioIrq[ BitPos ] = irqHandler;
 800603e:	501c      	str	r4, [r3, r0]
  if (irqHandler != NULL)
 8006040:	2c00      	cmp	r4, #0
 8006042:	d00a      	beq.n	800605a <HW_GPIO_SetIrq+0x2e>
    IRQnb = MSP_GetIRQn(GPIO_Pin);
 8006044:	0028      	movs	r0, r5
 8006046:	f000 fca5 	bl	8006994 <MSP_GetIRQn>
 800604a:	0004      	movs	r4, r0
    HAL_NVIC_SetPriority(IRQnb, prio, 0);
 800604c:	2200      	movs	r2, #0
 800604e:	0031      	movs	r1, r6
 8006050:	f7fd fd82 	bl	8003b58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IRQnb);
 8006054:	0020      	movs	r0, r4
 8006056:	f7fd fda9 	bl	8003bac <HAL_NVIC_EnableIRQ>
}
 800605a:	bd70      	pop	{r4, r5, r6, pc}
 800605c:	200002dc 	.word	0x200002dc

08006060 <HW_GPIO_IrqHandler>:
{
 8006060:	b510      	push	{r4, lr}
  uint32_t BitPos = HW_GPIO_GetBitPos(GPIO_Pin);
 8006062:	f7ff ff79 	bl	8005f58 <HW_GPIO_GetBitPos>
  if (GpioIrq[ BitPos ]  != NULL)
 8006066:	4b04      	ldr	r3, [pc, #16]	; (8006078 <HW_GPIO_IrqHandler+0x18>)
 8006068:	0080      	lsls	r0, r0, #2
 800606a:	58c3      	ldr	r3, [r0, r3]
 800606c:	2b00      	cmp	r3, #0
 800606e:	d001      	beq.n	8006074 <HW_GPIO_IrqHandler+0x14>
    GpioIrq[ BitPos ](NULL);
 8006070:	2000      	movs	r0, #0
 8006072:	4798      	blx	r3
}
 8006074:	bd10      	pop	{r4, pc}
 8006076:	46c0      	nop			; (mov r8, r8)
 8006078:	200002dc 	.word	0x200002dc

0800607c <HW_GPIO_Write>:
{
 800607c:	b510      	push	{r4, lr}
  HAL_GPIO_WritePin(GPIOx, GPIO_Pin, (GPIO_PinState) value);
 800607e:	b2d2      	uxtb	r2, r2
 8006080:	f7fd ff4e 	bl	8003f20 <HAL_GPIO_WritePin>
}
 8006084:	bd10      	pop	{r4, pc}
	...

08006088 <HW_RTC_GetCalendarValue>:
 * @param pointer to RTC_DateStruct
 * @param pointer to RTC_TimeStruct
 * @retval time in ticks
 */
static uint64_t HW_RTC_GetCalendarValue(RTC_DateTypeDef *RTC_DateStruct, RTC_TimeTypeDef *RTC_TimeStruct)
{
 8006088:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t first_read;
  uint32_t correction;
  uint32_t seconds;

  /* Get Time and Date*/
  HAL_RTC_GetTime(&RtcHandle, RTC_TimeStruct, RTC_FORMAT_BIN);
 800608a:	4e27      	ldr	r6, [pc, #156]	; (8006128 <HW_RTC_GetCalendarValue+0xa0>)
{
 800608c:	0005      	movs	r5, r0
  HAL_RTC_GetTime(&RtcHandle, RTC_TimeStruct, RTC_FORMAT_BIN);
 800608e:	2200      	movs	r2, #0
 8006090:	0030      	movs	r0, r6
{
 8006092:	000c      	movs	r4, r1
  HAL_RTC_GetTime(&RtcHandle, RTC_TimeStruct, RTC_FORMAT_BIN);
 8006094:	f7fe fef0 	bl	8004e78 <HAL_RTC_GetTime>
  * @param  RTCx RTC Instance
  * @retval Sub second value (number between 0 and 65535)
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 8006098:	4f24      	ldr	r7, [pc, #144]	; (800612c <HW_RTC_GetCalendarValue+0xa4>)

  /* make sure it is correct due to asynchronus nature of RTC*/
  do
  {
    first_read = LL_RTC_TIME_GetSubSecond(RTC);
    HAL_RTC_GetDate(&RtcHandle, RTC_DateStruct, RTC_FORMAT_BIN);
 800609a:	2200      	movs	r2, #0
 800609c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800609e:	0029      	movs	r1, r5
 80060a0:	0030      	movs	r0, r6
 80060a2:	9301      	str	r3, [sp, #4]
 80060a4:	f7fe ff12 	bl	8004ecc <HAL_RTC_GetDate>
    HAL_RTC_GetTime(&RtcHandle, RTC_TimeStruct, RTC_FORMAT_BIN);
 80060a8:	2200      	movs	r2, #0
 80060aa:	0021      	movs	r1, r4
 80060ac:	0030      	movs	r0, r6
 80060ae:	f7fe fee3 	bl	8004e78 <HAL_RTC_GetTime>
 80060b2:	466b      	mov	r3, sp
 80060b4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80060b6:	889b      	ldrh	r3, [r3, #4]
 80060b8:	b292      	uxth	r2, r2

  }
  while (first_read != LL_RTC_TIME_GetSubSecond(RTC));
 80060ba:	429a      	cmp	r2, r3
 80060bc:	d1ec      	bne.n	8006098 <HW_RTC_GetCalendarValue+0x10>

  /* calculte amount of elapsed days since 01/01/2000 */
  seconds = DIVC((DAYS_IN_YEAR * 3 + DAYS_IN_LEAP_YEAR) * RTC_DateStruct->Year, 4);

  correction = ((RTC_DateStruct->Year % 4) == 0) ? DAYS_IN_MONTH_CORRECTION_LEAP : DAYS_IN_MONTH_CORRECTION_NORM ;
 80060be:	2103      	movs	r1, #3
  seconds = DIVC((DAYS_IN_YEAR * 3 + DAYS_IN_LEAP_YEAR) * RTC_DateStruct->Year, 4);
 80060c0:	78ea      	ldrb	r2, [r5, #3]
 80060c2:	481b      	ldr	r0, [pc, #108]	; (8006130 <HW_RTC_GetCalendarValue+0xa8>)

  seconds += (DIVC((RTC_DateStruct->Month - 1) * (30 + 31), 2) - (((correction >> ((RTC_DateStruct->Month - 1) * 2)) & 0x3)));
 80060c4:	786e      	ldrb	r6, [r5, #1]
  seconds = DIVC((DAYS_IN_YEAR * 3 + DAYS_IN_LEAP_YEAR) * RTC_DateStruct->Year, 4);
 80060c6:	4350      	muls	r0, r2
  correction = ((RTC_DateStruct->Year % 4) == 0) ? DAYS_IN_MONTH_CORRECTION_LEAP : DAYS_IN_MONTH_CORRECTION_NORM ;
 80060c8:	400a      	ands	r2, r1
 80060ca:	4253      	negs	r3, r2
 80060cc:	4153      	adcs	r3, r2
 80060ce:	4a19      	ldr	r2, [pc, #100]	; (8006134 <HW_RTC_GetCalendarValue+0xac>)
 80060d0:	425b      	negs	r3, r3
 80060d2:	4013      	ands	r3, r2
 80060d4:	4a18      	ldr	r2, [pc, #96]	; (8006138 <HW_RTC_GetCalendarValue+0xb0>)
  seconds += (DIVC((RTC_DateStruct->Month - 1) * (30 + 31), 2) - (((correction >> ((RTC_DateStruct->Month - 1) * 2)) & 0x3)));
 80060d6:	3e01      	subs	r6, #1
  correction = ((RTC_DateStruct->Year % 4) == 0) ? DAYS_IN_MONTH_CORRECTION_LEAP : DAYS_IN_MONTH_CORRECTION_NORM ;
 80060d8:	189b      	adds	r3, r3, r2
  seconds += (DIVC((RTC_DateStruct->Month - 1) * (30 + 31), 2) - (((correction >> ((RTC_DateStruct->Month - 1) * 2)) & 0x3)));
 80060da:	223d      	movs	r2, #61	; 0x3d
 80060dc:	4372      	muls	r2, r6
 80060de:	0076      	lsls	r6, r6, #1
 80060e0:	40f3      	lsrs	r3, r6
 80060e2:	3201      	adds	r2, #1

  seconds += (RTC_DateStruct->Date - 1);
 80060e4:	78ad      	ldrb	r5, [r5, #2]
  seconds += (DIVC((RTC_DateStruct->Month - 1) * (30 + 31), 2) - (((correction >> ((RTC_DateStruct->Month - 1) * 2)) & 0x3)));
 80060e6:	0fd7      	lsrs	r7, r2, #31
  seconds = DIVC((DAYS_IN_YEAR * 3 + DAYS_IN_LEAP_YEAR) * RTC_DateStruct->Year, 4);
 80060e8:	3003      	adds	r0, #3
  seconds += (DIVC((RTC_DateStruct->Month - 1) * (30 + 31), 2) - (((correction >> ((RTC_DateStruct->Month - 1) * 2)) & 0x3)));
 80060ea:	18ba      	adds	r2, r7, r2
 80060ec:	3d01      	subs	r5, #1
  seconds = DIVC((DAYS_IN_YEAR * 3 + DAYS_IN_LEAP_YEAR) * RTC_DateStruct->Year, 4);
 80060ee:	0880      	lsrs	r0, r0, #2
  seconds += (DIVC((RTC_DateStruct->Month - 1) * (30 + 31), 2) - (((correction >> ((RTC_DateStruct->Month - 1) * 2)) & 0x3)));
 80060f0:	1052      	asrs	r2, r2, #1
 80060f2:	1828      	adds	r0, r5, r0
 80060f4:	1810      	adds	r0, r2, r0
 80060f6:	400b      	ands	r3, r1
  seconds += (RTC_DateStruct->Date - 1);
 80060f8:	1ac3      	subs	r3, r0, r3

  /* convert from days to seconds */
  seconds *= SECONDS_IN_1DAY;
 80060fa:	4810      	ldr	r0, [pc, #64]	; (800613c <HW_RTC_GetCalendarValue+0xb4>)

  seconds += ((uint32_t)RTC_TimeStruct->Seconds +
              ((uint32_t)RTC_TimeStruct->Minutes * SECONDS_IN_1MINUTE) +
              ((uint32_t)RTC_TimeStruct->Hours * SECONDS_IN_1HOUR)) ;
 80060fc:	7822      	ldrb	r2, [r4, #0]
  seconds *= SECONDS_IN_1DAY;
 80060fe:	4358      	muls	r0, r3
              ((uint32_t)RTC_TimeStruct->Hours * SECONDS_IN_1HOUR)) ;
 8006100:	23e1      	movs	r3, #225	; 0xe1
 8006102:	011b      	lsls	r3, r3, #4
 8006104:	4353      	muls	r3, r2
              ((uint32_t)RTC_TimeStruct->Minutes * SECONDS_IN_1MINUTE) +
 8006106:	223c      	movs	r2, #60	; 0x3c
 8006108:	7861      	ldrb	r1, [r4, #1]



  calendarValue = (((uint64_t) seconds) << N_PREDIV_S) + (PREDIV_S - RTC_TimeStruct->SubSeconds);
 800610a:	4d0d      	ldr	r5, [pc, #52]	; (8006140 <HW_RTC_GetCalendarValue+0xb8>)
              ((uint32_t)RTC_TimeStruct->Minutes * SECONDS_IN_1MINUTE) +
 800610c:	434a      	muls	r2, r1
 800610e:	189b      	adds	r3, r3, r2
  seconds += ((uint32_t)RTC_TimeStruct->Seconds +
 8006110:	78a2      	ldrb	r2, [r4, #2]
  calendarValue = (((uint64_t) seconds) << N_PREDIV_S) + (PREDIV_S - RTC_TimeStruct->SubSeconds);
 8006112:	6864      	ldr	r4, [r4, #4]
              ((uint32_t)RTC_TimeStruct->Minutes * SECONDS_IN_1MINUTE) +
 8006114:	189b      	adds	r3, r3, r2
  seconds += ((uint32_t)RTC_TimeStruct->Seconds +
 8006116:	181b      	adds	r3, r3, r0
  calendarValue = (((uint64_t) seconds) << N_PREDIV_S) + (PREDIV_S - RTC_TimeStruct->SubSeconds);
 8006118:	0d99      	lsrs	r1, r3, #22
 800611a:	0298      	lsls	r0, r3, #10
 800611c:	2300      	movs	r3, #0
 800611e:	1b2a      	subs	r2, r5, r4
 8006120:	1880      	adds	r0, r0, r2
 8006122:	4159      	adcs	r1, r3

  return (calendarValue);
}
 8006124:	b003      	add	sp, #12
 8006126:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006128:	2000031c 	.word	0x2000031c
 800612c:	40002800 	.word	0x40002800
 8006130:	000005b5 	.word	0x000005b5
 8006134:	ffaaaab0 	.word	0xffaaaab0
 8006138:	0099aaa0 	.word	0x0099aaa0
 800613c:	00015180 	.word	0x00015180
 8006140:	000003ff 	.word	0x000003ff

08006144 <HW_RTC_GetMinimumTimeout>:
}
 8006144:	2003      	movs	r0, #3
 8006146:	4770      	bx	lr

08006148 <HW_RTC_ms2Tick>:
{
 8006148:	b510      	push	{r4, lr}
  return (uint32_t)((((uint64_t)timeMilliSec) * CONV_DENOM) / CONV_NUMER);
 800614a:	0e41      	lsrs	r1, r0, #25
 800614c:	227d      	movs	r2, #125	; 0x7d
 800614e:	01c0      	lsls	r0, r0, #7
 8006150:	2300      	movs	r3, #0
 8006152:	f7fa f997 	bl	8000484 <__aeabi_uldivmod>
}
 8006156:	bd10      	pop	{r4, pc}

08006158 <HW_RTC_Tick2ms>:
  return ((seconds * 1000) + ((tick * 1000) >> N_PREDIV_S));
 8006158:	22fa      	movs	r2, #250	; 0xfa
  tick = tick & PREDIV_S;
 800615a:	0583      	lsls	r3, r0, #22
  return ((seconds * 1000) + ((tick * 1000) >> N_PREDIV_S));
 800615c:	0092      	lsls	r2, r2, #2
  tick = tick & PREDIV_S;
 800615e:	0d9b      	lsrs	r3, r3, #22
  return ((seconds * 1000) + ((tick * 1000) >> N_PREDIV_S));
 8006160:	4353      	muls	r3, r2
  uint32_t seconds = tick >> N_PREDIV_S;
 8006162:	0a80      	lsrs	r0, r0, #10
  return ((seconds * 1000) + ((tick * 1000) >> N_PREDIV_S));
 8006164:	4350      	muls	r0, r2
 8006166:	0a9b      	lsrs	r3, r3, #10
 8006168:	1818      	adds	r0, r3, r0
}
 800616a:	4770      	bx	lr

0800616c <HW_RTC_GetTimerElapsedTime>:
{
 800616c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  uint32_t CalendarValue = (uint32_t) HW_RTC_GetCalendarValue(&RTC_DateStruct, &RTC_TimeStruct);
 800616e:	a901      	add	r1, sp, #4
 8006170:	4668      	mov	r0, sp
 8006172:	f7ff ff89 	bl	8006088 <HW_RTC_GetCalendarValue>
  return ((uint32_t)(CalendarValue - RtcTimerContext.Rtc_Time));
 8006176:	4b02      	ldr	r3, [pc, #8]	; (8006180 <HW_RTC_GetTimerElapsedTime+0x14>)
 8006178:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800617a:	1ac0      	subs	r0, r0, r3
}
 800617c:	b007      	add	sp, #28
 800617e:	bd00      	pop	{pc}
 8006180:	2000031c 	.word	0x2000031c

08006184 <HW_RTC_GetTimerValue>:
{
 8006184:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  uint32_t CalendarValue = (uint32_t) HW_RTC_GetCalendarValue(&RTC_DateStruct, &RTC_TimeStruct);
 8006186:	a901      	add	r1, sp, #4
 8006188:	4668      	mov	r0, sp
 800618a:	f7ff ff7d 	bl	8006088 <HW_RTC_GetCalendarValue>
}
 800618e:	b007      	add	sp, #28
 8006190:	bd00      	pop	{pc}
	...

08006194 <HW_RTC_StopAlarm>:
  HAL_RTC_DeactivateAlarm(&RtcHandle, RTC_ALARM_A);
 8006194:	2180      	movs	r1, #128	; 0x80
{
 8006196:	b510      	push	{r4, lr}
  HAL_RTC_DeactivateAlarm(&RtcHandle, RTC_ALARM_A);
 8006198:	4c07      	ldr	r4, [pc, #28]	; (80061b8 <HW_RTC_StopAlarm+0x24>)
 800619a:	0049      	lsls	r1, r1, #1
 800619c:	0020      	movs	r0, r4
 800619e:	f7fe fbb1 	bl	8004904 <HAL_RTC_DeactivateAlarm>
  __HAL_RTC_ALARM_CLEAR_FLAG(&RtcHandle, RTC_FLAG_ALRAF);
 80061a2:	6821      	ldr	r1, [r4, #0]
 80061a4:	4b05      	ldr	r3, [pc, #20]	; (80061bc <HW_RTC_StopAlarm+0x28>)
 80061a6:	68ca      	ldr	r2, [r1, #12]
 80061a8:	b2d2      	uxtb	r2, r2
 80061aa:	4313      	orrs	r3, r2
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 80061ac:	2280      	movs	r2, #128	; 0x80
  __HAL_RTC_ALARM_CLEAR_FLAG(&RtcHandle, RTC_FLAG_ALRAF);
 80061ae:	60cb      	str	r3, [r1, #12]
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 80061b0:	4b03      	ldr	r3, [pc, #12]	; (80061c0 <HW_RTC_StopAlarm+0x2c>)
 80061b2:	0292      	lsls	r2, r2, #10
 80061b4:	615a      	str	r2, [r3, #20]
}
 80061b6:	bd10      	pop	{r4, pc}
 80061b8:	2000031c 	.word	0x2000031c
 80061bc:	fffffe7f 	.word	0xfffffe7f
 80061c0:	40010400 	.word	0x40010400

080061c4 <HW_RTC_SetAlarm>:
{
 80061c4:	b5f0      	push	{r4, r5, r6, r7, lr}
  if ((MIN_ALARM_DELAY + McuWakeUpTimeCal) < ((timeout - HW_RTC_GetTimerElapsedTime())))
 80061c6:	4c4c      	ldr	r4, [pc, #304]	; (80062f8 <HW_RTC_SetAlarm+0x134>)
{
 80061c8:	b087      	sub	sp, #28
  if ((MIN_ALARM_DELAY + McuWakeUpTimeCal) < ((timeout - HW_RTC_GetTimerElapsedTime())))
 80061ca:	0023      	movs	r3, r4
 80061cc:	3350      	adds	r3, #80	; 0x50
{
 80061ce:	0006      	movs	r6, r0
  if ((MIN_ALARM_DELAY + McuWakeUpTimeCal) < ((timeout - HW_RTC_GetTimerElapsedTime())))
 80061d0:	2500      	movs	r5, #0
 80061d2:	5f5d      	ldrsh	r5, [r3, r5]
 80061d4:	f7ff ffca 	bl	800616c <HW_RTC_GetTimerElapsedTime>
 80061d8:	3503      	adds	r5, #3
 80061da:	1a30      	subs	r0, r6, r0
    LPM_SetStopMode(LPM_RTC_Id, LPM_Enable);
 80061dc:	2100      	movs	r1, #0
  if ((MIN_ALARM_DELAY + McuWakeUpTimeCal) < ((timeout - HW_RTC_GetTimerElapsedTime())))
 80061de:	4285      	cmp	r5, r0
 80061e0:	d300      	bcc.n	80061e4 <HW_RTC_SetAlarm+0x20>
    LPM_SetStopMode(LPM_RTC_Id, LPM_Disable);
 80061e2:	2101      	movs	r1, #1
 80061e4:	2004      	movs	r0, #4
 80061e6:	f7ff fbd7 	bl	8005998 <LPM_SetStopMode>
  if (LPM_GetMode() == LPM_StopMode)
 80061ea:	f7ff fbeb 	bl	80059c4 <LPM_GetMode>
 80061ee:	2801      	cmp	r0, #1
 80061f0:	d104      	bne.n	80061fc <HW_RTC_SetAlarm+0x38>
    timeout = timeout -  McuWakeUpTimeCal;
 80061f2:	0023      	movs	r3, r4
 80061f4:	3350      	adds	r3, #80	; 0x50
 80061f6:	2200      	movs	r2, #0
 80061f8:	5e9b      	ldrsh	r3, [r3, r2]
 80061fa:	1af6      	subs	r6, r6, r3
  RTC_TimeTypeDef RTC_TimeStruct = RtcTimerContext.RTC_Calndr_Time;
 80061fc:	0023      	movs	r3, r4
 80061fe:	3354      	adds	r3, #84	; 0x54
 8006200:	795a      	ldrb	r2, [r3, #5]
 8006202:	6de7      	ldr	r7, [r4, #92]	; 0x5c
 8006204:	9200      	str	r2, [sp, #0]
 8006206:	799a      	ldrb	r2, [r3, #6]
  RTC_DateTypeDef RTC_DateStruct = RtcTimerContext.RTC_Calndr_Date;
 8006208:	7e9c      	ldrb	r4, [r3, #26]
  RTC_TimeTypeDef RTC_TimeStruct = RtcTimerContext.RTC_Calndr_Time;
 800620a:	9201      	str	r2, [sp, #4]
 800620c:	79da      	ldrb	r2, [r3, #7]
 800620e:	791d      	ldrb	r5, [r3, #4]
 8006210:	9202      	str	r2, [sp, #8]
  RTC_DateTypeDef RTC_DateStruct = RtcTimerContext.RTC_Calndr_Date;
 8006212:	7e5a      	ldrb	r2, [r3, #25]
 8006214:	7edb      	ldrb	r3, [r3, #27]
 8006216:	9203      	str	r2, [sp, #12]
 8006218:	9304      	str	r3, [sp, #16]
  HW_RTC_StopAlarm();
 800621a:	f7ff ffbb 	bl	8006194 <HW_RTC_StopAlarm>
  rtcAlarmSubSeconds =  PREDIV_S - RTC_TimeStruct.SubSeconds;
 800621e:	4a37      	ldr	r2, [pc, #220]	; (80062fc <HW_RTC_SetAlarm+0x138>)
  rtcAlarmSubSeconds += (timeoutValue & PREDIV_S);
 8006220:	05b3      	lsls	r3, r6, #22
  rtcAlarmSubSeconds =  PREDIV_S - RTC_TimeStruct.SubSeconds;
 8006222:	1bd7      	subs	r7, r2, r7
  rtcAlarmSubSeconds += (timeoutValue & PREDIV_S);
 8006224:	0d9b      	lsrs	r3, r3, #22
 8006226:	18fb      	adds	r3, r7, r3
 8006228:	9205      	str	r2, [sp, #20]
  while (timeoutValue >= SECONDS_IN_1DAY)
 800622a:	4a35      	ldr	r2, [pc, #212]	; (8006300 <HW_RTC_SetAlarm+0x13c>)
  rtcAlarmSubSeconds += (timeoutValue & PREDIV_S);
 800622c:	b29b      	uxth	r3, r3
  timeoutValue >>= N_PREDIV_S;  /* convert timeout  in seconds */
 800622e:	0ab6      	lsrs	r6, r6, #10
  rtcAlarmDays =  RTC_DateStruct.Date;
 8006230:	b2a0      	uxth	r0, r4
  while (timeoutValue >= SECONDS_IN_1DAY)
 8006232:	4296      	cmp	r6, r2
 8006234:	d83f      	bhi.n	80062b6 <HW_RTC_SetAlarm+0xf2>
  while (timeoutValue >= SECONDS_IN_1HOUR)
 8006236:	4a33      	ldr	r2, [pc, #204]	; (8006304 <HW_RTC_SetAlarm+0x140>)
  rtcAlarmHours = RTC_TimeStruct.Hours;
 8006238:	b2ad      	uxth	r5, r5
  while (timeoutValue >= SECONDS_IN_1HOUR)
 800623a:	4296      	cmp	r6, r2
 800623c:	d840      	bhi.n	80062c0 <HW_RTC_SetAlarm+0xfc>
  rtcAlarmMinutes = RTC_TimeStruct.Minutes;
 800623e:	466a      	mov	r2, sp
 8006240:	8817      	ldrh	r7, [r2, #0]
  while (timeoutValue >= SECONDS_IN_1MINUTE)
 8006242:	2e3b      	cmp	r6, #59	; 0x3b
 8006244:	d841      	bhi.n	80062ca <HW_RTC_SetAlarm+0x106>
 8006246:	0a9a      	lsrs	r2, r3, #10
 8006248:	0294      	lsls	r4, r2, #10
 800624a:	1b1c      	subs	r4, r3, r4
 800624c:	9b01      	ldr	r3, [sp, #4]
 800624e:	b2a4      	uxth	r4, r4
 8006250:	18d2      	adds	r2, r2, r3
 8006252:	1996      	adds	r6, r2, r6
 8006254:	b2b6      	uxth	r6, r6
  while (rtcAlarmSeconds >= SECONDS_IN_1MINUTE)
 8006256:	2e3b      	cmp	r6, #59	; 0x3b
 8006258:	d83b      	bhi.n	80062d2 <HW_RTC_SetAlarm+0x10e>
  while (rtcAlarmMinutes >= MINUTES_IN_1HOUR)
 800625a:	2f3b      	cmp	r7, #59	; 0x3b
 800625c:	d83e      	bhi.n	80062dc <HW_RTC_SetAlarm+0x118>
  while (rtcAlarmHours >= HOURS_IN_1DAY)
 800625e:	2d17      	cmp	r5, #23
 8006260:	d841      	bhi.n	80062e6 <HW_RTC_SetAlarm+0x122>
 8006262:	9a03      	ldr	r2, [sp, #12]
  if (RTC_DateStruct.Year % 4 == 0)
 8006264:	9904      	ldr	r1, [sp, #16]
 8006266:	3a01      	subs	r2, #1
 8006268:	4b27      	ldr	r3, [pc, #156]	; (8006308 <HW_RTC_SetAlarm+0x144>)
 800626a:	0789      	lsls	r1, r1, #30
 800626c:	d140      	bne.n	80062f0 <HW_RTC_SetAlarm+0x12c>
    if (rtcAlarmDays > DaysInMonthLeapYear[ RTC_DateStruct.Month - 1 ])
 800626e:	5c99      	ldrb	r1, [r3, r2]
    if (rtcAlarmDays > DaysInMonth[ RTC_DateStruct.Month - 1 ])
 8006270:	4288      	cmp	r0, r1
 8006272:	d902      	bls.n	800627a <HW_RTC_SetAlarm+0xb6>
      rtcAlarmDays = rtcAlarmDays % DaysInMonth[ RTC_DateStruct.Month - 1 ];
 8006274:	f7fa f8c2 	bl	80003fc <__aeabi_idivmod>
 8006278:	b288      	uxth	r0, r1
  RTC_AlarmStructure.AlarmTime.SubSeconds = PREDIV_S - rtcAlarmSubSeconds;
 800627a:	9a05      	ldr	r2, [sp, #20]
 800627c:	4b1e      	ldr	r3, [pc, #120]	; (80062f8 <HW_RTC_SetAlarm+0x134>)
 800627e:	1b14      	subs	r4, r2, r4
  RTC_AlarmStructure.AlarmSubSecondMask  = HW_RTC_ALARMSUBSECONDMASK;
 8006280:	22a0      	movs	r2, #160	; 0xa0
 8006282:	0512      	lsls	r2, r2, #20
 8006284:	641a      	str	r2, [r3, #64]	; 0x40
  RTC_AlarmStructure.AlarmDateWeekDay    = (uint8_t)rtcAlarmDays;
 8006286:	001a      	movs	r2, r3
  RTC_AlarmStructure.AlarmTime.Seconds = rtcAlarmSeconds;
 8006288:	0019      	movs	r1, r3
  RTC_AlarmStructure.AlarmDateWeekDay    = (uint8_t)rtcAlarmDays;
 800628a:	3229      	adds	r2, #41	; 0x29
 800628c:	77d0      	strb	r0, [r2, #31]
  RTC_AlarmStructure.AlarmTime.TimeFormat   = RTC_TimeStruct.TimeFormat;
 800628e:	9a02      	ldr	r2, [sp, #8]
  RTC_AlarmStructure.Alarm = RTC_ALARM_A;
 8006290:	2080      	movs	r0, #128	; 0x80
  RTC_AlarmStructure.AlarmTime.Seconds = rtcAlarmSeconds;
 8006292:	3128      	adds	r1, #40	; 0x28
  RTC_AlarmStructure.AlarmTime.TimeFormat   = RTC_TimeStruct.TimeFormat;
 8006294:	70ca      	strb	r2, [r1, #3]
  RTC_AlarmStructure.AlarmDateWeekDaySel   = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8006296:	2200      	movs	r2, #0
  RTC_AlarmStructure.Alarm = RTC_ALARM_A;
 8006298:	0040      	lsls	r0, r0, #1
 800629a:	64d8      	str	r0, [r3, #76]	; 0x4c
  HAL_RTC_SetAlarm_IT(&RtcHandle, &RTC_AlarmStructure, RTC_FORMAT_BIN);
 800629c:	0018      	movs	r0, r3
  RTC_AlarmStructure.AlarmTime.SubSeconds = PREDIV_S - rtcAlarmSubSeconds;
 800629e:	62dc      	str	r4, [r3, #44]	; 0x2c
  RTC_AlarmStructure.AlarmTime.Seconds = rtcAlarmSeconds;
 80062a0:	708e      	strb	r6, [r1, #2]
  RTC_AlarmStructure.AlarmTime.Minutes = rtcAlarmMinutes;
 80062a2:	704f      	strb	r7, [r1, #1]
  RTC_AlarmStructure.AlarmTime.Hours   = rtcAlarmHours;
 80062a4:	700d      	strb	r5, [r1, #0]
  RTC_AlarmStructure.AlarmDateWeekDaySel   = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80062a6:	645a      	str	r2, [r3, #68]	; 0x44
  RTC_AlarmStructure.AlarmMask       = RTC_ALARMMASK_NONE;
 80062a8:	63da      	str	r2, [r3, #60]	; 0x3c
  RTC_AlarmStructure.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80062aa:	635a      	str	r2, [r3, #52]	; 0x34
  RTC_AlarmStructure.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80062ac:	639a      	str	r2, [r3, #56]	; 0x38
  HAL_RTC_SetAlarm_IT(&RtcHandle, &RTC_AlarmStructure, RTC_FORMAT_BIN);
 80062ae:	f7fe fd13 	bl	8004cd8 <HAL_RTC_SetAlarm_IT>
}
 80062b2:	b007      	add	sp, #28
 80062b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    timeoutValue -= SECONDS_IN_1DAY;
 80062b6:	4915      	ldr	r1, [pc, #84]	; (800630c <HW_RTC_SetAlarm+0x148>)
    rtcAlarmDays++;
 80062b8:	3001      	adds	r0, #1
    timeoutValue -= SECONDS_IN_1DAY;
 80062ba:	1876      	adds	r6, r6, r1
    rtcAlarmDays++;
 80062bc:	b280      	uxth	r0, r0
 80062be:	e7b8      	b.n	8006232 <HW_RTC_SetAlarm+0x6e>
    timeoutValue -= SECONDS_IN_1HOUR;
 80062c0:	4913      	ldr	r1, [pc, #76]	; (8006310 <HW_RTC_SetAlarm+0x14c>)
    rtcAlarmHours++;
 80062c2:	3501      	adds	r5, #1
    timeoutValue -= SECONDS_IN_1HOUR;
 80062c4:	1876      	adds	r6, r6, r1
    rtcAlarmHours++;
 80062c6:	b2ad      	uxth	r5, r5
 80062c8:	e7b7      	b.n	800623a <HW_RTC_SetAlarm+0x76>
    rtcAlarmMinutes++;
 80062ca:	3701      	adds	r7, #1
    timeoutValue -= SECONDS_IN_1MINUTE;
 80062cc:	3e3c      	subs	r6, #60	; 0x3c
    rtcAlarmMinutes++;
 80062ce:	b2bf      	uxth	r7, r7
 80062d0:	e7b7      	b.n	8006242 <HW_RTC_SetAlarm+0x7e>
    rtcAlarmSeconds -= SECONDS_IN_1MINUTE;
 80062d2:	3e3c      	subs	r6, #60	; 0x3c
    rtcAlarmMinutes++;
 80062d4:	3701      	adds	r7, #1
    rtcAlarmSeconds -= SECONDS_IN_1MINUTE;
 80062d6:	b2b6      	uxth	r6, r6
    rtcAlarmMinutes++;
 80062d8:	b2bf      	uxth	r7, r7
 80062da:	e7bc      	b.n	8006256 <HW_RTC_SetAlarm+0x92>
    rtcAlarmMinutes -= MINUTES_IN_1HOUR;
 80062dc:	3f3c      	subs	r7, #60	; 0x3c
    rtcAlarmHours++;
 80062de:	3501      	adds	r5, #1
    rtcAlarmMinutes -= MINUTES_IN_1HOUR;
 80062e0:	b2bf      	uxth	r7, r7
    rtcAlarmHours++;
 80062e2:	b2ad      	uxth	r5, r5
 80062e4:	e7b9      	b.n	800625a <HW_RTC_SetAlarm+0x96>
    rtcAlarmHours -= HOURS_IN_1DAY;
 80062e6:	3d18      	subs	r5, #24
    rtcAlarmDays++;
 80062e8:	3001      	adds	r0, #1
    rtcAlarmHours -= HOURS_IN_1DAY;
 80062ea:	b2ad      	uxth	r5, r5
    rtcAlarmDays++;
 80062ec:	b280      	uxth	r0, r0
 80062ee:	e7b6      	b.n	800625e <HW_RTC_SetAlarm+0x9a>
    if (rtcAlarmDays > DaysInMonth[ RTC_DateStruct.Month - 1 ])
 80062f0:	189b      	adds	r3, r3, r2
 80062f2:	7b19      	ldrb	r1, [r3, #12]
 80062f4:	e7bc      	b.n	8006270 <HW_RTC_SetAlarm+0xac>
 80062f6:	46c0      	nop			; (mov r8, r8)
 80062f8:	2000031c 	.word	0x2000031c
 80062fc:	000003ff 	.word	0x000003ff
 8006300:	0001517f 	.word	0x0001517f
 8006304:	00000e0f 	.word	0x00000e0f
 8006308:	08007b8a 	.word	0x08007b8a
 800630c:	fffeae80 	.word	0xfffeae80
 8006310:	fffff1f0 	.word	0xfffff1f0

08006314 <HW_RTC_IrqHandler>:
  LPM_SetStopMode(LPM_RTC_Id, LPM_Enable);
 8006314:	2004      	movs	r0, #4
{
 8006316:	b510      	push	{r4, lr}
  LPM_SetStopMode(LPM_RTC_Id, LPM_Enable);
 8006318:	2100      	movs	r1, #0
 800631a:	f7ff fb3d 	bl	8005998 <LPM_SetStopMode>
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 800631e:	2280      	movs	r2, #128	; 0x80
 8006320:	4b09      	ldr	r3, [pc, #36]	; (8006348 <HW_RTC_IrqHandler+0x34>)
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != RESET)
 8006322:	480a      	ldr	r0, [pc, #40]	; (800634c <HW_RTC_IrqHandler+0x38>)
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8006324:	0292      	lsls	r2, r2, #10
 8006326:	615a      	str	r2, [r3, #20]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != RESET)
 8006328:	6803      	ldr	r3, [r0, #0]
 800632a:	689a      	ldr	r2, [r3, #8]
 800632c:	04d2      	lsls	r2, r2, #19
 800632e:	d509      	bpl.n	8006344 <HW_RTC_IrqHandler+0x30>
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != RESET)
 8006330:	68da      	ldr	r2, [r3, #12]
 8006332:	05d2      	lsls	r2, r2, #23
 8006334:	d506      	bpl.n	8006344 <HW_RTC_IrqHandler+0x30>
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8006336:	68d9      	ldr	r1, [r3, #12]
 8006338:	4a05      	ldr	r2, [pc, #20]	; (8006350 <HW_RTC_IrqHandler+0x3c>)
 800633a:	b2c9      	uxtb	r1, r1
 800633c:	430a      	orrs	r2, r1
 800633e:	60da      	str	r2, [r3, #12]
      HAL_RTC_AlarmAEventCallback(hrtc);
 8006340:	f000 fb20 	bl	8006984 <HAL_RTC_AlarmAEventCallback>
}
 8006344:	bd10      	pop	{r4, pc}
 8006346:	46c0      	nop			; (mov r8, r8)
 8006348:	40010400 	.word	0x40010400
 800634c:	2000031c 	.word	0x2000031c
 8006350:	fffffe7f 	.word	0xfffffe7f

08006354 <HW_RTC_DelayMs>:
{
 8006354:	b570      	push	{r4, r5, r6, lr}
  return (uint32_t)((((uint64_t)timeMilliSec) * CONV_DENOM) / CONV_NUMER);
 8006356:	0e41      	lsrs	r1, r0, #25
 8006358:	227d      	movs	r2, #125	; 0x7d
 800635a:	2300      	movs	r3, #0
 800635c:	01c0      	lsls	r0, r0, #7
 800635e:	f7fa f891 	bl	8000484 <__aeabi_uldivmod>
 8006362:	0004      	movs	r4, r0
  timeout = HW_RTC_GetTimerValue();
 8006364:	f7ff ff0e 	bl	8006184 <HW_RTC_GetTimerValue>
 8006368:	0005      	movs	r5, r0
  while (((HW_RTC_GetTimerValue() - timeout)) < delayValue)
 800636a:	f7ff ff0b 	bl	8006184 <HW_RTC_GetTimerValue>
 800636e:	1b40      	subs	r0, r0, r5
 8006370:	42a0      	cmp	r0, r4
 8006372:	d300      	bcc.n	8006376 <HW_RTC_DelayMs+0x22>
}
 8006374:	bd70      	pop	{r4, r5, r6, pc}
    __NOP();
 8006376:	46c0      	nop			; (mov r8, r8)
 8006378:	e7f7      	b.n	800636a <HW_RTC_DelayMs+0x16>
	...

0800637c <HW_RTC_SetTimerContext>:
{
 800637c:	b510      	push	{r4, lr}
  RtcTimerContext.Rtc_Time = (uint32_t) HW_RTC_GetCalendarValue(&RtcTimerContext.RTC_Calndr_Date, &RtcTimerContext.RTC_Calndr_Time);
 800637e:	4c04      	ldr	r4, [pc, #16]	; (8006390 <HW_RTC_SetTimerContext+0x14>)
 8006380:	0021      	movs	r1, r4
 8006382:	0020      	movs	r0, r4
 8006384:	3158      	adds	r1, #88	; 0x58
 8006386:	306c      	adds	r0, #108	; 0x6c
 8006388:	f7ff fe7e 	bl	8006088 <HW_RTC_GetCalendarValue>
 800638c:	6560      	str	r0, [r4, #84]	; 0x54
}
 800638e:	bd10      	pop	{r4, pc}
 8006390:	2000031c 	.word	0x2000031c

08006394 <HW_RTC_Init>:
{
 8006394:	b570      	push	{r4, r5, r6, lr}
  if (HW_RTC_Initalized == false)
 8006396:	4c19      	ldr	r4, [pc, #100]	; (80063fc <HW_RTC_Init+0x68>)
{
 8006398:	b086      	sub	sp, #24
  if (HW_RTC_Initalized == false)
 800639a:	0026      	movs	r6, r4
 800639c:	3670      	adds	r6, #112	; 0x70
 800639e:	7835      	ldrb	r5, [r6, #0]
 80063a0:	2d00      	cmp	r5, #0
 80063a2:	d128      	bne.n	80063f6 <HW_RTC_Init+0x62>
  RtcHandle.Instance = RTC;
 80063a4:	4b16      	ldr	r3, [pc, #88]	; (8006400 <HW_RTC_Init+0x6c>)
  HAL_RTC_Init(&RtcHandle);
 80063a6:	0020      	movs	r0, r4
  RtcHandle.Instance = RTC;
 80063a8:	6023      	str	r3, [r4, #0]
  RtcHandle.Init.AsynchPrediv = PREDIV_A; /* RTC_ASYNCH_PREDIV; */
 80063aa:	231f      	movs	r3, #31
 80063ac:	60a3      	str	r3, [r4, #8]
  RtcHandle.Init.SynchPrediv = PREDIV_S; /* RTC_SYNCH_PREDIV; */
 80063ae:	4b15      	ldr	r3, [pc, #84]	; (8006404 <HW_RTC_Init+0x70>)
  RtcHandle.Init.HourFormat = RTC_HOURFORMAT_24;
 80063b0:	6065      	str	r5, [r4, #4]
  RtcHandle.Init.SynchPrediv = PREDIV_S; /* RTC_SYNCH_PREDIV; */
 80063b2:	60e3      	str	r3, [r4, #12]
  RtcHandle.Init.OutPut = RTC_OUTPUT;
 80063b4:	6125      	str	r5, [r4, #16]
  RtcHandle.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80063b6:	61a5      	str	r5, [r4, #24]
  RtcHandle.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80063b8:	61e5      	str	r5, [r4, #28]
  HAL_RTC_Init(&RtcHandle);
 80063ba:	f7fe fb39 	bl	8004a30 <HAL_RTC_Init>
  RTC_DateStruct.WeekDay = RTC_WEEKDAY_MONDAY;
 80063be:	4b12      	ldr	r3, [pc, #72]	; (8006408 <HW_RTC_Init+0x74>)
  HAL_RTC_SetDate(&RtcHandle, &RTC_DateStruct, RTC_FORMAT_BIN);
 80063c0:	002a      	movs	r2, r5
 80063c2:	4669      	mov	r1, sp
 80063c4:	0020      	movs	r0, r4
  RTC_DateStruct.WeekDay = RTC_WEEKDAY_MONDAY;
 80063c6:	9300      	str	r3, [sp, #0]
  HAL_RTC_SetDate(&RtcHandle, &RTC_DateStruct, RTC_FORMAT_BIN);
 80063c8:	f7fe fc1a 	bl	8004c00 <HAL_RTC_SetDate>
  HAL_RTC_SetTime(&RtcHandle, &RTC_TimeStruct, RTC_FORMAT_BIN);
 80063cc:	002a      	movs	r2, r5
 80063ce:	a901      	add	r1, sp, #4
 80063d0:	0020      	movs	r0, r4
  RTC_TimeStruct.Hours = 0;
 80063d2:	9501      	str	r5, [sp, #4]
  RTC_TimeStruct.TimeFormat = 0;
 80063d4:	9502      	str	r5, [sp, #8]
  RTC_TimeStruct.StoreOperation = RTC_DAYLIGHTSAVING_NONE;
 80063d6:	9505      	str	r5, [sp, #20]
  RTC_TimeStruct.DayLightSaving = RTC_STOREOPERATION_RESET;
 80063d8:	9504      	str	r5, [sp, #16]
  HAL_RTC_SetTime(&RtcHandle, &RTC_TimeStruct, RTC_FORMAT_BIN);
 80063da:	f7fe fb91 	bl	8004b00 <HAL_RTC_SetTime>
  HAL_RTCEx_EnableBypassShadow(&RtcHandle);
 80063de:	0020      	movs	r0, r4
 80063e0:	f7fe fd96 	bl	8004f10 <HAL_RTCEx_EnableBypassShadow>
  HAL_RTC_DeactivateAlarm(&RtcHandle, RTC_ALARM_A);
 80063e4:	2180      	movs	r1, #128	; 0x80
 80063e6:	0020      	movs	r0, r4
 80063e8:	0049      	lsls	r1, r1, #1
 80063ea:	f7fe fa8b 	bl	8004904 <HAL_RTC_DeactivateAlarm>
    HW_RTC_SetTimerContext();
 80063ee:	f7ff ffc5 	bl	800637c <HW_RTC_SetTimerContext>
    HW_RTC_Initalized = true;
 80063f2:	2301      	movs	r3, #1
 80063f4:	7033      	strb	r3, [r6, #0]
}
 80063f6:	b006      	add	sp, #24
 80063f8:	bd70      	pop	{r4, r5, r6, pc}
 80063fa:	46c0      	nop			; (mov r8, r8)
 80063fc:	2000031c 	.word	0x2000031c
 8006400:	40002800 	.word	0x40002800
 8006404:	000003ff 	.word	0x000003ff
 8006408:	00010101 	.word	0x00010101

0800640c <HW_RTC_GetTimerContext>:
  return RtcTimerContext.Rtc_Time;
 800640c:	4b01      	ldr	r3, [pc, #4]	; (8006414 <HW_RTC_GetTimerContext+0x8>)
 800640e:	6d58      	ldr	r0, [r3, #84]	; 0x54
}
 8006410:	4770      	bx	lr
 8006412:	46c0      	nop			; (mov r8, r8)
 8006414:	2000031c 	.word	0x2000031c

08006418 <HW_SPI_IoInit>:
  /*##-2- Configure the SPI GPIOs */
  HW_SPI_IoDeInit();
}

void HW_SPI_IoInit(void)
{
 8006418:	b530      	push	{r4, r5, lr}
 800641a:	b087      	sub	sp, #28
  GPIO_InitTypeDef initStruct = {0};
 800641c:	2214      	movs	r2, #20
 800641e:	2100      	movs	r1, #0
 8006420:	a801      	add	r0, sp, #4
  initStruct.Mode = GPIO_MODE_AF_PP;
  initStruct.Pull = GPIO_NOPULL  ;
  initStruct.Speed = GPIO_SPEED_HIGH;
  initStruct.Alternate = SPI1_AF ;

  HW_GPIO_Init(RADIO_SCLK_PORT, RADIO_SCLK_PIN, &initStruct);
 8006422:	24a0      	movs	r4, #160	; 0xa0
  GPIO_InitTypeDef initStruct = {0};
 8006424:	f000 fd47 	bl	8006eb6 <memset>
  initStruct.Mode = GPIO_MODE_AF_PP;
 8006428:	2302      	movs	r3, #2
  HW_GPIO_Init(RADIO_SCLK_PORT, RADIO_SCLK_PIN, &initStruct);
 800642a:	05e4      	lsls	r4, r4, #23
  initStruct.Mode = GPIO_MODE_AF_PP;
 800642c:	9302      	str	r3, [sp, #8]
  HW_GPIO_Init(RADIO_SCLK_PORT, RADIO_SCLK_PIN, &initStruct);
 800642e:	aa01      	add	r2, sp, #4
  initStruct.Speed = GPIO_SPEED_HIGH;
 8006430:	3301      	adds	r3, #1
  HW_GPIO_Init(RADIO_SCLK_PORT, RADIO_SCLK_PIN, &initStruct);
 8006432:	0020      	movs	r0, r4
 8006434:	2120      	movs	r1, #32
  initStruct.Speed = GPIO_SPEED_HIGH;
 8006436:	9304      	str	r3, [sp, #16]
  HW_GPIO_Init(RADIO_SCLK_PORT, RADIO_SCLK_PIN, &initStruct);
 8006438:	f7ff fdac 	bl	8005f94 <HW_GPIO_Init>
  HW_GPIO_Init(RADIO_MISO_PORT, RADIO_MISO_PIN, &initStruct);
 800643c:	aa01      	add	r2, sp, #4
 800643e:	0020      	movs	r0, r4
 8006440:	2140      	movs	r1, #64	; 0x40
 8006442:	f7ff fda7 	bl	8005f94 <HW_GPIO_Init>
  HW_GPIO_Init(RADIO_MOSI_PORT, RADIO_MOSI_PIN, &initStruct);
 8006446:	aa01      	add	r2, sp, #4
 8006448:	0020      	movs	r0, r4
 800644a:	2180      	movs	r1, #128	; 0x80
 800644c:	f7ff fda2 	bl	8005f94 <HW_GPIO_Init>

  initStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006450:	2501      	movs	r5, #1
  initStruct.Pull = GPIO_NOPULL;
 8006452:	2300      	movs	r3, #0

  HW_GPIO_Init(RADIO_NSS_PORT, RADIO_NSS_PIN, &initStruct);
 8006454:	4c07      	ldr	r4, [pc, #28]	; (8006474 <HW_SPI_IoInit+0x5c>)
 8006456:	aa01      	add	r2, sp, #4
 8006458:	0020      	movs	r0, r4
 800645a:	2140      	movs	r1, #64	; 0x40
  initStruct.Pull = GPIO_NOPULL;
 800645c:	9303      	str	r3, [sp, #12]
  initStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800645e:	9502      	str	r5, [sp, #8]
  HW_GPIO_Init(RADIO_NSS_PORT, RADIO_NSS_PIN, &initStruct);
 8006460:	f7ff fd98 	bl	8005f94 <HW_GPIO_Init>

  HW_GPIO_Write(RADIO_NSS_PORT, RADIO_NSS_PIN, 1);
 8006464:	002a      	movs	r2, r5
 8006466:	2140      	movs	r1, #64	; 0x40
 8006468:	0020      	movs	r0, r4
 800646a:	f7ff fe07 	bl	800607c <HW_GPIO_Write>
}
 800646e:	b007      	add	sp, #28
 8006470:	bd30      	pop	{r4, r5, pc}
 8006472:	46c0      	nop			; (mov r8, r8)
 8006474:	50000400 	.word	0x50000400

08006478 <HW_SPI_Init>:
  hspi.Instance = SPI1;
 8006478:	4b1c      	ldr	r3, [pc, #112]	; (80064ec <HW_SPI_Init+0x74>)
 800647a:	481d      	ldr	r0, [pc, #116]	; (80064f0 <HW_SPI_Init+0x78>)
{
 800647c:	b510      	push	{r4, lr}
  hspi.Instance = SPI1;
 800647e:	6003      	str	r3, [r0, #0]
/* Private functions ---------------------------------------------------------*/

static uint32_t SpiFrequency(uint32_t hz)
{
  uint32_t divisor = 0;
  uint32_t SysClkTmp = SystemCoreClock;
 8006480:	4b1c      	ldr	r3, [pc, #112]	; (80064f4 <HW_SPI_Init+0x7c>)
  uint32_t baudRate;

  while (SysClkTmp > hz)
 8006482:	491d      	ldr	r1, [pc, #116]	; (80064f8 <HW_SPI_Init+0x80>)
  uint32_t SysClkTmp = SystemCoreClock;
 8006484:	681a      	ldr	r2, [r3, #0]
  uint32_t divisor = 0;
 8006486:	2300      	movs	r3, #0
  while (SysClkTmp > hz)
 8006488:	428a      	cmp	r2, r1
 800648a:	d903      	bls.n	8006494 <HW_SPI_Init+0x1c>
  {
    divisor++;
 800648c:	3301      	adds	r3, #1
    SysClkTmp = (SysClkTmp >> 1);
 800648e:	0852      	lsrs	r2, r2, #1

    if (divisor >= 7)
 8006490:	2b07      	cmp	r3, #7
 8006492:	d1f9      	bne.n	8006488 <HW_SPI_Init+0x10>
    {
      break;
    }
  }

  baudRate = (((divisor & 0x4) == 0) ? 0x0 : SPI_CR1_BR_2) |
 8006494:	2204      	movs	r2, #4
 8006496:	401a      	ands	r2, r3
 8006498:	d000      	beq.n	800649c <HW_SPI_Init+0x24>
 800649a:	2220      	movs	r2, #32
             (((divisor & 0x2) == 0) ? 0x0 : SPI_CR1_BR_1) |
 800649c:	2102      	movs	r1, #2
 800649e:	4019      	ands	r1, r3
 80064a0:	d000      	beq.n	80064a4 <HW_SPI_Init+0x2c>
 80064a2:	2110      	movs	r1, #16
  baudRate = (((divisor & 0x4) == 0) ? 0x0 : SPI_CR1_BR_2) |
 80064a4:	430a      	orrs	r2, r1
             (((divisor & 0x1) == 0) ? 0x0 : SPI_CR1_BR_0);
 80064a6:	2101      	movs	r1, #1
 80064a8:	400b      	ands	r3, r1
 80064aa:	d000      	beq.n	80064ae <HW_SPI_Init+0x36>
 80064ac:	2308      	movs	r3, #8
  baudRate = (((divisor & 0x4) == 0) ? 0x0 : SPI_CR1_BR_2) |
 80064ae:	4313      	orrs	r3, r2
  hspi.Init.BaudRatePrescaler = SpiFrequency(10000000);
 80064b0:	61c3      	str	r3, [r0, #28]
  hspi.Init.Direction      = SPI_DIRECTION_2LINES;
 80064b2:	2300      	movs	r3, #0
  hspi.Init.Mode           = SPI_MODE_MASTER;
 80064b4:	2282      	movs	r2, #130	; 0x82
  hspi.Init.Direction      = SPI_DIRECTION_2LINES;
 80064b6:	6083      	str	r3, [r0, #8]
  hspi.Init.CLKPolarity    = SPI_POLARITY_LOW;
 80064b8:	6103      	str	r3, [r0, #16]
  hspi.Init.CLKPhase       = SPI_PHASE_1EDGE;
 80064ba:	6143      	str	r3, [r0, #20]
  hspi.Init.DataSize       = SPI_DATASIZE_8BIT;
 80064bc:	60c3      	str	r3, [r0, #12]
  hspi.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80064be:	6283      	str	r3, [r0, #40]	; 0x28
  hspi.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 80064c0:	6203      	str	r3, [r0, #32]
  hspi.Init.TIMode         = SPI_TIMODE_DISABLE;
 80064c2:	6243      	str	r3, [r0, #36]	; 0x24
  SPI_CLK_ENABLE();
 80064c4:	2380      	movs	r3, #128	; 0x80
  hspi.Init.Mode           = SPI_MODE_MASTER;
 80064c6:	0052      	lsls	r2, r2, #1
 80064c8:	6042      	str	r2, [r0, #4]
  hspi.Init.NSS            = SPI_NSS_SOFT;
 80064ca:	32fc      	adds	r2, #252	; 0xfc
 80064cc:	6182      	str	r2, [r0, #24]
  SPI_CLK_ENABLE();
 80064ce:	4a0b      	ldr	r2, [pc, #44]	; (80064fc <HW_SPI_Init+0x84>)
 80064d0:	015b      	lsls	r3, r3, #5
 80064d2:	6b51      	ldr	r1, [r2, #52]	; 0x34
 80064d4:	430b      	orrs	r3, r1
 80064d6:	6353      	str	r3, [r2, #52]	; 0x34
  if (HAL_SPI_Init(&hspi) != HAL_OK)
 80064d8:	f7fe fd96 	bl	8005008 <HAL_SPI_Init>
 80064dc:	2800      	cmp	r0, #0
 80064de:	d001      	beq.n	80064e4 <HW_SPI_Init+0x6c>
    Error_Handler();
 80064e0:	f7ff fd32 	bl	8005f48 <Error_Handler>
  HW_SPI_IoInit();
 80064e4:	f7ff ff98 	bl	8006418 <HW_SPI_IoInit>
}
 80064e8:	bd10      	pop	{r4, pc}
 80064ea:	46c0      	nop			; (mov r8, r8)
 80064ec:	40013000 	.word	0x40013000
 80064f0:	20000390 	.word	0x20000390
 80064f4:	20000030 	.word	0x20000030
 80064f8:	00989680 	.word	0x00989680
 80064fc:	40021000 	.word	0x40021000

08006500 <HW_SPI_IoDeInit>:
{
 8006500:	b570      	push	{r4, r5, r6, lr}
  HW_GPIO_Init(RADIO_MOSI_PORT, RADIO_MOSI_PIN, &initStruct);
 8006502:	24a0      	movs	r4, #160	; 0xa0
  initStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006504:	2601      	movs	r6, #1
{
 8006506:	b086      	sub	sp, #24
  HW_GPIO_Init(RADIO_MOSI_PORT, RADIO_MOSI_PIN, &initStruct);
 8006508:	05e4      	lsls	r4, r4, #23
  GPIO_InitTypeDef initStruct = {0};
 800650a:	2214      	movs	r2, #20
 800650c:	2100      	movs	r1, #0
 800650e:	a801      	add	r0, sp, #4
 8006510:	f000 fcd1 	bl	8006eb6 <memset>
  HW_GPIO_Init(RADIO_MOSI_PORT, RADIO_MOSI_PIN, &initStruct);
 8006514:	aa01      	add	r2, sp, #4
 8006516:	0020      	movs	r0, r4
 8006518:	2180      	movs	r1, #128	; 0x80
  initStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800651a:	9602      	str	r6, [sp, #8]
  HW_GPIO_Init(RADIO_MOSI_PORT, RADIO_MOSI_PIN, &initStruct);
 800651c:	f7ff fd3a 	bl	8005f94 <HW_GPIO_Init>
  HW_GPIO_Write(RADIO_MOSI_PORT, RADIO_MOSI_PIN, 0);
 8006520:	0020      	movs	r0, r4
 8006522:	2200      	movs	r2, #0
 8006524:	2180      	movs	r1, #128	; 0x80
 8006526:	f7ff fda9 	bl	800607c <HW_GPIO_Write>
  initStruct.Pull = GPIO_PULLDOWN;
 800652a:	2302      	movs	r3, #2
  initStruct.Pull = GPIO_NOPULL  ;
 800652c:	2500      	movs	r5, #0
  HW_GPIO_Init(RADIO_MISO_PORT, RADIO_MISO_PIN, &initStruct);
 800652e:	aa01      	add	r2, sp, #4
 8006530:	0020      	movs	r0, r4
 8006532:	2140      	movs	r1, #64	; 0x40
  initStruct.Pull = GPIO_PULLDOWN;
 8006534:	9303      	str	r3, [sp, #12]
  HW_GPIO_Init(RADIO_MISO_PORT, RADIO_MISO_PIN, &initStruct);
 8006536:	f7ff fd2d 	bl	8005f94 <HW_GPIO_Init>
  HW_GPIO_Write(RADIO_MISO_PORT, RADIO_MISO_PIN, 0);
 800653a:	0020      	movs	r0, r4
 800653c:	2200      	movs	r2, #0
 800653e:	2140      	movs	r1, #64	; 0x40
 8006540:	f7ff fd9c 	bl	800607c <HW_GPIO_Write>
  HW_GPIO_Init(RADIO_SCLK_PORT, RADIO_SCLK_PIN, &initStruct);
 8006544:	aa01      	add	r2, sp, #4
 8006546:	0020      	movs	r0, r4
 8006548:	2120      	movs	r1, #32
  initStruct.Pull = GPIO_NOPULL  ;
 800654a:	9503      	str	r5, [sp, #12]
  HW_GPIO_Init(RADIO_SCLK_PORT, RADIO_SCLK_PIN, &initStruct);
 800654c:	f7ff fd22 	bl	8005f94 <HW_GPIO_Init>
  HW_GPIO_Write(RADIO_SCLK_PORT, RADIO_SCLK_PIN, 0);
 8006550:	0020      	movs	r0, r4
  HW_GPIO_Init(RADIO_NSS_PORT, RADIO_NSS_PIN, &initStruct);
 8006552:	4c09      	ldr	r4, [pc, #36]	; (8006578 <HW_SPI_IoDeInit+0x78>)
  HW_GPIO_Write(RADIO_SCLK_PORT, RADIO_SCLK_PIN, 0);
 8006554:	002a      	movs	r2, r5
 8006556:	2120      	movs	r1, #32
 8006558:	f7ff fd90 	bl	800607c <HW_GPIO_Write>
  HW_GPIO_Init(RADIO_NSS_PORT, RADIO_NSS_PIN, &initStruct);
 800655c:	aa01      	add	r2, sp, #4
 800655e:	0020      	movs	r0, r4
 8006560:	2140      	movs	r1, #64	; 0x40
  initStruct.Pull = GPIO_NOPULL  ;
 8006562:	9503      	str	r5, [sp, #12]
  HW_GPIO_Init(RADIO_NSS_PORT, RADIO_NSS_PIN, &initStruct);
 8006564:	f7ff fd16 	bl	8005f94 <HW_GPIO_Init>
  HW_GPIO_Write(RADIO_NSS_PORT, RADIO_NSS_PIN, 1);
 8006568:	0032      	movs	r2, r6
 800656a:	2140      	movs	r1, #64	; 0x40
 800656c:	0020      	movs	r0, r4
 800656e:	f7ff fd85 	bl	800607c <HW_GPIO_Write>
}
 8006572:	b006      	add	sp, #24
 8006574:	bd70      	pop	{r4, r5, r6, pc}
 8006576:	46c0      	nop			; (mov r8, r8)
 8006578:	50000400 	.word	0x50000400

0800657c <HW_SPI_InOut>:
{
 800657c:	b510      	push	{r4, lr}
 800657e:	210e      	movs	r1, #14
  HAL_SPI_TransmitReceive(&hspi, (uint8_t *) &txData, (uint8_t *) &rxData, 1, HAL_MAX_DELAY);
 8006580:	2416      	movs	r4, #22
 8006582:	2301      	movs	r3, #1
{
 8006584:	b086      	sub	sp, #24
 8006586:	4469      	add	r1, sp
  HAL_SPI_TransmitReceive(&hspi, (uint8_t *) &txData, (uint8_t *) &rxData, 1, HAL_MAX_DELAY);
 8006588:	446c      	add	r4, sp
 800658a:	425b      	negs	r3, r3
{
 800658c:	8008      	strh	r0, [r1, #0]
  HAL_SPI_TransmitReceive(&hspi, (uint8_t *) &txData, (uint8_t *) &rxData, 1, HAL_MAX_DELAY);
 800658e:	0022      	movs	r2, r4
 8006590:	9300      	str	r3, [sp, #0]
 8006592:	4803      	ldr	r0, [pc, #12]	; (80065a0 <HW_SPI_InOut+0x24>)
 8006594:	3302      	adds	r3, #2
 8006596:	f7fe fd77 	bl	8005088 <HAL_SPI_TransmitReceive>
  return rxData;
 800659a:	8820      	ldrh	r0, [r4, #0]
}
 800659c:	b006      	add	sp, #24
 800659e:	bd10      	pop	{r4, pc}
 80065a0:	20000390 	.word	0x20000390

080065a4 <OnledEvent>:
  State = RX_ERROR;
  PRINTF("OnRxError\n\r");
}

static void OnledEvent(void *context)
{
 80065a4:	b510      	push	{r4, lr}
  LED_Toggle(LED_BLUE) ;
  LED_Toggle(LED_RED1) ;
  LED_Toggle(LED_RED2) ;
  LED_Toggle(LED_GREEN) ;

  TimerStart(&timerLed);
 80065a6:	4802      	ldr	r0, [pc, #8]	; (80065b0 <OnledEvent+0xc>)
 80065a8:	f7ff fb4c 	bl	8005c44 <TimerStart>
}
 80065ac:	bd10      	pop	{r4, pc}
 80065ae:	46c0      	nop			; (mov r8, r8)
 80065b0:	200003e8 	.word	0x200003e8

080065b4 <OnTxDone>:
  Radio.Sleep();
 80065b4:	4b05      	ldr	r3, [pc, #20]	; (80065cc <OnTxDone+0x18>)
{
 80065b6:	b510      	push	{r4, lr}
  Radio.Sleep();
 80065b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065ba:	4798      	blx	r3
  State = TX;
 80065bc:	2204      	movs	r2, #4
 80065be:	4b04      	ldr	r3, [pc, #16]	; (80065d0 <OnTxDone+0x1c>)
  PRINTF("OnTxDone\n\r");
 80065c0:	4804      	ldr	r0, [pc, #16]	; (80065d4 <OnTxDone+0x20>)
  State = TX;
 80065c2:	761a      	strb	r2, [r3, #24]
  PRINTF("OnTxDone\n\r");
 80065c4:	f7ff fc48 	bl	8005e58 <TraceSend>
}
 80065c8:	bd10      	pop	{r4, pc}
 80065ca:	46c0      	nop			; (mov r8, r8)
 80065cc:	08007ae4 	.word	0x08007ae4
 80065d0:	200003e8 	.word	0x200003e8
 80065d4:	08007c3d 	.word	0x08007c3d

080065d8 <OnTxTimeout>:
  Radio.Sleep();
 80065d8:	4b05      	ldr	r3, [pc, #20]	; (80065f0 <OnTxTimeout+0x18>)
{
 80065da:	b510      	push	{r4, lr}
  Radio.Sleep();
 80065dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065de:	4798      	blx	r3
  State = TX_TIMEOUT;
 80065e0:	2205      	movs	r2, #5
 80065e2:	4b04      	ldr	r3, [pc, #16]	; (80065f4 <OnTxTimeout+0x1c>)
  PRINTF("OnTxTimeout\n\r");
 80065e4:	4804      	ldr	r0, [pc, #16]	; (80065f8 <OnTxTimeout+0x20>)
  State = TX_TIMEOUT;
 80065e6:	761a      	strb	r2, [r3, #24]
  PRINTF("OnTxTimeout\n\r");
 80065e8:	f7ff fc36 	bl	8005e58 <TraceSend>
}
 80065ec:	bd10      	pop	{r4, pc}
 80065ee:	46c0      	nop			; (mov r8, r8)
 80065f0:	08007ae4 	.word	0x08007ae4
 80065f4:	200003e8 	.word	0x200003e8
 80065f8:	08007c48 	.word	0x08007c48

080065fc <OnRxTimeout>:
  Radio.Sleep();
 80065fc:	4b05      	ldr	r3, [pc, #20]	; (8006614 <OnRxTimeout+0x18>)
{
 80065fe:	b510      	push	{r4, lr}
  Radio.Sleep();
 8006600:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006602:	4798      	blx	r3
  State = RX_TIMEOUT;
 8006604:	2202      	movs	r2, #2
 8006606:	4b04      	ldr	r3, [pc, #16]	; (8006618 <OnRxTimeout+0x1c>)
  PRINTF("OnRxTimeout\n\r");
 8006608:	4804      	ldr	r0, [pc, #16]	; (800661c <OnRxTimeout+0x20>)
  State = RX_TIMEOUT;
 800660a:	761a      	strb	r2, [r3, #24]
  PRINTF("OnRxTimeout\n\r");
 800660c:	f7ff fc24 	bl	8005e58 <TraceSend>
}
 8006610:	bd10      	pop	{r4, pc}
 8006612:	46c0      	nop			; (mov r8, r8)
 8006614:	08007ae4 	.word	0x08007ae4
 8006618:	200003e8 	.word	0x200003e8
 800661c:	08007c56 	.word	0x08007c56

08006620 <OnRxError>:
  Radio.Sleep();
 8006620:	4b05      	ldr	r3, [pc, #20]	; (8006638 <OnRxError+0x18>)
{
 8006622:	b510      	push	{r4, lr}
  Radio.Sleep();
 8006624:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006626:	4798      	blx	r3
  State = RX_ERROR;
 8006628:	2203      	movs	r2, #3
 800662a:	4b04      	ldr	r3, [pc, #16]	; (800663c <OnRxError+0x1c>)
  PRINTF("OnRxError\n\r");
 800662c:	4804      	ldr	r0, [pc, #16]	; (8006640 <OnRxError+0x20>)
  State = RX_ERROR;
 800662e:	761a      	strb	r2, [r3, #24]
  PRINTF("OnRxError\n\r");
 8006630:	f7ff fc12 	bl	8005e58 <TraceSend>
}
 8006634:	bd10      	pop	{r4, pc}
 8006636:	46c0      	nop			; (mov r8, r8)
 8006638:	08007ae4 	.word	0x08007ae4
 800663c:	200003e8 	.word	0x200003e8
 8006640:	08007c64 	.word	0x08007c64

08006644 <OnRxDone>:
{
 8006644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006646:	000e      	movs	r6, r1
 8006648:	0007      	movs	r7, r0
 800664a:	001d      	movs	r5, r3
  Radio.Sleep();
 800664c:	4b0c      	ldr	r3, [pc, #48]	; (8006680 <OnRxDone+0x3c>)
{
 800664e:	0014      	movs	r4, r2
  Radio.Sleep();
 8006650:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006652:	4798      	blx	r3
  BufferSize = size;
 8006654:	4b0b      	ldr	r3, [pc, #44]	; (8006684 <OnRxDone+0x40>)
  memcpy(Buffer, payload, BufferSize);
 8006656:	0039      	movs	r1, r7
 8006658:	0032      	movs	r2, r6
 800665a:	480b      	ldr	r0, [pc, #44]	; (8006688 <OnRxDone+0x44>)
  BufferSize = size;
 800665c:	801e      	strh	r6, [r3, #0]
  memcpy(Buffer, payload, BufferSize);
 800665e:	f000 fc21 	bl	8006ea4 <memcpy>
  State = RX;
 8006662:	2201      	movs	r2, #1
  RssiValue = rssi;
 8006664:	4b09      	ldr	r3, [pc, #36]	; (800668c <OnRxDone+0x48>)
  PRINTF("OnRxDone\n\r");
 8006666:	480a      	ldr	r0, [pc, #40]	; (8006690 <OnRxDone+0x4c>)
  SnrValue = snr;
 8006668:	769d      	strb	r5, [r3, #26]
  State = RX;
 800666a:	761a      	strb	r2, [r3, #24]
  RssiValue = rssi;
 800666c:	765c      	strb	r4, [r3, #25]
  PRINTF("OnRxDone\n\r");
 800666e:	f7ff fbf3 	bl	8005e58 <TraceSend>
  PRINTF("RssiValue=%d dBm, SnrValue=%d\n\r", rssi, snr);
 8006672:	002a      	movs	r2, r5
 8006674:	0021      	movs	r1, r4
 8006676:	4807      	ldr	r0, [pc, #28]	; (8006694 <OnRxDone+0x50>)
 8006678:	f7ff fbee 	bl	8005e58 <TraceSend>
}
 800667c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800667e:	46c0      	nop			; (mov r8, r8)
 8006680:	08007ae4 	.word	0x08007ae4
 8006684:	20000036 	.word	0x20000036
 8006688:	2000060c 	.word	0x2000060c
 800668c:	200003e8 	.word	0x200003e8
 8006690:	08007c70 	.word	0x08007c70
 8006694:	08007c7b 	.word	0x08007c7b

08006698 <main>:
{
 8006698:	b5f0      	push	{r4, r5, r6, r7, lr}
 800669a:	b08d      	sub	sp, #52	; 0x34
  HAL_Init();
 800669c:	f7fd f896 	bl	80037cc <HAL_Init>
  SystemClock_Config();
 80066a0:	f000 f988 	bl	80069b4 <SystemClock_Config>
  DBG_Init();
 80066a4:	f7ff fc1e 	bl	8005ee4 <DBG_Init>
  HW_Init();
 80066a8:	f000 f9fe 	bl	8006aa8 <HW_Init>
  LPM_SetOffMode(LPM_APPLI_Id, LPM_Disable);
 80066ac:	2101      	movs	r1, #1
 80066ae:	0008      	movs	r0, r1
 80066b0:	f7ff f95c 	bl	800596c <LPM_SetOffMode>
  TimerInit(&timerLed, OnledEvent);
 80066b4:	4c79      	ldr	r4, [pc, #484]	; (800689c <main+0x204>)
 80066b6:	497a      	ldr	r1, [pc, #488]	; (80068a0 <main+0x208>)
 80066b8:	0020      	movs	r0, r4
 80066ba:	f7ff fab9 	bl	8005c30 <TimerInit>
  TimerSetValue(&timerLed, LED_PERIOD_MS);
 80066be:	21c8      	movs	r1, #200	; 0xc8
 80066c0:	0020      	movs	r0, r4
 80066c2:	f7ff fb67 	bl	8005d94 <TimerSetValue>
  TimerStart(&timerLed);
 80066c6:	0020      	movs	r0, r4
 80066c8:	f7ff fabc 	bl	8005c44 <TimerStart>
  Radio.Init(&RadioEvents);
 80066cc:	0020      	movs	r0, r4
  RadioEvents.TxDone = OnTxDone;
 80066ce:	4b75      	ldr	r3, [pc, #468]	; (80068a4 <main+0x20c>)
  Radio.Init(&RadioEvents);
 80066d0:	4d75      	ldr	r5, [pc, #468]	; (80068a8 <main+0x210>)
  RadioEvents.TxDone = OnTxDone;
 80066d2:	61e3      	str	r3, [r4, #28]
  RadioEvents.RxDone = OnRxDone;
 80066d4:	4b75      	ldr	r3, [pc, #468]	; (80068ac <main+0x214>)
  Radio.Init(&RadioEvents);
 80066d6:	301c      	adds	r0, #28
  RadioEvents.RxDone = OnRxDone;
 80066d8:	6263      	str	r3, [r4, #36]	; 0x24
  RadioEvents.TxTimeout = OnTxTimeout;
 80066da:	4b75      	ldr	r3, [pc, #468]	; (80068b0 <main+0x218>)
  Radio.SetTxConfig(MODEM_LORA, TX_OUTPUT_POWER, 0, LORA_BANDWIDTH,
 80066dc:	2600      	movs	r6, #0
  RadioEvents.TxTimeout = OnTxTimeout;
 80066de:	6223      	str	r3, [r4, #32]
  RadioEvents.RxTimeout = OnRxTimeout;
 80066e0:	4b74      	ldr	r3, [pc, #464]	; (80068b4 <main+0x21c>)
 80066e2:	62a3      	str	r3, [r4, #40]	; 0x28
  RadioEvents.RxError = OnRxError;
 80066e4:	4b74      	ldr	r3, [pc, #464]	; (80068b8 <main+0x220>)
 80066e6:	62e3      	str	r3, [r4, #44]	; 0x2c
  Radio.Init(&RadioEvents);
 80066e8:	68ab      	ldr	r3, [r5, #8]
 80066ea:	930a      	str	r3, [sp, #40]	; 0x28
 80066ec:	4798      	blx	r3
  Radio.SetChannel(RF_FREQUENCY);
 80066ee:	696b      	ldr	r3, [r5, #20]
 80066f0:	4872      	ldr	r0, [pc, #456]	; (80068bc <main+0x224>)
 80066f2:	930a      	str	r3, [sp, #40]	; 0x28
 80066f4:	4798      	blx	r3
  Radio.SetTxConfig(MODEM_LORA, TX_OUTPUT_POWER, 0, LORA_BANDWIDTH,
 80066f6:	2201      	movs	r2, #1
 80066f8:	4b71      	ldr	r3, [pc, #452]	; (80068c0 <main+0x228>)
 80066fa:	9204      	str	r2, [sp, #16]
 80066fc:	9308      	str	r3, [sp, #32]
 80066fe:	2308      	movs	r3, #8
 8006700:	9201      	str	r2, [sp, #4]
 8006702:	3206      	adds	r2, #6
 8006704:	9200      	str	r2, [sp, #0]
 8006706:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8006708:	9607      	str	r6, [sp, #28]
 800670a:	920a      	str	r2, [sp, #40]	; 0x28
 800670c:	9606      	str	r6, [sp, #24]
 800670e:	0032      	movs	r2, r6
 8006710:	9605      	str	r6, [sp, #20]
 8006712:	9603      	str	r6, [sp, #12]
 8006714:	9302      	str	r3, [sp, #8]
 8006716:	210e      	movs	r1, #14
 8006718:	0033      	movs	r3, r6
 800671a:	2001      	movs	r0, #1
 800671c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800671e:	47b8      	blx	r7
  Radio.SetRxConfig(MODEM_LORA, LORA_BANDWIDTH, LORA_SPREADING_FACTOR,
 8006720:	2305      	movs	r3, #5
 8006722:	2201      	movs	r2, #1
 8006724:	9302      	str	r3, [sp, #8]
 8006726:	3303      	adds	r3, #3
 8006728:	9301      	str	r3, [sp, #4]
 800672a:	6a2b      	ldr	r3, [r5, #32]
 800672c:	0031      	movs	r1, r6
 800672e:	930a      	str	r3, [sp, #40]	; 0x28
 8006730:	0013      	movs	r3, r2
 8006732:	9209      	str	r2, [sp, #36]	; 0x24
 8006734:	0018      	movs	r0, r3
 8006736:	9608      	str	r6, [sp, #32]
 8006738:	9607      	str	r6, [sp, #28]
 800673a:	9606      	str	r6, [sp, #24]
 800673c:	9205      	str	r2, [sp, #20]
 800673e:	9604      	str	r6, [sp, #16]
 8006740:	9603      	str	r6, [sp, #12]
 8006742:	9600      	str	r6, [sp, #0]
 8006744:	3206      	adds	r2, #6
 8006746:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8006748:	47b0      	blx	r6
  Radio.Rx(RX_TIMEOUT_VALUE);
 800674a:	20fa      	movs	r0, #250	; 0xfa
 800674c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 800674e:	0080      	lsls	r0, r0, #2
 8006750:	930a      	str	r3, [sp, #40]	; 0x28
        Radio.Rx(RX_TIMEOUT_VALUE);
 8006752:	27fa      	movs	r7, #250	; 0xfa
  Radio.Rx(RX_TIMEOUT_VALUE);
 8006754:	4798      	blx	r3
  bool isMaster = true;
 8006756:	2301      	movs	r3, #1
        Radio.Rx(RX_TIMEOUT_VALUE);
 8006758:	00bf      	lsls	r7, r7, #2
  bool isMaster = true;
 800675a:	930a      	str	r3, [sp, #40]	; 0x28
    switch (State)
 800675c:	7e20      	ldrb	r0, [r4, #24]
 800675e:	3801      	subs	r0, #1
 8006760:	2804      	cmp	r0, #4
 8006762:	d844      	bhi.n	80067ee <main+0x156>
 8006764:	f7f9 fcd0 	bl	8000108 <__gnu_thumb1_case_uqi>
 8006768:	957f7f03 	.word	0x957f7f03
 800676c:	95          	.byte	0x95
 800676d:	00          	.byte	0x00
 800676e:	4b55      	ldr	r3, [pc, #340]	; (80068c4 <main+0x22c>)
        if (isMaster == true)
 8006770:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006772:	881b      	ldrh	r3, [r3, #0]
 8006774:	2a00      	cmp	r2, #0
 8006776:	d042      	beq.n	80067fe <main+0x166>
          if (BufferSize > 0)
 8006778:	2b00      	cmp	r3, #0
 800677a:	d036      	beq.n	80067ea <main+0x152>
            if (strncmp((const char *)Buffer, (const char *)PongMsg, 4) == 0)
 800677c:	4e52      	ldr	r6, [pc, #328]	; (80068c8 <main+0x230>)
 800677e:	2204      	movs	r2, #4
 8006780:	4952      	ldr	r1, [pc, #328]	; (80068cc <main+0x234>)
 8006782:	0030      	movs	r0, r6
 8006784:	f000 fb9f 	bl	8006ec6 <strncmp>
 8006788:	2800      	cmp	r0, #0
 800678a:	d121      	bne.n	80067d0 <main+0x138>
              TimerStop(&timerLed);
 800678c:	0020      	movs	r0, r4
 800678e:	f7ff fad5 	bl	8005d3c <TimerStop>
              Buffer[0] = 'P';
 8006792:	2350      	movs	r3, #80	; 0x50
 8006794:	7033      	strb	r3, [r6, #0]
              Buffer[1] = 'I';
 8006796:	2349      	movs	r3, #73	; 0x49
 8006798:	7073      	strb	r3, [r6, #1]
              Buffer[2] = 'N';
 800679a:	3305      	adds	r3, #5
 800679c:	70b3      	strb	r3, [r6, #2]
              Buffer[3] = 'G';
 800679e:	3b07      	subs	r3, #7
 80067a0:	70f3      	strb	r3, [r6, #3]
              for (i = 4; i < BufferSize; i++)
 80067a2:	4b48      	ldr	r3, [pc, #288]	; (80068c4 <main+0x22c>)
 80067a4:	881a      	ldrh	r2, [r3, #0]
 80067a6:	2304      	movs	r3, #4
 80067a8:	4293      	cmp	r3, r2
 80067aa:	d30c      	bcc.n	80067c6 <main+0x12e>
              PRINTF("...PING\n\r");
 80067ac:	4848      	ldr	r0, [pc, #288]	; (80068d0 <main+0x238>)
 80067ae:	f7ff fb53 	bl	8005e58 <TraceSend>
          DelayMs(1);
 80067b2:	2001      	movs	r0, #1
 80067b4:	f000 f892 	bl	80068dc <HAL_Delay>
          Radio.Send(Buffer, BufferSize);
 80067b8:	4b42      	ldr	r3, [pc, #264]	; (80068c4 <main+0x22c>)
 80067ba:	0030      	movs	r0, r6
 80067bc:	7819      	ldrb	r1, [r3, #0]
 80067be:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80067c0:	930b      	str	r3, [sp, #44]	; 0x2c
 80067c2:	4798      	blx	r3
 80067c4:	e011      	b.n	80067ea <main+0x152>
                Buffer[i] = i - 4;
 80067c6:	1f19      	subs	r1, r3, #4
 80067c8:	54f1      	strb	r1, [r6, r3]
              for (i = 4; i < BufferSize; i++)
 80067ca:	3301      	adds	r3, #1
 80067cc:	b2db      	uxtb	r3, r3
 80067ce:	e7eb      	b.n	80067a8 <main+0x110>
            else if (strncmp((const char *)Buffer, (const char *)PingMsg, 4) == 0)
 80067d0:	4b3e      	ldr	r3, [pc, #248]	; (80068cc <main+0x234>)
 80067d2:	0030      	movs	r0, r6
 80067d4:	1d59      	adds	r1, r3, #5
 80067d6:	2204      	movs	r2, #4
 80067d8:	f000 fb75 	bl	8006ec6 <strncmp>
 80067dc:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 80067de:	0006      	movs	r6, r0
              Radio.Rx(RX_TIMEOUT_VALUE);
 80067e0:	0038      	movs	r0, r7
            else if (strncmp((const char *)Buffer, (const char *)PingMsg, 4) == 0)
 80067e2:	2e00      	cmp	r6, #0
 80067e4:	d158      	bne.n	8006898 <main+0x200>
              Radio.Rx(RX_TIMEOUT_VALUE);
 80067e6:	4798      	blx	r3
              isMaster = false;
 80067e8:	960a      	str	r6, [sp, #40]	; 0x28
        State = LOWPOWER;
 80067ea:	2300      	movs	r3, #0
 80067ec:	7623      	strb	r3, [r4, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 80067ee:	b672      	cpsid	i
    if (State == LOWPOWER)
 80067f0:	7e23      	ldrb	r3, [r4, #24]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d101      	bne.n	80067fa <main+0x162>
      LPM_EnterLowPower();
 80067f6:	f7ff f8fb 	bl	80059f0 <LPM_EnterLowPower>
  __ASM volatile ("cpsie i" : : : "memory");
 80067fa:	b662      	cpsie	i
 80067fc:	e7ae      	b.n	800675c <main+0xc4>
          if (BufferSize > 0)
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d0f3      	beq.n	80067ea <main+0x152>
            if (strncmp((const char *)Buffer, (const char *)PingMsg, 4) == 0)
 8006802:	4932      	ldr	r1, [pc, #200]	; (80068cc <main+0x234>)
 8006804:	4e30      	ldr	r6, [pc, #192]	; (80068c8 <main+0x230>)
 8006806:	2204      	movs	r2, #4
 8006808:	3105      	adds	r1, #5
 800680a:	0030      	movs	r0, r6
 800680c:	f000 fb5b 	bl	8006ec6 <strncmp>
 8006810:	2800      	cmp	r0, #0
 8006812:	d121      	bne.n	8006858 <main+0x1c0>
              TimerStop(&timerLed);
 8006814:	0020      	movs	r0, r4
 8006816:	f7ff fa91 	bl	8005d3c <TimerStop>
              Buffer[0] = 'P';
 800681a:	2350      	movs	r3, #80	; 0x50
 800681c:	7033      	strb	r3, [r6, #0]
              Buffer[1] = 'O';
 800681e:	234f      	movs	r3, #79	; 0x4f
 8006820:	7073      	strb	r3, [r6, #1]
              Buffer[2] = 'N';
 8006822:	3b01      	subs	r3, #1
 8006824:	70b3      	strb	r3, [r6, #2]
              Buffer[3] = 'G';
 8006826:	3b07      	subs	r3, #7
 8006828:	70f3      	strb	r3, [r6, #3]
              for (i = 4; i < BufferSize; i++)
 800682a:	4b26      	ldr	r3, [pc, #152]	; (80068c4 <main+0x22c>)
 800682c:	881a      	ldrh	r2, [r3, #0]
 800682e:	2304      	movs	r3, #4
 8006830:	4293      	cmp	r3, r2
 8006832:	d30c      	bcc.n	800684e <main+0x1b6>
              DelayMs(1);
 8006834:	2001      	movs	r0, #1
 8006836:	f000 f851 	bl	80068dc <HAL_Delay>
              Radio.Send(Buffer, BufferSize);
 800683a:	4b22      	ldr	r3, [pc, #136]	; (80068c4 <main+0x22c>)
 800683c:	0030      	movs	r0, r6
 800683e:	7819      	ldrb	r1, [r3, #0]
 8006840:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8006842:	930b      	str	r3, [sp, #44]	; 0x2c
 8006844:	4798      	blx	r3
              PRINTF("...PONG\n\r");
 8006846:	4823      	ldr	r0, [pc, #140]	; (80068d4 <main+0x23c>)
 8006848:	f7ff fb06 	bl	8005e58 <TraceSend>
 800684c:	e7cd      	b.n	80067ea <main+0x152>
                Buffer[i] = i - 4;
 800684e:	1f19      	subs	r1, r3, #4
 8006850:	54f1      	strb	r1, [r6, r3]
              for (i = 4; i < BufferSize; i++)
 8006852:	3301      	adds	r3, #1
 8006854:	b2db      	uxtb	r3, r3
 8006856:	e7eb      	b.n	8006830 <main+0x198>
              Radio.Rx(RX_TIMEOUT_VALUE);
 8006858:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 800685a:	0038      	movs	r0, r7
 800685c:	930a      	str	r3, [sp, #40]	; 0x28
 800685e:	4798      	blx	r3
              isMaster = true;
 8006860:	2301      	movs	r3, #1
 8006862:	930a      	str	r3, [sp, #40]	; 0x28
 8006864:	e7c1      	b.n	80067ea <main+0x152>
        if (isMaster == true)
 8006866:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006868:	2b00      	cmp	r3, #0
 800686a:	d012      	beq.n	8006892 <main+0x1fa>
          Buffer[0] = 'P';
 800686c:	2350      	movs	r3, #80	; 0x50
 800686e:	4e16      	ldr	r6, [pc, #88]	; (80068c8 <main+0x230>)
 8006870:	7033      	strb	r3, [r6, #0]
          Buffer[1] = 'I';
 8006872:	2349      	movs	r3, #73	; 0x49
 8006874:	7073      	strb	r3, [r6, #1]
          Buffer[2] = 'N';
 8006876:	3305      	adds	r3, #5
 8006878:	70b3      	strb	r3, [r6, #2]
          Buffer[3] = 'G';
 800687a:	3b07      	subs	r3, #7
 800687c:	70f3      	strb	r3, [r6, #3]
          for (i = 4; i < BufferSize; i++)
 800687e:	4b11      	ldr	r3, [pc, #68]	; (80068c4 <main+0x22c>)
 8006880:	881a      	ldrh	r2, [r3, #0]
 8006882:	2304      	movs	r3, #4
 8006884:	4293      	cmp	r3, r2
 8006886:	d294      	bcs.n	80067b2 <main+0x11a>
            Buffer[i] = i - 4;
 8006888:	1f19      	subs	r1, r3, #4
 800688a:	54f1      	strb	r1, [r6, r3]
          for (i = 4; i < BufferSize; i++)
 800688c:	3301      	adds	r3, #1
 800688e:	b2db      	uxtb	r3, r3
 8006890:	e7f8      	b.n	8006884 <main+0x1ec>
        Radio.Rx(RX_TIMEOUT_VALUE);
 8006892:	0038      	movs	r0, r7
 8006894:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8006896:	930b      	str	r3, [sp, #44]	; 0x2c
 8006898:	4798      	blx	r3
 800689a:	e7a6      	b.n	80067ea <main+0x152>
 800689c:	200003e8 	.word	0x200003e8
 80068a0:	080065a5 	.word	0x080065a5
 80068a4:	080065b5 	.word	0x080065b5
 80068a8:	08007ae4 	.word	0x08007ae4
 80068ac:	08006645 	.word	0x08006645
 80068b0:	080065d9 	.word	0x080065d9
 80068b4:	080065fd 	.word	0x080065fd
 80068b8:	08006621 	.word	0x08006621
 80068bc:	337f9800 	.word	0x337f9800
 80068c0:	00000bb8 	.word	0x00000bb8
 80068c4:	20000036 	.word	0x20000036
 80068c8:	2000060c 	.word	0x2000060c
 80068cc:	08007ba2 	.word	0x08007ba2
 80068d0:	08007c9b 	.word	0x08007c9b
 80068d4:	08007ca5 	.word	0x08007ca5

080068d8 <HAL_InitTick>:
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Return function status */
  return HAL_OK;
}
 80068d8:	2000      	movs	r0, #0
 80068da:	4770      	bx	lr

080068dc <HAL_Delay>:
  * @brief This function provides delay (in ms)
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
void HAL_Delay(__IO uint32_t Delay)
{
 80068dc:	b507      	push	{r0, r1, r2, lr}
 80068de:	9001      	str	r0, [sp, #4]
  HW_RTC_DelayMs(Delay);   /* based on RTC */
 80068e0:	9801      	ldr	r0, [sp, #4]
 80068e2:	f7ff fd37 	bl	8006354 <HW_RTC_DelayMs>
}
 80068e6:	bd07      	pop	{r0, r1, r2, pc}

080068e8 <HAL_MspInit>:
  * @brief  Initializes the MSP.
  * @retval None
  */
void HAL_MspInit(void)
{
  __HAL_RCC_PWR_CLK_ENABLE();
 80068e8:	2380      	movs	r3, #128	; 0x80
 80068ea:	4a09      	ldr	r2, [pc, #36]	; (8006910 <HAL_MspInit+0x28>)
 80068ec:	055b      	lsls	r3, r3, #21
 80068ee:	6b91      	ldr	r1, [r2, #56]	; 0x38
{
 80068f0:	b510      	push	{r4, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 80068f2:	430b      	orrs	r3, r1
 80068f4:	6393      	str	r3, [r2, #56]	; 0x38

  /* Disable the Power Voltage Detector */
  HAL_PWR_DisablePVD();
 80068f6:	f7fd fb25 	bl	8003f44 <HAL_PWR_DisablePVD>

  /* Enables the Ultra Low Power mode */
  HAL_PWREx_EnableUltraLowPower();
 80068fa:	f7fd fb6b 	bl	8003fd4 <HAL_PWREx_EnableUltraLowPower>

  __HAL_FLASH_SLEEP_POWERDOWN_ENABLE();
 80068fe:	2308      	movs	r3, #8
 8006900:	4a04      	ldr	r2, [pc, #16]	; (8006914 <HAL_MspInit+0x2c>)
 8006902:	6811      	ldr	r1, [r2, #0]
 8006904:	430b      	orrs	r3, r1
 8006906:	6013      	str	r3, [r2, #0]
   */
  DBG(__HAL_FLASH_SLEEP_POWERDOWN_DISABLE(););

#ifdef ENABLE_FAST_WAKEUP
  /*Enable fast wakeUp*/
  HAL_PWREx_EnableFastWakeUp();
 8006908:	f7fd fb5a 	bl	8003fc0 <HAL_PWREx_EnableFastWakeUp>
#else
  HAL_PWREx_DisableFastWakeUp();
#endif
}
 800690c:	bd10      	pop	{r4, pc}
 800690e:	46c0      	nop			; (mov r8, r8)
 8006910:	40021000 	.word	0x40021000
 8006914:	40022000 	.word	0x40022000

08006918 <HAL_RTC_MspInit>:
  *        order to modify the RTC Clock source, as consequence RTC registers (including
  *        the backup registers) and RCC_CSR register are set to their reset values.
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef *hrtc)
{
 8006918:	b500      	push	{lr}
 800691a:	b099      	sub	sp, #100	; 0x64
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800691c:	2234      	movs	r2, #52	; 0x34
 800691e:	2100      	movs	r1, #0
 8006920:	a80b      	add	r0, sp, #44	; 0x2c
 8006922:	f000 fac8 	bl	8006eb6 <memset>
  RCC_PeriphCLKInitTypeDef  PeriphClkInitStruct = {0};
 8006926:	2228      	movs	r2, #40	; 0x28
 8006928:	2100      	movs	r1, #0
 800692a:	4668      	mov	r0, sp
 800692c:	f000 fac3 	bl	8006eb6 <memset>

  /*##-1- Configue the RTC clock soucre ######################################*/
  /* -a- Enable LSE Oscillator */
  RCC_OscInitStruct.OscillatorType =  RCC_OSCILLATORTYPE_LSE;
 8006930:	2304      	movs	r3, #4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006932:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.OscillatorType =  RCC_OSCILLATORTYPE_LSE;
 8006934:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8006936:	33fc      	adds	r3, #252	; 0xfc
 8006938:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800693a:	f7fd fb95 	bl	8004068 <HAL_RCC_OscConfig>
 800693e:	2800      	cmp	r0, #0
 8006940:	d001      	beq.n	8006946 <HAL_RTC_MspInit+0x2e>
  {
    Error_Handler();
 8006942:	f7ff fb01 	bl	8005f48 <Error_Handler>
  }

  /* -b- Select LSI as RTC clock source */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8006946:	2320      	movs	r3, #32
 8006948:	9300      	str	r3, [sp, #0]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800694a:	2380      	movs	r3, #128	; 0x80
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800694c:	4668      	mov	r0, sp
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800694e:	025b      	lsls	r3, r3, #9
 8006950:	9301      	str	r3, [sp, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006952:	f7fd feed 	bl	8004730 <HAL_RCCEx_PeriphCLKConfig>
 8006956:	2800      	cmp	r0, #0
 8006958:	d001      	beq.n	800695e <HAL_RTC_MspInit+0x46>
  {
    Error_Handler();
 800695a:	f7ff faf5 	bl	8005f48 <Error_Handler>
  }

  /*##-2- Enable the RTC peripheral Clock ####################################*/
  /* Enable RTC Clock */
  __HAL_RCC_RTC_ENABLE();
 800695e:	2380      	movs	r3, #128	; 0x80
 8006960:	4a07      	ldr	r2, [pc, #28]	; (8006980 <HAL_RTC_MspInit+0x68>)
 8006962:	02db      	lsls	r3, r3, #11
 8006964:	6d11      	ldr	r1, [r2, #80]	; 0x50

  /*##-3- Configure the NVIC for RTC Alarm ###################################*/
  HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0x0, 0);
 8006966:	2002      	movs	r0, #2
  __HAL_RCC_RTC_ENABLE();
 8006968:	430b      	orrs	r3, r1
 800696a:	6513      	str	r3, [r2, #80]	; 0x50
  HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0x0, 0);
 800696c:	2200      	movs	r2, #0
 800696e:	0011      	movs	r1, r2
 8006970:	f7fd f8f2 	bl	8003b58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8006974:	2002      	movs	r0, #2
 8006976:	f7fd f919 	bl	8003bac <HAL_NVIC_EnableIRQ>
}
 800697a:	b019      	add	sp, #100	; 0x64
 800697c:	bd00      	pop	{pc}
 800697e:	46c0      	nop			; (mov r8, r8)
 8006980:	40021000 	.word	0x40021000

08006984 <HAL_RTC_AlarmAEventCallback>:
  * @brief  Alarm A callback.
  * @param  hrtc: RTC handle
  * @retval None
  */
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8006984:	b510      	push	{r4, lr}
  TimerIrqHandler();
 8006986:	f7ff f997 	bl	8005cb8 <TimerIrqHandler>
}
 800698a:	bd10      	pop	{r4, pc}

0800698c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800698c:	b510      	push	{r4, lr}
  HW_GPIO_IrqHandler(GPIO_Pin);
 800698e:	f7ff fb67 	bl	8006060 <HW_GPIO_IrqHandler>
}
 8006992:	bd10      	pop	{r4, pc}

08006994 <MSP_GetIRQn>:
  * @param  GPIO_Pin: Specifies the pins connected to the EXTI line.
  * @retval IRQ number
  */
IRQn_Type MSP_GetIRQn(uint16_t GPIO_Pin)
{
  switch (GPIO_Pin)
 8006994:	3801      	subs	r0, #1
{
 8006996:	b500      	push	{lr}
  switch (GPIO_Pin)
 8006998:	2807      	cmp	r0, #7
 800699a:	d807      	bhi.n	80069ac <MSP_GetIRQn+0x18>
 800699c:	f7f9 fbb4 	bl	8000108 <__gnu_thumb1_case_uqi>
 80069a0:	04060808 	.word	0x04060808
 80069a4:	04060606 	.word	0x04060606
    case GPIO_PIN_0:
    case GPIO_PIN_1:
      return EXTI0_1_IRQn;
    case GPIO_PIN_2:
    case GPIO_PIN_3:
      return EXTI2_3_IRQn;
 80069a8:	2006      	movs	r0, #6
    case GPIO_PIN_14:
    case GPIO_PIN_15:
    default:
      return EXTI4_15_IRQn;
  }
}
 80069aa:	bd00      	pop	{pc}
      return EXTI4_15_IRQn;
 80069ac:	2007      	movs	r0, #7
 80069ae:	e7fc      	b.n	80069aa <MSP_GetIRQn+0x16>
      return EXTI0_1_IRQn;
 80069b0:	2005      	movs	r0, #5
 80069b2:	e7fa      	b.n	80069aa <MSP_GetIRQn+0x16>

080069b4 <SystemClock_Config>:
  *            Flash Latency(WS)              = 1
  * @retval None
  */

void SystemClock_Config(void)
{
 80069b4:	b500      	push	{lr}
 80069b6:	b095      	sub	sp, #84	; 0x54
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80069b8:	2214      	movs	r2, #20
 80069ba:	2100      	movs	r1, #0
 80069bc:	a801      	add	r0, sp, #4
 80069be:	f000 fa7a 	bl	8006eb6 <memset>
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80069c2:	222c      	movs	r2, #44	; 0x2c
 80069c4:	2100      	movs	r1, #0
 80069c6:	a807      	add	r0, sp, #28
 80069c8:	f000 fa75 	bl	8006eb6 <memset>

  /* Enable HSE Oscillator and Activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType      = RCC_OSCILLATORTYPE_HSI;
 80069cc:	2302      	movs	r3, #2
 80069ce:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSEState            = RCC_HSE_OFF;
  RCC_OscInitStruct.HSIState            = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState        = RCC_PLL_ON;
 80069d0:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLSource       = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLMUL          = RCC_PLLMUL_6;
 80069d2:	2380      	movs	r3, #128	; 0x80
 80069d4:	031b      	lsls	r3, r3, #12
  RCC_OscInitStruct.HSIState            = RCC_HSI_ON;
 80069d6:	2201      	movs	r2, #1
  RCC_OscInitStruct.PLL.PLLMUL          = RCC_PLLMUL_6;
 80069d8:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLDIV          = RCC_PLLDIV_3;
 80069da:	2380      	movs	r3, #128	; 0x80
  RCC_OscInitStruct.HSIState            = RCC_HSI_ON;
 80069dc:	9209      	str	r2, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLDIV          = RCC_PLLDIV_3;
 80069de:	041b      	lsls	r3, r3, #16
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80069e0:	320f      	adds	r2, #15

  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80069e2:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80069e4:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLDIV          = RCC_PLLDIV_3;
 80069e6:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80069e8:	f7fd fb3e 	bl	8004068 <HAL_RCC_OscConfig>
 80069ec:	2800      	cmp	r0, #0
 80069ee:	d001      	beq.n	80069f4 <SystemClock_Config+0x40>
  {
    Error_Handler();
 80069f0:	f7ff faaa 	bl	8005f48 <Error_Handler>
  }

  /* Set Voltage scale1 as MCU will run at 32MHz */
  __HAL_RCC_PWR_CLK_ENABLE();
 80069f4:	2380      	movs	r3, #128	; 0x80
 80069f6:	4a11      	ldr	r2, [pc, #68]	; (8006a3c <SystemClock_Config+0x88>)
 80069f8:	055b      	lsls	r3, r3, #21
 80069fa:	6b91      	ldr	r1, [r2, #56]	; 0x38
 80069fc:	430b      	orrs	r3, r1
 80069fe:	6393      	str	r3, [r2, #56]	; 0x38
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8006a00:	4b0f      	ldr	r3, [pc, #60]	; (8006a40 <SystemClock_Config+0x8c>)
 8006a02:	4910      	ldr	r1, [pc, #64]	; (8006a44 <SystemClock_Config+0x90>)
 8006a04:	681a      	ldr	r2, [r3, #0]
 8006a06:	4011      	ands	r1, r2
 8006a08:	2280      	movs	r2, #128	; 0x80
 8006a0a:	0112      	lsls	r2, r2, #4
 8006a0c:	430a      	orrs	r2, r1
 8006a0e:	601a      	str	r2, [r3, #0]

  /* Poll VOSF bit of in PWR_CSR. Wait until it is reset to 0 */
  while (__HAL_PWR_GET_FLAG(PWR_FLAG_VOS) != RESET) {};
 8006a10:	2110      	movs	r1, #16
 8006a12:	001a      	movs	r2, r3
 8006a14:	6853      	ldr	r3, [r2, #4]
 8006a16:	400b      	ands	r3, r1
 8006a18:	d1fc      	bne.n	8006a14 <SystemClock_Config+0x60>

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2
  clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8006a1a:	220f      	movs	r2, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8006a1c:	2101      	movs	r1, #1
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8006a1e:	9201      	str	r2, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8006a20:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006a22:	3a0c      	subs	r2, #12
 8006a24:	9202      	str	r2, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006a26:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8006a28:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006a2a:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8006a2c:	f7fd fda8 	bl	8004580 <HAL_RCC_ClockConfig>
 8006a30:	2800      	cmp	r0, #0
 8006a32:	d001      	beq.n	8006a38 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8006a34:	f7ff fa88 	bl	8005f48 <Error_Handler>
  }
}
 8006a38:	b015      	add	sp, #84	; 0x54
 8006a3a:	bd00      	pop	{pc}
 8006a3c:	40021000 	.word	0x40021000
 8006a40:	40007000 	.word	0x40007000
 8006a44:	ffffe7ff 	.word	0xffffe7ff

08006a48 <HW_AdcInit>:
  * @param none
  * @retval none
  */
void HW_AdcInit(void)
{
  if (AdcInitialized == false)
 8006a48:	4814      	ldr	r0, [pc, #80]	; (8006a9c <HW_AdcInit+0x54>)
{
 8006a4a:	b510      	push	{r4, lr}
  if (AdcInitialized == false)
 8006a4c:	7843      	ldrb	r3, [r0, #1]
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d122      	bne.n	8006a98 <HW_AdcInit+0x50>
  {
    AdcInitialized = true;
 8006a52:	2201      	movs	r2, #1

    hadc.Init.OversamplingMode      = DISABLE;

    hadc.Init.ClockPrescaler        = ADC_CLOCK_SYNC_PCLK_DIV4;
    hadc.Init.LowPowerAutoPowerOff  = DISABLE;
    hadc.Init.LowPowerFrequencyMode = ENABLE;
 8006a54:	6382      	str	r2, [r0, #56]	; 0x38
    hadc.Init.LowPowerAutoWait      = DISABLE;

    hadc.Init.Resolution            = ADC_RESOLUTION_12B;
    hadc.Init.SamplingTime          = ADC_SAMPLETIME_160CYCLES_5;
    hadc.Init.ScanConvMode          = ADC_SCAN_DIRECTION_FORWARD;
 8006a56:	6142      	str	r2, [r0, #20]
    AdcInitialized = true;
 8006a58:	7042      	strb	r2, [r0, #1]
    hadc.Init.DataAlign             = ADC_DATAALIGN_RIGHT;
    hadc.Init.ContinuousConvMode    = DISABLE;
 8006a5a:	1d42      	adds	r2, r0, #5
 8006a5c:	77d3      	strb	r3, [r2, #31]
    hadc.Init.DiscontinuousConvMode = DISABLE;
 8006a5e:	1d82      	adds	r2, r0, #6
 8006a60:	77d3      	strb	r3, [r2, #31]
    hadc.Init.ExternalTrigConvEdge  = ADC_EXTERNALTRIGCONVEDGE_NONE;
    hadc.Init.EOCSelection          = ADC_EOC_SINGLE_CONV;
 8006a62:	2204      	movs	r2, #4
    hadc.Instance  = ADC1;
 8006a64:	490e      	ldr	r1, [pc, #56]	; (8006aa0 <HW_AdcInit+0x58>)
    hadc.Init.EOCSelection          = ADC_EOC_SINGLE_CONV;
 8006a66:	6182      	str	r2, [r0, #24]
    hadc.Instance  = ADC1;
 8006a68:	6041      	str	r1, [r0, #4]
    hadc.Init.ClockPrescaler        = ADC_CLOCK_SYNC_PCLK_DIV4;
 8006a6a:	2180      	movs	r1, #128	; 0x80
    hadc.Init.DMAContinuousRequests = DISABLE;
 8006a6c:	0002      	movs	r2, r0
    hadc.Init.ClockPrescaler        = ADC_CLOCK_SYNC_PCLK_DIV4;
 8006a6e:	0609      	lsls	r1, r1, #24
 8006a70:	6081      	str	r1, [r0, #8]
    hadc.Init.SamplingTime          = ADC_SAMPLETIME_160CYCLES_5;
 8006a72:	2107      	movs	r1, #7
    hadc.Init.DMAContinuousRequests = DISABLE;
 8006a74:	3230      	adds	r2, #48	; 0x30
    hadc.Init.OversamplingMode      = DISABLE;
 8006a76:	6403      	str	r3, [r0, #64]	; 0x40
    hadc.Init.LowPowerAutoPowerOff  = DISABLE;
 8006a78:	6203      	str	r3, [r0, #32]
    hadc.Init.LowPowerAutoWait      = DISABLE;
 8006a7a:	61c3      	str	r3, [r0, #28]
    hadc.Init.Resolution            = ADC_RESOLUTION_12B;
 8006a7c:	60c3      	str	r3, [r0, #12]
    hadc.Init.DataAlign             = ADC_DATAALIGN_RIGHT;
 8006a7e:	6103      	str	r3, [r0, #16]
    hadc.Init.ExternalTrigConvEdge  = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8006a80:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc.Init.DMAContinuousRequests = DISABLE;
 8006a82:	7013      	strb	r3, [r2, #0]

    ADCCLK_ENABLE();
 8006a84:	2380      	movs	r3, #128	; 0x80
 8006a86:	4a07      	ldr	r2, [pc, #28]	; (8006aa4 <HW_AdcInit+0x5c>)
    hadc.Init.SamplingTime          = ADC_SAMPLETIME_160CYCLES_5;
 8006a88:	63c1      	str	r1, [r0, #60]	; 0x3c
    ADCCLK_ENABLE();
 8006a8a:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8006a8c:	009b      	lsls	r3, r3, #2
 8006a8e:	430b      	orrs	r3, r1
 8006a90:	6353      	str	r3, [r2, #52]	; 0x34


    HAL_ADC_Init(&hadc);
 8006a92:	3004      	adds	r0, #4
 8006a94:	f7fc ff32 	bl	80038fc <HAL_ADC_Init>

  }
}
 8006a98:	bd10      	pop	{r4, pc}
 8006a9a:	46c0      	nop			; (mov r8, r8)
 8006a9c:	20000420 	.word	0x20000420
 8006aa0:	40012400 	.word	0x40012400
 8006aa4:	40021000 	.word	0x40021000

08006aa8 <HW_Init>:
{
 8006aa8:	b513      	push	{r0, r1, r4, lr}
  if (McuInitialized == false)
 8006aaa:	4c09      	ldr	r4, [pc, #36]	; (8006ad0 <HW_Init+0x28>)
 8006aac:	7823      	ldrb	r3, [r4, #0]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d10d      	bne.n	8006ace <HW_Init+0x26>
    HW_AdcInit();
 8006ab2:	f7ff ffc9 	bl	8006a48 <HW_AdcInit>
    Radio.IoInit();
 8006ab6:	4b07      	ldr	r3, [pc, #28]	; (8006ad4 <HW_Init+0x2c>)
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	9301      	str	r3, [sp, #4]
 8006abc:	4798      	blx	r3
    HW_SPI_Init();
 8006abe:	f7ff fcdb 	bl	8006478 <HW_SPI_Init>
    HW_RTC_Init();
 8006ac2:	f7ff fc67 	bl	8006394 <HW_RTC_Init>
    TraceInit();
 8006ac6:	f7ff f9b5 	bl	8005e34 <TraceInit>
    McuInitialized = true;
 8006aca:	2301      	movs	r3, #1
 8006acc:	7023      	strb	r3, [r4, #0]
}
 8006ace:	bd13      	pop	{r0, r1, r4, pc}
 8006ad0:	20000420 	.word	0x20000420
 8006ad4:	08007ae4 	.word	0x08007ae4

08006ad8 <HW_AdcDeInit>:
  * @param none
  * @retval none
  */
void HW_AdcDeInit(void)
{
  AdcInitialized = false;
 8006ad8:	2300      	movs	r3, #0
{
 8006ada:	b510      	push	{r4, lr}
  AdcInitialized = false;
 8006adc:	4802      	ldr	r0, [pc, #8]	; (8006ae8 <HW_AdcDeInit+0x10>)
 8006ade:	7043      	strb	r3, [r0, #1]
  HAL_ADC_DeInit(&hadc);
 8006ae0:	3004      	adds	r0, #4
 8006ae2:	f7fc ffe5 	bl	8003ab0 <HAL_ADC_DeInit>
}
 8006ae6:	bd10      	pop	{r4, pc}
 8006ae8:	20000420 	.word	0x20000420

08006aec <LPM_EnterStopMode>:
  * @note ARM exists the function when waking up
  * @param none
  * @retval none
  */
void LPM_EnterStopMode(void)
{
 8006aec:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006aee:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8006af2:	b672      	cpsid	i
  HW_SPI_IoDeInit();
 8006af4:	f7ff fd04 	bl	8006500 <HW_SPI_IoDeInit>
  Radio.IoDeInit();
 8006af8:	4b09      	ldr	r3, [pc, #36]	; (8006b20 <LPM_EnterStopMode+0x34>)
 8006afa:	685b      	ldr	r3, [r3, #4]
 8006afc:	4798      	blx	r3
  vcom_IoDeInit();
 8006afe:	f000 f95f 	bl	8006dc0 <vcom_IoDeInit>

  DISABLE_IRQ();

  HW_IoDeInit();

  HW_AdcDeInit();
 8006b02:	f7ff ffe9 	bl	8006ad8 <HW_AdcDeInit>

  /*clear wake up flag*/
  SET_BIT(PWR->CR, PWR_CR_CWUF);
 8006b06:	2304      	movs	r3, #4
 8006b08:	4a06      	ldr	r2, [pc, #24]	; (8006b24 <LPM_EnterStopMode+0x38>)
 8006b0a:	6811      	ldr	r1, [r2, #0]
 8006b0c:	430b      	orrs	r3, r1
 8006b0e:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b10:	f384 8810 	msr	PRIMASK, r4

  RESTORE_PRIMASK();

  /* Enter Stop Mode */
  HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 8006b14:	2101      	movs	r1, #1
 8006b16:	0008      	movs	r0, r1
 8006b18:	f7fd fa36 	bl	8003f88 <HAL_PWR_EnterSTOPMode>
}
 8006b1c:	bd10      	pop	{r4, pc}
 8006b1e:	46c0      	nop			; (mov r8, r8)
 8006b20:	08007ae4 	.word	0x08007ae4
 8006b24:	40007000 	.word	0x40007000

08006b28 <LPM_ExitStopMode>:
  * @note Enable the pll at 32MHz
  * @param none
  * @retval none
  */
void LPM_ExitStopMode(void)
{
 8006b28:	b513      	push	{r0, r1, r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b2a:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8006b2e:	b672      	cpsid	i

  DISABLE_IRQ();

  /* After wake-up from STOP reconfigure the system clock */
  /* Enable HSI */
  __HAL_RCC_HSI_ENABLE();
 8006b30:	2201      	movs	r2, #1
 8006b32:	4b13      	ldr	r3, [pc, #76]	; (8006b80 <LPM_ExitStopMode+0x58>)
 8006b34:	6819      	ldr	r1, [r3, #0]
 8006b36:	430a      	orrs	r2, r1
 8006b38:	601a      	str	r2, [r3, #0]

  /* Wait till HSI is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {}
 8006b3a:	2204      	movs	r2, #4
 8006b3c:	6819      	ldr	r1, [r3, #0]
 8006b3e:	4211      	tst	r1, r2
 8006b40:	d0fc      	beq.n	8006b3c <LPM_ExitStopMode+0x14>

  /* Enable PLL */
  __HAL_RCC_PLL_ENABLE();
 8006b42:	2280      	movs	r2, #128	; 0x80
 8006b44:	6819      	ldr	r1, [r3, #0]
 8006b46:	0452      	lsls	r2, r2, #17
 8006b48:	430a      	orrs	r2, r1
 8006b4a:	601a      	str	r2, [r3, #0]
  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) {}
 8006b4c:	2280      	movs	r2, #128	; 0x80
 8006b4e:	0492      	lsls	r2, r2, #18
 8006b50:	6819      	ldr	r1, [r3, #0]
 8006b52:	4211      	tst	r1, r2
 8006b54:	d0fc      	beq.n	8006b50 <LPM_ExitStopMode+0x28>

  /* Select PLL as system clock source */
  __HAL_RCC_SYSCLK_CONFIG(RCC_SYSCLKSOURCE_PLLCLK);
 8006b56:	2203      	movs	r2, #3
 8006b58:	68d9      	ldr	r1, [r3, #12]
 8006b5a:	430a      	orrs	r2, r1

  /* Wait till PLL is used as system clock source */
  while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK) {}
 8006b5c:	210c      	movs	r1, #12
  __HAL_RCC_SYSCLK_CONFIG(RCC_SYSCLKSOURCE_PLLCLK);
 8006b5e:	60da      	str	r2, [r3, #12]
  while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK) {}
 8006b60:	68da      	ldr	r2, [r3, #12]
 8006b62:	400a      	ands	r2, r1
 8006b64:	2a0c      	cmp	r2, #12
 8006b66:	d1fb      	bne.n	8006b60 <LPM_ExitStopMode+0x38>
  HW_SPI_IoInit();
 8006b68:	f7ff fc56 	bl	8006418 <HW_SPI_IoInit>
  Radio.IoInit();
 8006b6c:	4b05      	ldr	r3, [pc, #20]	; (8006b84 <LPM_ExitStopMode+0x5c>)
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	9301      	str	r3, [sp, #4]
 8006b72:	4798      	blx	r3
  vcom_IoInit();
 8006b74:	f000 f8a2 	bl	8006cbc <vcom_IoInit>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b78:	f384 8810 	msr	PRIMASK, r4

  /*initilizes the peripherals*/
  HW_IoInit();

  RESTORE_PRIMASK();
}
 8006b7c:	bd13      	pop	{r0, r1, r4, pc}
 8006b7e:	46c0      	nop			; (mov r8, r8)
 8006b80:	40021000 	.word	0x40021000
 8006b84:	08007ae4 	.word	0x08007ae4

08006b88 <LPM_EnterSleepMode>:
  * @note ARM exits the function when waking up
  * @param none
  * @retval none
  */
void LPM_EnterSleepMode(void)
{
 8006b88:	b510      	push	{r4, lr}
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8006b8a:	2101      	movs	r1, #1
 8006b8c:	2000      	movs	r0, #0
 8006b8e:	f7fd f9e1 	bl	8003f54 <HAL_PWR_EnterSLEEPMode>
}
 8006b92:	bd10      	pop	{r4, pc}

08006b94 <NMI_Handler>:
  * @retval None
  */

void NMI_Handler(void)
{
}
 8006b94:	4770      	bx	lr

08006b96 <HardFault_Handler>:

void HardFault_Handler(void)
{
  while (1)
  {
    __NOP();
 8006b96:	46c0      	nop			; (mov r8, r8)
 8006b98:	e7fd      	b.n	8006b96 <HardFault_Handler>

08006b9a <SVC_Handler>:
 8006b9a:	4770      	bx	lr

08006b9c <PendSV_Handler>:
 8006b9c:	4770      	bx	lr

08006b9e <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8006b9e:	b510      	push	{r4, lr}
  HAL_IncTick();
 8006ba0:	f7fc fe28 	bl	80037f4 <HAL_IncTick>
}
 8006ba4:	bd10      	pop	{r4, pc}

08006ba6 <USART2_IRQHandler>:
  */
/*void PPP_IRQHandler(void)
{
}*/
void USARTx_IRQHandler(void)
{
 8006ba6:	b510      	push	{r4, lr}
  vcom_IRQHandler();
 8006ba8:	f000 f880 	bl	8006cac <vcom_IRQHandler>
}
 8006bac:	bd10      	pop	{r4, pc}

08006bae <DMA1_Channel4_5_6_7_IRQHandler>:

void USARTx_DMA_TX_IRQHandler(void)
{
 8006bae:	b510      	push	{r4, lr}
  vcom_DMA_TX_IRQHandler();
 8006bb0:	f000 f874 	bl	8006c9c <vcom_DMA_TX_IRQHandler>
}
 8006bb4:	bd10      	pop	{r4, pc}

08006bb6 <RTC_IRQHandler>:

void RTC_IRQHandler(void)
{
 8006bb6:	b510      	push	{r4, lr}
  HW_RTC_IrqHandler();
 8006bb8:	f7ff fbac 	bl	8006314 <HW_RTC_IrqHandler>
}
 8006bbc:	bd10      	pop	{r4, pc}

08006bbe <EXTI0_1_IRQHandler>:

void EXTI0_1_IRQHandler(void)
{
 8006bbe:	b510      	push	{r4, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8006bc0:	2001      	movs	r0, #1
 8006bc2:	f7fd f9b3 	bl	8003f2c <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8006bc6:	2002      	movs	r0, #2
 8006bc8:	f7fd f9b0 	bl	8003f2c <HAL_GPIO_EXTI_IRQHandler>
}
 8006bcc:	bd10      	pop	{r4, pc}

08006bce <EXTI2_3_IRQHandler>:

void EXTI2_3_IRQHandler(void)
{
 8006bce:	b510      	push	{r4, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8006bd0:	2004      	movs	r0, #4
 8006bd2:	f7fd f9ab 	bl	8003f2c <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8006bd6:	2008      	movs	r0, #8
 8006bd8:	f7fd f9a8 	bl	8003f2c <HAL_GPIO_EXTI_IRQHandler>
}
 8006bdc:	bd10      	pop	{r4, pc}

08006bde <EXTI4_15_IRQHandler>:


void EXTI4_15_IRQHandler(void)
{
 8006bde:	b510      	push	{r4, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8006be0:	2010      	movs	r0, #16
 8006be2:	f7fd f9a3 	bl	8003f2c <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8006be6:	2020      	movs	r0, #32
 8006be8:	f7fd f9a0 	bl	8003f2c <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8006bec:	2040      	movs	r0, #64	; 0x40
 8006bee:	f7fd f99d 	bl	8003f2c <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8006bf2:	2080      	movs	r0, #128	; 0x80
 8006bf4:	f7fd f99a 	bl	8003f2c <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8006bf8:	2080      	movs	r0, #128	; 0x80
 8006bfa:	0040      	lsls	r0, r0, #1
 8006bfc:	f7fd f996 	bl	8003f2c <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8006c00:	2080      	movs	r0, #128	; 0x80
 8006c02:	0080      	lsls	r0, r0, #2
 8006c04:	f7fd f992 	bl	8003f2c <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8006c08:	2080      	movs	r0, #128	; 0x80
 8006c0a:	00c0      	lsls	r0, r0, #3
 8006c0c:	f7fd f98e 	bl	8003f2c <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8006c10:	2080      	movs	r0, #128	; 0x80
 8006c12:	0100      	lsls	r0, r0, #4
 8006c14:	f7fd f98a 	bl	8003f2c <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8006c18:	2080      	movs	r0, #128	; 0x80
 8006c1a:	0140      	lsls	r0, r0, #5
 8006c1c:	f7fd f986 	bl	8003f2c <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8006c20:	2080      	movs	r0, #128	; 0x80
 8006c22:	0180      	lsls	r0, r0, #6
 8006c24:	f7fd f982 	bl	8003f2c <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8006c28:	2080      	movs	r0, #128	; 0x80
 8006c2a:	01c0      	lsls	r0, r0, #7
 8006c2c:	f7fd f97e 	bl	8003f2c <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8006c30:	2080      	movs	r0, #128	; 0x80
 8006c32:	0200      	lsls	r0, r0, #8
 8006c34:	f7fd f97a 	bl	8003f2c <HAL_GPIO_EXTI_IRQHandler>
}
 8006c38:	bd10      	pop	{r4, pc}
	...

08006c3c <vcom_Init>:
/* Functions Definition ------------------------------------------------------*/
void vcom_Init(void (*TxCb)(void))
{

  /*Record Tx complete for DMA*/
  TxCpltCallback = TxCb;
 8006c3c:	4b0b      	ldr	r3, [pc, #44]	; (8006c6c <vcom_Init+0x30>)
{
 8006c3e:	b510      	push	{r4, lr}
  TxCpltCallback = TxCb;
 8006c40:	6018      	str	r0, [r3, #0]
      - Word Length = 8 Bits
      - Stop Bit = One Stop bit
      - Parity = ODD parity
      - BaudRate = 921600 baud
      - Hardware flow control disabled (RTS and CTS signals) */
  UartHandle.Instance        = USART2;
 8006c42:	480b      	ldr	r0, [pc, #44]	; (8006c70 <vcom_Init+0x34>)
 8006c44:	4b0b      	ldr	r3, [pc, #44]	; (8006c74 <vcom_Init+0x38>)
 8006c46:	6003      	str	r3, [r0, #0]

  UartHandle.Init.BaudRate   = 115200;
 8006c48:	23e1      	movs	r3, #225	; 0xe1
 8006c4a:	025b      	lsls	r3, r3, #9
 8006c4c:	6043      	str	r3, [r0, #4]
  UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 8006c4e:	2300      	movs	r3, #0
 8006c50:	6083      	str	r3, [r0, #8]
  UartHandle.Init.StopBits   = UART_STOPBITS_1;
 8006c52:	60c3      	str	r3, [r0, #12]
  UartHandle.Init.Parity     = UART_PARITY_NONE;
 8006c54:	6103      	str	r3, [r0, #16]
  UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 8006c56:	6183      	str	r3, [r0, #24]
  UartHandle.Init.Mode       = UART_MODE_TX;
 8006c58:	3308      	adds	r3, #8
 8006c5a:	6143      	str	r3, [r0, #20]

  if (HAL_UART_Init(&UartHandle) != HAL_OK)
 8006c5c:	f7fe fe52 	bl	8005904 <HAL_UART_Init>
 8006c60:	2800      	cmp	r0, #0
 8006c62:	d001      	beq.n	8006c68 <vcom_Init+0x2c>
  {
    /* Initialization Error */
    Error_Handler();
 8006c64:	f7ff f970 	bl	8005f48 <Error_Handler>
  }
}
 8006c68:	bd10      	pop	{r4, pc}
 8006c6a:	46c0      	nop			; (mov r8, r8)
 8006c6c:	20000480 	.word	0x20000480
 8006c70:	200004cc 	.word	0x200004cc
 8006c74:	40004400 	.word	0x40004400

08006c78 <vcom_Trace>:

void vcom_Trace(uint8_t *p_data, uint16_t size)
{
 8006c78:	b510      	push	{r4, lr}
 8006c7a:	000a      	movs	r2, r1
  HAL_UART_Transmit_DMA(&UartHandle, p_data, size);
 8006c7c:	0001      	movs	r1, r0
 8006c7e:	4802      	ldr	r0, [pc, #8]	; (8006c88 <vcom_Trace+0x10>)
 8006c80:	f7fe fb08 	bl	8005294 <HAL_UART_Transmit_DMA>
}
 8006c84:	bd10      	pop	{r4, pc}
 8006c86:	46c0      	nop			; (mov r8, r8)
 8006c88:	200004cc 	.word	0x200004cc

08006c8c <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 8006c8c:	b510      	push	{r4, lr}
  /* buffer transmission complete*/
  TxCpltCallback();
 8006c8e:	4b02      	ldr	r3, [pc, #8]	; (8006c98 <HAL_UART_TxCpltCallback+0xc>)
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	4798      	blx	r3
}
 8006c94:	bd10      	pop	{r4, pc}
 8006c96:	46c0      	nop			; (mov r8, r8)
 8006c98:	20000480 	.word	0x20000480

08006c9c <vcom_DMA_TX_IRQHandler>:

void vcom_DMA_TX_IRQHandler(void)
{
 8006c9c:	b510      	push	{r4, lr}
  HAL_DMA_IRQHandler(UartHandle.hdmatx);
 8006c9e:	4b02      	ldr	r3, [pc, #8]	; (8006ca8 <vcom_DMA_TX_IRQHandler+0xc>)
 8006ca0:	6e98      	ldr	r0, [r3, #104]	; 0x68
 8006ca2:	f7fd f838 	bl	8003d16 <HAL_DMA_IRQHandler>
}
 8006ca6:	bd10      	pop	{r4, pc}
 8006ca8:	200004cc 	.word	0x200004cc

08006cac <vcom_IRQHandler>:

void vcom_IRQHandler(void)
{
 8006cac:	b510      	push	{r4, lr}
  HAL_UART_IRQHandler(&UartHandle);
 8006cae:	4802      	ldr	r0, [pc, #8]	; (8006cb8 <vcom_IRQHandler+0xc>)
 8006cb0:	f7fe fb88 	bl	80053c4 <HAL_UART_IRQHandler>
}
 8006cb4:	bd10      	pop	{r4, pc}
 8006cb6:	46c0      	nop			; (mov r8, r8)
 8006cb8:	200004cc 	.word	0x200004cc

08006cbc <vcom_IoInit>:
  HAL_NVIC_DisableIRQ(USARTx_DMA_TX_IRQn);
}

void vcom_IoInit(void)
{
  GPIO_InitTypeDef  GPIO_InitStruct = {0};
 8006cbc:	2300      	movs	r3, #0
  /* Enable GPIO TX/RX clock */
  USARTx_TX_GPIO_CLK_ENABLE();
 8006cbe:	2201      	movs	r2, #1
{
 8006cc0:	b530      	push	{r4, r5, lr}
 8006cc2:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef  GPIO_InitStruct = {0};
 8006cc4:	9305      	str	r3, [sp, #20]
  USARTx_TX_GPIO_CLK_ENABLE();
 8006cc6:	4b12      	ldr	r3, [pc, #72]	; (8006d10 <vcom_IoInit+0x54>)
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
  GPIO_InitStruct.Speed     = GPIO_SPEED_HIGH;
  GPIO_InitStruct.Alternate = USARTx_TX_AF;

  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 8006cc8:	25a0      	movs	r5, #160	; 0xa0
  USARTx_TX_GPIO_CLK_ENABLE();
 8006cca:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
  GPIO_InitStruct.Pin       = USARTx_TX_PIN;
 8006ccc:	2404      	movs	r4, #4
  USARTx_TX_GPIO_CLK_ENABLE();
 8006cce:	4311      	orrs	r1, r2
 8006cd0:	62d9      	str	r1, [r3, #44]	; 0x2c
 8006cd2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 8006cd4:	05ed      	lsls	r5, r5, #23
  USARTx_TX_GPIO_CLK_ENABLE();
 8006cd6:	4011      	ands	r1, r2
 8006cd8:	9101      	str	r1, [sp, #4]
 8006cda:	9901      	ldr	r1, [sp, #4]
  USARTx_RX_GPIO_CLK_ENABLE();
 8006cdc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 8006cde:	0028      	movs	r0, r5
  USARTx_RX_GPIO_CLK_ENABLE();
 8006ce0:	4311      	orrs	r1, r2
 8006ce2:	62d9      	str	r1, [r3, #44]	; 0x2c
 8006ce4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 8006ce6:	a903      	add	r1, sp, #12
  USARTx_RX_GPIO_CLK_ENABLE();
 8006ce8:	401a      	ands	r2, r3
 8006cea:	9202      	str	r2, [sp, #8]
 8006cec:	9b02      	ldr	r3, [sp, #8]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8006cee:	2302      	movs	r3, #2
 8006cf0:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Speed     = GPIO_SPEED_HIGH;
 8006cf2:	3301      	adds	r3, #1
 8006cf4:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pin       = USARTx_TX_PIN;
 8006cf6:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Alternate = USARTx_TX_AF;
 8006cf8:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 8006cfa:	f7fd f857 	bl	8003dac <HAL_GPIO_Init>

  /* UART RX GPIO pin configuration  */
  GPIO_InitStruct.Pin = USARTx_RX_PIN;
 8006cfe:	2308      	movs	r3, #8
  GPIO_InitStruct.Alternate = USARTx_RX_AF;

  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 8006d00:	a903      	add	r1, sp, #12
 8006d02:	0028      	movs	r0, r5
  GPIO_InitStruct.Pin = USARTx_RX_PIN;
 8006d04:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Alternate = USARTx_RX_AF;
 8006d06:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 8006d08:	f7fd f850 	bl	8003dac <HAL_GPIO_Init>
}
 8006d0c:	b009      	add	sp, #36	; 0x24
 8006d0e:	bd30      	pop	{r4, r5, pc}
 8006d10:	40021000 	.word	0x40021000

08006d14 <HAL_UART_MspInit>:
{
 8006d14:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (huart->Instance == USARTx)
 8006d16:	4b25      	ldr	r3, [pc, #148]	; (8006dac <HAL_UART_MspInit+0x98>)
 8006d18:	6802      	ldr	r2, [r0, #0]
{
 8006d1a:	b085      	sub	sp, #20
 8006d1c:	0007      	movs	r7, r0
  if (huart->Instance == USARTx)
 8006d1e:	429a      	cmp	r2, r3
 8006d20:	d142      	bne.n	8006da8 <HAL_UART_MspInit+0x94>
    USARTx_TX_GPIO_CLK_ENABLE();
 8006d22:	2501      	movs	r5, #1
 8006d24:	4b22      	ldr	r3, [pc, #136]	; (8006db0 <HAL_UART_MspInit+0x9c>)
    hdma_tx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8006d26:	2600      	movs	r6, #0
    USARTx_TX_GPIO_CLK_ENABLE();
 8006d28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d2a:	432a      	orrs	r2, r5
 8006d2c:	62da      	str	r2, [r3, #44]	; 0x2c
 8006d2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d30:	402a      	ands	r2, r5
 8006d32:	9201      	str	r2, [sp, #4]
 8006d34:	9a01      	ldr	r2, [sp, #4]
    USARTx_RX_GPIO_CLK_ENABLE();
 8006d36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d38:	432a      	orrs	r2, r5
 8006d3a:	62da      	str	r2, [r3, #44]	; 0x2c
 8006d3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d3e:	402a      	ands	r2, r5
 8006d40:	9202      	str	r2, [sp, #8]
 8006d42:	9a02      	ldr	r2, [sp, #8]
    USARTx_CLK_ENABLE();
 8006d44:	2280      	movs	r2, #128	; 0x80
 8006d46:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8006d48:	0292      	lsls	r2, r2, #10
 8006d4a:	430a      	orrs	r2, r1
 8006d4c:	639a      	str	r2, [r3, #56]	; 0x38
    DMAx_CLK_ENABLE();
 8006d4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006d50:	432a      	orrs	r2, r5
 8006d52:	631a      	str	r2, [r3, #48]	; 0x30
 8006d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d56:	402b      	ands	r3, r5
 8006d58:	9303      	str	r3, [sp, #12]
 8006d5a:	9b03      	ldr	r3, [sp, #12]
    vcom_IoInit();
 8006d5c:	f7ff ffae 	bl	8006cbc <vcom_IoInit>
    hdma_tx.Instance                 = USARTx_TX_DMA_CHANNEL;
 8006d60:	4c14      	ldr	r4, [pc, #80]	; (8006db4 <HAL_UART_MspInit+0xa0>)
 8006d62:	4b15      	ldr	r3, [pc, #84]	; (8006db8 <HAL_UART_MspInit+0xa4>)
    HAL_DMA_Init(&hdma_tx);
 8006d64:	4815      	ldr	r0, [pc, #84]	; (8006dbc <HAL_UART_MspInit+0xa8>)
    hdma_tx.Instance                 = USARTx_TX_DMA_CHANNEL;
 8006d66:	6063      	str	r3, [r4, #4]
    hdma_tx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8006d68:	2310      	movs	r3, #16
 8006d6a:	60e3      	str	r3, [r4, #12]
    hdma_tx.Init.MemInc              = DMA_MINC_ENABLE;
 8006d6c:	3370      	adds	r3, #112	; 0x70
 8006d6e:	6163      	str	r3, [r4, #20]
    hdma_tx.Init.Request             = USARTx_TX_DMA_REQUEST;
 8006d70:	3b7c      	subs	r3, #124	; 0x7c
 8006d72:	60a3      	str	r3, [r4, #8]
    hdma_tx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8006d74:	6126      	str	r6, [r4, #16]
    hdma_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006d76:	61a6      	str	r6, [r4, #24]
    hdma_tx.Init.MemDataAlignment    = DMA_MDATAALIGN_BYTE;
 8006d78:	61e6      	str	r6, [r4, #28]
    hdma_tx.Init.Mode                = DMA_NORMAL;
 8006d7a:	6226      	str	r6, [r4, #32]
    hdma_tx.Init.Priority            = DMA_PRIORITY_LOW;
 8006d7c:	6266      	str	r6, [r4, #36]	; 0x24
    HAL_DMA_Init(&hdma_tx);
 8006d7e:	f7fc ff21 	bl	8003bc4 <HAL_DMA_Init>
    __HAL_LINKDMA(huart, hdmatx, hdma_tx);
 8006d82:	4b0e      	ldr	r3, [pc, #56]	; (8006dbc <HAL_UART_MspInit+0xa8>)
    HAL_NVIC_SetPriority(USARTx_DMA_TX_IRQn, USARTx_Priority, 1);
 8006d84:	002a      	movs	r2, r5
    __HAL_LINKDMA(huart, hdmatx, hdma_tx);
 8006d86:	66bb      	str	r3, [r7, #104]	; 0x68
    HAL_NVIC_SetPriority(USARTx_DMA_TX_IRQn, USARTx_Priority, 1);
 8006d88:	0031      	movs	r1, r6
 8006d8a:	200b      	movs	r0, #11
    __HAL_LINKDMA(huart, hdmatx, hdma_tx);
 8006d8c:	62e7      	str	r7, [r4, #44]	; 0x2c
    HAL_NVIC_SetPriority(USARTx_DMA_TX_IRQn, USARTx_Priority, 1);
 8006d8e:	f7fc fee3 	bl	8003b58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USARTx_DMA_TX_IRQn);
 8006d92:	200b      	movs	r0, #11
 8006d94:	f7fc ff0a 	bl	8003bac <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USARTx_IRQn, USARTx_DMA_Priority, 1);
 8006d98:	201c      	movs	r0, #28
 8006d9a:	002a      	movs	r2, r5
 8006d9c:	0031      	movs	r1, r6
 8006d9e:	f7fc fedb 	bl	8003b58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USARTx_IRQn);
 8006da2:	201c      	movs	r0, #28
 8006da4:	f7fc ff02 	bl	8003bac <HAL_NVIC_EnableIRQ>
}
 8006da8:	b005      	add	sp, #20
 8006daa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006dac:	40004400 	.word	0x40004400
 8006db0:	40021000 	.word	0x40021000
 8006db4:	20000480 	.word	0x20000480
 8006db8:	40020080 	.word	0x40020080
 8006dbc:	20000484 	.word	0x20000484

08006dc0 <vcom_IoDeInit>:

void vcom_IoDeInit(void)
{
 8006dc0:	b510      	push	{r4, lr}
 8006dc2:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStructure = {0};
 8006dc4:	220c      	movs	r2, #12
 8006dc6:	2100      	movs	r1, #0
 8006dc8:	a803      	add	r0, sp, #12
 8006dca:	f000 f874 	bl	8006eb6 <memset>

  USARTx_TX_GPIO_CLK_ENABLE();
 8006dce:	2001      	movs	r0, #1
 8006dd0:	4a0c      	ldr	r2, [pc, #48]	; (8006e04 <vcom_IoDeInit+0x44>)

  GPIO_InitStructure.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStructure.Pull = GPIO_NOPULL;

  GPIO_InitStructure.Pin =  USARTx_TX_PIN ;
  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStructure);
 8006dd2:	24a0      	movs	r4, #160	; 0xa0
  USARTx_TX_GPIO_CLK_ENABLE();
 8006dd4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStructure);
 8006dd6:	05e4      	lsls	r4, r4, #23
  USARTx_TX_GPIO_CLK_ENABLE();
 8006dd8:	4301      	orrs	r1, r0
 8006dda:	62d1      	str	r1, [r2, #44]	; 0x2c
 8006ddc:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStructure);
 8006dde:	a901      	add	r1, sp, #4
  USARTx_TX_GPIO_CLK_ENABLE();
 8006de0:	4003      	ands	r3, r0
 8006de2:	9300      	str	r3, [sp, #0]
 8006de4:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStructure.Mode = GPIO_MODE_ANALOG;
 8006de6:	2303      	movs	r3, #3
 8006de8:	9302      	str	r3, [sp, #8]
  GPIO_InitStructure.Pin =  USARTx_TX_PIN ;
 8006dea:	181b      	adds	r3, r3, r0
  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStructure);
 8006dec:	0020      	movs	r0, r4
  GPIO_InitStructure.Pin =  USARTx_TX_PIN ;
 8006dee:	9301      	str	r3, [sp, #4]
  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStructure);
 8006df0:	f7fc ffdc 	bl	8003dac <HAL_GPIO_Init>

  GPIO_InitStructure.Pin =  USARTx_RX_PIN ;
 8006df4:	2308      	movs	r3, #8
  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStructure);
 8006df6:	a901      	add	r1, sp, #4
 8006df8:	0020      	movs	r0, r4
  GPIO_InitStructure.Pin =  USARTx_RX_PIN ;
 8006dfa:	9301      	str	r3, [sp, #4]
  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStructure);
 8006dfc:	f7fc ffd6 	bl	8003dac <HAL_GPIO_Init>
}
 8006e00:	b006      	add	sp, #24
 8006e02:	bd10      	pop	{r4, pc}
 8006e04:	40021000 	.word	0x40021000

08006e08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8006e08:	480d      	ldr	r0, [pc, #52]	; (8006e40 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8006e0a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8006e0c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8006e0e:	e003      	b.n	8006e18 <LoopCopyDataInit>

08006e10 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8006e10:	4b0c      	ldr	r3, [pc, #48]	; (8006e44 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 8006e12:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006e14:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006e16:	3104      	adds	r1, #4

08006e18 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8006e18:	480b      	ldr	r0, [pc, #44]	; (8006e48 <LoopForever+0xa>)
  ldr  r3, =_edata
 8006e1a:	4b0c      	ldr	r3, [pc, #48]	; (8006e4c <LoopForever+0xe>)
  adds  r2, r0, r1
 8006e1c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8006e1e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8006e20:	d3f6      	bcc.n	8006e10 <CopyDataInit>
  ldr  r2, =_sbss
 8006e22:	4a0b      	ldr	r2, [pc, #44]	; (8006e50 <LoopForever+0x12>)
  b  LoopFillZerobss
 8006e24:	e002      	b.n	8006e2c <LoopFillZerobss>

08006e26 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8006e26:	2300      	movs	r3, #0
  str  r3, [r2]
 8006e28:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006e2a:	3204      	adds	r2, #4

08006e2c <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8006e2c:	4b09      	ldr	r3, [pc, #36]	; (8006e54 <LoopForever+0x16>)
  cmp  r2, r3
 8006e2e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8006e30:	d3f9      	bcc.n	8006e26 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8006e32:	f7fc fc9d 	bl	8003770 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006e36:	f000 f811 	bl	8006e5c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006e3a:	f7ff fc2d 	bl	8006698 <main>

08006e3e <LoopForever>:

LoopForever:
    b LoopForever
 8006e3e:	e7fe      	b.n	8006e3e <LoopForever>
   ldr   r0, =_estack
 8006e40:	20005000 	.word	0x20005000
  ldr  r3, =_sidata
 8006e44:	08007cf4 	.word	0x08007cf4
  ldr  r0, =_sdata
 8006e48:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8006e4c:	2000009c 	.word	0x2000009c
  ldr  r2, =_sbss
 8006e50:	2000009c 	.word	0x2000009c
  ldr  r3, = _ebss
 8006e54:	20000650 	.word	0x20000650

08006e58 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006e58:	e7fe      	b.n	8006e58 <ADC1_COMP_IRQHandler>
	...

08006e5c <__libc_init_array>:
 8006e5c:	b570      	push	{r4, r5, r6, lr}
 8006e5e:	2600      	movs	r6, #0
 8006e60:	4d0c      	ldr	r5, [pc, #48]	; (8006e94 <__libc_init_array+0x38>)
 8006e62:	4c0d      	ldr	r4, [pc, #52]	; (8006e98 <__libc_init_array+0x3c>)
 8006e64:	1b64      	subs	r4, r4, r5
 8006e66:	10a4      	asrs	r4, r4, #2
 8006e68:	42a6      	cmp	r6, r4
 8006e6a:	d109      	bne.n	8006e80 <__libc_init_array+0x24>
 8006e6c:	2600      	movs	r6, #0
 8006e6e:	f000 fdaf 	bl	80079d0 <_init>
 8006e72:	4d0a      	ldr	r5, [pc, #40]	; (8006e9c <__libc_init_array+0x40>)
 8006e74:	4c0a      	ldr	r4, [pc, #40]	; (8006ea0 <__libc_init_array+0x44>)
 8006e76:	1b64      	subs	r4, r4, r5
 8006e78:	10a4      	asrs	r4, r4, #2
 8006e7a:	42a6      	cmp	r6, r4
 8006e7c:	d105      	bne.n	8006e8a <__libc_init_array+0x2e>
 8006e7e:	bd70      	pop	{r4, r5, r6, pc}
 8006e80:	00b3      	lsls	r3, r6, #2
 8006e82:	58eb      	ldr	r3, [r5, r3]
 8006e84:	4798      	blx	r3
 8006e86:	3601      	adds	r6, #1
 8006e88:	e7ee      	b.n	8006e68 <__libc_init_array+0xc>
 8006e8a:	00b3      	lsls	r3, r6, #2
 8006e8c:	58eb      	ldr	r3, [r5, r3]
 8006e8e:	4798      	blx	r3
 8006e90:	3601      	adds	r6, #1
 8006e92:	e7f2      	b.n	8006e7a <__libc_init_array+0x1e>
 8006e94:	08007cec 	.word	0x08007cec
 8006e98:	08007cec 	.word	0x08007cec
 8006e9c:	08007cec 	.word	0x08007cec
 8006ea0:	08007cf0 	.word	0x08007cf0

08006ea4 <memcpy>:
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	b510      	push	{r4, lr}
 8006ea8:	429a      	cmp	r2, r3
 8006eaa:	d100      	bne.n	8006eae <memcpy+0xa>
 8006eac:	bd10      	pop	{r4, pc}
 8006eae:	5ccc      	ldrb	r4, [r1, r3]
 8006eb0:	54c4      	strb	r4, [r0, r3]
 8006eb2:	3301      	adds	r3, #1
 8006eb4:	e7f8      	b.n	8006ea8 <memcpy+0x4>

08006eb6 <memset>:
 8006eb6:	0003      	movs	r3, r0
 8006eb8:	1812      	adds	r2, r2, r0
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d100      	bne.n	8006ec0 <memset+0xa>
 8006ebe:	4770      	bx	lr
 8006ec0:	7019      	strb	r1, [r3, #0]
 8006ec2:	3301      	adds	r3, #1
 8006ec4:	e7f9      	b.n	8006eba <memset+0x4>

08006ec6 <strncmp>:
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	b530      	push	{r4, r5, lr}
 8006eca:	429a      	cmp	r2, r3
 8006ecc:	d00a      	beq.n	8006ee4 <strncmp+0x1e>
 8006ece:	3a01      	subs	r2, #1
 8006ed0:	5cc4      	ldrb	r4, [r0, r3]
 8006ed2:	5ccd      	ldrb	r5, [r1, r3]
 8006ed4:	42ac      	cmp	r4, r5
 8006ed6:	d104      	bne.n	8006ee2 <strncmp+0x1c>
 8006ed8:	4293      	cmp	r3, r2
 8006eda:	d002      	beq.n	8006ee2 <strncmp+0x1c>
 8006edc:	3301      	adds	r3, #1
 8006ede:	2c00      	cmp	r4, #0
 8006ee0:	d1f6      	bne.n	8006ed0 <strncmp+0xa>
 8006ee2:	1b63      	subs	r3, r4, r5
 8006ee4:	0018      	movs	r0, r3
 8006ee6:	bd30      	pop	{r4, r5, pc}

08006ee8 <_vsniprintf_r>:
 8006ee8:	b530      	push	{r4, r5, lr}
 8006eea:	0014      	movs	r4, r2
 8006eec:	b09b      	sub	sp, #108	; 0x6c
 8006eee:	0005      	movs	r5, r0
 8006ef0:	001a      	movs	r2, r3
 8006ef2:	2c00      	cmp	r4, #0
 8006ef4:	da05      	bge.n	8006f02 <_vsniprintf_r+0x1a>
 8006ef6:	238b      	movs	r3, #139	; 0x8b
 8006ef8:	6003      	str	r3, [r0, #0]
 8006efa:	2001      	movs	r0, #1
 8006efc:	4240      	negs	r0, r0
 8006efe:	b01b      	add	sp, #108	; 0x6c
 8006f00:	bd30      	pop	{r4, r5, pc}
 8006f02:	2382      	movs	r3, #130	; 0x82
 8006f04:	4668      	mov	r0, sp
 8006f06:	009b      	lsls	r3, r3, #2
 8006f08:	8183      	strh	r3, [r0, #12]
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	9100      	str	r1, [sp, #0]
 8006f0e:	9104      	str	r1, [sp, #16]
 8006f10:	429c      	cmp	r4, r3
 8006f12:	d000      	beq.n	8006f16 <_vsniprintf_r+0x2e>
 8006f14:	1e63      	subs	r3, r4, #1
 8006f16:	9302      	str	r3, [sp, #8]
 8006f18:	9305      	str	r3, [sp, #20]
 8006f1a:	2301      	movs	r3, #1
 8006f1c:	4669      	mov	r1, sp
 8006f1e:	425b      	negs	r3, r3
 8006f20:	81cb      	strh	r3, [r1, #14]
 8006f22:	0028      	movs	r0, r5
 8006f24:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006f26:	f000 f879 	bl	800701c <_svfiprintf_r>
 8006f2a:	1c43      	adds	r3, r0, #1
 8006f2c:	da01      	bge.n	8006f32 <_vsniprintf_r+0x4a>
 8006f2e:	238b      	movs	r3, #139	; 0x8b
 8006f30:	602b      	str	r3, [r5, #0]
 8006f32:	2c00      	cmp	r4, #0
 8006f34:	d0e3      	beq.n	8006efe <_vsniprintf_r+0x16>
 8006f36:	2300      	movs	r3, #0
 8006f38:	9a00      	ldr	r2, [sp, #0]
 8006f3a:	7013      	strb	r3, [r2, #0]
 8006f3c:	e7df      	b.n	8006efe <_vsniprintf_r+0x16>
	...

08006f40 <vsniprintf>:
 8006f40:	b507      	push	{r0, r1, r2, lr}
 8006f42:	9300      	str	r3, [sp, #0]
 8006f44:	0013      	movs	r3, r2
 8006f46:	000a      	movs	r2, r1
 8006f48:	0001      	movs	r1, r0
 8006f4a:	4802      	ldr	r0, [pc, #8]	; (8006f54 <vsniprintf+0x14>)
 8006f4c:	6800      	ldr	r0, [r0, #0]
 8006f4e:	f7ff ffcb 	bl	8006ee8 <_vsniprintf_r>
 8006f52:	bd0e      	pop	{r1, r2, r3, pc}
 8006f54:	20000038 	.word	0x20000038

08006f58 <__ssputs_r>:
 8006f58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006f5a:	688e      	ldr	r6, [r1, #8]
 8006f5c:	b085      	sub	sp, #20
 8006f5e:	0007      	movs	r7, r0
 8006f60:	000c      	movs	r4, r1
 8006f62:	9203      	str	r2, [sp, #12]
 8006f64:	9301      	str	r3, [sp, #4]
 8006f66:	429e      	cmp	r6, r3
 8006f68:	d83c      	bhi.n	8006fe4 <__ssputs_r+0x8c>
 8006f6a:	2390      	movs	r3, #144	; 0x90
 8006f6c:	898a      	ldrh	r2, [r1, #12]
 8006f6e:	00db      	lsls	r3, r3, #3
 8006f70:	421a      	tst	r2, r3
 8006f72:	d034      	beq.n	8006fde <__ssputs_r+0x86>
 8006f74:	2503      	movs	r5, #3
 8006f76:	6909      	ldr	r1, [r1, #16]
 8006f78:	6823      	ldr	r3, [r4, #0]
 8006f7a:	1a5b      	subs	r3, r3, r1
 8006f7c:	9302      	str	r3, [sp, #8]
 8006f7e:	6963      	ldr	r3, [r4, #20]
 8006f80:	9802      	ldr	r0, [sp, #8]
 8006f82:	435d      	muls	r5, r3
 8006f84:	0feb      	lsrs	r3, r5, #31
 8006f86:	195d      	adds	r5, r3, r5
 8006f88:	9b01      	ldr	r3, [sp, #4]
 8006f8a:	106d      	asrs	r5, r5, #1
 8006f8c:	3301      	adds	r3, #1
 8006f8e:	181b      	adds	r3, r3, r0
 8006f90:	42ab      	cmp	r3, r5
 8006f92:	d900      	bls.n	8006f96 <__ssputs_r+0x3e>
 8006f94:	001d      	movs	r5, r3
 8006f96:	0553      	lsls	r3, r2, #21
 8006f98:	d532      	bpl.n	8007000 <__ssputs_r+0xa8>
 8006f9a:	0029      	movs	r1, r5
 8006f9c:	0038      	movs	r0, r7
 8006f9e:	f000 fb19 	bl	80075d4 <_malloc_r>
 8006fa2:	1e06      	subs	r6, r0, #0
 8006fa4:	d109      	bne.n	8006fba <__ssputs_r+0x62>
 8006fa6:	230c      	movs	r3, #12
 8006fa8:	603b      	str	r3, [r7, #0]
 8006faa:	2340      	movs	r3, #64	; 0x40
 8006fac:	2001      	movs	r0, #1
 8006fae:	89a2      	ldrh	r2, [r4, #12]
 8006fb0:	4240      	negs	r0, r0
 8006fb2:	4313      	orrs	r3, r2
 8006fb4:	81a3      	strh	r3, [r4, #12]
 8006fb6:	b005      	add	sp, #20
 8006fb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006fba:	9a02      	ldr	r2, [sp, #8]
 8006fbc:	6921      	ldr	r1, [r4, #16]
 8006fbe:	f7ff ff71 	bl	8006ea4 <memcpy>
 8006fc2:	89a3      	ldrh	r3, [r4, #12]
 8006fc4:	4a14      	ldr	r2, [pc, #80]	; (8007018 <__ssputs_r+0xc0>)
 8006fc6:	401a      	ands	r2, r3
 8006fc8:	2380      	movs	r3, #128	; 0x80
 8006fca:	4313      	orrs	r3, r2
 8006fcc:	81a3      	strh	r3, [r4, #12]
 8006fce:	9b02      	ldr	r3, [sp, #8]
 8006fd0:	6126      	str	r6, [r4, #16]
 8006fd2:	18f6      	adds	r6, r6, r3
 8006fd4:	6026      	str	r6, [r4, #0]
 8006fd6:	6165      	str	r5, [r4, #20]
 8006fd8:	9e01      	ldr	r6, [sp, #4]
 8006fda:	1aed      	subs	r5, r5, r3
 8006fdc:	60a5      	str	r5, [r4, #8]
 8006fde:	9b01      	ldr	r3, [sp, #4]
 8006fe0:	429e      	cmp	r6, r3
 8006fe2:	d900      	bls.n	8006fe6 <__ssputs_r+0x8e>
 8006fe4:	9e01      	ldr	r6, [sp, #4]
 8006fe6:	0032      	movs	r2, r6
 8006fe8:	9903      	ldr	r1, [sp, #12]
 8006fea:	6820      	ldr	r0, [r4, #0]
 8006fec:	f000 fa95 	bl	800751a <memmove>
 8006ff0:	68a3      	ldr	r3, [r4, #8]
 8006ff2:	2000      	movs	r0, #0
 8006ff4:	1b9b      	subs	r3, r3, r6
 8006ff6:	60a3      	str	r3, [r4, #8]
 8006ff8:	6823      	ldr	r3, [r4, #0]
 8006ffa:	199e      	adds	r6, r3, r6
 8006ffc:	6026      	str	r6, [r4, #0]
 8006ffe:	e7da      	b.n	8006fb6 <__ssputs_r+0x5e>
 8007000:	002a      	movs	r2, r5
 8007002:	0038      	movs	r0, r7
 8007004:	f000 fb44 	bl	8007690 <_realloc_r>
 8007008:	1e06      	subs	r6, r0, #0
 800700a:	d1e0      	bne.n	8006fce <__ssputs_r+0x76>
 800700c:	6921      	ldr	r1, [r4, #16]
 800700e:	0038      	movs	r0, r7
 8007010:	f000 fa96 	bl	8007540 <_free_r>
 8007014:	e7c7      	b.n	8006fa6 <__ssputs_r+0x4e>
 8007016:	46c0      	nop			; (mov r8, r8)
 8007018:	fffffb7f 	.word	0xfffffb7f

0800701c <_svfiprintf_r>:
 800701c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800701e:	b0a1      	sub	sp, #132	; 0x84
 8007020:	9003      	str	r0, [sp, #12]
 8007022:	001d      	movs	r5, r3
 8007024:	898b      	ldrh	r3, [r1, #12]
 8007026:	000f      	movs	r7, r1
 8007028:	0016      	movs	r6, r2
 800702a:	061b      	lsls	r3, r3, #24
 800702c:	d511      	bpl.n	8007052 <_svfiprintf_r+0x36>
 800702e:	690b      	ldr	r3, [r1, #16]
 8007030:	2b00      	cmp	r3, #0
 8007032:	d10e      	bne.n	8007052 <_svfiprintf_r+0x36>
 8007034:	2140      	movs	r1, #64	; 0x40
 8007036:	f000 facd 	bl	80075d4 <_malloc_r>
 800703a:	6038      	str	r0, [r7, #0]
 800703c:	6138      	str	r0, [r7, #16]
 800703e:	2800      	cmp	r0, #0
 8007040:	d105      	bne.n	800704e <_svfiprintf_r+0x32>
 8007042:	230c      	movs	r3, #12
 8007044:	9a03      	ldr	r2, [sp, #12]
 8007046:	3801      	subs	r0, #1
 8007048:	6013      	str	r3, [r2, #0]
 800704a:	b021      	add	sp, #132	; 0x84
 800704c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800704e:	2340      	movs	r3, #64	; 0x40
 8007050:	617b      	str	r3, [r7, #20]
 8007052:	2300      	movs	r3, #0
 8007054:	ac08      	add	r4, sp, #32
 8007056:	6163      	str	r3, [r4, #20]
 8007058:	3320      	adds	r3, #32
 800705a:	7663      	strb	r3, [r4, #25]
 800705c:	3310      	adds	r3, #16
 800705e:	76a3      	strb	r3, [r4, #26]
 8007060:	9507      	str	r5, [sp, #28]
 8007062:	0035      	movs	r5, r6
 8007064:	782b      	ldrb	r3, [r5, #0]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d001      	beq.n	800706e <_svfiprintf_r+0x52>
 800706a:	2b25      	cmp	r3, #37	; 0x25
 800706c:	d146      	bne.n	80070fc <_svfiprintf_r+0xe0>
 800706e:	1bab      	subs	r3, r5, r6
 8007070:	9305      	str	r3, [sp, #20]
 8007072:	d00c      	beq.n	800708e <_svfiprintf_r+0x72>
 8007074:	0032      	movs	r2, r6
 8007076:	0039      	movs	r1, r7
 8007078:	9803      	ldr	r0, [sp, #12]
 800707a:	f7ff ff6d 	bl	8006f58 <__ssputs_r>
 800707e:	1c43      	adds	r3, r0, #1
 8007080:	d100      	bne.n	8007084 <_svfiprintf_r+0x68>
 8007082:	e0ae      	b.n	80071e2 <_svfiprintf_r+0x1c6>
 8007084:	6962      	ldr	r2, [r4, #20]
 8007086:	9b05      	ldr	r3, [sp, #20]
 8007088:	4694      	mov	ip, r2
 800708a:	4463      	add	r3, ip
 800708c:	6163      	str	r3, [r4, #20]
 800708e:	782b      	ldrb	r3, [r5, #0]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d100      	bne.n	8007096 <_svfiprintf_r+0x7a>
 8007094:	e0a5      	b.n	80071e2 <_svfiprintf_r+0x1c6>
 8007096:	2201      	movs	r2, #1
 8007098:	2300      	movs	r3, #0
 800709a:	4252      	negs	r2, r2
 800709c:	6062      	str	r2, [r4, #4]
 800709e:	a904      	add	r1, sp, #16
 80070a0:	3254      	adds	r2, #84	; 0x54
 80070a2:	1852      	adds	r2, r2, r1
 80070a4:	1c6e      	adds	r6, r5, #1
 80070a6:	6023      	str	r3, [r4, #0]
 80070a8:	60e3      	str	r3, [r4, #12]
 80070aa:	60a3      	str	r3, [r4, #8]
 80070ac:	7013      	strb	r3, [r2, #0]
 80070ae:	65a3      	str	r3, [r4, #88]	; 0x58
 80070b0:	7831      	ldrb	r1, [r6, #0]
 80070b2:	2205      	movs	r2, #5
 80070b4:	4853      	ldr	r0, [pc, #332]	; (8007204 <_svfiprintf_r+0x1e8>)
 80070b6:	f000 fa25 	bl	8007504 <memchr>
 80070ba:	1c75      	adds	r5, r6, #1
 80070bc:	2800      	cmp	r0, #0
 80070be:	d11f      	bne.n	8007100 <_svfiprintf_r+0xe4>
 80070c0:	6822      	ldr	r2, [r4, #0]
 80070c2:	06d3      	lsls	r3, r2, #27
 80070c4:	d504      	bpl.n	80070d0 <_svfiprintf_r+0xb4>
 80070c6:	2353      	movs	r3, #83	; 0x53
 80070c8:	a904      	add	r1, sp, #16
 80070ca:	185b      	adds	r3, r3, r1
 80070cc:	2120      	movs	r1, #32
 80070ce:	7019      	strb	r1, [r3, #0]
 80070d0:	0713      	lsls	r3, r2, #28
 80070d2:	d504      	bpl.n	80070de <_svfiprintf_r+0xc2>
 80070d4:	2353      	movs	r3, #83	; 0x53
 80070d6:	a904      	add	r1, sp, #16
 80070d8:	185b      	adds	r3, r3, r1
 80070da:	212b      	movs	r1, #43	; 0x2b
 80070dc:	7019      	strb	r1, [r3, #0]
 80070de:	7833      	ldrb	r3, [r6, #0]
 80070e0:	2b2a      	cmp	r3, #42	; 0x2a
 80070e2:	d016      	beq.n	8007112 <_svfiprintf_r+0xf6>
 80070e4:	0035      	movs	r5, r6
 80070e6:	2100      	movs	r1, #0
 80070e8:	200a      	movs	r0, #10
 80070ea:	68e3      	ldr	r3, [r4, #12]
 80070ec:	782a      	ldrb	r2, [r5, #0]
 80070ee:	1c6e      	adds	r6, r5, #1
 80070f0:	3a30      	subs	r2, #48	; 0x30
 80070f2:	2a09      	cmp	r2, #9
 80070f4:	d94e      	bls.n	8007194 <_svfiprintf_r+0x178>
 80070f6:	2900      	cmp	r1, #0
 80070f8:	d018      	beq.n	800712c <_svfiprintf_r+0x110>
 80070fa:	e010      	b.n	800711e <_svfiprintf_r+0x102>
 80070fc:	3501      	adds	r5, #1
 80070fe:	e7b1      	b.n	8007064 <_svfiprintf_r+0x48>
 8007100:	4b40      	ldr	r3, [pc, #256]	; (8007204 <_svfiprintf_r+0x1e8>)
 8007102:	6822      	ldr	r2, [r4, #0]
 8007104:	1ac0      	subs	r0, r0, r3
 8007106:	2301      	movs	r3, #1
 8007108:	4083      	lsls	r3, r0
 800710a:	4313      	orrs	r3, r2
 800710c:	6023      	str	r3, [r4, #0]
 800710e:	002e      	movs	r6, r5
 8007110:	e7ce      	b.n	80070b0 <_svfiprintf_r+0x94>
 8007112:	9b07      	ldr	r3, [sp, #28]
 8007114:	1d19      	adds	r1, r3, #4
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	9107      	str	r1, [sp, #28]
 800711a:	2b00      	cmp	r3, #0
 800711c:	db01      	blt.n	8007122 <_svfiprintf_r+0x106>
 800711e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007120:	e004      	b.n	800712c <_svfiprintf_r+0x110>
 8007122:	425b      	negs	r3, r3
 8007124:	60e3      	str	r3, [r4, #12]
 8007126:	2302      	movs	r3, #2
 8007128:	4313      	orrs	r3, r2
 800712a:	6023      	str	r3, [r4, #0]
 800712c:	782b      	ldrb	r3, [r5, #0]
 800712e:	2b2e      	cmp	r3, #46	; 0x2e
 8007130:	d10a      	bne.n	8007148 <_svfiprintf_r+0x12c>
 8007132:	786b      	ldrb	r3, [r5, #1]
 8007134:	2b2a      	cmp	r3, #42	; 0x2a
 8007136:	d135      	bne.n	80071a4 <_svfiprintf_r+0x188>
 8007138:	9b07      	ldr	r3, [sp, #28]
 800713a:	3502      	adds	r5, #2
 800713c:	1d1a      	adds	r2, r3, #4
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	9207      	str	r2, [sp, #28]
 8007142:	2b00      	cmp	r3, #0
 8007144:	db2b      	blt.n	800719e <_svfiprintf_r+0x182>
 8007146:	9309      	str	r3, [sp, #36]	; 0x24
 8007148:	4e2f      	ldr	r6, [pc, #188]	; (8007208 <_svfiprintf_r+0x1ec>)
 800714a:	7829      	ldrb	r1, [r5, #0]
 800714c:	2203      	movs	r2, #3
 800714e:	0030      	movs	r0, r6
 8007150:	f000 f9d8 	bl	8007504 <memchr>
 8007154:	2800      	cmp	r0, #0
 8007156:	d006      	beq.n	8007166 <_svfiprintf_r+0x14a>
 8007158:	2340      	movs	r3, #64	; 0x40
 800715a:	1b80      	subs	r0, r0, r6
 800715c:	4083      	lsls	r3, r0
 800715e:	6822      	ldr	r2, [r4, #0]
 8007160:	3501      	adds	r5, #1
 8007162:	4313      	orrs	r3, r2
 8007164:	6023      	str	r3, [r4, #0]
 8007166:	7829      	ldrb	r1, [r5, #0]
 8007168:	2206      	movs	r2, #6
 800716a:	4828      	ldr	r0, [pc, #160]	; (800720c <_svfiprintf_r+0x1f0>)
 800716c:	1c6e      	adds	r6, r5, #1
 800716e:	7621      	strb	r1, [r4, #24]
 8007170:	f000 f9c8 	bl	8007504 <memchr>
 8007174:	2800      	cmp	r0, #0
 8007176:	d03c      	beq.n	80071f2 <_svfiprintf_r+0x1d6>
 8007178:	4b25      	ldr	r3, [pc, #148]	; (8007210 <_svfiprintf_r+0x1f4>)
 800717a:	2b00      	cmp	r3, #0
 800717c:	d125      	bne.n	80071ca <_svfiprintf_r+0x1ae>
 800717e:	2207      	movs	r2, #7
 8007180:	9b07      	ldr	r3, [sp, #28]
 8007182:	3307      	adds	r3, #7
 8007184:	4393      	bics	r3, r2
 8007186:	3308      	adds	r3, #8
 8007188:	9307      	str	r3, [sp, #28]
 800718a:	6963      	ldr	r3, [r4, #20]
 800718c:	9a04      	ldr	r2, [sp, #16]
 800718e:	189b      	adds	r3, r3, r2
 8007190:	6163      	str	r3, [r4, #20]
 8007192:	e766      	b.n	8007062 <_svfiprintf_r+0x46>
 8007194:	4343      	muls	r3, r0
 8007196:	2101      	movs	r1, #1
 8007198:	189b      	adds	r3, r3, r2
 800719a:	0035      	movs	r5, r6
 800719c:	e7a6      	b.n	80070ec <_svfiprintf_r+0xd0>
 800719e:	2301      	movs	r3, #1
 80071a0:	425b      	negs	r3, r3
 80071a2:	e7d0      	b.n	8007146 <_svfiprintf_r+0x12a>
 80071a4:	2300      	movs	r3, #0
 80071a6:	200a      	movs	r0, #10
 80071a8:	001a      	movs	r2, r3
 80071aa:	3501      	adds	r5, #1
 80071ac:	6063      	str	r3, [r4, #4]
 80071ae:	7829      	ldrb	r1, [r5, #0]
 80071b0:	1c6e      	adds	r6, r5, #1
 80071b2:	3930      	subs	r1, #48	; 0x30
 80071b4:	2909      	cmp	r1, #9
 80071b6:	d903      	bls.n	80071c0 <_svfiprintf_r+0x1a4>
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d0c5      	beq.n	8007148 <_svfiprintf_r+0x12c>
 80071bc:	9209      	str	r2, [sp, #36]	; 0x24
 80071be:	e7c3      	b.n	8007148 <_svfiprintf_r+0x12c>
 80071c0:	4342      	muls	r2, r0
 80071c2:	2301      	movs	r3, #1
 80071c4:	1852      	adds	r2, r2, r1
 80071c6:	0035      	movs	r5, r6
 80071c8:	e7f1      	b.n	80071ae <_svfiprintf_r+0x192>
 80071ca:	ab07      	add	r3, sp, #28
 80071cc:	9300      	str	r3, [sp, #0]
 80071ce:	003a      	movs	r2, r7
 80071d0:	4b10      	ldr	r3, [pc, #64]	; (8007214 <_svfiprintf_r+0x1f8>)
 80071d2:	0021      	movs	r1, r4
 80071d4:	9803      	ldr	r0, [sp, #12]
 80071d6:	e000      	b.n	80071da <_svfiprintf_r+0x1be>
 80071d8:	bf00      	nop
 80071da:	9004      	str	r0, [sp, #16]
 80071dc:	9b04      	ldr	r3, [sp, #16]
 80071de:	3301      	adds	r3, #1
 80071e0:	d1d3      	bne.n	800718a <_svfiprintf_r+0x16e>
 80071e2:	89bb      	ldrh	r3, [r7, #12]
 80071e4:	980d      	ldr	r0, [sp, #52]	; 0x34
 80071e6:	065b      	lsls	r3, r3, #25
 80071e8:	d400      	bmi.n	80071ec <_svfiprintf_r+0x1d0>
 80071ea:	e72e      	b.n	800704a <_svfiprintf_r+0x2e>
 80071ec:	2001      	movs	r0, #1
 80071ee:	4240      	negs	r0, r0
 80071f0:	e72b      	b.n	800704a <_svfiprintf_r+0x2e>
 80071f2:	ab07      	add	r3, sp, #28
 80071f4:	9300      	str	r3, [sp, #0]
 80071f6:	003a      	movs	r2, r7
 80071f8:	4b06      	ldr	r3, [pc, #24]	; (8007214 <_svfiprintf_r+0x1f8>)
 80071fa:	0021      	movs	r1, r4
 80071fc:	9803      	ldr	r0, [sp, #12]
 80071fe:	f000 f879 	bl	80072f4 <_printf_i>
 8007202:	e7ea      	b.n	80071da <_svfiprintf_r+0x1be>
 8007204:	08007caf 	.word	0x08007caf
 8007208:	08007cb5 	.word	0x08007cb5
 800720c:	08007cb9 	.word	0x08007cb9
 8007210:	00000000 	.word	0x00000000
 8007214:	08006f59 	.word	0x08006f59

08007218 <_printf_common>:
 8007218:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800721a:	0015      	movs	r5, r2
 800721c:	9301      	str	r3, [sp, #4]
 800721e:	688a      	ldr	r2, [r1, #8]
 8007220:	690b      	ldr	r3, [r1, #16]
 8007222:	9000      	str	r0, [sp, #0]
 8007224:	000c      	movs	r4, r1
 8007226:	4293      	cmp	r3, r2
 8007228:	da00      	bge.n	800722c <_printf_common+0x14>
 800722a:	0013      	movs	r3, r2
 800722c:	0022      	movs	r2, r4
 800722e:	602b      	str	r3, [r5, #0]
 8007230:	3243      	adds	r2, #67	; 0x43
 8007232:	7812      	ldrb	r2, [r2, #0]
 8007234:	2a00      	cmp	r2, #0
 8007236:	d001      	beq.n	800723c <_printf_common+0x24>
 8007238:	3301      	adds	r3, #1
 800723a:	602b      	str	r3, [r5, #0]
 800723c:	6823      	ldr	r3, [r4, #0]
 800723e:	069b      	lsls	r3, r3, #26
 8007240:	d502      	bpl.n	8007248 <_printf_common+0x30>
 8007242:	682b      	ldr	r3, [r5, #0]
 8007244:	3302      	adds	r3, #2
 8007246:	602b      	str	r3, [r5, #0]
 8007248:	2706      	movs	r7, #6
 800724a:	6823      	ldr	r3, [r4, #0]
 800724c:	401f      	ands	r7, r3
 800724e:	d027      	beq.n	80072a0 <_printf_common+0x88>
 8007250:	0023      	movs	r3, r4
 8007252:	3343      	adds	r3, #67	; 0x43
 8007254:	781b      	ldrb	r3, [r3, #0]
 8007256:	1e5a      	subs	r2, r3, #1
 8007258:	4193      	sbcs	r3, r2
 800725a:	6822      	ldr	r2, [r4, #0]
 800725c:	0692      	lsls	r2, r2, #26
 800725e:	d430      	bmi.n	80072c2 <_printf_common+0xaa>
 8007260:	0022      	movs	r2, r4
 8007262:	9901      	ldr	r1, [sp, #4]
 8007264:	3243      	adds	r2, #67	; 0x43
 8007266:	9800      	ldr	r0, [sp, #0]
 8007268:	9e08      	ldr	r6, [sp, #32]
 800726a:	47b0      	blx	r6
 800726c:	1c43      	adds	r3, r0, #1
 800726e:	d025      	beq.n	80072bc <_printf_common+0xa4>
 8007270:	2306      	movs	r3, #6
 8007272:	6820      	ldr	r0, [r4, #0]
 8007274:	682a      	ldr	r2, [r5, #0]
 8007276:	68e1      	ldr	r1, [r4, #12]
 8007278:	4003      	ands	r3, r0
 800727a:	2500      	movs	r5, #0
 800727c:	2b04      	cmp	r3, #4
 800727e:	d103      	bne.n	8007288 <_printf_common+0x70>
 8007280:	1a8d      	subs	r5, r1, r2
 8007282:	43eb      	mvns	r3, r5
 8007284:	17db      	asrs	r3, r3, #31
 8007286:	401d      	ands	r5, r3
 8007288:	68a3      	ldr	r3, [r4, #8]
 800728a:	6922      	ldr	r2, [r4, #16]
 800728c:	4293      	cmp	r3, r2
 800728e:	dd01      	ble.n	8007294 <_printf_common+0x7c>
 8007290:	1a9b      	subs	r3, r3, r2
 8007292:	18ed      	adds	r5, r5, r3
 8007294:	2700      	movs	r7, #0
 8007296:	42bd      	cmp	r5, r7
 8007298:	d120      	bne.n	80072dc <_printf_common+0xc4>
 800729a:	2000      	movs	r0, #0
 800729c:	e010      	b.n	80072c0 <_printf_common+0xa8>
 800729e:	3701      	adds	r7, #1
 80072a0:	68e3      	ldr	r3, [r4, #12]
 80072a2:	682a      	ldr	r2, [r5, #0]
 80072a4:	1a9b      	subs	r3, r3, r2
 80072a6:	42bb      	cmp	r3, r7
 80072a8:	ddd2      	ble.n	8007250 <_printf_common+0x38>
 80072aa:	0022      	movs	r2, r4
 80072ac:	2301      	movs	r3, #1
 80072ae:	3219      	adds	r2, #25
 80072b0:	9901      	ldr	r1, [sp, #4]
 80072b2:	9800      	ldr	r0, [sp, #0]
 80072b4:	9e08      	ldr	r6, [sp, #32]
 80072b6:	47b0      	blx	r6
 80072b8:	1c43      	adds	r3, r0, #1
 80072ba:	d1f0      	bne.n	800729e <_printf_common+0x86>
 80072bc:	2001      	movs	r0, #1
 80072be:	4240      	negs	r0, r0
 80072c0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80072c2:	2030      	movs	r0, #48	; 0x30
 80072c4:	18e1      	adds	r1, r4, r3
 80072c6:	3143      	adds	r1, #67	; 0x43
 80072c8:	7008      	strb	r0, [r1, #0]
 80072ca:	0021      	movs	r1, r4
 80072cc:	1c5a      	adds	r2, r3, #1
 80072ce:	3145      	adds	r1, #69	; 0x45
 80072d0:	7809      	ldrb	r1, [r1, #0]
 80072d2:	18a2      	adds	r2, r4, r2
 80072d4:	3243      	adds	r2, #67	; 0x43
 80072d6:	3302      	adds	r3, #2
 80072d8:	7011      	strb	r1, [r2, #0]
 80072da:	e7c1      	b.n	8007260 <_printf_common+0x48>
 80072dc:	0022      	movs	r2, r4
 80072de:	2301      	movs	r3, #1
 80072e0:	321a      	adds	r2, #26
 80072e2:	9901      	ldr	r1, [sp, #4]
 80072e4:	9800      	ldr	r0, [sp, #0]
 80072e6:	9e08      	ldr	r6, [sp, #32]
 80072e8:	47b0      	blx	r6
 80072ea:	1c43      	adds	r3, r0, #1
 80072ec:	d0e6      	beq.n	80072bc <_printf_common+0xa4>
 80072ee:	3701      	adds	r7, #1
 80072f0:	e7d1      	b.n	8007296 <_printf_common+0x7e>
	...

080072f4 <_printf_i>:
 80072f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80072f6:	b089      	sub	sp, #36	; 0x24
 80072f8:	9204      	str	r2, [sp, #16]
 80072fa:	000a      	movs	r2, r1
 80072fc:	3243      	adds	r2, #67	; 0x43
 80072fe:	9305      	str	r3, [sp, #20]
 8007300:	9003      	str	r0, [sp, #12]
 8007302:	9202      	str	r2, [sp, #8]
 8007304:	7e0a      	ldrb	r2, [r1, #24]
 8007306:	000c      	movs	r4, r1
 8007308:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800730a:	2a6e      	cmp	r2, #110	; 0x6e
 800730c:	d100      	bne.n	8007310 <_printf_i+0x1c>
 800730e:	e086      	b.n	800741e <_printf_i+0x12a>
 8007310:	d81f      	bhi.n	8007352 <_printf_i+0x5e>
 8007312:	2a63      	cmp	r2, #99	; 0x63
 8007314:	d033      	beq.n	800737e <_printf_i+0x8a>
 8007316:	d808      	bhi.n	800732a <_printf_i+0x36>
 8007318:	2a00      	cmp	r2, #0
 800731a:	d100      	bne.n	800731e <_printf_i+0x2a>
 800731c:	e08c      	b.n	8007438 <_printf_i+0x144>
 800731e:	2a58      	cmp	r2, #88	; 0x58
 8007320:	d04d      	beq.n	80073be <_printf_i+0xca>
 8007322:	0025      	movs	r5, r4
 8007324:	3542      	adds	r5, #66	; 0x42
 8007326:	702a      	strb	r2, [r5, #0]
 8007328:	e030      	b.n	800738c <_printf_i+0x98>
 800732a:	2a64      	cmp	r2, #100	; 0x64
 800732c:	d001      	beq.n	8007332 <_printf_i+0x3e>
 800732e:	2a69      	cmp	r2, #105	; 0x69
 8007330:	d1f7      	bne.n	8007322 <_printf_i+0x2e>
 8007332:	6819      	ldr	r1, [r3, #0]
 8007334:	6825      	ldr	r5, [r4, #0]
 8007336:	1d0a      	adds	r2, r1, #4
 8007338:	0628      	lsls	r0, r5, #24
 800733a:	d529      	bpl.n	8007390 <_printf_i+0x9c>
 800733c:	6808      	ldr	r0, [r1, #0]
 800733e:	601a      	str	r2, [r3, #0]
 8007340:	2800      	cmp	r0, #0
 8007342:	da03      	bge.n	800734c <_printf_i+0x58>
 8007344:	232d      	movs	r3, #45	; 0x2d
 8007346:	9a02      	ldr	r2, [sp, #8]
 8007348:	4240      	negs	r0, r0
 800734a:	7013      	strb	r3, [r2, #0]
 800734c:	4e6b      	ldr	r6, [pc, #428]	; (80074fc <_printf_i+0x208>)
 800734e:	270a      	movs	r7, #10
 8007350:	e04f      	b.n	80073f2 <_printf_i+0xfe>
 8007352:	2a73      	cmp	r2, #115	; 0x73
 8007354:	d074      	beq.n	8007440 <_printf_i+0x14c>
 8007356:	d808      	bhi.n	800736a <_printf_i+0x76>
 8007358:	2a6f      	cmp	r2, #111	; 0x6f
 800735a:	d01f      	beq.n	800739c <_printf_i+0xa8>
 800735c:	2a70      	cmp	r2, #112	; 0x70
 800735e:	d1e0      	bne.n	8007322 <_printf_i+0x2e>
 8007360:	2220      	movs	r2, #32
 8007362:	6809      	ldr	r1, [r1, #0]
 8007364:	430a      	orrs	r2, r1
 8007366:	6022      	str	r2, [r4, #0]
 8007368:	e003      	b.n	8007372 <_printf_i+0x7e>
 800736a:	2a75      	cmp	r2, #117	; 0x75
 800736c:	d016      	beq.n	800739c <_printf_i+0xa8>
 800736e:	2a78      	cmp	r2, #120	; 0x78
 8007370:	d1d7      	bne.n	8007322 <_printf_i+0x2e>
 8007372:	0022      	movs	r2, r4
 8007374:	2178      	movs	r1, #120	; 0x78
 8007376:	3245      	adds	r2, #69	; 0x45
 8007378:	7011      	strb	r1, [r2, #0]
 800737a:	4e61      	ldr	r6, [pc, #388]	; (8007500 <_printf_i+0x20c>)
 800737c:	e022      	b.n	80073c4 <_printf_i+0xd0>
 800737e:	0025      	movs	r5, r4
 8007380:	681a      	ldr	r2, [r3, #0]
 8007382:	3542      	adds	r5, #66	; 0x42
 8007384:	1d11      	adds	r1, r2, #4
 8007386:	6019      	str	r1, [r3, #0]
 8007388:	6813      	ldr	r3, [r2, #0]
 800738a:	702b      	strb	r3, [r5, #0]
 800738c:	2301      	movs	r3, #1
 800738e:	e065      	b.n	800745c <_printf_i+0x168>
 8007390:	6808      	ldr	r0, [r1, #0]
 8007392:	601a      	str	r2, [r3, #0]
 8007394:	0669      	lsls	r1, r5, #25
 8007396:	d5d3      	bpl.n	8007340 <_printf_i+0x4c>
 8007398:	b200      	sxth	r0, r0
 800739a:	e7d1      	b.n	8007340 <_printf_i+0x4c>
 800739c:	6819      	ldr	r1, [r3, #0]
 800739e:	6825      	ldr	r5, [r4, #0]
 80073a0:	1d08      	adds	r0, r1, #4
 80073a2:	6018      	str	r0, [r3, #0]
 80073a4:	6808      	ldr	r0, [r1, #0]
 80073a6:	062e      	lsls	r6, r5, #24
 80073a8:	d505      	bpl.n	80073b6 <_printf_i+0xc2>
 80073aa:	4e54      	ldr	r6, [pc, #336]	; (80074fc <_printf_i+0x208>)
 80073ac:	2708      	movs	r7, #8
 80073ae:	2a6f      	cmp	r2, #111	; 0x6f
 80073b0:	d01b      	beq.n	80073ea <_printf_i+0xf6>
 80073b2:	270a      	movs	r7, #10
 80073b4:	e019      	b.n	80073ea <_printf_i+0xf6>
 80073b6:	066d      	lsls	r5, r5, #25
 80073b8:	d5f7      	bpl.n	80073aa <_printf_i+0xb6>
 80073ba:	b280      	uxth	r0, r0
 80073bc:	e7f5      	b.n	80073aa <_printf_i+0xb6>
 80073be:	3145      	adds	r1, #69	; 0x45
 80073c0:	4e4e      	ldr	r6, [pc, #312]	; (80074fc <_printf_i+0x208>)
 80073c2:	700a      	strb	r2, [r1, #0]
 80073c4:	6818      	ldr	r0, [r3, #0]
 80073c6:	6822      	ldr	r2, [r4, #0]
 80073c8:	1d01      	adds	r1, r0, #4
 80073ca:	6800      	ldr	r0, [r0, #0]
 80073cc:	6019      	str	r1, [r3, #0]
 80073ce:	0615      	lsls	r5, r2, #24
 80073d0:	d521      	bpl.n	8007416 <_printf_i+0x122>
 80073d2:	07d3      	lsls	r3, r2, #31
 80073d4:	d502      	bpl.n	80073dc <_printf_i+0xe8>
 80073d6:	2320      	movs	r3, #32
 80073d8:	431a      	orrs	r2, r3
 80073da:	6022      	str	r2, [r4, #0]
 80073dc:	2710      	movs	r7, #16
 80073de:	2800      	cmp	r0, #0
 80073e0:	d103      	bne.n	80073ea <_printf_i+0xf6>
 80073e2:	2320      	movs	r3, #32
 80073e4:	6822      	ldr	r2, [r4, #0]
 80073e6:	439a      	bics	r2, r3
 80073e8:	6022      	str	r2, [r4, #0]
 80073ea:	0023      	movs	r3, r4
 80073ec:	2200      	movs	r2, #0
 80073ee:	3343      	adds	r3, #67	; 0x43
 80073f0:	701a      	strb	r2, [r3, #0]
 80073f2:	6863      	ldr	r3, [r4, #4]
 80073f4:	60a3      	str	r3, [r4, #8]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	db58      	blt.n	80074ac <_printf_i+0x1b8>
 80073fa:	2204      	movs	r2, #4
 80073fc:	6821      	ldr	r1, [r4, #0]
 80073fe:	4391      	bics	r1, r2
 8007400:	6021      	str	r1, [r4, #0]
 8007402:	2800      	cmp	r0, #0
 8007404:	d154      	bne.n	80074b0 <_printf_i+0x1bc>
 8007406:	9d02      	ldr	r5, [sp, #8]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d05a      	beq.n	80074c2 <_printf_i+0x1ce>
 800740c:	0025      	movs	r5, r4
 800740e:	7833      	ldrb	r3, [r6, #0]
 8007410:	3542      	adds	r5, #66	; 0x42
 8007412:	702b      	strb	r3, [r5, #0]
 8007414:	e055      	b.n	80074c2 <_printf_i+0x1ce>
 8007416:	0655      	lsls	r5, r2, #25
 8007418:	d5db      	bpl.n	80073d2 <_printf_i+0xde>
 800741a:	b280      	uxth	r0, r0
 800741c:	e7d9      	b.n	80073d2 <_printf_i+0xde>
 800741e:	681a      	ldr	r2, [r3, #0]
 8007420:	680d      	ldr	r5, [r1, #0]
 8007422:	1d10      	adds	r0, r2, #4
 8007424:	6949      	ldr	r1, [r1, #20]
 8007426:	6018      	str	r0, [r3, #0]
 8007428:	6813      	ldr	r3, [r2, #0]
 800742a:	062e      	lsls	r6, r5, #24
 800742c:	d501      	bpl.n	8007432 <_printf_i+0x13e>
 800742e:	6019      	str	r1, [r3, #0]
 8007430:	e002      	b.n	8007438 <_printf_i+0x144>
 8007432:	066d      	lsls	r5, r5, #25
 8007434:	d5fb      	bpl.n	800742e <_printf_i+0x13a>
 8007436:	8019      	strh	r1, [r3, #0]
 8007438:	2300      	movs	r3, #0
 800743a:	9d02      	ldr	r5, [sp, #8]
 800743c:	6123      	str	r3, [r4, #16]
 800743e:	e04f      	b.n	80074e0 <_printf_i+0x1ec>
 8007440:	681a      	ldr	r2, [r3, #0]
 8007442:	1d11      	adds	r1, r2, #4
 8007444:	6019      	str	r1, [r3, #0]
 8007446:	6815      	ldr	r5, [r2, #0]
 8007448:	2100      	movs	r1, #0
 800744a:	6862      	ldr	r2, [r4, #4]
 800744c:	0028      	movs	r0, r5
 800744e:	f000 f859 	bl	8007504 <memchr>
 8007452:	2800      	cmp	r0, #0
 8007454:	d001      	beq.n	800745a <_printf_i+0x166>
 8007456:	1b40      	subs	r0, r0, r5
 8007458:	6060      	str	r0, [r4, #4]
 800745a:	6863      	ldr	r3, [r4, #4]
 800745c:	6123      	str	r3, [r4, #16]
 800745e:	2300      	movs	r3, #0
 8007460:	9a02      	ldr	r2, [sp, #8]
 8007462:	7013      	strb	r3, [r2, #0]
 8007464:	e03c      	b.n	80074e0 <_printf_i+0x1ec>
 8007466:	6923      	ldr	r3, [r4, #16]
 8007468:	002a      	movs	r2, r5
 800746a:	9904      	ldr	r1, [sp, #16]
 800746c:	9803      	ldr	r0, [sp, #12]
 800746e:	9d05      	ldr	r5, [sp, #20]
 8007470:	47a8      	blx	r5
 8007472:	1c43      	adds	r3, r0, #1
 8007474:	d03e      	beq.n	80074f4 <_printf_i+0x200>
 8007476:	6823      	ldr	r3, [r4, #0]
 8007478:	079b      	lsls	r3, r3, #30
 800747a:	d415      	bmi.n	80074a8 <_printf_i+0x1b4>
 800747c:	9b07      	ldr	r3, [sp, #28]
 800747e:	68e0      	ldr	r0, [r4, #12]
 8007480:	4298      	cmp	r0, r3
 8007482:	da39      	bge.n	80074f8 <_printf_i+0x204>
 8007484:	0018      	movs	r0, r3
 8007486:	e037      	b.n	80074f8 <_printf_i+0x204>
 8007488:	0022      	movs	r2, r4
 800748a:	2301      	movs	r3, #1
 800748c:	3219      	adds	r2, #25
 800748e:	9904      	ldr	r1, [sp, #16]
 8007490:	9803      	ldr	r0, [sp, #12]
 8007492:	9e05      	ldr	r6, [sp, #20]
 8007494:	47b0      	blx	r6
 8007496:	1c43      	adds	r3, r0, #1
 8007498:	d02c      	beq.n	80074f4 <_printf_i+0x200>
 800749a:	3501      	adds	r5, #1
 800749c:	68e3      	ldr	r3, [r4, #12]
 800749e:	9a07      	ldr	r2, [sp, #28]
 80074a0:	1a9b      	subs	r3, r3, r2
 80074a2:	42ab      	cmp	r3, r5
 80074a4:	dcf0      	bgt.n	8007488 <_printf_i+0x194>
 80074a6:	e7e9      	b.n	800747c <_printf_i+0x188>
 80074a8:	2500      	movs	r5, #0
 80074aa:	e7f7      	b.n	800749c <_printf_i+0x1a8>
 80074ac:	2800      	cmp	r0, #0
 80074ae:	d0ad      	beq.n	800740c <_printf_i+0x118>
 80074b0:	9d02      	ldr	r5, [sp, #8]
 80074b2:	0039      	movs	r1, r7
 80074b4:	f7f8 feb8 	bl	8000228 <__aeabi_uidivmod>
 80074b8:	5c73      	ldrb	r3, [r6, r1]
 80074ba:	3d01      	subs	r5, #1
 80074bc:	702b      	strb	r3, [r5, #0]
 80074be:	2800      	cmp	r0, #0
 80074c0:	d1f7      	bne.n	80074b2 <_printf_i+0x1be>
 80074c2:	2f08      	cmp	r7, #8
 80074c4:	d109      	bne.n	80074da <_printf_i+0x1e6>
 80074c6:	6823      	ldr	r3, [r4, #0]
 80074c8:	07db      	lsls	r3, r3, #31
 80074ca:	d506      	bpl.n	80074da <_printf_i+0x1e6>
 80074cc:	6863      	ldr	r3, [r4, #4]
 80074ce:	6922      	ldr	r2, [r4, #16]
 80074d0:	4293      	cmp	r3, r2
 80074d2:	dc02      	bgt.n	80074da <_printf_i+0x1e6>
 80074d4:	2330      	movs	r3, #48	; 0x30
 80074d6:	3d01      	subs	r5, #1
 80074d8:	702b      	strb	r3, [r5, #0]
 80074da:	9b02      	ldr	r3, [sp, #8]
 80074dc:	1b5b      	subs	r3, r3, r5
 80074de:	6123      	str	r3, [r4, #16]
 80074e0:	9b05      	ldr	r3, [sp, #20]
 80074e2:	aa07      	add	r2, sp, #28
 80074e4:	9300      	str	r3, [sp, #0]
 80074e6:	0021      	movs	r1, r4
 80074e8:	9b04      	ldr	r3, [sp, #16]
 80074ea:	9803      	ldr	r0, [sp, #12]
 80074ec:	f7ff fe94 	bl	8007218 <_printf_common>
 80074f0:	1c43      	adds	r3, r0, #1
 80074f2:	d1b8      	bne.n	8007466 <_printf_i+0x172>
 80074f4:	2001      	movs	r0, #1
 80074f6:	4240      	negs	r0, r0
 80074f8:	b009      	add	sp, #36	; 0x24
 80074fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80074fc:	08007cc0 	.word	0x08007cc0
 8007500:	08007cd1 	.word	0x08007cd1

08007504 <memchr>:
 8007504:	b2c9      	uxtb	r1, r1
 8007506:	1882      	adds	r2, r0, r2
 8007508:	4290      	cmp	r0, r2
 800750a:	d101      	bne.n	8007510 <memchr+0xc>
 800750c:	2000      	movs	r0, #0
 800750e:	4770      	bx	lr
 8007510:	7803      	ldrb	r3, [r0, #0]
 8007512:	428b      	cmp	r3, r1
 8007514:	d0fb      	beq.n	800750e <memchr+0xa>
 8007516:	3001      	adds	r0, #1
 8007518:	e7f6      	b.n	8007508 <memchr+0x4>

0800751a <memmove>:
 800751a:	b510      	push	{r4, lr}
 800751c:	4288      	cmp	r0, r1
 800751e:	d902      	bls.n	8007526 <memmove+0xc>
 8007520:	188b      	adds	r3, r1, r2
 8007522:	4298      	cmp	r0, r3
 8007524:	d303      	bcc.n	800752e <memmove+0x14>
 8007526:	2300      	movs	r3, #0
 8007528:	e007      	b.n	800753a <memmove+0x20>
 800752a:	5c8b      	ldrb	r3, [r1, r2]
 800752c:	5483      	strb	r3, [r0, r2]
 800752e:	3a01      	subs	r2, #1
 8007530:	d2fb      	bcs.n	800752a <memmove+0x10>
 8007532:	bd10      	pop	{r4, pc}
 8007534:	5ccc      	ldrb	r4, [r1, r3]
 8007536:	54c4      	strb	r4, [r0, r3]
 8007538:	3301      	adds	r3, #1
 800753a:	429a      	cmp	r2, r3
 800753c:	d1fa      	bne.n	8007534 <memmove+0x1a>
 800753e:	e7f8      	b.n	8007532 <memmove+0x18>

08007540 <_free_r>:
 8007540:	b570      	push	{r4, r5, r6, lr}
 8007542:	0005      	movs	r5, r0
 8007544:	2900      	cmp	r1, #0
 8007546:	d010      	beq.n	800756a <_free_r+0x2a>
 8007548:	1f0c      	subs	r4, r1, #4
 800754a:	6823      	ldr	r3, [r4, #0]
 800754c:	2b00      	cmp	r3, #0
 800754e:	da00      	bge.n	8007552 <_free_r+0x12>
 8007550:	18e4      	adds	r4, r4, r3
 8007552:	0028      	movs	r0, r5
 8007554:	f000 f8d4 	bl	8007700 <__malloc_lock>
 8007558:	4a1d      	ldr	r2, [pc, #116]	; (80075d0 <_free_r+0x90>)
 800755a:	6813      	ldr	r3, [r2, #0]
 800755c:	2b00      	cmp	r3, #0
 800755e:	d105      	bne.n	800756c <_free_r+0x2c>
 8007560:	6063      	str	r3, [r4, #4]
 8007562:	6014      	str	r4, [r2, #0]
 8007564:	0028      	movs	r0, r5
 8007566:	f000 f8cc 	bl	8007702 <__malloc_unlock>
 800756a:	bd70      	pop	{r4, r5, r6, pc}
 800756c:	42a3      	cmp	r3, r4
 800756e:	d909      	bls.n	8007584 <_free_r+0x44>
 8007570:	6821      	ldr	r1, [r4, #0]
 8007572:	1860      	adds	r0, r4, r1
 8007574:	4283      	cmp	r3, r0
 8007576:	d1f3      	bne.n	8007560 <_free_r+0x20>
 8007578:	6818      	ldr	r0, [r3, #0]
 800757a:	685b      	ldr	r3, [r3, #4]
 800757c:	1841      	adds	r1, r0, r1
 800757e:	6021      	str	r1, [r4, #0]
 8007580:	e7ee      	b.n	8007560 <_free_r+0x20>
 8007582:	0013      	movs	r3, r2
 8007584:	685a      	ldr	r2, [r3, #4]
 8007586:	2a00      	cmp	r2, #0
 8007588:	d001      	beq.n	800758e <_free_r+0x4e>
 800758a:	42a2      	cmp	r2, r4
 800758c:	d9f9      	bls.n	8007582 <_free_r+0x42>
 800758e:	6819      	ldr	r1, [r3, #0]
 8007590:	1858      	adds	r0, r3, r1
 8007592:	42a0      	cmp	r0, r4
 8007594:	d10b      	bne.n	80075ae <_free_r+0x6e>
 8007596:	6820      	ldr	r0, [r4, #0]
 8007598:	1809      	adds	r1, r1, r0
 800759a:	1858      	adds	r0, r3, r1
 800759c:	6019      	str	r1, [r3, #0]
 800759e:	4282      	cmp	r2, r0
 80075a0:	d1e0      	bne.n	8007564 <_free_r+0x24>
 80075a2:	6810      	ldr	r0, [r2, #0]
 80075a4:	6852      	ldr	r2, [r2, #4]
 80075a6:	1841      	adds	r1, r0, r1
 80075a8:	6019      	str	r1, [r3, #0]
 80075aa:	605a      	str	r2, [r3, #4]
 80075ac:	e7da      	b.n	8007564 <_free_r+0x24>
 80075ae:	42a0      	cmp	r0, r4
 80075b0:	d902      	bls.n	80075b8 <_free_r+0x78>
 80075b2:	230c      	movs	r3, #12
 80075b4:	602b      	str	r3, [r5, #0]
 80075b6:	e7d5      	b.n	8007564 <_free_r+0x24>
 80075b8:	6821      	ldr	r1, [r4, #0]
 80075ba:	1860      	adds	r0, r4, r1
 80075bc:	4282      	cmp	r2, r0
 80075be:	d103      	bne.n	80075c8 <_free_r+0x88>
 80075c0:	6810      	ldr	r0, [r2, #0]
 80075c2:	6852      	ldr	r2, [r2, #4]
 80075c4:	1841      	adds	r1, r0, r1
 80075c6:	6021      	str	r1, [r4, #0]
 80075c8:	6062      	str	r2, [r4, #4]
 80075ca:	605c      	str	r4, [r3, #4]
 80075cc:	e7ca      	b.n	8007564 <_free_r+0x24>
 80075ce:	46c0      	nop			; (mov r8, r8)
 80075d0:	2000054c 	.word	0x2000054c

080075d4 <_malloc_r>:
 80075d4:	2303      	movs	r3, #3
 80075d6:	b570      	push	{r4, r5, r6, lr}
 80075d8:	1ccd      	adds	r5, r1, #3
 80075da:	439d      	bics	r5, r3
 80075dc:	3508      	adds	r5, #8
 80075de:	0006      	movs	r6, r0
 80075e0:	2d0c      	cmp	r5, #12
 80075e2:	d21e      	bcs.n	8007622 <_malloc_r+0x4e>
 80075e4:	250c      	movs	r5, #12
 80075e6:	42a9      	cmp	r1, r5
 80075e8:	d81d      	bhi.n	8007626 <_malloc_r+0x52>
 80075ea:	0030      	movs	r0, r6
 80075ec:	f000 f888 	bl	8007700 <__malloc_lock>
 80075f0:	4a25      	ldr	r2, [pc, #148]	; (8007688 <_malloc_r+0xb4>)
 80075f2:	6814      	ldr	r4, [r2, #0]
 80075f4:	0021      	movs	r1, r4
 80075f6:	2900      	cmp	r1, #0
 80075f8:	d119      	bne.n	800762e <_malloc_r+0x5a>
 80075fa:	4c24      	ldr	r4, [pc, #144]	; (800768c <_malloc_r+0xb8>)
 80075fc:	6823      	ldr	r3, [r4, #0]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d103      	bne.n	800760a <_malloc_r+0x36>
 8007602:	0030      	movs	r0, r6
 8007604:	f000 f86a 	bl	80076dc <_sbrk_r>
 8007608:	6020      	str	r0, [r4, #0]
 800760a:	0029      	movs	r1, r5
 800760c:	0030      	movs	r0, r6
 800760e:	f000 f865 	bl	80076dc <_sbrk_r>
 8007612:	1c43      	adds	r3, r0, #1
 8007614:	d12b      	bne.n	800766e <_malloc_r+0x9a>
 8007616:	230c      	movs	r3, #12
 8007618:	0030      	movs	r0, r6
 800761a:	6033      	str	r3, [r6, #0]
 800761c:	f000 f871 	bl	8007702 <__malloc_unlock>
 8007620:	e003      	b.n	800762a <_malloc_r+0x56>
 8007622:	2d00      	cmp	r5, #0
 8007624:	dadf      	bge.n	80075e6 <_malloc_r+0x12>
 8007626:	230c      	movs	r3, #12
 8007628:	6033      	str	r3, [r6, #0]
 800762a:	2000      	movs	r0, #0
 800762c:	bd70      	pop	{r4, r5, r6, pc}
 800762e:	680b      	ldr	r3, [r1, #0]
 8007630:	1b5b      	subs	r3, r3, r5
 8007632:	d419      	bmi.n	8007668 <_malloc_r+0x94>
 8007634:	2b0b      	cmp	r3, #11
 8007636:	d903      	bls.n	8007640 <_malloc_r+0x6c>
 8007638:	600b      	str	r3, [r1, #0]
 800763a:	18cc      	adds	r4, r1, r3
 800763c:	6025      	str	r5, [r4, #0]
 800763e:	e003      	b.n	8007648 <_malloc_r+0x74>
 8007640:	684b      	ldr	r3, [r1, #4]
 8007642:	428c      	cmp	r4, r1
 8007644:	d10d      	bne.n	8007662 <_malloc_r+0x8e>
 8007646:	6013      	str	r3, [r2, #0]
 8007648:	0030      	movs	r0, r6
 800764a:	f000 f85a 	bl	8007702 <__malloc_unlock>
 800764e:	0020      	movs	r0, r4
 8007650:	2207      	movs	r2, #7
 8007652:	300b      	adds	r0, #11
 8007654:	1d23      	adds	r3, r4, #4
 8007656:	4390      	bics	r0, r2
 8007658:	1ac3      	subs	r3, r0, r3
 800765a:	d0e7      	beq.n	800762c <_malloc_r+0x58>
 800765c:	425a      	negs	r2, r3
 800765e:	50e2      	str	r2, [r4, r3]
 8007660:	e7e4      	b.n	800762c <_malloc_r+0x58>
 8007662:	6063      	str	r3, [r4, #4]
 8007664:	000c      	movs	r4, r1
 8007666:	e7ef      	b.n	8007648 <_malloc_r+0x74>
 8007668:	000c      	movs	r4, r1
 800766a:	6849      	ldr	r1, [r1, #4]
 800766c:	e7c3      	b.n	80075f6 <_malloc_r+0x22>
 800766e:	2303      	movs	r3, #3
 8007670:	1cc4      	adds	r4, r0, #3
 8007672:	439c      	bics	r4, r3
 8007674:	42a0      	cmp	r0, r4
 8007676:	d0e1      	beq.n	800763c <_malloc_r+0x68>
 8007678:	1a21      	subs	r1, r4, r0
 800767a:	0030      	movs	r0, r6
 800767c:	f000 f82e 	bl	80076dc <_sbrk_r>
 8007680:	1c43      	adds	r3, r0, #1
 8007682:	d1db      	bne.n	800763c <_malloc_r+0x68>
 8007684:	e7c7      	b.n	8007616 <_malloc_r+0x42>
 8007686:	46c0      	nop			; (mov r8, r8)
 8007688:	2000054c 	.word	0x2000054c
 800768c:	20000550 	.word	0x20000550

08007690 <_realloc_r>:
 8007690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007692:	0007      	movs	r7, r0
 8007694:	000d      	movs	r5, r1
 8007696:	0016      	movs	r6, r2
 8007698:	2900      	cmp	r1, #0
 800769a:	d105      	bne.n	80076a8 <_realloc_r+0x18>
 800769c:	0011      	movs	r1, r2
 800769e:	f7ff ff99 	bl	80075d4 <_malloc_r>
 80076a2:	0004      	movs	r4, r0
 80076a4:	0020      	movs	r0, r4
 80076a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80076a8:	2a00      	cmp	r2, #0
 80076aa:	d103      	bne.n	80076b4 <_realloc_r+0x24>
 80076ac:	f7ff ff48 	bl	8007540 <_free_r>
 80076b0:	0034      	movs	r4, r6
 80076b2:	e7f7      	b.n	80076a4 <_realloc_r+0x14>
 80076b4:	f000 f826 	bl	8007704 <_malloc_usable_size_r>
 80076b8:	002c      	movs	r4, r5
 80076ba:	42b0      	cmp	r0, r6
 80076bc:	d2f2      	bcs.n	80076a4 <_realloc_r+0x14>
 80076be:	0031      	movs	r1, r6
 80076c0:	0038      	movs	r0, r7
 80076c2:	f7ff ff87 	bl	80075d4 <_malloc_r>
 80076c6:	1e04      	subs	r4, r0, #0
 80076c8:	d0ec      	beq.n	80076a4 <_realloc_r+0x14>
 80076ca:	0029      	movs	r1, r5
 80076cc:	0032      	movs	r2, r6
 80076ce:	f7ff fbe9 	bl	8006ea4 <memcpy>
 80076d2:	0029      	movs	r1, r5
 80076d4:	0038      	movs	r0, r7
 80076d6:	f7ff ff33 	bl	8007540 <_free_r>
 80076da:	e7e3      	b.n	80076a4 <_realloc_r+0x14>

080076dc <_sbrk_r>:
 80076dc:	2300      	movs	r3, #0
 80076de:	b570      	push	{r4, r5, r6, lr}
 80076e0:	4c06      	ldr	r4, [pc, #24]	; (80076fc <_sbrk_r+0x20>)
 80076e2:	0005      	movs	r5, r0
 80076e4:	0008      	movs	r0, r1
 80076e6:	6023      	str	r3, [r4, #0]
 80076e8:	f000 f962 	bl	80079b0 <_sbrk>
 80076ec:	1c43      	adds	r3, r0, #1
 80076ee:	d103      	bne.n	80076f8 <_sbrk_r+0x1c>
 80076f0:	6823      	ldr	r3, [r4, #0]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d000      	beq.n	80076f8 <_sbrk_r+0x1c>
 80076f6:	602b      	str	r3, [r5, #0]
 80076f8:	bd70      	pop	{r4, r5, r6, pc}
 80076fa:	46c0      	nop			; (mov r8, r8)
 80076fc:	2000064c 	.word	0x2000064c

08007700 <__malloc_lock>:
 8007700:	4770      	bx	lr

08007702 <__malloc_unlock>:
 8007702:	4770      	bx	lr

08007704 <_malloc_usable_size_r>:
 8007704:	1f0b      	subs	r3, r1, #4
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	1f18      	subs	r0, r3, #4
 800770a:	2b00      	cmp	r3, #0
 800770c:	da01      	bge.n	8007712 <_malloc_usable_size_r+0xe>
 800770e:	580b      	ldr	r3, [r1, r0]
 8007710:	18c0      	adds	r0, r0, r3
 8007712:	4770      	bx	lr

08007714 <ceil>:
 8007714:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007716:	004b      	lsls	r3, r1, #1
 8007718:	4a39      	ldr	r2, [pc, #228]	; (8007800 <ceil+0xec>)
 800771a:	0d5b      	lsrs	r3, r3, #21
 800771c:	b085      	sub	sp, #20
 800771e:	189e      	adds	r6, r3, r2
 8007720:	000c      	movs	r4, r1
 8007722:	0005      	movs	r5, r0
 8007724:	9003      	str	r0, [sp, #12]
 8007726:	2e13      	cmp	r6, #19
 8007728:	dc32      	bgt.n	8007790 <ceil+0x7c>
 800772a:	2e00      	cmp	r6, #0
 800772c:	da13      	bge.n	8007756 <ceil+0x42>
 800772e:	4a35      	ldr	r2, [pc, #212]	; (8007804 <ceil+0xf0>)
 8007730:	4b35      	ldr	r3, [pc, #212]	; (8007808 <ceil+0xf4>)
 8007732:	f7f8 ffa7 	bl	8000684 <__aeabi_dadd>
 8007736:	2200      	movs	r2, #0
 8007738:	2300      	movs	r3, #0
 800773a:	f7f8 fe8f 	bl	800045c <__aeabi_dcmpgt>
 800773e:	2800      	cmp	r0, #0
 8007740:	d006      	beq.n	8007750 <ceil+0x3c>
 8007742:	2c00      	cmp	r4, #0
 8007744:	db57      	blt.n	80077f6 <ceil+0xe2>
 8007746:	432c      	orrs	r4, r5
 8007748:	2500      	movs	r5, #0
 800774a:	42ac      	cmp	r4, r5
 800774c:	d000      	beq.n	8007750 <ceil+0x3c>
 800774e:	4c2f      	ldr	r4, [pc, #188]	; (800780c <ceil+0xf8>)
 8007750:	0028      	movs	r0, r5
 8007752:	0021      	movs	r1, r4
 8007754:	e026      	b.n	80077a4 <ceil+0x90>
 8007756:	4f2e      	ldr	r7, [pc, #184]	; (8007810 <ceil+0xfc>)
 8007758:	4137      	asrs	r7, r6
 800775a:	003b      	movs	r3, r7
 800775c:	400b      	ands	r3, r1
 800775e:	4303      	orrs	r3, r0
 8007760:	d020      	beq.n	80077a4 <ceil+0x90>
 8007762:	9000      	str	r0, [sp, #0]
 8007764:	9101      	str	r1, [sp, #4]
 8007766:	4a27      	ldr	r2, [pc, #156]	; (8007804 <ceil+0xf0>)
 8007768:	4b27      	ldr	r3, [pc, #156]	; (8007808 <ceil+0xf4>)
 800776a:	9800      	ldr	r0, [sp, #0]
 800776c:	9901      	ldr	r1, [sp, #4]
 800776e:	f7f8 ff89 	bl	8000684 <__aeabi_dadd>
 8007772:	2200      	movs	r2, #0
 8007774:	2300      	movs	r3, #0
 8007776:	f7f8 fe71 	bl	800045c <__aeabi_dcmpgt>
 800777a:	2800      	cmp	r0, #0
 800777c:	d0e8      	beq.n	8007750 <ceil+0x3c>
 800777e:	2c00      	cmp	r4, #0
 8007780:	dd03      	ble.n	800778a <ceil+0x76>
 8007782:	2380      	movs	r3, #128	; 0x80
 8007784:	035b      	lsls	r3, r3, #13
 8007786:	4133      	asrs	r3, r6
 8007788:	18e4      	adds	r4, r4, r3
 800778a:	43bc      	bics	r4, r7
 800778c:	2500      	movs	r5, #0
 800778e:	e7df      	b.n	8007750 <ceil+0x3c>
 8007790:	2e33      	cmp	r6, #51	; 0x33
 8007792:	dd09      	ble.n	80077a8 <ceil+0x94>
 8007794:	2380      	movs	r3, #128	; 0x80
 8007796:	00db      	lsls	r3, r3, #3
 8007798:	429e      	cmp	r6, r3
 800779a:	d103      	bne.n	80077a4 <ceil+0x90>
 800779c:	0002      	movs	r2, r0
 800779e:	000b      	movs	r3, r1
 80077a0:	f7f8 ff70 	bl	8000684 <__aeabi_dadd>
 80077a4:	b005      	add	sp, #20
 80077a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80077a8:	2701      	movs	r7, #1
 80077aa:	4a1a      	ldr	r2, [pc, #104]	; (8007814 <ceil+0x100>)
 80077ac:	427f      	negs	r7, r7
 80077ae:	189b      	adds	r3, r3, r2
 80077b0:	40df      	lsrs	r7, r3
 80077b2:	4238      	tst	r0, r7
 80077b4:	d0f6      	beq.n	80077a4 <ceil+0x90>
 80077b6:	9000      	str	r0, [sp, #0]
 80077b8:	9101      	str	r1, [sp, #4]
 80077ba:	4a12      	ldr	r2, [pc, #72]	; (8007804 <ceil+0xf0>)
 80077bc:	4b12      	ldr	r3, [pc, #72]	; (8007808 <ceil+0xf4>)
 80077be:	9800      	ldr	r0, [sp, #0]
 80077c0:	9901      	ldr	r1, [sp, #4]
 80077c2:	f7f8 ff5f 	bl	8000684 <__aeabi_dadd>
 80077c6:	2200      	movs	r2, #0
 80077c8:	2300      	movs	r3, #0
 80077ca:	f7f8 fe47 	bl	800045c <__aeabi_dcmpgt>
 80077ce:	2800      	cmp	r0, #0
 80077d0:	d0be      	beq.n	8007750 <ceil+0x3c>
 80077d2:	2c00      	cmp	r4, #0
 80077d4:	dd02      	ble.n	80077dc <ceil+0xc8>
 80077d6:	2e14      	cmp	r6, #20
 80077d8:	d102      	bne.n	80077e0 <ceil+0xcc>
 80077da:	3401      	adds	r4, #1
 80077dc:	43bd      	bics	r5, r7
 80077de:	e7b7      	b.n	8007750 <ceil+0x3c>
 80077e0:	2334      	movs	r3, #52	; 0x34
 80077e2:	1b9e      	subs	r6, r3, r6
 80077e4:	3b33      	subs	r3, #51	; 0x33
 80077e6:	40b3      	lsls	r3, r6
 80077e8:	18ed      	adds	r5, r5, r3
 80077ea:	9b03      	ldr	r3, [sp, #12]
 80077ec:	429d      	cmp	r5, r3
 80077ee:	419b      	sbcs	r3, r3
 80077f0:	425b      	negs	r3, r3
 80077f2:	18e4      	adds	r4, r4, r3
 80077f4:	e7f2      	b.n	80077dc <ceil+0xc8>
 80077f6:	2480      	movs	r4, #128	; 0x80
 80077f8:	2500      	movs	r5, #0
 80077fa:	0624      	lsls	r4, r4, #24
 80077fc:	e7a8      	b.n	8007750 <ceil+0x3c>
 80077fe:	46c0      	nop			; (mov r8, r8)
 8007800:	fffffc01 	.word	0xfffffc01
 8007804:	8800759c 	.word	0x8800759c
 8007808:	7e37e43c 	.word	0x7e37e43c
 800780c:	3ff00000 	.word	0x3ff00000
 8007810:	000fffff 	.word	0x000fffff
 8007814:	fffffbed 	.word	0xfffffbed

08007818 <floor>:
 8007818:	b5f0      	push	{r4, r5, r6, r7, lr}
 800781a:	004b      	lsls	r3, r1, #1
 800781c:	4a39      	ldr	r2, [pc, #228]	; (8007904 <floor+0xec>)
 800781e:	0d5b      	lsrs	r3, r3, #21
 8007820:	b085      	sub	sp, #20
 8007822:	189e      	adds	r6, r3, r2
 8007824:	000c      	movs	r4, r1
 8007826:	0005      	movs	r5, r0
 8007828:	9003      	str	r0, [sp, #12]
 800782a:	2e13      	cmp	r6, #19
 800782c:	dc34      	bgt.n	8007898 <floor+0x80>
 800782e:	2e00      	cmp	r6, #0
 8007830:	da15      	bge.n	800785e <floor+0x46>
 8007832:	4a35      	ldr	r2, [pc, #212]	; (8007908 <floor+0xf0>)
 8007834:	4b35      	ldr	r3, [pc, #212]	; (800790c <floor+0xf4>)
 8007836:	f7f8 ff25 	bl	8000684 <__aeabi_dadd>
 800783a:	2200      	movs	r2, #0
 800783c:	2300      	movs	r3, #0
 800783e:	f7f8 fe0d 	bl	800045c <__aeabi_dcmpgt>
 8007842:	2800      	cmp	r0, #0
 8007844:	d008      	beq.n	8007858 <floor+0x40>
 8007846:	2c00      	cmp	r4, #0
 8007848:	da59      	bge.n	80078fe <floor+0xe6>
 800784a:	0063      	lsls	r3, r4, #1
 800784c:	085b      	lsrs	r3, r3, #1
 800784e:	432b      	orrs	r3, r5
 8007850:	2500      	movs	r5, #0
 8007852:	42ab      	cmp	r3, r5
 8007854:	d000      	beq.n	8007858 <floor+0x40>
 8007856:	4c2e      	ldr	r4, [pc, #184]	; (8007910 <floor+0xf8>)
 8007858:	0028      	movs	r0, r5
 800785a:	0021      	movs	r1, r4
 800785c:	e026      	b.n	80078ac <floor+0x94>
 800785e:	4f2d      	ldr	r7, [pc, #180]	; (8007914 <floor+0xfc>)
 8007860:	4137      	asrs	r7, r6
 8007862:	003b      	movs	r3, r7
 8007864:	400b      	ands	r3, r1
 8007866:	4303      	orrs	r3, r0
 8007868:	d020      	beq.n	80078ac <floor+0x94>
 800786a:	9000      	str	r0, [sp, #0]
 800786c:	9101      	str	r1, [sp, #4]
 800786e:	4a26      	ldr	r2, [pc, #152]	; (8007908 <floor+0xf0>)
 8007870:	4b26      	ldr	r3, [pc, #152]	; (800790c <floor+0xf4>)
 8007872:	9800      	ldr	r0, [sp, #0]
 8007874:	9901      	ldr	r1, [sp, #4]
 8007876:	f7f8 ff05 	bl	8000684 <__aeabi_dadd>
 800787a:	2200      	movs	r2, #0
 800787c:	2300      	movs	r3, #0
 800787e:	f7f8 fded 	bl	800045c <__aeabi_dcmpgt>
 8007882:	2800      	cmp	r0, #0
 8007884:	d0e8      	beq.n	8007858 <floor+0x40>
 8007886:	2c00      	cmp	r4, #0
 8007888:	da03      	bge.n	8007892 <floor+0x7a>
 800788a:	2380      	movs	r3, #128	; 0x80
 800788c:	035b      	lsls	r3, r3, #13
 800788e:	4133      	asrs	r3, r6
 8007890:	18e4      	adds	r4, r4, r3
 8007892:	43bc      	bics	r4, r7
 8007894:	2500      	movs	r5, #0
 8007896:	e7df      	b.n	8007858 <floor+0x40>
 8007898:	2e33      	cmp	r6, #51	; 0x33
 800789a:	dd09      	ble.n	80078b0 <floor+0x98>
 800789c:	2380      	movs	r3, #128	; 0x80
 800789e:	00db      	lsls	r3, r3, #3
 80078a0:	429e      	cmp	r6, r3
 80078a2:	d103      	bne.n	80078ac <floor+0x94>
 80078a4:	0002      	movs	r2, r0
 80078a6:	000b      	movs	r3, r1
 80078a8:	f7f8 feec 	bl	8000684 <__aeabi_dadd>
 80078ac:	b005      	add	sp, #20
 80078ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80078b0:	2701      	movs	r7, #1
 80078b2:	4a19      	ldr	r2, [pc, #100]	; (8007918 <floor+0x100>)
 80078b4:	427f      	negs	r7, r7
 80078b6:	189b      	adds	r3, r3, r2
 80078b8:	40df      	lsrs	r7, r3
 80078ba:	4238      	tst	r0, r7
 80078bc:	d0f6      	beq.n	80078ac <floor+0x94>
 80078be:	9000      	str	r0, [sp, #0]
 80078c0:	9101      	str	r1, [sp, #4]
 80078c2:	4a11      	ldr	r2, [pc, #68]	; (8007908 <floor+0xf0>)
 80078c4:	4b11      	ldr	r3, [pc, #68]	; (800790c <floor+0xf4>)
 80078c6:	9800      	ldr	r0, [sp, #0]
 80078c8:	9901      	ldr	r1, [sp, #4]
 80078ca:	f7f8 fedb 	bl	8000684 <__aeabi_dadd>
 80078ce:	2200      	movs	r2, #0
 80078d0:	2300      	movs	r3, #0
 80078d2:	f7f8 fdc3 	bl	800045c <__aeabi_dcmpgt>
 80078d6:	2800      	cmp	r0, #0
 80078d8:	d0be      	beq.n	8007858 <floor+0x40>
 80078da:	2c00      	cmp	r4, #0
 80078dc:	da02      	bge.n	80078e4 <floor+0xcc>
 80078de:	2e14      	cmp	r6, #20
 80078e0:	d102      	bne.n	80078e8 <floor+0xd0>
 80078e2:	3401      	adds	r4, #1
 80078e4:	43bd      	bics	r5, r7
 80078e6:	e7b7      	b.n	8007858 <floor+0x40>
 80078e8:	2334      	movs	r3, #52	; 0x34
 80078ea:	1b9e      	subs	r6, r3, r6
 80078ec:	3b33      	subs	r3, #51	; 0x33
 80078ee:	40b3      	lsls	r3, r6
 80078f0:	18ed      	adds	r5, r5, r3
 80078f2:	9b03      	ldr	r3, [sp, #12]
 80078f4:	429d      	cmp	r5, r3
 80078f6:	419b      	sbcs	r3, r3
 80078f8:	425b      	negs	r3, r3
 80078fa:	18e4      	adds	r4, r4, r3
 80078fc:	e7f2      	b.n	80078e4 <floor+0xcc>
 80078fe:	2500      	movs	r5, #0
 8007900:	002c      	movs	r4, r5
 8007902:	e7a9      	b.n	8007858 <floor+0x40>
 8007904:	fffffc01 	.word	0xfffffc01
 8007908:	8800759c 	.word	0x8800759c
 800790c:	7e37e43c 	.word	0x7e37e43c
 8007910:	bff00000 	.word	0xbff00000
 8007914:	000fffff 	.word	0x000fffff
 8007918:	fffffbed 	.word	0xfffffbed

0800791c <round>:
 800791c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800791e:	004a      	lsls	r2, r1, #1
 8007920:	0007      	movs	r7, r0
 8007922:	481f      	ldr	r0, [pc, #124]	; (80079a0 <round+0x84>)
 8007924:	0d52      	lsrs	r2, r2, #21
 8007926:	1815      	adds	r5, r2, r0
 8007928:	000e      	movs	r6, r1
 800792a:	2d13      	cmp	r5, #19
 800792c:	dc18      	bgt.n	8007960 <round+0x44>
 800792e:	2d00      	cmp	r5, #0
 8007930:	da09      	bge.n	8007946 <round+0x2a>
 8007932:	0fcb      	lsrs	r3, r1, #31
 8007934:	07db      	lsls	r3, r3, #31
 8007936:	2200      	movs	r2, #0
 8007938:	1c69      	adds	r1, r5, #1
 800793a:	d101      	bne.n	8007940 <round+0x24>
 800793c:	4919      	ldr	r1, [pc, #100]	; (80079a4 <round+0x88>)
 800793e:	430b      	orrs	r3, r1
 8007940:	0019      	movs	r1, r3
 8007942:	0010      	movs	r0, r2
 8007944:	e017      	b.n	8007976 <round+0x5a>
 8007946:	4a18      	ldr	r2, [pc, #96]	; (80079a8 <round+0x8c>)
 8007948:	412a      	asrs	r2, r5
 800794a:	420a      	tst	r2, r1
 800794c:	d101      	bne.n	8007952 <round+0x36>
 800794e:	2f00      	cmp	r7, #0
 8007950:	d012      	beq.n	8007978 <round+0x5c>
 8007952:	2380      	movs	r3, #128	; 0x80
 8007954:	031b      	lsls	r3, r3, #12
 8007956:	412b      	asrs	r3, r5
 8007958:	199b      	adds	r3, r3, r6
 800795a:	4393      	bics	r3, r2
 800795c:	2200      	movs	r2, #0
 800795e:	e7ef      	b.n	8007940 <round+0x24>
 8007960:	2d33      	cmp	r5, #51	; 0x33
 8007962:	dd0b      	ble.n	800797c <round+0x60>
 8007964:	2380      	movs	r3, #128	; 0x80
 8007966:	00db      	lsls	r3, r3, #3
 8007968:	429d      	cmp	r5, r3
 800796a:	d105      	bne.n	8007978 <round+0x5c>
 800796c:	003a      	movs	r2, r7
 800796e:	000b      	movs	r3, r1
 8007970:	0038      	movs	r0, r7
 8007972:	f7f8 fe87 	bl	8000684 <__aeabi_dadd>
 8007976:	0007      	movs	r7, r0
 8007978:	0038      	movs	r0, r7
 800797a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800797c:	2601      	movs	r6, #1
 800797e:	480b      	ldr	r0, [pc, #44]	; (80079ac <round+0x90>)
 8007980:	4276      	negs	r6, r6
 8007982:	1812      	adds	r2, r2, r0
 8007984:	40d6      	lsrs	r6, r2
 8007986:	423e      	tst	r6, r7
 8007988:	d0f6      	beq.n	8007978 <round+0x5c>
 800798a:	2233      	movs	r2, #51	; 0x33
 800798c:	1b55      	subs	r5, r2, r5
 800798e:	3a32      	subs	r2, #50	; 0x32
 8007990:	40aa      	lsls	r2, r5
 8007992:	19d2      	adds	r2, r2, r7
 8007994:	42ba      	cmp	r2, r7
 8007996:	41a4      	sbcs	r4, r4
 8007998:	4264      	negs	r4, r4
 800799a:	190b      	adds	r3, r1, r4
 800799c:	43b2      	bics	r2, r6
 800799e:	e7cf      	b.n	8007940 <round+0x24>
 80079a0:	fffffc01 	.word	0xfffffc01
 80079a4:	3ff00000 	.word	0x3ff00000
 80079a8:	000fffff 	.word	0x000fffff
 80079ac:	fffffbed 	.word	0xfffffbed

080079b0 <_sbrk>:
 80079b0:	4b05      	ldr	r3, [pc, #20]	; (80079c8 <_sbrk+0x18>)
 80079b2:	0002      	movs	r2, r0
 80079b4:	6819      	ldr	r1, [r3, #0]
 80079b6:	2900      	cmp	r1, #0
 80079b8:	d101      	bne.n	80079be <_sbrk+0xe>
 80079ba:	4904      	ldr	r1, [pc, #16]	; (80079cc <_sbrk+0x1c>)
 80079bc:	6019      	str	r1, [r3, #0]
 80079be:	6818      	ldr	r0, [r3, #0]
 80079c0:	1882      	adds	r2, r0, r2
 80079c2:	601a      	str	r2, [r3, #0]
 80079c4:	4770      	bx	lr
 80079c6:	46c0      	nop			; (mov r8, r8)
 80079c8:	20000554 	.word	0x20000554
 80079cc:	20000650 	.word	0x20000650

080079d0 <_init>:
 80079d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079d2:	46c0      	nop			; (mov r8, r8)
 80079d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079d6:	bc08      	pop	{r3}
 80079d8:	469e      	mov	lr, r3
 80079da:	4770      	bx	lr

080079dc <_fini>:
 80079dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079de:	46c0      	nop			; (mov r8, r8)
 80079e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079e2:	bc08      	pop	{r3}
 80079e4:	469e      	mov	lr, r3
 80079e6:	4770      	bx	lr
