// Seed: 1006156751
module module_0 (
    input  wor  id_0,
    input  tri  id_1,
    output wire id_2,
    input  wire id_3,
    input  wand id_4
);
  wire id_6;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd37
) (
    input tri0 id_0,
    input tri1 id_1,
    output tri id_2,
    output tri id_3,
    input uwire _id_4,
    output uwire id_5,
    output wire id_6,
    output tri0 id_7,
    output tri0 id_8,
    output supply1 id_9
);
  wire  [  1  :  (  id_4  )  &  id_4  ]  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_3,
      id_1,
      id_0
  );
endmodule
