[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/DashYTest/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 21
LIB: work
FILE: ${SURELOG_DIR}/tests/DashYTest/dut.sv
n<> u<20> t<Top_level_rule> c<1> l<1:1> el<4:1>
  n<> u<1> t<Null_rule> p<20> s<19> l<1:1>
  n<> u<19> t<Source_text> p<20> c<18> l<1:1> el<3:10>
    n<> u<18> t<Description> p<19> c<17> l<1:1> el<3:10>
      n<> u<17> t<Module_declaration> p<18> c<5> l<1:1> el<3:10>
        n<> u<5> t<Module_nonansi_header> p<17> c<2> s<15> l<1:1> el<1:14>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<top> u<3> t<StringConst> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<List_of_ports> p<5> l<1:11> el<1:13>
        n<> u<15> t<Module_item> p<17> c<14> s<16> l<2:4> el<2:15>
          n<> u<14> t<Non_port_module_item> p<15> c<13> l<2:4> el<2:15>
            n<> u<13> t<Module_or_generate_item> p<14> c<12> l<2:4> el<2:15>
              n<> u<12> t<Module_instantiation> p<13> c<6> l<2:4> el<2:15>
                n<AND> u<6> t<StringConst> p<12> s<11> l<2:4> el<2:7>
                n<> u<11> t<Hierarchical_instance> p<12> c<8> l<2:8> el<2:14>
                  n<> u<8> t<Name_of_instance> p<11> c<7> s<10> l<2:8> el<2:12>
                    n<and1> u<7> t<StringConst> p<8> l<2:8> el<2:12>
                  n<> u<10> t<List_of_port_connections> p<11> c<9> l<2:13> el<2:13>
                    n<> u<9> t<Ordered_port_connection> p<10> l<2:13> el<2:13>
        n<> u<16> t<ENDMODULE> p<17> l<3:1> el<3:10>
AST_DEBUG_END
AST_DEBUG_BEGIN
Count: 11
LIB: work
FILE: ${SURELOG_DIR}/tests/DashYTest/lib/OR.v
n<> u<10> t<Top_level_rule> c<1> l<1:1> el<3:1>
  n<> u<1> t<Null_rule> p<10> s<9> l<1:1>
  n<> u<9> t<Source_text> p<10> c<8> l<1:1> el<2:10>
    n<> u<8> t<Description> p<9> c<7> l<1:1> el<2:10>
      n<> u<7> t<Module_declaration> p<8> c<5> l<1:1> el<2:10>
        n<> u<5> t<Module_nonansi_header> p<7> c<2> s<6> l<1:1> el<1:13>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<OR> u<3> t<StringConst> p<5> s<4> l<1:8> el<1:10>
          n<> u<4> t<List_of_ports> p<5> l<1:10> el<1:12>
        n<> u<6> t<ENDMODULE> p<7> l<2:1> el<2:10>
AST_DEBUG_END
AST_DEBUG_BEGIN
Count: 11
LIB: work
FILE: ${SURELOG_DIR}/tests/DashYTest/lib/AND.v
n<> u<10> t<Top_level_rule> c<1> l<1:1> el<3:1>
  n<> u<1> t<Null_rule> p<10> s<9> l<1:1>
  n<> u<9> t<Source_text> p<10> c<8> l<1:1> el<2:10>
    n<> u<8> t<Description> p<9> c<7> l<1:1> el<2:10>
      n<> u<7> t<Module_declaration> p<8> c<5> l<1:1> el<2:10>
        n<> u<5> t<Module_nonansi_header> p<7> c<2> s<6> l<1:1> el<1:14>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<AND> u<3> t<StringConst> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<List_of_ports> p<5> l<1:11> el<1:13>
        n<> u<6> t<ENDMODULE> p<7> l<2:1> el<2:10>
AST_DEBUG_END
AST_DEBUG_BEGIN
Count: 29
LIB: work
FILE: ${SURELOG_DIR}/tests/DashYTest/lib/SIM.v
n<> u<28> t<Top_level_rule> c<1> l<1:1> el<7:1>
  n<> u<1> t<Null_rule> p<28> s<27> l<1:1>
  n<> u<27> t<Source_text> p<28> c<26> l<1:1> el<6:10>
    n<> u<26> t<Description> p<27> c<25> l<1:1> el<6:10>
      n<> u<25> t<Module_declaration> p<26> c<5> l<1:1> el<6:10>
        n<> u<5> t<Module_nonansi_header> p<25> c<2> s<23> l<1:1> el<1:14>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<SIM> u<3> t<StringConst> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<List_of_ports> p<5> l<1:11> el<1:13>
        n<> u<23> t<Module_item> p<25> c<22> s<24> l<2:4> el<5:7>
          n<> u<22> t<Non_port_module_item> p<23> c<21> l<2:4> el<5:7>
            n<> u<21> t<Module_or_generate_item> p<22> c<20> l<2:4> el<5:7>
              n<> u<20> t<Module_common_item> p<21> c<19> l<2:4> el<5:7>
                n<> u<19> t<Initial_construct> p<20> c<18> l<2:4> el<5:7>
                  n<> u<18> t<Statement_or_null> p<19> c<17> l<2:12> el<5:7>
                    n<> u<17> t<Statement> p<18> c<16> l<2:12> el<5:7>
                      n<> u<16> t<Statement_item> p<17> c<15> l<2:12> el<5:7>
                        n<> u<15> t<Seq_block> p<16> c<13> l<2:12> el<5:7>
                          n<> u<13> t<Statement_or_null> p<15> c<12> s<14> l<3:7> el<3:11>
                            n<> u<12> t<Statement> p<13> c<11> l<3:7> el<3:11>
                              n<> u<11> t<Statement_item> p<12> c<10> l<3:7> el<3:11>
                                n<> u<10> t<Procedural_timing_control_statement> p<11> c<8> l<3:7> el<3:11>
                                  n<> u<8> t<Procedural_timing_control> p<10> c<7> s<9> l<3:7> el<3:9>
                                    n<> u<7> t<Delay_control> p<8> c<6> l<3:7> el<3:9>
                                      n<#1> u<6> t<IntConst> p<7> l<3:7> el<3:9>
                                  n<> u<9> t<Statement_or_null> p<10> l<3:10> el<3:11>
                          n<> u<14> t<END> p<15> l<5:4> el<5:7>
        n<> u<24> t<ENDMODULE> p<25> l<6:1> el<6:10>
AST_DEBUG_END
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/DashYTest/lib/AND.v:1:1: Compile module "work@AND".
[INF:CP0303] ${SURELOG_DIR}/tests/DashYTest/lib/OR.v:1:1: Compile module "work@OR".
[INF:CP0303] ${SURELOG_DIR}/tests/DashYTest/lib/SIM.v:1:1: Compile module "work@SIM".
[INF:CP0303] ${SURELOG_DIR}/tests/DashYTest/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  1
DelayControl                                           1
Design                                                 1
Initial                                                1
Module                                                 4
ModuleTypespec                                         1
RefModule                                              1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/DashYTest/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@AND (work@AND), file:${SURELOG_DIR}/tests/DashYTest/lib/AND.v, line:1:1, endln:2:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@AND
  |vpiDefName:work@AND
|vpiAllModules:
\_Module: work@OR (work@OR), file:${SURELOG_DIR}/tests/DashYTest/lib/OR.v, line:1:1, endln:2:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@OR
  |vpiDefName:work@OR
|vpiAllModules:
\_Module: work@SIM (work@SIM), file:${SURELOG_DIR}/tests/DashYTest/lib/SIM.v, line:1:1, endln:6:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@SIM
  |vpiDefName:work@SIM
  |vpiProcess:
  \_Initial: , line:2:4, endln:5:7
    |vpiParent:
    \_Module: work@SIM (work@SIM), file:${SURELOG_DIR}/tests/DashYTest/lib/SIM.v, line:1:1, endln:6:10
    |vpiStmt:
    \_Begin: (work@SIM), line:2:12, endln:5:7
      |vpiParent:
      \_Initial: , line:2:4, endln:5:7
      |vpiFullName:work@SIM
      |vpiStmt:
      \_DelayControl: , line:3:7, endln:3:9
        |vpiParent:
        \_Begin: (work@SIM), line:2:12, endln:5:7
        |#1
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DashYTest/dut.sv, line:1:1, endln:3:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiTypedef:
  \_ModuleTypespec: (AND), line:2:4, endln:2:7
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DashYTest/dut.sv, line:1:1, endln:3:10
    |vpiName:AND
  |vpiImportTypespec:
  \_ModuleTypespec: (AND), line:2:4, endln:2:7
  |vpiDefName:work@top
  |vpiRefModule:
  \_RefModule: work@AND (and1), line:2:4, endln:2:7
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DashYTest/dut.sv, line:1:1, endln:3:10
    |vpiName:and1
    |vpiDefName:work@AND
    |vpiActual:
    \_Module: work@AND (work@AND), file:${SURELOG_DIR}/tests/DashYTest/lib/AND.v, line:1:1, endln:2:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
