Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr  3 14:39:42 2020
| Host         : WIN8-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    28 |
| Unused register locations in slices containing registers |    64 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            1 |
|     10 |            5 |
|     12 |            2 |
|     14 |            2 |
|    16+ |           17 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             118 |           33 |
| No           | No                    | Yes                    |             108 |           19 |
| No           | Yes                   | No                     |             620 |           86 |
| Yes          | No                    | No                     |             138 |           27 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+-----------------------------------+--------------------------------+------------------+----------------+
|            Clock Signal           |           Enable Signal           |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-----------------------------------+-----------------------------------+--------------------------------+------------------+----------------+
| ~FSM_onehot_state_reg[31]_i_2_n_0 |                                   |                                |                2 |              4 |
|  J_MIC3_Pin1_OBUF_BUFG            | maxLED[3]_i_1_n_0                 |                                |                3 |              8 |
|  clk20/clk20sig                   |                                   |                                |                2 |             10 |
|  clk4sig_BUFG                     |                                   | strdriv/char0[6]_i_1_n_0       |                1 |             10 |
|  clk4sig_BUFG                     |                                   | strdriv/char1[6]_i_1_n_0       |                2 |             10 |
|  clk4sig_BUFG                     |                                   | strdriv/char2[6]_i_1_n_0       |                2 |             10 |
|  clk4sig_BUFG                     |                                   | strdriv/char3[6]_i_1_n_0       |                2 |             10 |
|  ledDriver/clk600/slowclk         |                                   |                                |                3 |             12 |
|  clk4sig_BUFG                     | strdriv/i                         |                                |                3 |             12 |
|  ledDriver/clk600/slowclk         | ledDriver/seg[6]_i_1_n_0          |                                |                7 |             14 |
|  CLK100MHZ_IBUF_BUFG              |                                   |                                |                7 |             14 |
| ~mic/J_MIC3_Pin4_OBUF             |                                   |                                |                6 |             24 |
|  CLK100MHZ_IBUF_BUFG              |                                   | J_MIC3_Pin1_OBUF_BUFG          |                3 |             24 |
|  J_MIC3_Pin1_OBUF_BUFG            |                                   |                                |                5 |             24 |
|  J_MIC3_Pin1_OBUF_BUFG            |                                   | mic/SR[0]                      |                6 |             24 |
|  J_MIC3_Pin1_OBUF_BUFG            |                                   | maxLED[3]_i_1_n_0              |                4 |             26 |
|  clk4sig_BUFG                     |                                   |                                |                8 |             30 |
| ~FSM_onehot_state_reg[31]_i_2_n_0 |                                   | oled/frame_counter[16]_i_1_n_0 |                4 |             32 |
| ~FSM_onehot_state_reg[31]_i_2_n_0 | oled/delay[0]_i_1_n_0             |                                |                5 |             40 |
|  CLK100MHZ_IBUF_BUFG              |                                   | clk1/count[0]_i_1__4_n_0       |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG              |                                   | clk20/count[0]_i_1__0_n_0      |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG              |                                   | clk20k/count[0]_i_1__1_n_0     |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG              |                                   | clk4/clear                     |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG              |                                   | clk625m/count[0]_i_1__3_n_0    |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG              |                                   | ledDriver/clk600/clear         |                8 |             64 |
| ~FSM_onehot_state_reg[31]_i_2_n_0 | oled/FSM_onehot_state[31]_i_1_n_0 |                                |                9 |             64 |
| ~FSM_onehot_state_reg[31]_i_2_n_0 |                                   | oled/spi_word[39]_i_1_n_0      |               14 |             90 |
|  second_count_reg[31]_i_2_n_0     |                                   | down/dff1/AR[0]                |               19 |            108 |
+-----------------------------------+-----------------------------------+--------------------------------+------------------+----------------+


