Analysis & Synthesis report for music_piano
Thu Mar 09 22:57:43 2023
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for musical_piano:musical_piano_inst|altsyncram:key_record_rtl_0|altsyncram_kvc1:auto_generated
 15. Parameter Settings for Inferred Entity Instance: musical_piano:musical_piano_inst|altsyncram:key_record_rtl_0
 16. altsyncram Parameter Settings by Entity Instance
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Mar 09 22:57:43 2023       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; music_piano                                 ;
; Top-level Entity Name              ; music_piano                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,468                                       ;
;     Total combinational functions  ; 1,616                                       ;
;     Dedicated logic registers      ; 1,075                                       ;
; Total registers                    ; 1075                                        ;
; Total pins                         ; 29                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,000                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8L      ;                    ;
; Top-level entity name                                                      ; music_piano        ; music_piano        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; music_piano.vhd                  ; yes             ; User VHDL File               ; C:/intelFPGA_lite/17.1/music_piano/music_piano.vhd                           ;         ;
; musical_piano.vhd                ; yes             ; User VHDL File               ; C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd                         ;         ;
; scankeyboard_debounce.vhd        ; yes             ; User VHDL File               ; C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_kvc1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/17.1/music_piano/db/altsyncram_kvc1.tdf                    ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                           ;
+---------------------------------------------+---------------------------------------------------------+
; Resource                                    ; Usage                                                   ;
+---------------------------------------------+---------------------------------------------------------+
; Estimated Total logic elements              ; 2,468                                                   ;
;                                             ;                                                         ;
; Total combinational functions               ; 1616                                                    ;
; Logic element usage by number of LUT inputs ;                                                         ;
;     -- 4 input functions                    ; 1134                                                    ;
;     -- 3 input functions                    ; 199                                                     ;
;     -- <=2 input functions                  ; 283                                                     ;
;                                             ;                                                         ;
; Logic elements by mode                      ;                                                         ;
;     -- normal mode                          ; 1406                                                    ;
;     -- arithmetic mode                      ; 210                                                     ;
;                                             ;                                                         ;
; Total registers                             ; 1075                                                    ;
;     -- Dedicated logic registers            ; 1075                                                    ;
;     -- I/O registers                        ; 0                                                       ;
;                                             ;                                                         ;
; I/O pins                                    ; 29                                                      ;
; Total memory bits                           ; 1000                                                    ;
;                                             ;                                                         ;
; Embedded Multiplier 9-bit elements          ; 0                                                       ;
;                                             ;                                                         ;
; Maximum fan-out node                        ; scankeyboard_debounce:scankeyboard_debounce_inst|Equal6 ;
; Maximum fan-out                             ; 821                                                     ;
; Total fan-out                               ; 9186                                                    ;
; Average fan-out                             ; 3.34                                                    ;
+---------------------------------------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                            ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                      ; Entity Name           ; Library Name ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |music_piano                                          ; 1616 (0)            ; 1075 (0)                  ; 1000        ; 0            ; 0       ; 0         ; 29   ; 0            ; |music_piano                                                                                             ; music_piano           ; work         ;
;    |musical_piano:musical_piano_inst|                 ; 1514 (1514)         ; 1013 (1013)               ; 1000        ; 0            ; 0       ; 0         ; 0    ; 0            ; |music_piano|musical_piano:musical_piano_inst                                                            ; musical_piano         ; work         ;
;       |altsyncram:key_record_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 1000        ; 0            ; 0       ; 0         ; 0    ; 0            ; |music_piano|musical_piano:musical_piano_inst|altsyncram:key_record_rtl_0                                ; altsyncram            ; work         ;
;          |altsyncram_kvc1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 1000        ; 0            ; 0       ; 0         ; 0    ; 0            ; |music_piano|musical_piano:musical_piano_inst|altsyncram:key_record_rtl_0|altsyncram_kvc1:auto_generated ; altsyncram_kvc1       ; work         ;
;    |scankeyboard_debounce:scankeyboard_debounce_inst| ; 102 (102)           ; 62 (62)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |music_piano|scankeyboard_debounce:scankeyboard_debounce_inst                                            ; scankeyboard_debounce ; work         ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; musical_piano:musical_piano_inst|altsyncram:key_record_rtl_0|altsyncram_kvc1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 200          ; 5            ; 200          ; 5            ; 1000 ; None ;
+--------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                      ;
+-----------------------------------------------------+-------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                       ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------------------+------------------------+
; musical_piano:musical_piano_inst|led[1]             ; GND                                       ; yes                    ;
; musical_piano:musical_piano_inst|led[2]             ; GND                                       ; yes                    ;
; musical_piano:musical_piano_inst|led[3]             ; GND                                       ; yes                    ;
; musical_piano:musical_piano_inst|sel_1[0]           ; musical_piano:musical_piano_inst|Mux116   ; yes                    ;
; musical_piano:musical_piano_inst|sel_1[1]           ; musical_piano:musical_piano_inst|Mux116   ; yes                    ;
; musical_piano:musical_piano_inst|sel_1[2]           ; musical_piano:musical_piano_inst|Mux116   ; yes                    ;
; musical_piano:musical_piano_inst|sel_1[3]           ; musical_piano:musical_piano_inst|Mux116   ; yes                    ;
; musical_piano:musical_piano_inst|sel_1[4]           ; musical_piano:musical_piano_inst|Mux116   ; yes                    ;
; musical_piano:musical_piano_inst|sel_1[5]           ; musical_piano:musical_piano_inst|Mux116   ; yes                    ;
; musical_piano:musical_piano_inst|ledag[0]           ; musical_piano:musical_piano_inst|ledag[7] ; yes                    ;
; musical_piano:musical_piano_inst|ledag[1]           ; musical_piano:musical_piano_inst|ledag[7] ; yes                    ;
; musical_piano:musical_piano_inst|ledag[2]           ; musical_piano:musical_piano_inst|ledag[7] ; yes                    ;
; musical_piano:musical_piano_inst|ledag[3]           ; musical_piano:musical_piano_inst|ledag[7] ; yes                    ;
; musical_piano:musical_piano_inst|ledag[4]           ; musical_piano:musical_piano_inst|ledag[7] ; yes                    ;
; musical_piano:musical_piano_inst|ledag[5]           ; musical_piano:musical_piano_inst|ledag[7] ; yes                    ;
; musical_piano:musical_piano_inst|ledag[6]           ; musical_piano:musical_piano_inst|ledag[7] ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                                           ;                        ;
+-----------------------------------------------------+-------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                    ;
+-------------------------------------------------------+---------------------------------------------------------------+
; Register name                                         ; Reason for Removal                                            ;
+-------------------------------------------------------+---------------------------------------------------------------+
; musical_piano:musical_piano_inst|current_fre1[12..25] ; Stuck at GND due to stuck port data_in                        ;
; musical_piano:musical_piano_inst|state[3..24]         ; Merged with musical_piano:musical_piano_inst|state[25]        ;
; musical_piano:musical_piano_inst|current_fre2[12..24] ; Merged with musical_piano:musical_piano_inst|current_fre2[25] ;
; musical_piano:musical_piano_inst|current_fre2[25]     ; Stuck at GND due to stuck port data_in                        ;
; musical_piano:musical_piano_inst|state[25]            ; Stuck at GND due to stuck port data_in                        ;
; Total Number of Removed Registers = 51                ;                                                               ;
+-------------------------------------------------------+---------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1075  ;
; Number of registers using Synchronous Clear  ; 86    ;
; Number of registers using Synchronous Load   ; 4     ;
; Number of registers using Asynchronous Clear ; 209   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 898   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------+
; Inverted Register Statistics                                           ;
+--------------------------------------------------------------+---------+
; Inverted Register                                            ; Fan out ;
+--------------------------------------------------------------+---------+
; musical_piano:musical_piano_inst|beep1                       ; 1       ;
; musical_piano:musical_piano_inst|beep2                       ; 1       ;
; scankeyboard_debounce:scankeyboard_debounce_inst|keyvalue[4] ; 14      ;
; scankeyboard_debounce:scankeyboard_debounce_inst|keyflag[1]  ; 13      ;
; scankeyboard_debounce:scankeyboard_debounce_inst|keyflag[0]  ; 11      ;
; scankeyboard_debounce:scankeyboard_debounce_inst|keyflag[3]  ; 12      ;
; scankeyboard_debounce:scankeyboard_debounce_inst|keyflag[2]  ; 12      ;
; Total number of inverted registers = 7                       ;         ;
+--------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |music_piano|musical_piano:musical_piano_inst|keynumber[5]                ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |music_piano|musical_piano:musical_piano_inst|cnt2[12]                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |music_piano|musical_piano:musical_piano_inst|Freq_flag[0]                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |music_piano|musical_piano:musical_piano_inst|fre_mode[1]                 ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |music_piano|musical_piano:musical_piano_inst|counter[15]                 ;
; 4:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |music_piano|musical_piano:musical_piano_inst|cnt1[2]                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |music_piano|musical_piano:musical_piano_inst|key_record_now[0]           ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |music_piano|musical_piano:musical_piano_inst|state[1]                    ;
; 200:1              ; 2 bits    ; 266 LEs       ; 266 LEs              ; 0 LEs                  ; Yes        ; |music_piano|musical_piano:musical_piano_inst|Freq_flag_record_now[1]     ;
; 13:1               ; 26 bits   ; 208 LEs       ; 26 LEs               ; 182 LEs                ; Yes        ; |music_piano|musical_piano:musical_piano_inst|cnt[8]                      ;
; 203:1              ; 2 bits    ; 270 LEs       ; 268 LEs              ; 2 LEs                  ; Yes        ; |music_piano|musical_piano:musical_piano_inst|fre_mode_record_now[1]      ;
; 76:1               ; 4 bits    ; 200 LEs       ; 44 LEs               ; 156 LEs                ; Yes        ; |music_piano|scankeyboard_debounce:scankeyboard_debounce_inst|keyvalue[3] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |music_piano|musical_piano:musical_piano_inst|Mux104                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |music_piano|musical_piano:musical_piano_inst|Mux88                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |music_piano|musical_piano:musical_piano_inst|counter                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |music_piano|musical_piano:musical_piano_inst|ledag[2]                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |music_piano|musical_piano:musical_piano_inst|Mux88                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |music_piano|musical_piano:musical_piano_inst|Mux104                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for musical_piano:musical_piano_inst|altsyncram:key_record_rtl_0|altsyncram_kvc1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: musical_piano:musical_piano_inst|altsyncram:key_record_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 5                    ; Untyped                                           ;
; WIDTHAD_A                          ; 8                    ; Untyped                                           ;
; NUMWORDS_A                         ; 200                  ; Untyped                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 5                    ; Untyped                                           ;
; WIDTHAD_B                          ; 8                    ; Untyped                                           ;
; NUMWORDS_B                         ; 200                  ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_kvc1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                         ;
+-------------------------------------------+--------------------------------------------------------------+
; Name                                      ; Value                                                        ;
+-------------------------------------------+--------------------------------------------------------------+
; Number of entity instances                ; 1                                                            ;
; Entity Instance                           ; musical_piano:musical_piano_inst|altsyncram:key_record_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                    ;
;     -- WIDTH_A                            ; 5                                                            ;
;     -- NUMWORDS_A                         ; 200                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 5                                                            ;
;     -- NUMWORDS_B                         ; 200                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
+-------------------------------------------+--------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 29                          ;
; cycloneiii_ff         ; 1075                        ;
;     CLR               ; 64                          ;
;     CLR SCLR          ; 52                          ;
;     ENA               ; 805                         ;
;     ENA CLR           ; 55                          ;
;     ENA CLR SCLR      ; 34                          ;
;     ENA CLR SLD       ; 4                           ;
;     plain             ; 61                          ;
; cycloneiii_lcell_comb ; 1617                        ;
;     arith             ; 210                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 175                         ;
;         3 data inputs ; 34                          ;
;     normal            ; 1407                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 96                          ;
;         3 data inputs ; 165                         ;
;         4 data inputs ; 1134                        ;
; cycloneiii_ram_block  ; 5                           ;
;                       ;                             ;
; Max LUT depth         ; 20.10                       ;
; Average LUT depth     ; 6.82                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu Mar 09 22:57:28 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off music_piano -c music_piano
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file music_piano.vhd
    Info (12022): Found design unit 1: music_piano-an File: C:/intelFPGA_lite/17.1/music_piano/music_piano.vhd Line: 19
    Info (12023): Found entity 1: music_piano File: C:/intelFPGA_lite/17.1/music_piano/music_piano.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file musical_piano.vhd
    Info (12022): Found design unit 1: musical_piano-an File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 19
    Info (12023): Found entity 1: musical_piano File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file scankeyboard_debounce.vhd
    Info (12022): Found design unit 1: scankeyboard_debounce-an File: C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd Line: 18
    Info (12023): Found entity 1: scankeyboard_debounce File: C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd Line: 6
Info (12127): Elaborating entity "music_piano" for the top level hierarchy
Info (12128): Elaborating entity "scankeyboard_debounce" for hierarchy "scankeyboard_debounce:scankeyboard_debounce_inst" File: C:/intelFPGA_lite/17.1/music_piano/music_piano.vhd Line: 24
Warning (10492): VHDL Process Statement warning at scankeyboard_debounce.vhd(124): signal "keyflag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd Line: 124
Warning (10492): VHDL Process Statement warning at scankeyboard_debounce.vhd(126): signal "keyflag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd Line: 126
Warning (10492): VHDL Process Statement warning at scankeyboard_debounce.vhd(129): signal "keyflag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd Line: 129
Warning (10492): VHDL Process Statement warning at scankeyboard_debounce.vhd(131): signal "keyflag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd Line: 131
Warning (10492): VHDL Process Statement warning at scankeyboard_debounce.vhd(134): signal "keyflag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd Line: 134
Warning (10492): VHDL Process Statement warning at scankeyboard_debounce.vhd(136): signal "keyflag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd Line: 136
Warning (10492): VHDL Process Statement warning at scankeyboard_debounce.vhd(139): signal "keyflag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd Line: 139
Warning (10492): VHDL Process Statement warning at scankeyboard_debounce.vhd(141): signal "keyflag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd Line: 141
Warning (10492): VHDL Process Statement warning at scankeyboard_debounce.vhd(143): signal "keyflag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd Line: 143
Warning (10492): VHDL Process Statement warning at scankeyboard_debounce.vhd(164): signal "keyvalue" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd Line: 164
Warning (10492): VHDL Process Statement warning at scankeyboard_debounce.vhd(171): signal "keyvalue" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd Line: 171
Warning (10492): VHDL Process Statement warning at scankeyboard_debounce.vhd(178): signal "keyvalue" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd Line: 178
Warning (10492): VHDL Process Statement warning at scankeyboard_debounce.vhd(185): signal "keyvalue" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd Line: 185
Warning (10492): VHDL Process Statement warning at scankeyboard_debounce.vhd(188): signal "keyvalue" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd Line: 188
Info (12128): Elaborating entity "musical_piano" for hierarchy "musical_piano:musical_piano_inst" File: C:/intelFPGA_lite/17.1/music_piano/music_piano.vhd Line: 25
Warning (10631): VHDL Process Statement warning at musical_piano.vhd(513): inferring latch(es) for signal or variable "led", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 513
Warning (10492): VHDL Process Statement warning at musical_piano.vhd(537): signal "sel_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 537
Warning (10631): VHDL Process Statement warning at musical_piano.vhd(540): inferring latch(es) for signal or variable "sel_1", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 540
Warning (10492): VHDL Process Statement warning at musical_piano.vhd(557): signal "sel_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 557
Warning (10492): VHDL Process Statement warning at musical_piano.vhd(559): signal "sel_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 559
Warning (10492): VHDL Process Statement warning at musical_piano.vhd(561): signal "sel_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 561
Warning (10492): VHDL Process Statement warning at musical_piano.vhd(563): signal "sel_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 563
Warning (10492): VHDL Process Statement warning at musical_piano.vhd(568): signal "sel_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 568
Warning (10492): VHDL Process Statement warning at musical_piano.vhd(570): signal "sel_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 570
Warning (10492): VHDL Process Statement warning at musical_piano.vhd(572): signal "sel_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 572
Warning (10492): VHDL Process Statement warning at musical_piano.vhd(574): signal "sel_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 574
Warning (10492): VHDL Process Statement warning at musical_piano.vhd(579): signal "sel_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 579
Warning (10492): VHDL Process Statement warning at musical_piano.vhd(581): signal "sel_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 581
Warning (10492): VHDL Process Statement warning at musical_piano.vhd(583): signal "sel_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 583
Warning (10492): VHDL Process Statement warning at musical_piano.vhd(585): signal "sel_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 585
Warning (10492): VHDL Process Statement warning at musical_piano.vhd(590): signal "sel_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 590
Warning (10492): VHDL Process Statement warning at musical_piano.vhd(592): signal "sel_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 592
Warning (10492): VHDL Process Statement warning at musical_piano.vhd(594): signal "sel_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 594
Warning (10631): VHDL Process Statement warning at musical_piano.vhd(554): inferring latch(es) for signal or variable "ledag", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 554
Info (10041): Inferred latch for "ledag[0]" at musical_piano.vhd(554) File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 554
Info (10041): Inferred latch for "ledag[1]" at musical_piano.vhd(554) File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 554
Info (10041): Inferred latch for "ledag[2]" at musical_piano.vhd(554) File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 554
Info (10041): Inferred latch for "ledag[3]" at musical_piano.vhd(554) File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 554
Info (10041): Inferred latch for "ledag[4]" at musical_piano.vhd(554) File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 554
Info (10041): Inferred latch for "ledag[5]" at musical_piano.vhd(554) File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 554
Info (10041): Inferred latch for "ledag[6]" at musical_piano.vhd(554) File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 554
Info (10041): Inferred latch for "ledag[7]" at musical_piano.vhd(554) File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 554
Info (10041): Inferred latch for "sel_1[0]" at musical_piano.vhd(540) File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 540
Info (10041): Inferred latch for "sel_1[1]" at musical_piano.vhd(540) File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 540
Info (10041): Inferred latch for "sel_1[2]" at musical_piano.vhd(540) File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 540
Info (10041): Inferred latch for "sel_1[3]" at musical_piano.vhd(540) File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 540
Info (10041): Inferred latch for "sel_1[4]" at musical_piano.vhd(540) File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 540
Info (10041): Inferred latch for "sel_1[5]" at musical_piano.vhd(540) File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 540
Info (10041): Inferred latch for "led[1]" at musical_piano.vhd(513) File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 513
Info (10041): Inferred latch for "led[2]" at musical_piano.vhd(513) File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 513
Info (10041): Inferred latch for "led[3]" at musical_piano.vhd(513) File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 513
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer scankeyboard_debounce:scankeyboard_debounce_inst|Mux3 File: C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd Line: 62
    Warning (19017): Found clock multiplexer scankeyboard_debounce:scankeyboard_debounce_inst|Mux2 File: C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd Line: 62
    Warning (19017): Found clock multiplexer scankeyboard_debounce:scankeyboard_debounce_inst|Mux1 File: C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd Line: 62
    Warning (19017): Found clock multiplexer scankeyboard_debounce:scankeyboard_debounce_inst|Mux0 File: C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd Line: 62
Warning (276027): Inferred dual-clock RAM node "musical_piano:musical_piano_inst|key_record_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "musical_piano:musical_piano_inst|key_record_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 5
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 200
        Info (286033): Parameter WIDTH_B set to 5
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 200
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "musical_piano:musical_piano_inst|altsyncram:key_record_rtl_0"
Info (12133): Instantiated megafunction "musical_piano:musical_piano_inst|altsyncram:key_record_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "5"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "200"
    Info (12134): Parameter "WIDTH_B" = "5"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "200"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kvc1.tdf
    Info (12023): Found entity 1: altsyncram_kvc1 File: C:/intelFPGA_lite/17.1/music_piano/db/altsyncram_kvc1.tdf Line: 27
Warning (13012): Latch musical_piano:musical_piano_inst|sel_1[0] has unsafe behavior File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 540
    Warning (13013): Ports D and ENA on the latch are fed by the same signal musical_piano:musical_piano_inst|count[2] File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 530
Warning (13012): Latch musical_piano:musical_piano_inst|sel_1[1] has unsafe behavior File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 540
    Warning (13013): Ports D and ENA on the latch are fed by the same signal musical_piano:musical_piano_inst|count[2] File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 530
Warning (13012): Latch musical_piano:musical_piano_inst|sel_1[2] has unsafe behavior File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 540
    Warning (13013): Ports D and ENA on the latch are fed by the same signal musical_piano:musical_piano_inst|count[1] File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 530
Warning (13012): Latch musical_piano:musical_piano_inst|sel_1[3] has unsafe behavior File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 540
    Warning (13013): Ports D and ENA on the latch are fed by the same signal musical_piano:musical_piano_inst|count[1] File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 530
Warning (13012): Latch musical_piano:musical_piano_inst|sel_1[4] has unsafe behavior File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 540
    Warning (13013): Ports D and ENA on the latch are fed by the same signal musical_piano:musical_piano_inst|count[2] File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 530
Warning (13012): Latch musical_piano:musical_piano_inst|sel_1[5] has unsafe behavior File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 540
    Warning (13013): Ports D and ENA on the latch are fed by the same signal musical_piano:musical_piano_inst|count[2] File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 530
Warning (13012): Latch musical_piano:musical_piano_inst|ledag[0] has unsafe behavior File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 554
    Warning (13013): Ports D and ENA on the latch are fed by the same signal musical_piano:musical_piano_inst|musical_piano_mode File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 112
Warning (13012): Latch musical_piano:musical_piano_inst|ledag[1] has unsafe behavior File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 554
    Warning (13013): Ports D and ENA on the latch are fed by the same signal musical_piano:musical_piano_inst|musical_piano_mode File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 112
Warning (13012): Latch musical_piano:musical_piano_inst|ledag[2] has unsafe behavior File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 554
    Warning (13013): Ports D and ENA on the latch are fed by the same signal musical_piano:musical_piano_inst|musical_piano_mode File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 112
Warning (13012): Latch musical_piano:musical_piano_inst|ledag[3] has unsafe behavior File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 554
    Warning (13013): Ports D and ENA on the latch are fed by the same signal musical_piano:musical_piano_inst|musical_piano_mode File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 112
Warning (13012): Latch musical_piano:musical_piano_inst|ledag[4] has unsafe behavior File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 554
    Warning (13013): Ports D and ENA on the latch are fed by the same signal musical_piano:musical_piano_inst|musical_piano_mode File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 112
Warning (13012): Latch musical_piano:musical_piano_inst|ledag[5] has unsafe behavior File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 554
    Warning (13013): Ports D and ENA on the latch are fed by the same signal musical_piano:musical_piano_inst|musical_piano_mode File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 112
Warning (13012): Latch musical_piano:musical_piano_inst|ledag[6] has unsafe behavior File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 554
    Warning (13013): Ports D and ENA on the latch are fed by the same signal musical_piano:musical_piano_inst|musical_piano_mode File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 112
Info (13000): Registers with preset signals will power-up high File: C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd Line: 35
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ledag[7]" is stuck at VCC File: C:/intelFPGA_lite/17.1/music_piano/music_piano.vhd Line: 15
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2513 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 23 output pins
    Info (21061): Implemented 2479 logic cells
    Info (21064): Implemented 5 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings
    Info: Peak virtual memory: 4812 megabytes
    Info: Processing ended: Thu Mar 09 22:57:43 2023
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:26


