INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cristian/Documents/ACES/RC/assignment-1/assignment-1.srcs/sources_1/new/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cristian/Documents/ACES/RC/assignment-1/assignment-1.srcs/sim/new/uart_rx_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_tb
