# BareBones

BareBones is a repo to get started with HDL coding. This repo consists of simple issues to make it simple for beginners to contribute.

### Langauges
- SystemVerilog 
- Verilog
- VHDL

### Rules to contribute
Check out these Contributing Guidelines to learn more!

