// Seed: 238710871
`timescale 1ps / 1 ps
module module_0 ();
  logic id_0;
  logic id_1, id_2;
  logic id_3;
  logic id_4;
  assign id_1 = 1;
  logic id_5 = id_1;
  assign id_4 = 1;
  always @(negedge 1'b0) begin
    id_4 = 1'b0;
  end
endmodule
