
---------- Begin Simulation Statistics ----------
final_tick                               1423501592000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 534588                       # Simulator instruction rate (inst/s)
host_mem_usage                                 947980                       # Number of bytes of host memory used
host_op_rate                                   934281                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3928.26                       # Real time elapsed on the host
host_tick_rate                               57361188                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2100000005                       # Number of instructions simulated
sim_ops                                    3670094218                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.225329                       # Number of seconds simulated
sim_ticks                                225329441000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          935                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1869                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          221                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      5722994                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    106883858                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     56445469                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     73493415                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     17047946                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     122628254                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       6105770                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      4224445                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       486970499                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      671548979                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      5723488                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         93217252                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    147489338                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls        81480                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    169113335                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000002                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1710286704                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    425336250                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     4.021023                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     3.336609                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     93933624     22.08%     22.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     60768432     14.29%     36.37% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     31235573      7.34%     43.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     31143076      7.32%     51.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     25707353      6.04%     57.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     13416460      3.15%     60.24% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      7705276      1.81%     62.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     13937118      3.28%     65.32% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    147489338     34.68%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    425336250                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        509833341                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      4438179                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1402097292                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           405805883                       # Number of loads committed
system.switch_cpus_1.commit.membars             54320                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      5766398      0.34%      0.34% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    889862115     52.03%     52.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult     28475289      1.66%     54.03% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      4999721      0.29%     54.32% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     83281834      4.87%     59.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     59.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     59.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     59.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     59.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     59.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     59.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     59.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     59.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     59.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu      3848070      0.22%     59.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt        10022      0.00%     59.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc      3086444      0.18%     59.60% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd     63108592      3.69%     63.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp        69328      0.00%     63.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt      6175607      0.36%     63.66% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv      2105937      0.12%     63.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult    102221097      5.98%     69.75% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.75% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt      1180697      0.07%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    248564938     14.53%     84.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     62716108      3.67%     88.02% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead    157240945      9.19%     97.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite     47573562      2.78%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1710286704                       # Class of committed instruction
system.switch_cpus_1.commit.refs            516095553                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1710286704                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.450659                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.450659                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    120184266                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1977199022                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       48636940                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       230082787                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      5860193                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     45513127                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         421929968                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              198227                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         113947779                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               61891                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         122628254                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       111608708                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           420495460                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       823875                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          494                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1185601536                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles         1301                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         5001                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      11720386                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.272109                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     23914882                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     62551239                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.630818                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    450277331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     4.577776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.447718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      121617620     27.01%     27.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       19075238      4.24%     31.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       14412044      3.20%     34.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       34374461      7.63%     42.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       18500756      4.11%     46.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       14222674      3.16%     49.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       22960015      5.10%     54.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       13546559      3.01%     57.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      191567964     42.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    450277331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads       661454373                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      464416514                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                381551                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      7302861                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       97968811                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           3.983583                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          536724405                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        113944306                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      19158769                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    434953271                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        85673                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      1035451                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    123794504                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1879391792                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    422780099                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     14972105                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1795237257                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        24888                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents      3947390                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      5860193                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      4112712                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       139171                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     51528606                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        30399                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation       167093                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads       315993                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     29147364                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     13504829                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents       167093                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      6417865                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       884996                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2008942185                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1788411510                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.645444                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1296659349                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             3.968437                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1792118291                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     2489974831                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    1144931589                       # number of integer regfile writes
system.switch_cpus_1.ipc                     2.218973                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               2.218973                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      6889070      0.38%      0.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    956129810     52.82%     53.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult     29289837      1.62%     54.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      5184798      0.29%     55.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     86591509      4.78%     59.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     59.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt         1868      0.00%     59.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     59.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     59.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     59.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     59.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     59.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     59.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     59.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu      3954885      0.22%     60.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     60.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt        10274      0.00%     60.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc      3210961      0.18%     60.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     60.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     60.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     60.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     60.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     60.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd     63277282      3.50%     63.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp        72354      0.00%     63.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt      6354160      0.35%     64.13% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv      2127669      0.12%     64.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult    102975645      5.69%     69.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt      1202541      0.07%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    265249112     14.65%     84.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     67546608      3.73%     88.39% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead    162073419      8.95%     97.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     48067568      2.66%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1810209370                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     528969316                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads   1050191520                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    517331308                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    547755263                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          28843627                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.015934                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       8791387     30.48%     30.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd           21      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt           12      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu       171364      0.59%     31.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     31.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     31.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc        83754      0.29%     31.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     31.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     31.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     31.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     31.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     31.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     31.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd      1335614      4.63%     35.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     35.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     35.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt           67      0.00%     35.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv          410      0.00%     36.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     36.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult      2255508      7.82%     43.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt         6093      0.02%     43.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     43.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     43.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     43.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     43.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     43.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     43.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     43.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     43.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     43.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     43.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     43.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     43.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     43.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     43.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead     11092575     38.46%     82.29% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite      1090071      3.78%     86.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead      3684549     12.77%     98.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       332202      1.15%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1303194611                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   3052799247                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1271080202                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1500901876                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1879135606                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1810209370                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       256186                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    169104997                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      3451077                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       174706                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    274042286                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    450277331                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     4.020210                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.776046                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     74767605     16.60%     16.60% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     36482181      8.10%     24.71% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     41857688      9.30%     34.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     46673935     10.37%     44.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     42625797      9.47%     53.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     48735812     10.82%     64.66% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     48735633     10.82%     75.48% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     39795478      8.84%     84.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     70603202     15.68%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    450277331                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 4.016806                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         111610153                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                8572                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     38054196                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     19255677                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    434953271                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    123794504                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     746184236                       # number of misc regfile reads
system.switch_cpus_1.numCycles              450658882                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      26027157                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2184508352                       # Number of HB maps that are committed
system.switch_cpus_1.rename.FullRegisterEvents         5260                       # Number of times there has been no free registers
system.switch_cpus_1.rename.IQFullEvents     25411116                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       67316121                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     41669791                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      1834044                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   4801971909                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1943306643                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2456875855                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       255405496                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     17362292                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      5860193                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     95665183                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      272367369                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups    685361233                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   2748821638                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         3163                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts         1114                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       187393547                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts         1114                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2157246951                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        3784092249                       # The number of ROB writes
system.switch_cpus_1.timesIdled                 54762                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          785                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6837674                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        18897                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     13664008                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          18897                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests       228983                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests       457762                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops              1                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                912                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          899                       # Transaction distribution
system.membus.trans_dist::CleanEvict               36                       # Transaction distribution
system.membus.trans_dist::ReadExReq                22                       # Transaction distribution
system.membus.trans_dist::ReadExResp               22                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           912                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port         2803                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total         2803                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2803                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       117312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       117312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  117312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               934                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     934    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 934                       # Request fanout histogram
system.membus.reqLayer2.occupancy             5686000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5068000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1423501592000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1423501592000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1423501592000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1423501592000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1423501592000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1423501592000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1423501592000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4277413                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4989628                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1909461                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          174948                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           11340                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          11340                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2548921                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2548921                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1909461                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2367952                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      5728383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     14773299                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              20501682                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    244411008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    621995904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              866406912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          247703                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12020160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7085377                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002778                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.052632                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7065695     99.72%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  19682      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7085377                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        13543278000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7381112234                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2867656556                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1423501592000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst      1872393                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      4725162                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6597555                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst      1872393                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      4725162                       # number of overall hits
system.l2.overall_hits::total                 6597555                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst        37068                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       191711                       # number of demand (read+write) misses
system.l2.demand_misses::total                 228779                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst        37068                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       191711                       # number of overall misses
system.l2.overall_misses::total                228779                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst    851103000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data   4143791000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4994894000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst    851103000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data   4143791000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4994894000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst      1909461                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      4916873                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6826334                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst      1909461                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      4916873                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6826334                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.019413                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.038990                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.033514                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.019413                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.038990                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.033514                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 22960.585950                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 21614.779538                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 21832.834307                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 22960.585950                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 21614.779538                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 21832.834307                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              187815                       # number of writebacks
system.l2.writebacks::total                    187815                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst        37068                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       191711                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            228779                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst        37068                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       191711                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           228779                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst    665763000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data   3185236000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3850999000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst    665763000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data   3185236000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3850999000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.019413                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.038990                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.033514                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.019413                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.038990                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.033514                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 17960.585950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 16614.779538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 16832.834307                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 17960.585950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 16614.779538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 16832.834307                       # average overall mshr miss latency
system.l2.replacements                         247702                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4801813                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4801813                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4801813                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4801813                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1908676                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1908676                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1908676                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1908676                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          128                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           128                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        11340                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                11340                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus_1.data        11340                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            11340                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus_1.data      2390483                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2390483                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       158438                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              158438                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   3408167000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3408167000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      2548921                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2548921                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.062159                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.062159                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 21511.045330                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 21511.045330                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       158438                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         158438                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   2615977000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2615977000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.062159                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.062159                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 16511.045330                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 16511.045330                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst      1872393                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1872393                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst        37068                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            37068                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst    851103000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    851103000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst      1909461                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1909461                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.019413                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.019413                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 22960.585950                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 22960.585950                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst        37068                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        37068                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    665763000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    665763000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.019413                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.019413                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 17960.585950                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 17960.585950                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      2334679                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2334679                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data        33273                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           33273                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data    735624000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    735624000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      2367952                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2367952                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.014051                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.014051                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 22108.736814                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 22108.736814                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data        33273                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        33273                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data    569259000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    569259000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.014051                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.014051                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 17108.736814                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 17108.736814                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1423501592000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    14887119                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    251798                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     59.123262                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     368.113050                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.071544                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         4.087356                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.115740                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data     2.953625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst   610.519575                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  3110.139109                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.089871                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000998                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000721                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.149053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.759311                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1073                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2986                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 109553486                       # Number of tag accesses
system.l2.tags.data_accesses                109553486                       # Number of data accesses
system.l2.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l2.tags.cache_averse                  13663095                       # Number of cache averse accesses
system.l2.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l2.tags.cache_averse_victims            247702                       # Number of cache averse victims
system.l2.tags.OPT_hits                             0                       # Number of OPT hits
system.l2.tags.OPT_misses                           0                       # Number of OPT misses
system.l2.tags.OPT_nan                       13663223                       # Number of OPT nan
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1423501592000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst        36371                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data       191474                       # number of demand (read+write) hits
system.l3.demand_hits::total                   227845                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst        36371                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data       191474                       # number of overall hits
system.l3.overall_hits::total                  227845                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          697                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data          237                       # number of demand (read+write) misses
system.l3.demand_misses::total                    934                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          697                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data          237                       # number of overall misses
system.l3.overall_misses::total                   934                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     60421500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data     20825000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total         81246500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     60421500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data     20825000                       # number of overall miss cycles
system.l3.overall_miss_latency::total        81246500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst        37068                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data       191711                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               228779                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst        37068                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data       191711                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              228779                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.018803                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.001236                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.004083                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.018803                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.001236                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.004083                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 86687.948350                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 87869.198312                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 86987.687366                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 86687.948350                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 87869.198312                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 86987.687366                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks                 899                       # number of writebacks
system.l3.writebacks::total                       899                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          697                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data          237                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total               934                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          697                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data          237                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total              934                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     53451500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data     18455000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total     71906500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     53451500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data     18455000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total     71906500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.018803                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.001236                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.004083                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.018803                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.001236                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.004083                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 76687.948350                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 77869.198312                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 76987.687366                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 76687.948350                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 77869.198312                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 76987.687366                       # average overall mshr miss latency
system.l3.replacements                            934                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       187815                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           187815                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       187815                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       187815                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_hits::.switch_cpus_1.data       158416                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                158416                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data           22                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                  22                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data      1589500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total       1589500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       158438                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            158438                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.000139                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.000139                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data        72250                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total        72250                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data           22                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total             22                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data      1369500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total      1369500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.000139                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.000139                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data        62250                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total        62250                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_hits::.switch_cpus_1.inst        36371                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_1.data        33058                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             69429                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst          697                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data          215                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             912                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst     60421500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data     19235500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     79657000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst        37068                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data        33273                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         70341                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst     0.018803                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.006462                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.012965                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 86687.948350                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 89467.441860                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 87343.201754                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst          697                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data          215                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          912                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst     53451500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data     17085500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     70537000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst     0.018803                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.006462                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.012965                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 76687.948350                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 79467.441860                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 77343.201754                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1423501592000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                      802137                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     33702                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     23.800872                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     595.212964                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst      3986.946781                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     27316.698721                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst   662.026048                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data   207.115486                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.018164                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.121672                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.833639                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.020203                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.006321                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        32768                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   7325126                       # Number of tag accesses
system.l3.tags.data_accesses                  7325126                       # Number of data accesses
system.l3.tags.cache_friendly                  457760                       # Number of cache friendly accesses
system.l3.tags.cache_averse                         0                       # Number of cache averse accesses
system.l3.tags.cache_friendly_victims             934                       # Number of cache friendly victims
system.l3.tags.cache_averse_victims                 0                       # Number of cache averse victims
system.l3.tags.OPT_hits                        456692                       # Number of OPT hits
system.l3.tags.OPT_misses                           0                       # Number of OPT misses
system.l3.tags.OPT_nan                           1070                       # Number of OPT nan
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1423501592000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp             70341                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       188714                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           41203                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           158438                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          158438                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        70341                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       686541                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     26662016                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                             934                       # Total snoops (count)
system.tol3bus.snoopTraffic                     57536                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           229713                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000004                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.002086                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 229712    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      1      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             229713                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          416696000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         343168500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1423501592000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        44608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data        15168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              59776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        44608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         44608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        57536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           57536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          697                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data          237                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 934                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          899                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                899                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       197968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data        67315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                265283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       197968                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           197968                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         255342                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               255342                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         255342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       197968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data        67315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               520624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       899.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       697.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples       237.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.281642144500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           50                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           50                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               60598                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                833                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         934                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        899                       # Number of write requests accepted
system.mem_ctrls.readBursts                       934                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      899                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                51                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               43                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     15900500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    4670000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                33413000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17024.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35774.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      293                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     260                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 31.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                28.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   934                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  899                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     92.111199                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    80.284221                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    70.721202                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          963     76.49%     76.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          236     18.75%     95.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           47      3.73%     98.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            7      0.56%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            4      0.32%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.08%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            1      0.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1259                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           50                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.540000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.399066                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      2.588909                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15             2      4.00%      4.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17             9     18.00%     22.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19            31     62.00%     84.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21             6     12.00%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23             1      2.00%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33             1      2.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            50                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           50                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.560000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.536186                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.907115                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               12     24.00%     24.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               36     72.00%     96.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      4.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            50                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  59776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   56192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   59776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                57536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  207560716500                       # Total gap between requests
system.mem_ctrls.avgGap                  113235524.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        44608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data        15168                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        56192                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 197967.916673613916                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 67314.772240525825                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 249377.088722285524                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          697                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data          237                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          899                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     24731250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data      8681750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4099249887500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     35482.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     36631.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 4559788528.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    30.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3869880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2056890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2670360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            1873980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     17787681600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3570108930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      83520114240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       104888375880                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.488999                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 217104687750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7524344250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    704987250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              5119380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2721015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3998400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2709180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     17787681600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3718872090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      83394840000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       104915941665                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.611334                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 216777487250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7524344250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1032187750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1423501592000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1400419550                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    143328597                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    109594930                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1653343077                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1400419550                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    143328597                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    109594930                       # number of overall hits
system.cpu.icache.overall_hits::total      1653343077                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      2137048                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       128723                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst      2013769                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4279540                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      2137048                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       128723                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst      2013769                       # number of overall misses
system.cpu.icache.overall_misses::total       4279540                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    915936000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst  14618296993                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  15534232993                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    915936000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst  14618296993                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  15534232993                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1402556598                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    143457320                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    111608699                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1657622617                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1402556598                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    143457320                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    111608699                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1657622617                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001524                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000897                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.018043                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002582                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001524                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000897                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.018043                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002582                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst  7115.558214                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst  7259.172722                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  3629.883818                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst  7115.558214                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst  7259.172722                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  3629.883818                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3489                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               161                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    21.670807                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4174720                       # number of writebacks
system.cpu.icache.writebacks::total           4174720                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst       104308                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       104308                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst       104308                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       104308                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       128723                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst      1909461                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2038184                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       128723                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst      1909461                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2038184                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    851574500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst  13298836493                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  14150410993                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    851574500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst  13298836493                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  14150410993                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000897                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.017109                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001230                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000897                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.017109                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001230                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst  6615.558214                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst  6964.707052                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  6942.656302                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst  6615.558214                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst  6964.707052                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  6942.656302                       # average overall mshr miss latency
system.cpu.icache.replacements                4174720                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1400419550                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    143328597                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    109594930                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1653343077                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      2137048                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       128723                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst      2013769                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4279540                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    915936000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst  14618296993                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  15534232993                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1402556598                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    143457320                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    111608699                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1657622617                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001524                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000897                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.018043                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002582                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst  7115.558214                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst  7259.172722                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  3629.883818                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst       104308                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       104308                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       128723                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst      1909461                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2038184                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    851574500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst  13298836493                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  14150410993                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000897                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.017109                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst  6615.558214                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst  6964.707052                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  6942.656302                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1423501592000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.984729                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1657518309                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4175232                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            396.988313                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   406.091072                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    25.834984                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    80.058673                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.793147                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.050459                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.156365                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999970                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          233                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6634665700                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6634665700                       # Number of data accesses
system.cpu.icache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.icache.tags.cache_averse        1657518309                       # Number of cache averse accesses
system.cpu.icache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.icache.tags.cache_averse_victims      4175232                       # Number of cache averse victims
system.cpu.icache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.icache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.icache.tags.OPT_nan             1657622617                       # Number of OPT nan
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1423501592000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1423501592000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1423501592000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.itb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.itb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.itb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.itb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.itb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.itb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1423501592000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1423501592000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1423501592000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.dtb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.dtb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dtb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.dtb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.dtb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.dtb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1423501592000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    469280651                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     52763369                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    469782678                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        991826698                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    469909833                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     52763369                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    469782678                       # number of overall hits
system.cpu.dcache.overall_hits::total       992455880                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3925363                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       610160                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     10401870                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       14937393                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3925597                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       610160                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     10401870                       # number of overall misses
system.cpu.dcache.overall_misses::total      14937627                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   4446640500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  67263967196                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  71710607696                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   4446640500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  67263967196                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  71710607696                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    473206014                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     53373529                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    480184548                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1006764091                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    473835430                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     53373529                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    480184548                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1007393507                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008295                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.011432                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.021662                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014837                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008285                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.011432                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.021662                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014828                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data  7287.663072                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data  6466.526422                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  4800.744527                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data  7287.663072                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data  6466.526422                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  4800.669323                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       605962                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            155786                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     3.889708                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           10                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      9261466                       # number of writebacks
system.cpu.dcache.writebacks::total           9261466                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      5473708                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5473708                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      5473708                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5473708                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       610160                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      4928162                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5538322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       610160                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      4928162                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5538322                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   4141560500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  37524508713                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  41666069213                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   4141560500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  37524508713                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  41666069213                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011432                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.010263                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005501                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011432                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.010263                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005498                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data  6787.663072                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data  7614.300973                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  7523.229818                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data  6787.663072                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data  7614.300973                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  7523.229818                       # average overall mshr miss latency
system.cpu.dcache.replacements                9451369                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    358311912                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     44312838                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    362053619                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       764678369                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1970539                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       309230                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      7839109                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      10118878                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   2231454000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  45058802000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  47290256000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    360282451                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     44622068                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    369892728                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    774797247                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005469                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.006930                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.021193                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013060                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data  7216.162727                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data  5747.949416                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  4673.468343                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      5470979                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      5470979                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       309230                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      2368130                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2677360                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2076839000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  16613291000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18690130000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.006930                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.006402                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003456                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  6716.162727                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data  7015.362755                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  6980.805719                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    110968739                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8450531                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    107729059                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      227148329                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1954824                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       300930                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      2562761                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4818515                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2215186500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  22205165196                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  24420351696                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    112923563                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8751461                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    110291820                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    231966844                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017311                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.034386                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.023236                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.020772                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data  7361.135480                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data  8664.547804                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  5068.024422                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         2729                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2729                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       300930                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      2560032                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2860962                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2064721500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  20911217713                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22975939213                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.034386                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.023211                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012333                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data  6861.135480                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data  8168.342315                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  8030.843896                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       629182                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        629182                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          234                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          234                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       629416                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       629416                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000372                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000372                       # miss rate for SoftPFReq accesses
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1423501592000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993776                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1001921832                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9451881                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            106.002375                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   394.069729                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    36.881520                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    81.042527                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.769667                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.072034                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.158286                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          273                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          190                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        4039025909                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       4039025909                       # Number of data accesses
system.cpu.dcache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.dcache.tags.cache_averse        1001921832                       # Number of cache averse accesses
system.cpu.dcache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dcache.tags.cache_averse_victims      9451881                       # Number of cache averse victims
system.cpu.dcache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.dcache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.dcache.tags.OPT_nan             1007393507                       # Number of OPT nan
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1423501592000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1094711409000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 328790183000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
