
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 3.12

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.34 source latency is_write_op$_DFFE_PN0P_/CLK ^
  -0.35 target latency mem_rdata[11]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFF_PN1_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net170 (net)
                  0.06    0.00    0.72 ^ input101/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.02    0.11    0.16    0.88 ^ input101/X (sky130_fd_sc_hd__clkbuf_2)
                                         net102 (net)
                  0.11    0.00    0.88 ^ state[0]$_DFF_PN1_/SET_B (sky130_fd_sc_hd__dfstp_2)
                                  0.88   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.12    0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.12    0.00    0.17 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.03    0.07    0.17    0.34 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4__leaf_clk (net)
                  0.07    0.00    0.34 ^ state[0]$_DFF_PN1_/CLK (sky130_fd_sc_hd__dfstp_2)
                          0.00    0.34   clock reconvergence pessimism
                          0.16    0.50   library removal time
                                  0.50   data required time
-----------------------------------------------------------------------------
                                  0.50   data required time
                                 -0.88   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: router_out_data[17] (input port clocked by core_clock)
Endpoint: mem_rdata[17]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ router_out_data[17] (in)
                                         router_out_data[17] (net)
                  0.00    0.00    0.20 ^ input76/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.06    0.26 ^ input76/X (sky130_fd_sc_hd__clkbuf_1)
                                         net77 (net)
                  0.04    0.00    0.26 ^ _287_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.37 ^ _287_/X (sky130_fd_sc_hd__mux2_1)
                                         _027_ (net)
                  0.04    0.00    0.37 ^ mem_rdata[17]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.37   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.12    0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.12    0.00    0.17 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.18    0.35 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1__leaf_clk (net)
                  0.07    0.00    0.35 ^ mem_rdata[17]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.35   clock reconvergence pessimism
                         -0.03    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.37   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: tx_valid$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net170 (net)
                  0.06    0.00    0.72 ^ input101/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.02    0.11    0.16    0.88 ^ input101/X (sky130_fd_sc_hd__clkbuf_2)
                                         net102 (net)
                  0.11    0.00    0.88 ^ hold1/A (sky130_fd_sc_hd__buf_16)
    71    0.36    0.37    0.35    1.23 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.37    0.00    1.23 ^ tx_valid$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  1.23   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.12    0.17    5.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.12    0.00    5.17 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.17    5.34 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_6__leaf_clk (net)
                  0.07    0.00    5.34 ^ tx_valid$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00    5.34   clock reconvergence pessimism
                          0.12    5.46   library recovery time
                                  5.46   data required time
-----------------------------------------------------------------------------
                                  5.46   data required time
                                 -1.23   data arrival time
-----------------------------------------------------------------------------
                                  4.23   slack (MET)


Startpoint: state[2]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_data[5]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.12    0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.12    0.00    0.17 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.18    0.35 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1__leaf_clk (net)
                  0.07    0.00    0.35 ^ state[2]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.00    0.04    0.36    0.71 v state[2]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         state[2] (net)
                  0.04    0.00    0.71 v _198_/A (sky130_fd_sc_hd__clkbuf_2)
     8    0.02    0.09    0.15    0.86 v _198_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _075_ (net)
                  0.09    0.00    0.86 v _203_/B1_N (sky130_fd_sc_hd__a21boi_2)
     3    0.01    0.07    0.20    1.06 v _203_/Y (sky130_fd_sc_hd__a21boi_2)
                                         _079_ (net)
                  0.07    0.00    1.06 v _220_/A (sky130_fd_sc_hd__nor4_4)
     5    0.03    0.47    0.49    1.55 ^ _220_/Y (sky130_fd_sc_hd__nor4_4)
                                         _093_ (net)
                  0.47    0.00    1.55 ^ _221_/A (sky130_fd_sc_hd__buf_6)
    10    0.05    0.11    0.23    1.78 ^ _221_/X (sky130_fd_sc_hd__buf_6)
                                         _094_ (net)
                  0.11    0.00    1.78 ^ _251_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.33    2.11 v _251_/X (sky130_fd_sc_hd__mux2_1)
                                         _011_ (net)
                  0.06    0.00    2.11 v tx_data[5]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.11   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.12    0.17    5.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.12    0.00    5.17 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     7    0.03    0.07    0.17    5.34 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3__leaf_clk (net)
                  0.07    0.00    5.34 ^ tx_data[5]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.34   clock reconvergence pessimism
                         -0.12    5.23   library setup time
                                  5.23   data required time
-----------------------------------------------------------------------------
                                  5.23   data required time
                                 -2.11   data arrival time
-----------------------------------------------------------------------------
                                  3.12   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: tx_valid$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net170 (net)
                  0.06    0.00    0.72 ^ input101/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.02    0.11    0.16    0.88 ^ input101/X (sky130_fd_sc_hd__clkbuf_2)
                                         net102 (net)
                  0.11    0.00    0.88 ^ hold1/A (sky130_fd_sc_hd__buf_16)
    71    0.36    0.37    0.35    1.23 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.37    0.00    1.23 ^ tx_valid$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  1.23   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.12    0.17    5.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.12    0.00    5.17 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.17    5.34 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_6__leaf_clk (net)
                  0.07    0.00    5.34 ^ tx_valid$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00    5.34   clock reconvergence pessimism
                          0.12    5.46   library recovery time
                                  5.46   data required time
-----------------------------------------------------------------------------
                                  5.46   data required time
                                 -1.23   data arrival time
-----------------------------------------------------------------------------
                                  4.23   slack (MET)


Startpoint: state[2]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_data[5]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.12    0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.12    0.00    0.17 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.18    0.35 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1__leaf_clk (net)
                  0.07    0.00    0.35 ^ state[2]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.00    0.04    0.36    0.71 v state[2]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         state[2] (net)
                  0.04    0.00    0.71 v _198_/A (sky130_fd_sc_hd__clkbuf_2)
     8    0.02    0.09    0.15    0.86 v _198_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _075_ (net)
                  0.09    0.00    0.86 v _203_/B1_N (sky130_fd_sc_hd__a21boi_2)
     3    0.01    0.07    0.20    1.06 v _203_/Y (sky130_fd_sc_hd__a21boi_2)
                                         _079_ (net)
                  0.07    0.00    1.06 v _220_/A (sky130_fd_sc_hd__nor4_4)
     5    0.03    0.47    0.49    1.55 ^ _220_/Y (sky130_fd_sc_hd__nor4_4)
                                         _093_ (net)
                  0.47    0.00    1.55 ^ _221_/A (sky130_fd_sc_hd__buf_6)
    10    0.05    0.11    0.23    1.78 ^ _221_/X (sky130_fd_sc_hd__buf_6)
                                         _094_ (net)
                  0.11    0.00    1.78 ^ _251_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.33    2.11 v _251_/X (sky130_fd_sc_hd__mux2_1)
                                         _011_ (net)
                  0.06    0.00    2.11 v tx_data[5]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.11   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.12    0.17    5.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.12    0.00    5.17 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     7    0.03    0.07    0.17    5.34 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3__leaf_clk (net)
                  0.07    0.00    5.34 ^ tx_data[5]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.34   clock reconvergence pessimism
                         -0.12    5.23   library setup time
                                  5.23   data required time
-----------------------------------------------------------------------------
                                  5.23   data required time
                                 -2.11   data arrival time
-----------------------------------------------------------------------------
                                  3.12   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.0229853391647339

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.4888180494308472

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6871

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.029823128134012222

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.03388400003314018

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8802

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: state[2]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_data[5]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.18    0.35 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.35 ^ state[2]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.36    0.71 v state[2]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.15    0.86 v _198_/X (sky130_fd_sc_hd__clkbuf_2)
   0.20    1.06 v _203_/Y (sky130_fd_sc_hd__a21boi_2)
   0.49    1.55 ^ _220_/Y (sky130_fd_sc_hd__nor4_4)
   0.23    1.78 ^ _221_/X (sky130_fd_sc_hd__buf_6)
   0.33    2.11 v _251_/X (sky130_fd_sc_hd__mux2_1)
   0.00    2.11 v tx_data[5]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           2.11   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.17    5.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.17    5.34 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    5.34 ^ tx_data[5]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.34   clock reconvergence pessimism
  -0.12    5.23   library setup time
           5.23   data required time
---------------------------------------------------------
           5.23   data required time
          -2.11   data arrival time
---------------------------------------------------------
           3.12   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: first_write_done$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: first_write_done$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.18    0.35 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.35 ^ first_write_done$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.35    0.69 ^ first_write_done$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.09    0.78 ^ _276_/X (sky130_fd_sc_hd__a21o_1)
   0.00    0.78 ^ first_write_done$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.78   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.18    0.35 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.35 ^ first_write_done$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.35   clock reconvergence pessimism
  -0.03    0.32   library hold time
           0.32   data required time
---------------------------------------------------------
           0.32   data required time
          -0.78   data arrival time
---------------------------------------------------------
           0.46   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.3429

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.3415

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.1106

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
3.1165

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
147.659433

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.96e-04   7.09e-06   9.21e-10   6.03e-04  53.1%
Combinational          4.33e-05   4.12e-05   9.67e-10   8.45e-05   7.4%
Clock                  2.41e-04   2.08e-04   9.25e-11   4.48e-04  39.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.80e-04   2.56e-04   1.98e-09   1.14e-03 100.0%
                          77.5%      22.5%       0.0%
