# 128-bit-AES-in-Verilog
the 128-bit AES implemented using the Verilog HDL as a pure combinational logic, it is provided with a testbench for each module, and tested by several testcases.
