library ieee;
use ieee.std_logic_1164.all;

entity SerialReceiver is
port(
SS, SCLK, SDX, accept: in std_logic;
DXval: out std_logic;
D: out std_logic_vector(3 downto 0));
end SerialReceiver;
