# Reading E:/Download/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do time_divider_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/Download/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/intelProjects/time_divider {E:/intelProjects/time_divider/time_divider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:39 on Dec 26,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/intelProjects/time_divider" E:/intelProjects/time_divider/time_divider.v 
# -- Compiling module time_divider
# 
# Top level modules:
# 	time_divider
# End time: 15:06:39 on Dec 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/intelProjects/time_divider/simulation/modelsim {E:/intelProjects/time_divider/simulation/modelsim/time_divider.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:39 on Dec 26,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/intelProjects/time_divider/simulation/modelsim" E:/intelProjects/time_divider/simulation/modelsim/time_divider.vt 
# -- Compiling module time_divider_vlg_tst
# 
# Top level modules:
# 	time_divider_vlg_tst
# End time: 15:06:39 on Dec 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxii_ver -L rtl_work -L work -voptargs="+acc"  time_divider_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxii_ver -L rtl_work -L work -voptargs=""+acc"" time_divider_vlg_tst 
# Start time: 15:06:39 on Dec 26,2018
# Loading work.time_divider_vlg_tst
# Loading work.time_divider
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# ** Note: $stop    : E:/intelProjects/time_divider/simulation/modelsim/time_divider.vt(62)
#    Time: 1010 ps  Iteration: 0  Instance: /time_divider_vlg_tst
# Break in Module time_divider_vlg_tst at E:/intelProjects/time_divider/simulation/modelsim/time_divider.vt line 62
# End time: 15:13:26 on Dec 26,2018, Elapsed time: 0:06:47
# Errors: 0, Warnings: 0
