
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.100627                       # Number of seconds simulated
sim_ticks                                1100627213000                       # Number of ticks simulated
final_tick                               1100627213000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1513164                       # Simulator instruction rate (inst/s)
host_op_rate                                  2457966                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3296791094                       # Simulator tick rate (ticks/s)
host_mem_usage                                 674532                       # Number of bytes of host memory used
host_seconds                                   333.85                       # Real time elapsed on the host
sim_insts                                   505166658                       # Number of instructions simulated
sim_ops                                     820587166                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1100627213000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           47104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        17992384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18039488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        47104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         47104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     16479104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16479104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              736                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           281131                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              281867                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        257486                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             257486                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              42797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           16347392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              16390189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         42797                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            42797                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        14972466                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             14972466                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        14972466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             42797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          16347392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             31362655                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1100627213000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1100627213000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   239266648                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    64382894                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5987                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1004                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1100627213000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1100627213000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   670577247                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            78                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1100627213000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2201254426                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   505166658                       # Number of instructions committed
system.cpu.committedOps                     820587166                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             815768987                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   4324                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     9453744                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     46579552                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    815768987                       # number of integer instructions
system.cpu.num_fp_insts                          4324                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1829128284                       # number of times the integer registers were read
system.cpu.num_int_register_writes          707859061                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 6422                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3209                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            297650499                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           279965075                       # number of times the CC registers were written
system.cpu.num_mem_refs                     303649535                       # number of memory refs
system.cpu.num_load_insts                   239266641                       # Number of load instructions
system.cpu.num_store_insts                   64382894                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2201254426                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          61787381                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1363336      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                 507122428     61.80%     61.97% # Class of executed instruction
system.cpu.op_class::IntMult                       15      0.00%     61.97% # Class of executed instruction
system.cpu.op_class::IntDiv                   8449255      1.03%     63.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                     132      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                      348      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                      682      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                      776      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                     530      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdShift                    129      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::MemRead                239265663     29.16%     92.15% # Class of executed instruction
system.cpu.op_class::MemWrite                64382204      7.85%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 978      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                690      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  820587166                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1100627213000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.950864                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           303649542                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            683918                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            443.985305                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.950864                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999904                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999904                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          435                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         607983002                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        607983002                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1100627213000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    238649576                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       238649576                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     64096030                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       64096030                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     302745606                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        302745606                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    302745606                       # number of overall hits
system.cpu.dcache.overall_hits::total       302745606                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       617072                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        617072                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       286864                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       286864                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       903936                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         903936                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       903936                       # number of overall misses
system.cpu.dcache.overall_misses::total        903936                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 104252809500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 104252809500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  22933436000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22933436000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 127186245500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 127186245500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 127186245500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 127186245500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    239266648                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    239266648                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     64382894                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64382894                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    303649542                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    303649542                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    303649542                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    303649542                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002579                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002579                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004456                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004456                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002977                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002977                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002977                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002977                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 168947.561225                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 168947.561225                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 79945.326008                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79945.326008                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 140702.710701                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 140702.710701                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 140702.710701                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 140702.710701                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       657933                       # number of writebacks
system.cpu.dcache.writebacks::total            657933                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       617072                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       617072                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       286864                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286864                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       903936                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       903936                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       903936                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       903936                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 103635737500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 103635737500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  22646572000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22646572000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 126282309500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 126282309500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 126282309500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 126282309500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002579                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002579                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004456                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004456                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002977                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002977                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002977                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002977                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 167947.561225                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 167947.561225                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 78945.326008                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78945.326008                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 139702.710701                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 139702.710701                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 139702.710701                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 139702.710701                       # average overall mshr miss latency
system.cpu.dcache.replacements                 683406                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1100627213000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1100627213000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1100627213000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           459.563787                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           670577247                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               754                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          889359.744032                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   459.563787                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.897586                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.897586                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          466                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1341155248                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1341155248                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1100627213000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    670576493                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       670576493                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     670576493                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        670576493                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    670576493                       # number of overall hits
system.cpu.icache.overall_hits::total       670576493                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          754                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           754                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          754                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            754                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          754                       # number of overall misses
system.cpu.icache.overall_misses::total           754                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    119187000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    119187000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    119187000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    119187000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    119187000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    119187000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    670577247                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    670577247                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    670577247                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    670577247                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    670577247                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    670577247                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 158072.944297                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 158072.944297                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 158072.944297                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 158072.944297                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 158072.944297                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 158072.944297                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          288                       # number of writebacks
system.cpu.icache.writebacks::total               288                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          754                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          754                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          754                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          754                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          754                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          754                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    118433000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    118433000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    118433000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    118433000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    118433000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    118433000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 157072.944297                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 157072.944297                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 157072.944297                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 157072.944297                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 157072.944297                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 157072.944297                       # average overall mshr miss latency
system.cpu.icache.replacements                    288                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1100627213000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1100627213000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1100627213000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2047.618369                       # Cycle average of tags in use
system.l2.tags.total_refs                     1588362                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    520751                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.050137                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.110875                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.753158                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2045.754336                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000542                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.998903                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999814                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          449                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1427                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13227815                       # Number of tag accesses
system.l2.tags.data_accesses                 13227815                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1100627213000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       657933                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657933                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          288                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              288                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data            220018                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               220018                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3042                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3042                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 15                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         161087                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            161087                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    15                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                164129                       # number of demand (read+write) hits
system.l2.demand_hits::total                   164144                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   15                       # number of overall hits
system.l2.overall_hits::cpu.data               164129                       # number of overall hits
system.l2.overall_hits::total                  164144                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            63804                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63804                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           739                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              739                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       455985                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          455985                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 739                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              519789                       # number of demand (read+write) misses
system.l2.demand_misses::total                 520528                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                739                       # number of overall misses
system.l2.overall_misses::cpu.data             519789                       # number of overall misses
system.l2.overall_misses::total                520528                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  19874144000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19874144000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    117138500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    117138500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 101018707500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 101018707500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     117138500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  120892851500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     121009990000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    117138500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 120892851500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    121009990000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       657933                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657933                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          288                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          288                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data        220018                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           220018                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          66846                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66846                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          754                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            754                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       617072                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        617072                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               754                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            683918                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               684672                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              754                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           683918                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              684672                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.954492                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.954492                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.980106                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.980106                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.738949                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.738949                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.980106                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.760017                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.760259                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.980106                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.760017                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.760259                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 311487.430255                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 311487.430255                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 158509.472260                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 158509.472260                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 221539.540774                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 221539.540774                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 158509.472260                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 232580.626947                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 232475.467218                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 158509.472260                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 232580.626947                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 232475.467218                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               508867                       # number of writebacks
system.l2.writebacks::total                    508867                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           21                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            21                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        63804                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          63804                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          739                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          739                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       455985                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       455985                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            739                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         519789                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            520528                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           739                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        519789                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           520528                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  19236104000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19236104000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    109748500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    109748500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  96458857500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  96458857500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    109748500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 115694961500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 115804710000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    109748500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 115694961500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 115804710000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.954492                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.954492                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.980106                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.980106                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.738949                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.738949                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.980106                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.760017                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.760259                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.980106                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.760017                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.760259                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 301487.430255                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 301487.430255                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 148509.472260                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 148509.472260                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 211539.540774                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 211539.540774                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 148509.472260                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 222580.626947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 222475.467218                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 148509.472260                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 222580.626947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 222475.467218                       # average overall mshr miss latency
system.l2.replacements                         518703                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1100627213000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 16179.929570                       # Cycle average of tags in use
system.l3.tags.total_refs                     1038589                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    281884                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      3.684455                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        0.954294                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst         12.769359                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      16166.205917                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000058                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000779                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.986707                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.987545                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16267                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   2359086                       # Number of tag accesses
system.l3.tags.data_accesses                  2359086                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1100627213000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       508867                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           508867                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                667                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   667                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.inst              3                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu.data         237991                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            237994                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.inst                     3                       # number of demand (read+write) hits
system.l3.demand_hits::cpu.data                238658                       # number of demand (read+write) hits
system.l3.demand_hits::total                   238661                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.inst                    3                       # number of overall hits
system.l3.overall_hits::cpu.data               238658                       # number of overall hits
system.l3.overall_hits::total                  238661                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            63137                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               63137                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          736                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       217994                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          218730                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 736                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              281131                       # number of demand (read+write) misses
system.l3.demand_misses::total                 281867                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                736                       # number of overall misses
system.l3.overall_misses::cpu.data             281131                       # number of overall misses
system.l3.overall_misses::total                281867                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data  18527256500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   18527256500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    101588000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data  88944117000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  89045705000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     101588000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  107471373500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     107572961500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    101588000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 107471373500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    107572961500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       508867                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       508867                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          63804                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             63804                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          739                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       455985                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        456724                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               739                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            519789                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               520528                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              739                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           519789                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              520528                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.989546                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.989546                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst     0.995940                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.478073                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.478911                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst         0.995940                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.540856                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.541502                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst        0.995940                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.540856                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.541502                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 293445.309407                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 293445.309407                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 138027.173913                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 408011.766379                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 407103.300873                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 138027.173913                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 382282.186952                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 381644.397890                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 138027.173913                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 382282.186952                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 381644.397890                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               257486                       # number of writebacks
system.l3.writebacks::total                    257486                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks           12                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            12                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        63137                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          63137                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          736                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       217994                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       218730                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            736                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         281131                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            281867                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           736                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        281131                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           281867                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data  17895886500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  17895886500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     94228000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  86764177000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  86858405000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     94228000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 104660063500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 104754291500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     94228000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 104660063500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 104754291500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.989546                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.989546                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst     0.995940                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.478073                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.478911                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst     0.995940                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.540856                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.541502                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst     0.995940                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.540856                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.541502                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 283445.309407                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 283445.309407                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 128027.173913                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 398011.766379                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 397103.300873                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 128027.173913                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 372282.186952                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 371644.397890                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 128027.173913                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 372282.186952                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 371644.397890                       # average overall mshr miss latency
system.l3.replacements                         265500                       # number of replacements
system.membus.snoop_filter.tot_requests        546906                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       265039                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1100627213000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             218730                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       257486                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7537                       # Transaction distribution
system.membus.trans_dist::ReadExReq             63137                       # Transaction distribution
system.membus.trans_dist::ReadExResp            63137                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        218730                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       828757                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       828757                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 828757                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     34518592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     34518592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34518592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            281867                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  281867    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              281867                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1576865500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1409350000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1588384                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       903712                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1130                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1130                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1100627213000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            617826                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1424286                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          288                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           43323                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          220018                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         220018                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66846                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66846                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           754                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       617072                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2491278                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2493074                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        66688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85878464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85945152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          784203                       # Total snoops (count)
system.tol2bus.snoopTraffic                  49046592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1688893                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000670                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025869                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1687762     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1131      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1688893                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1452413000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1131000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1135886000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1100627213000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            456724                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       766353                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           17220                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            63804                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           63804                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       456724                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      1559129                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     65881280                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          265500                       # Total snoops (count)
system.tol3bus.snoopTraffic                  16479104                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1304101                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.203589                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.402667                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1038601     79.64%     79.64% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 265500     20.36%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1304101                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1028167500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         780792000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
