# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ip_ram.srcs/sources_1/ip/mult_signed_18bit/sim/mult_signed_18bit.vhd" \

# Do not sort compile order
nosort
