// Seed: 2655563070
module module_0 (
    input supply0 id_0,
    input wire id_1,
    input tri1 id_2,
    input tri0 id_3,
    input supply1 id_4,
    input uwire id_5,
    input tri1 id_6,
    input supply1 id_7,
    input wand id_8,
    output uwire id_9,
    input wor id_10
);
  logic [7:0] id_12;
  wire id_13, id_14;
  wire id_15;
  wire id_16;
  assign id_12[1] = id_4;
  wire id_17 = id_15;
endmodule
module module_1 (
    output wor   id_0,
    output tri0  id_1,
    output tri   id_2,
    input  tri   id_3,
    input  uwire id_4,
    output tri1  id_5,
    input  wor   id_6,
    output tri   id_7,
    input  tri   id_8
);
  wire id_10;
  module_0(
      id_6, id_6, id_4, id_8, id_4, id_8, id_6, id_4, id_8, id_1, id_3
  );
endmodule
