// Seed: 2221854219
module module_0 (
    output id_0,
    input logic id_1,
    output id_2,
    input id_3,
    input real id_4
);
  assign id_0 = {id_3 / id_3, SystemTFIdentifier} ? 1 & id_1 : 1;
  logic id_5;
  always @(posedge id_4) begin
    id_2 <= 1;
  end
  assign sample = id_5 | "" - id_3 | id_5 | 1;
endmodule
