  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir D:/vitis/projects_learning/hls_cnn/hls_component/hls_component 
INFO: [HLS 200-2176] Writing Vitis IDE component file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'D:/vitis/projects_learning/hls_cnn/hls_component/hls_component'.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=cnn_layer.cpp' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'D:/vitis/projects_learning/hls_cnn/hls_component/cnn_layer.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=cnn_layer.h' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'D:/vitis/projects_learning/hls_cnn/hls_component/cnn_layer.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=weights.cpp' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'D:/vitis/projects_learning/hls_cnn/hls_component/weights.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=weights.h' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'D:/vitis/projects_learning/hls_cnn/hls_component/weights.h' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=test.cpp' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'D:/vitis/projects_learning/hls_cnn/hls_component/test.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=cnn_top' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7z020clg400-2' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'syn.interface.m_axi_addr64=0' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(13)
INFO: [HLS 200-2176] Writing Vitis IDE component file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/vitis-comp.json
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/2025.1/Vitis/win64/tools/vcxx/libexec/clang++"
   Compiling test.cpp_pre.cpp.tb.cpp
   Compiling apatb_cnn_top.cpp
   Compiling weights.cpp_pre.cpp.tb.cpp
   Compiling cnn_layer.cpp_pre.cpp.tb.cpp
   Compiling apatb_cnn_top_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Output[0] = 1.3125
Output[1] = -0.273682
Output[2] = 1.5437
Output[3] = 0.878662
Output[4] = 0.885254
Test completed with 0 errors
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 8192
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

D:\vitis\projects_learning\hls_cnn\hls_component\hls_component\hls\sim\verilog>set PATH= 

D:\vitis\projects_learning\hls_cnn\hls_component\hls_component\hls\sim\verilog>call C:/Xilinx/2025.1/Vivado/bin/xelab xil_defaultlib.apatb_cnn_top_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj cnn_top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_1_20 -L floating_point_v7_0_25 --lib "ieee_proposed=./ieee_proposed" -L uvm -relax -i ./svr -i ./axivip -i ./svtb -i ./file_agent -i ./cnn_top_subsystem  -s cnn_top  
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_cnn_top_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj cnn_top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_20 -L floating_point_v7_0_25 --lib ieee_proposed=./ieee_proposed -L uvm -relax -i ./svr -i ./axivip -i ./svtb -i ./file_agent -i ./cnn_top_subsystem -s cnn_top 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_cnn_top_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_am_addmul_4ns_2ns_6ns_11_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_am_addmul_4ns_2ns_6ns_11_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module cnn_top_am_addmul_4ns_2ns_6ns_11_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_convolution_func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_convolution_func
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_convolution_func_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_convolution_func_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_convolution_func_1_Pipeline_VITIS_LOOP_78_2_VITIS_LOOP_80_3_VITIS_LOOP_83_4_VITI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_convolution_func_1_Pipeline_VITIS_LOOP_78_2_VITIS_LOOP_80_3_VITIS_LOOP_83_4_VITI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_convolution_func_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_convolution_func_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_convolution_func_2_Pipeline_VITIS_LOOP_80_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_convolution_func_2_Pipeline_VITIS_LOOP_80_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_convolution_func_Pipeline_VITIS_LOOP_78_2_VITIS_LOOP_80_3_VITIS_LOOP_83_4_VITIS_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_convolution_func_Pipeline_VITIS_LOOP_78_2_VITIS_LOOP_80_3_VITIS_LOOP_83_4_VITIS_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_fifo_w16_d16_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_fifo_w16_d16_S
INFO: [VRFC 10-311] analyzing module cnn_top_fifo_w16_d16_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module cnn_top_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module cnn_top_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module cnn_top_gmem0_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module cnn_top_gmem0_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module cnn_top_gmem0_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module cnn_top_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module cnn_top_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module cnn_top_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module cnn_top_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module cnn_top_gmem1_m_axi_store
INFO: [VRFC 10-311] analyzing module cnn_top_gmem1_m_axi_write
INFO: [VRFC 10-311] analyzing module cnn_top_gmem1_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module cnn_top_gmem1_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module cnn_top_gmem1_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module cnn_top_gmem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module cnn_top_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module cnn_top_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module cnn_top_gmem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module cnn_top_gmem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_gmem2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_gmem2_m_axi
INFO: [VRFC 10-311] analyzing module cnn_top_gmem2_m_axi_load
INFO: [VRFC 10-311] analyzing module cnn_top_gmem2_m_axi_read
INFO: [VRFC 10-311] analyzing module cnn_top_gmem2_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module cnn_top_gmem2_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module cnn_top_gmem2_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module cnn_top_gmem2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module cnn_top_gmem2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module cnn_top_gmem2_m_axi_srl
INFO: [VRFC 10-311] analyzing module cnn_top_gmem2_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_gmem3_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_gmem3_m_axi
INFO: [VRFC 10-311] analyzing module cnn_top_gmem3_m_axi_load
INFO: [VRFC 10-311] analyzing module cnn_top_gmem3_m_axi_read
INFO: [VRFC 10-311] analyzing module cnn_top_gmem3_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module cnn_top_gmem3_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module cnn_top_gmem3_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module cnn_top_gmem3_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module cnn_top_gmem3_m_axi_fifo
INFO: [VRFC 10-311] analyzing module cnn_top_gmem3_m_axi_srl
INFO: [VRFC 10-311] analyzing module cnn_top_gmem3_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_gmem4_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_gmem4_m_axi
INFO: [VRFC 10-311] analyzing module cnn_top_gmem4_m_axi_load
INFO: [VRFC 10-311] analyzing module cnn_top_gmem4_m_axi_read
INFO: [VRFC 10-311] analyzing module cnn_top_gmem4_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module cnn_top_gmem4_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module cnn_top_gmem4_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module cnn_top_gmem4_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module cnn_top_gmem4_m_axi_fifo
INFO: [VRFC 10-311] analyzing module cnn_top_gmem4_m_axi_srl
INFO: [VRFC 10-311] analyzing module cnn_top_gmem4_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_gmem5_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_gmem5_m_axi
INFO: [VRFC 10-311] analyzing module cnn_top_gmem5_m_axi_load
INFO: [VRFC 10-311] analyzing module cnn_top_gmem5_m_axi_read
INFO: [VRFC 10-311] analyzing module cnn_top_gmem5_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module cnn_top_gmem5_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module cnn_top_gmem5_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module cnn_top_gmem5_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module cnn_top_gmem5_m_axi_fifo
INFO: [VRFC 10-311] analyzing module cnn_top_gmem5_m_axi_srl
INFO: [VRFC 10-311] analyzing module cnn_top_gmem5_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_gmem6_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_gmem6_m_axi
INFO: [VRFC 10-311] analyzing module cnn_top_gmem6_m_axi_load
INFO: [VRFC 10-311] analyzing module cnn_top_gmem6_m_axi_read
INFO: [VRFC 10-311] analyzing module cnn_top_gmem6_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module cnn_top_gmem6_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module cnn_top_gmem6_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module cnn_top_gmem6_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module cnn_top_gmem6_m_axi_fifo
INFO: [VRFC 10-311] analyzing module cnn_top_gmem6_m_axi_srl
INFO: [VRFC 10-311] analyzing module cnn_top_gmem6_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_gmem7_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_gmem7_m_axi
INFO: [VRFC 10-311] analyzing module cnn_top_gmem7_m_axi_load
INFO: [VRFC 10-311] analyzing module cnn_top_gmem7_m_axi_read
INFO: [VRFC 10-311] analyzing module cnn_top_gmem7_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module cnn_top_gmem7_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module cnn_top_gmem7_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module cnn_top_gmem7_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module cnn_top_gmem7_m_axi_fifo
INFO: [VRFC 10-311] analyzing module cnn_top_gmem7_m_axi_srl
INFO: [VRFC 10-311] analyzing module cnn_top_gmem7_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_input_buf_1_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_input_buf_1_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_input_buf_2_RAM_1WNR_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_input_buf_2_RAM_1WNR_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_input_buf_3_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_input_buf_3_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_input_buf_4_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_input_buf_4_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_input_buf_RAM_1WNR_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_input_buf_RAM_1WNR_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_load_params_func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_load_params_func
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_load_params_func_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_load_params_func_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_load_params_func_1_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_27_2_VITIS_LOOP_29_3_VITI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_load_params_func_1_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_27_2_VITIS_LOOP_29_3_VITI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_load_params_func_1_Pipeline_VITIS_LOOP_39_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_load_params_func_1_Pipeline_VITIS_LOOP_39_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_load_params_func_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_load_params_func_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_load_params_func_2_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_load_params_func_2_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_load_params_func_2_Pipeline_VITIS_LOOP_39_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_load_params_func_2_Pipeline_VITIS_LOOP_39_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_load_params_func_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_27_2_VITIS_LOOP_29_3_VITIS_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_load_params_func_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_27_2_VITIS_LOOP_29_3_VITIS_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_load_params_func_Pipeline_VITIS_LOOP_39_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_load_params_func_Pipeline_VITIS_LOOP_39_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_local_bias_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_local_bias_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_local_weights_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_local_weights_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_mac_muladd_16s_16s_28ns_28_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_mac_muladd_16s_16s_28ns_28_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module cnn_top_mac_muladd_16s_16s_28ns_28_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_mac_muladd_16s_16s_28s_28_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_mac_muladd_16s_16s_28s_28_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module cnn_top_mac_muladd_16s_16s_28s_28_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_mac_muladd_16s_16s_32ns_32_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module cnn_top_mac_muladd_16s_16s_32ns_32_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_mul_16s_16s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_mul_16s_16s_28_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_mul_4ns_6ns_9_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_mul_4ns_6ns_9_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_mul_5ns_7ns_11_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_mul_5ns_7ns_11_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_output_buf_1_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_output_buf_1_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_output_buf_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_output_buf_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_pooling_func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_pooling_func
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_pooling_func_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_pooling_func_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_prepare_input_buf_func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_prepare_input_buf_func
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_prepare_input_buf_func_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_prepare_input_buf_func_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_prepare_input_buf_func_1_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_51_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_prepare_input_buf_func_1_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_51_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_prepare_input_buf_func_1_Pipeline_VITIS_LOOP_58_4_VITIS_LOOP_60_5_VITIS_LOOP_61_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_prepare_input_buf_func_1_Pipeline_VITIS_LOOP_58_4_VITIS_LOOP_60_5_VITIS_LOOP_61_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_prepare_input_buf_func_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_prepare_input_buf_func_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_50_2_VITIS_LOOP_51_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_50_2_VITIS_LOOP_51_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_58_4_VITIS_LOOP_60_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_58_4_VITIS_LOOP_60_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_prepare_input_buf_func_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_prepare_input_buf_func_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_prepare_input_buf_func_Pipeline_VITIS_LOOP_58_4_VITIS_LOOP_60_5_VITIS_LOOP_61_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_prepare_input_buf_func_Pipeline_VITIS_LOOP_58_4_VITIS_LOOP_60_5_VITIS_LOOP_61_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_read_input_func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_read_input_func
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_read_input_func_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_read_input_func_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_read_input_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_read_input_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_read_input_top_Pipeline_VITIS_LOOP_183_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_read_input_top_Pipeline_VITIS_LOOP_183_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_sparsemux_7_2_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_sparsemux_7_2_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_urem_4ns_3ns_2_8_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_urem_4ns_3ns_2_8_seq_1_divseq
INFO: [VRFC 10-311] analyzing module cnn_top_urem_4ns_3ns_2_8_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_urem_5ns_3ns_2_9_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_urem_5ns_3ns_2_9_1_divider
INFO: [VRFC 10-311] analyzing module cnn_top_urem_5ns_3ns_2_9_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_write_output_func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_write_output_func
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_write_output_func_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_write_output_func_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_write_output_func_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_write_output_func_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_write_output_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_write_output_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_write_output_top_Pipeline_VITIS_LOOP_191_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top_write_output_top_Pipeline_VITIS_LOOP_191_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/file_agent/file_agent_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/axivip/axi_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/axivip/axi_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/cnn_top_subsystem/cnn_top_subsystem_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/svtb/misc_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/sim/verilog/svtb/sv_module_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv_module_top
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_sv_module_top_sv
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package xil_defaultlib.axi_pkg
Compiling package xil_defaultlib.cnn_top_subsystem_pkg
Compiling package xil_defaultlib.file_agent_pkg
