<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="fifo_4kx18x9" module="FIFO_DC" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2013 06 26 14:33:32.526" version="5.5" type="Module" synthesis="synplify" source_format="VHDL">
  <Package>
		<File name="fifo_4kx18x9.lpc" type="lpc" modified="2013 06 26 14:33:30.000"/>
		<File name="fifo_4kx18x9.vhd" type="top_level_vhdl" modified="2013 06 26 14:33:30.000"/>
		<File name="fifo_4kx18x9_tmpl.vhd" type="template_vhdl" modified="2013 06 26 14:33:30.000"/>
		<File name="tb_fifo_4kx18x9_tmpl.vhd" type="testbench_vhdl" modified="2013 06 26 14:33:30.000"/>
  </Package>
</DiamondModule>
