module top_module (
    input clk,
    input [7:0] d,
    output [7:0] q
);   
    wire rst;
    always @(posedge clk or posedge rst) begin
        if (rst)
            q<=0;
        else 
            q<=d;
    
     end
     

endmodule
