INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilink_FPGA/Project/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/DVP_Capture/DVP_Capture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVP_Capture
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [F:/Xilink_FPGA/Project/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/DVP_Capture/DVP_Capture.v:156]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [F:/Xilink_FPGA/Project/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/DVP_Capture/DVP_Capture.v:157]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilink_FPGA/Project/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/DVP_Capture/DVP_Capture_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVP_Capture_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilink_FPGA/Project/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
