{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 2403, "design__instance__area": 70755.7, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 1, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.1278984099626541, "power__switching__total": 0.08887775242328644, "power__leakage__total": 7.503190317947883e-07, "power__total": 0.21677690744400024, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5274008046230576, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5337193060795037, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5690235110826352, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.6433007641998363, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.569023, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.643301, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 2, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 1, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7475480446251936, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.7557266137897031, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.5725831082448606, "timing__setup__ws__corner:nom_ss_125C_4v50": -3.5632955372696884, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -301.5766566276597, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -3.5632955372696884, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.281499, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 146, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -3.563296, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 146, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 1, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.4292576138264515, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.434784026643577, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.25305525058344996, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.75091979204634, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.253055, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.434275, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 4, "design__max_fanout_violation__count": 1, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.42755097894473076, "clock__skew__worst_setup": 0.43252716521529055, "timing__hold__ws": 0.2430535841386429, "timing__setup__ws": -3.92518295643296, "timing__hold__tns": 0, "timing__setup__tns": -334.50556693595865, "timing__hold__wns": 0, "timing__setup__wns": -3.92518295643296, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.243054, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 438, "timing__setup_r2r__ws": -3.925183, "timing__setup_r2r_vio__count": 438, "design__die__bbox": "0.0 0.0 337.445 355.365", "design__core__bbox": "6.72 15.68 330.4 337.12", "design__io": 106, "design__die__area": 119916, "design__core__area": 104044, "design__instance__count__stdcell": 3239, "design__instance__area__stdcell": 74426.1, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.715335, "design__instance__utilization__stdcell": 0.715335, "design__rows": 82, "design__rows:GF018hv5v_mcu_sc7": 82, "design__sites": 47396, "design__sites:GF018hv5v_mcu_sc7": 47396, "design__instance__count__class:buffer": 191, "design__instance__area__class:buffer": 4386.01, "design__instance__count__class:inverter": 139, "design__instance__area__class:inverter": 1431.27, "design__instance__count__class:sequential_cell": 280, "design__instance__area__class:sequential_cell": 18224.6, "design__instance__count__class:multi_input_combinational_cell": 1413, "design__instance__area__class:multi_input_combinational_cell": 34152.9, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 19843392, "design__instance__count__class:timing_repair_buffer": 258, "design__instance__area__class:timing_repair_buffer": 6954.39, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 102122, "design__violations": 0, "design__instance__count__class:clock_buffer": 91, "design__instance__area__class:clock_buffer": 4983.1, "design__instance__count__class:clock_inverter": 31, "design__instance__area__class:clock_inverter": 623.437, "design__instance__count__setup_buffer": 118, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 2412, "route__net__special": 2, "route__drc_errors__iter:0": 697, "route__wirelength__iter:0": 111302, "route__drc_errors__iter:1": 197, "route__wirelength__iter:1": 110082, "route__drc_errors__iter:2": 200, "route__wirelength__iter:2": 109754, "route__drc_errors__iter:3": 5, "route__wirelength__iter:3": 109565, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 109559, "route__drc_errors": 0, "route__wirelength": 109559, "route__vias": 16401, "route__vias__singlecut": 16401, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 649.08, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 52, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 52, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 52, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 1, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5248769345497973, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5306805145528594, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5540541515736468, "timing__setup__ws__corner:min_tt_025C_5v00": 2.8086094245280915, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.554054, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 2.808609, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 52, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 2, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 1, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7430145597982236, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.7506946388105781, "timing__hold__ws__corner:min_ss_125C_4v50": 0.5967677632080739, "timing__setup__ws__corner:min_ss_125C_4v50": -3.2632075742969597, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -274.5686422604852, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -3.2632075742969597, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.256056, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 146, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -3.263208, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 146, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 52, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 1, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.42755097894473076, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.43252716521529055, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2430535841386429, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.8249148264627, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.243054, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.537839, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 52, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 1, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.530504655220785, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5372037411408364, "timing__hold__ws__corner:max_tt_025C_5v00": 0.586733345183114, "timing__setup__ws__corner:max_tt_025C_5v00": 2.443084026454839, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.586733, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.443084, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 52, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 4, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 1, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.7530849490501986, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.7615157608930367, "timing__hold__ws__corner:max_ss_125C_4v50": 0.5437710435841375, "timing__setup__ws__corner:max_ss_125C_4v50": -3.92518295643296, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -334.50556693595865, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -3.92518295643296, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.311626, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 146, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -3.925183, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 146, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 52, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 1, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.43126611835710527, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.4371988173015829, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2648193961296958, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.645403304623335, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.264819, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.294572, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 52, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 52, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99586, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99855, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00414207, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00745205, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00235838, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00745205, "design_powergrid__voltage__worst": 0.00745205, "design_powergrid__voltage__worst__net:VDD": 4.99586, "design_powergrid__drop__worst": 0.00745205, "design_powergrid__drop__worst__net:VDD": 0.00414207, "design_powergrid__voltage__worst__net:VSS": 0.00745205, "design_powergrid__drop__worst__net:VSS": 0.00745205, "ir__voltage__worst": 5, "ir__drop__avg": 0.00145, "ir__drop__worst": 0.00414, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}