Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: Lab6_top_sch.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Lab6_top_sch.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Lab6_top_sch"
Output Format                      : NGC
Target Device                      : xc7a100t-1-fgg676

---- Source Options
Top Module Name                    : Lab6_top_sch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/wwu/nicholas.zimmerman/Documents/Lab6/Lab6_WaveformGeneration/Lab6_top_sch.vhd" into library work
Parsing entity <Lab6_top_sch>.
Parsing architecture <Structural> of entity <lab6_top_sch>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Lab6_top_sch> (architecture <Structural>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Lab6_top_sch>.
    Related source file is "/home/wwu/nicholas.zimmerman/Documents/Lab6/Lab6_WaveformGeneration/Lab6_top_sch.vhd".
    Found 1-bit register for signal <t_reg>.
    Found 3-bit register for signal <q>.
    Found 10-bit register for signal <clk_reg>.
    Found 10-bit adder for signal <clk_reg[9]_GND_5_o_add_2_OUT> created at line 1241.
    Found 3-bit adder for signal <q[2]_GND_5_o_add_7_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
Unit <Lab6_top_sch> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 10-bit adder                                          : 1
 3-bit adder                                           : 1
# Registers                                            : 3
 1-bit register                                        : 1
 10-bit register                                       : 1
 3-bit register                                        : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Lab6_top_sch>.
The following registers are absorbed into counter <clk_reg>: 1 register on signal <clk_reg>.
The following registers are absorbed into counter <q>: 1 register on signal <q>.
Unit <Lab6_top_sch> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 10-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Lab6_top_sch> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Lab6_top_sch, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 14
 Flip-Flops                                            : 14

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Lab6_top_sch.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 43
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 9
#      LUT2                        : 3
#      LUT3                        : 3
#      LUT4                        : 3
#      LUT5                        : 1
#      LUT6                        : 1
#      MUXCY                       : 9
#      VCC                         : 1
#      XORCY                       : 10
# FlipFlops/Latches                : 14
#      FD                          : 2
#      FDR                         : 12
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 19
#      IBUF                        : 2
#      OBUF                        : 17

Device utilization summary:
---------------------------

Selected Device : 7a100tfgg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:              14  out of  126800     0%  
 Number of Slice LUTs:                   22  out of  63400     0%  
    Number used as Logic:                22  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     22
   Number with an unused Flip Flop:       8  out of     22    36%  
   Number with an unused LUT:             0  out of     22     0%  
   Number of fully used LUT-FF pairs:    14  out of     22    63%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    300     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk                               | IBUF+BUFG              | 11    |
t_reg                              | BUFG                   | 3     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.031ns (Maximum Frequency: 329.924MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 1.823ns
   Maximum combinational path delay: 1.266ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 3.031ns (frequency: 329.924MHz)
  Total number of paths / destination ports: 166 / 20
-------------------------------------------------------------------------
Delay:               3.031ns (Levels of Logic = 2)
  Source:            clk_reg_2 (FF)
  Destination:       clk_reg_1 (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: clk_reg_2 to clk_reg_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.478   0.925  clk_reg_2 (clk_reg_2)
     LUT5:I0->O            1   0.124   0.421  clk_reg[9]_GND_5_o_equal_5_o<9>_SW0 (N4)
     LUT6:I5->O           11   0.124   0.465  clk_reg[9]_GND_5_o_equal_5_o<9> (clk_reg[9]_GND_5_o_equal_5_o)
     FDR:R                     0.494          clk_reg_1
    ----------------------------------------
    Total                      3.031ns (1.220ns logic, 1.811ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 't_reg'
  Clock period: 2.258ns (frequency: 442.870MHz)
  Total number of paths / destination ports: 15 / 6
-------------------------------------------------------------------------
Delay:               2.258ns (Levels of Logic = 1)
  Source:            q_2 (FF)
  Destination:       q_0 (FF)
  Source Clock:      t_reg rising
  Destination Clock: t_reg rising

  Data Path: q_2 to q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.478   0.749  q_2 (q_2)
     LUT3:I0->O            3   0.124   0.413  q[2]_PWR_5_o_equal_7_o<2>1 (q[2]_PWR_5_o_equal_7_o)
     FDR:R                     0.494          q_0
    ----------------------------------------
    Total                      2.258ns (1.096ns logic, 1.162ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 't_reg'
  Total number of paths / destination ports: 22 / 8
-------------------------------------------------------------------------
Offset:              1.823ns (Levels of Logic = 2)
  Source:            q_1 (FF)
  Destination:       Extout<3> (PAD)
  Source Clock:      t_reg rising

  Data Path: q_1 to Extout<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.478   0.816  q_1 (q_1)
     LUT4:I0->O            2   0.124   0.405  data3<1>1 (TEK1_3_OBUF)
     OBUF:I->O                 0.000          Extout_3_OBUF (Extout<3>)
    ----------------------------------------
    Total                      1.823ns (0.602ns logic, 1.221ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Delay:               1.266ns (Levels of Logic = 3)
  Source:            sw0 (PAD)
  Destination:       Extout<3> (PAD)

  Data Path: sw0 to Extout<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.001   0.736  sw0_IBUF (sw0_IBUF)
     LUT4:I1->O            2   0.124   0.405  data1<0>1 (TEK1_1_OBUF)
     OBUF:I->O                 0.000          Extout_1_OBUF (Extout<1>)
    ----------------------------------------
    Total                      1.266ns (0.125ns logic, 1.141ns route)
                                       (9.9% logic, 90.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    3.031|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock t_reg
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
t_reg          |    2.258|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 7.79 secs
 
--> 


Total memory usage is 509688 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

