0.6
2018.1
Apr  4 2018
18:43:17
/home/udagawa/projects/FPGA/Vivado/COUNT4/COUNT4.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
/home/udagawa/projects/FPGA/Vivado/COUNT4/COUNT4.v,1525481694,verilog,,,,COUNT4,,,,,,,,
