

================================================================
== Vivado HLS Report for 'GaussianBlur'
================================================================
* Date:           Fri May 26 21:01:38 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cannyRectangle
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  11.00|     9.618|        1.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2079001|  2079001|  2079001|  2079001|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  2079000|  2079000|      1925|          -|          -|  1080|    no    |
        | + Loop 1.1  |     1922|     1922|         4|          1|          1|  1920|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    554|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        5|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|     99|    -|
|Register         |        0|      -|     382|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        5|      0|     382|    685|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |line_buf_U  |GaussianBlur_lineeOg  |        5|  0|   0|    0|  1920|   40|     1|        76800|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                      |        5|  0|   0|    0|  1920|   40|     1|        76800|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln182_10_fu_1120_p2           |     +    |      0|  0|  11|          16|          16|
    |add_ln182_11_fu_797_p2            |     +    |      0|  0|  17|          13|          13|
    |add_ln182_12_fu_807_p2            |     +    |      0|  0|  19|          14|          14|
    |add_ln182_13_fu_1129_p2           |     +    |      0|  0|  11|          16|          16|
    |add_ln182_14_fu_1135_p2           |     +    |      0|  0|  11|          16|          16|
    |add_ln182_15_fu_813_p2            |     +    |      0|  0|  17|          13|          13|
    |add_ln182_16_fu_823_p2            |     +    |      0|  0|  13|          11|          11|
    |add_ln182_17_fu_833_p2            |     +    |      0|  0|  17|          13|          13|
    |add_ln182_18_fu_843_p2            |     +    |      0|  0|  19|          14|          14|
    |add_ln182_19_fu_849_p2            |     +    |      0|  0|  13|          11|          11|
    |add_ln182_1_fu_457_p2             |     +    |      0|  0|  17|          13|          13|
    |add_ln182_20_fu_859_p2            |     +    |      0|  0|  15|           9|           9|
    |add_ln182_21_fu_869_p2            |     +    |      0|  0|  13|          11|          11|
    |add_ln182_22_fu_879_p2            |     +    |      0|  0|  12|          12|          12|
    |add_ln182_23_fu_1147_p2           |     +    |      0|  0|  21|          15|          15|
    |add_ln182_24_fu_1157_p2           |     +    |      0|  0|  11|          16|          16|
    |add_ln182_2_fu_495_p2             |     +    |      0|  0|  11|          14|          14|
    |add_ln182_3_fu_501_p2             |     +    |      0|  0|  13|          11|          11|
    |add_ln182_4_fu_511_p2             |     +    |      0|  0|  11|          14|          14|
    |add_ln182_5_fu_999_p2             |     +    |      0|  0|  21|          15|          15|
    |add_ln182_6_fu_1063_p2            |     +    |      0|  0|  19|          14|          14|
    |add_ln182_7_fu_1105_p2            |     +    |      0|  0|  11|          16|          16|
    |add_ln182_8_fu_791_p2             |     +    |      0|  0|  21|          15|          15|
    |add_ln182_9_fu_1114_p2            |     +    |      0|  0|  11|          16|          16|
    |add_ln182_fu_413_p2               |     +    |      0|  0|  13|          11|          11|
    |xi_fu_267_p2                      |     +    |      0|  0|  13|          11|           1|
    |yi_fu_255_p2                      |     +    |      0|  0|  13|          11|           1|
    |sub_ln182_1_fu_1031_p2            |     -    |      0|  0|  19|          14|          14|
    |sub_ln182_2_fu_565_p2             |     -    |      0|  0|  12|          12|          12|
    |sub_ln182_3_fu_599_p2             |     -    |      0|  0|  19|          14|          14|
    |sub_ln182_4_fu_633_p2             |     -    |      0|  0|  19|          14|          14|
    |sub_ln182_5_fu_667_p2             |     -    |      0|  0|  12|          12|          12|
    |sub_ln182_6_fu_1095_p2            |     -    |      0|  0|  19|          14|          14|
    |sub_ln182_7_fu_765_p2             |     -    |      0|  0|  12|          12|          12|
    |sub_ln182_fu_447_p2               |     -    |      0|  0|  12|          12|          12|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln150_fu_249_p2              |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln151_fu_261_p2              |   icmp   |      0|  0|  13|          11|           9|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 554|         492|         471|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |fifo1_blk_n              |   9|          2|    1|          2|
    |fifo2_blk_n              |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    |xi_0_i_reg_238           |   9|          2|   11|         22|
    |yi_0_i_reg_227           |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  99|         21|   29|         61|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln182_12_reg_1350      |  13|   0|   14|          1|
    |add_ln182_18_reg_1355      |  12|   0|   14|          2|
    |add_ln182_22_reg_1360      |  12|   0|   12|          0|
    |add_ln182_4_reg_1340       |  14|   0|   14|          0|
    |add_ln182_8_reg_1345       |  12|   0|   15|          3|
    |ap_CS_fsm                  |   4|   0|    4|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|   0|    1|          0|
    |icmp_ln151_reg_1302        |   1|   0|    1|          0|
    |line_buf_addr_reg_1311     |  11|   0|   11|          0|
    |start_once_reg             |   1|   0|    1|          0|
    |trunc_ln_reg_1365          |   8|   0|    8|          0|
    |window_buf_0_1_5_fu_118    |   8|   0|    8|          0|
    |window_buf_0_1_fu_114      |   8|   0|    8|          0|
    |window_buf_0_2_fu_122      |   8|   0|    8|          0|
    |window_buf_0_3_fu_126      |   8|   0|    8|          0|
    |window_buf_1_1_5_fu_134    |   8|   0|    8|          0|
    |window_buf_1_1_6_reg_1317  |   8|   0|    8|          0|
    |window_buf_1_1_fu_130      |   8|   0|    8|          0|
    |window_buf_1_2_1_reg_1322  |   8|   0|    8|          0|
    |window_buf_1_2_fu_138      |   8|   0|    8|          0|
    |window_buf_1_3_fu_142      |   8|   0|    8|          0|
    |window_buf_2_1_5_fu_150    |   8|   0|    8|          0|
    |window_buf_2_1_fu_146      |   8|   0|    8|          0|
    |window_buf_2_2_1_reg_1328  |   8|   0|    8|          0|
    |window_buf_2_2_fu_154      |   8|   0|    8|          0|
    |window_buf_2_3_fu_158      |   8|   0|    8|          0|
    |window_buf_3_1_1_fu_166    |   8|   0|    8|          0|
    |window_buf_3_1_fu_162      |   8|   0|    8|          0|
    |window_buf_3_2_1_reg_1334  |   8|   0|    8|          0|
    |window_buf_3_2_fu_170      |   8|   0|    8|          0|
    |window_buf_3_3_fu_174      |   8|   0|    8|          0|
    |window_buf_4_1_1_fu_182    |   8|   0|    8|          0|
    |window_buf_4_1_fu_178      |   8|   0|    8|          0|
    |window_buf_4_2_fu_186      |   8|   0|    8|          0|
    |window_buf_4_3_fu_190      |   8|   0|    8|          0|
    |xi_0_i_reg_238             |  11|   0|   11|          0|
    |yi_0_i_reg_227             |  11|   0|   11|          0|
    |yi_reg_1297                |  11|   0|   11|          0|
    |icmp_ln151_reg_1302        |  64|  32|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 382|  32|  325|          6|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | GaussianBlur | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | GaussianBlur | return value |
|ap_start       |  in |    1| ap_ctrl_hs | GaussianBlur | return value |
|start_full_n   |  in |    1| ap_ctrl_hs | GaussianBlur | return value |
|ap_done        | out |    1| ap_ctrl_hs | GaussianBlur | return value |
|ap_continue    |  in |    1| ap_ctrl_hs | GaussianBlur | return value |
|ap_idle        | out |    1| ap_ctrl_hs | GaussianBlur | return value |
|ap_ready       | out |    1| ap_ctrl_hs | GaussianBlur | return value |
|start_out      | out |    1| ap_ctrl_hs | GaussianBlur | return value |
|start_write    | out |    1| ap_ctrl_hs | GaussianBlur | return value |
|fifo1_dout     |  in |    8|   ap_fifo  |     fifo1    |    pointer   |
|fifo1_empty_n  |  in |    1|   ap_fifo  |     fifo1    |    pointer   |
|fifo1_read     | out |    1|   ap_fifo  |     fifo1    |    pointer   |
|fifo2_din      | out |    8|   ap_fifo  |     fifo2    |    pointer   |
|fifo2_full_n   |  in |    1|   ap_fifo  |     fifo2    |    pointer   |
|fifo2_write    | out |    1|   ap_fifo  |     fifo2    |    pointer   |
+---------------+-----+-----+------------+--------------+--------------+

