bram_2.v,verilog,xil_defaultlib,../../../../baba_cpu.gen/sources_1/ip/bram_2/sim/bram_2.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
