## MPSoc_IAMROOT Online Research Group !

###  [RISCV]
> * [VexRiscv](https://github.com/SpinalHDL/VexRiscv)
> * [riscv-soc-cores](https://github.com/open-design/riscv-soc-cores)
> * [RISC-V Cores and SoC Overview](https://riscv.org/risc-v-cores/)
> * [Keynote: RISC V â€“ Enabling A New Era Of Open Data-Centric Computing Architectures](https://www.youtube.com/watch?v=ATZls4lbwmM)
> * [BOOM v2: An Open Source Out Of Order RISC V Core](https://www.youtube.com/watch?v=toc2GxL4RyA)

####  [FPGA]
> * [ECE 4999: INDEPENDENT STUDY ON PortING Amber CPU to DE1](https://people.ece.cornell.edu/land/courses/eceprojectsland/STUDENTPROJ/2016to2017/md874/Report_draft.pdf)

####  [VHDL]
> * [SpinalHDL documentation](https://spinalhdl.github.io/SpinalDoc/spinal/lib/riscv/)

###  [FPGAë³´ë“œ êµ¬ì…ì²˜]
> * [ì´ë‹ˆí”„ë¡œ-Terasic Technologies](http://www.inipro.net/goods/goods_list.php?cateCd=006001)
> * [ì´ë‹ˆí”„ë¡œ-Digilent](http://www.inipro.net/goods/goods_list.php?page=2&cateCd=025001)
> * [ì—˜ë ˆíŒŒì¸ ](https://www.eleparts.co.kr/goods/catalog?code=001700310011&search_text=cyclone)
> * [Spartan-7 FPGAê°€ ì¥ì°©ëœ Arty S7-50 ê¸°íŒ](https://www.digikey.kr/ko/product-highlight/d/digilent/arty-s7-50-board-with-spartan-7-fpga)
> * [í”„ë¡œê·¸ë¨ ê°€ëŠ¥ ë…¼ë¦¬ IC ê°œë°œ íˆ´ Arty S7-50](https://www.eleparts.co.kr/goods/view?no=5982349)
> * [Arty](https://reference.digilentinc.com/reference/programmable-logic/arty/start)
>


***
# [ğŸ”](https://github.com/NAM-IL/MPSoc_IAMROOT)