// Seed: 3791701395
module module_0 (
    id_1
);
  output wire id_1;
  assign module_1.id_1 = 0;
  genvar id_2;
  integer id_3;
  ;
  assign id_3#(
      .id_3(-1),
      .id_3(1),
      .id_2(1),
      .id_2(1)
  ) = id_2;
endmodule
module module_1 (
    output supply0 id_0,
    input  supply0 id_1
);
  for (id_3 = id_3; 1; id_3 = id_1) logic id_4;
  logic id_5;
  module_0 modCall_1 (id_4);
  assign id_5[-1 : 1] = 1;
  logic id_6;
  assign id_6 = id_3;
  assign id_4 = -1;
endmodule
