$date
	Sat Oct 22 19:59:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#841777
b100 !
1"
#841778
b100 &
b100 %
1$
#841779
0"
#841782
b10 &
b10 %
#841786
b1 &
b1 %
1#
#841790
b0 &
0#
b0 %
0$
#1844283
b11010 !
1"
#1844286
b11010 &
b11010 %
1$
#1844287
0"
#1844290
b1101 &
b1101 %
#1844294
b101000 &
b101000 %
#1844298
b10100 &
b10100 %
#1844302
b1010 &
b1010 %
#1844306
b101 &
b101 %
#1844310
b10000 &
b10000 %
#1844314
b1000 &
b1000 %
#1844318
b100 &
b100 %
#1844322
b10 &
b10 %
#1844326
b1 &
1#
b1 %
#1844330
b0 &
b0 %
0#
0$
#2787419
b1 !
1"
#2787422
b1 &
b1 %
1$
#2787423
0"
#2787426
1#
#2787430
b0 &
0#
b0 %
0$
#4500012
