--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     10.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.783ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y13.YQ      Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X58Y13.BX      net (fanout=2)        0.950   ftop/clkN210/unlock2
    SLICE_X58Y13.CLK     Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.783ns (0.833ns logic, 0.950ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.535ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.060 - 0.075)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y12.YQ      Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X58Y13.G4      net (fanout=1)        0.340   ftop/clkN210/locked_d
    SLICE_X58Y13.CLK     Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.535ns (1.195ns logic, 0.340ns route)
                                                       (77.9% logic, 22.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.141ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.075 - 0.060)
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y12.YQ      Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X58Y13.G4      net (fanout=1)        0.272   ftop/clkN210/locked_d
    SLICE_X58Y13.CLK     Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.141ns (0.869ns logic, 0.272ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.339ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.339ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y13.YQ      Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X58Y13.BX      net (fanout=2)        0.760   ftop/clkN210/unlock2
    SLICE_X58Y13.CLK     Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.339ns (0.579ns logic, 0.760ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X80Y36.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X80Y36.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X80Y36.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X58Y13.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X58Y13.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X58Y13.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X58Y13.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X58Y13.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X58Y13.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X59Y12.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X59Y12.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X59Y12.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 188758 paths analyzed, 4974 endpoints analyzed, 1405 failing endpoints
 1405 timing errors detected. (1395 setup errors, 10 hold errors, 0 component switching limit errors)
 Minimum period is  14.174ns.
--------------------------------------------------------------------------------
Slack (setup path):     -6.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.012ns (Levels of Logic = 9)
  Clock Path Skew:      -0.162ns (0.328 - 0.490)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y95.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70
    SLICE_X96Y96.F1      net (fanout=4)        0.917   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
    SLICE_X96Y96.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X96Y94.F1      net (fanout=1)        0.590   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X96Y94.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198136
    SLICE_X96Y97.F4      net (fanout=3)        0.557   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
    SLICE_X96Y97.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X101Y97.F3     net (fanout=1)        0.258   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X101Y97.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X100Y96.G4     net (fanout=1)        0.075   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X100Y96.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X97Y107.G3     net (fanout=15)       0.876   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X97Y107.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X97Y107.F4     net (fanout=58)       0.376   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X97Y107.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X98Y120.G1     net (fanout=7)        1.749   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X98Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X98Y118.F1     net (fanout=43)       0.740   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X98Y118.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<44>_SW0
    SLICE_X100Y96.SR     net (fanout=1)        1.524   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X100Y96.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    -------------------------------------------------  ---------------------------
    Total                                     14.012ns (6.350ns logic, 7.662ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.928ns (Levels of Logic = 9)
  Clock Path Skew:      -0.159ns (0.748 - 0.907)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y95.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70
    SLICE_X96Y96.F1      net (fanout=4)        0.917   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
    SLICE_X96Y96.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X96Y94.F1      net (fanout=1)        0.590   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X96Y94.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198136
    SLICE_X96Y97.F4      net (fanout=3)        0.557   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
    SLICE_X96Y97.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X101Y97.F3     net (fanout=1)        0.258   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X101Y97.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X100Y96.G4     net (fanout=1)        0.075   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X100Y96.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X97Y107.G3     net (fanout=15)       0.876   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X97Y107.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X97Y107.F4     net (fanout=58)       0.376   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X97Y107.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X98Y120.G1     net (fanout=7)        1.749   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X98Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X94Y118.F1     net (fanout=43)       1.269   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X94Y118.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<18>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<18>_SW0
    SLICE_X94Y110.SR     net (fanout=1)        0.911   ftop/gbe0/dcp_dcp_dcpRespF/N68
    SLICE_X94Y110.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<18>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_18
    -------------------------------------------------  ---------------------------
    Total                                     13.928ns (6.350ns logic, 7.578ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.945ns (Levels of Logic = 9)
  Clock Path Skew:      -0.136ns (0.328 - 0.464)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y99.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71
    SLICE_X96Y96.F2      net (fanout=4)        0.850   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
    SLICE_X96Y96.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X96Y94.F1      net (fanout=1)        0.590   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X96Y94.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198136
    SLICE_X96Y97.F4      net (fanout=3)        0.557   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
    SLICE_X96Y97.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X101Y97.F3     net (fanout=1)        0.258   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X101Y97.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X100Y96.G4     net (fanout=1)        0.075   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X100Y96.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X97Y107.G3     net (fanout=15)       0.876   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X97Y107.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X97Y107.F4     net (fanout=58)       0.376   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X97Y107.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X98Y120.G1     net (fanout=7)        1.749   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X98Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X98Y118.F1     net (fanout=43)       0.740   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X98Y118.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<44>_SW0
    SLICE_X100Y96.SR     net (fanout=1)        1.524   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X100Y96.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    -------------------------------------------------  ---------------------------
    Total                                     13.945ns (6.350ns logic, 7.595ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.829ns (Levels of Logic = 9)
  Clock Path Skew:      -0.246ns (0.661 - 0.907)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y95.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70
    SLICE_X96Y96.F1      net (fanout=4)        0.917   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
    SLICE_X96Y96.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X96Y94.F1      net (fanout=1)        0.590   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X96Y94.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198136
    SLICE_X96Y97.F4      net (fanout=3)        0.557   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
    SLICE_X96Y97.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X101Y97.F3     net (fanout=1)        0.258   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X101Y97.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X100Y96.G4     net (fanout=1)        0.075   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X100Y96.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X97Y107.G3     net (fanout=15)       0.876   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X97Y107.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X97Y107.F4     net (fanout=58)       0.376   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X97Y107.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X98Y120.G1     net (fanout=7)        1.749   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X98Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X94Y125.F4     net (fanout=43)       1.155   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X94Y125.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<6>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<6>_SW0
    SLICE_X94Y116.SR     net (fanout=1)        0.926   ftop/gbe0/dcp_dcp_dcpRespF/N6
    SLICE_X94Y116.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<6>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     13.829ns (6.350ns logic, 7.479ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.827ns (Levels of Logic = 9)
  Clock Path Skew:      -0.246ns (0.661 - 0.907)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y95.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70
    SLICE_X96Y96.F1      net (fanout=4)        0.917   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
    SLICE_X96Y96.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X96Y94.F1      net (fanout=1)        0.590   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X96Y94.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198136
    SLICE_X96Y97.F4      net (fanout=3)        0.557   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
    SLICE_X96Y97.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X101Y97.F3     net (fanout=1)        0.258   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X101Y97.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X100Y96.G4     net (fanout=1)        0.075   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X100Y96.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X97Y107.G3     net (fanout=15)       0.876   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X97Y107.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X97Y107.F4     net (fanout=58)       0.376   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X97Y107.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X98Y120.G1     net (fanout=7)        1.749   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X98Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X94Y124.F4     net (fanout=43)       1.155   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X94Y124.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<4>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<4>_SW0
    SLICE_X94Y117.SR     net (fanout=1)        0.924   ftop/gbe0/dcp_dcp_dcpRespF/N10
    SLICE_X94Y117.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<4>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_4
    -------------------------------------------------  ---------------------------
    Total                                     13.827ns (6.350ns logic, 7.477ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.808ns (Levels of Logic = 9)
  Clock Path Skew:      -0.240ns (0.667 - 0.907)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y95.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70
    SLICE_X96Y96.F1      net (fanout=4)        0.917   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
    SLICE_X96Y96.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X96Y94.F1      net (fanout=1)        0.590   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X96Y94.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198136
    SLICE_X96Y97.F4      net (fanout=3)        0.557   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
    SLICE_X96Y97.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X101Y97.F3     net (fanout=1)        0.258   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X101Y97.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X100Y96.G4     net (fanout=1)        0.075   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X100Y96.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X97Y107.G3     net (fanout=15)       0.876   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X97Y107.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X97Y107.F4     net (fanout=58)       0.376   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X97Y107.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X98Y120.G1     net (fanout=7)        1.749   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X98Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X95Y119.F4     net (fanout=43)       1.176   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X95Y119.X      Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<12>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<12>_SW0
    SLICE_X92Y111.SR     net (fanout=1)        0.923   ftop/gbe0/dcp_dcp_dcpRespF/N80
    SLICE_X92Y111.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<12>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_12
    -------------------------------------------------  ---------------------------
    Total                                     13.808ns (6.311ns logic, 7.497ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.861ns (Levels of Logic = 9)
  Clock Path Skew:      -0.133ns (0.748 - 0.881)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y99.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71
    SLICE_X96Y96.F2      net (fanout=4)        0.850   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
    SLICE_X96Y96.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X96Y94.F1      net (fanout=1)        0.590   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X96Y94.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198136
    SLICE_X96Y97.F4      net (fanout=3)        0.557   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
    SLICE_X96Y97.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X101Y97.F3     net (fanout=1)        0.258   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X101Y97.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X100Y96.G4     net (fanout=1)        0.075   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X100Y96.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X97Y107.G3     net (fanout=15)       0.876   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X97Y107.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X97Y107.F4     net (fanout=58)       0.376   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X97Y107.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X98Y120.G1     net (fanout=7)        1.749   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X98Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X94Y118.F1     net (fanout=43)       1.269   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X94Y118.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<18>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<18>_SW0
    SLICE_X94Y110.SR     net (fanout=1)        0.911   ftop/gbe0/dcp_dcp_dcpRespF/N68
    SLICE_X94Y110.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<18>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_18
    -------------------------------------------------  ---------------------------
    Total                                     13.861ns (6.350ns logic, 7.511ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.752ns (Levels of Logic = 9)
  Clock Path Skew:      -0.240ns (0.667 - 0.907)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y95.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70
    SLICE_X96Y96.F1      net (fanout=4)        0.917   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
    SLICE_X96Y96.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X96Y94.F1      net (fanout=1)        0.590   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X96Y94.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198136
    SLICE_X96Y97.F4      net (fanout=3)        0.557   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
    SLICE_X96Y97.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X101Y97.F3     net (fanout=1)        0.258   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X101Y97.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X100Y96.G4     net (fanout=1)        0.075   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X100Y96.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X97Y107.G3     net (fanout=15)       0.876   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X97Y107.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X97Y107.F4     net (fanout=58)       0.376   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X97Y107.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X98Y120.G1     net (fanout=7)        1.749   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X98Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X94Y120.F4     net (fanout=43)       0.533   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X94Y120.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<20>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<20>_SW0
    SLICE_X93Y110.SR     net (fanout=1)        1.471   ftop/gbe0/dcp_dcp_dcpRespF/N64
    SLICE_X93Y110.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<20>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     13.752ns (6.350ns logic, 7.402ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.762ns (Levels of Logic = 9)
  Clock Path Skew:      -0.220ns (0.661 - 0.881)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y99.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71
    SLICE_X96Y96.F2      net (fanout=4)        0.850   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
    SLICE_X96Y96.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X96Y94.F1      net (fanout=1)        0.590   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X96Y94.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198136
    SLICE_X96Y97.F4      net (fanout=3)        0.557   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
    SLICE_X96Y97.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X101Y97.F3     net (fanout=1)        0.258   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X101Y97.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X100Y96.G4     net (fanout=1)        0.075   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X100Y96.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X97Y107.G3     net (fanout=15)       0.876   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X97Y107.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X97Y107.F4     net (fanout=58)       0.376   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X97Y107.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X98Y120.G1     net (fanout=7)        1.749   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X98Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X94Y125.F4     net (fanout=43)       1.155   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X94Y125.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<6>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<6>_SW0
    SLICE_X94Y116.SR     net (fanout=1)        0.926   ftop/gbe0/dcp_dcp_dcpRespF/N6
    SLICE_X94Y116.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<6>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     13.762ns (6.350ns logic, 7.412ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.760ns (Levels of Logic = 9)
  Clock Path Skew:      -0.220ns (0.661 - 0.881)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y99.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71
    SLICE_X96Y96.F2      net (fanout=4)        0.850   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
    SLICE_X96Y96.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X96Y94.F1      net (fanout=1)        0.590   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X96Y94.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198136
    SLICE_X96Y97.F4      net (fanout=3)        0.557   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
    SLICE_X96Y97.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X101Y97.F3     net (fanout=1)        0.258   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X101Y97.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X100Y96.G4     net (fanout=1)        0.075   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X100Y96.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X97Y107.G3     net (fanout=15)       0.876   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X97Y107.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X97Y107.F4     net (fanout=58)       0.376   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X97Y107.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X98Y120.G1     net (fanout=7)        1.749   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X98Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X94Y124.F4     net (fanout=43)       1.155   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X94Y124.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<4>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<4>_SW0
    SLICE_X94Y117.SR     net (fanout=1)        0.924   ftop/gbe0/dcp_dcp_dcpRespF/N10
    SLICE_X94Y117.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<4>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_4
    -------------------------------------------------  ---------------------------
    Total                                     13.760ns (6.350ns logic, 7.410ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.741ns (Levels of Logic = 9)
  Clock Path Skew:      -0.214ns (0.667 - 0.881)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y99.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71
    SLICE_X96Y96.F2      net (fanout=4)        0.850   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
    SLICE_X96Y96.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X96Y94.F1      net (fanout=1)        0.590   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X96Y94.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198136
    SLICE_X96Y97.F4      net (fanout=3)        0.557   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
    SLICE_X96Y97.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X101Y97.F3     net (fanout=1)        0.258   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X101Y97.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X100Y96.G4     net (fanout=1)        0.075   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X100Y96.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X97Y107.G3     net (fanout=15)       0.876   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X97Y107.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X97Y107.F4     net (fanout=58)       0.376   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X97Y107.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X98Y120.G1     net (fanout=7)        1.749   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X98Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X95Y119.F4     net (fanout=43)       1.176   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X95Y119.X      Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<12>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<12>_SW0
    SLICE_X92Y111.SR     net (fanout=1)        0.923   ftop/gbe0/dcp_dcp_dcpRespF/N80
    SLICE_X92Y111.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<12>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_12
    -------------------------------------------------  ---------------------------
    Total                                     13.741ns (6.311ns logic, 7.430ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.809ns (Levels of Logic = 9)
  Clock Path Skew:      -0.127ns (0.328 - 0.455)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y97.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X99Y96.F2      net (fanout=4)        1.061   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X99Y96.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
    SLICE_X96Y94.F3      net (fanout=1)        0.282   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
    SLICE_X96Y94.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198136
    SLICE_X96Y97.F4      net (fanout=3)        0.557   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
    SLICE_X96Y97.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X101Y97.F3     net (fanout=1)        0.258   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X101Y97.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X100Y96.G4     net (fanout=1)        0.075   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X100Y96.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X97Y107.G3     net (fanout=15)       0.876   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X97Y107.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X97Y107.F4     net (fanout=58)       0.376   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X97Y107.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X98Y120.G1     net (fanout=7)        1.749   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X98Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X98Y118.F1     net (fanout=43)       0.740   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X98Y118.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<44>_SW0
    SLICE_X100Y96.SR     net (fanout=1)        1.524   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X100Y96.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    -------------------------------------------------  ---------------------------
    Total                                     13.809ns (6.311ns logic, 7.498ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.685ns (Levels of Logic = 9)
  Clock Path Skew:      -0.214ns (0.667 - 0.881)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y99.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71
    SLICE_X96Y96.F2      net (fanout=4)        0.850   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
    SLICE_X96Y96.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X96Y94.F1      net (fanout=1)        0.590   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X96Y94.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198136
    SLICE_X96Y97.F4      net (fanout=3)        0.557   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
    SLICE_X96Y97.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X101Y97.F3     net (fanout=1)        0.258   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X101Y97.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X100Y96.G4     net (fanout=1)        0.075   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X100Y96.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X97Y107.G3     net (fanout=15)       0.876   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X97Y107.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X97Y107.F4     net (fanout=58)       0.376   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X97Y107.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X98Y120.G1     net (fanout=7)        1.749   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X98Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X94Y120.F4     net (fanout=43)       0.533   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X94Y120.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<20>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<20>_SW0
    SLICE_X93Y110.SR     net (fanout=1)        1.471   ftop/gbe0/dcp_dcp_dcpRespF/N64
    SLICE_X93Y110.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<20>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     13.685ns (6.350ns logic, 7.335ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_42 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.669ns (Levels of Logic = 9)
  Clock Path Skew:      -0.186ns (0.721 - 0.907)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y95.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70
    SLICE_X96Y96.F1      net (fanout=4)        0.917   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
    SLICE_X96Y96.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X96Y94.F1      net (fanout=1)        0.590   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X96Y94.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198136
    SLICE_X96Y97.F4      net (fanout=3)        0.557   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
    SLICE_X96Y97.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X101Y97.F3     net (fanout=1)        0.258   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X101Y97.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X100Y96.G4     net (fanout=1)        0.075   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X100Y96.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X97Y107.G3     net (fanout=15)       0.876   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X97Y107.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X97Y107.F4     net (fanout=58)       0.376   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X97Y107.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X98Y120.G1     net (fanout=7)        1.749   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X98Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X99Y123.F2     net (fanout=43)       0.809   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X99Y123.X      Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<42>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<42>_SW0
    SLICE_X96Y112.SR     net (fanout=1)        1.151   ftop/gbe0/dcp_dcp_dcpRespF/N16
    SLICE_X96Y112.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<42>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_42
    -------------------------------------------------  ---------------------------
    Total                                     13.669ns (6.311ns logic, 7.358ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.725ns (Levels of Logic = 9)
  Clock Path Skew:      -0.124ns (0.748 - 0.872)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y97.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X99Y96.F2      net (fanout=4)        1.061   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X99Y96.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
    SLICE_X96Y94.F3      net (fanout=1)        0.282   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
    SLICE_X96Y94.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198136
    SLICE_X96Y97.F4      net (fanout=3)        0.557   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
    SLICE_X96Y97.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X101Y97.F3     net (fanout=1)        0.258   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X101Y97.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X100Y96.G4     net (fanout=1)        0.075   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X100Y96.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X97Y107.G3     net (fanout=15)       0.876   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X97Y107.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X97Y107.F4     net (fanout=58)       0.376   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X97Y107.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X98Y120.G1     net (fanout=7)        1.749   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X98Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X94Y118.F1     net (fanout=43)       1.269   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X94Y118.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<18>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<18>_SW0
    SLICE_X94Y110.SR     net (fanout=1)        0.911   ftop/gbe0/dcp_dcp_dcpRespF/N68
    SLICE_X94Y110.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<18>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_18
    -------------------------------------------------  ---------------------------
    Total                                     13.725ns (6.311ns logic, 7.414ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.626ns (Levels of Logic = 9)
  Clock Path Skew:      -0.211ns (0.661 - 0.872)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y97.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X99Y96.F2      net (fanout=4)        1.061   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X99Y96.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
    SLICE_X96Y94.F3      net (fanout=1)        0.282   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
    SLICE_X96Y94.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198136
    SLICE_X96Y97.F4      net (fanout=3)        0.557   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
    SLICE_X96Y97.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X101Y97.F3     net (fanout=1)        0.258   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X101Y97.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X100Y96.G4     net (fanout=1)        0.075   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X100Y96.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X97Y107.G3     net (fanout=15)       0.876   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X97Y107.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X97Y107.F4     net (fanout=58)       0.376   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X97Y107.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X98Y120.G1     net (fanout=7)        1.749   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X98Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X94Y125.F4     net (fanout=43)       1.155   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X94Y125.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<6>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<6>_SW0
    SLICE_X94Y116.SR     net (fanout=1)        0.926   ftop/gbe0/dcp_dcp_dcpRespF/N6
    SLICE_X94Y116.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<6>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     13.626ns (6.311ns logic, 7.315ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.624ns (Levels of Logic = 9)
  Clock Path Skew:      -0.211ns (0.661 - 0.872)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y97.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X99Y96.F2      net (fanout=4)        1.061   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X99Y96.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
    SLICE_X96Y94.F3      net (fanout=1)        0.282   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
    SLICE_X96Y94.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198136
    SLICE_X96Y97.F4      net (fanout=3)        0.557   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
    SLICE_X96Y97.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X101Y97.F3     net (fanout=1)        0.258   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X101Y97.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X100Y96.G4     net (fanout=1)        0.075   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X100Y96.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X97Y107.G3     net (fanout=15)       0.876   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X97Y107.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X97Y107.F4     net (fanout=58)       0.376   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X97Y107.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X98Y120.G1     net (fanout=7)        1.749   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X98Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X94Y124.F4     net (fanout=43)       1.155   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X94Y124.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<4>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<4>_SW0
    SLICE_X94Y117.SR     net (fanout=1)        0.924   ftop/gbe0/dcp_dcp_dcpRespF/N10
    SLICE_X94Y117.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<4>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_4
    -------------------------------------------------  ---------------------------
    Total                                     13.624ns (6.311ns logic, 7.313ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.605ns (Levels of Logic = 9)
  Clock Path Skew:      -0.205ns (0.667 - 0.872)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y97.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X99Y96.F2      net (fanout=4)        1.061   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X99Y96.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
    SLICE_X96Y94.F3      net (fanout=1)        0.282   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
    SLICE_X96Y94.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198136
    SLICE_X96Y97.F4      net (fanout=3)        0.557   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
    SLICE_X96Y97.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X101Y97.F3     net (fanout=1)        0.258   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X101Y97.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X100Y96.G4     net (fanout=1)        0.075   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X100Y96.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X97Y107.G3     net (fanout=15)       0.876   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X97Y107.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X97Y107.F4     net (fanout=58)       0.376   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X97Y107.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X98Y120.G1     net (fanout=7)        1.749   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X98Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X95Y119.F4     net (fanout=43)       1.176   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X95Y119.X      Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<12>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<12>_SW0
    SLICE_X92Y111.SR     net (fanout=1)        0.923   ftop/gbe0/dcp_dcp_dcpRespF/N80
    SLICE_X92Y111.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<12>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_12
    -------------------------------------------------  ---------------------------
    Total                                     13.605ns (6.272ns logic, 7.333ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_42 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.602ns (Levels of Logic = 9)
  Clock Path Skew:      -0.160ns (0.721 - 0.881)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y99.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71
    SLICE_X96Y96.F2      net (fanout=4)        0.850   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
    SLICE_X96Y96.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X96Y94.F1      net (fanout=1)        0.590   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X96Y94.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198136
    SLICE_X96Y97.F4      net (fanout=3)        0.557   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
    SLICE_X96Y97.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X101Y97.F3     net (fanout=1)        0.258   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X101Y97.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X100Y96.G4     net (fanout=1)        0.075   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X100Y96.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X97Y107.G3     net (fanout=15)       0.876   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X97Y107.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X97Y107.F4     net (fanout=58)       0.376   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X97Y107.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X98Y120.G1     net (fanout=7)        1.749   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X98Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X99Y123.F2     net (fanout=43)       0.809   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X99Y123.X      Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<42>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<42>_SW0
    SLICE_X96Y112.SR     net (fanout=1)        1.151   ftop/gbe0/dcp_dcp_dcpRespF/N16
    SLICE_X96Y112.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<42>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_42
    -------------------------------------------------  ---------------------------
    Total                                     13.602ns (6.311ns logic, 7.291ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.549ns (Levels of Logic = 9)
  Clock Path Skew:      -0.205ns (0.667 - 0.872)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y97.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X99Y96.F2      net (fanout=4)        1.061   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X99Y96.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
    SLICE_X96Y94.F3      net (fanout=1)        0.282   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
    SLICE_X96Y94.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198136
    SLICE_X96Y97.F4      net (fanout=3)        0.557   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
    SLICE_X96Y97.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X101Y97.F3     net (fanout=1)        0.258   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X101Y97.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X100Y96.G4     net (fanout=1)        0.075   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X100Y96.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X97Y107.G3     net (fanout=15)       0.876   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X97Y107.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X97Y107.F4     net (fanout=58)       0.376   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X97Y107.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X98Y120.G1     net (fanout=7)        1.749   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X98Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X94Y120.F4     net (fanout=43)       0.533   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X94Y120.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<20>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<20>_SW0
    SLICE_X93Y110.SR     net (fanout=1)        1.471   ftop/gbe0/dcp_dcp_dcpRespF/N64
    SLICE_X93Y110.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<20>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     13.549ns (6.311ns logic, 7.238ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      -4.563ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.650ns (Levels of Logic = 0)
  Clock Path Skew:      6.213ns (6.901 - 0.688)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y185.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    SLICE_X97Y190.BX     net (fanout=1)        0.438   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
    SLICE_X97Y190.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      1.650ns (1.212ns logic, 0.438ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.557ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.679ns (Levels of Logic = 0)
  Clock Path Skew:      6.236ns (6.942 - 0.706)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y184.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    SLICE_X98Y192.BX     net (fanout=1)        0.427   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
    SLICE_X98Y192.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      1.679ns (1.252ns logic, 0.427ns route)
                                                       (74.6% logic, 25.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.666ns (Levels of Logic = 0)
  Clock Path Skew:      6.194ns (6.953 - 0.759)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y186.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    SLICE_X103Y190.BX    net (fanout=1)        0.454   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
    SLICE_X103Y190.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.666ns (1.212ns logic, 0.454ns route)
                                                       (72.7% logic, 27.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.732ns (Levels of Logic = 0)
  Clock Path Skew:      6.213ns (6.901 - 0.688)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y184.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    SLICE_X97Y190.BY     net (fanout=1)        0.460   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
    SLICE_X97Y190.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      1.732ns (1.272ns logic, 0.460ns route)
                                                       (73.4% logic, 26.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.474ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.728ns (Levels of Logic = 0)
  Clock Path Skew:      6.202ns (6.953 - 0.751)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y184.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    SLICE_X103Y190.BY    net (fanout=1)        0.456   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
    SLICE_X103Y190.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      1.728ns (1.272ns logic, 0.456ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.159ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.065ns (Levels of Logic = 0)
  Clock Path Skew:      6.224ns (6.948 - 0.724)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y184.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    SLICE_X100Y193.BX    net (fanout=1)        0.813   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
    SLICE_X100Y193.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      2.065ns (1.252ns logic, 0.813ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.086ns (Levels of Logic = 0)
  Clock Path Skew:      6.204ns (6.942 - 0.738)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y182.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    SLICE_X98Y192.BY     net (fanout=1)        0.799   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
    SLICE_X98Y192.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      2.086ns (1.287ns logic, 0.799ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.088ns (Levels of Logic = 0)
  Clock Path Skew:      6.202ns (6.948 - 0.746)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y186.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    SLICE_X100Y193.BY    net (fanout=1)        0.801   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
    SLICE_X100Y193.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      2.088ns (1.287ns logic, 0.801ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.898ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.320ns (Levels of Logic = 0)
  Clock Path Skew:      6.218ns (6.969 - 0.751)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y183.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    SLICE_X105Y191.BY    net (fanout=1)        4.048   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
    SLICE_X105Y191.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.320ns (1.272ns logic, 4.048ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.898ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.320ns (Levels of Logic = 0)
  Clock Path Skew:      6.218ns (6.969 - 0.751)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y182.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    SLICE_X105Y191.BX    net (fanout=1)        4.108   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
    SLICE_X105Y191.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.320ns (1.212ns logic, 4.108ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_25 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.526ns (Levels of Logic = 1)
  Clock Path Skew:      0.118ns (0.739 - 0.621)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_25 to ftop/gbe0/Mshreg_rxDCPMesg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y137.XQ    Tcko                  0.396   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_25
    SLICE_X106Y134.BX    net (fanout=3)        0.282   ftop/gbe0/rxDCPMesg<25>
    SLICE_X106Y134.CLK   Tdh         (-Th)     0.152   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_41
    -------------------------------------------------  ---------------------------
    Total                                      0.526ns (0.244ns logic, 0.282ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_24 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.575ns (Levels of Logic = 1)
  Clock Path Skew:      0.118ns (0.739 - 0.621)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_24 to ftop/gbe0/Mshreg_rxDCPMesg_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y137.YQ    Tcko                  0.419   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_24
    SLICE_X106Y134.BY    net (fanout=3)        0.286   ftop/gbe0/rxDCPMesg<24>
    SLICE_X106Y134.CLK   Tdh         (-Th)     0.130   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_40
    -------------------------------------------------  ---------------------------
    Total                                      0.575ns (0.289ns logic, 0.286ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.679ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_5 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.095ns (0.479 - 0.384)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_5 to ftop/gbe0/rxDCPMesg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y139.XQ    Tcko                  0.396   ftop/gbe0/rxDCPMesg<5>
                                                       ftop/gbe0/rxDCPMesg_5
    SLICE_X105Y138.BX    net (fanout=3)        0.316   ftop/gbe0/rxDCPMesg<5>
    SLICE_X105Y138.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<13>
                                                       ftop/gbe0/rxDCPMesg_13
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.683ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_7 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.760ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (0.717 - 0.640)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_7 to ftop/gbe0/rxDCPMesg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y137.XQ    Tcko                  0.396   ftop/gbe0/rxDCPMesg<7>
                                                       ftop/gbe0/rxDCPMesg_7
    SLICE_X105Y134.BX    net (fanout=3)        0.302   ftop/gbe0/rxDCPMesg<7>
    SLICE_X105Y134.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<15>
                                                       ftop/gbe0/rxDCPMesg_15
    -------------------------------------------------  ---------------------------
    Total                                      0.760ns (0.458ns logic, 0.302ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.712ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.755ns (Levels of Logic = 0)
  Clock Path Skew:      0.043ns (0.388 - 0.345)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/sSyncReg1_3 to ftop/gbe0/gmac/txRS_txF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y189.XQ    Tcko                  0.396   ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/sSyncReg1_3
    SLICE_X103Y186.BX    net (fanout=1)        0.297   ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>
    SLICE_X103Y186.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.755ns (0.458ns logic, 0.297ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.720ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_43 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_51 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.784ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.465 - 0.401)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_43 to ftop/gbe0/rxDCPMesg_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y134.XQ    Tcko                  0.396   ftop/gbe0/rxDCPMesg<43>
                                                       ftop/gbe0/rxDCPMesg_43
    SLICE_X105Y133.BX    net (fanout=2)        0.326   ftop/gbe0/rxDCPMesg<43>
    SLICE_X105Y133.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<51>
                                                       ftop/gbe0/rxDCPMesg_51
    -------------------------------------------------  ---------------------------
    Total                                      0.784ns (0.458ns logic, 0.326ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.721ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_27 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.801ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (0.720 - 0.640)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_27 to ftop/gbe0/rxDCPMesg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y136.XQ    Tcko                  0.417   ftop/gbe0/rxDCPMesg<27>
                                                       ftop/gbe0/rxDCPMesg_27
    SLICE_X102Y135.BX    net (fanout=3)        0.282   ftop/gbe0/rxDCPMesg<27>
    SLICE_X102Y135.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/rxDCPMesg<35>
                                                       ftop/gbe0/rxDCPMesg_35
    -------------------------------------------------  ---------------------------
    Total                                      0.801ns (0.519ns logic, 0.282ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.739ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpReqAF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.039 - 0.033)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpReqAF/sSyncReg1_1 to ftop/gbe0/dcp_cpReqAF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y81.XQ      Tcko                  0.396   ftop/gbe0/dcp_cpReqAF/sSyncReg1<1>
                                                       ftop/gbe0/dcp_cpReqAF/sSyncReg1_1
    SLICE_X93Y80.BX      net (fanout=1)        0.287   ftop/gbe0/dcp_cpReqAF/sSyncReg1<1>
    SLICE_X93Y80.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/dcp_cpReqAF/sDeqPtr<1>
                                                       ftop/gbe0/dcp_cpReqAF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.742ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpReqAF/sGEnqPtr1_1 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/sGEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.797ns (Levels of Logic = 0)
  Clock Path Skew:      0.055ns (0.350 - 0.295)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1_1 to ftop/gbe0/dcp_cpReqAF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y81.YQ      Tcko                  0.419   ftop/gbe0/dcp_cpReqAF/sGEnqPtr1<0>
                                                       ftop/gbe0/dcp_cpReqAF/sGEnqPtr1_1
    SLICE_X97Y81.BX      net (fanout=8)        0.316   ftop/gbe0/dcp_cpReqAF/sGEnqPtr1<1>
    SLICE_X97Y81.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/dcp_cpReqAF/sGEnqPtr<1>
                                                       ftop/gbe0/dcp_cpReqAF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.797ns (0.481ns logic, 0.316ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.743ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.014 - 0.012)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/sSyncReg1_1 to ftop/gbe0/gmac/txRS_txF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y180.XQ    Tcko                  0.396   ftop/gbe0/gmac/txRS_txF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/txRS_txF/sSyncReg1_1
    SLICE_X103Y181.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/txRS_txF/sSyncReg1<1>
    SLICE_X103Y181.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/txRS_txF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X104Y178.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X104Y178.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X104Y178.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X104Y178.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_4/SR
  Location pin: SLICE_X104Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_4/SR
  Location pin: SLICE_X104Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_1/SR
  Location pin: SLICE_X104Y179.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_1/SR
  Location pin: SLICE_X104Y179.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_0/SR
  Location pin: SLICE_X104Y179.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_0/SR
  Location pin: SLICE_X104Y179.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_3/SR
  Location pin: SLICE_X104Y180.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_3/SR
  Location pin: SLICE_X104Y180.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_2/SR
  Location pin: SLICE_X104Y180.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_2/SR
  Location pin: SLICE_X104Y180.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac_RDY_rx_get/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dNotEmptyReg/SR
  Location pin: SLICE_X104Y151.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac_RDY_rx_get/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dNotEmptyReg/SR
  Location pin: SLICE_X104Y151.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_0/SR
  Location pin: SLICE_X102Y179.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_0/SR
  Location pin: SLICE_X102Y179.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_1/SR
  Location pin: SLICE_X102Y179.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_1/SR
  Location pin: SLICE_X102Y179.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2522 paths analyzed, 488 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.116ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.063ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns (0.375 - 0.428)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y153.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X111Y153.G2    net (fanout=3)        0.689   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X111Y153.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y151.F3    net (fanout=1)        0.322   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y151.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y150.G4    net (fanout=4)        0.095   ftop/gbe0/gmac/N31
    SLICE_X110Y150.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y152.F1    net (fanout=34)       1.018   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y152.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y143.CE    net (fanout=18)       1.887   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y143.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      7.063ns (3.052ns logic, 4.011ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.063ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns (0.375 - 0.428)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y153.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X111Y153.G2    net (fanout=3)        0.689   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X111Y153.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y151.F3    net (fanout=1)        0.322   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y151.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y150.G4    net (fanout=4)        0.095   ftop/gbe0/gmac/N31
    SLICE_X110Y150.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y152.F1    net (fanout=34)       1.018   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y152.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y143.CE    net (fanout=18)       1.887   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y143.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      7.063ns (3.052ns logic, 4.011ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.070ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.409 - 0.428)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y153.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X111Y153.G2    net (fanout=3)        0.689   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X111Y153.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y151.F3    net (fanout=1)        0.322   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y151.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y150.G4    net (fanout=4)        0.095   ftop/gbe0/gmac/N31
    SLICE_X110Y150.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y152.F1    net (fanout=34)       1.018   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y152.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y142.CE    net (fanout=18)       1.894   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y142.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      7.070ns (3.052ns logic, 4.018ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.070ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.409 - 0.428)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y153.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X111Y153.G2    net (fanout=3)        0.689   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X111Y153.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y151.F3    net (fanout=1)        0.322   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y151.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y150.G4    net (fanout=4)        0.095   ftop/gbe0/gmac/N31
    SLICE_X110Y150.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y152.F1    net (fanout=34)       1.018   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y152.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y142.CE    net (fanout=18)       1.894   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y142.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      7.070ns (3.052ns logic, 4.018ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.050ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.412 - 0.428)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y153.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X111Y153.G2    net (fanout=3)        0.689   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X111Y153.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y151.F3    net (fanout=1)        0.322   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y151.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y150.G4    net (fanout=4)        0.095   ftop/gbe0/gmac/N31
    SLICE_X110Y150.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y152.F1    net (fanout=34)       1.018   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y152.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X111Y140.CE    net (fanout=18)       1.874   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X111Y140.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.050ns (3.052ns logic, 3.998ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.050ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.412 - 0.428)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y153.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X111Y153.G2    net (fanout=3)        0.689   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X111Y153.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y151.F3    net (fanout=1)        0.322   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y151.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y150.G4    net (fanout=4)        0.095   ftop/gbe0/gmac/N31
    SLICE_X110Y150.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y152.F1    net (fanout=34)       1.018   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y152.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X111Y140.CE    net (fanout=18)       1.874   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X111Y140.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      7.050ns (3.052ns logic, 3.998ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.843ns (Levels of Logic = 4)
  Clock Path Skew:      -0.057ns (0.371 - 0.428)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y153.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X111Y153.G2    net (fanout=3)        0.689   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X111Y153.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y151.F3    net (fanout=1)        0.322   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y151.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y150.G4    net (fanout=4)        0.095   ftop/gbe0/gmac/N31
    SLICE_X110Y150.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y152.F1    net (fanout=34)       1.018   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y152.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y150.CE    net (fanout=18)       1.667   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y150.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_23
    -------------------------------------------------  ---------------------------
    Total                                      6.843ns (3.052ns logic, 3.791ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.849ns (Levels of Logic = 4)
  Clock Path Skew:      -0.042ns (0.375 - 0.417)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y155.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y151.G4    net (fanout=20)       0.775   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X111Y151.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X111Y151.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/N161
    SLICE_X111Y151.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y150.G4    net (fanout=4)        0.095   ftop/gbe0/gmac/N31
    SLICE_X110Y150.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y152.F1    net (fanout=34)       1.018   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y152.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y143.CE    net (fanout=18)       1.887   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y143.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      6.849ns (3.052ns logic, 3.797ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.849ns (Levels of Logic = 4)
  Clock Path Skew:      -0.042ns (0.375 - 0.417)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y155.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y151.G4    net (fanout=20)       0.775   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X111Y151.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X111Y151.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/N161
    SLICE_X111Y151.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y150.G4    net (fanout=4)        0.095   ftop/gbe0/gmac/N31
    SLICE_X110Y150.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y152.F1    net (fanout=34)       1.018   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y152.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y143.CE    net (fanout=18)       1.887   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y143.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      6.849ns (3.052ns logic, 3.797ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.831ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns (0.375 - 0.428)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y153.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X111Y153.G1    net (fanout=3)        0.532   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X111Y153.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y151.F3    net (fanout=1)        0.322   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y151.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y150.G4    net (fanout=4)        0.095   ftop/gbe0/gmac/N31
    SLICE_X110Y150.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y152.F1    net (fanout=34)       1.018   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y152.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y143.CE    net (fanout=18)       1.887   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y143.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      6.831ns (2.977ns logic, 3.854ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.831ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns (0.375 - 0.428)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y153.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X111Y153.G1    net (fanout=3)        0.532   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X111Y153.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y151.F3    net (fanout=1)        0.322   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y151.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y150.G4    net (fanout=4)        0.095   ftop/gbe0/gmac/N31
    SLICE_X110Y150.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y152.F1    net (fanout=34)       1.018   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y152.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y143.CE    net (fanout=18)       1.887   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y143.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      6.831ns (2.977ns logic, 3.854ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.847ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.395 - 0.428)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y153.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X111Y153.G2    net (fanout=3)        0.689   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X111Y153.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y151.F3    net (fanout=1)        0.322   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y151.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y150.G4    net (fanout=4)        0.095   ftop/gbe0/gmac/N31
    SLICE_X110Y150.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y152.F1    net (fanout=34)       1.018   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y152.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y147.CE    net (fanout=18)       1.671   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y147.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      6.847ns (3.052ns logic, 3.795ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.847ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.395 - 0.428)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y153.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X111Y153.G2    net (fanout=3)        0.689   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X111Y153.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y151.F3    net (fanout=1)        0.322   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y151.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y150.G4    net (fanout=4)        0.095   ftop/gbe0/gmac/N31
    SLICE_X110Y150.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y152.F1    net (fanout=34)       1.018   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y152.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y147.CE    net (fanout=18)       1.671   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y147.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_15
    -------------------------------------------------  ---------------------------
    Total                                      6.847ns (3.052ns logic, 3.795ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.847ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.395 - 0.428)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y153.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X111Y153.G2    net (fanout=3)        0.689   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X111Y153.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y151.F3    net (fanout=1)        0.322   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y151.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y150.G4    net (fanout=4)        0.095   ftop/gbe0/gmac/N31
    SLICE_X110Y150.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y152.F1    net (fanout=34)       1.018   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y152.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y146.CE    net (fanout=18)       1.671   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y146.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_3
    -------------------------------------------------  ---------------------------
    Total                                      6.847ns (3.052ns logic, 3.795ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.847ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.395 - 0.428)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y153.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X111Y153.G2    net (fanout=3)        0.689   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X111Y153.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y151.F3    net (fanout=1)        0.322   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y151.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y150.G4    net (fanout=4)        0.095   ftop/gbe0/gmac/N31
    SLICE_X110Y150.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y152.F1    net (fanout=34)       1.018   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y152.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y146.CE    net (fanout=18)       1.671   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y146.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      6.847ns (3.052ns logic, 3.795ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.834ns (Levels of Logic = 4)
  Clock Path Skew:      -0.040ns (0.375 - 0.415)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y153.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X111Y153.G3    net (fanout=3)        0.460   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X111Y153.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y151.F3    net (fanout=1)        0.322   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y151.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y150.G4    net (fanout=4)        0.095   ftop/gbe0/gmac/N31
    SLICE_X110Y150.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y152.F1    net (fanout=34)       1.018   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y152.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y143.CE    net (fanout=18)       1.887   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y143.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      6.834ns (3.052ns logic, 3.782ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.834ns (Levels of Logic = 4)
  Clock Path Skew:      -0.040ns (0.375 - 0.415)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y153.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X111Y153.G3    net (fanout=3)        0.460   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X111Y153.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y151.F3    net (fanout=1)        0.322   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y151.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y150.G4    net (fanout=4)        0.095   ftop/gbe0/gmac/N31
    SLICE_X110Y150.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y152.F1    net (fanout=34)       1.018   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y152.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y143.CE    net (fanout=18)       1.887   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y143.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      6.834ns (3.052ns logic, 3.782ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.856ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.409 - 0.417)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y155.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y151.G4    net (fanout=20)       0.775   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X111Y151.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X111Y151.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/N161
    SLICE_X111Y151.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y150.G4    net (fanout=4)        0.095   ftop/gbe0/gmac/N31
    SLICE_X110Y150.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y152.F1    net (fanout=34)       1.018   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y152.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y142.CE    net (fanout=18)       1.894   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y142.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      6.856ns (3.052ns logic, 3.804ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.856ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.409 - 0.417)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y155.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y151.G4    net (fanout=20)       0.775   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X111Y151.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X111Y151.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/N161
    SLICE_X111Y151.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y150.G4    net (fanout=4)        0.095   ftop/gbe0/gmac/N31
    SLICE_X110Y150.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y152.F1    net (fanout=34)       1.018   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y152.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y142.CE    net (fanout=18)       1.894   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y142.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      6.856ns (3.052ns logic, 3.804ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.838ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.409 - 0.428)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y153.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X111Y153.G1    net (fanout=3)        0.532   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X111Y153.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y151.F3    net (fanout=1)        0.322   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y151.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y150.G4    net (fanout=4)        0.095   ftop/gbe0/gmac/N31
    SLICE_X110Y150.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y152.F1    net (fanout=34)       1.018   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y152.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y142.CE    net (fanout=18)       1.894   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y142.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      6.838ns (2.977ns logic, 3.861ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.675ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.070ns (0.403 - 0.333)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y152.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X107Y153.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X107Y153.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.768ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.837ns (Levels of Logic = 0)
  Clock Path Skew:      0.069ns (0.478 - 0.409)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxData_3 to ftop/gbe0/gmac/rxRS_rxPipe_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y150.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    SLICE_X114Y150.BX    net (fanout=2)        0.318   ftop/gbe0/gmac/rxRS_rxData<3>
    SLICE_X114Y150.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_3
    -------------------------------------------------  ---------------------------
    Total                                      0.837ns (0.519ns logic, 0.318ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.776ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.070ns (0.403 - 0.333)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y152.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2
    SLICE_X107Y153.BY    net (fanout=1)        0.305   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<2>
    SLICE_X107Y153.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.846ns (0.541ns logic, 0.305ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.800ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.029 - 0.015)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_1 to ftop/gbe0/gmac/rxRS_rxPipe_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y148.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_1
    SLICE_X114Y147.BX    net (fanout=2)        0.295   ftop/gbe0/gmac/rxRS_rxPipe<1>
    SLICE_X114Y147.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_9
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.519ns logic, 0.295ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.801ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_39 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.043ns (0.425 - 0.382)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_39 to ftop/gbe0/gmac/rxRS_rxPipe_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y149.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_39
    SLICE_X108Y149.BX    net (fanout=2)        0.325   ftop/gbe0/gmac/rxRS_rxPipe<39>
    SLICE_X108Y149.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_47
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.519ns logic, 0.325ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.804ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.040 - 0.030)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y144.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    SLICE_X114Y142.BX    net (fanout=2)        0.295   ftop/gbe0/gmac/rxRS_rxPipe<17>
    SLICE_X114Y142.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.519ns logic, 0.295ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.810ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.830ns (Levels of Logic = 0)
  Clock Path Skew:      0.020ns (0.045 - 0.025)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y148.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_15
    SLICE_X112Y147.BX    net (fanout=2)        0.311   ftop/gbe0/gmac/rxRS_rxPipe<15>
    SLICE_X112Y147.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.830ns (0.519ns logic, 0.311ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.812ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_33 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.815ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.021 - 0.018)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_33 to ftop/gbe0/gmac/rxRS_rxPipe_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y146.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_33
    SLICE_X108Y147.BX    net (fanout=2)        0.317   ftop/gbe0/gmac/rxRS_rxPipe<33>
    SLICE_X108Y147.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_41
    -------------------------------------------------  ---------------------------
    Total                                      0.815ns (0.498ns logic, 0.317ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.813ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_7 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.817ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.029 - 0.025)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_7 to ftop/gbe0/gmac/rxRS_rxPipe_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y148.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_7
    SLICE_X112Y148.BX    net (fanout=2)        0.319   ftop/gbe0/gmac/rxRS_rxPipe<7>
    SLICE_X112Y148.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_15
    -------------------------------------------------  ---------------------------
    Total                                      0.817ns (0.498ns logic, 0.319ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.816ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxData_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.829ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.018 - 0.005)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxData_1 to ftop/gbe0/gmac/rxRS_rxPipe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y151.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxData<1>
                                                       ftop/gbe0/gmac/rxRS_rxData_1
    SLICE_X114Y148.BX    net (fanout=2)        0.310   ftop/gbe0/gmac/rxRS_rxData<1>
    SLICE_X114Y148.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_1
    -------------------------------------------------  ---------------------------
    Total                                      0.829ns (0.519ns logic, 0.310ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.824ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxData_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.926ns (Levels of Logic = 0)
  Clock Path Skew:      0.102ns (0.501 - 0.399)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxData_5 to ftop/gbe0/gmac/rxRS_rxPipe_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y153.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxData<5>
                                                       ftop/gbe0/gmac/rxRS_rxData_5
    SLICE_X113Y149.BX    net (fanout=2)        0.468   ftop/gbe0/gmac/rxRS_rxData<5>
    SLICE_X113Y149.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_5
    -------------------------------------------------  ---------------------------
    Total                                      0.926ns (0.458ns logic, 0.468ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.829ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.845ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.055 - 0.039)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y147.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    SLICE_X113Y144.BX    net (fanout=2)        0.366   ftop/gbe0/gmac/rxRS_rxPipe<23>
    SLICE_X113Y144.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.845ns (0.479ns logic, 0.366ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.841ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (0.417 - 0.346)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y155.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X108Y155.BY    net (fanout=1)        0.298   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X108Y155.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.614ns logic, 0.298ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.848ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.860ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.036 - 0.024)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y147.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_9
    SLICE_X114Y144.BX    net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<9>
    SLICE_X114Y144.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.860ns (0.519ns logic, 0.341ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.859ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_36 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.866ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.011 - 0.004)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_36 to ftop/gbe0/gmac/rxRS_rxPipe_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y150.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_36
    SLICE_X106Y148.BY    net (fanout=2)        0.310   ftop/gbe0/gmac/rxRS_rxPipe<36>
    SLICE_X106Y148.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_44
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (0.556ns logic, 0.310ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.896ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_32 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.899ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.021 - 0.018)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_32 to ftop/gbe0/gmac/rxRS_rxPipe_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y146.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_32
    SLICE_X108Y147.BY    net (fanout=2)        0.343   ftop/gbe0/gmac/rxRS_rxPipe<32>
    SLICE_X108Y147.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_40
    -------------------------------------------------  ---------------------------
    Total                                      0.899ns (0.556ns logic, 0.343ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.897ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_8 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.909ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.036 - 0.024)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_8 to ftop/gbe0/gmac/rxRS_rxPipe_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y147.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_8
    SLICE_X114Y144.BY    net (fanout=2)        0.295   ftop/gbe0/gmac/rxRS_rxPipe<8>
    SLICE_X114Y144.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_16
    -------------------------------------------------  ---------------------------
    Total                                      0.909ns (0.614ns logic, 0.295ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.899ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_16 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.909ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.040 - 0.030)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_16 to ftop/gbe0/gmac/rxRS_rxPipe_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y144.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_16
    SLICE_X114Y142.BY    net (fanout=2)        0.295   ftop/gbe0/gmac/rxRS_rxPipe<16>
    SLICE_X114Y142.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_24
    -------------------------------------------------  ---------------------------
    Total                                      0.909ns (0.614ns logic, 0.295ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.909ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.015 - 0.012)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y157.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X111Y156.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X111Y156.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.599ns logic, 0.313ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.911ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxData_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.924ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.018 - 0.005)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxData_0 to ftop/gbe0/gmac/rxRS_rxPipe_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y151.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxData<1>
                                                       ftop/gbe0/gmac/rxRS_rxData_0
    SLICE_X114Y148.BY    net (fanout=2)        0.310   ftop/gbe0/gmac/rxRS_rxData<0>
    SLICE_X114Y148.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_0
    -------------------------------------------------  ---------------------------
    Total                                      0.924ns (0.614ns logic, 0.310ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X104Y164.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X104Y164.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X104Y164.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X104Y164.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X106Y164.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X106Y164.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X106Y155.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X106Y155.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X108Y155.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X108Y155.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X110Y157.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X110Y157.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X106Y165.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X106Y165.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X106Y165.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X106Y165.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X104Y159.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X104Y159.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X104Y159.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X104Y159.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2585579 paths analyzed, 41377 endpoints analyzed, 2173 failing endpoints
 2173 timing errors detected. (2173 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.303ns.
--------------------------------------------------------------------------------
Slack (setup path):     -3.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterA_3_s1_0 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_13 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.245ns (Levels of Logic = 7)
  Clock Path Skew:      -0.058ns (0.808 - 0.866)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterA_3_s1_0 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y107.YQ     Tcko                  0.596   ftop/edp0/bram_serverAdapterA_3_s1<0>
                                                       ftop/edp0/bram_serverAdapterA_3_s1_0
    SLICE_X43Y138.G4     net (fanout=1)        2.010   ftop/edp0/bram_serverAdapterA_3_s1<0>
    SLICE_X43Y138.Y      Tilo                  0.561   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
                                                       ftop/edp0/bram_serverAdapterA_3_outData_enqData_whas1
    SLICE_X43Y138.F1     net (fanout=3)        0.395   ftop/edp0/bram_serverAdapterA_3_outData_enqData_whas
    SLICE_X43Y138.X      Tilo                  0.562   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
                                                       ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or00001
    SLICE_X44Y149.F1     net (fanout=2)        1.081   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
    SLICE_X44Y149.X      Tif5x                 0.853   ftop/edp0/IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912
                                                       ftop/edp0/Mmux_IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912_3
                                                       ftop/edp0/Mmux_IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912_2_f5
    SLICE_X48Y181.G2     net (fanout=3)        1.791   ftop/edp0/IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912
    SLICE_X48Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<137>
                                                       ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X48Y180.G3     net (fanout=164)      0.263   ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X48Y180.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/d1di
                                                       ftop/edp0/edp_tlpBRAM_mRespF_ENQ1
    SLICE_X56Y195.G3     net (fanout=15)       1.542   ftop/edp0/edp_tlpBRAM_mRespF_ENQ
    SLICE_X56Y195.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N24
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X59Y188.G3     net (fanout=135)      1.784   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X59Y188.Y      Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N190
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<13>_SW0
    SLICE_X59Y189.SR     net (fanout=1)        0.965   ftop/edp0/edp_tlpBRAM_mRespF/N190
    SLICE_X59Y189.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<13>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     15.245ns (5.414ns logic, 9.831ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterA_3_s1_0 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_73 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.085ns (Levels of Logic = 7)
  Clock Path Skew:      -0.070ns (0.796 - 0.866)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterA_3_s1_0 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_73
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y107.YQ     Tcko                  0.596   ftop/edp0/bram_serverAdapterA_3_s1<0>
                                                       ftop/edp0/bram_serverAdapterA_3_s1_0
    SLICE_X43Y138.G4     net (fanout=1)        2.010   ftop/edp0/bram_serverAdapterA_3_s1<0>
    SLICE_X43Y138.Y      Tilo                  0.561   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
                                                       ftop/edp0/bram_serverAdapterA_3_outData_enqData_whas1
    SLICE_X43Y138.F1     net (fanout=3)        0.395   ftop/edp0/bram_serverAdapterA_3_outData_enqData_whas
    SLICE_X43Y138.X      Tilo                  0.562   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
                                                       ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or00001
    SLICE_X44Y149.F1     net (fanout=2)        1.081   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
    SLICE_X44Y149.X      Tif5x                 0.853   ftop/edp0/IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912
                                                       ftop/edp0/Mmux_IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912_3
                                                       ftop/edp0/Mmux_IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912_2_f5
    SLICE_X48Y181.G2     net (fanout=3)        1.791   ftop/edp0/IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912
    SLICE_X48Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<137>
                                                       ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X48Y180.G3     net (fanout=164)      0.263   ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X48Y180.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/d1di
                                                       ftop/edp0/edp_tlpBRAM_mRespF_ENQ1
    SLICE_X56Y195.G3     net (fanout=15)       1.542   ftop/edp0/edp_tlpBRAM_mRespF_ENQ
    SLICE_X56Y195.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N24
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X58Y188.G2     net (fanout=135)      1.827   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X58Y188.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N58
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<73>_SW0
    SLICE_X60Y183.SR     net (fanout=1)        0.707   ftop/edp0/edp_tlpBRAM_mRespF/N58
    SLICE_X60Y183.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<73>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_73
    -------------------------------------------------  ---------------------------
    Total                                     15.085ns (5.469ns logic, 9.616ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterA_3_s1_0 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_62 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.083ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.675 - 0.698)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterA_3_s1_0 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y107.YQ     Tcko                  0.596   ftop/edp0/bram_serverAdapterA_3_s1<0>
                                                       ftop/edp0/bram_serverAdapterA_3_s1_0
    SLICE_X43Y138.G4     net (fanout=1)        2.010   ftop/edp0/bram_serverAdapterA_3_s1<0>
    SLICE_X43Y138.Y      Tilo                  0.561   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
                                                       ftop/edp0/bram_serverAdapterA_3_outData_enqData_whas1
    SLICE_X43Y138.F1     net (fanout=3)        0.395   ftop/edp0/bram_serverAdapterA_3_outData_enqData_whas
    SLICE_X43Y138.X      Tilo                  0.562   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
                                                       ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or00001
    SLICE_X44Y149.F1     net (fanout=2)        1.081   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
    SLICE_X44Y149.X      Tif5x                 0.853   ftop/edp0/IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912
                                                       ftop/edp0/Mmux_IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912_3
                                                       ftop/edp0/Mmux_IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912_2_f5
    SLICE_X48Y181.G2     net (fanout=3)        1.791   ftop/edp0/IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912
    SLICE_X48Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<137>
                                                       ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X48Y180.G3     net (fanout=164)      0.263   ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X48Y180.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/d1di
                                                       ftop/edp0/edp_tlpBRAM_mRespF_ENQ1
    SLICE_X56Y195.G3     net (fanout=15)       1.542   ftop/edp0/edp_tlpBRAM_mRespF_ENQ
    SLICE_X56Y195.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N24
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X45Y195.G4     net (fanout=135)      1.642   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X45Y195.Y      Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N82
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<62>_SW0
    SLICE_X43Y197.SR     net (fanout=1)        0.945   ftop/edp0/edp_tlpBRAM_mRespF/N82
    SLICE_X43Y197.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<62>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_62
    -------------------------------------------------  ---------------------------
    Total                                     15.083ns (5.414ns logic, 9.669ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterA_3_s1_0 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_130 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.126ns (Levels of Logic = 7)
  Clock Path Skew:      0.053ns (0.751 - 0.698)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterA_3_s1_0 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_130
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y107.YQ     Tcko                  0.596   ftop/edp0/bram_serverAdapterA_3_s1<0>
                                                       ftop/edp0/bram_serverAdapterA_3_s1_0
    SLICE_X43Y138.G4     net (fanout=1)        2.010   ftop/edp0/bram_serverAdapterA_3_s1<0>
    SLICE_X43Y138.Y      Tilo                  0.561   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
                                                       ftop/edp0/bram_serverAdapterA_3_outData_enqData_whas1
    SLICE_X43Y138.F1     net (fanout=3)        0.395   ftop/edp0/bram_serverAdapterA_3_outData_enqData_whas
    SLICE_X43Y138.X      Tilo                  0.562   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
                                                       ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or00001
    SLICE_X44Y149.F1     net (fanout=2)        1.081   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
    SLICE_X44Y149.X      Tif5x                 0.853   ftop/edp0/IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912
                                                       ftop/edp0/Mmux_IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912_3
                                                       ftop/edp0/Mmux_IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912_2_f5
    SLICE_X48Y181.G2     net (fanout=3)        1.791   ftop/edp0/IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912
    SLICE_X48Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<137>
                                                       ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X48Y180.G3     net (fanout=164)      0.263   ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X48Y180.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/d1di
                                                       ftop/edp0/edp_tlpBRAM_mRespF_ENQ1
    SLICE_X56Y195.G3     net (fanout=15)       1.542   ftop/edp0/edp_tlpBRAM_mRespF_ENQ
    SLICE_X56Y195.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N24
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X53Y190.F3     net (fanout=135)      1.372   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X53Y190.X      Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mRespF/N202
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<130>_SW0
    SLICE_X47Y171.SR     net (fanout=1)        1.257   ftop/edp0/edp_tlpBRAM_mRespF/N202
    SLICE_X47Y171.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<130>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_130
    -------------------------------------------------  ---------------------------
    Total                                     15.126ns (5.415ns logic, 9.711ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterA_3_s1_0 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_54 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.065ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.694 - 0.698)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterA_3_s1_0 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y107.YQ     Tcko                  0.596   ftop/edp0/bram_serverAdapterA_3_s1<0>
                                                       ftop/edp0/bram_serverAdapterA_3_s1_0
    SLICE_X43Y138.G4     net (fanout=1)        2.010   ftop/edp0/bram_serverAdapterA_3_s1<0>
    SLICE_X43Y138.Y      Tilo                  0.561   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
                                                       ftop/edp0/bram_serverAdapterA_3_outData_enqData_whas1
    SLICE_X43Y138.F1     net (fanout=3)        0.395   ftop/edp0/bram_serverAdapterA_3_outData_enqData_whas
    SLICE_X43Y138.X      Tilo                  0.562   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
                                                       ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or00001
    SLICE_X44Y149.F1     net (fanout=2)        1.081   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
    SLICE_X44Y149.X      Tif5x                 0.853   ftop/edp0/IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912
                                                       ftop/edp0/Mmux_IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912_3
                                                       ftop/edp0/Mmux_IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912_2_f5
    SLICE_X48Y181.G2     net (fanout=3)        1.791   ftop/edp0/IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912
    SLICE_X48Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<137>
                                                       ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X48Y180.G3     net (fanout=164)      0.263   ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X48Y180.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/d1di
                                                       ftop/edp0/edp_tlpBRAM_mRespF_ENQ1
    SLICE_X56Y195.G3     net (fanout=15)       1.542   ftop/edp0/edp_tlpBRAM_mRespF_ENQ
    SLICE_X56Y195.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N24
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X53Y192.G3     net (fanout=135)      1.507   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X53Y192.Y      Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N100
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<54>_SW0
    SLICE_X50Y186.SR     net (fanout=1)        1.062   ftop/edp0/edp_tlpBRAM_mRespF/N100
    SLICE_X50Y186.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<54>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_54
    -------------------------------------------------  ---------------------------
    Total                                     15.065ns (5.414ns logic, 9.651ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterA_3_s1_0 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_88 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.943ns (Levels of Logic = 7)
  Clock Path Skew:      -0.081ns (0.785 - 0.866)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterA_3_s1_0 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_88
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y107.YQ     Tcko                  0.596   ftop/edp0/bram_serverAdapterA_3_s1<0>
                                                       ftop/edp0/bram_serverAdapterA_3_s1_0
    SLICE_X43Y138.G4     net (fanout=1)        2.010   ftop/edp0/bram_serverAdapterA_3_s1<0>
    SLICE_X43Y138.Y      Tilo                  0.561   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
                                                       ftop/edp0/bram_serverAdapterA_3_outData_enqData_whas1
    SLICE_X43Y138.F1     net (fanout=3)        0.395   ftop/edp0/bram_serverAdapterA_3_outData_enqData_whas
    SLICE_X43Y138.X      Tilo                  0.562   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
                                                       ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or00001
    SLICE_X44Y149.F1     net (fanout=2)        1.081   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
    SLICE_X44Y149.X      Tif5x                 0.853   ftop/edp0/IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912
                                                       ftop/edp0/Mmux_IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912_3
                                                       ftop/edp0/Mmux_IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912_2_f5
    SLICE_X48Y181.G2     net (fanout=3)        1.791   ftop/edp0/IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912
    SLICE_X48Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<137>
                                                       ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X48Y180.G3     net (fanout=164)      0.263   ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X48Y180.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/d1di
                                                       ftop/edp0/edp_tlpBRAM_mRespF_ENQ1
    SLICE_X56Y195.G3     net (fanout=15)       1.542   ftop/edp0/edp_tlpBRAM_mRespF_ENQ
    SLICE_X56Y195.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N24
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X60Y194.G1     net (fanout=135)      1.211   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X60Y194.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N26
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<88>_SW0
    SLICE_X63Y185.SR     net (fanout=1)        1.181   ftop/edp0/edp_tlpBRAM_mRespF/N26
    SLICE_X63Y185.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<88>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_88
    -------------------------------------------------  ---------------------------
    Total                                     14.943ns (5.469ns logic, 9.474ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterA_3_s1_0 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_101 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.020ns (Levels of Logic = 7)
  Clock Path Skew:      0.010ns (0.708 - 0.698)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterA_3_s1_0 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_101
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y107.YQ     Tcko                  0.596   ftop/edp0/bram_serverAdapterA_3_s1<0>
                                                       ftop/edp0/bram_serverAdapterA_3_s1_0
    SLICE_X43Y138.G4     net (fanout=1)        2.010   ftop/edp0/bram_serverAdapterA_3_s1<0>
    SLICE_X43Y138.Y      Tilo                  0.561   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
                                                       ftop/edp0/bram_serverAdapterA_3_outData_enqData_whas1
    SLICE_X43Y138.F1     net (fanout=3)        0.395   ftop/edp0/bram_serverAdapterA_3_outData_enqData_whas
    SLICE_X43Y138.X      Tilo                  0.562   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
                                                       ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or00001
    SLICE_X44Y149.F1     net (fanout=2)        1.081   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
    SLICE_X44Y149.X      Tif5x                 0.853   ftop/edp0/IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912
                                                       ftop/edp0/Mmux_IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912_3
                                                       ftop/edp0/Mmux_IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912_2_f5
    SLICE_X48Y181.G2     net (fanout=3)        1.791   ftop/edp0/IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912
    SLICE_X48Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<137>
                                                       ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X48Y180.G3     net (fanout=164)      0.263   ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X48Y180.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/d1di
                                                       ftop/edp0/edp_tlpBRAM_mRespF_ENQ1
    SLICE_X56Y195.G3     net (fanout=15)       1.542   ftop/edp0/edp_tlpBRAM_mRespF_ENQ
    SLICE_X56Y195.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N24
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X52Y193.G4     net (fanout=135)      1.752   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X52Y193.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N264
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<101>_SW0
    SLICE_X51Y191.SR     net (fanout=1)        0.717   ftop/edp0/edp_tlpBRAM_mRespF/N264
    SLICE_X51Y191.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<101>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_101
    -------------------------------------------------  ---------------------------
    Total                                     15.020ns (5.469ns logic, 9.551ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterA_3_s1_0 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_33 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.006ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.694 - 0.698)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterA_3_s1_0 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y107.YQ     Tcko                  0.596   ftop/edp0/bram_serverAdapterA_3_s1<0>
                                                       ftop/edp0/bram_serverAdapterA_3_s1_0
    SLICE_X43Y138.G4     net (fanout=1)        2.010   ftop/edp0/bram_serverAdapterA_3_s1<0>
    SLICE_X43Y138.Y      Tilo                  0.561   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
                                                       ftop/edp0/bram_serverAdapterA_3_outData_enqData_whas1
    SLICE_X43Y138.F1     net (fanout=3)        0.395   ftop/edp0/bram_serverAdapterA_3_outData_enqData_whas
    SLICE_X43Y138.X      Tilo                  0.562   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
                                                       ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or00001
    SLICE_X44Y149.F1     net (fanout=2)        1.081   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
    SLICE_X44Y149.X      Tif5x                 0.853   ftop/edp0/IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912
                                                       ftop/edp0/Mmux_IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912_3
                                                       ftop/edp0/Mmux_IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912_2_f5
    SLICE_X48Y181.G2     net (fanout=3)        1.791   ftop/edp0/IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912
    SLICE_X48Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<137>
                                                       ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X48Y180.G3     net (fanout=164)      0.263   ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X48Y180.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/d1di
                                                       ftop/edp0/edp_tlpBRAM_mRespF_ENQ1
    SLICE_X56Y195.G3     net (fanout=15)       1.542   ftop/edp0/edp_tlpBRAM_mRespF_ENQ
    SLICE_X56Y195.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N24
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X52Y192.G4     net (fanout=135)      1.752   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X52Y192.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N146
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<33>_SW0
    SLICE_X50Y187.SR     net (fanout=1)        0.703   ftop/edp0/edp_tlpBRAM_mRespF/N146
    SLICE_X50Y187.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<33>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     15.006ns (5.469ns logic, 9.537ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterA_3_s1_0 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_82 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.943ns (Levels of Logic = 7)
  Clock Path Skew:      -0.009ns (0.689 - 0.698)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterA_3_s1_0 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_82
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y107.YQ     Tcko                  0.596   ftop/edp0/bram_serverAdapterA_3_s1<0>
                                                       ftop/edp0/bram_serverAdapterA_3_s1_0
    SLICE_X43Y138.G4     net (fanout=1)        2.010   ftop/edp0/bram_serverAdapterA_3_s1<0>
    SLICE_X43Y138.Y      Tilo                  0.561   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
                                                       ftop/edp0/bram_serverAdapterA_3_outData_enqData_whas1
    SLICE_X43Y138.F1     net (fanout=3)        0.395   ftop/edp0/bram_serverAdapterA_3_outData_enqData_whas
    SLICE_X43Y138.X      Tilo                  0.562   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
                                                       ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or00001
    SLICE_X44Y149.F1     net (fanout=2)        1.081   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
    SLICE_X44Y149.X      Tif5x                 0.853   ftop/edp0/IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912
                                                       ftop/edp0/Mmux_IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912_3
                                                       ftop/edp0/Mmux_IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912_2_f5
    SLICE_X48Y181.G2     net (fanout=3)        1.791   ftop/edp0/IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912
    SLICE_X48Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<137>
                                                       ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X48Y180.G3     net (fanout=164)      0.263   ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X48Y180.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/d1di
                                                       ftop/edp0/edp_tlpBRAM_mRespF_ENQ1
    SLICE_X56Y195.G3     net (fanout=15)       1.542   ftop/edp0/edp_tlpBRAM_mRespF_ENQ
    SLICE_X56Y195.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N24
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X51Y195.G1     net (fanout=135)      1.470   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X51Y195.Y      Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N38
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<82>_SW0
    SLICE_X49Y196.SR     net (fanout=1)        0.977   ftop/edp0/edp_tlpBRAM_mRespF/N38
    SLICE_X49Y196.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<82>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_82
    -------------------------------------------------  ---------------------------
    Total                                     14.943ns (5.414ns logic, 9.529ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterA_3_s1_0 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_111 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.822ns (Levels of Logic = 7)
  Clock Path Skew:      -0.090ns (0.776 - 0.866)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterA_3_s1_0 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_111
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y107.YQ     Tcko                  0.596   ftop/edp0/bram_serverAdapterA_3_s1<0>
                                                       ftop/edp0/bram_serverAdapterA_3_s1_0
    SLICE_X43Y138.G4     net (fanout=1)        2.010   ftop/edp0/bram_serverAdapterA_3_s1<0>
    SLICE_X43Y138.Y      Tilo                  0.561   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
                                                       ftop/edp0/bram_serverAdapterA_3_outData_enqData_whas1
    SLICE_X43Y138.F1     net (fanout=3)        0.395   ftop/edp0/bram_serverAdapterA_3_outData_enqData_whas
    SLICE_X43Y138.X      Tilo                  0.562   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
                                                       ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or00001
    SLICE_X44Y149.F1     net (fanout=2)        1.081   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
    SLICE_X44Y149.X      Tif5x                 0.853   ftop/edp0/IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912
                                                       ftop/edp0/Mmux_IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912_3
                                                       ftop/edp0/Mmux_IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912_2_f5
    SLICE_X48Y181.G2     net (fanout=3)        1.791   ftop/edp0/IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912
    SLICE_X48Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<137>
                                                       ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X48Y180.G3     net (fanout=164)      0.263   ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X48Y180.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/d1di
                                                       ftop/edp0/edp_tlpBRAM_mRespF_ENQ1
    SLICE_X56Y195.G3     net (fanout=15)       1.542   ftop/edp0/edp_tlpBRAM_mRespF_ENQ
    SLICE_X56Y195.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N24
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X63Y191.G2     net (fanout=135)      1.371   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X63Y191.Y      Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N242
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<111>_SW0
    SLICE_X64Y189.SR     net (fanout=1)        0.955   ftop/edp0/edp_tlpBRAM_mRespF/N242
    SLICE_X64Y189.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<111>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_111
    -------------------------------------------------  ---------------------------
    Total                                     14.822ns (5.414ns logic, 9.408ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterA_3_s1_0 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_87 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.886ns (Levels of Logic = 7)
  Clock Path Skew:      0.005ns (0.703 - 0.698)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterA_3_s1_0 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_87
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y107.YQ     Tcko                  0.596   ftop/edp0/bram_serverAdapterA_3_s1<0>
                                                       ftop/edp0/bram_serverAdapterA_3_s1_0
    SLICE_X43Y138.G4     net (fanout=1)        2.010   ftop/edp0/bram_serverAdapterA_3_s1<0>
    SLICE_X43Y138.Y      Tilo                  0.561   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
                                                       ftop/edp0/bram_serverAdapterA_3_outData_enqData_whas1
    SLICE_X43Y138.F1     net (fanout=3)        0.395   ftop/edp0/bram_serverAdapterA_3_outData_enqData_whas
    SLICE_X43Y138.X      Tilo                  0.562   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
                                                       ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or00001
    SLICE_X44Y149.F1     net (fanout=2)        1.081   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
    SLICE_X44Y149.X      Tif5x                 0.853   ftop/edp0/IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912
                                                       ftop/edp0/Mmux_IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912_3
                                                       ftop/edp0/Mmux_IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912_2_f5
    SLICE_X48Y181.G2     net (fanout=3)        1.791   ftop/edp0/IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912
    SLICE_X48Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<137>
                                                       ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X48Y180.G3     net (fanout=164)      0.263   ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X48Y180.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/d1di
                                                       ftop/edp0/edp_tlpBRAM_mRespF_ENQ1
    SLICE_X56Y195.G3     net (fanout=15)       1.542   ftop/edp0/edp_tlpBRAM_mRespF_ENQ
    SLICE_X56Y195.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N24
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X52Y197.G3     net (fanout=135)      1.377   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X52Y197.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N28
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<87>_SW0
    SLICE_X51Y188.SR     net (fanout=1)        0.958   ftop/edp0/edp_tlpBRAM_mRespF/N28
    SLICE_X51Y188.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<87>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_87
    -------------------------------------------------  ---------------------------
    Total                                     14.886ns (5.469ns logic, 9.417ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterA_3_s1_0 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_119 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.749ns (Levels of Logic = 7)
  Clock Path Skew:      -0.076ns (0.790 - 0.866)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterA_3_s1_0 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_119
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y107.YQ     Tcko                  0.596   ftop/edp0/bram_serverAdapterA_3_s1<0>
                                                       ftop/edp0/bram_serverAdapterA_3_s1_0
    SLICE_X43Y138.G4     net (fanout=1)        2.010   ftop/edp0/bram_serverAdapterA_3_s1<0>
    SLICE_X43Y138.Y      Tilo                  0.561   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
                                                       ftop/edp0/bram_serverAdapterA_3_outData_enqData_whas1
    SLICE_X43Y138.F1     net (fanout=3)        0.395   ftop/edp0/bram_serverAdapterA_3_outData_enqData_whas
    SLICE_X43Y138.X      Tilo                  0.562   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
                                                       ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or00001
    SLICE_X44Y149.F1     net (fanout=2)        1.081   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
    SLICE_X44Y149.X      Tif5x                 0.853   ftop/edp0/IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912
                                                       ftop/edp0/Mmux_IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912_3
                                                       ftop/edp0/Mmux_IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912_2_f5
    SLICE_X48Y181.G2     net (fanout=3)        1.791   ftop/edp0/IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912
    SLICE_X48Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<137>
                                                       ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X48Y180.G3     net (fanout=164)      0.263   ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X48Y180.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/d1di
                                                       ftop/edp0/edp_tlpBRAM_mRespF_ENQ1
    SLICE_X56Y195.G3     net (fanout=15)       1.542   ftop/edp0/edp_tlpBRAM_mRespF_ENQ
    SLICE_X56Y195.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N24
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X62Y197.G4     net (fanout=135)      1.233   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X62Y197.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N226
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<119>_SW0
    SLICE_X65Y194.SR     net (fanout=1)        0.965   ftop/edp0/edp_tlpBRAM_mRespF/N226
    SLICE_X65Y194.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<119>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_119
    -------------------------------------------------  ---------------------------
    Total                                     14.749ns (5.469ns logic, 9.280ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterA_3_s1_0 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_136 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.764ns (Levels of Logic = 7)
  Clock Path Skew:      -0.049ns (0.817 - 0.866)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterA_3_s1_0 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_136
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y107.YQ     Tcko                  0.596   ftop/edp0/bram_serverAdapterA_3_s1<0>
                                                       ftop/edp0/bram_serverAdapterA_3_s1_0
    SLICE_X43Y138.G4     net (fanout=1)        2.010   ftop/edp0/bram_serverAdapterA_3_s1<0>
    SLICE_X43Y138.Y      Tilo                  0.561   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
                                                       ftop/edp0/bram_serverAdapterA_3_outData_enqData_whas1
    SLICE_X43Y138.F1     net (fanout=3)        0.395   ftop/edp0/bram_serverAdapterA_3_outData_enqData_whas
    SLICE_X43Y138.X      Tilo                  0.562   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
                                                       ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or00001
    SLICE_X44Y149.F1     net (fanout=2)        1.081   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
    SLICE_X44Y149.X      Tif5x                 0.853   ftop/edp0/IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912
                                                       ftop/edp0/Mmux_IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912_3
                                                       ftop/edp0/Mmux_IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912_2_f5
    SLICE_X48Y181.G2     net (fanout=3)        1.791   ftop/edp0/IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912
    SLICE_X48Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<137>
                                                       ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X48Y180.G3     net (fanout=164)      0.263   ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X48Y180.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/d1di
                                                       ftop/edp0/edp_tlpBRAM_mRespF_ENQ1
    SLICE_X56Y195.G3     net (fanout=15)       1.542   ftop/edp0/edp_tlpBRAM_mRespF_ENQ
    SLICE_X56Y195.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N24
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X58Y183.G1     net (fanout=135)      1.511   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X58Y183.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N196
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<136>_SW0
    SLICE_X61Y179.SR     net (fanout=1)        0.702   ftop/edp0/edp_tlpBRAM_mRespF/N196
    SLICE_X61Y179.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<136>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_136
    -------------------------------------------------  ---------------------------
    Total                                     14.764ns (5.469ns logic, 9.295ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterA_3_s1_0 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_58 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.710ns (Levels of Logic = 7)
  Clock Path Skew:      -0.063ns (0.803 - 0.866)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterA_3_s1_0 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y107.YQ     Tcko                  0.596   ftop/edp0/bram_serverAdapterA_3_s1<0>
                                                       ftop/edp0/bram_serverAdapterA_3_s1_0
    SLICE_X43Y138.G4     net (fanout=1)        2.010   ftop/edp0/bram_serverAdapterA_3_s1<0>
    SLICE_X43Y138.Y      Tilo                  0.561   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
                                                       ftop/edp0/bram_serverAdapterA_3_outData_enqData_whas1
    SLICE_X43Y138.F1     net (fanout=3)        0.395   ftop/edp0/bram_serverAdapterA_3_outData_enqData_whas
    SLICE_X43Y138.X      Tilo                  0.562   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
                                                       ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or00001
    SLICE_X44Y149.F1     net (fanout=2)        1.081   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
    SLICE_X44Y149.X      Tif5x                 0.853   ftop/edp0/IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912
                                                       ftop/edp0/Mmux_IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912_3
                                                       ftop/edp0/Mmux_IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912_2_f5
    SLICE_X48Y181.G2     net (fanout=3)        1.791   ftop/edp0/IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912
    SLICE_X48Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<137>
                                                       ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X48Y180.G3     net (fanout=164)      0.263   ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X48Y180.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/d1di
                                                       ftop/edp0/edp_tlpBRAM_mRespF_ENQ1
    SLICE_X56Y195.G3     net (fanout=15)       1.542   ftop/edp0/edp_tlpBRAM_mRespF_ENQ
    SLICE_X56Y195.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N24
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X63Y190.G1     net (fanout=135)      1.668   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X63Y190.Y      Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N92
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<58>_SW0
    SLICE_X62Y191.SR     net (fanout=1)        0.546   ftop/edp0/edp_tlpBRAM_mRespF/N92
    SLICE_X62Y191.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<58>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_58
    -------------------------------------------------  ---------------------------
    Total                                     14.710ns (5.414ns logic, 9.296ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterA_3_s1_0 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_72 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.739ns (Levels of Logic = 7)
  Clock Path Skew:      0.002ns (0.700 - 0.698)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterA_3_s1_0 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_72
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y107.YQ     Tcko                  0.596   ftop/edp0/bram_serverAdapterA_3_s1<0>
                                                       ftop/edp0/bram_serverAdapterA_3_s1_0
    SLICE_X43Y138.G4     net (fanout=1)        2.010   ftop/edp0/bram_serverAdapterA_3_s1<0>
    SLICE_X43Y138.Y      Tilo                  0.561   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
                                                       ftop/edp0/bram_serverAdapterA_3_outData_enqData_whas1
    SLICE_X43Y138.F1     net (fanout=3)        0.395   ftop/edp0/bram_serverAdapterA_3_outData_enqData_whas
    SLICE_X43Y138.X      Tilo                  0.562   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
                                                       ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or00001
    SLICE_X44Y149.F1     net (fanout=2)        1.081   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
    SLICE_X44Y149.X      Tif5x                 0.853   ftop/edp0/IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912
                                                       ftop/edp0/Mmux_IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912_3
                                                       ftop/edp0/Mmux_IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912_2_f5
    SLICE_X48Y181.G2     net (fanout=3)        1.791   ftop/edp0/IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912
    SLICE_X48Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<137>
                                                       ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X48Y180.G3     net (fanout=164)      0.263   ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X48Y180.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/d1di
                                                       ftop/edp0/edp_tlpBRAM_mRespF_ENQ1
    SLICE_X56Y195.G3     net (fanout=15)       1.542   ftop/edp0/edp_tlpBRAM_mRespF_ENQ
    SLICE_X56Y195.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N24
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X48Y194.G2     net (fanout=135)      1.489   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X48Y194.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N60
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<72>_SW0
    SLICE_X48Y192.SR     net (fanout=1)        0.699   ftop/edp0/edp_tlpBRAM_mRespF/N60
    SLICE_X48Y192.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<72>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_72
    -------------------------------------------------  ---------------------------
    Total                                     14.739ns (5.469ns logic, 9.270ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterA_3_s1_0 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_80 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.704ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterA_3_s1_0 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y107.YQ     Tcko                  0.596   ftop/edp0/bram_serverAdapterA_3_s1<0>
                                                       ftop/edp0/bram_serverAdapterA_3_s1_0
    SLICE_X43Y138.G4     net (fanout=1)        2.010   ftop/edp0/bram_serverAdapterA_3_s1<0>
    SLICE_X43Y138.Y      Tilo                  0.561   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
                                                       ftop/edp0/bram_serverAdapterA_3_outData_enqData_whas1
    SLICE_X43Y138.F1     net (fanout=3)        0.395   ftop/edp0/bram_serverAdapterA_3_outData_enqData_whas
    SLICE_X43Y138.X      Tilo                  0.562   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
                                                       ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or00001
    SLICE_X44Y149.F1     net (fanout=2)        1.081   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
    SLICE_X44Y149.X      Tif5x                 0.853   ftop/edp0/IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912
                                                       ftop/edp0/Mmux_IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912_3
                                                       ftop/edp0/Mmux_IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912_2_f5
    SLICE_X48Y181.G2     net (fanout=3)        1.791   ftop/edp0/IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912
    SLICE_X48Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<137>
                                                       ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X48Y180.G3     net (fanout=164)      0.263   ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X48Y180.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/d1di
                                                       ftop/edp0/edp_tlpBRAM_mRespF_ENQ1
    SLICE_X56Y195.G3     net (fanout=15)       1.542   ftop/edp0/edp_tlpBRAM_mRespF_ENQ
    SLICE_X56Y195.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N24
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X43Y192.G4     net (fanout=135)      1.506   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X43Y192.Y      Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N42
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<80>_SW0
    SLICE_X44Y190.SR     net (fanout=1)        0.702   ftop/edp0/edp_tlpBRAM_mRespF/N42
    SLICE_X44Y190.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<80>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_80
    -------------------------------------------------  ---------------------------
    Total                                     14.704ns (5.414ns logic, 9.290ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterA_3_s1_0 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_102 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.590ns (Levels of Logic = 7)
  Clock Path Skew:      -0.074ns (0.792 - 0.866)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterA_3_s1_0 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_102
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y107.YQ     Tcko                  0.596   ftop/edp0/bram_serverAdapterA_3_s1<0>
                                                       ftop/edp0/bram_serverAdapterA_3_s1_0
    SLICE_X43Y138.G4     net (fanout=1)        2.010   ftop/edp0/bram_serverAdapterA_3_s1<0>
    SLICE_X43Y138.Y      Tilo                  0.561   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
                                                       ftop/edp0/bram_serverAdapterA_3_outData_enqData_whas1
    SLICE_X43Y138.F1     net (fanout=3)        0.395   ftop/edp0/bram_serverAdapterA_3_outData_enqData_whas
    SLICE_X43Y138.X      Tilo                  0.562   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
                                                       ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or00001
    SLICE_X44Y149.F1     net (fanout=2)        1.081   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
    SLICE_X44Y149.X      Tif5x                 0.853   ftop/edp0/IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912
                                                       ftop/edp0/Mmux_IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912_3
                                                       ftop/edp0/Mmux_IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912_2_f5
    SLICE_X48Y181.G2     net (fanout=3)        1.791   ftop/edp0/IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912
    SLICE_X48Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<137>
                                                       ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X48Y180.G3     net (fanout=164)      0.263   ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X48Y180.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/d1di
                                                       ftop/edp0/edp_tlpBRAM_mRespF_ENQ1
    SLICE_X56Y195.G3     net (fanout=15)       1.542   ftop/edp0/edp_tlpBRAM_mRespF_ENQ
    SLICE_X56Y195.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N24
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X61Y201.G3     net (fanout=135)      1.507   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X61Y201.Y      Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N262
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<102>_SW0
    SLICE_X61Y200.SR     net (fanout=1)        0.587   ftop/edp0/edp_tlpBRAM_mRespF/N262
    SLICE_X61Y200.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<102>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_102
    -------------------------------------------------  ---------------------------
    Total                                     14.590ns (5.414ns logic, 9.176ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterA_3_s1_0 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_38 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.660ns (Levels of Logic = 7)
  Clock Path Skew:      0.006ns (0.704 - 0.698)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterA_3_s1_0 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y107.YQ     Tcko                  0.596   ftop/edp0/bram_serverAdapterA_3_s1<0>
                                                       ftop/edp0/bram_serverAdapterA_3_s1_0
    SLICE_X43Y138.G4     net (fanout=1)        2.010   ftop/edp0/bram_serverAdapterA_3_s1<0>
    SLICE_X43Y138.Y      Tilo                  0.561   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
                                                       ftop/edp0/bram_serverAdapterA_3_outData_enqData_whas1
    SLICE_X43Y138.F1     net (fanout=3)        0.395   ftop/edp0/bram_serverAdapterA_3_outData_enqData_whas
    SLICE_X43Y138.X      Tilo                  0.562   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
                                                       ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or00001
    SLICE_X44Y149.F1     net (fanout=2)        1.081   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
    SLICE_X44Y149.X      Tif5x                 0.853   ftop/edp0/IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912
                                                       ftop/edp0/Mmux_IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912_3
                                                       ftop/edp0/Mmux_IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912_2_f5
    SLICE_X48Y181.G2     net (fanout=3)        1.791   ftop/edp0/IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912
    SLICE_X48Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<137>
                                                       ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X48Y180.G3     net (fanout=164)      0.263   ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X48Y180.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/d1di
                                                       ftop/edp0/edp_tlpBRAM_mRespF_ENQ1
    SLICE_X56Y195.G3     net (fanout=15)       1.542   ftop/edp0/edp_tlpBRAM_mRespF_ENQ
    SLICE_X56Y195.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N24
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X51Y194.G1     net (fanout=135)      1.470   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X51Y194.Y      Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N136
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<38>_SW0
    SLICE_X50Y193.SR     net (fanout=1)        0.694   ftop/edp0/edp_tlpBRAM_mRespF/N136
    SLICE_X50Y193.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<38>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                     14.660ns (5.414ns logic, 9.246ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterA_3_s1_0 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_109 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.606ns (Levels of Logic = 7)
  Clock Path Skew:      -0.046ns (0.820 - 0.866)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterA_3_s1_0 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_109
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y107.YQ     Tcko                  0.596   ftop/edp0/bram_serverAdapterA_3_s1<0>
                                                       ftop/edp0/bram_serverAdapterA_3_s1_0
    SLICE_X43Y138.G4     net (fanout=1)        2.010   ftop/edp0/bram_serverAdapterA_3_s1<0>
    SLICE_X43Y138.Y      Tilo                  0.561   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
                                                       ftop/edp0/bram_serverAdapterA_3_outData_enqData_whas1
    SLICE_X43Y138.F1     net (fanout=3)        0.395   ftop/edp0/bram_serverAdapterA_3_outData_enqData_whas
    SLICE_X43Y138.X      Tilo                  0.562   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
                                                       ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or00001
    SLICE_X44Y149.F1     net (fanout=2)        1.081   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
    SLICE_X44Y149.X      Tif5x                 0.853   ftop/edp0/IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912
                                                       ftop/edp0/Mmux_IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912_3
                                                       ftop/edp0/Mmux_IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912_2_f5
    SLICE_X48Y181.G2     net (fanout=3)        1.791   ftop/edp0/IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912
    SLICE_X48Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<137>
                                                       ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X48Y180.G3     net (fanout=164)      0.263   ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X48Y180.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/d1di
                                                       ftop/edp0/edp_tlpBRAM_mRespF_ENQ1
    SLICE_X56Y195.G3     net (fanout=15)       1.542   ftop/edp0/edp_tlpBRAM_mRespF_ENQ
    SLICE_X56Y195.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N24
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X55Y183.G1     net (fanout=135)      1.332   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X55Y183.Y      Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N248
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<109>_SW0
    SLICE_X52Y187.SR     net (fanout=1)        0.778   ftop/edp0/edp_tlpBRAM_mRespF/N248
    SLICE_X52Y187.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<109>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_109
    -------------------------------------------------  ---------------------------
    Total                                     14.606ns (5.414ns logic, 9.192ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterA_3_s1_0 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_107 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.572ns (Levels of Logic = 7)
  Clock Path Skew:      -0.069ns (0.797 - 0.866)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterA_3_s1_0 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_107
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y107.YQ     Tcko                  0.596   ftop/edp0/bram_serverAdapterA_3_s1<0>
                                                       ftop/edp0/bram_serverAdapterA_3_s1_0
    SLICE_X43Y138.G4     net (fanout=1)        2.010   ftop/edp0/bram_serverAdapterA_3_s1<0>
    SLICE_X43Y138.Y      Tilo                  0.561   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
                                                       ftop/edp0/bram_serverAdapterA_3_outData_enqData_whas1
    SLICE_X43Y138.F1     net (fanout=3)        0.395   ftop/edp0/bram_serverAdapterA_3_outData_enqData_whas
    SLICE_X43Y138.X      Tilo                  0.562   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
                                                       ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or00001
    SLICE_X44Y149.F1     net (fanout=2)        1.081   ftop/edp0/CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q16_or0000
    SLICE_X44Y149.X      Tif5x                 0.853   ftop/edp0/IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912
                                                       ftop/edp0/Mmux_IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912_3
                                                       ftop/edp0/Mmux_IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912_2_f5
    SLICE_X48Y181.G2     net (fanout=3)        1.791   ftop/edp0/IF_edp_tlpBRAM_readReq_first__97_BITS_30_TO_29_ETC___d912
    SLICE_X48Y181.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<137>
                                                       ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X48Y180.G3     net (fanout=164)      0.263   ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_read_FirstResp
    SLICE_X48Y180.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/d1di
                                                       ftop/edp0/edp_tlpBRAM_mRespF_ENQ1
    SLICE_X56Y195.G3     net (fanout=15)       1.542   ftop/edp0/edp_tlpBRAM_mRespF_ENQ
    SLICE_X56Y195.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N24
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X60Y202.G4     net (fanout=135)      1.779   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X60Y202.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N252
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<107>_SW0
    SLICE_X60Y203.SR     net (fanout=1)        0.242   ftop/edp0/edp_tlpBRAM_mRespF/N252
    SLICE_X60Y203.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<107>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_107
    -------------------------------------------------  ---------------------------
    Total                                     14.572ns (5.469ns logic, 9.103ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.508ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_19 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem52.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.583ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (0.460 - 0.385)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_19 to ftop/cp/timeServ_setRefF/Mram_fifoMem52.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y58.XQ      Tcko                  0.396   ftop/cp/td<19>
                                                       ftop/cp/td_19
    SLICE_X58Y58.BY      net (fanout=2)        0.317   ftop/cp/td<19>
    SLICE_X58Y58.CLK     Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<51>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem52.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.583ns (0.266ns logic, 0.317ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_19 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem52.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (0.460 - 0.385)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_19 to ftop/cp/timeServ_setRefF/Mram_fifoMem52.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y58.XQ      Tcko                  0.396   ftop/cp/td<19>
                                                       ftop/cp/td_19
    SLICE_X58Y58.BY      net (fanout=2)        0.317   ftop/cp/td<19>
    SLICE_X58Y58.CLK     Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<51>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem52.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.267ns logic, 0.317ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_26 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr27.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (0.389 - 0.313)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_26 to ftop/sma0/wci_wslv_reqF/Mram_arr27.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y86.YQ      Tcko                  0.419   ftop/cp_wci_Vm_6_MData<27>
                                                       ftop/cp/wci_reqF_1_q_0_26
    SLICE_X36Y86.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_6_MData<26>
    SLICE_X36Y86.CLK     Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<26>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr27.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.289ns logic, 0.311ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_26 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr27.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.601ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (0.389 - 0.313)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_26 to ftop/sma0/wci_wslv_reqF/Mram_arr27.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y86.YQ      Tcko                  0.419   ftop/cp_wci_Vm_6_MData<27>
                                                       ftop/cp/wci_reqF_1_q_0_26
    SLICE_X36Y86.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_6_MData<26>
    SLICE_X36Y86.CLK     Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<26>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr27.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.601ns (0.290ns logic, 0.311ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_3 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem36.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.613ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (0.539 - 0.454)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_3 to ftop/cp/timeServ_setRefF/Mram_fifoMem36.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y38.XQ      Tcko                  0.417   ftop/cp/td<3>
                                                       ftop/cp/td_3
    SLICE_X60Y38.BY      net (fanout=2)        0.326   ftop/cp/td<3>
    SLICE_X60Y38.CLK     Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<35>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem36.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.613ns (0.287ns logic, 0.326ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_3 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem36.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (0.539 - 0.454)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_3 to ftop/cp/timeServ_setRefF/Mram_fifoMem36.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y38.XQ      Tcko                  0.417   ftop/cp/td<3>
                                                       ftop/cp/td_3
    SLICE_X60Y38.BY      net (fanout=2)        0.326   ftop/cp/td<3>
    SLICE_X60Y38.CLK     Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<35>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem36.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (0.288ns logic, 0.326ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.532ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_29 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem62.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.606ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.460 - 0.386)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_29 to ftop/cp/timeServ_setRefF/Mram_fifoMem62.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y60.XQ      Tcko                  0.396   ftop/cp/td<29>
                                                       ftop/cp/td_29
    SLICE_X60Y61.BY      net (fanout=2)        0.340   ftop/cp/td<29>
    SLICE_X60Y61.CLK     Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<61>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem62.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.606ns (0.266ns logic, 0.340ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.533ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_31 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr32.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.341 - 0.260)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_31 to ftop/gbewrk/wci_wslv_reqF/Mram_arr32.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y62.XQ      Tcko                  0.417   ftop/cp_wci_Vm_9_MData<31>
                                                       ftop/cp/wci_reqF_3_q_0_31
    SLICE_X90Y63.BY      net (fanout=2)        0.327   ftop/cp_wci_Vm_9_MData<31>
    SLICE_X90Y63.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr32.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (0.287ns logic, 0.327ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.533ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_29 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem62.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.460 - 0.386)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_29 to ftop/cp/timeServ_setRefF/Mram_fifoMem62.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y60.XQ      Tcko                  0.396   ftop/cp/td<29>
                                                       ftop/cp/td_29
    SLICE_X60Y61.BY      net (fanout=2)        0.340   ftop/cp/td<29>
    SLICE_X60Y61.CLK     Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<61>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem62.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.267ns logic, 0.340ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_31 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr32.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.341 - 0.260)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_31 to ftop/gbewrk/wci_wslv_reqF/Mram_arr32.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y62.XQ      Tcko                  0.417   ftop/cp_wci_Vm_9_MData<31>
                                                       ftop/cp/wci_reqF_3_q_0_31
    SLICE_X90Y63.BY      net (fanout=2)        0.327   ftop/cp_wci_Vm_9_MData<31>
    SLICE_X90Y63.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr32.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.288ns logic, 0.327ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_31 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr32.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.561ns (Levels of Logic = 1)
  Clock Path Skew:      0.026ns (0.061 - 0.035)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_31 to ftop/iqadc/wci_wslv_reqF/Mram_arr32.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y51.XQ      Tcko                  0.396   ftop/cp_wci_Vm_10_MData<31>
                                                       ftop/cp/wci_reqF_4_q_0_31
    SLICE_X40Y48.BY      net (fanout=2)        0.295   ftop/cp_wci_Vm_10_MData<31>
    SLICE_X40Y48.CLK     Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr32.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.561ns (0.266ns logic, 0.295ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_31 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr32.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.026ns (0.061 - 0.035)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_31 to ftop/iqadc/wci_wslv_reqF/Mram_arr32.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y51.XQ      Tcko                  0.396   ftop/cp_wci_Vm_10_MData<31>
                                                       ftop/cp/wci_reqF_4_q_0_31
    SLICE_X40Y48.BY      net (fanout=2)        0.295   ftop/cp_wci_Vm_10_MData<31>
    SLICE_X40Y48.CLK     Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr32.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.267ns logic, 0.295ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_29 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr30.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 1)
  Clock Path Skew:      0.240ns (0.681 - 0.441)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_29 to ftop/edp0/wci_reqF/Mram_arr30.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y134.XQ     Tcko                  0.396   ftop/cp_wci_Vm_13_MData<29>
                                                       ftop/cp/wci_reqF_5_q_0_29
    SLICE_X84Y136.BY     net (fanout=2)        0.519   ftop/cp_wci_Vm_13_MData<29>
    SLICE_X84Y136.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<29>
                                                       ftop/edp0/wci_reqF/Mram_arr30.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.266ns logic, 0.519ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.546ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_29 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr30.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.786ns (Levels of Logic = 1)
  Clock Path Skew:      0.240ns (0.681 - 0.441)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_29 to ftop/edp0/wci_reqF/Mram_arr30.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y134.XQ     Tcko                  0.396   ftop/cp_wci_Vm_13_MData<29>
                                                       ftop/cp/wci_reqF_5_q_0_29
    SLICE_X84Y136.BY     net (fanout=2)        0.519   ftop/cp_wci_Vm_13_MData<29>
    SLICE_X84Y136.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<29>
                                                       ftop/edp0/wci_reqF/Mram_arr30.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.786ns (0.267ns logic, 0.519ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_5 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.691ns (Levels of Logic = 1)
  Clock Path Skew:      0.143ns (0.435 - 0.292)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_5 to ftop/gbewrk/wci_wslv_reqF/Mram_arr6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y44.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<5>
                                                       ftop/cp/wci_reqF_3_q_0_5
    SLICE_X96Y45.BY      net (fanout=2)        0.425   ftop/cp_wci_Vm_9_MData<5>
    SLICE_X96Y45.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.691ns (0.266ns logic, 0.425ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.549ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_5 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.692ns (Levels of Logic = 1)
  Clock Path Skew:      0.143ns (0.435 - 0.292)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_5 to ftop/gbewrk/wci_wslv_reqF/Mram_arr6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y44.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<5>
                                                       ftop/cp/wci_reqF_3_q_0_5
    SLICE_X96Y45.BY      net (fanout=2)        0.425   ftop/cp_wci_Vm_9_MData<5>
    SLICE_X96Y45.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.692ns (0.267ns logic, 0.425ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.561ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_9 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.602ns (Levels of Logic = 1)
  Clock Path Skew:      0.041ns (0.102 - 0.061)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_9 to ftop/pwrk/wci_wslv_reqF/Mram_arr10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y29.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<9>
                                                       ftop/cp/wci_reqF_2_q_0_9
    SLICE_X70Y30.BY      net (fanout=2)        0.336   ftop/cp_wci_Vm_7_MData<9>
    SLICE_X70Y30.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<9>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.602ns (0.266ns logic, 0.336ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.561ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_8 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem41.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (0.525 - 0.463)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_8 to ftop/cp/timeServ_setRefF/Mram_fifoMem41.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y44.YQ      Tcko                  0.419   ftop/cp/td<9>
                                                       ftop/cp/td_8
    SLICE_X58Y47.BY      net (fanout=2)        0.334   ftop/cp/td<8>
    SLICE_X58Y47.CLK     Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<40>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem41.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.289ns logic, 0.334ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.562ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_9 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.603ns (Levels of Logic = 1)
  Clock Path Skew:      0.041ns (0.102 - 0.061)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_9 to ftop/pwrk/wci_wslv_reqF/Mram_arr10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y29.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<9>
                                                       ftop/cp/wci_reqF_2_q_0_9
    SLICE_X70Y30.BY      net (fanout=2)        0.336   ftop/cp_wci_Vm_7_MData<9>
    SLICE_X70Y30.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<9>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.603ns (0.267ns logic, 0.336ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.562ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_8 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem41.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.624ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (0.525 - 0.463)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_8 to ftop/cp/timeServ_setRefF/Mram_fifoMem41.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y44.YQ      Tcko                  0.419   ftop/cp/td<9>
                                                       ftop/cp/td_8
    SLICE_X58Y47.BY      net (fanout=2)        0.334   ftop/cp/td<8>
    SLICE_X58Y47.CLK     Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<40>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem41.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.624ns (0.290ns logic, 0.334ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre_1/SR
  Location pin: SLICE_X24Y1.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre_1/SR
  Location pin: SLICE_X24Y1.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre_0/SR
  Location pin: SLICE_X24Y1.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre_0/SR
  Location pin: SLICE_X24Y1.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_spiI_cd/cntr<2>/SR
  Logical resource: ftop/iqadc/adcCore_spiI_cd/cntr_2/SR
  Location pin: SLICE_X40Y96.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_spiI_cd/cntr<2>/SR
  Logical resource: ftop/iqadc/adcCore_spiI_cd/cntr_2/SR
  Location pin: SLICE_X40Y96.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre_5/SR
  Location pin: SLICE_X22Y1.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre_5/SR
  Location pin: SLICE_X22Y1.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre_4/SR
  Location pin: SLICE_X22Y1.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre_4/SR
  Location pin: SLICE_X22Y1.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre_9/SR
  Location pin: SLICE_X24Y3.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre_9/SR
  Location pin: SLICE_X24Y3.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre_8/SR
  Location pin: SLICE_X24Y3.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre_8/SR
  Location pin: SLICE_X24Y3.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_5/SR
  Location pin: SLICE_X6Y43.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_5/SR
  Location pin: SLICE_X6Y43.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_4/SR
  Location pin: SLICE_X6Y43.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_4/SR
  Location pin: SLICE_X6Y43.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<7>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_7/SR
  Location pin: SLICE_X8Y37.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<7>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_7/SR
  Location pin: SLICE_X8Y37.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     12.000ns|      6.000ns|     15.303ns|            0|         2173|            2|      2585579|
| TS_ftop_clkN210_clk0_unbuf    |     12.000ns|     15.303ns|          N/A|         2173|            0|      2585579|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.116|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   14.174|         |    3.420|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   15.303|         |         |         |
sys0_clkp      |   15.303|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   15.303|         |         |         |
sys0_clkp      |   15.303|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 3578  Score: 4339083  (Setup/Max: 4302293, Hold: 36790)

Constraints cover 2776861 paths, 0 nets, and 82699 connections

Design statistics:
   Minimum period:  15.303ns{1}   (Maximum frequency:  65.347MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Aug 28 16:27:03 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 772 MB



