
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_tt_025C_5v00 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004086    0.115091    0.040623    4.040623 ^ ena (in)
                                                         ena (net)
                      0.115091    0.000000    4.040623 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017020    0.319429    0.322699    4.363321 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.319429    0.000316    4.363637 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034921    0.317686    0.253525    4.617163 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.317687    0.000496    4.617659 v _136_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004057    0.395160    0.280885    4.898544 ^ _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.395160    0.000077    4.898621 ^ _172_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.898621   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000353   20.318384 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149   20.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000707   20.553240 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.453239   clock uncertainty
                                  0.000000   20.453239   clock reconvergence pessimism
                                 -0.352460   20.100780   library setup time
                                             20.100780   data required time
---------------------------------------------------------------------------------------------
                                             20.100780   data required time
                                             -4.898621   data arrival time
---------------------------------------------------------------------------------------------
                                             15.202158   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004086    0.115091    0.040623    4.040623 ^ ena (in)
                                                         ena (net)
                      0.115091    0.000000    4.040623 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017020    0.319429    0.322699    4.363321 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.319429    0.000316    4.363637 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034921    0.317686    0.253525    4.617163 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.317687    0.000544    4.617707 v _133_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003434    0.371995    0.266580    4.884287 ^ _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.371995    0.000033    4.884320 ^ _171_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.884320   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000353   20.318384 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149   20.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000723   20.553255 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.453257   clock uncertainty
                                  0.000000   20.453257   clock reconvergence pessimism
                                 -0.348884   20.104372   library setup time
                                             20.104372   data required time
---------------------------------------------------------------------------------------------
                                             20.104372   data required time
                                             -4.884320   data arrival time
---------------------------------------------------------------------------------------------
                                             15.220054   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004086    0.115091    0.040623    4.040623 ^ ena (in)
                                                         ena (net)
                      0.115091    0.000000    4.040623 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017020    0.319429    0.322699    4.363321 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.319429    0.000316    4.363637 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034921    0.317686    0.253525    4.617163 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.317687    0.000613    4.617775 v _128_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006463    0.319228    0.257508    4.875284 ^ _128_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.319228    0.000145    4.875429 ^ _169_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.875429   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000625   20.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236099   20.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000686   20.555441 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455441   clock uncertainty
                                  0.000000   20.455441   clock reconvergence pessimism
                                 -0.340074   20.115366   library setup time
                                             20.115366   data required time
---------------------------------------------------------------------------------------------
                                             20.115366   data required time
                                             -4.875429   data arrival time
---------------------------------------------------------------------------------------------
                                             15.239938   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004086    0.115091    0.040623    4.040623 ^ ena (in)
                                                         ena (net)
                      0.115091    0.000000    4.040623 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017020    0.319429    0.322699    4.363321 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.319429    0.000316    4.363637 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034921    0.317686    0.253525    4.617163 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.317687    0.000671    4.617833 v _138_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005670    0.295747    0.248797    4.866631 ^ _138_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.295747    0.000075    4.866705 ^ _173_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.866705   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000625   20.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236099   20.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000675   20.555429 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455429   clock uncertainty
                                  0.000000   20.455429   clock reconvergence pessimism
                                 -0.335592   20.119837   library setup time
                                             20.119837   data required time
---------------------------------------------------------------------------------------------
                                             20.119837   data required time
                                             -4.866705   data arrival time
---------------------------------------------------------------------------------------------
                                             15.253133   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004086    0.115091    0.040623    4.040623 ^ ena (in)
                                                         ena (net)
                      0.115091    0.000000    4.040623 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017020    0.319429    0.322699    4.363321 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.319429    0.000316    4.363637 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034921    0.317686    0.253525    4.617163 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.317687    0.000551    4.617714 v _130_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003805    0.247443    0.217313    4.835027 ^ _130_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.247443    0.000071    4.835097 ^ _170_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.835097   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000625   20.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236099   20.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101262    0.000304   20.555059 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455059   clock uncertainty
                                  0.000000   20.455059   clock reconvergence pessimism
                                 -0.326373   20.128685   library setup time
                                             20.128685   data required time
---------------------------------------------------------------------------------------------
                                             20.128685   data required time
                                             -4.835097   data arrival time
---------------------------------------------------------------------------------------------
                                             15.293588   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004086    0.115091    0.040623    4.040623 ^ ena (in)
                                                         ena (net)
                      0.115091    0.000000    4.040623 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017020    0.319429    0.322699    4.363321 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.319429    0.000316    4.363637 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034921    0.317686    0.253525    4.617163 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.317687    0.000620    4.617783 v _140_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003653    0.246229    0.214694    4.832477 ^ _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.246229    0.000036    4.832513 ^ _174_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.832513   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000625   20.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236099   20.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000693   20.555449 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455448   clock uncertainty
                                  0.000000   20.455448   clock reconvergence pessimism
                                 -0.326142   20.129307   library setup time
                                             20.129307   data required time
---------------------------------------------------------------------------------------------
                                             20.129307   data required time
                                             -4.832513   data arrival time
---------------------------------------------------------------------------------------------
                                             15.296794   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004086    0.115091    0.040623    4.040623 ^ ena (in)
                                                         ena (net)
                      0.115091    0.000000    4.040623 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017020    0.319429    0.322699    4.363321 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.319429    0.000301    4.363623 ^ _154_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004663    0.243114    0.180107    4.543729 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _077_ (net)
                      0.243114    0.000047    4.543777 v _155_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003606    0.316346    0.262378    4.806155 ^ _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _043_ (net)
                      0.316346    0.000035    4.806190 ^ _198_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.806190   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000353   20.318384 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149   20.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000686   20.553219 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.453218   clock uncertainty
                                  0.000000   20.453218   clock reconvergence pessimism
                                 -0.339888   20.113331   library setup time
                                             20.113331   data required time
---------------------------------------------------------------------------------------------
                                             20.113331   data required time
                                             -4.806190   data arrival time
---------------------------------------------------------------------------------------------
                                             15.307141   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397924    0.002340    5.167614 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.167614   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000353   20.318384 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149   20.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000536   20.553070 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.453070   clock uncertainty
                                  0.000000   20.453070   clock reconvergence pessimism
                                  0.199569   20.652637   library recovery time
                                             20.652637   data required time
---------------------------------------------------------------------------------------------
                                             20.652637   data required time
                                             -5.167614   data arrival time
---------------------------------------------------------------------------------------------
                                             15.485023   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _172_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397903    0.001642    5.166916 ^ _172_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.166916   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000353   20.318384 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149   20.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000707   20.553240 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.453239   clock uncertainty
                                  0.000000   20.453239   clock reconvergence pessimism
                                  0.199572   20.652811   library recovery time
                                             20.652811   data required time
---------------------------------------------------------------------------------------------
                                             20.652811   data required time
                                             -5.166916   data arrival time
---------------------------------------------------------------------------------------------
                                             15.485896   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _198_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397892    0.001217    5.166491 ^ _198_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.166491   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000353   20.318384 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149   20.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000686   20.553219 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.453218   clock uncertainty
                                  0.000000   20.453218   clock reconvergence pessimism
                                  0.199574   20.652792   library recovery time
                                             20.652792   data required time
---------------------------------------------------------------------------------------------
                                             20.652792   data required time
                                             -5.166491   data arrival time
---------------------------------------------------------------------------------------------
                                             15.486300   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _169_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397939    0.002791    5.168065 ^ _169_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.168065   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000625   20.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236099   20.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000686   20.555441 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455441   clock uncertainty
                                  0.000000   20.455441   clock reconvergence pessimism
                                  0.199919   20.655361   library recovery time
                                             20.655361   data required time
---------------------------------------------------------------------------------------------
                                             20.655361   data required time
                                             -5.168065   data arrival time
---------------------------------------------------------------------------------------------
                                             15.487295   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _173_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397939    0.002771    5.168045 ^ _173_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.168045   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000625   20.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236099   20.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000675   20.555429 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455429   clock uncertainty
                                  0.000000   20.455429   clock reconvergence pessimism
                                  0.199920   20.655350   library recovery time
                                             20.655350   data required time
---------------------------------------------------------------------------------------------
                                             20.655350   data required time
                                             -5.168045   data arrival time
---------------------------------------------------------------------------------------------
                                             15.487306   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _170_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397924    0.002360    5.167634 ^ _170_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.167634   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000625   20.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236099   20.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101262    0.000304   20.555059 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455059   clock uncertainty
                                  0.000000   20.455059   clock reconvergence pessimism
                                  0.199922   20.654980   library recovery time
                                             20.654980   data required time
---------------------------------------------------------------------------------------------
                                             20.654980   data required time
                                             -5.167634   data arrival time
---------------------------------------------------------------------------------------------
                                             15.487345   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _180_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397940    0.002797    5.168071 ^ _180_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.168071   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000625   20.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236099   20.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000755   20.555510 ^ _180_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455509   clock uncertainty
                                  0.000000   20.455509   clock reconvergence pessimism
                                  0.199919   20.655430   library recovery time
                                             20.655430   data required time
---------------------------------------------------------------------------------------------
                                             20.655430   data required time
                                             -5.168071   data arrival time
---------------------------------------------------------------------------------------------
                                             15.487359   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _174_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397936    0.002699    5.167974 ^ _174_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.167974   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000625   20.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236099   20.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000693   20.555449 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455448   clock uncertainty
                                  0.000000   20.455448   clock reconvergence pessimism
                                  0.199920   20.655367   library recovery time
                                             20.655367   data required time
---------------------------------------------------------------------------------------------
                                             20.655367   data required time
                                             -5.167974   data arrival time
---------------------------------------------------------------------------------------------
                                             15.487395   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _178_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397942    0.002848    5.168122 ^ _178_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.168122   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000625   20.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236099   20.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000856   20.555611 ^ _178_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455610   clock uncertainty
                                  0.000000   20.455610   clock reconvergence pessimism
                                  0.199919   20.655531   library recovery time
                                             20.655531   data required time
---------------------------------------------------------------------------------------------
                                             20.655531   data required time
                                             -5.168122   data arrival time
---------------------------------------------------------------------------------------------
                                             15.487410   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _179_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397942    0.002872    5.168147 ^ _179_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.168147   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000625   20.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236099   20.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000869   20.555624 ^ _179_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455624   clock uncertainty
                                  0.000000   20.455624   clock reconvergence pessimism
                                  0.199919   20.655542   library recovery time
                                             20.655542   data required time
---------------------------------------------------------------------------------------------
                                             20.655542   data required time
                                             -5.168147   data arrival time
---------------------------------------------------------------------------------------------
                                             15.487395   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _175_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001109    4.657046 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.052863    0.459792    0.437170    5.094217 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.459802    0.001182    5.095399 ^ _175_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.095399   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000353   20.318384 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149   20.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000542   20.553074 ^ _175_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.453075   clock uncertainty
                                  0.000000   20.453075   clock reconvergence pessimism
                                  0.189951   20.643026   library recovery time
                                             20.643026   data required time
---------------------------------------------------------------------------------------------
                                             20.643026   data required time
                                             -5.095399   data arrival time
---------------------------------------------------------------------------------------------
                                             15.547627   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _176_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001109    4.657046 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.052863    0.459792    0.437170    5.094217 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.459801    0.001160    5.095376 ^ _176_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.095376   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000353   20.318384 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149   20.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000526   20.553059 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.453058   clock uncertainty
                                  0.000000   20.453058   clock reconvergence pessimism
                                  0.189951   20.643009   library recovery time
                                             20.643009   data required time
---------------------------------------------------------------------------------------------
                                             20.643009   data required time
                                             -5.095376   data arrival time
---------------------------------------------------------------------------------------------
                                             15.547633   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _171_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001109    4.657046 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.052863    0.459792    0.437170    5.094217 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.459792    0.000437    5.094653 ^ _171_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.094653   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026974    0.143396    0.067425   20.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000   20.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250605   20.318031 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000353   20.318384 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149   20.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000723   20.553255 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.453257   clock uncertainty
                                  0.000000   20.453257   clock reconvergence pessimism
                                  0.189953   20.643209   library recovery time
                                             20.643209   data required time
---------------------------------------------------------------------------------------------
                                             20.643209   data required time
                                             -5.094653   data arrival time
---------------------------------------------------------------------------------------------
                                             15.548554   slack (MET)



