
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5224 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 358.324 ; gain = 99.387
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/bowen/Desktop/final_exam/final_exam.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'freq_div_1' [C:/Users/bowen/Desktop/final_exam/final_exam.srcs/sources_1/imports/logic_designproject/HW7/HW7.2/HW7.2.srcs/sources_1/new/freq_div_1hz.v:25]
INFO: [Synth 8-6155] done synthesizing module 'freq_div_1' (1#1) [C:/Users/bowen/Desktop/final_exam/final_exam.srcs/sources_1/imports/logic_designproject/HW7/HW7.2/HW7.2.srcs/sources_1/new/freq_div_1hz.v:25]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/bowen/Desktop/final_exam/final_exam.srcs/sources_1/imports/logic_designproject/HW7/HW7.2/HW7.2.srcs/sources_1/new/debounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (2#1) [C:/Users/bowen/Desktop/final_exam/final_exam.srcs/sources_1/imports/logic_designproject/HW7/HW7.2/HW7.2.srcs/sources_1/new/debounce.v:23]
INFO: [Synth 8-6157] synthesizing module 'one_pulse' [C:/Users/bowen/Desktop/final_exam/final_exam.srcs/sources_1/imports/logic_designproject/HW7/HW7.2/HW7.2.srcs/sources_1/new/one_pulse.v:23]
INFO: [Synth 8-6155] done synthesizing module 'one_pulse' (3#1) [C:/Users/bowen/Desktop/final_exam/final_exam.srcs/sources_1/imports/logic_designproject/HW7/HW7.2/HW7.2.srcs/sources_1/new/one_pulse.v:23]
INFO: [Synth 8-6157] synthesizing module 'FSM_people_num' [C:/Users/bowen/Desktop/final_exam/final_exam.srcs/sources_1/new/FSM_people_num.v:28]
INFO: [Synth 8-6155] done synthesizing module 'FSM_people_num' (4#1) [C:/Users/bowen/Desktop/final_exam/final_exam.srcs/sources_1/new/FSM_people_num.v:28]
INFO: [Synth 8-6157] synthesizing module 'FSM_increase' [C:/Users/bowen/Desktop/final_exam/final_exam.srcs/sources_1/imports/logic_designproject/HW7/HW7.2/HW7.2.srcs/sources_1/new/FSM_mode.v:28]
INFO: [Synth 8-6155] done synthesizing module 'FSM_increase' (5#1) [C:/Users/bowen/Desktop/final_exam/final_exam.srcs/sources_1/imports/logic_designproject/HW7/HW7.2/HW7.2.srcs/sources_1/new/FSM_mode.v:28]
INFO: [Synth 8-6157] synthesizing module 'people_counter' [C:/Users/bowen/Desktop/final_exam/final_exam.srcs/sources_1/imports/logic_designproject/HW7/HW7.2/HW7.2.srcs/sources_1/new/downcounter24h.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter1bit' [C:/Users/bowen/Desktop/final_exam/final_exam.srcs/sources_1/imports/logic_designproject/HW7/HW7.2/HW7.2.srcs/sources_1/new/downcounter1bit.v:23]
WARNING: [Synth 8-5788] Register value_reg in module counter1bit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/bowen/Desktop/final_exam/final_exam.srcs/sources_1/imports/logic_designproject/HW7/HW7.2/HW7.2.srcs/sources_1/new/downcounter1bit.v:51]
INFO: [Synth 8-6155] done synthesizing module 'counter1bit' (6#1) [C:/Users/bowen/Desktop/final_exam/final_exam.srcs/sources_1/imports/logic_designproject/HW7/HW7.2/HW7.2.srcs/sources_1/new/downcounter1bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'people_counter' (7#1) [C:/Users/bowen/Desktop/final_exam/final_exam.srcs/sources_1/imports/logic_designproject/HW7/HW7.2/HW7.2.srcs/sources_1/new/downcounter24h.v:23]
INFO: [Synth 8-6157] synthesizing module 'monitor_ctl' [C:/Users/bowen/Desktop/final_exam/final_exam.srcs/sources_1/imports/logic_designproject/HW10/HW10.3/HW10.3.srcs/sources_1/imports/new/monitor_ctl.v:23]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/bowen/Desktop/final_exam/final_exam.srcs/sources_1/imports/logic_designproject/HW10/HW10.3/HW10.3.srcs/sources_1/imports/new/monitor_ctl.v:94]
INFO: [Synth 8-226] default block is never used [C:/Users/bowen/Desktop/final_exam/final_exam.srcs/sources_1/imports/logic_designproject/HW10/HW10.3/HW10.3.srcs/sources_1/imports/new/monitor_ctl.v:100]
INFO: [Synth 8-6155] done synthesizing module 'display' (8#1) [C:/Users/bowen/Desktop/final_exam/final_exam.srcs/sources_1/imports/logic_designproject/HW10/HW10.3/HW10.3.srcs/sources_1/imports/new/monitor_ctl.v:94]
INFO: [Synth 8-226] default block is never used [C:/Users/bowen/Desktop/final_exam/final_exam.srcs/sources_1/imports/logic_designproject/HW10/HW10.3/HW10.3.srcs/sources_1/imports/new/monitor_ctl.v:51]
INFO: [Synth 8-6155] done synthesizing module 'monitor_ctl' (9#1) [C:/Users/bowen/Desktop/final_exam/final_exam.srcs/sources_1/imports/logic_designproject/HW10/HW10.3/HW10.3.srcs/sources_1/imports/new/monitor_ctl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (10#1) [C:/Users/bowen/Desktop/final_exam/final_exam.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 413.188 ; gain = 154.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 413.188 ; gain = 154.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 413.188 ; gain = 154.250
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/bowen/Desktop/final_exam/final_exam.srcs/constrs_1/new/people_counter.xdc]
Finished Parsing XDC File [C:/Users/bowen/Desktop/final_exam/final_exam.srcs/constrs_1/new/people_counter.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/bowen/Desktop/final_exam/final_exam.srcs/constrs_1/new/people_counter.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 737.746 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 737.746 ; gain = 478.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 737.746 ; gain = 478.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 737.746 ; gain = 478.809
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "pb_debounced_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 737.746 ; gain = 478.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 20    
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module freq_div_1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module one_pulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module FSM_people_num 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module FSM_increase 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module counter1bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module people_counter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
Module monitor_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 737.746 ; gain = 478.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 737.746 ; gain = 478.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 737.965 ; gain = 479.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 759.391 ; gain = 500.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 759.391 ; gain = 500.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 759.391 ; gain = 500.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 759.391 ; gain = 500.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 759.391 ; gain = 500.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 759.391 ; gain = 500.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 759.391 ; gain = 500.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |     4|
|4     |LUT2   |    11|
|5     |LUT3   |    30|
|6     |LUT4   |    19|
|7     |LUT5   |     9|
|8     |LUT6   |    26|
|9     |FDCE   |    88|
|10    |IBUF   |     6|
|11    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+----------+---------------+------+
|      |Instance  |Module         |Cells |
+------+----------+---------------+------+
|1     |top       |               |   233|
|2     |  D0      |debounce       |     7|
|3     |  D1      |debounce_0     |     7|
|4     |  D2      |debounce_1     |     7|
|5     |  D3      |debounce_2     |     7|
|6     |  DISPLAY |monitor_ctl    |    23|
|7     |  P0      |one_pulse      |     2|
|8     |  P1      |one_pulse_3    |     3|
|9     |  P2      |one_pulse_4    |     3|
|10    |  P3      |one_pulse_5    |     2|
|11    |  clk1    |freq_div_1     |    69|
|12    |  count   |people_counter |    66|
|13    |    NUM0  |counter1bit    |    13|
|14    |    NUM1  |counter1bit_6  |    13|
|15    |    NUM2  |counter1bit_7  |    17|
|16    |    NUM3  |counter1bit_8  |    21|
|17    |  in      |FSM_people_num |     1|
|18    |  mode    |FSM_increase   |     1|
+------+----------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 759.391 ; gain = 500.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:55 . Memory (MB): peak = 759.391 ; gain = 175.895
Synthesis Optimization Complete : Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 759.391 ; gain = 500.453
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:22 . Memory (MB): peak = 759.391 ; gain = 513.324
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/bowen/Desktop/final_exam/final_exam.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 759.391 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jun  3 18:02:08 2019...
