#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Oct 16 15:53:48 2025
# Process ID         : 25540
# Current directory  : C:/Users/PC/Desktop/fps/EnDec/project_1
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent10452 C:\Users\PC\Desktop\fps\EnDec\project_1\project_1.xpr
# Log file           : C:/Users/PC/Desktop/fps/EnDec/project_1/vivado.log
# Journal file       : C:/Users/PC/Desktop/fps/EnDec/project_1\vivado.jou
# Running On         : FSO-A
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : 13th Gen Intel(R) Core(TM) i9-13900K
# CPU Frequency      : 2995 MHz
# CPU Physical cores : 24
# CPU Logical cores  : 32
# Host memory        : 68263 MB
# Swap memory        : 10200 MB
# Total Virtual      : 78464 MB
# Available Virtual  : 61354 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.xpr
update_compile_order -fileset sources_1
close [ open C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/frame_synchronizer_circular.v w ]
add_files C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/frame_synchronizer_circular.v
update_compile_order -fileset sources_1
close [ open C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/circular_buffer.v w ]
add_files C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/circular_buffer.v
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes C:/Users/PC/Desktop/fps/frame_gen/src/Hamming_calc.v
import_files -norecurse C:/Users/PC/Desktop/fps/frame_gen/src/Hamming_calc.v
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes C:/Users/PC/Desktop/fps/frame_gen/frame_gen/frame_gen.srcs/sources_1/ip/sync_fifo_8w_8r/sync_fifo_8w_8r.xci
import_files -norecurse C:/Users/PC/Desktop/fps/frame_gen/frame_gen/frame_gen.srcs/sources_1/ip/sync_fifo_8w_8r/sync_fifo_8w_8r.xci
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/ddr_interleaver.v] -no_script -reset -force -quiet
remove_files  C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/ddr_interleaver.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tx_top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top rx_top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
create_ip -name gtwizard_ultrascale -vendor xilinx.com -library ip -version 1.7 -module_name gtwizard_ultrascale_1
set_property CONFIG.preset {GTH-Aurora_8B10B} [get_ips gtwizard_ultrascale_1]
set_property -dict [list \
  CONFIG.CHANNEL_ENABLE {X1Y6} \
  CONFIG.RX_INT_DATA_WIDTH {40} \
  CONFIG.RX_LINE_RATE {1.25} \
  CONFIG.RX_MASTER_CHANNEL {X1Y6} \
  CONFIG.RX_REFCLK_FREQUENCY {125} \
  CONFIG.RX_REFCLK_SOURCE {} \
  CONFIG.RX_USER_DATA_WIDTH {32} \
  CONFIG.TX_INT_DATA_WIDTH {40} \
  CONFIG.TX_LINE_RATE {1.25} \
  CONFIG.TX_MASTER_CHANNEL {X1Y6} \
  CONFIG.TX_REFCLK_FREQUENCY {125} \
  CONFIG.TX_REFCLK_SOURCE {} \
  CONFIG.TX_USER_DATA_WIDTH {32} \
] [get_ips gtwizard_ultrascale_1]
generate_target {instantiation_template} [get_files c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/ip/gtwizard_ultrascale_1/gtwizard_ultrascale_1.xci]
generate_target all [get_files  c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/ip/gtwizard_ultrascale_1/gtwizard_ultrascale_1.xci]
catch { config_ip_cache -export [get_ips -all gtwizard_ultrascale_1] }
export_ip_user_files -of_objects [get_files c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/ip/gtwizard_ultrascale_1/gtwizard_ultrascale_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/ip/gtwizard_ultrascale_1/gtwizard_ultrascale_1.xci]
launch_runs gtwizard_ultrascale_1_synth_1 -jobs 32
wait_on_run gtwizard_ultrascale_1_synth_1
export_simulation -lib_map_path [list {modelsim=C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.cache/compile_simlib/activehdl}] -of_objects [get_files c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/ip/gtwizard_ultrascale_1/gtwizard_ultrascale_1.xci] -directory C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
open_example_project -force -dir C:/Users/PC/Desktop/fps [get_ips  gtwizard_ultrascale_1]
update_compile_order -fileset sources_1
close [ open C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/tx_chain.v w ]
add_files C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/tx_chain.v
update_compile_order -fileset sources_1
close [ open C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/rx_chain.v w ]
add_files C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/rx_chain.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sim_1/new/loopback_tb.v w ]
add_files -fileset sim_1 C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sim_1/new/loopback_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top loopback_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source loopback_tb.tcl
current_wave_config {Untitled 1}
add_wave {{/loopback_tb/u_tx_chain/clk}} {{/loopback_tb/u_tx_chain/rst}} {{/loopback_tb/u_tx_chain/m_axis_tdata}} {{/loopback_tb/u_tx_chain/m_axis_tvalid}} {{/loopback_tb/u_tx_chain/m_axis_tready}} {{/loopback_tb/u_tx_chain/prbs_data}} {{/loopback_tb/u_tx_chain/encoder_fifo_wrrdy}} {{/loopback_tb/u_tx_chain/encoder_tdata}} {{/loopback_tb/u_tx_chain/encoder_tvalid}} {{/loopback_tb/u_tx_chain/encoder_tready}} {{/loopback_tb/u_tx_chain/encoder_tlast}} {{/loopback_tb/u_tx_chain/sync_tdata}} {{/loopback_tb/u_tx_chain/sync_tvalid}} {{/loopback_tb/u_tx_chain/sync_tready}} {{/loopback_tb/u_tx_chain/sync_tlast}} 
run 2 us
current_wave_config {Untitled 1}
add_wave {{/loopback_tb/u_rx_chain}} 
run 2 us
run 2 us
run 2 us
current_wave_config {Untitled 1}
add_wave {{/loopback_tb/u_tx_chain/clk}} {{/loopback_tb/u_tx_chain/rst}} {{/loopback_tb/u_tx_chain/m_axis_tdata}} {{/loopback_tb/u_tx_chain/m_axis_tvalid}} {{/loopback_tb/u_tx_chain/m_axis_tready}} {{/loopback_tb/u_tx_chain/prbs_data}} {{/loopback_tb/u_tx_chain/encoder_fifo_wrrdy}} {{/loopback_tb/u_tx_chain/encoder_tdata}} {{/loopback_tb/u_tx_chain/encoder_tvalid}} {{/loopback_tb/u_tx_chain/encoder_tready}} {{/loopback_tb/u_tx_chain/encoder_tlast}} {{/loopback_tb/u_tx_chain/sync_tdata}} {{/loopback_tb/u_tx_chain/sync_tvalid}} {{/loopback_tb/u_tx_chain/sync_tready}} {{/loopback_tb/u_tx_chain/sync_tlast}} 
current_wave_config {Untitled 1}
add_wave {{/loopback_tb/u_tx_chain/pre_interleaver}} 
current_wave_config {Untitled 1}
add_wave {{/loopback_tb/u_tx_chain/Sync}} 
current_wave_config {Untitled 1}
add_wave {{/loopback_tb/u_tx_chain/pre_interleaver}} 
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
current_wave_config {Untitled 1}
add_wave {{/loopback_tb/u_rx_chain}} 
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
current_wave_config {Untitled 1}
add_wave {{/loopback_tb/u_tx_chain/pre_interleaver}} 
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top per_interleaver_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
close_sim
update_compile_order -fileset sim_1
launch_simulation
source per_interleaver_sim.tcl
run 2 us
current_wave_config {Untitled 2}
add_wave {{/per_interleaver_sim/pre_interleaver_v1}} 
run 2 us
run 2 us
run 2 us
run 2 us
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top loopback_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source loopback_tb.tcl
current_wave_config {Untitled 3}
add_wave {{/loopback_tb/u_tx_chain/pre_interleaver}} 
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top per_interleaver_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
source per_interleaver_sim.tcl
update_compile_order -fileset sim_1
run 2 us
run 5 us
run 5 us
current_wave_config {Untitled 4}
add_wave {{/per_interleaver_sim/pre_interleaver_v1}} 
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top loopback_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
source loopback_tb.tcl
update_compile_order -fileset sim_1
current_wave_config {Untitled 5}
add_wave {{/loopback_tb/u_tx_chain/pre_interleaver}} 
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
relaunch_sim
run 5 us
run 5 us
run 5 us
relaunch_sim
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
run 9 us
do run.do
relaunch_sim
run all
current_wave_config {Untitled 5}
add_wave {{/loopback_tb/u_tx_chain/pre_interleaver/clk}} {{/loopback_tb/u_tx_chain/pre_interleaver/rst}} {{/loopback_tb/u_tx_chain/pre_interleaver/s_axis_tdata}} {{/loopback_tb/u_tx_chain/pre_interleaver/s_axis_tvalid}} {{/loopback_tb/u_tx_chain/pre_interleaver/s_axis_tready}} {{/loopback_tb/u_tx_chain/pre_interleaver/m_axis_tdata}} {{/loopback_tb/u_tx_chain/pre_interleaver/m_axis_tvalid}} {{/loopback_tb/u_tx_chain/pre_interleaver/m_axis_tready}} {{/loopback_tb/u_tx_chain/pre_interleaver/RAM0}} {{/loopback_tb/u_tx_chain/pre_interleaver/RAM1}} {{/loopback_tb/u_tx_chain/pre_interleaver/RAM2}} {{/loopback_tb/u_tx_chain/pre_interleaver/RAM3}} {{/loopback_tb/u_tx_chain/pre_interleaver/RAM4}} {{/loopback_tb/u_tx_chain/pre_interleaver/RAM5}} {{/loopback_tb/u_tx_chain/pre_interleaver/RAM6}} {{/loopback_tb/u_tx_chain/pre_interleaver/RAM7}} {{/loopback_tb/u_tx_chain/pre_interleaver/wr_addr}} {{/loopback_tb/u_tx_chain/pre_interleaver/wr_ram_idx}} {{/loopback_tb/u_tx_chain/pre_interleaver/wr_block_is_b0}} {{/loopback_tb/u_tx_chain/pre_interleaver/block0_full}} {{/loopback_tb/u_tx_chain/pre_interleaver/block1_full}} {{/loopback_tb/u_tx_chain/pre_interleaver/rd_state}} {{/loopback_tb/u_tx_chain/pre_interleaver/rd_addr}} {{/loopback_tb/u_tx_chain/pre_interleaver/rd_ram_sel}} {{/loopback_tb/u_tx_chain/pre_interleaver/rd_handshake}} {{/loopback_tb/u_tx_chain/pre_interleaver/CODEWORD_SIZE_IN_32}} {{/loopback_tb/u_tx_chain/pre_interleaver/NUM_CODEWORDS_PER_BLOCK}} {{/loopback_tb/u_tx_chain/pre_interleaver/S_IDLE}} {{/loopback_tb/u_tx_chain/pre_interleaver/S_READ_BLOCK0}} {{/loopback_tb/u_tx_chain/pre_interleaver/S_READ_BLOCK1}} 
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top per_interleaver_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
source per_interleaver_sim.tcl
update_compile_order -fileset sim_1
run 9 us
run 9 us
current_wave_config {Untitled 6}
add_wave {{/per_interleaver_sim/pre_interleaver_v1}} 
relaunch_sim
run 9 us
run 9 us
run 9 us
run 9 us
current_wave_config {Untitled 6}
add_wave {{/per_interleaver_sim}} 
run 9 us
current_wave_config {Untitled 6}
add_wave {{/per_interleaver_sim/de_interleaver_v1}} 
current_wave_config {Untitled 6}
add_wave {{/per_interleaver_sim/pre_interleaver_v1}} 
current_wave_config {Untitled 6}
add_wave {{/per_interleaver_sim/prbs_match}} 
relaunch_sim
run 9 us
run 9 us
run 9 us
run 9 us
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top loopback_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
source loopback_tb.tcl
update_compile_order -fileset sim_1
current_wave_config {Untitled 7}
add_wave {{/loopback_tb/u_tx_chain/pre_interleaver}} 
run 9 us
run 9 us
run 9 us
relaunch_sim
run 9 us
run 9 us
run 9 us
run 9 us
run 9 us
run 9 us
relaunch_sim
run 9 us
run 9 us
run 9 us
run 9 us
relaunch_sim
run 9 us
run 9 us
run 9 us
run 9 us
run 9 us
relaunch_sim
run 9 us
run 9 us
run 9 us
run 9 us
relaunch_sim
run 9 us
run 9 us
run 9 us
run 9 us
run 9 us
run 9 us
current_wave_config {Untitled 7}
add_wave {{/loopback_tb/u_tx_chain/pre_interleaver}} 
run 9 us
relaunch_sim
update_compile_order -fileset sources_1
relaunch_sim
run 9 us
current_wave_config {Untitled 7}
add_wave {{/loopback_tb/u_tx_chain/pre_interleaver}} 
run 15 us
run 15 us
run 15 us
run 15 us
run 15 us
relaunch_sim
relaunch_sim
run 15 us
run 15 us
update_compile_order -fileset sources_1
relaunch_sim
current_wave_config {Untitled 7}
add_wave {{/loopback_tb/u_tx_chain/pre_interleaver}} 
run 15 us
current_wave_config {Untitled 7}
add_wave {{/loopback_tb/u_rx_chain/pre_deinterleaver}} 
relaunch_sim
run 15 us
run 15 us
run 15 us
run 15 us
run 15 us
relaunch_sim
relaunch_sim
run 15 us
run 15 us
run 15 us
run 15 us
run 15 us
close_sim
