
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.106506                       # Number of seconds simulated
sim_ticks                                106505982927                       # Number of ticks simulated
final_tick                               633499880205                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 103808                       # Simulator instruction rate (inst/s)
host_op_rate                                   130794                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5015354                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889444                       # Number of bytes of host memory used
host_seconds                                 21235.98                       # Real time elapsed on the host
sim_insts                                  2204473963                       # Number of instructions simulated
sim_ops                                    2777535084                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      9001472                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3965184                       # Number of bytes read from this memory
system.physmem.bytes_read::total             12970240                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1668736                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1668736                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        70324                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        30978                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                101330                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13037                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13037                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15624                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     84516116                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        18027                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     37229683                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               121779450                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15624                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        18027                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              33651                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15668002                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15668002                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15668002                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15624                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     84516116                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        18027                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     37229683                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              137447452                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               255410032                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21945690                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17782419                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2015427                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8974542                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8286208                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2464740                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91146                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185606545                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121962578                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21945690                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10750948                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26720658                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6172030                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5666545                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11616895                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2013881                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    222106736                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.674816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.045582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       195386078     87.97%     87.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2483380      1.12%     89.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1960642      0.88%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4592301      2.07%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          999580      0.45%     92.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1555928      0.70%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1183663      0.53%     93.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          741536      0.33%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13203628      5.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    222106736                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.085923                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.477517                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183497270                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7836229                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26611411                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        90430                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4071390                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3780397                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42419                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149584199                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        77022                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4071390                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184005915                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2551371                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3780553                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26160018                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1537483                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149446116                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        44292                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        281547                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       540744                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       272247                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210239038                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697342612                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697342612                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39543520                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35772                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        19233                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4782971                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14544380                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7204660                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       133777                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1600524                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148374005                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35757                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139379335                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       145214                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24747110                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51529329                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2689                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    222106736                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.627533                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.299045                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    161982532     72.93%     72.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25790733     11.61%     84.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12501128      5.63%     90.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8337453      3.75%     93.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7720991      3.48%     97.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2590563      1.17%     98.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2675299      1.20%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       378882      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129155      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    222106736                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         399654     59.39%     59.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        136273     20.25%     79.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       136979     20.36%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117075079     84.00%     84.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2113554      1.52%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13026408      9.35%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7147760      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139379335                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.545708                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             672906                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004828                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    501683524                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173157346                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135803960                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140052241                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       352421                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3310443                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1034                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          474                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       178934                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4071390                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1706490                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       101287                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148409762                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10195                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14544380                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7204660                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        19223                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         84789                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          474                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1099021                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1139086                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2238107                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136840234                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12578187                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2539099                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19724527                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19404486                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7146340                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.535767                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135804441                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135803960                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80444791                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        222037870                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.531710                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362302                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25602473                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2017127                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    218035346                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.563254                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.367883                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    166462364     76.35%     76.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24276331     11.13%     87.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10599067      4.86%     92.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6013957      2.76%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4359663      2.00%     97.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1710027      0.78%     97.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1326357      0.61%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954522      0.44%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2333058      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    218035346                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2333058                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           364114144                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300895184                       # The number of ROB writes
system.switch_cpus0.timesIdled                3025068                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               33303296                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.554100                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.554100                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.391527                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.391527                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616383276                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189156588                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138126338                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               255410032                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22073477                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18116715                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2055441                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9042945                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8672929                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2196987                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96582                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    197523386                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             121170284                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22073477                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10869916                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26121321                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5726001                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       9617354                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11946388                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2046420                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    236914791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.627094                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.985154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       210793470     88.97%     88.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1962815      0.83%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3530694      1.49%     91.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2079146      0.88%     92.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1706357      0.72%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1498152      0.63%     93.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          838933      0.35%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2085380      0.88%     94.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12419844      5.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    236914791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.086424                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.474415                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       195881471                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     11271681                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26045723                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        63394                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3652516                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3624916                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          214                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     148504557                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1223                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3652516                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       196188197                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         814518                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      9551694                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25785243                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       922618                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     148452363                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         97520                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       533011                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    209167411                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    688999036                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    688999036                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    177470726                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        31696642                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35310                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17678                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2651134                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13751590                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7432804                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        71920                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1690404                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         147302780                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35310                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        140356801                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        62921                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17610323                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36502100                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           46                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    236914791                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.592436                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.281181                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    178475005     75.33%     75.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23250614      9.81%     85.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12167162      5.14%     90.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8591160      3.63%     93.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8573066      3.62%     97.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3061219      1.29%     98.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2349074      0.99%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       274348      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       173143      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    236914791                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          51648     13.79%     13.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        166453     44.43%     58.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       156522     41.78%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118418329     84.37%     84.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1927889      1.37%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17632      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12579227      8.96%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7413724      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     140356801                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.549535                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             374623                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002669                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    518065936                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    164948655                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137971681                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     140731424                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       286644                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2219400                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          242                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        99140                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3652516                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         610734                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        56236                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    147338090                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        85361                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13751590                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7432804                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17678                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         46145                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          242                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1182214                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1076308                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2258522                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138768671                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12486395                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1588129                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19900115                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19657092                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7413720                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.543317                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             137971743                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137971681                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80738586                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        219888261                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.540197                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367180                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103187136                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    127193231                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20145104                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35264                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2072905                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    233262275                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.545280                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.396132                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    181335896     77.74%     77.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25324458     10.86%     88.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9715958      4.17%     92.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5122255      2.20%     94.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4342881      1.86%     96.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2065917      0.89%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       972256      0.42%     98.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1525785      0.65%     98.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2856869      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    233262275                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103187136                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     127193231                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18865854                       # Number of memory references committed
system.switch_cpus1.commit.loads             11532190                       # Number of loads committed
system.switch_cpus1.commit.membars              17632                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18454378                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114506792                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2630807                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2856869                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           377743741                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          298329211                       # The number of ROB writes
system.switch_cpus1.timesIdled                2909863                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               18495241                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103187136                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            127193231                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103187136                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.475212                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.475212                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.404006                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.404006                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       624000171                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192731928                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      137571965                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35264                       # number of misc regfile writes
system.l20.replacements                         72318                       # number of replacements
system.l20.tagsinuse                              256                       # Cycle average of tags in use
system.l20.total_refs                            8323                       # Total number of references to valid blocks.
system.l20.sampled_refs                         72574                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.114683                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           10.009334                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.033866                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   245.377240                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             0.579561                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.039099                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000132                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.958505                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.002264                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         2976                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2976                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            7296                       # number of Writeback hits
system.l20.Writeback_hits::total                 7296                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         2976                       # number of demand (read+write) hits
system.l20.demand_hits::total                    2976                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         2976                       # number of overall hits
system.l20.overall_hits::total                   2976                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        70324                       # number of ReadReq misses
system.l20.ReadReq_misses::total                70337                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        70324                       # number of demand (read+write) misses
system.l20.demand_misses::total                 70337                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        70324                       # number of overall misses
system.l20.overall_misses::total                70337                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2449620                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  14492577839                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    14495027459                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2449620                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  14492577839                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     14495027459                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2449620                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  14492577839                       # number of overall miss cycles
system.l20.overall_miss_latency::total    14495027459                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73300                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73313                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         7296                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             7296                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73300                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73313                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73300                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73313                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.959400                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.959407                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.959400                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.959407                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.959400                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.959407                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 188432.307692                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 206082.956587                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 206079.694315                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 188432.307692                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 206082.956587                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 206079.694315                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 188432.307692                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 206082.956587                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 206079.694315                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                6471                       # number of writebacks
system.l20.writebacks::total                     6471                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        70324                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           70337                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        70324                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            70337                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        70324                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           70337                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1670689                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  10275534660                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  10277205349                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1670689                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  10275534660                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  10277205349                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1670689                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  10275534660                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  10277205349                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.959400                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.959407                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.959400                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.959407                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.959400                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.959407                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 128514.538462                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146117.039133                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 146113.785760                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 128514.538462                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 146117.039133                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 146113.785760                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 128514.538462                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 146117.039133                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 146113.785760                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         32330                       # number of replacements
system.l21.tagsinuse                              256                       # Cycle average of tags in use
system.l21.total_refs                            8982                       # Total number of references to valid blocks.
system.l21.sampled_refs                         32586                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.275640                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           11.053032                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.092546                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   243.777821                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             1.076601                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.043176                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000362                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.952257                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.004205                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         2926                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2926                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            7319                       # number of Writeback hits
system.l21.Writeback_hits::total                 7319                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         2926                       # number of demand (read+write) hits
system.l21.demand_hits::total                    2926                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         2926                       # number of overall hits
system.l21.overall_hits::total                   2926                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        30978                       # number of ReadReq misses
system.l21.ReadReq_misses::total                30993                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        30978                       # number of demand (read+write) misses
system.l21.demand_misses::total                 30993                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        30978                       # number of overall misses
system.l21.overall_misses::total                30993                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2889409                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   6277301866                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     6280191275                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2889409                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   6277301866                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      6280191275                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2889409                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   6277301866                       # number of overall miss cycles
system.l21.overall_miss_latency::total     6280191275                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        33904                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              33919                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         7319                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             7319                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        33904                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               33919                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        33904                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              33919                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.913697                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.913736                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.913697                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.913736                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.913697                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.913736                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 192627.266667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 202637.415779                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 202632.571064                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 192627.266667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 202637.415779                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 202632.571064                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 192627.266667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 202637.415779                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 202632.571064                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                6566                       # number of writebacks
system.l21.writebacks::total                     6566                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        30978                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           30993                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        30978                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            30993                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        30978                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           30993                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1987025                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   4412580210                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   4414567235                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1987025                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   4412580210                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   4414567235                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1987025                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   4412580210                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   4414567235                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.913697                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.913736                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.913697                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.913736                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.913697                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.913736                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 132468.333333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 142442.385241                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 142437.557997                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 132468.333333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 142442.385241                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 142437.557997                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 132468.333333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 142442.385241                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 142437.557997                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996682                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011624503                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060335.036660                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996682                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11616879                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11616879                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11616879                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11616879                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11616879                       # number of overall hits
system.cpu0.icache.overall_hits::total       11616879                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3076152                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3076152                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3076152                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3076152                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3076152                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3076152                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11616895                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11616895                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11616895                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11616895                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11616895                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11616895                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 192259.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 192259.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 192259.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 192259.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 192259.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 192259.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2557520                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2557520                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2557520                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2557520                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2557520                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2557520                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 196732.307692                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 196732.307692                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 196732.307692                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 196732.307692                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 196732.307692                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 196732.307692                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73300                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179480499                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73556                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2440.052463                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.053984                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.946016                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902555                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097445                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9416939                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9416939                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18967                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18967                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16409597                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16409597                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16409597                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16409597                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       183894                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       183894                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       183894                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        183894                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       183894                       # number of overall misses
system.cpu0.dcache.overall_misses::total       183894                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  39860817538                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  39860817538                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  39860817538                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  39860817538                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  39860817538                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  39860817538                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9600833                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9600833                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18967                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18967                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16593491                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16593491                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16593491                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16593491                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.019154                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.019154                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011082                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011082                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011082                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011082                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 216759.750389                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 216759.750389                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 216759.750389                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 216759.750389                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 216759.750389                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 216759.750389                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7296                       # number of writebacks
system.cpu0.dcache.writebacks::total             7296                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       110594                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       110594                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       110594                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       110594                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       110594                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       110594                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73300                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73300                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73300                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73300                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73300                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73300                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  15285113140                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  15285113140                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  15285113140                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  15285113140                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  15285113140                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  15285113140                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007635                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007635                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004417                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004417                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004417                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004417                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 208528.146521                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 208528.146521                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 208528.146521                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 208528.146521                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 208528.146521                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 208528.146521                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               460.997020                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013240846                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2197919.405640                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997020                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738777                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11946371                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11946371                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11946371                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11946371                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11946371                       # number of overall hits
system.cpu1.icache.overall_hits::total       11946371                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3530395                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3530395                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3530395                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3530395                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3530395                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3530395                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11946388                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11946388                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11946388                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11946388                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11946388                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11946388                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 207670.294118                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 207670.294118                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 207670.294118                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 207670.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 207670.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 207670.294118                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3015064                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3015064                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3015064                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3015064                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3015064                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3015064                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 201004.266667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 201004.266667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 201004.266667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 201004.266667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 201004.266667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 201004.266667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33904                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               163082641                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34160                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4774.081996                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.271962                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.728038                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903406                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096594                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9305057                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9305057                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7298400                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7298400                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17663                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17663                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17632                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17632                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16603457                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16603457                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16603457                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16603457                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        87353                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        87353                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        87353                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         87353                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        87353                       # number of overall misses
system.cpu1.dcache.overall_misses::total        87353                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18155679686                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18155679686                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  18155679686                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18155679686                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  18155679686                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18155679686                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9392410                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9392410                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7298400                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7298400                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17663                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17663                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17632                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17632                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16690810                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16690810                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16690810                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16690810                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009300                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009300                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005234                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005234                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005234                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005234                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 207842.657791                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 207842.657791                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 207842.657791                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 207842.657791                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 207842.657791                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 207842.657791                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7319                       # number of writebacks
system.cpu1.dcache.writebacks::total             7319                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        53449                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        53449                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        53449                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        53449                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        53449                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        53449                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33904                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33904                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33904                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33904                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33904                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33904                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6737315237                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6737315237                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6737315237                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6737315237                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6737315237                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6737315237                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003610                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003610                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002031                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002031                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002031                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002031                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 198717.414966                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 198717.414966                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 198717.414966                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 198717.414966                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 198717.414966                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 198717.414966                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
