{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1675365403946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675365403946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 02 20:16:43 2023 " "Processing started: Thu Feb 02 20:16:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675365403946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1675365403946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off video_ip -c video_ip --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off video_ip -c video_ip --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1675365403946 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1675365404481 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1675365404481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/video_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/video_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_ip " "Found entity 1: video_ip" {  } { { "verilog/video_ip.v" "" { Text "C:/Users/jdelpin/Documents/QDesign/proyecto_CHS/hardware/video_ip/verilog/video_ip.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675365413331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1675365413331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/avalon_mm_slave_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/avalon_mm_slave_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_mm_slave_interface " "Found entity 1: avalon_mm_slave_interface" {  } { { "verilog/avalon_mm_slave_interface.v" "" { Text "C:/Users/jdelpin/Documents/QDesign/proyecto_CHS/hardware/video_ip/verilog/avalon_mm_slave_interface.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675365413331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1675365413331 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \".\", or \"(\" avalon_st_sink_interface.v(45) " "Verilog HDL syntax error at avalon_st_sink_interface.v(45) near text: \"<=\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "verilog/avalon_st_sink_interface.v" "" { Text "C:/Users/jdelpin/Documents/QDesign/proyecto_CHS/hardware/video_ip/verilog/avalon_st_sink_interface.v" 45 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1675365413341 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "avalon_st_sink_interface avalon_st_sink_interface.v(21) " "Ignored design unit \"avalon_st_sink_interface\" at avalon_st_sink_interface.v(21) due to previous errors" {  } { { "verilog/avalon_st_sink_interface.v" "" { Text "C:/Users/jdelpin/Documents/QDesign/proyecto_CHS/hardware/video_ip/verilog/avalon_st_sink_interface.v" 21 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1675365413341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/avalon_st_sink_interface.v 0 0 " "Found 0 design units, including 0 entities, in source file verilog/avalon_st_sink_interface.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1675365413341 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "ready_reg avalon_st_source_interface.v(44) " "Verilog HDL error at avalon_st_source_interface.v(44): object ready_reg declared in a list of port declarations cannot be redeclared within the module body" {  } { { "verilog/avalon_st_source_interface.v" "" { Text "C:/Users/jdelpin/Documents/QDesign/proyecto_CHS/hardware/video_ip/verilog/avalon_st_source_interface.v" 44 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Design Software" 0 -1 1675365413341 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \";\" avalon_st_source_interface.v(44) " "Verilog HDL syntax error at avalon_st_source_interface.v(44) near text: \"<=\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "verilog/avalon_st_source_interface.v" "" { Text "C:/Users/jdelpin/Documents/QDesign/proyecto_CHS/hardware/video_ip/verilog/avalon_st_source_interface.v" 44 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1675365413341 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "avalon_st_source_interface avalon_st_source_interface.v(21) " "Ignored design unit \"avalon_st_source_interface\" at avalon_st_source_interface.v(21) due to previous errors" {  } { { "verilog/avalon_st_source_interface.v" "" { Text "C:/Users/jdelpin/Documents/QDesign/proyecto_CHS/hardware/video_ip/verilog/avalon_st_source_interface.v" 21 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1675365413341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/avalon_st_source_interface.v 0 0 " "Found 0 design units, including 0 entities, in source file verilog/avalon_st_source_interface.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1675365413341 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 5 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675365413361 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 02 20:16:53 2023 " "Processing ended: Thu Feb 02 20:16:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675365413361 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675365413361 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675365413361 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1675365413361 ""}
