# ğŸ‘‹ Hi, I'm Rana Umar Nadeem

ğŸ“ **Electrical Engineering Student** |  **Research Assistant at System on Chip Lab**  
ğŸ’¡ Passionate about **RTL Design**, **Design for Testability**, and **FPGA Development**

[![LinkedIn](https://img.shields.io/badge/LinkedIn-Rana%20Umar%20Nadeem-blue?logo=linkedin&style=flat)](https://www.linkedin.com/in/rana-umar-nadeem)   [![Email](https://img.shields.io/badge/Email-rana.umar.nadeem21%40gmail.com-red?logo=gmail&logoColor=white)](mailto:rana.umar.nadeem21@gmail.com)

---

I'm an enthusiastic digital hardware designer specializing in embedded systems and digital logic. Currently, I work as a **Research Assistant** at the **System on Chip Lab**, where I contribute to projects advancing **Design for testability and post-silicon validation**.

My core interests lie in:
-  RTL Design and HDL Coding (Verilog/SystemVerilog)
-  Design Verification (System Verilog, UVM ,RISCV-DV)
-  Design-for-Testability (DFT), ATPG, and Scan Architectures
-  FPGA Prototyping and SoC Design

I love diving deep into complex design problemsâ€”from writing synthesizable RTL to building Testability metric analyzers and testbench generators. Outside of the lab, I share my learnings through high-quality, beginner-friendly technical articles.

---

## ğŸ“ Articles & Publications

I regularly publish detailed technical content on digital design, testability, and VLSI systems:

[![Medium](https://img.shields.io/badge/Medium-Read%20Articles-black?logo=medium&logoColor=white)](https://medium.com/@ranaumarnadeem)  
[![Substack](https://img.shields.io/badge/Substack-We%20Talk%20Chips-orange?logo=substack&logoColor=white)](https://ranaumarnadeem.substack.com)

---





