// Seed: 2149673612
module module_0 (
    output wand id_0
    , id_47,
    input tri0 id_1,
    input tri0 id_2,
    output uwire id_3,
    input supply1 id_4,
    input tri id_5,
    output wor id_6,
    input supply1 id_7,
    input wire id_8,
    input uwire id_9,
    output tri0 id_10,
    input wand id_11,
    input uwire id_12,
    output supply1 id_13,
    input tri1 id_14,
    output wor id_15,
    input wand id_16,
    input tri id_17,
    output tri0 id_18,
    output tri id_19,
    output tri id_20,
    input supply0 id_21,
    output uwire id_22,
    output tri id_23,
    output tri1 id_24,
    output uwire id_25,
    input tri1 id_26,
    input tri1 id_27,
    output wor id_28,
    output wire id_29,
    output supply1 id_30,
    input supply1 id_31,
    input supply1 id_32,
    input wire id_33
    , id_48,
    output wire id_34,
    output tri id_35,
    input wire id_36,
    input wand id_37,
    input tri0 id_38
    , id_49,
    input wor id_39,
    input tri1 id_40
    , id_50,
    input supply1 id_41,
    output wire id_42,
    input tri0 id_43,
    input supply0 id_44,
    output wire id_45
);
  wire id_51;
  assign id_50 = 1;
endmodule
module module_1 (
    input tri id_0,
    output wire id_1,
    output supply1 id_2
    , id_11,
    output tri id_3,
    output wire id_4,
    output supply0 id_5,
    input uwire id_6,
    input uwire id_7,
    output tri0 id_8,
    output tri0 id_9
);
  id_12(
      1, id_3, id_2
  ); module_0(
      id_5,
      id_0,
      id_6,
      id_5,
      id_6,
      id_7,
      id_5,
      id_7,
      id_6,
      id_0,
      id_9,
      id_6,
      id_6,
      id_3,
      id_0,
      id_5,
      id_6,
      id_0,
      id_8,
      id_3,
      id_2,
      id_0,
      id_2,
      id_1,
      id_8,
      id_5,
      id_0,
      id_7,
      id_3,
      id_3,
      id_8,
      id_6,
      id_6,
      id_0,
      id_9,
      id_4,
      id_6,
      id_7,
      id_0,
      id_7,
      id_7,
      id_0,
      id_8,
      id_7,
      id_0,
      id_1
  );
endmodule
