"""Auto-generated pytest file for HDL testbench.

This file is generated by zuspec-be-hdlsim and should be
loaded by pyhdl_pytest during simulation.

The testbench class is registered by SystemVerilog before
pytest runs. Constructing the testbench directly (tb = MyTB())
creates a runtime proxy with access to SV transactors.
"""
# Import testbench component class
# NOTE: This assumes the module is in Python path
from counter_tb_with_bindings import CounterTB

async def test_example():
    """Example test - replace with actual tests.
    
    The testbench class is already registered by SystemVerilog.
    Simply construct it directly to get a runtime proxy.
    """
    tb = CounterTB()
    
    # TODO: Add test implementation
    # Example:
    # await tb.ctrl.xtor_if.some_method(...)
    pass
