

================================================================
== Vitis HLS Report for 'getSolveNextPatchPairWhileCondition'
================================================================
* Date:           Thu Jul 25 14:50:53 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionTEST (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.610 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  25.000 ns|  25.000 ns|    5|    5|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.61>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%white_space_height_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %white_space_height"   --->   Operation 7 'read' 'white_space_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [4/4] (2.61ns)   --->   "%dc = sitodp i64 %white_space_height_read" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 8 'sitodp' 'dc' <Predicate = true> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.06ns)   --->   "%icmp_ln812 = icmp_sgt  i64 %white_space_height_read, i64 5" [patchMaker.cpp:812]   --->   Operation 9 'icmp' 'icmp_ln812' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.06ns)   --->   "%icmp_ln810_2 = icmp_sgt  i64 %white_space_height_read, i64 0" [patchMaker.cpp:810]   --->   Operation 10 'icmp' 'icmp_ln810_2' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.61>
ST_2 : Operation 11 [3/4] (2.61ns)   --->   "%dc = sitodp i64 %white_space_height_read" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 11 'sitodp' 'dc' <Predicate = true> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.61>
ST_3 : Operation 12 [2/4] (2.61ns)   --->   "%dc = sitodp i64 %white_space_height_read" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 12 'sitodp' 'dc' <Predicate = true> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.61>
ST_4 : Operation 13 [1/4] (2.61ns)   --->   "%dc = sitodp i64 %white_space_height_read" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 13 'sitodp' 'dc' <Predicate = true> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.01>
ST_5 : Operation 14 [1/1] (0.00ns)   --->   "%lastPatchIndex_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %lastPatchIndex"   --->   Operation 14 'read' 'lastPatchIndex_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 15 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 15 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 16 [1/1] (0.00ns)   --->   "%p_Result_s = trunc i64 %data_V"   --->   Operation 16 'trunc' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln368 = zext i63 %p_Result_s"   --->   Operation 17 'zext' 'zext_ln368' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "%bitcast_ln521 = bitcast i64 %zext_ln368" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:521]   --->   Operation 18 'bitcast' 'bitcast_ln521' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62" [patchMaker.cpp:810]   --->   Operation 19 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln810 = trunc i64 %data_V" [patchMaker.cpp:810]   --->   Operation 20 'trunc' 'trunc_ln810' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (0.61ns)   --->   "%icmp_ln810 = icmp_ne  i11 %tmp, i11 2047" [patchMaker.cpp:810]   --->   Operation 21 'icmp' 'icmp_ln810' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 22 [1/1] (0.98ns)   --->   "%icmp_ln810_1 = icmp_eq  i52 %trunc_ln810, i52 0" [patchMaker.cpp:810]   --->   Operation 22 'icmp' 'icmp_ln810_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 23 [2/2] (2.01ns)   --->   "%tmp_s = fcmp_ogt  i64 %bitcast_ln521, i64 5" [patchMaker.cpp:810]   --->   Operation 23 'dcmp' 'tmp_s' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln811 = zext i5 %lastPatchIndex_read" [patchMaker.cpp:811]   --->   Operation 24 'zext' 'zext_ln811' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%patches_parameters21056_addr = getelementptr i32 %patches_parameters21056, i64 0, i64 %zext_ln811"   --->   Operation 25 'getelementptr' 'patches_parameters21056_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [2/2] (0.69ns)   --->   "%patches_parameters21056_load = load i5 %patches_parameters21056_addr"   --->   Operation 26 'load' 'patches_parameters21056_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 6 <SV = 5> <Delay = 2.25>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%current_z_top_index_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %current_z_top_index"   --->   Operation 27 'read' 'current_z_top_index_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%previous_white_space_height_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %previous_white_space_height"   --->   Operation 28 'read' 'previous_white_space_height_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%repeat_original_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %repeat_original"   --->   Operation 29 'read' 'repeat_original_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_27080 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 30 'read' 'p_read_27080' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node and_ln811)   --->   "%or_ln810 = or i1 %icmp_ln810_1, i1 %icmp_ln810" [patchMaker.cpp:810]   --->   Operation 31 'or' 'or_ln810' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 32 [1/2] (2.01ns)   --->   "%tmp_s = fcmp_ogt  i64 %bitcast_ln521, i64 5" [patchMaker.cpp:810]   --->   Operation 32 'dcmp' 'tmp_s' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln811)   --->   "%and_ln810 = and i1 %or_ln810, i1 %tmp_s" [patchMaker.cpp:810]   --->   Operation 33 'and' 'and_ln810' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 34 [1/2] (0.69ns)   --->   "%patches_parameters21056_load = load i5 %patches_parameters21056_addr"   --->   Operation 34 'load' 'patches_parameters21056_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 35 [1/1] (0.85ns)   --->   "%icmp_ln886 = icmp_sgt  i32 %patches_parameters21056_load, i32 4244967196"   --->   Operation 35 'icmp' 'icmp_ln886' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln811_3)   --->   "%or_ln811 = or i1 %icmp_ln886, i1 %icmp_ln812" [patchMaker.cpp:811]   --->   Operation 36 'or' 'or_ln811' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 37 [1/1] (0.85ns)   --->   "%icmp_ln813 = icmp_sgt  i32 %p_read_27080, i32 %current_z_top_index_read" [patchMaker.cpp:813]   --->   Operation 37 'icmp' 'icmp_ln813' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln811_3)   --->   "%xor_ln814 = xor i1 %repeat_original_read, i1 1" [patchMaker.cpp:814]   --->   Operation 38 'xor' 'xor_ln814' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln811)   --->   "%tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %previous_white_space_height_read, i32 63" [patchMaker.cpp:810]   --->   Operation 39 'bitselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node and_ln811)   --->   "%or_ln810_1 = or i1 %tmp_146, i1 %icmp_ln810_2" [patchMaker.cpp:810]   --->   Operation 40 'or' 'or_ln810_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 41 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln811 = and i1 %or_ln810_1, i1 %and_ln810" [patchMaker.cpp:811]   --->   Operation 41 'and' 'and_ln811' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln811_3)   --->   "%and_ln811_1 = and i1 %icmp_ln813, i1 %xor_ln814" [patchMaker.cpp:811]   --->   Operation 42 'and' 'and_ln811_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln811_3)   --->   "%and_ln811_2 = and i1 %and_ln811_1, i1 %or_ln811" [patchMaker.cpp:811]   --->   Operation 43 'and' 'and_ln811_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln811_3 = and i1 %and_ln811_2, i1 %and_ln811" [patchMaker.cpp:811]   --->   Operation 44 'and' 'and_ln811_3' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln810 = ret i1 %and_ln811_3" [patchMaker.cpp:810]   --->   Operation 45 'ret' 'ret_ln810' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 2.61ns
The critical path consists of the following:
	wire read on port 'white_space_height' [10]  (0 ns)
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277) [14]  (2.61 ns)

 <State 2>: 2.61ns
The critical path consists of the following:
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277) [14]  (2.61 ns)

 <State 3>: 2.61ns
The critical path consists of the following:
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277) [14]  (2.61 ns)

 <State 4>: 2.61ns
The critical path consists of the following:
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277) [14]  (2.61 ns)

 <State 5>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_s', patchMaker.cpp:810) [24]  (2.01 ns)

 <State 6>: 2.25ns
The critical path consists of the following:
	'dcmp' operation ('tmp_s', patchMaker.cpp:810) [24]  (2.01 ns)
	'and' operation ('and_ln810', patchMaker.cpp:810) [25]  (0 ns)
	'and' operation ('and_ln811', patchMaker.cpp:811) [37]  (0.122 ns)
	'and' operation ('and_ln811_3', patchMaker.cpp:811) [40]  (0.122 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
