//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32688072
// Cuda compilation tools, release 12.1, V12.1.105
// Based on NVVM 7.0.1
//

.version 8.1
.target sm_86
.address_size 64

	// .globl	init_program
.extern .func  (.param .b32 func_retval0) _odd
(
	.param .b64 _odd_param_0,
	.param .b64 _odd_param_1,
	.param .b64 _odd_param_2
)
;
.extern .func  (.param .b32 func_retval0) _even
(
	.param .b64 _even_param_0,
	.param .b64 _even_param_1,
	.param .b64 _even_param_2
)
;
.extern .func  (.param .b32 func_retval0) _initialize
(
	.param .b64 _initialize_param_0,
	.param .b64 _initialize_param_1
)
;
.extern .func  (.param .b32 func_retval0) _make_work
(
	.param .b64 _make_work_param_0,
	.param .b64 _make_work_param_1
)
;
.extern .func  (.param .b32 func_retval0) _finalize
(
	.param .b64 _finalize_param_0,
	.param .b64 _finalize_param_1
)
;
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.weak .shared .align 8 .b8 _ZZ15_inner_dev_initI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEE8_grp_ctx[10440];
.weak .shared .align 8 .u64 _ZZ15_inner_dev_initI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEE5group;
.weak .shared .align 4 .b8 _ZZN16HarmonizeProgramI6collazE12produce_linkEjE6result[4];
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE4left;
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE10left_start;
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE5right;
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE10fill_stashEjbE10link_count;
.weak .shared .align 4 .b8 _ZZN16HarmonizeProgramI6collazE10fill_stashEjbE5links[32];
.weak .shared .align 1 .u8 _ZZN16HarmonizeProgramI6collazE18advance_stash_iterEvE6result;
.weak .shared .align 8 .b8 _ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx[10440];
.weak .shared .align 8 .u64 _ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE5group;
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E4left;
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E10left_start;
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E5right;
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E4left;
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E10left_start;
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E5right;
.global .align 1 .b8 $str[8] = {66, 65, 68, 32, 65, 33, 10, 0};
.global .align 1 .b8 $str$1[8] = {66, 65, 68, 32, 66, 33, 10, 0};
.global .align 1 .b8 $str$2[8] = {66, 65, 68, 32, 67, 33, 10, 0};

.visible .func  (.param .b32 func_retval0) init_program(
	.param .b64 init_program_param_0,
	.param .b64 init_program_param_1,
	.param .b64 init_program_param_2
)
{
	.reg .pred 	%p<11>;
	.reg .b16 	%rs<5>;
	.reg .b32 	%r<24>;
	.reg .b64 	%rd<37>;


	ld.param.u64 	%rd1, [init_program_param_1];
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r8, %ntid.x;
	mov.u32 	%r9, %tid.x;
	mad.lo.s32 	%r23, %r7, %r8, %r9;
	mov.u32 	%r10, %nctaid.x;
	mul.lo.s32 	%r2, %r10, %r8;
	setp.ne.s32 	%p1, %r23, 0;
	@%p1 bra 	$L__BB0_2;

	ld.u64 	%rd4, [%rd1+32];
	mov.u32 	%r11, 0;
	st.u32 	[%rd4+4], %r11;
	ld.u64 	%rd5, [%rd1+32];
	st.u32 	[%rd5+8], %r11;
	ld.u64 	%rd6, [%rd1+32];
	st.u32 	[%rd6], %r11;

$L__BB0_2:
	setp.gt.u32 	%p2, %r23, 8192;
	@%p2 bra 	$L__BB0_10;

	mov.u32 	%r22, %r23;

$L__BB0_4:
	cvt.u16.u32 	%rs2, %r22;
	mul.wide.u16 	%r12, %rs2, -7;
	shr.u32 	%r13, %r12, 29;
	cvt.u16.u32 	%rs3, %r13;
	mul.lo.s16 	%rs4, %rs3, 8193;
	sub.s16 	%rs1, %rs2, %rs4;
	setp.eq.s16 	%p3, %rs1, 8192;
	ld.u64 	%rd2, [%rd1+32];
	cvt.u64.u32 	%rd3, %r13;
	@%p3 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_5;

$L__BB0_7:
	mul.lo.s64 	%rd19, %rd3, 65544;
	add.s64 	%rd20, %rd2, %rd19;
	mov.u32 	%r16, 0;
	st.u32 	[%rd20+16], %r16;
	ld.u64 	%rd21, [%rd1+32];
	add.s64 	%rd22, %rd21, %rd19;
	ld.u32 	%r17, [%rd22+16];
	setp.eq.s32 	%p5, %r17, 0;
	@%p5 bra 	$L__BB0_9;

	mov.u64 	%rd23, $str;
	cvta.global.u64 	%rd24, %rd23;
	mov.u64 	%rd25, 0;
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd24;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd25;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r18, [retval0+0];
	} // callseq 1
	bra.uni 	$L__BB0_9;

$L__BB0_5:
	mul.lo.s64 	%rd7, %rd3, 65544;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r14, %rs1;
	mul.wide.u32 	%rd9, %r14, 8;
	add.s64 	%rd10, %rd8, %rd9;
	mov.u64 	%rd11, -1;
	st.u64 	[%rd10+24], %rd11;
	ld.u64 	%rd12, [%rd1+32];
	add.s64 	%rd13, %rd12, %rd7;
	add.s64 	%rd14, %rd13, %rd9;
	ld.u64 	%rd15, [%rd14+24];
	setp.eq.s64 	%p4, %rd15, -1;
	@%p4 bra 	$L__BB0_9;

	mov.u64 	%rd16, $str$1;
	cvta.global.u64 	%rd17, %rd16;
	mov.u64 	%rd18, 0;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd17;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd18;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r15, [retval0+0];
	} // callseq 0

$L__BB0_9:
	add.s32 	%r22, %r22, %r2;
	setp.lt.u32 	%p6, %r22, 8193;
	@%p6 bra 	$L__BB0_4;

$L__BB0_10:
	@%p1 bra 	$L__BB0_12;

	ld.u64 	%rd26, [%rd1];
	mov.u32 	%r19, 0;
	st.u32 	[%rd26], %r19;

$L__BB0_12:
	setp.gt.u32 	%p8, %r23, 8191;
	@%p8 bra 	$L__BB0_17;

	mov.u64 	%rd34, $str$2;
	cvta.global.u64 	%rd35, %rd34;

$L__BB0_14:
	ld.u64 	%rd27, [%rd1+24];
	mul.wide.u32 	%rd28, %r23, 8;
	add.s64 	%rd29, %rd27, %rd28;
	mov.u64 	%rd30, -1;
	st.u64 	[%rd29], %rd30;
	ld.u64 	%rd31, [%rd1+24];
	add.s64 	%rd32, %rd31, %rd28;
	ld.u64 	%rd33, [%rd32];
	setp.eq.s64 	%p9, %rd33, -1;
	@%p9 bra 	$L__BB0_16;

	mov.u64 	%rd36, 0;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd35;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd36;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r20, [retval0+0];
	} // callseq 2

$L__BB0_16:
	add.s32 	%r23, %r23, %r2;
	setp.lt.u32 	%p10, %r23, 8192;
	@%p10 bra 	$L__BB0_14;

$L__BB0_17:
	mov.u32 	%r21, 0;
	st.param.b32 	[func_retval0+0], %r21;
	ret;

}
	// .globl	exec_program
.visible .func  (.param .b32 func_retval0) exec_program(
	.param .b64 exec_program_param_0,
	.param .b64 exec_program_param_1,
	.param .b64 exec_program_param_2,
	.param .b64 exec_program_param_3
)
{
	.local .align 8 .b8 	__local_depot1[112];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<696>;
	.reg .b16 	%rs<292>;
	.reg .b32 	%r<1814>;
	.reg .b64 	%rd<1707>;


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd589, [exec_program_param_1];
	ld.param.u64 	%rd590, [exec_program_param_2];
	add.u64 	%rd591, %SP, 76;
	add.u64 	%rd1, %SPL, 76;
	add.u64 	%rd592, %SP, 96;
	add.u64 	%rd593, %SPL, 96;
	st.local.u64 	[%rd593], %rd590;
	ld.param.u32 	%r1, [exec_program_param_3];
	// begin inline asm
	activemask.b32 %r534;
	// end inline asm
	bar.warp.sync 	%r534;
	// begin inline asm
	activemask.b32 %r535;
	// end inline asm
	brev.b32 	%r536, %r535;
	bfind.shiftamt.u32 	%r537, %r536;
	mov.u32 	%r3, %tid.x;
	setp.ne.s32 	%p9, %r537, %r3;
	@%p9 bra 	$L__BB1_2;

	mov.u64 	%rd594, 0;
	st.shared.u64 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx], %rd594;
	mov.u16 	%rs64, 0;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs64;
	st.shared.u64 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10432], %rd594;
	mov.u32 	%r538, 8;
	mov.u16 	%rs65, 2048;
	mov.u16 	%rs66, 8;
	mov.u16 	%rs67, 1;
	st.shared.v4.u16 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+8], {%rs67, %rs67, %rs66, %rs65};
	mov.u32 	%r539, 1;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+1304], %r539;
	mov.u32 	%r540, 2;
	mov.u32 	%r541, 0;
	st.shared.v2.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+1312], {%r541, %r540};
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+2600], %r540;
	st.shared.v2.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+2608], {%r541, %r540};
	mov.u32 	%r542, 3;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+3896], %r542;
	st.shared.v2.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+3904], {%r541, %r540};
	mov.u32 	%r543, 4;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+5192], %r543;
	st.shared.v2.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+5200], {%r541, %r540};
	mov.u32 	%r544, 5;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+6488], %r544;
	st.shared.v2.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+6496], {%r541, %r540};
	mov.u32 	%r545, 6;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+7784], %r545;
	st.shared.v2.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+7792], {%r541, %r540};
	mov.u32 	%r546, 7;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9080], %r546;
	st.shared.v2.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9088], {%r541, %r540};
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10376], %r538;
	st.shared.v2.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10384], {%r541, %r540};
	st.shared.v2.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+16], {%rs66, %rs66};
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424], %r541;

$L__BB1_2:
	bar.warp.sync 	%r534;
	mov.u32 	%r547, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mad.lo.s32 	%r548, %r4, %r547, %r3;
	st.local.u32 	[%rd1], %r548;
	st.local.u32 	[%rd1+4], %r548;
	mov.u32 	%r1619, 0;
	st.local.u32 	[%rd1+8], %r1619;
	mov.u32 	%r550, -1;
	st.local.u32 	[%rd1+12], %r550;
	st.local.u32 	[%rd1+16], %r550;
	add.u64 	%rd595, %SP, 0;
	add.u64 	%rd596, %SPL, 0;
	st.local.u64 	[%rd596], %rd589;
	mov.u32 	%r551, _ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx;
	{ .reg .b64 %tmp;
	  cvt.u64.u32 	%tmp, %r551;
	  cvta.shared.u64 	%rd597, %tmp; }
	st.local.u64 	[%rd596+8], %rd597;
	st.local.u64 	[%rd596+16], %rd591;
	st.local.u64 	[%rd596+24], %rd592;
	mov.u32 	%r552, _ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE5group;
	{ .reg .b64 %tmp;
	  cvt.u64.u32 	%tmp, %r552;
	  cvta.shared.u64 	%rd600, %tmp; }
	st.local.u64 	[%rd596+32], %rd600;
	add.u64 	%rd601, %SP, 104;
	st.local.u64 	[%rd596+40], %rd601;
	add.u64 	%rd602, %SP, 48;
	add.u64 	%rd603, %SPL, 48;
	st.local.u32 	[%rd603], %r1619;
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd602;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd595;
	.param .b32 retval0;
	call.uni (retval0), 
	_initialize, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r553, [retval0+0];
	} // callseq 3
	setp.eq.s32 	%p10, %r1, 0;
	@%p10 bra 	$L__BB1_701;

	mov.u32 	%r555, %nctaid.x;
	mul.lo.s32 	%r556, %r4, %r555;
	shl.b32 	%r5, %r556, 1;
	shl.b32 	%r558, %r550, %r3;
	not.b32 	%r6, %r558;
	add.u64 	%rd606, %SP, 72;
	add.u64 	%rd6, %SPL, 72;
	bra.uni 	$L__BB1_4;

$L__BB1_500:
	ld.shared.u8 	%rs187, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9];
	setp.ne.s16 	%p407, %rs187, 0;
	@%p407 bra 	$L__BB1_502;

	ld.u64 	%rd1077, [%rd589+32];
	add.s64 	%rd1078, %rd1077, 8;
	atom.add.u32 	%r1055, [%rd1078], 1;
	mov.u16 	%rs188, 1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9], %rs188;

$L__BB1_502:
	neg.s32 	%r1056, %r1734;
	ld.shared.u32 	%rd346, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx];
	ld.u64 	%rd347, [%rd589+32];
	mul.lo.s64 	%rd1079, %rd346, 65544;
	add.s64 	%rd1080, %rd347, %rd1079;
	add.s64 	%rd1081, %rd1080, 16;
	atom.add.u32 	%r308, [%rd1081], %r1056;
	sub.s32 	%r309, %r308, %r1734;
	ld.shared.u32 	%r1057, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424];
	sub.s32 	%r1058, %r1057, %r1734;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424], %r1058;
	setp.eq.s32 	%p408, %r308, 0;
	setp.ne.s32 	%p409, %r309, 0;
	and.pred  	%p410, %p408, %p409;
	@%p410 bra 	$L__BB1_505;
	bra.uni 	$L__BB1_503;

$L__BB1_505:
	ld.u64 	%rd1084, [%rd589+32];
	add.s64 	%rd1085, %rd1084, 8;
	atom.add.u32 	%r1060, [%rd1085], 65536;
	bra.uni 	$L__BB1_506;

$L__BB1_503:
	or.pred  	%p413, %p408, %p409;
	@%p413 bra 	$L__BB1_506;

	ld.u64 	%rd1082, [%rd589+32];
	add.s64 	%rd1083, %rd1082, 8;
	atom.add.u32 	%r1059, [%rd1083], -65536;

$L__BB1_506:
	setp.eq.s64 	%p414, %rd1623, -1;
	@%p414 bra 	$L__BB1_516;

	membar.gl;
	mul.wide.u32 	%rd1088, %r1727, 8;
	add.s64 	%rd1089, %rd1080, %rd1088;
	add.s64 	%rd348, %rd1089, 24;
	atom.exch.b64 	%rd1624, [%rd348], %rd1623;
	setp.eq.s64 	%p415, %rd1624, -1;
	@%p415 bra 	$L__BB1_516;

$L__BB1_509:
	cvt.u32.u64 	%r1061, %rd1624;
	setp.eq.s32 	%p416, %r1061, -1;
	setp.gt.u64 	%p417, %rd1624, -4294967297;
	or.pred  	%p418, %p417, %p416;
	@%p418 bra 	$L__BB1_513;

	atom.exch.b64 	%rd351, [%rd348], -1;
	setp.eq.s64 	%p419, %rd351, -1;
	@%p419 bra 	$L__BB1_512;

	shr.u64 	%rd1090, %rd1624, 32;
	and.b64  	%rd1091, %rd351, 4294967295;
	ld.u64 	%rd1092, [%rd589+16];
	mul.lo.s64 	%rd1093, %rd1091, 1296;
	add.s64 	%rd1094, %rd1092, %rd1093;
	st.u32 	[%rd1094+1280], %rd1090;
	and.b64  	%rd1095, %rd1624, 4294967295;
	and.b64  	%rd1096, %rd351, -4294967296;
	or.b64  	%rd1624, %rd1096, %rd1095;

$L__BB1_512:
	membar.gl;
	atom.exch.b64 	%rd1624, [%rd348], %rd1624;
	setp.eq.s64 	%p420, %rd1624, -1;
	@%p420 bra 	$L__BB1_516;
	bra.uni 	$L__BB1_509;

$L__BB1_513:
	atom.exch.b64 	%rd1097, [%rd348], %rd1624;
	bra.uni 	$L__BB1_516;

$L__BB1_4:
	// begin inline asm
	activemask.b32 %r559;
	// end inline asm
	brev.b32 	%r560, %r559;
	bfind.shiftamt.u32 	%r561, %r560;
	setp.ne.s32 	%p11, %r561, %r3;
	ld.shared.u8 	%rs1, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+12];
	setp.eq.s16 	%p12, %rs1, 8;
	or.pred  	%p13, %p11, %p12;
	@%p13 bra 	$L__BB1_6;

	ld.shared.u8 	%r562, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13];
	cvt.u32.u16 	%r564, %rs1;
	mad.lo.s32 	%r565, %r564, 1296, %r551;
	st.shared.u32 	[%r565+1304], %r562;
	mov.u16 	%rs68, 8;
	st.shared.v2.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+12], {%rs68, %rs1};

$L__BB1_6:
	bar.warp.sync 	-1;
	ld.shared.u8 	%rs69, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.lt.u16 	%p14, %rs69, 6;
	@%p14 bra 	$L__BB1_138;

	ld.shared.u8 	%rs70, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.gt.u16 	%p15, %rs70, 1;
	@%p15 bra 	$L__BB1_56;

	// begin inline asm
	activemask.b32 %r566;
	// end inline asm
	bar.warp.sync 	%r566;
	// begin inline asm
	activemask.b32 %r567;
	// end inline asm
	brev.b32 	%r568, %r567;
	bfind.shiftamt.u32 	%r569, %r568;
	setp.ne.s32 	%p16, %r569, %r3;
	@%p16 bra 	$L__BB1_55;

	ld.shared.u8 	%rd12, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.gt.u64 	%p17, %rd12, 2;
	mov.u64 	%rd613, 2;
	sub.s64 	%rd614, %rd613, %rd12;
	and.b64  	%rd615, %rd614, 4294967295;
	selp.b64 	%rd13, 0, %rd615, %p17;
	mov.u64 	%rd1517, 0;
	setp.eq.s64 	%p18, %rd13, 0;
	@%p18 bra 	$L__BB1_22;

	ld.u64 	%rd14, [%rd589];
	ld.u32 	%rd617, [%rd14];
	ld.u64 	%rd618, [%rd589+8];
	setp.le.u64 	%p19, %rd618, %rd617;
	@%p19 bra 	$L__BB1_22;

	cvt.u32.u64 	%r1620, %rd13;
	atom.add.u32 	%r570, [%rd14], %r1620;
	cvt.u64.u32 	%rd15, %r570;
	ld.u64 	%rd16, [%rd589+8];
	sub.s64 	%rd619, %rd16, %rd13;
	setp.ge.u64 	%p20, %rd619, %rd15;
	@%p20 bra 	$L__BB1_14;

	setp.le.u64 	%p21, %rd16, %rd15;
	mov.u32 	%r1620, 0;
	@%p21 bra 	$L__BB1_14;

	cvt.u32.u64 	%r572, %rd15;
	cvt.u32.u64 	%r573, %rd16;
	sub.s32 	%r1620, %r573, %r572;

$L__BB1_14:
	mov.u64 	%rd1517, 0;
	setp.eq.s32 	%p22, %r1620, 0;
	@%p22 bra 	$L__BB1_22;

	add.s32 	%r575, %r1620, -1;
	and.b32  	%r12, %r1620, 3;
	setp.lt.u32 	%p23, %r575, 3;
	mov.u64 	%rd1515, 0;
	mov.u32 	%r1623, 0;
	@%p23 bra 	$L__BB1_18;

	sub.s32 	%r1622, %r1620, %r12;

$L__BB1_17:
	cvt.u32.u64 	%r577, %rd15;
	add.s32 	%r578, %r1623, %r577;
	add.s64 	%rd624, %rd1515, %rd12;
	cvt.u32.u64 	%r579, %rd624;
	shl.b32 	%r580, %r579, 2;
	add.s32 	%r582, %r551, %r580;
	st.shared.u32 	[%r582+10392], %r578;
	add.s32 	%r583, %r578, 1;
	st.shared.u32 	[%r582+10396], %r583;
	add.s32 	%r584, %r578, 2;
	st.shared.u32 	[%r582+10400], %r584;
	add.s32 	%r585, %r578, 3;
	st.shared.u32 	[%r582+10404], %r585;
	add.s64 	%rd1515, %rd1515, 4;
	add.s32 	%r1623, %r1623, 4;
	add.s32 	%r1622, %r1622, -4;
	setp.ne.s32 	%p24, %r1622, 0;
	@%p24 bra 	$L__BB1_17;

$L__BB1_18:
	setp.eq.s32 	%p25, %r12, 0;
	mov.u64 	%rd1517, %rd1515;
	@%p25 bra 	$L__BB1_22;

	cvt.u32.u64 	%r586, %rd15;
	add.s32 	%r19, %r1623, %r586;
	add.s64 	%rd625, %rd1515, %rd12;
	cvt.u32.u64 	%r587, %rd625;
	shl.b32 	%r588, %r587, 2;
	add.s32 	%r590, %r551, %r588;
	st.shared.u32 	[%r590+10392], %r19;
	add.s64 	%rd1517, %rd1515, 1;
	setp.eq.s32 	%p26, %r12, 1;
	@%p26 bra 	$L__BB1_22;

	and.b32  	%r1591, %r1620, 3;
	add.s64 	%rd1487, %rd1515, %rd12;
	cvt.u32.u64 	%r1590, %rd1487;
	shl.b32 	%r1589, %r1590, 2;
	add.s32 	%r1588, %r551, %r1589;
	add.s32 	%r591, %r19, 1;
	add.s32 	%r1440, %r1588, 10392;
	st.shared.u32 	[%r1440+4], %r591;
	add.s64 	%rd1517, %rd1515, 2;
	setp.eq.s32 	%p27, %r1591, 2;
	@%p27 bra 	$L__BB1_22;

	add.s64 	%rd1488, %rd1515, %rd12;
	cvt.u32.u64 	%r1594, %rd1488;
	shl.b32 	%r1593, %r1594, 2;
	add.s32 	%r1592, %r551, %r1593;
	add.s32 	%r592, %r19, 2;
	add.s32 	%r1441, %r1592, 10392;
	st.shared.u32 	[%r1441+8], %r592;
	add.s64 	%rd1517, %rd1515, 3;

$L__BB1_22:
	setp.ge.u64 	%p28, %rd1517, %rd13;
	@%p28 bra 	$L__BB1_54;

	mov.u32 	%r1624, 0;

$L__BB1_24:
	mov.u32 	%r21, %r1624;
	ld.local.u32 	%r594, [%rd1+4];
	mad.lo.s32 	%r595, %r594, 69069, 1;
	st.local.u32 	[%rd1+4], %r595;
	and.b32  	%r22, %r595, 8191;
	ld.u64 	%rd27, [%rd589+24];
	membar.gl;
	mov.u32 	%r1627, %r22;

$L__BB1_25:
	mul.wide.u32 	%rd626, %r1627, 8;
	add.s64 	%rd28, %rd27, %rd626;
	ld.u64 	%rd627, [%rd28];
	setp.eq.s64 	%p29, %rd627, -1;
	@%p29 bra 	$L__BB1_28;

	atom.exch.b64 	%rd1522, [%rd28], -1;
	setp.eq.s64 	%p30, %rd1522, -1;
	@%p30 bra 	$L__BB1_28;
	bra.uni 	$L__BB1_27;

$L__BB1_28:
	add.s32 	%r1627, %r1627, 1;
	setp.lt.u32 	%p31, %r1627, 8192;
	@%p31 bra 	$L__BB1_25;

	setp.eq.s32 	%p32, %r22, 0;
	mov.u64 	%rd1522, -1;
	mov.u32 	%r1627, -1;
	@%p32 bra 	$L__BB1_35;

	mov.u32 	%r1626, 0;

$L__BB1_31:
	mul.wide.u32 	%rd629, %r1626, 8;
	add.s64 	%rd31, %rd27, %rd629;
	ld.u64 	%rd630, [%rd31];
	setp.eq.s64 	%p33, %rd630, -1;
	@%p33 bra 	$L__BB1_34;

	atom.exch.b64 	%rd1522, [%rd31], -1;
	setp.eq.s64 	%p34, %rd1522, -1;
	@%p34 bra 	$L__BB1_34;
	bra.uni 	$L__BB1_33;

$L__BB1_34:
	mov.u64 	%rd1522, -1;
	mov.u32 	%r1627, -1;
	add.s32 	%r1626, %r1626, 1;
	setp.lt.u32 	%p35, %r1626, %r22;
	@%p35 bra 	$L__BB1_31;
	bra.uni 	$L__BB1_35;

$L__BB1_27:
	membar.gl;
	bra.uni 	$L__BB1_35;

$L__BB1_33:
	membar.gl;
	mov.u32 	%r1627, %r1626;

$L__BB1_35:
	cvt.s64.s32 	%rd632, %rd1517;
	setp.le.u64 	%p36, %rd13, %rd632;
	@%p36 bra 	$L__BB1_45;

	cvt.u32.u64 	%r1628, %rd1517;
	mov.u64 	%rd1521, %rd1522;

$L__BB1_37:
	setp.eq.s64 	%p37, %rd1521, -1;
	mov.u64 	%rd1522, -1;
	mov.u32 	%r1629, -1;
	@%p37 bra 	$L__BB1_43;

	shr.u64 	%rd634, %rd1521, 32;
	ld.u64 	%rd635, [%rd589+16];
	mul.lo.s64 	%rd636, %rd634, 1296;
	add.s64 	%rd637, %rd635, %rd636;
	ld.u32 	%r600, [%rd637+1280];
	cvt.u64.u32 	%rd638, %r600;
	shl.b64 	%rd38, %rd638, 32;
	setp.eq.s32 	%p38, %r600, -1;
	@%p38 bra 	$L__BB1_41;

	shr.u64 	%rd1490, %rd1521, 32;
	cvt.u32.u64 	%r1629, %rd1490;
	cvt.u32.u64 	%r601, %rd1521;
	setp.ne.s32 	%p39, %r601, %r1629;
	and.b64  	%rd639, %rd1521, 4294967295;
	or.b64  	%rd1522, %rd38, %rd639;
	@%p39 bra 	$L__BB1_43;

	shr.u64 	%rd1491, %rd1521, 32;
	cvt.u32.u64 	%r1629, %rd1491;
	mov.u64 	%rd1522, -1;
	bra.uni 	$L__BB1_43;

$L__BB1_41:
	shr.u64 	%rd1492, %rd1521, 32;
	cvt.u32.u64 	%r1629, %rd1492;
	or.b64  	%rd1522, %rd38, 4294967295;

$L__BB1_43:
	setp.eq.s32 	%p40, %r1629, -1;
	@%p40 bra 	$L__BB1_45;

	add.s64 	%rd641, %rd1517, %rd12;
	cvt.u32.u64 	%r602, %rd641;
	shl.b32 	%r603, %r602, 2;
	add.s32 	%r605, %r551, %r603;
	st.shared.u32 	[%r605+10392], %r1629;
	add.s64 	%rd1517, %rd1517, 1;
	add.s32 	%r1628, %r1628, 1;
	cvt.s64.s32 	%rd642, %r1628;
	setp.gt.u64 	%p41, %rd13, %rd642;
	mov.u64 	%rd1521, %rd1522;
	@%p41 bra 	$L__BB1_37;

$L__BB1_45:
	setp.eq.s64 	%p42, %rd1522, -1;
	@%p42 bra 	$L__BB1_53;

	ld.u64 	%rd643, [%rd589+24];
	membar.gl;
	mul.wide.u32 	%rd644, %r1627, 8;
	add.s64 	%rd46, %rd643, %rd644;
	atom.exch.b64 	%rd1526, [%rd46], %rd1522;
	setp.eq.s64 	%p43, %rd1526, -1;
	@%p43 bra 	$L__BB1_53;

$L__BB1_48:
	cvt.u32.u64 	%r606, %rd1526;
	setp.eq.s32 	%p44, %r606, -1;
	setp.gt.u64 	%p45, %rd1526, -4294967297;
	or.pred  	%p46, %p45, %p44;
	@%p46 bra 	$L__BB1_52;

	atom.exch.b64 	%rd49, [%rd46], -1;
	setp.eq.s64 	%p47, %rd49, -1;
	@%p47 bra 	$L__BB1_51;

	shr.u64 	%rd645, %rd1526, 32;
	and.b64  	%rd646, %rd49, 4294967295;
	ld.u64 	%rd647, [%rd589+16];
	mul.lo.s64 	%rd648, %rd646, 1296;
	add.s64 	%rd649, %rd647, %rd648;
	st.u32 	[%rd649+1280], %rd645;
	and.b64  	%rd650, %rd1526, 4294967295;
	and.b64  	%rd651, %rd49, -4294967296;
	or.b64  	%rd1526, %rd651, %rd650;

$L__BB1_51:
	membar.gl;
	atom.exch.b64 	%rd1526, [%rd46], %rd1526;
	setp.eq.s64 	%p48, %rd1526, -1;
	@%p48 bra 	$L__BB1_53;
	bra.uni 	$L__BB1_48;

$L__BB1_52:
	atom.exch.b64 	%rd652, [%rd46], %rd1526;

$L__BB1_53:
	add.s32 	%r1624, %r21, 1;
	setp.lt.u64 	%p49, %rd1517, %rd13;
	setp.lt.u32 	%p50, %r21, 31;
	and.pred  	%p51, %p49, %p50;
	@%p51 bra 	$L__BB1_24;

$L__BB1_54:
	cvt.u16.u64 	%rs71, %rd1517;
	ld.shared.u8 	%rs72, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	add.s16 	%rs73, %rs72, %rs71;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs73;

$L__BB1_55:
	bar.warp.sync 	%r566;

$L__BB1_56:
	// begin inline asm
	activemask.b32 %r607;
	// end inline asm
	bar.warp.sync 	%r607;
	// begin inline asm
	activemask.b32 %r608;
	// end inline asm
	brev.b32 	%r609, %r608;
	bfind.shiftamt.u32 	%r610, %r609;
	setp.ne.s32 	%p52, %r610, %r3;
	ld.shared.u8 	%rs2, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.lt.u16 	%p53, %rs2, 6;
	or.pred  	%p54, %p52, %p53;
	@%p54 bra 	$L__BB1_137;

	cvt.u32.u16 	%r613, %rs2;
	add.s32 	%r39, %r613, -5;
	// begin inline asm
	activemask.b32 %r611;
	// end inline asm
	bar.warp.sync 	%r611;
	// begin inline asm
	activemask.b32 %r612;
	// end inline asm
	brev.b32 	%r614, %r612;
	bfind.shiftamt.u32 	%r615, %r614;
	setp.ne.s32 	%p55, %r615, %r3;
	@%p55 bra 	$L__BB1_104;

	ld.shared.u8 	%rs74, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	cvt.u64.u16 	%rd654, %rs74;
	and.b64  	%rd54, %rd654, 255;
	cvt.u32.u16 	%r616, %rs74;
	and.b32  	%r617, %r616, 255;
	setp.lt.u32 	%p56, %r39, %r617;
	mov.u64 	%rd655, 8;
	sub.s64 	%rd656, %rd655, %rd54;
	sub.s32 	%r618, %r39, %r617;
	cvt.u64.u32 	%rd657, %r618;
	setp.gt.u32 	%p57, %r39, 7;
	selp.b64 	%rd658, %rd656, %rd657, %p57;
	selp.b64 	%rd55, 0, %rd658, %p56;
	mov.u64 	%rd1532, 0;
	setp.eq.s64 	%p58, %rd55, 0;
	@%p58 bra 	$L__BB1_71;

	ld.u64 	%rd56, [%rd589];
	ld.u32 	%rd660, [%rd56];
	ld.u64 	%rd661, [%rd589+8];
	setp.le.u64 	%p59, %rd661, %rd660;
	@%p59 bra 	$L__BB1_71;

	cvt.u32.u64 	%r1631, %rd55;
	atom.add.u32 	%r619, [%rd56], %r1631;
	cvt.u64.u32 	%rd57, %r619;
	ld.u64 	%rd58, [%rd589+8];
	sub.s64 	%rd662, %rd58, %rd55;
	setp.ge.u64 	%p60, %rd662, %rd57;
	@%p60 bra 	$L__BB1_63;

	setp.le.u64 	%p61, %rd58, %rd57;
	mov.u32 	%r1631, 0;
	@%p61 bra 	$L__BB1_63;

	cvt.u32.u64 	%r621, %rd57;
	cvt.u32.u64 	%r622, %rd58;
	sub.s32 	%r1631, %r622, %r621;

$L__BB1_63:
	mov.u64 	%rd1532, 0;
	setp.eq.s32 	%p62, %r1631, 0;
	@%p62 bra 	$L__BB1_71;

	add.s32 	%r624, %r1631, -1;
	and.b32  	%r44, %r1631, 3;
	setp.lt.u32 	%p63, %r624, 3;
	mov.u64 	%rd1530, 0;
	mov.u32 	%r1634, 0;
	@%p63 bra 	$L__BB1_67;

	sub.s32 	%r1633, %r1631, %r44;

$L__BB1_66:
	cvt.u32.u64 	%r626, %rd57;
	add.s32 	%r627, %r1634, %r626;
	add.s64 	%rd667, %rd1530, %rd54;
	cvt.u32.u64 	%r628, %rd667;
	shl.b32 	%r629, %r628, 2;
	add.s32 	%r631, %r551, %r629;
	st.shared.u32 	[%r631+10392], %r627;
	add.s32 	%r632, %r627, 1;
	st.shared.u32 	[%r631+10396], %r632;
	add.s32 	%r633, %r627, 2;
	st.shared.u32 	[%r631+10400], %r633;
	add.s32 	%r634, %r627, 3;
	st.shared.u32 	[%r631+10404], %r634;
	add.s64 	%rd1530, %rd1530, 4;
	add.s32 	%r1634, %r1634, 4;
	add.s32 	%r1633, %r1633, -4;
	setp.ne.s32 	%p64, %r1633, 0;
	@%p64 bra 	$L__BB1_66;

$L__BB1_67:
	setp.eq.s32 	%p65, %r44, 0;
	mov.u64 	%rd1532, %rd1530;
	@%p65 bra 	$L__BB1_71;

	cvt.u32.u64 	%r635, %rd57;
	add.s32 	%r51, %r1634, %r635;
	add.s64 	%rd668, %rd1530, %rd54;
	cvt.u32.u64 	%r636, %rd668;
	shl.b32 	%r637, %r636, 2;
	add.s32 	%r639, %r551, %r637;
	st.shared.u32 	[%r639+10392], %r51;
	add.s64 	%rd1532, %rd1530, 1;
	setp.eq.s32 	%p66, %r44, 1;
	@%p66 bra 	$L__BB1_71;

	add.s32 	%r640, %r51, 1;
	add.s32 	%r1442, %r639, 10392;
	st.shared.u32 	[%r1442+4], %r640;
	add.s64 	%rd1532, %rd1530, 2;
	setp.eq.s32 	%p67, %r44, 2;
	@%p67 bra 	$L__BB1_71;

	add.s32 	%r641, %r51, 2;
	add.s32 	%r1443, %r639, 10392;
	st.shared.u32 	[%r1443+8], %r641;
	add.s64 	%rd1532, %rd1530, 3;

$L__BB1_71:
	setp.ge.u64 	%p68, %rd1532, %rd55;
	@%p68 bra 	$L__BB1_103;

	mov.u32 	%r1635, 0;

$L__BB1_73:
	mov.u32 	%r53, %r1635;
	ld.local.u32 	%r643, [%rd1+4];
	mad.lo.s32 	%r644, %r643, 69069, 1;
	st.local.u32 	[%rd1+4], %r644;
	and.b32  	%r54, %r644, 8191;
	ld.u64 	%rd69, [%rd589+24];
	membar.gl;
	mov.u32 	%r1638, %r54;

$L__BB1_74:
	mul.wide.u32 	%rd669, %r1638, 8;
	add.s64 	%rd70, %rd69, %rd669;
	ld.u64 	%rd670, [%rd70];
	setp.eq.s64 	%p69, %rd670, -1;
	@%p69 bra 	$L__BB1_77;

	atom.exch.b64 	%rd1537, [%rd70], -1;
	setp.eq.s64 	%p70, %rd1537, -1;
	@%p70 bra 	$L__BB1_77;
	bra.uni 	$L__BB1_76;

$L__BB1_77:
	add.s32 	%r1638, %r1638, 1;
	setp.lt.u32 	%p71, %r1638, 8192;
	@%p71 bra 	$L__BB1_74;

	setp.eq.s32 	%p72, %r54, 0;
	mov.u64 	%rd1537, -1;
	mov.u32 	%r1638, -1;
	@%p72 bra 	$L__BB1_84;

	mov.u32 	%r1637, 0;

$L__BB1_80:
	mul.wide.u32 	%rd672, %r1637, 8;
	add.s64 	%rd73, %rd69, %rd672;
	ld.u64 	%rd673, [%rd73];
	setp.eq.s64 	%p73, %rd673, -1;
	@%p73 bra 	$L__BB1_83;

	atom.exch.b64 	%rd1537, [%rd73], -1;
	setp.eq.s64 	%p74, %rd1537, -1;
	@%p74 bra 	$L__BB1_83;
	bra.uni 	$L__BB1_82;

$L__BB1_83:
	mov.u64 	%rd1537, -1;
	mov.u32 	%r1638, -1;
	add.s32 	%r1637, %r1637, 1;
	setp.lt.u32 	%p75, %r1637, %r54;
	@%p75 bra 	$L__BB1_80;
	bra.uni 	$L__BB1_84;

$L__BB1_76:
	membar.gl;
	bra.uni 	$L__BB1_84;

$L__BB1_82:
	membar.gl;
	mov.u32 	%r1638, %r1637;

$L__BB1_84:
	cvt.s64.s32 	%rd675, %rd1532;
	setp.le.u64 	%p76, %rd55, %rd675;
	@%p76 bra 	$L__BB1_94;

	cvt.u32.u64 	%r1639, %rd1532;
	mov.u64 	%rd1536, %rd1537;

$L__BB1_86:
	setp.eq.s64 	%p77, %rd1536, -1;
	mov.u64 	%rd1537, -1;
	mov.u32 	%r1640, -1;
	@%p77 bra 	$L__BB1_92;

	shr.u64 	%rd677, %rd1536, 32;
	ld.u64 	%rd678, [%rd589+16];
	mul.lo.s64 	%rd679, %rd677, 1296;
	add.s64 	%rd680, %rd678, %rd679;
	ld.u32 	%r649, [%rd680+1280];
	cvt.u64.u32 	%rd681, %r649;
	shl.b64 	%rd80, %rd681, 32;
	setp.eq.s32 	%p78, %r649, -1;
	@%p78 bra 	$L__BB1_90;

	shr.u64 	%rd1495, %rd1536, 32;
	cvt.u32.u64 	%r1640, %rd1495;
	cvt.u32.u64 	%r650, %rd1536;
	setp.ne.s32 	%p79, %r650, %r1640;
	and.b64  	%rd682, %rd1536, 4294967295;
	or.b64  	%rd1537, %rd80, %rd682;
	@%p79 bra 	$L__BB1_92;

	shr.u64 	%rd1496, %rd1536, 32;
	cvt.u32.u64 	%r1640, %rd1496;
	mov.u64 	%rd1537, -1;
	bra.uni 	$L__BB1_92;

$L__BB1_90:
	shr.u64 	%rd1497, %rd1536, 32;
	cvt.u32.u64 	%r1640, %rd1497;
	or.b64  	%rd1537, %rd80, 4294967295;

$L__BB1_92:
	setp.eq.s32 	%p80, %r1640, -1;
	@%p80 bra 	$L__BB1_94;

	add.s64 	%rd684, %rd1532, %rd54;
	cvt.u32.u64 	%r651, %rd684;
	shl.b32 	%r652, %r651, 2;
	add.s32 	%r654, %r551, %r652;
	st.shared.u32 	[%r654+10392], %r1640;
	add.s64 	%rd1532, %rd1532, 1;
	add.s32 	%r1639, %r1639, 1;
	cvt.s64.s32 	%rd685, %r1639;
	setp.gt.u64 	%p81, %rd55, %rd685;
	mov.u64 	%rd1536, %rd1537;
	@%p81 bra 	$L__BB1_86;

$L__BB1_94:
	setp.eq.s64 	%p82, %rd1537, -1;
	@%p82 bra 	$L__BB1_102;

	ld.u64 	%rd686, [%rd589+24];
	membar.gl;
	mul.wide.u32 	%rd687, %r1638, 8;
	add.s64 	%rd88, %rd686, %rd687;
	atom.exch.b64 	%rd1541, [%rd88], %rd1537;
	setp.eq.s64 	%p83, %rd1541, -1;
	@%p83 bra 	$L__BB1_102;

$L__BB1_97:
	cvt.u32.u64 	%r655, %rd1541;
	setp.eq.s32 	%p84, %r655, -1;
	setp.gt.u64 	%p85, %rd1541, -4294967297;
	or.pred  	%p86, %p85, %p84;
	@%p86 bra 	$L__BB1_101;

	atom.exch.b64 	%rd91, [%rd88], -1;
	setp.eq.s64 	%p87, %rd91, -1;
	@%p87 bra 	$L__BB1_100;

	shr.u64 	%rd688, %rd1541, 32;
	and.b64  	%rd689, %rd91, 4294967295;
	ld.u64 	%rd690, [%rd589+16];
	mul.lo.s64 	%rd691, %rd689, 1296;
	add.s64 	%rd692, %rd690, %rd691;
	st.u32 	[%rd692+1280], %rd688;
	and.b64  	%rd693, %rd1541, 4294967295;
	and.b64  	%rd694, %rd91, -4294967296;
	or.b64  	%rd1541, %rd694, %rd693;

$L__BB1_100:
	membar.gl;
	atom.exch.b64 	%rd1541, [%rd88], %rd1541;
	setp.eq.s64 	%p88, %rd1541, -1;
	@%p88 bra 	$L__BB1_102;
	bra.uni 	$L__BB1_97;

$L__BB1_101:
	atom.exch.b64 	%rd695, [%rd88], %rd1541;

$L__BB1_102:
	add.s32 	%r1635, %r53, 1;
	setp.lt.u64 	%p89, %rd1532, %rd55;
	setp.lt.u32 	%p90, %r53, 31;
	and.pred  	%p91, %p89, %p90;
	@%p91 bra 	$L__BB1_73;

$L__BB1_103:
	cvt.u16.u64 	%rs75, %rd1532;
	ld.shared.u8 	%rs76, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	add.s16 	%rs77, %rs76, %rs75;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs77;

$L__BB1_104:
	bar.warp.sync 	%r611;
	setp.eq.s32 	%p92, %r39, 0;
	mov.u32 	%r1651, 0;
	mov.u64 	%rd1546, -1;
	@%p92 bra 	$L__BB1_124;

	mov.u16 	%rs283, 1;
	mov.u32 	%r1642, %r1651;
	mov.u32 	%r1647, %r1651;

$L__BB1_106:
	and.b16  	%rs80, %rs283, 255;
	setp.eq.s16 	%p93, %rs80, 0;
	mov.u32 	%r1648, 8;
	mov.u16 	%rs284, 0;
	@%p93 bra 	$L__BB1_110;

	ld.shared.u8 	%rs4, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	cvt.u32.u16 	%r1648, %rs4;
	setp.eq.s16 	%p94, %rs4, 8;
	@%p94 bra 	$L__BB1_109;

	mad.lo.s32 	%r662, %r1648, 1296, %r551;
	ld.shared.u32 	%r663, [%r662+1304];
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15], %r663;

$L__BB1_109:
	selp.b16 	%rs284, 0, %rs283, %p94;

$L__BB1_110:
	setp.gt.u32 	%p96, %r1647, 1;
	and.b16  	%rs81, %rs284, 255;
	setp.ne.s16 	%p97, %rs81, 0;
	or.pred  	%p98, %p97, %p96;
	@%p98 bra 	$L__BB1_115;

	mov.u32 	%r1646, %r1647;

$L__BB1_112:
	add.s32 	%r665, %r551, %r1646;
	ld.shared.u8 	%rs7, [%r665+16];
	setp.eq.s16 	%p99, %rs7, 8;
	@%p99 bra 	$L__BB1_114;
	bra.uni 	$L__BB1_113;

$L__BB1_114:
	add.s32 	%r668, %r1646, 1;
	mov.u32 	%r1646, 1;
	setp.lt.u32 	%p100, %r668, 2;
	mov.u32 	%r1647, 2;
	@%p100 bra 	$L__BB1_112;
	bra.uni 	$L__BB1_115;

$L__BB1_113:
	add.s32 	%r1647, %r1646, 1;
	cvt.u32.u16 	%r1648, %rs7;

$L__BB1_115:
	setp.eq.s32 	%p101, %r1648, 8;
	@%p101 bra 	$L__BB1_124;

	mad.lo.s32 	%r672, %r1648, 1296, %r551;
	ld.shared.u32 	%r673, [%r672+1312];
	add.s32 	%r1651, %r673, %r1651;
	// begin inline asm
	activemask.b32 %r669;
	// end inline asm
	ld.shared.u8 	%rs8, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p102, %rs8, 0;
	mov.u32 	%r670, -1;
	mov.u32 	%r1649, %r670;
	@%p102 bra 	$L__BB1_118;

	mul.wide.u16 	%r674, %rs8, 4;
	add.s32 	%r676, %r551, %r674;
	ld.shared.u32 	%r1649, [%r676+10388];
	add.s16 	%rs82, %rs8, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs82;

$L__BB1_118:
	cvt.u64.u32 	%rd98, %r1649;
	ld.u64 	%rd698, [%rd589+16];
	mul.wide.u32 	%rd699, %r1649, 1296;
	add.s64 	%rd99, %rd698, %rd699;
	mov.u32 	%r1650, 0;
	add.s32 	%r1444, %r672, 1312;
	st.shared.u32 	[%r1444+-8], %r670;

$L__BB1_119:
	mad.lo.s32 	%r1604, %r1648, 1296, %r551;
	add.s32 	%r1603, %r1604, 24;
	shl.b32 	%r681, %r1650, 3;
	add.s32 	%r682, %r1603, %r681;
	ld.shared.v2.u32 	{%r683, %r684}, [%r682];
	mul.wide.s32 	%rd700, %r1650, 8;
	add.s64 	%rd701, %rd99, %rd700;
	st.v2.u32 	[%rd701], {%r683, %r684};
	add.s32 	%r1650, %r1650, 1;
	setp.lt.u32 	%p103, %r1650, 162;
	@%p103 bra 	$L__BB1_119;

	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE12produce_linkEjE6result], %r1649;
	ld.shared.u8 	%rs83, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	add.s16 	%rs84, %rs83, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], %rs84;
	ld.u64 	%rd702, [%rd589+16];
	mul.lo.s64 	%rd703, %rd98, 1296;
	add.s64 	%rd704, %rd702, %rd703;
	mov.u32 	%r687, -1;
	st.u32 	[%rd704+1280], %r687;
	setp.eq.s64 	%p104, %rd1546, -1;
	@%p104 bra 	$L__BB1_122;

	and.b64  	%rd705, %rd1546, 4294967295;
	ld.u64 	%rd706, [%rd589+16];
	mul.lo.s64 	%rd707, %rd705, 1296;
	add.s64 	%rd708, %rd706, %rd707;
	st.u32 	[%rd708+1280], %r1649;
	and.b64  	%rd1545, %rd1546, -4294967296;
	bra.uni 	$L__BB1_123;

$L__BB1_122:
	shl.b64 	%rd1545, %rd98, 32;

$L__BB1_123:
	mad.lo.s32 	%r1605, %r1648, 1296, %r551;
	or.b64  	%rd1546, %rd1545, %rd98;
	ld.shared.u8 	%r688, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13];
	add.s32 	%r1445, %r1605, 1312;
	st.shared.u32 	[%r1445+-8], %r688;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13], %r1648;
	ld.shared.u8 	%rs85, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.gt.u16 	%p105, %rs85, 5;
	add.s32 	%r1642, %r1642, 1;
	setp.lt.u32 	%p106, %r1642, %r39;
	and.pred  	%p107, %p105, %p106;
	mov.u16 	%rs283, %rs284;
	@%p107 bra 	$L__BB1_106;

$L__BB1_124:
	ld.local.u32 	%r689, [%rd1+4];
	mad.lo.s32 	%r89, %r689, 69069, 1;
	st.local.u32 	[%rd1+4], %r89;
	setp.eq.s32 	%p108, %r1651, 0;
	setp.eq.s64 	%p109, %rd1546, -1;
	and.pred  	%p110, %p109, %p108;
	@%p110 bra 	$L__BB1_137;

	ld.u64 	%rd106, [%rd589+32];
	add.s64 	%rd709, %rd106, 16;
	atom.add.u32 	%r90, [%rd709], %r1651;
	add.s32 	%r91, %r90, %r1651;
	ld.shared.u32 	%r690, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424];
	add.s32 	%r691, %r690, %r1651;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424], %r691;
	setp.eq.s32 	%p111, %r90, 0;
	setp.ne.s32 	%p112, %r91, 0;
	and.pred  	%p113, %p111, %p112;
	@%p113 bra 	$L__BB1_128;
	bra.uni 	$L__BB1_126;

$L__BB1_128:
	ld.u64 	%rd712, [%rd589+32];
	add.s64 	%rd713, %rd712, 8;
	atom.add.u32 	%r693, [%rd713], 65536;
	bra.uni 	$L__BB1_129;

$L__BB1_126:
	or.pred  	%p116, %p111, %p112;
	@%p116 bra 	$L__BB1_129;

	ld.u64 	%rd710, [%rd589+32];
	add.s64 	%rd711, %rd710, 8;
	atom.add.u32 	%r692, [%rd711], -65536;

$L__BB1_129:
	setp.eq.s64 	%p691, %rd1546, -1;
	@%p691 bra 	$L__BB1_137;

	membar.gl;
	shl.b32 	%r694, %r89, 3;
	cvt.u64.u32 	%rd714, %r694;
	and.b64  	%rd715, %rd714, 65528;
	add.s64 	%rd716, %rd106, %rd715;
	add.s64 	%rd107, %rd716, 24;
	atom.exch.b64 	%rd1547, [%rd107], %rd1546;
	setp.eq.s64 	%p118, %rd1547, -1;
	@%p118 bra 	$L__BB1_137;

$L__BB1_132:
	cvt.u32.u64 	%r695, %rd1547;
	setp.eq.s32 	%p119, %r695, -1;
	setp.gt.u64 	%p120, %rd1547, -4294967297;
	or.pred  	%p121, %p120, %p119;
	@%p121 bra 	$L__BB1_136;

	atom.exch.b64 	%rd110, [%rd107], -1;
	setp.eq.s64 	%p122, %rd110, -1;
	@%p122 bra 	$L__BB1_135;

	shr.u64 	%rd717, %rd1547, 32;
	and.b64  	%rd718, %rd110, 4294967295;
	ld.u64 	%rd719, [%rd589+16];
	mul.lo.s64 	%rd720, %rd718, 1296;
	add.s64 	%rd721, %rd719, %rd720;
	st.u32 	[%rd721+1280], %rd717;
	and.b64  	%rd722, %rd1547, 4294967295;
	and.b64  	%rd723, %rd110, -4294967296;
	or.b64  	%rd1547, %rd723, %rd722;

$L__BB1_135:
	membar.gl;
	atom.exch.b64 	%rd1547, [%rd107], %rd1547;
	setp.eq.s64 	%p123, %rd1547, -1;
	@%p123 bra 	$L__BB1_137;
	bra.uni 	$L__BB1_132;

$L__BB1_136:
	atom.exch.b64 	%rd724, [%rd107], %rd1547;

$L__BB1_137:
	bar.warp.sync 	%r607;

$L__BB1_138:
	ld.u64 	%rd725, [%rd589+32];
	ld.u16 	%r696, [%rd725+16];
	setp.le.u32 	%p124, %r696, %r5;
	ld.shared.u8 	%rs287, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	setp.ne.s16 	%p125, %rs287, 8;
	or.pred  	%p126, %p124, %p125;
	@%p126 bra 	$L__BB1_404;

	// begin inline asm
	activemask.b32 %r697;
	// end inline asm
	bar.warp.sync 	%r697;
	// begin inline asm
	activemask.b32 %r698;
	// end inline asm
	brev.b32 	%r699, %r698;
	bfind.shiftamt.u32 	%r700, %r699;
	setp.ne.s32 	%p127, %r700, %r3;
	@%p127 bra 	$L__BB1_239;

	mov.u32 	%r701, 6;
	ld.shared.u8 	%r702, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.gt.u32 	%p128, %r702, 6;
	sub.s32 	%r703, %r701, %r702;
	selp.b32 	%r93, 0, %r703, %p128;
	ld.shared.u8 	%rs86, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	cvt.u32.u16 	%r704, %rs86;
	and.b32  	%r94, %r704, 255;
	cvt.u64.u16 	%rd726, %rs86;
	and.b64  	%rd727, %rd726, 255;
	mov.u64 	%rd728, 8;
	sub.s64 	%rd729, %rd728, %rd727;
	cvt.u64.u32 	%rd730, %r93;
	setp.ge.u64 	%p129, %rd729, %rd730;
	@%p129 bra 	$L__BB1_192;

	mov.u32 	%r705, 8;
	sub.s32 	%r95, %r705, %r93;
	setp.ge.u32 	%p130, %r95, %r94;
	@%p130 bra 	$L__BB1_192;

	add.s32 	%r706, %r93, %r94;
	add.s32 	%r96, %r706, -8;
	add.s32 	%r707, %r706, -9;
	and.b32  	%r97, %r96, 3;
	setp.lt.u32 	%p131, %r707, 3;
	mov.u64 	%rd1559, -1;
	@%p131 bra 	$L__BB1_165;

	sub.s32 	%r1652, %r96, %r97;

$L__BB1_144:
	ld.shared.u8 	%rs10, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p132, %rs10, 0;
	mov.u32 	%r708, -1;
	mov.u32 	%r1653, %r708;
	@%p132 bra 	$L__BB1_146;

	mul.wide.u16 	%r709, %rs10, 4;
	add.s32 	%r711, %r551, %r709;
	ld.shared.u32 	%r1653, [%r711+10388];
	add.s16 	%rs87, %rs10, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs87;

$L__BB1_146:
	cvt.u64.u32 	%rd116, %r1653;
	ld.u64 	%rd734, [%rd589+16];
	mul.wide.u32 	%rd735, %r1653, 1296;
	add.s64 	%rd736, %rd734, %rd735;
	st.u32 	[%rd736+1280], %r708;
	setp.eq.s64 	%p133, %rd1559, -1;
	@%p133 bra 	$L__BB1_148;

	and.b64  	%rd737, %rd1559, 4294967295;
	ld.u64 	%rd738, [%rd589+16];
	mul.lo.s64 	%rd739, %rd737, 1296;
	add.s64 	%rd740, %rd738, %rd739;
	st.u32 	[%rd740+1280], %r1653;
	and.b64  	%rd1551, %rd1559, -4294967296;
	bra.uni 	$L__BB1_149;

$L__BB1_148:
	shl.b64 	%rd1551, %rd116, 32;

$L__BB1_149:
	ld.shared.u8 	%rs11, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p134, %rs11, 0;
	mov.u32 	%r713, -1;
	mov.u32 	%r1654, %r713;
	@%p134 bra 	$L__BB1_151;

	mul.wide.u16 	%r714, %rs11, 4;
	add.s32 	%r716, %r551, %r714;
	ld.shared.u32 	%r1654, [%r716+10388];
	add.s16 	%rs88, %rs11, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs88;

$L__BB1_151:
	ld.u64 	%rd741, [%rd589+16];
	mul.wide.u32 	%rd742, %r1654, 1296;
	add.s64 	%rd743, %rd741, %rd742;
	st.u32 	[%rd743+1280], %r713;
	or.b64  	%rd744, %rd1551, %rd116;
	setp.eq.s64 	%p135, %rd744, -1;
	@%p135 bra 	$L__BB1_153;

	ld.u64 	%rd745, [%rd589+16];
	mul.lo.s64 	%rd746, %rd116, 1296;
	add.s64 	%rd747, %rd745, %rd746;
	st.u32 	[%rd747+1280], %r1654;
	bra.uni 	$L__BB1_154;

$L__BB1_153:
	cvt.u64.u32 	%rd1499, %r1654;
	shl.b64 	%rd1551, %rd1499, 32;

$L__BB1_154:
	cvt.u64.u32 	%rd1498, %r1654;
	or.b64  	%rd123, %rd1551, %rd1498;
	ld.shared.u8 	%rs12, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p136, %rs12, 0;
	mov.u32 	%r718, -1;
	mov.u32 	%r1655, %r718;
	@%p136 bra 	$L__BB1_156;

	mul.wide.u16 	%r719, %rs12, 4;
	add.s32 	%r721, %r551, %r719;
	ld.shared.u32 	%r1655, [%r721+10388];
	add.s16 	%rs89, %rs12, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs89;

$L__BB1_156:
	cvt.u64.u32 	%rd124, %r1655;
	ld.u64 	%rd748, [%rd589+16];
	mul.wide.u32 	%rd749, %r1655, 1296;
	add.s64 	%rd750, %rd748, %rd749;
	st.u32 	[%rd750+1280], %r718;
	setp.eq.s64 	%p137, %rd123, -1;
	@%p137 bra 	$L__BB1_158;

	and.b64  	%rd751, %rd123, 4294967295;
	ld.u64 	%rd752, [%rd589+16];
	mul.lo.s64 	%rd753, %rd751, 1296;
	add.s64 	%rd754, %rd752, %rd753;
	st.u32 	[%rd754+1280], %r1655;
	and.b64  	%rd1553, %rd1551, -4294967296;
	bra.uni 	$L__BB1_159;

$L__BB1_158:
	shl.b64 	%rd1553, %rd124, 32;

$L__BB1_159:
	ld.shared.u8 	%rs13, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p138, %rs13, 0;
	mov.u32 	%r723, -1;
	mov.u32 	%r1656, %r723;
	@%p138 bra 	$L__BB1_161;

	mul.wide.u16 	%r724, %rs13, 4;
	add.s32 	%r726, %r551, %r724;
	ld.shared.u32 	%r1656, [%r726+10388];
	add.s16 	%rs90, %rs13, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs90;

$L__BB1_161:
	ld.u64 	%rd755, [%rd589+16];
	mul.wide.u32 	%rd756, %r1656, 1296;
	add.s64 	%rd757, %rd755, %rd756;
	st.u32 	[%rd757+1280], %r723;
	or.b64  	%rd758, %rd1553, %rd124;
	setp.eq.s64 	%p139, %rd758, -1;
	@%p139 bra 	$L__BB1_163;

	ld.u64 	%rd759, [%rd589+16];
	mul.lo.s64 	%rd760, %rd124, 1296;
	add.s64 	%rd761, %rd759, %rd760;
	st.u32 	[%rd761+1280], %r1656;
	bra.uni 	$L__BB1_164;

$L__BB1_163:
	cvt.u64.u32 	%rd1501, %r1656;
	shl.b64 	%rd1553, %rd1501, 32;

$L__BB1_164:
	cvt.u64.u32 	%rd1500, %r1656;
	or.b64  	%rd1559, %rd1553, %rd1500;
	add.s32 	%r1652, %r1652, -4;
	setp.ne.s32 	%p140, %r1652, 0;
	@%p140 bra 	$L__BB1_144;

$L__BB1_165:
	setp.eq.s32 	%p141, %r97, 0;
	@%p141 bra 	$L__BB1_184;

	ld.shared.u8 	%rs14, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p142, %rs14, 0;
	mov.u32 	%r728, -1;
	mov.u32 	%r1657, %r728;
	@%p142 bra 	$L__BB1_168;

	mul.wide.u16 	%r729, %rs14, 4;
	add.s32 	%r731, %r551, %r729;
	ld.shared.u32 	%r1657, [%r731+10388];
	add.s16 	%rs91, %rs14, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs91;

$L__BB1_168:
	cvt.u64.u32 	%rd134, %r1657;
	ld.u64 	%rd762, [%rd589+16];
	mul.wide.u32 	%rd763, %r1657, 1296;
	add.s64 	%rd764, %rd762, %rd763;
	st.u32 	[%rd764+1280], %r728;
	setp.eq.s64 	%p143, %rd1559, -1;
	@%p143 bra 	$L__BB1_170;

	and.b64  	%rd765, %rd1559, 4294967295;
	ld.u64 	%rd766, [%rd589+16];
	mul.lo.s64 	%rd767, %rd765, 1296;
	add.s64 	%rd768, %rd766, %rd767;
	st.u32 	[%rd768+1280], %r1657;
	and.b64  	%rd1557, %rd1559, -4294967296;
	bra.uni 	$L__BB1_171;

$L__BB1_170:
	shl.b64 	%rd1557, %rd134, 32;

$L__BB1_171:
	or.b64  	%rd1559, %rd1557, %rd134;
	setp.eq.s32 	%p144, %r97, 1;
	@%p144 bra 	$L__BB1_184;

	ld.shared.u8 	%rs15, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p145, %rs15, 0;
	mov.u32 	%r733, -1;
	mov.u32 	%r1658, %r733;
	@%p145 bra 	$L__BB1_174;

	mul.wide.u16 	%r734, %rs15, 4;
	add.s32 	%r736, %r551, %r734;
	ld.shared.u32 	%r1658, [%r736+10388];
	add.s16 	%rs92, %rs15, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs92;

$L__BB1_174:
	cvt.u64.u32 	%rd139, %r1658;
	ld.u64 	%rd769, [%rd589+16];
	mul.wide.u32 	%rd770, %r1658, 1296;
	add.s64 	%rd771, %rd769, %rd770;
	st.u32 	[%rd771+1280], %r733;
	setp.eq.s64 	%p146, %rd1559, -1;
	@%p146 bra 	$L__BB1_176;

	ld.u64 	%rd772, [%rd589+16];
	mul.lo.s64 	%rd773, %rd134, 1296;
	add.s64 	%rd774, %rd772, %rd773;
	st.u32 	[%rd774+1280], %r1658;
	bra.uni 	$L__BB1_177;

$L__BB1_176:
	shl.b64 	%rd1557, %rd139, 32;

$L__BB1_177:
	or.b64  	%rd1559, %rd1557, %rd139;
	setp.eq.s32 	%p147, %r97, 2;
	@%p147 bra 	$L__BB1_184;

	ld.shared.u8 	%rs16, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p148, %rs16, 0;
	mov.u32 	%r738, -1;
	mov.u32 	%r1659, %r738;
	@%p148 bra 	$L__BB1_180;

	mul.wide.u16 	%r739, %rs16, 4;
	add.s32 	%r741, %r551, %r739;
	ld.shared.u32 	%r1659, [%r741+10388];
	add.s16 	%rs93, %rs16, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs93;

$L__BB1_180:
	cvt.u64.u32 	%rd143, %r1659;
	ld.u64 	%rd775, [%rd589+16];
	mul.wide.u32 	%rd776, %r1659, 1296;
	add.s64 	%rd777, %rd775, %rd776;
	st.u32 	[%rd777+1280], %r738;
	setp.eq.s64 	%p149, %rd1559, -1;
	@%p149 bra 	$L__BB1_182;

	and.b64  	%rd778, %rd1559, 4294967295;
	ld.u64 	%rd779, [%rd589+16];
	mul.lo.s64 	%rd780, %rd778, 1296;
	add.s64 	%rd781, %rd779, %rd780;
	st.u32 	[%rd781+1280], %r1659;
	and.b64  	%rd1558, %rd1557, -4294967296;
	bra.uni 	$L__BB1_183;

$L__BB1_182:
	shl.b64 	%rd1558, %rd143, 32;

$L__BB1_183:
	or.b64  	%rd1559, %rd1558, %rd143;

$L__BB1_184:
	mov.u32 	%r1607, 8;
	sub.s32 	%r1606, %r1607, %r93;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %r1606;
	ld.local.u32 	%r743, [%rd1+4];
	mad.lo.s32 	%r115, %r743, 69069, 1;
	st.local.u32 	[%rd1+4], %r115;
	setp.eq.s64 	%p150, %rd1559, -1;
	@%p150 bra 	$L__BB1_192;

	ld.u64 	%rd782, [%rd589+24];
	membar.gl;
	shl.b32 	%r744, %r115, 3;
	cvt.u64.u32 	%rd783, %r744;
	and.b64  	%rd784, %rd783, 65528;
	add.s64 	%rd149, %rd782, %rd784;
	atom.exch.b64 	%rd1560, [%rd149], %rd1559;
	setp.eq.s64 	%p151, %rd1560, -1;
	@%p151 bra 	$L__BB1_192;

$L__BB1_187:
	cvt.u32.u64 	%r745, %rd1560;
	setp.eq.s32 	%p152, %r745, -1;
	setp.gt.u64 	%p153, %rd1560, -4294967297;
	or.pred  	%p154, %p153, %p152;
	@%p154 bra 	$L__BB1_191;

	atom.exch.b64 	%rd152, [%rd149], -1;
	setp.eq.s64 	%p155, %rd152, -1;
	@%p155 bra 	$L__BB1_190;

	shr.u64 	%rd785, %rd1560, 32;
	and.b64  	%rd786, %rd152, 4294967295;
	ld.u64 	%rd787, [%rd589+16];
	mul.lo.s64 	%rd788, %rd786, 1296;
	add.s64 	%rd789, %rd787, %rd788;
	st.u32 	[%rd789+1280], %rd785;
	and.b64  	%rd790, %rd1560, 4294967295;
	and.b64  	%rd791, %rd152, -4294967296;
	or.b64  	%rd1560, %rd791, %rd790;

$L__BB1_190:
	membar.gl;
	atom.exch.b64 	%rd1560, [%rd149], %rd1560;
	setp.eq.s64 	%p156, %rd1560, -1;
	@%p156 bra 	$L__BB1_192;
	bra.uni 	$L__BB1_187;

$L__BB1_191:
	atom.exch.b64 	%rd792, [%rd149], %rd1560;

$L__BB1_192:
	mov.pred 	%p692, -1;
	mov.u32 	%r1672, 0;

$L__BB1_193:
	mov.u32 	%r1671, 0;
	not.pred 	%p158, %p692;
	@%p158 bra 	$L__BB1_236;

	ld.u64 	%rd156, [%rd589+32];
	ld.u32 	%r749, [%rd156+8];
	setp.ne.s32 	%p159, %r749, 0;
	ld.u32 	%r118, [%rd156+4];
	setp.eq.s32 	%p160, %r118, 0;
	and.pred  	%p161, %p159, %p160;
	@%p161 bra 	$L__BB1_197;
	bra.uni 	$L__BB1_195;

$L__BB1_197:
	ld.shared.u32 	%rd157, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx];
	mul.lo.s64 	%rd794, %rd157, 65544;
	add.s64 	%rd795, %rd156, %rd794;
	ld.u32 	%r752, [%rd795+16];
	setp.eq.s32 	%p163, %r752, 0;
	mov.u64 	%rd1567, -1;
	@%p163 bra 	$L__BB1_210;

	ld.local.u32 	%r753, [%rd1+4];
	mad.lo.s32 	%r754, %r753, 69069, 1;
	st.local.u32 	[%rd1+4], %r754;
	and.b32  	%r119, %r754, 8191;
	membar.gl;
	ld.u64 	%rd158, [%rd589+32];
	membar.gl;
	mov.u32 	%r1662, %r119;

$L__BB1_199:
	mul.lo.s64 	%rd1502, %rd157, 65544;
	add.s64 	%rd797, %rd158, %rd1502;
	mul.wide.u32 	%rd798, %r1662, 8;
	add.s64 	%rd799, %rd797, %rd798;
	add.s64 	%rd159, %rd799, 24;
	ld.u64 	%rd800, [%rd799+24];
	setp.eq.s64 	%p164, %rd800, -1;
	@%p164 bra 	$L__BB1_202;

	atom.exch.b64 	%rd1567, [%rd159], -1;
	setp.eq.s64 	%p165, %rd1567, -1;
	@%p165 bra 	$L__BB1_202;
	bra.uni 	$L__BB1_201;

$L__BB1_202:
	add.s32 	%r1662, %r1662, 1;
	setp.lt.u32 	%p166, %r1662, 8192;
	@%p166 bra 	$L__BB1_199;

	setp.eq.s32 	%p167, %r119, 0;
	mov.u64 	%rd1567, -1;
	@%p167 bra 	$L__BB1_209;

	mov.u32 	%r1663, 0;

$L__BB1_205:
	mul.lo.s64 	%rd1504, %rd157, 65544;
	add.s64 	%rd1503, %rd158, %rd1502;
	mul.wide.u32 	%rd804, %r1663, 8;
	add.s64 	%rd805, %rd1503, %rd804;
	add.s64 	%rd162, %rd805, 24;
	ld.u64 	%rd806, [%rd805+24];
	setp.eq.s64 	%p168, %rd806, -1;
	@%p168 bra 	$L__BB1_208;

	atom.exch.b64 	%rd1567, [%rd162], -1;
	setp.eq.s64 	%p169, %rd1567, -1;
	@%p169 bra 	$L__BB1_208;
	bra.uni 	$L__BB1_207;

$L__BB1_208:
	mov.u64 	%rd1567, -1;
	add.s32 	%r1663, %r1663, 1;
	setp.lt.u32 	%p170, %r1663, %r119;
	@%p170 bra 	$L__BB1_205;
	bra.uni 	$L__BB1_209;

$L__BB1_201:
	membar.gl;
	mov.u32 	%r1664, %r1662;
	bra.uni 	$L__BB1_209;

$L__BB1_207:
	membar.gl;
	mov.u32 	%r1664, %r1663;

$L__BB1_209:
	membar.gl;

$L__BB1_210:
	setp.lt.u32 	%p693, %r1672, %r93;
	setp.ge.u32 	%p171, %r1672, %r93;
	setp.eq.s64 	%p172, %rd1567, -1;
	mov.u32 	%r1671, 0;
	or.pred  	%p173, %p172, %p171;
	@%p173 bra 	$L__BB1_220;

$L__BB1_212:
	ld.shared.u8 	%rs95, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.gt.u16 	%p175, %rs95, 7;
	mov.pred 	%p693, -1;
	@%p175 bra 	$L__BB1_220;

	shr.u64 	%rd808, %rd1567, 32;
	cvt.u32.u64 	%r1668, %rd808;
	ld.u64 	%rd809, [%rd589+16];
	mul.lo.s64 	%rd810, %rd808, 1296;
	add.s64 	%rd811, %rd809, %rd810;
	ld.u32 	%r758, [%rd811+1280];
	cvt.u64.u32 	%rd812, %r758;
	shl.b64 	%rd169, %rd812, 32;
	setp.eq.s32 	%p176, %r758, -1;
	@%p176 bra 	$L__BB1_216;

	cvt.u32.u64 	%r759, %rd1567;
	setp.ne.s32 	%p177, %r759, %r1668;
	and.b64  	%rd813, %rd1567, 4294967295;
	or.b64  	%rd1567, %rd169, %rd813;
	@%p177 bra 	$L__BB1_218;

	mov.u64 	%rd1567, -1;
	bra.uni 	$L__BB1_218;

$L__BB1_216:
	or.b64  	%rd1567, %rd169, 4294967295;

$L__BB1_218:
	setp.eq.s32 	%p179, %r1668, -1;
	@%p179 bra 	$L__BB1_220;

	shl.b32 	%r760, %r1672, 2;
	mov.u32 	%r761, _ZZN16HarmonizeProgramI6collazE10fill_stashEjbE5links;
	add.s32 	%r762, %r761, %r760;
	st.shared.u32 	[%r762], %r1668;
	ld.u64 	%rd815, [%rd589+16];
	mul.wide.u32 	%rd816, %r1668, 1296;
	add.s64 	%rd817, %rd815, %rd816;
	ld.u32 	%r763, [%rd817+1288];
	add.s32 	%r1671, %r763, %r1671;
	add.s32 	%r1672, %r1672, 1;
	setp.lt.u32 	%p693, %r1672, %r93;
	setp.ne.s64 	%p180, %rd1567, -1;
	and.pred  	%p181, %p180, %p693;
	@%p181 bra 	$L__BB1_212;

$L__BB1_220:
	setp.eq.s32 	%p182, %r1671, 0;
	@%p182 bra 	$L__BB1_235;
	bra.uni 	$L__BB1_221;

$L__BB1_235:
	mov.u32 	%r1671, 0;
	mov.pred 	%p692, 0;
	@%p693 bra 	$L__BB1_193;
	bra.uni 	$L__BB1_236;

$L__BB1_195:
	mov.u32 	%r1671, 0;
	@%p160 bra 	$L__BB1_236;

	mov.u32 	%r1671, 0;
	mov.u16 	%rs94, 0;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+8], %rs94;
	bra.uni 	$L__BB1_236;

$L__BB1_221:
	ld.shared.u8 	%rs96, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9];
	setp.ne.s16 	%p183, %rs96, 0;
	@%p183 bra 	$L__BB1_223;

	ld.u64 	%rd818, [%rd589+32];
	add.s64 	%rd819, %rd818, 8;
	atom.add.u32 	%r764, [%rd819], 1;
	mov.u16 	%rs97, 1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9], %rs97;

$L__BB1_223:
	neg.s32 	%r765, %r1671;
	ld.shared.u32 	%rd175, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx];
	ld.u64 	%rd176, [%rd589+32];
	mul.lo.s64 	%rd820, %rd175, 65544;
	add.s64 	%rd821, %rd176, %rd820;
	add.s64 	%rd822, %rd821, 16;
	atom.add.u32 	%r137, [%rd822], %r765;
	sub.s32 	%r138, %r137, %r1671;
	ld.shared.u32 	%r766, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424];
	sub.s32 	%r767, %r766, %r1671;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424], %r767;
	setp.eq.s32 	%p184, %r137, 0;
	setp.ne.s32 	%p185, %r138, 0;
	and.pred  	%p186, %p184, %p185;
	@%p186 bra 	$L__BB1_226;
	bra.uni 	$L__BB1_224;

$L__BB1_226:
	ld.u64 	%rd825, [%rd589+32];
	add.s64 	%rd826, %rd825, 8;
	atom.add.u32 	%r769, [%rd826], 65536;
	bra.uni 	$L__BB1_227;

$L__BB1_224:
	or.pred  	%p189, %p184, %p185;
	@%p189 bra 	$L__BB1_227;

	ld.u64 	%rd823, [%rd589+32];
	add.s64 	%rd824, %rd823, 8;
	atom.add.u32 	%r768, [%rd824], -65536;

$L__BB1_227:
	setp.eq.s64 	%p190, %rd1567, -1;
	@%p190 bra 	$L__BB1_236;

	membar.gl;
	mul.wide.u32 	%rd829, %r1664, 8;
	add.s64 	%rd830, %rd821, %rd829;
	add.s64 	%rd177, %rd830, 24;
	atom.exch.b64 	%rd1568, [%rd177], %rd1567;
	setp.eq.s64 	%p191, %rd1568, -1;
	@%p191 bra 	$L__BB1_236;

$L__BB1_230:
	cvt.u32.u64 	%r770, %rd1568;
	setp.eq.s32 	%p192, %r770, -1;
	setp.gt.u64 	%p193, %rd1568, -4294967297;
	or.pred  	%p194, %p193, %p192;
	@%p194 bra 	$L__BB1_234;

	atom.exch.b64 	%rd180, [%rd177], -1;
	setp.eq.s64 	%p195, %rd180, -1;
	@%p195 bra 	$L__BB1_233;

	shr.u64 	%rd831, %rd1568, 32;
	and.b64  	%rd832, %rd180, 4294967295;
	ld.u64 	%rd833, [%rd589+16];
	mul.lo.s64 	%rd834, %rd832, 1296;
	add.s64 	%rd835, %rd833, %rd834;
	st.u32 	[%rd835+1280], %rd831;
	and.b64  	%rd836, %rd1568, 4294967295;
	and.b64  	%rd837, %rd180, -4294967296;
	or.b64  	%rd1568, %rd837, %rd836;

$L__BB1_233:
	membar.gl;
	atom.exch.b64 	%rd1568, [%rd177], %rd1568;
	setp.eq.s64 	%p196, %rd1568, -1;
	@%p196 bra 	$L__BB1_236;
	bra.uni 	$L__BB1_230;

$L__BB1_234:
	atom.exch.b64 	%rd838, [%rd177], %rd1568;

$L__BB1_236:
	ld.shared.u8 	%rs98, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9];
	setp.eq.s16 	%p198, %rs98, 0;
	ld.shared.u8 	%rs99, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.ne.s16 	%p199, %rs99, 0;
	or.pred  	%p200, %p199, %p198;
	setp.ne.s32 	%p201, %r1671, 0;
	or.pred  	%p202, %p201, %p200;
	@%p202 bra 	$L__BB1_238;

	ld.u64 	%rd839, [%rd589+32];
	add.s64 	%rd840, %rd839, 8;
	atom.add.u32 	%r772, [%rd840], -1;
	mov.u16 	%rs100, 0;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9], %rs100;

$L__BB1_238:
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10fill_stashEjbE10link_count], %r1672;

$L__BB1_239:
	bar.warp.sync 	%r697;
	membar.gl;
	// begin inline asm
	activemask.b32 %r773;
	// end inline asm
	brev.b32 	%r774, %r773;
	bfind.shiftamt.u32 	%r775, %r774;
	setp.ne.s32 	%p203, %r775, %r3;
	ld.shared.u32 	%r776, [_ZZN16HarmonizeProgramI6collazE10fill_stashEjbE10link_count];
	setp.eq.s32 	%p204, %r776, 0;
	or.pred  	%p205, %p203, %p204;
	@%p205 bra 	$L__BB1_403;

	mov.u32 	%r1673, 0;

$L__BB1_241:
	shl.b32 	%r780, %r1673, 2;
	mov.u32 	%r781, _ZZN16HarmonizeProgramI6collazE10fill_stashEjbE5links;
	add.s32 	%r782, %r781, %r780;
	ld.shared.u32 	%r142, [%r782];
	// begin inline asm
	activemask.b32 %r778;
	// end inline asm
	// begin inline asm
	activemask.b32 %r779;
	// end inline asm
	ld.u64 	%rd841, [%rd589+16];
	mul.wide.u32 	%rd842, %r142, 1296;
	add.s64 	%rd843, %rd841, %rd842;
	ld.v2.u32 	{%r783, %r784}, [%rd843+1288];
	setp.eq.s32 	%p206, %r783, 0;
	@%p206 bra 	$L__BB1_402;

	mov.u32 	%r1674, 0;

$L__BB1_243:
	ld.u64 	%rd186, [%rd589+16];
	// begin inline asm
	activemask.b32 %r789;
	// end inline asm
	// begin inline asm
	activemask.b32 %r790;
	// end inline asm
	// begin inline asm
	activemask.b32 %r791;
	// end inline asm
	ld.shared.u8 	%rs101, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.lt.u16 	%p207, %rs101, 6;
	@%p207 bra 	$L__BB1_375;

	ld.shared.u8 	%rs102, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.gt.u16 	%p208, %rs102, 1;
	@%p208 bra 	$L__BB1_293;

	// begin inline asm
	activemask.b32 %r792;
	// end inline asm
	bar.warp.sync 	%r792;
	// begin inline asm
	activemask.b32 %r793;
	// end inline asm
	brev.b32 	%r794, %r793;
	bfind.shiftamt.u32 	%r795, %r794;
	setp.ne.s32 	%p209, %r795, %r3;
	@%p209 bra 	$L__BB1_292;

	ld.shared.u8 	%rd187, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.gt.u64 	%p210, %rd187, 2;
	mov.u64 	%rd845, 2;
	sub.s64 	%rd846, %rd845, %rd187;
	and.b64  	%rd847, %rd846, 4294967295;
	selp.b64 	%rd188, 0, %rd847, %p210;
	mov.u64 	%rd1573, 0;
	setp.eq.s64 	%p211, %rd188, 0;
	@%p211 bra 	$L__BB1_259;

	mov.u64 	%rd1573, 0;
	ld.u64 	%rd189, [%rd589];
	ld.u32 	%rd849, [%rd189];
	ld.u64 	%rd850, [%rd589+8];
	setp.le.u64 	%p212, %rd850, %rd849;
	@%p212 bra 	$L__BB1_259;

	cvt.u32.u64 	%r1675, %rd188;
	atom.add.u32 	%r796, [%rd189], %r1675;
	cvt.u64.u32 	%rd190, %r796;
	ld.u64 	%rd191, [%rd589+8];
	sub.s64 	%rd851, %rd191, %rd188;
	setp.ge.u64 	%p213, %rd851, %rd190;
	@%p213 bra 	$L__BB1_251;

	setp.le.u64 	%p214, %rd191, %rd190;
	mov.u32 	%r1675, 0;
	@%p214 bra 	$L__BB1_251;

	cvt.u32.u64 	%r798, %rd190;
	cvt.u32.u64 	%r799, %rd191;
	sub.s32 	%r1675, %r799, %r798;

$L__BB1_251:
	mov.u64 	%rd1573, 0;
	setp.eq.s32 	%p215, %r1675, 0;
	@%p215 bra 	$L__BB1_259;

	add.s32 	%r801, %r1675, -1;
	setp.lt.u32 	%p216, %r801, 3;
	mov.u64 	%rd1571, 0;
	mov.u32 	%r1678, 0;
	@%p216 bra 	$L__BB1_255;

	and.b32  	%r1524, %r1675, 3;
	sub.s32 	%r1677, %r1675, %r1524;

$L__BB1_254:
	cvt.u32.u64 	%r803, %rd190;
	add.s32 	%r804, %r1678, %r803;
	add.s64 	%rd856, %rd1571, %rd187;
	cvt.u32.u64 	%r805, %rd856;
	shl.b32 	%r806, %r805, 2;
	add.s32 	%r808, %r551, %r806;
	st.shared.u32 	[%r808+10392], %r804;
	add.s32 	%r809, %r804, 1;
	st.shared.u32 	[%r808+10396], %r809;
	add.s32 	%r810, %r804, 2;
	st.shared.u32 	[%r808+10400], %r810;
	add.s32 	%r811, %r804, 3;
	st.shared.u32 	[%r808+10404], %r811;
	add.s64 	%rd1571, %rd1571, 4;
	add.s32 	%r1678, %r1678, 4;
	add.s32 	%r1677, %r1677, -4;
	setp.ne.s32 	%p217, %r1677, 0;
	@%p217 bra 	$L__BB1_254;

$L__BB1_255:
	and.b32  	%r1525, %r1675, 3;
	setp.eq.s32 	%p218, %r1525, 0;
	mov.u64 	%rd1573, %rd1571;
	@%p218 bra 	$L__BB1_259;

	and.b32  	%r1526, %r1675, 3;
	cvt.u32.u64 	%r812, %rd190;
	add.s32 	%r163, %r1678, %r812;
	add.s64 	%rd857, %rd1571, %rd187;
	cvt.u32.u64 	%r813, %rd857;
	shl.b32 	%r814, %r813, 2;
	add.s32 	%r816, %r551, %r814;
	st.shared.u32 	[%r816+10392], %r163;
	add.s64 	%rd1573, %rd1571, 1;
	setp.eq.s32 	%p219, %r1526, 1;
	@%p219 bra 	$L__BB1_259;

	add.s64 	%rd1456, %rd1571, %rd187;
	cvt.u32.u64 	%r1530, %rd1456;
	shl.b32 	%r1529, %r1530, 2;
	add.s32 	%r1528, %r551, %r1529;
	and.b32  	%r1527, %r1675, 3;
	add.s32 	%r817, %r163, 1;
	add.s32 	%r1446, %r1528, 10392;
	st.shared.u32 	[%r1446+4], %r817;
	add.s64 	%rd1573, %rd1571, 2;
	setp.eq.s32 	%p220, %r1527, 2;
	@%p220 bra 	$L__BB1_259;

	add.s64 	%rd1457, %rd1571, %rd187;
	cvt.u32.u64 	%r1533, %rd1457;
	shl.b32 	%r1532, %r1533, 2;
	add.s32 	%r1531, %r551, %r1532;
	add.s32 	%r818, %r163, 2;
	add.s32 	%r1447, %r1531, 10392;
	st.shared.u32 	[%r1447+8], %r818;
	add.s64 	%rd1573, %rd1571, 3;

$L__BB1_259:
	setp.ge.u64 	%p221, %rd1573, %rd188;
	@%p221 bra 	$L__BB1_291;

	mov.u32 	%r1679, 0;

$L__BB1_261:
	mov.u32 	%r165, %r1679;
	ld.local.u32 	%r820, [%rd1+4];
	mad.lo.s32 	%r821, %r820, 69069, 1;
	st.local.u32 	[%rd1+4], %r821;
	and.b32  	%r166, %r821, 8191;
	ld.u64 	%rd201, [%rd589+24];
	membar.gl;
	mov.u32 	%r1682, %r166;

$L__BB1_262:
	mul.wide.u32 	%rd858, %r1682, 8;
	add.s64 	%rd202, %rd201, %rd858;
	ld.u64 	%rd859, [%rd202];
	setp.eq.s64 	%p222, %rd859, -1;
	@%p222 bra 	$L__BB1_265;

	atom.exch.b64 	%rd1578, [%rd202], -1;
	setp.eq.s64 	%p223, %rd1578, -1;
	@%p223 bra 	$L__BB1_265;
	bra.uni 	$L__BB1_264;

$L__BB1_265:
	add.s32 	%r1682, %r1682, 1;
	setp.lt.u32 	%p224, %r1682, 8192;
	@%p224 bra 	$L__BB1_262;

	setp.eq.s32 	%p225, %r166, 0;
	mov.u64 	%rd1578, -1;
	mov.u32 	%r1682, -1;
	@%p225 bra 	$L__BB1_272;

	mov.u32 	%r1681, 0;

$L__BB1_268:
	mul.wide.u32 	%rd861, %r1681, 8;
	add.s64 	%rd205, %rd201, %rd861;
	ld.u64 	%rd862, [%rd205];
	setp.eq.s64 	%p226, %rd862, -1;
	@%p226 bra 	$L__BB1_271;

	atom.exch.b64 	%rd1578, [%rd205], -1;
	setp.eq.s64 	%p227, %rd1578, -1;
	@%p227 bra 	$L__BB1_271;
	bra.uni 	$L__BB1_270;

$L__BB1_271:
	mov.u64 	%rd1578, -1;
	mov.u32 	%r1682, -1;
	add.s32 	%r1681, %r1681, 1;
	setp.lt.u32 	%p228, %r1681, %r166;
	@%p228 bra 	$L__BB1_268;
	bra.uni 	$L__BB1_272;

$L__BB1_264:
	membar.gl;
	bra.uni 	$L__BB1_272;

$L__BB1_270:
	membar.gl;
	mov.u32 	%r1682, %r1681;

$L__BB1_272:
	cvt.s64.s32 	%rd864, %rd1573;
	setp.le.u64 	%p229, %rd188, %rd864;
	@%p229 bra 	$L__BB1_282;

	cvt.u32.u64 	%r1683, %rd1573;
	mov.u64 	%rd1577, %rd1578;

$L__BB1_274:
	setp.eq.s64 	%p230, %rd1577, -1;
	mov.u32 	%r1684, -1;
	mov.u64 	%rd1578, -1;
	@%p230 bra 	$L__BB1_280;

	shr.u64 	%rd866, %rd1577, 32;
	ld.u64 	%rd867, [%rd589+16];
	mul.lo.s64 	%rd868, %rd866, 1296;
	add.s64 	%rd869, %rd867, %rd868;
	ld.u32 	%r826, [%rd869+1280];
	cvt.u64.u32 	%rd870, %r826;
	shl.b64 	%rd212, %rd870, 32;
	setp.eq.s32 	%p231, %r826, -1;
	@%p231 bra 	$L__BB1_278;

	shr.u64 	%rd1459, %rd1577, 32;
	cvt.u32.u64 	%r1684, %rd1459;
	cvt.u32.u64 	%r827, %rd1577;
	setp.ne.s32 	%p232, %r827, %r1684;
	and.b64  	%rd871, %rd1577, 4294967295;
	or.b64  	%rd1578, %rd212, %rd871;
	@%p232 bra 	$L__BB1_280;

	shr.u64 	%rd1460, %rd1577, 32;
	cvt.u32.u64 	%r1684, %rd1460;
	mov.u64 	%rd1578, -1;
	bra.uni 	$L__BB1_280;

$L__BB1_278:
	shr.u64 	%rd1461, %rd1577, 32;
	cvt.u32.u64 	%r1684, %rd1461;
	or.b64  	%rd1578, %rd212, 4294967295;

$L__BB1_280:
	setp.eq.s32 	%p233, %r1684, -1;
	@%p233 bra 	$L__BB1_282;

	add.s64 	%rd873, %rd1573, %rd187;
	cvt.u32.u64 	%r828, %rd873;
	shl.b32 	%r829, %r828, 2;
	add.s32 	%r831, %r551, %r829;
	st.shared.u32 	[%r831+10392], %r1684;
	add.s64 	%rd1573, %rd1573, 1;
	add.s32 	%r1683, %r1683, 1;
	cvt.s64.s32 	%rd874, %r1683;
	setp.gt.u64 	%p234, %rd188, %rd874;
	mov.u64 	%rd1577, %rd1578;
	@%p234 bra 	$L__BB1_274;

$L__BB1_282:
	setp.eq.s64 	%p235, %rd1578, -1;
	@%p235 bra 	$L__BB1_290;

	ld.u64 	%rd875, [%rd589+24];
	membar.gl;
	mul.wide.u32 	%rd876, %r1682, 8;
	add.s64 	%rd220, %rd875, %rd876;
	atom.exch.b64 	%rd1582, [%rd220], %rd1578;
	setp.eq.s64 	%p236, %rd1582, -1;
	@%p236 bra 	$L__BB1_290;

$L__BB1_285:
	cvt.u32.u64 	%r832, %rd1582;
	setp.eq.s32 	%p237, %r832, -1;
	setp.gt.u64 	%p238, %rd1582, -4294967297;
	or.pred  	%p239, %p238, %p237;
	@%p239 bra 	$L__BB1_289;

	atom.exch.b64 	%rd223, [%rd220], -1;
	setp.eq.s64 	%p240, %rd223, -1;
	@%p240 bra 	$L__BB1_288;

	shr.u64 	%rd877, %rd1582, 32;
	and.b64  	%rd878, %rd223, 4294967295;
	ld.u64 	%rd879, [%rd589+16];
	mul.lo.s64 	%rd880, %rd878, 1296;
	add.s64 	%rd881, %rd879, %rd880;
	st.u32 	[%rd881+1280], %rd877;
	and.b64  	%rd882, %rd1582, 4294967295;
	and.b64  	%rd883, %rd223, -4294967296;
	or.b64  	%rd1582, %rd883, %rd882;

$L__BB1_288:
	membar.gl;
	atom.exch.b64 	%rd1582, [%rd220], %rd1582;
	setp.eq.s64 	%p241, %rd1582, -1;
	@%p241 bra 	$L__BB1_290;
	bra.uni 	$L__BB1_285;

$L__BB1_289:
	atom.exch.b64 	%rd884, [%rd220], %rd1582;

$L__BB1_290:
	add.s32 	%r1679, %r165, 1;
	setp.lt.u64 	%p242, %rd1573, %rd188;
	setp.lt.u32 	%p243, %r165, 31;
	and.pred  	%p244, %p242, %p243;
	@%p244 bra 	$L__BB1_261;

$L__BB1_291:
	cvt.u16.u64 	%rs103, %rd1573;
	ld.shared.u8 	%rs104, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	add.s16 	%rs105, %rs104, %rs103;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs105;

$L__BB1_292:
	bar.warp.sync 	%r792;

$L__BB1_293:
	// begin inline asm
	activemask.b32 %r833;
	// end inline asm
	bar.warp.sync 	%r833;
	// begin inline asm
	activemask.b32 %r834;
	// end inline asm
	brev.b32 	%r835, %r834;
	bfind.shiftamt.u32 	%r836, %r835;
	setp.ne.s32 	%p245, %r836, %r3;
	ld.shared.u8 	%rs17, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.lt.u16 	%p246, %rs17, 6;
	or.pred  	%p247, %p245, %p246;
	@%p247 bra 	$L__BB1_374;

	cvt.u32.u16 	%r839, %rs17;
	add.s32 	%r183, %r839, -5;
	// begin inline asm
	activemask.b32 %r837;
	// end inline asm
	bar.warp.sync 	%r837;
	// begin inline asm
	activemask.b32 %r838;
	// end inline asm
	brev.b32 	%r840, %r838;
	bfind.shiftamt.u32 	%r841, %r840;
	setp.ne.s32 	%p248, %r841, %r3;
	@%p248 bra 	$L__BB1_341;

	ld.shared.u8 	%rs106, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	cvt.u64.u16 	%rd886, %rs106;
	and.b64  	%rd228, %rd886, 255;
	cvt.u32.u16 	%r842, %rs106;
	and.b32  	%r843, %r842, 255;
	setp.lt.u32 	%p249, %r183, %r843;
	mov.u64 	%rd887, 8;
	sub.s64 	%rd888, %rd887, %rd228;
	sub.s32 	%r844, %r183, %r843;
	cvt.u64.u32 	%rd889, %r844;
	setp.gt.u32 	%p250, %r183, 7;
	selp.b64 	%rd890, %rd888, %rd889, %p250;
	selp.b64 	%rd229, 0, %rd890, %p249;
	mov.u64 	%rd1588, 0;
	setp.eq.s64 	%p251, %rd229, 0;
	@%p251 bra 	$L__BB1_308;

	mov.u64 	%rd1588, 0;
	ld.u64 	%rd230, [%rd589];
	ld.u32 	%rd892, [%rd230];
	ld.u64 	%rd893, [%rd589+8];
	setp.le.u64 	%p252, %rd893, %rd892;
	@%p252 bra 	$L__BB1_308;

	cvt.u32.u64 	%r1686, %rd229;
	atom.add.u32 	%r845, [%rd230], %r1686;
	cvt.u64.u32 	%rd231, %r845;
	ld.u64 	%rd232, [%rd589+8];
	sub.s64 	%rd894, %rd232, %rd229;
	setp.ge.u64 	%p253, %rd894, %rd231;
	@%p253 bra 	$L__BB1_300;

	setp.le.u64 	%p254, %rd232, %rd231;
	mov.u32 	%r1686, 0;
	@%p254 bra 	$L__BB1_300;

	cvt.u32.u64 	%r847, %rd231;
	cvt.u32.u64 	%r848, %rd232;
	sub.s32 	%r1686, %r848, %r847;

$L__BB1_300:
	mov.u64 	%rd1588, 0;
	setp.eq.s32 	%p255, %r1686, 0;
	@%p255 bra 	$L__BB1_308;

	add.s32 	%r850, %r1686, -1;
	setp.lt.u32 	%p256, %r850, 3;
	mov.u64 	%rd1586, 0;
	mov.u32 	%r1689, 0;
	@%p256 bra 	$L__BB1_304;

	and.b32  	%r1538, %r1686, 3;
	sub.s32 	%r1688, %r1686, %r1538;

$L__BB1_303:
	cvt.u32.u64 	%r852, %rd231;
	add.s32 	%r853, %r1689, %r852;
	add.s64 	%rd899, %rd1586, %rd228;
	cvt.u32.u64 	%r854, %rd899;
	shl.b32 	%r855, %r854, 2;
	add.s32 	%r857, %r551, %r855;
	st.shared.u32 	[%r857+10392], %r853;
	add.s32 	%r858, %r853, 1;
	st.shared.u32 	[%r857+10396], %r858;
	add.s32 	%r859, %r853, 2;
	st.shared.u32 	[%r857+10400], %r859;
	add.s32 	%r860, %r853, 3;
	st.shared.u32 	[%r857+10404], %r860;
	add.s64 	%rd1586, %rd1586, 4;
	add.s32 	%r1689, %r1689, 4;
	add.s32 	%r1688, %r1688, -4;
	setp.ne.s32 	%p257, %r1688, 0;
	@%p257 bra 	$L__BB1_303;

$L__BB1_304:
	and.b32  	%r1539, %r1686, 3;
	setp.eq.s32 	%p258, %r1539, 0;
	mov.u64 	%rd1588, %rd1586;
	@%p258 bra 	$L__BB1_308;

	and.b32  	%r1540, %r1686, 3;
	cvt.u32.u64 	%r861, %rd231;
	add.s32 	%r195, %r1689, %r861;
	add.s64 	%rd900, %rd1586, %rd228;
	cvt.u32.u64 	%r862, %rd900;
	shl.b32 	%r863, %r862, 2;
	add.s32 	%r865, %r551, %r863;
	st.shared.u32 	[%r865+10392], %r195;
	add.s64 	%rd1588, %rd1586, 1;
	setp.eq.s32 	%p259, %r1540, 1;
	@%p259 bra 	$L__BB1_308;

	and.b32  	%r1541, %r1686, 3;
	add.s32 	%r866, %r195, 1;
	add.s32 	%r1448, %r865, 10392;
	st.shared.u32 	[%r1448+4], %r866;
	add.s64 	%rd1588, %rd1586, 2;
	setp.eq.s32 	%p260, %r1541, 2;
	@%p260 bra 	$L__BB1_308;

	add.s32 	%r867, %r195, 2;
	add.s32 	%r1449, %r865, 10392;
	st.shared.u32 	[%r1449+8], %r867;
	add.s64 	%rd1588, %rd1586, 3;

$L__BB1_308:
	setp.ge.u64 	%p261, %rd1588, %rd229;
	@%p261 bra 	$L__BB1_340;

	mov.u32 	%r1690, 0;

$L__BB1_310:
	mov.u32 	%r197, %r1690;
	ld.local.u32 	%r869, [%rd1+4];
	mad.lo.s32 	%r870, %r869, 69069, 1;
	st.local.u32 	[%rd1+4], %r870;
	and.b32  	%r198, %r870, 8191;
	ld.u64 	%rd242, [%rd589+24];
	membar.gl;
	mov.u32 	%r1693, %r198;

$L__BB1_311:
	mul.wide.u32 	%rd901, %r1693, 8;
	add.s64 	%rd243, %rd242, %rd901;
	ld.u64 	%rd902, [%rd243];
	setp.eq.s64 	%p262, %rd902, -1;
	@%p262 bra 	$L__BB1_314;

	atom.exch.b64 	%rd1593, [%rd243], -1;
	setp.eq.s64 	%p263, %rd1593, -1;
	@%p263 bra 	$L__BB1_314;
	bra.uni 	$L__BB1_313;

$L__BB1_314:
	add.s32 	%r1693, %r1693, 1;
	setp.lt.u32 	%p264, %r1693, 8192;
	@%p264 bra 	$L__BB1_311;

	setp.eq.s32 	%p265, %r198, 0;
	mov.u64 	%rd1593, -1;
	mov.u32 	%r1693, -1;
	@%p265 bra 	$L__BB1_321;

	mov.u32 	%r1692, 0;

$L__BB1_317:
	mul.wide.u32 	%rd904, %r1692, 8;
	add.s64 	%rd246, %rd242, %rd904;
	ld.u64 	%rd905, [%rd246];
	setp.eq.s64 	%p266, %rd905, -1;
	@%p266 bra 	$L__BB1_320;

	atom.exch.b64 	%rd1593, [%rd246], -1;
	setp.eq.s64 	%p267, %rd1593, -1;
	@%p267 bra 	$L__BB1_320;
	bra.uni 	$L__BB1_319;

$L__BB1_320:
	mov.u64 	%rd1593, -1;
	mov.u32 	%r1693, -1;
	add.s32 	%r1692, %r1692, 1;
	setp.lt.u32 	%p268, %r1692, %r198;
	@%p268 bra 	$L__BB1_317;
	bra.uni 	$L__BB1_321;

$L__BB1_313:
	membar.gl;
	bra.uni 	$L__BB1_321;

$L__BB1_319:
	membar.gl;
	mov.u32 	%r1693, %r1692;

$L__BB1_321:
	cvt.s64.s32 	%rd907, %rd1588;
	setp.le.u64 	%p269, %rd229, %rd907;
	@%p269 bra 	$L__BB1_331;

	cvt.u32.u64 	%r1694, %rd1588;
	mov.u64 	%rd1592, %rd1593;

$L__BB1_323:
	setp.eq.s64 	%p270, %rd1592, -1;
	mov.u32 	%r1695, -1;
	mov.u64 	%rd1593, -1;
	@%p270 bra 	$L__BB1_329;

	shr.u64 	%rd909, %rd1592, 32;
	ld.u64 	%rd910, [%rd589+16];
	mul.lo.s64 	%rd911, %rd909, 1296;
	add.s64 	%rd912, %rd910, %rd911;
	ld.u32 	%r875, [%rd912+1280];
	cvt.u64.u32 	%rd913, %r875;
	shl.b64 	%rd253, %rd913, 32;
	setp.eq.s32 	%p271, %r875, -1;
	@%p271 bra 	$L__BB1_327;

	shr.u64 	%rd1464, %rd1592, 32;
	cvt.u32.u64 	%r1695, %rd1464;
	cvt.u32.u64 	%r876, %rd1592;
	setp.ne.s32 	%p272, %r876, %r1695;
	and.b64  	%rd914, %rd1592, 4294967295;
	or.b64  	%rd1593, %rd253, %rd914;
	@%p272 bra 	$L__BB1_329;

	shr.u64 	%rd1465, %rd1592, 32;
	cvt.u32.u64 	%r1695, %rd1465;
	mov.u64 	%rd1593, -1;
	bra.uni 	$L__BB1_329;

$L__BB1_327:
	shr.u64 	%rd1466, %rd1592, 32;
	cvt.u32.u64 	%r1695, %rd1466;
	or.b64  	%rd1593, %rd253, 4294967295;

$L__BB1_329:
	setp.eq.s32 	%p273, %r1695, -1;
	@%p273 bra 	$L__BB1_331;

	add.s64 	%rd916, %rd1588, %rd228;
	cvt.u32.u64 	%r877, %rd916;
	shl.b32 	%r878, %r877, 2;
	add.s32 	%r880, %r551, %r878;
	st.shared.u32 	[%r880+10392], %r1695;
	add.s64 	%rd1588, %rd1588, 1;
	add.s32 	%r1694, %r1694, 1;
	cvt.s64.s32 	%rd917, %r1694;
	setp.gt.u64 	%p274, %rd229, %rd917;
	mov.u64 	%rd1592, %rd1593;
	@%p274 bra 	$L__BB1_323;

$L__BB1_331:
	setp.eq.s64 	%p275, %rd1593, -1;
	@%p275 bra 	$L__BB1_339;

	ld.u64 	%rd918, [%rd589+24];
	membar.gl;
	mul.wide.u32 	%rd919, %r1693, 8;
	add.s64 	%rd261, %rd918, %rd919;
	atom.exch.b64 	%rd1597, [%rd261], %rd1593;
	setp.eq.s64 	%p276, %rd1597, -1;
	@%p276 bra 	$L__BB1_339;

$L__BB1_334:
	cvt.u32.u64 	%r881, %rd1597;
	setp.eq.s32 	%p277, %r881, -1;
	setp.gt.u64 	%p278, %rd1597, -4294967297;
	or.pred  	%p279, %p278, %p277;
	@%p279 bra 	$L__BB1_338;

	atom.exch.b64 	%rd264, [%rd261], -1;
	setp.eq.s64 	%p280, %rd264, -1;
	@%p280 bra 	$L__BB1_337;

	shr.u64 	%rd920, %rd1597, 32;
	and.b64  	%rd921, %rd264, 4294967295;
	ld.u64 	%rd922, [%rd589+16];
	mul.lo.s64 	%rd923, %rd921, 1296;
	add.s64 	%rd924, %rd922, %rd923;
	st.u32 	[%rd924+1280], %rd920;
	and.b64  	%rd925, %rd1597, 4294967295;
	and.b64  	%rd926, %rd264, -4294967296;
	or.b64  	%rd1597, %rd926, %rd925;

$L__BB1_337:
	membar.gl;
	atom.exch.b64 	%rd1597, [%rd261], %rd1597;
	setp.eq.s64 	%p281, %rd1597, -1;
	@%p281 bra 	$L__BB1_339;
	bra.uni 	$L__BB1_334;

$L__BB1_338:
	atom.exch.b64 	%rd927, [%rd261], %rd1597;

$L__BB1_339:
	add.s32 	%r1690, %r197, 1;
	setp.lt.u64 	%p282, %rd1588, %rd229;
	setp.lt.u32 	%p283, %r197, 31;
	and.pred  	%p284, %p282, %p283;
	@%p284 bra 	$L__BB1_310;

$L__BB1_340:
	cvt.u16.u64 	%rs107, %rd1588;
	ld.shared.u8 	%rs108, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	add.s16 	%rs109, %rs108, %rs107;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs109;

$L__BB1_341:
	bar.warp.sync 	%r837;
	setp.eq.s32 	%p285, %r183, 0;
	mov.u32 	%r1706, 0;
	mov.u64 	%rd1602, -1;
	@%p285 bra 	$L__BB1_361;

	mov.u16 	%rs285, 1;
	mov.u32 	%r1697, %r1706;
	mov.u32 	%r1702, %r1706;

$L__BB1_343:
	and.b16  	%rs112, %rs285, 255;
	setp.eq.s16 	%p286, %rs112, 0;
	mov.u32 	%r1703, 8;
	mov.u16 	%rs286, 0;
	@%p286 bra 	$L__BB1_347;

	ld.shared.u8 	%rs19, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	cvt.u32.u16 	%r1703, %rs19;
	setp.eq.s16 	%p287, %rs19, 8;
	@%p287 bra 	$L__BB1_346;

	mad.lo.s32 	%r888, %r1703, 1296, %r551;
	ld.shared.u32 	%r889, [%r888+1304];
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15], %r889;

$L__BB1_346:
	selp.b16 	%rs286, 0, %rs285, %p287;

$L__BB1_347:
	setp.gt.u32 	%p289, %r1702, 1;
	and.b16  	%rs113, %rs286, 255;
	setp.ne.s16 	%p290, %rs113, 0;
	or.pred  	%p291, %p290, %p289;
	@%p291 bra 	$L__BB1_352;

	mov.u32 	%r1701, %r1702;

$L__BB1_349:
	add.s32 	%r891, %r551, %r1701;
	ld.shared.u8 	%rs22, [%r891+16];
	setp.eq.s16 	%p292, %rs22, 8;
	@%p292 bra 	$L__BB1_351;
	bra.uni 	$L__BB1_350;

$L__BB1_351:
	add.s32 	%r894, %r1701, 1;
	mov.u32 	%r1701, 1;
	setp.lt.u32 	%p293, %r894, 2;
	mov.u32 	%r1702, 2;
	@%p293 bra 	$L__BB1_349;
	bra.uni 	$L__BB1_352;

$L__BB1_350:
	add.s32 	%r1702, %r1701, 1;
	cvt.u32.u16 	%r1703, %rs22;

$L__BB1_352:
	setp.eq.s32 	%p294, %r1703, 8;
	@%p294 bra 	$L__BB1_361;

	mad.lo.s32 	%r898, %r1703, 1296, %r551;
	ld.shared.u32 	%r899, [%r898+1312];
	add.s32 	%r1706, %r899, %r1706;
	// begin inline asm
	activemask.b32 %r895;
	// end inline asm
	ld.shared.u8 	%rs23, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p295, %rs23, 0;
	mov.u32 	%r896, -1;
	mov.u32 	%r1704, %r896;
	@%p295 bra 	$L__BB1_355;

	mul.wide.u16 	%r900, %rs23, 4;
	add.s32 	%r902, %r551, %r900;
	ld.shared.u32 	%r1704, [%r902+10388];
	add.s16 	%rs114, %rs23, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs114;

$L__BB1_355:
	mad.lo.s32 	%r1547, %r1703, 1296, %r551;
	cvt.u64.u32 	%rd270, %r1704;
	ld.u64 	%rd930, [%rd589+16];
	mov.u32 	%r1705, 0;
	add.s32 	%r1450, %r1547, 1312;
	st.shared.u32 	[%r1450+-8], %r896;

$L__BB1_356:
	mul.wide.u32 	%rd1468, %r1704, 1296;
	add.s64 	%rd1467, %rd930, %rd1468;
	mad.lo.s32 	%r1550, %r1703, 1296, %r551;
	add.s32 	%r1549, %r1550, 24;
	shl.b32 	%r907, %r1705, 3;
	add.s32 	%r908, %r1549, %r907;
	ld.shared.v2.u32 	{%r909, %r910}, [%r908];
	mul.wide.s32 	%rd932, %r1705, 8;
	add.s64 	%rd933, %rd1467, %rd932;
	st.v2.u32 	[%rd933], {%r909, %r910};
	add.s32 	%r1705, %r1705, 1;
	setp.lt.u32 	%p296, %r1705, 162;
	@%p296 bra 	$L__BB1_356;

	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE12produce_linkEjE6result], %r1704;
	ld.shared.u8 	%rs115, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	add.s16 	%rs116, %rs115, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], %rs116;
	ld.u64 	%rd934, [%rd589+16];
	mul.lo.s64 	%rd935, %rd270, 1296;
	add.s64 	%rd936, %rd934, %rd935;
	mov.u32 	%r913, -1;
	st.u32 	[%rd936+1280], %r913;
	setp.eq.s64 	%p297, %rd1602, -1;
	@%p297 bra 	$L__BB1_359;

	and.b64  	%rd937, %rd1602, 4294967295;
	ld.u64 	%rd938, [%rd589+16];
	mul.lo.s64 	%rd939, %rd937, 1296;
	add.s64 	%rd940, %rd938, %rd939;
	st.u32 	[%rd940+1280], %r1704;
	and.b64  	%rd1601, %rd1602, -4294967296;
	bra.uni 	$L__BB1_360;

$L__BB1_359:
	shl.b64 	%rd1601, %rd270, 32;

$L__BB1_360:
	mad.lo.s32 	%r1548, %r1703, 1296, %r551;
	cvt.u32.u16 	%r1546, %rs17;
	add.s32 	%r1545, %r1546, -5;
	or.b64  	%rd1602, %rd1601, %rd270;
	ld.shared.u8 	%r914, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13];
	add.s32 	%r1451, %r1548, 1312;
	st.shared.u32 	[%r1451+-8], %r914;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13], %r1703;
	ld.shared.u8 	%rs117, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.gt.u16 	%p298, %rs117, 5;
	add.s32 	%r1697, %r1697, 1;
	setp.lt.u32 	%p299, %r1697, %r1545;
	and.pred  	%p300, %p298, %p299;
	mov.u16 	%rs285, %rs286;
	@%p300 bra 	$L__BB1_343;

$L__BB1_361:
	ld.local.u32 	%r915, [%rd1+4];
	mad.lo.s32 	%r233, %r915, 69069, 1;
	st.local.u32 	[%rd1+4], %r233;
	setp.eq.s32 	%p301, %r1706, 0;
	setp.eq.s64 	%p302, %rd1602, -1;
	and.pred  	%p303, %p302, %p301;
	@%p303 bra 	$L__BB1_374;

	ld.u64 	%rd277, [%rd589+32];
	add.s64 	%rd941, %rd277, 16;
	atom.add.u32 	%r234, [%rd941], %r1706;
	add.s32 	%r235, %r234, %r1706;
	ld.shared.u32 	%r916, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424];
	add.s32 	%r917, %r916, %r1706;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424], %r917;
	setp.eq.s32 	%p304, %r234, 0;
	setp.ne.s32 	%p305, %r235, 0;
	and.pred  	%p306, %p304, %p305;
	@%p306 bra 	$L__BB1_365;
	bra.uni 	$L__BB1_363;

$L__BB1_365:
	ld.u64 	%rd944, [%rd589+32];
	add.s64 	%rd945, %rd944, 8;
	atom.add.u32 	%r919, [%rd945], 65536;
	bra.uni 	$L__BB1_366;

$L__BB1_363:
	or.pred  	%p309, %p304, %p305;
	@%p309 bra 	$L__BB1_366;

	ld.u64 	%rd942, [%rd589+32];
	add.s64 	%rd943, %rd942, 8;
	atom.add.u32 	%r918, [%rd943], -65536;

$L__BB1_366:
	setp.eq.s64 	%p689, %rd1602, -1;
	@%p689 bra 	$L__BB1_374;

	mad.lo.s32 	%r1551, %r915, 69069, 1;
	membar.gl;
	shl.b32 	%r920, %r1551, 3;
	cvt.u64.u32 	%rd946, %r920;
	and.b64  	%rd947, %rd946, 65528;
	add.s64 	%rd948, %rd277, %rd947;
	add.s64 	%rd278, %rd948, 24;
	atom.exch.b64 	%rd1603, [%rd278], %rd1602;
	setp.eq.s64 	%p311, %rd1603, -1;
	@%p311 bra 	$L__BB1_374;

$L__BB1_369:
	cvt.u32.u64 	%r921, %rd1603;
	setp.eq.s32 	%p312, %r921, -1;
	setp.gt.u64 	%p313, %rd1603, -4294967297;
	or.pred  	%p314, %p313, %p312;
	@%p314 bra 	$L__BB1_373;

	atom.exch.b64 	%rd281, [%rd278], -1;
	setp.eq.s64 	%p315, %rd281, -1;
	@%p315 bra 	$L__BB1_372;

	shr.u64 	%rd949, %rd1603, 32;
	and.b64  	%rd950, %rd281, 4294967295;
	ld.u64 	%rd951, [%rd589+16];
	mul.lo.s64 	%rd952, %rd950, 1296;
	add.s64 	%rd953, %rd951, %rd952;
	st.u32 	[%rd953+1280], %rd949;
	and.b64  	%rd954, %rd1603, 4294967295;
	and.b64  	%rd955, %rd281, -4294967296;
	or.b64  	%rd1603, %rd955, %rd954;

$L__BB1_372:
	membar.gl;
	atom.exch.b64 	%rd1603, [%rd278], %rd1603;
	setp.eq.s64 	%p316, %rd1603, -1;
	@%p316 bra 	$L__BB1_374;
	bra.uni 	$L__BB1_369;

$L__BB1_373:
	atom.exch.b64 	%rd956, [%rd278], %rd1603;

$L__BB1_374:
	bar.warp.sync 	%r833;

$L__BB1_375:
	// begin inline asm
	activemask.b32 %r922;
	// end inline asm
	brev.b32 	%r923, %r922;
	bfind.shiftamt.u32 	%r924, %r923;
	setp.ne.s32 	%p317, %r924, %r3;
	@%p317 bra 	$L__BB1_392;

	setp.gt.u32 	%p318, %r784, 1;
	mov.u32 	%r925, 8;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE5right], %r925;
	@%p318 bra 	$L__BB1_378;
	bra.uni 	$L__BB1_377;

$L__BB1_378:
	ld.shared.u32 	%r242, [_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE4left];
	bra.uni 	$L__BB1_379;

$L__BB1_377:
	min.u32 	%r1517, %r784, 2;
	add.s32 	%r1516, %r551, %r1517;
	add.s32 	%r1452, %r1516, 16;
	ld.shared.u8 	%r242, [%r1452];
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE4left], %r242;

$L__BB1_379:
	setp.eq.s32 	%p319, %r242, 8;
	@%p319 bra 	$L__BB1_381;
	bra.uni 	$L__BB1_380;

$L__BB1_381:
	ld.shared.u8 	%rs24, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13];
	cvt.u32.u16 	%r242, %rs24;
	setp.eq.s16 	%p320, %rs24, 8;
	mad.lo.s32 	%r929, %r242, 1296, %r551;
	@%p320 bra 	$L__BB1_383;

	add.s32 	%r1453, %r929, 1304;
	ld.shared.u32 	%r930, [%r1453];
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13], %r930;

$L__BB1_383:
	min.u32 	%r1523, %r784, 2;
	add.s32 	%r1522, %r551, %r1523;
	mov.u32 	%r1709, 0;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE4left], %r242;
	ld.shared.u8 	%rs118, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	add.s16 	%rs119, %rs118, 1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], %rs119;
	add.s32 	%r1454, %r929, 1304;
	st.shared.u32 	[%r1454+12], %r784;
	add.s32 	%r1455, %r1522, 16;
	st.shared.u8 	[%r1455], %rs24;
	bra.uni 	$L__BB1_384;

$L__BB1_380:
	mad.lo.s32 	%r927, %r242, 1296, %r551;
	ld.shared.u32 	%r1709, [%r927+1312];

$L__BB1_384:
	popc.b32 	%r932, %r791;
	add.s32 	%r244, %r1709, %r932;
	setp.gt.u32 	%p321, %r244, 32;
	mad.lo.s32 	%r934, %r242, 1296, %r551;
	@%p321 bra 	$L__BB1_388;
	bra.uni 	$L__BB1_385;

$L__BB1_388:
	ld.shared.u8 	%rs25, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13];
	cvt.u32.u16 	%r246, %rs25;
	setp.eq.s16 	%p323, %rs25, 8;
	mad.lo.s32 	%r938, %r246, 1296, %r551;
	@%p323 bra 	$L__BB1_390;

	add.s32 	%r1460, %r938, 1304;
	ld.shared.u32 	%r939, [%r1460];
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13], %r939;

$L__BB1_390:
	popc.b32 	%r1612, %r791;
	add.s32 	%r1611, %r1709, %r1612;
	min.u32 	%r1521, %r784, 2;
	add.s32 	%r1520, %r551, %r1521;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE5right], %r246;
	ld.shared.v2.u8 	{%rs121, %rs122}, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	add.s32 	%r940, %r1611, -32;
	add.s32 	%r1461, %r938, 1304;
	st.shared.v2.u32 	[%r1461+8], {%r940, %r784};
	cvt.u32.u16 	%r941, %rs122;
	add.s32 	%r1462, %r934, 1304;
	st.shared.u32 	[%r1462], %r941;
	cvt.u16.u32 	%rs124, %r242;
	add.s16 	%rs125, %rs121, 1;
	st.shared.v2.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], {%rs125, %rs124};
	add.s32 	%r1463, %r1520, 16;
	st.shared.u8 	[%r1463], %rs25;
	mov.u32 	%r942, 32;
	add.s32 	%r1464, %r934, 1304;
	st.shared.u32 	[%r1464+8], %r942;
	bra.uni 	$L__BB1_391;

$L__BB1_385:
	setp.eq.s32 	%p322, %r244, 32;
	@%p322 bra 	$L__BB1_387;
	bra.uni 	$L__BB1_386;

$L__BB1_387:
	min.u32 	%r1519, %r784, 2;
	add.s32 	%r1518, %r551, %r1519;
	mov.u16 	%rs120, 8;
	add.s32 	%r1457, %r1518, 16;
	st.shared.u8 	[%r1457], %rs120;
	ld.shared.u8 	%r935, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	add.s32 	%r1458, %r934, 1304;
	st.shared.u32 	[%r1458], %r935;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15], %r242;
	mov.u32 	%r936, 32;
	add.s32 	%r1459, %r934, 1304;
	st.shared.u32 	[%r1459+8], %r936;
	bra.uni 	$L__BB1_391;

$L__BB1_386:
	add.s32 	%r1456, %r934, 1304;
	st.shared.u32 	[%r1456+8], %r244;

$L__BB1_391:
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE10left_start], %r1709;

$L__BB1_392:
	cvt.u64.u32 	%rd1454, %r1674;
	cvt.u64.u32 	%rd1448, %r142;
	bar.warp.sync 	%r789;
	ld.shared.u32 	%r943, [_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE10left_start];
	and.b32  	%r944, %r790, %r6;
	popc.b32 	%r945, %r944;
	add.s32 	%r248, %r943, %r945;
	setp.gt.u32 	%p324, %r248, 31;
	mul.lo.s64 	%rd957, %rd1448, 1296;
	add.s64 	%rd958, %rd186, %rd957;
	mul.lo.s64 	%rd959, %rd1454, 40;
	add.s64 	%rd285, %rd958, %rd959;
	@%p324 bra 	$L__BB1_397;
	bra.uni 	$L__BB1_393;

$L__BB1_397:
	setp.eq.s32 	%p327, %r784, 0;
	ld.shared.u32 	%r950, [_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE5right];
	mad.lo.s32 	%r952, %r950, 1296, %r551;
	add.s32 	%r953, %r952, 24;
	mad.lo.s32 	%r954, %r248, 40, %r953;
	@%p327 bra 	$L__BB1_400;

	setp.ne.s32 	%p328, %r784, 1;
	@%p328 bra 	$L__BB1_401;

	ld.u64 	%rd968, [%rd285];
	ld.u64 	%rd969, [%rd285+8];
	ld.u64 	%rd970, [%rd285+16];
	ld.u64 	%rd971, [%rd285+24];
	ld.v4.u16 	{%rs142, %rs143, %rs144, %rs145}, [%rd285+32];
	add.s32 	%r1465, %r954, -1280;
	st.shared.u64 	[%r1465], %rd968;
	add.s32 	%r1466, %r954, -1280;
	st.shared.u64 	[%r1466+8], %rd969;
	add.s32 	%r1467, %r954, -1280;
	st.shared.u64 	[%r1467+16], %rd970;
	add.s32 	%r1468, %r954, -1280;
	st.shared.u64 	[%r1468+24], %rd971;
	add.s32 	%r1469, %r954, -1280;
	st.shared.v4.u16 	[%r1469+32], {%rs142, %rs143, %rs144, %rs145};
	bra.uni 	$L__BB1_401;

$L__BB1_393:
	setp.eq.s32 	%p325, %r784, 0;
	ld.shared.u32 	%r946, [_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE4left];
	mad.lo.s32 	%r948, %r946, 1296, %r551;
	add.s32 	%r949, %r948, 24;
	mad.lo.s32 	%r249, %r248, 40, %r949;
	@%p325 bra 	$L__BB1_396;

	setp.ne.s32 	%p326, %r784, 1;
	@%p326 bra 	$L__BB1_401;

	ld.u64 	%rd960, [%rd285];
	ld.u64 	%rd961, [%rd285+8];
	ld.u64 	%rd962, [%rd285+16];
	ld.u64 	%rd963, [%rd285+24];
	ld.v4.u16 	{%rs126, %rs127, %rs128, %rs129}, [%rd285+32];
	st.shared.u64 	[%r249], %rd960;
	st.shared.u64 	[%r249+8], %rd961;
	st.shared.u64 	[%r249+16], %rd962;
	st.shared.u64 	[%r249+24], %rd963;
	st.shared.v4.u16 	[%r249+32], {%rs126, %rs127, %rs128, %rs129};
	bra.uni 	$L__BB1_401;

$L__BB1_400:
	ld.u64 	%rd972, [%rd285];
	ld.u64 	%rd973, [%rd285+8];
	ld.u64 	%rd974, [%rd285+16];
	ld.u64 	%rd975, [%rd285+24];
	ld.v4.u16 	{%rs150, %rs151, %rs152, %rs153}, [%rd285+32];
	add.s32 	%r1470, %r954, -1280;
	st.shared.u64 	[%r1470], %rd972;
	add.s32 	%r1471, %r954, -1280;
	st.shared.u64 	[%r1471+8], %rd973;
	add.s32 	%r1472, %r954, -1280;
	st.shared.u64 	[%r1472+16], %rd974;
	add.s32 	%r1473, %r954, -1280;
	st.shared.u64 	[%r1473+24], %rd975;
	add.s32 	%r1474, %r954, -1280;
	st.shared.v4.u16 	[%r1474+32], {%rs150, %rs151, %rs152, %rs153};
	bra.uni 	$L__BB1_401;

$L__BB1_396:
	ld.u64 	%rd964, [%rd285];
	ld.u64 	%rd965, [%rd285+8];
	ld.u64 	%rd966, [%rd285+16];
	ld.u64 	%rd967, [%rd285+24];
	ld.v4.u16 	{%rs134, %rs135, %rs136, %rs137}, [%rd285+32];
	st.shared.u64 	[%r249], %rd964;
	st.shared.u64 	[%r249+8], %rd965;
	st.shared.u64 	[%r249+16], %rd966;
	st.shared.u64 	[%r249+24], %rd967;
	st.shared.v4.u16 	[%r249+32], {%rs134, %rs135, %rs136, %rs137};

$L__BB1_401:
	cvt.u64.u32 	%rd1455, %r1674;
	cvt.u32.u64 	%r955, %rd1455;
	bar.warp.sync 	%r789;
	add.s32 	%r1674, %r955, 1;
	setp.lt.u32 	%p329, %r1674, %r783;
	@%p329 bra 	$L__BB1_243;

$L__BB1_402:
	ld.shared.u8 	%rs158, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	mul.wide.u16 	%r957, %rs158, 4;
	add.s32 	%r958, %r551, %r957;
	st.shared.u32 	[%r958+10392], %r142;
	add.s16 	%rs159, %rs158, 1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs159;
	ld.shared.u32 	%r959, [_ZZN16HarmonizeProgramI6collazE10fill_stashEjbE10link_count];
	add.s32 	%r1673, %r1673, 1;
	setp.lt.u32 	%p330, %r1673, %r959;
	@%p330 bra 	$L__BB1_241;

$L__BB1_403:
	bar.warp.sync 	%r697;
	membar.gl;
	ld.shared.u8 	%rs287, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];

$L__BB1_404:
	ld.shared.u8 	%rs160, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10];
	setp.eq.s16 	%p331, %rs160, 0;
	setp.ne.s16 	%p332, %rs287, 8;
	or.pred  	%p333, %p331, %p332;
	@%p333 bra 	$L__BB1_409;

$L__BB1_406:
	st.local.u64 	[%rd596], %rd589;
	st.local.u64 	[%rd596+8], %rd597;
	st.local.u64 	[%rd596+16], %rd591;
	st.local.u64 	[%rd596+24], %rd592;
	st.local.u64 	[%rd596+32], %rd600;
	st.local.u64 	[%rd596+40], %rd601;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd602;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd595;
	.param .b32 retval0;
	call.uni (retval0), 
	_make_work, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r963, [retval0+0];
	} // callseq 4
	ld.local.u8 	%rs162, [%rd603];
	setp.ne.s16 	%p334, %rs162, 0;
	mov.u32 	%r964, -1;
	vote.sync.any.pred 	%p335, %p334, %r964;
	selp.u16 	%rs163, 1, 0, %p335;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10], %rs163;
	// begin inline asm
	activemask.b32 %r960;
	// end inline asm
	brev.b32 	%r966, %r960;
	bfind.shiftamt.u32 	%r967, %r966;
	setp.ne.s32 	%p336, %r967, %r3;
	ld.shared.u8 	%rs164, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9];
	setp.ne.s16 	%p337, %rs164, 0;
	or.pred  	%p338, %p337, %p336;
	ld.shared.u8 	%rs165, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.eq.s16 	%p339, %rs165, 0;
	or.pred  	%p340, %p338, %p339;
	@%p340 bra 	$L__BB1_408;

	ld.u64 	%rd983, [%rd589+32];
	add.s64 	%rd984, %rd983, 8;
	atom.add.u32 	%r968, [%rd984], 1;
	mov.u16 	%rs166, 1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9], %rs166;

$L__BB1_408:
	bar.warp.sync 	-1;
	ld.shared.u8 	%rs167, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10];
	setp.ne.s16 	%p341, %rs167, 0;
	ld.shared.u8 	%rs168, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	setp.eq.s16 	%p342, %rs168, 8;
	and.pred  	%p343, %p341, %p342;
	@%p343 bra 	$L__BB1_406;

$L__BB1_409:
	// begin inline asm
	activemask.b32 %r969;
	// end inline asm
	bar.warp.sync 	%r969;
	// begin inline asm
	activemask.b32 %r970;
	// end inline asm
	brev.b32 	%r971, %r970;
	bfind.shiftamt.u32 	%r972, %r971;
	setp.ne.s32 	%p344, %r972, %r3;
	@%p344 bra 	$L__BB1_418;

	ld.shared.u8 	%rs28, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	setp.eq.s16 	%p345, %rs28, 8;
	@%p345 bra 	$L__BB1_412;
	bra.uni 	$L__BB1_411;

$L__BB1_412:
	ld.shared.u8 	%rs29, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+16];
	mov.u32 	%r1712, 0;
	mov.u32 	%r1713, 2;
	setp.eq.s16 	%p346, %rs29, 8;
	mov.u32 	%r1714, 8;
	@%p346 bra 	$L__BB1_414;

	cvt.u32.u16 	%r979, %rs29;
	mad.lo.s32 	%r981, %r979, 1296, %r551;
	ld.shared.u32 	%r1712, [%r981+1312];
	setp.eq.s32 	%p347, %r1712, 0;
	selp.b32 	%r1713, 2, 0, %p347;
	selp.b32 	%r1714, 8, %r979, %p347;

$L__BB1_414:
	ld.shared.u8 	%rs30, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+17];
	setp.eq.s16 	%p348, %rs30, 8;
	@%p348 bra 	$L__BB1_416;

	cvt.u32.u16 	%r982, %rs30;
	mad.lo.s32 	%r984, %r982, 1296, %r551;
	ld.shared.u32 	%r985, [%r984+1312];
	setp.gt.u32 	%p349, %r985, %r1712;
	selp.b32 	%r1713, 1, %r1713, %p349;
	selp.b32 	%r1714, %r982, %r1714, %p349;

$L__BB1_416:
	setp.eq.s32 	%p350, %r1714, 8;
	setp.ne.s32 	%p351, %r1714, 8;
	selp.u16 	%rs173, 1, 0, %p351;
	st.shared.u8 	[_ZZN16HarmonizeProgramI6collazE18advance_stash_iterEvE6result], %rs173;
	@%p350 bra 	$L__BB1_418;

	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+12], %r1714;
	add.s32 	%r987, %r551, 14;
	add.s32 	%r988, %r987, %r1713;
	mov.u16 	%rs174, 8;
	st.shared.u8 	[%r988+2], %rs174;
	ld.shared.u8 	%rs175, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	add.s16 	%rs176, %rs175, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], %rs176;
	bra.uni 	$L__BB1_418;

$L__BB1_411:
	cvt.u32.u16 	%r973, %rs28;
	mad.lo.s32 	%r975, %r973, 1296, %r551;
	ld.shared.u8 	%rs169, [%r975+1304];
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+12], %rs28;
	ld.shared.u8 	%rs170, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	add.s16 	%rs171, %rs170, -1;
	st.shared.v2.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], {%rs171, %rs169};
	mov.u16 	%rs172, 1;
	st.shared.u8 	[_ZZN16HarmonizeProgramI6collazE18advance_stash_iterEvE6result], %rs172;

$L__BB1_418:
	bar.warp.sync 	%r969;
	ld.shared.u8 	%rs177, [_ZZN16HarmonizeProgramI6collazE18advance_stash_iterEvE6result];
	setp.ne.s16 	%p352, %rs177, 0;
	@%p352 bra 	$L__BB1_694;

	// begin inline asm
	activemask.b32 %r989;
	// end inline asm
	bar.warp.sync 	%r989;
	// begin inline asm
	activemask.b32 %r990;
	// end inline asm
	brev.b32 	%r991, %r990;
	bfind.shiftamt.u32 	%r992, %r991;
	setp.ne.s32 	%p353, %r992, %r3;
	@%p353 bra 	$L__BB1_519;

	mov.u32 	%r993, 6;
	ld.shared.u8 	%r994, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.gt.u32 	%p354, %r994, 6;
	sub.s32 	%r995, %r993, %r994;
	selp.b32 	%r265, 0, %r995, %p354;
	ld.shared.u8 	%rs178, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	cvt.u32.u16 	%r996, %rs178;
	and.b32  	%r266, %r996, 255;
	cvt.u64.u16 	%rd985, %rs178;
	and.b64  	%rd986, %rd985, 255;
	mov.u64 	%rd987, 8;
	sub.s64 	%rd988, %rd987, %rd986;
	cvt.u64.u32 	%rd989, %r265;
	setp.ge.u64 	%p355, %rd988, %rd989;
	@%p355 bra 	$L__BB1_472;

	mov.u32 	%r997, 8;
	sub.s32 	%r267, %r997, %r265;
	setp.ge.u32 	%p356, %r267, %r266;
	@%p356 bra 	$L__BB1_472;

	add.s32 	%r998, %r265, %r266;
	add.s32 	%r268, %r998, -8;
	add.s32 	%r999, %r998, -9;
	and.b32  	%r269, %r268, 3;
	setp.lt.u32 	%p357, %r999, 3;
	mov.u64 	%rd1615, -1;
	@%p357 bra 	$L__BB1_445;

	sub.s32 	%r1715, %r268, %r269;

$L__BB1_424:
	ld.shared.u8 	%rs31, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p358, %rs31, 0;
	mov.u32 	%r1000, -1;
	mov.u32 	%r1716, %r1000;
	@%p358 bra 	$L__BB1_426;

	mul.wide.u16 	%r1001, %rs31, 4;
	add.s32 	%r1003, %r551, %r1001;
	ld.shared.u32 	%r1716, [%r1003+10388];
	add.s16 	%rs179, %rs31, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs179;

$L__BB1_426:
	cvt.u64.u32 	%rd287, %r1716;
	ld.u64 	%rd993, [%rd589+16];
	mul.wide.u32 	%rd994, %r1716, 1296;
	add.s64 	%rd995, %rd993, %rd994;
	st.u32 	[%rd995+1280], %r1000;
	setp.eq.s64 	%p359, %rd1615, -1;
	@%p359 bra 	$L__BB1_428;

	and.b64  	%rd996, %rd1615, 4294967295;
	ld.u64 	%rd997, [%rd589+16];
	mul.lo.s64 	%rd998, %rd996, 1296;
	add.s64 	%rd999, %rd997, %rd998;
	st.u32 	[%rd999+1280], %r1716;
	and.b64  	%rd1607, %rd1615, -4294967296;
	bra.uni 	$L__BB1_429;

$L__BB1_428:
	shl.b64 	%rd1607, %rd287, 32;

$L__BB1_429:
	ld.shared.u8 	%rs32, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p360, %rs32, 0;
	mov.u32 	%r1005, -1;
	mov.u32 	%r1717, %r1005;
	@%p360 bra 	$L__BB1_431;

	mul.wide.u16 	%r1006, %rs32, 4;
	add.s32 	%r1008, %r551, %r1006;
	ld.shared.u32 	%r1717, [%r1008+10388];
	add.s16 	%rs180, %rs32, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs180;

$L__BB1_431:
	ld.u64 	%rd1000, [%rd589+16];
	mul.wide.u32 	%rd1001, %r1717, 1296;
	add.s64 	%rd1002, %rd1000, %rd1001;
	st.u32 	[%rd1002+1280], %r1005;
	or.b64  	%rd1003, %rd1607, %rd287;
	setp.eq.s64 	%p361, %rd1003, -1;
	@%p361 bra 	$L__BB1_433;

	ld.u64 	%rd1004, [%rd589+16];
	mul.lo.s64 	%rd1005, %rd287, 1296;
	add.s64 	%rd1006, %rd1004, %rd1005;
	st.u32 	[%rd1006+1280], %r1717;
	bra.uni 	$L__BB1_434;

$L__BB1_433:
	cvt.u64.u32 	%rd1507, %r1717;
	shl.b64 	%rd1607, %rd1507, 32;

$L__BB1_434:
	cvt.u64.u32 	%rd1506, %r1717;
	or.b64  	%rd294, %rd1607, %rd1506;
	ld.shared.u8 	%rs33, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p362, %rs33, 0;
	mov.u32 	%r1010, -1;
	mov.u32 	%r1718, %r1010;
	@%p362 bra 	$L__BB1_436;

	mul.wide.u16 	%r1011, %rs33, 4;
	add.s32 	%r1013, %r551, %r1011;
	ld.shared.u32 	%r1718, [%r1013+10388];
	add.s16 	%rs181, %rs33, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs181;

$L__BB1_436:
	cvt.u64.u32 	%rd295, %r1718;
	ld.u64 	%rd1007, [%rd589+16];
	mul.wide.u32 	%rd1008, %r1718, 1296;
	add.s64 	%rd1009, %rd1007, %rd1008;
	st.u32 	[%rd1009+1280], %r1010;
	setp.eq.s64 	%p363, %rd294, -1;
	@%p363 bra 	$L__BB1_438;

	and.b64  	%rd1010, %rd294, 4294967295;
	ld.u64 	%rd1011, [%rd589+16];
	mul.lo.s64 	%rd1012, %rd1010, 1296;
	add.s64 	%rd1013, %rd1011, %rd1012;
	st.u32 	[%rd1013+1280], %r1718;
	and.b64  	%rd1609, %rd1607, -4294967296;
	bra.uni 	$L__BB1_439;

$L__BB1_438:
	shl.b64 	%rd1609, %rd295, 32;

$L__BB1_439:
	ld.shared.u8 	%rs34, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p364, %rs34, 0;
	mov.u32 	%r1015, -1;
	mov.u32 	%r1719, %r1015;
	@%p364 bra 	$L__BB1_441;

	mul.wide.u16 	%r1016, %rs34, 4;
	add.s32 	%r1018, %r551, %r1016;
	ld.shared.u32 	%r1719, [%r1018+10388];
	add.s16 	%rs182, %rs34, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs182;

$L__BB1_441:
	ld.u64 	%rd1014, [%rd589+16];
	mul.wide.u32 	%rd1015, %r1719, 1296;
	add.s64 	%rd1016, %rd1014, %rd1015;
	st.u32 	[%rd1016+1280], %r1015;
	or.b64  	%rd1017, %rd1609, %rd295;
	setp.eq.s64 	%p365, %rd1017, -1;
	@%p365 bra 	$L__BB1_443;

	ld.u64 	%rd1018, [%rd589+16];
	mul.lo.s64 	%rd1019, %rd295, 1296;
	add.s64 	%rd1020, %rd1018, %rd1019;
	st.u32 	[%rd1020+1280], %r1719;
	bra.uni 	$L__BB1_444;

$L__BB1_443:
	cvt.u64.u32 	%rd1509, %r1719;
	shl.b64 	%rd1609, %rd1509, 32;

$L__BB1_444:
	cvt.u64.u32 	%rd1508, %r1719;
	or.b64  	%rd1615, %rd1609, %rd1508;
	add.s32 	%r1715, %r1715, -4;
	setp.ne.s32 	%p366, %r1715, 0;
	@%p366 bra 	$L__BB1_424;

$L__BB1_445:
	setp.eq.s32 	%p367, %r269, 0;
	@%p367 bra 	$L__BB1_464;

	ld.shared.u8 	%rs35, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p368, %rs35, 0;
	mov.u32 	%r1020, -1;
	mov.u32 	%r1720, %r1020;
	@%p368 bra 	$L__BB1_448;

	mul.wide.u16 	%r1021, %rs35, 4;
	add.s32 	%r1023, %r551, %r1021;
	ld.shared.u32 	%r1720, [%r1023+10388];
	add.s16 	%rs183, %rs35, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs183;

$L__BB1_448:
	cvt.u64.u32 	%rd305, %r1720;
	ld.u64 	%rd1021, [%rd589+16];
	mul.wide.u32 	%rd1022, %r1720, 1296;
	add.s64 	%rd1023, %rd1021, %rd1022;
	st.u32 	[%rd1023+1280], %r1020;
	setp.eq.s64 	%p369, %rd1615, -1;
	@%p369 bra 	$L__BB1_450;

	and.b64  	%rd1024, %rd1615, 4294967295;
	ld.u64 	%rd1025, [%rd589+16];
	mul.lo.s64 	%rd1026, %rd1024, 1296;
	add.s64 	%rd1027, %rd1025, %rd1026;
	st.u32 	[%rd1027+1280], %r1720;
	and.b64  	%rd1613, %rd1615, -4294967296;
	bra.uni 	$L__BB1_451;

$L__BB1_450:
	shl.b64 	%rd1613, %rd305, 32;

$L__BB1_451:
	or.b64  	%rd1615, %rd1613, %rd305;
	setp.eq.s32 	%p370, %r269, 1;
	@%p370 bra 	$L__BB1_464;

	ld.shared.u8 	%rs36, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p371, %rs36, 0;
	mov.u32 	%r1025, -1;
	mov.u32 	%r1721, %r1025;
	@%p371 bra 	$L__BB1_454;

	mul.wide.u16 	%r1026, %rs36, 4;
	add.s32 	%r1028, %r551, %r1026;
	ld.shared.u32 	%r1721, [%r1028+10388];
	add.s16 	%rs184, %rs36, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs184;

$L__BB1_454:
	cvt.u64.u32 	%rd310, %r1721;
	ld.u64 	%rd1028, [%rd589+16];
	mul.wide.u32 	%rd1029, %r1721, 1296;
	add.s64 	%rd1030, %rd1028, %rd1029;
	st.u32 	[%rd1030+1280], %r1025;
	setp.eq.s64 	%p372, %rd1615, -1;
	@%p372 bra 	$L__BB1_456;

	ld.u64 	%rd1031, [%rd589+16];
	mul.lo.s64 	%rd1032, %rd305, 1296;
	add.s64 	%rd1033, %rd1031, %rd1032;
	st.u32 	[%rd1033+1280], %r1721;
	bra.uni 	$L__BB1_457;

$L__BB1_456:
	shl.b64 	%rd1613, %rd310, 32;

$L__BB1_457:
	or.b64  	%rd1615, %rd1613, %rd310;
	setp.eq.s32 	%p373, %r269, 2;
	@%p373 bra 	$L__BB1_464;

	ld.shared.u8 	%rs37, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p374, %rs37, 0;
	mov.u32 	%r1030, -1;
	mov.u32 	%r1722, %r1030;
	@%p374 bra 	$L__BB1_460;

	mul.wide.u16 	%r1031, %rs37, 4;
	add.s32 	%r1033, %r551, %r1031;
	ld.shared.u32 	%r1722, [%r1033+10388];
	add.s16 	%rs185, %rs37, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs185;

$L__BB1_460:
	cvt.u64.u32 	%rd314, %r1722;
	ld.u64 	%rd1034, [%rd589+16];
	mul.wide.u32 	%rd1035, %r1722, 1296;
	add.s64 	%rd1036, %rd1034, %rd1035;
	st.u32 	[%rd1036+1280], %r1030;
	setp.eq.s64 	%p375, %rd1615, -1;
	@%p375 bra 	$L__BB1_462;

	and.b64  	%rd1037, %rd1615, 4294967295;
	ld.u64 	%rd1038, [%rd589+16];
	mul.lo.s64 	%rd1039, %rd1037, 1296;
	add.s64 	%rd1040, %rd1038, %rd1039;
	st.u32 	[%rd1040+1280], %r1722;
	and.b64  	%rd1614, %rd1613, -4294967296;
	bra.uni 	$L__BB1_463;

$L__BB1_462:
	shl.b64 	%rd1614, %rd314, 32;

$L__BB1_463:
	or.b64  	%rd1615, %rd1614, %rd314;

$L__BB1_464:
	mov.u32 	%r1614, 8;
	sub.s32 	%r1613, %r1614, %r265;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %r1613;
	ld.local.u32 	%r1035, [%rd1+4];
	mad.lo.s32 	%r287, %r1035, 69069, 1;
	st.local.u32 	[%rd1+4], %r287;
	setp.eq.s64 	%p376, %rd1615, -1;
	@%p376 bra 	$L__BB1_472;

	ld.u64 	%rd1041, [%rd589+24];
	membar.gl;
	shl.b32 	%r1036, %r287, 3;
	cvt.u64.u32 	%rd1042, %r1036;
	and.b64  	%rd1043, %rd1042, 65528;
	add.s64 	%rd320, %rd1041, %rd1043;
	atom.exch.b64 	%rd1616, [%rd320], %rd1615;
	setp.eq.s64 	%p377, %rd1616, -1;
	@%p377 bra 	$L__BB1_472;

$L__BB1_467:
	cvt.u32.u64 	%r1037, %rd1616;
	setp.eq.s32 	%p378, %r1037, -1;
	setp.gt.u64 	%p379, %rd1616, -4294967297;
	or.pred  	%p380, %p379, %p378;
	@%p380 bra 	$L__BB1_471;

	atom.exch.b64 	%rd323, [%rd320], -1;
	setp.eq.s64 	%p381, %rd323, -1;
	@%p381 bra 	$L__BB1_470;

	shr.u64 	%rd1044, %rd1616, 32;
	and.b64  	%rd1045, %rd323, 4294967295;
	ld.u64 	%rd1046, [%rd589+16];
	mul.lo.s64 	%rd1047, %rd1045, 1296;
	add.s64 	%rd1048, %rd1046, %rd1047;
	st.u32 	[%rd1048+1280], %rd1044;
	and.b64  	%rd1049, %rd1616, 4294967295;
	and.b64  	%rd1050, %rd323, -4294967296;
	or.b64  	%rd1616, %rd1050, %rd1049;

$L__BB1_470:
	membar.gl;
	atom.exch.b64 	%rd1616, [%rd320], %rd1616;
	setp.eq.s64 	%p382, %rd1616, -1;
	@%p382 bra 	$L__BB1_472;
	bra.uni 	$L__BB1_467;

$L__BB1_471:
	atom.exch.b64 	%rd1051, [%rd320], %rd1616;

$L__BB1_472:
	mov.pred 	%p694, -1;
	mov.u32 	%r1735, 0;

$L__BB1_473:
	mov.u32 	%r1734, 0;
	not.pred 	%p384, %p694;
	@%p384 bra 	$L__BB1_516;

	ld.u64 	%rd327, [%rd589+32];
	ld.u32 	%r1041, [%rd327+8];
	setp.eq.s32 	%p385, %r1041, 0;
	@%p385 bra 	$L__BB1_515;

	ld.u32 	%r1042, [%rd327+4];
	setp.ne.s32 	%p386, %r1042, 0;
	@%p386 bra 	$L__BB1_515;

	ld.shared.u32 	%rd328, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx];
	mul.lo.s64 	%rd1053, %rd328, 65544;
	add.s64 	%rd1054, %rd327, %rd1053;
	ld.u32 	%r1043, [%rd1054+16];
	setp.eq.s32 	%p387, %r1043, 0;
	mov.u64 	%rd1623, -1;
	@%p387 bra 	$L__BB1_489;

	ld.local.u32 	%r1044, [%rd1+4];
	mad.lo.s32 	%r1045, %r1044, 69069, 1;
	st.local.u32 	[%rd1+4], %r1045;
	and.b32  	%r290, %r1045, 8191;
	membar.gl;
	ld.u64 	%rd329, [%rd589+32];
	membar.gl;
	mov.u32 	%r1725, %r290;

$L__BB1_478:
	mul.lo.s64 	%rd1510, %rd328, 65544;
	add.s64 	%rd1056, %rd329, %rd1510;
	mul.wide.u32 	%rd1057, %r1725, 8;
	add.s64 	%rd1058, %rd1056, %rd1057;
	add.s64 	%rd330, %rd1058, 24;
	ld.u64 	%rd1059, [%rd1058+24];
	setp.eq.s64 	%p388, %rd1059, -1;
	@%p388 bra 	$L__BB1_481;

	atom.exch.b64 	%rd1623, [%rd330], -1;
	setp.eq.s64 	%p389, %rd1623, -1;
	@%p389 bra 	$L__BB1_481;
	bra.uni 	$L__BB1_480;

$L__BB1_481:
	add.s32 	%r1725, %r1725, 1;
	setp.lt.u32 	%p390, %r1725, 8192;
	@%p390 bra 	$L__BB1_478;

	setp.eq.s32 	%p391, %r290, 0;
	mov.u64 	%rd1623, -1;
	@%p391 bra 	$L__BB1_488;

	mov.u32 	%r1726, 0;

$L__BB1_484:
	mul.lo.s64 	%rd1512, %rd328, 65544;
	add.s64 	%rd1511, %rd329, %rd1510;
	mul.wide.u32 	%rd1063, %r1726, 8;
	add.s64 	%rd1064, %rd1511, %rd1063;
	add.s64 	%rd333, %rd1064, 24;
	ld.u64 	%rd1065, [%rd1064+24];
	setp.eq.s64 	%p392, %rd1065, -1;
	@%p392 bra 	$L__BB1_487;

	atom.exch.b64 	%rd1623, [%rd333], -1;
	setp.eq.s64 	%p393, %rd1623, -1;
	@%p393 bra 	$L__BB1_487;
	bra.uni 	$L__BB1_486;

$L__BB1_487:
	mov.u64 	%rd1623, -1;
	add.s32 	%r1726, %r1726, 1;
	setp.lt.u32 	%p394, %r1726, %r290;
	@%p394 bra 	$L__BB1_484;
	bra.uni 	$L__BB1_488;

$L__BB1_480:
	membar.gl;
	mov.u32 	%r1727, %r1725;
	bra.uni 	$L__BB1_488;

$L__BB1_486:
	membar.gl;
	mov.u32 	%r1727, %r1726;

$L__BB1_488:
	membar.gl;

$L__BB1_489:
	setp.lt.u32 	%p695, %r1735, %r265;
	setp.ge.u32 	%p395, %r1735, %r265;
	setp.eq.s64 	%p396, %rd1623, -1;
	mov.u32 	%r1734, 0;
	or.pred  	%p397, %p396, %p395;
	@%p397 bra 	$L__BB1_499;

$L__BB1_491:
	ld.shared.u8 	%rs186, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.gt.u16 	%p399, %rs186, 7;
	mov.pred 	%p695, -1;
	@%p399 bra 	$L__BB1_499;

	shr.u64 	%rd1067, %rd1623, 32;
	cvt.u32.u64 	%r1731, %rd1067;
	ld.u64 	%rd1068, [%rd589+16];
	mul.lo.s64 	%rd1069, %rd1067, 1296;
	add.s64 	%rd1070, %rd1068, %rd1069;
	ld.u32 	%r1049, [%rd1070+1280];
	cvt.u64.u32 	%rd1071, %r1049;
	shl.b64 	%rd340, %rd1071, 32;
	setp.eq.s32 	%p400, %r1049, -1;
	@%p400 bra 	$L__BB1_495;

	cvt.u32.u64 	%r1050, %rd1623;
	setp.ne.s32 	%p401, %r1050, %r1731;
	and.b64  	%rd1072, %rd1623, 4294967295;
	or.b64  	%rd1623, %rd340, %rd1072;
	@%p401 bra 	$L__BB1_497;

	mov.u64 	%rd1623, -1;
	bra.uni 	$L__BB1_497;

$L__BB1_495:
	or.b64  	%rd1623, %rd340, 4294967295;

$L__BB1_497:
	setp.eq.s32 	%p403, %r1731, -1;
	@%p403 bra 	$L__BB1_499;

	shl.b32 	%r1051, %r1735, 2;
	mov.u32 	%r1052, _ZZN16HarmonizeProgramI6collazE10fill_stashEjbE5links;
	add.s32 	%r1053, %r1052, %r1051;
	st.shared.u32 	[%r1053], %r1731;
	ld.u64 	%rd1074, [%rd589+16];
	mul.wide.u32 	%rd1075, %r1731, 1296;
	add.s64 	%rd1076, %rd1074, %rd1075;
	ld.u32 	%r1054, [%rd1076+1288];
	add.s32 	%r1734, %r1054, %r1734;
	add.s32 	%r1735, %r1735, 1;
	setp.lt.u32 	%p695, %r1735, %r265;
	setp.ne.s64 	%p404, %rd1623, -1;
	and.pred  	%p405, %p404, %p695;
	@%p405 bra 	$L__BB1_491;

$L__BB1_499:
	setp.eq.s32 	%p406, %r1734, 0;
	@%p406 bra 	$L__BB1_514;
	bra.uni 	$L__BB1_500;

$L__BB1_514:
	mov.u32 	%r1734, 0;
	mov.pred 	%p694, 0;
	@%p695 bra 	$L__BB1_473;
	bra.uni 	$L__BB1_516;

$L__BB1_515:
	mov.u32 	%r1734, 0;
	mov.u16 	%rs189, 0;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+8], %rs189;

$L__BB1_516:
	ld.shared.u8 	%rs190, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9];
	setp.eq.s16 	%p422, %rs190, 0;
	ld.shared.u8 	%rs191, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.ne.s16 	%p423, %rs191, 0;
	or.pred  	%p424, %p423, %p422;
	setp.ne.s32 	%p425, %r1734, 0;
	or.pred  	%p426, %p425, %p424;
	@%p426 bra 	$L__BB1_518;

	ld.u64 	%rd1098, [%rd589+32];
	add.s64 	%rd1099, %rd1098, 8;
	atom.add.u32 	%r1064, [%rd1099], -1;
	mov.u16 	%rs192, 0;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9], %rs192;

$L__BB1_518:
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10fill_stashEjbE10link_count], %r1735;

$L__BB1_519:
	bar.warp.sync 	%r989;
	membar.gl;
	// begin inline asm
	activemask.b32 %r1065;
	// end inline asm
	brev.b32 	%r1066, %r1065;
	bfind.shiftamt.u32 	%r1067, %r1066;
	setp.ne.s32 	%p427, %r1067, %r3;
	ld.shared.u32 	%r1068, [_ZZN16HarmonizeProgramI6collazE10fill_stashEjbE10link_count];
	setp.eq.s32 	%p428, %r1068, 0;
	or.pred  	%p429, %p427, %p428;
	@%p429 bra 	$L__BB1_683;

	mov.u32 	%r1736, 0;

$L__BB1_521:
	shl.b32 	%r1072, %r1736, 2;
	mov.u32 	%r1073, _ZZN16HarmonizeProgramI6collazE10fill_stashEjbE5links;
	add.s32 	%r1074, %r1073, %r1072;
	ld.shared.u32 	%r313, [%r1074];
	// begin inline asm
	activemask.b32 %r1070;
	// end inline asm
	// begin inline asm
	activemask.b32 %r1071;
	// end inline asm
	ld.u64 	%rd1100, [%rd589+16];
	mul.wide.u32 	%rd1101, %r313, 1296;
	add.s64 	%rd1102, %rd1100, %rd1101;
	ld.v2.u32 	{%r1075, %r1076}, [%rd1102+1288];
	setp.eq.s32 	%p430, %r1075, 0;
	@%p430 bra 	$L__BB1_682;

	mov.u32 	%r1737, 0;

$L__BB1_523:
	ld.u64 	%rd357, [%rd589+16];
	// begin inline asm
	activemask.b32 %r1081;
	// end inline asm
	// begin inline asm
	activemask.b32 %r1082;
	// end inline asm
	// begin inline asm
	activemask.b32 %r1083;
	// end inline asm
	ld.shared.u8 	%rs193, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.lt.u16 	%p431, %rs193, 6;
	@%p431 bra 	$L__BB1_655;

	ld.shared.u8 	%rs194, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.gt.u16 	%p432, %rs194, 1;
	@%p432 bra 	$L__BB1_573;

	// begin inline asm
	activemask.b32 %r1084;
	// end inline asm
	bar.warp.sync 	%r1084;
	// begin inline asm
	activemask.b32 %r1085;
	// end inline asm
	brev.b32 	%r1086, %r1085;
	bfind.shiftamt.u32 	%r1087, %r1086;
	setp.ne.s32 	%p433, %r1087, %r3;
	@%p433 bra 	$L__BB1_572;

	ld.shared.u8 	%rd358, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.gt.u64 	%p434, %rd358, 2;
	mov.u64 	%rd1104, 2;
	sub.s64 	%rd1105, %rd1104, %rd358;
	and.b64  	%rd1106, %rd1105, 4294967295;
	selp.b64 	%rd359, 0, %rd1106, %p434;
	mov.u64 	%rd1629, 0;
	setp.eq.s64 	%p435, %rd359, 0;
	@%p435 bra 	$L__BB1_539;

	mov.u64 	%rd1629, 0;
	ld.u64 	%rd360, [%rd589];
	ld.u32 	%rd1108, [%rd360];
	ld.u64 	%rd1109, [%rd589+8];
	setp.le.u64 	%p436, %rd1109, %rd1108;
	@%p436 bra 	$L__BB1_539;

	cvt.u32.u64 	%r1738, %rd359;
	atom.add.u32 	%r1088, [%rd360], %r1738;
	cvt.u64.u32 	%rd361, %r1088;
	ld.u64 	%rd362, [%rd589+8];
	sub.s64 	%rd1110, %rd362, %rd359;
	setp.ge.u64 	%p437, %rd1110, %rd361;
	@%p437 bra 	$L__BB1_531;

	setp.le.u64 	%p438, %rd362, %rd361;
	mov.u32 	%r1738, 0;
	@%p438 bra 	$L__BB1_531;

	cvt.u32.u64 	%r1090, %rd361;
	cvt.u32.u64 	%r1091, %rd362;
	sub.s32 	%r1738, %r1091, %r1090;

$L__BB1_531:
	mov.u64 	%rd1629, 0;
	setp.eq.s32 	%p439, %r1738, 0;
	@%p439 bra 	$L__BB1_539;

	add.s32 	%r1093, %r1738, -1;
	setp.lt.u32 	%p440, %r1093, 3;
	mov.u64 	%rd1627, 0;
	mov.u32 	%r1741, 0;
	@%p440 bra 	$L__BB1_535;

	and.b32  	%r1560, %r1738, 3;
	sub.s32 	%r1740, %r1738, %r1560;

$L__BB1_534:
	cvt.u32.u64 	%r1095, %rd361;
	add.s32 	%r1096, %r1741, %r1095;
	add.s64 	%rd1115, %rd1627, %rd358;
	cvt.u32.u64 	%r1097, %rd1115;
	shl.b32 	%r1098, %r1097, 2;
	add.s32 	%r1100, %r551, %r1098;
	st.shared.u32 	[%r1100+10392], %r1096;
	add.s32 	%r1101, %r1096, 1;
	st.shared.u32 	[%r1100+10396], %r1101;
	add.s32 	%r1102, %r1096, 2;
	st.shared.u32 	[%r1100+10400], %r1102;
	add.s32 	%r1103, %r1096, 3;
	st.shared.u32 	[%r1100+10404], %r1103;
	add.s64 	%rd1627, %rd1627, 4;
	add.s32 	%r1741, %r1741, 4;
	add.s32 	%r1740, %r1740, -4;
	setp.ne.s32 	%p441, %r1740, 0;
	@%p441 bra 	$L__BB1_534;

$L__BB1_535:
	and.b32  	%r1561, %r1738, 3;
	setp.eq.s32 	%p442, %r1561, 0;
	mov.u64 	%rd1629, %rd1627;
	@%p442 bra 	$L__BB1_539;

	and.b32  	%r1562, %r1738, 3;
	cvt.u32.u64 	%r1104, %rd361;
	add.s32 	%r334, %r1741, %r1104;
	add.s64 	%rd1116, %rd1627, %rd358;
	cvt.u32.u64 	%r1105, %rd1116;
	shl.b32 	%r1106, %r1105, 2;
	add.s32 	%r1108, %r551, %r1106;
	st.shared.u32 	[%r1108+10392], %r334;
	add.s64 	%rd1629, %rd1627, 1;
	setp.eq.s32 	%p443, %r1562, 1;
	@%p443 bra 	$L__BB1_539;

	add.s64 	%rd1473, %rd1627, %rd358;
	cvt.u32.u64 	%r1566, %rd1473;
	shl.b32 	%r1565, %r1566, 2;
	add.s32 	%r1564, %r551, %r1565;
	and.b32  	%r1563, %r1738, 3;
	add.s32 	%r1109, %r334, 1;
	add.s32 	%r1475, %r1564, 10392;
	st.shared.u32 	[%r1475+4], %r1109;
	add.s64 	%rd1629, %rd1627, 2;
	setp.eq.s32 	%p444, %r1563, 2;
	@%p444 bra 	$L__BB1_539;

	add.s64 	%rd1474, %rd1627, %rd358;
	cvt.u32.u64 	%r1569, %rd1474;
	shl.b32 	%r1568, %r1569, 2;
	add.s32 	%r1567, %r551, %r1568;
	add.s32 	%r1110, %r334, 2;
	add.s32 	%r1476, %r1567, 10392;
	st.shared.u32 	[%r1476+8], %r1110;
	add.s64 	%rd1629, %rd1627, 3;

$L__BB1_539:
	setp.ge.u64 	%p445, %rd1629, %rd359;
	@%p445 bra 	$L__BB1_571;

	mov.u32 	%r1742, 0;

$L__BB1_541:
	mov.u32 	%r336, %r1742;
	ld.local.u32 	%r1112, [%rd1+4];
	mad.lo.s32 	%r1113, %r1112, 69069, 1;
	st.local.u32 	[%rd1+4], %r1113;
	and.b32  	%r337, %r1113, 8191;
	ld.u64 	%rd372, [%rd589+24];
	membar.gl;
	mov.u32 	%r1745, %r337;

$L__BB1_542:
	mul.wide.u32 	%rd1117, %r1745, 8;
	add.s64 	%rd373, %rd372, %rd1117;
	ld.u64 	%rd1118, [%rd373];
	setp.eq.s64 	%p446, %rd1118, -1;
	@%p446 bra 	$L__BB1_545;

	atom.exch.b64 	%rd1634, [%rd373], -1;
	setp.eq.s64 	%p447, %rd1634, -1;
	@%p447 bra 	$L__BB1_545;
	bra.uni 	$L__BB1_544;

$L__BB1_545:
	add.s32 	%r1745, %r1745, 1;
	setp.lt.u32 	%p448, %r1745, 8192;
	@%p448 bra 	$L__BB1_542;

	setp.eq.s32 	%p449, %r337, 0;
	mov.u64 	%rd1634, -1;
	mov.u32 	%r1745, -1;
	@%p449 bra 	$L__BB1_552;

	mov.u32 	%r1744, 0;

$L__BB1_548:
	mul.wide.u32 	%rd1120, %r1744, 8;
	add.s64 	%rd376, %rd372, %rd1120;
	ld.u64 	%rd1121, [%rd376];
	setp.eq.s64 	%p450, %rd1121, -1;
	@%p450 bra 	$L__BB1_551;

	atom.exch.b64 	%rd1634, [%rd376], -1;
	setp.eq.s64 	%p451, %rd1634, -1;
	@%p451 bra 	$L__BB1_551;
	bra.uni 	$L__BB1_550;

$L__BB1_551:
	mov.u64 	%rd1634, -1;
	mov.u32 	%r1745, -1;
	add.s32 	%r1744, %r1744, 1;
	setp.lt.u32 	%p452, %r1744, %r337;
	@%p452 bra 	$L__BB1_548;
	bra.uni 	$L__BB1_552;

$L__BB1_544:
	membar.gl;
	bra.uni 	$L__BB1_552;

$L__BB1_550:
	membar.gl;
	mov.u32 	%r1745, %r1744;

$L__BB1_552:
	cvt.s64.s32 	%rd1123, %rd1629;
	setp.le.u64 	%p453, %rd359, %rd1123;
	@%p453 bra 	$L__BB1_562;

	cvt.u32.u64 	%r1746, %rd1629;
	mov.u64 	%rd1633, %rd1634;

$L__BB1_554:
	setp.eq.s64 	%p454, %rd1633, -1;
	mov.u32 	%r1747, -1;
	mov.u64 	%rd1634, -1;
	@%p454 bra 	$L__BB1_560;

	shr.u64 	%rd1125, %rd1633, 32;
	ld.u64 	%rd1126, [%rd589+16];
	mul.lo.s64 	%rd1127, %rd1125, 1296;
	add.s64 	%rd1128, %rd1126, %rd1127;
	ld.u32 	%r1118, [%rd1128+1280];
	cvt.u64.u32 	%rd1129, %r1118;
	shl.b64 	%rd383, %rd1129, 32;
	setp.eq.s32 	%p455, %r1118, -1;
	@%p455 bra 	$L__BB1_558;

	shr.u64 	%rd1476, %rd1633, 32;
	cvt.u32.u64 	%r1747, %rd1476;
	cvt.u32.u64 	%r1119, %rd1633;
	setp.ne.s32 	%p456, %r1119, %r1747;
	and.b64  	%rd1130, %rd1633, 4294967295;
	or.b64  	%rd1634, %rd383, %rd1130;
	@%p456 bra 	$L__BB1_560;

	shr.u64 	%rd1477, %rd1633, 32;
	cvt.u32.u64 	%r1747, %rd1477;
	mov.u64 	%rd1634, -1;
	bra.uni 	$L__BB1_560;

$L__BB1_558:
	shr.u64 	%rd1478, %rd1633, 32;
	cvt.u32.u64 	%r1747, %rd1478;
	or.b64  	%rd1634, %rd383, 4294967295;

$L__BB1_560:
	setp.eq.s32 	%p457, %r1747, -1;
	@%p457 bra 	$L__BB1_562;

	add.s64 	%rd1132, %rd1629, %rd358;
	cvt.u32.u64 	%r1120, %rd1132;
	shl.b32 	%r1121, %r1120, 2;
	add.s32 	%r1123, %r551, %r1121;
	st.shared.u32 	[%r1123+10392], %r1747;
	add.s64 	%rd1629, %rd1629, 1;
	add.s32 	%r1746, %r1746, 1;
	cvt.s64.s32 	%rd1133, %r1746;
	setp.gt.u64 	%p458, %rd359, %rd1133;
	mov.u64 	%rd1633, %rd1634;
	@%p458 bra 	$L__BB1_554;

$L__BB1_562:
	setp.eq.s64 	%p459, %rd1634, -1;
	@%p459 bra 	$L__BB1_570;

	ld.u64 	%rd1134, [%rd589+24];
	membar.gl;
	mul.wide.u32 	%rd1135, %r1745, 8;
	add.s64 	%rd391, %rd1134, %rd1135;
	atom.exch.b64 	%rd1638, [%rd391], %rd1634;
	setp.eq.s64 	%p460, %rd1638, -1;
	@%p460 bra 	$L__BB1_570;

$L__BB1_565:
	cvt.u32.u64 	%r1124, %rd1638;
	setp.eq.s32 	%p461, %r1124, -1;
	setp.gt.u64 	%p462, %rd1638, -4294967297;
	or.pred  	%p463, %p462, %p461;
	@%p463 bra 	$L__BB1_569;

	atom.exch.b64 	%rd394, [%rd391], -1;
	setp.eq.s64 	%p464, %rd394, -1;
	@%p464 bra 	$L__BB1_568;

	shr.u64 	%rd1136, %rd1638, 32;
	and.b64  	%rd1137, %rd394, 4294967295;
	ld.u64 	%rd1138, [%rd589+16];
	mul.lo.s64 	%rd1139, %rd1137, 1296;
	add.s64 	%rd1140, %rd1138, %rd1139;
	st.u32 	[%rd1140+1280], %rd1136;
	and.b64  	%rd1141, %rd1638, 4294967295;
	and.b64  	%rd1142, %rd394, -4294967296;
	or.b64  	%rd1638, %rd1142, %rd1141;

$L__BB1_568:
	membar.gl;
	atom.exch.b64 	%rd1638, [%rd391], %rd1638;
	setp.eq.s64 	%p465, %rd1638, -1;
	@%p465 bra 	$L__BB1_570;
	bra.uni 	$L__BB1_565;

$L__BB1_569:
	atom.exch.b64 	%rd1143, [%rd391], %rd1638;

$L__BB1_570:
	add.s32 	%r1742, %r336, 1;
	setp.lt.u64 	%p466, %rd1629, %rd359;
	setp.lt.u32 	%p467, %r336, 31;
	and.pred  	%p468, %p466, %p467;
	@%p468 bra 	$L__BB1_541;

$L__BB1_571:
	cvt.u16.u64 	%rs195, %rd1629;
	ld.shared.u8 	%rs196, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	add.s16 	%rs197, %rs196, %rs195;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs197;

$L__BB1_572:
	bar.warp.sync 	%r1084;

$L__BB1_573:
	// begin inline asm
	activemask.b32 %r1125;
	// end inline asm
	bar.warp.sync 	%r1125;
	// begin inline asm
	activemask.b32 %r1126;
	// end inline asm
	brev.b32 	%r1127, %r1126;
	bfind.shiftamt.u32 	%r1128, %r1127;
	setp.ne.s32 	%p469, %r1128, %r3;
	ld.shared.u8 	%rs38, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.lt.u16 	%p470, %rs38, 6;
	or.pred  	%p471, %p469, %p470;
	@%p471 bra 	$L__BB1_654;

	cvt.u32.u16 	%r1131, %rs38;
	add.s32 	%r354, %r1131, -5;
	// begin inline asm
	activemask.b32 %r1129;
	// end inline asm
	bar.warp.sync 	%r1129;
	// begin inline asm
	activemask.b32 %r1130;
	// end inline asm
	brev.b32 	%r1132, %r1130;
	bfind.shiftamt.u32 	%r1133, %r1132;
	setp.ne.s32 	%p472, %r1133, %r3;
	@%p472 bra 	$L__BB1_621;

	ld.shared.u8 	%rs198, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	cvt.u64.u16 	%rd1145, %rs198;
	and.b64  	%rd399, %rd1145, 255;
	cvt.u32.u16 	%r1134, %rs198;
	and.b32  	%r1135, %r1134, 255;
	setp.lt.u32 	%p473, %r354, %r1135;
	mov.u64 	%rd1146, 8;
	sub.s64 	%rd1147, %rd1146, %rd399;
	sub.s32 	%r1136, %r354, %r1135;
	cvt.u64.u32 	%rd1148, %r1136;
	setp.gt.u32 	%p474, %r354, 7;
	selp.b64 	%rd1149, %rd1147, %rd1148, %p474;
	selp.b64 	%rd400, 0, %rd1149, %p473;
	mov.u64 	%rd1644, 0;
	setp.eq.s64 	%p475, %rd400, 0;
	@%p475 bra 	$L__BB1_588;

	mov.u64 	%rd1644, 0;
	ld.u64 	%rd401, [%rd589];
	ld.u32 	%rd1151, [%rd401];
	ld.u64 	%rd1152, [%rd589+8];
	setp.le.u64 	%p476, %rd1152, %rd1151;
	@%p476 bra 	$L__BB1_588;

	cvt.u32.u64 	%r1749, %rd400;
	atom.add.u32 	%r1137, [%rd401], %r1749;
	cvt.u64.u32 	%rd402, %r1137;
	ld.u64 	%rd403, [%rd589+8];
	sub.s64 	%rd1153, %rd403, %rd400;
	setp.ge.u64 	%p477, %rd1153, %rd402;
	@%p477 bra 	$L__BB1_580;

	setp.le.u64 	%p478, %rd403, %rd402;
	mov.u32 	%r1749, 0;
	@%p478 bra 	$L__BB1_580;

	cvt.u32.u64 	%r1139, %rd402;
	cvt.u32.u64 	%r1140, %rd403;
	sub.s32 	%r1749, %r1140, %r1139;

$L__BB1_580:
	mov.u64 	%rd1644, 0;
	setp.eq.s32 	%p479, %r1749, 0;
	@%p479 bra 	$L__BB1_588;

	add.s32 	%r1142, %r1749, -1;
	setp.lt.u32 	%p480, %r1142, 3;
	mov.u64 	%rd1642, 0;
	mov.u32 	%r1752, 0;
	@%p480 bra 	$L__BB1_584;

	and.b32  	%r1574, %r1749, 3;
	sub.s32 	%r1751, %r1749, %r1574;

$L__BB1_583:
	cvt.u32.u64 	%r1144, %rd402;
	add.s32 	%r1145, %r1752, %r1144;
	add.s64 	%rd1158, %rd1642, %rd399;
	cvt.u32.u64 	%r1146, %rd1158;
	shl.b32 	%r1147, %r1146, 2;
	add.s32 	%r1149, %r551, %r1147;
	st.shared.u32 	[%r1149+10392], %r1145;
	add.s32 	%r1150, %r1145, 1;
	st.shared.u32 	[%r1149+10396], %r1150;
	add.s32 	%r1151, %r1145, 2;
	st.shared.u32 	[%r1149+10400], %r1151;
	add.s32 	%r1152, %r1145, 3;
	st.shared.u32 	[%r1149+10404], %r1152;
	add.s64 	%rd1642, %rd1642, 4;
	add.s32 	%r1752, %r1752, 4;
	add.s32 	%r1751, %r1751, -4;
	setp.ne.s32 	%p481, %r1751, 0;
	@%p481 bra 	$L__BB1_583;

$L__BB1_584:
	and.b32  	%r1575, %r1749, 3;
	setp.eq.s32 	%p482, %r1575, 0;
	mov.u64 	%rd1644, %rd1642;
	@%p482 bra 	$L__BB1_588;

	and.b32  	%r1576, %r1749, 3;
	cvt.u32.u64 	%r1153, %rd402;
	add.s32 	%r366, %r1752, %r1153;
	add.s64 	%rd1159, %rd1642, %rd399;
	cvt.u32.u64 	%r1154, %rd1159;
	shl.b32 	%r1155, %r1154, 2;
	add.s32 	%r1157, %r551, %r1155;
	st.shared.u32 	[%r1157+10392], %r366;
	add.s64 	%rd1644, %rd1642, 1;
	setp.eq.s32 	%p483, %r1576, 1;
	@%p483 bra 	$L__BB1_588;

	and.b32  	%r1577, %r1749, 3;
	add.s32 	%r1158, %r366, 1;
	add.s32 	%r1477, %r1157, 10392;
	st.shared.u32 	[%r1477+4], %r1158;
	add.s64 	%rd1644, %rd1642, 2;
	setp.eq.s32 	%p484, %r1577, 2;
	@%p484 bra 	$L__BB1_588;

	add.s32 	%r1159, %r366, 2;
	add.s32 	%r1478, %r1157, 10392;
	st.shared.u32 	[%r1478+8], %r1159;
	add.s64 	%rd1644, %rd1642, 3;

$L__BB1_588:
	setp.ge.u64 	%p485, %rd1644, %rd400;
	@%p485 bra 	$L__BB1_620;

	mov.u32 	%r1753, 0;

$L__BB1_590:
	mov.u32 	%r368, %r1753;
	ld.local.u32 	%r1161, [%rd1+4];
	mad.lo.s32 	%r1162, %r1161, 69069, 1;
	st.local.u32 	[%rd1+4], %r1162;
	and.b32  	%r369, %r1162, 8191;
	ld.u64 	%rd413, [%rd589+24];
	membar.gl;
	mov.u32 	%r1756, %r369;

$L__BB1_591:
	mul.wide.u32 	%rd1160, %r1756, 8;
	add.s64 	%rd414, %rd413, %rd1160;
	ld.u64 	%rd1161, [%rd414];
	setp.eq.s64 	%p486, %rd1161, -1;
	@%p486 bra 	$L__BB1_594;

	atom.exch.b64 	%rd1649, [%rd414], -1;
	setp.eq.s64 	%p487, %rd1649, -1;
	@%p487 bra 	$L__BB1_594;
	bra.uni 	$L__BB1_593;

$L__BB1_594:
	add.s32 	%r1756, %r1756, 1;
	setp.lt.u32 	%p488, %r1756, 8192;
	@%p488 bra 	$L__BB1_591;

	setp.eq.s32 	%p489, %r369, 0;
	mov.u64 	%rd1649, -1;
	mov.u32 	%r1756, -1;
	@%p489 bra 	$L__BB1_601;

	mov.u32 	%r1755, 0;

$L__BB1_597:
	mul.wide.u32 	%rd1163, %r1755, 8;
	add.s64 	%rd417, %rd413, %rd1163;
	ld.u64 	%rd1164, [%rd417];
	setp.eq.s64 	%p490, %rd1164, -1;
	@%p490 bra 	$L__BB1_600;

	atom.exch.b64 	%rd1649, [%rd417], -1;
	setp.eq.s64 	%p491, %rd1649, -1;
	@%p491 bra 	$L__BB1_600;
	bra.uni 	$L__BB1_599;

$L__BB1_600:
	mov.u64 	%rd1649, -1;
	mov.u32 	%r1756, -1;
	add.s32 	%r1755, %r1755, 1;
	setp.lt.u32 	%p492, %r1755, %r369;
	@%p492 bra 	$L__BB1_597;
	bra.uni 	$L__BB1_601;

$L__BB1_593:
	membar.gl;
	bra.uni 	$L__BB1_601;

$L__BB1_599:
	membar.gl;
	mov.u32 	%r1756, %r1755;

$L__BB1_601:
	cvt.s64.s32 	%rd1166, %rd1644;
	setp.le.u64 	%p493, %rd400, %rd1166;
	@%p493 bra 	$L__BB1_611;

	cvt.u32.u64 	%r1757, %rd1644;
	mov.u64 	%rd1648, %rd1649;

$L__BB1_603:
	setp.eq.s64 	%p494, %rd1648, -1;
	mov.u32 	%r1758, -1;
	mov.u64 	%rd1649, -1;
	@%p494 bra 	$L__BB1_609;

	shr.u64 	%rd1168, %rd1648, 32;
	ld.u64 	%rd1169, [%rd589+16];
	mul.lo.s64 	%rd1170, %rd1168, 1296;
	add.s64 	%rd1171, %rd1169, %rd1170;
	ld.u32 	%r1167, [%rd1171+1280];
	cvt.u64.u32 	%rd1172, %r1167;
	shl.b64 	%rd424, %rd1172, 32;
	setp.eq.s32 	%p495, %r1167, -1;
	@%p495 bra 	$L__BB1_607;

	shr.u64 	%rd1481, %rd1648, 32;
	cvt.u32.u64 	%r1758, %rd1481;
	cvt.u32.u64 	%r1168, %rd1648;
	setp.ne.s32 	%p496, %r1168, %r1758;
	and.b64  	%rd1173, %rd1648, 4294967295;
	or.b64  	%rd1649, %rd424, %rd1173;
	@%p496 bra 	$L__BB1_609;

	shr.u64 	%rd1482, %rd1648, 32;
	cvt.u32.u64 	%r1758, %rd1482;
	mov.u64 	%rd1649, -1;
	bra.uni 	$L__BB1_609;

$L__BB1_607:
	shr.u64 	%rd1483, %rd1648, 32;
	cvt.u32.u64 	%r1758, %rd1483;
	or.b64  	%rd1649, %rd424, 4294967295;

$L__BB1_609:
	setp.eq.s32 	%p497, %r1758, -1;
	@%p497 bra 	$L__BB1_611;

	add.s64 	%rd1175, %rd1644, %rd399;
	cvt.u32.u64 	%r1169, %rd1175;
	shl.b32 	%r1170, %r1169, 2;
	add.s32 	%r1172, %r551, %r1170;
	st.shared.u32 	[%r1172+10392], %r1758;
	add.s64 	%rd1644, %rd1644, 1;
	add.s32 	%r1757, %r1757, 1;
	cvt.s64.s32 	%rd1176, %r1757;
	setp.gt.u64 	%p498, %rd400, %rd1176;
	mov.u64 	%rd1648, %rd1649;
	@%p498 bra 	$L__BB1_603;

$L__BB1_611:
	setp.eq.s64 	%p499, %rd1649, -1;
	@%p499 bra 	$L__BB1_619;

	ld.u64 	%rd1177, [%rd589+24];
	membar.gl;
	mul.wide.u32 	%rd1178, %r1756, 8;
	add.s64 	%rd432, %rd1177, %rd1178;
	atom.exch.b64 	%rd1653, [%rd432], %rd1649;
	setp.eq.s64 	%p500, %rd1653, -1;
	@%p500 bra 	$L__BB1_619;

$L__BB1_614:
	cvt.u32.u64 	%r1173, %rd1653;
	setp.eq.s32 	%p501, %r1173, -1;
	setp.gt.u64 	%p502, %rd1653, -4294967297;
	or.pred  	%p503, %p502, %p501;
	@%p503 bra 	$L__BB1_618;

	atom.exch.b64 	%rd435, [%rd432], -1;
	setp.eq.s64 	%p504, %rd435, -1;
	@%p504 bra 	$L__BB1_617;

	shr.u64 	%rd1179, %rd1653, 32;
	and.b64  	%rd1180, %rd435, 4294967295;
	ld.u64 	%rd1181, [%rd589+16];
	mul.lo.s64 	%rd1182, %rd1180, 1296;
	add.s64 	%rd1183, %rd1181, %rd1182;
	st.u32 	[%rd1183+1280], %rd1179;
	and.b64  	%rd1184, %rd1653, 4294967295;
	and.b64  	%rd1185, %rd435, -4294967296;
	or.b64  	%rd1653, %rd1185, %rd1184;

$L__BB1_617:
	membar.gl;
	atom.exch.b64 	%rd1653, [%rd432], %rd1653;
	setp.eq.s64 	%p505, %rd1653, -1;
	@%p505 bra 	$L__BB1_619;
	bra.uni 	$L__BB1_614;

$L__BB1_618:
	atom.exch.b64 	%rd1186, [%rd432], %rd1653;

$L__BB1_619:
	add.s32 	%r1753, %r368, 1;
	setp.lt.u64 	%p506, %rd1644, %rd400;
	setp.lt.u32 	%p507, %r368, 31;
	and.pred  	%p508, %p506, %p507;
	@%p508 bra 	$L__BB1_590;

$L__BB1_620:
	cvt.u16.u64 	%rs199, %rd1644;
	ld.shared.u8 	%rs200, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	add.s16 	%rs201, %rs200, %rs199;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs201;

$L__BB1_621:
	bar.warp.sync 	%r1129;
	setp.eq.s32 	%p509, %r354, 0;
	mov.u32 	%r1769, 0;
	mov.u64 	%rd1658, -1;
	@%p509 bra 	$L__BB1_641;

	mov.u16 	%rs288, 1;
	mov.u32 	%r1760, %r1769;
	mov.u32 	%r1765, %r1769;

$L__BB1_623:
	and.b16  	%rs204, %rs288, 255;
	setp.eq.s16 	%p510, %rs204, 0;
	mov.u32 	%r1766, 8;
	mov.u16 	%rs289, 0;
	@%p510 bra 	$L__BB1_627;

	ld.shared.u8 	%rs40, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	cvt.u32.u16 	%r1766, %rs40;
	setp.eq.s16 	%p511, %rs40, 8;
	@%p511 bra 	$L__BB1_626;

	mad.lo.s32 	%r1180, %r1766, 1296, %r551;
	ld.shared.u32 	%r1181, [%r1180+1304];
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15], %r1181;

$L__BB1_626:
	selp.b16 	%rs289, 0, %rs288, %p511;

$L__BB1_627:
	setp.gt.u32 	%p513, %r1765, 1;
	and.b16  	%rs205, %rs289, 255;
	setp.ne.s16 	%p514, %rs205, 0;
	or.pred  	%p515, %p514, %p513;
	@%p515 bra 	$L__BB1_632;

	mov.u32 	%r1764, %r1765;

$L__BB1_629:
	add.s32 	%r1183, %r551, %r1764;
	ld.shared.u8 	%rs43, [%r1183+16];
	setp.eq.s16 	%p516, %rs43, 8;
	@%p516 bra 	$L__BB1_631;
	bra.uni 	$L__BB1_630;

$L__BB1_631:
	add.s32 	%r1186, %r1764, 1;
	mov.u32 	%r1764, 1;
	setp.lt.u32 	%p517, %r1186, 2;
	mov.u32 	%r1765, 2;
	@%p517 bra 	$L__BB1_629;
	bra.uni 	$L__BB1_632;

$L__BB1_630:
	add.s32 	%r1765, %r1764, 1;
	cvt.u32.u16 	%r1766, %rs43;

$L__BB1_632:
	setp.eq.s32 	%p518, %r1766, 8;
	@%p518 bra 	$L__BB1_641;

	mad.lo.s32 	%r1190, %r1766, 1296, %r551;
	ld.shared.u32 	%r1191, [%r1190+1312];
	add.s32 	%r1769, %r1191, %r1769;
	// begin inline asm
	activemask.b32 %r1187;
	// end inline asm
	ld.shared.u8 	%rs44, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p519, %rs44, 0;
	mov.u32 	%r1188, -1;
	mov.u32 	%r1767, %r1188;
	@%p519 bra 	$L__BB1_635;

	mul.wide.u16 	%r1192, %rs44, 4;
	add.s32 	%r1194, %r551, %r1192;
	ld.shared.u32 	%r1767, [%r1194+10388];
	add.s16 	%rs206, %rs44, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs206;

$L__BB1_635:
	mad.lo.s32 	%r1583, %r1766, 1296, %r551;
	cvt.u64.u32 	%rd441, %r1767;
	ld.u64 	%rd1189, [%rd589+16];
	mov.u32 	%r1768, 0;
	add.s32 	%r1479, %r1583, 1312;
	st.shared.u32 	[%r1479+-8], %r1188;

$L__BB1_636:
	mul.wide.u32 	%rd1485, %r1767, 1296;
	add.s64 	%rd1484, %rd1189, %rd1485;
	mad.lo.s32 	%r1586, %r1766, 1296, %r551;
	add.s32 	%r1585, %r1586, 24;
	shl.b32 	%r1199, %r1768, 3;
	add.s32 	%r1200, %r1585, %r1199;
	ld.shared.v2.u32 	{%r1201, %r1202}, [%r1200];
	mul.wide.s32 	%rd1191, %r1768, 8;
	add.s64 	%rd1192, %rd1484, %rd1191;
	st.v2.u32 	[%rd1192], {%r1201, %r1202};
	add.s32 	%r1768, %r1768, 1;
	setp.lt.u32 	%p520, %r1768, 162;
	@%p520 bra 	$L__BB1_636;

	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE12produce_linkEjE6result], %r1767;
	ld.shared.u8 	%rs207, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	add.s16 	%rs208, %rs207, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], %rs208;
	ld.u64 	%rd1193, [%rd589+16];
	mul.lo.s64 	%rd1194, %rd441, 1296;
	add.s64 	%rd1195, %rd1193, %rd1194;
	mov.u32 	%r1205, -1;
	st.u32 	[%rd1195+1280], %r1205;
	setp.eq.s64 	%p521, %rd1658, -1;
	@%p521 bra 	$L__BB1_639;

	and.b64  	%rd1196, %rd1658, 4294967295;
	ld.u64 	%rd1197, [%rd589+16];
	mul.lo.s64 	%rd1198, %rd1196, 1296;
	add.s64 	%rd1199, %rd1197, %rd1198;
	st.u32 	[%rd1199+1280], %r1767;
	and.b64  	%rd1657, %rd1658, -4294967296;
	bra.uni 	$L__BB1_640;

$L__BB1_639:
	shl.b64 	%rd1657, %rd441, 32;

$L__BB1_640:
	mad.lo.s32 	%r1584, %r1766, 1296, %r551;
	cvt.u32.u16 	%r1582, %rs38;
	add.s32 	%r1581, %r1582, -5;
	or.b64  	%rd1658, %rd1657, %rd441;
	ld.shared.u8 	%r1206, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13];
	add.s32 	%r1480, %r1584, 1312;
	st.shared.u32 	[%r1480+-8], %r1206;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13], %r1766;
	ld.shared.u8 	%rs209, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.gt.u16 	%p522, %rs209, 5;
	add.s32 	%r1760, %r1760, 1;
	setp.lt.u32 	%p523, %r1760, %r1581;
	and.pred  	%p524, %p522, %p523;
	mov.u16 	%rs288, %rs289;
	@%p524 bra 	$L__BB1_623;

$L__BB1_641:
	ld.local.u32 	%r1207, [%rd1+4];
	mad.lo.s32 	%r404, %r1207, 69069, 1;
	st.local.u32 	[%rd1+4], %r404;
	setp.eq.s32 	%p525, %r1769, 0;
	setp.eq.s64 	%p526, %rd1658, -1;
	and.pred  	%p527, %p526, %p525;
	@%p527 bra 	$L__BB1_654;

	ld.u64 	%rd448, [%rd589+32];
	add.s64 	%rd1200, %rd448, 16;
	atom.add.u32 	%r405, [%rd1200], %r1769;
	add.s32 	%r406, %r405, %r1769;
	ld.shared.u32 	%r1208, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424];
	add.s32 	%r1209, %r1208, %r1769;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424], %r1209;
	setp.eq.s32 	%p528, %r405, 0;
	setp.ne.s32 	%p529, %r406, 0;
	and.pred  	%p530, %p528, %p529;
	@%p530 bra 	$L__BB1_645;
	bra.uni 	$L__BB1_643;

$L__BB1_645:
	ld.u64 	%rd1203, [%rd589+32];
	add.s64 	%rd1204, %rd1203, 8;
	atom.add.u32 	%r1211, [%rd1204], 65536;
	bra.uni 	$L__BB1_646;

$L__BB1_643:
	or.pred  	%p533, %p528, %p529;
	@%p533 bra 	$L__BB1_646;

	ld.u64 	%rd1201, [%rd589+32];
	add.s64 	%rd1202, %rd1201, 8;
	atom.add.u32 	%r1210, [%rd1202], -65536;

$L__BB1_646:
	setp.eq.s64 	%p690, %rd1658, -1;
	@%p690 bra 	$L__BB1_654;

	mad.lo.s32 	%r1587, %r1207, 69069, 1;
	membar.gl;
	shl.b32 	%r1212, %r1587, 3;
	cvt.u64.u32 	%rd1205, %r1212;
	and.b64  	%rd1206, %rd1205, 65528;
	add.s64 	%rd1207, %rd448, %rd1206;
	add.s64 	%rd449, %rd1207, 24;
	atom.exch.b64 	%rd1659, [%rd449], %rd1658;
	setp.eq.s64 	%p535, %rd1659, -1;
	@%p535 bra 	$L__BB1_654;

$L__BB1_649:
	cvt.u32.u64 	%r1213, %rd1659;
	setp.eq.s32 	%p536, %r1213, -1;
	setp.gt.u64 	%p537, %rd1659, -4294967297;
	or.pred  	%p538, %p537, %p536;
	@%p538 bra 	$L__BB1_653;

	atom.exch.b64 	%rd452, [%rd449], -1;
	setp.eq.s64 	%p539, %rd452, -1;
	@%p539 bra 	$L__BB1_652;

	shr.u64 	%rd1208, %rd1659, 32;
	and.b64  	%rd1209, %rd452, 4294967295;
	ld.u64 	%rd1210, [%rd589+16];
	mul.lo.s64 	%rd1211, %rd1209, 1296;
	add.s64 	%rd1212, %rd1210, %rd1211;
	st.u32 	[%rd1212+1280], %rd1208;
	and.b64  	%rd1213, %rd1659, 4294967295;
	and.b64  	%rd1214, %rd452, -4294967296;
	or.b64  	%rd1659, %rd1214, %rd1213;

$L__BB1_652:
	membar.gl;
	atom.exch.b64 	%rd1659, [%rd449], %rd1659;
	setp.eq.s64 	%p540, %rd1659, -1;
	@%p540 bra 	$L__BB1_654;
	bra.uni 	$L__BB1_649;

$L__BB1_653:
	atom.exch.b64 	%rd1215, [%rd449], %rd1659;

$L__BB1_654:
	bar.warp.sync 	%r1125;

$L__BB1_655:
	// begin inline asm
	activemask.b32 %r1214;
	// end inline asm
	brev.b32 	%r1215, %r1214;
	bfind.shiftamt.u32 	%r1216, %r1215;
	setp.ne.s32 	%p541, %r1216, %r3;
	@%p541 bra 	$L__BB1_672;

	setp.gt.u32 	%p542, %r1076, 1;
	mov.u32 	%r1217, 8;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE5right], %r1217;
	@%p542 bra 	$L__BB1_658;
	bra.uni 	$L__BB1_657;

$L__BB1_658:
	ld.shared.u32 	%r413, [_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE4left];
	bra.uni 	$L__BB1_659;

$L__BB1_657:
	min.u32 	%r1553, %r1076, 2;
	add.s32 	%r1552, %r551, %r1553;
	add.s32 	%r1481, %r1552, 16;
	ld.shared.u8 	%r413, [%r1481];
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE4left], %r413;

$L__BB1_659:
	setp.eq.s32 	%p543, %r413, 8;
	@%p543 bra 	$L__BB1_661;
	bra.uni 	$L__BB1_660;

$L__BB1_661:
	ld.shared.u8 	%rs45, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13];
	cvt.u32.u16 	%r413, %rs45;
	setp.eq.s16 	%p544, %rs45, 8;
	mad.lo.s32 	%r1221, %r413, 1296, %r551;
	@%p544 bra 	$L__BB1_663;

	add.s32 	%r1482, %r1221, 1304;
	ld.shared.u32 	%r1222, [%r1482];
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13], %r1222;

$L__BB1_663:
	min.u32 	%r1559, %r1076, 2;
	add.s32 	%r1558, %r551, %r1559;
	mov.u32 	%r1772, 0;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE4left], %r413;
	ld.shared.u8 	%rs210, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	add.s16 	%rs211, %rs210, 1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], %rs211;
	add.s32 	%r1483, %r1221, 1304;
	st.shared.u32 	[%r1483+12], %r1076;
	add.s32 	%r1484, %r1558, 16;
	st.shared.u8 	[%r1484], %rs45;
	bra.uni 	$L__BB1_664;

$L__BB1_660:
	mad.lo.s32 	%r1219, %r413, 1296, %r551;
	ld.shared.u32 	%r1772, [%r1219+1312];

$L__BB1_664:
	popc.b32 	%r1224, %r1083;
	add.s32 	%r415, %r1772, %r1224;
	setp.gt.u32 	%p545, %r415, 32;
	mad.lo.s32 	%r1226, %r413, 1296, %r551;
	@%p545 bra 	$L__BB1_668;
	bra.uni 	$L__BB1_665;

$L__BB1_668:
	ld.shared.u8 	%rs46, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13];
	cvt.u32.u16 	%r417, %rs46;
	setp.eq.s16 	%p547, %rs46, 8;
	mad.lo.s32 	%r1230, %r417, 1296, %r551;
	@%p547 bra 	$L__BB1_670;

	add.s32 	%r1489, %r1230, 1304;
	ld.shared.u32 	%r1231, [%r1489];
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13], %r1231;

$L__BB1_670:
	popc.b32 	%r1618, %r1083;
	add.s32 	%r1617, %r1772, %r1618;
	min.u32 	%r1557, %r1076, 2;
	add.s32 	%r1556, %r551, %r1557;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE5right], %r417;
	ld.shared.v2.u8 	{%rs213, %rs214}, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	add.s32 	%r1232, %r1617, -32;
	add.s32 	%r1490, %r1230, 1304;
	st.shared.v2.u32 	[%r1490+8], {%r1232, %r1076};
	cvt.u32.u16 	%r1233, %rs214;
	add.s32 	%r1491, %r1226, 1304;
	st.shared.u32 	[%r1491], %r1233;
	cvt.u16.u32 	%rs216, %r413;
	add.s16 	%rs217, %rs213, 1;
	st.shared.v2.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], {%rs217, %rs216};
	add.s32 	%r1492, %r1556, 16;
	st.shared.u8 	[%r1492], %rs46;
	mov.u32 	%r1234, 32;
	add.s32 	%r1493, %r1226, 1304;
	st.shared.u32 	[%r1493+8], %r1234;
	bra.uni 	$L__BB1_671;

$L__BB1_665:
	setp.eq.s32 	%p546, %r415, 32;
	@%p546 bra 	$L__BB1_667;
	bra.uni 	$L__BB1_666;

$L__BB1_667:
	min.u32 	%r1555, %r1076, 2;
	add.s32 	%r1554, %r551, %r1555;
	mov.u16 	%rs212, 8;
	add.s32 	%r1486, %r1554, 16;
	st.shared.u8 	[%r1486], %rs212;
	ld.shared.u8 	%r1227, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	add.s32 	%r1487, %r1226, 1304;
	st.shared.u32 	[%r1487], %r1227;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15], %r413;
	mov.u32 	%r1228, 32;
	add.s32 	%r1488, %r1226, 1304;
	st.shared.u32 	[%r1488+8], %r1228;
	bra.uni 	$L__BB1_671;

$L__BB1_666:
	add.s32 	%r1485, %r1226, 1304;
	st.shared.u32 	[%r1485+8], %r415;

$L__BB1_671:
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE10left_start], %r1772;

$L__BB1_672:
	cvt.u64.u32 	%rd1471, %r1737;
	cvt.u64.u32 	%rd1450, %r313;
	bar.warp.sync 	%r1081;
	ld.shared.u32 	%r1235, [_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE10left_start];
	and.b32  	%r1236, %r1082, %r6;
	popc.b32 	%r1237, %r1236;
	add.s32 	%r419, %r1235, %r1237;
	setp.gt.u32 	%p548, %r419, 31;
	mul.lo.s64 	%rd1216, %rd1450, 1296;
	add.s64 	%rd1217, %rd357, %rd1216;
	mul.lo.s64 	%rd1218, %rd1471, 40;
	add.s64 	%rd456, %rd1217, %rd1218;
	@%p548 bra 	$L__BB1_677;
	bra.uni 	$L__BB1_673;

$L__BB1_677:
	setp.eq.s32 	%p551, %r1076, 0;
	ld.shared.u32 	%r1242, [_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE5right];
	mad.lo.s32 	%r1244, %r1242, 1296, %r551;
	add.s32 	%r1245, %r1244, 24;
	mad.lo.s32 	%r1246, %r419, 40, %r1245;
	@%p551 bra 	$L__BB1_680;

	setp.ne.s32 	%p552, %r1076, 1;
	@%p552 bra 	$L__BB1_681;

	ld.u64 	%rd1227, [%rd456];
	ld.u64 	%rd1228, [%rd456+8];
	ld.u64 	%rd1229, [%rd456+16];
	ld.u64 	%rd1230, [%rd456+24];
	ld.v4.u16 	{%rs234, %rs235, %rs236, %rs237}, [%rd456+32];
	add.s32 	%r1494, %r1246, -1280;
	st.shared.u64 	[%r1494], %rd1227;
	add.s32 	%r1495, %r1246, -1280;
	st.shared.u64 	[%r1495+8], %rd1228;
	add.s32 	%r1496, %r1246, -1280;
	st.shared.u64 	[%r1496+16], %rd1229;
	add.s32 	%r1497, %r1246, -1280;
	st.shared.u64 	[%r1497+24], %rd1230;
	add.s32 	%r1498, %r1246, -1280;
	st.shared.v4.u16 	[%r1498+32], {%rs234, %rs235, %rs236, %rs237};
	bra.uni 	$L__BB1_681;

$L__BB1_673:
	setp.eq.s32 	%p549, %r1076, 0;
	ld.shared.u32 	%r1238, [_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE4left];
	mad.lo.s32 	%r1240, %r1238, 1296, %r551;
	add.s32 	%r1241, %r1240, 24;
	mad.lo.s32 	%r420, %r419, 40, %r1241;
	@%p549 bra 	$L__BB1_676;

	setp.ne.s32 	%p550, %r1076, 1;
	@%p550 bra 	$L__BB1_681;

	ld.u64 	%rd1219, [%rd456];
	ld.u64 	%rd1220, [%rd456+8];
	ld.u64 	%rd1221, [%rd456+16];
	ld.u64 	%rd1222, [%rd456+24];
	ld.v4.u16 	{%rs218, %rs219, %rs220, %rs221}, [%rd456+32];
	st.shared.u64 	[%r420], %rd1219;
	st.shared.u64 	[%r420+8], %rd1220;
	st.shared.u64 	[%r420+16], %rd1221;
	st.shared.u64 	[%r420+24], %rd1222;
	st.shared.v4.u16 	[%r420+32], {%rs218, %rs219, %rs220, %rs221};
	bra.uni 	$L__BB1_681;

$L__BB1_680:
	ld.u64 	%rd1231, [%rd456];
	ld.u64 	%rd1232, [%rd456+8];
	ld.u64 	%rd1233, [%rd456+16];
	ld.u64 	%rd1234, [%rd456+24];
	ld.v4.u16 	{%rs242, %rs243, %rs244, %rs245}, [%rd456+32];
	add.s32 	%r1499, %r1246, -1280;
	st.shared.u64 	[%r1499], %rd1231;
	add.s32 	%r1500, %r1246, -1280;
	st.shared.u64 	[%r1500+8], %rd1232;
	add.s32 	%r1501, %r1246, -1280;
	st.shared.u64 	[%r1501+16], %rd1233;
	add.s32 	%r1502, %r1246, -1280;
	st.shared.u64 	[%r1502+24], %rd1234;
	add.s32 	%r1503, %r1246, -1280;
	st.shared.v4.u16 	[%r1503+32], {%rs242, %rs243, %rs244, %rs245};
	bra.uni 	$L__BB1_681;

$L__BB1_676:
	ld.u64 	%rd1223, [%rd456];
	ld.u64 	%rd1224, [%rd456+8];
	ld.u64 	%rd1225, [%rd456+16];
	ld.u64 	%rd1226, [%rd456+24];
	ld.v4.u16 	{%rs226, %rs227, %rs228, %rs229}, [%rd456+32];
	st.shared.u64 	[%r420], %rd1223;
	st.shared.u64 	[%r420+8], %rd1224;
	st.shared.u64 	[%r420+16], %rd1225;
	st.shared.u64 	[%r420+24], %rd1226;
	st.shared.v4.u16 	[%r420+32], {%rs226, %rs227, %rs228, %rs229};

$L__BB1_681:
	cvt.u64.u32 	%rd1472, %r1737;
	cvt.u32.u64 	%r1247, %rd1472;
	bar.warp.sync 	%r1081;
	add.s32 	%r1737, %r1247, 1;
	setp.lt.u32 	%p553, %r1737, %r1075;
	@%p553 bra 	$L__BB1_523;

$L__BB1_682:
	ld.shared.u8 	%rs250, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	mul.wide.u16 	%r1249, %rs250, 4;
	add.s32 	%r1250, %r551, %r1249;
	st.shared.u32 	[%r1250+10392], %r313;
	add.s16 	%rs251, %rs250, 1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs251;
	ld.shared.u32 	%r1251, [_ZZN16HarmonizeProgramI6collazE10fill_stashEjbE10link_count];
	add.s32 	%r1736, %r1736, 1;
	setp.lt.u32 	%p554, %r1736, %r1251;
	@%p554 bra 	$L__BB1_521;

$L__BB1_683:
	bar.warp.sync 	%r989;
	membar.gl;
	ld.shared.u8 	%rs252, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+8];
	setp.eq.s16 	%p555, %rs252, 0;
	@%p555 bra 	$L__BB1_694;

	// begin inline asm
	activemask.b32 %r1252;
	// end inline asm
	bar.warp.sync 	%r1252;
	// begin inline asm
	activemask.b32 %r1253;
	// end inline asm
	brev.b32 	%r1254, %r1253;
	bfind.shiftamt.u32 	%r1255, %r1254;
	setp.ne.s32 	%p556, %r1255, %r3;
	@%p556 bra 	$L__BB1_693;

	ld.shared.u8 	%rs47, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	setp.eq.s16 	%p557, %rs47, 8;
	@%p557 bra 	$L__BB1_687;
	bra.uni 	$L__BB1_686;

$L__BB1_687:
	ld.shared.u8 	%rs48, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+16];
	mov.u32 	%r1775, 0;
	mov.u32 	%r1776, 2;
	setp.eq.s16 	%p558, %rs48, 8;
	mov.u32 	%r1777, 8;
	@%p558 bra 	$L__BB1_689;

	cvt.u32.u16 	%r1262, %rs48;
	mad.lo.s32 	%r1264, %r1262, 1296, %r551;
	ld.shared.u32 	%r1775, [%r1264+1312];
	setp.eq.s32 	%p559, %r1775, 0;
	selp.b32 	%r1776, 2, 0, %p559;
	selp.b32 	%r1777, 8, %r1262, %p559;

$L__BB1_689:
	ld.shared.u8 	%rs49, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+17];
	setp.eq.s16 	%p560, %rs49, 8;
	@%p560 bra 	$L__BB1_691;

	cvt.u32.u16 	%r1265, %rs49;
	mad.lo.s32 	%r1267, %r1265, 1296, %r551;
	ld.shared.u32 	%r1268, [%r1267+1312];
	setp.gt.u32 	%p561, %r1268, %r1775;
	selp.b32 	%r1776, 1, %r1776, %p561;
	selp.b32 	%r1777, %r1265, %r1777, %p561;

$L__BB1_691:
	setp.eq.s32 	%p562, %r1777, 8;
	setp.ne.s32 	%p563, %r1777, 8;
	selp.u16 	%rs257, 1, 0, %p563;
	st.shared.u8 	[_ZZN16HarmonizeProgramI6collazE18advance_stash_iterEvE6result], %rs257;
	@%p562 bra 	$L__BB1_693;

	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+12], %r1777;
	add.s32 	%r1270, %r551, 14;
	add.s32 	%r1271, %r1270, %r1776;
	mov.u16 	%rs258, 8;
	st.shared.u8 	[%r1271+2], %rs258;
	ld.shared.u8 	%rs259, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	add.s16 	%rs260, %rs259, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], %rs260;
	bra.uni 	$L__BB1_693;

$L__BB1_686:
	cvt.u32.u16 	%r1256, %rs47;
	mad.lo.s32 	%r1258, %r1256, 1296, %r551;
	ld.shared.u8 	%rs253, [%r1258+1304];
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+12], %rs47;
	ld.shared.u8 	%rs254, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	add.s16 	%rs255, %rs254, -1;
	st.shared.v2.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], {%rs255, %rs253};
	mov.u16 	%rs256, 1;
	st.shared.u8 	[_ZZN16HarmonizeProgramI6collazE18advance_stash_iterEvE6result], %rs256;

$L__BB1_693:
	bar.warp.sync 	%r1252;

$L__BB1_694:
	// begin inline asm
	activemask.b32 %r1272;
	// end inline asm
	bar.warp.sync 	%r1272;
	ld.shared.u8 	%rs50, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+12];
	setp.eq.s16 	%p564, %rs50, 8;
	@%p564 bra 	$L__BB1_700;

	cvt.u32.u16 	%r1274, %rs50;
	mad.lo.s32 	%r1276, %r1274, 1296, %r551;
	ld.shared.v2.u32 	{%r1277, %r1278}, [%r1276+1312];
	// begin inline asm
	activemask.b32 %r1273;
	// end inline asm
	setp.ge.u32 	%p565, %r3, %r1277;
	@%p565 bra 	$L__BB1_700;

	ld.shared.u8 	%r1281, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+12];
	mad.lo.s32 	%r1282, %r1281, 1296, %r551;
	add.s32 	%r1283, %r1282, 24;
	mad.lo.s32 	%r1284, %r3, 40, %r1283;
	setp.eq.s32 	%p566, %r1278, 0;
	@%p566 bra 	$L__BB1_699;

	setp.ne.s32 	%p567, %r1278, 1;
	@%p567 bra 	$L__BB1_700;

	add.s32 	%r1504, %r1284, 8;
	ld.shared.u64 	%rd1235, [%r1504];
	mov.u32 	%r1285, 0;
	add.s32 	%r1505, %r1284, 8;
	ld.shared.u64 	%rd1236, [%r1505+8];
	add.s32 	%r1506, %r1284, 8;
	ld.shared.u64 	%rd1237, [%r1506+16];
	st.local.u64 	[%rd596], %rd589;
	st.local.u64 	[%rd596+8], %rd597;
	st.local.u64 	[%rd596+16], %rd591;
	st.local.u64 	[%rd596+24], %rd592;
	st.local.u64 	[%rd596+32], %rd600;
	st.local.u64 	[%rd596+40], %rd601;
	st.local.u64 	[%rd603], %rd1235;
	st.local.u64 	[%rd603+8], %rd1236;
	st.local.u64 	[%rd603+16], %rd1237;
	st.local.u32 	[%rd6], %r1285;
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd606;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd595;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd602;
	.param .b32 retval0;
	call.uni (retval0), 
	_even, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.b32 	%r1288, [retval0+0];
	} // callseq 5
	bra.uni 	$L__BB1_700;

$L__BB1_699:
	add.s32 	%r1507, %r1284, 8;
	ld.shared.u64 	%rd1246, [%r1507];
	mov.u32 	%r1289, 0;
	add.s32 	%r1508, %r1284, 8;
	ld.shared.u64 	%rd1247, [%r1508+8];
	add.s32 	%r1509, %r1284, 8;
	ld.shared.u64 	%rd1248, [%r1509+16];
	st.local.u64 	[%rd596], %rd589;
	st.local.u64 	[%rd596+8], %rd597;
	st.local.u64 	[%rd596+16], %rd591;
	st.local.u64 	[%rd596+24], %rd592;
	st.local.u64 	[%rd596+32], %rd600;
	st.local.u64 	[%rd596+40], %rd601;
	st.local.u64 	[%rd603], %rd1246;
	st.local.u64 	[%rd603+8], %rd1247;
	st.local.u64 	[%rd603+16], %rd1248;
	st.local.u32 	[%rd6], %r1289;
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd606;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd595;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd602;
	.param .b32 retval0;
	call.uni (retval0), 
	_odd, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.b32 	%r1292, [retval0+0];
	} // callseq 6

$L__BB1_700:
	ld.param.u32 	%r1512, [exec_program_param_3];
	bar.warp.sync 	%r1272;
	ld.shared.u8 	%rs261, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+8];
	setp.ne.s16 	%p568, %rs261, 0;
	add.s32 	%r1619, %r1619, 1;
	setp.lt.u32 	%p569, %r1619, %r1512;
	and.pred  	%p570, %p568, %p569;
	@%p570 bra 	$L__BB1_4;

$L__BB1_701:
	mov.u32 	%r1513, 0;
	st.local.u64 	[%rd596], %rd589;
	st.local.u64 	[%rd596+8], %rd597;
	st.local.u64 	[%rd596+16], %rd591;
	st.local.u64 	[%rd596+24], %rd592;
	st.local.u64 	[%rd596+32], %rd600;
	st.local.u64 	[%rd596+40], %rd601;
	st.local.u32 	[%rd603], %r1513;
	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd602;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd595;
	.param .b32 retval0;
	call.uni (retval0), 
	_finalize, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r1296, [retval0+0];
	} // callseq 7
	bar.warp.sync 	-1;
	ld.local.u32 	%r440, [%rd1+8];
	setp.eq.s32 	%p571, %r440, 0;
	@%p571 bra 	$L__BB1_731;

	add.s32 	%r1298, %r440, -1;
	and.b32  	%r1782, %r440, 3;
	setp.lt.u32 	%p572, %r1298, 3;
	mov.u64 	%rd1670, -1;
	mov.u32 	%r1780, 0;
	@%p572 bra 	$L__BB1_717;

	sub.s32 	%r1779, %r440, %r1782;

$L__BB1_704:
	mul.wide.u32 	%rd1269, %r1780, 4;
	add.s64 	%rd1270, %rd1, %rd1269;
	add.s64 	%rd458, %rd1270, 12;
	ld.local.u32 	%r445, [%rd1270+12];
	cvt.u64.u32 	%rd460, %r445;
	ld.u64 	%rd1271, [%rd589+16];
	mul.wide.u32 	%rd1272, %r445, 1296;
	add.s64 	%rd1273, %rd1271, %rd1272;
	mov.u32 	%r1300, -1;
	st.u32 	[%rd1273+1280], %r1300;
	setp.eq.s64 	%p573, %rd1670, -1;
	@%p573 bra 	$L__BB1_706;

	and.b64  	%rd1274, %rd1670, 4294967295;
	ld.u64 	%rd1275, [%rd589+16];
	mul.lo.s64 	%rd1276, %rd1274, 1296;
	add.s64 	%rd1277, %rd1275, %rd1276;
	st.u32 	[%rd1277+1280], %r445;
	and.b64  	%rd1663, %rd1670, -4294967296;
	bra.uni 	$L__BB1_707;

$L__BB1_706:
	shl.b64 	%rd1663, %rd460, 32;

$L__BB1_707:
	ld.local.u32 	%r446, [%rd458+4];
	cvt.u64.u32 	%rd464, %r446;
	ld.u64 	%rd1278, [%rd589+16];
	mul.wide.u32 	%rd1279, %r446, 1296;
	add.s64 	%rd1280, %rd1278, %rd1279;
	mov.u32 	%r1301, -1;
	st.u32 	[%rd1280+1280], %r1301;
	or.b64  	%rd1281, %rd1663, %rd460;
	setp.eq.s64 	%p574, %rd1281, -1;
	@%p574 bra 	$L__BB1_709;

	ld.u64 	%rd1282, [%rd589+16];
	mul.lo.s64 	%rd1283, %rd460, 1296;
	add.s64 	%rd1284, %rd1282, %rd1283;
	st.u32 	[%rd1284+1280], %r446;
	bra.uni 	$L__BB1_710;

$L__BB1_709:
	shl.b64 	%rd1663, %rd464, 32;

$L__BB1_710:
	ld.local.u32 	%r447, [%rd458+8];
	cvt.u64.u32 	%rd467, %r447;
	ld.u64 	%rd1285, [%rd589+16];
	mul.wide.u32 	%rd1286, %r447, 1296;
	add.s64 	%rd1287, %rd1285, %rd1286;
	mov.u32 	%r1302, -1;
	st.u32 	[%rd1287+1280], %r1302;
	or.b64  	%rd468, %rd1663, %rd464;
	setp.eq.s64 	%p575, %rd468, -1;
	@%p575 bra 	$L__BB1_712;

	and.b64  	%rd1288, %rd468, 4294967295;
	ld.u64 	%rd1289, [%rd589+16];
	mul.lo.s64 	%rd1290, %rd1288, 1296;
	add.s64 	%rd1291, %rd1289, %rd1290;
	st.u32 	[%rd1291+1280], %r447;
	and.b64  	%rd1665, %rd1663, -4294967296;
	bra.uni 	$L__BB1_713;

$L__BB1_712:
	shl.b64 	%rd1665, %rd467, 32;

$L__BB1_713:
	ld.local.u32 	%r448, [%rd458+12];
	cvt.u64.u32 	%rd472, %r448;
	ld.u64 	%rd1292, [%rd589+16];
	mul.wide.u32 	%rd1293, %r448, 1296;
	add.s64 	%rd1294, %rd1292, %rd1293;
	mov.u32 	%r1303, -1;
	st.u32 	[%rd1294+1280], %r1303;
	or.b64  	%rd1295, %rd1665, %rd467;
	setp.eq.s64 	%p576, %rd1295, -1;
	@%p576 bra 	$L__BB1_715;

	ld.u64 	%rd1296, [%rd589+16];
	mul.lo.s64 	%rd1297, %rd467, 1296;
	add.s64 	%rd1298, %rd1296, %rd1297;
	st.u32 	[%rd1298+1280], %r448;
	bra.uni 	$L__BB1_716;

$L__BB1_715:
	shl.b64 	%rd1665, %rd472, 32;

$L__BB1_716:
	or.b64  	%rd1670, %rd1665, %rd472;
	add.s32 	%r1780, %r1780, 4;
	add.s32 	%r1779, %r1779, -4;
	setp.ne.s32 	%p577, %r1779, 0;
	@%p577 bra 	$L__BB1_704;

$L__BB1_717:
	setp.eq.s32 	%p578, %r1782, 0;
	@%p578 bra 	$L__BB1_723;

$L__BB1_719:
	.pragma "nounroll";
	mul.wide.u32 	%rd1299, %r1780, 4;
	add.s64 	%rd1300, %rd1, %rd1299;
	ld.local.u32 	%r454, [%rd1300+12];
	cvt.u64.u32 	%rd480, %r454;
	ld.u64 	%rd1301, [%rd589+16];
	mul.wide.u32 	%rd1302, %r454, 1296;
	add.s64 	%rd1303, %rd1301, %rd1302;
	mov.u32 	%r1304, -1;
	st.u32 	[%rd1303+1280], %r1304;
	setp.eq.s64 	%p579, %rd1670, -1;
	@%p579 bra 	$L__BB1_721;

	and.b64  	%rd1304, %rd1670, 4294967295;
	ld.u64 	%rd1305, [%rd589+16];
	mul.lo.s64 	%rd1306, %rd1304, 1296;
	add.s64 	%rd1307, %rd1305, %rd1306;
	st.u32 	[%rd1307+1280], %r454;
	and.b64  	%rd1669, %rd1670, -4294967296;
	bra.uni 	$L__BB1_722;

$L__BB1_721:
	shl.b64 	%rd1669, %rd480, 32;

$L__BB1_722:
	or.b64  	%rd1670, %rd1669, %rd480;
	add.s32 	%r1780, %r1780, 1;
	add.s32 	%r1782, %r1782, -1;
	setp.ne.s32 	%p580, %r1782, 0;
	@%p580 bra 	$L__BB1_719;

$L__BB1_723:
	ld.local.u32 	%r1305, [%rd1+4];
	mad.lo.s32 	%r457, %r1305, 69069, 1;
	st.local.u32 	[%rd1+4], %r457;
	setp.eq.s64 	%p581, %rd1670, -1;
	@%p581 bra 	$L__BB1_731;

	ld.u64 	%rd1308, [%rd589+24];
	membar.gl;
	shl.b32 	%r1306, %r457, 3;
	cvt.u64.u32 	%rd1309, %r1306;
	and.b64  	%rd1310, %rd1309, 65528;
	add.s64 	%rd486, %rd1308, %rd1310;
	atom.exch.b64 	%rd1671, [%rd486], %rd1670;
	setp.eq.s64 	%p582, %rd1671, -1;
	@%p582 bra 	$L__BB1_731;

$L__BB1_726:
	cvt.u32.u64 	%r1307, %rd1671;
	setp.eq.s32 	%p583, %r1307, -1;
	setp.gt.u64 	%p584, %rd1671, -4294967297;
	or.pred  	%p585, %p584, %p583;
	@%p585 bra 	$L__BB1_730;

	atom.exch.b64 	%rd489, [%rd486], -1;
	setp.eq.s64 	%p586, %rd489, -1;
	@%p586 bra 	$L__BB1_729;

	shr.u64 	%rd1311, %rd1671, 32;
	and.b64  	%rd1312, %rd489, 4294967295;
	ld.u64 	%rd1313, [%rd589+16];
	mul.lo.s64 	%rd1314, %rd1312, 1296;
	add.s64 	%rd1315, %rd1313, %rd1314;
	st.u32 	[%rd1315+1280], %rd1311;
	and.b64  	%rd1316, %rd1671, 4294967295;
	and.b64  	%rd1317, %rd489, -4294967296;
	or.b64  	%rd1671, %rd1317, %rd1316;

$L__BB1_729:
	membar.gl;
	atom.exch.b64 	%rd1671, [%rd486], %rd1671;
	setp.eq.s64 	%p587, %rd1671, -1;
	@%p587 bra 	$L__BB1_731;
	bra.uni 	$L__BB1_726;

$L__BB1_730:
	atom.exch.b64 	%rd1318, [%rd486], %rd1671;

$L__BB1_731:
	setp.ne.s32 	%p588, %r3, 0;
	@%p588 bra 	$L__BB1_857;

	// begin inline asm
	activemask.b32 %r1308;
	// end inline asm
	brev.b32 	%r1309, %r1308;
	bfind.shiftamt.u32 	%r1310, %r1309;
	setp.ne.s32 	%p589, %r1310, 0;
	ld.shared.u8 	%rs51, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+12];
	setp.eq.s16 	%p590, %rs51, 8;
	or.pred  	%p591, %p589, %p590;
	@%p591 bra 	$L__BB1_734;

	ld.shared.u8 	%r1311, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13];
	cvt.u32.u16 	%r1313, %rs51;
	mad.lo.s32 	%r1314, %r1313, 1296, %r551;
	st.shared.u32 	[%r1314+1304], %r1311;
	mov.u16 	%rs262, 8;
	st.shared.v2.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+12], {%rs262, %rs51};

$L__BB1_734:
	bar.warp.sync 	-1;
	// begin inline asm
	activemask.b32 %r1315;
	// end inline asm
	bar.warp.sync 	%r1315;
	// begin inline asm
	activemask.b32 %r1316;
	// end inline asm
	brev.b32 	%r1317, %r1316;
	bfind.shiftamt.u32 	%r1318, %r1317;
	setp.ne.s32 	%p592, %r1318, 0;
	ld.shared.u8 	%rs52, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	cvt.u32.u16 	%r459, %rs52;
	setp.eq.s16 	%p593, %rs52, 0;
	or.pred  	%p594, %p592, %p593;
	@%p594 bra 	$L__BB1_813;

	// begin inline asm
	activemask.b32 %r1319;
	// end inline asm
	bar.warp.sync 	%r1319;
	// begin inline asm
	activemask.b32 %r1320;
	// end inline asm
	brev.b32 	%r1321, %r1320;
	bfind.shiftamt.u32 	%r1322, %r1321;
	setp.ne.s32 	%p595, %r1322, 0;
	@%p595 bra 	$L__BB1_781;

	ld.shared.u8 	%rs263, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	cvt.u64.u16 	%rd493, %rs263;
	setp.gt.u16 	%p596, %rs263, %rs52;
	mov.u64 	%rd1320, 8;
	sub.s64 	%rd1321, %rd1320, %rd493;
	cvt.u32.u16 	%r1323, %rs263;
	sub.s32 	%r1324, %r459, %r1323;
	cvt.u64.u32 	%rd1322, %r1324;
	setp.gt.u16 	%p597, %rs52, 7;
	selp.b64 	%rd1323, %rd1321, %rd1322, %p597;
	selp.b64 	%rd494, 0, %rd1323, %p596;
	mov.u64 	%rd1677, 0;
	setp.eq.s64 	%p598, %rd494, 0;
	@%p598 bra 	$L__BB1_748;

	ld.u64 	%rd495, [%rd589];
	ld.u32 	%rd1325, [%rd495];
	ld.u64 	%rd1326, [%rd589+8];
	setp.le.u64 	%p599, %rd1326, %rd1325;
	@%p599 bra 	$L__BB1_748;

	cvt.u32.u64 	%r1783, %rd494;
	atom.add.u32 	%r1325, [%rd495], %r1783;
	cvt.u64.u32 	%rd496, %r1325;
	ld.u64 	%rd497, [%rd589+8];
	sub.s64 	%rd1327, %rd497, %rd494;
	setp.ge.u64 	%p600, %rd1327, %rd496;
	@%p600 bra 	$L__BB1_741;

	setp.le.u64 	%p601, %rd497, %rd496;
	mov.u32 	%r1783, 0;
	@%p601 bra 	$L__BB1_741;

	cvt.u32.u64 	%r1327, %rd496;
	cvt.u32.u64 	%r1328, %rd497;
	sub.s32 	%r1783, %r1328, %r1327;

$L__BB1_741:
	setp.eq.s32 	%p602, %r1783, 0;
	@%p602 bra 	$L__BB1_748;

	add.s32 	%r1330, %r1783, -1;
	and.b32  	%r1788, %r1783, 3;
	setp.lt.u32 	%p603, %r1330, 3;
	mov.u64 	%rd1677, 0;
	mov.u32 	%r1786, 0;
	@%p603 bra 	$L__BB1_745;

	sub.s32 	%r1785, %r1783, %r1788;

$L__BB1_744:
	cvt.u32.u64 	%r1332, %rd496;
	add.s32 	%r1333, %r1786, %r1332;
	add.s64 	%rd1332, %rd1677, %rd493;
	cvt.u32.u64 	%r1334, %rd1332;
	shl.b32 	%r1335, %r1334, 2;
	add.s32 	%r1337, %r551, %r1335;
	st.shared.u32 	[%r1337+10392], %r1333;
	add.s32 	%r1338, %r1333, 1;
	st.shared.u32 	[%r1337+10396], %r1338;
	add.s32 	%r1339, %r1333, 2;
	st.shared.u32 	[%r1337+10400], %r1339;
	add.s32 	%r1340, %r1333, 3;
	st.shared.u32 	[%r1337+10404], %r1340;
	add.s64 	%rd1677, %rd1677, 4;
	add.s32 	%r1786, %r1786, 4;
	add.s32 	%r1785, %r1785, -4;
	setp.ne.s32 	%p604, %r1785, 0;
	@%p604 bra 	$L__BB1_744;

$L__BB1_745:
	setp.eq.s32 	%p605, %r1788, 0;
	@%p605 bra 	$L__BB1_748;

	cvt.u32.u64 	%r1341, %rd496;

$L__BB1_747:
	.pragma "nounroll";
	add.s32 	%r1342, %r1786, %r1341;
	add.s64 	%rd1333, %rd1677, %rd493;
	cvt.u32.u64 	%r1343, %rd1333;
	shl.b32 	%r1344, %r1343, 2;
	add.s32 	%r1346, %r551, %r1344;
	st.shared.u32 	[%r1346+10392], %r1342;
	add.s64 	%rd1677, %rd1677, 1;
	add.s32 	%r1786, %r1786, 1;
	add.s32 	%r1788, %r1788, -1;
	setp.ne.s32 	%p606, %r1788, 0;
	@%p606 bra 	$L__BB1_747;

$L__BB1_748:
	setp.ge.u64 	%p607, %rd1677, %rd494;
	@%p607 bra 	$L__BB1_780;

	mov.u32 	%r1789, 0;

$L__BB1_750:
	mov.u32 	%r475, %r1789;
	ld.local.u32 	%r1348, [%rd1+4];
	mad.lo.s32 	%r1349, %r1348, 69069, 1;
	st.local.u32 	[%rd1+4], %r1349;
	and.b32  	%r476, %r1349, 8191;
	ld.u64 	%rd507, [%rd589+24];
	membar.gl;
	mov.u32 	%r1792, %r476;

$L__BB1_751:
	mul.wide.u32 	%rd1334, %r1792, 8;
	add.s64 	%rd508, %rd507, %rd1334;
	ld.u64 	%rd1335, [%rd508];
	setp.eq.s64 	%p608, %rd1335, -1;
	@%p608 bra 	$L__BB1_754;

	atom.exch.b64 	%rd1682, [%rd508], -1;
	setp.eq.s64 	%p609, %rd1682, -1;
	@%p609 bra 	$L__BB1_754;
	bra.uni 	$L__BB1_753;

$L__BB1_754:
	add.s32 	%r1792, %r1792, 1;
	setp.lt.u32 	%p610, %r1792, 8192;
	@%p610 bra 	$L__BB1_751;

	setp.eq.s32 	%p611, %r476, 0;
	mov.u64 	%rd1682, -1;
	mov.u32 	%r1792, -1;
	@%p611 bra 	$L__BB1_761;

	mov.u32 	%r1791, 0;

$L__BB1_757:
	mul.wide.u32 	%rd1337, %r1791, 8;
	add.s64 	%rd511, %rd507, %rd1337;
	ld.u64 	%rd1338, [%rd511];
	setp.eq.s64 	%p612, %rd1338, -1;
	@%p612 bra 	$L__BB1_760;

	atom.exch.b64 	%rd512, [%rd511], -1;
	setp.eq.s64 	%p613, %rd512, -1;
	@%p613 bra 	$L__BB1_760;
	bra.uni 	$L__BB1_759;

$L__BB1_760:
	add.s32 	%r1791, %r1791, 1;
	setp.lt.u32 	%p614, %r1791, %r476;
	@%p614 bra 	$L__BB1_757;
	bra.uni 	$L__BB1_761;

$L__BB1_753:
	membar.gl;
	bra.uni 	$L__BB1_761;

$L__BB1_759:
	membar.gl;
	mov.u32 	%r1792, %r1791;
	mov.u64 	%rd1682, %rd512;

$L__BB1_761:
	cvt.s64.s32 	%rd1340, %rd1677;
	setp.le.u64 	%p615, %rd494, %rd1340;
	@%p615 bra 	$L__BB1_771;

	cvt.u32.u64 	%r1793, %rd1677;
	mov.u64 	%rd1681, %rd1682;

$L__BB1_763:
	setp.eq.s64 	%p616, %rd1681, -1;
	mov.u32 	%r1794, -1;
	mov.u64 	%rd1682, -1;
	@%p616 bra 	$L__BB1_769;

	shr.u64 	%rd1342, %rd1681, 32;
	cvt.u32.u64 	%r1794, %rd1342;
	ld.u64 	%rd1343, [%rd589+16];
	mul.lo.s64 	%rd1344, %rd1342, 1296;
	add.s64 	%rd1345, %rd1343, %rd1344;
	ld.u32 	%r1354, [%rd1345+1280];
	cvt.u64.u32 	%rd1346, %r1354;
	shl.b64 	%rd518, %rd1346, 32;
	setp.eq.s32 	%p617, %r1354, -1;
	@%p617 bra 	$L__BB1_767;

	cvt.u32.u64 	%r1355, %rd1681;
	setp.ne.s32 	%p618, %r1355, %r1794;
	and.b64  	%rd1347, %rd1681, 4294967295;
	or.b64  	%rd1682, %rd518, %rd1347;
	@%p618 bra 	$L__BB1_769;

	mov.u64 	%rd1682, -1;
	bra.uni 	$L__BB1_769;

$L__BB1_767:
	or.b64  	%rd1682, %rd518, 4294967295;

$L__BB1_769:
	setp.eq.s32 	%p619, %r1794, -1;
	@%p619 bra 	$L__BB1_771;

	add.s64 	%rd1349, %rd1677, %rd493;
	cvt.u32.u64 	%r1356, %rd1349;
	shl.b32 	%r1357, %r1356, 2;
	add.s32 	%r1359, %r551, %r1357;
	st.shared.u32 	[%r1359+10392], %r1794;
	add.s64 	%rd1677, %rd1677, 1;
	add.s32 	%r1793, %r1793, 1;
	cvt.s64.s32 	%rd1350, %r1793;
	setp.gt.u64 	%p620, %rd494, %rd1350;
	mov.u64 	%rd1681, %rd1682;
	@%p620 bra 	$L__BB1_763;

$L__BB1_771:
	setp.eq.s64 	%p621, %rd1682, -1;
	@%p621 bra 	$L__BB1_779;

	ld.u64 	%rd1351, [%rd589+24];
	membar.gl;
	mul.wide.u32 	%rd1352, %r1792, 8;
	add.s64 	%rd526, %rd1351, %rd1352;
	atom.exch.b64 	%rd1686, [%rd526], %rd1682;
	setp.eq.s64 	%p622, %rd1686, -1;
	@%p622 bra 	$L__BB1_779;

$L__BB1_774:
	cvt.u32.u64 	%r1360, %rd1686;
	setp.eq.s32 	%p623, %r1360, -1;
	setp.gt.u64 	%p624, %rd1686, -4294967297;
	or.pred  	%p625, %p624, %p623;
	@%p625 bra 	$L__BB1_778;

	atom.exch.b64 	%rd529, [%rd526], -1;
	setp.eq.s64 	%p626, %rd529, -1;
	@%p626 bra 	$L__BB1_777;

	shr.u64 	%rd1353, %rd1686, 32;
	and.b64  	%rd1354, %rd529, 4294967295;
	ld.u64 	%rd1355, [%rd589+16];
	mul.lo.s64 	%rd1356, %rd1354, 1296;
	add.s64 	%rd1357, %rd1355, %rd1356;
	st.u32 	[%rd1357+1280], %rd1353;
	and.b64  	%rd1358, %rd1686, 4294967295;
	and.b64  	%rd1359, %rd529, -4294967296;
	or.b64  	%rd1686, %rd1359, %rd1358;

$L__BB1_777:
	membar.gl;
	atom.exch.b64 	%rd1686, [%rd526], %rd1686;
	setp.eq.s64 	%p627, %rd1686, -1;
	@%p627 bra 	$L__BB1_779;
	bra.uni 	$L__BB1_774;

$L__BB1_778:
	atom.exch.b64 	%rd1360, [%rd526], %rd1686;

$L__BB1_779:
	add.s32 	%r1789, %r475, 1;
	setp.lt.u64 	%p628, %rd1677, %rd494;
	setp.lt.u32 	%p629, %r475, 31;
	and.pred  	%p630, %p628, %p629;
	@%p630 bra 	$L__BB1_750;

$L__BB1_780:
	cvt.u16.u64 	%rs264, %rd1677;
	ld.shared.u8 	%rs265, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	add.s16 	%rs266, %rs265, %rs264;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs266;

$L__BB1_781:
	bar.warp.sync 	%r1319;
	mov.u64 	%rd1692, -1;
	mov.u32 	%r1796, 0;
	mov.u16 	%rs290, 1;
	mov.u32 	%r1801, %r1796;
	mov.u32 	%r1806, %r1796;

$L__BB1_782:
	and.b16  	%rs269, %rs290, 255;
	setp.eq.s16 	%p631, %rs269, 0;
	mov.u32 	%r1802, 8;
	mov.u16 	%rs291, 0;
	@%p631 bra 	$L__BB1_786;

	ld.shared.u8 	%rs54, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	cvt.u32.u16 	%r1802, %rs54;
	setp.eq.s16 	%p632, %rs54, 8;
	@%p632 bra 	$L__BB1_785;

	mad.lo.s32 	%r1366, %r1802, 1296, %r551;
	ld.shared.u32 	%r1367, [%r1366+1304];
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15], %r1367;

$L__BB1_785:
	selp.b16 	%rs291, 0, %rs290, %p632;

$L__BB1_786:
	setp.gt.u32 	%p634, %r1801, 1;
	and.b16  	%rs270, %rs291, 255;
	setp.ne.s16 	%p635, %rs270, 0;
	or.pred  	%p636, %p635, %p634;
	@%p636 bra 	$L__BB1_791;

	mov.u32 	%r1800, %r1801;

$L__BB1_788:
	add.s32 	%r1369, %r551, %r1800;
	ld.shared.u8 	%rs57, [%r1369+16];
	setp.eq.s16 	%p637, %rs57, 8;
	@%p637 bra 	$L__BB1_790;
	bra.uni 	$L__BB1_789;

$L__BB1_790:
	add.s32 	%r1372, %r1800, 1;
	mov.u32 	%r1800, 1;
	setp.lt.u32 	%p638, %r1372, 2;
	mov.u32 	%r1801, 2;
	@%p638 bra 	$L__BB1_788;
	bra.uni 	$L__BB1_791;

$L__BB1_789:
	add.s32 	%r1801, %r1800, 1;
	cvt.u32.u16 	%r1802, %rs57;

$L__BB1_791:
	setp.eq.s32 	%p639, %r1802, 8;
	@%p639 bra 	$L__BB1_800;

	mad.lo.s32 	%r1376, %r1802, 1296, %r551;
	ld.shared.u32 	%r1377, [%r1376+1312];
	add.s32 	%r1806, %r1377, %r1806;
	// begin inline asm
	activemask.b32 %r1373;
	// end inline asm
	ld.shared.u8 	%rs58, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p640, %rs58, 0;
	mov.u32 	%r1374, -1;
	mov.u32 	%r1803, %r1374;
	@%p640 bra 	$L__BB1_794;

	mul.wide.u16 	%r1378, %rs58, 4;
	add.s32 	%r1380, %r551, %r1378;
	ld.shared.u32 	%r1803, [%r1380+10388];
	add.s16 	%rs271, %rs58, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs271;

$L__BB1_794:
	cvt.u64.u32 	%rd536, %r1803;
	ld.u64 	%rd1362, [%rd589+16];
	mul.wide.u32 	%rd1363, %r1803, 1296;
	add.s64 	%rd1690, %rd1362, %rd1363;
	mov.u32 	%r1805, 0;
	add.s32 	%r1510, %r1376, 1312;
	st.shared.u32 	[%r1510+-8], %r1374;
	add.s32 	%r1804, %r1376, 24;

$L__BB1_795:
	ld.shared.v2.u32 	{%r1385, %r1386}, [%r1804];
	st.v2.u32 	[%rd1690], {%r1385, %r1386};
	add.s32 	%r1804, %r1804, 8;
	add.s64 	%rd1690, %rd1690, 8;
	add.s32 	%r1805, %r1805, 1;
	setp.lt.u32 	%p641, %r1805, 162;
	@%p641 bra 	$L__BB1_795;

	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE12produce_linkEjE6result], %r1803;
	ld.shared.u8 	%rs272, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	add.s16 	%rs273, %rs272, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], %rs273;
	ld.u64 	%rd1364, [%rd589+16];
	mul.lo.s64 	%rd1365, %rd536, 1296;
	add.s64 	%rd1366, %rd1364, %rd1365;
	mov.u32 	%r1389, -1;
	st.u32 	[%rd1366+1280], %r1389;
	setp.eq.s64 	%p642, %rd1692, -1;
	@%p642 bra 	$L__BB1_798;

	and.b64  	%rd1367, %rd1692, 4294967295;
	ld.u64 	%rd1368, [%rd589+16];
	mul.lo.s64 	%rd1369, %rd1367, 1296;
	add.s64 	%rd1370, %rd1368, %rd1369;
	st.u32 	[%rd1370+1280], %r1803;
	and.b64  	%rd1691, %rd1692, -4294967296;
	bra.uni 	$L__BB1_799;

$L__BB1_798:
	shl.b64 	%rd1691, %rd536, 32;

$L__BB1_799:
	or.b64  	%rd1692, %rd1691, %rd536;
	ld.shared.u8 	%r1390, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13];
	add.s32 	%r1511, %r1376, 1312;
	st.shared.u32 	[%r1511+-8], %r1390;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13], %r1802;
	ld.shared.u8 	%rs274, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	setp.ne.s16 	%p643, %rs274, 0;
	add.s32 	%r1796, %r1796, 1;
	setp.lt.u32 	%p644, %r1796, %r459;
	and.pred  	%p645, %p643, %p644;
	mov.u16 	%rs290, %rs291;
	@%p645 bra 	$L__BB1_782;

$L__BB1_800:
	ld.local.u32 	%r1391, [%rd1+4];
	mad.lo.s32 	%r513, %r1391, 69069, 1;
	st.local.u32 	[%rd1+4], %r513;
	setp.eq.s32 	%p646, %r1806, 0;
	setp.eq.s64 	%p647, %rd1692, -1;
	and.pred  	%p648, %p647, %p646;
	@%p648 bra 	$L__BB1_813;

	ld.u64 	%rd546, [%rd589+32];
	add.s64 	%rd1371, %rd546, 16;
	atom.add.u32 	%r514, [%rd1371], %r1806;
	add.s32 	%r515, %r514, %r1806;
	ld.shared.u32 	%r1392, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424];
	add.s32 	%r1393, %r1392, %r1806;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424], %r1393;
	setp.eq.s32 	%p649, %r514, 0;
	setp.ne.s32 	%p650, %r515, 0;
	and.pred  	%p651, %p649, %p650;
	@%p651 bra 	$L__BB1_804;
	bra.uni 	$L__BB1_802;

$L__BB1_804:
	ld.u64 	%rd1374, [%rd589+32];
	add.s64 	%rd1375, %rd1374, 8;
	atom.add.u32 	%r1395, [%rd1375], 65536;
	bra.uni 	$L__BB1_805;

$L__BB1_802:
	or.pred  	%p654, %p649, %p650;
	@%p654 bra 	$L__BB1_805;

	ld.u64 	%rd1372, [%rd589+32];
	add.s64 	%rd1373, %rd1372, 8;
	atom.add.u32 	%r1394, [%rd1373], -65536;

$L__BB1_805:
	@%p647 bra 	$L__BB1_813;

	membar.gl;
	shl.b32 	%r1396, %r513, 3;
	cvt.u64.u32 	%rd1376, %r1396;
	and.b64  	%rd1377, %rd1376, 65528;
	add.s64 	%rd1378, %rd546, %rd1377;
	add.s64 	%rd547, %rd1378, 24;
	atom.exch.b64 	%rd1693, [%rd547], %rd1692;
	setp.eq.s64 	%p656, %rd1693, -1;
	@%p656 bra 	$L__BB1_813;

$L__BB1_808:
	cvt.u32.u64 	%r1397, %rd1693;
	setp.eq.s32 	%p657, %r1397, -1;
	setp.gt.u64 	%p658, %rd1693, -4294967297;
	or.pred  	%p659, %p658, %p657;
	@%p659 bra 	$L__BB1_812;

	atom.exch.b64 	%rd550, [%rd547], -1;
	setp.eq.s64 	%p660, %rd550, -1;
	@%p660 bra 	$L__BB1_811;

	shr.u64 	%rd1379, %rd1693, 32;
	and.b64  	%rd1380, %rd550, 4294967295;
	ld.u64 	%rd1381, [%rd589+16];
	mul.lo.s64 	%rd1382, %rd1380, 1296;
	add.s64 	%rd1383, %rd1381, %rd1382;
	st.u32 	[%rd1383+1280], %rd1379;
	and.b64  	%rd1384, %rd1693, 4294967295;
	and.b64  	%rd1385, %rd550, -4294967296;
	or.b64  	%rd1693, %rd1385, %rd1384;

$L__BB1_811:
	membar.gl;
	atom.exch.b64 	%rd1693, [%rd547], %rd1693;
	setp.eq.s64 	%p661, %rd1693, -1;
	@%p661 bra 	$L__BB1_813;
	bra.uni 	$L__BB1_808;

$L__BB1_812:
	atom.exch.b64 	%rd1386, [%rd547], %rd1693;

$L__BB1_813:
	bar.warp.sync 	%r1315;
	ld.shared.u8 	%r516, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s32 	%p662, %r516, 0;
	@%p662 bra 	$L__BB1_853;

	add.s32 	%r1398, %r516, -1;
	and.b32  	%r1812, %r516, 3;
	setp.lt.u32 	%p663, %r1398, 3;
	mov.u64 	%rd1704, -1;
	@%p663 bra 	$L__BB1_837;

	sub.s32 	%r1807, %r516, %r1812;

$L__BB1_816:
	ld.shared.u8 	%rs59, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p664, %rs59, 0;
	mov.u32 	%r1399, -1;
	mov.u32 	%r1808, %r1399;
	@%p664 bra 	$L__BB1_818;

	mul.wide.u16 	%r1400, %rs59, 4;
	add.s32 	%r1402, %r551, %r1400;
	ld.shared.u32 	%r1808, [%r1402+10388];
	add.s16 	%rs275, %rs59, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs275;

$L__BB1_818:
	cvt.u64.u32 	%rd556, %r1808;
	ld.u64 	%rd1390, [%rd589+16];
	mul.wide.u32 	%rd1391, %r1808, 1296;
	add.s64 	%rd1392, %rd1390, %rd1391;
	st.u32 	[%rd1392+1280], %r1399;
	setp.eq.s64 	%p665, %rd1704, -1;
	@%p665 bra 	$L__BB1_820;

	and.b64  	%rd1393, %rd1704, 4294967295;
	ld.u64 	%rd1394, [%rd589+16];
	mul.lo.s64 	%rd1395, %rd1393, 1296;
	add.s64 	%rd1396, %rd1394, %rd1395;
	st.u32 	[%rd1396+1280], %r1808;
	and.b64  	%rd1697, %rd1704, -4294967296;
	bra.uni 	$L__BB1_821;

$L__BB1_820:
	shl.b64 	%rd1697, %rd556, 32;

$L__BB1_821:
	ld.shared.u8 	%rs60, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p666, %rs60, 0;
	mov.u32 	%r1404, -1;
	mov.u32 	%r1809, %r1404;
	@%p666 bra 	$L__BB1_823;

	mul.wide.u16 	%r1405, %rs60, 4;
	add.s32 	%r1407, %r551, %r1405;
	ld.shared.u32 	%r1809, [%r1407+10388];
	add.s16 	%rs276, %rs60, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs276;

$L__BB1_823:
	cvt.u64.u32 	%rd560, %r1809;
	ld.u64 	%rd1397, [%rd589+16];
	mul.wide.u32 	%rd1398, %r1809, 1296;
	add.s64 	%rd1399, %rd1397, %rd1398;
	st.u32 	[%rd1399+1280], %r1404;
	or.b64  	%rd1400, %rd1697, %rd556;
	setp.eq.s64 	%p667, %rd1400, -1;
	@%p667 bra 	$L__BB1_825;

	ld.u64 	%rd1401, [%rd589+16];
	mul.lo.s64 	%rd1402, %rd556, 1296;
	add.s64 	%rd1403, %rd1401, %rd1402;
	st.u32 	[%rd1403+1280], %r1809;
	bra.uni 	$L__BB1_826;

$L__BB1_825:
	shl.b64 	%rd1697, %rd560, 32;

$L__BB1_826:
	or.b64  	%rd563, %rd1697, %rd560;
	ld.shared.u8 	%rs61, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p668, %rs61, 0;
	mov.u32 	%r1409, -1;
	mov.u32 	%r1810, %r1409;
	@%p668 bra 	$L__BB1_828;

	mul.wide.u16 	%r1410, %rs61, 4;
	add.s32 	%r1412, %r551, %r1410;
	ld.shared.u32 	%r1810, [%r1412+10388];
	add.s16 	%rs277, %rs61, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs277;

$L__BB1_828:
	cvt.u64.u32 	%rd564, %r1810;
	ld.u64 	%rd1404, [%rd589+16];
	mul.wide.u32 	%rd1405, %r1810, 1296;
	add.s64 	%rd1406, %rd1404, %rd1405;
	st.u32 	[%rd1406+1280], %r1409;
	setp.eq.s64 	%p669, %rd563, -1;
	@%p669 bra 	$L__BB1_830;

	and.b64  	%rd1407, %rd563, 4294967295;
	ld.u64 	%rd1408, [%rd589+16];
	mul.lo.s64 	%rd1409, %rd1407, 1296;
	add.s64 	%rd1410, %rd1408, %rd1409;
	st.u32 	[%rd1410+1280], %r1810;
	and.b64  	%rd1699, %rd1697, -4294967296;
	bra.uni 	$L__BB1_831;

$L__BB1_830:
	shl.b64 	%rd1699, %rd564, 32;

$L__BB1_831:
	ld.shared.u8 	%rs62, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p670, %rs62, 0;
	mov.u32 	%r1414, -1;
	mov.u32 	%r1811, %r1414;
	@%p670 bra 	$L__BB1_833;

	mul.wide.u16 	%r1415, %rs62, 4;
	add.s32 	%r1417, %r551, %r1415;
	ld.shared.u32 	%r1811, [%r1417+10388];
	add.s16 	%rs278, %rs62, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs278;

$L__BB1_833:
	cvt.u64.u32 	%rd568, %r1811;
	ld.u64 	%rd1411, [%rd589+16];
	mul.wide.u32 	%rd1412, %r1811, 1296;
	add.s64 	%rd1413, %rd1411, %rd1412;
	st.u32 	[%rd1413+1280], %r1414;
	or.b64  	%rd1414, %rd1699, %rd564;
	setp.eq.s64 	%p671, %rd1414, -1;
	@%p671 bra 	$L__BB1_835;

	ld.u64 	%rd1415, [%rd589+16];
	mul.lo.s64 	%rd1416, %rd564, 1296;
	add.s64 	%rd1417, %rd1415, %rd1416;
	st.u32 	[%rd1417+1280], %r1811;
	bra.uni 	$L__BB1_836;

$L__BB1_835:
	shl.b64 	%rd1699, %rd568, 32;

$L__BB1_836:
	or.b64  	%rd1704, %rd1699, %rd568;
	add.s32 	%r1807, %r1807, -4;
	setp.ne.s32 	%p672, %r1807, 0;
	@%p672 bra 	$L__BB1_816;

$L__BB1_837:
	setp.eq.s32 	%p673, %r1812, 0;
	@%p673 bra 	$L__BB1_845;

$L__BB1_839:
	.pragma "nounroll";
	ld.shared.u8 	%rs63, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p674, %rs63, 0;
	mov.u32 	%r1419, -1;
	mov.u32 	%r1813, %r1419;
	@%p674 bra 	$L__BB1_841;

	mul.wide.u16 	%r1420, %rs63, 4;
	add.s32 	%r1422, %r551, %r1420;
	ld.shared.u32 	%r1813, [%r1422+10388];
	add.s16 	%rs279, %rs63, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs279;

$L__BB1_841:
	cvt.u64.u32 	%rd576, %r1813;
	ld.u64 	%rd1418, [%rd589+16];
	mul.wide.u32 	%rd1419, %r1813, 1296;
	add.s64 	%rd1420, %rd1418, %rd1419;
	st.u32 	[%rd1420+1280], %r1419;
	setp.eq.s64 	%p675, %rd1704, -1;
	@%p675 bra 	$L__BB1_843;

	and.b64  	%rd1421, %rd1704, 4294967295;
	ld.u64 	%rd1422, [%rd589+16];
	mul.lo.s64 	%rd1423, %rd1421, 1296;
	add.s64 	%rd1424, %rd1422, %rd1423;
	st.u32 	[%rd1424+1280], %r1813;
	and.b64  	%rd1703, %rd1704, -4294967296;
	bra.uni 	$L__BB1_844;

$L__BB1_843:
	shl.b64 	%rd1703, %rd576, 32;

$L__BB1_844:
	or.b64  	%rd1704, %rd1703, %rd576;
	add.s32 	%r1812, %r1812, -1;
	setp.ne.s32 	%p676, %r1812, 0;
	@%p676 bra 	$L__BB1_839;

$L__BB1_845:
	mov.u16 	%rs280, 0;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs280;
	ld.local.u32 	%r1424, [%rd1+4];
	mad.lo.s32 	%r533, %r1424, 69069, 1;
	st.local.u32 	[%rd1+4], %r533;
	setp.eq.s64 	%p677, %rd1704, -1;
	@%p677 bra 	$L__BB1_853;

	ld.u64 	%rd1425, [%rd589+24];
	membar.gl;
	shl.b32 	%r1425, %r533, 3;
	cvt.u64.u32 	%rd1426, %r1425;
	and.b64  	%rd1427, %rd1426, 65528;
	add.s64 	%rd582, %rd1425, %rd1427;
	atom.exch.b64 	%rd1705, [%rd582], %rd1704;
	setp.eq.s64 	%p678, %rd1705, -1;
	@%p678 bra 	$L__BB1_853;

$L__BB1_848:
	cvt.u32.u64 	%r1426, %rd1705;
	setp.eq.s32 	%p679, %r1426, -1;
	setp.gt.u64 	%p680, %rd1705, -4294967297;
	or.pred  	%p681, %p680, %p679;
	@%p681 bra 	$L__BB1_852;

	atom.exch.b64 	%rd585, [%rd582], -1;
	setp.eq.s64 	%p682, %rd585, -1;
	@%p682 bra 	$L__BB1_851;

	shr.u64 	%rd1428, %rd1705, 32;
	and.b64  	%rd1429, %rd585, 4294967295;
	ld.u64 	%rd1430, [%rd589+16];
	mul.lo.s64 	%rd1431, %rd1429, 1296;
	add.s64 	%rd1432, %rd1430, %rd1431;
	st.u32 	[%rd1432+1280], %rd1428;
	and.b64  	%rd1433, %rd1705, 4294967295;
	and.b64  	%rd1434, %rd585, -4294967296;
	or.b64  	%rd1705, %rd1434, %rd1433;

$L__BB1_851:
	membar.gl;
	atom.exch.b64 	%rd1705, [%rd582], %rd1705;
	setp.eq.s64 	%p683, %rd1705, -1;
	@%p683 bra 	$L__BB1_853;
	bra.uni 	$L__BB1_848;

$L__BB1_852:
	atom.exch.b64 	%rd1435, [%rd582], %rd1705;

$L__BB1_853:
	ld.shared.u8 	%rs281, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10];
	setp.eq.s16 	%p684, %rs281, 0;
	@%p684 bra 	$L__BB1_855;

	ld.u64 	%rd1436, [%rd589+32];
	add.s64 	%rd1437, %rd1436, 4;
	atom.or.b32 	%r1427, [%rd1437], 1073741824;

$L__BB1_855:
	ld.shared.u8 	%rs282, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9];
	setp.eq.s16 	%p685, %rs282, 0;
	@%p685 bra 	$L__BB1_857;

	ld.u64 	%rd1438, [%rd589+32];
	add.s64 	%rd1439, %rd1438, 8;
	atom.add.u32 	%r1428, [%rd1439], -1;

$L__BB1_857:
	bar.warp.sync 	-1;
	membar.gl;
	bar.warp.sync 	-1;
	@%p588 bra 	$L__BB1_861;

	ld.u64 	%rd1440, [%rd589+32];
	atom.add.u32 	%r1429, [%rd1440], 1;
	membar.gl;
	mov.u32 	%r1430, %nctaid.x;
	add.s32 	%r1431, %r1430, -1;
	setp.ne.s32 	%p687, %r1429, %r1431;
	@%p687 bra 	$L__BB1_861;

	ld.u64 	%rd1441, [%rd589+32];
	atom.exch.b32 	%r1432, [%rd1441], 0;
	ld.u64 	%rd1442, [%rd589+32];
	add.s64 	%rd1443, %rd1442, 4;
	atom.and.b32 	%r1433, [%rd1443], -1073741825;
	ld.u64 	%rd1444, [%rd589+32];
	add.s64 	%rd1445, %rd1444, 8;
	atom.add.u32 	%r1434, [%rd1445], 0;
	and.b32  	%r1435, %r1434, -65536;
	or.b32  	%r1436, %r1435, %r1433;
	setp.ne.s32 	%p688, %r1436, 0;
	@%p688 bra 	$L__BB1_861;

	ld.u64 	%rd1446, [%rd589+32];
	add.s64 	%rd1447, %rd1446, 4;
	atom.or.b32 	%r1437, [%rd1447], -2147483648;

$L__BB1_861:
	// begin inline asm
	activemask.b32 %r1438;
	// end inline asm
	mov.u32 	%r1439, 0;
	st.param.b32 	[func_retval0+0], %r1439;
	ret;

}
	// .globl	dispatch_odd_async
.visible .func  (.param .b32 func_retval0) dispatch_odd_async(
	.param .b64 dispatch_odd_async_param_0,
	.param .b64 dispatch_odd_async_param_1,
	.param .b64 dispatch_odd_async_param_2
)
{
	.reg .pred 	%p<115>;
	.reg .b16 	%rs<35>;
	.reg .b32 	%r<263>;
	.reg .b64 	%rd<382>;


	ld.param.u64 	%rd4, [dispatch_odd_async_param_1];
	ld.param.u64 	%rd130, [dispatch_odd_async_param_2];
	ld.u64 	%rd1, [%rd130];
	ld.u64 	%rd2, [%rd130+8];
	ld.u64 	%rd3, [%rd130+16];
	// begin inline asm
	activemask.b32 %r99;
	// end inline asm
	// begin inline asm
	activemask.b32 %r100;
	// end inline asm
	mov.u32 	%r3, %tid.x;
	// begin inline asm
	activemask.b32 %r101;
	// end inline asm
	ld.u64 	%rd379, [%rd4+8];
	add.s64 	%rd6, %rd379, 14;
	ld.u8 	%rs11, [%rd379+14];
	setp.lt.u16 	%p1, %rs11, 6;
	@%p1 bra 	$L__BB2_131;

	ld.u8 	%rs12, [%rd6+4];
	setp.gt.u16 	%p2, %rs12, 1;
	@%p2 bra 	$L__BB2_49;

	// begin inline asm
	activemask.b32 %r102;
	// end inline asm
	bar.warp.sync 	%r102;
	// begin inline asm
	activemask.b32 %r103;
	// end inline asm
	brev.b32 	%r104, %r103;
	bfind.shiftamt.u32 	%r105, %r104;
	setp.ne.s32 	%p3, %r105, %r3;
	@%p3 bra 	$L__BB2_48;

	ld.u64 	%rd7, [%rd4+8];
	mov.u64 	%rd343, 0;
	ld.u8 	%rd8, [%rd7+18];
	setp.gt.u64 	%p4, %rd8, 2;
	mov.u64 	%rd132, 2;
	sub.s64 	%rd133, %rd132, %rd8;
	and.b64  	%rd134, %rd133, 4294967295;
	selp.b64 	%rd9, 0, %rd134, %p4;
	setp.eq.s64 	%p5, %rd9, 0;
	@%p5 bra 	$L__BB2_15;

	ld.u64 	%rd136, [%rd4];
	ld.u64 	%rd10, [%rd136];
	ld.u32 	%rd137, [%rd10];
	ld.u64 	%rd138, [%rd136+8];
	setp.le.u64 	%p6, %rd138, %rd137;
	@%p6 bra 	$L__BB2_15;

	cvt.u32.u64 	%r225, %rd9;
	atom.add.u32 	%r106, [%rd10], %r225;
	cvt.u64.u32 	%rd11, %r106;
	ld.u64 	%rd139, [%rd4];
	ld.u64 	%rd12, [%rd139+8];
	sub.s64 	%rd140, %rd12, %rd9;
	setp.ge.u64 	%p7, %rd140, %rd11;
	@%p7 bra 	$L__BB2_8;

	setp.le.u64 	%p8, %rd12, %rd11;
	mov.u32 	%r225, 0;
	@%p8 bra 	$L__BB2_8;

	cvt.u32.u64 	%r108, %rd11;
	cvt.u32.u64 	%r109, %rd12;
	sub.s32 	%r225, %r109, %r108;

$L__BB2_8:
	setp.eq.s32 	%p9, %r225, 0;
	@%p9 bra 	$L__BB2_15;

	add.s32 	%r111, %r225, -1;
	and.b32  	%r230, %r225, 3;
	setp.lt.u32 	%p10, %r111, 3;
	mov.u64 	%rd343, 0;
	mov.u32 	%r228, 0;
	@%p10 bra 	$L__BB2_12;

	sub.s32 	%r227, %r225, %r230;

$L__BB2_11:
	cvt.u32.u64 	%r113, %rd11;
	add.s32 	%r114, %r228, %r113;
	add.s64 	%rd145, %rd343, %rd8;
	shl.b64 	%rd146, %rd145, 2;
	add.s64 	%rd147, %rd7, %rd146;
	st.u32 	[%rd147+10392], %r114;
	add.s32 	%r115, %r114, 1;
	st.u32 	[%rd147+10396], %r115;
	add.s32 	%r116, %r114, 2;
	st.u32 	[%rd147+10400], %r116;
	add.s32 	%r117, %r114, 3;
	st.u32 	[%rd147+10404], %r117;
	add.s64 	%rd343, %rd343, 4;
	add.s32 	%r228, %r228, 4;
	add.s32 	%r227, %r227, -4;
	setp.ne.s32 	%p11, %r227, 0;
	@%p11 bra 	$L__BB2_11;

$L__BB2_12:
	setp.eq.s32 	%p12, %r230, 0;
	@%p12 bra 	$L__BB2_15;

	cvt.u32.u64 	%r118, %rd11;

$L__BB2_14:
	.pragma "nounroll";
	add.s32 	%r119, %r228, %r118;
	add.s64 	%rd148, %rd343, %rd8;
	shl.b64 	%rd149, %rd148, 2;
	add.s64 	%rd150, %rd7, %rd149;
	st.u32 	[%rd150+10392], %r119;
	add.s64 	%rd343, %rd343, 1;
	add.s32 	%r228, %r228, 1;
	add.s32 	%r230, %r230, -1;
	setp.ne.s32 	%p13, %r230, 0;
	@%p13 bra 	$L__BB2_14;

$L__BB2_15:
	setp.ge.u64 	%p14, %rd343, %rd9;
	@%p14 bra 	$L__BB2_47;

	mov.u32 	%r231, 0;

$L__BB2_17:
	mov.u32 	%r20, %r231;
	ld.u64 	%rd151, [%rd4+16];
	ld.u32 	%r121, [%rd151+4];
	mad.lo.s32 	%r122, %r121, 69069, 1;
	st.u32 	[%rd151+4], %r122;
	and.b32  	%r21, %r122, 8191;
	ld.u64 	%rd152, [%rd4];
	ld.u64 	%rd21, [%rd152+24];
	membar.gl;
	mov.u32 	%r234, %r21;

$L__BB2_18:
	mul.wide.u32 	%rd153, %r234, 8;
	add.s64 	%rd22, %rd21, %rd153;
	ld.u64 	%rd154, [%rd22];
	setp.eq.s64 	%p15, %rd154, -1;
	@%p15 bra 	$L__BB2_21;

	atom.exch.b64 	%rd348, [%rd22], -1;
	setp.eq.s64 	%p16, %rd348, -1;
	@%p16 bra 	$L__BB2_21;
	bra.uni 	$L__BB2_20;

$L__BB2_21:
	add.s32 	%r234, %r234, 1;
	setp.lt.u32 	%p17, %r234, 8192;
	@%p17 bra 	$L__BB2_18;

	setp.eq.s32 	%p18, %r21, 0;
	mov.u64 	%rd348, -1;
	mov.u32 	%r234, -1;
	@%p18 bra 	$L__BB2_28;

	mov.u32 	%r233, 0;

$L__BB2_24:
	mul.wide.u32 	%rd156, %r233, 8;
	add.s64 	%rd25, %rd21, %rd156;
	ld.u64 	%rd157, [%rd25];
	setp.eq.s64 	%p19, %rd157, -1;
	@%p19 bra 	$L__BB2_27;

	atom.exch.b64 	%rd26, [%rd25], -1;
	setp.eq.s64 	%p20, %rd26, -1;
	@%p20 bra 	$L__BB2_27;
	bra.uni 	$L__BB2_26;

$L__BB2_27:
	add.s32 	%r233, %r233, 1;
	setp.lt.u32 	%p21, %r233, %r21;
	@%p21 bra 	$L__BB2_24;
	bra.uni 	$L__BB2_28;

$L__BB2_20:
	membar.gl;
	bra.uni 	$L__BB2_28;

$L__BB2_26:
	membar.gl;
	mov.u32 	%r234, %r233;
	mov.u64 	%rd348, %rd26;

$L__BB2_28:
	cvt.s64.s32 	%rd159, %rd343;
	setp.le.u64 	%p22, %rd9, %rd159;
	@%p22 bra 	$L__BB2_38;

	cvt.u32.u64 	%r235, %rd343;
	mov.u64 	%rd347, %rd348;

$L__BB2_30:
	setp.eq.s64 	%p23, %rd347, -1;
	mov.u32 	%r236, -1;
	mov.u64 	%rd348, -1;
	@%p23 bra 	$L__BB2_36;

	shr.u64 	%rd161, %rd347, 32;
	cvt.u32.u64 	%r236, %rd161;
	ld.u64 	%rd162, [%rd4];
	ld.u64 	%rd163, [%rd162+16];
	mul.lo.s64 	%rd164, %rd161, 1296;
	add.s64 	%rd165, %rd163, %rd164;
	ld.u32 	%r127, [%rd165+1280];
	cvt.u64.u32 	%rd166, %r127;
	shl.b64 	%rd32, %rd166, 32;
	setp.eq.s32 	%p24, %r127, -1;
	@%p24 bra 	$L__BB2_34;

	cvt.u32.u64 	%r128, %rd347;
	setp.ne.s32 	%p25, %r128, %r236;
	and.b64  	%rd167, %rd347, 4294967295;
	or.b64  	%rd348, %rd32, %rd167;
	@%p25 bra 	$L__BB2_36;

	mov.u64 	%rd348, -1;
	bra.uni 	$L__BB2_36;

$L__BB2_34:
	or.b64  	%rd348, %rd32, 4294967295;

$L__BB2_36:
	setp.eq.s32 	%p26, %r236, -1;
	@%p26 bra 	$L__BB2_38;

	add.s64 	%rd169, %rd343, %rd8;
	shl.b64 	%rd170, %rd169, 2;
	add.s64 	%rd171, %rd7, %rd170;
	st.u32 	[%rd171+10392], %r236;
	add.s64 	%rd343, %rd343, 1;
	add.s32 	%r235, %r235, 1;
	cvt.s64.s32 	%rd172, %r235;
	setp.gt.u64 	%p27, %rd9, %rd172;
	mov.u64 	%rd347, %rd348;
	@%p27 bra 	$L__BB2_30;

$L__BB2_38:
	setp.eq.s64 	%p28, %rd348, -1;
	@%p28 bra 	$L__BB2_46;

	ld.u64 	%rd173, [%rd4];
	ld.u64 	%rd174, [%rd173+24];
	membar.gl;
	mul.wide.u32 	%rd175, %r234, 8;
	add.s64 	%rd40, %rd174, %rd175;
	atom.exch.b64 	%rd352, [%rd40], %rd348;
	setp.eq.s64 	%p29, %rd352, -1;
	@%p29 bra 	$L__BB2_46;

$L__BB2_41:
	cvt.u32.u64 	%r129, %rd352;
	setp.eq.s32 	%p30, %r129, -1;
	setp.gt.u64 	%p31, %rd352, -4294967297;
	or.pred  	%p32, %p31, %p30;
	@%p32 bra 	$L__BB2_45;

	atom.exch.b64 	%rd43, [%rd40], -1;
	setp.eq.s64 	%p33, %rd43, -1;
	@%p33 bra 	$L__BB2_44;

	shr.u64 	%rd176, %rd352, 32;
	ld.u64 	%rd177, [%rd4];
	and.b64  	%rd178, %rd43, 4294967295;
	ld.u64 	%rd179, [%rd177+16];
	mul.lo.s64 	%rd180, %rd178, 1296;
	add.s64 	%rd181, %rd179, %rd180;
	st.u32 	[%rd181+1280], %rd176;
	and.b64  	%rd182, %rd352, 4294967295;
	and.b64  	%rd183, %rd43, -4294967296;
	or.b64  	%rd352, %rd183, %rd182;

$L__BB2_44:
	membar.gl;
	atom.exch.b64 	%rd352, [%rd40], %rd352;
	setp.eq.s64 	%p34, %rd352, -1;
	@%p34 bra 	$L__BB2_46;
	bra.uni 	$L__BB2_41;

$L__BB2_45:
	atom.exch.b64 	%rd184, [%rd40], %rd352;

$L__BB2_46:
	add.s32 	%r231, %r20, 1;
	setp.lt.u64 	%p35, %rd343, %rd9;
	setp.lt.u32 	%p36, %r20, 31;
	and.pred  	%p37, %p35, %p36;
	@%p37 bra 	$L__BB2_17;

$L__BB2_47:
	ld.u64 	%rd185, [%rd4+8];
	cvt.u16.u64 	%rs13, %rd343;
	ld.u8 	%rs14, [%rd185+18];
	add.s16 	%rs15, %rs14, %rs13;
	st.u8 	[%rd185+18], %rs15;

$L__BB2_48:
	bar.warp.sync 	%r102;

$L__BB2_49:
	// begin inline asm
	activemask.b32 %r130;
	// end inline asm
	bar.warp.sync 	%r130;
	// begin inline asm
	activemask.b32 %r131;
	// end inline asm
	brev.b32 	%r132, %r131;
	bfind.shiftamt.u32 	%r133, %r132;
	setp.ne.s32 	%p38, %r133, %r3;
	@%p38 bra 	$L__BB2_130;

	ld.u64 	%rd186, [%rd4+8];
	ld.u8 	%rs1, [%rd186+14];
	setp.lt.u16 	%p39, %rs1, 6;
	@%p39 bra 	$L__BB2_130;

	cvt.u32.u16 	%r136, %rs1;
	add.s32 	%r38, %r136, -5;
	// begin inline asm
	activemask.b32 %r134;
	// end inline asm
	bar.warp.sync 	%r134;
	// begin inline asm
	activemask.b32 %r135;
	// end inline asm
	brev.b32 	%r137, %r135;
	bfind.shiftamt.u32 	%r138, %r137;
	setp.ne.s32 	%p40, %r138, %r3;
	@%p40 bra 	$L__BB2_97;

	mov.u64 	%rd188, 8;
	ld.u64 	%rd48, [%rd4+8];
	mov.u64 	%rd359, 0;
	ld.u8 	%rs16, [%rd48+18];
	cvt.u64.u16 	%rd189, %rs16;
	and.b64  	%rd49, %rd189, 255;
	cvt.u32.u16 	%r139, %rs16;
	and.b32  	%r140, %r139, 255;
	setp.lt.u32 	%p41, %r38, %r140;
	sub.s64 	%rd190, %rd188, %rd49;
	sub.s32 	%r141, %r38, %r140;
	cvt.u64.u32 	%rd191, %r141;
	setp.gt.u32 	%p42, %r38, 7;
	selp.b64 	%rd192, %rd190, %rd191, %p42;
	selp.b64 	%rd50, 0, %rd192, %p41;
	setp.eq.s64 	%p43, %rd50, 0;
	@%p43 bra 	$L__BB2_64;

	ld.u64 	%rd194, [%rd4];
	ld.u64 	%rd51, [%rd194];
	ld.u32 	%rd195, [%rd51];
	ld.u64 	%rd196, [%rd194+8];
	setp.le.u64 	%p44, %rd196, %rd195;
	@%p44 bra 	$L__BB2_64;

	cvt.u32.u64 	%r238, %rd50;
	atom.add.u32 	%r142, [%rd51], %r238;
	cvt.u64.u32 	%rd52, %r142;
	ld.u64 	%rd197, [%rd4];
	ld.u64 	%rd53, [%rd197+8];
	sub.s64 	%rd198, %rd53, %rd50;
	setp.ge.u64 	%p45, %rd198, %rd52;
	@%p45 bra 	$L__BB2_57;

	setp.le.u64 	%p46, %rd53, %rd52;
	mov.u32 	%r238, 0;
	@%p46 bra 	$L__BB2_57;

	cvt.u32.u64 	%r144, %rd52;
	cvt.u32.u64 	%r145, %rd53;
	sub.s32 	%r238, %r145, %r144;

$L__BB2_57:
	setp.eq.s32 	%p47, %r238, 0;
	@%p47 bra 	$L__BB2_64;

	add.s32 	%r147, %r238, -1;
	and.b32  	%r243, %r238, 3;
	setp.lt.u32 	%p48, %r147, 3;
	mov.u64 	%rd359, 0;
	mov.u32 	%r241, 0;
	@%p48 bra 	$L__BB2_61;

	sub.s32 	%r240, %r238, %r243;

$L__BB2_60:
	cvt.u32.u64 	%r149, %rd52;
	add.s32 	%r150, %r241, %r149;
	add.s64 	%rd203, %rd359, %rd49;
	shl.b64 	%rd204, %rd203, 2;
	add.s64 	%rd205, %rd48, %rd204;
	st.u32 	[%rd205+10392], %r150;
	add.s32 	%r151, %r150, 1;
	st.u32 	[%rd205+10396], %r151;
	add.s32 	%r152, %r150, 2;
	st.u32 	[%rd205+10400], %r152;
	add.s32 	%r153, %r150, 3;
	st.u32 	[%rd205+10404], %r153;
	add.s64 	%rd359, %rd359, 4;
	add.s32 	%r241, %r241, 4;
	add.s32 	%r240, %r240, -4;
	setp.ne.s32 	%p49, %r240, 0;
	@%p49 bra 	$L__BB2_60;

$L__BB2_61:
	setp.eq.s32 	%p50, %r243, 0;
	@%p50 bra 	$L__BB2_64;

	cvt.u32.u64 	%r154, %rd52;

$L__BB2_63:
	.pragma "nounroll";
	add.s32 	%r155, %r241, %r154;
	add.s64 	%rd206, %rd359, %rd49;
	shl.b64 	%rd207, %rd206, 2;
	add.s64 	%rd208, %rd48, %rd207;
	st.u32 	[%rd208+10392], %r155;
	add.s64 	%rd359, %rd359, 1;
	add.s32 	%r241, %r241, 1;
	add.s32 	%r243, %r243, -1;
	setp.ne.s32 	%p51, %r243, 0;
	@%p51 bra 	$L__BB2_63;

$L__BB2_64:
	setp.ge.u64 	%p52, %rd359, %rd50;
	@%p52 bra 	$L__BB2_96;

	mov.u32 	%r244, 0;

$L__BB2_66:
	mov.u32 	%r54, %r244;
	ld.u64 	%rd209, [%rd4+16];
	ld.u32 	%r157, [%rd209+4];
	mad.lo.s32 	%r158, %r157, 69069, 1;
	st.u32 	[%rd209+4], %r158;
	and.b32  	%r55, %r158, 8191;
	ld.u64 	%rd210, [%rd4];
	ld.u64 	%rd62, [%rd210+24];
	membar.gl;
	mov.u32 	%r247, %r55;

$L__BB2_67:
	mul.wide.u32 	%rd211, %r247, 8;
	add.s64 	%rd63, %rd62, %rd211;
	ld.u64 	%rd212, [%rd63];
	setp.eq.s64 	%p53, %rd212, -1;
	@%p53 bra 	$L__BB2_70;

	atom.exch.b64 	%rd364, [%rd63], -1;
	setp.eq.s64 	%p54, %rd364, -1;
	@%p54 bra 	$L__BB2_70;
	bra.uni 	$L__BB2_69;

$L__BB2_70:
	add.s32 	%r247, %r247, 1;
	setp.lt.u32 	%p55, %r247, 8192;
	@%p55 bra 	$L__BB2_67;

	setp.eq.s32 	%p56, %r55, 0;
	mov.u64 	%rd364, -1;
	mov.u32 	%r247, -1;
	@%p56 bra 	$L__BB2_77;

	mov.u32 	%r246, 0;

$L__BB2_73:
	mul.wide.u32 	%rd214, %r246, 8;
	add.s64 	%rd66, %rd62, %rd214;
	ld.u64 	%rd215, [%rd66];
	setp.eq.s64 	%p57, %rd215, -1;
	@%p57 bra 	$L__BB2_76;

	atom.exch.b64 	%rd67, [%rd66], -1;
	setp.eq.s64 	%p58, %rd67, -1;
	@%p58 bra 	$L__BB2_76;
	bra.uni 	$L__BB2_75;

$L__BB2_76:
	add.s32 	%r246, %r246, 1;
	setp.lt.u32 	%p59, %r246, %r55;
	@%p59 bra 	$L__BB2_73;
	bra.uni 	$L__BB2_77;

$L__BB2_69:
	membar.gl;
	bra.uni 	$L__BB2_77;

$L__BB2_75:
	membar.gl;
	mov.u32 	%r247, %r246;
	mov.u64 	%rd364, %rd67;

$L__BB2_77:
	cvt.s64.s32 	%rd217, %rd359;
	setp.le.u64 	%p60, %rd50, %rd217;
	@%p60 bra 	$L__BB2_87;

	cvt.u32.u64 	%r248, %rd359;
	mov.u64 	%rd363, %rd364;

$L__BB2_79:
	setp.eq.s64 	%p61, %rd363, -1;
	mov.u32 	%r249, -1;
	mov.u64 	%rd364, -1;
	@%p61 bra 	$L__BB2_85;

	shr.u64 	%rd219, %rd363, 32;
	cvt.u32.u64 	%r249, %rd219;
	ld.u64 	%rd220, [%rd4];
	ld.u64 	%rd221, [%rd220+16];
	mul.lo.s64 	%rd222, %rd219, 1296;
	add.s64 	%rd223, %rd221, %rd222;
	ld.u32 	%r163, [%rd223+1280];
	cvt.u64.u32 	%rd224, %r163;
	shl.b64 	%rd73, %rd224, 32;
	setp.eq.s32 	%p62, %r163, -1;
	@%p62 bra 	$L__BB2_83;

	cvt.u32.u64 	%r164, %rd363;
	setp.ne.s32 	%p63, %r164, %r249;
	and.b64  	%rd225, %rd363, 4294967295;
	or.b64  	%rd364, %rd73, %rd225;
	@%p63 bra 	$L__BB2_85;

	mov.u64 	%rd364, -1;
	bra.uni 	$L__BB2_85;

$L__BB2_83:
	or.b64  	%rd364, %rd73, 4294967295;

$L__BB2_85:
	setp.eq.s32 	%p64, %r249, -1;
	@%p64 bra 	$L__BB2_87;

	add.s64 	%rd227, %rd359, %rd49;
	shl.b64 	%rd228, %rd227, 2;
	add.s64 	%rd229, %rd48, %rd228;
	st.u32 	[%rd229+10392], %r249;
	add.s64 	%rd359, %rd359, 1;
	add.s32 	%r248, %r248, 1;
	cvt.s64.s32 	%rd230, %r248;
	setp.gt.u64 	%p65, %rd50, %rd230;
	mov.u64 	%rd363, %rd364;
	@%p65 bra 	$L__BB2_79;

$L__BB2_87:
	setp.eq.s64 	%p66, %rd364, -1;
	@%p66 bra 	$L__BB2_95;

	ld.u64 	%rd231, [%rd4];
	ld.u64 	%rd232, [%rd231+24];
	membar.gl;
	mul.wide.u32 	%rd233, %r247, 8;
	add.s64 	%rd81, %rd232, %rd233;
	atom.exch.b64 	%rd368, [%rd81], %rd364;
	setp.eq.s64 	%p67, %rd368, -1;
	@%p67 bra 	$L__BB2_95;

$L__BB2_90:
	cvt.u32.u64 	%r165, %rd368;
	setp.eq.s32 	%p68, %r165, -1;
	setp.gt.u64 	%p69, %rd368, -4294967297;
	or.pred  	%p70, %p69, %p68;
	@%p70 bra 	$L__BB2_94;

	atom.exch.b64 	%rd84, [%rd81], -1;
	setp.eq.s64 	%p71, %rd84, -1;
	@%p71 bra 	$L__BB2_93;

	shr.u64 	%rd234, %rd368, 32;
	ld.u64 	%rd235, [%rd4];
	and.b64  	%rd236, %rd84, 4294967295;
	ld.u64 	%rd237, [%rd235+16];
	mul.lo.s64 	%rd238, %rd236, 1296;
	add.s64 	%rd239, %rd237, %rd238;
	st.u32 	[%rd239+1280], %rd234;
	and.b64  	%rd240, %rd368, 4294967295;
	and.b64  	%rd241, %rd84, -4294967296;
	or.b64  	%rd368, %rd241, %rd240;

$L__BB2_93:
	membar.gl;
	atom.exch.b64 	%rd368, [%rd81], %rd368;
	setp.eq.s64 	%p72, %rd368, -1;
	@%p72 bra 	$L__BB2_95;
	bra.uni 	$L__BB2_90;

$L__BB2_94:
	atom.exch.b64 	%rd242, [%rd81], %rd368;

$L__BB2_95:
	add.s32 	%r244, %r54, 1;
	setp.lt.u64 	%p73, %rd359, %rd50;
	setp.lt.u32 	%p74, %r54, 31;
	and.pred  	%p75, %p73, %p74;
	@%p75 bra 	$L__BB2_66;

$L__BB2_96:
	ld.u64 	%rd243, [%rd4+8];
	cvt.u16.u64 	%rs17, %rd359;
	ld.u8 	%rs18, [%rd243+18];
	add.s16 	%rs19, %rs18, %rs17;
	st.u8 	[%rd243+18], %rs19;

$L__BB2_97:
	bar.warp.sync 	%r134;
	setp.eq.s32 	%p76, %r38, 0;
	mov.u32 	%r260, 0;
	mov.u64 	%rd376, -1;
	@%p76 bra 	$L__BB2_117;

	mov.u16 	%rs33, 1;
	mov.u32 	%r251, %r260;
	mov.u32 	%r256, %r260;

$L__BB2_99:
	and.b16  	%rs22, %rs33, 255;
	setp.eq.s16 	%p77, %rs22, 0;
	mov.u32 	%r257, 8;
	mov.u16 	%rs34, 0;
	@%p77 bra 	$L__BB2_103;

	ld.u64 	%rd90, [%rd4+8];
	ld.u8 	%rs3, [%rd90+15];
	setp.eq.s16 	%p78, %rs3, 8;
	@%p78 bra 	$L__BB2_102;

	cvt.u32.u16 	%r171, %rs3;
	mul.wide.u32 	%rd246, %r171, 1296;
	add.s64 	%rd247, %rd90, %rd246;
	ld.u32 	%r172, [%rd247+1304];
	st.u8 	[%rd90+15], %r172;

$L__BB2_102:
	selp.b16 	%rs34, 0, %rs33, %p78;
	cvt.u32.u16 	%r257, %rs3;

$L__BB2_103:
	setp.gt.u32 	%p80, %r256, 1;
	and.b16  	%rs23, %rs34, 255;
	setp.ne.s16 	%p81, %rs23, 0;
	or.pred  	%p82, %p81, %p80;
	@%p82 bra 	$L__BB2_108;

	ld.u64 	%rd91, [%rd4+8];
	mov.u32 	%r255, %r256;

$L__BB2_105:
	cvt.u64.u32 	%rd248, %r255;
	add.s64 	%rd249, %rd91, %rd248;
	ld.u8 	%rs6, [%rd249+16];
	setp.eq.s16 	%p83, %rs6, 8;
	@%p83 bra 	$L__BB2_107;
	bra.uni 	$L__BB2_106;

$L__BB2_107:
	add.s32 	%r175, %r255, 1;
	mov.u32 	%r255, 1;
	setp.lt.u32 	%p84, %r175, 2;
	mov.u32 	%r256, 2;
	@%p84 bra 	$L__BB2_105;
	bra.uni 	$L__BB2_108;

$L__BB2_106:
	add.s32 	%r256, %r255, 1;
	cvt.u32.u16 	%r257, %rs6;

$L__BB2_108:
	setp.eq.s32 	%p85, %r257, 8;
	@%p85 bra 	$L__BB2_117;

	cvt.u64.u32 	%rd92, %r257;
	ld.u64 	%rd250, [%rd4+8];
	mul.wide.u32 	%rd251, %r257, 1296;
	add.s64 	%rd252, %rd250, %rd251;
	ld.u32 	%r178, [%rd252+1312];
	add.s32 	%r260, %r178, %r260;
	// begin inline asm
	activemask.b32 %r176;
	// end inline asm
	ld.u64 	%rd372, [%rd4+8];
	ld.u8 	%rs7, [%rd372+18];
	setp.eq.s16 	%p86, %rs7, 0;
	mov.u32 	%r177, -1;
	mov.u32 	%r258, %r177;
	@%p86 bra 	$L__BB2_111;

	cvt.u32.u16 	%r179, %rs7;
	mul.wide.u32 	%rd253, %r179, 4;
	add.s64 	%rd254, %rd253, -4;
	and.b64  	%rd255, %rd254, 17179869180;
	add.s64 	%rd256, %rd372, %rd255;
	ld.u32 	%r258, [%rd256+10392];
	add.s16 	%rs24, %rs7, -1;
	st.u8 	[%rd372+18], %rs24;
	ld.u64 	%rd372, [%rd4+8];

$L__BB2_111:
	ld.u64 	%rd257, [%rd4];
	cvt.u64.u32 	%rd96, %r258;
	ld.u64 	%rd258, [%rd257+16];
	mul.wide.u32 	%rd259, %r258, 1296;
	add.s64 	%rd374, %rd258, %rd259;
	mul.lo.s64 	%rd260, %rd92, 1296;
	add.s64 	%rd261, %rd372, %rd260;
	st.u32 	[%rd261+1304], %r177;
	ld.u64 	%rd262, [%rd4+8];
	add.s64 	%rd263, %rd262, %rd260;
	add.s64 	%rd373, %rd263, 24;
	mov.u32 	%r259, 0;

$L__BB2_112:
	ld.v2.u32 	{%r182, %r183}, [%rd373];
	st.v2.u32 	[%rd374], {%r182, %r183};
	add.s64 	%rd374, %rd374, 8;
	add.s64 	%rd373, %rd373, 8;
	add.s32 	%r259, %r259, 1;
	setp.lt.u32 	%p87, %r259, 162;
	@%p87 bra 	$L__BB2_112;

	ld.u64 	%rd264, [%rd4+8];
	ld.u8 	%rs25, [%rd264+14];
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE12produce_linkEjE6result], %r258;
	add.s16 	%rs26, %rs25, -1;
	st.u8 	[%rd264+14], %rs26;
	ld.u64 	%rd265, [%rd4];
	ld.u64 	%rd266, [%rd265+16];
	mul.lo.s64 	%rd267, %rd96, 1296;
	add.s64 	%rd268, %rd266, %rd267;
	mov.u32 	%r186, -1;
	st.u32 	[%rd268+1280], %r186;
	setp.eq.s64 	%p88, %rd376, -1;
	@%p88 bra 	$L__BB2_115;

	ld.u64 	%rd269, [%rd4];
	and.b64  	%rd270, %rd376, 4294967295;
	ld.u64 	%rd271, [%rd269+16];
	mul.lo.s64 	%rd272, %rd270, 1296;
	add.s64 	%rd273, %rd271, %rd272;
	st.u32 	[%rd273+1280], %r258;
	and.b64  	%rd375, %rd376, -4294967296;
	bra.uni 	$L__BB2_116;

$L__BB2_115:
	shl.b64 	%rd375, %rd96, 32;

$L__BB2_116:
	or.b64  	%rd376, %rd375, %rd96;
	ld.u64 	%rd274, [%rd4+8];
	ld.u8 	%r187, [%rd274+13];
	add.s64 	%rd276, %rd274, %rd260;
	st.u32 	[%rd276+1304], %r187;
	ld.u64 	%rd277, [%rd4+8];
	st.u8 	[%rd277+13], %r257;
	ld.u64 	%rd278, [%rd4+8];
	ld.u8 	%rs27, [%rd278+14];
	setp.gt.u16 	%p89, %rs27, 5;
	add.s32 	%r251, %r251, 1;
	setp.lt.u32 	%p90, %r251, %r38;
	and.pred  	%p91, %p89, %p90;
	mov.u16 	%rs33, %rs34;
	@%p91 bra 	$L__BB2_99;

$L__BB2_117:
	ld.u64 	%rd279, [%rd4+16];
	ld.u32 	%r188, [%rd279+4];
	mad.lo.s32 	%r88, %r188, 69069, 1;
	st.u32 	[%rd279+4], %r88;
	setp.eq.s32 	%p92, %r260, 0;
	setp.eq.s64 	%p93, %rd376, -1;
	and.pred  	%p94, %p93, %p92;
	@%p94 bra 	$L__BB2_130;

	ld.u64 	%rd280, [%rd4];
	ld.u64 	%rd108, [%rd280+32];
	add.s64 	%rd281, %rd108, 16;
	atom.add.u32 	%r89, [%rd281], %r260;
	add.s32 	%r90, %r89, %r260;
	ld.u64 	%rd282, [%rd4+8];
	ld.u32 	%r189, [%rd282+10424];
	add.s32 	%r190, %r189, %r260;
	st.u32 	[%rd282+10424], %r190;
	setp.eq.s32 	%p95, %r89, 0;
	setp.ne.s32 	%p96, %r90, 0;
	and.pred  	%p97, %p95, %p96;
	@%p97 bra 	$L__BB2_121;
	bra.uni 	$L__BB2_119;

$L__BB2_121:
	ld.u64 	%rd286, [%rd4];
	ld.u64 	%rd287, [%rd286+32];
	add.s64 	%rd288, %rd287, 8;
	atom.add.u32 	%r192, [%rd288], 65536;
	bra.uni 	$L__BB2_122;

$L__BB2_119:
	or.pred  	%p100, %p95, %p96;
	@%p100 bra 	$L__BB2_122;

	ld.u64 	%rd283, [%rd4];
	ld.u64 	%rd284, [%rd283+32];
	add.s64 	%rd285, %rd284, 8;
	atom.add.u32 	%r191, [%rd285], -65536;

$L__BB2_122:
	@%p93 bra 	$L__BB2_130;

	membar.gl;
	shl.b32 	%r193, %r88, 3;
	cvt.u64.u32 	%rd289, %r193;
	and.b64  	%rd290, %rd289, 65528;
	add.s64 	%rd291, %rd108, %rd290;
	add.s64 	%rd109, %rd291, 24;
	atom.exch.b64 	%rd377, [%rd109], %rd376;
	setp.eq.s64 	%p102, %rd377, -1;
	@%p102 bra 	$L__BB2_130;

$L__BB2_125:
	cvt.u32.u64 	%r194, %rd377;
	setp.eq.s32 	%p103, %r194, -1;
	setp.gt.u64 	%p104, %rd377, -4294967297;
	or.pred  	%p105, %p104, %p103;
	@%p105 bra 	$L__BB2_129;

	atom.exch.b64 	%rd112, [%rd109], -1;
	setp.eq.s64 	%p106, %rd112, -1;
	@%p106 bra 	$L__BB2_128;

	shr.u64 	%rd292, %rd377, 32;
	ld.u64 	%rd293, [%rd4];
	and.b64  	%rd294, %rd112, 4294967295;
	ld.u64 	%rd295, [%rd293+16];
	mul.lo.s64 	%rd296, %rd294, 1296;
	add.s64 	%rd297, %rd295, %rd296;
	st.u32 	[%rd297+1280], %rd292;
	and.b64  	%rd298, %rd377, 4294967295;
	and.b64  	%rd299, %rd112, -4294967296;
	or.b64  	%rd377, %rd299, %rd298;

$L__BB2_128:
	membar.gl;
	atom.exch.b64 	%rd377, [%rd109], %rd377;
	setp.eq.s64 	%p107, %rd377, -1;
	@%p107 bra 	$L__BB2_130;
	bra.uni 	$L__BB2_125;

$L__BB2_129:
	atom.exch.b64 	%rd300, [%rd109], %rd377;

$L__BB2_130:
	bar.warp.sync 	%r130;
	ld.u64 	%rd379, [%rd4+8];

$L__BB2_131:
	// begin inline asm
	activemask.b32 %r195;
	// end inline asm
	brev.b32 	%r196, %r195;
	bfind.shiftamt.u32 	%r197, %r196;
	setp.ne.s32 	%p108, %r197, %r3;
	mov.u32 	%r198, -1;
	shl.b32 	%r199, %r198, %r3;
	not.b32 	%r200, %r199;
	and.b32  	%r91, %r100, %r200;
	@%p108 bra 	$L__BB2_147;

	mov.u32 	%r201, 8;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E5right], %r201;
	add.s64 	%rd118, %rd379, 16;
	ld.u8 	%rs8, [%rd379+16];
	cvt.u32.u16 	%r261, %rs8;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E4left], %r261;
	setp.eq.s16 	%p109, %rs8, 8;
	ld.u64 	%rd119, [%rd4+8];
	@%p109 bra 	$L__BB2_134;
	bra.uni 	$L__BB2_133;

$L__BB2_134:
	add.s64 	%rd120, %rd119, 13;
	ld.u8 	%rs9, [%rd119+13];
	cvt.u64.u16 	%rd380, %rs9;
	setp.eq.s16 	%p110, %rs9, 8;
	@%p110 bra 	$L__BB2_136;
	bra.uni 	$L__BB2_135;

$L__BB2_136:
	mov.u64 	%rd380, 8;
	bra.uni 	$L__BB2_137;

$L__BB2_133:
	cvt.u32.u16 	%r202, %rs8;
	mul.wide.u32 	%rd301, %r202, 1296;
	add.s64 	%rd302, %rd119, %rd301;
	ld.u32 	%r262, [%rd302+1312];
	bra.uni 	$L__BB2_138;

$L__BB2_135:
	mul.lo.s64 	%rd303, %rd380, 1296;
	add.s64 	%rd304, %rd119, %rd303;
	ld.u32 	%r203, [%rd304+1304];
	st.u8 	[%rd120], %r203;

$L__BB2_137:
	cvt.u32.u16 	%r205, %rs9;
	mov.u32 	%r262, 0;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E4left], %r205;
	ld.u8 	%rs28, [%rd118+-2];
	add.s16 	%rs29, %rs28, 1;
	st.u8 	[%rd118+-2], %rs29;
	ld.u64 	%rd305, [%rd4+8];
	mul.lo.s64 	%rd306, %rd380, 1296;
	add.s64 	%rd307, %rd305, %rd306;
	st.u32 	[%rd307+1316], %r262;
	ld.shared.u32 	%r261, [_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E4left];
	st.u8 	[%rd118], %r261;

$L__BB2_138:
	popc.b32 	%r206, %r101;
	add.s32 	%r97, %r262, %r206;
	setp.gt.u32 	%p111, %r97, 32;
	@%p111 bra 	$L__BB2_142;
	bra.uni 	$L__BB2_139;

$L__BB2_142:
	ld.u64 	%rd124, [%rd4+8];
	add.s64 	%rd125, %rd124, 13;
	ld.u8 	%rs10, [%rd124+13];
	cvt.u64.u16 	%rd381, %rs10;
	setp.eq.s16 	%p113, %rs10, 8;
	@%p113 bra 	$L__BB2_144;
	bra.uni 	$L__BB2_143;

$L__BB2_144:
	mov.u64 	%rd381, 8;
	bra.uni 	$L__BB2_145;

$L__BB2_139:
	setp.eq.s32 	%p112, %r97, 32;
	@%p112 bra 	$L__BB2_141;
	bra.uni 	$L__BB2_140;

$L__BB2_141:
	mov.u16 	%rs30, 8;
	st.u8 	[%rd118], %rs30;
	ld.u8 	%r207, [%rd118+-1];
	ld.u64 	%rd311, [%rd4+8];
	mul.wide.u32 	%rd312, %r261, 1296;
	add.s64 	%rd313, %rd311, %rd312;
	st.u32 	[%rd313+1304], %r207;
	st.u8 	[%rd118+-1], %r261;
	ld.shared.u32 	%r208, [_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E4left];
	ld.u64 	%rd314, [%rd4+8];
	mul.wide.u32 	%rd315, %r208, 1296;
	add.s64 	%rd316, %rd314, %rd315;
	mov.u32 	%r209, 32;
	st.u32 	[%rd316+1312], %r209;
	bra.uni 	$L__BB2_146;

$L__BB2_143:
	mul.lo.s64 	%rd317, %rd381, 1296;
	add.s64 	%rd318, %rd124, %rd317;
	ld.u32 	%r210, [%rd318+1304];
	st.u8 	[%rd125], %r210;

$L__BB2_145:
	cvt.u32.u16 	%r211, %rs10;
	mov.u32 	%r212, 0;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E5right], %r211;
	ld.u8 	%rs31, [%rd118+-2];
	add.s16 	%rs32, %rs31, 1;
	st.u8 	[%rd118+-2], %rs32;
	ld.u64 	%rd319, [%rd4+8];
	mul.lo.s64 	%rd320, %rd381, 1296;
	add.s64 	%rd321, %rd319, %rd320;
	add.s32 	%r213, %r97, -32;
	st.u32 	[%rd321+1312], %r213;
	ld.shared.u32 	%r214, [_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E5right];
	ld.u64 	%rd322, [%rd4+8];
	mul.wide.u32 	%rd323, %r214, 1296;
	add.s64 	%rd324, %rd322, %rd323;
	st.u32 	[%rd324+1316], %r212;
	ld.u8 	%r215, [%rd118+-1];
	ld.shared.u32 	%r216, [_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E4left];
	ld.u64 	%rd325, [%rd4+8];
	mul.wide.u32 	%rd326, %r216, 1296;
	add.s64 	%rd327, %rd325, %rd326;
	st.u32 	[%rd327+1304], %r215;
	st.u8 	[%rd118+-1], %r216;
	ld.shared.u32 	%r217, [_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E5right];
	st.u8 	[%rd118], %r217;
	ld.shared.u32 	%r218, [_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E4left];
	ld.u64 	%rd328, [%rd4+8];
	mul.wide.u32 	%rd329, %r218, 1296;
	add.s64 	%rd330, %rd328, %rd329;
	mov.u32 	%r219, 32;
	st.u32 	[%rd330+1312], %r219;
	bra.uni 	$L__BB2_146;

$L__BB2_140:
	ld.u64 	%rd308, [%rd4+8];
	mul.wide.u32 	%rd309, %r261, 1296;
	add.s64 	%rd310, %rd308, %rd309;
	st.u32 	[%rd310+1312], %r97;

$L__BB2_146:
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E10left_start], %r262;

$L__BB2_147:
	bar.warp.sync 	%r99;
	ld.shared.u32 	%r220, [_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E10left_start];
	popc.b32 	%r221, %r91;
	add.s32 	%r98, %r220, %r221;
	setp.gt.u32 	%p114, %r98, 31;
	ld.u64 	%rd129, [%rd4+8];
	@%p114 bra 	$L__BB2_149;
	bra.uni 	$L__BB2_148;

$L__BB2_149:
	ld.shared.u32 	%r223, [_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E5right];
	mul.wide.u32 	%rd335, %r223, 1296;
	add.s64 	%rd336, %rd129, %rd335;
	mul.wide.u32 	%rd337, %r98, 40;
	add.s64 	%rd338, %rd336, %rd337;
	st.u64 	[%rd338+-1248], %rd1;
	st.u64 	[%rd338+-1240], %rd2;
	st.u64 	[%rd338+-1232], %rd3;
	bra.uni 	$L__BB2_150;

$L__BB2_148:
	ld.shared.u32 	%r222, [_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E4left];
	mul.wide.u32 	%rd331, %r222, 1296;
	add.s64 	%rd332, %rd129, %rd331;
	mul.wide.u32 	%rd333, %r98, 40;
	add.s64 	%rd334, %rd332, %rd333;
	st.u64 	[%rd334+32], %rd1;
	st.u64 	[%rd334+40], %rd2;
	st.u64 	[%rd334+48], %rd3;

$L__BB2_150:
	bar.warp.sync 	%r99;
	mov.u32 	%r224, 0;
	st.param.b32 	[func_retval0+0], %r224;
	ret;

}
	// .globl	dispatch_odd_sync
.visible .func  (.param .b32 func_retval0) dispatch_odd_sync(
	.param .b64 dispatch_odd_sync_param_0,
	.param .b64 dispatch_odd_sync_param_1,
	.param .b64 dispatch_odd_sync_param_2
)
{
	.local .align 8 .b8 	__local_depot3[80];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .b32 	%r<3>;
	.reg .b64 	%rd<18>;


	mov.u64 	%SPL, __local_depot3;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd1, [dispatch_odd_sync_param_1];
	ld.param.u64 	%rd2, [dispatch_odd_sync_param_2];
	add.u64 	%rd3, %SP, 0;
	add.u64 	%rd4, %SPL, 0;
	add.u64 	%rd5, %SP, 48;
	add.u64 	%rd6, %SPL, 48;
	add.u64 	%rd7, %SP, 72;
	add.u64 	%rd8, %SPL, 72;
	ld.u64 	%rd9, [%rd2];
	ld.u64 	%rd10, [%rd2+8];
	ld.u64 	%rd11, [%rd2+16];
	ld.u64 	%rd12, [%rd1];
	ld.u64 	%rd13, [%rd1+8];
	ld.u64 	%rd14, [%rd1+16];
	ld.u64 	%rd15, [%rd1+24];
	ld.u64 	%rd16, [%rd1+32];
	ld.u64 	%rd17, [%rd1+40];
	st.local.u64 	[%rd4], %rd12;
	st.local.u64 	[%rd4+8], %rd13;
	st.local.u64 	[%rd4+16], %rd14;
	st.local.u64 	[%rd4+24], %rd15;
	st.local.u64 	[%rd4+32], %rd16;
	st.local.u64 	[%rd4+40], %rd17;
	st.local.u64 	[%rd6], %rd9;
	st.local.u64 	[%rd6+8], %rd10;
	st.local.u64 	[%rd6+16], %rd11;
	mov.u32 	%r1, 0;
	st.local.u32 	[%rd8], %r1;
	{ // callseq 8, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd7;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd5;
	.param .b32 retval0;
	call.uni (retval0), 
	_odd, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.b32 	%r2, [retval0+0];
	} // callseq 8
	st.param.b32 	[func_retval0+0], %r1;
	ret;

}
	// .globl	dispatch_even_async
.visible .func  (.param .b32 func_retval0) dispatch_even_async(
	.param .b64 dispatch_even_async_param_0,
	.param .b64 dispatch_even_async_param_1,
	.param .b64 dispatch_even_async_param_2
)
{
	.reg .pred 	%p<115>;
	.reg .b16 	%rs<35>;
	.reg .b32 	%r<264>;
	.reg .b64 	%rd<382>;


	ld.param.u64 	%rd4, [dispatch_even_async_param_1];
	ld.param.u64 	%rd130, [dispatch_even_async_param_2];
	ld.u64 	%rd1, [%rd130];
	ld.u64 	%rd2, [%rd130+8];
	ld.u64 	%rd3, [%rd130+16];
	// begin inline asm
	activemask.b32 %r99;
	// end inline asm
	// begin inline asm
	activemask.b32 %r100;
	// end inline asm
	mov.u32 	%r3, %tid.x;
	// begin inline asm
	activemask.b32 %r101;
	// end inline asm
	ld.u64 	%rd379, [%rd4+8];
	add.s64 	%rd6, %rd379, 14;
	ld.u8 	%rs11, [%rd379+14];
	setp.lt.u16 	%p1, %rs11, 6;
	@%p1 bra 	$L__BB4_131;

	ld.u8 	%rs12, [%rd6+4];
	setp.gt.u16 	%p2, %rs12, 1;
	@%p2 bra 	$L__BB4_49;

	// begin inline asm
	activemask.b32 %r102;
	// end inline asm
	bar.warp.sync 	%r102;
	// begin inline asm
	activemask.b32 %r103;
	// end inline asm
	brev.b32 	%r104, %r103;
	bfind.shiftamt.u32 	%r105, %r104;
	setp.ne.s32 	%p3, %r105, %r3;
	@%p3 bra 	$L__BB4_48;

	ld.u64 	%rd7, [%rd4+8];
	mov.u64 	%rd343, 0;
	ld.u8 	%rd8, [%rd7+18];
	setp.gt.u64 	%p4, %rd8, 2;
	mov.u64 	%rd132, 2;
	sub.s64 	%rd133, %rd132, %rd8;
	and.b64  	%rd134, %rd133, 4294967295;
	selp.b64 	%rd9, 0, %rd134, %p4;
	setp.eq.s64 	%p5, %rd9, 0;
	@%p5 bra 	$L__BB4_15;

	ld.u64 	%rd136, [%rd4];
	ld.u64 	%rd10, [%rd136];
	ld.u32 	%rd137, [%rd10];
	ld.u64 	%rd138, [%rd136+8];
	setp.le.u64 	%p6, %rd138, %rd137;
	@%p6 bra 	$L__BB4_15;

	cvt.u32.u64 	%r226, %rd9;
	atom.add.u32 	%r106, [%rd10], %r226;
	cvt.u64.u32 	%rd11, %r106;
	ld.u64 	%rd139, [%rd4];
	ld.u64 	%rd12, [%rd139+8];
	sub.s64 	%rd140, %rd12, %rd9;
	setp.ge.u64 	%p7, %rd140, %rd11;
	@%p7 bra 	$L__BB4_8;

	setp.le.u64 	%p8, %rd12, %rd11;
	mov.u32 	%r226, 0;
	@%p8 bra 	$L__BB4_8;

	cvt.u32.u64 	%r108, %rd11;
	cvt.u32.u64 	%r109, %rd12;
	sub.s32 	%r226, %r109, %r108;

$L__BB4_8:
	setp.eq.s32 	%p9, %r226, 0;
	@%p9 bra 	$L__BB4_15;

	add.s32 	%r111, %r226, -1;
	and.b32  	%r231, %r226, 3;
	setp.lt.u32 	%p10, %r111, 3;
	mov.u64 	%rd343, 0;
	mov.u32 	%r229, 0;
	@%p10 bra 	$L__BB4_12;

	sub.s32 	%r228, %r226, %r231;

$L__BB4_11:
	cvt.u32.u64 	%r113, %rd11;
	add.s32 	%r114, %r229, %r113;
	add.s64 	%rd145, %rd343, %rd8;
	shl.b64 	%rd146, %rd145, 2;
	add.s64 	%rd147, %rd7, %rd146;
	st.u32 	[%rd147+10392], %r114;
	add.s32 	%r115, %r114, 1;
	st.u32 	[%rd147+10396], %r115;
	add.s32 	%r116, %r114, 2;
	st.u32 	[%rd147+10400], %r116;
	add.s32 	%r117, %r114, 3;
	st.u32 	[%rd147+10404], %r117;
	add.s64 	%rd343, %rd343, 4;
	add.s32 	%r229, %r229, 4;
	add.s32 	%r228, %r228, -4;
	setp.ne.s32 	%p11, %r228, 0;
	@%p11 bra 	$L__BB4_11;

$L__BB4_12:
	setp.eq.s32 	%p12, %r231, 0;
	@%p12 bra 	$L__BB4_15;

	cvt.u32.u64 	%r118, %rd11;

$L__BB4_14:
	.pragma "nounroll";
	add.s32 	%r119, %r229, %r118;
	add.s64 	%rd148, %rd343, %rd8;
	shl.b64 	%rd149, %rd148, 2;
	add.s64 	%rd150, %rd7, %rd149;
	st.u32 	[%rd150+10392], %r119;
	add.s64 	%rd343, %rd343, 1;
	add.s32 	%r229, %r229, 1;
	add.s32 	%r231, %r231, -1;
	setp.ne.s32 	%p13, %r231, 0;
	@%p13 bra 	$L__BB4_14;

$L__BB4_15:
	setp.ge.u64 	%p14, %rd343, %rd9;
	@%p14 bra 	$L__BB4_47;

	mov.u32 	%r232, 0;

$L__BB4_17:
	mov.u32 	%r20, %r232;
	ld.u64 	%rd151, [%rd4+16];
	ld.u32 	%r121, [%rd151+4];
	mad.lo.s32 	%r122, %r121, 69069, 1;
	st.u32 	[%rd151+4], %r122;
	and.b32  	%r21, %r122, 8191;
	ld.u64 	%rd152, [%rd4];
	ld.u64 	%rd21, [%rd152+24];
	membar.gl;
	mov.u32 	%r235, %r21;

$L__BB4_18:
	mul.wide.u32 	%rd153, %r235, 8;
	add.s64 	%rd22, %rd21, %rd153;
	ld.u64 	%rd154, [%rd22];
	setp.eq.s64 	%p15, %rd154, -1;
	@%p15 bra 	$L__BB4_21;

	atom.exch.b64 	%rd348, [%rd22], -1;
	setp.eq.s64 	%p16, %rd348, -1;
	@%p16 bra 	$L__BB4_21;
	bra.uni 	$L__BB4_20;

$L__BB4_21:
	add.s32 	%r235, %r235, 1;
	setp.lt.u32 	%p17, %r235, 8192;
	@%p17 bra 	$L__BB4_18;

	setp.eq.s32 	%p18, %r21, 0;
	mov.u64 	%rd348, -1;
	mov.u32 	%r235, -1;
	@%p18 bra 	$L__BB4_28;

	mov.u32 	%r234, 0;

$L__BB4_24:
	mul.wide.u32 	%rd156, %r234, 8;
	add.s64 	%rd25, %rd21, %rd156;
	ld.u64 	%rd157, [%rd25];
	setp.eq.s64 	%p19, %rd157, -1;
	@%p19 bra 	$L__BB4_27;

	atom.exch.b64 	%rd26, [%rd25], -1;
	setp.eq.s64 	%p20, %rd26, -1;
	@%p20 bra 	$L__BB4_27;
	bra.uni 	$L__BB4_26;

$L__BB4_27:
	add.s32 	%r234, %r234, 1;
	setp.lt.u32 	%p21, %r234, %r21;
	@%p21 bra 	$L__BB4_24;
	bra.uni 	$L__BB4_28;

$L__BB4_20:
	membar.gl;
	bra.uni 	$L__BB4_28;

$L__BB4_26:
	membar.gl;
	mov.u32 	%r235, %r234;
	mov.u64 	%rd348, %rd26;

$L__BB4_28:
	cvt.s64.s32 	%rd159, %rd343;
	setp.le.u64 	%p22, %rd9, %rd159;
	@%p22 bra 	$L__BB4_38;

	cvt.u32.u64 	%r236, %rd343;
	mov.u64 	%rd347, %rd348;

$L__BB4_30:
	setp.eq.s64 	%p23, %rd347, -1;
	mov.u32 	%r237, -1;
	mov.u64 	%rd348, -1;
	@%p23 bra 	$L__BB4_36;

	shr.u64 	%rd161, %rd347, 32;
	cvt.u32.u64 	%r237, %rd161;
	ld.u64 	%rd162, [%rd4];
	ld.u64 	%rd163, [%rd162+16];
	mul.lo.s64 	%rd164, %rd161, 1296;
	add.s64 	%rd165, %rd163, %rd164;
	ld.u32 	%r127, [%rd165+1280];
	cvt.u64.u32 	%rd166, %r127;
	shl.b64 	%rd32, %rd166, 32;
	setp.eq.s32 	%p24, %r127, -1;
	@%p24 bra 	$L__BB4_34;

	cvt.u32.u64 	%r128, %rd347;
	setp.ne.s32 	%p25, %r128, %r237;
	and.b64  	%rd167, %rd347, 4294967295;
	or.b64  	%rd348, %rd32, %rd167;
	@%p25 bra 	$L__BB4_36;

	mov.u64 	%rd348, -1;
	bra.uni 	$L__BB4_36;

$L__BB4_34:
	or.b64  	%rd348, %rd32, 4294967295;

$L__BB4_36:
	setp.eq.s32 	%p26, %r237, -1;
	@%p26 bra 	$L__BB4_38;

	add.s64 	%rd169, %rd343, %rd8;
	shl.b64 	%rd170, %rd169, 2;
	add.s64 	%rd171, %rd7, %rd170;
	st.u32 	[%rd171+10392], %r237;
	add.s64 	%rd343, %rd343, 1;
	add.s32 	%r236, %r236, 1;
	cvt.s64.s32 	%rd172, %r236;
	setp.gt.u64 	%p27, %rd9, %rd172;
	mov.u64 	%rd347, %rd348;
	@%p27 bra 	$L__BB4_30;

$L__BB4_38:
	setp.eq.s64 	%p28, %rd348, -1;
	@%p28 bra 	$L__BB4_46;

	ld.u64 	%rd173, [%rd4];
	ld.u64 	%rd174, [%rd173+24];
	membar.gl;
	mul.wide.u32 	%rd175, %r235, 8;
	add.s64 	%rd40, %rd174, %rd175;
	atom.exch.b64 	%rd352, [%rd40], %rd348;
	setp.eq.s64 	%p29, %rd352, -1;
	@%p29 bra 	$L__BB4_46;

$L__BB4_41:
	cvt.u32.u64 	%r129, %rd352;
	setp.eq.s32 	%p30, %r129, -1;
	setp.gt.u64 	%p31, %rd352, -4294967297;
	or.pred  	%p32, %p31, %p30;
	@%p32 bra 	$L__BB4_45;

	atom.exch.b64 	%rd43, [%rd40], -1;
	setp.eq.s64 	%p33, %rd43, -1;
	@%p33 bra 	$L__BB4_44;

	shr.u64 	%rd176, %rd352, 32;
	ld.u64 	%rd177, [%rd4];
	and.b64  	%rd178, %rd43, 4294967295;
	ld.u64 	%rd179, [%rd177+16];
	mul.lo.s64 	%rd180, %rd178, 1296;
	add.s64 	%rd181, %rd179, %rd180;
	st.u32 	[%rd181+1280], %rd176;
	and.b64  	%rd182, %rd352, 4294967295;
	and.b64  	%rd183, %rd43, -4294967296;
	or.b64  	%rd352, %rd183, %rd182;

$L__BB4_44:
	membar.gl;
	atom.exch.b64 	%rd352, [%rd40], %rd352;
	setp.eq.s64 	%p34, %rd352, -1;
	@%p34 bra 	$L__BB4_46;
	bra.uni 	$L__BB4_41;

$L__BB4_45:
	atom.exch.b64 	%rd184, [%rd40], %rd352;

$L__BB4_46:
	add.s32 	%r232, %r20, 1;
	setp.lt.u64 	%p35, %rd343, %rd9;
	setp.lt.u32 	%p36, %r20, 31;
	and.pred  	%p37, %p35, %p36;
	@%p37 bra 	$L__BB4_17;

$L__BB4_47:
	ld.u64 	%rd185, [%rd4+8];
	cvt.u16.u64 	%rs13, %rd343;
	ld.u8 	%rs14, [%rd185+18];
	add.s16 	%rs15, %rs14, %rs13;
	st.u8 	[%rd185+18], %rs15;

$L__BB4_48:
	bar.warp.sync 	%r102;

$L__BB4_49:
	// begin inline asm
	activemask.b32 %r130;
	// end inline asm
	bar.warp.sync 	%r130;
	// begin inline asm
	activemask.b32 %r131;
	// end inline asm
	brev.b32 	%r132, %r131;
	bfind.shiftamt.u32 	%r133, %r132;
	setp.ne.s32 	%p38, %r133, %r3;
	@%p38 bra 	$L__BB4_130;

	ld.u64 	%rd186, [%rd4+8];
	ld.u8 	%rs1, [%rd186+14];
	setp.lt.u16 	%p39, %rs1, 6;
	@%p39 bra 	$L__BB4_130;

	cvt.u32.u16 	%r136, %rs1;
	add.s32 	%r38, %r136, -5;
	// begin inline asm
	activemask.b32 %r134;
	// end inline asm
	bar.warp.sync 	%r134;
	// begin inline asm
	activemask.b32 %r135;
	// end inline asm
	brev.b32 	%r137, %r135;
	bfind.shiftamt.u32 	%r138, %r137;
	setp.ne.s32 	%p40, %r138, %r3;
	@%p40 bra 	$L__BB4_97;

	mov.u64 	%rd188, 8;
	ld.u64 	%rd48, [%rd4+8];
	mov.u64 	%rd359, 0;
	ld.u8 	%rs16, [%rd48+18];
	cvt.u64.u16 	%rd189, %rs16;
	and.b64  	%rd49, %rd189, 255;
	cvt.u32.u16 	%r139, %rs16;
	and.b32  	%r140, %r139, 255;
	setp.lt.u32 	%p41, %r38, %r140;
	sub.s64 	%rd190, %rd188, %rd49;
	sub.s32 	%r141, %r38, %r140;
	cvt.u64.u32 	%rd191, %r141;
	setp.gt.u32 	%p42, %r38, 7;
	selp.b64 	%rd192, %rd190, %rd191, %p42;
	selp.b64 	%rd50, 0, %rd192, %p41;
	setp.eq.s64 	%p43, %rd50, 0;
	@%p43 bra 	$L__BB4_64;

	ld.u64 	%rd194, [%rd4];
	ld.u64 	%rd51, [%rd194];
	ld.u32 	%rd195, [%rd51];
	ld.u64 	%rd196, [%rd194+8];
	setp.le.u64 	%p44, %rd196, %rd195;
	@%p44 bra 	$L__BB4_64;

	cvt.u32.u64 	%r239, %rd50;
	atom.add.u32 	%r142, [%rd51], %r239;
	cvt.u64.u32 	%rd52, %r142;
	ld.u64 	%rd197, [%rd4];
	ld.u64 	%rd53, [%rd197+8];
	sub.s64 	%rd198, %rd53, %rd50;
	setp.ge.u64 	%p45, %rd198, %rd52;
	@%p45 bra 	$L__BB4_57;

	setp.le.u64 	%p46, %rd53, %rd52;
	mov.u32 	%r239, 0;
	@%p46 bra 	$L__BB4_57;

	cvt.u32.u64 	%r144, %rd52;
	cvt.u32.u64 	%r145, %rd53;
	sub.s32 	%r239, %r145, %r144;

$L__BB4_57:
	setp.eq.s32 	%p47, %r239, 0;
	@%p47 bra 	$L__BB4_64;

	add.s32 	%r147, %r239, -1;
	and.b32  	%r244, %r239, 3;
	setp.lt.u32 	%p48, %r147, 3;
	mov.u64 	%rd359, 0;
	mov.u32 	%r242, 0;
	@%p48 bra 	$L__BB4_61;

	sub.s32 	%r241, %r239, %r244;

$L__BB4_60:
	cvt.u32.u64 	%r149, %rd52;
	add.s32 	%r150, %r242, %r149;
	add.s64 	%rd203, %rd359, %rd49;
	shl.b64 	%rd204, %rd203, 2;
	add.s64 	%rd205, %rd48, %rd204;
	st.u32 	[%rd205+10392], %r150;
	add.s32 	%r151, %r150, 1;
	st.u32 	[%rd205+10396], %r151;
	add.s32 	%r152, %r150, 2;
	st.u32 	[%rd205+10400], %r152;
	add.s32 	%r153, %r150, 3;
	st.u32 	[%rd205+10404], %r153;
	add.s64 	%rd359, %rd359, 4;
	add.s32 	%r242, %r242, 4;
	add.s32 	%r241, %r241, -4;
	setp.ne.s32 	%p49, %r241, 0;
	@%p49 bra 	$L__BB4_60;

$L__BB4_61:
	setp.eq.s32 	%p50, %r244, 0;
	@%p50 bra 	$L__BB4_64;

	cvt.u32.u64 	%r154, %rd52;

$L__BB4_63:
	.pragma "nounroll";
	add.s32 	%r155, %r242, %r154;
	add.s64 	%rd206, %rd359, %rd49;
	shl.b64 	%rd207, %rd206, 2;
	add.s64 	%rd208, %rd48, %rd207;
	st.u32 	[%rd208+10392], %r155;
	add.s64 	%rd359, %rd359, 1;
	add.s32 	%r242, %r242, 1;
	add.s32 	%r244, %r244, -1;
	setp.ne.s32 	%p51, %r244, 0;
	@%p51 bra 	$L__BB4_63;

$L__BB4_64:
	setp.ge.u64 	%p52, %rd359, %rd50;
	@%p52 bra 	$L__BB4_96;

	mov.u32 	%r245, 0;

$L__BB4_66:
	mov.u32 	%r54, %r245;
	ld.u64 	%rd209, [%rd4+16];
	ld.u32 	%r157, [%rd209+4];
	mad.lo.s32 	%r158, %r157, 69069, 1;
	st.u32 	[%rd209+4], %r158;
	and.b32  	%r55, %r158, 8191;
	ld.u64 	%rd210, [%rd4];
	ld.u64 	%rd62, [%rd210+24];
	membar.gl;
	mov.u32 	%r248, %r55;

$L__BB4_67:
	mul.wide.u32 	%rd211, %r248, 8;
	add.s64 	%rd63, %rd62, %rd211;
	ld.u64 	%rd212, [%rd63];
	setp.eq.s64 	%p53, %rd212, -1;
	@%p53 bra 	$L__BB4_70;

	atom.exch.b64 	%rd364, [%rd63], -1;
	setp.eq.s64 	%p54, %rd364, -1;
	@%p54 bra 	$L__BB4_70;
	bra.uni 	$L__BB4_69;

$L__BB4_70:
	add.s32 	%r248, %r248, 1;
	setp.lt.u32 	%p55, %r248, 8192;
	@%p55 bra 	$L__BB4_67;

	setp.eq.s32 	%p56, %r55, 0;
	mov.u64 	%rd364, -1;
	mov.u32 	%r248, -1;
	@%p56 bra 	$L__BB4_77;

	mov.u32 	%r247, 0;

$L__BB4_73:
	mul.wide.u32 	%rd214, %r247, 8;
	add.s64 	%rd66, %rd62, %rd214;
	ld.u64 	%rd215, [%rd66];
	setp.eq.s64 	%p57, %rd215, -1;
	@%p57 bra 	$L__BB4_76;

	atom.exch.b64 	%rd67, [%rd66], -1;
	setp.eq.s64 	%p58, %rd67, -1;
	@%p58 bra 	$L__BB4_76;
	bra.uni 	$L__BB4_75;

$L__BB4_76:
	add.s32 	%r247, %r247, 1;
	setp.lt.u32 	%p59, %r247, %r55;
	@%p59 bra 	$L__BB4_73;
	bra.uni 	$L__BB4_77;

$L__BB4_69:
	membar.gl;
	bra.uni 	$L__BB4_77;

$L__BB4_75:
	membar.gl;
	mov.u32 	%r248, %r247;
	mov.u64 	%rd364, %rd67;

$L__BB4_77:
	cvt.s64.s32 	%rd217, %rd359;
	setp.le.u64 	%p60, %rd50, %rd217;
	@%p60 bra 	$L__BB4_87;

	cvt.u32.u64 	%r249, %rd359;
	mov.u64 	%rd363, %rd364;

$L__BB4_79:
	setp.eq.s64 	%p61, %rd363, -1;
	mov.u32 	%r250, -1;
	mov.u64 	%rd364, -1;
	@%p61 bra 	$L__BB4_85;

	shr.u64 	%rd219, %rd363, 32;
	cvt.u32.u64 	%r250, %rd219;
	ld.u64 	%rd220, [%rd4];
	ld.u64 	%rd221, [%rd220+16];
	mul.lo.s64 	%rd222, %rd219, 1296;
	add.s64 	%rd223, %rd221, %rd222;
	ld.u32 	%r163, [%rd223+1280];
	cvt.u64.u32 	%rd224, %r163;
	shl.b64 	%rd73, %rd224, 32;
	setp.eq.s32 	%p62, %r163, -1;
	@%p62 bra 	$L__BB4_83;

	cvt.u32.u64 	%r164, %rd363;
	setp.ne.s32 	%p63, %r164, %r250;
	and.b64  	%rd225, %rd363, 4294967295;
	or.b64  	%rd364, %rd73, %rd225;
	@%p63 bra 	$L__BB4_85;

	mov.u64 	%rd364, -1;
	bra.uni 	$L__BB4_85;

$L__BB4_83:
	or.b64  	%rd364, %rd73, 4294967295;

$L__BB4_85:
	setp.eq.s32 	%p64, %r250, -1;
	@%p64 bra 	$L__BB4_87;

	add.s64 	%rd227, %rd359, %rd49;
	shl.b64 	%rd228, %rd227, 2;
	add.s64 	%rd229, %rd48, %rd228;
	st.u32 	[%rd229+10392], %r250;
	add.s64 	%rd359, %rd359, 1;
	add.s32 	%r249, %r249, 1;
	cvt.s64.s32 	%rd230, %r249;
	setp.gt.u64 	%p65, %rd50, %rd230;
	mov.u64 	%rd363, %rd364;
	@%p65 bra 	$L__BB4_79;

$L__BB4_87:
	setp.eq.s64 	%p66, %rd364, -1;
	@%p66 bra 	$L__BB4_95;

	ld.u64 	%rd231, [%rd4];
	ld.u64 	%rd232, [%rd231+24];
	membar.gl;
	mul.wide.u32 	%rd233, %r248, 8;
	add.s64 	%rd81, %rd232, %rd233;
	atom.exch.b64 	%rd368, [%rd81], %rd364;
	setp.eq.s64 	%p67, %rd368, -1;
	@%p67 bra 	$L__BB4_95;

$L__BB4_90:
	cvt.u32.u64 	%r165, %rd368;
	setp.eq.s32 	%p68, %r165, -1;
	setp.gt.u64 	%p69, %rd368, -4294967297;
	or.pred  	%p70, %p69, %p68;
	@%p70 bra 	$L__BB4_94;

	atom.exch.b64 	%rd84, [%rd81], -1;
	setp.eq.s64 	%p71, %rd84, -1;
	@%p71 bra 	$L__BB4_93;

	shr.u64 	%rd234, %rd368, 32;
	ld.u64 	%rd235, [%rd4];
	and.b64  	%rd236, %rd84, 4294967295;
	ld.u64 	%rd237, [%rd235+16];
	mul.lo.s64 	%rd238, %rd236, 1296;
	add.s64 	%rd239, %rd237, %rd238;
	st.u32 	[%rd239+1280], %rd234;
	and.b64  	%rd240, %rd368, 4294967295;
	and.b64  	%rd241, %rd84, -4294967296;
	or.b64  	%rd368, %rd241, %rd240;

$L__BB4_93:
	membar.gl;
	atom.exch.b64 	%rd368, [%rd81], %rd368;
	setp.eq.s64 	%p72, %rd368, -1;
	@%p72 bra 	$L__BB4_95;
	bra.uni 	$L__BB4_90;

$L__BB4_94:
	atom.exch.b64 	%rd242, [%rd81], %rd368;

$L__BB4_95:
	add.s32 	%r245, %r54, 1;
	setp.lt.u64 	%p73, %rd359, %rd50;
	setp.lt.u32 	%p74, %r54, 31;
	and.pred  	%p75, %p73, %p74;
	@%p75 bra 	$L__BB4_66;

$L__BB4_96:
	ld.u64 	%rd243, [%rd4+8];
	cvt.u16.u64 	%rs17, %rd359;
	ld.u8 	%rs18, [%rd243+18];
	add.s16 	%rs19, %rs18, %rs17;
	st.u8 	[%rd243+18], %rs19;

$L__BB4_97:
	bar.warp.sync 	%r134;
	setp.eq.s32 	%p76, %r38, 0;
	mov.u32 	%r261, 0;
	mov.u64 	%rd376, -1;
	@%p76 bra 	$L__BB4_117;

	mov.u16 	%rs33, 1;
	mov.u32 	%r252, %r261;
	mov.u32 	%r257, %r261;

$L__BB4_99:
	and.b16  	%rs22, %rs33, 255;
	setp.eq.s16 	%p77, %rs22, 0;
	mov.u32 	%r258, 8;
	mov.u16 	%rs34, 0;
	@%p77 bra 	$L__BB4_103;

	ld.u64 	%rd90, [%rd4+8];
	ld.u8 	%rs3, [%rd90+15];
	setp.eq.s16 	%p78, %rs3, 8;
	@%p78 bra 	$L__BB4_102;

	cvt.u32.u16 	%r171, %rs3;
	mul.wide.u32 	%rd246, %r171, 1296;
	add.s64 	%rd247, %rd90, %rd246;
	ld.u32 	%r172, [%rd247+1304];
	st.u8 	[%rd90+15], %r172;

$L__BB4_102:
	selp.b16 	%rs34, 0, %rs33, %p78;
	cvt.u32.u16 	%r258, %rs3;

$L__BB4_103:
	setp.gt.u32 	%p80, %r257, 1;
	and.b16  	%rs23, %rs34, 255;
	setp.ne.s16 	%p81, %rs23, 0;
	or.pred  	%p82, %p81, %p80;
	@%p82 bra 	$L__BB4_108;

	ld.u64 	%rd91, [%rd4+8];
	mov.u32 	%r256, %r257;

$L__BB4_105:
	cvt.u64.u32 	%rd248, %r256;
	add.s64 	%rd249, %rd91, %rd248;
	ld.u8 	%rs6, [%rd249+16];
	setp.eq.s16 	%p83, %rs6, 8;
	@%p83 bra 	$L__BB4_107;
	bra.uni 	$L__BB4_106;

$L__BB4_107:
	add.s32 	%r175, %r256, 1;
	mov.u32 	%r256, 1;
	setp.lt.u32 	%p84, %r175, 2;
	mov.u32 	%r257, 2;
	@%p84 bra 	$L__BB4_105;
	bra.uni 	$L__BB4_108;

$L__BB4_106:
	add.s32 	%r257, %r256, 1;
	cvt.u32.u16 	%r258, %rs6;

$L__BB4_108:
	setp.eq.s32 	%p85, %r258, 8;
	@%p85 bra 	$L__BB4_117;

	cvt.u64.u32 	%rd92, %r258;
	ld.u64 	%rd250, [%rd4+8];
	mul.wide.u32 	%rd251, %r258, 1296;
	add.s64 	%rd252, %rd250, %rd251;
	ld.u32 	%r178, [%rd252+1312];
	add.s32 	%r261, %r178, %r261;
	// begin inline asm
	activemask.b32 %r176;
	// end inline asm
	ld.u64 	%rd372, [%rd4+8];
	ld.u8 	%rs7, [%rd372+18];
	setp.eq.s16 	%p86, %rs7, 0;
	mov.u32 	%r177, -1;
	mov.u32 	%r259, %r177;
	@%p86 bra 	$L__BB4_111;

	cvt.u32.u16 	%r179, %rs7;
	mul.wide.u32 	%rd253, %r179, 4;
	add.s64 	%rd254, %rd253, -4;
	and.b64  	%rd255, %rd254, 17179869180;
	add.s64 	%rd256, %rd372, %rd255;
	ld.u32 	%r259, [%rd256+10392];
	add.s16 	%rs24, %rs7, -1;
	st.u8 	[%rd372+18], %rs24;
	ld.u64 	%rd372, [%rd4+8];

$L__BB4_111:
	ld.u64 	%rd257, [%rd4];
	cvt.u64.u32 	%rd96, %r259;
	ld.u64 	%rd258, [%rd257+16];
	mul.wide.u32 	%rd259, %r259, 1296;
	add.s64 	%rd374, %rd258, %rd259;
	mul.lo.s64 	%rd260, %rd92, 1296;
	add.s64 	%rd261, %rd372, %rd260;
	st.u32 	[%rd261+1304], %r177;
	ld.u64 	%rd262, [%rd4+8];
	add.s64 	%rd263, %rd262, %rd260;
	add.s64 	%rd373, %rd263, 24;
	mov.u32 	%r260, 0;

$L__BB4_112:
	ld.v2.u32 	{%r182, %r183}, [%rd373];
	st.v2.u32 	[%rd374], {%r182, %r183};
	add.s64 	%rd374, %rd374, 8;
	add.s64 	%rd373, %rd373, 8;
	add.s32 	%r260, %r260, 1;
	setp.lt.u32 	%p87, %r260, 162;
	@%p87 bra 	$L__BB4_112;

	ld.u64 	%rd264, [%rd4+8];
	ld.u8 	%rs25, [%rd264+14];
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE12produce_linkEjE6result], %r259;
	add.s16 	%rs26, %rs25, -1;
	st.u8 	[%rd264+14], %rs26;
	ld.u64 	%rd265, [%rd4];
	ld.u64 	%rd266, [%rd265+16];
	mul.lo.s64 	%rd267, %rd96, 1296;
	add.s64 	%rd268, %rd266, %rd267;
	mov.u32 	%r186, -1;
	st.u32 	[%rd268+1280], %r186;
	setp.eq.s64 	%p88, %rd376, -1;
	@%p88 bra 	$L__BB4_115;

	ld.u64 	%rd269, [%rd4];
	and.b64  	%rd270, %rd376, 4294967295;
	ld.u64 	%rd271, [%rd269+16];
	mul.lo.s64 	%rd272, %rd270, 1296;
	add.s64 	%rd273, %rd271, %rd272;
	st.u32 	[%rd273+1280], %r259;
	and.b64  	%rd375, %rd376, -4294967296;
	bra.uni 	$L__BB4_116;

$L__BB4_115:
	shl.b64 	%rd375, %rd96, 32;

$L__BB4_116:
	or.b64  	%rd376, %rd375, %rd96;
	ld.u64 	%rd274, [%rd4+8];
	ld.u8 	%r187, [%rd274+13];
	add.s64 	%rd276, %rd274, %rd260;
	st.u32 	[%rd276+1304], %r187;
	ld.u64 	%rd277, [%rd4+8];
	st.u8 	[%rd277+13], %r258;
	ld.u64 	%rd278, [%rd4+8];
	ld.u8 	%rs27, [%rd278+14];
	setp.gt.u16 	%p89, %rs27, 5;
	add.s32 	%r252, %r252, 1;
	setp.lt.u32 	%p90, %r252, %r38;
	and.pred  	%p91, %p89, %p90;
	mov.u16 	%rs33, %rs34;
	@%p91 bra 	$L__BB4_99;

$L__BB4_117:
	ld.u64 	%rd279, [%rd4+16];
	ld.u32 	%r188, [%rd279+4];
	mad.lo.s32 	%r88, %r188, 69069, 1;
	st.u32 	[%rd279+4], %r88;
	setp.eq.s32 	%p92, %r261, 0;
	setp.eq.s64 	%p93, %rd376, -1;
	and.pred  	%p94, %p93, %p92;
	@%p94 bra 	$L__BB4_130;

	ld.u64 	%rd280, [%rd4];
	ld.u64 	%rd108, [%rd280+32];
	add.s64 	%rd281, %rd108, 16;
	atom.add.u32 	%r89, [%rd281], %r261;
	add.s32 	%r90, %r89, %r261;
	ld.u64 	%rd282, [%rd4+8];
	ld.u32 	%r189, [%rd282+10424];
	add.s32 	%r190, %r189, %r261;
	st.u32 	[%rd282+10424], %r190;
	setp.eq.s32 	%p95, %r89, 0;
	setp.ne.s32 	%p96, %r90, 0;
	and.pred  	%p97, %p95, %p96;
	@%p97 bra 	$L__BB4_121;
	bra.uni 	$L__BB4_119;

$L__BB4_121:
	ld.u64 	%rd286, [%rd4];
	ld.u64 	%rd287, [%rd286+32];
	add.s64 	%rd288, %rd287, 8;
	atom.add.u32 	%r192, [%rd288], 65536;
	bra.uni 	$L__BB4_122;

$L__BB4_119:
	or.pred  	%p100, %p95, %p96;
	@%p100 bra 	$L__BB4_122;

	ld.u64 	%rd283, [%rd4];
	ld.u64 	%rd284, [%rd283+32];
	add.s64 	%rd285, %rd284, 8;
	atom.add.u32 	%r191, [%rd285], -65536;

$L__BB4_122:
	@%p93 bra 	$L__BB4_130;

	membar.gl;
	shl.b32 	%r193, %r88, 3;
	cvt.u64.u32 	%rd289, %r193;
	and.b64  	%rd290, %rd289, 65528;
	add.s64 	%rd291, %rd108, %rd290;
	add.s64 	%rd109, %rd291, 24;
	atom.exch.b64 	%rd377, [%rd109], %rd376;
	setp.eq.s64 	%p102, %rd377, -1;
	@%p102 bra 	$L__BB4_130;

$L__BB4_125:
	cvt.u32.u64 	%r194, %rd377;
	setp.eq.s32 	%p103, %r194, -1;
	setp.gt.u64 	%p104, %rd377, -4294967297;
	or.pred  	%p105, %p104, %p103;
	@%p105 bra 	$L__BB4_129;

	atom.exch.b64 	%rd112, [%rd109], -1;
	setp.eq.s64 	%p106, %rd112, -1;
	@%p106 bra 	$L__BB4_128;

	shr.u64 	%rd292, %rd377, 32;
	ld.u64 	%rd293, [%rd4];
	and.b64  	%rd294, %rd112, 4294967295;
	ld.u64 	%rd295, [%rd293+16];
	mul.lo.s64 	%rd296, %rd294, 1296;
	add.s64 	%rd297, %rd295, %rd296;
	st.u32 	[%rd297+1280], %rd292;
	and.b64  	%rd298, %rd377, 4294967295;
	and.b64  	%rd299, %rd112, -4294967296;
	or.b64  	%rd377, %rd299, %rd298;

$L__BB4_128:
	membar.gl;
	atom.exch.b64 	%rd377, [%rd109], %rd377;
	setp.eq.s64 	%p107, %rd377, -1;
	@%p107 bra 	$L__BB4_130;
	bra.uni 	$L__BB4_125;

$L__BB4_129:
	atom.exch.b64 	%rd300, [%rd109], %rd377;

$L__BB4_130:
	bar.warp.sync 	%r130;
	ld.u64 	%rd379, [%rd4+8];

$L__BB4_131:
	// begin inline asm
	activemask.b32 %r195;
	// end inline asm
	brev.b32 	%r196, %r195;
	bfind.shiftamt.u32 	%r197, %r196;
	setp.ne.s32 	%p108, %r197, %r3;
	mov.u32 	%r198, -1;
	shl.b32 	%r199, %r198, %r3;
	not.b32 	%r200, %r199;
	and.b32  	%r91, %r100, %r200;
	@%p108 bra 	$L__BB4_147;

	mov.u32 	%r201, 8;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E5right], %r201;
	add.s64 	%rd118, %rd379, 17;
	ld.u8 	%rs8, [%rd379+17];
	cvt.u32.u16 	%r262, %rs8;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E4left], %r262;
	setp.eq.s16 	%p109, %rs8, 8;
	ld.u64 	%rd119, [%rd4+8];
	@%p109 bra 	$L__BB4_134;
	bra.uni 	$L__BB4_133;

$L__BB4_134:
	add.s64 	%rd120, %rd119, 13;
	ld.u8 	%rs9, [%rd119+13];
	cvt.u64.u16 	%rd380, %rs9;
	setp.eq.s16 	%p110, %rs9, 8;
	@%p110 bra 	$L__BB4_136;
	bra.uni 	$L__BB4_135;

$L__BB4_136:
	mov.u64 	%rd380, 8;
	bra.uni 	$L__BB4_137;

$L__BB4_133:
	cvt.u32.u16 	%r202, %rs8;
	mul.wide.u32 	%rd301, %r202, 1296;
	add.s64 	%rd302, %rd119, %rd301;
	ld.u32 	%r263, [%rd302+1312];
	bra.uni 	$L__BB4_138;

$L__BB4_135:
	mul.lo.s64 	%rd303, %rd380, 1296;
	add.s64 	%rd304, %rd119, %rd303;
	ld.u32 	%r203, [%rd304+1304];
	st.u8 	[%rd120], %r203;

$L__BB4_137:
	cvt.u32.u16 	%r205, %rs9;
	mov.u32 	%r263, 0;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E4left], %r205;
	ld.u8 	%rs28, [%rd118+-3];
	add.s16 	%rs29, %rs28, 1;
	st.u8 	[%rd118+-3], %rs29;
	ld.u64 	%rd305, [%rd4+8];
	mul.lo.s64 	%rd306, %rd380, 1296;
	add.s64 	%rd307, %rd305, %rd306;
	mov.u32 	%r206, 1;
	st.u32 	[%rd307+1316], %r206;
	ld.shared.u32 	%r262, [_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E4left];
	st.u8 	[%rd118], %r262;

$L__BB4_138:
	popc.b32 	%r207, %r101;
	add.s32 	%r97, %r263, %r207;
	setp.gt.u32 	%p111, %r97, 32;
	@%p111 bra 	$L__BB4_142;
	bra.uni 	$L__BB4_139;

$L__BB4_142:
	ld.u64 	%rd124, [%rd4+8];
	add.s64 	%rd125, %rd124, 13;
	ld.u8 	%rs10, [%rd124+13];
	cvt.u64.u16 	%rd381, %rs10;
	setp.eq.s16 	%p113, %rs10, 8;
	@%p113 bra 	$L__BB4_144;
	bra.uni 	$L__BB4_143;

$L__BB4_144:
	mov.u64 	%rd381, 8;
	bra.uni 	$L__BB4_145;

$L__BB4_139:
	setp.eq.s32 	%p112, %r97, 32;
	@%p112 bra 	$L__BB4_141;
	bra.uni 	$L__BB4_140;

$L__BB4_141:
	mov.u16 	%rs30, 8;
	st.u8 	[%rd118], %rs30;
	ld.u8 	%r208, [%rd118+-2];
	ld.u64 	%rd311, [%rd4+8];
	mul.wide.u32 	%rd312, %r262, 1296;
	add.s64 	%rd313, %rd311, %rd312;
	st.u32 	[%rd313+1304], %r208;
	st.u8 	[%rd118+-2], %r262;
	ld.shared.u32 	%r209, [_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E4left];
	ld.u64 	%rd314, [%rd4+8];
	mul.wide.u32 	%rd315, %r209, 1296;
	add.s64 	%rd316, %rd314, %rd315;
	mov.u32 	%r210, 32;
	st.u32 	[%rd316+1312], %r210;
	bra.uni 	$L__BB4_146;

$L__BB4_143:
	mul.lo.s64 	%rd317, %rd381, 1296;
	add.s64 	%rd318, %rd124, %rd317;
	ld.u32 	%r211, [%rd318+1304];
	st.u8 	[%rd125], %r211;

$L__BB4_145:
	cvt.u32.u16 	%r212, %rs10;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E5right], %r212;
	ld.u8 	%rs31, [%rd118+-3];
	add.s16 	%rs32, %rs31, 1;
	st.u8 	[%rd118+-3], %rs32;
	ld.u64 	%rd319, [%rd4+8];
	mul.lo.s64 	%rd320, %rd381, 1296;
	add.s64 	%rd321, %rd319, %rd320;
	add.s32 	%r213, %r97, -32;
	st.u32 	[%rd321+1312], %r213;
	ld.shared.u32 	%r214, [_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E5right];
	ld.u64 	%rd322, [%rd4+8];
	mul.wide.u32 	%rd323, %r214, 1296;
	add.s64 	%rd324, %rd322, %rd323;
	mov.u32 	%r215, 1;
	st.u32 	[%rd324+1316], %r215;
	ld.u8 	%r216, [%rd118+-2];
	ld.shared.u32 	%r217, [_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E4left];
	ld.u64 	%rd325, [%rd4+8];
	mul.wide.u32 	%rd326, %r217, 1296;
	add.s64 	%rd327, %rd325, %rd326;
	st.u32 	[%rd327+1304], %r216;
	st.u8 	[%rd118+-2], %r217;
	ld.shared.u32 	%r218, [_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E5right];
	st.u8 	[%rd118], %r218;
	ld.shared.u32 	%r219, [_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E4left];
	ld.u64 	%rd328, [%rd4+8];
	mul.wide.u32 	%rd329, %r219, 1296;
	add.s64 	%rd330, %rd328, %rd329;
	mov.u32 	%r220, 32;
	st.u32 	[%rd330+1312], %r220;
	bra.uni 	$L__BB4_146;

$L__BB4_140:
	ld.u64 	%rd308, [%rd4+8];
	mul.wide.u32 	%rd309, %r262, 1296;
	add.s64 	%rd310, %rd308, %rd309;
	st.u32 	[%rd310+1312], %r97;

$L__BB4_146:
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E10left_start], %r263;

$L__BB4_147:
	bar.warp.sync 	%r99;
	ld.shared.u32 	%r221, [_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E10left_start];
	popc.b32 	%r222, %r91;
	add.s32 	%r98, %r221, %r222;
	setp.gt.u32 	%p114, %r98, 31;
	ld.u64 	%rd129, [%rd4+8];
	@%p114 bra 	$L__BB4_149;
	bra.uni 	$L__BB4_148;

$L__BB4_149:
	ld.shared.u32 	%r224, [_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E5right];
	mul.wide.u32 	%rd335, %r224, 1296;
	add.s64 	%rd336, %rd129, %rd335;
	mul.wide.u32 	%rd337, %r98, 40;
	add.s64 	%rd338, %rd336, %rd337;
	st.u64 	[%rd338+-1248], %rd1;
	st.u64 	[%rd338+-1240], %rd2;
	st.u64 	[%rd338+-1232], %rd3;
	bra.uni 	$L__BB4_150;

$L__BB4_148:
	ld.shared.u32 	%r223, [_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E4left];
	mul.wide.u32 	%rd331, %r223, 1296;
	add.s64 	%rd332, %rd129, %rd331;
	mul.wide.u32 	%rd333, %r98, 40;
	add.s64 	%rd334, %rd332, %rd333;
	st.u64 	[%rd334+32], %rd1;
	st.u64 	[%rd334+40], %rd2;
	st.u64 	[%rd334+48], %rd3;

$L__BB4_150:
	bar.warp.sync 	%r99;
	mov.u32 	%r225, 0;
	st.param.b32 	[func_retval0+0], %r225;
	ret;

}
	// .globl	dispatch_even_sync
.visible .func  (.param .b32 func_retval0) dispatch_even_sync(
	.param .b64 dispatch_even_sync_param_0,
	.param .b64 dispatch_even_sync_param_1,
	.param .b64 dispatch_even_sync_param_2
)
{
	.local .align 8 .b8 	__local_depot5[80];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .b32 	%r<3>;
	.reg .b64 	%rd<18>;


	mov.u64 	%SPL, __local_depot5;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd1, [dispatch_even_sync_param_1];
	ld.param.u64 	%rd2, [dispatch_even_sync_param_2];
	add.u64 	%rd3, %SP, 0;
	add.u64 	%rd4, %SPL, 0;
	add.u64 	%rd5, %SP, 48;
	add.u64 	%rd6, %SPL, 48;
	add.u64 	%rd7, %SP, 72;
	add.u64 	%rd8, %SPL, 72;
	ld.u64 	%rd9, [%rd2];
	ld.u64 	%rd10, [%rd2+8];
	ld.u64 	%rd11, [%rd2+16];
	ld.u64 	%rd12, [%rd1];
	ld.u64 	%rd13, [%rd1+8];
	ld.u64 	%rd14, [%rd1+16];
	ld.u64 	%rd15, [%rd1+24];
	ld.u64 	%rd16, [%rd1+32];
	ld.u64 	%rd17, [%rd1+40];
	st.local.u64 	[%rd4], %rd12;
	st.local.u64 	[%rd4+8], %rd13;
	st.local.u64 	[%rd4+16], %rd14;
	st.local.u64 	[%rd4+24], %rd15;
	st.local.u64 	[%rd4+32], %rd16;
	st.local.u64 	[%rd4+40], %rd17;
	st.local.u64 	[%rd6], %rd9;
	st.local.u64 	[%rd6+8], %rd10;
	st.local.u64 	[%rd6+16], %rd11;
	mov.u32 	%r1, 0;
	st.local.u32 	[%rd8], %r1;
	{ // callseq 9, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd7;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd5;
	.param .b32 retval0;
	call.uni (retval0), 
	_even, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.b32 	%r2, [retval0+0];
	} // callseq 9
	st.param.b32 	[func_retval0+0], %r1;
	ret;

}
	// .globl	access_device
.visible .func  (.param .b32 func_retval0) access_device(
	.param .b64 access_device_param_0,
	.param .b64 access_device_param_1
)
{
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [access_device_param_0];
	ld.param.u64 	%rd2, [access_device_param_1];
	ld.u64 	%rd3, [%rd2+24];
	ld.u64 	%rd4, [%rd3];
	st.u64 	[%rd1], %rd4;
	mov.u32 	%r1, 0;
	st.param.b32 	[func_retval0+0], %r1;
	ret;

}
	// .globl	access_group
.visible .func  (.param .b32 func_retval0) access_group(
	.param .b64 access_group_param_0,
	.param .b64 access_group_param_1
)
{
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [access_group_param_0];
	ld.param.u64 	%rd2, [access_group_param_1];
	ld.u64 	%rd3, [%rd2+32];
	ld.u64 	%rd4, [%rd3];
	st.u64 	[%rd1], %rd4;
	mov.u32 	%r1, 0;
	st.param.b32 	[func_retval0+0], %r1;
	ret;

}
	// .globl	access_thread
.visible .func  (.param .b32 func_retval0) access_thread(
	.param .b64 access_thread_param_0,
	.param .b64 access_thread_param_1
)
{
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [access_thread_param_0];
	ld.param.u64 	%rd2, [access_thread_param_1];
	ld.u64 	%rd3, [%rd2+40];
	ld.u64 	%rd4, [%rd3];
	st.u64 	[%rd1], %rd4;
	mov.u32 	%r1, 0;
	st.param.b32 	[func_retval0+0], %r1;
	ret;

}
	// .globl	_ZN4util14current_leaderEv
.visible .func  (.param .b32 func_retval0) _ZN4util14current_leaderEv()
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<6>;


	// begin inline asm
	activemask.b32 %r1;
	// end inline asm
	brev.b32 	%r2, %r1;
	bfind.shiftamt.u32 	%r3, %r2;
	mov.u32 	%r4, %tid.x;
	setp.eq.s32 	%p1, %r3, %r4;
	selp.u32 	%r5, 1, 0, %p1;
	st.param.b32 	[func_retval0+0], %r5;
	ret;

}
	// .globl	_ZN4util11random_uintERj
.visible .func  (.param .b32 func_retval0) _ZN4util11random_uintERj(
	.param .b64 _ZN4util11random_uintERj_param_0
)
{
	.reg .b32 	%r<3>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN4util11random_uintERj_param_0];
	ld.u32 	%r1, [%rd1];
	mad.lo.s32 	%r2, %r1, 69069, 1;
	st.u32 	[%rd1], %r2;
	st.param.b32 	[func_retval0+0], %r2;
	ret;

}
	// .globl	_ZN4util13warp_inc_scanEv
.visible .func  (.param .b32 func_retval0) _ZN4util13warp_inc_scanEv()
{
	.reg .b32 	%r<8>;


	// begin inline asm
	activemask.b32 %r1;
	// end inline asm
	mov.u32 	%r2, %tid.x;
	mov.u32 	%r3, -1;
	shl.b32 	%r4, %r3, %r2;
	not.b32 	%r5, %r4;
	and.b32  	%r6, %r1, %r5;
	popc.b32 	%r7, %r6;
	st.param.b32 	[func_retval0+0], %r7;
	ret;

}
	// .globl	_ZN4util12active_countEv
.visible .func  (.param .b32 func_retval0) _ZN4util12active_countEv()
{
	.reg .b32 	%r<3>;


	// begin inline asm
	activemask.b32 %r1;
	// end inline asm
	popc.b32 	%r2, %r1;
	st.param.b32 	[func_retval0+0], %r2;
	ret;

}
	// .globl	_ZN4util9pop_countEj
.visible .func  (.param .b32 func_retval0) _ZN4util9pop_countEj(
	.param .b32 _ZN4util9pop_countEj_param_0
)
{
	.reg .b32 	%r<3>;


	ld.param.u32 	%r1, [_ZN4util9pop_countEj_param_0];
	popc.b32 	%r2, %r1;
	st.param.b32 	[func_retval0+0], %r2;
	ret;

}
	// .globl	_ZN4util9pop_countEy
.visible .func  (.param .b64 func_retval0) _ZN4util9pop_countEy(
	.param .b64 _ZN4util9pop_countEy_param_0
)
{
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<3>;


	ld.param.u64 	%rd1, [_ZN4util9pop_countEy_param_0];
	popc.b64 	%r1, %rd1;
	cvt.u64.u32 	%rd2, %r1;
	st.param.b64 	[func_retval0+0], %rd2;
	ret;

}
	// .globl	_ZN4util13leading_zerosEj
.visible .func  (.param .b32 func_retval0) _ZN4util13leading_zerosEj(
	.param .b32 _ZN4util13leading_zerosEj_param_0
)
{
	.reg .b32 	%r<3>;


	ld.param.u32 	%r1, [_ZN4util13leading_zerosEj_param_0];
	clz.b32 	%r2, %r1;
	st.param.b32 	[func_retval0+0], %r2;
	ret;

}
	// .globl	_ZN4util13leading_zerosEy
.visible .func  (.param .b64 func_retval0) _ZN4util13leading_zerosEy(
	.param .b64 _ZN4util13leading_zerosEy_param_0
)
{
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<3>;


	ld.param.u64 	%rd1, [_ZN4util13leading_zerosEy_param_0];
	clz.b64 	%r1, %rd1;
	cvt.u64.u32 	%rd2, %r1;
	st.param.b64 	[func_retval0+0], %rd2;
	ret;

}
	// .globl	_ZN4util11random_uintERy
.visible .func  (.param .b64 func_retval0) _ZN4util11random_uintERy(
	.param .b64 _ZN4util11random_uintERy_param_0
)
{
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [_ZN4util11random_uintERy_param_0];
	ld.u64 	%rd2, [%rd1];
	mul.lo.s64 	%rd3, %rd2, 2971215073;
	add.s64 	%rd4, %rd3, 12345;
	st.u64 	[%rd1], %rd4;
	st.param.b64 	[func_retval0+0], %rd4;
	ret;

}

