/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: $
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:        fields_s.i
 * Purpose:     Field declarations.
 */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_S1V_CONFIGr_fields[] = {
    { MTU_QUANTA_SELECTf, 2, 4, SOCF_LE },
    { SCHEDULING_SELECTf, 2, 0, SOCF_LE },
    { SCHEDULING_SELECT_Bf, 2, 2, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_S1V_COSMASKr_fields[] = {
    { COSMASKf, 16, 0, SOCF_LE },
    { COSMASKRXENf, 1, 16, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_S1V_MINSPCONFIGr_fields[] = {
    { COS_IS_SPf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_S2_CONFIGr_fields[] = {
    { SCHEDULING_SELECTf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_S2_COSMASKr_fields[] = {
    { COSMASKf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_S2_COSWEIGHTSr_fields[] = {
    { COSWEIGHTSf, 7, 0, SOCF_LE },
    { PARITYf, 1, 7, 0 }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_S2_MINSPCONFIGr_fields[] = {
    { COS_IS_SPf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_S2_S3_ROUTINGr_fields[] = {
    { S3_GROUP_NO_I0f, 5, 0, SOCF_LE },
    { S3_GROUP_NO_I1f, 5, 5, SOCF_LE },
    { S3_GROUP_NO_I2f, 5, 10, SOCF_LE },
    { S3_GROUP_NO_I3f, 5, 15, SOCF_LE },
    { S3_GROUP_NO_I4f, 5, 20, SOCF_LE },
    { S3_GROUP_NO_I5f, 5, 25, SOCF_LE },
    { S3_GROUP_NO_I6f, 5, 30, SOCF_LE },
    { S3_GROUP_NO_I7f, 5, 35, SOCF_LE },
    { S3_GROUP_NO_I8f, 5, 40, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_S2_WERRCOUNTr_fields[] = {
    { COUNTf, 23, 0, SOCF_LE },
    { PARITYf, 1, 24, 0 },
    { SIGNf, 1, 23, 0 }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_S3_CONFIGr_fields[] = {
    { ROUTE_UC_TO_S2f, 1, 8, 0 },
    { SCHEDULING_SELECTf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_S3_CONFIG_MCr_fields[] = {
    { SCHEDULING_SELECTf, 2, 0, SOCF_LE },
    { USE_MC_GROUPf, 1, 2, 0 }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_S3_COSMASKr_fields[] = {
    { COSMASKf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_S3_COSMASK_MCr_fields[] = {
    { COSMASKf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_S3_MINSPCONFIGr_fields[] = {
    { COS_IS_SPf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_S3_MINSPCONFIG_MCr_fields[] = {
    { COS_IS_SPf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_SAFC_PRI2COS_MAPPING_1r_fields[] = {
    { PRI0_MAPPING_COSf, 3, 0, SOCF_LE },
    { PRI1_MAPPING_COSf, 3, 3, SOCF_LE },
    { PRI2_MAPPING_COSf, 3, 6, SOCF_LE },
    { PRI3_MAPPING_COSf, 3, 9, SOCF_LE },
    { PRI4_MAPPING_COSf, 3, 12, SOCF_LE },
    { PRI5_MAPPING_COSf, 3, 15, SOCF_LE },
    { PRI6_MAPPING_COSf, 3, 18, SOCF_LE },
    { PRI7_MAPPING_COSf, 3, 21, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_SAFC_PRI2COS_MAPPING_2r_fields[] = {
    { PRI10_MAPPING_COSf, 3, 6, SOCF_LE },
    { PRI11_MAPPING_COSf, 3, 9, SOCF_LE },
    { PRI12_MAPPING_COSf, 3, 12, SOCF_LE },
    { PRI13_MAPPING_COSf, 3, 15, SOCF_LE },
    { PRI14_MAPPING_COSf, 3, 18, SOCF_LE },
    { PRI15_MAPPING_COSf, 3, 21, SOCF_LE },
    { PRI8_MAPPING_COSf, 3, 0, SOCF_LE },
    { PRI9_MAPPING_COSf, 3, 3, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_SAFC_RX_CONFIG_XPORT0r_fields[] = {
    { PRI0_XOFF_STATUSf, 1, 16, 0 },
    { PRI10_XOFF_STATUSf, 1, 26, 0 },
    { PRI11_XOFF_STATUSf, 1, 27, 0 },
    { PRI12_XOFF_STATUSf, 1, 28, 0 },
    { PRI13_XOFF_STATUSf, 1, 29, 0 },
    { PRI14_XOFF_STATUSf, 1, 30, 0 },
    { PRI15_XOFF_STATUSf, 1, 31, 0 },
    { PRI1_XOFF_STATUSf, 1, 17, 0 },
    { PRI2_XOFF_STATUSf, 1, 18, 0 },
    { PRI3_XOFF_STATUSf, 1, 19, 0 },
    { PRI4_XOFF_STATUSf, 1, 20, 0 },
    { PRI5_XOFF_STATUSf, 1, 21, 0 },
    { PRI6_XOFF_STATUSf, 1, 22, 0 },
    { PRI7_XOFF_STATUSf, 1, 23, 0 },
    { PRI8_XOFF_STATUSf, 1, 24, 0 },
    { PRI9_XOFF_STATUSf, 1, 25, 0 },
    { SAFC_RX_ENf, 1, 0, 0 },
    { XOFF_TIMEOUT_VALUEf, 15, 1, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SAMSBr_fields[] = {
    { SAMSBf, 42, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SA_LOOKUP_TYPEr_fields[] = {
    { SA_LOOKUP_TYPEf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SCHEDULEDREJECTBUFFERTHRESHOLDr_fields[] = {
    { CLEARREASREJSCHDBUFFTHf, 9, 0, SOCF_LE },
    { SETREASREJSCHDBUFFTHf, 9, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SCHEDULEDREJECTDESCRIPTORTHRESHOLDr_fields[] = {
    { CLEARREASREJSCHDDESCTHf, 9, 0, SOCF_LE },
    { SETREASREJSCHDDESCTHf, 9, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SCHEDULER_CONFIGURATION_REGISTERr_fields[] = {
    { COUNTBYGTIMERf, 1, 4, 0 },
    { DISCARDCREDITSf, 1, 24, 0 },
    { SMPDISABLEFABRICf, 1, 20, 0 },
    { SUBFLOWENABLEf, 1, 16, 0 },
    { VIRTUALFLOWENABLEf, 1, 31, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SCHEDULER_COUNTERr_fields[] = {
    { CMLSCHCREDITCNTf, 31, 0, SOCF_LE },
    { CMLSCHCREDITOVFf, 1, 31, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SCHHTH_0r_fields[] = {
    { AVAILSCHBUFSf, 9, 48, SOCF_LE },
    { AVAILSCHDSCSf, 9, 32, SOCF_LE },
    { TOTALSCHPKTSf, 9, 16, SOCF_LE },
    { TOTALSCHWRDSf, 9, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SCHHTH_1r_fields[] = {
    { SCHQUEUEWRDSTYPE0f, 9, 0, SOCF_LE },
    { SCHQUEUEWRDSTYPE1f, 9, 16, SOCF_LE },
    { SCHQUEUEWRDSTYPE2f, 9, 32, SOCF_LE },
    { SCHQUEUEWRDSTYPE3f, 9, 48, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SCHHTH_2r_fields[] = {
    { SCHQUEUEPKTSTYPE0f, 9, 0, SOCF_LE },
    { SCHQUEUEPKTSTYPE1f, 9, 16, SOCF_LE },
    { SCHQUEUEPKTSTYPE2f, 9, 32, SOCF_LE },
    { SCHQUEUEPKTSTYPE3f, 9, 48, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_ASSIGNED_CREDIT_CONFIGURATIONr_fields[] = {
    { ASSIGNED_CREDIT_WORTHf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_ASSIGNED_CREDIT_CONFIGURATION_1r_fields[] = {
    { ASSIGNED_CREDIT_WORTH_1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_ASSIGNED_CREDIT_CONFIGURATION_BCM88670_A0r_fields[] = {
    { ASSIGNED_CREDIT_WORTHf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_ATTEMPTTO_ACTIVATE_ASHAPERWITH_BAD_PARAMETERSr_fields[] = {
    { SHP_FLOW_BAD_PARAMETERSf, 1, 31, SOCF_RO|SOCF_SIG },
    { SHP_FLOW_IDf, 17, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_ATTEMPT_TO_ACTIVATE_A_SHAPER_WITH_BAD_PARAMETERSr_fields[] = {
    { SHP_FLOW_BAD_PARAMSf, 1, 31, SOCF_RO },
    { SHP_FLOW_IDf, 17, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_ATTEMPT_TO_ACTIVATE_BAD_FLOW_PARAMSr_fields[] = {
    { ACT_FLOW_BAD_PARAMETERSf, 1, 31, SOCF_RO|SOCF_SIG },
    { ACT_FLOW_BAD_SCHf, 1, 24, SOCF_RO|SOCF_SIG },
    { ACT_FLOW_COS_N_VALIDf, 1, 20, SOCF_RO|SOCF_SIG },
    { ACT_FLOW_IDf, 17, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_ATTEMPT_TO_ACTIVATE_FLOW___SCHEDULER_WITH_BAD_PARAMETERSr_fields[] = {
    { ACT_FLOW_BAD_PARAMSf, 1, 31, SOCF_RO },
    { ACT_FLOW_BAD_SCHf, 1, 24, SOCF_RO },
    { ACT_FLOW_COSN_VALIDf, 1, 20, SOCF_RO },
    { ACT_FLOW_IDf, 17, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_CIR_SHAPERS_CONFIGURATIONr_fields[] = {
    { CIR_SHAPERS_CAL_ACCESS_PERIODf, 16, 0, SOCF_LE },
    { CIR_SHAPERS_CAL_LENGTHf, 8, 16, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_CIR_SHAPERS_CONFIGURATION_1r_fields[] = {
    { CIR_SHAPERS_CAL_ACCESS_PERIOD_1f, 16, 0, SOCF_LE },
    { CIR_SHAPERS_CAL_LENGTH_1f, 8, 16, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_CIR_SHAPERS_CONFIGURATION_BCM88670_A0r_fields[] = {
    { CIR_SHAPERS_CAL_ACCESS_PERIODf, 16, 0, SOCF_LE },
    { CIR_SHAPERS_CAL_LENGTHf, 8, 16, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_CREDIT_COUNTERr_fields[] = {
    { CREDIT_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { CREDIT_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_CREDIT_COUNTER_CONFIGURATION_REG_1r_fields[] = {
    { FILTER_FLOWf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_CREDIT_COUNTER_CONFIGURATION_REG_2r_fields[] = {
    { CNT_BY_GTIMERf, 1, 31, 0 },
    { FILTER_BY_DEST_FAPf, 1, 16, 0 },
    { FILTER_BY_FLOWf, 1, 20, 0 },
    { FILTER_BY_SUB_FLOWf, 1, 24, 0 },
    { FILTER_DEST_FAPf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_CREDIT_COUNTER_CONFIGURATION_REG_1_BCM88670_A0r_fields[] = {
    { FILTER_FLOWf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_CREDIT_COUNTER_CONFIGURATION_REG_2_BCM88670_A0r_fields[] = {
    { FILTER_BY_DEST_FAPf, 1, 16, 0 },
    { FILTER_BY_FLOWf, 1, 20, 0 },
    { FILTER_BY_SUB_FLOWf, 1, 24, 0 },
    { FILTER_DEST_FAPf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_CREDIT_SCHEDULER_COUNTER_IN_THE_CML_CONFIGURATIONr_fields[] = {
    { CNT_BY_GTIMERf, 1, 31, 0 },
    { FILTER_SCHf, 15, 0, SOCF_LE },
    { FILTER_SCH_MASKf, 15, 16, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_DBG_CML_CREDIT_SCHEDULER_COUNTER_CONFIGURATIONr_fields[] = {
    { FILTER_SCHf, 15, 0, SOCF_LE },
    { FILTER_SCH_MASKf, 15, 16, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_DBG_CML_SCHEDULER_COUNTERr_fields[] = {
    { CML_SCH_CREDIT_CNTf, 31, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { CML_SCH_CREDIT_OVFf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_DBG_CREDIT_COUNTERr_fields[] = {
    { CREDIT_CNTf, 31, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { CREDIT_OVFf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_DBG_DVS_CREDIT_COUNTER_CONFIGURATIONr_fields[] = {
    { CNT_BY_NIFf, 1, 21, 0 },
    { CNT_BY_PORTf, 1, 20, 0 },
    { DVS_FILTER_NIFf, 7, 12, SOCF_LE },
    { DVS_FILTER_PORTf, 8, 0, SOCF_LE },
    { FIELD_24_24f, 1, 24, 0 },
    { FIELD_25_25f, 1, 25, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_DBG_DVS_FC_COUNTERS_CONFIGURATIONr_fields[] = {
    { CLFC_CNTf, 6, 14, SOCF_LE },
    { CNT_CLFCf, 1, 29, 0 },
    { CNT_DEVICE_FCf, 1, 30, 0 },
    { CNT_INTERFACE_FCf, 1, 28, 0 },
    { CNT_PORT_FCf, 1, 27, 0 },
    { FC_CNT_PORTf, 8, 0, SOCF_LE },
    { FC_INTERFACEf, 5, 8, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_DBG_DVS_FLOW_CONTROL_COUNTERr_fields[] = {
    { DVS_FC_CNTf, 31, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DVS_FC_CNT_OVF_OR_FINf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_DBG_DVS_LINK_STATUSr_fields[] = {
    { DVS_DEVICE_RCI_LEVELf, 3, 23, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DVS_LINK_CNTf, 6, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DVS_MAX_DEVICE_RCI_LEVELf, 3, 26, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DVS_MAX_RCI_LEVELf, 3, 20, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DVS_RCI_LEVELf, 3, 16, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DVS_SHARED_LINK_CNTf, 6, 10, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_DBG_DVS_RCI_COUNTERr_fields[] = {
    { DVS_RCI_CNTf, 31, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DVS_RCI_CNT_OVF_OR_FINf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_DBG_DVS_RCI_COUNTERS_CONFIGURATIONr_fields[] = {
    { RCI_LEVELf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_DBG_SMP_MESSAGE_COUNTERr_fields[] = {
    { SMP_MSG_CNTf, 31, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { SMP_MSG_CNT_OVFf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_DBG_SMP_MESSAGE_COUNTER_CONFIGURATIONr_fields[] = {
    { SMP_CNT_FLOW_OR_PORTf, 17, 8, SOCF_LE },
    { SMP_CNT_TYPEf, 4, 0, SOCF_LE },
    { SMP_FILTER_BY_FLOW_OR_PORTf, 2, 28, SOCF_LE },
    { SMP_FILTER_BY_TYPEf, 1, 4, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_DELETE_MECHANISM_CONFIGURATION_REGISTERr_fields[] = {
    { DLM_ENABLEf, 3, 0, SOCF_LE },
    { DLM_PER_GROUP_BWf, 10, 4, SOCF_LE },
    { LOW_DLM_PER_GROUP_BWf, 5, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SCH_DEVICE_SCHEDULERr_fields[] = {
    { WFQWEIGHTXXf, 10, 0, SOCF_LE },
    { WFQWEIGHTXX_PLUS_1f, 10, 16, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_DVS_CONFIGr_fields[] = {
    { FIELD_12_18f, 7, 12, SOCF_LE },
    { FIELD_19_19f, 1, 19, 0 },
    { FIELD_20_20f, 1, 20, 0 },
    { FIELD_21_21f, 1, 21, 0 },
    { FIELD_24_31f, 8, 24, SOCF_LE },
    { FIELD_8_11f, 4, 8, SOCF_LE },
    { FORCE_PAUSEf, 1, 4, 0 }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_DVS_CONFIG_0r_fields[] = {
    { NIF_FORCE_PAUSEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_DVS_CONFIG_1r_fields[] = {
    { FIELD_12_18f, 7, 12, SOCF_LE },
    { FIELD_20_20f, 1, 20, 0 },
    { FIELD_21_21f, 1, 21, 0 },
    { FIELD_24_31f, 8, 24, SOCF_LE },
    { FIELD_8_11f, 4, 8, SOCF_LE },
    { FORCE_PAUSEf, 1, 4, 0 }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_DVS_CREDIT_COUNTERr_fields[] = {
    { DVS_CREDIT_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { DVS_CREDIT_CNT_OVF_FINf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_DVS_CREDIT_COUNTER_BCM88670_A0r_fields[] = {
    { DVS_CREDIT_CNTf, 31, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DVS_CREDIT_CNT_OVF_OR_FINf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_DVS_CREDIT_COUNTER_CONFIGURATION_REGISTERr_fields[] = {
    { CNT_BY_GTIMERf, 1, 31, 0 },
    { CNT_BY_NIFf, 1, 21, 0 },
    { CNT_BY_PORTf, 1, 20, 0 },
    { DVS_FILTER_NIFf, 5, 12, SOCF_LE },
    { DVS_FILTER_PORTf, 8, 0, SOCF_LE },
    { FIELD_24_24f, 1, 24, 0 },
    { FIELD_25_25f, 1, 25, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_DVS_CREDIT_SHARE_CONFIGURATIONr_fields[] = {
    { ENABLE_DVS_CREDITS_SHAREf, 1, 0, 0 },
    { MY_WFQ_WEIGHTf, 10, 10, SOCF_LE },
    { OTHER_SCHEDULER_WFQ_WEIGHTf, 10, 20, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_DVS_FC_COUNTERS_CONFIGURATION_REGISTERr_fields[] = {
    { CNT_BY_GTIMERf, 1, 31, 0 },
    { CNT_DEVICE_FCf, 1, 30, 0 },
    { CNT_INTERFACE_FCf, 1, 28, 0 },
    { CNT_PORT_FCf, 1, 27, 0 },
    { FC_CNT_PORTf, 8, 0, SOCF_LE },
    { FC_INTERFACEf, 5, 8, SOCF_LE },
    { FIELD_14_25f, 12, 14, SOCF_LE },
    { FIELD_29_29f, 1, 29, 0 }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_DVS_FLOW_CONTROL_COUNTERr_fields[] = {
    { DVSFC_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { DVSFC_CNT_OVF_FINf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_DVS_LINK_STATUSr_fields[] = {
    { DVS_LINK_CNTf, 6, 0, SOCF_LE|SOCF_RO },
    { DVS_MAX_RCI_LEVELf, 3, 12, SOCF_LE|SOCF_RO },
    { DVS_RCI_LEVELf, 3, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_DVS_NIF_CONFIGr_fields[] = {
    { NIF_FORCE_PAUSE_Nf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_DVS_RCI_COUNTERr_fields[] = {
    { DVSRCI_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { DVSRCI_CNT_OVF_FINf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_DVS_RCI_COUNTERS_CONFIGURATION_REGISTERr_fields[] = {
    { CNTRCI_BY_LEVELf, 3, 8, SOCF_LE },
    { CNT_BY_GTIMERf, 1, 31, 0 },
    { CNT_FAPRCI_EVENTSf, 1, 4, 0 },
    { CNT_RCI_EVENTSf, 1, 0, 0 }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_DVS_WEIGHT_CONFIGr_fields[] = {
    { WFQ_WEIGHT_0__Nf, 10, 0, SOCF_LE },
    { WFQ_WEIGHT_1__Nf, 10, 16, SOCF_LE },
    { WFQ_WEIGHT_XXf, 10, 0, SOCF_LE },
    { WFQ_WEIGHT_XX_PLUS_1f, 10, 16, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_DVS_WEIGHT_CONFIG_BCM88670_A0r_fields[] = {
    { WFQ_WEIGHT_0__Nf, 10, 0, SOCF_LE },
    { WFQ_WEIGHT_1__Nf, 10, 16, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_DVS_WEIGHT_ENABLEr_fields[] = {
    { DVS_WEIGHT_ENABLEf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_ECC_1B_ERR_CNTr_fields[] = {
    { ECC_1B_ERR_CNTf, 15, 0, SOCF_LE|SOCF_RO },
    { ECC_1B_ERR_CNT_OVERFLOWf, 1, 15, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_ECC_1B_ERR_INTERRUPT_MASK_REGISTERr_fields[] = {
    { DCD_ECC_ERROR_FIXED_MASKf, 1, 1, 0 },
    { DHD_ECC_ERROR_FIXED_MASKf, 1, 0, 0 },
    { FDMD_ECC_ERROR_FIXED_MASKf, 1, 8, 0 },
    { FLHCL_ECC_ERROR_FIXED_MASKf, 1, 4, 0 },
    { FLHFQ_ECC_ERROR_FIXED_MASKf, 1, 6, 0 },
    { FLHHR_ECC_ERROR_FIXED_MASKf, 1, 2, 0 },
    { FLTCL_ECC_ERROR_FIXED_MASKf, 1, 5, 0 },
    { FLTFQ_ECC_ERROR_FIXED_MASKf, 1, 7, 0 },
    { FLTHR_ECC_ERROR_FIXED_MASKf, 1, 3, 0 },
    { FSM_ECC_ERROR_FIXED_MASKf, 1, 10, 0 },
    { SHDD_ECC_ERROR_FIXED_MASKf, 1, 9, 0 }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_ECC_1B_ERR_INTERRUPT_REGISTERr_fields[] = {
    { DCD_ECC_ERROR_FIXEDf, 1, 1, SOCF_SIG },
    { DHD_ECC_ERROR_FIXEDf, 1, 0, SOCF_SIG },
    { FDMD_ECC_ERROR_FIXEDf, 1, 8, SOCF_SIG },
    { FLHCL_ECC_ERROR_FIXEDf, 1, 4, SOCF_SIG },
    { FLHFQ_ECC_ERROR_FIXEDf, 1, 6, SOCF_SIG },
    { FLHHR_ECC_ERROR_FIXEDf, 1, 2, SOCF_SIG },
    { FLTCL_ECC_ERROR_FIXEDf, 1, 5, SOCF_SIG },
    { FLTFQ_ECC_ERROR_FIXEDf, 1, 7, SOCF_SIG },
    { FLTHR_ECC_ERROR_FIXEDf, 1, 3, SOCF_SIG },
    { FSM_ECC_ERROR_FIXEDf, 1, 10, SOCF_SIG },
    { SHDD_ECC_ERROR_FIXEDf, 1, 9, SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_ECC_2B_ERR_CNTr_fields[] = {
    { ECC_2B_ERR_CNTf, 15, 0, SOCF_LE|SOCF_RO },
    { ECC_2B_ERR_CNT_OVERFLOWf, 1, 15, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_SCH_ECC_2B_ERR_INTERRUPT_MASK_REGISTERr_fields[] = {
    { DCD_ECC_ERROR_MASKf, 1, 1, 0 },
    { DHD_ECC_ERROR_MASKf, 1, 0, 0 },
    { FDMD_ECC_ERROR_MASKf, 1, 8, 0 },
    { FLHCL_ECC_ERROR_MASKf, 1, 4, 0 },
    { FLHFQ_ECC_ERROR_MASKf, 1, 6, 0 },
    { FLHHR_ECC_ERROR_MASKf, 1, 2, 0 },
    { FLTCL_ECC_ERROR_MASKf, 1, 5, 0 },
    { FLTFQ_ECC_ERROR_MASKf, 1, 7, 0 },
    { FLTHR_ECC_ERROR_MASKf, 1, 3, 0 },
    { FSM_ECC_ERROR_MASKf, 1, 10, 0 },
    { SHDD_ECC_ERROR_MASKf, 1, 9, 0 }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_SCH_ECC_2B_ERR_INTERRUPT_MASK_REGISTER_BCM88202_A0r_fields[] = {
    { DCD_ECC_ERROR_MASKf, 1, 1, SOCF_RO },
    { DHD_ECC_ERROR_MASKf, 1, 0, SOCF_RO },
    { FDMD_ECC_ERROR_MASKf, 1, 8, SOCF_RO },
    { FLHCL_ECC_ERROR_MASKf, 1, 4, SOCF_RO },
    { FLHFQ_ECC_ERROR_MASKf, 1, 6, SOCF_RO },
    { FLHHR_ECC_ERROR_MASKf, 1, 2, SOCF_RO },
    { FLTCL_ECC_ERROR_MASKf, 1, 5, SOCF_RO },
    { FLTFQ_ECC_ERROR_MASKf, 1, 7, SOCF_RO },
    { FLTHR_ECC_ERROR_MASKf, 1, 3, SOCF_RO },
    { FSM_ECC_ERROR_MASKf, 1, 10, SOCF_RO },
    { SHDD_ECC_ERROR_MASKf, 1, 9, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_ECC_2B_ERR_INTERRUPT_REGISTERr_fields[] = {
    { DCD_ECC_ERRORf, 1, 1, SOCF_SIG },
    { DHD_ECC_ERRORf, 1, 0, SOCF_SIG },
    { FDMD_ECC_ERRORf, 1, 8, SOCF_SIG },
    { FLHCL_ECC_ERRORf, 1, 4, SOCF_SIG },
    { FLHFQ_ECC_ERRORf, 1, 6, SOCF_SIG },
    { FLHHR_ECC_ERRORf, 1, 2, SOCF_SIG },
    { FLTCL_ECC_ERRORf, 1, 5, SOCF_SIG },
    { FLTFQ_ECC_ERRORf, 1, 7, SOCF_SIG },
    { FLTHR_ECC_ERRORf, 1, 3, SOCF_SIG },
    { FSM_ECC_ERRORf, 1, 10, SOCF_SIG },
    { SHDD_ECC_ERRORf, 1, 9, SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_ECC_ERR_1B_INITIATEr_fields[] = {
    { DCD_1B_ECC_ERROR_INITf, 1, 1, 0 },
    { DHD_1B_ECC_ERROR_INITf, 1, 0, 0 },
    { FDMD_1B_ECC_ERROR_INITf, 1, 8, 0 },
    { FLHCL_1B_ECC_ERROR_INITf, 1, 4, 0 },
    { FLHFQ_1B_ECC_ERROR_INITf, 1, 6, 0 },
    { FLHHR_1B_ECC_ERROR_INITf, 1, 2, 0 },
    { FLTCL_1B_ECC_ERROR_INITf, 1, 5, 0 },
    { FLTFQ_1B_ECC_ERROR_INITf, 1, 7, 0 },
    { FLTHR_1B_ECC_ERROR_INITf, 1, 3, 0 },
    { FSM_PORT_A_1B_ECC_ERROR_INITf, 1, 10, 0 },
    { FSM_PORT_B_1B_ECC_ERROR_INITf, 1, 11, 0 },
    { SHDD_1B_ECC_ERROR_INITf, 1, 9, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_ECC_ERR_1B_INITIATE_BCM88670_A0r_fields[] = {
    { CL_FLL_HEAD_FLHCL_INITIATE_ECC_1B_ERRf, 1, 18, 0 },
    { CL_FLL_TAIL_FLTCL_INITIATE_ECC_1B_ERRf, 1, 19, 0 },
    { CL_SCHEDULERS_CONFIGURATION_SCC_INITIATE_ECC_1B_ERRf, 1, 7, 0 },
    { DEVICE_RATE_MEMORY_DRM_INITIATE_ECC_1B_ERRf, 1, 0, 0 },
    { DUAL_SHAPER_MEMORY_DSM_INITIATE_ECC_1B_ERRf, 1, 1, 0 },
    { DYNAMIC_CLASS_SCHEDULER_DESCRIPTOR_DCD_INITIATE_ECC_1B_ERRf, 1, 12, 0 },
    { DYNAMIC_PORT_2_NIF_MAPPING_DPN_INITIATE_ECC_1B_ERRf, 1, 13, 0 },
    { FLOW_DESCRIPTOR_MEMORY_DYNAMIC_FDMD_INITIATE_ECC_1B_ERRf, 1, 10, 0 },
    { FLOW_GROUP_MEMORY_FGM_INITIATE_ECC_1B_ERRf, 1, 6, 0 },
    { FLOW_SUB_FLOW_FSF_INITIATE_ECC_1B_ERRf, 1, 5, 0 },
    { FLOW_TO_FIP_MAPPING_FFM_INITIATE_ECC_1B_ERRf, 1, 9, 0 },
    { FLOW_TO_QUEUE_MAPPING_FQM_INITIATE_ECC_1B_ERRf, 1, 8, 0 },
    { FQ_FLL_HEAD_FLHFQ_INITIATE_ECC_1B_ERRf, 1, 20, 0 },
    { FQ_FLL_TAIL_FLTFQ_INITIATE_ECC_1B_ERRf, 1, 21, 0 },
    { HR_FLL_HEAD_FLHHR_INITIATE_ECC_1B_ERRf, 1, 16, 0 },
    { HR_FLL_TAIL_FLTHR_INITIATE_ECC_1B_ERRf, 1, 17, 0 },
    { MAX_PORT_QUEUE_SIZE_MPQS_INITIATE_ECC_1B_ERRf, 1, 15, 0 },
    { PORT_QUEUE_SIZE_PQS_INITIATE_ECC_1B_ERRf, 1, 14, 0 },
    { PORT_SCHEDULER_DYNAMIC_DB_PSDD_INITIATE_ECC_1B_ERRf, 1, 23, 0 },
    { PORT_SCHEDULER_WEIGHTS_PSW_INITIATE_ECC_1B_ERRf, 1, 22, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_0_INITIATE_ECC_1B_ERRf, 1, 24, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_10_INITIATE_ECC_1B_ERRf, 1, 34, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_11_INITIATE_ECC_1B_ERRf, 1, 35, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_12_INITIATE_ECC_1B_ERRf, 1, 36, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_13_INITIATE_ECC_1B_ERRf, 1, 37, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_14_INITIATE_ECC_1B_ERRf, 1, 38, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_15_INITIATE_ECC_1B_ERRf, 1, 39, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_1_INITIATE_ECC_1B_ERRf, 1, 25, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_2_INITIATE_ECC_1B_ERRf, 1, 26, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_3_INITIATE_ECC_1B_ERRf, 1, 27, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_4_INITIATE_ECC_1B_ERRf, 1, 28, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_5_INITIATE_ECC_1B_ERRf, 1, 29, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_6_INITIATE_ECC_1B_ERRf, 1, 30, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_7_INITIATE_ECC_1B_ERRf, 1, 31, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_8_INITIATE_ECC_1B_ERRf, 1, 32, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_9_INITIATE_ECC_1B_ERRf, 1, 33, 0 },
    { SCHEDULER_ENABLE_MEMORY_SEM_B_INITIATE_ECC_1B_ERRf, 1, 4, 0 },
    { SCHEDULER_ENABLE_MEMORY_SEM_INITIATE_ECC_1B_ERRf, 1, 3, 0 },
    { SHAPER_DESCRIPTOR_DYNAMIC_SHDD_INITIATE_ECC_1B_ERRf, 1, 11, 0 },
    { SHAPER_DESCRIPTOR_MEMORY_STATIC_SHDS_INITIATE_ECC_1B_ERRf, 1, 2, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_ECC_ERR_1B_MONITOR_MEM_MASKr_fields[] = {
    { CL_FLL_HEAD_FLHCL_ECC_1B_ERR_MASKf, 1, 18, 0 },
    { CL_FLL_TAIL_FLTCL_ECC_1B_ERR_MASKf, 1, 19, 0 },
    { CL_SCHEDULERS_CONFIGURATION_SCC_ECC_1B_ERR_MASKf, 1, 7, 0 },
    { DEVICE_RATE_MEMORY_DRM_ECC_1B_ERR_MASKf, 1, 0, 0 },
    { DUAL_SHAPER_MEMORY_DSM_ECC_1B_ERR_MASKf, 1, 1, 0 },
    { DYNAMIC_CLASS_SCHEDULER_DESCRIPTOR_DCD_ECC_1B_ERR_MASKf, 1, 12, 0 },
    { DYNAMIC_PORT_2_NIF_MAPPING_DPN_ECC_1B_ERR_MASKf, 1, 13, 0 },
    { FLOW_DESCRIPTOR_MEMORY_DYNAMIC_FDMD_ECC_1B_ERR_MASKf, 1, 10, 0 },
    { FLOW_GROUP_MEMORY_FGM_ECC_1B_ERR_MASKf, 1, 6, 0 },
    { FLOW_SUB_FLOW_FSF_ECC_1B_ERR_MASKf, 1, 5, 0 },
    { FLOW_TO_FIP_MAPPING_FFM_ECC_1B_ERR_MASKf, 1, 9, 0 },
    { FLOW_TO_QUEUE_MAPPING_FQM_ECC_1B_ERR_MASKf, 1, 8, 0 },
    { FQ_FLL_HEAD_FLHFQ_ECC_1B_ERR_MASKf, 1, 20, 0 },
    { FQ_FLL_TAIL_FLTFQ_ECC_1B_ERR_MASKf, 1, 21, 0 },
    { HR_FLL_HEAD_FLHHR_ECC_1B_ERR_MASKf, 1, 16, 0 },
    { HR_FLL_TAIL_FLTHR_ECC_1B_ERR_MASKf, 1, 17, 0 },
    { MAX_PORT_QUEUE_SIZE_MPQS_ECC_1B_ERR_MASKf, 1, 15, 0 },
    { PORT_QUEUE_SIZE_PQS_ECC_1B_ERR_MASKf, 1, 14, 0 },
    { PORT_SCHEDULER_DYNAMIC_DB_PSDD_ECC_1B_ERR_MASKf, 1, 23, 0 },
    { PORT_SCHEDULER_WEIGHTS_PSW_ECC_1B_ERR_MASKf, 1, 22, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_0_ECC_1B_ERR_MASKf, 1, 24, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_10_ECC_1B_ERR_MASKf, 1, 34, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_11_ECC_1B_ERR_MASKf, 1, 35, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_12_ECC_1B_ERR_MASKf, 1, 36, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_13_ECC_1B_ERR_MASKf, 1, 37, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_14_ECC_1B_ERR_MASKf, 1, 38, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_15_ECC_1B_ERR_MASKf, 1, 39, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_1_ECC_1B_ERR_MASKf, 1, 25, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_2_ECC_1B_ERR_MASKf, 1, 26, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_3_ECC_1B_ERR_MASKf, 1, 27, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_4_ECC_1B_ERR_MASKf, 1, 28, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_5_ECC_1B_ERR_MASKf, 1, 29, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_6_ECC_1B_ERR_MASKf, 1, 30, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_7_ECC_1B_ERR_MASKf, 1, 31, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_8_ECC_1B_ERR_MASKf, 1, 32, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_9_ECC_1B_ERR_MASKf, 1, 33, 0 },
    { SCHEDULER_ENABLE_MEMORY_SEM_B_ECC_1B_ERR_MASKf, 1, 4, 0 },
    { SCHEDULER_ENABLE_MEMORY_SEM_ECC_1B_ERR_MASKf, 1, 3, 0 },
    { SHAPER_DESCRIPTOR_DYNAMIC_SHDD_ECC_1B_ERR_MASKf, 1, 11, 0 },
    { SHAPER_DESCRIPTOR_MEMORY_STATIC_SHDS_ECC_1B_ERR_MASKf, 1, 2, 0 }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_ECC_ERR_2B_INITIATEr_fields[] = {
    { DCD_2B_ECC_ERROR_INITf, 1, 1, 0 },
    { DHD_2B_ECC_ERROR_INITf, 1, 0, 0 },
    { FDMD_2B_ECC_ERROR_INITf, 1, 8, 0 },
    { FLHCL_2B_ECC_ERROR_INITf, 1, 4, 0 },
    { FLHFQ_2B_ECC_ERROR_INITf, 1, 6, 0 },
    { FLHHR_2B_ECC_ERROR_INITf, 1, 2, 0 },
    { FLTCL_2B_ECC_ERROR_INITf, 1, 5, 0 },
    { FLTFQ_2B_ECC_ERROR_INITf, 1, 7, 0 },
    { FLTHR_2B_ECC_ERROR_INITf, 1, 3, 0 },
    { FSM_PORT_A_2B_ECC_ERROR_INITf, 1, 10, 0 },
    { FSM_PORT_B_2B_ECC_ERROR_INITf, 1, 11, 0 },
    { SHDD_2B_ECC_ERROR_INITf, 1, 9, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_ECC_ERR_2B_INITIATE_BCM88670_A0r_fields[] = {
    { CL_FLL_HEAD_FLHCL_INITIATE_ECC_2B_ERRf, 1, 18, 0 },
    { CL_FLL_TAIL_FLTCL_INITIATE_ECC_2B_ERRf, 1, 19, 0 },
    { CL_SCHEDULERS_CONFIGURATION_SCC_INITIATE_ECC_2B_ERRf, 1, 7, 0 },
    { DEVICE_RATE_MEMORY_DRM_INITIATE_ECC_2B_ERRf, 1, 0, 0 },
    { DUAL_SHAPER_MEMORY_DSM_INITIATE_ECC_2B_ERRf, 1, 1, 0 },
    { DYNAMIC_CLASS_SCHEDULER_DESCRIPTOR_DCD_INITIATE_ECC_2B_ERRf, 1, 12, 0 },
    { DYNAMIC_PORT_2_NIF_MAPPING_DPN_INITIATE_ECC_2B_ERRf, 1, 13, 0 },
    { FLOW_DESCRIPTOR_MEMORY_DYNAMIC_FDMD_INITIATE_ECC_2B_ERRf, 1, 10, 0 },
    { FLOW_GROUP_MEMORY_FGM_INITIATE_ECC_2B_ERRf, 1, 6, 0 },
    { FLOW_SUB_FLOW_FSF_INITIATE_ECC_2B_ERRf, 1, 5, 0 },
    { FLOW_TO_FIP_MAPPING_FFM_INITIATE_ECC_2B_ERRf, 1, 9, 0 },
    { FLOW_TO_QUEUE_MAPPING_FQM_INITIATE_ECC_2B_ERRf, 1, 8, 0 },
    { FQ_FLL_HEAD_FLHFQ_INITIATE_ECC_2B_ERRf, 1, 20, 0 },
    { FQ_FLL_TAIL_FLTFQ_INITIATE_ECC_2B_ERRf, 1, 21, 0 },
    { HR_FLL_HEAD_FLHHR_INITIATE_ECC_2B_ERRf, 1, 16, 0 },
    { HR_FLL_TAIL_FLTHR_INITIATE_ECC_2B_ERRf, 1, 17, 0 },
    { MAX_PORT_QUEUE_SIZE_MPQS_INITIATE_ECC_2B_ERRf, 1, 15, 0 },
    { PORT_QUEUE_SIZE_PQS_INITIATE_ECC_2B_ERRf, 1, 14, 0 },
    { PORT_SCHEDULER_DYNAMIC_DB_PSDD_INITIATE_ECC_2B_ERRf, 1, 23, 0 },
    { PORT_SCHEDULER_WEIGHTS_PSW_INITIATE_ECC_2B_ERRf, 1, 22, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_0_INITIATE_ECC_2B_ERRf, 1, 24, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_10_INITIATE_ECC_2B_ERRf, 1, 34, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_11_INITIATE_ECC_2B_ERRf, 1, 35, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_12_INITIATE_ECC_2B_ERRf, 1, 36, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_13_INITIATE_ECC_2B_ERRf, 1, 37, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_14_INITIATE_ECC_2B_ERRf, 1, 38, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_15_INITIATE_ECC_2B_ERRf, 1, 39, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_1_INITIATE_ECC_2B_ERRf, 1, 25, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_2_INITIATE_ECC_2B_ERRf, 1, 26, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_3_INITIATE_ECC_2B_ERRf, 1, 27, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_4_INITIATE_ECC_2B_ERRf, 1, 28, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_5_INITIATE_ECC_2B_ERRf, 1, 29, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_6_INITIATE_ECC_2B_ERRf, 1, 30, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_7_INITIATE_ECC_2B_ERRf, 1, 31, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_8_INITIATE_ECC_2B_ERRf, 1, 32, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_9_INITIATE_ECC_2B_ERRf, 1, 33, 0 },
    { SCHEDULER_ENABLE_MEMORY_SEM_B_INITIATE_ECC_2B_ERRf, 1, 4, 0 },
    { SCHEDULER_ENABLE_MEMORY_SEM_INITIATE_ECC_2B_ERRf, 1, 3, 0 },
    { SHAPER_DESCRIPTOR_DYNAMIC_SHDD_INITIATE_ECC_2B_ERRf, 1, 11, 0 },
    { SHAPER_DESCRIPTOR_MEMORY_STATIC_SHDS_INITIATE_ECC_2B_ERRf, 1, 2, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_ECC_ERR_2B_MONITOR_MEM_MASKr_fields[] = {
    { CL_FLL_HEAD_FLHCL_ECC_2B_ERR_MASKf, 1, 18, 0 },
    { CL_FLL_TAIL_FLTCL_ECC_2B_ERR_MASKf, 1, 19, 0 },
    { CL_SCHEDULERS_CONFIGURATION_SCC_ECC_2B_ERR_MASKf, 1, 7, 0 },
    { DEVICE_RATE_MEMORY_DRM_ECC_2B_ERR_MASKf, 1, 0, 0 },
    { DUAL_SHAPER_MEMORY_DSM_ECC_2B_ERR_MASKf, 1, 1, 0 },
    { DYNAMIC_CLASS_SCHEDULER_DESCRIPTOR_DCD_ECC_2B_ERR_MASKf, 1, 12, 0 },
    { DYNAMIC_PORT_2_NIF_MAPPING_DPN_ECC_2B_ERR_MASKf, 1, 13, 0 },
    { FLOW_DESCRIPTOR_MEMORY_DYNAMIC_FDMD_ECC_2B_ERR_MASKf, 1, 10, 0 },
    { FLOW_GROUP_MEMORY_FGM_ECC_2B_ERR_MASKf, 1, 6, 0 },
    { FLOW_SUB_FLOW_FSF_ECC_2B_ERR_MASKf, 1, 5, 0 },
    { FLOW_TO_FIP_MAPPING_FFM_ECC_2B_ERR_MASKf, 1, 9, 0 },
    { FLOW_TO_QUEUE_MAPPING_FQM_ECC_2B_ERR_MASKf, 1, 8, 0 },
    { FQ_FLL_HEAD_FLHFQ_ECC_2B_ERR_MASKf, 1, 20, 0 },
    { FQ_FLL_TAIL_FLTFQ_ECC_2B_ERR_MASKf, 1, 21, 0 },
    { HR_FLL_HEAD_FLHHR_ECC_2B_ERR_MASKf, 1, 16, 0 },
    { HR_FLL_TAIL_FLTHR_ECC_2B_ERR_MASKf, 1, 17, 0 },
    { MAX_PORT_QUEUE_SIZE_MPQS_ECC_2B_ERR_MASKf, 1, 15, 0 },
    { PORT_QUEUE_SIZE_PQS_ECC_2B_ERR_MASKf, 1, 14, 0 },
    { PORT_SCHEDULER_DYNAMIC_DB_PSDD_ECC_2B_ERR_MASKf, 1, 23, 0 },
    { PORT_SCHEDULER_WEIGHTS_PSW_ECC_2B_ERR_MASKf, 1, 22, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_0_ECC_2B_ERR_MASKf, 1, 24, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_10_ECC_2B_ERR_MASKf, 1, 34, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_11_ECC_2B_ERR_MASKf, 1, 35, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_12_ECC_2B_ERR_MASKf, 1, 36, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_13_ECC_2B_ERR_MASKf, 1, 37, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_14_ECC_2B_ERR_MASKf, 1, 38, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_15_ECC_2B_ERR_MASKf, 1, 39, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_1_ECC_2B_ERR_MASKf, 1, 25, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_2_ECC_2B_ERR_MASKf, 1, 26, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_3_ECC_2B_ERR_MASKf, 1, 27, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_4_ECC_2B_ERR_MASKf, 1, 28, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_5_ECC_2B_ERR_MASKf, 1, 29, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_6_ECC_2B_ERR_MASKf, 1, 30, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_7_ECC_2B_ERR_MASKf, 1, 31, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_8_ECC_2B_ERR_MASKf, 1, 32, 0 },
    { SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_9_ECC_2B_ERR_MASKf, 1, 33, 0 },
    { SCHEDULER_ENABLE_MEMORY_SEM_B_ECC_2B_ERR_MASKf, 1, 3, 0 },
    { SCHEDULER_ENABLE_MEMORY_SEM_ECC_2B_ERR_MASKf, 1, 4, 0 },
    { SHAPER_DESCRIPTOR_DYNAMIC_SHDD_ECC_2B_ERR_MASKf, 1, 11, 0 },
    { SHAPER_DESCRIPTOR_MEMORY_STATIC_SHDS_ECC_2B_ERR_MASKf, 1, 2, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SCH_FABRIC_MULTICAST_PORT_CONFIGURATION_REGISTERr_fields[] = {
    { MCASTBFMC1PORTIDf, 7, 8, SOCF_LE },
    { MCASTBFMC2PORTIDf, 7, 16, SOCF_LE },
    { MCASTBFMC3PORTIDf, 7, 24, SOCF_LE },
    { MCASTGFMCPORTIDf, 7, 0, SOCF_LE },
    { MULTICASTBFMC1ENABLEf, 1, 15, 0 },
    { MULTICASTBFMC2ENABLEf, 1, 23, 0 },
    { MULTICASTBFMC3ENABLEf, 1, 31, 0 },
    { MULTICASTGFMCENABLEf, 1, 7, 0 }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_FORCE_PORT_FC_REGISTERr_fields[] = {
    { FORCE_PORT_FCf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_FORCE_PORT_FC_REGISTER_BCM88670_A0r_fields[] = {
    { FORCE_PORT_FC_Nf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_FSF_COMPOSITE_CONFIGURATIONr_fields[] = {
    { FSF_COMP_ODD_EVENf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_FSF_COMPOSITE_CONFIGURATION_BCM88670_A0r_fields[] = {
    { FSF_COMP_ODD_EVEN_Nf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_GLOBAL_TIMER_ACTIVATION_REGISTERr_fields[] = {
    { GTIMER_ACTf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_SCH_GLOBAL_TIMER_CONFIGURATION_REGISTERr_fields[] = {
    { GTIMER_CLR_CNTf, 1, 31, 0 },
    { GTIMER_CNTf, 31, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_SCH_GLOBAL_TIMER_CONFIGURATION_REGISTER_BCM88202_A0r_fields[] = {
    { GTIMER_CLR_CNTf, 1, 31, 0 },
    { GTIMER_CNTf, 31, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_HR_PRIORITY_MASKr_fields[] = {
    { HR_PRIORITY_MASK_Nf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_INCORRECT_STATUS_MESSAGEr_fields[] = {
    { SMP_MSG_BAD_VALf, 1, 77, SOCF_RO|SOCF_SIG },
    { SMP_MSG_FAPf, 11, 40, SOCF_LE|SOCF_RO|SOCF_SIG },
    { SMP_MSG_FLOWf, 17, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { SMP_MSG_PORTf, 8, 20, SOCF_LE|SOCF_RO|SOCF_SIG },
    { SMP_MSG_PQSf, 4, 70, SOCF_LE|SOCF_RO|SOCF_SIG },
    { SMP_MSG_QUEf, 17, 51, SOCF_LE|SOCF_RO|SOCF_SIG },
    { SMP_MSG_SLOW_FACTORf, 3, 74, SOCF_LE|SOCF_RO|SOCF_SIG },
    { SMP_MSG_TYPEf, 4, 32, SOCF_LE|SOCF_RO|SOCF_SIG },
    { SMP_MSG_VALf, 1, 78, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_INCORRECT_STATUS_MESSAGE___REGISTER_1r_fields[] = {
    { SMP_MSG_BAD_VALf, 1, 30, SOCF_RO },
    { SMP_MSG_FLOWf, 17, 0, SOCF_LE|SOCF_RO },
    { SMP_MSG_PORT_3_0f, 4, 20, SOCF_LE|SOCF_RO },
    { SMP_MSG_TYPEf, 4, 24, SOCF_LE|SOCF_RO },
    { SMP_MSG_VALf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_INCORRECT_STATUS_MESSAGE___REGISTER_2r_fields[] = {
    { SMP_MSG_FAPf, 11, 0, SOCF_LE|SOCF_RO },
    { SMP_MSG_PORT_7_4f, 4, 28, SOCF_LE|SOCF_RO },
    { SMP_MSG_QUEf, 17, 11, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_INDIRECT_COMMANDr_fields[] = {
    { INDIRECT_COMMAND_TRIGGERf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_INDIRECT_COMMAND_RD_DATAr_fields[] = {
    { INDIRECT_COMMAND_RD_DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_INDIRECT_COMMAND_WR_DATAr_fields[] = {
    { INDIRECT_COMMAND_WR_DATAf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_INGRESS_SHAPING_PORT_CONFIGURATIONr_fields[] = {
    { INGRESS_SHAPING_ENABLEf, 1, 12, 0 },
    { INGRESS_SHAPING_PORT_IDf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_INGRESS_SHAPING_PORT_CONFIGURATION_BCM88670_A0r_fields[] = {
    { INGRESS_SHAPING_ENABLEf, 1, 12, 0 },
    { INGRESS_SHAPING_PORT_IDf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_SCH_INTERRUPT_MASK_REGISTERr_fields[] = {
    { ACT_FLOW_BAD_PARAMS_MASKf, 1, 2, 0 },
    { ECC_ERROR_FIXED_MASKf, 1, 20, 0 },
    { ECC_ERROR_MASKf, 1, 24, 0 },
    { FCTFIFO_OVF_MASKf, 1, 14, 0 },
    { FIELD_10_10f, 1, 10, 0 },
    { FIELD_11_11f, 1, 11, 0 },
    { FIELD_12_12f, 1, 12, 0 },
    { FIELD_13_13f, 1, 13, 0 },
    { FIELD_15_15f, 1, 15, 0 },
    { FIELD_16_16f, 1, 16, 0 },
    { FIELD_1_1f, 1, 1, 0 },
    { FIELD_5_5f, 1, 5, 0 },
    { FIELD_8_8f, 1, 8, 0 },
    { FIELD_9_9f, 1, 9, 0 },
    { PARITY_ERROR_MASKf, 1, 28, 0 },
    { RESTART_FLOW_EVENT_MASKf, 1, 4, 0 },
    { SHP_FLOW_BAD_PARAMS_MASKf, 1, 3, 0 },
    { SMP_BAD_MSG_MASKf, 1, 0, 0 },
    { SMP_FULL_LEVEL_1_MASKf, 1, 6, 0 },
    { SMP_FULL_LEVEL_2_MASKf, 1, 7, 0 }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_SCH_INTERRUPT_MASK_REGISTER_BCM88202_A0r_fields[] = {
    { ACT_FLOW_BAD_PARAMS_MASKf, 1, 2, 0 },
    { ECC_ERROR_FIXED_MASKf, 1, 20, 0 },
    { ECC_ERROR_MASKf, 1, 24, 0 },
    { FCTFIFO_OVF_MASKf, 1, 14, 0 },
    { FIELD_10_10f, 1, 10, 0 },
    { FIELD_11_11f, 1, 11, 0 },
    { FIELD_12_12f, 1, 12, 0 },
    { FIELD_13_13f, 1, 13, 0 },
    { FIELD_15_15f, 1, 15, 0 },
    { FIELD_16_16f, 1, 16, 0 },
    { FIELD_1_1f, 1, 1, 0 },
    { FIELD_5_5f, 1, 5, 0 },
    { FIELD_8_8f, 1, 8, 0 },
    { FIELD_9_9f, 1, 9, 0 },
    { PARITY_ERROR_MASKf, 1, 28, SOCF_RO },
    { RESTART_FLOW_EVENT_MASKf, 1, 4, 0 },
    { SHP_FLOW_BAD_PARAMS_MASKf, 1, 3, 0 },
    { SMP_BAD_MSG_MASKf, 1, 0, 0 },
    { SMP_FULL_LEVEL_1_MASKf, 1, 6, 0 },
    { SMP_FULL_LEVEL_2_MASKf, 1, 7, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_INTERRUPT_MASK_REGISTER_BCM88670_A0r_fields[] = {
    { ACT_FLOW_BAD_PARAMS_MASKf, 1, 2, 0 },
    { AGGR_FIFO_AF_MASKf, 1, 8, 0 },
    { DVS_FIFO_AF_MASKf, 1, 9, 0 },
    { ERROR_ECC_MASKf, 1, 0, 0 },
    { FCT_FIFO_OVF_MASKf, 1, 14, 0 },
    { FIELD_16_16f, 1, 16, 0 },
    { FIELD_1_1f, 1, 1, 0 },
    { ING_SHAPE_CREDIT_FIFO_AF_MASKf, 1, 13, 0 },
    { MCAST_CREDIT_FIFO_AF_MASKf, 1, 12, 0 },
    { RESTART_FLOW_EVENT_MASKf, 1, 4, 0 },
    { RETURNED_CREDIT_FIFO_AF_MASKf, 1, 11, 0 },
    { SCL_GROUP_CHANGED_MASKf, 1, 15, 0 },
    { SHP_FLOW_BAD_PARAMS_MASKf, 1, 3, 0 },
    { SMP_BAD_MSG_MASKf, 1, 17, 0 },
    { SMP_FABRIC_MSGS_FIFO_FULL_MASKf, 1, 18, 0 },
    { SMP_FULL_LEVEL_1_MASKf, 1, 6, 0 },
    { SMP_FULL_LEVEL_2_MASKf, 1, 7, 0 },
    { SMP_THROW_SCL_MSG_MASKf, 1, 5, 0 },
    { UP_CREDIT_FIFO_AF_MASKf, 1, 10, 0 }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_INTERRUPT_REGISTERr_fields[] = {
    { ACT_FLOW_BAD_PARAMSf, 1, 2, SOCF_RO },
    { ECC_ERRORf, 1, 24, SOCF_RO },
    { ECC_ERROR_FIXEDf, 1, 20, SOCF_RO },
    { FCTFIFO_OVFf, 1, 14, SOCF_RO },
    { FIELD_10_10f, 1, 10, SOCF_RO },
    { FIELD_11_11f, 1, 11, SOCF_RO },
    { FIELD_12_12f, 1, 12, SOCF_RO },
    { FIELD_13_13f, 1, 13, SOCF_RO },
    { FIELD_15_15f, 1, 15, SOCF_RO },
    { FIELD_16_16f, 1, 16, SOCF_RO },
    { FIELD_1_1f, 1, 1, SOCF_RO },
    { FIELD_5_5f, 1, 5, SOCF_RO },
    { FIELD_8_8f, 1, 8, SOCF_RO },
    { FIELD_9_9f, 1, 9, SOCF_RO },
    { PARITY_ERRORf, 1, 28, SOCF_RO },
    { RESTART_FLOW_EVENTf, 1, 4, SOCF_RO },
    { SHP_FLOW_BAD_PARAMSf, 1, 3, SOCF_RO },
    { SMP_BAD_MSGf, 1, 0, SOCF_RO },
    { SMP_FULL_LEVEL_1f, 1, 6, SOCF_RO },
    { SMP_FULL_LEVEL_2f, 1, 7, SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_INTERRUPT_REGISTER_BCM88670_A0r_fields[] = {
    { ACT_FLOW_BAD_PARAMSf, 1, 2, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { AGGR_FIFO_AFf, 1, 8, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { DVS_FIFO_AFf, 1, 9, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { ERROR_ECCf, 1, 0, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { FCT_FIFO_OVFf, 1, 14, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { FIELD_16_16f, 1, 16, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { FIELD_1_1f, 1, 1, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { ING_SHAPE_CREDIT_FIFO_AFf, 1, 13, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { MCAST_CREDIT_FIFO_AFf, 1, 12, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { RESTART_FLOW_EVENTf, 1, 4, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { RETURNED_CREDIT_FIFO_AFf, 1, 11, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { SCL_GROUP_CHANGEDf, 1, 15, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { SHP_FLOW_BAD_PARAMSf, 1, 3, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { SMP_BAD_MSGf, 1, 17, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { SMP_FABRIC_MSGS_FIFO_FULLf, 1, 18, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { SMP_FULL_LEVEL_1f, 1, 6, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { SMP_FULL_LEVEL_2f, 1, 7, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { SMP_THROW_SCL_MSGf, 1, 5, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { UP_CREDIT_FIFO_AFf, 1, 10, SOCF_RO|SOCF_SIG|SOCF_INTR }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_INTERRUPT_REGISTER_TESTr_fields[] = {
    { INTERRUPT_REGISTER_TESTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_LAST_FLOW_RESTART_EVENTr_fields[] = {
    { RESTART_FLOW_EVENTf, 1, 31, SOCF_RO },
    { RESTART_FLOW_IDf, 17, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_LAST_FLOW_RESTART_EVENT_BCM88670_A0r_fields[] = {
    { LAST_FLOW_RESTART_FLOW_EVENTf, 1, 31, SOCF_RO|SOCF_SIG },
    { RESTART_FLOW_IDf, 17, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_LINKS_MASKr_fields[] = {
    { LINKS_MASK_Nf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_MAX_PORT_QUEUE_SIZECOUNTERr_fields[] = {
    { MAX_PQSf, 4, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { MAX_PQS_FLOW_IDf, 17, 4, SOCF_LE|SOCF_RO|SOCF_SIG },
    { MAX_PQS_PORTf, 8, 24, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_MAX_PORT_QUEUE_SIZE_COUNTERr_fields[] = {
    { MAX_PQSf, 4, 0, SOCF_LE|SOCF_RO },
    { MAX_PQS_FLOW_IDf, 17, 4, SOCF_LE|SOCF_RO },
    { MAX_PQS_PORTf, 8, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_OOB_FC_CONFIGURATION_REGISTERr_fields[] = {
    { FIELD_16_27f, 12, 16, SOCF_LE },
    { FIELD_2_2f, 1, 2, 0 },
    { OOB_FC_CLEARf, 1, 28, 0 },
    { OOB_FC_ENABLEf, 1, 0, 0 },
    { OOB_FC_ERROR_INDICATION_ENABLEf, 1, 1, 0 },
    { OOB_FC_SCHEDULERS_RANGEf, 12, 4, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_OOB_FC_STATUS_REGISTERr_fields[] = {
    { OOB_FC_ERROR_INDICATION_RECIEVEDf, 1, 2, SOCF_RO|SOCF_SIG },
    { OOB_FC_RECIEVEDf, 1, 1, SOCF_RO|SOCF_SIG },
    { OOB_FC_SYNCEDf, 1, 0, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_SCH_PARITY_ERR_ADDRr_fields[] = {
    { PARITY_ERR_ADDRf, 31, 0, SOCF_LE|SOCF_RO },
    { PARITY_ERR_ADDR_VALIDf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_PARITY_ERR_CNTr_fields[] = {
    { PARITY_ERR_CNTf, 15, 0, SOCF_LE|SOCF_RO },
    { PARITY_ERR_CNT_OVERFLOWf, 1, 15, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_PAR_ERR_INITIATEr_fields[] = {
    { CAL_0_PAR_ERROR_INITf, 1, 10, 0 },
    { CAL_1_PAR_ERROR_INITf, 1, 11, 0 },
    { CAL_2_PAR_ERROR_INITf, 1, 12, 0 },
    { CAL_3_PAR_ERROR_INITf, 1, 13, 0 },
    { CAL_4_PAR_ERROR_INITf, 1, 14, 0 },
    { CSDT_PAR_ERROR_INITf, 1, 17, 0 },
    { CSST_PAR_ERROR_INITf, 1, 16, 0 },
    { DPN_PAR_ERROR_INITf, 1, 22, 0 },
    { DRM_PAR_ERROR_INITf, 1, 15, 0 },
    { DSM_PAR_ERROR_INITf, 1, 9, 0 },
    { FDMS_PAR_ERROR_INITf, 1, 0, 0 },
    { FFM_PAR_ERROR_INITf, 1, 3, 0 },
    { FGM_PAR_ERROR_INITf, 1, 4, 0 },
    { FQM_PAR_ERROR_INITf, 1, 2, 0 },
    { FSF_PAR_ERROR_INITf, 1, 5, 0 },
    { PSDD_PAR_ERROR_INITf, 1, 21, 0 },
    { PSDT_PAR_ERROR_INITf, 1, 19, 0 },
    { PSST_PAR_ERROR_INITf, 1, 18, 0 },
    { PSW_PAR_ERROR_INITf, 1, 20, 0 },
    { SCC_PAR_ERROR_INITf, 1, 7, 0 },
    { SCT_PAR_ERROR_INITf, 1, 8, 0 },
    { SE_MA_PAR_ERROR_INITf, 1, 25, 0 },
    { SE_MB_PAR_ERROR_INITf, 1, 26, 0 },
    { SHC_PAR_ERROR_INITf, 1, 6, 0 },
    { SHDS_PAR_ERROR_INITf, 1, 1, 0 },
    { TMC_LSB_PAR_ERROR_INITf, 1, 23, 0 },
    { TMC_MSB_PAR_ERROR_INITf, 1, 24, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_PAR_ERR_INITIATE_BCM88670_A0r_fields[] = {
    { CIR_SHAPERS_DYNAMIC_TABEL_CSDT_INITIATE_PAR_ERRf, 1, 1, 0 },
    { CIR_SHAPERS_STATIC_TABEL_CSST_INITIATE_PAR_ERRf, 1, 0, 0 },
    { CL_SCHEDULERS_TYPE_SCT_INITIATE_PAR_ERRf, 1, 4, 0 },
    { DYNAMIC_HR_SCHEDULER_DESCRIPTOR_DHD_INITIATE_PAR_ERRf, 1, 10, 0 },
    { FLOW_DESCRIPTOR_MEMORY_STATIC_FDMS_INITIATE_PAR_ERRf, 1, 9, 0 },
    { FLOW_STATUS_MEMORY_FSM_B_INITIATE_PAR_ERRf, 1, 8, 0 },
    { FLOW_STATUS_MEMORY_FSM_INITIATE_PAR_ERRf, 1, 7, 0 },
    { PIR_SHAPERS_DYNAMIC_TABEL_PSDT_INITIATE_PAR_ERRf, 1, 3, 0 },
    { PIR_SHAPERS_STATIC_TABEL_PSST_INITIATE_PAR_ERRf, 1, 2, 0 },
    { TOKEN_MEMORY_CONTROLLER_TMC_INITIATE_PAR_ERRf, 1, 5, 0 },
    { TOKEN_MEMORY_CONTROLLER_TMC_MSB_INITIATE_PAR_ERRf, 1, 6, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_SCH_PAR_ERR_INTERRUPT_MASK_REGISTERr_fields[] = {
    { CAL_0_PAR_ERROR_MASKf, 1, 10, 0 },
    { CAL_1_PAR_ERROR_MASKf, 1, 11, 0 },
    { CAL_2_PAR_ERROR_MASKf, 1, 12, 0 },
    { CAL_3_PAR_ERROR_MASKf, 1, 13, 0 },
    { CAL_4_PAR_ERROR_MASKf, 1, 14, 0 },
    { CSDT_PAR_ERROR_MASKf, 1, 17, 0 },
    { CSST_PAR_ERROR_MASKf, 1, 16, 0 },
    { DPN_PAR_ERROR_MASKf, 1, 22, 0 },
    { DRM_PAR_ERROR_MASKf, 1, 15, 0 },
    { DSM_PAR_ERROR_MASKf, 1, 9, 0 },
    { FDMS_PAR_ERROR_MASKf, 1, 0, 0 },
    { FFM_PAR_ERROR_MASKf, 1, 3, 0 },
    { FGM_PAR_ERROR_MASKf, 1, 4, 0 },
    { FIM_PAR_ERROR_MASKf, 1, 24, 0 },
    { FQM_PAR_ERROR_MASKf, 1, 2, 0 },
    { FSF_PAR_ERROR_MASKf, 1, 5, 0 },
    { PSDD_PAR_ERROR_MASKf, 1, 21, 0 },
    { PSDT_PAR_ERROR_MASKf, 1, 19, 0 },
    { PSST_PAR_ERROR_MASKf, 1, 18, 0 },
    { PSW_PAR_ERROR_MASKf, 1, 20, 0 },
    { SCC_PAR_ERROR_MASKf, 1, 7, 0 },
    { SCT_PAR_ERROR_MASKf, 1, 8, 0 },
    { SEM_PAR_ERROR_MASKf, 1, 26, 0 },
    { SHC_PAR_ERROR_MASKf, 1, 6, 0 },
    { SHDS_PAR_ERROR_MASKf, 1, 1, 0 },
    { SIM_PAR_ERROR_MASKf, 1, 25, 0 },
    { TMC_PAR_ERROR_MASKf, 1, 23, 0 }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_SCH_PAR_ERR_INTERRUPT_MASK_REGISTER_BCM88202_A0r_fields[] = {
    { CAL_0_PAR_ERROR_MASKf, 1, 10, SOCF_RO },
    { CAL_1_PAR_ERROR_MASKf, 1, 11, SOCF_RO },
    { CAL_2_PAR_ERROR_MASKf, 1, 12, SOCF_RO },
    { CAL_3_PAR_ERROR_MASKf, 1, 13, SOCF_RO },
    { CAL_4_PAR_ERROR_MASKf, 1, 14, SOCF_RO },
    { CSDT_PAR_ERROR_MASKf, 1, 17, SOCF_RO },
    { CSST_PAR_ERROR_MASKf, 1, 16, SOCF_RO },
    { DPN_PAR_ERROR_MASKf, 1, 22, SOCF_RO },
    { DRM_PAR_ERROR_MASKf, 1, 15, SOCF_RO },
    { DSM_PAR_ERROR_MASKf, 1, 9, SOCF_RO },
    { FDMS_PAR_ERROR_MASKf, 1, 0, SOCF_RO },
    { FFM_PAR_ERROR_MASKf, 1, 3, SOCF_RO },
    { FGM_PAR_ERROR_MASKf, 1, 4, SOCF_RO },
    { FIM_PAR_ERROR_MASKf, 1, 24, SOCF_RO },
    { FQM_PAR_ERROR_MASKf, 1, 2, SOCF_RO },
    { FSF_PAR_ERROR_MASKf, 1, 5, SOCF_RO },
    { PSDD_PAR_ERROR_MASKf, 1, 21, SOCF_RO },
    { PSDT_PAR_ERROR_MASKf, 1, 19, SOCF_RO },
    { PSST_PAR_ERROR_MASKf, 1, 18, SOCF_RO },
    { PSW_PAR_ERROR_MASKf, 1, 20, SOCF_RO },
    { SCC_PAR_ERROR_MASKf, 1, 7, SOCF_RO },
    { SCT_PAR_ERROR_MASKf, 1, 8, SOCF_RO },
    { SEM_PAR_ERROR_MASKf, 1, 26, SOCF_RO },
    { SHC_PAR_ERROR_MASKf, 1, 6, SOCF_RO },
    { SHDS_PAR_ERROR_MASKf, 1, 1, SOCF_RO },
    { SIM_PAR_ERROR_MASKf, 1, 25, SOCF_RO },
    { TMC_PAR_ERROR_MASKf, 1, 23, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_PAR_ERR_INTERRUPT_REGISTERr_fields[] = {
    { CAL_0_PAR_ERRORf, 1, 10, SOCF_SIG },
    { CAL_1_PAR_ERRORf, 1, 11, SOCF_SIG },
    { CAL_2_PAR_ERRORf, 1, 12, SOCF_SIG },
    { CAL_3_PAR_ERRORf, 1, 13, SOCF_SIG },
    { CAL_4_PAR_ERRORf, 1, 14, SOCF_SIG },
    { CSDT_PAR_ERRORf, 1, 17, SOCF_SIG },
    { CSST_PAR_ERRORf, 1, 16, SOCF_SIG },
    { DPN_PAR_ERRORf, 1, 22, SOCF_SIG },
    { DRM_PAR_ERRORf, 1, 15, SOCF_SIG },
    { DSM_PAR_ERRORf, 1, 9, SOCF_SIG },
    { FDMS_PAR_ERRORf, 1, 0, SOCF_SIG },
    { FFM_PAR_ERRORf, 1, 3, SOCF_SIG },
    { FGM_PAR_ERRORf, 1, 4, SOCF_SIG },
    { FIM_PAR_ERRORf, 1, 24, SOCF_SIG },
    { FQM_PAR_ERRORf, 1, 2, SOCF_SIG },
    { FSF_PAR_ERRORf, 1, 5, SOCF_SIG },
    { PSDD_PAR_ERRORf, 1, 21, SOCF_SIG },
    { PSDT_PAR_ERRORf, 1, 19, SOCF_SIG },
    { PSST_PAR_ERRORf, 1, 18, SOCF_SIG },
    { PSW_PAR_ERRORf, 1, 20, SOCF_SIG },
    { SCC_PAR_ERRORf, 1, 7, SOCF_SIG },
    { SCT_PAR_ERRORf, 1, 8, SOCF_SIG },
    { SEM_PAR_ERRORf, 1, 26, SOCF_SIG },
    { SHC_PAR_ERRORf, 1, 6, SOCF_SIG },
    { SHDS_PAR_ERRORf, 1, 1, SOCF_SIG },
    { SIM_PAR_ERRORf, 1, 25, SOCF_SIG },
    { TMC_PAR_ERRORf, 1, 23, SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_PAR_ERR_MEM_MASKr_fields[] = {
    { CIR_SHAPERS_DYNAMIC_TABEL_CSDT_PARITY_ERR_MASKf, 1, 1, 0 },
    { CIR_SHAPERS_STATIC_TABEL_CSST_PARITY_ERR_MASKf, 1, 0, 0 },
    { CL_SCHEDULERS_TYPE_SCT_PARITY_ERR_MASKf, 1, 4, 0 },
    { DYNAMIC_HR_SCHEDULER_DESCRIPTOR_DHD_PARITY_ERR_MASKf, 1, 10, 0 },
    { FLOW_DESCRIPTOR_MEMORY_STATIC_FDMS_PARITY_ERR_MASKf, 1, 9, 0 },
    { FLOW_INSTALLED_MEMORY_FIM_PARITY_ERR_MASKf, 1, 11, 0 },
    { FLOW_STATUS_MEMORY_FSM_B_PARITY_ERR_MASKf, 1, 8, 0 },
    { FLOW_STATUS_MEMORY_FSM_PARITY_ERR_MASKf, 1, 7, 0 },
    { PIR_SHAPERS_DYNAMIC_TABEL_PSDT_PARITY_ERR_MASKf, 1, 3, 0 },
    { PIR_SHAPERS_STATIC_TABEL_PSST_PARITY_ERR_MASKf, 1, 2, 0 },
    { SHAPER_INSTALLED_MEMORY_SIM_PARITY_ERR_MASKf, 1, 12, 0 },
    { TOKEN_MEMORY_CONTROLLER_TMC_MSB_PARITY_ERR_MASKf, 1, 6, 0 },
    { TOKEN_MEMORY_CONTROLLER_TMC_PARITY_ERR_MASKf, 1, 5, 0 }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_PIR_SHAPERS_CONFIGURATIONr_fields[] = {
    { PIR_SHAPERS_CAL_ACCESS_PERIODf, 16, 0, SOCF_LE },
    { PIR_SHAPERS_CAL_LENGTHf, 8, 16, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_PIR_SHAPERS_CONFIGURATION_1r_fields[] = {
    { PIR_SHAPERS_CAL_ACCESS_PERIOD_1f, 16, 0, SOCF_LE },
    { PIR_SHAPERS_CAL_LENGTH_1f, 8, 16, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_PIR_SHAPERS_CONFIGURATION_BCM88670_A0r_fields[] = {
    { PIR_SHAPERS_CAL_ACCESS_PERIODf, 16, 0, SOCF_LE },
    { PIR_SHAPERS_CAL_LENGTHf, 8, 16, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_PS_1P_PRIORITY_MODE_REGISTERr_fields[] = {
    { PS_1P_PRIORITY_MODE_BITMAPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_PS_1P_PRIORITY_MODE_REGISTER_BCM88670_A0r_fields[] = {
    { PS_1P_PRIORITY_MODE_BITMAPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_PS_2P_PRIORITY_MODE_REGISTERr_fields[] = {
    { PS_2P_PRIORITY_MODE_BITMAPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_PS_2P_PRIORITY_MODE_REGISTER_BCM88670_A0r_fields[] = {
    { PS_2P_PRIORITY_MODE_BITMAPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_PS_CALENDAR_SELECTr_fields[] = {
    { CLEAR_TOKEN_BUCKETS_ON_CALENDAR_SWAPf, 1, 4, 0 },
    { FIELD_8_8f, 1, 8, 0 },
    { PS_CALENDAR_SELECTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_RCI_DECREMENT_VALUESr_fields[] = {
    { RCI_DECREMENT_0f, 4, 0, SOCF_LE },
    { RCI_DECREMENT_1f, 4, 4, SOCF_LE },
    { RCI_DECREMENT_2f, 4, 8, SOCF_LE },
    { RCI_DECREMENT_3f, 4, 12, SOCF_LE },
    { RCI_DECREMENT_4f, 4, 16, SOCF_LE },
    { RCI_DECREMENT_5f, 4, 20, SOCF_LE },
    { RCI_DECREMENT_6f, 4, 24, SOCF_LE },
    { RCI_DECREMENT_7f, 4, 28, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_RCI_PARAMSr_fields[] = {
    { FAP_RCI_ENAf, 1, 1, 0 },
    { FIELD_12_15f, 4, 12, SOCF_LE },
    { RCI_ENAf, 1, 0, 0 },
    { RCI_INC_VALf, 7, 4, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_RCI_PARAMS_BCM88670_A0r_fields[] = {
    { DEVICE_RCI_ENAf, 1, 1, 0 },
    { RCI_ENAf, 1, 0, 0 }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_REBOUNDED_CREDIT_CONFIGURATIONr_fields[] = {
    { REBOUNDED_CREDIT_WORTHf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_REBOUNDED_CREDIT_CONFIGURATION_1r_fields[] = {
    { REBOUNDED_CREDIT_WORTH_1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_REBOUNDED_CREDIT_CONFIGURATION_BCM88670_A0r_fields[] = {
    { REBOUNDED_CREDIT_WORTHf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_REG_090r_fields[] = {
    { REG_090f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_REG_091r_fields[] = {
    { REG_091f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_REG_092r_fields[] = {
    { REG_092f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_REG_093r_fields[] = {
    { REG_093f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_REG_0103r_fields[] = {
    { FIELD_0_16f, 17, 0, SOCF_LE },
    { FIELD_20_21f, 2, 20, SOCF_LE },
    { FIELD_24_25f, 2, 24, SOCF_LE },
    { FIELD_28_29f, 2, 28, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_REG_103r_fields[] = {
    { FIELD_0_16f, 17, 0, SOCF_LE },
    { FIELD_20_21f, 2, 20, SOCF_LE },
    { FIELD_24_25f, 2, 24, SOCF_LE },
    { FIELD_28_29f, 2, 28, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_REG_0104r_fields[] = {
    { FIELD_0_3f, 4, 0, SOCF_LE },
    { FIELD_12_15f, 4, 12, SOCF_LE },
    { FIELD_16_18f, 3, 16, SOCF_LE },
    { FIELD_19_19f, 1, 19, 0 },
    { FIELD_20_26f, 7, 20, SOCF_LE },
    { FIELD_4_7f, 4, 4, SOCF_LE },
    { FIELD_8_10f, 3, 8, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_REG_0109r_fields[] = {
    { FIELD_0_1f, 2, 0, SOCF_LE },
    { FIELD_2_2f, 1, 2, 0 },
    { FIELD_3_3f, 1, 3, 0 },
    { FIELD_4_5f, 2, 4, SOCF_LE },
    { FIELD_8_24f, 17, 8, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_REG_0112r_fields[] = {
    { FIELD_0_9f, 10, 0, SOCF_LE },
    { FIELD_10_19f, 10, 10, SOCF_LE },
    { FIELD_20_20f, 1, 20, 0 },
    { FIELD_21_21f, 1, 21, 0 },
    { FIELD_22_22f, 1, 22, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_REG_0113r_fields[] = {
    { FIELD_0_16f, 17, 0, SOCF_LE },
    { FIELD_20_20f, 1, 20, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_REG_0119r_fields[] = {
    { FIELD_0_3f, 4, 0, SOCF_LE },
    { FIELD_11_11f, 1, 11, 0 },
    { FIELD_12_27f, 16, 12, SOCF_LE },
    { FIELD_28_28f, 1, 28, 0 },
    { FIELD_29_29f, 1, 29, 0 },
    { FIELD_4_6f, 3, 4, SOCF_LE },
    { FIELD_7_7f, 1, 7, 0 },
    { FIELD_8_10f, 3, 8, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_REG_0128r_fields[] = {
    { FIELD_0_0f, 1, 0, 0 },
    { FIELD_1_1f, 1, 1, 0 },
    { FIELD_2_2f, 1, 2, 0 },
    { FIELD_3_3f, 1, 3, 0 },
    { FIELD_4_4f, 1, 4, 0 },
    { FIELD_5_5f, 1, 5, 0 },
    { FIELD_6_6f, 1, 6, 0 },
    { FIELD_7_7f, 1, 7, 0 },
    { FIELD_8_8f, 1, 8, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_REG_0156r_fields[] = {
    { FIELD_0_19f, 20, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_REG_0157r_fields[] = {
    { FIELD_0_11f, 12, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { FIELD_12_23f, 12, 12, SOCF_LE|SOCF_RO|SOCF_SIG },
    { FIELD_24_30f, 7, 24, SOCF_LE|SOCF_RO|SOCF_SIG },
    { FIELD_31_31f, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_REG_0158r_fields[] = {
    { FIELD_0_11f, 12, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { FIELD_12_23f, 12, 12, SOCF_LE|SOCF_RO|SOCF_SIG },
    { FIELD_24_35f, 12, 24, SOCF_LE|SOCF_RO|SOCF_SIG },
    { FIELD_36_36f, 1, 36, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_REG_0164r_fields[] = {
    { FIELD_0_14f, 15, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { FIELD_16_17f, 2, 16, SOCF_LE|SOCF_RO|SOCF_SIG },
    { FIELD_31_31f, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_REG_0168r_fields[] = {
    { FIELD_0_2f, 3, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { FIELD_12_12f, 1, 12, SOCF_RO|SOCF_SIG },
    { FIELD_16_16f, 1, 16, SOCF_RO|SOCF_SIG },
    { FIELD_20_20f, 1, 20, SOCF_RO|SOCF_SIG },
    { FIELD_24_38f, 15, 24, SOCF_LE|SOCF_RO|SOCF_SIG },
    { FIELD_40_56f, 17, 40, SOCF_LE|SOCF_RO|SOCF_SIG },
    { FIELD_4_5f, 2, 4, SOCF_LE|SOCF_RO|SOCF_SIG },
    { FIELD_64_64f, 1, 64, SOCF_RO|SOCF_SIG },
    { FIELD_8_11f, 4, 8, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_REG_012Cr_fields[] = {
    { FIELD_0_17f, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_REG_013Ar_fields[] = {
    { FIELD_0_2f, 3, 0, SOCF_LE },
    { FIELD_12_14f, 3, 12, SOCF_LE },
    { FIELD_16_19f, 4, 16, SOCF_LE },
    { FIELD_20_23f, 4, 20, SOCF_LE },
    { FIELD_28_28f, 1, 28, 0 },
    { FIELD_29_29f, 1, 29, 0 },
    { FIELD_30_30f, 1, 30, 0 },
    { FIELD_31_31f, 1, 31, 0 },
    { FIELD_4_7f, 4, 4, SOCF_LE },
    { FIELD_8_10f, 3, 8, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_REG_013Br_fields[] = {
    { FIELD_0_0f, 1, 0, 0 },
    { FIELD_10_10f, 1, 10, 0 },
    { FIELD_11_11f, 1, 11, 0 },
    { FIELD_12_12f, 1, 12, 0 },
    { FIELD_13_13f, 1, 13, 0 },
    { FIELD_16_16f, 1, 16, 0 },
    { FIELD_17_17f, 1, 17, 0 },
    { FIELD_18_18f, 1, 18, 0 },
    { FIELD_19_19f, 1, 19, 0 },
    { FIELD_1_1f, 1, 1, 0 },
    { FIELD_20_20f, 1, 20, 0 },
    { FIELD_21_21f, 1, 21, 0 },
    { FIELD_24_24f, 1, 24, 0 },
    { FIELD_2_2f, 1, 2, 0 },
    { FIELD_31_31f, 1, 31, 0 },
    { FIELD_3_3f, 1, 3, 0 },
    { FIELD_4_4f, 1, 4, 0 },
    { FIELD_5_5f, 1, 5, 0 },
    { FIELD_8_8f, 1, 8, 0 },
    { FIELD_9_9f, 1, 9, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_REG_013Dr_fields[] = {
    { FIELD_0_16f, 17, 0, SOCF_LE },
    { FIELD_18_19f, 2, 18, SOCF_LE },
    { FIELD_20_20f, 1, 20, 0 },
    { FIELD_21_21f, 1, 21, 0 },
    { FIELD_24_24f, 1, 24, 0 },
    { FIELD_25_25f, 1, 25, 0 },
    { FIELD_28_28f, 1, 28, 0 },
    { FIELD_29_29f, 1, 29, 0 },
    { FIELD_30_30f, 1, 30, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_REG_015Er_fields[] = {
    { FIELD_0_0f, 1, 0, SOCF_RO|SOCF_SIG },
    { FIELD_10_10f, 1, 10, SOCF_RO|SOCF_SIG },
    { FIELD_12_12f, 1, 12, SOCF_RO|SOCF_SIG },
    { FIELD_13_13f, 1, 13, SOCF_RO|SOCF_SIG },
    { FIELD_14_14f, 1, 14, SOCF_RO|SOCF_SIG },
    { FIELD_16_16f, 1, 16, SOCF_RO|SOCF_SIG },
    { FIELD_17_17f, 1, 17, SOCF_RO|SOCF_SIG },
    { FIELD_18_18f, 1, 18, SOCF_RO|SOCF_SIG },
    { FIELD_1_1f, 1, 1, SOCF_RO|SOCF_SIG },
    { FIELD_20_20f, 1, 20, SOCF_RO|SOCF_SIG },
    { FIELD_21_21f, 1, 21, SOCF_RO|SOCF_SIG },
    { FIELD_22_22f, 1, 22, SOCF_RO|SOCF_SIG },
    { FIELD_2_2f, 1, 2, SOCF_RO|SOCF_SIG },
    { FIELD_4_4f, 1, 4, SOCF_RO|SOCF_SIG },
    { FIELD_5_5f, 1, 5, SOCF_RO|SOCF_SIG },
    { FIELD_6_6f, 1, 6, SOCF_RO|SOCF_SIG },
    { FIELD_8_8f, 1, 8, SOCF_RO|SOCF_SIG },
    { FIELD_9_9f, 1, 9, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_REG_015Fr_fields[] = {
    { FIELD_0_27f, 28, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { FIELD_31_31f, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_SCH_REG_0AEr_fields[] = {
    { ITEM_0_13f, 14, 0, SOCF_LE|SOCF_SIG },
    { ITEM_14_14f, 1, 14, SOCF_SIG },
    { ITEM_15_26f, 12, 15, SOCF_LE|SOCF_SIG },
    { ITEM_27_27f, 1, 27, SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_SCH_REG_0AFr_fields[] = {
    { ITEM_0_16f, 17, 0, SOCF_LE|SOCF_SIG },
    { ITEM_17_17f, 1, 17, SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_REG_0EDr_fields[] = {
    { FIELD_0_19f, 20, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_REG_0EEr_fields[] = {
    { FIELD_0_11f, 12, 0, SOCF_LE|SOCF_RO },
    { FIELD_12_23f, 12, 12, SOCF_LE|SOCF_RO },
    { FIELD_24_30f, 7, 24, SOCF_LE|SOCF_RO },
    { FIELD_31_31f, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_REG_0F4r_fields[] = {
    { FIELD_0_0f, 1, 0, SOCF_RO },
    { FIELD_10_10f, 1, 10, SOCF_RO },
    { FIELD_12_12f, 1, 12, SOCF_RO },
    { FIELD_13_13f, 1, 13, SOCF_RO },
    { FIELD_14_14f, 1, 14, SOCF_RO },
    { FIELD_16_16f, 1, 16, SOCF_RO },
    { FIELD_17_17f, 1, 17, SOCF_RO },
    { FIELD_18_18f, 1, 18, SOCF_RO },
    { FIELD_1_1f, 1, 1, SOCF_RO },
    { FIELD_20_20f, 1, 20, SOCF_RO },
    { FIELD_21_21f, 1, 21, SOCF_RO },
    { FIELD_22_22f, 1, 22, SOCF_RO },
    { FIELD_2_2f, 1, 2, SOCF_RO },
    { FIELD_4_4f, 1, 4, SOCF_RO },
    { FIELD_5_5f, 1, 5, SOCF_RO },
    { FIELD_6_6f, 1, 6, SOCF_RO },
    { FIELD_8_8f, 1, 8, SOCF_RO },
    { FIELD_9_9f, 1, 9, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_REG_0F5r_fields[] = {
    { FIELD_0_27f, 28, 0, SOCF_LE|SOCF_RO },
    { FIELD_31_31f, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_REG_0FAr_fields[] = {
    { FIELD_0_14f, 15, 0, SOCF_LE|SOCF_RO },
    { FIELD_16_17f, 2, 16, SOCF_LE|SOCF_RO },
    { FIELD_31_31f, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_REG_0FEr_fields[] = {
    { FIELD_0_2f, 3, 0, SOCF_LE|SOCF_RO },
    { FIELD_12_12f, 1, 12, SOCF_RO },
    { FIELD_16_16f, 1, 16, SOCF_RO },
    { FIELD_20_20f, 1, 20, SOCF_RO },
    { FIELD_24_27f, 4, 24, SOCF_LE|SOCF_RO },
    { FIELD_4_5f, 2, 4, SOCF_LE|SOCF_RO },
    { FIELD_8_11f, 4, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_REG_0FFr_fields[] = {
    { FIELD_0_16f, 17, 0, SOCF_LE|SOCF_RO },
    { FIELD_20_30f, 11, 20, SOCF_LE|SOCF_RO },
    { FIELD_31_31f, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_REG_10Ar_fields[] = {
    { FIELD_0_1f, 2, 0, SOCF_LE },
    { FIELD_2_2f, 1, 2, 0 },
    { FIELD_31_31f, 1, 31, 0 },
    { FIELD_3_3f, 1, 3, 0 },
    { FIELD_4_5f, 2, 4, SOCF_LE },
    { FIELD_8_24f, 17, 8, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_REG_10Br_fields[] = {
    { FIELD_0_2f, 3, 0, SOCF_LE },
    { FIELD_4_13f, 10, 4, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_REG_11Cr_fields[] = {
    { FIELD_0_9f, 10, 0, SOCF_LE },
    { FIELD_10_19f, 10, 10, SOCF_LE },
    { FIELD_20_31f, 12, 20, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_REG_11Dr_fields[] = {
    { FIELD_0_16f, 17, 0, SOCF_LE },
    { FIELD_20_20f, 1, 20, 0 },
    { FIELD_24_28f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_REG_12Dr_fields[] = {
    { FIELD_0_0f, 1, 0, 0 },
    { FIELD_12_12f, 1, 12, 0 },
    { FIELD_16_16f, 1, 16, 0 },
    { FIELD_20_20f, 1, 20, 0 },
    { FIELD_4_4f, 1, 4, 0 },
    { FIELD_8_8f, 1, 8, 0 }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_REG_1A8r_fields[] = {
    { FIELD_0_2f, 3, 0, SOCF_LE },
    { FIELD_12_14f, 3, 12, SOCF_LE },
    { FIELD_16_19f, 4, 16, SOCF_LE },
    { FIELD_20_23f, 4, 20, SOCF_LE },
    { FIELD_28_28f, 1, 28, 0 },
    { FIELD_29_29f, 1, 29, 0 },
    { FIELD_30_30f, 1, 30, 0 },
    { FIELD_4_7f, 4, 4, SOCF_LE },
    { FIELD_8_10f, 3, 8, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_REG_1A9r_fields[] = {
    { FIELD_0_0f, 1, 0, 0 },
    { FIELD_10_10f, 1, 10, 0 },
    { FIELD_11_11f, 1, 11, 0 },
    { FIELD_12_12f, 1, 12, 0 },
    { FIELD_13_13f, 1, 13, 0 },
    { FIELD_16_16f, 1, 16, 0 },
    { FIELD_17_17f, 1, 17, 0 },
    { FIELD_18_18f, 1, 18, 0 },
    { FIELD_19_19f, 1, 19, 0 },
    { FIELD_1_1f, 1, 1, 0 },
    { FIELD_20_20f, 1, 20, 0 },
    { FIELD_21_21f, 1, 21, 0 },
    { FIELD_24_24f, 1, 24, 0 },
    { FIELD_2_2f, 1, 2, 0 },
    { FIELD_31_31f, 1, 31, 0 },
    { FIELD_3_3f, 1, 3, 0 },
    { FIELD_4_4f, 1, 4, 0 },
    { FIELD_5_5f, 1, 5, 0 },
    { FIELD_8_8f, 1, 8, 0 },
    { FIELD_9_9f, 1, 9, 0 }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_REG_1ACr_fields[] = {
    { FIELD_0_16f, 17, 0, SOCF_LE },
    { FIELD_18_19f, 2, 18, SOCF_LE },
    { FIELD_20_20f, 1, 20, 0 },
    { FIELD_21_21f, 1, 21, 0 },
    { FIELD_24_24f, 1, 24, 0 },
    { FIELD_25_25f, 1, 25, 0 },
    { FIELD_28_28f, 1, 28, 0 },
    { FIELD_29_29f, 1, 29, 0 },
    { FIELD_30_30f, 1, 30, 0 },
    { FIELD_31_31f, 1, 31, 0 }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_REG_1BCr_fields[] = {
    { FIELD_0_0f, 1, 0, 0 },
    { FIELD_16_27f, 12, 16, SOCF_LE },
    { FIELD_1_1f, 1, 1, 0 },
    { FIELD_28_28f, 1, 28, 0 },
    { FIELD_2_2f, 1, 2, 0 },
    { FIELD_3_3f, 1, 3, SOCF_RO },
    { FIELD_4_15f, 12, 4, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_RETURNED_CREDITS_CFG_REGISTERr_fields[] = {
    { ENABLE_RETURNED_CREDITSf, 1, 0, 0 },
    { FIELD_20_20f, 1, 20, 0 },
    { RETURNED_CREDIT_PROCESSING_DELAYf, 13, 4, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_RETURNED_CREDITS_CFG_REGISTER_BCM88670_A0r_fields[] = {
    { ENABLE_RETURNED_CREDITSf, 1, 0, 0 },
    { FIELD_20_20f, 1, 20, 0 },
    { RETURNED_CREDIT_PROCESSING_DELAYf, 13, 4, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_SCHEDULER_CONFIGURATION_REGISTERr_fields[] = {
    { CONSTANT_RATE_FLOW_ENABLEf, 1, 30, 0 },
    { CONSTANT_RATE_FLOW_PETRAf, 1, 29, 0 },
    { COUNT_BY_GTIMERf, 1, 4, 0 },
    { DISABLE_FABRIC_MSGSf, 1, 20, 0 },
    { DISCARD_CREDITSf, 1, 24, 0 },
    { ENABLE_PTCSf, 1, 19, 0 },
    { ERP_ENABLEf, 1, 17, 0 },
    { FIELD_0_0f, 1, 0, SOCF_SIG },
    { FIELD_18_18f, 1, 18, 0 },
    { FIELD_1_1f, 1, 1, 0 },
    { FIELD_21_21f, 1, 21, 0 },
    { FIELD_22_22f, 1, 22, 0 },
    { FIELD_23_23f, 1, 23, 0 },
    { FIELD_25_25f, 1, 25, 0 },
    { FIELD_26_26f, 1, 26, 0 },
    { FIELD_28_28f, 1, 28, 0 },
    { FORCE_PORT_FC_OVERRIDEf, 1, 27, 0 },
    { SUB_FLOW_ENABLEf, 1, 16, 0 },
    { VIRTUAL_FLOW_ENABLEf, 1, 31, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_SCHEDULER_CONFIGURATION_REGISTER_BCM88670_A0r_fields[] = {
    { ACT_NORMAL_AFTER_NORMALf, 1, 9, 0 },
    { ACT_SLOW_AFTER_SLOWf, 1, 8, 0 },
    { CONSTANT_RATE_FLOW_ENABLEf, 1, 30, 0 },
    { CONSTANT_RATE_FLOW_PETRAf, 1, 29, 0 },
    { DISABLE_FABRIC_MSGSf, 1, 20, 0 },
    { DISCARD_CREDITSf, 1, 24, 0 },
    { ERP_ENABLEf, 1, 17, 0 },
    { FIELD_18_18f, 1, 18, 0 },
    { FIELD_22_22f, 1, 22, 0 },
    { FIELD_23_23f, 1, 23, 0 },
    { FIELD_25_25f, 1, 25, 0 },
    { FIELD_28_28f, 1, 28, 0 },
    { FORCE_PORT_FC_OVERRIDEf, 1, 27, 0 },
    { IGNORE_FCf, 1, 26, 0 },
    { INTERFACE_PRIORITY_PROPAGATION_ENABLEf, 1, 19, 0 },
    { NO_MSG_AUTHf, 1, 21, 0 },
    { SLOW_FACTOR_ENABLEf, 1, 5, 0 },
    { SMP_KEEP_BAD_MSGf, 1, 10, 0 },
    { SUB_FLOW_ENABLEf, 1, 16, 0 },
    { VIRTUAL_FLOW_ENABLEf, 1, 31, 0 }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_SCHEDULER_COUNTERr_fields[] = {
    { CMLSCH_CREDIT_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { CMLSCH_CREDIT_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_SCHEDULER_NOT_VALIDr_fields[] = {
    { SCHEDULER_IDf, 15, 0, SOCF_LE|SOCF_RO },
    { SCHEDULER_SEMN_VALIDf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_SCHEDULER_NOT_VALID_BCM88670_A0r_fields[] = {
    { SCHEDULER_ID_NOT_VALIDf, 15, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { SCHEDULER_SEM_N_VALIDf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_SCH_FABRIC_MULTICAST_PORT_CONFIGURATION_REGISTER_0r_fields[] = {
    { MCAST_BFMC_1_PORT_IDf, 8, 16, SOCF_LE },
    { MCAST_GFMC_PORT_IDf, 8, 0, SOCF_LE },
    { MULTICAST_BFMC_1_ENABLEf, 1, 28, 0 },
    { MULTICAST_GFMC_ENABLEf, 1, 12, 0 }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_SCH_FABRIC_MULTICAST_PORT_CONFIGURATION_REGISTER_1r_fields[] = {
    { MCAST_BFMC_2_PORT_IDf, 8, 0, SOCF_LE },
    { MCAST_BFMC_3_PORT_IDf, 8, 16, SOCF_LE },
    { MULTICAST_BFMC_2_ENABLEf, 1, 12, 0 },
    { MULTICAST_BFMC_3_ENABLEf, 1, 28, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_SCH_FABRIC_MULTICAST_PORT_CONFIGURATION_REGISTER_0_BCM88670_A0r_fields[] = {
    { MCAST_BFMC_1_PORT_IDf, 8, 16, SOCF_LE },
    { MCAST_GFMC_PORT_IDf, 8, 0, SOCF_LE },
    { MULTICAST_BFMC_1_ENABLEf, 1, 28, 0 },
    { MULTICAST_GFMC_ENABLEf, 1, 12, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_SCH_FABRIC_MULTICAST_PORT_CONFIGURATION_REGISTER_1_BCM88670_A0r_fields[] = {
    { MCAST_BFMC_2_PORT_IDf, 8, 0, SOCF_LE },
    { MCAST_BFMC_3_PORT_IDf, 8, 16, SOCF_LE },
    { MULTICAST_BFMC_2_ENABLEf, 1, 12, 0 },
    { MULTICAST_BFMC_3_ENABLEf, 1, 28, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_SCL_SMP_MESSAGESr_fields[] = {
    { SMP_SCL_MSGf, 1, 31, SOCF_RO|SOCF_SIG },
    { SMP_SCL_MSG_IDf, 17, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { SMP_SCL_MSG_STATUSf, 2, 20, SOCF_LE|SOCF_RO|SOCF_SIG },
    { SMP_SCL_MSG_THROWf, 1, 24, SOCF_RO|SOCF_SIG },
    { SMP_SCL_MSG_TYPEf, 1, 22, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_SCL___SMP_MESSAGESr_fields[] = {
    { SMPSCL_MSGf, 1, 31, SOCF_RO },
    { SMPSCL_MSG_IDf, 17, 0, SOCF_LE|SOCF_RO },
    { SMPSCL_MSG_STATUSf, 2, 20, SOCF_LE|SOCF_RO },
    { SMPSCL_MSG_THROWf, 1, 24, SOCF_RO },
    { SMPSCL_MSG_TYPEf, 1, 22, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_SELECT_FLOW_TO_QUEUE_MAPPINGr_fields[] = {
    { INTER_DIGf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_SELECT_FLOW_TO_QUEUE_MAPPING_BCM88670_A0r_fields[] = {
    { INTER_DIG_Nf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_SHAPER_CONFIGURATION_REGISTER_1r_fields[] = {
    { FIELD_0_2f, 3, 0, SOCF_LE },
    { FIELD_4_4f, 1, 4, 0 },
    { FIELD_5_5f, 1, 5, 0 },
    { FIELD_6_6f, 1, 6, 0 },
    { FIELD_7_7f, 1, 7, 0 },
    { SHAPER_SLOW_RATE_1f, 10, 8, SOCF_LE },
    { SHAPER_SLOW_RATE_2f, 10, 20, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_SHAPER_CONFIGURATION_REGISTER_1_BCM88670_A0r_fields[] = {
    { ACTIV_FLOW_EVERY_INCf, 1, 6, 0 },
    { ACTIV_FLOW_THf, 3, 0, SOCF_LE },
    { ENABLE_BKT_COMPENSATIONf, 1, 4, 0 },
    { FIELD_10_10f, 1, 10, 0 },
    { FIELD_11_11f, 1, 11, 0 },
    { FIELD_12_12f, 1, 12, 0 },
    { FIELD_13_13f, 1, 13, 0 },
    { OVERRIDE_SLOW_RATEf, 1, 7, 0 },
    { SLOW_MAX_BUCKET_WIDTHf, 2, 8, SOCF_LE },
    { STOP_SHAPERf, 1, 5, 0 }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_SMP_BACK_UP_MESSAGESr_fields[] = {
    { BACKUP_MSG_ENABLEf, 1, 12, 0 },
    { BACK_UP_MSG_2_SCH_ONLYf, 1, 8, 0 },
    { SEND_RESTART_NOT_BACKUPf, 1, 9, 0 },
    { SMP_BACKUP_MSG_DELAYf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_SMP_BACK_UP_MESSAGES_BCM88670_A0r_fields[] = {
    { BACKUP_MSG_ENABLEf, 1, 12, 0 },
    { BACK_UP_MSG_2_SCH_ONLYf, 1, 8, 0 },
    { SEND_RESTART_NOT_BACKUPf, 1, 9, 0 },
    { SMP_BACKUP_MSG_DELAYf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_SMP_MESSAGE_COUNTERr_fields[] = {
    { SMP_MSG_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { SMP_MSG_CNT_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_SMP_MESSAGE_COUNTER_AND_STATUS_CONFIGURATIONr_fields[] = {
    { CNT_BY_TIMERf, 1, 31, 0 },
    { SMP_CNT_FLOW_PORTf, 17, 8, SOCF_LE },
    { SMP_CNT_TYPEf, 4, 0, SOCF_LE },
    { SMP_FILTER_BY_FLOW_PORTf, 2, 28, SOCF_LE },
    { SMP_FILTER_BY_TYPEf, 1, 4, 0 },
    { SMP_KEEP_BAD_MSGf, 1, 30, 0 }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_SWITCH_CIR_EIR_IN_DUAL_SHAPERSr_fields[] = {
    { SWITCH_CIR_EIRf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_SWITCH_CIR_EIR_IN_DUAL_SHAPERS_BCM88670_A0r_fields[] = {
    { SWITCH_CIR_EIR_Nf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_SYSTEM_RED_CONFIGURATIONr_fields[] = {
    { AGING_ONLY_DEC_PQSf, 1, 25, 0 },
    { AGING_TIMER_CFGf, 21, 0, SOCF_LE },
    { ENABLE_SYS_REDf, 1, 28, 0 },
    { RESET_XPIRED_QSZf, 1, 24, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_SYSTEM_RED_CONFIGURATION_BCM88670_A0r_fields[] = {
    { AGING_ONLY_DEC_PQSf, 1, 25, 0 },
    { AGING_TIMER_CFGf, 21, 0, SOCF_LE },
    { ENABLE_SYS_REDf, 1, 28, 0 },
    { RESET_XPIRED_QSZf, 1, 24, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SCIFCONTROLr_fields[] = {
    { SCIFASELENf, 1, 1, 0 },
    { SCIFASELRESETf, 1, 2, 0 },
    { SCIFENf, 1, 0, 0 },
    { SCIFMACROSELf, 4, 8, SOCF_LE },
    { SCIFSTARSELf, 3, 4, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SCIFSTATUSr_fields[] = {
    { SCIFASELSTATUSf, 1, 8, SOCF_RO },
    { SCIFEXTENSTATUSf, 1, 12, SOCF_RO },
    { SCIFMACROSELSTATUSf, 3, 0, SOCF_LE|SOCF_RO },
    { SCIFSTARSELSTATUSf, 4, 4, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SCL___SMP_MESSAGESr_fields[] = {
    { SMPSCLMSGf, 1, 31, 0 },
    { SMPSCLMSGIDf, 16, 0, SOCF_LE },
    { SMPSCLMSGSTATUSf, 2, 16, SOCF_LE },
    { SMPSCLMSGTHROWf, 1, 24, 0 },
    { SMPSCLMSGTYPEf, 1, 20, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_SCQM_QGRPr_fields[] = {
    { ENf, 1, 7, 0 },
    { IDf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_SCQM_QGRP_BCM56850_A0r_fields[] = {
    { ENf, 1, 7, 0 },
    { IDf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SCRATCHPAD0r_fields[] = {
    { SCRATCHPAD0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SCRATCHPAD1r_fields[] = {
    { SCRATCHPAD1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_SC_BYTE_METER_CONFIGr_fields[] = {
    { BCAST_ENABLEf, 1, 2, 0 },
    { DLFBC_ENABLEf, 1, 0, 0 },
    { MCAST_ENABLEf, 1, 1, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_SC_BYTE_METER_CONFIG_BCM53314_A0r_fields[] = {
    { BCAST_ENABLEf, 1, 2, 0 },
    { DLFBC_ENABLEf, 1, 0, 0 },
    { MCAST_ENABLEf, 1, 1, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_CMD_INJECT_CTRL0r_fields[] = {
    { CMD_REQf, 1, 0, SOCF_PUNCH },
    { COMMANDf, 8, 16, SOCF_LE },
    { DIRECTIONf, 1, 15, 0 },
    { LENGTHf, 5, 4, SOCF_LE },
    { REPEAT_MODEf, 1, 2, 0 },
    { TS_HEADER_ENf, 1, 14, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_CMD_INJECT_CTRL1r_fields[] = {
    { TS_LENGTHf, 16, 0, SOCF_LE },
    { TS_NUMf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_CMD_INJECT_CTRL2r_fields[] = {
    { EPOCH_LENGTHf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_CMD_INJECT_DATA0r_fields[] = {
    { CMD_DATAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_CONFIG0r_fields[] = {
    { DEFAULT_BMf, 1, 22, 0 },
    { ENABLEf, 1, 24, 0 },
    { ENABLE_AUTO_SWITCHOVERf, 1, 23, 0 },
    { FULL_CNTf, 8, 5, SOCF_LE },
    { INVERT_RX_CMD_BIPf, 1, 3, 0 },
    { INVERT_TX_CMD_BIPf, 1, 4, 0 },
    { MODEf, 1, 1, 0 },
    { SC_GRANTS_TO_OK_GRANT_LOSSf, 2, 25, SOCF_LE },
    { SC_TREX2_DEBUG_ENABLEf, 1, 30, 0 },
    { SELECT_TEST_PATHf, 1, 0, 0 },
    { SOT_WATCHDOG_THRESHf, 5, 13, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_CONFIG1r_fields[] = {
    { REQ_RESP_ADDED_LATENCYf, 3, 8, SOCF_LE },
    { SC_ENABLE_SI_PORT0_BACKPRESSUREf, 1, 16, 0 },
    { SC_ENABLE_SI_PORT1_BACKPRESSUREf, 1, 15, 0 },
    { SC_PRI_UPD_RF_TMf, 2, 17, SOCF_LE },
    { SC_RX_BYTE_SWAPf, 1, 11, 0 },
    { SC_SWITCH_DEMAND_WORD_ORDERf, 1, 13, 0 },
    { SC_SWITCH_LENGTH_WORD_ORDERf, 1, 14, 0 },
    { SC_TX_BYTE_SWAPf, 1, 12, 0 },
    { TX_THROTTLE0f, 3, 0, SOCF_LE },
    { TX_THROTTLE1f, 5, 3, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_CONFIG2r_fields[] = {
    { SC_GRANT_TOLERANCEf, 16, 16, SOCF_LE },
    { SC_MIN_TIMESLOTf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_CONFIG3r_fields[] = {
    { SC_DEFAULT_EPOCH_PERIODf, 16, 16, SOCF_LE },
    { SC_DEFAULT_GRANT_PERIODf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_CONFIG_TDMCALSWAPr_fields[] = {
    { GRANTTAG7_SWITCH_ENABLEf, 1, 19, 0 },
    { POLLING_SWITCH_ENABLEf, 1, 0, 0 },
    { POLLING_SWITCH_QUEUEf, 16, 2, SOCF_LE },
    { POLLING_SWITCH_SELECTf, 1, 1, 0 },
    { START_POLLING_STATEf, 1, 18, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_DEBUG_CMD_CODE0r_fields[] = {
    { GRANT40f, 8, 24, SOCF_LE },
    { PB20f, 8, 0, SOCF_LE },
    { RATE20f, 8, 16, SOCF_LE },
    { REQUESTf, 8, 8, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_DEBUG_CMD_CODE1r_fields[] = {
    { CUPD40f, 8, 16, SOCF_LE },
    { FULLUPDf, 8, 8, SOCF_LE },
    { RESPONSEf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_DEBUG_CMD_CODE2r_fields[] = {
    { PRIUPD1f, 8, 16, SOCF_LE },
    { PRIUPD2f, 8, 8, SOCF_LE },
    { PRIUPD3f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_ECC_DEBUGr_fields[] = {
    { SC_PRI_UPD_ECC_ENABLEf, 1, 0, 0 },
    { SC_PRI_UPD_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_ECC_ERROR0r_fields[] = {
    { SC_PRI_UPD_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { SC_PRI_UPD_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_ECC_ERROR0_MASKr_fields[] = {
    { SC_PRI_UPD_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { SC_PRI_UPD_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_ECC_STATUS0r_fields[] = {
    { SC_PRI_UPD_ECC_ERROR_ADDRESSf, 8, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_ERROR0r_fields[] = {
    { RX0_BIP8_ERR_CNTf, 16, 16, SOCF_LE|SOCF_COR },
    { RX1_BIP8_ERR_CNTf, 16, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_ERROR1r_fields[] = {
    { AUTO_SWITCH_EVENT_CTRLf, 1, 1, SOCF_W1TC },
    { AUTO_SWITCH_EVENT_DATAf, 1, 0, SOCF_W1TC },
    { EARLY_GRANT_ERRORf, 1, 14, SOCF_W1TC },
    { MISSING_GRANT_ERRORf, 1, 15, SOCF_W1TC },
    { RX0_INVALID_CMD_ERRORf, 1, 11, SOCF_W1TC },
    { RX0_SOT_ERROR_CNTf, 8, 24, SOCF_LE|SOCF_COR },
    { RX0_SOT_WATCHDOG_TIMEOUTf, 1, 13, SOCF_W1TC },
    { RX1_INVALID_CMD_ERRORf, 1, 10, SOCF_W1TC },
    { RX1_SOT_ERROR_CNTf, 8, 16, SOCF_LE|SOCF_COR },
    { RX1_SOT_WATCHDOG_TIMEOUTf, 1, 12, SOCF_W1TC },
    { TX_EARLY_SOT_ERRORf, 1, 9, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_ERROR2r_fields[] = {
    { DEMAND_FIFO_OVERFLOWf, 1, 5, SOCF_W1TC },
    { DEMAND_FIFO_UNDERRUNf, 1, 4, SOCF_W1TC },
    { FULL_UPD_FIFO_ERRORf, 1, 3, SOCF_W1TC },
    { LENGTH_FIFO_OVERFLOWf, 1, 7, SOCF_W1TC },
    { LENGTH_FIFO_UNDERRUNf, 1, 6, SOCF_W1TC },
    { PRI_UPD_FIFO_OVERFLOWf, 1, 1, SOCF_W1TC },
    { PRI_UPD_FIFO_PURGEDf, 1, 0, SOCF_W1TC },
    { PRI_UPD_FIFO_UNDERRUNf, 1, 2, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_ERROR0_MASKr_fields[] = {
    { RX0_BIP8_ERR_CNT_DISINTf, 16, 16, SOCF_LE },
    { RX1_BIP8_ERR_CNT_DISINTf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_ERROR1_MASKr_fields[] = {
    { AUTO_SWITCH_EVENT_CTRL_DISINTf, 1, 1, 0 },
    { AUTO_SWITCH_EVENT_DATA_DISINTf, 1, 0, 0 },
    { EARLY_GRANT_ERROR_DISINTf, 1, 14, 0 },
    { MISSING_GRANT_ERROR_DISINTf, 1, 15, 0 },
    { RX0_INVALID_CMD_ERROR_DISINTf, 1, 11, 0 },
    { RX0_SOT_ERROR_CNT_DISINTf, 8, 24, SOCF_LE },
    { RX0_SOT_WATCHDOG_TIMEOUT_DISINTf, 1, 13, 0 },
    { RX1_INVALID_CMD_ERROR_DISINTf, 1, 10, 0 },
    { RX1_SOT_ERROR_CNT_DISINTf, 8, 16, SOCF_LE },
    { RX1_SOT_WATCHDOG_TIMEOUT_DISINTf, 1, 12, 0 },
    { TX_EARLY_SOT_ERROR_DISINTf, 1, 9, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_ERROR2_MASKr_fields[] = {
    { DEMAND_FIFO_OVERFLOW_DISINTf, 1, 5, 0 },
    { DEMAND_FIFO_UNDERRUN_DISINTf, 1, 4, 0 },
    { FULL_UPD_FIFO_ERROR_DISINTf, 1, 3, 0 },
    { LENGTH_FIFO_OVERFLOW_DISINTf, 1, 7, 0 },
    { LENGTH_FIFO_UNDERRUN_DISINTf, 1, 6, 0 },
    { PRI_UPD_FIFO_OVERFLOW_DISINTf, 1, 1, 0 },
    { PRI_UPD_FIFO_PURGED_DISINTf, 1, 0, 0 },
    { PRI_UPD_FIFO_UNDERRUN_DISINTf, 1, 2, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_LINK_ENABLE_REMAP0r_fields[] = {
    { SC_LINK_ENABLE_REMAP00f, 5, 0, SOCF_LE },
    { SC_LINK_ENABLE_REMAP01f, 5, 5, SOCF_LE },
    { SC_LINK_ENABLE_REMAP02f, 5, 10, SOCF_LE },
    { SC_LINK_ENABLE_REMAP03f, 5, 15, SOCF_LE },
    { SC_LINK_ENABLE_REMAP04f, 5, 20, SOCF_LE },
    { SC_LINK_ENABLE_REMAP05f, 5, 25, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_LINK_ENABLE_REMAP1r_fields[] = {
    { SC_LINK_ENABLE_REMAP06f, 5, 0, SOCF_LE },
    { SC_LINK_ENABLE_REMAP07f, 5, 5, SOCF_LE },
    { SC_LINK_ENABLE_REMAP08f, 5, 10, SOCF_LE },
    { SC_LINK_ENABLE_REMAP09f, 5, 15, SOCF_LE },
    { SC_LINK_ENABLE_REMAP10f, 5, 20, SOCF_LE },
    { SC_LINK_ENABLE_REMAP11f, 5, 25, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_LINK_ENABLE_REMAP2r_fields[] = {
    { SC_LINK_ENABLE_REMAP12f, 5, 0, SOCF_LE },
    { SC_LINK_ENABLE_REMAP13f, 5, 5, SOCF_LE },
    { SC_LINK_ENABLE_REMAP14f, 5, 10, SOCF_LE },
    { SC_LINK_ENABLE_REMAP15f, 5, 15, SOCF_LE },
    { SC_LINK_ENABLE_REMAP16f, 5, 20, SOCF_LE },
    { SC_LINK_ENABLE_REMAP17f, 5, 25, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_LINK_ENABLE_REMAP3r_fields[] = {
    { SC_LINK_ENABLE_REMAP18f, 5, 0, SOCF_LE },
    { SC_LINK_ENABLE_REMAP19f, 5, 5, SOCF_LE },
    { SC_LINK_ENABLE_REMAP20f, 5, 10, SOCF_LE },
    { SC_LINK_ENABLE_REMAP21f, 5, 15, SOCF_LE },
    { SC_LINK_ENABLE_REMAP22f, 5, 20, SOCF_LE },
    { SC_LINK_ENABLE_REMAP23f, 5, 25, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_LINK_STATUS_REMAP0r_fields[] = {
    { SC_LINK_STATUS_REMAP00f, 5, 0, SOCF_LE },
    { SC_LINK_STATUS_REMAP01f, 5, 5, SOCF_LE },
    { SC_LINK_STATUS_REMAP02f, 5, 10, SOCF_LE },
    { SC_LINK_STATUS_REMAP03f, 5, 15, SOCF_LE },
    { SC_LINK_STATUS_REMAP04f, 5, 20, SOCF_LE },
    { SC_LINK_STATUS_REMAP05f, 5, 25, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_LINK_STATUS_REMAP1r_fields[] = {
    { SC_LINK_STATUS_REMAP06f, 5, 0, SOCF_LE },
    { SC_LINK_STATUS_REMAP07f, 5, 5, SOCF_LE },
    { SC_LINK_STATUS_REMAP08f, 5, 10, SOCF_LE },
    { SC_LINK_STATUS_REMAP09f, 5, 15, SOCF_LE },
    { SC_LINK_STATUS_REMAP10f, 5, 20, SOCF_LE },
    { SC_LINK_STATUS_REMAP11f, 5, 25, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_LINK_STATUS_REMAP2r_fields[] = {
    { SC_LINK_STATUS_REMAP12f, 5, 0, SOCF_LE },
    { SC_LINK_STATUS_REMAP13f, 5, 5, SOCF_LE },
    { SC_LINK_STATUS_REMAP14f, 5, 10, SOCF_LE },
    { SC_LINK_STATUS_REMAP15f, 5, 15, SOCF_LE },
    { SC_LINK_STATUS_REMAP16f, 5, 20, SOCF_LE },
    { SC_LINK_STATUS_REMAP17f, 5, 25, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_LINK_STATUS_REMAP3r_fields[] = {
    { SC_LINK_STATUS_REMAP18f, 5, 0, SOCF_LE },
    { SC_LINK_STATUS_REMAP19f, 5, 5, SOCF_LE },
    { SC_LINK_STATUS_REMAP20f, 5, 10, SOCF_LE },
    { SC_LINK_STATUS_REMAP21f, 5, 15, SOCF_LE },
    { SC_LINK_STATUS_REMAP22f, 5, 20, SOCF_LE },
    { SC_LINK_STATUS_REMAP23f, 5, 25, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_LINK_STATUS_REMAP4r_fields[] = {
    { SC_LINK_STATUS_REMAP24f, 5, 0, SOCF_LE },
    { SC_LINK_STATUS_REMAP25f, 5, 5, SOCF_LE },
    { SC_LINK_STATUS_REMAP26f, 5, 10, SOCF_LE },
    { SC_LINK_STATUS_REMAP27f, 5, 15, SOCF_LE },
    { SC_LINK_STATUS_REMAP28f, 5, 20, SOCF_LE },
    { SC_LINK_STATUS_REMAP29f, 5, 25, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_LINK_STATUS_REMAP5r_fields[] = {
    { SC_LINK_STATUS_REMAP30f, 5, 0, SOCF_LE },
    { SC_LINK_STATUS_REMAP31f, 5, 5, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_SFI_PAUSE_STATUS0r_fields[] = {
    { STICKY_PAUSEf, 24, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_SFI_PAUSE_STATUS1r_fields[] = {
    { PAUSEf, 24, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_STATUS0r_fields[] = {
    { PB_CMD_CNTf, 8, 8, SOCF_LE|SOCF_COR },
    { RATE_CMD_CNTf, 16, 16, SOCF_LE|SOCF_COR },
    { SELECTED_BMf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_STATUS1r_fields[] = {
    { GRANT_CMD_CNTf, 16, 0, SOCF_LE|SOCF_COR },
    { REQ_DEMAND_CMD_CNTf, 8, 24, SOCF_LE|SOCF_COR },
    { REQ_LENGTH_CMD_CNTf, 8, 16, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_STATUS_TDMCALSWAP0r_fields[] = {
    { CURR_EPOCH_STATEf, 1, 22, SOCF_RO },
    { CURR_FAILOVERf, 1, 20, SOCF_RO },
    { EPOCH_SEQNUMf, 4, 16, SOCF_LE|SOCF_RO },
    { PREV_EPOCH_STATEf, 1, 23, SOCF_RO },
    { PREV_FAILOVERf, 1, 21, SOCF_RO },
    { TSLOTS_IN_EPOCH_COUNTERf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_STATUS_TDMCALSWAP1r_fields[] = {
    { EPOCH_SEQNUMf, 4, 16, SOCF_LE|SOCF_RO },
    { TSLOTS_IN_PREV_EPOCHf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_SW_RESETr_fields[] = {
    { INITf, 1, 1, SOCF_PUNCH },
    { INIT_DONEf, 1, 2, SOCF_W1TC },
    { LOOPBACK_FIFO_THRESHOLDf, 3, 11, SOCF_LE },
    { SCI_MUX_ENABLE_0f, 1, 3, 0 },
    { SCI_MUX_ENABLE_1f, 1, 4, 0 },
    { SCI_MUX_ENABLE_2f, 1, 5, 0 },
    { SCI_MUX_ENABLE_3f, 1, 6, 0 },
    { SCI_SI0_MUX_INPUT_SELf, 2, 7, SOCF_LE },
    { SCI_SI1_MUX_INPUT_SELf, 2, 9, SOCF_LE },
    { SOFT_RESETf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TOP_SFI_ERROR0r_fields[] = {
    { SFI_RX_FIFO_OVERFLOWf, 1, 0, SOCF_W1TC },
    { SFI_TX_FIFO_OVERFLOWf, 1, 1, SOCF_W1TC },
    { SFI_UNEXPECTED_SOTf, 1, 2, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TOP_SFI_ERROR0_MASKr_fields[] = {
    { SFI_RX_FIFO_OVERFLOW_DISINTf, 1, 0, 0 },
    { SFI_TX_FIFO_OVERFLOW_DISINTf, 1, 1, 0 },
    { SFI_UNEXPECTED_SOT_DISINTf, 1, 2, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TOP_SFI_NUM_REMAP0r_fields[] = {
    { REMAPPED_SFI_NUM_0f, 6, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TOP_SFI_PORT_CONFIG0r_fields[] = {
    { BACKPRESSURE_ENf, 1, 10, 0 },
    { ENABLEf, 1, 0, 0 },
    { IDLE_FREQf, 8, 2, SOCF_LE },
    { LOOPBACK_ENf, 1, 1, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TOP_SFI_RX_SOT_CNTr_fields[] = {
    { SOT_CNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TOP_SFI_RX_TEST_CNTr_fields[] = {
    { RX_TEST_CNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TOP_SFI_TX_TEST_CNTr_fields[] = {
    { TX_TEST_CNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TOP_SI_CONFIG0r_fields[] = {
    { BIP_ON_TS_HDRf, 1, 1, 0 },
    { ENABLEf, 1, 0, 0 },
    { ENC_DEC_SELECTf, 1, 15, 0 },
    { FORCE_SOT_EVENf, 1, 4, 0 },
    { FORCE_TIME_ALIGNMENT_EVENf, 1, 9, 0 },
    { FORCE_TIME_ALIGNMENT_ODDf, 1, 8, 0 },
    { INVERT_BIP8_GENf, 1, 2, 0 },
    { K_FORCE_LOS_ENABLEf, 1, 7, 0 },
    { L2R_LOS_ENABLEf, 1, 6, 0 },
    { L2R_TX_LOS_SELECTf, 1, 5, 0 },
    { PRBS_GENERATOR_ENABLEf, 1, 11, 0 },
    { PRBS_INVERTf, 1, 13, 0 },
    { PRBS_MONITOR_ENABLEf, 1, 10, 0 },
    { PRBS_POLY_SELECTf, 1, 12, 0 },
    { RX_BYTE_SWAPf, 1, 17, 0 },
    { TX_BYTE_SWAPf, 1, 16, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TOP_SI_CONFIG1r_fields[] = {
    { LOWER_IDLEf, 8, 0, SOCF_LE },
    { LOWER_IDLE_KBITf, 1, 8, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TOP_SI_CONFIG2r_fields[] = {
    { LS_ERR_CNTf, 8, 24, SOCF_LE|SOCF_RO },
    { LS_ERR_THRESHf, 8, 16, SOCF_LE },
    { LS_ERR_WINDOWf, 8, 8, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TOP_SI_CONFIG3r_fields[] = {
    { CH_MODEf, 1, 4, 0 },
    { EVEN_CH_DATA_SELECTf, 1, 1, 0 },
    { JIT_TOLERANCEf, 8, 16, SOCF_LE },
    { L2R_LOS_CHAR_CNT_RESETf, 1, 5, 0 },
    { LBA_STATE_TIMEf, 8, 24, SOCF_LE },
    { R2R_ERR_CHAR_CNT_RESETf, 1, 6, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TOP_SI_DEBUG0r_fields[] = {
    { FORCE_MSM_BYTE_ALIGNMENTf, 1, 0, 0 },
    { IGNORE_LOWSIGf, 1, 1, 0 },
    { LOWSIG_ASSERT_FILTERf, 4, 8, SOCF_LE },
    { LOWSIG_NEGATE_FILTERf, 4, 4, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TOP_SI_DEBUG1r_fields[] = {
    { PRBS_PASS_ERRORSf, 1, 24, 0 },
    { RX_MSM_LBA_DEBUGf, 1, 16, 0 },
    { TX_FIFO_AFULL_THRESHf, 7, 0, SOCF_LE },
    { TX_FIFO_EVEN_AFULL_THRESH_REACHEDf, 1, 9, SOCF_W1TC },
    { TX_FIFO_ODD_AFULL_THRESH_REACHEDf, 1, 8, SOCF_W1TC },
    { TX_FIFO_UNDERRUN_CHK_ENf, 1, 7, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TOP_SI_ECC_DEBUGr_fields[] = {
    { TXFIFO_EVEN_ENABLE_ECCf, 1, 0, 0 },
    { TXFIFO_EVEN_FORCE_UNCORRECTABLE_ERRORf, 1, 2, 0 },
    { TXFIFO_ODD_ENABLE_ECCf, 1, 1, 0 },
    { TXFIFO_ODD_FORCE_UNCORRECTABLE_ERRORf, 1, 3, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TOP_SI_ECC_ERRORr_fields[] = {
    { TXFIFO_EVEN_CORRECTED_ERRORf, 1, 0, SOCF_W1TC },
    { TXFIFO_EVEN_UNCORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { TXFIFO_ODD_CORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { TXFIFO_ODD_UNCORRECTED_ERRORf, 1, 3, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TOP_SI_ECC_ERROR_MASKr_fields[] = {
    { TXFIFO_EVEN_CORRECTED_ERROR_DINSTf, 1, 0, 0 },
    { TXFIFO_EVEN_UNCORRECTED_ERROR_DINSTf, 1, 1, 0 },
    { TXFIFO_ODD_CORRECTED_ERROR_DINSTf, 1, 2, 0 },
    { TXFIFO_ODD_UNCORRECTED_ERROR_DINSTf, 1, 3, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TOP_SI_ECC_STATUSr_fields[] = {
    { TXFIFO_EVEN_ECC_ERROR_ADDRESSf, 7, 7, SOCF_LE|SOCF_RWBW },
    { TXFIFO_ODD_ECC_ERROR_ADDRESSf, 7, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TOP_SI_ERROR0r_fields[] = {
    { GAINED_BYTE_ALIGNMENT_EVENTf, 1, 20, SOCF_W1TC },
    { GAINED_TIME_ALIGNMENT_EVEN_EVENTf, 1, 22, SOCF_W1TC },
    { GAINED_TIME_ALIGNMENT_ODD_EVENTf, 1, 21, SOCF_W1TC },
    { LOSS_OF_SYNC_EVENTf, 1, 17, SOCF_W1TC },
    { LOST_BYTE_ALIGNMENT_EVENTf, 1, 18, SOCF_W1TC },
    { LOST_TIME_ALIGNMENT_EVEN_EVENTf, 1, 24, SOCF_W1TC },
    { LOST_TIME_ALIGNMENT_ODD_EVENTf, 1, 23, SOCF_W1TC },
    { RX_ERR_CNTf, 16, 0, SOCF_LE|SOCF_COR },
    { RX_LOS_EVENTf, 1, 16, SOCF_W1TC },
    { SOT_OR_K_IDLE_LOW_BYTEf, 1, 19, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TOP_SI_ERROR1r_fields[] = {
    { BIP_EVEN_ERR_CNTf, 6, 6, SOCF_LE|SOCF_COR },
    { BIP_ODD_ERR_CNTf, 6, 0, SOCF_LE|SOCF_COR },
    { TA_EVEN_ERR_CNTf, 6, 18, SOCF_LE|SOCF_COR },
    { TA_ODD_ERR_CNTf, 6, 12, SOCF_LE|SOCF_COR },
    { TX_FIFO_EVEN_OVERFLOWf, 1, 27, SOCF_W1TC },
    { TX_FIFO_EVEN_UNDERRUNf, 1, 25, SOCF_W1TC },
    { TX_FIFO_ODD_OVERFLOWf, 1, 26, SOCF_W1TC },
    { TX_FIFO_ODD_UNDERRUNf, 1, 24, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TOP_SI_ERROR0_MASKr_fields[] = {
    { MASKf, 25, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TOP_SI_ERROR1_MASKr_fields[] = {
    { MASKf, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TOP_SI_MEM_DEBUGr_fields[] = {
    { TXFIFO_EVEN_TMf, 2, 2, SOCF_LE },
    { TXFIFO_ODD_TMf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TOP_SI_PRBS_STATUSr_fields[] = {
    { FORCE_ERRORf, 1, 31, 0 },
    { PRBS_ERROR_OCCUREDf, 1, 30, SOCF_RO },
    { PRBS_ERR_CNTf, 8, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TOP_SI_SD_CONFIGr_fields[] = {
    { ED66_DEFf, 1, 5, 0 },
    { MULTIPRTS_DEFf, 1, 28, 0 },
    { RX_FORCE_LOCKf, 1, 1, 0 },
    { RX_PWRDWNf, 1, 0, 0 },
    { TX_FIFO_RESETf, 1, 4, 0 },
    { TX_PWRDWNf, 1, 3, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TOP_SI_SD_PLL_CONFIGr_fields[] = {
    { FORCE_SPEED_STRAPf, 6, 0, SOCF_LE },
    { LANE_MODE_STRAPf, 1, 6, 0 },
    { LCREF_ENf, 1, 9, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TOP_SI_SD_RESETr_fields[] = {
    { BYPASS_RESET_FILTERf, 1, 1, 0 },
    { HW_RESETf, 1, 4, 0 },
    { IDDQf, 1, 0, 0 },
    { MDIOREGS_RESETf, 1, 2, 0 },
    { PLL_RESETf, 1, 3, 0 },
    { PWRDWN_PLLf, 1, 5, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TOP_SI_SD_STATUSr_fields[] = {
    { HW_RESET_OUTf, 1, 9, SOCF_RO },
    { RESET_OUTf, 1, 10, SOCF_RO },
    { RX_CODE_GROUP_BADf, 2, 3, SOCF_LE|SOCF_RO },
    { RX_COMMA_DETECTEDf, 2, 1, SOCF_LE|SOCF_RO },
    { RX_SEQ_DONEf, 1, 0, SOCF_RO },
    { RX_SYNC_STATUSf, 1, 5, SOCF_RO },
    { SW_RESET_OUTf, 1, 8, SOCF_RO },
    { TX_FIFO_ERRORf, 1, 7, SOCF_RO },
    { TX_PLL_LOCKf, 1, 6, SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TOP_SI_STATEr_fields[] = {
    { MSM_LOST_BYTE_ALIGNMENTf, 1, 16, SOCF_RO },
    { MSM_OFFf, 1, 19, SOCF_RO },
    { MSM_RUN_BYTE_ALIGNMENTf, 1, 18, SOCF_RO },
    { MSM_RUN_TIME_ALIGNf, 1, 17, SOCF_RO },
    { TASM_EVEN_IDLEf, 1, 6, SOCF_RO },
    { TASM_EVEN_SOT_EARLYf, 1, 1, SOCF_RO },
    { TASM_EVEN_SOT_MISSINGf, 1, 0, SOCF_RO },
    { TASM_EVEN_SOT_SEARCHf, 1, 5, SOCF_RO },
    { TASM_EVEN_SOT_WINDOW_CLOSEDf, 1, 3, SOCF_RO },
    { TASM_EVEN_SOT_WINDOW_OPENf, 1, 2, SOCF_RO },
    { TASM_EVEN_START_TS_COUNTERf, 1, 4, SOCF_RO },
    { TASM_ODD_IDLEf, 1, 14, SOCF_RO },
    { TASM_ODD_SOT_EARLYf, 1, 9, SOCF_RO },
    { TASM_ODD_SOT_MISSINGf, 1, 8, SOCF_RO },
    { TASM_ODD_SOT_SEARCHf, 1, 13, SOCF_RO },
    { TASM_ODD_SOT_WINDOW_CLOSEDf, 1, 11, SOCF_RO },
    { TASM_ODD_SOT_WINDOW_OPENf, 1, 10, SOCF_RO },
    { TASM_ODD_START_TS_COUNTERf, 1, 12, SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TOP_SI_STATUS0r_fields[] = {
    { L2R_LOS_CHAR_CNTf, 16, 0, SOCF_LE|SOCF_RO },
    { R2R_ERR_CHAR_CNTf, 16, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TOP_SI_STICKY_STATEr_fields[] = {
    { S_MSM_LOST_BYTE_ALIGNMENTf, 1, 16, SOCF_W1TC },
    { S_MSM_OFFf, 1, 19, SOCF_W1TC },
    { S_MSM_RUN_BYTE_ALIGNMENTf, 1, 18, SOCF_W1TC },
    { S_MSM_RUN_TIME_ALIGNf, 1, 17, SOCF_W1TC },
    { S_TASM_EVEN_IDLEf, 1, 6, SOCF_W1TC },
    { S_TASM_EVEN_SOT_EARLYf, 1, 1, SOCF_W1TC },
    { S_TASM_EVEN_SOT_MISSINGf, 1, 0, SOCF_W1TC },
    { S_TASM_EVEN_SOT_SEARCHf, 1, 5, SOCF_W1TC },
    { S_TASM_EVEN_SOT_WINDOW_CLOSEDf, 1, 3, SOCF_W1TC },
    { S_TASM_EVEN_SOT_WINDOW_OPENf, 1, 2, SOCF_W1TC },
    { S_TASM_EVEN_START_TS_COUNTERf, 1, 4, SOCF_W1TC },
    { S_TASM_ODD_IDLEf, 1, 14, SOCF_W1TC },
    { S_TASM_ODD_SOT_EARLYf, 1, 9, SOCF_W1TC },
    { S_TASM_ODD_SOT_MISSINGf, 1, 8, SOCF_W1TC },
    { S_TASM_ODD_SOT_SEARCHf, 1, 13, SOCF_W1TC },
    { S_TASM_ODD_SOT_WINDOW_CLOSEDf, 1, 11, SOCF_W1TC },
    { S_TASM_ODD_SOT_WINDOW_OPENf, 1, 10, SOCF_W1TC },
    { S_TASM_ODD_START_TS_COUNTERf, 1, 12, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TRACE_IF_QS_SC_PU_CAPT_0r_fields[] = {
    { QS_SC_PU_CAPTf, 27, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TRACE_IF_QS_SC_PU_CONTROLr_fields[] = {
    { THRESHOLDf, 16, 2, SOCF_LE },
    { TP_ENf, 1, 1, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TRACE_IF_QS_SC_PU_MASK0_FIELDr_fields[] = {
    { QS_SC_PU_MASKf, 27, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TRACE_IF_QS_SC_PU_VALUE0_FIELDr_fields[] = {
    { QS_SC_PU_VALUEf, 27, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TRACE_IF_SI_SC_RX_PORT0_CAPT_0r_fields[] = {
    { SI_SC_RX_PORT0_CAPTf, 18, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TRACE_IF_SI_SC_RX_PORT0_MASK0_FIELDr_fields[] = {
    { SI_SC_RX_PORT0_MASKf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TRACE_IF_SI_SC_RX_PORT0_VALUE0_FIELDr_fields[] = {
    { SI_SC_RX_PORT0_VALUEf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TRACE_IF_SI_SC_RX_PORT1_CAPT_0r_fields[] = {
    { SI_SC_RX_PORT1_CAPTf, 18, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TRACE_IF_SI_SC_RX_PORT1_MASK0_FIELDr_fields[] = {
    { SI_SC_RX_PORT1_MASKf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TRACE_IF_SI_SC_RX_PORT1_VALUE0_FIELDr_fields[] = {
    { SI_SC_RX_PORT1_VALUEf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TRACE_IF_STATUSr_fields[] = {
    { QS_SC_PU_STATUSf, 1, 2, SOCF_W1TC },
    { SI_SC_RX_PORT0_STATUSf, 1, 0, SOCF_W1TC },
    { SI_SC_RX_PORT1_STATUSf, 1, 1, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SC_TRACE_IF_STATUS_MASKr_fields[] = {
    { QS_SC_PU_STATUS_DISINTf, 1, 2, 0 },
    { SI_SC_RX_PORT0_STATUS_DISINTf, 1, 0, 0 },
    { SI_SC_RX_PORT1_STATUS_DISINTf, 1, 1, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SDIO0_EMMCSDXC_ADMAADDR0r_fields[] = {
    { ADMAADDR0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SDIO0_EMMCSDXC_ADMAERRr_fields[] = {
    { ADMAERRf, 2, 0, SOCF_LE|SOCF_RO },
    { ADMALERRf, 1, 2, SOCF_RO },
    { RESERVEDf, 29, 3, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SDIO0_EMMCSDXC_ARGr_fields[] = {
    { ARGf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SDIO0_EMMCSDXC_BLOCKr_fields[] = {
    { BCNTf, 16, 16, SOCF_LE },
    { HSBSf, 3, 12, SOCF_LE },
    { TBSf, 12, 0, SOCF_LE },
    { TBS_12f, 1, 15, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SDIO0_EMMCSDXC_BOOTTIMEOUTr_fields[] = {
    { BOOTDATATIMEOUTCTRVALUEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SDIO0_EMMCSDXC_BUFDATr_fields[] = {
    { BUFDATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SDIO0_EMMCSDXC_CAPABILITIES1r_fields[] = {
    { ADMA2f, 1, 19, SOCF_RO },
    { ASYNCHIRQf, 1, 29, SOCF_RO },
    { BCLKf, 8, 8, SOCF_LE|SOCF_RO },
    { EXTBUSMEDf, 1, 18, SOCF_RO },
    { HSPEEDf, 1, 21, SOCF_RO },
    { MAXBLKf, 2, 16, SOCF_LE|SOCF_RO },
    { RESERVEDf, 1, 6, SOCF_RO|SOCF_RES },
    { SDMAf, 1, 22, SOCF_RO },
    { SLOTTYPEf, 2, 30, SOCF_LE|SOCF_RO },
    { SUPRSMf, 1, 23, SOCF_RO },
    { SYSBUS64f, 1, 28, SOCF_RO },
    { TOUTf, 1, 7, SOCF_RO },
    { TOUTFREQf, 6, 0, SOCF_LE|SOCF_RO },
    { V18f, 1, 26, SOCF_RO },
    { V3f, 1, 25, SOCF_RO },
    { V33f, 1, 24, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SDIO0_EMMCSDXC_CAPABILITIES2r_fields[] = {
    { CLOCKMULTf, 8, 16, SOCF_LE|SOCF_RO },
    { DDR50f, 1, 2, SOCF_RO },
    { DRVR_TYPEAf, 1, 4, SOCF_RO },
    { DRVR_TYPECf, 1, 5, SOCF_RO },
    { DRVR_TYPEDf, 1, 6, SOCF_RO },
    { RESERVEDf, 1, 3, SOCF_RO|SOCF_RES },
    { RETUNE_MODEf, 2, 14, SOCF_LE|SOCF_RO },
    { SDR104f, 1, 1, SOCF_RO },
    { SDR50f, 1, 0, SOCF_RO },
    { SPIBLOCKMODEf, 1, 25, SOCF_RO },
    { SPIMODE_CAPf, 1, 24, SOCF_RO },
    { TMRCNT_RETUNEf, 4, 8, SOCF_LE|SOCF_RO },
    { USETUNE_SDR50f, 1, 13, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SDIO0_EMMCSDXC_CMDr_fields[] = {
    { ACMDENf, 2, 2, SOCF_LE },
    { BCENf, 1, 1, 0 },
    { CCHK_ENf, 1, 20, 0 },
    { CIDXf, 6, 24, SOCF_LE },
    { CRC_ENf, 1, 19, 0 },
    { CTYPf, 2, 22, SOCF_LE },
    { DMAf, 1, 0, 0 },
    { DPSf, 1, 21, 0 },
    { DTDSf, 1, 4, 0 },
    { MSBSf, 1, 5, 0 },
    { RESERVEDf, 9, 7, SOCF_LE|SOCF_RO|SOCF_RES },
    { RTSELf, 2, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SDIO0_EMMCSDXC_CMDENTSTATr_fields[] = {
    { ACMDERRf, 1, 24, 0 },
    { ADMAERRf, 1, 25, 0 },
    { AUTONOEXf, 1, 0, 0 },
    { CCRCERRf, 1, 17, 0 },
    { CENDERRf, 1, 18, 0 },
    { CIDXERRf, 1, 19, 0 },
    { CRCERRf, 1, 2, 0 },
    { CTOUTERRf, 1, 16, 0 },
    { DCRCERRf, 1, 21, 0 },
    { DENDERRf, 1, 22, 0 },
    { DTOUTERRf, 1, 20, 0 },
    { EBITERRf, 1, 3, 0 },
    { IDXERRf, 1, 4, 0 },
    { ILERRf, 1, 23, 0 },
    { NOFRCENTf, 1, 7, 0 },
    { RESERVEDf, 2, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { TOUTERRf, 1, 1, 0 },
    { TRERRf, 1, 28, 0 },
    { VSESf, 2, 30, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SDIO0_EMMCSDXC_CTRLr_fields[] = {
    { ATLBOOTENf, 1, 22, 0 },
    { BLKIRQf, 1, 19, 0 },
    { BLKSTPREQf, 1, 16, 0 },
    { BOOTACKf, 1, 23, 0 },
    { BOOTENf, 1, 21, 0 },
    { CDSDf, 1, 7, 0 },
    { CDTLf, 1, 6, 0 },
    { CONTREQf, 1, 17, 0 },
    { DMASELf, 2, 3, SOCF_LE },
    { DXTWf, 1, 1, 0 },
    { HRESETf, 1, 12, 0 },
    { HSENf, 1, 2, 0 },
    { LEDCTLf, 1, 0, 0 },
    { RDWTCRTLf, 1, 18, 0 },
    { RESERVEDf, 3, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { SDBf, 1, 5, 0 },
    { SDPWRf, 1, 8, 0 },
    { SDVSELf, 3, 9, SOCF_LE },
    { SPIMODEf, 1, 20, 0 },
    { WAKENINSf, 1, 25, 0 },
    { WAKENIRQf, 1, 24, 0 },
    { WAKENRMVf, 1, 26, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SDIO0_EMMCSDXC_CTRL1r_fields[] = {
    { CLKGENSELf, 1, 5, 0 },
    { CMDRSTf, 1, 25, 0 },
    { DATRSTf, 1, 26, 0 },
    { DTCNTf, 4, 16, SOCF_LE },
    { ICLKENf, 1, 0, 0 },
    { ICLKSTBf, 1, 1, SOCF_RO },
    { RESERVEDf, 2, 3, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSTf, 1, 24, 0 },
    { SDCLKENf, 1, 2, 0 },
    { SDCLKSELf, 8, 8, SOCF_LE },
    { SDCLKSEL_UPf, 2, 6, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SDIO0_EMMCSDXC_DBGSELr_fields[] = {
    { DBGSELf, 1, 0, 0 },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SDIO0_EMMCSDXC_ERRSTATr_fields[] = {
    { ASYNC_INTRENf, 1, 30, 0 },
    { CMDCRCERRf, 1, 2, SOCF_RO },
    { CMDENDERRf, 1, 3, SOCF_RO },
    { CMDIDXERRf, 1, 4, SOCF_RO },
    { CMDNOEXECf, 1, 0, SOCF_RO },
    { CMDTOERRf, 1, 1, SOCF_RO },
    { DRVSTRESELf, 2, 20, SOCF_LE },
    { EN1P8Vf, 1, 19, 0 },
    { EXECTUNEf, 1, 22, 0 },
    { NOCMDf, 1, 7, SOCF_RO },
    { PRESETENf, 1, 31, 0 },
    { RESERVEDf, 2, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { SAMPLECLOCKSELf, 1, 23, 0 },
    { UHSMODESELf, 3, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SDIO0_EMMCSDXC_HCVERSIRQr_fields[] = {
    { RESERVEDf, 8, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { SIRQf, 8, 0, SOCF_LE|SOCF_RO },
    { SPECVERf, 8, 16, SOCF_LE|SOCF_RO },
    { VENDVERf, 8, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SDIO0_EMMCSDXC_INTRr_fields[] = {
    { ADMAERRf, 1, 25, SOCF_RO },
    { BLKENTf, 1, 2, SOCF_RO },
    { BRRDYf, 1, 5, SOCF_RO },
    { BTACKRXf, 1, 13, SOCF_RO },
    { BTIRQf, 1, 14, SOCF_RO },
    { BWRDYf, 1, 4, SOCF_RO },
    { CCRCERRf, 1, 17, SOCF_RO },
    { CEBERRf, 1, 18, SOCF_RO },
    { CMDDONEf, 1, 0, SOCF_RO },
    { CMDERRORf, 1, 24, SOCF_RO },
    { CMDIDXERRf, 1, 19, SOCF_RO },
    { CRDINSf, 1, 6, SOCF_RO },
    { CRDIRQf, 1, 8, SOCF_RO },
    { CRDRMVf, 1, 7, SOCF_RO },
    { CTOERRf, 1, 16, SOCF_RO },
    { DCRCERRf, 1, 21, SOCF_RO },
    { DEBERRf, 1, 22, SOCF_RO },
    { DMAIRQf, 1, 3, SOCF_RO },
    { DTOERRf, 1, 20, SOCF_RO },
    { ERRIRQf, 1, 15, SOCF_RO },
    { IERRf, 1, 23, SOCF_RO },
    { INT_Af, 1, 9, SOCF_RO },
    { INT_Bf, 1, 10, SOCF_RO },
    { INT_Cf, 1, 11, SOCF_RO },
    { RESERVEDf, 1, 27, SOCF_RO|SOCF_RES },
    { RETUNE_EVENTf, 1, 12, SOCF_RO },
    { TRESPERRf, 1, 28, SOCF_RO },
    { TUNEERRf, 1, 26, SOCF_RO },
    { TXDONEf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SDIO0_EMMCSDXC_INTREN1r_fields[] = {
    { ADMAERENf, 1, 25, 0 },
    { BLKENf, 1, 2, 0 },
    { BTACKRXENf, 1, 13, 0 },
    { BTIRQENf, 1, 14, 0 },
    { BUFRRENf, 1, 5, 0 },
    { BUFWRENf, 1, 4, 0 },
    { CEBERRENf, 1, 18, 0 },
    { CIDXERRENf, 1, 19, 0 },
    { CIRQENf, 1, 8, 0 },
    { CMDCRCENf, 1, 17, 0 },
    { CMDDONEENf, 1, 0, 0 },
    { CMDERRENf, 1, 24, 0 },
    { CMDTOENf, 1, 16, 0 },
    { CRDINSENf, 1, 6, 0 },
    { CRDRMVENf, 1, 7, 0 },
    { DCRCERRENf, 1, 21, 0 },
    { DEBERRENf, 1, 22, 0 },
    { DMAIRQENf, 1, 3, 0 },
    { DTOERRENf, 1, 20, 0 },
    { FIXZf, 1, 15, SOCF_RO },
    { ILIMERRENf, 1, 23, 0 },
    { INT_A_ENf, 1, 9, 0 },
    { INT_B_ENf, 1, 10, 0 },
    { INT_C_ENf, 1, 11, 0 },
    { RESERVEDf, 1, 27, SOCF_RO|SOCF_RES },
    { RETUNE_EVENTENf, 1, 12, 0 },
    { TRESPERRENf, 1, 28, 0 },
    { TUNEERRENf, 1, 26, 0 },
    { TXDONEENf, 1, 1, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SDIO0_EMMCSDXC_INTREN2r_fields[] = {
    { ADMASIGENf, 1, 25, 0 },
    { BLKGAPENf, 1, 2, 0 },
    { BTACKRXSENf, 1, 13, 0 },
    { BTIRQSENf, 1, 14, 0 },
    { BUFRRDYENf, 1, 5, 0 },
    { BUFWRDYENf, 1, 4, 0 },
    { CEBSIGENf, 1, 18, 0 },
    { CIDXSIGENf, 1, 19, 0 },
    { CMDCRCSIGENf, 1, 17, 0 },
    { CMDDONEf, 1, 0, 0 },
    { CMDSIGENf, 1, 24, 0 },
    { CMDTOSIGENf, 1, 16, 0 },
    { CRDINSENf, 1, 6, 0 },
    { CRDIRQENf, 1, 8, 0 },
    { CRDRVMENf, 1, 7, 0 },
    { DCRCSIGENf, 1, 21, 0 },
    { DEBSIGENf, 1, 22, 0 },
    { DMAIRQENf, 1, 3, 0 },
    { DTOSIGENf, 1, 20, 0 },
    { FIXZEROf, 1, 15, SOCF_RO },
    { ILIMSIGENf, 1, 23, 0 },
    { INT_A_SIGENf, 1, 9, 0 },
    { INT_B_SIGENf, 1, 10, 0 },
    { INT_C_SIGENf, 1, 11, 0 },
    { RESERVEDf, 1, 27, SOCF_RO|SOCF_RES },
    { RETUNE_EVENTSIGENf, 1, 12, 0 },
    { TRESPERRSENf, 1, 28, 0 },
    { TUNEERRSENf, 1, 26, 0 },
    { TXDONEf, 1, 1, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SDIO0_EMMCSDXC_MAX_A1r_fields[] = {
    { MAXA18f, 8, 16, SOCF_LE|SOCF_RO },
    { MAXA30f, 8, 8, SOCF_LE|SOCF_RO },
    { MAXA33f, 8, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SDIO0_EMMCSDXC_PRESETVAL1r_fields[] = {
    { CLKGENSEL_DFSf, 1, 26, SOCF_RO },
    { CLKGENSEL_INITf, 1, 10, SOCF_RO },
    { DRVS_SEL_DFSf, 2, 30, SOCF_LE|SOCF_RO },
    { DRVS_SEL_INITf, 2, 14, SOCF_LE|SOCF_RO },
    { FREQ_SEL_DFSf, 10, 16, SOCF_LE|SOCF_RO },
    { FREQ_SEL_INITf, 10, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 3, 11, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SDIO0_EMMCSDXC_PRESETVAL2r_fields[] = {
    { CLKGENSEL_HSf, 1, 10, SOCF_RO },
    { CLKGENSEL_SDR12f, 1, 26, SOCF_RO },
    { DRVS_SEL_HSf, 2, 14, SOCF_LE|SOCF_RO },
    { DRVS_SEL_SDR12f, 2, 30, SOCF_LE|SOCF_RO },
    { FREQ_SEL_HSf, 10, 0, SOCF_LE|SOCF_RO },
    { FREQ_SEL_SDR12f, 10, 16, SOCF_LE|SOCF_RO },
    { RESERVEDf, 3, 11, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SDIO0_EMMCSDXC_PRESETVAL3r_fields[] = {
    { CLKGENSEL_SDR25f, 1, 10, SOCF_RO },
    { CLKGENSEL_SDR50f, 1, 26, SOCF_RO },
    { DRVS_SEL_SDR25f, 2, 14, SOCF_LE|SOCF_RO },
    { DRVS_SEL_SDR50f, 2, 30, SOCF_LE|SOCF_RO },
    { FREQ_SEL_SDR25f, 10, 0, SOCF_LE|SOCF_RO },
    { FREQ_SEL_SDR50f, 10, 16, SOCF_LE|SOCF_RO },
    { RESERVEDf, 3, 11, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SDIO0_EMMCSDXC_PRESETVAL4r_fields[] = {
    { CLKGENSEL_DDR50f, 1, 26, SOCF_RO },
    { CLKGENSEL_SDR25f, 1, 10, SOCF_RO },
    { DRVS_SEL_DDR50f, 2, 30, SOCF_LE|SOCF_RO },
    { DRVS_SEL_SDR25f, 2, 14, SOCF_LE|SOCF_RO },
    { FREQ_SEL_DDR50f, 10, 16, SOCF_LE|SOCF_RO },
    { FREQ_SEL_SDR25f, 10, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 3, 11, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SDIO0_EMMCSDXC_PSTATEr_fields[] = {
    { BRENf, 1, 11, SOCF_RO },
    { BWENf, 1, 10, SOCF_RO },
    { CDPLf, 1, 18, SOCF_RO },
    { CINSf, 1, 16, SOCF_RO },
    { CLSLf, 1, 24, SOCF_RO },
    { CMDINHf, 1, 0, SOCF_RO },
    { CSSf, 1, 17, SOCF_RO },
    { DATACTf, 1, 2, SOCF_RO },
    { DATINHf, 1, 1, SOCF_RO },
    { DLS3_0f, 4, 20, SOCF_LE|SOCF_RO },
    { DLS7_4f, 4, 25, SOCF_LE|SOCF_RO },
    { RESERVEDf, 4, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { RETUNE_REQf, 1, 3, SOCF_RO },
    { RXACTf, 1, 9, SOCF_RO },
    { WPSLf, 1, 19, SOCF_RO },
    { WXACTf, 1, 8, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SDIO0_EMMCSDXC_RESP0r_fields[] = {
    { RESP0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SDIO0_EMMCSDXC_RESP2r_fields[] = {
    { RESP2f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SDIO0_EMMCSDXC_RESP4r_fields[] = {
    { RESP4f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SDIO0_EMMCSDXC_RESP6r_fields[] = {
    { RESP6f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SDIO0_EMMCSDXC_SBUSCTRLr_fields[] = {
    { BEPWR_CTRLf, 7, 24, SOCF_LE },
    { BUSW_PRESETf, 7, 8, SOCF_LE|SOCF_RO },
    { CLKPINSELf, 3, 16, SOCF_LE },
    { INTRPINSELf, 3, 20, SOCF_LE },
    { NUMCLKPINSf, 3, 0, SOCF_LE|SOCF_RO },
    { NUMIRQPINSf, 2, 4, SOCF_LE|SOCF_RO },
    { RESERVEDf, 1, 3, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SDIO0_EMMCSDXC_SPI_INTr_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { SPISUPf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SDIO0_EMMCSDXC_SYSADDRr_fields[] = {
    { SYSADDRf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SDIO_IDM0_IO_CONTROL_DIRECTr_fields[] = {
    { ARCACHEf, 4, 27, SOCF_LE },
    { AWCACHEf, 4, 23, SOCF_LE },
    { CLK_ENABLEf, 1, 0, 0 },
    { CMD_COMFLICT_DISABLEf, 1, 22, 0 },
    { FEEDBACK_CLK_ENf, 1, 21, 0 },
    { IP_DELAY_CTRLf, 2, 8, SOCF_LE },
    { IP_TAP_DELAYf, 6, 1, SOCF_LE },
    { IP_TAP_ENf, 1, 7, 0 },
    { OP_DELAY_CTRLf, 2, 15, SOCF_LE },
    { OP_TAP_DELAYf, 4, 11, SOCF_LE },
    { OP_TAP_ENf, 1, 10, 0 },
    { TUNING_CMD_SUCCESS_CNTf, 4, 17, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_SDROM_REMAP_SELECTr_fields[] = {
    { REMAP_SELECTf, 2, 0, SOCF_LE },
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SDROM_REMAP_SELECT_BCM53400_A0r_fields[] = {
    { REMAP_SELECTf, 2, 0, SOCF_LE },
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_SDROM_REMAP_SELECT_ENABLEr_fields[] = {
    { REMAP_SELECT_ENABLEf, 1, 0, 0 },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SDROM_REMAP_SELECT_ENABLE_BCM53400_A0r_fields[] = {
    { REMAP_SELECT_ENABLEf, 1, 0, 0 },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SELECTOUTPUTOFSYNCHRONOUSETHERNETPADSr_fields[] = {
    { SYNCETHPAD0OE_Nf, 1, 16, 0 },
    { SYNCETHPAD0SELECTf, 3, 0, SOCF_LE },
    { SYNCETHPAD1OE_Nf, 1, 17, 0 },
    { SYNCETHPAD1SELECTf, 3, 4, SOCF_LE },
    { SYNCETHPAD2OE_Nf, 1, 18, 0 },
    { SYNCETHPAD2SELECTf, 3, 8, SOCF_LE },
    { SYNCETHPAD3OE_Nf, 1, 19, 0 },
    { SYNCETHPAD3SELECTf, 3, 12, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SELECT_FLOW_TO_QUEUE_MAPPINGr_fields[] = {
    { INTERDIGf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SEMOPCODEOFFSET_0r_fields[] = {
    { SEMOPCODEOFFSETf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SEMOPCODEUSAGEr_fields[] = {
    { SEMOPCODEUSEL3f, 4, 0, SOCF_LE },
    { SEMOPCODEUSETCDPf, 4, 4, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SEQUENCEEXPECTEDr_fields[] = {
    { SEQUENCEEXPECTEDf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SEQUENCETXr_fields[] = {
    { SEQUENCETXf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SERVICETYPEVALUESr_fields[] = {
    { SERVICETYPELABELPWEMPf, 3, 4, SOCF_LE },
    { SERVICETYPELABELPWEP2Pf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_SER_CONFIG_REGr_fields[] = {
    { CORRECT_1Bf, 1, 0, 0 },
    { INT_ENABLEf, 1, 1, 0 },
    { SER_BYPASSf, 4, 2, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SER_CONFIG_REG_BCM53400_A0r_fields[] = {
    { CORRECT_1Bf, 1, 0, 0 },
    { INT_ENABLEf, 1, 1, 0 },
    { SER_BYPASSf, 4, 2, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_SER_ERROR_0r_fields[] = {
    { ERROR_0_VALf, 1, 0, 0 },
    { FIRST_IN_0f, 1, 1, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_SER_ERROR_1r_fields[] = {
    { ERROR_1_VALf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SER_ERROR_0_BCM53400_A0r_fields[] = {
    { ERROR_0_VALf, 1, 0, 0 },
    { FIRST_IN_0f, 1, 1, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SER_ERROR_1_BCM53400_A0r_fields[] = {
    { ERROR_1_VALf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SER_RANGE_0_ADDR_BITSr_fields[] = {
    { STARTf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_SER_RANGE_0_CONFIGr_fields[] = {
    { ACC_TYPEf, 8, 5, SOCF_LE },
    { BLOCKf, 6, 13, SOCF_LE },
    { INTERLEAVE_MODEf, 2, 0, SOCF_LE },
    { PROT_MODEf, 2, 2, SOCF_LE },
    { PROT_TYPEf, 1, 4, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SER_RANGE_0_CONFIG_BCM53400_A0r_fields[] = {
    { ACC_TYPE_MODEf, 1, 6, 0 },
    { BLOCKf, 7, 7, SOCF_LE },
    { INTERLEAVE_MODEf, 2, 0, SOCF_LE },
    { PROT_MODEf, 3, 2, SOCF_LE },
    { PROT_TYPEf, 1, 5, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_SER_RANGE_0_PROT_WORD_0r_fields[] = {
    { DATA_ENDf, 9, 9, SOCF_LE },
    { DATA_STARTf, 9, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SER_RANGE_0_PROT_WORD_0_BCM53400_A0r_fields[] = {
    { DATA_ENDf, 9, 9, SOCF_LE },
    { DATA_STARTf, 9, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_SER_RANGE_0_RESULTr_fields[] = {
    { START_ADDRf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SER_RANGE_0_RESULT_BCM53400_A0r_fields[] = {
    { START_ADDRf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_SER_RANGE_ENABLEr_fields[] = {
    { SER_RANGE_ENABLEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SER_RANGE_ENABLE_BCM53400_A0r_fields[] = {
    { SER_RANGE_ENABLEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SER_RESULT_MEM_LVMr_fields[] = {
    { LVMf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_SER_RESULT_MEM_PDAr_fields[] = {
    { PDAf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_SER_RESULT_MEM_TMr_fields[] = {
    { TMf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SER_RING_ERR_CTRLr_fields[] = {
    { ENABLEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SETFTMHVERSIONr_fields[] = {
    { SETFTMHVERSIONf, 80, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_SEVPMC1C1r_fields[] = {
    { BATM_SNf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_SFD_OFFSETr_fields[] = {
    { SFD_OFFSETf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_SFD_OFFSET_BCM88670_A0r_fields[] = {
    { SFD_OFFSETf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SFI_TOP_CONFIG0r_fields[] = {
    { INITf, 1, 1, SOCF_PUNCH },
    { INIT_DONEf, 1, 2, SOCF_W1TC },
    { LOOPBACK_FIFO_THRESHOLDf, 3, 3, SOCF_LE },
    { OOB_FC_SELf, 1, 8, 0 },
    { SF_TOP_TREX2_DEBUG_ENABLEf, 1, 6, 0 },
    { SOFT_RESETf, 1, 0, 0 },
    { TME_ONLYf, 1, 7, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_SFLOW_EGR_RAND_SEEDr_fields[] = {
    { SEEDf, 25, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SFLOW_EGR_RAND_SEED_BCM53400_A0r_fields[] = {
    { SEEDf, 25, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_SFLOW_EGR_RAND_SEED_BCM56640_A0r_fields[] = {
    { SEEDf, 25, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_SFLOW_EGR_THRESHOLDr_fields[] = {
    { ENABLEf, 1, 16, 0 },
    { THRESHOLDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SFLOW_EGR_THRESHOLD_BCM53400_A0r_fields[] = {
    { ENABLEf, 1, 24, 0 },
    { THRESHOLDf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
soc_field_info_t soc_SFLOW_EGR_THRESHOLD_BCM56624_B0r_fields[] = {
    { ENABLEf, 1, 24, 0 },
    { THRESHOLDf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_SFLOW_EGR_THRESHOLD_BCM56640_A0r_fields[] = {
    { ENABLEf, 1, 24, 0 },
    { THRESHOLDf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_SFLOW_ING_RAND_SEEDr_fields[] = {
    { SEEDf, 25, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SFLOW_ING_RAND_SEED_BCM53400_A0r_fields[] = {
    { SEEDf, 25, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_SFLOW_ING_RAND_SEED_BCM56640_A0r_fields[] = {
    { SEEDf, 25, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_SFLOW_ING_THRESHOLDr_fields[] = {
    { ENABLEf, 1, 24, 0 },
    { EVEN_PARITYf, 1, 25, 0 },
    { THRESHOLDf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_SFLOW_ING_THRESHOLD_BCM56450_A0r_fields[] = {
    { ENABLEf, 1, 24, 0 },
    { EVEN_PARITYf, 1, 25, 0 },
    { THRESHOLDf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SF_TRACE_IF_CAPT_0r_fields[] = {
    { CTRL_3f, 5, 0, SOCF_LE|SOCF_RWBW },
    { CTRL_4f, 5, 14, SOCF_LE|SOCF_RWBW },
    { EOT_3f, 1, 5, SOCF_RWBW },
    { EOT_4f, 1, 19, SOCF_RWBW },
    { FH_TEST_3f, 1, 13, SOCF_RWBW },
    { FH_TEST_4f, 1, 27, SOCF_RWBW },
    { SOT_3f, 1, 6, SOCF_RWBW },
    { SOT_4f, 1, 20, SOCF_RWBW },
    { WR_PKLT_SFI_NUM_3f, 6, 7, SOCF_LE|SOCF_RWBW },
    { WR_PKLT_SFI_NUM_4f, 6, 21, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SF_TRACE_IF_CAPT_1r_fields[] = {
    { CTRL_1f, 5, 0, SOCF_LE|SOCF_RWBW },
    { CTRL_2f, 5, 14, SOCF_LE|SOCF_RWBW },
    { EOT_1f, 1, 5, SOCF_RWBW },
    { EOT_2f, 1, 19, SOCF_RWBW },
    { FH_TEST_1f, 1, 13, SOCF_RWBW },
    { FH_TEST_2f, 1, 27, SOCF_RWBW },
    { SOT_1f, 1, 6, SOCF_RWBW },
    { SOT_2f, 1, 20, SOCF_RWBW },
    { WR_PKLT_SFI_NUM_1f, 6, 7, SOCF_LE|SOCF_RWBW },
    { WR_PKLT_SFI_NUM_2f, 6, 21, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SF_TRACE_IF_CAPT_2r_fields[] = {
    { CTRL_0f, 5, 0, SOCF_LE|SOCF_RWBW },
    { EOT_0f, 1, 5, SOCF_RWBW },
    { FH_TEST_0f, 1, 13, SOCF_RWBW },
    { SOT_0f, 1, 6, SOCF_RWBW },
    { WR_PKLT_SFI_NUM_0f, 6, 7, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SF_TRACE_IF_CONTROLr_fields[] = {
    { THRESHOLDf, 16, 1, SOCF_LE },
    { TP_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SF_TRACE_IF_FIELD_MASK0r_fields[] = {
    { EOTf, 1, 5, 0 },
    { FH_TESTf, 1, 13, 0 },
    { SOTf, 1, 6, 0 },
    { TRACE_CTRLf, 5, 0, SOCF_LE },
    { WR_PKLT_SFI_NUMf, 6, 7, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SF_TRACE_IF_FIELD_VALUE0r_fields[] = {
    { EOTf, 1, 5, 0 },
    { FH_TESTf, 1, 13, 0 },
    { SOTf, 1, 6, 0 },
    { TRACE_CTRLf, 5, 0, SOCF_LE },
    { WR_PKLT_SFI_NUMf, 6, 7, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SGMIIPORTDELAYr_fields[] = {
    { SGMIIPORTDELAYf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SHAPER01CALr_fields[] = {
    { SHAPER0CALf, 16, 0, SOCF_LE },
    { SHAPER1CALf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SHAPER01DELAYr_fields[] = {
    { SHAPER0DELAYf, 16, 0, SOCF_LE },
    { SHAPER1DELAYf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SHAPER01MAXCREDITr_fields[] = {
    { SHAPER0MAXCREDITf, 16, 0, SOCF_LE },
    { SHAPER1MAXCREDITf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SHAPER23CALr_fields[] = {
    { SHAPER2CALf, 16, 0, SOCF_LE },
    { SHAPER3CALf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SHAPER23DELAYr_fields[] = {
    { SHAPER2DELAYf, 16, 0, SOCF_LE },
    { SHAPER3DELAYf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SHAPER23MAXCREDITr_fields[] = {
    { SHAPER2MAXCREDITf, 16, 0, SOCF_LE },
    { SHAPER3MAXCREDITf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SHAPER45CALr_fields[] = {
    { SHAPER4CALf, 16, 0, SOCF_LE },
    { SHAPER5CALf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SHAPER45DELAYr_fields[] = {
    { SHAPER4DELAYf, 16, 0, SOCF_LE },
    { SHAPER5DELAYf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SHAPER45MAXCREDITr_fields[] = {
    { SHAPER4MAXCREDITf, 16, 0, SOCF_LE },
    { SHAPER5MAXCREDITf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SHAPER4SLOWSTARTCALr_fields[] = {
    { SHAPER4SLOWSTARTCAL0f, 16, 0, SOCF_LE },
    { SHAPER4SLOWSTARTCAL1f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SHAPER4SLOWSTARTDELAYr_fields[] = {
    { SHAPER4SLOWSTARTDELAY0f, 16, 0, SOCF_LE },
    { SHAPER4SLOWSTARTDELAY1f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SHAPER5SLOWSTARTCALr_fields[] = {
    { SHAPER5SLOWSTARTCAL0f, 16, 0, SOCF_LE },
    { SHAPER5SLOWSTARTCAL1f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SHAPER5SLOWSTARTDELAYr_fields[] = {
    { SHAPER5SLOWSTARTDELAY0f, 16, 0, SOCF_LE },
    { SHAPER5SLOWSTARTDELAY1f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SHAPER67CALr_fields[] = {
    { SHAPER6CALf, 16, 0, SOCF_LE },
    { SHAPER7CALf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SHAPER67DELAYr_fields[] = {
    { SHAPER6DELAYf, 16, 0, SOCF_LE },
    { SHAPER7DELAYf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SHAPER67MAXCREDITr_fields[] = {
    { SHAPER6MAXCREDITf, 16, 0, SOCF_LE },
    { SHAPER7MAXCREDITf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SHAPER8CALr_fields[] = {
    { SHAPER8CALf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SHAPER8DELAYr_fields[] = {
    { SHAPER8DELAYf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SHAPER8MAXCREDITr_fields[] = {
    { SHAPER8MAXCREDITf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SHAPER_CONFIGURATION_REGISTER_1r_fields[] = {
    { SHAPERSLOWRATE1f, 10, 8, SOCF_LE },
    { SHAPERSLOWRATE2f, 10, 20, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SHAPER_LOOP_SIZEr_fields[] = {
    { SHAPE_LOOP_SIZE_EXP1f, 4, 4, SOCF_LE },
    { SHAPE_LOOP_SIZE_EXP2f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SHAPER_QUEUE_FABRIC_RANGE_ENDr_fields[] = {
    { ENDQUEUEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SHAPER_QUEUE_FABRIC_RANGE_STARTr_fields[] = {
    { INCf, 1, 16, 0 },
    { STARTQUEUEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SHARED_POOL_CTRLr_fields[] = {
    { DYNAMIC_COS_DROP_ENf, 8, 16, SOCF_LE },
    { SHARED_POOL_DISCARD_ENf, 8, 8, SOCF_LE },
    { SHARED_POOL_XOFF_ENf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_SHARED_TABLE_HASH_CONTROLr_fields[] = {
    { BANK2_HASH_OFFSETf, 6, 0, SOCF_LE },
    { BANK3_HASH_OFFSETf, 6, 6, SOCF_LE },
    { BANK4_HASH_OFFSETf, 6, 12, SOCF_LE },
    { BANK5_HASH_OFFSETf, 6, 18, SOCF_LE },
    { UFT_BANK_ENABLEf, 4, 24, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SHIMLAYERTRANSLATIONMULTICASTCLASSMAPPINGTABLEr_fields[] = {
    { MCCLASSMAP4TO8f, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_SIMPLEREDCONFIGr_fields[] = {
    { COS0THDMODEf, 1, 0, 0 },
    { COS1THDMODEf, 1, 1, 0 },
    { COS2THDMODEf, 1, 2, 0 },
    { COS3THDMODEf, 1, 3, 0 },
    { COS4THDMODEf, 1, 4, 0 },
    { COS5THDMODEf, 1, 5, 0 },
    { COS6THDMODEf, 1, 6, 0 },
    { COS7THDMODEf, 1, 7, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_SIMPLEREDCONFIG_BCM53314_A0r_fields[] = {
    { COS0THDMODEf, 1, 0, 0 },
    { COS1THDMODEf, 1, 1, 0 },
    { COS2THDMODEf, 1, 2, 0 },
    { COS3THDMODEf, 1, 3, 0 }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_SIMPLEREDCONFIG_BCM56150_A0r_fields[] = {
    { COS0THDMODEf, 1, 0, 0 },
    { COS1THDMODEf, 1, 1, 0 },
    { COS2THDMODEf, 1, 2, 0 },
    { COS3THDMODEf, 1, 3, 0 },
    { COS4THDMODEf, 1, 4, 0 },
    { COS5THDMODEf, 1, 5, 0 },
    { COS6THDMODEf, 1, 6, 0 },
    { COS7THDMODEf, 1, 7, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_SLOT_REQ_INTERFACEr_fields[] = {
    { ISM_TO_EP_ARB_SLOT_REQ_DISABLEf, 1, 6, 0 },
    { ISM_TO_IP_ARB_SLOT_REQ_DISABLEf, 1, 5, 0 },
    { TABLE0_SLOT_REQ_INTERFACEf, 1, 0, 0 },
    { TABLE1_SLOT_REQ_INTERFACEf, 1, 1, 0 },
    { TABLE2_SLOT_REQ_INTERFACEf, 1, 2, 0 },
    { TABLE3_SLOT_REQ_INTERFACEf, 1, 3, 0 },
    { TABLE4_SLOT_REQ_INTERFACEf, 1, 4, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SLOWSTARTCFGTIMERPERIODr_fields[] = {
    { SHAPER4SLOWSTARTCFGTIMERPERIOD0f, 5, 0, SOCF_LE },
    { SHAPER4SLOWSTARTCFGTIMERPERIOD1f, 5, 8, SOCF_LE },
    { SHAPER4SLOWSTARTENABLEf, 1, 30, 0 },
    { SHAPER5SLOWSTARTCFGTIMERPERIOD0f, 5, 16, SOCF_LE },
    { SHAPER5SLOWSTARTCFGTIMERPERIOD1f, 5, 24, SOCF_LE },
    { SHAPER5SLOWSTARTENABLEf, 1, 31, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAUIC_AXIIC_SMAU_M0_READ_QOSr_fields[] = {
    { AXIIC_SMAU_M0_READ_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAUIC_AXIIC_SMAU_M0_WRITE_QOSr_fields[] = {
    { AXIIC_SMAU_M0_WRITE_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAUIC_IHOST_M1_READ_QOSr_fields[] = {
    { IHOST_M1_READ_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAUIC_IHOST_M1_WRITE_QOSr_fields[] = {
    { IHOST_M1_WRITE_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAUIC_SMAU_CRYPTO_M0_READ_QOSr_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { SMAU_CRYPTO_M0_READ_QOSf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAUIC_SMAU_CRYPTO_M0_WRITE_QOSr_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { SMAU_CRYPTO_M0_WRITE_QOSf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_CACHE_CONTROLr_fields[] = {
    { CACHE_ENABLEf, 1, 0, 0 },
    { INVALIDATE_CACHEf, 1, 1, 0 },
    { PARTIAL_WRITE_MODEf, 1, 2, 0 },
    { PREFETCH_LENGTHf, 3, 8, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_CACHE_CTRL_DEBUG1r_fields[] = {
    { DATA0_ECC_CORRUPTf, 2, 4, SOCF_LE },
    { DATA1_ECC_CORRUPTf, 2, 6, SOCF_LE },
    { LOCK_CACHE_WAYSf, 4, 0, SOCF_LE },
    { TAG_ECC_CORRUPTf, 2, 8, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_CACHE_CTRL_DEBUG3r_fields[] = {
    { DEBUG_DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_CACHE_CTRL_STATUS1r_fields[] = {
    { CACHE_HIT_COUNTf, 16, 0, SOCF_LE },
    { CACHE_MISS_COUNTf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_CACHE_CTRL_STATUS2r_fields[] = {
    { PARTIAL_WRITE_COUNTf, 16, 0, SOCF_LE },
    { TOTAL_WRITE_COUNTf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_CACHE_CTRL_STATUS3r_fields[] = {
    { READ_COLLISION_COUNTf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_CACHE_ECC_STATUS1r_fields[] = {
    { ECC_AXI_CMD_TYPEf, 1, 0, SOCF_RO },
    { ECC_CLEARf, 1, 31, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_CACHE_ECC_STATUS2r_fields[] = {
    { ECC_ADDRESSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_CACHE_ECC_STATUS3r_fields[] = {
    { ECC_DATA0_1B_ERRORSf, 8, 0, SOCF_LE|SOCF_RO },
    { ECC_DATA0_MULTIB_ERRORSf, 8, 8, SOCF_LE|SOCF_RO },
    { ECC_DATA1_1B_ERRORSf, 8, 16, SOCF_LE|SOCF_RO },
    { ECC_DATA1_MULTIB_ERRORSf, 8, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_CACHE_ECC_STATUS4r_fields[] = {
    { ECC_TAG_1B_ERRORSf, 8, 0, SOCF_LE|SOCF_RO },
    { ECC_TAG_MULTIB_ERRORSf, 8, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_CONTROLr_fields[] = {
    { REGS_ECC_ENf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_CRYPTO_AXI_PARAMSr_fields[] = {
    { ARCACHEf, 4, 4, SOCF_LE },
    { ARQOSf, 4, 18, SOCF_LE },
    { ARUSERf, 5, 8, SOCF_LE },
    { AWCACHEf, 4, 0, SOCF_LE },
    { AWQOSf, 4, 22, SOCF_LE },
    { AWUSERf, 5, 13, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_CRYPTO_DEBUG_SEL0r_fields[] = {
    { RD_INVERT_ENf, 1, 1, 0 },
    { WR_INVERT_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_CRYPTO_PARAMS_0r_fields[] = {
    { DISABLE_AES_CTR_MODE_IV_SCRAMBLEf, 1, 8, 0 },
    { DISABLE_SHA_OUTPUT_SCRAMBLINGf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_CRYPTO_S0_IDM_IO_CONTROL_DIRECTr_fields[] = {
    { CLK_ENABLEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_CRYPTO_S0_IDM_IO_STATUSr_fields[] = {
    { STRAP_IPROC_IP_DISABLE_SMAU_CRYPTOf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_DDR_ADDR_SCRAMBLER_WINDOW0_LUT0r_fields[] = {
    { VALUEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_DDR_ADDR_SCRAMBLER_WINDOW0_LUT1r_fields[] = {
    { VALUEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_DDR_ADDR_SCRAMBLER_WINDOW1_LUT0r_fields[] = {
    { VALUEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_DDR_ADDR_SCRAMBLER_WINDOW1_LUT1r_fields[] = {
    { VALUEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_DDR_ADDR_SCRAMBLER_WINDOW2_LUT0r_fields[] = {
    { VALUEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_DDR_ADDR_SCRAMBLER_WINDOW2_LUT1r_fields[] = {
    { VALUEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_DDR_ADDR_SCRAMBLER_WINDOW3_LUT0r_fields[] = {
    { VALUEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_DDR_ADDR_SCRAMBLER_WINDOW3_LUT1r_fields[] = {
    { VALUEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_DDR_ADDR_SCRAMBLER_WINDOW4_LUT0r_fields[] = {
    { VALUEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_DDR_CW0_DATA_WINDOW_BASEr_fields[] = {
    { ADDRf, 20, 12, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_DDR_CW0_PARAMSr_fields[] = {
    { CW0_AES_CTR_MODEf, 1, 10, 0 },
    { CW0_AES_ENf, 1, 16, 0 },
    { CW0_AES_KEY_SIZEf, 2, 8, SOCF_LE },
    { CW0_ENABLEf, 1, 0, 0 },
    { CW0_NON_SECUREf, 1, 1, 0 },
    { CW0_SHA_ENf, 1, 24, 0 },
    { ENABLE_AES_ECB_MODE_DATA_SCRAMBLEf, 1, 12, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_DDR_CW1_PARAMSr_fields[] = {
    { CW1_AES_CTR_MODEf, 1, 10, 0 },
    { CW1_AES_ENf, 1, 16, 0 },
    { CW1_AES_KEY_SIZEf, 2, 8, SOCF_LE },
    { CW1_ENABLEf, 1, 0, 0 },
    { CW1_NON_SECUREf, 1, 1, 0 },
    { CW1_SHA_ENf, 1, 24, 0 },
    { ENABLE_AES_ECB_MODE_DATA_SCRAMBLEf, 1, 12, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_DDR_CW2_PARAMSr_fields[] = {
    { CW2_AES_CTR_MODEf, 1, 10, 0 },
    { CW2_AES_ENf, 1, 16, 0 },
    { CW2_AES_KEY_SIZEf, 2, 8, SOCF_LE },
    { CW2_ENABLEf, 1, 0, 0 },
    { CW2_NON_SECUREf, 1, 1, 0 },
    { CW2_SHA_ENf, 1, 24, 0 },
    { ENABLE_AES_ECB_MODE_DATA_SCRAMBLEf, 1, 12, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_DDR_CW3_PARAMSr_fields[] = {
    { CW3_AES_CTR_MODEf, 1, 10, 0 },
    { CW3_AES_ENf, 1, 16, 0 },
    { CW3_AES_KEY_SIZEf, 2, 8, SOCF_LE },
    { CW3_ENABLEf, 1, 0, 0 },
    { CW3_NON_SECUREf, 1, 1, 0 },
    { CW3_SHA_ENf, 1, 24, 0 },
    { ENABLE_AES_ECB_MODE_DATA_SCRAMBLEf, 1, 12, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_DDR_CW_INIT_COUNTERr_fields[] = {
    { VALUEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_DDR_CW_LOAD_INIT_COUNTERr_fields[] = {
    { VALUEf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_DDR_DATA_SCRAMBLER_MASH_FUNCTIONr_fields[] = {
    { VALUEf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_DDR_SCRAMBLER_CTRLr_fields[] = {
    { EN_ADDR_S0f, 1, 8, 0 },
    { EN_ADDR_S1f, 1, 9, 0 },
    { EN_ADDR_S2f, 1, 10, 0 },
    { EN_ADDR_WINDOW0f, 1, 0, 0 },
    { EN_ADDR_WINDOW1f, 1, 1, 0 },
    { EN_ADDR_WINDOW2f, 1, 2, 0 },
    { EN_ADDR_WINDOW3f, 1, 3, 0 },
    { EN_ADDR_WINDOW4f, 1, 4, 0 },
    { EN_DATA_S0f, 1, 16, 0 },
    { EN_DATA_S1f, 1, 17, 0 },
    { EN_DATA_S2f, 1, 18, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_DDR_TZ_BASEr_fields[] = {
    { ADDRf, 20, 12, SOCF_LE },
    { ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_DDR_TZ_ENDr_fields[] = {
    { ADDRf, 20, 12, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_DEBUG_DECRYPTION_ADDR_CHANNELr_fields[] = {
    { BUSYf, 1, 7, SOCF_RO },
    { CURR_ADDR_MATCHf, 1, 12, SOCF_RO },
    { FIFO_ALMOST_FULLf, 1, 9, SOCF_RO },
    { FIFO_EMPTYf, 1, 10, SOCF_RO },
    { FIFO_FULLf, 1, 8, SOCF_RO },
    { FIFO_ID_MATCHf, 1, 11, SOCF_RO },
    { LATENCYf, 16, 16, SOCF_LE|SOCF_RO },
    { RD_ADDR_COLLISIONf, 1, 13, SOCF_RO },
    { STATEf, 2, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_DEBUG_DECRYPTION_TOPr_fields[] = {
    { BUSYf, 1, 7, SOCF_RO },
    { ERROR1f, 1, 4, SOCF_RO },
    { ERROR2f, 2, 5, SOCF_LE|SOCF_RO },
    { LATENCYf, 16, 16, SOCF_LE|SOCF_RO },
    { STATEf, 4, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_DEBUG_ENCRYPTION_TOPr_fields[] = {
    { BUSYf, 1, 7, SOCF_RO },
    { FIFO_FULLf, 1, 4, SOCF_RO },
    { LATENCYf, 16, 16, SOCF_LE|SOCF_RO },
    { STATEf, 3, 0, SOCF_LE|SOCF_RO },
    { WR_ADDR_COLLISIONf, 1, 5, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_DEBUG_ENCRYPTION_WR_RESPr_fields[] = {
    { BUSYf, 1, 7, SOCF_RO },
    { ERROR_RESPf, 2, 4, SOCF_LE|SOCF_RO },
    { LATENCYf, 16, 16, SOCF_LE|SOCF_RO },
    { STATEf, 2, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_DEBUG_INV_RD_DATA_CONVr_fields[] = {
    { BUSYf, 1, 7, SOCF_RO },
    { FIFO_EMPTYf, 1, 1, SOCF_RO },
    { FIFO_FULLf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_DEBUG_INV_WR_TRANS_CONVr_fields[] = {
    { BUSYf, 1, 7, SOCF_RO },
    { LATENCYf, 16, 16, SOCF_LE|SOCF_RO },
    { STATEf, 2, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_DEBUG_RD_DATA_CONVr_fields[] = {
    { BUSYf, 1, 7, SOCF_RO },
    { LATENCYf, 16, 16, SOCF_LE|SOCF_RO },
    { STATEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_DEBUG_WR_TRANS_CONVr_fields[] = {
    { BUSYf, 1, 7, SOCF_RO },
    { LATENCYf, 16, 16, SOCF_LE|SOCF_RO },
    { STATEf, 3, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_DECRYPTION_LFSR_POLYr_fields[] = {
    { VALUEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_DECRYPTION_PARAMSr_fields[] = {
    { AES_CLK_GATING_PERCENTAGEf, 2, 8, SOCF_LE },
    { DISABLE_NOISE_GEN_SHAf, 1, 16, 0 },
    { DISABLE_RD_COLLISION_ADDR_CHECKf, 1, 24, 0 },
    { DISABLE_SHA_ERRORf, 1, 17, 0 },
    { MAX_OUTSTANDING_READ_REQf, 4, 28, SOCF_LE },
    { SW_RUN_LFSRf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_ENCRYPTION_PARAMSr_fields[] = {
    { AES_CLK_GATING_PERCENTAGEf, 2, 8, SOCF_LE },
    { DISABLE_NOISE_GEN_SHAf, 1, 16, 0 },
    { DISABLE_WR_COLLISION_ADDR_CHECKf, 1, 20, 0 },
    { ENABLE_RANDOM_AES_CTRf, 1, 24, 0 },
    { MAX_OUTSTANDING_WRITE_REQf, 4, 28, SOCF_LE },
    { SW_RUN_LFSRf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_FLASH0_TZ_BASEr_fields[] = {
    { ADDRf, 20, 12, SOCF_LE },
    { ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_FLASH0_TZ_ENDr_fields[] = {
    { ADDRf, 20, 12, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_FLASH1_TZ_BASEr_fields[] = {
    { ADDRf, 20, 12, SOCF_LE },
    { ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_FLASH1_TZ_ENDr_fields[] = {
    { ADDRf, 20, 12, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_FLASH2_TZ_BASEr_fields[] = {
    { ADDRf, 20, 12, SOCF_LE },
    { ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_FLASH2_TZ_ENDr_fields[] = {
    { ADDRf, 20, 12, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_FLASH3_TZ_BASEr_fields[] = {
    { ADDRf, 20, 12, SOCF_LE },
    { ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_FLASH3_TZ_ENDr_fields[] = {
    { ADDRf, 20, 12, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_FLASH_CW0_PARAMSr_fields[] = {
    { CW0_AES_ENf, 1, 16, 0 },
    { CW0_AES_KEY_SIZEf, 2, 8, SOCF_LE },
    { CW0_ENABLEf, 1, 0, 0 },
    { CW0_NON_SECUREf, 1, 1, 0 },
    { ENABLE_AES_ECB_MODE_DATA_SCRAMBLEf, 1, 12, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_FLASH_CW1_PARAMSr_fields[] = {
    { CW1_AES_ENf, 1, 16, 0 },
    { CW1_AES_KEY_SIZEf, 2, 8, SOCF_LE },
    { CW1_ENABLEf, 1, 0, 0 },
    { CW1_NON_SECUREf, 1, 1, 0 },
    { ENABLE_AES_ECB_MODE_DATA_SCRAMBLEf, 1, 12, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_FLASH_CW2_PARAMSr_fields[] = {
    { CW2_AES_ENf, 1, 16, 0 },
    { CW2_AES_KEY_SIZEf, 2, 8, SOCF_LE },
    { CW2_ENABLEf, 1, 0, 0 },
    { CW2_NON_SECUREf, 1, 1, 0 },
    { ENABLE_AES_ECB_MODE_DATA_SCRAMBLEf, 1, 12, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_FLASH_CW3_PARAMSr_fields[] = {
    { CW3_AES_ENf, 1, 16, 0 },
    { CW3_AES_KEY_SIZEf, 2, 8, SOCF_LE },
    { CW3_ENABLEf, 1, 0, 0 },
    { CW3_NON_SECUREf, 1, 1, 0 },
    { ENABLE_AES_ECB_MODE_DATA_SCRAMBLEf, 1, 12, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_IHOST_AXI_PARAMSr_fields[] = {
    { ARQOSf, 4, 0, SOCF_LE },
    { AWQOSf, 4, 4, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_INTERRUPT_ENABLEr_fields[] = {
    { DECRYPTION_RRESP_ERRORf, 1, 3, 0 },
    { DECRYPTION_SHA_ERRORf, 1, 4, 0 },
    { ECC_1B_ERRf, 1, 0, 0 },
    { ECC_MULTIB_ERRf, 1, 1, 0 },
    { ENCRYPTION_BRESP_ERRORf, 1, 2, 0 },
    { REGS_ECC_ERRORf, 1, 5, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_INTERRUPT_STATUSr_fields[] = {
    { DECRYPTION_RRESP_ERRORf, 1, 3, 0 },
    { DECRYPTION_SHA_ERRORf, 1, 4, 0 },
    { ECC_1B_ERRf, 1, 0, 0 },
    { ECC_MULTIB_ERRf, 1, 1, 0 },
    { ENCRYPTION_BRESP_ERRORf, 1, 2, 0 },
    { REGS_ECC_ERRORf, 1, 5, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_MEM_TM0r_fields[] = {
    { DATA_RAM0_TMf, 10, 0, SOCF_LE },
    { DATA_RAM1_TMf, 10, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_MEM_TM1r_fields[] = {
    { TAG_RAM_TAG_TMf, 8, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_PW_VALIDr_fields[] = {
    { ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_SMAU_NIC_IDM_TZ_BASEr_fields[] = {
    { ADDRf, 20, 12, SOCF_LE },
    { ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_SMAU_NIC_IDM_TZ_ENDr_fields[] = {
    { ADDRf, 20, 12, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SMAU_STATUSr_fields[] = {
    { BUSYf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_SMBUS_TIMING_CONFIG_2r_fields[] = {
    { TIMING_THIGH_100KHZf, 8, 8, SOCF_LE|SOCF_SIG },
    { TIMING_THIGH_400KHZf, 8, 24, SOCF_LE|SOCF_SIG },
    { TIMING_TLOW_100KHZf, 8, 0, SOCF_LE|SOCF_SIG },
    { TIMING_TLOW_400KHZf, 8, 16, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_88670_A0) || \
    defined(BCM_88950_A0)
soc_field_info_t soc_SMBUS_TIMING_CONFIG_2_BCM88670_A0r_fields[] = {
    { TIMING_THIGH_100KHZf, 8, 8, SOCF_LE },
    { TIMING_THIGH_400KHZf, 8, 24, SOCF_LE },
    { TIMING_TLOW_100KHZf, 8, 0, SOCF_LE },
    { TIMING_TLOW_400KHZf, 8, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SMP_MESSAGE_COUNTERr_fields[] = {
    { SMPMSGCNTf, 31, 0, SOCF_LE },
    { SMPMSGCNTOVFf, 1, 31, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SMP_MESSAGE_COUNTER_AND_STATUS_CONFIGURATIONr_fields[] = {
    { CNTBYTIMERf, 1, 31, 0 },
    { SMPCNTFLOW_PORTf, 16, 8, SOCF_LE },
    { SMPCNTTYPEf, 4, 0, SOCF_LE },
    { SMPFILTERBYFLOW_PORTf, 2, 24, SOCF_LE },
    { SMPFILTERBYTYPEf, 1, 4, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_SM_NLF_MTU_CHECKr_fields[] = {
    { MTU_IN_BYTESf, 14, 0, SOCF_LE },
    { SM_NLF_LOGICAL_PORT_NUMBERf, 7, 14, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SNOOPSIZEr_fields[] = {
    { SNOOPSIZEf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_SOFTRESETPBMr_fields[] = {
    { SOFTRESETPBMf, 29, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_SOFTRESETPBM_BCM53314_A0r_fields[] = {
    { SOFTRESETPBMf, 25, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SOFTRESETPBM_BCM53400_A0r_fields[] = {
    { SOFTRESETPBMf, 30, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_SOFTRESETPBM_BCM56150_A0r_fields[] = {
    { SOFTRESETPBMf, 30, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_SOFTRESETPBM_BCM56218_A0r_fields[] = {
    { SOFTRESETPBMf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_SOFTRESETPBM_BCM56224_A0r_fields[] = {
    { SOFTRESETPBMf, 30, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_SOFTRESETPBM_HIr_fields[] = {
    { SOFTRESETPBMf, 22, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_SOME_RDI_DEFECT_STATUSr_fields[] = {
    { FIRST_MA_INDEXf, 9, 11, SOCF_LE },
    { FIRST_RMEP_INDEXf, 11, 0, SOCF_LE },
    { MULTIf, 1, 20, 0 },
    { VALIDf, 1, 21, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SOME_RDI_DEFECT_STATUS_BCM53400_A0r_fields[] = {
    { FIRST_MA_INDEXf, 12, 12, SOCF_LE },
    { FIRST_RMEP_INDEXf, 12, 0, SOCF_LE },
    { MULTIf, 1, 24, 0 },
    { VALIDf, 1, 25, 0 }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_SOME_RDI_DEFECT_STATUS_BCM56150_A0r_fields[] = {
    { FIRST_MA_INDEXf, 12, 12, SOCF_LE },
    { FIRST_RMEP_INDEXf, 12, 0, SOCF_LE },
    { MULTIf, 1, 24, 0 },
    { VALIDf, 1, 25, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_SOME_RDI_DEFECT_STATUS_BCM56440_A0r_fields[] = {
    { FIRST_MA_INDEXf, 10, 12, SOCF_LE },
    { FIRST_RMEP_INDEXf, 12, 0, SOCF_LE },
    { MULTIf, 1, 22, 0 },
    { VALIDf, 1, 23, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0)
soc_field_info_t soc_SOME_RDI_DEFECT_STATUS_BCM56640_A0r_fields[] = {
    { FIRST_MA_INDEXf, 11, 13, SOCF_LE },
    { FIRST_RMEP_INDEXf, 13, 0, SOCF_LE },
    { MULTIf, 1, 24, 0 },
    { VALIDf, 1, 25, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SOTP_REGS_CHIP_CTRLr_fields[] = {
    { CLEAR_SYSCTRL_ALL_MASTER_NSf, 1, 0, 0 },
    { SW_AB_DEVICEf, 1, 8, 0 },
    { SW_AB_DEV_MODEf, 1, 9, 0 },
    { SW_CID_PROGf, 1, 6, 0 },
    { SW_MANU_PROGf, 1, 5, 0 },
    { SW_NON_AB_DEVICEf, 1, 7, 0 },
    { SW_OVERRIDE_CHIP_STATESf, 1, 4, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SOTP_REGS_OTP_ADDRr_fields[] = {
    { OTP_ROW_ADDRf, 10, 6, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SOTP_REGS_OTP_BAD_ADDRr_fields[] = {
    { OTP_BAD_ADDRf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SOTP_REGS_OTP_CTRL_0r_fields[] = {
    { OTP_CMDf, 5, 1, SOCF_LE },
    { STARTf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SOTP_REGS_OTP_ECCCNTr_fields[] = {
    { ECC_CCNTf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SOTP_REGS_OTP_PROG_CONTROLr_fields[] = {
    { CRC_DISABLEf, 1, 12, 0 },
    { DEBUG_CHALLENGE_RESPONSE_SUCCESSf, 1, 16, 0 },
    { MASK_OTP_RD_LOCKf, 1, 10, 0 },
    { MASK_OTP_WR_LOCKf, 1, 11, 0 },
    { OTP_COMPUTE_CRCf, 1, 1, 0 },
    { OTP_CPU_MODE_ENf, 1, 15, 0 },
    { OTP_DISABLE_ECCf, 1, 9, 0 },
    { OTP_ECC_WRENf, 1, 8, 0 },
    { OTP_HW_INIT_DONEf, 1, 0, 0 },
    { OTP_SFT_RESETf, 1, 14, 0 },
    { OVERRIDE_SEC_CONFIGf, 1, 23, 0 },
    { REGS_ECC_ENf, 4, 17, SOCF_LE },
    { REGS_ECC_ERRORf, 1, 21, SOCF_RO },
    { SW_SEC_CONFIGf, 8, 24, SOCF_LE },
    { SW_SOTP_NEUTRALIZEf, 1, 2, 0 },
    { ZEROIZE_ERRORf, 1, 6, SOCF_RO },
    { ZEROIZE_FSM_DONEf, 1, 5, SOCF_RO },
    { ZEROIZE_FSM_IN_PROGRESSf, 1, 4, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SOTP_REGS_OTP_RDDATA_0r_fields[] = {
    { OTP_RDATA_DOUTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SOTP_REGS_OTP_RDDATA_1r_fields[] = {
    { OTP_RDATA_ECCf, 7, 0, SOCF_LE },
    { OTP_RDATA_FAILf, 2, 7, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SOTP_REGS_OTP_RD_LOCKr_fields[] = {
    { BITSf, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SOTP_REGS_OTP_STATUS_1r_fields[] = {
    { CMD_DONEf, 1, 1, 0 },
    { ECC_CORf, 1, 16, 0 },
    { ECC_DETf, 1, 17, 0 },
    { SECTOR10_CRC_FAILf, 1, 26, 0 },
    { SECTOR11_CRC_FAILf, 1, 27, 0 },
    { SECTOR12_CRC_FAILf, 1, 28, 0 },
    { SECTOR13_CRC_FAILf, 1, 29, 0 },
    { SECTOR4_CRC_FAILf, 1, 20, 0 },
    { SECTOR5_CRC_FAILf, 1, 21, 0 },
    { SECTOR6_CRC_FAILf, 1, 22, 0 },
    { SECTOR7_CRC_FAILf, 1, 23, 0 },
    { SECTOR8_CRC_FAILf, 1, 24, 0 },
    { SECTOR9_CRC_FAILf, 1, 25, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SOTP_REGS_OTP_WRDATA_0r_fields[] = {
    { OTP_WDATA_DINf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SOTP_REGS_OTP_WRDATA_1r_fields[] = {
    { OTP_WDATA_ECCf, 7, 0, SOCF_LE },
    { OTP_WDATA_FAILf, 2, 7, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SOTP_REGS_SMAU_CTRLr_fields[] = {
    { SMAU_RAM_CFG_OWLf, 2, 0, SOCF_LE },
    { SMAU_ROM_CFG_OWLf, 2, 2, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SOTP_REGS_SOTP_CHIP_STATESr_fields[] = {
    { CHIP_INVALIDf, 1, 6, SOCF_RO },
    { DEVELOPMENT_ABf, 1, 5, SOCF_RO },
    { MANU_DEBUGf, 1, 8, SOCF_RO },
    { PENDING_ABf, 1, 3, SOCF_RO },
    { PRODUCTION_ABf, 1, 4, SOCF_RO },
    { PRODUCTION_NON_ABf, 1, 2, SOCF_RO },
    { SOTP_DISABLEDf, 1, 17, SOCF_RO },
    { SOTP_ERASEDf, 1, 16, SOCF_RO },
    { UNASSIGNEDf, 1, 1, SOCF_RO },
    { UNPROGRAMMEDf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_SOURCE_VP_PDA_CONTROL_1r_fields[] = {
    { RAM_1_PDAf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_SPARE_NLF_MTU_CHECKr_fields[] = {
    { MTU_IN_BYTESf, 14, 0, SOCF_LE },
    { SPARE_NLF_LOGICAL_PORT_NUMBERf, 7, 14, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SPAUIPORTDELAYr_fields[] = {
    { SPAUIPORTDELAYf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SPAUISELr_fields[] = {
    { MAL_ISSGMII_2_5f, 16, 16, SOCF_LE },
    { SPAUISELf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SPAUI_EXTENSIONS1r_fields[] = {
    { LFS_RESPONSETOLFf, 3, 24, SOCF_LE },
    { LFS_RESPONSETORFf, 3, 28, SOCF_LE },
    { RXALTCRCMODEf, 1, 11, 0 },
    { RXBCTCHPOSITIONf, 2, 8, SOCF_LE },
    { RXBCTENBTf, 1, 14, 0 },
    { RXBCTENCHf, 1, 13, 0 },
    { RXBCTENCRCCHECKf, 1, 15, 0 },
    { RXBCTENLLFCf, 1, 12, 0 },
    { RXBCTSIZEf, 2, 4, SOCF_LE },
    { RXCRC24MODEf, 1, 3, 0 },
    { RXCRCCHECKENf, 1, 1, 0 },
    { RXCRCTERMINATEENf, 1, 2, SOCF_RES },
    { RXENSUREFCEINDf, 1, 16, 0 },
    { RXPREAMBLESIZEf, 2, 6, SOCF_LE },
    { RXPREAMBLESOPf, 1, 10, 0 },
    { TXIPGMAXCREDIT_7f, 1, 18, 0 },
    { TXSOPONODDONLYf, 1, 17, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SPAUI_EXTENSIONS2r_fields[] = {
    { TXALTCRCMODEf, 1, 11, 0 },
    { TXBCTCHPOSITIONf, 2, 8, SOCF_LE },
    { TXBCTOVRDBTf, 1, 14, 0 },
    { TXBCTOVRDBTVALUEf, 3, 24, SOCF_LE },
    { TXBCTOVRDCHf, 1, 13, 0 },
    { TXBCTOVRDCHVALUEf, 8, 16, SOCF_LE },
    { TXBCTOVRDCRCf, 1, 15, 0 },
    { TXBCTOVRDCRCVALUEf, 4, 28, SOCF_LE },
    { TXBCTOVRDLLFCf, 1, 12, 0 },
    { TXBCTOVRDLLFCVALUEf, 1, 27, 0 },
    { TXBCTSIZEf, 2, 4, SOCF_LE },
    { TXCRC24MODEf, 1, 3, 0 },
    { TXCRCINSERTENf, 1, 2, SOCF_RES },
    { TXPREAMBLESIZEf, 2, 6, SOCF_LE },
    { TXPREAMBLESOPf, 1, 10, 0 },
    { TXSOPONEVENONLYf, 1, 0, 0 },
    { TX_A_ONEVENONLYf, 1, 1, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SPAUI_INSERTIDLECONFIGr_fields[] = {
    { TXINSERTIDLESCOUNTf, 24, 0, SOCF_LE },
    { TXINSERTIDLESMODEf, 2, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SPEED_LIMIT_ENTRY0_PHYSICAL_PORT_NUMBERr_fields[] = {
    { PHYSICAL_PORT_NUMBERf, 6, 0, SOCF_LE },
    { RSVD_6f, 26, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SPEED_LIMIT_ENTRY10_PHYSICAL_PORT_NUMBERr_fields[] = {
    { PHYSICAL_PORT_NUMBERf, 6, 0, SOCF_LE },
    { RSVD_6f, 26, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SPEED_LIMIT_ENTRY11_PHYSICAL_PORT_NUMBERr_fields[] = {
    { PHYSICAL_PORT_NUMBERf, 6, 0, SOCF_LE },
    { RSVD_6f, 26, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SPEED_LIMIT_ENTRY12_PHYSICAL_PORT_NUMBERr_fields[] = {
    { PHYSICAL_PORT_NUMBERf, 6, 0, SOCF_LE },
    { RSVD_6f, 26, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SPEED_LIMIT_ENTRY13_PHYSICAL_PORT_NUMBERr_fields[] = {
    { PHYSICAL_PORT_NUMBERf, 6, 0, SOCF_LE },
    { RSVD_6f, 26, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SPEED_LIMIT_ENTRY14_PHYSICAL_PORT_NUMBERr_fields[] = {
    { PHYSICAL_PORT_NUMBERf, 6, 0, SOCF_LE },
    { RSVD_6f, 26, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SPEED_LIMIT_ENTRY15_PHYSICAL_PORT_NUMBERr_fields[] = {
    { PHYSICAL_PORT_NUMBERf, 6, 0, SOCF_LE },
    { RSVD_6f, 26, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SPEED_LIMIT_ENTRY16_PHYSICAL_PORT_NUMBERr_fields[] = {
    { PHYSICAL_PORT_NUMBERf, 6, 0, SOCF_LE },
    { RSVD_6f, 26, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SPEED_LIMIT_ENTRY17_PHYSICAL_PORT_NUMBERr_fields[] = {
    { PHYSICAL_PORT_NUMBERf, 6, 0, SOCF_LE },
    { RSVD_6f, 26, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SPEED_LIMIT_ENTRY18_PHYSICAL_PORT_NUMBERr_fields[] = {
    { PHYSICAL_PORT_NUMBERf, 6, 0, SOCF_LE },
    { RSVD_6f, 26, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SPEED_LIMIT_ENTRY19_PHYSICAL_PORT_NUMBERr_fields[] = {
    { PHYSICAL_PORT_NUMBERf, 6, 0, SOCF_LE },
    { RSVD_6f, 26, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SPEED_LIMIT_ENTRY1_PHYSICAL_PORT_NUMBERr_fields[] = {
    { PHYSICAL_PORT_NUMBERf, 6, 0, SOCF_LE },
    { RSVD_6f, 26, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SPEED_LIMIT_ENTRY20_PHYSICAL_PORT_NUMBERr_fields[] = {
    { PHYSICAL_PORT_NUMBERf, 6, 0, SOCF_LE },
    { RSVD_6f, 26, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SPEED_LIMIT_ENTRY21_PHYSICAL_PORT_NUMBERr_fields[] = {
    { PHYSICAL_PORT_NUMBERf, 6, 0, SOCF_LE },
    { RSVD_6f, 26, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SPEED_LIMIT_ENTRY22_PHYSICAL_PORT_NUMBERr_fields[] = {
    { PHYSICAL_PORT_NUMBERf, 6, 0, SOCF_LE },
    { RSVD_6f, 26, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SPEED_LIMIT_ENTRY23_PHYSICAL_PORT_NUMBERr_fields[] = {
    { PHYSICAL_PORT_NUMBERf, 6, 0, SOCF_LE },
    { RSVD_6f, 26, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SPEED_LIMIT_ENTRY2_PHYSICAL_PORT_NUMBERr_fields[] = {
    { PHYSICAL_PORT_NUMBERf, 6, 0, SOCF_LE },
    { RSVD_6f, 26, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SPEED_LIMIT_ENTRY3_PHYSICAL_PORT_NUMBERr_fields[] = {
    { PHYSICAL_PORT_NUMBERf, 6, 0, SOCF_LE },
    { RSVD_6f, 26, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SPEED_LIMIT_ENTRY4_PHYSICAL_PORT_NUMBERr_fields[] = {
    { PHYSICAL_PORT_NUMBERf, 6, 0, SOCF_LE },
    { RSVD_6f, 26, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SPEED_LIMIT_ENTRY5_PHYSICAL_PORT_NUMBERr_fields[] = {
    { PHYSICAL_PORT_NUMBERf, 6, 0, SOCF_LE },
    { RSVD_6f, 26, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SPEED_LIMIT_ENTRY6_PHYSICAL_PORT_NUMBERr_fields[] = {
    { PHYSICAL_PORT_NUMBERf, 6, 0, SOCF_LE },
    { RSVD_6f, 26, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SPEED_LIMIT_ENTRY7_PHYSICAL_PORT_NUMBERr_fields[] = {
    { PHYSICAL_PORT_NUMBERf, 6, 0, SOCF_LE },
    { RSVD_6f, 26, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SPEED_LIMIT_ENTRY8_PHYSICAL_PORT_NUMBERr_fields[] = {
    { PHYSICAL_PORT_NUMBERf, 6, 0, SOCF_LE },
    { RSVD_6f, 26, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SPEED_LIMIT_ENTRY9_PHYSICAL_PORT_NUMBERr_fields[] = {
    { PHYSICAL_PORT_NUMBERf, 6, 0, SOCF_LE },
    { RSVD_6f, 26, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_SPORT_CTL_REGr_fields[] = {
    { SPORT_EN_BITf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SPORT_ECC_CONTROLr_fields[] = {
    { RX_FIFO_MEM_ECC_ENf, 1, 1, 0 },
    { TX_FIFO_MEM_ECC_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SPORT_FORCE_DOUBLE_BIT_ERRORr_fields[] = {
    { RX_FIFO_MEMf, 1, 1, SOCF_RES },
    { TX_FIFO_MEMf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SPORT_INTR_ENABLEr_fields[] = {
    { RX_FIFO_MEM_ERRf, 1, 1, SOCF_RO },
    { TX_FIFO_MEM_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SPORT_INTR_STATUSr_fields[] = {
    { RX_FIFO_MEM_ERRf, 1, 1, SOCF_RO },
    { TX_FIFO_MEM_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_SPORT_RX_FIFO_MEM_ECC_STATUSr_fields[] = {
    { DOUBLE_BIT_ERRf, 1, 6, 0 },
    { ECC_ERRf, 1, 0, 0 },
    { ENTRY_IDXf, 4, 2, SOCF_LE|SOCF_RO },
    { MULTIPLE_ERRf, 1, 1, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SPP_CFG_FIFO_THRESHr_fields[] = {
    { FULL_THRESHf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SPP_CFG_NO_OVERRIDEr_fields[] = {
    { HOLDf, 1, 0, 0 },
    { MAXf, 1, 1, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SPP_PRIORITY0r_fields[] = {
    { ANEMICf, 4, 4, SOCF_LE },
    { EFf, 4, 20, SOCF_LE },
    { HOLDf, 4, 16, SOCF_LE },
    { HUNGRYf, 4, 12, SOCF_LE },
    { MAXPRIf, 4, 28, SOCF_LE },
    { NOPRIf, 4, 0, SOCF_LE },
    { SATISFIEDf, 4, 8, SOCF_LE },
    { SUPER_EFf, 4, 24, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SPP_PRIORITY1r_fields[] = {
    { SP0f, 4, 0, SOCF_LE },
    { SP1f, 4, 4, SOCF_LE },
    { SP2f, 4, 8, SOCF_LE },
    { SP3f, 4, 12, SOCF_LE },
    { SP4f, 4, 16, SOCF_LE },
    { SP5f, 4, 20, SOCF_LE },
    { SP6f, 4, 24, SOCF_LE },
    { SP7f, 4, 28, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SPRDLYr_fields[] = {
    { SPRDLYf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SPRDLYFRACTIONr_fields[] = {
    { SPRDLYFRACTIONf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_SQFSUM1_TCID_0r_fields[] = {
    { BATM_LSQSIGMAf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
soc_field_info_t soc_SRAM_0_ECC_ERROR_ADDRESSr_fields[] = {
    { SRAM_0_ERR_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_SRAM_0_ECC_ERROR_ADDRESS_BCM56440_A0r_fields[] = {
    { SRAM_0_ERR_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_SRAM_0_ECC_ERROR_ADDRESS_BCM88030_A0r_fields[] = {
    { SRAM_0_ERR_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_SRAM_0_ECC_ERROR_STATUSr_fields[] = {
    { COR_1B_ERRf, 1, 0, SOCF_RO },
    { DEBUG_PERR_ON_ECC_BITSf, 1, 9, SOCF_RO },
    { DEBUG_SYNf, 7, 2, SOCF_LE|SOCF_RO },
    { DET_2B_ERRf, 1, 1, SOCF_RO },
    { RESERVED_0f, 22, 10, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0)
soc_field_info_t soc_SRAM_0_ECC_ERROR_STATUS_BCM56440_A0r_fields[] = {
    { DEBUG_PERR_ON_ECC_BITSf, 1, 8, SOCF_RO },
    { DEBUG_SYNf, 7, 1, SOCF_LE|SOCF_RO },
    { DET_2B_ERRf, 1, 0, SOCF_RO },
    { RESERVED_0f, 23, 9, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_B0)
soc_field_info_t soc_SRAM_0_ECC_ERROR_STATUS_BCM56440_B0r_fields[] = {
    { COR_1B_ERRf, 1, 0, SOCF_RO },
    { DEBUG_PERR_ON_ECC_BITSf, 1, 9, SOCF_RO },
    { DEBUG_SYNf, 7, 2, SOCF_LE|SOCF_RO },
    { DET_2B_ERRf, 1, 1, SOCF_RO },
    { RESERVED_0f, 22, 10, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_SRAM_0_ECC_ERROR_STATUS_BCM88030_A0r_fields[] = {
    { COR_1B_ERRf, 1, 0, SOCF_RO },
    { DEBUG_PERR_ON_ECC_BITSf, 1, 9, SOCF_RO },
    { DEBUG_SYNf, 7, 2, SOCF_LE|SOCF_RO },
    { DET_2B_ERRf, 1, 1, SOCF_RO },
    { RESERVED_0f, 22, 10, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_SRAM_0_ECC_ERROR_STATUS_BCM88202_A0r_fields[] = {
    { COR_1B_ERRf, 1, 0, SOCF_RO },
    { DEBUG_PERR_ON_ECC_BITSf, 1, 9, SOCF_RO },
    { DEBUG_SYNf, 7, 2, SOCF_LE|SOCF_RO },
    { DET_2B_ERRf, 1, 1, SOCF_RO },
    { FIELD_10_31f, 22, 10, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
soc_field_info_t soc_SRAM_1_ECC_ERROR_ADDRESSr_fields[] = {
    { SRAM_1_ERR_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_SRAM_1_ECC_ERROR_ADDRESS_BCM56440_A0r_fields[] = {
    { SRAM_1_ERR_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_SRAM_1_ECC_ERROR_ADDRESS_BCM88030_A0r_fields[] = {
    { SRAM_1_ERR_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
soc_field_info_t soc_SRAM_2_ECC_ERROR_ADDRESSr_fields[] = {
    { SRAM_2_ERR_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_SRAM_2_ECC_ERROR_ADDRESS_BCM56440_A0r_fields[] = {
    { SRAM_2_ERR_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_SRAM_2_ECC_ERROR_ADDRESS_BCM88030_A0r_fields[] = {
    { SRAM_2_ERR_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
soc_field_info_t soc_SRAM_3_ECC_ERROR_ADDRESSr_fields[] = {
    { SRAM_3_ERR_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_SRAM_3_ECC_ERROR_ADDRESS_BCM56440_A0r_fields[] = {
    { SRAM_3_ERR_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_SRAM_3_ECC_ERROR_ADDRESS_BCM88030_A0r_fields[] = {
    { SRAM_3_ERR_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
soc_field_info_t soc_SRAM_4_ECC_ERROR_ADDRESSr_fields[] = {
    { SRAM_4_ERR_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_SRAM_4_ECC_ERROR_ADDRESS_BCM56440_A0r_fields[] = {
    { SRAM_4_ERR_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_SRAM_4_ECC_ERROR_ADDRESS_BCM88030_A0r_fields[] = {
    { SRAM_4_ERR_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
soc_field_info_t soc_SRAM_5_ECC_ERROR_ADDRESSr_fields[] = {
    { SRAM_5_ERR_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_SRAM_5_ECC_ERROR_ADDRESS_BCM56440_A0r_fields[] = {
    { SRAM_5_ERR_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_SRAM_5_ECC_ERROR_ADDRESS_BCM88030_A0r_fields[] = {
    { SRAM_5_ERR_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
soc_field_info_t soc_SRAM_6_ECC_ERROR_ADDRESSr_fields[] = {
    { SRAM_6_ERR_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_SRAM_6_ECC_ERROR_ADDRESS_BCM56440_A0r_fields[] = {
    { SRAM_6_ERR_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_SRAM_6_ECC_ERROR_ADDRESS_BCM88030_A0r_fields[] = {
    { SRAM_6_ERR_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
soc_field_info_t soc_SRAM_7_ECC_ERROR_ADDRESSr_fields[] = {
    { SRAM_7_ERR_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_SRAM_7_ECC_ERROR_ADDRESS_BCM56440_A0r_fields[] = {
    { SRAM_7_ERR_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_SRAM_7_ECC_ERROR_ADDRESS_BCM88030_A0r_fields[] = {
    { SRAM_7_ERR_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_SRAM_ECC_INTR_CLEARr_fields[] = {
    { CLEAR_FOR_RESERVED_0f, 1, 0, SOCF_SIG|SOCF_RES },
    { CLEAR_FOR_RESERVED_1f, 1, 1, SOCF_SIG|SOCF_RES },
    { CLEAR_FOR_RESERVED_2f, 1, 2, SOCF_SIG|SOCF_RES },
    { CLEAR_FOR_RESERVED_3f, 1, 3, SOCF_SIG|SOCF_RES },
    { CLEAR_FOR_SRAM_0_ECC_COR_1B_INTRf, 1, 4, SOCF_SIG },
    { CLEAR_FOR_SRAM_0_ECC_DET_2B_INTRf, 1, 5, SOCF_SIG },
    { CLEAR_FOR_SRAM_1_ECC_COR_1B_INTRf, 1, 6, SOCF_SIG },
    { CLEAR_FOR_SRAM_1_ECC_DET_2B_INTRf, 1, 7, SOCF_SIG },
    { CLEAR_FOR_SRAM_2_ECC_COR_1B_INTRf, 1, 8, SOCF_SIG },
    { CLEAR_FOR_SRAM_2_ECC_DET_2B_INTRf, 1, 9, SOCF_SIG },
    { CLEAR_FOR_SRAM_3_ECC_COR_1B_INTRf, 1, 10, SOCF_SIG },
    { CLEAR_FOR_SRAM_3_ECC_DET_2B_INTRf, 1, 11, SOCF_SIG },
    { CLEAR_FOR_SRAM_4_ECC_COR_1B_INTRf, 1, 12, SOCF_SIG },
    { CLEAR_FOR_SRAM_4_ECC_DET_2B_INTRf, 1, 13, SOCF_SIG },
    { CLEAR_FOR_SRAM_5_ECC_COR_1B_INTRf, 1, 14, SOCF_SIG },
    { CLEAR_FOR_SRAM_5_ECC_DET_2B_INTRf, 1, 15, SOCF_SIG },
    { CLEAR_FOR_SRAM_6_ECC_COR_1B_INTRf, 1, 16, SOCF_SIG },
    { CLEAR_FOR_SRAM_6_ECC_DET_2B_INTRf, 1, 17, SOCF_SIG },
    { CLEAR_FOR_SRAM_7_ECC_COR_1B_INTRf, 1, 18, SOCF_SIG },
    { CLEAR_FOR_SRAM_7_ECC_DET_2B_INTRf, 1, 19, SOCF_SIG },
    { RESERVED_0f, 12, 20, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_B0)
soc_field_info_t soc_SRAM_ECC_INTR_CLEAR_BCM56440_B0r_fields[] = {
    { CLEAR_FOR_RESERVED_0f, 1, 0, SOCF_RES },
    { CLEAR_FOR_RESERVED_1f, 1, 1, SOCF_RES },
    { CLEAR_FOR_RESERVED_2f, 1, 2, SOCF_RES },
    { CLEAR_FOR_RESERVED_3f, 1, 3, SOCF_RES },
    { CLEAR_FOR_SRAM_0_ECC_COR_1B_INTRf, 1, 4, 0 },
    { CLEAR_FOR_SRAM_0_ECC_DET_2B_INTRf, 1, 5, 0 },
    { CLEAR_FOR_SRAM_1_ECC_COR_1B_INTRf, 1, 6, 0 },
    { CLEAR_FOR_SRAM_1_ECC_DET_2B_INTRf, 1, 7, 0 },
    { CLEAR_FOR_SRAM_2_ECC_COR_1B_INTRf, 1, 8, 0 },
    { CLEAR_FOR_SRAM_2_ECC_DET_2B_INTRf, 1, 9, 0 },
    { CLEAR_FOR_SRAM_3_ECC_COR_1B_INTRf, 1, 10, 0 },
    { CLEAR_FOR_SRAM_3_ECC_DET_2B_INTRf, 1, 11, 0 },
    { CLEAR_FOR_SRAM_4_ECC_COR_1B_INTRf, 1, 12, 0 },
    { CLEAR_FOR_SRAM_4_ECC_DET_2B_INTRf, 1, 13, 0 },
    { CLEAR_FOR_SRAM_5_ECC_COR_1B_INTRf, 1, 14, 0 },
    { CLEAR_FOR_SRAM_5_ECC_DET_2B_INTRf, 1, 15, 0 },
    { CLEAR_FOR_SRAM_6_ECC_COR_1B_INTRf, 1, 16, 0 },
    { CLEAR_FOR_SRAM_6_ECC_DET_2B_INTRf, 1, 17, 0 },
    { CLEAR_FOR_SRAM_7_ECC_COR_1B_INTRf, 1, 18, 0 },
    { CLEAR_FOR_SRAM_7_ECC_DET_2B_INTRf, 1, 19, 0 },
    { RESERVED_0f, 12, 20, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_SRAM_ECC_INTR_CLEAR_BCM88030_A0r_fields[] = {
    { CLEAR_FOR_RESERVED_0f, 1, 0, SOCF_RES },
    { CLEAR_FOR_RESERVED_1f, 1, 1, SOCF_RES },
    { CLEAR_FOR_RESERVED_2f, 1, 2, SOCF_RES },
    { CLEAR_FOR_RESERVED_3f, 1, 3, SOCF_RES },
    { CLEAR_FOR_SRAM_0_ECC_COR_1B_INTRf, 1, 4, 0 },
    { CLEAR_FOR_SRAM_0_ECC_DET_2B_INTRf, 1, 5, 0 },
    { CLEAR_FOR_SRAM_1_ECC_COR_1B_INTRf, 1, 6, 0 },
    { CLEAR_FOR_SRAM_1_ECC_DET_2B_INTRf, 1, 7, 0 },
    { CLEAR_FOR_SRAM_2_ECC_COR_1B_INTRf, 1, 8, 0 },
    { CLEAR_FOR_SRAM_2_ECC_DET_2B_INTRf, 1, 9, 0 },
    { CLEAR_FOR_SRAM_3_ECC_COR_1B_INTRf, 1, 10, 0 },
    { CLEAR_FOR_SRAM_3_ECC_DET_2B_INTRf, 1, 11, 0 },
    { CLEAR_FOR_SRAM_4_ECC_COR_1B_INTRf, 1, 12, 0 },
    { CLEAR_FOR_SRAM_4_ECC_DET_2B_INTRf, 1, 13, 0 },
    { CLEAR_FOR_SRAM_5_ECC_COR_1B_INTRf, 1, 14, 0 },
    { CLEAR_FOR_SRAM_5_ECC_DET_2B_INTRf, 1, 15, 0 },
    { CLEAR_FOR_SRAM_6_ECC_COR_1B_INTRf, 1, 16, 0 },
    { CLEAR_FOR_SRAM_6_ECC_DET_2B_INTRf, 1, 17, 0 },
    { CLEAR_FOR_SRAM_7_ECC_COR_1B_INTRf, 1, 18, 0 },
    { CLEAR_FOR_SRAM_7_ECC_DET_2B_INTRf, 1, 19, 0 },
    { RESERVED_0f, 12, 20, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_SRAM_ECC_INTR_CLEAR_BCM88202_A0r_fields[] = {
    { CLEAR_FOR_SRAM_0_ECC_COR_1B_INTRf, 1, 4, SOCF_SIG },
    { CLEAR_FOR_SRAM_0_ECC_DET_2B_INTRf, 1, 5, SOCF_SIG },
    { CLEAR_FOR_SRAM_1_ECC_COR_1B_INTRf, 1, 6, SOCF_SIG },
    { CLEAR_FOR_SRAM_1_ECC_DET_2B_INTRf, 1, 7, SOCF_SIG },
    { CLEAR_FOR_SRAM_2_ECC_COR_1B_INTRf, 1, 8, SOCF_SIG },
    { CLEAR_FOR_SRAM_2_ECC_DET_2B_INTRf, 1, 9, SOCF_SIG },
    { CLEAR_FOR_SRAM_3_ECC_COR_1B_INTRf, 1, 10, SOCF_SIG },
    { CLEAR_FOR_SRAM_3_ECC_DET_2B_INTRf, 1, 11, SOCF_SIG },
    { CLEAR_FOR_SRAM_4_ECC_COR_1B_INTRf, 1, 12, SOCF_SIG },
    { CLEAR_FOR_SRAM_4_ECC_DET_2B_INTRf, 1, 13, SOCF_SIG },
    { CLEAR_FOR_SRAM_5_ECC_COR_1B_INTRf, 1, 14, SOCF_SIG },
    { CLEAR_FOR_SRAM_5_ECC_DET_2B_INTRf, 1, 15, SOCF_SIG },
    { CLEAR_FOR_SRAM_6_ECC_COR_1B_INTRf, 1, 16, SOCF_SIG },
    { CLEAR_FOR_SRAM_6_ECC_DET_2B_INTRf, 1, 17, SOCF_SIG },
    { CLEAR_FOR_SRAM_7_ECC_COR_1B_INTRf, 1, 18, SOCF_SIG },
    { CLEAR_FOR_SRAM_7_ECC_DET_2B_INTRf, 1, 19, SOCF_SIG },
    { FIELD_0_0f, 1, 0, SOCF_SIG },
    { FIELD_1_1f, 1, 1, SOCF_SIG },
    { FIELD_20_31f, 12, 20, SOCF_LE|SOCF_RO },
    { FIELD_2_2f, 1, 2, SOCF_SIG },
    { FIELD_3_3f, 1, 3, SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_SRAM_MEM_ARRAY_CTRLr_fields[] = {
    { MEM_TM_00f, 10, 0, SOCF_LE },
    { MEM_TM_01f, 10, 16, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_SRAM_MEM_ARRAY_CTRL_2r_fields[] = {
    { MEM_TM_10f, 10, 0, SOCF_LE },
    { MEM_TM_11f, 10, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SRAM_MEM_ARRAY_CTRL_BCM53400_A0r_fields[] = {
    { MEM_TM00f, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_SRAM_MEM_ARRAY_CTRL_BCM56450_A0r_fields[] = {
    { MEM_TM00f, 5, 0, SOCF_LE },
    { MEM_TM01f, 5, 5, SOCF_LE },
    { MEM_TM10f, 5, 10, SOCF_LE },
    { MEM_TM11f, 5, 15, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_SRAM_MEM_BAD_ADDRr_fields[] = {
    { MEM_BAD_ADDRf, 24, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SRAM_MEM_BAD_ADDR_BCM53400_A0r_fields[] = {
    { MEM_BAD_ADDRf, 24, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_SRAM_MEM_BAD_ADDR_BCM56450_A0r_fields[] = {
    { MEM_BAD_ADDRf, 24, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_SRAM_MEM_BAD_CMDr_fields[] = {
    { MEM_BAD_ACCf, 1, 16, 0 },
    { MEM_BAD_COR_Rf, 1, 19, 0 },
    { MEM_BAD_COR_Wf, 1, 18, 0 },
    { MEM_BAD_PROTf, 4, 4, SOCF_LE|SOCF_RO|SOCF_SIG },
    { MEM_BAD_SBMAf, 2, 8, SOCF_LE|SOCF_RO|SOCF_SIG },
    { MEM_BAD_SIZEf, 3, 1, SOCF_LE|SOCF_RO|SOCF_SIG },
    { MEM_BAD_TRANSf, 2, 10, SOCF_LE|SOCF_RO|SOCF_SIG },
    { MEM_BAD_UNCORf, 1, 17, 0 },
    { MEM_BAD_WRITEf, 1, 0, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SRAM_MEM_BAD_CMD_BCM53400_A0r_fields[] = {
    { MEM_BAD_ACCf, 1, 16, 0 },
    { MEM_BAD_COR_Rf, 1, 19, 0 },
    { MEM_BAD_COR_Wf, 1, 18, 0 },
    { MEM_BAD_PROTf, 4, 4, SOCF_LE|SOCF_RO },
    { MEM_BAD_SBMAf, 2, 8, SOCF_LE|SOCF_RO },
    { MEM_BAD_SIZEf, 3, 1, SOCF_LE|SOCF_RO },
    { MEM_BAD_TRANSf, 2, 10, SOCF_LE|SOCF_RO },
    { MEM_BAD_UNCORf, 1, 17, 0 },
    { MEM_BAD_WRITEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_SRAM_MEM_BAD_CMD_BCM56450_A0r_fields[] = {
    { MEM_BAD_ACCf, 1, 16, 0 },
    { MEM_BAD_COR_Rf, 1, 19, 0 },
    { MEM_BAD_COR_Wf, 1, 18, 0 },
    { MEM_BAD_PROTf, 4, 4, SOCF_LE|SOCF_RO },
    { MEM_BAD_SBMAf, 2, 8, SOCF_LE|SOCF_RO },
    { MEM_BAD_SIZEf, 3, 1, SOCF_LE|SOCF_RO },
    { MEM_BAD_TRANSf, 2, 10, SOCF_LE|SOCF_RO },
    { MEM_BAD_UNCORf, 1, 17, 0 },
    { MEM_BAD_WRITEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_SRAM_MEM_BAD_DATAr_fields[] = {
    { MEM_BAD_DATAf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SRAM_MEM_BAD_DATA_BCM53400_A0r_fields[] = {
    { MEM_BAD_DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_SRAM_MEM_BAD_DATA_BCM56450_A0r_fields[] = {
    { MEM_BAD_DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_SRAM_MEM_BAD_ECCr_fields[] = {
    { MEM_BAD_ECCf, 8, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SRAM_MEM_BAD_ECC_BCM53400_A0r_fields[] = {
    { MEM_BAD_ECCf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_SRAM_MEM_BAD_ECC_BCM56450_A0r_fields[] = {
    { MEM_BAD_ECCf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_88670_A0) || \
    defined(BCM_88950_A0)
soc_field_info_t soc_SRAM_MEM_CNTr_fields[] = {
    { MEM_CCNTf, 16, 0, SOCF_LE },
    { MEM_CTHRESHf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_SRAM_MEM_CNT_BCM56450_A0r_fields[] = {
    { MEM_CCNTf, 16, 0, SOCF_LE },
    { MEM_CTHRESHf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_88670_A0) || \
    defined(BCM_88950_A0)
soc_field_info_t soc_SRAM_MEM_CTRLr_fields[] = {
    { MEM_EN_OPENf, 1, 4, 0 },
    { MEM_ERR_PROTf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_SRAM_MEM_CTRL_BCM56450_A0r_fields[] = {
    { MEM_EN_OPENf, 1, 4, 0 },
    { MEM_ERR_PROTf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_SRAM_MEM_OPEN_BASE0r_fields[] = {
    { MEM_OPEN_BASE0f, 14, 5, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_SRAM_MEM_OPEN_BASE1r_fields[] = {
    { MEM_OPEN_BASE1f, 14, 5, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_SRAM_MEM_OPEN_BASE2r_fields[] = {
    { MEM_OPEN_BASE2f, 14, 5, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_SRAM_MEM_OPEN_BASE3r_fields[] = {
    { MEM_OPEN_BASE3f, 14, 5, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SRAM_MEM_OPEN_BASE0_BCM53400_A0r_fields[] = {
    { MEM_OPEN_BASE0f, 13, 2, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_SRAM_MEM_OPEN_BASE0_BCM56150_A0r_fields[] = {
    { MEM_OPEN_BASE0f, 12, 2, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SRAM_MEM_OPEN_BASE1_BCM53400_A0r_fields[] = {
    { MEM_OPEN_BASE1f, 13, 2, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_SRAM_MEM_OPEN_BASE1_BCM56150_A0r_fields[] = {
    { MEM_OPEN_BASE1f, 12, 2, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SRAM_MEM_OPEN_BASE2_BCM53400_A0r_fields[] = {
    { MEM_OPEN_BASE2f, 13, 2, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_SRAM_MEM_OPEN_BASE2_BCM56150_A0r_fields[] = {
    { MEM_OPEN_BASE2f, 12, 2, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SRAM_MEM_OPEN_BASE3_BCM53400_A0r_fields[] = {
    { MEM_OPEN_BASE3f, 13, 2, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_SRAM_MEM_OPEN_BASE3_BCM56150_A0r_fields[] = {
    { MEM_OPEN_BASE3f, 12, 2, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_SRAM_MEM_OPEN_BASE_0r_fields[] = {
    { MEM_OPEN_BASE_0f, 15, 5, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_SRAM_MEM_OPEN_BASE_1r_fields[] = {
    { MEM_OPEN_BASE_1f, 15, 5, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_SRAM_MEM_OPEN_BASE_2r_fields[] = {
    { MEM_OPEN_BASE_2f, 15, 5, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_SRAM_MEM_OPEN_BASE_3r_fields[] = {
    { MEM_OPEN_BASE_3f, 15, 5, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_SRAM_MEM_OPEN_ENA0r_fields[] = {
    { MEM_OPEN_ENA0f, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_SRAM_MEM_OPEN_ENA1r_fields[] = {
    { MEM_OPEN_ENA1f, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_SRAM_MEM_OPEN_ENA2r_fields[] = {
    { MEM_OPEN_ENA2f, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_SRAM_MEM_OPEN_ENA3r_fields[] = {
    { MEM_OPEN_ENA3f, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SRAM_MEM_OPEN_ENA0_BCM53400_A0r_fields[] = {
    { MEM_OPEN_ENA0f, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SRAM_MEM_OPEN_ENA1_BCM53400_A0r_fields[] = {
    { MEM_OPEN_ENA1f, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SRAM_MEM_OPEN_ENA2_BCM53400_A0r_fields[] = {
    { MEM_OPEN_ENA2f, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SRAM_MEM_OPEN_ENA3_BCM53400_A0r_fields[] = {
    { MEM_OPEN_ENA3f, 1, 0, 0 }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_SRAM_MEM_OPEN_ENA_0r_fields[] = {
    { MEM_OPEN_ENA_0f, 1, 0, 0 }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_SRAM_MEM_OPEN_ENA_1r_fields[] = {
    { MEM_OPEN_ENA_1f, 1, 0, 0 }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_SRAM_MEM_OPEN_ENA_2r_fields[] = {
    { MEM_OPEN_ENA_2f, 1, 0, 0 }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_SRAM_MEM_OPEN_ENA_3r_fields[] = {
    { MEM_OPEN_ENA_3f, 1, 0, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_SRAM_MEM_OPEN_END0r_fields[] = {
    { MEM_OPEN_END0f, 14, 5, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_SRAM_MEM_OPEN_END1r_fields[] = {
    { MEM_OPEN_END1f, 14, 5, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_SRAM_MEM_OPEN_END2r_fields[] = {
    { MEM_OPEN_END2f, 14, 5, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_SRAM_MEM_OPEN_END3r_fields[] = {
    { MEM_OPEN_END3f, 14, 5, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SRAM_MEM_OPEN_END0_BCM53400_A0r_fields[] = {
    { MEM_OPEN_END0f, 13, 2, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_SRAM_MEM_OPEN_END0_BCM56150_A0r_fields[] = {
    { MEM_OPEN_END0f, 12, 2, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SRAM_MEM_OPEN_END1_BCM53400_A0r_fields[] = {
    { MEM_OPEN_END1f, 13, 2, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_SRAM_MEM_OPEN_END1_BCM56150_A0r_fields[] = {
    { MEM_OPEN_END1f, 12, 2, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SRAM_MEM_OPEN_END2_BCM53400_A0r_fields[] = {
    { MEM_OPEN_END2f, 13, 2, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_SRAM_MEM_OPEN_END2_BCM56150_A0r_fields[] = {
    { MEM_OPEN_END2f, 12, 2, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SRAM_MEM_OPEN_END3_BCM53400_A0r_fields[] = {
    { MEM_OPEN_END3f, 13, 2, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_SRAM_MEM_OPEN_END3_BCM56150_A0r_fields[] = {
    { MEM_OPEN_END3f, 12, 2, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_SRAM_MEM_OPEN_END_0r_fields[] = {
    { MEM_OPEN_END_0f, 15, 5, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_SRAM_MEM_OPEN_END_1r_fields[] = {
    { MEM_OPEN_END_1f, 15, 5, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_SRAM_MEM_OPEN_END_2r_fields[] = {
    { MEM_OPEN_END_2f, 15, 5, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_SRAM_MEM_OPEN_END_3r_fields[] = {
    { MEM_OPEN_END_3f, 15, 5, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_SRAM_MEM_STATUSr_fields[] = {
    { MEM_ACC_VIOf, 1, 0, 0 },
    { MEM_CORf, 1, 3, 0 },
    { MEM_COR_Rf, 1, 5, 0 },
    { MEM_COR_Wf, 1, 4, 0 },
    { MEM_SBMA_MISMATCHf, 1, 1, 0 },
    { MEM_SIZEf, 16, 16, SOCF_LE|SOCF_RO|SOCF_SIG },
    { MEM_UNCORf, 1, 2, 0 },
    { REVISIONf, 8, 8, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SRAM_MEM_STATUS_BCM53400_A0r_fields[] = {
    { MEM_ACC_VIOf, 1, 0, 0 },
    { MEM_CORf, 1, 3, 0 },
    { MEM_COR_Rf, 1, 5, 0 },
    { MEM_COR_Wf, 1, 4, 0 },
    { MEM_SBMA_MISMATCHf, 1, 1, 0 },
    { MEM_SIZEf, 16, 16, SOCF_LE|SOCF_RO },
    { MEM_UNCORf, 1, 2, 0 },
    { REVISIONf, 8, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_SRAM_MEM_STATUS_BCM56150_A0r_fields[] = {
    { MEM_ACC_VIOf, 1, 0, 0 },
    { MEM_CORf, 1, 3, 0 },
    { MEM_COR_Rf, 1, 5, 0 },
    { MEM_COR_Wf, 1, 4, 0 },
    { MEM_SBMA_MISMATCHf, 1, 1, 0 },
    { MEM_SIZEf, 16, 16, SOCF_LE|SOCF_RO },
    { MEM_UNCORf, 1, 2, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_SRAM_MEM_STATUS_BCM56450_A0r_fields[] = {
    { MEM_ACC_VIOf, 1, 0, 0 },
    { MEM_CORf, 1, 3, 0 },
    { MEM_COR_Rf, 1, 5, 0 },
    { MEM_COR_Wf, 1, 4, 0 },
    { MEM_SBMA_MISMATCHf, 1, 1, 0 },
    { MEM_SIZEf, 16, 16, SOCF_LE|SOCF_RO },
    { MEM_UNCORf, 1, 2, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_SRAM_S0_IDM_IO_CONTROL_DIRECTr_fields[] = {
    { CLK_ENABLEf, 1, 0, 0 },
    { MEM_CLR_SNAPf, 1, 6, 0 },
    { MEM_TMf, 5, 1, SOCF_LE },
    { SRAM_INITf, 1, 7, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_SRAM_S0_IDM_IO_STATUSr_fields[] = {
    { SRAM_INIT_DONEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SRAM_S0_IDM_IO_STATUS_BCM53400_A0r_fields[] = {
    { SRAM_INIT_DONEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_88670_A0) || \
    defined(BCM_88950_A0)
soc_field_info_t soc_SRAM_S_0_IDM_IO_CONTROL_DIRECTr_fields[] = {
    { CLK_ENABLEf, 1, 0, 0 },
    { MEM_CLR_SNAPf, 1, 6, 0 },
    { MEM_TMf, 10, 16, SOCF_LE },
    { SRAM_INITf, 1, 7, 0 }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_SRAM_S_0_IDM_IO_STATUSr_fields[] = {
    { SRAM_INIT_DONEf, 1, 0, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_SRC_INTFr_fields[] = {
    { IF_IDf, 2, 6, SOCF_LE },
    { SOURCEf, 6, 0, SOCF_LE },
    { SRC_MODID_VALIDf, 1, 9, 0 },
    { SRC_PORT_NUM_VALIDf, 1, 8, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_SRC_MODID_EGRESS_SELr_fields[] = {
    { ENABLEf, 1, 3, 0 },
    { SRCMOD_INDEXf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_SRC_MODID_EGRESS_SEL_BCM56640_A0r_fields[] = {
    { ENABLEf, 1, 3, 0 },
    { SRCMOD_INDEXf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_SRC_MOD_IDr_fields[] = {
    { IF_IDf, 2, 6, SOCF_LE },
    { SRC_MODf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_SRC_TRUNK_ECC_STATUS_INTRr_fields[] = {
    { DOUBLE_BIT_ERRf, 1, 2, 0 },
    { ECC_ERRf, 1, 0, 0 },
    { ENTRY_IDXf, 13, 3, SOCF_LE },
    { MULTIPLE_ERRf, 1, 1, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_SRC_TRUNK_ECC_STATUS_INTR_BCM56440_A0r_fields[] = {
    { DOUBLE_BIT_ERRf, 1, 2, SOCF_RES },
    { ECC_ERRf, 1, 0, SOCF_RES },
    { ENTRY_IDXf, 12, 3, SOCF_LE|SOCF_RES },
    { MULTIPLE_ERRf, 1, 1, SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_SRC_TRUNK_ECC_STATUS_INTR_BCM56450_A0r_fields[] = {
    { DOUBLE_BIT_ERRf, 1, 2, SOCF_RES },
    { ECC_ERRf, 1, 0, SOCF_RES },
    { ENTRY_IDXf, 12, 3, SOCF_LE|SOCF_RES },
    { MULTIPLE_ERRf, 1, 1, SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_SRC_TRUNK_ECC_STATUS_INTR_BCM56840_A0r_fields[] = {
    { DOUBLE_BIT_ERRf, 1, 2, SOCF_RES },
    { ECC_ERRf, 1, 0, SOCF_RES },
    { ENTRY_IDXf, 13, 3, SOCF_LE|SOCF_RES },
    { MULTIPLE_ERRf, 1, 1, SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_SRC_TRUNK_MAP_PDA_CONTROLr_fields[] = {
    { RAM_0_PDAf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD0CMUCFGAr_fields[] = {
    { SRD0CMUCFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD0CMUCFGBr_fields[] = {
    { SRD0CMUCFGBf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD0CMUSTATr_fields[] = {
    { SRD0CMUSTATf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD0LN0CFGAr_fields[] = {
    { SRD0LN0CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD0LN0EBISTr_fields[] = {
    { SRD0LN0EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD0LN0STATr_fields[] = {
    { SRD0LN0STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD0LN1CFGAr_fields[] = {
    { SRD0LN1CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD0LN1EBISTr_fields[] = {
    { SRD0LN1EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD0LN1STATr_fields[] = {
    { SRD0LN1STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD0LN2CFGAr_fields[] = {
    { SRD0LN2CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD0LN2EBISTr_fields[] = {
    { SRD0LN2EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD0LN2STATr_fields[] = {
    { SRD0LN2STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD0LN3CFGAr_fields[] = {
    { SRD0LN3CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD0LN3EBISTr_fields[] = {
    { SRD0LN3EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD0LN3STATr_fields[] = {
    { SRD0LN3STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD0_CMU_CFGAr_fields[] = {
    { SRD0_CMU_CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD0_CMU_CFGBr_fields[] = {
    { SRD0_CMU_CFGBf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD0_CMU_STATr_fields[] = {
    { SRD0_CMU_STATf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD0_LN0_CFGAr_fields[] = {
    { SRD0_LN0_CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD0_LN0_EBISTr_fields[] = {
    { SRD0_LN0_EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD0_LN0_STATr_fields[] = {
    { SRD0_LN0_STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD0_LN1_CFGAr_fields[] = {
    { SRD0_LN1_CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD0_LN1_EBISTr_fields[] = {
    { SRD0_LN1_EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD0_LN1_STATr_fields[] = {
    { SRD0_LN1_STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD0_LN2_CFGAr_fields[] = {
    { SRD0_LN2_CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD0_LN2_EBISTr_fields[] = {
    { SRD0_LN2_EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD0_LN2_STATr_fields[] = {
    { SRD0_LN2_STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD0_LN3_CFGAr_fields[] = {
    { SRD0_LN3_CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD0_LN3_EBISTr_fields[] = {
    { SRD0_LN3_EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD0_LN3_STATr_fields[] = {
    { SRD0_LN3_STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD1CMUCFGAr_fields[] = {
    { SRD1CMUCFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD1CMUCFGBr_fields[] = {
    { SRD1CMUCFGBf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD1CMUSTATr_fields[] = {
    { SRD1CMUSTATf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD1LN0CFGAr_fields[] = {
    { SRD1LN0CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD1LN0EBISTr_fields[] = {
    { SRD1LN0EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD1LN0STATr_fields[] = {
    { SRD1LN0STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD1LN1CFGAr_fields[] = {
    { SRD1LN1CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD1LN1EBISTr_fields[] = {
    { SRD1LN1EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD1LN1STATr_fields[] = {
    { SRD1LN1STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD1LN2CFGAr_fields[] = {
    { SRD1LN2CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD1LN2EBISTr_fields[] = {
    { SRD1LN2EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD1LN2STATr_fields[] = {
    { SRD1LN2STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD1LN3CFGAr_fields[] = {
    { SRD1LN3CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD1LN3EBISTr_fields[] = {
    { SRD1LN3EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD1LN3STATr_fields[] = {
    { SRD1LN3STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD1_CMU_CFGAr_fields[] = {
    { SRD1_CMU_CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD1_CMU_CFGBr_fields[] = {
    { SRD1_CMU_CFGBf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD1_CMU_STATr_fields[] = {
    { SRD1_CMU_STATf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD1_LN0_CFGAr_fields[] = {
    { SRD1_LN0_CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD1_LN0_EBISTr_fields[] = {
    { SRD1_LN0_EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD1_LN0_STATr_fields[] = {
    { SRD1_LN0_STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD1_LN1_CFGAr_fields[] = {
    { SRD1_LN1_CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD1_LN1_EBISTr_fields[] = {
    { SRD1_LN1_EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD1_LN1_STATr_fields[] = {
    { SRD1_LN1_STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD1_LN2_CFGAr_fields[] = {
    { SRD1_LN2_CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD1_LN2_EBISTr_fields[] = {
    { SRD1_LN2_EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD1_LN2_STATr_fields[] = {
    { SRD1_LN2_STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD1_LN3_CFGAr_fields[] = {
    { SRD1_LN3_CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD1_LN3_EBISTr_fields[] = {
    { SRD1_LN3_EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD1_LN3_STATr_fields[] = {
    { SRD1_LN3_STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD2CMUCFGAr_fields[] = {
    { SRD2CMUCFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD2CMUCFGBr_fields[] = {
    { SRD2CMUCFGBf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD2CMUSTATr_fields[] = {
    { SRD2CMUSTATf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD2LN0CFGAr_fields[] = {
    { SRD2LN0CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD2LN0EBISTr_fields[] = {
    { SRD2LN0EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD2LN0STATr_fields[] = {
    { SRD2LN0STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD2LN1CFGAr_fields[] = {
    { SRD2LN1CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD2LN1EBISTr_fields[] = {
    { SRD2LN1EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD2LN1STATr_fields[] = {
    { SRD2LN1STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD2LN2CFGAr_fields[] = {
    { SRD2LN2CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD2LN2EBISTr_fields[] = {
    { SRD2LN2EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD2LN2STATr_fields[] = {
    { SRD2LN2STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD2LN3CFGAr_fields[] = {
    { SRD2LN3CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD2LN3EBISTr_fields[] = {
    { SRD2LN3EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD2LN3STATr_fields[] = {
    { SRD2LN3STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD2_CMU_CFGAr_fields[] = {
    { SRD2_CMU_CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD2_CMU_CFGBr_fields[] = {
    { SRD2_CMU_CFGBf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD2_CMU_STATr_fields[] = {
    { SRD2_CMU_STATf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD2_LN0_CFGAr_fields[] = {
    { SRD2_LN0_CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD2_LN0_EBISTr_fields[] = {
    { SRD2_LN0_EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD2_LN0_STATr_fields[] = {
    { SRD2_LN0_STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD2_LN1_CFGAr_fields[] = {
    { SRD2_LN1_CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD2_LN1_EBISTr_fields[] = {
    { SRD2_LN1_EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD2_LN1_STATr_fields[] = {
    { SRD2_LN1_STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD2_LN2_CFGAr_fields[] = {
    { SRD2_LN2_CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD2_LN2_EBISTr_fields[] = {
    { SRD2_LN2_EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD2_LN2_STATr_fields[] = {
    { SRD2_LN2_STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD2_LN3_CFGAr_fields[] = {
    { SRD2_LN3_CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD2_LN3_EBISTr_fields[] = {
    { SRD2_LN3_EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD2_LN3_STATr_fields[] = {
    { SRD2_LN3_STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD3CMUCFGAr_fields[] = {
    { SRD3CMUCFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD3CMUCFGBr_fields[] = {
    { SRD3CMUCFGBf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD3CMUSTATr_fields[] = {
    { SRD3CMUSTATf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD3LN0CFGAr_fields[] = {
    { SRD3LN0CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD3LN0EBISTr_fields[] = {
    { SRD3LN0EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD3LN0STATr_fields[] = {
    { SRD3LN0STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD3LN1CFGAr_fields[] = {
    { SRD3LN1CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD3LN1EBISTr_fields[] = {
    { SRD3LN1EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD3LN1STATr_fields[] = {
    { SRD3LN1STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD3LN2CFGAr_fields[] = {
    { SRD3LN2CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD3LN2EBISTr_fields[] = {
    { SRD3LN2EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD3LN2STATr_fields[] = {
    { SRD3LN2STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD3LN3CFGAr_fields[] = {
    { SRD3LN3CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD3LN3EBISTr_fields[] = {
    { SRD3LN3EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD3LN3STATr_fields[] = {
    { SRD3LN3STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD3_CMU_CFGAr_fields[] = {
    { SRD3_CMU_CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD3_CMU_CFGBr_fields[] = {
    { SRD3_CMU_CFGBf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD3_CMU_STATr_fields[] = {
    { SRD3_CMU_STATf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD3_LN0_CFGAr_fields[] = {
    { SRD3_LN0_CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD3_LN0_EBISTr_fields[] = {
    { SRD3_LN0_EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD3_LN0_STATr_fields[] = {
    { SRD3_LN0_STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD3_LN1_CFGAr_fields[] = {
    { SRD3_LN1_CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD3_LN1_EBISTr_fields[] = {
    { SRD3_LN1_EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD3_LN1_STATr_fields[] = {
    { SRD3_LN1_STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD3_LN2_CFGAr_fields[] = {
    { SRD3_LN2_CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD3_LN2_EBISTr_fields[] = {
    { SRD3_LN2_EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD3_LN2_STATr_fields[] = {
    { SRD3_LN2_STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD3_LN3_CFGAr_fields[] = {
    { SRD3_LN3_CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD3_LN3_EBISTr_fields[] = {
    { SRD3_LN3_EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD3_LN3_STATr_fields[] = {
    { SRD3_LN3_STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD4CMUCFGAr_fields[] = {
    { SRD4CMUCFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD4CMUCFGBr_fields[] = {
    { SRD4CMUCFGBf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD4CMUSTATr_fields[] = {
    { SRD4CMUSTATf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD4LN0CFGAr_fields[] = {
    { SRD4LN0CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD4LN0EBISTr_fields[] = {
    { SRD4LN0EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD4LN0STATr_fields[] = {
    { SRD4LN0STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD4LN1CFGAr_fields[] = {
    { SRD4LN1CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD4LN1EBISTr_fields[] = {
    { SRD4LN1EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD4LN1STATr_fields[] = {
    { SRD4LN1STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD4LN2CFGAr_fields[] = {
    { SRD4LN2CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD4LN2EBISTr_fields[] = {
    { SRD4LN2EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD4LN2STATr_fields[] = {
    { SRD4LN2STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD4LN3CFGAr_fields[] = {
    { SRD4LN3CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD4LN3EBISTr_fields[] = {
    { SRD4LN3EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD4LN3STATr_fields[] = {
    { SRD4LN3STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD5CMUCFGAr_fields[] = {
    { SRD5CMUCFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD5CMUCFGBr_fields[] = {
    { SRD5CMUCFGBf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD5CMUSTATr_fields[] = {
    { SRD5CMUSTATf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD5LN0CFGAr_fields[] = {
    { SRD5LN0CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD5LN0EBISTr_fields[] = {
    { SRD5LN0EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD5LN0STATr_fields[] = {
    { SRD5LN0STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD5LN1CFGAr_fields[] = {
    { SRD5LN1CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD5LN1EBISTr_fields[] = {
    { SRD5LN1EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD5LN1STATr_fields[] = {
    { SRD5LN1STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD5LN2CFGAr_fields[] = {
    { SRD5LN2CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD5LN2EBISTr_fields[] = {
    { SRD5LN2EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD5LN2STATr_fields[] = {
    { SRD5LN2STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD5LN3CFGAr_fields[] = {
    { SRD5LN3CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD5LN3EBISTr_fields[] = {
    { SRD5LN3EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD5LN3STATr_fields[] = {
    { SRD5LN3STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD6CMUCFGAr_fields[] = {
    { SRD6CMUCFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD6CMUCFGBr_fields[] = {
    { SRD6CMUCFGBf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD6CMUSTATr_fields[] = {
    { SRD6CMUSTATf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD6LN0CFGAr_fields[] = {
    { SRD6LN0CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD6LN0EBISTr_fields[] = {
    { SRD6LN0EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD6LN0STATr_fields[] = {
    { SRD6LN0STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD6LN1CFGAr_fields[] = {
    { SRD6LN1CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD6LN1EBISTr_fields[] = {
    { SRD6LN1EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD6LN1STATr_fields[] = {
    { SRD6LN1STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD6LN2CFGAr_fields[] = {
    { SRD6LN2CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD6LN2EBISTr_fields[] = {
    { SRD6LN2EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD6LN2STATr_fields[] = {
    { SRD6LN2STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD6LN3CFGAr_fields[] = {
    { SRD6LN3CFGAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD6LN3EBISTr_fields[] = {
    { SRD6LN3EBISTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRD6LN3STATr_fields[] = {
    { SRD6LN3STATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRDAEPBOPr_fields[] = {
    { SRDAEPBOPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRDAEPBRDr_fields[] = {
    { SRDAEPBRDf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRDAIPUCFGr_fields[] = {
    { SRDAIPUCFGf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRDBEPBOPr_fields[] = {
    { SRDBEPBOPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRDBEPBRDr_fields[] = {
    { SRDBEPBRDf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRDBIPUCFGr_fields[] = {
    { SRDBIPUCFGf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRDEPBOPr_fields[] = {
    { SRDEPBOPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRDEPBRDr_fields[] = {
    { SRDEPBRDf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRDINTERRUPTMASKREGISTERr_fields[] = {
    { SRDEPBINTERRUPTMASKf, 1, 17, 0 },
    { SRDIPUINTERRUPTMASKf, 1, 16, 0 },
    { SRDLANEINTERRUPTMASKf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRDINTERRUPTREGISTERr_fields[] = {
    { SRDEPBINTERRUPTf, 1, 17, 0 },
    { SRDIPUINTERRUPTf, 1, 16, 0 },
    { SRDLANEINTERRUPTf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRDIPUCFGr_fields[] = {
    { SRDIPUCFGf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRDLANEINTERRUPTMASKREGISTERr_fields[] = {
    { SRDLANEINTERRUPTMASKf, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SRDLANEINTERRUPTREGISTERr_fields[] = {
    { SRDLANEINTERRUPTf, 28, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_SRP_CONTROL_1r_fields[] = {
    { MAC_DA_LOWERf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_SRP_CONTROL_2r_fields[] = {
    { ETHERTYPEf, 16, 0, SOCF_LE },
    { MAC_DA_UPPERf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_SRP_CONTROL_1_BCM56640_A0r_fields[] = {
    { MAC_DA_LOWERf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_SRP_CONTROL_2_BCM56634_A0r_fields[] = {
    { ETHERTYPEf, 16, 0, SOCF_LE },
    { MAC_DA_UPPERf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_SRP_CONTROL_2_BCM56640_A0r_fields[] = {
    { ETHERTYPEf, 16, 0, SOCF_LE },
    { MAC_DA_UPPERf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_STACKINGROUTEHISTORYSELECTr_fields[] = {
    { STACKINGROUTEHISTORYSELECT0f, 3, 0, SOCF_LE },
    { STACKINGROUTEHISTORYSELECT1f, 3, 4, SOCF_LE },
    { STACKINGROUTEHISTORYSELECT2f, 3, 8, SOCF_LE },
    { STACKINGROUTEHISTORYSELECT3f, 3, 12, SOCF_LE },
    { STACKINGROUTEHISTORYSELECT4f, 3, 16, SOCF_LE },
    { STACKINGROUTEHISTORYSELECT5f, 3, 20, SOCF_LE },
    { STACKINGROUTEHISTORYSELECT6f, 3, 24, SOCF_LE },
    { STACKINGROUTEHISTORYSELECT7f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_STAGE0_BANK_COLUMN_DISABLEr_fields[] = {
    { BANK0_COLUMN_DISABLEf, 4, 0, SOCF_LE },
    { BANK1_COLUMN_DISABLEf, 4, 4, SOCF_LE },
    { BANK2_COLUMN_DISABLEf, 4, 8, SOCF_LE },
    { BANK3_COLUMN_DISABLEf, 4, 12, SOCF_LE },
    { BANK4_COLUMN_DISABLEf, 4, 16, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_STAGE0_BANK_SIZEr_fields[] = {
    { BANK0_SIZE_LIMITf, 2, 0, SOCF_LE },
    { BANK1_SIZE_LIMITf, 2, 2, SOCF_LE },
    { BANK2_SIZE_LIMITf, 2, 4, SOCF_LE },
    { BANK3_SIZE_LIMITf, 2, 6, SOCF_LE },
    { BANK4_SIZE_LIMITf, 2, 8, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_STAGE0_HASH_OFFSETr_fields[] = {
    { BANK0_HASH_OFFSETf, 6, 0, SOCF_LE },
    { BANK1_HASH_OFFSETf, 6, 6, SOCF_LE },
    { BANK2_HASH_OFFSETf, 6, 12, SOCF_LE },
    { BANK3_HASH_OFFSETf, 6, 18, SOCF_LE },
    { BANK4_HASH_OFFSETf, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_STAGE0_MEMORY_CONTROL_0r_fields[] = {
    { BANK0_PDA0f, 16, 0, SOCF_LE|SOCF_RES },
    { BANK0_PDA1f, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_STAGE0_MEMORY_CONTROL_1r_fields[] = {
    { BANK0_PDA2f, 16, 0, SOCF_LE|SOCF_RES },
    { BANK0_PDA3f, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_STAGE0_MEMORY_CONTROL_2r_fields[] = {
    { BANK0_PDA4f, 16, 0, SOCF_LE|SOCF_RES },
    { BANK0_PDA5f, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_STAGE0_MEMORY_CONTROL_3r_fields[] = {
    { BANK0_PDA6f, 16, 0, SOCF_LE|SOCF_RES },
    { BANK0_PDA7f, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_STAGE0_MEMORY_CONTROL_4r_fields[] = {
    { BANK0_PDA8f, 16, 0, SOCF_LE|SOCF_RES },
    { BANK0_PDA9f, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_STAGE0_MEMORY_CONTROL_5r_fields[] = {
    { BANK0_PDA10f, 16, 0, SOCF_LE|SOCF_RES },
    { BANK0_PDA11f, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_STAGE0_MEMORY_CONTROL_6r_fields[] = {
    { BANK0_TM0f, 10, 0, SOCF_LE|SOCF_RES },
    { BANK0_TM1f, 10, 10, SOCF_LE|SOCF_RES },
    { BANK0_TM2f, 10, 20, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_STAGE0_MEMORY_CONTROL_7r_fields[] = {
    { BANK0_TM3f, 10, 0, SOCF_LE|SOCF_RES },
    { BANK0_TM4f, 10, 10, SOCF_LE|SOCF_RES },
    { BANK0_TM5f, 10, 20, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_STAGE0_MEMORY_CONTROL_8r_fields[] = {
    { BANK0_TM6f, 10, 0, SOCF_LE|SOCF_RES },
    { BANK0_TM7f, 10, 10, SOCF_LE|SOCF_RES },
    { BANK0_TM8f, 10, 20, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_STAGE0_MEMORY_CONTROL_9r_fields[] = {
    { BANK0_TM10f, 10, 10, SOCF_LE|SOCF_RES },
    { BANK0_TM11f, 10, 20, SOCF_LE|SOCF_RES },
    { BANK0_TM9f, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_STAGE0_MEMORY_CONTROL_10r_fields[] = {
    { BANK1_PDA0f, 16, 0, SOCF_LE|SOCF_RES },
    { BANK1_PDA1f, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_STAGE0_MEMORY_CONTROL_11r_fields[] = {
    { BANK1_PDA2f, 16, 0, SOCF_LE|SOCF_RES },
    { BANK1_PDA3f, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_STAGE0_MEMORY_CONTROL_12r_fields[] = {
    { BANK1_PDA4f, 16, 0, SOCF_LE|SOCF_RES },
    { BANK1_PDA5f, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_STAGE0_MEMORY_CONTROL_13r_fields[] = {
    { BANK1_TM0f, 10, 0, SOCF_LE|SOCF_RES },
    { BANK1_TM1f, 10, 10, SOCF_LE|SOCF_RES },
    { BANK1_TM2f, 10, 20, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_STAGE0_MEMORY_CONTROL_14r_fields[] = {
    { BANK1_TM3f, 10, 0, SOCF_LE|SOCF_RES },
    { BANK1_TM4f, 10, 10, SOCF_LE|SOCF_RES },
    { BANK1_TM5f, 10, 20, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_STAGE0_MEMORY_CONTROL_15r_fields[] = {
    { BANK2_PDA0f, 8, 0, SOCF_LE|SOCF_RES },
    { BANK2_PDA1f, 8, 8, SOCF_LE|SOCF_RES },
    { BANK2_PDA2f, 8, 16, SOCF_LE|SOCF_RES },
    { BANK2_PDA3f, 8, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_STAGE0_MEMORY_CONTROL_16r_fields[] = {
    { BANK2_PDA4f, 8, 0, SOCF_LE|SOCF_RES },
    { BANK2_PDA5f, 8, 8, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_STAGE0_MEMORY_CONTROL_17r_fields[] = {
    { BANK2_TM0f, 10, 0, SOCF_LE|SOCF_RES },
    { BANK2_TM1f, 10, 10, SOCF_LE|SOCF_RES },
    { BANK2_TM2f, 10, 20, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_STAGE0_MEMORY_CONTROL_18r_fields[] = {
    { BANK2_TM3f, 10, 0, SOCF_LE|SOCF_RES },
    { BANK2_TM4f, 10, 10, SOCF_LE|SOCF_RES },
    { BANK2_TM5f, 10, 20, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_STAGE0_MEMORY_CONTROL_19r_fields[] = {
    { BANK3_PDA0f, 8, 0, SOCF_LE|SOCF_RES },
    { BANK3_PDA1f, 8, 8, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_STAGE0_MEMORY_CONTROL_20r_fields[] = {
    { BANK3_TM0f, 10, 0, SOCF_LE|SOCF_RES },
    { BANK3_TM1f, 10, 10, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_STAGE0_MEMORY_CONTROL_21r_fields[] = {
    { BANK4_PDA0f, 8, 0, SOCF_LE|SOCF_RES },
    { BANK4_PDA1f, 8, 8, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_STAGE0_MEMORY_CONTROL_22r_fields[] = {
    { BANK4_TM0f, 10, 0, SOCF_LE|SOCF_RES },
    { BANK4_TM1f, 10, 10, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_STAGE0_MEMORY_CONTROL_23r_fields[] = {
    { BANK0_HIT_PDA0f, 8, 0, SOCF_LE|SOCF_RES },
    { BANK0_HIT_PDA1f, 8, 8, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_STAGE0_MEMORY_CONTROL_24r_fields[] = {
    { BANK0_HIT_TM0f, 10, 0, SOCF_LE|SOCF_RES },
    { BANK0_HIT_TM1f, 10, 10, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_STAGE0_MEMORY_CONTROL_25r_fields[] = {
    { BANK1_HIT_PDA0f, 8, 0, SOCF_LE|SOCF_RES },
    { BANK1_HIT_TM0f, 10, 8, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_STAGE0_MEMORY_CONTROL_26r_fields[] = {
    { BANK2_HIT_PDA0f, 4, 0, SOCF_LE|SOCF_RES },
    { BANK2_HIT_TM0f, 10, 4, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_STAGE0_MEMORY_CONTROL_27r_fields[] = {
    { BANK3_HIT_PDA0f, 2, 0, SOCF_LE|SOCF_RES },
    { BANK3_HIT_TM0f, 10, 2, SOCF_LE|SOCF_RES },
    { BANK4_HIT_PDA0f, 2, 12, SOCF_LE|SOCF_RES },
    { BANK4_HIT_TM0f, 10, 14, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_STAGE_INTRr_fields[] = {
    { IARBf, 1, 0, SOCF_RO|SOCF_RES },
    { IFPf, 1, 5, SOCF_RO|SOCF_RES },
    { IPARSf, 1, 1, SOCF_RO|SOCF_RES },
    { ISW1f, 1, 4, SOCF_RO|SOCF_RES },
    { ISW2f, 1, 6, SOCF_RO|SOCF_RES },
    { IVLANf, 1, 3, SOCF_RO|SOCF_RES },
    { IVXLTf, 1, 2, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_STAMPINGFABRICHEADERENABLEr_fields[] = {
    { STAMPDPf, 1, 1, 0 },
    { STAMPEEPf, 1, 4, 0 },
    { STAMPFAPPORTf, 1, 0, 0 },
    { STAMPFWDACTIONf, 1, 2, 0 },
    { STAMPOUTLIFf, 1, 3, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_START_BY_START_ERRORr_fields[] = {
    { ERROR_BMPf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_START_BY_START_ERROR0_64r_fields[] = {
    { ERROR_BMPf, 33, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_START_BY_START_ERROR0_64_BCM56440_A0r_fields[] = {
    { ERROR_BMPf, 36, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_START_BY_START_ERROR0_64_BCM56450_A0r_fields[] = {
    { ERROR_BMPf, 42, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_START_BY_START_ERROR_0r_fields[] = {
    { ERROR_BMPf, 53, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_START_BY_START_ERROR_64r_fields[] = {
    { ERROR_BMPf, 54, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_START_BY_START_ERROR_64_BCM56634_A0r_fields[] = {
    { ERROR_BMPf, 55, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_START_BY_START_ERROR_BCM56640_A0r_fields[] = {
    { ERROR_BMPf, 63, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_START_BY_START_ERR_STATr_fields[] = {
    { STATf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_STATCNT75PPORT0_31INTERRUPTr_fields[] = {
    { STATCNT75PPORT0_31INTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_STATCNT75PPORT0_31INTMASKREGISTERr_fields[] = {
    { STATCNT75PPORT0_31INTMASKf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_STATCNT75PPORT32_63INTERRUPTr_fields[] = {
    { STATCNT75PPORT32_63INTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_STATCNT75PPORT32_63INTMASKREGISTERr_fields[] = {
    { STATCNT75PPORT32_63INTMASKf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_STATIFBIST1r_fields[] = {
    { BISTBURSTACTIONSf, 6, 4, SOCF_LE },
    { BISTENf, 1, 0, 0 },
    { BISTGAPf, 6, 11, SOCF_LE },
    { BISTMODEf, 2, 2, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_STATIFBISTPATERN0r_fields[] = {
    { BISTPTRN0f, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_STATIFBISTPATERN1r_fields[] = {
    { BISTPTRN1f, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_STATINTERRUPTMASKREGISTERr_fields[] = {
    { STATCNT75PPORT0_31MASKf, 1, 5, 0 },
    { STATCNT75PPORT32_63MASKf, 1, 6, 0 },
    { STATREADERRINTMASKf, 1, 0, 0 },
    { STATRXBURSTLENGTHOVERFLOWINTMASKf, 1, 3, 0 },
    { STATRXFRAMEERRINTMASKf, 1, 1, 0 },
    { STATTXBURSTLENGTHOVERFLOWINTMASKf, 1, 4, 0 },
    { STATTXFRAMEERRINTMASKf, 1, 2, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_STATINTERRUPTREGISTERr_fields[] = {
    { STATCNT75PPORT0_31f, 1, 5, 0 },
    { STATCNT75PPORT32_63f, 1, 6, 0 },
    { STATREADERRINTf, 1, 0, 0 },
    { STATRXBURSTLENGTHOVERFLOWINTf, 1, 3, 0 },
    { STATRXFRAMEERRINTf, 1, 1, 0 },
    { STATTXBURSTLENGTHOVERFLOWINTf, 1, 4, 0 },
    { STATTXFRAMEERRINTf, 1, 2, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_STATISTICSKEYSELECTr_fields[] = {
    { STATISTICSKEYSELECT0f, 3, 0, SOCF_LE },
    { STATISTICSKEYSELECT1f, 3, 4, SOCF_LE },
    { STATISTICSKEYSELECT2f, 3, 8, SOCF_LE },
    { STATISTICSKEYSELECT3f, 3, 12, SOCF_LE },
    { STATISTICSKEYSELECT4f, 3, 16, SOCF_LE },
    { STATISTICSKEYSELECT5f, 3, 20, SOCF_LE },
    { STATISTICSKEYSELECT6f, 3, 24, SOCF_LE },
    { STATISTICSKEYSELECT7f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_STATISTICSKEYSHIFTREG0r_fields[] = {
    { STATISTICSKEYSHIFT0f, 5, 0, SOCF_LE },
    { STATISTICSKEYSHIFT1f, 5, 8, SOCF_LE },
    { STATISTICSKEYSHIFT2f, 5, 16, SOCF_LE },
    { STATISTICSKEYSHIFT3f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_STATISTICSKEYSHIFTREG1r_fields[] = {
    { STATISTICSKEYSHIFT4f, 5, 0, SOCF_LE },
    { STATISTICSKEYSHIFT5f, 5, 8, SOCF_LE },
    { STATISTICSKEYSHIFT6f, 5, 16, SOCF_LE },
    { STATISTICSKEYSHIFT7f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_STATISTICSREADCOUNTERr_fields[] = {
    { STATRDCOUNTERf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_STATISTICSREADLSBr_fields[] = {
    { STATREADCNTLSBf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_STATISTICSREADMSBr_fields[] = {
    { STATCNTDATAOVERFLOWf, 1, 30, SOCF_RO },
    { STATCNTDATAVALIDf, 1, 31, SOCF_RO },
    { STATREADCNTMSBf, 30, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_STATISTICSREPORTCONFIGURATIONSr_fields[] = {
    { STRPTCNMENf, 1, 17, 0 },
    { STRPTCNTSNPf, 1, 6, 0 },
    { STRPTDDRMODEf, 1, 7, 0 },
    { STRPTECCENf, 1, 18, 0 },
    { STRPTMCIDINGREPf, 1, 5, 0 },
    { STRPTMCIDONCEf, 1, 16, 0 },
    { STRPTMCIDSPTMCf, 1, 4, 0 },
    { STRPTMODEf, 3, 0, SOCF_LE },
    { STRPTPARENf, 1, 19, 0 },
    { STRPTPCKTSIZEf, 1, 3, 0 },
    { STRPTSHOWORGPCKTSIZEf, 1, 20, 0 },
    { STRPTSYNCPRDf, 5, 8, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_STATISTICSRXBINNINGr_fields[] = {
    { STATRXBINSCFGf, 1, 24, 0 },
    { STATRXMAXBURSTLENGTHf, 14, 8, SOCF_LE },
    { STATRXMINBURSTLENGTHf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_STATISTICSRXBURSTSERRCNTr_fields[] = {
    { STATRXBURSTSERRCNTf, 31, 0, SOCF_LE },
    { STATRXBURSTSERRCNTOVFf, 1, 31, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_STATISTICSRXBURSTSOKCNTr_fields[] = {
    { STATRXBURSTSOKCNTf, 31, 0, SOCF_LE },
    { STATRXBURSTSOKCNTOVFf, 1, 31, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_STATISTICSRXFRAMEERRCNTr_fields[] = {
    { STATRXBOBFRAMEERRf, 1, 17, 0 },
    { STATRXEOBFRAMEERRf, 1, 18, 0 },
    { STATRXFRAMEERRCNTf, 16, 0, SOCF_LE },
    { STATRXLASTFRAMEERRPORTf, 6, 20, SOCF_LE|SOCF_RO },
    { STATRXSOBFRAMEERRf, 1, 16, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_STATISTICSSTATUSr_fields[] = {
    { STATISREADYf, 1, 8, SOCF_RO },
    { STATREADINPROGRESSf, 1, 4, SOCF_RO },
    { STATRESETISDONEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_STATISTICSTAGCONFIGURATIONr_fields[] = {
    { STATTAGCRPSCMDLSBf, 4, 8, SOCF_LE },
    { STATTAGVSQENf, 1, 4, 0 },
    { STATTAGVSQWIDTHf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_STATISTICSTXBURSTSCNTr_fields[] = {
    { STATTXBURSTSCNTf, 31, 0, SOCF_LE },
    { STATTXBURSTSCNTOVFf, 1, 31, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_STATISTICSTXFRAMEERRCNTr_fields[] = {
    { STATTXBOBFRAMEERRf, 1, 17, 0 },
    { STATTXEOBFRAMEERRf, 1, 18, 0 },
    { STATTXFRAMEERRCNTf, 16, 0, SOCF_LE },
    { STATTXLASTFRAMEERRPORTf, 6, 20, SOCF_LE|SOCF_RO },
    { STATTXSOBFRAMEERRf, 1, 16, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_STL_GROUP_CONFIG0r_fields[] = {
    { PORT0GROUPf, 2, 0, SOCF_LE },
    { PORT10GROUPf, 2, 20, SOCF_LE },
    { PORT11GROUPf, 2, 22, SOCF_LE },
    { PORT12GROUPf, 2, 24, SOCF_LE },
    { PORT13GROUPf, 2, 26, SOCF_LE },
    { PORT14GROUPf, 2, 28, SOCF_LE },
    { PORT15GROUPf, 2, 30, SOCF_LE },
    { PORT1GROUPf, 2, 2, SOCF_LE },
    { PORT2GROUPf, 2, 4, SOCF_LE },
    { PORT3GROUPf, 2, 6, SOCF_LE },
    { PORT4GROUPf, 2, 8, SOCF_LE },
    { PORT5GROUPf, 2, 10, SOCF_LE },
    { PORT6GROUPf, 2, 12, SOCF_LE },
    { PORT7GROUPf, 2, 14, SOCF_LE },
    { PORT8GROUPf, 2, 16, SOCF_LE },
    { PORT9GROUPf, 2, 18, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_STL_GROUP_CONFIG1r_fields[] = {
    { PORT16GROUPf, 2, 0, SOCF_LE },
    { PORT17GROUPf, 2, 2, SOCF_LE },
    { PORT18GROUPf, 2, 4, SOCF_LE },
    { PORT19GROUPf, 2, 6, SOCF_LE },
    { PORT20GROUPf, 2, 8, SOCF_LE },
    { PORT21GROUPf, 2, 10, SOCF_LE },
    { PORT22GROUPf, 2, 12, SOCF_LE },
    { PORT23GROUPf, 2, 14, SOCF_LE },
    { PORT24GROUPf, 2, 16, SOCF_LE },
    { PORT25GROUPf, 2, 18, SOCF_LE },
    { PORT26GROUPf, 2, 20, SOCF_LE },
    { PORT27GROUPf, 2, 22, SOCF_LE },
    { PORT28GROUPf, 2, 24, SOCF_LE },
    { PORT29GROUPf, 2, 26, SOCF_LE },
    { PORT30GROUPf, 2, 28, SOCF_LE },
    { PORT31GROUPf, 2, 30, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_STL_GROUP_CONFIG2r_fields[] = {
    { PORT32GROUPf, 2, 0, SOCF_LE },
    { PORT33GROUPf, 2, 2, SOCF_LE },
    { PORT34GROUPf, 2, 4, SOCF_LE },
    { PORT35GROUPf, 2, 6, SOCF_LE },
    { PORT36GROUPf, 2, 8, SOCF_LE },
    { PORT37GROUPf, 2, 10, SOCF_LE },
    { PORT38GROUPf, 2, 12, SOCF_LE },
    { PORT39GROUPf, 2, 14, SOCF_LE },
    { PORT40GROUPf, 2, 16, SOCF_LE },
    { PORT41GROUPf, 2, 18, SOCF_LE },
    { PORT42GROUPf, 2, 20, SOCF_LE },
    { PORT43GROUPf, 2, 22, SOCF_LE },
    { PORT44GROUPf, 2, 24, SOCF_LE },
    { PORT45GROUPf, 2, 26, SOCF_LE },
    { PORT46GROUPf, 2, 28, SOCF_LE },
    { PORT47GROUPf, 2, 30, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_STL_GROUP_CONFIG3r_fields[] = {
    { PORT48GROUPf, 2, 0, SOCF_LE },
    { PORT49GROUPf, 2, 2, SOCF_LE },
    { PORT50GROUPf, 2, 4, SOCF_LE },
    { PORT51GROUPf, 2, 6, SOCF_LE },
    { PORT52GROUPf, 2, 8, SOCF_LE },
    { PORT53GROUPf, 2, 10, SOCF_LE },
    { PORT54GROUPf, 2, 12, SOCF_LE },
    { PORT55GROUPf, 2, 14, SOCF_LE },
    { PORT56GROUPf, 2, 16, SOCF_LE },
    { PORT57GROUPf, 2, 18, SOCF_LE },
    { PORT58GROUPf, 2, 20, SOCF_LE },
    { PORT59GROUPf, 2, 22, SOCF_LE },
    { PORT60GROUPf, 2, 24, SOCF_LE },
    { PORT61GROUPf, 2, 26, SOCF_LE },
    { PORT62GROUPf, 2, 28, SOCF_LE },
    { PORT63GROUPf, 2, 30, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_STL_GROUP_CONFIG4r_fields[] = {
    { PORT64GROUPf, 2, 0, SOCF_LE },
    { PORT65GROUPf, 2, 2, SOCF_LE },
    { PORT66GROUPf, 2, 4, SOCF_LE },
    { PORT67GROUPf, 2, 6, SOCF_LE },
    { PORT68GROUPf, 2, 8, SOCF_LE },
    { PORT69GROUPf, 2, 10, SOCF_LE },
    { PORT70GROUPf, 2, 12, SOCF_LE },
    { PORT71GROUPf, 2, 14, SOCF_LE },
    { PORT72GROUPf, 2, 16, SOCF_LE },
    { PORT73GROUPf, 2, 18, SOCF_LE },
    { PORT74GROUPf, 2, 20, SOCF_LE },
    { PORT75GROUPf, 2, 22, SOCF_LE },
    { PORT76GROUPf, 2, 24, SOCF_LE },
    { PORT77GROUPf, 2, 26, SOCF_LE },
    { PORT78GROUPf, 2, 28, SOCF_LE },
    { PORT79GROUPf, 2, 30, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_STL_GROUP_CONFIG5r_fields[] = {
    { PORT80GROUPf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_STOREDCREDITSUSAGECONFIGURATIONr_fields[] = {
    { MULPKTDEQf, 16, 0, SOCF_LE },
    { MULPKTDEQBYTESf, 8, 16, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
soc_field_info_t soc_STORM_CONTROL_METER_CONFIGr_fields[] = {
    { BCAST_ENABLEf, 1, 13, 0 },
    { BYTE_MODEf, 1, 12, 0 },
    { DLFBC_ENABLEf, 1, 18, 0 },
    { KNOWN_IPMC_ENABLEf, 1, 16, 0 },
    { KNOWN_L2MC_ENABLEf, 1, 14, 0 },
    { PACKET_QUANTUMf, 12, 0, SOCF_LE },
    { UNKNOWN_IPMC_ENABLEf, 1, 17, 0 },
    { UNKNOWN_L2MC_ENABLEf, 1, 15, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_STORM_CONTROL_METER_CONFIG_BCM53400_A0r_fields[] = {
    { BCAST_ENABLEf, 1, 13, 0 },
    { BYTE_MODEf, 1, 12, 0 },
    { DLFBC_ENABLEf, 1, 18, 0 },
    { KNOWN_IPMC_ENABLEf, 1, 16, 0 },
    { KNOWN_L2MC_ENABLEf, 1, 14, 0 },
    { PACKET_QUANTUMf, 12, 0, SOCF_LE },
    { UNKNOWN_IPMC_ENABLEf, 1, 17, 0 },
    { UNKNOWN_L2MC_ENABLEf, 1, 15, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_STORM_CONTROL_METER_CONFIG_BCM56450_A0r_fields[] = {
    { BCAST_ENABLEf, 1, 13, 0 },
    { BYTE_MODEf, 1, 12, 0 },
    { DLFBC_ENABLEf, 1, 18, 0 },
    { KNOWN_IPMC_ENABLEf, 1, 16, 0 },
    { KNOWN_L2MC_ENABLEf, 1, 14, 0 },
    { PACKET_QUANTUMf, 12, 0, SOCF_LE },
    { UNKNOWN_IPMC_ENABLEf, 1, 17, 0 },
    { UNKNOWN_L2MC_ENABLEf, 1, 15, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_STORM_CONTROL_METER_CONFIG_BCM56640_A0r_fields[] = {
    { BCAST_ENABLEf, 1, 19, 0 },
    { BYTE_MODEf, 1, 18, 0 },
    { DLFBC_ENABLEf, 1, 24, 0 },
    { KNOWN_IPMC_ENABLEf, 1, 22, 0 },
    { KNOWN_L2MC_ENABLEf, 1, 20, 0 },
    { PACKET_QUANTUMf, 18, 0, SOCF_LE },
    { UNKNOWN_IPMC_ENABLEf, 1, 23, 0 },
    { UNKNOWN_L2MC_ENABLEf, 1, 21, 0 }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_STORM_CONTROL_METER_CONFIG_BCM56850_A0r_fields[] = {
    { BCAST_ENABLEf, 1, 19, 0 },
    { BYTE_MODEf, 1, 18, 0 },
    { DLFBC_ENABLEf, 1, 24, 0 },
    { EVEN_PARITYf, 1, 29, 0 },
    { KNOWN_IPMC_ENABLEf, 1, 22, 0 },
    { KNOWN_L2MC_ENABLEf, 1, 20, 0 },
    { PACKET_QUANTUMf, 18, 0, SOCF_LE },
    { RESERVED_0f, 4, 25, SOCF_LE|SOCF_RES },
    { UNKNOWN_IPMC_ENABLEf, 1, 23, 0 },
    { UNKNOWN_L2MC_ENABLEf, 1, 21, 0 }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_STORM_CONTROL_METER_CONFIG_BCM88732_A0r_fields[] = {
    { BCAST_ENABLEf, 1, 14, 0 },
    { BYTE_MODEf, 1, 15, 0 },
    { MC_ENABLEf, 1, 12, 0 },
    { PACKET_QUANTUMf, 12, 0, SOCF_LE },
    { UC_ENABLEf, 1, 13, 0 }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
soc_field_info_t soc_STORM_CONTROL_METER_MAPPINGr_fields[] = {
    { BCAST_METER_INDEXf, 2, 0, SOCF_LE },
    { DLFBC_METER_INDEXf, 2, 10, SOCF_LE },
    { KNOWN_IPMC_METER_INDEXf, 2, 6, SOCF_LE },
    { KNOWN_L2MC_METER_INDEXf, 2, 2, SOCF_LE },
    { UNKNOWN_IPMC_METER_INDEXf, 2, 8, SOCF_LE },
    { UNKNOWN_L2MC_METER_INDEXf, 2, 4, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_STORM_CONTROL_METER_MAPPING_BCM53400_A0r_fields[] = {
    { BCAST_METER_INDEXf, 2, 0, SOCF_LE },
    { DLFBC_METER_INDEXf, 2, 10, SOCF_LE },
    { KNOWN_IPMC_METER_INDEXf, 2, 6, SOCF_LE },
    { KNOWN_L2MC_METER_INDEXf, 2, 2, SOCF_LE },
    { UNKNOWN_IPMC_METER_INDEXf, 2, 8, SOCF_LE },
    { UNKNOWN_L2MC_METER_INDEXf, 2, 4, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_STORM_CONTROL_METER_MAPPING_BCM56640_A0r_fields[] = {
    { BCAST_METER_INDEXf, 2, 0, SOCF_LE },
    { DLFBC_METER_INDEXf, 2, 10, SOCF_LE },
    { KNOWN_IPMC_METER_INDEXf, 2, 6, SOCF_LE },
    { KNOWN_L2MC_METER_INDEXf, 2, 2, SOCF_LE },
    { UNKNOWN_IPMC_METER_INDEXf, 2, 8, SOCF_LE },
    { UNKNOWN_L2MC_METER_INDEXf, 2, 4, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_STORM_CONTROL_METER_MAPPING_BCM88732_A0r_fields[] = {
    { BC_METER_INDEXf, 2, 4, SOCF_LE },
    { MC_METER_INDEXf, 2, 2, SOCF_LE },
    { UC_METER_INDEXf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_STSOSPER1_SI_0r_fields[] = {
    { BATM_RSVDf, 12, 3, SOCF_LE|SOCF_RES },
    { BATM_SMPERf, 3, 0, SOCF_LE },
    { BATM_SYSTSOMODEf, 1, 15, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_STSOSPER2_SI_0r_fields[] = {
    { BATM_SMPERf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_ST_TRANS_TBL_ECC_ERR1r_fields[] = {
    { ENTRY_IDXf, 10, 2, SOCF_LE|SOCF_W1TC },
    { ERRf, 1, 0, SOCF_W1TC },
    { MULTIPLE_ERRf, 1, 1, SOCF_W1TC }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_SUSPEND_WAMU_PQr_fields[] = {
    { ENABLEf, 1, 0, 0 },
    { MAX_COUNTf, 16, 1, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SVEMCAMENTRIESCOUNTERr_fields[] = {
    { SVEMCAMENTRIESCOUNTERf, 6, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SVEMDIAGNOSTICSr_fields[] = {
    { SVEMDIAGNOSTICSLOOKUPf, 1, 0, 0 },
    { SVEMDIAGNOSTICSREADf, 1, 1, 0 },
    { SVEMDIAGNOSTICSREADAGEf, 1, 2, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SVEMDIAGNOSTICSINDEXr_fields[] = {
    { SVEMDIAGNOSTICSINDEXf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SVEMDIAGNOSTICSKEYr_fields[] = {
    { SVEMDIAGNOSTICSKEYf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SVEMDIAGNOSTICSLOOKUPRESULTr_fields[] = {
    { SVEMENTRYAGESTATf, 4, 13, SOCF_LE|SOCF_RO },
    { SVEMENTRYFOUNDf, 1, 0, SOCF_RO },
    { SVEMENTRYPAYLOADf, 12, 1, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SVEMDIAGNOSTICSREADRESULTr_fields[] = {
    { SVEMENTRYKEYf, 16, 1, SOCF_LE|SOCF_RO },
    { SVEMENTRYVALIDf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SVEMEMCDEFRAGCONFIGURATIONREGISTERr_fields[] = {
    { SVEMDEFRAGENABLEf, 1, 0, 0 },
    { SVEMDEFRAGMODEf, 1, 4, 0 },
    { SVEMDEFRAGPERIODf, 24, 8, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SVEMENTRIESCOUNTERr_fields[] = {
    { SVEMENTRIESCOUNTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SVEMERRORCAMTABLEFULLCOUNTERr_fields[] = {
    { SVEMERRORCAMTABLEFULLCOUNTERf, 7, 0, SOCF_LE },
    { SVEMERRORCAMTABLEFULLCOUNTEROVERFLOWf, 1, 7, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SVEMERRORDELETEUNKNOWNKEYCOUNTERr_fields[] = {
    { SVEMERRORDELETEUNKNOWNKEYCOUNTERf, 7, 0, SOCF_LE },
    { SVEMERRORDELETEUNKNOWNKEYCOUNTEROVERFLOWf, 1, 7, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SVEMERRORREACHEDMAXENTRYLIMITCOUNTERr_fields[] = {
    { SVEMERRORREACHEDMAXENTRYLIMITCOUNTERf, 7, 0, SOCF_LE },
    { SVEMERRORREACHEDMAXENTRYLIMITCOUNTEROVERFLOWf, 1, 7, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SVEMKEYTABLEENTRYLIMITr_fields[] = {
    { SVEMKEYTABLEENTRYLIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SVEMLASTLOOKUPEGRESSr_fields[] = {
    { SVEMLASTLOOKUPEGRESSKEYf, 16, 0, SOCF_LE|SOCF_RO },
    { SVEMLASTLOOKUPEGRESSRESULTf, 14, 16, SOCF_LE|SOCF_RO },
    { SVEMLASTLOOKUPEGRESSRESULTFOUNDf, 1, 30, SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SVEMLASTLOOKUPLARGEEMr_fields[] = {
    { SVEMLASTLOOKUPLARGEEMKEYf, 16, 0, SOCF_LE|SOCF_RO },
    { SVEMLASTLOOKUPLARGEEMRESULTf, 14, 16, SOCF_LE|SOCF_RO },
    { SVEMLASTLOOKUPLARGEEMRESULTFOUNDf, 1, 30, SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SVEMLOOKUPARBITEREGRESSLOOKUPCOUNTERr_fields[] = {
    { SVEMLOOKUPARBITEREGRESSLOOKUPCOUNTERf, 31, 0, SOCF_LE },
    { SVEMLOOKUPARBITEREGRESSLOOKUPCOUNTEROVERFLOWf, 1, 31, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SVEMLOOKUPARBITERLARGEEMLOOKUPCOUNTERr_fields[] = {
    { SVEMLOOKUPARBITERLARGEEMLOOKUPCOUNTERf, 31, 0, SOCF_LE },
    { SVEMLOOKUPARBITERLARGEEMLOOKUPCOUNTEROVERFLOWf, 1, 31, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SVEMMANAGEMENTUNITCONFIGURATIONREGISTERr_fields[] = {
    { SVEMMNGMNTUNITACTIVEf, 1, 4, SOCF_RO },
    { SVEMMNGMNTUNITENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SVEMMANAGEMENTUNITFAILUREr_fields[] = {
    { SVEMMNGMNTUNITFAILUREKEYf, 16, 12, SOCF_LE|SOCF_RO },
    { SVEMMNGMNTUNITFAILUREREASONf, 11, 1, SOCF_LE|SOCF_RO },
    { SVEMMNGMNTUNITFAILUREVALIDf, 1, 0, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SVEMREQUESTSCOUNTERr_fields[] = {
    { SVEMREQUESTSCOUNTERf, 31, 0, SOCF_LE },
    { SVEMREQUESTSCOUNTEROVERFLOWf, 1, 31, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SVEMRESETSTATUSREGISTERr_fields[] = {
    { SVEMKEYTRESETDONEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SVEMWARNINGINSERTEDEXISTINGCOUNTERr_fields[] = {
    { SVEMWARNINGINSERTEDEXISTINGCOUNTERf, 7, 0, SOCF_LE },
    { SVEMWARNINGINSERTEDEXISTINGCOUNTEROVERFLOWf, 1, 7, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_SW1_RAM_DBGCTRLr_fields[] = {
    { DEFIP_TMf, 8, 16, SOCF_LE|SOCF_RES },
    { EXT_IFP_ACTION_TMf, 4, 24, SOCF_LE|SOCF_RES },
    { FP_FIELDSEL_TMf, 8, 0, SOCF_LE|SOCF_RES },
    { L3_HIT_TMf, 8, 8, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_SW1_RAM_DBGCTRL2_64r_fields[] = {
    { FCOE_HOP_COUNT_FN_PMf, 1, 26, SOCF_RES },
    { FCOE_HOP_COUNT_FN_TMf, 5, 5, SOCF_LE|SOCF_RES },
    { RESERVEDf, 33, 31, SOCF_LE|SOCF_RES },
    { RESERVED_14_10f, 5, 10, SOCF_LE|SOCF_RES },
    { RESERVED_27f, 1, 27, SOCF_RES },
    { STORM_CONTROL_METER_CONFIG_PDAf, 1, 30, SOCF_RES },
    { STORM_CONTROL_METER_CONFIG_PMf, 1, 25, SOCF_RES },
    { STORM_CONTROL_METER_CONFIG_TMf, 5, 0, SOCF_LE|SOCF_RES },
    { TOS_FN_PMf, 1, 28, SOCF_RES },
    { TOS_FN_TMf, 5, 15, SOCF_LE|SOCF_RES },
    { TTL_FN_PMf, 1, 29, SOCF_RES },
    { TTL_FN_TMf, 5, 20, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_SW1_RAM_DBGCTRL_2r_fields[] = {
    { DEFIP_PMf, 1, 11, 0 },
    { DSCP_PMf, 1, 13, 0 },
    { FP_FIELDSEL_DCMf, 1, 10, 0 },
    { FP_FIELDSEL_PMf, 1, 15, 0 },
    { FP_FIELDSEL_TMf, 10, 0, SOCF_LE },
    { ING_PRI_CNG_MAP_PMf, 1, 14, 0 },
    { L3_HIT_PMf, 1, 12, 0 }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_SW1_RAM_DBGCTRL_3r_fields[] = {
    { ING_SVM_TOS_MAP_TMf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_SW1_RAM_DBGCTRL_64r_fields[] = {
    { DEFIP_ALPM_PMf, 1, 46, SOCF_RES },
    { DEFIP_ALPM_TMf, 10, 10, SOCF_LE|SOCF_RES },
    { DEFIP_PMf, 1, 45, SOCF_RES },
    { DEFIP_TMf, 10, 0, SOCF_LE|SOCF_RES },
    { DSCP_PMf, 1, 49, SOCF_RES },
    { DSCP_TMf, 5, 35, SOCF_LE|SOCF_RES },
    { FP_FIELDSEL_PMf, 1, 48, SOCF_RES },
    { FP_FIELDSEL_TMf, 5, 30, SOCF_LE|SOCF_RES },
    { ING_PRI_CNG_MAP_PMf, 1, 50, SOCF_RES },
    { ING_PRI_CNG_MAP_TMf, 5, 40, SOCF_LE|SOCF_RES },
    { L3_HIT_PMf, 1, 47, SOCF_RES },
    { L3_HIT_TMf, 10, 20, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SW1_RAM_DBGCTRL_2_BCM53400_A0r_fields[] = {
    { FP_FIELDSEL_MEM0_TMf, 17, 12, SOCF_LE|SOCF_RES },
    { TTL_TMf, 12, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_SW1_RAM_DBGCTRL_2_BCM56340_A0r_fields[] = {
    { DSCP_PMf, 1, 13, 0 },
    { FP_FIELDSEL_DCMf, 1, 10, 0 },
    { FP_FIELDSEL_PMf, 1, 15, 0 },
    { FP_FIELDSEL_TMf, 10, 0, SOCF_LE },
    { ING_PRI_CNG_MAP_PMf, 1, 14, 0 },
    { ING_SVM_PKT_PRI_MAP_PMf, 1, 16, 0 },
    { ING_SVM_PKT_PRI_MAP_TMf, 5, 17, SOCF_LE },
    { ING_SVM_PKT_RES_MAP_PMf, 1, 22, 0 },
    { ING_SVM_PKT_RES_MAP_TMf, 5, 23, SOCF_LE },
    { ING_SVM_TOS_MAP_PMf, 1, 28, 0 },
    { L3_DEFIP_HIT_PMf, 1, 12, 0 },
    { L3_DEFIP_PAIR_128_HIT_PMf, 1, 11, 0 },
    { RESERVEDf, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_SW1_RAM_DBGCTRL_2_BCM56450_A0r_fields[] = {
    { DEFIP_PMf, 1, 11, 0 },
    { DSCP_PMf, 1, 13, 0 },
    { FP_FIELDSEL_DCMf, 1, 10, 0 },
    { FP_FIELDSEL_PMf, 1, 15, 0 },
    { FP_FIELDSEL_TMf, 10, 0, SOCF_LE },
    { ING_PRI_CNG_MAP_PMf, 1, 14, 0 },
    { L3_HIT_PMf, 1, 12, 0 }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_SW1_RAM_DBGCTRL_2_BCM56640_A0r_fields[] = {
    { DSCP_PMf, 1, 13, 0 },
    { FP_FIELDSEL_DCMf, 1, 10, 0 },
    { FP_FIELDSEL_PMf, 1, 15, 0 },
    { FP_FIELDSEL_TMf, 10, 0, SOCF_LE },
    { ING_PRI_CNG_MAP_PMf, 1, 14, 0 },
    { ING_SVM_PKT_PRI_MAP_PMf, 1, 16, 0 },
    { ING_SVM_PKT_PRI_MAP_TMf, 5, 17, SOCF_LE },
    { ING_SVM_PKT_RES_MAP_PMf, 1, 22, 0 },
    { ING_SVM_PKT_RES_MAP_TMf, 5, 23, SOCF_LE },
    { ING_SVM_TOS_MAP_PMf, 1, 28, 0 },
    { L3_DEFIP_HIT_PMf, 1, 12, 0 },
    { L3_DEFIP_PAIR_128_HIT_PMf, 1, 11, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SW1_RAM_DBGCTRL_3_BCM53400_A0r_fields[] = {
    { FP_FIELDSEL_MEM1_TMf, 17, 12, SOCF_LE|SOCF_RES },
    { PRI_CNG_MAP_TMf, 12, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_SW1_RAM_DBGCTRL_3_BCM56340_A0r_fields[] = {
    { DSCP_TABLE_PDAf, 2, 5, SOCF_LE },
    { FP_PORT_FIELD_SEL_PDA_0f, 1, 8, 0 },
    { FP_PORT_FIELD_SEL_PDA_1f, 1, 9, 0 },
    { FP_PORT_FIELD_SEL_PDA_2f, 1, 10, 0 },
    { FP_PORT_FIELD_SEL_PDA_3f, 1, 11, 0 },
    { ING_PRI_CNG_MAP_PDAf, 1, 7, 0 },
    { ING_SVM_TOS_MAP_TMf, 5, 0, SOCF_LE },
    { L3_DEFIP_HIT_PDAf, 8, 12, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SW1_RAM_DBGCTRL_BCM53400_A0r_fields[] = {
    { L3_HIT_TMf, 17, 12, SOCF_LE|SOCF_RES },
    { TOS_TMf, 12, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0)
soc_field_info_t soc_SW1_RAM_DBGCTRL_BCM56142_A0r_fields[] = {
    { FP_FIELDSEL_TMf, 8, 0, SOCF_LE|SOCF_RES },
    { L3_HIT_TMf, 8, 8, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_SW1_RAM_DBGCTRL_BCM56150_A0r_fields[] = {
    { FP_FIELDSEL_TMf, 10, 0, SOCF_LE|SOCF_RES },
    { L3_HIT_TMf, 10, 10, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_SW1_RAM_DBGCTRL_BCM56334_A0r_fields[] = {
    { DEFIP_TMf, 8, 16, SOCF_LE|SOCF_RES },
    { FP_FIELDSEL_TMf, 8, 0, SOCF_LE|SOCF_RES },
    { L3_HIT_TMf, 8, 8, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_SW1_RAM_DBGCTRL_BCM56450_A0r_fields[] = {
    { DEFIP_DCMf, 1, 10, 0 },
    { DEFIP_TMf, 10, 0, SOCF_LE },
    { DSCP_TMf, 5, 22, SOCF_LE },
    { ING_PRI_CNG_MAP_TMf, 5, 27, SOCF_LE },
    { L3_HIT_DCMf, 1, 21, 0 },
    { L3_HIT_TMf, 10, 11, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_SW1_RAM_DBGCTRL_BCM56640_A0r_fields[] = {
    { DSCP_TMf, 5, 22, SOCF_LE },
    { ING_PRI_CNG_MAP_TMf, 5, 27, SOCF_LE },
    { L3_DEFIP_HIT_DCMf, 1, 21, 0 },
    { L3_DEFIP_HIT_TMf, 10, 11, SOCF_LE },
    { L3_DEFIP_PAIR_128_HIT_DCMf, 1, 10, 0 },
    { L3_DEFIP_PAIR_128_HIT_TMf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_SW1_RAM_DBGCTRL_BCM56840_A0r_fields[] = {
    { DEFIP_DCMf, 1, 10, 0 },
    { DEFIP_TMf, 10, 0, SOCF_LE },
    { DSCP_TMf, 5, 22, SOCF_LE },
    { ING_PRI_CNG_MAP_TMf, 5, 27, SOCF_LE },
    { L3_HIT_DCMf, 1, 21, 0 },
    { L3_HIT_TMf, 10, 11, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0)
soc_field_info_t soc_SW2_FP_DST_ACTION_CONTROLr_fields[] = {
    { HGTRUNK_RES_ENf, 1, 3, 0 },
    { HG_SRC_REMOVAL_ENf, 1, 1, 0 },
    { LAG_RES_ENf, 1, 2, 0 },
    { PORT_BLOCK_ENf, 1, 5, 0 },
    { SRC_REMOVAL_ENf, 1, 0, 0 },
    { VLAN_BLOCK_ENf, 1, 6, 0 },
    { VLAN_CHECK_ENf, 1, 4, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SW2_FP_DST_ACTION_CONTROL_BCM53400_A0r_fields[] = {
    { HGTRUNK_RES_ENf, 1, 3, 0 },
    { HG_SRC_REMOVAL_ENf, 1, 1, 0 },
    { LAG_RES_ENf, 1, 2, 0 },
    { PORT_BLOCK_ENf, 1, 5, 0 },
    { SRC_REMOVAL_ENf, 1, 0, 0 },
    { SRC_REMOVAL_EN_FOR_REDIRECT_TO_NHIf, 1, 7, 0 },
    { VLAN_BLOCK_ENf, 1, 6, 0 },
    { VLAN_CHECK_ENf, 1, 4, 0 }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_SW2_FP_DST_ACTION_CONTROL_BCM56150_A0r_fields[] = {
    { HGTRUNK_RES_ENf, 1, 3, 0 },
    { HG_SRC_REMOVAL_ENf, 1, 1, 0 },
    { LAG_RES_ENf, 1, 2, 0 },
    { PORT_BLOCK_ENf, 1, 5, 0 },
    { SRC_REMOVAL_ENf, 1, 0, 0 },
    { VLAN_BLOCK_ENf, 1, 6, 0 },
    { VLAN_CHECK_ENf, 1, 4, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_SW2_FP_DST_ACTION_CONTROL_BCM56640_A0r_fields[] = {
    { HGTRUNK_RES_ENf, 1, 3, 0 },
    { HG_SRC_REMOVAL_ENf, 1, 1, 0 },
    { LAG_RES_ENf, 1, 2, 0 },
    { PORT_BLOCK_ENf, 1, 5, 0 },
    { SRC_REMOVAL_ENf, 1, 0, 0 },
    { SRC_REMOVAL_EN_FOR_REDIRECT_TO_NHIf, 1, 7, 0 },
    { VLAN_BLOCK_ENf, 1, 6, 0 },
    { VLAN_CHECK_ENf, 1, 4, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_B0)
soc_field_info_t soc_SW2_FP_DST_ACTION_CONTROL_BCM56840_B0r_fields[] = {
    { HGTRUNK_RES_ENf, 1, 3, 0 },
    { HG_SRC_REMOVAL_ENf, 1, 1, 0 },
    { LAG_RES_ENf, 1, 2, 0 },
    { PORT_BLOCK_ENf, 1, 5, 0 },
    { SRC_REMOVAL_ENf, 1, 0, 0 },
    { SRC_REMOVAL_EN_FOR_REDIRECT_TO_NHIf, 1, 7, 0 },
    { VLAN_BLOCK_ENf, 1, 6, 0 },
    { VLAN_CHECK_ENf, 1, 4, 0 }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_SW2_FP_DST_ACTION_CONTROL_BCM88732_A0r_fields[] = {
    { HG_SRC_REMOVAL_ENf, 1, 1, 0 },
    { PORT_BLOCK_ENf, 1, 5, 0 },
    { SRC_REMOVAL_ENf, 1, 0, 0 },
    { VLAN_BLOCK_ENf, 1, 6, 0 },
    { VLAN_CHECK_ENf, 1, 4, 0 }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_SW2_HW_CONTROLr_fields[] = {
    { BKP_DISC_PRIORITY_UPDATE_ENABLEf, 1, 2, SOCF_RES },
    { HOL_STAT_UPDATE_ENABLEf, 1, 0, SOCF_RES },
    { LINK_STATUS_UPDATE_ENABLEf, 1, 1, SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SW2_HW_CONTROL_BCM53400_A0r_fields[] = {
    { BKP_DISC_PRIORITY_UPDATE_ENABLEf, 1, 2, SOCF_RES },
    { HOL_STAT_UPDATE_ENABLEf, 1, 0, SOCF_RES },
    { LINK_STATUS_UPDATE_ENABLEf, 1, 1, SOCF_RES },
    { MMU_FULL_UPDATE_ENABLEf, 1, 3, SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_SW2_HW_CONTROL_BCM56150_A0r_fields[] = {
    { BKP_DISC_PRIORITY_UPDATE_ENABLEf, 1, 2, SOCF_RES },
    { HOL_STAT_UPDATE_ENABLEf, 1, 0, SOCF_RES },
    { LINK_STATUS_UPDATE_ENABLEf, 1, 1, SOCF_RES },
    { MMU_FULL_UPDATE_ENABLEf, 1, 3, SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_SW2_HW_CONTROL_BCM56624_A0r_fields[] = {
    { BKP_DISC_PRIORITY_UPDATE_ENABLEf, 1, 2, SOCF_RES },
    { HOL_STAT_UPDATE_ENABLEf, 1, 0, SOCF_RES },
    { LINK_STATUS_UPDATE_ENABLEf, 1, 1, SOCF_RES },
    { MMU_FULL_UPDATE_ENABLEf, 1, 3, SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_SW2_HW_CONTROL_BCM56634_A0r_fields[] = {
    { HOL_STAT_UPDATE_ENABLEf, 1, 0, SOCF_RES },
    { LINK_STATUS_UPDATE_ENABLEf, 1, 1, SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_SW2_HW_CONTROL_BCM56640_A0r_fields[] = {
    { ENABLE_HGT_DLBf, 1, 0, SOCF_RES },
    { LINK_STATUS_UPDATE_ENABLEf, 1, 1, SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_SW2_HW_CONTROL_BCM56840_A0r_fields[] = {
    { LINK_STATUS_UPDATE_ENABLEf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_SW2_HW_CONTROL_BCM56850_A0r_fields[] = {
    { LINK_STATUS_UPDATE_ENABLEf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_SW2_OAM_LM_COUNTERS_PDA_CONTROL0r_fields[] = {
    { OAM_LM_COUNTERS_PDA_CTRL0f, 16, 0, SOCF_LE|SOCF_RES },
    { OAM_LM_COUNTERS_PDA_CTRL1f, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_SW2_OAM_LM_COUNTERS_PDA_CONTROL1r_fields[] = {
    { OAM_LM_COUNTERS_PDA_CTRL2f, 16, 0, SOCF_LE|SOCF_RES },
    { OAM_LM_COUNTERS_PDA_CTRL3f, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_SW2_OAM_LM_COUNTERS_PDA_CONTROL0_BCM56340_A0r_fields[] = {
    { OAM_LM_COUNTERS_PDA_CTRL0f, 1, 0, SOCF_RES },
    { OAM_LM_COUNTERS_PDA_CTRL1f, 1, 16, SOCF_RES },
    { RESERVED_0f, 15, 1, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 15, 17, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_SW2_OAM_LM_COUNTERS_PDA_CONTROL1_BCM56340_A0r_fields[] = {
    { OAM_LM_COUNTERS_PDA_CTRL2f, 1, 0, SOCF_RES },
    { OAM_LM_COUNTERS_PDA_CTRL3f, 1, 16, SOCF_RES },
    { RESERVED_0f, 15, 1, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 15, 17, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_SW2_RAM_CONTROL_0r_fields[] = {
    { ALTERNATE_EMIRROR_BITMAP_TMf, 5, 15, SOCF_LE|SOCF_RES },
    { EGR_MASK_DCMf, 1, 31, SOCF_RES },
    { EGR_MASK_PMf, 1, 30, SOCF_RES },
    { EGR_MASK_TMf, 10, 0, SOCF_LE|SOCF_RES },
    { TRUNK_BITMAP_TMf, 5, 10, SOCF_LE|SOCF_RES },
    { TRUNK_MEMBER_TMf, 5, 20, SOCF_LE|SOCF_RES },
    { VOQ_COS_MAP_TMf, 5, 25, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_1r_fields[] = {
    { ALTERNATE_EMIRROR_BITMAP_TMf, 4, 8, SOCF_LE|SOCF_RES },
    { EGR_MASK_TMf, 4, 16, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_IM_TMf, 4, 28, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_SW_TMf, 4, 24, SOCF_LE|SOCF_RES },
    { SRC_MODID_BLOCK_TMf, 4, 20, SOCF_LE|SOCF_RES },
    { TRUNK_BITMAP_TMf, 4, 0, SOCF_LE|SOCF_RES },
    { TRUNK_EGR_MASK_TMf, 4, 4, SOCF_LE|SOCF_RES },
    { TRUNK_GROUP_TMf, 4, 12, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_2r_fields[] = {
    { E2E_HOL_STATUS_TMf, 8, 4, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_EM_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_SW2_RAM_CONTROL_3r_fields[] = {
    { ING_PWE_TERM_PACKET_COUNTERS_TMf, 8, 8, SOCF_LE|SOCF_RES },
    { L3_MTU_VALUES_TMf, 4, 18, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_IM_TMf, 8, 0, SOCF_LE|SOCF_RES },
    { NONUCAST_TRUNK_BLOCK_MASK_TMf, 2, 16, SOCF_LE|SOCF_RES },
    { TRUNK_BITMAP_TMf, 2, 28, SOCF_LE|SOCF_RES },
    { TRUNK_EGR_MASK_TMf, 2, 30, SOCF_LE|SOCF_RES },
    { TRUNK_GROUP_SW_TMf, 2, 26, SOCF_LE|SOCF_RES },
    { VLAN_COS_MAP_TMf, 4, 22, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_SW2_RAM_CONTROL_4r_fields[] = {
    { CPU_COS_MAP_TCAM_TMf, 11, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_SW2_RAM_CONTROL_5r_fields[] = {
    { E2E_HOL_STATUS_1_HI_TMf, 4, 22, SOCF_LE|SOCF_RES },
    { ING_VINTF_BYTE_COUNTER_TMf, 8, 12, SOCF_LE|SOCF_RES },
    { ING_VINTF_PACKET_COUNTER_TMf, 8, 4, SOCF_LE|SOCF_RES },
    { LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_TMf, 2, 20, SOCF_LE|SOCF_RES },
    { SW2_RAM_CONTROL_5_RESERVEDf, 6, 26, SOCF_LE|SOCF_RES },
    { UNKNOWN_HGI_BITMAP_TMf, 2, 0, SOCF_LE|SOCF_RES },
    { VLAN_PROFILE_2_TMf, 2, 2, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_SW2_RAM_CONTROL_6r_fields[] = {
    { ING_PWE_TERM_SEQNUM_DCMf, 1, 29, SOCF_RES },
    { ING_PWE_TERM_SEQNUM_PMf, 1, 28, SOCF_RES },
    { ING_PWE_TERM_SEQNUM_TMf, 10, 18, SOCF_LE|SOCF_RES },
    { MAC_BLOCK_TABLE_TMf, 8, 0, SOCF_LE|SOCF_RES },
    { NONUCAST_TRUNK_BLOCK_MASK_TMf, 5, 8, SOCF_LE|SOCF_RES },
    { VLAN_PROFILE_2_TMf, 5, 13, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_SW2_RAM_CONTROL_7r_fields[] = {
    { CPB_DCMf, 1, 31, SOCF_RES },
    { CPB_PMf, 1, 30, SOCF_RES },
    { CPB_TMf, 10, 0, SOCF_LE|SOCF_RES },
    { DLB_HGT_FLOWSET_PORT_TMf, 10, 10, SOCF_LE|SOCF_RES },
    { DLB_HGT_FLOWSET_TIMESTAMP_TMf, 10, 20, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_SW2_RAM_CONTROL_8r_fields[] = {
    { DLB_HGT_FLOWSET_PORT_DCMf, 1, 11, SOCF_RES },
    { DLB_HGT_FLOWSET_PORT_PMf, 1, 10, SOCF_RES },
    { DLB_HGT_FLOWSET_TIMESTAMP_DCMf, 1, 13, SOCF_RES },
    { DLB_HGT_FLOWSET_TIMESTAMP_PAGE_DCMf, 1, 15, SOCF_RES },
    { DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PMf, 1, 14, SOCF_RES },
    { DLB_HGT_FLOWSET_TIMESTAMP_PAGE_TMf, 10, 0, SOCF_LE|SOCF_RES },
    { DLB_HGT_FLOWSET_TIMESTAMP_PMf, 1, 12, SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_0_BCM56340_A0r_fields[] = {
    { ALTERNATE_EMIRROR_BITMAP_PDAf, 1, 6, SOCF_RES },
    { ALTERNATE_EMIRROR_BITMAP_TMf, 5, 15, SOCF_LE|SOCF_RES },
    { EGR_MASK_DCMf, 1, 31, SOCF_RES },
    { EGR_MASK_PMf, 1, 30, SOCF_RES },
    { EGR_MASK_TMf, 5, 0, SOCF_LE|SOCF_RES },
    { ING_L3_NEXT_HOP_ATTRIBUTE_1_TMf, 5, 20, SOCF_LE|SOCF_RES },
    { SRC_MODID_EGRESS_BLOCK_PDAf, 2, 8, SOCF_LE|SOCF_RES },
    { SRC_MODID_INGRESS_BLOCK_PDAf, 1, 7, SOCF_RES },
    { TRUNK_BITMAP_PDAf, 1, 5, SOCF_RES },
    { TRUNK_BITMAP_TMf, 5, 10, SOCF_LE|SOCF_RES },
    { VOQ_COS_MAP_TMf, 5, 25, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_SW2_RAM_CONTROL_0_BCM56440_A0r_fields[] = {
    { ALTERNATE_EMIRROR_BITMAP_TMf, 5, 5, SOCF_LE|SOCF_RES },
    { EGR_MASK_PMf, 1, 15, SOCF_RES },
    { EGR_MASK_TMf, 5, 0, SOCF_LE|SOCF_RES },
    { OAM_LM_COUNTERS_DCMf, 1, 17, SOCF_RES },
    { OAM_LM_COUNTERS_PMf, 1, 16, SOCF_RES },
    { OAM_LM_COUNTERS_TMf, 10, 18, SOCF_LE|SOCF_RES },
    { TRUNK_MEMBER_TMf, 5, 10, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_SW2_RAM_CONTROL_0_BCM56450_A0r_fields[] = {
    { ALTERNATE_EMIRROR_BITMAP_TMf, 5, 5, SOCF_LE|SOCF_RES },
    { EGR_MASK_PMf, 1, 15, SOCF_RES },
    { EGR_MASK_TMf, 5, 0, SOCF_LE|SOCF_RES },
    { OAM_LM_COUNTERS_0_DCMf, 1, 17, SOCF_RES },
    { OAM_LM_COUNTERS_0_PMf, 1, 16, SOCF_RES },
    { OAM_LM_COUNTERS_0_TMf, 10, 18, SOCF_LE|SOCF_RES },
    { TRUNK_MEMBER_TMf, 5, 10, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_0_BCM56640_A0r_fields[] = {
    { ALTERNATE_EMIRROR_BITMAP_TMf, 5, 15, SOCF_LE|SOCF_RES },
    { EGR_MASK_DCMf, 1, 31, SOCF_RES },
    { EGR_MASK_PMf, 1, 30, SOCF_RES },
    { EGR_MASK_TMf, 5, 0, SOCF_LE|SOCF_RES },
    { ING_L3_NEXT_HOP_ATTRIBUTE_1_TMf, 5, 20, SOCF_LE|SOCF_RES },
    { RESERVEDf, 5, 5, SOCF_LE|SOCF_RES },
    { TRUNK_BITMAP_TMf, 5, 10, SOCF_LE|SOCF_RES },
    { VOQ_COS_MAP_TMf, 5, 25, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_0_BCM56850_A0r_fields[] = {
    { ALTERNATE_EMIRROR_BITMAP_TMf, 5, 15, SOCF_LE|SOCF_RES },
    { EGR_MASK_DCMf, 1, 31, SOCF_RES },
    { EGR_MASK_PMf, 1, 30, SOCF_RES },
    { EGR_MASK_TMf, 5, 0, SOCF_LE|SOCF_RES },
    { TRUNK_BITMAP_TMf, 5, 10, SOCF_LE|SOCF_RES },
    { TRUNK_MEMBER_TMf, 5, 20, SOCF_LE|SOCF_RES },
    { VOQ_COS_MAP_TMf, 5, 25, SOCF_LE|SOCF_RES },
    { VOQ_MOD_MAP_TMf, 5, 5, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_1_64r_fields[] = {
    { EGR_MASK_TMf, 14, 0, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_SW_TMf, 14, 28, SOCF_LE|SOCF_RES },
    { NONUCAST_TRUNK_BLOCK_MASK_TMf, 14, 42, SOCF_LE|SOCF_RES },
    { SRC_MODID_BLOCK_TMf, 14, 14, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_1_BCM56150_A0r_fields[] = {
    { EGR_MASK_TMf, 5, 0, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_SW_TMf, 5, 10, SOCF_LE|SOCF_RES },
    { NONUCAST_TRUNK_BLOCK_MASK_TMf, 5, 15, SOCF_LE|SOCF_RES },
    { SRC_MODID_BLOCK_TMf, 5, 5, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_SW2_RAM_CONTROL_1_BCM56624_A0r_fields[] = {
    { ALTERNATE_EMIRROR_BITMAP_TMf, 4, 8, SOCF_LE|SOCF_RES },
    { EGR_MASK_TMf, 4, 16, SOCF_LE|SOCF_RES },
    { EOP_BUF_HI_TMf, 2, 28, SOCF_LE|SOCF_RES },
    { EOP_BUF_LO_TMf, 2, 30, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_SW_TMf, 4, 24, SOCF_LE|SOCF_RES },
    { SRC_MODID_BLOCK_TMf, 4, 20, SOCF_LE|SOCF_RES },
    { TRUNK_BITMAP_TMf, 4, 0, SOCF_LE|SOCF_RES },
    { TRUNK_EGR_MASK_TMf, 4, 4, SOCF_LE|SOCF_RES },
    { TRUNK_GROUP_TMf, 4, 12, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_SW2_RAM_CONTROL_1_BCM56634_A0r_fields[] = {
    { ALTERNATE_EMIRROR_BITMAP_TMf, 2, 10, SOCF_LE|SOCF_RES },
    { E2E_HOL_STATUS_HI_TMf, 4, 28, SOCF_LE|SOCF_RES },
    { EGR_MASK_TMf, 4, 16, SOCF_LE|SOCF_RES },
    { EMIRROR_CONTROL1_TMf, 2, 4, SOCF_LE|SOCF_RES },
    { EMIRROR_CONTROL2_TMf, 2, 6, SOCF_LE|SOCF_RES },
    { EMIRROR_CONTROL3_TMf, 2, 8, SOCF_LE|SOCF_RES },
    { EMIRROR_CONTROL_TMf, 2, 2, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_SW_TMf, 4, 24, SOCF_LE|SOCF_RES },
    { SRC_MODID_BLOCK_TMf, 4, 20, SOCF_LE|SOCF_RES },
    { SRC_MODID_EGRESS_BLOCK_TMf, 4, 12, SOCF_LE|SOCF_RES },
    { TRUNK_BITMAP_TMf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_1_BCM56640_A0r_fields[] = {
    { CPU_COS_MAP_TCAM_TMf, 14, 15, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_SW_PMf, 1, 31, SOCF_RES },
    { MODPORT_MAP_SW_TMf, 5, 10, SOCF_LE|SOCF_RES },
    { SRC_MODID_EGRESS_BLOCK_PMf, 1, 29, SOCF_RES },
    { SRC_MODID_EGRESS_BLOCK_TMf, 5, 0, SOCF_LE|SOCF_RES },
    { SRC_MODID_INGRESS_BLOCK_PMf, 1, 30, SOCF_RES },
    { SRC_MODID_INGRESS_BLOCK_TMf, 5, 5, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_1_BCM56820_A0r_fields[] = {
    { ALTERNATE_EMIRROR_BITMAP_TMf, 4, 8, SOCF_LE|SOCF_RES },
    { EGR_MASK_TMf, 4, 16, SOCF_LE|SOCF_RES },
    { SRC_MODID_BLOCK_TMf, 4, 20, SOCF_LE|SOCF_RES },
    { TRUNK_BITMAP_TMf, 4, 0, SOCF_LE|SOCF_RES },
    { TRUNK_EGR_MASK_TMf, 4, 4, SOCF_LE|SOCF_RES },
    { TRUNK_GROUP_TMf, 4, 12, SOCF_LE|SOCF_RES },
    { VLAN_COS_MAP_TMf, 4, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_SW2_RAM_CONTROL_1_BCM56840_A0r_fields[] = {
    { CPU_COS_MAP_TCAM_TMf, 14, 15, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_SW_PMf, 1, 31, SOCF_RES },
    { MODPORT_MAP_SW_TMf, 5, 10, SOCF_LE|SOCF_RES },
    { SRC_MODID_EGRESS_BLOCK_PMf, 1, 29, SOCF_RES },
    { SRC_MODID_EGRESS_BLOCK_TMf, 5, 0, SOCF_LE|SOCF_RES },
    { SRC_MODID_INGRESS_BLOCK_PMf, 1, 30, SOCF_RES },
    { SRC_MODID_INGRESS_BLOCK_TMf, 5, 5, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_2_64r_fields[] = {
    { ALTERNATE_EMIRROR_BITMAP_TMf, 12, 17, SOCF_LE|SOCF_RES },
    { MAC_BLOCK_TABLE_TMf, 12, 29, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_EM_TMf, 17, 0, SOCF_LE|SOCF_RES },
    { TRUNK_BITMAP_TABLE_TMf, 12, 41, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_2_BCM56150_A0r_fields[] = {
    { MODPORT_MAP_EM_TMf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_2_BCM56340_A0r_fields[] = {
    { E2E_HOL_STATUS_1_DCMf, 1, 18, SOCF_RES },
    { E2E_HOL_STATUS_1_PMf, 1, 17, SOCF_RES },
    { E2E_HOL_STATUS_1_TMf, 5, 5, SOCF_LE|SOCF_RES },
    { E2E_HOL_STATUS_DCMf, 1, 16, SOCF_RES },
    { E2E_HOL_STATUS_PMf, 1, 15, SOCF_RES },
    { E2E_HOL_STATUS_TMf, 5, 10, SOCF_LE|SOCF_RES },
    { ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PMf, 1, 19, SOCF_RES },
    { ING_HIGIG_TRUNK_OVERRIDE_PROFILE_TMf, 5, 0, SOCF_LE|SOCF_RES },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RES },
    { SERVICE_PORT_MAP_TMf, 5, 25, SOCF_LE|SOCF_RES },
    { SERVICE_QUEUE_MAP_TMf, 5, 20, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_SW2_RAM_CONTROL_2_BCM56440_A0r_fields[] = {
    { E2E_HOL_STATUS_1_PMf, 1, 11, SOCF_RES },
    { E2E_HOL_STATUS_1_TMf, 5, 0, SOCF_LE|SOCF_RES },
    { E2E_HOL_STATUS_PMf, 1, 10, SOCF_RES },
    { E2E_HOL_STATUS_TMf, 5, 5, SOCF_LE|SOCF_RES },
    { ING_QUEUE_MAP_TMf, 5, 12, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_SW2_RAM_CONTROL_2_BCM56450_A0r_fields[] = {
    { E2E_HOL_STATUS_1_PMf, 1, 11, SOCF_RES },
    { E2E_HOL_STATUS_1_TMf, 5, 0, SOCF_LE|SOCF_RES },
    { E2E_HOL_STATUS_PMf, 1, 10, SOCF_RES },
    { E2E_HOL_STATUS_TMf, 5, 5, SOCF_LE|SOCF_RES },
    { ING_QUEUE_MAP_TMf, 5, 12, SOCF_LE|SOCF_RES },
    { OAM_LM_COUNTERS_1_DCMf, 1, 18, SOCF_RES },
    { OAM_LM_COUNTERS_1_PMf, 1, 17, SOCF_RES },
    { OAM_LM_COUNTERS_1_TMf, 10, 19, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_SW2_RAM_CONTROL_2_BCM56624_A0r_fields[] = {
    { E2E_HOL_STATUS_TMf, 8, 8, SOCF_LE|SOCF_RES },
    { ING_PWE_TERM_BYTE_COUNTERS_TMf, 8, 16, SOCF_LE|SOCF_RES },
    { ING_PWE_TERM_SEQNUM_TMf, 8, 24, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_EM_TMf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_SW2_RAM_CONTROL_2_BCM56634_A0r_fields[] = {
    { E2E_HOL_STATUS_1_TMf, 4, 12, SOCF_LE|SOCF_RES },
    { E2E_HOL_STATUS_TMf, 4, 8, SOCF_LE|SOCF_RES },
    { ING_PWE_TERM_BYTE_COUNTERS_TMf, 8, 16, SOCF_LE|SOCF_RES },
    { ING_PWE_TERM_SEQNUM_TMf, 8, 24, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_EM_TMf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_2_BCM56640_A0r_fields[] = {
    { E2E_HOL_STATUS_1_DCMf, 1, 18, SOCF_RES },
    { E2E_HOL_STATUS_1_PMf, 1, 17, SOCF_RES },
    { E2E_HOL_STATUS_1_TMf, 5, 5, SOCF_LE|SOCF_RES },
    { E2E_HOL_STATUS_DCMf, 1, 16, SOCF_RES },
    { E2E_HOL_STATUS_PMf, 1, 15, SOCF_RES },
    { E2E_HOL_STATUS_TMf, 5, 10, SOCF_LE|SOCF_RES },
    { ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PMf, 1, 19, SOCF_RES },
    { ING_HIGIG_TRUNK_OVERRIDE_PROFILE_TMf, 5, 0, SOCF_LE|SOCF_RES },
    { SERVICE_PORT_MAP_TMf, 5, 25, SOCF_LE|SOCF_RES },
    { SERVICE_QUEUE_MAP_TMf, 5, 20, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_2_BCM56820_A0r_fields[] = {
    { E2E_HOL_STATUS_TMf, 11, 20, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_EM_TMf, 8, 0, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_IM_TMf, 8, 8, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_SW_TMf, 4, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_SW2_RAM_CONTROL_2_BCM56840_A0r_fields[] = {
    { E2E_HOL_STATUS_1_DCMf, 1, 28, SOCF_RES },
    { E2E_HOL_STATUS_1_PMf, 1, 27, SOCF_RES },
    { E2E_HOL_STATUS_1_TMf, 10, 5, SOCF_LE|SOCF_RES },
    { E2E_HOL_STATUS_DCMf, 1, 26, SOCF_RES },
    { E2E_HOL_STATUS_PMf, 1, 25, SOCF_RES },
    { E2E_HOL_STATUS_TMf, 10, 15, SOCF_LE|SOCF_RES },
    { ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PMf, 1, 29, SOCF_RES },
    { ING_HIGIG_TRUNK_OVERRIDE_PROFILE_TMf, 5, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_2_BCM56850_A0r_fields[] = {
    { E2E_HOL_STATUS_1_DCMf, 1, 28, SOCF_RES },
    { E2E_HOL_STATUS_1_PMf, 1, 27, SOCF_RES },
    { E2E_HOL_STATUS_1_TMf, 10, 5, SOCF_LE|SOCF_RES },
    { E2E_HOL_STATUS_DCMf, 1, 26, SOCF_RES },
    { E2E_HOL_STATUS_PMf, 1, 25, SOCF_RES },
    { E2E_HOL_STATUS_TMf, 10, 15, SOCF_LE|SOCF_RES },
    { ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PMf, 1, 29, SOCF_RES },
    { ING_HIGIG_TRUNK_OVERRIDE_PROFILE_TMf, 5, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_3_64r_fields[] = {
    { L3_MTU_VALUES_TMf, 14, 17, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_IM_TMf, 17, 0, SOCF_LE|SOCF_RES },
    { TRUNK_EGR_MASK_TMf, 12, 31, SOCF_LE|SOCF_RES },
    { TRUNK_GROUP_TMf, 12, 43, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_3_BCM56150_A0r_fields[] = {
    { L3_MTU_VALUES_TMf, 5, 10, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_IM_TMf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_3_BCM56340_A0r_fields[] = {
    { IMIRROR_BITMAP_TMf, 2, 30, SOCF_LE|SOCF_RES },
    { ING_L3_NEXT_HOP_ATTRIBUTE_1_INDEX_TMf, 5, 20, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_M0_PDAf, 1, 27, SOCF_RES },
    { MODPORT_MAP_M0_TMf, 5, 0, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_M1_PDAf, 1, 28, SOCF_RES },
    { MODPORT_MAP_M1_TMf, 5, 5, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_M2_PDAf, 1, 29, SOCF_RES },
    { MODPORT_MAP_M2_TMf, 5, 10, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_M3_TMf, 5, 15, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_SW_PDAf, 2, 25, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_SW2_RAM_CONTROL_3_BCM56440_A0r_fields[] = {
    { L3_MTU_VALUES_TMf, 5, 20, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_M0_TMf, 5, 0, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_M1_TMf, 5, 5, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_M2_TMf, 5, 10, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_M3_TMf, 5, 15, SOCF_LE|SOCF_RES },
    { VLAN_COS_MAP_TMf, 5, 25, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_SW2_RAM_CONTROL_3_BCM56450_A0r_fields[] = {
    { L3_MTU_VALUES_TMf, 5, 20, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_M0_TMf, 5, 0, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_M1_TMf, 5, 5, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_M2_TMf, 5, 10, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_M3_TMf, 5, 15, SOCF_LE|SOCF_RES },
    { SERVICE_COS_MAP_TMf, 5, 25, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_SW2_RAM_CONTROL_3_BCM56634_A0r_fields[] = {
    { IMIRROR_BITMAP_TMf, 2, 28, SOCF_LE|SOCF_RES },
    { ING_PWE_TERM_PACKET_COUNTERS_TMf, 8, 8, SOCF_LE|SOCF_RES },
    { L3_MTU_VALUES_TMf, 4, 18, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_IM_TMf, 8, 0, SOCF_LE|SOCF_RES },
    { NONUCAST_TRUNK_BLOCK_MASK_TMf, 2, 16, SOCF_LE|SOCF_RES },
    { SW2_RAM_CONTROL_3_RESERVEDf, 2, 30, SOCF_LE|SOCF_RES },
    { TRUNK_GROUP_SW_TMf, 2, 26, SOCF_LE|SOCF_RES },
    { VLAN_COS_MAP_TMf, 4, 22, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_3_BCM56640_A0r_fields[] = {
    { IMIRROR_BITMAP_TMf, 2, 30, SOCF_LE|SOCF_RES },
    { ING_L3_NEXT_HOP_ATTRIBUTE_1_INDEX_TMf, 5, 20, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_M0_TMf, 5, 0, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_M1_TMf, 5, 5, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_M2_TMf, 5, 10, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_M3_TMf, 5, 15, SOCF_LE|SOCF_RES },
    { RESERVEDf, 5, 25, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_3_BCM56820_A0r_fields[] = {
    { ALTERNATE_EMIRROR_BITMAP_WWf, 1, 13, SOCF_RES },
    { CPU_COS_MAP_TCAM_TMf, 11, 0, SOCF_LE|SOCF_RES },
    { E2E_HOL_STATUS_WWf, 1, 21, SOCF_RES },
    { EGR_MASK_WWf, 1, 15, SOCF_RES },
    { MODPORT_MAP_EM_WWf, 1, 18, SOCF_RES },
    { MODPORT_MAP_IM_WWf, 1, 19, SOCF_RES },
    { MODPORT_MAP_SW_WWf, 1, 20, SOCF_RES },
    { SRC_MODID_BLOCK_WWf, 1, 16, SOCF_RES },
    { TRUNK_BITMAP_WWf, 1, 11, SOCF_RES },
    { TRUNK_EGR_MASK_WWf, 1, 12, SOCF_RES },
    { TRUNK_GROUP_WWf, 1, 14, SOCF_RES },
    { VLAN_COS_MAP_WWf, 1, 17, SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_SW2_RAM_CONTROL_3_BCM56840_A0r_fields[] = {
    { IMIRROR_BITMAP_TMf, 2, 30, SOCF_LE|SOCF_RES },
    { L3_MTU_VALUES_TMf, 5, 20, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_M0_TMf, 5, 0, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_M1_TMf, 5, 5, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_M2_TMf, 5, 10, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_M3_TMf, 5, 15, SOCF_LE|SOCF_RES },
    { VLAN_COS_MAP_TMf, 5, 25, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_3_BCM56850_A0r_fields[] = {
    { IMIRROR_BITMAP_TMf, 2, 30, SOCF_LE|SOCF_RES },
    { L3_MTU_VALUES_TMf, 5, 20, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_M0_TMf, 5, 0, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_M1_TMf, 5, 5, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_M2_TMf, 5, 10, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_M3_TMf, 5, 15, SOCF_LE|SOCF_RES },
    { VLAN_COS_MAP_TMf, 5, 25, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_4_64r_fields[] = {
    { CPU_COS_MAP_TCAM_TMf, 20, 0, SOCF_LE|SOCF_RES },
    { IP_STATS_MEM_TMf, 12, 20, SOCF_LE|SOCF_RES },
    { STATS_MEM_0_TMf, 12, 32, SOCF_LE|SOCF_RES },
    { STATS_MEM_1_TMf, 12, 44, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_4_BCM56150_A0r_fields[] = {
    { CPU_COS_MAP_TCAM_TMf, 14, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_4_BCM56340_A0r_fields[] = {
    { ALTERNATE_EMIRROR_BITMAP_PMf, 1, 5, SOCF_RES },
    { BCAST_BLOCK_MASK_TMf, 2, 26, SOCF_LE|SOCF_RES },
    { EOP_BUF_A_TMf, 2, 12, SOCF_LE|SOCF_RES },
    { EOP_BUF_B_TMf, 2, 14, SOCF_LE|SOCF_RES },
    { EOP_BUF_C_TMf, 2, 16, SOCF_LE|SOCF_RES },
    { ING_EGRMSKBMAP_TMf, 2, 28, SOCF_LE|SOCF_RES },
    { ING_L3_NEXT_HOP_ATTRIBUTE_1_INDEX_PMf, 1, 8, SOCF_RES },
    { KNOWN_MCAST_BLOCK_MASK_TMf, 2, 24, SOCF_LE|SOCF_RES },
    { LOCAL_SW_DISABLE_DEFAULT_PBM_TMf, 2, 30, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_M0_PMf, 1, 0, SOCF_RES },
    { MODPORT_MAP_M1_PMf, 1, 1, SOCF_RES },
    { MODPORT_MAP_M2_PMf, 1, 2, SOCF_RES },
    { MODPORT_MAP_M3_PDAf, 1, 6, SOCF_RES },
    { MODPORT_MAP_M3_PMf, 1, 3, SOCF_RES },
    { NONUCAST_TRUNK_BLOCK_MASK_PDAf, 1, 7, SOCF_RES },
    { NONUCAST_TRUNK_BLOCK_MASK_PMf, 1, 10, SOCF_RES },
    { PLFS_TMf, 2, 18, SOCF_LE|SOCF_RES },
    { TRUNK_BITMAP_PMf, 1, 4, SOCF_RES },
    { UNKNOWN_MCAST_BLOCK_MASK_TMf, 2, 22, SOCF_LE|SOCF_RES },
    { UNKNOWN_UCAST_BLOCK_MASK_TMf, 2, 20, SOCF_LE|SOCF_RES },
    { VLAN_PROFILE_2_PMf, 1, 9, SOCF_RES },
    { VOQ_COS_MAP_PMf, 1, 11, SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_SW2_RAM_CONTROL_4_BCM56440_A0r_fields[] = {
    { ALTERNATE_EMIRROR_BITMAP_PMf, 1, 4, SOCF_RES },
    { L3_MTU_VALUES_PMf, 1, 7, SOCF_RES },
    { MODPORT_MAP_M0_PMf, 1, 0, SOCF_RES },
    { MODPORT_MAP_M1_PMf, 1, 1, SOCF_RES },
    { MODPORT_MAP_M2_PMf, 1, 2, SOCF_RES },
    { MODPORT_MAP_M3_PMf, 1, 3, SOCF_RES },
    { TRUNK_MEMBER_PMf, 1, 5, SOCF_RES },
    { VLAN_COS_MAP_PMf, 1, 6, SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_SW2_RAM_CONTROL_4_BCM56450_A0r_fields[] = {
    { ALTERNATE_EMIRROR_BITMAP_PMf, 1, 4, SOCF_RES },
    { L3_MTU_VALUES_PMf, 1, 7, SOCF_RES },
    { MODPORT_MAP_M0_PMf, 1, 0, SOCF_RES },
    { MODPORT_MAP_M1_PMf, 1, 1, SOCF_RES },
    { MODPORT_MAP_M2_PMf, 1, 2, SOCF_RES },
    { MODPORT_MAP_M3_PMf, 1, 3, SOCF_RES },
    { SERVICE_COS_MAP_PMf, 1, 6, SOCF_RES },
    { TRUNK_BITMAP_TMf, 5, 8, SOCF_LE|SOCF_RES },
    { TRUNK_MEMBER_PMf, 1, 5, SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_SW2_RAM_CONTROL_4_BCM56634_A0r_fields[] = {
    { BCAST_BLOCK_MASK_TMf, 2, 25, SOCF_LE|SOCF_RES },
    { CPU_COS_MAP_TCAM_TMf, 11, 0, SOCF_LE|SOCF_RES },
    { EOP_BUF_A_TMf, 2, 11, SOCF_LE|SOCF_RES },
    { EOP_BUF_B_TMf, 2, 13, SOCF_LE|SOCF_RES },
    { EOP_BUF_C_TMf, 2, 15, SOCF_LE|SOCF_RES },
    { ING_EGRMSKBMAP_TMf, 2, 27, SOCF_LE|SOCF_RES },
    { KNOWN_MCAST_BLOCK_MASK_TMf, 2, 23, SOCF_LE|SOCF_RES },
    { LOCAL_SW_DISABLE_DEFAULT_PBM_TMf, 2, 29, SOCF_LE|SOCF_RES },
    { PLFS_TMf, 2, 17, SOCF_LE|SOCF_RES },
    { SW2_RAM_CONTROL_4_RESERVEDf, 1, 31, SOCF_RES },
    { UNKNOWN_MCAST_BLOCK_MASK_TMf, 2, 21, SOCF_LE|SOCF_RES },
    { UNKNOWN_UCAST_BLOCK_MASK_TMf, 2, 19, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_4_BCM56640_A0r_fields[] = {
    { ALTERNATE_EMIRROR_BITMAP_PMf, 1, 5, SOCF_RES },
    { BCAST_BLOCK_MASK_TMf, 2, 26, SOCF_LE|SOCF_RES },
    { EOP_BUF_A_TMf, 2, 12, SOCF_LE|SOCF_RES },
    { EOP_BUF_B_TMf, 2, 14, SOCF_LE|SOCF_RES },
    { EOP_BUF_C_TMf, 2, 16, SOCF_LE|SOCF_RES },
    { ING_EGRMSKBMAP_TMf, 2, 28, SOCF_LE|SOCF_RES },
    { ING_L3_NEXT_HOP_ATTRIBUTE_1_INDEX_PMf, 1, 8, SOCF_RES },
    { KNOWN_MCAST_BLOCK_MASK_TMf, 2, 24, SOCF_LE|SOCF_RES },
    { LOCAL_SW_DISABLE_DEFAULT_PBM_TMf, 2, 30, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_M0_PMf, 1, 0, SOCF_RES },
    { MODPORT_MAP_M1_PMf, 1, 1, SOCF_RES },
    { MODPORT_MAP_M2_PMf, 1, 2, SOCF_RES },
    { MODPORT_MAP_M3_PMf, 1, 3, SOCF_RES },
    { NONUCAST_TRUNK_BLOCK_MASK_PMf, 1, 10, SOCF_RES },
    { PLFS_TMf, 2, 18, SOCF_LE|SOCF_RES },
    { RESERVEDf, 2, 6, SOCF_LE|SOCF_RES },
    { TRUNK_BITMAP_PMf, 1, 4, SOCF_RES },
    { UNKNOWN_MCAST_BLOCK_MASK_TMf, 2, 22, SOCF_LE|SOCF_RES },
    { UNKNOWN_UCAST_BLOCK_MASK_TMf, 2, 20, SOCF_LE|SOCF_RES },
    { VLAN_PROFILE_2_PMf, 1, 9, SOCF_RES },
    { VOQ_COS_MAP_PMf, 1, 11, SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_SW2_RAM_CONTROL_4_BCM56840_A0r_fields[] = {
    { ALTERNATE_EMIRROR_BITMAP_PMf, 1, 5, SOCF_RES },
    { BCAST_BLOCK_MASK_TMf, 2, 26, SOCF_LE|SOCF_RES },
    { EOP_BUF_A_TMf, 2, 12, SOCF_LE|SOCF_RES },
    { EOP_BUF_B_TMf, 2, 14, SOCF_LE|SOCF_RES },
    { EOP_BUF_C_TMf, 2, 16, SOCF_LE|SOCF_RES },
    { ING_EGRMSKBMAP_TMf, 2, 28, SOCF_LE|SOCF_RES },
    { KNOWN_MCAST_BLOCK_MASK_TMf, 2, 24, SOCF_LE|SOCF_RES },
    { L3_MTU_VALUES_PMf, 1, 8, SOCF_RES },
    { LOCAL_SW_DISABLE_DEFAULT_PBM_TMf, 2, 30, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_M0_PMf, 1, 0, SOCF_RES },
    { MODPORT_MAP_M1_PMf, 1, 1, SOCF_RES },
    { MODPORT_MAP_M2_PMf, 1, 2, SOCF_RES },
    { MODPORT_MAP_M3_PMf, 1, 3, SOCF_RES },
    { NONUCAST_TRUNK_BLOCK_MASK_PMf, 1, 10, SOCF_RES },
    { PLFS_TMf, 2, 18, SOCF_LE|SOCF_RES },
    { TRUNK_BITMAP_PMf, 1, 4, SOCF_RES },
    { TRUNK_MEMBER_PMf, 1, 6, SOCF_RES },
    { UNKNOWN_MCAST_BLOCK_MASK_TMf, 2, 22, SOCF_LE|SOCF_RES },
    { UNKNOWN_UCAST_BLOCK_MASK_TMf, 2, 20, SOCF_LE|SOCF_RES },
    { VLAN_COS_MAP_PMf, 1, 7, SOCF_RES },
    { VLAN_PROFILE_2_PMf, 1, 9, SOCF_RES },
    { VOQ_COS_MAP_PMf, 1, 11, SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_4_BCM56850_A0r_fields[] = {
    { BCAST_BLOCK_MASK_TMf, 2, 26, SOCF_LE|SOCF_RES },
    { EMIRROR_CONTROL1_TMf, 2, 8, SOCF_LE|SOCF_RES },
    { EMIRROR_CONTROL2_TMf, 2, 6, SOCF_LE|SOCF_RES },
    { EMIRROR_CONTROL3_TMf, 2, 4, SOCF_LE|SOCF_RES },
    { EMIRROR_CONTROL_TMf, 2, 10, SOCF_LE|SOCF_RES },
    { EOP_BUF_A_TMf, 2, 12, SOCF_LE|SOCF_RES },
    { EOP_BUF_B_TMf, 2, 14, SOCF_LE|SOCF_RES },
    { EOP_BUF_C_TMf, 2, 16, SOCF_LE|SOCF_RES },
    { ING_EGRMSKBMAP_TMf, 2, 28, SOCF_LE|SOCF_RES },
    { KNOWN_MCAST_BLOCK_MASK_TMf, 2, 24, SOCF_LE|SOCF_RES },
    { LOCAL_SW_DISABLE_DEFAULT_PBM_TMf, 2, 30, SOCF_LE|SOCF_RES },
    { MODPORT_MAP_M0_PMf, 1, 0, SOCF_RES },
    { MODPORT_MAP_M1_PMf, 1, 1, SOCF_RES },
    { MODPORT_MAP_M2_PMf, 1, 2, SOCF_RES },
    { MODPORT_MAP_M3_PMf, 1, 3, SOCF_RES },
    { PLFS_TMf, 2, 18, SOCF_LE|SOCF_RES },
    { UNKNOWN_MCAST_BLOCK_MASK_TMf, 2, 22, SOCF_LE|SOCF_RES },
    { UNKNOWN_UCAST_BLOCK_MASK_TMf, 2, 20, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_5_64r_fields[] = {
    { OAM_LM_COUNTERS_TMf, 17, 0, SOCF_LE|SOCF_RES },
    { PBM_MACRO_1_TMf, 17, 17, SOCF_LE|SOCF_RES },
    { PBM_MACRO_2_TMf, 17, 34, SOCF_LE|SOCF_RES },
    { VLAN_PROFILE_2_TMf, 12, 51, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_5_BCM56142_A0r_fields[] = {
    { OAM_LM_COUNTERS_TMf, 8, 0, SOCF_LE|SOCF_RES },
    { PBM_MACRO_TMf, 8, 8, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_5_BCM56150_A0r_fields[] = {
    { OAM_LM_COUNTERS_TMf, 10, 0, SOCF_LE|SOCF_RES },
    { PBM_MACRO_TMf, 10, 10, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_SW2_RAM_CONTROL_5_BCM56334_A0r_fields[] = {
    { OAM_LM_COUNTERS_TMf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_5_BCM56340_A0r_fields[] = {
    { AXP_WLAN_COS_MAP_PDAf, 1, 29, SOCF_RES },
    { AXP_WLAN_COS_MAP_TMf, 5, 2, SOCF_LE|SOCF_RES },
    { E2E_HOL_STATUS_1_HI_TMf, 3, 24, SOCF_LE|SOCF_RES },
    { ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PDAf, 1, 31, SOCF_RES },
    { LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_TMf, 2, 22, SOCF_LE|SOCF_RES },
    { NUM_QCN_CNM_RECEIVED_DCMf, 1, 27, SOCF_RES },
    { OAM_LM_COUNTERS_DCMf, 1, 28, SOCF_RES },
    { OAM_LM_COUNTERS_TMf, 10, 12, SOCF_LE|SOCF_RES },
    { SERVICE_PORT_MAP_PDAf, 1, 30, SOCF_RES },
    { UNKNOWN_HGI_BITMAP_TMf, 2, 0, SOCF_LE|SOCF_RES },
    { VLAN_QUEUE_MAP_TMf, 5, 7, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_5_BCM56640_A0r_fields[] = {
    { AXP_WLAN_COS_MAP_TMf, 5, 2, SOCF_LE|SOCF_RES },
    { E2E_HOL_STATUS_1_HI_TMf, 3, 24, SOCF_LE|SOCF_RES },
    { LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_TMf, 2, 22, SOCF_LE|SOCF_RES },
    { NUM_QCN_CNM_RECEIVED_DCMf, 1, 27, SOCF_RES },
    { OAM_LM_COUNTERS_DCMf, 1, 28, SOCF_RES },
    { OAM_LM_COUNTERS_TMf, 10, 12, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 29, SOCF_LE|SOCF_RES },
    { UNKNOWN_HGI_BITMAP_TMf, 2, 0, SOCF_LE|SOCF_RES },
    { VLAN_QUEUE_MAP_TMf, 5, 7, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_SW2_RAM_CONTROL_5_BCM56840_A0r_fields[] = {
    { E2E_HOL_STATUS_1_HI_TMf, 4, 24, SOCF_LE|SOCF_RES },
    { ING_SERVICE_COUNTER_TABLE_DCMf, 1, 29, SOCF_RES },
    { ING_SERVICE_COUNTER_TABLE_PMf, 1, 28, SOCF_RES },
    { ING_SERVICE_COUNTER_TABLE_TMf, 10, 2, SOCF_LE|SOCF_RES },
    { ING_VINTF_COUNTER_TABLE_DCMf, 1, 31, SOCF_RES },
    { ING_VINTF_COUNTER_TABLE_PMf, 1, 30, SOCF_RES },
    { ING_VINTF_COUNTER_TABLE_TMf, 10, 12, SOCF_LE|SOCF_RES },
    { LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_TMf, 2, 22, SOCF_LE|SOCF_RES },
    { UNKNOWN_HGI_BITMAP_TMf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_5_BCM56850_A0r_fields[] = {
    { E2E_HOL_STATUS_1_HI_TMf, 4, 24, SOCF_LE|SOCF_RES },
    { ENDPOINT_QUEUE_MAP_B0_TMf, 5, 8, SOCF_LE|SOCF_RES },
    { ENDPOINT_QUEUE_MAP_B1_TMf, 5, 13, SOCF_LE|SOCF_RES },
    { EOP_BUFFER_B_TMf, 2, 18, SOCF_LE|SOCF_RES },
    { ING_FLEX_CTR_PKT_RES_MAP_TMf, 5, 3, SOCF_LE|SOCF_RES },
    { ING_FLEX_CTR_TOS_MAP_TMf, 2, 30, SOCF_LE|SOCF_RES },
    { ISC_HG_STATS_TMf, 2, 28, SOCF_LE|SOCF_RES },
    { LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_TMf, 2, 22, SOCF_LE|SOCF_RES },
    { OAM_LM_COUNTERS_TMf, 1, 2, SOCF_RES },
    { PORT_LAG_FAILOVER_TMf, 2, 20, SOCF_LE|SOCF_RES },
    { UNKNOWN_HGI_BITMAP_TMf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_6_64r_fields[] = {
    { EOP_BUFFER_TMf, 12, 36, SOCF_LE|SOCF_RES },
    { HG_STATS_MEM_TMf, 12, 24, SOCF_LE|SOCF_RES },
    { STATS_MEM_2_TMf, 12, 0, SOCF_LE|SOCF_RES },
    { STATS_MEM_3_TMf, 12, 12, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_6_BCM56340_A0r_fields[] = {
    { ING_L3_NEXT_HOP_ATTRIBUTE_1_PDAf, 1, 30, SOCF_RES },
    { ING_PWE_TERM_SEQNUM_DCMf, 1, 29, SOCF_RES },
    { ING_PWE_TERM_SEQNUM_PMf, 1, 28, SOCF_RES },
    { ING_PWE_TERM_SEQNUM_TMf, 10, 18, SOCF_LE|SOCF_RES },
    { MAC_BLOCK_TABLE_TMf, 8, 0, SOCF_LE|SOCF_RES },
    { NONUCAST_TRUNK_BLOCK_MASK_TMf, 5, 8, SOCF_LE|SOCF_RES },
    { NUM_QCN_CNM_RECEIVED_PDAf, 1, 31, SOCF_RES },
    { VLAN_PROFILE_2_TMf, 5, 13, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_SW2_RAM_CONTROL_6_BCM56440_A0r_fields[] = {
    { ING_PWE_TERM_SEQNUM_DCMf, 1, 11, SOCF_RES },
    { ING_PWE_TERM_SEQNUM_PMf, 1, 10, SOCF_RES },
    { ING_PWE_TERM_SEQNUM_TMf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_SW2_RAM_CONTROL_6_BCM56450_A0r_fields[] = {
    { ING_PWE_TERM_SEQNUM_DCMf, 1, 11, SOCF_RES },
    { ING_PWE_TERM_SEQNUM_PMf, 1, 10, SOCF_RES },
    { ING_PWE_TERM_SEQNUM_TMf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_6_BCM56640_A0r_fields[] = {
    { ING_PWE_TERM_SEQNUM_DCMf, 1, 29, SOCF_RES },
    { ING_PWE_TERM_SEQNUM_PMf, 1, 28, SOCF_RES },
    { ING_PWE_TERM_SEQNUM_TMf, 10, 18, SOCF_LE|SOCF_RES },
    { MAC_BLOCK_TABLE_TMf, 8, 0, SOCF_LE|SOCF_RES },
    { NONUCAST_TRUNK_BLOCK_MASK_TMf, 5, 8, SOCF_LE|SOCF_RES },
    { VLAN_PROFILE_2_TMf, 5, 13, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_7_BCM56340_A0r_fields[] = {
    { DLB_HGT_FLOWSET_TMf, 10, 0, SOCF_LE|SOCF_RES },
    { E2E_HOL_STATUS_1_PDA_0f, 1, 29, SOCF_RES },
    { E2E_HOL_STATUS_1_PDA_1f, 1, 30, SOCF_RES },
    { E2E_HOL_STATUS_1_PDA_2f, 1, 31, SOCF_RES },
    { E2E_HOL_STATUS_PDA_0f, 1, 26, SOCF_RES },
    { E2E_HOL_STATUS_PDA_1f, 1, 27, SOCF_RES },
    { E2E_HOL_STATUS_PDA_2f, 1, 28, SOCF_RES },
    { ING_L3_NEXT_HOP_ATTRIBUTE_1_INDEX_PDAf, 8, 18, SOCF_LE|SOCF_RES },
    { RESERVEDf, 4, 14, SOCF_LE|SOCF_RES },
    { SERVICE_QUEUE_MAP_PDAf, 4, 10, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_SW2_RAM_CONTROL_7_BCM56440_A0r_fields[] = {
    { DLB_HGT_FLOWSET_PORT_TMf, 10, 0, SOCF_LE|SOCF_RES },
    { DLB_HGT_FLOWSET_TIMESTAMP_TMf, 10, 10, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_SW2_RAM_CONTROL_7_BCM56450_A0r_fields[] = {
    { DLB_HGT_FLOWSET_PORT_TMf, 10, 0, SOCF_LE|SOCF_RES },
    { DLB_HGT_FLOWSET_TIMESTAMP_TMf, 10, 10, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_7_BCM56640_A0r_fields[] = {
    { DLB_HGT_FLOWSET_TMf, 10, 0, SOCF_LE|SOCF_RES },
    { RESERVEDf, 22, 10, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_7_BCM56850_A0r_fields[] = {
    { CPB_DCMf, 1, 31, SOCF_RES },
    { CPB_PMf, 1, 30, SOCF_RES },
    { DLB_HGT_FLOWSET_TIMESTAMP_TMf, 10, 20, SOCF_LE|SOCF_RES },
    { DLB_HGT_FLOWSET_TMf, 10, 10, SOCF_LE|SOCF_RES },
    { ISC_IP_STATS_MEM0_TMf, 2, 6, SOCF_LE|SOCF_RES },
    { ISC_IP_STATS_MEM1_TMf, 2, 8, SOCF_LE|SOCF_RES },
    { ISC_STATS_0_TMf, 2, 0, SOCF_LE|SOCF_RES },
    { ISC_STATS_1_TMf, 2, 2, SOCF_LE|SOCF_RES },
    { ISC_STATS_2_TMf, 2, 4, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_8_BCM56340_A0r_fields[] = {
    { DLB_HGT_FLOWSET_DCMf, 1, 11, SOCF_RES },
    { DLB_HGT_FLOWSET_PMf, 1, 10, SOCF_RES },
    { DLB_HGT_FLOWSET_TIMESTAMP_PAGE_DCMf, 1, 15, SOCF_RES },
    { DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PDAf, 1, 26, SOCF_RES },
    { DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PMf, 1, 14, SOCF_RES },
    { DLB_HGT_FLOWSET_TIMESTAMP_PAGE_TMf, 10, 0, SOCF_LE|SOCF_RES },
    { ING_PW_TERM_SEQNUM_PDAf, 2, 12, SOCF_LE|SOCF_RES },
    { NUM_QCN_CNM_RECEIVED_TMf, 10, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_SW2_RAM_CONTROL_8_BCM56440_A0r_fields[] = {
    { DLB_HGT_FLOWSET_PORT_DCMf, 1, 11, SOCF_RES },
    { DLB_HGT_FLOWSET_PORT_PMf, 1, 10, SOCF_RES },
    { DLB_HGT_FLOWSET_TIMESTAMP_DCMf, 1, 13, SOCF_RES },
    { DLB_HGT_FLOWSET_TIMESTAMP_PAGE_DCMf, 1, 15, SOCF_RES },
    { DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PMf, 1, 14, SOCF_RES },
    { DLB_HGT_FLOWSET_TIMESTAMP_PAGE_TMf, 10, 0, SOCF_LE|SOCF_RES },
    { DLB_HGT_FLOWSET_TIMESTAMP_PMf, 1, 12, SOCF_RES },
    { PBM_MACRO_DCMf, 1, 16, SOCF_RES },
    { PBM_MACRO_PMf, 1, 17, SOCF_RES },
    { PBM_MACRO_TMf, 10, 18, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_SW2_RAM_CONTROL_8_BCM56450_A0r_fields[] = {
    { DLB_HGT_FLOWSET_PORT_DCMf, 1, 11, SOCF_RES },
    { DLB_HGT_FLOWSET_PORT_PMf, 1, 10, SOCF_RES },
    { DLB_HGT_FLOWSET_TIMESTAMP_DCMf, 1, 13, SOCF_RES },
    { DLB_HGT_FLOWSET_TIMESTAMP_PAGE_DCMf, 1, 15, SOCF_RES },
    { DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PMf, 1, 14, SOCF_RES },
    { DLB_HGT_FLOWSET_TIMESTAMP_PAGE_TMf, 10, 0, SOCF_LE|SOCF_RES },
    { DLB_HGT_FLOWSET_TIMESTAMP_PMf, 1, 12, SOCF_RES },
    { PBM_MACRO_DCMf, 1, 16, SOCF_RES },
    { PBM_MACRO_PMf, 1, 17, SOCF_RES },
    { PBM_MACRO_TMf, 5, 18, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_8_BCM56640_A0r_fields[] = {
    { DLB_HGT_FLOWSET_DCMf, 1, 11, SOCF_RES },
    { DLB_HGT_FLOWSET_PMf, 1, 10, SOCF_RES },
    { DLB_HGT_FLOWSET_TIMESTAMP_PAGE_DCMf, 1, 15, SOCF_RES },
    { DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PMf, 1, 14, SOCF_RES },
    { DLB_HGT_FLOWSET_TIMESTAMP_PAGE_TMf, 10, 0, SOCF_LE|SOCF_RES },
    { NUM_QCN_CNM_RECEIVED_TMf, 10, 16, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 2, 12, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_SW2_RAM_CONTROL_8_BCM56850_A0r_fields[] = {
    { DLB_HGT_FLOWSET_DCMf, 1, 11, SOCF_RES },
    { DLB_HGT_FLOWSET_PMf, 1, 10, SOCF_RES },
    { DLB_HGT_FLOWSET_TIMESTAMP_DCMf, 1, 13, SOCF_RES },
    { DLB_HGT_FLOWSET_TIMESTAMP_PAGE_DCMf, 1, 15, SOCF_RES },
    { DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PMf, 1, 14, SOCF_RES },
    { DLB_HGT_FLOWSET_TIMESTAMP_PAGE_TMf, 10, 0, SOCF_LE|SOCF_RES },
    { DLB_HGT_FLOWSET_TIMESTAMP_PMf, 1, 12, SOCF_RES },
    { SERVICE_PORT_MAP_TMf, 5, 26, SOCF_LE|SOCF_RES },
    { SERVICE_QUEUE_MAP_TMf, 5, 21, SOCF_LE|SOCF_RES },
    { VOQ_PORT_MAP_TMf, 5, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SWITCH_CIR_EIR_IN_DUAL_SHAPERSr_fields[] = {
    { SWITCHCIREIRf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SYNCCOUNTERr_fields[] = {
    { SYNCCOUNTERf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_SYSCLKCFG1_SI_0r_fields[] = {
    { BATM_SYS_TSI_PERf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_SYSCLKCFG2_SI_0r_fields[] = {
    { BATM_RESERVEDf, 6, 2, SOCF_LE|SOCF_RES },
    { BATM_SYSCLKSELf, 5, 8, SOCF_LE },
    { BATM_SYSREFSELf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_SYSCLTS1_SI_0r_fields[] = {
    { BATM_SYS_TSTMPf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SYSTEMREDAGINGCONFIGURATIONr_fields[] = {
    { SYSTEMREDAGEPERIODf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SYSTEM_HEADERS_CONFIGURATIONS0REGISTERr_fields[] = {
    { ADD_PPH_EEP_EXTf, 1, 4, 0 },
    { FTMH_EXTf, 2, 0, SOCF_LE },
    { FTMH_LB_KEY_EXT_ENABLEf, 1, 2, 0 },
    { FTMH_LB_KEY_EXT_MODEf, 1, 3, 0 },
    { PPH_PETRAA_COMPATIBLEf, 1, 5, 0 }
};

#endif
#if defined(BCM_88850_P3)
soc_field_info_t soc_SYSTEM_RECYCLE_PORTr_fields[] = {
    { SYSTEM_RECYCLE_PORTf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SYSTEM_RED_CONFIGURATIONr_fields[] = {
    { AGINGONLYDECPQSf, 1, 25, 0 },
    { AGINGTIMERCFGf, 21, 0, SOCF_LE },
    { ENABLESYSREDf, 1, 28, 0 },
    { RESETXPIREDQSZf, 1, 24, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_SYSTSOFPH_SI_0r_fields[] = {
    { BATM_FPHTSf, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { BATM_RSVDf, 8, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
soc_field_info_t soc_SYS_CONTROLr_fields[] = {
    { RESET_CNTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_SYS_CONTROL_BCM56640_A0r_fields[] = {
    { RESET_CNTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_SYS_CONTROL_BCM88732_A0r_fields[] = {
    { RESET_CNTf, 1, 0, SOCF_RES|SOCF_PUNCH },
    { RESET_DONEf, 1, 1, SOCF_RES|SOCF_W1TC }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_SYS_MAC_ACTIONr_fields[] = {
    { MAC_LIMIT_USE_SYS_ACTIONf, 1, 0, 0 },
    { OVER_LIMIT_DROPf, 1, 2, 0 },
    { OVER_LIMIT_TOCPUf, 1, 1, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_SYS_MAC_COUNTr_fields[] = {
    { SYS_MAC_COUNTf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_SYS_MAC_COUNT_BCM53314_A0r_fields[] = {
    { SYS_MAC_COUNTf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SYS_MAC_COUNT_BCM53400_A0r_fields[] = {
    { COUNTf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_SYS_MAC_COUNT_BCM56150_A0r_fields[] = {
    { COUNTf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_SYS_MAC_COUNT_BCM56224_A0r_fields[] = {
    { SYS_MAC_COUNTf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
soc_field_info_t soc_SYS_MAC_COUNT_BCM56334_A0r_fields[] = {
    { COUNTf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_SYS_MAC_COUNT_BCM56624_A0r_fields[] = {
    { COUNTf, 15, 0, SOCF_LE },
    { SYS_MAC_COUNTf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_SYS_MAC_COUNT_BCM56640_A0r_fields[] = {
    { COUNTf, 21, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0)
soc_field_info_t soc_SYS_MAC_LIMITr_fields[] = {
    { SYS_MAC_LIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_SYS_MAC_LIMIT_BCM56224_A0r_fields[] = {
    { SYS_MAC_LIMITf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
soc_field_info_t soc_SYS_MAC_LIMIT_CONTROLr_fields[] = {
    { ENABLEf, 1, 17, 0 },
    { SYS_LIMITf, 15, 2, SOCF_LE },
    { SYS_OVER_LIMIT_DROPf, 1, 1, 0 },
    { SYS_OVER_LIMIT_TOCPUf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_SYS_MAC_LIMIT_CONTROL_BCM53400_A0r_fields[] = {
    { ENABLEf, 1, 17, 0 },
    { SYS_LIMITf, 15, 2, SOCF_LE },
    { SYS_OVER_LIMIT_DROPf, 1, 1, 0 },
    { SYS_OVER_LIMIT_TOCPUf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_SYS_MAC_LIMIT_CONTROL_BCM56150_A0r_fields[] = {
    { ENABLEf, 1, 17, 0 },
    { SYS_LIMITf, 15, 2, SOCF_LE },
    { SYS_OVER_LIMIT_DROPf, 1, 1, 0 },
    { SYS_OVER_LIMIT_TOCPUf, 1, 0, 0 }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_SYS_MAC_LIMIT_CONTROL_BCM56340_A0r_fields[] = {
    { ENABLE_EXTERNAL_L2_ENTRYf, 1, 23, SOCF_RES },
    { ENABLE_INTERNAL_L2_ENTRYf, 1, 24, 0 },
    { SYS_LIMITf, 21, 2, SOCF_LE },
    { SYS_OVER_LIMIT_DROPf, 1, 1, 0 },
    { SYS_OVER_LIMIT_TOCPUf, 1, 0, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_SYS_MAC_LIMIT_CONTROL_BCM56450_A0r_fields[] = {
    { ENABLEf, 1, 18, 0 },
    { SYS_LIMITf, 16, 2, SOCF_LE },
    { SYS_OVER_LIMIT_DROPf, 1, 1, 0 },
    { SYS_OVER_LIMIT_TOCPUf, 1, 0, 0 }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_SYS_MAC_LIMIT_CONTROL_BCM56640_A0r_fields[] = {
    { ENABLE_EXTERNAL_L2_ENTRYf, 1, 23, 0 },
    { ENABLE_INTERNAL_L2_ENTRYf, 1, 24, 0 },
    { SYS_LIMITf, 21, 2, SOCF_LE },
    { SYS_OVER_LIMIT_DROPf, 1, 1, 0 },
    { SYS_OVER_LIMIT_TOCPUf, 1, 0, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_SCHEDULER_CREDIT_GENERATION_CALENDARm_fields[] = {
    { HRSELf, 7, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_SCHEDULER_ENABLE_MEMORYm_fields[] = {
    { SCHENABLEf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_SCHEDULER_INITm_fields[] = {
    { SCHINITf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_BUCKET_DEFICIT_BDFm_fields[] = {
    { DEFICIT_TOKEN_BUCKETf, 32, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_BUCKET_DEFICIT__BDFm_fields[] = {
    { DEFICIT_TOKEN_BUCKETf, 2, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_CH_NIF_CALENDAR_CONFIGURATION_CNCCm_fields[] = {
    { CAL_A_LENf, 10, 0, SOCF_LE | SOCF_GLOBAL },
    { CAL_B_LENf, 10, 10, SOCF_LE | SOCF_GLOBAL },
    { CH_NI_FXX_WEIGHTf, 3, 20, SOCF_LE | SOCF_GLOBAL },
    { DVS_CALENDAR_SEL_CH_NI_FXXf, 1, 23, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_CH_NIF_CALENDAR_CONFIGURATION__CNCCm_fields[] = {
    { CAL_A_LENf, 10, 0, SOCF_LE | SOCF_GLOBAL },
    { CAL_B_LENf, 10, 12, SOCF_LE | SOCF_GLOBAL },
    { CH_NI_FXX_WEIGHTf, 3, 24, SOCF_LE | SOCF_GLOBAL },
    { DVS_CALENDAR_SEL_CH_NI_FXXf, 1, 28, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_CH_NIF_RATES_CONFIGURATION_CNRCm_fields[] = {
    { CH_NI_FXX_MAX_CR_RATEf, 17, 21, SOCF_LE | SOCF_GLOBAL },
    { CH_NI_FXX_SUM_OF_PORTSf, 21, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_CH_NIF_RATES_CONFIGURATION__CNRCm_fields[] = {
    { CH_NI_FXX_MAX_CR_RATEf, 17, 32, SOCF_LE | SOCF_GLOBAL },
    { CH_NI_FXX_SUM_OF_PORTSf, 21, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_CIR_SHAPERS_STATIC_TABEL_CSSTm_fields[] = {
    { MAX_BURSTf, 15, 11, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 26, SOCF_RO | SOCF_GLOBAL },
    { QUANTA_TO_ADDf, 11, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_CIR_SHAPERS_STATIC_TABEL__CSSTm_fields[] = {
    { MAX_BURSTf, 15, 11, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 26, SOCF_RO | SOCF_GLOBAL },
    { QUANTA_TO_ADDf, 11, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_CIR_SHAPER_CALENDAR_CSCm_fields[] = {
    { PG_NUMf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_CIR_SHAPER_CALENDAR__CSCm_fields[] = {
    { PG_NUMf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_CL_SCHEDULERS_CONFIGURATION_SCCm_fields[] = {
    { CL_SCH_TYPEf, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 5, 8, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_CL_SCHEDULERS_CONFIGURATION__SCCm_fields[] = {
    { CL_SCH_TYPEf, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 8, SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_CL_SCHEDULERS_TYPE_SCTm_fields[] = {
    { AF_0_INV_WEIGHTf, 10, 4, SOCF_LE | SOCF_GLOBAL },
    { AF_1_INV_WEIGHTf, 10, 14, SOCF_LE | SOCF_GLOBAL },
    { AF_2_INV_WEIGHTf, 10, 24, SOCF_LE | SOCF_GLOBAL },
    { AF_3_INV_WEIGHTf, 10, 34, SOCF_LE | SOCF_GLOBAL },
    { CL_CONFIGf, 4, 0, SOCF_LE | SOCF_GLOBAL },
    { ENH_CL_ENf, 1, 46, 0 | SOCF_GLOBAL },
    { ENH_CL_SP_HIGHf, 1, 47, 0 | SOCF_GLOBAL },
    { PARITYf, 2, 48, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { WFQ_MODEf, 2, 44, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_CL_SCHEDULERS_TYPE__SCTm_fields[] = {
    { AF_0_INV_WEIGHTf, 10, 4, SOCF_LE | SOCF_GLOBAL },
    { AF_1_INV_WEIGHTf, 10, 14, SOCF_LE | SOCF_GLOBAL },
    { AF_2_INV_WEIGHTf, 10, 24, SOCF_LE | SOCF_GLOBAL },
    { AF_3_INV_WEIGHTf, 10, 34, SOCF_LE | SOCF_GLOBAL },
    { CL_CONFIGf, 4, 0, SOCF_LE | SOCF_GLOBAL },
    { ENH_CLSP_HIGHf, 1, 47, 0 | SOCF_GLOBAL },
    { ENH_CL_ENf, 1, 46, 0 | SOCF_GLOBAL },
    { PARITYf, 2, 48, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { WFQ_MODEf, 2, 44, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_DEVICE_RATE_MEMORY_DRMm_fields[] = {
    { DEVICE_RATEf, 20, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 6, 20, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_DEVICE_RATE_MEMORY__DRMm_fields[] = {
    { DEVICE_RATEf, 20, 0, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 20, SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_DSP_2_PORT_MAP_DSPPm_fields[] = {
    { DSP_2_PORT_MAP_DSPPf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_DSP_2_PORT_MAP__DSPPm_fields[] = {
    { DSP_2_PORT_MAP__DSPPf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_DUAL_SHAPER_MEMORY_DSMm_fields[] = {
    { DUAL_SHAPER_ENAf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 6, 16, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_DUAL_SHAPER_MEMORY__DSMm_fields[] = {
    { DUAL_SHAPER_ENAf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 16, SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_FC_MAP_FCMm_fields[] = {
    { FC_MAP_FCMf, 7, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_FC_MAP__FCMm_fields[] = {
    { FC_MAP__FCMf, 5, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_FLOW_DESCRIPTOR_MEMORY_STATIC_FDMSm_fields[] = {
    { COSf, 8, 15, SOCF_LE | SOCF_GLOBAL },
    { HR_SEL_DUALf, 1, 23, 0 | SOCF_GLOBAL },
    { PARITYf, 1, 29, SOCF_RO | SOCF_GLOBAL },
    { RESERVEDf, 5, 24, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SCH_NUMBERf, 15, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_FLOW_DESCRIPTOR_MEMORY_STATIC__FDMSm_fields[] = {
    { COSf, 8, 15, SOCF_LE | SOCF_GLOBAL },
    { HR_SEL_DUALf, 1, 23, 0 | SOCF_GLOBAL },
    { PARITYf, 1, 24, SOCF_RO | SOCF_GLOBAL },
    { SCH_NUMBERf, 15, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_FLOW_GROUP_MEMORY_FGMm_fields[] = {
    { ECCf, 6, 16, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { FLOW_GROUP_0f, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { FLOW_GROUP_1f, 2, 2, SOCF_LE | SOCF_GLOBAL },
    { FLOW_GROUP_2f, 2, 4, SOCF_LE | SOCF_GLOBAL },
    { FLOW_GROUP_3f, 2, 6, SOCF_LE | SOCF_GLOBAL },
    { FLOW_GROUP_4f, 2, 8, SOCF_LE | SOCF_GLOBAL },
    { FLOW_GROUP_5f, 2, 10, SOCF_LE | SOCF_GLOBAL },
    { FLOW_GROUP_6f, 2, 12, SOCF_LE | SOCF_GLOBAL },
    { FLOW_GROUP_7f, 2, 14, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_FLOW_GROUP_MEMORY__FGMm_fields[] = {
    { FLOW_GROUP_0f, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { FLOW_GROUP_1f, 2, 2, SOCF_LE | SOCF_GLOBAL },
    { FLOW_GROUP_2f, 2, 4, SOCF_LE | SOCF_GLOBAL },
    { FLOW_GROUP_3f, 2, 6, SOCF_LE | SOCF_GLOBAL },
    { FLOW_GROUP_4f, 2, 8, SOCF_LE | SOCF_GLOBAL },
    { FLOW_GROUP_5f, 2, 10, SOCF_LE | SOCF_GLOBAL },
    { FLOW_GROUP_6f, 2, 12, SOCF_LE | SOCF_GLOBAL },
    { FLOW_GROUP_7f, 2, 14, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 16, SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_FLOW_INSTALLED_MEMORY_FIMm_fields[] = {
    { SUB_FLOW_INSTALLED_15_0f, 16, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_FLOW_INSTALLED_MEMORY__FIMm_fields[] = {
    { SUB_FLOW_INSTALLED_15_0f, 16, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_FLOW_STATUS_MEMORY_FSMm_fields[] = {
    { FLOW_STATUS_0f, 2, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { FLOW_STATUS_1f, 2, 2, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { FLOW_STATUS_2f, 2, 4, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { FLOW_STATUS_3f, 2, 6, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { PARITYf, 1, 8, SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_FLOW_STATUS_MEMORY__FSMm_fields[] = {
    { ECCf, 5, 8, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_0_1f, 2, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_2_3f, 2, 2, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_4_5f, 2, 4, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_6_7f, 2, 6, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_FLOW_SUB_FLOW_FSFm_fields[] = {
    { ECCf, 6, 16, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { SF_ENABLEf, 16, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_FLOW_SUB_FLOW__FSFm_fields[] = {
    { PARITYf, 1, 16, SOCF_RO | SOCF_GLOBAL },
    { SF_ENABLEf, 16, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_FLOW_TO_FIP_MAPPING_FFMm_fields[] = {
    { DEVICE_NUMBERf, 11, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 5, 11, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_FLOW_TO_FIP_MAPPING__FFMm_fields[] = {
    { DEVICE_NUMBERf, 11, 0, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 11, SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_FLOW_TO_QUEUE_MAPPING_FQMm_fields[] = {
    { BASE_QUEUE_NUMf, 15, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 6, 20, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { FLOW_SLOW_ENABLEf, 4, 16, SOCF_LE | SOCF_GLOBAL },
    { SUB_FLOW_MODEf, 1, 15, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_FLOW_TO_QUEUE_MAPPING__FQMm_fields[] = {
    { BASE_QUEUE_NUMf, 15, 0, SOCF_LE | SOCF_GLOBAL },
    { FLOW_SLOW_ENABLEf, 4, 16, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 20, SOCF_RO | SOCF_GLOBAL },
    { SUB_FLOW_MODEf, 1, 15, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_FORCE_STATUS_MESSAGEm_fields[] = {
    { ITEM_24_25f, 2, 24, SOCF_LE | SOCF_GLOBAL },
    { ITEM_28_28f, 1, 28, 0 | SOCF_GLOBAL },
    { MESSAGE_FLOW_IDf, 17, 0, SOCF_LE | SOCF_GLOBAL },
    { MESSAGE_TYPEf, 4, 20, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_FORCE_STATUS_MESSAGE_BCM88670_A0m_fields[] = {
    { MESSAGE_FLOW_IDf, 17, 0, SOCF_LE | SOCF_GLOBAL },
    { MESSAGE_TYPEf, 4, 17, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_HR_SCHEDULER_CONFIGURATION_SHCm_fields[] = {
    { HR_MODEf, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { HR_PRIORITY_MASK_SELECTf, 2, 2, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_HR_SCHEDULER_CONFIGURATION__SHCm_fields[] = {
    { HR_MODEf, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 2, SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_MEM_01300000m_fields[] = {
    { ITEM_0_15f, 16, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_16_22f, 7, 16, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_MEM_01500000m_fields[] = {
    { ITEM_0_0f, 1, 0, SOCF_RO | SOCF_GLOBAL },
    { ITEM_31_31f, 1, 31, SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_MEM_01600000m_fields[] = {
    { ITEM_0_15f, 16, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_0_79f, 80, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_16_27f, 12, 16, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_28_44f, 17, 28, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_45_45f, 1, 45, SOCF_RO | SOCF_GLOBAL },
    { ITEM_46_47f, 2, 46, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_46_79f, 34, 46, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_48_59f, 12, 48, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_60_76f, 17, 60, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_77_77f, 1, 77, SOCF_RO | SOCF_GLOBAL },
    { ITEM_78_79f, 2, 78, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_80_87f, 8, 80, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_MEM_01700000m_fields[] = {
    { ITEM_0_3f, 4, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_12_13f, 2, 12, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_14_23f, 10, 14, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_14_53f, 40, 14, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_24_33f, 10, 24, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_34_43f, 10, 34, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_44_53f, 10, 44, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_4_11f, 8, 4, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_4_13f, 10, 4, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_4_53f, 50, 4, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_54_70f, 17, 54, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_71_71f, 1, 71, SOCF_RO | SOCF_GLOBAL },
    { ITEM_72_79f, 8, 72, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_MEM_01800000m_fields[] = {
    { ITEM_0_16f, 17, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_MEM_03000000m_fields[] = {
    { ITEM_0_16f, 17, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_255_271f, 17, 255, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_272_281f, 10, 272, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_MEM_03200000m_fields[] = {
    { ITEM_0_16f, 17, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_51_67f, 17, 51, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_68_75f, 8, 68, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_MEM_04700000m_fields[] = {
    { ITEM_0_14f, 15, 0, SOCF_LE | SOCF_GLOBAL },
    { ITEM_15_15f, 1, 15, SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_MEM_07100000m_fields[] = {
    { MEM_07100000f, 16, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_MEM_07300000m_fields[] = {
    { MEM_07300000f, 16, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_MEM_07500000m_fields[] = {
    { MEM_07500000f, 16, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_MEM_30000000m_fields[] = {
    { ITEM_0_16f, 17, 0, SOCF_LE | SOCF_GLOBAL },
    { ITEM_17_18f, 2, 17, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_MEM_01500000_BCM88670_A0m_fields[] = {
    { ITEM_0_31f, 32, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_MEM_01600000_BCM88670_A0m_fields[] = {
    { ITEM_0_15f, 16, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_0_84f, 85, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_16_27f, 12, 16, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_28_44f, 17, 28, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_45_45f, 1, 45, SOCF_RO | SOCF_GLOBAL },
    { ITEM_46_47f, 2, 46, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_46_79f, 34, 46, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_48_59f, 12, 48, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_60_76f, 17, 60, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_77_77f, 1, 77, SOCF_RO | SOCF_GLOBAL },
    { ITEM_78_79f, 2, 78, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_80_84f, 5, 80, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_85_87f, 3, 85, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_MEM_01700000_BCM88670_A0m_fields[] = {
    { ITEM_0_3f, 4, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_12_13f, 2, 12, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_14_23f, 10, 14, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_14_53f, 40, 14, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_24_33f, 10, 24, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_34_43f, 10, 34, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_44_53f, 10, 44, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_4_11f, 8, 4, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_4_13f, 10, 4, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_4_53f, 50, 4, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_54_70f, 17, 54, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_71_71f, 1, 71, SOCF_RO | SOCF_GLOBAL },
    { ITEM_72_79f, 8, 72, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_MEM_01A00000m_fields[] = {
    { ITEM_0_0f, 1, 0, SOCF_RO | SOCF_GLOBAL },
    { ITEM_0_127f, 128, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_127_127f, 1, 127, SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_MEM_01A00000_BCM88670_A0m_fields[] = {
    { ITEM_0_127f, 128, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_MEM_01C00000m_fields[] = {
    { ITEM_0_3f, 4, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_4_4f, 1, 4, SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_MEM_01C00000_BCM88670_A0m_fields[] = {
    { ITEM_0_5f, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { ITEM_6_10f, 5, 6, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_MEM_03000000_BCM88670_A0m_fields[] = {
    { ITEM_0_16f, 17, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_102_118f, 17, 102, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_119_135f, 17, 119, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_136_152f, 17, 136, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_153_169f, 17, 153, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_170_186f, 17, 170, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_17_33f, 17, 17, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_187_203f, 17, 187, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_204_220f, 17, 204, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_221_237f, 17, 221, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_238_254f, 17, 238, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_255_271f, 17, 255, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_272_281f, 10, 272, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_34_50f, 17, 34, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_51_67f, 17, 51, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_68_84f, 17, 68, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_85_101f, 17, 85, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_MEM_03200000_BCM88670_A0m_fields[] = {
    { ITEM_0_16f, 17, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_17_33f, 17, 17, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_34_50f, 17, 34, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_51_67f, 17, 51, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_68_75f, 8, 68, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_MEM_04700000_BCM88670_A0m_fields[] = {
    { ITEM_0_14f, 15, 0, SOCF_LE | SOCF_GLOBAL },
    { ITEM_15_15f, 1, 15, SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_MEM_04D00000m_fields[] = {
    { ITEM_0_2f, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { ITEM_102_105f, 4, 102, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_14_24f, 11, 14, SOCF_LE | SOCF_GLOBAL },
    { ITEM_25_35f, 11, 25, SOCF_LE | SOCF_GLOBAL },
    { ITEM_36_46f, 11, 36, SOCF_LE | SOCF_GLOBAL },
    { ITEM_3_13f, 11, 3, SOCF_LE | SOCF_GLOBAL },
    { ITEM_47_57f, 11, 47, SOCF_LE | SOCF_GLOBAL },
    { ITEM_58_68f, 11, 58, SOCF_LE | SOCF_GLOBAL },
    { ITEM_69_79f, 11, 69, SOCF_LE | SOCF_GLOBAL },
    { ITEM_80_90f, 11, 80, SOCF_LE | SOCF_GLOBAL },
    { ITEM_91_101f, 11, 91, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_MEM_04D00000_BCM88670_A0m_fields[] = {
    { ITEM_0_2f, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { ITEM_102_109f, 8, 102, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { ITEM_14_24f, 11, 14, SOCF_LE | SOCF_GLOBAL },
    { ITEM_25_35f, 11, 25, SOCF_LE | SOCF_GLOBAL },
    { ITEM_36_46f, 11, 36, SOCF_LE | SOCF_GLOBAL },
    { ITEM_3_13f, 11, 3, SOCF_LE | SOCF_GLOBAL },
    { ITEM_47_57f, 11, 47, SOCF_LE | SOCF_GLOBAL },
    { ITEM_58_68f, 11, 58, SOCF_LE | SOCF_GLOBAL },
    { ITEM_69_79f, 11, 69, SOCF_LE | SOCF_GLOBAL },
    { ITEM_80_90f, 11, 80, SOCF_LE | SOCF_GLOBAL },
    { ITEM_91_101f, 11, 91, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_MEM_07100000_BCM88670_A0m_fields[] = {
    { ITEM_0_7f, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { ITEM_8_12f, 5, 8, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_MEM_07D00000m_fields[] = {
    { ITEM_0_16f, 17, 0, SOCF_LE | SOCF_GLOBAL },
    { ITEM_17_20f, 4, 17, SOCF_LE | SOCF_GLOBAL },
    { ITEM_21_26f, 6, 21, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_ONE_PORT_NIF_CONFIGURATION_OPNCm_fields[] = {
    { PORT_IDf, 8, 21, SOCF_LE | SOCF_GLOBAL },
    { PORT_NIF_MAX_CR_RATEf, 21, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_NIF_WEIGHTf, 3, 29, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_ONE_PORT_NIF_CONFIGURATION__OPNCm_fields[] = {
    { PORT_IDf, 8, 21, SOCF_LE | SOCF_GLOBAL },
    { PORT_NIF_MAX_CR_RATEf, 21, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_NIF_WEIGHTf, 3, 29, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_PIR_SHAPER_CALENDAR_PSCm_fields[] = {
    { HR_NUMf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_PIR_SHAPER_CALENDAR__PSCm_fields[] = {
    { HR_NUMf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_PORT_ENABLE_PORTENm_fields[] = {
    { PORT_ENABLEf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_PORT_ENABLE__PORTENm_fields[] = {
    { PORT_ENABLEf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_PORT_GROUP_PFGMm_fields[] = {
    { PORT_GROUPf, 16, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_PORT_GROUP__PFGMm_fields[] = {
    { PORT_GROUPf, 16, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_PORT_QUEUE_SIZE_PQSm_fields[] = {
    { AGING_BITf, 1, 17, 0 | SOCF_GLOBAL },
    { ECCf, 6, 22, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { FLOW_IDf, 17, 0, SOCF_LE | SOCF_GLOBAL },
    { PQSf, 4, 18, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_PORT_QUEUE_SIZE__PQSm_fields[] = {
    { AGING_BITf, 1, 21, 0 | SOCF_GLOBAL },
    { FLOW_IDf, 17, 36, SOCF_LE | SOCF_GLOBAL },
    { MAX_PQSf, 4, 32, SOCF_LE | SOCF_GLOBAL },
    { PQSf, 4, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_PORT_SCHEDULER_MAP_PSMm_fields[] = {
    { PG_WFQ_VALIDf, 8, 24, SOCF_LE | SOCF_GLOBAL },
    { TC_PG_MAPf, 24, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_PORT_SCHEDULER_MAP__PSMm_fields[] = {
    { PG_WFQ_VALIDf, 8, 24, SOCF_LE | SOCF_GLOBAL },
    { TC_PG_MAPf, 24, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_PORT_SCHEDULER_WEIGHTS_PSWm_fields[] = {
    { ECCf, 8, 80, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { WFQ_PG_0_WEIGHTf, 10, 0, SOCF_LE | SOCF_GLOBAL },
    { WFQ_PG_1_WEIGHTf, 10, 10, SOCF_LE | SOCF_GLOBAL },
    { WFQ_PG_2_WEIGHTf, 10, 20, SOCF_LE | SOCF_GLOBAL },
    { WFQ_PG_3_WEIGHTf, 10, 30, SOCF_LE | SOCF_GLOBAL },
    { WFQ_PG_4_WEIGHTf, 10, 40, SOCF_LE | SOCF_GLOBAL },
    { WFQ_PG_5_WEIGHTf, 10, 50, SOCF_LE | SOCF_GLOBAL },
    { WFQ_PG_6_WEIGHTf, 10, 60, SOCF_LE | SOCF_GLOBAL },
    { WFQ_PG_7_WEIGHTf, 10, 70, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_PORT_SCHEDULER_WEIGHTS__PSWm_fields[] = {
    { PARITYf, 3, 80, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { WFQ_PG_0_WEIGHTf, 10, 0, SOCF_LE | SOCF_GLOBAL },
    { WFQ_PG_1_WEIGHTf, 10, 10, SOCF_LE | SOCF_GLOBAL },
    { WFQ_PG_2_WEIGHTf, 10, 20, SOCF_LE | SOCF_GLOBAL },
    { WFQ_PG_3_WEIGHTf, 10, 30, SOCF_LE | SOCF_GLOBAL },
    { WFQ_PG_4_WEIGHTf, 10, 40, SOCF_LE | SOCF_GLOBAL },
    { WFQ_PG_5_WEIGHTf, 10, 50, SOCF_LE | SOCF_GLOBAL },
    { WFQ_PG_6_WEIGHTf, 10, 60, SOCF_LE | SOCF_GLOBAL },
    { WFQ_PG_7_WEIGHTf, 10, 70, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_PS_8P_RATES_PSRm_fields[] = {
    { PS_8P_RATES_PSRf, 21, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_0m_fields[] = {
    { ECCf, 5, 8, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { PORT_SELf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR__CALm_fields[] = {
    { HR_SELf, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 8, SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_SCHEDULER_ENABLE_MEMORY_SEMm_fields[] = {
    { ECCf, 5, 8, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { SCH_ENABLEf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_SCHEDULER_ENABLE_MEMORY__SEMm_fields[] = {
    { PARITYf, 1, 8, SOCF_RO | SOCF_GLOBAL },
    { SCH_ENABLEf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_SCHEDULER_INITm_fields[] = {
    { SCH_INITf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_SCHEDULER_INIT_BCM88670_A0m_fields[] = {
    { SCH_INITf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_SHAPER_DESCRIPTOR_MEMORY_STATIC_SHDSm_fields[] = {
    { ECCf, 7, 40, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { MAX_BURST_EVENf, 9, 10, SOCF_LE | SOCF_GLOBAL },
    { MAX_BURST_ODDf, 9, 30, SOCF_LE | SOCF_GLOBAL },
    { PEAK_RATE_EXP_EVENf, 4, 6, SOCF_LE | SOCF_GLOBAL },
    { PEAK_RATE_EXP_ODDf, 4, 26, SOCF_LE | SOCF_GLOBAL },
    { PEAK_RATE_MAN_EVENf, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { PEAK_RATE_MAN_ODDf, 6, 20, SOCF_LE | SOCF_GLOBAL },
    { SLOW_RATE_2_SEL_EVENf, 1, 19, 0 | SOCF_GLOBAL },
    { SLOW_RATE_2_SEL_ODDf, 1, 39, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_SHAPER_DESCRIPTOR_MEMORY_STATIC__SHDSm_fields[] = {
    { MAX_BURST_EVENf, 9, 10, SOCF_LE | SOCF_GLOBAL },
    { MAX_BURST_ODDf, 9, 30, SOCF_LE | SOCF_GLOBAL },
    { MAX_BURST_UPDATE_EVENf, 1, 40, 0 | SOCF_GLOBAL },
    { MAX_BURST_UPDATE_ODDf, 1, 41, 0 | SOCF_GLOBAL },
    { PEAK_RATE_EXP_EVENf, 4, 6, SOCF_LE | SOCF_GLOBAL },
    { PEAK_RATE_EXP_ODDf, 4, 26, SOCF_LE | SOCF_GLOBAL },
    { PEAK_RATE_MAN_EVENf, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { PEAK_RATE_MAN_ODDf, 6, 20, SOCF_LE | SOCF_GLOBAL },
    { SLOW_RATE_2_SEL_EVENf, 1, 19, 0 | SOCF_GLOBAL },
    { SLOW_RATE_2_SEL_ODDf, 1, 39, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_SHARED_DEVICE_RATE_SHARED_DRMm_fields[] = {
    { SHARED_DRMf, 20, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_SLOW_FACTOR_MEMORY_SFMm_fields[] = {
    { SLOW_INDEXf, 12, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_SLOW_SCALE_A_SSAm_fields[] = {
    { MAX_BUCKETf, 3, 10, SOCF_LE | SOCF_GLOBAL },
    { SLOW_RATEf, 10, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_SCH_TOKEN_MEMORY_CONTROLLER_TMCm_fields[] = {
    { PARITYf, 1, 10, SOCF_RO | SOCF_GLOBAL },
    { SLOW_STATUSf, 1, 9, 0 | SOCF_GLOBAL },
    { TOKEN_COUNTf, 9, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_SCH_TOKEN_MEMORY_CONTROLLER__TMCm_fields[] = {
    { PARITYf, 1, 10, SOCF_RO | SOCF_GLOBAL },
    { SLOW_STATUSf, 1, 9, 0 | SOCF_GLOBAL },
    { TOKEN_COUNTf, 9, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_SEMOPCODEIPOFFSETSm_fields[] = {
    { IPV4ADDOFFSETTOBASEf, 1, 8, 0 | SOCF_GLOBAL },
    { IPV4OPCODEVALIDf, 1, 9, 0 | SOCF_GLOBAL },
    { IPV4SEMOFFSETf, 3, 5, SOCF_LE | SOCF_GLOBAL },
    { IPV6ADDOFFSETTOBASEf, 1, 3, 0 | SOCF_GLOBAL },
    { IPV6OPCODEVALIDf, 1, 4, 0 | SOCF_GLOBAL },
    { IPV6SEMOFFSETf, 3, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_SEMOPCODEPCPDEIOFFSETSm_fields[] = {
    { PCPDEIADDOFFSETTOBASEf, 1, 3, 0 | SOCF_GLOBAL },
    { PCPDEIOPCODEVALIDf, 1, 4, 0 | SOCF_GLOBAL },
    { PCPDEISEMOFFSETf, 3, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_SEMOPCODETCDPOFFSETSm_fields[] = {
    { TCDPADDOFFSETTOBASEf, 1, 3, 0 | SOCF_GLOBAL },
    { TCDPOPCODEVALIDf, 1, 4, 0 | SOCF_GLOBAL },
    { TCDPSEMOFFSETf, 3, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_SEMRESULTm_fields[] = {
    { PCP_DEI_PROFILEf, 4, 0, SOCF_LE | SOCF_GLOBAL },
    { VID1f, 12, 16, SOCF_LE | SOCF_GLOBAL },
    { VID2f, 12, 4, SOCF_LE | SOCF_GLOBAL },
    { VLAN_EDIT_PROFILEf, 4, 28, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_SEMRESULTACCESSEDm_fields[] = {
    { SEMRESULTACCESSEDf, 16, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_SEMRESULTTABLEm_fields[] = {
    { SEMRESULTTABLEf, 62, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_SEMRESULTTABLEACMPm_fields[] = {
    { CFMMAXLEVELf, 3, 36, SOCF_LE | SOCF_GLOBAL },
    { CFMTRAPVALIDf, 1, 39, 0 | SOCF_GLOBAL },
    { COSPROFILEf, 4, 40, SOCF_LE | SOCF_GLOBAL },
    { LEARNDESTINATIONf, 16, 44, SOCF_LE | SOCF_GLOBAL },
    { MEFL2CPPROFILEf, 1, 35, 0 | SOCF_GLOBAL },
    { ORIENTATIONISHUBf, 1, 15, 0 | SOCF_GLOBAL },
    { TTLEARNENABLEf, 1, 14, 0 | SOCF_GLOBAL },
    { TYPEf, 2, 60, SOCF_LE | SOCF_GLOBAL },
    { VLANEDITPCPDEIPROFILEf, 4, 28, SOCF_LE | SOCF_GLOBAL },
    { VLANEDITPROFILEf, 3, 32, SOCF_LE | SOCF_GLOBAL },
    { VLANEDITVIDf, 12, 16, SOCF_LE | SOCF_GLOBAL },
    { VSIf, 14, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_SEMRESULTTABLEACP2PTOACm_fields[] = {
    { CFMMAXLEVELf, 3, 36, SOCF_LE | SOCF_GLOBAL },
    { CFMTRAPVALIDf, 1, 39, 0 | SOCF_GLOBAL },
    { COSPROFILEf, 4, 40, SOCF_LE | SOCF_GLOBAL },
    { DESTINATIONf, 16, 44, SOCF_LE | SOCF_GLOBAL },
    { MEFL2CPPROFILEf, 1, 35, 0 | SOCF_GLOBAL },
    { OUTLIFf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { TYPEf, 2, 60, SOCF_LE | SOCF_GLOBAL },
    { VLANEDITPCPDEIPROFILEf, 4, 28, SOCF_LE | SOCF_GLOBAL },
    { VLANEDITPROFILEf, 3, 32, SOCF_LE | SOCF_GLOBAL },
    { VLANEDITVIDf, 12, 16, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_SEMRESULTTABLEACP2PTOPBBm_fields[] = {
    { CFMMAXLEVELf, 3, 36, SOCF_LE | SOCF_GLOBAL },
    { CFMTRAPVALIDf, 1, 39, 0 | SOCF_GLOBAL },
    { COSPROFILEf, 4, 40, SOCF_LE | SOCF_GLOBAL },
    { DESTINATIONf, 16, 44, SOCF_LE | SOCF_GLOBAL },
    { ISIDf, 24, 0, SOCF_LE | SOCF_GLOBAL },
    { MEFL2CPPROFILEf, 1, 35, 0 | SOCF_GLOBAL },
    { TYPEf, 2, 60, SOCF_LE | SOCF_GLOBAL },
    { VLANEDITPCPDEIPROFILEf, 4, 28, SOCF_LE | SOCF_GLOBAL },
    { VLANEDITPROFILEf, 3, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_SEMRESULTTABLEACP2PTOPWEm_fields[] = {
    { CFMMAXLEVELf, 3, 36, SOCF_LE | SOCF_GLOBAL },
    { CFMTRAPVALIDf, 1, 39, 0 | SOCF_GLOBAL },
    { COSPROFILEf, 4, 40, SOCF_LE | SOCF_GLOBAL },
    { DESTINATIONf, 16, 44, SOCF_LE | SOCF_GLOBAL },
    { MEFL2CPPROFILEf, 1, 35, 0 | SOCF_GLOBAL },
    { OUTLIFf, 24, 0, SOCF_LE | SOCF_GLOBAL },
    { TYPEf, 2, 60, SOCF_LE | SOCF_GLOBAL },
    { VLANEDITPCPDEIPROFILEf, 4, 28, SOCF_LE | SOCF_GLOBAL },
    { VLANEDITPROFILEf, 3, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_SEMRESULTTABLEIPTTm_fields[] = {
    { COSPROFILEf, 4, 37, SOCF_LE | SOCF_GLOBAL },
    { INRIFf, 12, 0, SOCF_LE | SOCF_GLOBAL },
    { INRIFVALIDf, 1, 12, 0 | SOCF_GLOBAL },
    { SERVICETYPEf, 3, 41, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_SEMRESULTTABLEISIDMPm_fields[] = {
    { COSPROFILEf, 4, 40, SOCF_LE | SOCF_GLOBAL },
    { DESTINATIONf, 16, 44, SOCF_LE | SOCF_GLOBAL },
    { DESTINATIONVALIDf, 1, 15, 0 | SOCF_GLOBAL },
    { ORIENTATIONISHUBf, 1, 16, 0 | SOCF_GLOBAL },
    { SERVICETYPELSBf, 1, 60, 0 | SOCF_GLOBAL },
    { TPIDPROFILEf, 2, 38, SOCF_LE | SOCF_GLOBAL },
    { TTLEARNENABLEf, 1, 17, 0 | SOCF_GLOBAL },
    { TYPEf, 1, 61, 0 | SOCF_GLOBAL },
    { VSIf, 14, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_SEMRESULTTABLEISIDP2Pm_fields[] = {
    { COSPROFILEf, 4, 40, SOCF_LE | SOCF_GLOBAL },
    { DESTINATIONf, 16, 44, SOCF_LE | SOCF_GLOBAL },
    { OUTLIFf, 24, 14, SOCF_LE | SOCF_GLOBAL },
    { SERVICETYPELSBf, 1, 60, 0 | SOCF_GLOBAL },
    { TPIDPROFILEf, 2, 38, SOCF_LE | SOCF_GLOBAL },
    { TYPEf, 1, 61, 0 | SOCF_GLOBAL },
    { VSIf, 14, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_SEMRESULTTABLELABELLSPm_fields[] = {
    { COSPROFILEf, 4, 37, SOCF_LE | SOCF_GLOBAL },
    { INRIFf, 12, 0, SOCF_LE | SOCF_GLOBAL },
    { INRIFVALIDf, 1, 12, 0 | SOCF_GLOBAL },
    { MODELISPIPEf, 1, 14, 0 | SOCF_GLOBAL },
    { SERVICETYPEf, 3, 41, SOCF_LE | SOCF_GLOBAL },
    { TYPEf, 2, 60, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 19, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_SEMRESULTTABLELABELPWEMPm_fields[] = {
    { HASCWf, 1, 18, 0 | SOCF_GLOBAL },
    { LEARNASDf, 24, 20, SOCF_LE | SOCF_GLOBAL },
    { LEARNDESTINATIONf, 16, 44, SOCF_LE | SOCF_GLOBAL },
    { ORIENTATIONISHUBf, 1, 14, 0 | SOCF_GLOBAL },
    { TPIDPROFILEf, 2, 16, SOCF_LE | SOCF_GLOBAL },
    { TTLEARNENABLEf, 1, 15, 0 | SOCF_GLOBAL },
    { TYPEf, 2, 60, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 19, 0 | SOCF_GLOBAL },
    { VSIf, 14, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_SEMRESULTTABLELABELPWEP2Pm_fields[] = {
    { DESTINATIONf, 16, 44, SOCF_LE | SOCF_GLOBAL },
    { DESTINATIONVALIDf, 1, 15, 0 | SOCF_GLOBAL },
    { HASCWf, 1, 18, 0 | SOCF_GLOBAL },
    { MODELISPIPEf, 1, 14, 0 | SOCF_GLOBAL },
    { OUTLIFf, 24, 20, SOCF_LE | SOCF_GLOBAL },
    { TPIDPROFILEf, 2, 16, SOCF_LE | SOCF_GLOBAL },
    { TYPEf, 2, 60, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 19, 0 | SOCF_GLOBAL },
    { VSIf, 14, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_SEMRESULTTABLETRILLm_fields[] = {
    { LEARNDESTINATIONf, 16, 44, SOCF_LE | SOCF_GLOBAL },
    { SERVICETYPEf, 3, 41, SOCF_LE | SOCF_GLOBAL },
    { TPIDPROFILEf, 2, 16, SOCF_LE | SOCF_GLOBAL },
    { TTLEARNENABLEf, 1, 15, 0 | SOCF_GLOBAL },
    { VSIf, 14, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_SEQMm_fields[] = {
    { SEQUNCENUMBERf, 16, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_SERVICE_COS_MAPm_fields[] = {
    { SERVICE_COS_OFFSETf, 10, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_SERVICE_COS_MAP_BCM56450_A0m_fields[] = {
    { EVEN_PARITYf, 1, 16, 0 | SOCF_GLOBAL },
    { QUEUE_OFFSET_PROFILE_INDEXf, 3, 12, SOCF_LE | SOCF_GLOBAL },
    { SERVICE_COSf, 12, 0, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 15, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_SERVICE_COS_MAP_BCM56850_A0m_fields[] = {
    { SERVICE_COS_OFFSETf, 12, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_SERVICE_PORT_MAPm_fields[] = {
    { EVEN_PARITYf, 1, 10, 0 | SOCF_GLOBAL },
    { SERVICE_PORT_OFFSETf, 10, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_SERVICE_PORT_MAP_BCM56850_A0m_fields[] = {
    { EVEN_PARITYf, 1, 12, 0 | SOCF_GLOBAL },
    { SERVICE_PORT_OFFSETf, 12, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_SERVICE_QUEUE_MAPm_fields[] = {
    { EVEN_PARITYf, 1, 21, 0 | SOCF_GLOBAL },
    { EXPECTED_OUTPUT_PORTf, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { SERVICE_COS_PROFILE_INDEXf, 2, 6, SOCF_LE | SOCF_GLOBAL },
    { SERVICE_PORT_PROFILE_INDEXf, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { SERVICE_QUEUE_MODELf, 2, 8, SOCF_LE | SOCF_GLOBAL },
    { SERVICE_QUEUE_PTRf, 10, 11, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 10, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_SERVICE_QUEUE_MAP_BCM56850_A0m_fields[] = {
    { EVEN_PARITYf, 1, 24, 0 | SOCF_GLOBAL },
    { EXPECTED_OUTPUT_PORTf, 7, 0, SOCF_LE | SOCF_GLOBAL },
    { SERVICE_COS_PROFILE_INDEXf, 2, 7, SOCF_LE | SOCF_GLOBAL },
    { SERVICE_PORT_PROFILE_INDEXf, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { SERVICE_QUEUE_BASEf, 12, 12, SOCF_LE | SOCF_GLOBAL },
    { SERVICE_QUEUE_MODELf, 2, 9, SOCF_LE | SOCF_GLOBAL },
    { SERVICE_QUEUE_PTRf, 12, 12, SOCF_LE | SOCF_GLOBAL },
    { USE_SERVICE_COS_OFFSETf, 1, 9, 0 | SOCF_GLOBAL },
    { USE_SERVICE_PORT_OFFSETf, 1, 10, 0 | SOCF_GLOBAL },
    { VALIDf, 1, 11, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_SER_ACC_TYPE_MAPm_fields[] = {
    { COMPRESSED_ACC_TYPEf, 3, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53400_A0)
soc_field_info_t soc_SER_ACC_TYPE_MAP_BCM53400_A0m_fields[] = {
    { COMPRESSED_ACC_TYPEf, 3, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_SER_MEMORYm_fields[] = {
    { DATAf, 36, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53400_A0)
soc_field_info_t soc_SER_MEMORY_BCM53400_A0m_fields[] = {
    { DATAf, 36, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_SER_MEMORY_BCM56850_A0m_fields[] = {
    { DATAf, 36, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_SER_RESULT_0m_fields[] = {
    { ACC_TYPEf, 5, 54, SOCF_LE | SOCF_GLOBAL },
    { BLOCK_IDf, 7, 59, SOCF_LE | SOCF_GLOBAL },
    { ECC_CORRECTEDf, 1, 32, 0 | SOCF_GLOBAL },
    { FAIL_TYPEf, 1, 66, 0 | SOCF_GLOBAL },
    { RANGEf, 5, 49, SOCF_LE | SOCF_GLOBAL },
    { SBUS_ADDRf, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { SER_FAIL_1_Bf, 16, 33, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53400_A0)
soc_field_info_t soc_SER_RESULT_0_BCM53400_A0m_fields[] = {
    { ACC_TYPEf, 5, 54, SOCF_LE | SOCF_GLOBAL },
    { BLOCK_IDf, 7, 59, SOCF_LE | SOCF_GLOBAL },
    { ECC_CORRECTEDf, 1, 32, 0 | SOCF_GLOBAL },
    { FAIL_TYPEf, 1, 66, 0 | SOCF_GLOBAL },
    { RANGEf, 5, 49, SOCF_LE | SOCF_GLOBAL },
    { SBUS_ADDRf, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { SER_FAIL_1Bf, 16, 33, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_SER_RESULT_0_BCM56850_A0m_fields[] = {
    { ACC_TYPEf, 3, 46, SOCF_LE | SOCF_GLOBAL },
    { BLOCK_IDf, 6, 49, SOCF_LE | SOCF_GLOBAL },
    { ECC_CORRECTEDf, 1, 32, 0 | SOCF_GLOBAL },
    { FAIL_TYPEf, 1, 55, 0 | SOCF_GLOBAL },
    { RANGEf, 5, 41, SOCF_LE | SOCF_GLOBAL },
    { SBUS_ADDRf, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { SER_FAIL_1Bf, 8, 33, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_SER_RESULT_DATA_0m_fields[] = {
    { DATAf, 512, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53400_A0)
soc_field_info_t soc_SER_RESULT_DATA_0_BCM53400_A0m_fields[] = {
    { DATAf, 512, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_SER_RESULT_DATA_0_BCM56850_A0m_fields[] = {
    { DATAf, 512, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_SER_RESULT_EXPECTED_0m_fields[] = {
    { ECCf, 36, 36, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { SYNDROMEf, 36, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53400_A0)
soc_field_info_t soc_SER_RESULT_EXPECTED_0_BCM53400_A0m_fields[] = {
    { ECCf, 36, 36, SOCF_LE | SOCF_GLOBAL },
    { SYNDROMEf, 36, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_SER_RESULT_EXPECTED_0_BCM56850_A0m_fields[] = {
    { ECCf, 36, 36, SOCF_LE | SOCF_GLOBAL },
    { SYNDROMEf, 36, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SHAPER_BUCKET_0m_fields[] = {
    { ECCf, 5, 23, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 28, 0 | SOCF_GLOBAL },
    { SHAPE_WORKINGf, 23, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SHAPER_BUCKET_1m_fields[] = {
    { ECCf, 5, 23, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 28, 0 | SOCF_GLOBAL },
    { SHAPE_WORKINGf, 23, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SHAPER_BUCKET_2m_fields[] = {
    { ECCf, 5, 23, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 28, 0 | SOCF_GLOBAL },
    { SHAPE_WORKINGf, 23, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SHAPER_BUCKET_3m_fields[] = {
    { ECCf, 5, 23, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 28, 0 | SOCF_GLOBAL },
    { SHAPE_WORKINGf, 23, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_SHAPER_DESCRIPTOR_MEMORY_STATICm_fields[] = {
    { MAXBURSTEVENf, 9, 10, SOCF_LE | SOCF_GLOBAL },
    { MAXBURSTODDf, 9, 30, SOCF_LE | SOCF_GLOBAL },
    { MAXBURSTUPDATEEVENf, 1, 40, 0 | SOCF_GLOBAL },
    { MAXBURSTUPDATEODDf, 1, 41, 0 | SOCF_GLOBAL },
    { PEAKRATEEXPEVENf, 4, 6, SOCF_LE | SOCF_GLOBAL },
    { PEAKRATEEXPODDf, 4, 26, SOCF_LE | SOCF_GLOBAL },
    { PEAKRATEMANEVENf, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { PEAKRATEMANODDf, 6, 20, SOCF_LE | SOCF_GLOBAL },
    { SLOWRATE2SELEVENf, 1, 19, 0 | SOCF_GLOBAL },
    { SLOWRATE2SELODDf, 1, 39, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SHAPER_EVENTm_fields[] = {
    { ECCf, 8, 128, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 136, 0 | SOCF_GLOBAL },
    { SHAPE_CHANGE_SOONf, 128, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SHAPER_LEAK_0m_fields[] = {
    { ECCf, 5, 24, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 29, 0 | SOCF_GLOBAL },
    { SHAPE_RATE_EXPf, 4, 8, SOCF_LE | SOCF_GLOBAL },
    { SHAPE_RATE_MANTf, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { SHAPE_THRESH_EXPf, 4, 20, SOCF_LE | SOCF_GLOBAL },
    { SHAPE_THRESH_MANTf, 8, 12, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SHAPER_LEAK_1m_fields[] = {
    { ECCf, 5, 24, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 29, 0 | SOCF_GLOBAL },
    { SHAPE_RATE_EXPf, 4, 8, SOCF_LE | SOCF_GLOBAL },
    { SHAPE_RATE_MANTf, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { SHAPE_THRESH_EXPf, 4, 20, SOCF_LE | SOCF_GLOBAL },
    { SHAPE_THRESH_MANTf, 8, 12, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SHAPER_LEAK_2m_fields[] = {
    { ECCf, 5, 24, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 29, 0 | SOCF_GLOBAL },
    { SHAPE_RATE_EXPf, 4, 8, SOCF_LE | SOCF_GLOBAL },
    { SHAPE_RATE_MANTf, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { SHAPE_THRESH_EXPf, 4, 20, SOCF_LE | SOCF_GLOBAL },
    { SHAPE_THRESH_MANTf, 8, 12, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SHAPER_LEAK_3m_fields[] = {
    { ECCf, 5, 24, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 29, 0 | SOCF_GLOBAL },
    { SHAPE_RATE_EXPf, 4, 8, SOCF_LE | SOCF_GLOBAL },
    { SHAPE_RATE_MANTf, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { SHAPE_THRESH_EXPf, 4, 20, SOCF_LE | SOCF_GLOBAL },
    { SHAPE_THRESH_MANTf, 8, 12, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SHAPER_STATEm_fields[] = {
    { ECCf, 8, 128, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 136, 0 | SOCF_GLOBAL },
    { SHAPED_BITSf, 128, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SLQ_COUNTERm_fields[] = {
    { COUNTAf, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { COUNTBf, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 7, 64, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 71, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_SMOOTHDIVISIONm_fields[] = {
    { MEMBERf, 4, 0, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 4, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_SNOOPACTIONm_fields[] = {
    { SNOOPACTIONf, 4, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_SNOOPMIRRORTABLE0m_fields[] = {
    { DESTINATIONf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { DPf, 2, 20, SOCF_LE | SOCF_GLOBAL },
    { DPOWf, 1, 22, 0 | SOCF_GLOBAL },
    { PARITYf, 1, 23, 0 | SOCF_GLOBAL },
    { TCf, 3, 16, SOCF_LE | SOCF_GLOBAL },
    { TCOWf, 1, 19, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_SNOOPMIRRORTABLE1m_fields[] = {
    { COUNTERPTR0f, 12, 28, SOCF_LE | SOCF_GLOBAL },
    { COUNTERPTR0OWf, 1, 40, 0 | SOCF_GLOBAL },
    { COUNTERPTR1f, 12, 41, SOCF_LE | SOCF_GLOBAL },
    { COUNTERPTR1OWf, 1, 53, 0 | SOCF_GLOBAL },
    { DPCMDf, 2, 54, SOCF_LE | SOCF_GLOBAL },
    { DPCMDOWf, 1, 56, 0 | SOCF_GLOBAL },
    { METERPTR0f, 13, 0, SOCF_LE | SOCF_GLOBAL },
    { METERPTR0OWf, 1, 13, 0 | SOCF_GLOBAL },
    { METERPTR1f, 13, 14, SOCF_LE | SOCF_GLOBAL },
    { METERPTR1OWf, 1, 27, 0 | SOCF_GLOBAL },
    { PARITYf, 1, 57, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_SNPACTPROFILEm_fields[] = {
    { SNPACTSNPSAMPLINGPROBABILITYf, 10, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_SOPMMUm_fields[] = {
    { SOPMMUf, 84, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_SOURCE_MOD_PROXY_TABLEm_fields[] = {
    { MIM_MC_PROXY_ENABLEf, 1, 2, 0 | SOCF_GLOBAL },
    { USE_MH_PRIORITYf, 1, 1, 0 | SOCF_GLOBAL },
    { V6_ENABLEf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_SOURCE_MOD_PROXY_TABLE_BCM56640_A0m_fields[] = {
    { MIM_MC_PROXY_ENABLEf, 1, 2, 0 | SOCF_GLOBAL },
    { USE_MH_PRIORITYf, 1, 1, 0 | SOCF_GLOBAL },
    { V6_ENABLEf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SOURCE_NODE_TYPE_TABm_fields[] = {
    { SOURCE_NODE_TYPEf, 2, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_SOURCE_TRUNK_MAP_MODBASEm_fields[] = {
    { BASEf, 12, 0, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 12, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_SOURCE_TRUNK_MAP_MODBASE_BCM56450_A0m_fields[] = {
    { BASEf, 12, 0, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 12, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_SOURCE_TRUNK_MAP_MODBASE_BCM56640_A0m_fields[] = {
    { BASEf, 13, 0, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 13, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_SOURCE_TRUNK_MAP_MODBASE_BCM56850_A0m_fields[] = {
    { BASEf, 13, 0, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 14, 0 | SOCF_GLOBAL },
    { RSVD_BASEf, 1, 13, SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_SOURCE_TRUNK_MAP_TABLEm_fields[] = {
    { PORT_TYPEf, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { TGIDf, 7, 2, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53400_A0)
soc_field_info_t soc_SOURCE_TRUNK_MAP_TABLE_BCM53400_A0m_fields[] = {
    { CLASS_IDf, 8, 15, SOCF_LE | SOCF_GLOBAL },
    { DISABLE_VLAN_CHECKSf, 1, 63, 0 | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 64, 0 | SOCF_GLOBAL },
    { LPORT_PROFILE_IDXf, 6, 9, SOCF_LE | SOCF_GLOBAL },
    { MA_BASE_POINTERf, 11, 51, SOCF_LE | SOCF_GLOBAL },
    { OVIDf, 13, 30, SOCF_LE | SOCF_GLOBAL },
    { PACKET_MODIFICATION_DISABLEf, 1, 62, 0 | SOCF_GLOBAL },
    { PORT_TYPEf, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { TGIDf, 7, 2, SOCF_LE | SOCF_GLOBAL },
    { VFP_PORT_GROUP_IDf, 8, 43, SOCF_LE | SOCF_GLOBAL },
    { VLAN_RANGE_IDXf, 7, 23, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56142_A0)
soc_field_info_t soc_SOURCE_TRUNK_MAP_TABLE_BCM56142_A0m_fields[] = {
    { CLASS_IDf, 8, 15, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 51, 0 | SOCF_GLOBAL },
    { LPORT_PROFILE_IDXf, 6, 9, SOCF_LE | SOCF_GLOBAL },
    { OVIDf, 13, 30, SOCF_LE | SOCF_GLOBAL },
    { PORT_TYPEf, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { TGIDf, 7, 2, SOCF_LE | SOCF_GLOBAL },
    { VFP_PORT_GROUP_IDf, 8, 43, SOCF_LE | SOCF_GLOBAL },
    { VLAN_RANGE_IDXf, 7, 23, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56150_A0)
soc_field_info_t soc_SOURCE_TRUNK_MAP_TABLE_BCM56150_A0m_fields[] = {
    { CLASS_IDf, 8, 15, SOCF_LE | SOCF_GLOBAL },
    { DISABLE_VLAN_CHECKSf, 1, 63, 0 | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 64, 0 | SOCF_GLOBAL },
    { LPORT_PROFILE_IDXf, 6, 9, SOCF_LE | SOCF_GLOBAL },
    { MA_BASE_POINTERf, 11, 51, SOCF_LE | SOCF_GLOBAL },
    { OVIDf, 13, 30, SOCF_LE | SOCF_GLOBAL },
    { PACKET_MODIFICATION_DISABLEf, 1, 62, 0 | SOCF_GLOBAL },
    { PORT_TYPEf, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { TGIDf, 7, 2, SOCF_LE | SOCF_GLOBAL },
    { VFP_PORT_GROUP_IDf, 8, 43, SOCF_LE | SOCF_GLOBAL },
    { VLAN_RANGE_IDXf, 7, 23, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_SOURCE_TRUNK_MAP_TABLE_BCM56218_A0m_fields[] = {
    { PORT_TYPEf, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { TGIDf, 5, 2, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_SOURCE_TRUNK_MAP_TABLE_BCM56334_A0m_fields[] = {
    { CLASS_IDf, 8, 15, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 51, 0 | SOCF_GLOBAL },
    { L3_IIFf, 13, 30, SOCF_LE | SOCF_GLOBAL },
    { LPORT_PROFILE_IDXf, 6, 9, SOCF_LE | SOCF_GLOBAL },
    { OVIDf, 13, 30, SOCF_LE | SOCF_GLOBAL },
    { PORT_TYPEf, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { SOURCE_VPf, 13, 30, SOCF_LE | SOCF_GLOBAL },
    { TGIDf, 7, 2, SOCF_LE | SOCF_GLOBAL },
    { VFP_PORT_GROUP_IDf, 8, 43, SOCF_LE | SOCF_GLOBAL },
    { VLAN_RANGE_IDXf, 7, 23, SOCF_LE | SOCF_GLOBAL },
    { VRF_IDf, 11, 30, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0)
soc_field_info_t soc_SOURCE_TRUNK_MAP_TABLE_BCM56340_A0m_fields[] = {
    { CLASS_IDf, 12, 20, SOCF_LE | SOCF_GLOBAL },
    { DISABLE_VLAN_CHECKSf, 1, 53, SOCF_RES | SOCF_GLOBAL },
    { DPI_ENABLEf, 1, 72, 0 | SOCF_GLOBAL },
    { DPI_TCP_CREATE_ENf, 1, 71, 0 | SOCF_GLOBAL },
    { DPI_UDP_CREATE_ENf, 1, 70, 0 | SOCF_GLOBAL },
    { ECCf, 7, 85, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 85, SOCF_LE | SOCF_GLOBAL },
    { INNER_VLAN_RANGE_IDXf, 8, 62, SOCF_LE | SOCF_GLOBAL },
    { L3_IIFf, 13, 40, SOCF_LE | SOCF_GLOBAL },
    { LPORT_PROFILE_IDXf, 8, 12, SOCF_LE | SOCF_GLOBAL },
    { MA_BASE_POINTERf, 10, 73, SOCF_LE | SOCF_GLOBAL },
    { OUTER_VLAN_RANGE_IDXf, 8, 32, SOCF_LE | SOCF_GLOBAL },
    { OVIDf, 12, 40, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 92, 0 | SOCF_GLOBAL },
    { PORT_TYPEf, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { SOURCE_VPf, 13, 40, SOCF_LE | SOCF_GLOBAL },
    { TGIDf, 10, 2, SOCF_LE | SOCF_GLOBAL },
    { TRILL_RBRIDGE_NICKNAME_INDEXf, 2, 83, SOCF_LE | SOCF_GLOBAL },
    { VFP_PORT_GROUP_IDf, 8, 54, SOCF_LE | SOCF_GLOBAL },
    { VRF_IDf, 11, 40, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_SOURCE_TRUNK_MAP_TABLE_BCM56440_A0m_fields[] = {
    { CLASS_IDf, 8, 16, SOCF_LE | SOCF_GLOBAL },
    { DISABLE_VLAN_CHECKSf, 1, 53, SOCF_RES | SOCF_GLOBAL },
    { ECCf, 7, 64, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 64, SOCF_LE | SOCF_GLOBAL },
    { INNER_VLAN_RANGE_IDXf, 8, 32, SOCF_LE | SOCF_GLOBAL },
    { L3_IIFf, 13, 40, SOCF_LE | SOCF_GLOBAL },
    { LPORT_PROFILE_IDXf, 7, 9, SOCF_LE | SOCF_GLOBAL },
    { OVIDf, 13, 40, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 71, 0 | SOCF_GLOBAL },
    { PORT_TYPEf, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { RESERVED_0f, 2, 62, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SOURCE_VPf, 13, 40, SOCF_LE | SOCF_GLOBAL },
    { TGIDf, 7, 2, SOCF_LE | SOCF_GLOBAL },
    { VFP_PORT_GROUP_IDf, 8, 54, SOCF_LE | SOCF_GLOBAL },
    { VLAN_RANGE_IDXf, 8, 24, SOCF_LE | SOCF_GLOBAL },
    { VRF_IDf, 7, 40, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_SOURCE_TRUNK_MAP_TABLE_BCM56450_A0m_fields[] = {
    { CLASS_IDf, 8, 17, SOCF_LE | SOCF_GLOBAL },
    { DISABLE_VLAN_CHECKSf, 1, 54, 0 | SOCF_GLOBAL },
    { ECCf, 7, 80, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 80, SOCF_LE | SOCF_GLOBAL },
    { INNER_VLAN_RANGE_IDXf, 8, 33, SOCF_LE | SOCF_GLOBAL },
    { IPMCV4_L2_ENABLEf, 1, 79, 0 | SOCF_GLOBAL },
    { IPMCV6_L2_ENABLEf, 1, 78, 0 | SOCF_GLOBAL },
    { L3_IIFf, 13, 41, SOCF_LE | SOCF_GLOBAL },
    { LPORT_PROFILE_IDXf, 7, 9, SOCF_LE | SOCF_GLOBAL },
    { MA_BASE_PTRf, 13, 63, SOCF_LE | SOCF_GLOBAL },
    { OVIDf, 13, 41, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 87, 0 | SOCF_GLOBAL },
    { PORT_GROUPf, 2, 76, SOCF_LE | SOCF_GLOBAL },
    { PORT_TYPEf, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { RESERVED_0f, 1, 16, SOCF_RES | SOCF_GLOBAL },
    { SOURCE_VPf, 13, 41, SOCF_LE | SOCF_GLOBAL },
    { TGIDf, 7, 2, SOCF_LE | SOCF_GLOBAL },
    { VFP_PORT_GROUP_IDf, 8, 55, SOCF_LE | SOCF_GLOBAL },
    { VLAN_RANGE_IDXf, 8, 25, SOCF_LE | SOCF_GLOBAL },
    { VRF_IDf, 9, 41, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_SOURCE_TRUNK_MAP_TABLE_BCM56624_A0m_fields[] = {
    { CLASS_IDf, 8, 15, SOCF_LE | SOCF_GLOBAL },
    { L3_IIFf, 13, 30, SOCF_LE | SOCF_GLOBAL },
    { LPORT_PROFILE_IDXf, 6, 9, SOCF_LE | SOCF_GLOBAL },
    { PORT_TYPEf, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { SOURCE_VPf, 13, 30, SOCF_LE | SOCF_GLOBAL },
    { TGIDf, 7, 2, SOCF_LE | SOCF_GLOBAL },
    { VLAN_RANGE_IDXf, 7, 23, SOCF_LE | SOCF_GLOBAL },
    { VRF_IDf, 11, 30, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_SOURCE_TRUNK_MAP_TABLE_BCM56634_A0m_fields[] = {
    { CLASS_IDf, 8, 16, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 6, 52, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 52, SOCF_LE | SOCF_GLOBAL },
    { L3_IIFf, 13, 31, SOCF_LE | SOCF_GLOBAL },
    { LPORT_PROFILE_IDXf, 7, 9, SOCF_LE | SOCF_GLOBAL },
    { OVIDf, 13, 31, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 58, 0 | SOCF_GLOBAL },
    { PORT_TYPEf, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { SOURCE_VPf, 13, 31, SOCF_LE | SOCF_GLOBAL },
    { TGIDf, 7, 2, SOCF_LE | SOCF_GLOBAL },
    { VFP_PORT_GROUP_IDf, 8, 44, SOCF_LE | SOCF_GLOBAL },
    { VLAN_RANGE_IDXf, 7, 24, SOCF_LE | SOCF_GLOBAL },
    { VRF_IDf, 11, 31, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56640_A0)
soc_field_info_t soc_SOURCE_TRUNK_MAP_TABLE_BCM56640_A0m_fields[] = {
    { CLASS_IDf, 12, 20, SOCF_LE | SOCF_GLOBAL },
    { DISABLE_VLAN_CHECKSf, 1, 56, SOCF_RES | SOCF_GLOBAL },
    { DPI_ENABLEf, 1, 75, 0 | SOCF_GLOBAL },
    { DPI_TCP_CREATE_ENf, 1, 74, 0 | SOCF_GLOBAL },
    { DPI_UDP_CREATE_ENf, 1, 73, 0 | SOCF_GLOBAL },
    { ECCf, 7, 95, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 95, SOCF_LE | SOCF_GLOBAL },
    { ESM_SEARCH_OFFSETf, 3, 90, SOCF_LE | SOCF_GLOBAL },
    { ESM_SEARCH_PRIORITYf, 3, 87, SOCF_LE | SOCF_GLOBAL },
    { INNER_VLAN_RANGE_IDXf, 8, 65, SOCF_LE | SOCF_GLOBAL },
    { L3_IIFf, 14, 40, SOCF_LE | SOCF_GLOBAL },
    { LPORT_PROFILE_IDXf, 8, 12, SOCF_LE | SOCF_GLOBAL },
    { MA_BASE_POINTERf, 11, 76, SOCF_LE | SOCF_GLOBAL },
    { OUTER_VLAN_RANGE_IDXf, 8, 32, SOCF_LE | SOCF_GLOBAL },
    { OVIDf, 12, 40, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 102, 0 | SOCF_GLOBAL },
    { PORT_TYPEf, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { SOURCE_VPf, 16, 40, SOCF_LE | SOCF_GLOBAL },
    { TGIDf, 10, 2, SOCF_LE | SOCF_GLOBAL },
    { TRILL_RBRIDGE_NICKNAME_INDEXf, 2, 93, SOCF_LE | SOCF_GLOBAL },
    { VFP_PORT_GROUP_IDf, 8, 57, SOCF_LE | SOCF_GLOBAL },
    { VRF_IDf, 13, 40, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_SOURCE_TRUNK_MAP_TABLE_BCM56820_A0m_fields[] = {
    { CLASS_IDf, 8, 9, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 24, 0 | SOCF_GLOBAL },
    { PORT_TYPEf, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { TGIDf, 7, 2, SOCF_LE | SOCF_GLOBAL },
    { VLAN_RANGE_IDXf, 7, 17, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56840_A0)
soc_field_info_t soc_SOURCE_TRUNK_MAP_TABLE_BCM56840_A0m_fields[] = {
    { CLASS_IDf, 8, 19, SOCF_LE | SOCF_GLOBAL },
    { DISABLE_VLAN_CHECKSf, 1, 47, SOCF_RES | SOCF_GLOBAL },
    { ECCf, 6, 56, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 56, SOCF_LE | SOCF_GLOBAL },
    { L3_IIFf, 13, 34, SOCF_LE | SOCF_GLOBAL },
    { LPORT_PROFILE_IDXf, 7, 12, SOCF_LE | SOCF_GLOBAL },
    { OVIDf, 13, 34, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 62, 0 | SOCF_GLOBAL },
    { PORT_TYPEf, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { SOURCE_VPf, 12, 34, SOCF_LE | SOCF_GLOBAL },
    { TGIDf, 10, 2, SOCF_LE | SOCF_GLOBAL },
    { UNUSED_SOURCE_VPf, 1, 46, SOCF_RES | SOCF_GLOBAL },
    { VFP_PORT_GROUP_IDf, 8, 48, SOCF_LE | SOCF_GLOBAL },
    { VLAN_RANGE_IDXf, 7, 27, SOCF_LE | SOCF_GLOBAL },
    { VRF_IDf, 10, 34, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56840_B0)
soc_field_info_t soc_SOURCE_TRUNK_MAP_TABLE_BCM56840_B0m_fields[] = {
    { CLASS_IDf, 8, 19, SOCF_LE | SOCF_GLOBAL },
    { DISABLE_VLAN_CHECKSf, 1, 47, SOCF_RES | SOCF_GLOBAL },
    { ECCf, 7, 58, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 58, SOCF_LE | SOCF_GLOBAL },
    { L3_IIFf, 13, 34, SOCF_LE | SOCF_GLOBAL },
    { LPORT_PROFILE_IDXf, 7, 12, SOCF_LE | SOCF_GLOBAL },
    { OVIDf, 12, 34, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 65, 0 | SOCF_GLOBAL },
    { PORT_TYPEf, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { SOURCE_VPf, 13, 34, SOCF_LE | SOCF_GLOBAL },
    { TGIDf, 10, 2, SOCF_LE | SOCF_GLOBAL },
    { TRILL_RBRIDGE_NICKNAME_INDEXf, 2, 56, SOCF_LE | SOCF_GLOBAL },
    { VFP_PORT_GROUP_IDf, 8, 48, SOCF_LE | SOCF_GLOBAL },
    { VLAN_RANGE_IDXf, 7, 27, SOCF_LE | SOCF_GLOBAL },
    { VRF_IDf, 10, 34, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_SOURCE_TRUNK_MAP_TABLE_BCM56850_A0m_fields[] = {
    { BASE_VRF_L3IIF_OVIDf, 13, 37, SOCF_LE | SOCF_GLOBAL },
    { CLASS_IDf, 12, 17, SOCF_LE | SOCF_GLOBAL },
    { DISABLE_VLAN_CHECKSf, 1, 110, 0 | SOCF_GLOBAL },
    { ECCf, 7, 120, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 120, SOCF_LE | SOCF_GLOBAL },
    { INNER_VLAN_RANGE_IDXf, 8, 72, SOCF_LE | SOCF_GLOBAL },
    { IPMCV4_L2_ENABLEf, 1, 109, 0 | SOCF_GLOBAL },
    { IPMCV6_L2_ENABLEf, 1, 108, 0 | SOCF_GLOBAL },
    { L3_IIFf, 13, 37, SOCF_LE | SOCF_GLOBAL },
    { LPORT_PROFILE_IDXf, 8, 111, SOCF_LE | SOCF_GLOBAL },
    { MA_BASE_POINTERf, 11, 61, SOCF_LE | SOCF_GLOBAL },
    { OUTER_VLAN_RANGE_IDXf, 8, 29, SOCF_LE | SOCF_GLOBAL },
    { OVIDf, 12, 37, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 127, 0 | SOCF_GLOBAL },
    { PORT_GROUPf, 12, 80, SOCF_LE | SOCF_GLOBAL },
    { PORT_TYPEf, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { RESERVED_0f, 1, 119, SOCF_RES | SOCF_GLOBAL },
    { RESERVED_1f, 4, 13, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESERVED_BASE_VRF_L3IIF_OVIDf, 1, 50, SOCF_RES | SOCF_GLOBAL },
    { RSVD_SOURCE_VPf, 1, 106, SOCF_RES | SOCF_GLOBAL },
    { RSVD_TGIDf, 1, 12, SOCF_RES | SOCF_GLOBAL },
    { SOURCE_VPf, 14, 92, SOCF_LE | SOCF_GLOBAL },
    { SVP_VALIDf, 1, 107, 0 | SOCF_GLOBAL },
    { TGIDf, 10, 2, SOCF_LE | SOCF_GLOBAL },
    { TRILL_RBRIDGE_NICKNAME_INDEXf, 2, 59, SOCF_LE | SOCF_GLOBAL },
    { VFP_PORT_GROUP_IDf, 8, 51, SOCF_LE | SOCF_GLOBAL },
    { VRF_IDf, 10, 37, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88732_A0)
soc_field_info_t soc_SOURCE_TRUNK_MAP_TABLE_BCM88732_A0m_fields[] = {
    { PORT_TYPEf, 1, 0, 0 | SOCF_GLOBAL },
    { RESERVEDf, 1, 1, SOCF_RES | SOCF_GLOBAL },
    { SOURCE_PORT_LOWERf, 5, 0, SOCF_LE | SOCF_GLOBAL },
    { SOURCE_PORT_UPPERf, 5, 6, SOCF_LE | SOCF_GLOBAL },
    { TGIDf, 7, 2, SOCF_LE | SOCF_GLOBAL },
    { VALID_LOWERf, 1, 5, 0 | SOCF_GLOBAL },
    { VALID_UPPERf, 1, 11, 0 | SOCF_GLOBAL },
    { VLAN_RANGE_IDXf, 7, 9, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_SOURCE_VPm_fields[] = {
    { CLASS_IDf, 8, 2, SOCF_LE | SOCF_GLOBAL },
    { CML_FLAGS_MOVEf, 4, 14, SOCF_LE | SOCF_GLOBAL },
    { CML_FLAGS_NEWf, 4, 10, SOCF_LE | SOCF_GLOBAL },
    { DVPf, 13, 10, SOCF_LE | SOCF_GLOBAL },
    { ENTRY_TYPEf, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 34, 0 | SOCF_GLOBAL },
    { NETWORK_PORTf, 1, 33, 0 | SOCF_GLOBAL },
    { SD_TAG_MODEf, 1, 32, 0 | SOCF_GLOBAL },
    { TPID_ENABLEf, 4, 28, SOCF_LE | SOCF_GLOBAL },
    { VFIf, 10, 18, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_SOURCE_VP_2m_fields[] = {
    { EVEN_PARITYf, 1, 1, 0 | SOCF_GLOBAL },
    { PARSE_USING_SGLP_TPIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_SOURCE_VP_ATTRIBUTES_2m_fields[] = {
    { DEFAULT_VLAN_IDf, 12, 1, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 22, 0 | SOCF_GLOBAL },
    { LPORT_PROFILE_INDEXf, 8, 13, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 1, 21, SOCF_RES | SOCF_GLOBAL },
    { USE_TUNNEL_PHBf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_SOURCE_VP_BCM56334_A0m_fields[] = {
    { CLASS_IDf, 8, 2, SOCF_LE | SOCF_GLOBAL },
    { CML_FLAGS_MOVEf, 4, 14, SOCF_LE | SOCF_GLOBAL },
    { CML_FLAGS_NEWf, 4, 10, SOCF_LE | SOCF_GLOBAL },
    { DVPf, 13, 18, SOCF_LE | SOCF_GLOBAL },
    { ENTRY_TYPEf, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 59, 0 | SOCF_GLOBAL },
    { NETWORK_PORTf, 1, 36, 0 | SOCF_GLOBAL },
    { RESERVED0f, 2, 29, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SD_TAG_MODEf, 1, 35, 0 | SOCF_GLOBAL },
    { SD_TAG_VFI_ENABLEf, 1, 37, 0 | SOCF_GLOBAL },
    { SRC_MODIDf, 7, 52, SOCF_LE | SOCF_GLOBAL },
    { SRC_PORTf, 6, 46, SOCF_LE | SOCF_GLOBAL },
    { TPID_ENABLEf, 4, 31, SOCF_LE | SOCF_GLOBAL },
    { TRUST_DOT1P_PTRf, 6, 38, SOCF_LE | SOCF_GLOBAL },
    { TRUST_OUTER_DOT1Pf, 1, 45, 0 | SOCF_GLOBAL },
    { USE_INNER_PRIf, 1, 44, 0 | SOCF_GLOBAL },
    { VFIf, 11, 18, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0)
soc_field_info_t soc_SOURCE_VP_BCM56340_A0m_fields[] = {
    { CLASS_IDf, 12, 3, SOCF_LE | SOCF_GLOBAL },
    { CML_FLAGS_MOVEf, 4, 97, SOCF_LE | SOCF_GLOBAL },
    { CML_FLAGS_NEWf, 4, 93, SOCF_LE | SOCF_GLOBAL },
    { DEFAULT_CFIf, 1, 30, 0 | SOCF_GLOBAL },
    { DEFAULT_PRIf, 3, 27, SOCF_LE | SOCF_GLOBAL },
    { DEFAULT_VIDf, 12, 15, SOCF_LE | SOCF_GLOBAL },
    { DEFAULT_VLAN_TAGf, 16, 15, SOCF_LE | SOCF_GLOBAL },
    { DEFAULT_VLAN_TAG_VALIDf, 1, 31, 0 | SOCF_GLOBAL },
    { DISABLE_VLAN_CHECKSf, 1, 73, 0 | SOCF_GLOBAL },
    { DISABLE_VP_PRUNINGf, 1, 108, 0 | SOCF_GLOBAL },
    { DOT1P_REMAP_POINTERf, 6, 87, SOCF_LE | SOCF_GLOBAL },
    { DPI_ENABLEf, 1, 131, 0 | SOCF_GLOBAL },
    { DPI_TCP_CREATE_ENf, 1, 130, 0 | SOCF_GLOBAL },
    { DPI_UDP_CREATE_ENf, 1, 129, 0 | SOCF_GLOBAL },
    { DVPf, 13, 15, SOCF_LE | SOCF_GLOBAL },
    { ENABLE_IFILTERf, 1, 107, 0 | SOCF_GLOBAL },
    { ENTRY_TYPEf, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 135, 0 | SOCF_GLOBAL },
    { EXP_PVLAN_VIDf, 12, 15, SOCF_LE | SOCF_GLOBAL },
    { FLEX_CTR_BASE_COUNTER_IDXf, 10, 63, SOCF_LE | SOCF_GLOBAL },
    { FLEX_CTR_OFFSET_MODEf, 2, 112, SOCF_LE | SOCF_GLOBAL },
    { FLEX_CTR_POOL_NUMBERf, 3, 109, SOCF_LE | SOCF_GLOBAL },
    { ING_MIRROR_ENABLEf, 4, 83, SOCF_LE | SOCF_GLOBAL },
    { NETWORK_PORTf, 1, 40, 0 | SOCF_GLOBAL },
    { PVLAN_ENABLEf, 1, 32, 0 | SOCF_GLOBAL },
    { PVLAN_OR_DEFAULT_VID_CONTROLf, 2, 31, SOCF_LE | SOCF_GLOBAL },
    { RESERVED_0f, 1, 134, SOCF_RES | SOCF_GLOBAL },
    { RESERVED_2f, 3, 28, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SD_TAG_MODEf, 1, 39, 0 | SOCF_GLOBAL },
    { SD_TAG_VFI_ENABLEf, 1, 32, 0 | SOCF_GLOBAL },
    { SRC_MODIDf, 8, 55, SOCF_LE | SOCF_GLOBAL },
    { SRC_PORTf, 7, 48, SOCF_LE | SOCF_GLOBAL },
    { SVC_METER_INDEXf, 13, 114, SOCF_LE | SOCF_GLOBAL },
    { SVC_METER_OFFSET_MODEf, 2, 127, SOCF_LE | SOCF_GLOBAL },
    { TPID_ENABLEf, 4, 35, SOCF_LE | SOCF_GLOBAL },
    { TPID_SOURCEf, 2, 33, SOCF_LE | SOCF_GLOBAL },
    { TRILL_RBRIDGE_NICKNAME_INDEXf, 2, 132, SOCF_LE | SOCF_GLOBAL },
    { TRUST_DOT1P_PTRf, 6, 41, SOCF_LE | SOCF_GLOBAL },
    { TRUST_DSCP_PTRf, 7, 74, SOCF_LE | SOCF_GLOBAL },
    { TRUST_DSCP_V4f, 1, 81, 0 | SOCF_GLOBAL },
    { TRUST_DSCP_V6f, 1, 82, 0 | SOCF_GLOBAL },
    { USE_INNER_PRIf, 1, 47, 0 | SOCF_GLOBAL },
    { VFIf, 12, 15, SOCF_LE | SOCF_GLOBAL },
    { VLAN_MEMBERSHIP_PROFILEf, 6, 101, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_SOURCE_VP_BCM56440_A0m_fields[] = {
    { CLASS_IDf, 8, 3, SOCF_LE | SOCF_GLOBAL },
    { CML_FLAGS_MOVEf, 4, 86, SOCF_LE | SOCF_GLOBAL },
    { CML_FLAGS_NEWf, 4, 82, SOCF_LE | SOCF_GLOBAL },
    { DEFAULT_VIDf, 12, 11, SOCF_LE | SOCF_GLOBAL },
    { DEFAULT_VLAN_TAG_VALIDf, 1, 24, 0 | SOCF_GLOBAL },
    { DISABLE_VLAN_CHECKSf, 1, 69, 0 | SOCF_GLOBAL },
    { DVPf, 13, 11, SOCF_LE | SOCF_GLOBAL },
    { ENTRY_TYPEf, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 136, 0 | SOCF_GLOBAL },
    { EXP_PVLAN_VIDf, 12, 11, SOCF_LE | SOCF_GLOBAL },
    { FLEX_CTR_BASE_COUNTER_IDXf, 13, 56, SOCF_LE | SOCF_GLOBAL },
    { FLEX_CTR_OFFSET_MODEf, 2, 99, SOCF_LE | SOCF_GLOBAL },
    { FLEX_CTR_POOL_NUMBERf, 4, 95, SOCF_LE | SOCF_GLOBAL },
    { ING_MIRROR_ENABLEf, 4, 78, SOCF_LE | SOCF_GLOBAL },
    { NETWORK_PORTf, 1, 33, 0 | SOCF_GLOBAL },
    { PVLAN_ENABLEf, 1, 25, 0 | SOCF_GLOBAL },
    { PVLAN_OR_DEFAULT_VID_CONTROLf, 2, 24, SOCF_LE | SOCF_GLOBAL },
    { RESERVED_0f, 2, 22, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESERVED_1f, 1, 94, SOCF_RES | SOCF_GLOBAL },
    { RESERVED_5f, 19, 117, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SD_TAG_MODEf, 1, 32, 0 | SOCF_GLOBAL },
    { SD_TAG_VFI_ENABLEf, 1, 25, 0 | SOCF_GLOBAL },
    { SRC_MODIDf, 8, 48, SOCF_LE | SOCF_GLOBAL },
    { SRC_PORTf, 7, 41, SOCF_LE | SOCF_GLOBAL },
    { SVC_METER_INDEXf, 14, 103, SOCF_LE | SOCF_GLOBAL },
    { SVC_METER_OFFSET_MODEf, 2, 101, SOCF_LE | SOCF_GLOBAL },
    { TPID_ENABLEf, 4, 28, SOCF_LE | SOCF_GLOBAL },
    { TPID_SOURCEf, 2, 26, SOCF_LE | SOCF_GLOBAL },
    { TRUST_DOT1P_PTRf, 6, 34, SOCF_LE | SOCF_GLOBAL },
    { TRUST_DSCP_PTRf, 6, 70, SOCF_LE | SOCF_GLOBAL },
    { TRUST_DSCP_V4f, 1, 76, 0 | SOCF_GLOBAL },
    { TRUST_DSCP_V6f, 1, 77, 0 | SOCF_GLOBAL },
    { USE_INNER_PRIf, 1, 40, 0 | SOCF_GLOBAL },
    { VFIf, 11, 11, SOCF_LE | SOCF_GLOBAL },
    { VLAN_MEMBERSHIP_PROFILEf, 4, 90, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_SOURCE_VP_BCM56450_A0m_fields[] = {
    { CLASS_IDf, 8, 3, SOCF_LE | SOCF_GLOBAL },
    { CML_FLAGS_MOVEf, 4, 86, SOCF_LE | SOCF_GLOBAL },
    { CML_FLAGS_NEWf, 4, 82, SOCF_LE | SOCF_GLOBAL },
    { DEFAULT_VIDf, 12, 11, SOCF_LE | SOCF_GLOBAL },
    { DEFAULT_VLAN_TAG_VALIDf, 1, 24, 0 | SOCF_GLOBAL },
    { DISABLE_VLAN_CHECKSf, 1, 69, 0 | SOCF_GLOBAL },
    { DISABLE_VP_PRUNINGf, 1, 94, 0 | SOCF_GLOBAL },
    { DVPf, 13, 11, SOCF_LE | SOCF_GLOBAL },
    { ENABLE_IFILTERf, 1, 117, 0 | SOCF_GLOBAL },
    { ENTRY_TYPEf, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 136, 0 | SOCF_GLOBAL },
    { EXP_PVLAN_VIDf, 12, 11, SOCF_LE | SOCF_GLOBAL },
    { FLEX_CTR_BASE_COUNTER_IDXf, 13, 56, SOCF_LE | SOCF_GLOBAL },
    { FLEX_CTR_OFFSET_MODEf, 2, 99, SOCF_LE | SOCF_GLOBAL },
    { FLEX_CTR_POOL_NUMBERf, 4, 95, SOCF_LE | SOCF_GLOBAL },
    { ING_MIRROR_ENABLEf, 4, 78, SOCF_LE | SOCF_GLOBAL },
    { NETWORK_GROUPf, 3, 118, SOCF_LE | SOCF_GLOBAL },
    { PVLAN_ENABLEf, 1, 25, 0 | SOCF_GLOBAL },
    { PVLAN_OR_DEFAULT_VID_CONTROLf, 2, 24, SOCF_LE | SOCF_GLOBAL },
    { RESERVED_0f, 1, 23, SOCF_RES | SOCF_GLOBAL },
    { RESERVED_1f, 1, 33, SOCF_RES | SOCF_GLOBAL },
    { RESERVED_5f, 15, 121, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SD_TAG_MODEf, 1, 32, 0 | SOCF_GLOBAL },
    { SD_TAG_VFI_ENABLEf, 1, 25, 0 | SOCF_GLOBAL },
    { SRC_MODIDf, 8, 48, SOCF_LE | SOCF_GLOBAL },
    { SRC_PORTf, 7, 41, SOCF_LE | SOCF_GLOBAL },
    { SVC_METER_INDEXf, 14, 103, SOCF_LE | SOCF_GLOBAL },
    { SVC_METER_OFFSET_MODEf, 2, 101, SOCF_LE | SOCF_GLOBAL },
    { TPID_ENABLEf, 4, 28, SOCF_LE | SOCF_GLOBAL },
    { TPID_SOURCEf, 2, 26, SOCF_LE | SOCF_GLOBAL },
    { TRUST_DOT1P_PTRf, 6, 34, SOCF_LE | SOCF_GLOBAL },
    { TRUST_DSCP_PTRf, 6, 70, SOCF_LE | SOCF_GLOBAL },
    { TRUST_DSCP_V4f, 1, 76, 0 | SOCF_GLOBAL },
    { TRUST_DSCP_V6f, 1, 77, 0 | SOCF_GLOBAL },
    { USE_INNER_PRIf, 1, 40, 0 | SOCF_GLOBAL },
    { VFIf, 12, 11, SOCF_LE | SOCF_GLOBAL },
    { VLAN_MEMBERSHIP_PROFILEf, 4, 90, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_SOURCE_VP_BCM56634_A0m_fields[] = {
    { CLASS_IDf, 8, 2, SOCF_LE | SOCF_GLOBAL },
    { CML_FLAGS_MOVEf, 4, 27, SOCF_LE | SOCF_GLOBAL },
    { CML_FLAGS_NEWf, 4, 23, SOCF_LE | SOCF_GLOBAL },
    { DVPf, 13, 10, SOCF_LE | SOCF_GLOBAL },
    { ENTRY_TYPEf, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 71, 0 | SOCF_GLOBAL },
    { NETWORK_PORTf, 1, 36, 0 | SOCF_GLOBAL },
    { SD_TAG_MODEf, 1, 35, 0 | SOCF_GLOBAL },
    { SD_TAG_VFI_ENABLEf, 1, 22, 0 | SOCF_GLOBAL },
    { SRC_MODIDf, 7, 51, SOCF_LE | SOCF_GLOBAL },
    { SRC_PORTf, 6, 45, SOCF_LE | SOCF_GLOBAL },
    { TPID_ENABLEf, 4, 31, SOCF_LE | SOCF_GLOBAL },
    { TRUST_DOT1P_PTRf, 6, 37, SOCF_LE | SOCF_GLOBAL },
    { TRUST_OUTER_DOT1Pf, 1, 44, 0 | SOCF_GLOBAL },
    { USE_INNER_PRIf, 1, 43, 0 | SOCF_GLOBAL },
    { VFIf, 12, 10, SOCF_LE | SOCF_GLOBAL },
    { VINTF_CTR_IDXf, 13, 58, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56640_A0)
soc_field_info_t soc_SOURCE_VP_BCM56640_A0m_fields[] = {
    { CLASS_IDf, 12, 3, SOCF_LE | SOCF_GLOBAL },
    { CML_FLAGS_MOVEf, 4, 101, SOCF_LE | SOCF_GLOBAL },
    { CML_FLAGS_NEWf, 4, 97, SOCF_LE | SOCF_GLOBAL },
    { DEFAULT_CFIf, 1, 30, 0 | SOCF_GLOBAL },
    { DEFAULT_PRIf, 3, 27, SOCF_LE | SOCF_GLOBAL },
    { DEFAULT_VIDf, 12, 15, SOCF_LE | SOCF_GLOBAL },
    { DEFAULT_VLAN_TAGf, 16, 15, SOCF_LE | SOCF_GLOBAL },
    { DEFAULT_VLAN_TAG_VALIDf, 1, 31, 0 | SOCF_GLOBAL },
    { DISABLE_VLAN_CHECKSf, 1, 77, 0 | SOCF_GLOBAL },
    { DISABLE_VP_PRUNINGf, 1, 112, 0 | SOCF_GLOBAL },
    { DOT1P_REMAP_POINTERf, 6, 91, SOCF_LE | SOCF_GLOBAL },
    { DPI_ENABLEf, 1, 142, 0 | SOCF_GLOBAL },
    { DPI_TCP_CREATE_ENf, 1, 141, 0 | SOCF_GLOBAL },
    { DPI_UDP_CREATE_ENf, 1, 140, 0 | SOCF_GLOBAL },
    { DVPf, 16, 15, SOCF_LE | SOCF_GLOBAL },
    { ENABLE_IFILTERf, 1, 111, 0 | SOCF_GLOBAL },
    { ENTRY_TYPEf, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { ESM_SEARCH_OFFSETf, 3, 147, SOCF_LE | SOCF_GLOBAL },
    { ESM_SEARCH_PRIORITYf, 3, 144, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 153, 0 | SOCF_GLOBAL },
    { EXP_PVLAN_VIDf, 12, 15, SOCF_LE | SOCF_GLOBAL },
    { FLEX_CTR_BASE_COUNTER_IDXf, 13, 64, SOCF_LE | SOCF_GLOBAL },
    { FLEX_CTR_OFFSET_MODEf, 2, 117, SOCF_LE | SOCF_GLOBAL },
    { FLEX_CTR_POOL_NUMBERf, 4, 113, SOCF_LE | SOCF_GLOBAL },
    { ING_MIRROR_ENABLEf, 4, 87, SOCF_LE | SOCF_GLOBAL },
    { NETWORK_PORTf, 1, 40, 0 | SOCF_GLOBAL },
    { PVLAN_ENABLEf, 1, 32, 0 | SOCF_GLOBAL },
    { PVLAN_OR_DEFAULT_VID_CONTROLf, 2, 31, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 2, 138, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESERVED_0f, 1, 152, SOCF_RES | SOCF_GLOBAL },
    { RESERVED_1f, 1, 143, SOCF_RES | SOCF_GLOBAL },
    { RESERVED_2f, 1, 63, SOCF_RES | SOCF_GLOBAL },
    { SD_TAG_MODEf, 1, 39, 0 | SOCF_GLOBAL },
    { SD_TAG_VFI_ENABLEf, 1, 32, 0 | SOCF_GLOBAL },
    { SRC_MODIDf, 8, 55, SOCF_LE | SOCF_GLOBAL },
    { SRC_PORTf, 7, 48, SOCF_LE | SOCF_GLOBAL },
    { SVC_METER_INDEXf, 17, 119, SOCF_LE | SOCF_GLOBAL },
    { SVC_METER_OFFSET_MODEf, 2, 136, SOCF_LE | SOCF_GLOBAL },
    { TPID_ENABLEf, 4, 35, SOCF_LE | SOCF_GLOBAL },
    { TPID_SOURCEf, 2, 33, SOCF_LE | SOCF_GLOBAL },
    { TRILL_RBRIDGE_NICKNAME_INDEXf, 2, 150, SOCF_LE | SOCF_GLOBAL },
    { TRUST_DOT1P_PTRf, 6, 41, SOCF_LE | SOCF_GLOBAL },
    { TRUST_DSCP_PTRf, 7, 78, SOCF_LE | SOCF_GLOBAL },
    { TRUST_DSCP_V4f, 1, 85, 0 | SOCF_GLOBAL },
    { TRUST_DSCP_V6f, 1, 86, 0 | SOCF_GLOBAL },
    { USE_INNER_PRIf, 1, 47, 0 | SOCF_GLOBAL },
    { VFIf, 14, 15, SOCF_LE | SOCF_GLOBAL },
    { VLAN_MEMBERSHIP_PROFILEf, 6, 105, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56840_A0)
soc_field_info_t soc_SOURCE_VP_BCM56840_A0m_fields[] = {
    { CLASS_IDf, 8, 3, SOCF_LE | SOCF_GLOBAL },
    { CML_FLAGS_MOVEf, 4, 96, SOCF_LE | SOCF_GLOBAL },
    { CML_FLAGS_NEWf, 4, 92, SOCF_LE | SOCF_GLOBAL },
    { DEFAULT_CFIf, 1, 26, 0 | SOCF_GLOBAL },
    { DEFAULT_PRIf, 3, 23, SOCF_LE | SOCF_GLOBAL },
    { DEFAULT_VIDf, 12, 11, SOCF_LE | SOCF_GLOBAL },
    { DEFAULT_VLAN_TAGf, 16, 11, SOCF_LE | SOCF_GLOBAL },
    { DEFAULT_VLAN_TAG_VALIDf, 1, 27, 0 | SOCF_GLOBAL },
    { DISABLE_VLAN_CHECKSf, 1, 71, 0 | SOCF_GLOBAL },
    { DOT1P_REMAP_POINTERf, 6, 85, SOCF_LE | SOCF_GLOBAL },
    { DVPf, 12, 11, SOCF_LE | SOCF_GLOBAL },
    { ENABLE_IFILTERf, 1, 104, 0 | SOCF_GLOBAL },
    { ENTRY_TYPEf, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 105, 0 | SOCF_GLOBAL },
    { EXP_PVLAN_VIDf, 12, 11, SOCF_LE | SOCF_GLOBAL },
    { ING_MIRROR_ENABLEf, 4, 81, SOCF_LE | SOCF_GLOBAL },
    { NETWORK_PORTf, 1, 36, 0 | SOCF_GLOBAL },
    { PVLAN_ENABLEf, 1, 28, 0 | SOCF_GLOBAL },
    { PVLAN_OR_DEFAULT_VID_CONTROLf, 2, 27, SOCF_LE | SOCF_GLOBAL },
    { RESERVED_0f, 2, 21, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SD_TAG_MODEf, 1, 35, 0 | SOCF_GLOBAL },
    { SD_TAG_VFI_ENABLEf, 1, 28, 0 | SOCF_GLOBAL },
    { SRC_MODIDf, 8, 51, SOCF_LE | SOCF_GLOBAL },
    { SRC_PORTf, 7, 44, SOCF_LE | SOCF_GLOBAL },
    { TPID_ENABLEf, 4, 31, SOCF_LE | SOCF_GLOBAL },
    { TPID_SOURCEf, 2, 29, SOCF_LE | SOCF_GLOBAL },
    { TRUST_DOT1P_PTRf, 6, 37, SOCF_LE | SOCF_GLOBAL },
    { TRUST_DSCP_PTRf, 7, 72, SOCF_LE | SOCF_GLOBAL },
    { TRUST_DSCP_V4f, 1, 79, 0 | SOCF_GLOBAL },
    { TRUST_DSCP_V6f, 1, 80, 0 | SOCF_GLOBAL },
    { USE_INNER_PRIf, 1, 43, 0 | SOCF_GLOBAL },
    { USE_VINTF_CTR_IDXf, 1, 91, 0 | SOCF_GLOBAL },
    { VFIf, 10, 11, SOCF_LE | SOCF_GLOBAL },
    { VINTF_CTR_IDXf, 12, 59, SOCF_LE | SOCF_GLOBAL },
    { VLAN_MEMBERSHIP_PROFILEf, 4, 100, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56840_B0)
soc_field_info_t soc_SOURCE_VP_BCM56840_B0m_fields[] = {
    { CLASS_IDf, 8, 3, SOCF_LE | SOCF_GLOBAL },
    { CML_FLAGS_MOVEf, 4, 97, SOCF_LE | SOCF_GLOBAL },
    { CML_FLAGS_NEWf, 4, 93, SOCF_LE | SOCF_GLOBAL },
    { DEFAULT_CFIf, 1, 26, 0 | SOCF_GLOBAL },
    { DEFAULT_PRIf, 3, 23, SOCF_LE | SOCF_GLOBAL },
    { DEFAULT_VIDf, 12, 11, SOCF_LE | SOCF_GLOBAL },
    { DEFAULT_VLAN_TAGf, 16, 11, SOCF_LE | SOCF_GLOBAL },
    { DEFAULT_VLAN_TAG_VALIDf, 1, 27, 0 | SOCF_GLOBAL },
    { DISABLE_VLAN_CHECKSf, 1, 72, 0 | SOCF_GLOBAL },
    { DISABLE_VP_PRUNINGf, 1, 108, 0 | SOCF_GLOBAL },
    { DOT1P_REMAP_POINTERf, 6, 86, SOCF_LE | SOCF_GLOBAL },
    { DVPf, 13, 11, SOCF_LE | SOCF_GLOBAL },
    { ENABLE_IFILTERf, 1, 107, 0 | SOCF_GLOBAL },
    { ENTRY_TYPEf, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 111, 0 | SOCF_GLOBAL },
    { EXP_PVLAN_VIDf, 12, 11, SOCF_LE | SOCF_GLOBAL },
    { ING_MIRROR_ENABLEf, 4, 82, SOCF_LE | SOCF_GLOBAL },
    { NETWORK_PORTf, 1, 36, 0 | SOCF_GLOBAL },
    { PVLAN_ENABLEf, 1, 28, 0 | SOCF_GLOBAL },
    { PVLAN_OR_DEFAULT_VID_CONTROLf, 2, 27, SOCF_LE | SOCF_GLOBAL },
    { RESERVED_VFIf, 2, 21, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SD_TAG_MODEf, 1, 35, 0 | SOCF_GLOBAL },
    { SD_TAG_VFI_ENABLEf, 1, 28, 0 | SOCF_GLOBAL },
    { SRC_MODIDf, 8, 51, SOCF_LE | SOCF_GLOBAL },
    { SRC_PORTf, 7, 44, SOCF_LE | SOCF_GLOBAL },
    { TPID_ENABLEf, 4, 31, SOCF_LE | SOCF_GLOBAL },
    { TPID_SOURCEf, 2, 29, SOCF_LE | SOCF_GLOBAL },
    { TRILL_RBRIDGE_NICKNAME_INDEXf, 2, 109, SOCF_LE | SOCF_GLOBAL },
    { TRUST_DOT1P_PTRf, 6, 37, SOCF_LE | SOCF_GLOBAL },
    { TRUST_DSCP_PTRf, 7, 73, SOCF_LE | SOCF_GLOBAL },
    { TRUST_DSCP_V4f, 1, 80, 0 | SOCF_GLOBAL },
    { TRUST_DSCP_V6f, 1, 81, 0 | SOCF_GLOBAL },
    { USE_INNER_PRIf, 1, 43, 0 | SOCF_GLOBAL },
    { USE_VINTF_CTR_IDXf, 1, 92, 0 | SOCF_GLOBAL },
    { VFIf, 10, 11, SOCF_LE | SOCF_GLOBAL },
    { VINTF_CTR_IDXf, 13, 59, SOCF_LE | SOCF_GLOBAL },
    { VLAN_MEMBERSHIP_PROFILEf, 6, 101, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_SOURCE_VP_BCM56850_A0m_fields[] = {
    { CLASS_IDf, 12, 127, SOCF_LE | SOCF_GLOBAL },
    { CML_FLAGS_MOVEf, 4, 84, SOCF_LE | SOCF_GLOBAL },
    { CML_FLAGS_NEWf, 4, 80, SOCF_LE | SOCF_GLOBAL },
    { DEFAULT_CFIf, 1, 28, 0 | SOCF_GLOBAL },
    { DEFAULT_PRIf, 3, 25, SOCF_LE | SOCF_GLOBAL },
    { DEFAULT_VIDf, 12, 11, SOCF_LE | SOCF_GLOBAL },
    { DEFAULT_VLAN_TAGf, 16, 13, SOCF_LE | SOCF_GLOBAL },
    { DEFAULT_VLAN_TAG_VALIDf, 1, 29, 0 | SOCF_GLOBAL },
    { DISABLE_VLAN_CHECKSf, 1, 100, 0 | SOCF_GLOBAL },
    { DISABLE_VP_PRUNINGf, 1, 97, 0 | SOCF_GLOBAL },
    { DOT1P_REMAP_POINTERf, 6, 74, SOCF_LE | SOCF_GLOBAL },
    { DVPf, 14, 11, SOCF_LE | SOCF_GLOBAL },
    { ENABLE_IFILTERf, 2, 95, SOCF_LE | SOCF_GLOBAL },
    { ENTRY_TYPEf, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 140, 0 | SOCF_GLOBAL },
    { EXP_PVLAN_VIDf, 12, 11, SOCF_LE | SOCF_GLOBAL },
    { FCOE_DO_NOT_LEARNf, 1, 3, 0 | SOCF_GLOBAL },
    { FCOE_NETWORK_PORTf, 1, 126, 0 | SOCF_GLOBAL },
    { FCOE_ROUTE_ENABLEf, 1, 8, 0 | SOCF_GLOBAL },
    { FCOE_SRC_BIND_CHECK_ENABLEf, 1, 5, 0 | SOCF_GLOBAL },
    { FCOE_SRC_FPMA_PREFIX_CHECK_ENABLEf, 1, 4, 0 | SOCF_GLOBAL },
    { FCOE_VFT_ENABLEf, 1, 7, 0 | SOCF_GLOBAL },
    { FCOE_ZONE_CHECK_ENABLEf, 1, 6, 0 | SOCF_GLOBAL },
    { FLEX_CTR_BASE_COUNTER_IDXf, 12, 107, SOCF_LE | SOCF_GLOBAL },
    { FLEX_CTR_OFFSET_MODEf, 2, 105, SOCF_LE | SOCF_GLOBAL },
    { FLEX_CTR_POOL_NUMBERf, 3, 101, SOCF_LE | SOCF_GLOBAL },
    { ING_MIRROR_ENABLEf, 4, 70, SOCF_LE | SOCF_GLOBAL },
    { IPMCV4_ENABLEf, 1, 122, 0 | SOCF_GLOBAL },
    { IPMCV4_L2_ENABLEf, 1, 124, 0 | SOCF_GLOBAL },
    { IPMCV6_ENABLEf, 1, 123, 0 | SOCF_GLOBAL },
    { IPMCV6_L2_ENABLEf, 1, 125, 0 | SOCF_GLOBAL },
    { IPV4L3_ENABLEf, 1, 120, 0 | SOCF_GLOBAL },
    { IPV6L3_ENABLEf, 1, 121, 0 | SOCF_GLOBAL },
    { NETWORK_PORTf, 1, 38, 0 | SOCF_GLOBAL },
    { PVLAN_ENABLEf, 1, 30, 0 | SOCF_GLOBAL },
    { PVLAN_OR_DEFAULT_VID_CONTROLf, 2, 29, SOCF_LE | SOCF_GLOBAL },
    { RESERVED_0f, 1, 139, SOCF_RES | SOCF_GLOBAL },
    { RSVD_DVPf, 1, 25, 0 | SOCF_GLOBAL },
    { RSVD_FLEX_CTR_BASE_COUNTER_IDXf, 1, 119, 0 | SOCF_GLOBAL },
    { RSVD_FLEX_CTR_POOL_NUMBERf, 1, 104, 0 | SOCF_GLOBAL },
    { RSVD_VFIf, 1, 24, 0 | SOCF_GLOBAL },
    { SD_TAG_MODEf, 1, 37, 0 | SOCF_GLOBAL },
    { SD_TAG_VFI_ENABLEf, 1, 30, 0 | SOCF_GLOBAL },
    { SRC_MODIDf, 8, 53, SOCF_LE | SOCF_GLOBAL },
    { SRC_PORTf, 7, 46, SOCF_LE | SOCF_GLOBAL },
    { TPID_ENABLEf, 4, 33, SOCF_LE | SOCF_GLOBAL },
    { TPID_SOURCEf, 2, 31, SOCF_LE | SOCF_GLOBAL },
    { TRILL_RBRIDGE_NICKNAME_INDEXf, 2, 98, SOCF_LE | SOCF_GLOBAL },
    { TRUST_DOT1P_PTRf, 6, 39, SOCF_LE | SOCF_GLOBAL },
    { TRUST_DSCP_PTRf, 7, 61, SOCF_LE | SOCF_GLOBAL },
    { TRUST_DSCP_V4f, 1, 68, 0 | SOCF_GLOBAL },
    { TRUST_DSCP_V6f, 1, 69, 0 | SOCF_GLOBAL },
    { URPF_DEFAULTROUTECHECKf, 1, 94, 0 | SOCF_GLOBAL },
    { URPF_MODEf, 2, 9, SOCF_LE | SOCF_GLOBAL },
    { USE_INNER_PRIf, 1, 45, 0 | SOCF_GLOBAL },
    { VFIf, 13, 11, SOCF_LE | SOCF_GLOBAL },
    { VLAN_MEMBERSHIP_PROFILEf, 6, 88, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_SPORT_EHG_RX_TUNNEL_DATAm_fields[] = {
    { TUNNEL_DATAf, 128, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_SPORT_EHG_RX_TUNNEL_MASKm_fields[] = {
    { TUNNEL_MASKf, 128, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_SPRDPRMm_fields[] = {
    { ADMTHf, 4, 0, SOCF_LE | SOCF_GLOBAL },
    { DRPPROBINDX1f, 4, 12, SOCF_LE | SOCF_GLOBAL },
    { DRPPROBINDX2f, 4, 16, SOCF_LE | SOCF_GLOBAL },
    { DRPTHf, 4, 8, SOCF_LE | SOCF_GLOBAL },
    { PROBTHf, 4, 4, SOCF_LE | SOCF_GLOBAL },
    { SREDENf, 1, 20, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_SRCDESTPORTFORL3ACL_KEYm_fields[] = {
    { DESTINATIONPORTMAXf, 16, 48, SOCF_LE | SOCF_GLOBAL },
    { DESTINATIONPORTMINf, 16, 32, SOCF_LE | SOCF_GLOBAL },
    { SOURCEPORTMAXf, 16, 16, SOCF_LE | SOCF_GLOBAL },
    { SOURCEPORTMINf, 16, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_SRCQRNGm_fields[] = {
    { QSZRNGTH0f, 12, 0, SOCF_LE | SOCF_GLOBAL },
    { QSZRNGTH1f, 12, 12, SOCF_LE | SOCF_GLOBAL },
    { QSZRNGTH10f, 12, 120, SOCF_LE | SOCF_GLOBAL },
    { QSZRNGTH11f, 12, 132, SOCF_LE | SOCF_GLOBAL },
    { QSZRNGTH12f, 12, 144, SOCF_LE | SOCF_GLOBAL },
    { QSZRNGTH13f, 12, 156, SOCF_LE | SOCF_GLOBAL },
    { QSZRNGTH14f, 12, 168, SOCF_LE | SOCF_GLOBAL },
    { QSZRNGTH2f, 12, 24, SOCF_LE | SOCF_GLOBAL },
    { QSZRNGTH3f, 12, 36, SOCF_LE | SOCF_GLOBAL },
    { QSZRNGTH4f, 12, 48, SOCF_LE | SOCF_GLOBAL },
    { QSZRNGTH5f, 12, 60, SOCF_LE | SOCF_GLOBAL },
    { QSZRNGTH6f, 12, 72, SOCF_LE | SOCF_GLOBAL },
    { QSZRNGTH7f, 12, 84, SOCF_LE | SOCF_GLOBAL },
    { QSZRNGTH8f, 12, 96, SOCF_LE | SOCF_GLOBAL },
    { QSZRNGTH9f, 12, 108, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_SRCSYSTEMPORTFEMBITSELECTTABLEm_fields[] = {
    { SRCSYSTEMPORTFEMBITSELECTf, 5, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_SRCSYSTEMPORTFEMFIELDSELECTMAPm_fields[] = {
    { SRCSYSTEMPORTFEMFIELDSELECT0f, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { SRCSYSTEMPORTFEMFIELDSELECT1f, 6, 6, SOCF_LE | SOCF_GLOBAL },
    { SRCSYSTEMPORTFEMFIELDSELECT10f, 6, 60, SOCF_LE | SOCF_GLOBAL },
    { SRCSYSTEMPORTFEMFIELDSELECT11f, 6, 66, SOCF_LE | SOCF_GLOBAL },
    { SRCSYSTEMPORTFEMFIELDSELECT12f, 6, 72, SOCF_LE | SOCF_GLOBAL },
    { SRCSYSTEMPORTFEMFIELDSELECT2f, 6, 12, SOCF_LE | SOCF_GLOBAL },
    { SRCSYSTEMPORTFEMFIELDSELECT3f, 6, 18, SOCF_LE | SOCF_GLOBAL },
    { SRCSYSTEMPORTFEMFIELDSELECT4f, 6, 24, SOCF_LE | SOCF_GLOBAL },
    { SRCSYSTEMPORTFEMFIELDSELECT5f, 6, 30, SOCF_LE | SOCF_GLOBAL },
    { SRCSYSTEMPORTFEMFIELDSELECT6f, 6, 36, SOCF_LE | SOCF_GLOBAL },
    { SRCSYSTEMPORTFEMFIELDSELECT7f, 6, 42, SOCF_LE | SOCF_GLOBAL },
    { SRCSYSTEMPORTFEMFIELDSELECT8f, 6, 48, SOCF_LE | SOCF_GLOBAL },
    { SRCSYSTEMPORTFEMFIELDSELECT9f, 6, 54, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_SRCSYSTEMPORTFEMMAPINDEXTABLEm_fields[] = {
    { SRCSYSTEMPORTFEMMAPDATAf, 4, 2, SOCF_LE | SOCF_GLOBAL },
    { SRCSYSTEMPORTFEMMAPINDEXf, 2, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_SRC_MODID_BLOCKm_fields[] = {
    { CPU_PORT_BLOCK_MASKf, 1, 4, 0 | SOCF_GLOBAL },
    { GE_PORT_BLOCK_MASKf, 1, 5, 0 | SOCF_GLOBAL },
    { HIGIG_XGE_PORT_BLOCK_MASKf, 4, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53400_A0)
soc_field_info_t soc_SRC_MODID_BLOCK_BCM53400_A0m_fields[] = {
    { EVEN_PARITYf, 1, 31, 0 | SOCF_GLOBAL },
    { PORT_BLOCK_MASK_BITMAPf, 30, 0, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 1, 30, SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56150_A0)
soc_field_info_t soc_SRC_MODID_BLOCK_BCM56150_A0m_fields[] = {
    { PORT_BLOCK_MASK_BITMAPf, 30, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_SRC_MODID_BLOCK_BCM56218_A0m_fields[] = {
    { CPU_PORT_BLOCK_MASKf, 1, 0, 0 | SOCF_GLOBAL },
    { GE_PORT_BLOCK_MASKf, 1, 6, 0 | SOCF_GLOBAL },
    { GMII_PORT_BLOCK_MASKf, 1, 3, 0 | SOCF_GLOBAL },
    { HIGIG_XGE_PORT_BLOCK_MASKf, 2, 1, SOCF_LE | SOCF_GLOBAL },
    { PORT_0_5_BLOCK_MASKf, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { UPLINK_PORT_BLOCK_MASKf, 2, 4, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
soc_field_info_t soc_SRC_MODID_BLOCK_BCM56334_A0m_fields[] = {
    { PORT_BLOCK_MASK_BITMAPf, 30, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_SRC_MODID_BLOCK_BCM56624_A0m_fields[] = {
    { PORT_BLOCK_MASK_BITMAPf, 54, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_SRC_MODID_BLOCK_BCM56800_A0m_fields[] = {
    { CPU_PORT_BLOCK_MASKf, 1, 20, 0 | SOCF_GLOBAL },
    { HIGIG_XGE_PORT_BLOCK_MASKf, 20, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_SRC_MODID_BLOCK_BCM56820_A0m_fields[] = {
    { EVEN_PARITYf, 1, 29, 0 | SOCF_GLOBAL },
    { PORT_BLOCK_MASK_BITMAPf, 29, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_SRC_MODID_EGRESSm_fields[] = {
    { EVEN_PARITYf, 1, 54, 0 | SOCF_GLOBAL },
    { PORT_BLOCK_MASK_BITMAPf, 54, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_BLOCK_MASK_BITMAP_HIf, 22, 32, SOCF_LE | SOCF_GLOBAL },
    { PORT_BLOCK_MASK_BITMAP_LOf, 32, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0)
soc_field_info_t soc_SRC_MODID_EGRESS_BCM56340_A0m_fields[] = {
    { EVEN_PARITYf, 1, 63, 0 | SOCF_GLOBAL },
    { PORT_BLOCK_MASK_BITMAPf, 63, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_BLOCK_MASK_BITMAP_W0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_BLOCK_MASK_BITMAP_W1f, 31, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_SRC_MODID_EGRESS_BCM56440_A0m_fields[] = {
    { EVEN_PARITYf, 1, 39, 0 | SOCF_GLOBAL },
    { PORT_BLOCK_MASK_BITMAPf, 39, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_BLOCK_MASK_BITMAP_W0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_BLOCK_MASK_BITMAP_W1f, 7, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_SRC_MODID_EGRESS_BCM56450_A0m_fields[] = {
    { EVEN_PARITYf, 1, 170, 0 | SOCF_GLOBAL },
    { PORT_BLOCK_MASK_BITMAPf, 170, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_BLOCK_MASK_BITMAP_W0f, 85, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_BLOCK_MASK_BITMAP_W1f, 85, 85, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56640_A0)
soc_field_info_t soc_SRC_MODID_EGRESS_BCM56640_A0m_fields[] = {
    { EVEN_PARITYf, 1, 66, 0 | SOCF_GLOBAL },
    { PORT_BLOCK_MASK_BITMAPf, 63, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_BLOCK_MASK_BITMAP_W0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_BLOCK_MASK_BITMAP_W1f, 31, 32, SOCF_LE | SOCF_GLOBAL },
    { RESERVED_0f, 3, 63, SOCF_LE|SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_SRC_MODID_EGRESS_BCM56840_A0m_fields[] = {
    { EVEN_PARITYf, 1, 66, 0 | SOCF_GLOBAL },
    { PORT_BLOCK_MASK_BITMAPf, 66, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_BLOCK_MASK_BITMAP_W0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_BLOCK_MASK_BITMAP_W1f, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { PORT_BLOCK_MASK_BITMAP_W2f, 2, 64, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_SRC_MODID_EGRESS_BCM56850_A0m_fields[] = {
    { EVEN_PARITYf, 1, 106, 0 | SOCF_GLOBAL },
    { PORT_BLOCK_MASK_BITMAPf, 106, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_SRC_MODID_INGRESS_BLOCKm_fields[] = {
    { EVEN_PARITYf, 1, 54, 0 | SOCF_GLOBAL },
    { PORT_BITMAPf, 54, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_BITMAP_HIf, 22, 32, SOCF_LE | SOCF_GLOBAL },
    { PORT_BITMAP_LOf, 32, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_SRDPRBm_fields[] = {
    { DRPPROBf, 16, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_STATSCFGm_fields[] = {
    { ECCf, 6, 27, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 33, 0 | SOCF_GLOBAL },
    { RECORD0_ADDR_SELf, 2, 25, SOCF_LE | SOCF_GLOBAL },
    { RECORD0_EVENT_SELf, 2, 23, SOCF_LE | SOCF_GLOBAL },
    { RECORD0_SEGMENT_SELf, 5, 18, SOCF_LE | SOCF_GLOBAL },
    { RECORD1_ADDR_SELf, 2, 16, SOCF_LE | SOCF_GLOBAL },
    { RECORD1_EVENT_SELf, 2, 14, SOCF_LE | SOCF_GLOBAL },
    { RECORD1_SEGMENT_SELf, 5, 9, SOCF_LE | SOCF_GLOBAL },
    { RECORD2_ADDR_SELf, 2, 7, SOCF_LE | SOCF_GLOBAL },
    { RECORD2_EVENT_SELf, 2, 5, SOCF_LE | SOCF_GLOBAL },
    { RECORD2_SEGMENT_SELf, 5, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_STG_TABm_fields[] = {
    { SP_TREE_PORT0f, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT1f, 2, 2, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT10f, 2, 20, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT11f, 2, 22, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT12f, 2, 24, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT13f, 2, 26, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT14f, 2, 28, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT15f, 2, 30, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT16f, 2, 32, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT17f, 2, 34, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT18f, 2, 36, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT19f, 2, 38, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT2f, 2, 4, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT20f, 2, 40, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT21f, 2, 42, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT22f, 2, 44, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT23f, 2, 46, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT24f, 2, 48, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT25f, 2, 50, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT26f, 2, 52, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT27f, 2, 54, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT3f, 2, 6, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT4f, 2, 8, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT5f, 2, 10, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT6f, 2, 12, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT7f, 2, 14, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT8f, 2, 16, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT9f, 2, 18, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_STG_TAB_BCM53314_A0m_fields[] = {
    { SP_TREE_PORT0f, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT1f, 2, 2, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT10f, 2, 20, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT11f, 2, 22, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT12f, 2, 24, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT13f, 2, 26, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT14f, 2, 28, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT15f, 2, 30, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT16f, 2, 32, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT17f, 2, 34, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT18f, 2, 36, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT19f, 2, 38, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT2f, 2, 4, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT20f, 2, 40, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT21f, 2, 42, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT22f, 2, 44, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT23f, 2, 46, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT24f, 2, 48, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT3f, 2, 6, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT4f, 2, 8, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT5f, 2, 10, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT6f, 2, 12, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT7f, 2, 14, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT8f, 2, 16, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT9f, 2, 18, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53400_A0)
soc_field_info_t soc_STG_TAB_BCM53400_A0m_fields[] = {
    { EVEN_PARITYf, 1, 60, 0 | SOCF_GLOBAL },
    { SP_TREE_PORT0f, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT1f, 2, 2, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT10f, 2, 20, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT11f, 2, 22, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT12f, 2, 24, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT13f, 2, 26, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT14f, 2, 28, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT15f, 2, 30, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT16f, 2, 32, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT17f, 2, 34, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT18f, 2, 36, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT19f, 2, 38, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT2f, 2, 4, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT20f, 2, 40, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT21f, 2, 42, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT22f, 2, 44, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT23f, 2, 46, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT24f, 2, 48, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT25f, 2, 50, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT26f, 2, 52, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT27f, 2, 54, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT28f, 2, 56, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT29f, 2, 58, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT3f, 2, 6, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT4f, 2, 8, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT5f, 2, 10, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT6f, 2, 12, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT7f, 2, 14, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT8f, 2, 16, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT9f, 2, 18, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56150_A0)
soc_field_info_t soc_STG_TAB_BCM56150_A0m_fields[] = {
    { EVEN_PARITYf, 1, 60, 0 | SOCF_GLOBAL },
    { SP_TREE_PORT0f, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT1f, 2, 2, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT10f, 2, 20, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT11f, 2, 22, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT12f, 2, 24, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT13f, 2, 26, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT14f, 2, 28, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT15f, 2, 30, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT16f, 2, 32, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT17f, 2, 34, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT18f, 2, 36, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT19f, 2, 38, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT2f, 2, 4, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT20f, 2, 40, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT21f, 2, 42, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT22f, 2, 44, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT23f, 2, 46, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT24f, 2, 48, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT25f, 2, 50, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT26f, 2, 52, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT27f, 2, 54, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT28f, 2, 56, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT29f, 2, 58, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT3f, 2, 6, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT4f, 2, 8, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT5f, 2, 10, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT6f, 2, 12, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT7f, 2, 14, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT8f, 2, 16, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT9f, 2, 18, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56218_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_STG_TAB_BCM56218_A0m_fields[] = {
    { SP_TREE_PORT0f, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT1f, 2, 2, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT10f, 2, 20, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT11f, 2, 22, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT12f, 2, 24, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT13f, 2, 26, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT14f, 2, 28, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT15f, 2, 30, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT16f, 2, 32, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT17f, 2, 34, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT18f, 2, 36, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT19f, 2, 38, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT2f, 2, 4, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT20f, 2, 40, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT21f, 2, 42, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT22f, 2, 44, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT23f, 2, 46, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT24f, 2, 48, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT25f, 2, 50, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT26f, 2, 52, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT27f, 2, 54, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT28f, 2, 56, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT29f, 2, 58, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT3f, 2, 6, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT30f, 2, 60, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT31f, 2, 62, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT32f, 2, 64, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT33f, 2, 66, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT34f, 2, 68, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT35f, 2, 70, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT36f, 2, 72, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT37f, 2, 74, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT38f, 2, 76, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT39f, 2, 78, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT4f, 2, 8, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT40f, 2, 80, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT41f, 2, 82, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT42f, 2, 84, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT43f, 2, 86, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT44f, 2, 88, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT45f, 2, 90, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT46f, 2, 92, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT47f, 2, 94, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT48f, 2, 96, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT49f, 2, 98, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT5f, 2, 10, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT50f, 2, 100, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT51f, 2, 102, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT52f, 2, 104, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT53f, 2, 106, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT6f, 2, 12, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT7f, 2, 14, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT8f, 2, 16, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT9f, 2, 18, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_STG_TAB_BCM56224_A0m_fields[] = {
    { SP_TREE_PORT0f, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT1f, 2, 2, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT10f, 2, 20, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT11f, 2, 22, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT12f, 2, 24, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT13f, 2, 26, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT14f, 2, 28, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT15f, 2, 30, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT16f, 2, 32, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT17f, 2, 34, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT18f, 2, 36, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT19f, 2, 38, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT2f, 2, 4, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT20f, 2, 40, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT21f, 2, 42, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT22f, 2, 44, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT23f, 2, 46, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT24f, 2, 48, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT25f, 2, 50, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT26f, 2, 52, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT27f, 2, 54, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT28f, 2, 56, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT29f, 2, 58, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT3f, 2, 6, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT4f, 2, 8, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT5f, 2, 10, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT6f, 2, 12, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT7f, 2, 14, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT8f, 2, 16, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT9f, 2, 18, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
soc_field_info_t soc_STG_TAB_BCM56334_A0m_fields[] = {
    { EVEN_PARITYf, 1, 60, 0 | SOCF_GLOBAL },
    { SP_TREE_PORT0f, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT1f, 2, 2, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT10f, 2, 20, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT11f, 2, 22, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT12f, 2, 24, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT13f, 2, 26, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT14f, 2, 28, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT15f, 2, 30, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT16f, 2, 32, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT17f, 2, 34, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT18f, 2, 36, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT19f, 2, 38, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT2f, 2, 4, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT20f, 2, 40, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT21f, 2, 42, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT22f, 2, 44, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT23f, 2, 46, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT24f, 2, 48, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT25f, 2, 50, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT26f, 2, 52, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT27f, 2, 54, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT28f, 2, 56, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT29f, 2, 58, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT3f, 2, 6, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT4f, 2, 8, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT5f, 2, 10, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT6f, 2, 12, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT7f, 2, 14, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT8f, 2, 16, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT9f, 2, 18, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_STG_TAB_BCM56440_A0m_fields[] = {
    { EVEN_PARITYf, 1, 78, 0 | SOCF_GLOBAL },
    { SP_TREE_PORT0f, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT1f, 2, 2, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT10f, 2, 20, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT11f, 2, 22, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT12f, 2, 24, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT13f, 2, 26, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT14f, 2, 28, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT15f, 2, 30, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT16f, 2, 32, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT17f, 2, 34, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT18f, 2, 36, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT19f, 2, 38, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT2f, 2, 4, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT20f, 2, 40, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT21f, 2, 42, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT22f, 2, 44, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT23f, 2, 46, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT24f, 2, 48, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT25f, 2, 50, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT26f, 2, 52, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT27f, 2, 54, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT28f, 2, 56, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT29f, 2, 58, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT3f, 2, 6, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT30f, 2, 60, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT31f, 2, 62, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT32f, 2, 64, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT33f, 2, 66, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT34f, 2, 68, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT35f, 2, 70, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT36f, 2, 72, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT37f, 2, 74, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT38f, 2, 76, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT4f, 2, 8, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT5f, 2, 10, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT6f, 2, 12, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT7f, 2, 14, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT8f, 2, 16, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT9f, 2, 18, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_STG_TAB_BCM56450_A0m_fields[] = {
    { EVEN_PARITYf, 1, 340, 0 | SOCF_GLOBAL },
    { SP_TREE_PORT0f, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT1f, 2, 2, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT10f, 2, 20, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT100f, 2, 200, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT101f, 2, 202, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT102f, 2, 204, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT103f, 2, 206, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT104f, 2, 208, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT105f, 2, 210, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT106f, 2, 212, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT107f, 2, 214, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT108f, 2, 216, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT109f, 2, 218, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT11f, 2, 22, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT110f, 2, 220, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT111f, 2, 222, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT112f, 2, 224, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT113f, 2, 226, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT114f, 2, 228, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT115f, 2, 230, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT116f, 2, 232, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT117f, 2, 234, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT118f, 2, 236, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT119f, 2, 238, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT12f, 2, 24, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT120f, 2, 240, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT121f, 2, 242, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT122f, 2, 244, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT123f, 2, 246, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT124f, 2, 248, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT125f, 2, 250, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT126f, 2, 252, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT127f, 2, 254, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT128f, 2, 256, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT129f, 2, 258, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT13f, 2, 26, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT130f, 2, 260, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT131f, 2, 262, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT132f, 2, 264, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT133f, 2, 266, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT134f, 2, 268, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT135f, 2, 270, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT136f, 2, 272, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT137f, 2, 274, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT138f, 2, 276, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT139f, 2, 278, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT14f, 2, 28, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT140f, 2, 280, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT141f, 2, 282, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT142f, 2, 284, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT143f, 2, 286, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT144f, 2, 288, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT145f, 2, 290, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT146f, 2, 292, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT147f, 2, 294, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT148f, 2, 296, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT149f, 2, 298, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT15f, 2, 30, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT150f, 2, 300, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT151f, 2, 302, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT152f, 2, 304, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT153f, 2, 306, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT154f, 2, 308, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT155f, 2, 310, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT156f, 2, 312, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT157f, 2, 314, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT158f, 2, 316, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT159f, 2, 318, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT16f, 2, 32, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT160f, 2, 320, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT161f, 2, 322, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT162f, 2, 324, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT163f, 2, 326, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT164f, 2, 328, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT165f, 2, 330, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT166f, 2, 332, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT167f, 2, 334, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT168f, 2, 336, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT169f, 2, 338, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT17f, 2, 34, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT18f, 2, 36, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT19f, 2, 38, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT2f, 2, 4, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT20f, 2, 40, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT21f, 2, 42, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT22f, 2, 44, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT23f, 2, 46, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT24f, 2, 48, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT25f, 2, 50, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT26f, 2, 52, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT27f, 2, 54, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT28f, 2, 56, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT29f, 2, 58, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT3f, 2, 6, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT30f, 2, 60, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT31f, 2, 62, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT32f, 2, 64, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT33f, 2, 66, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT34f, 2, 68, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT35f, 2, 70, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT36f, 2, 72, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT37f, 2, 74, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT38f, 2, 76, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT39f, 2, 78, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT4f, 2, 8, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT40f, 2, 80, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT41f, 2, 82, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT42f, 2, 84, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT43f, 2, 86, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT44f, 2, 88, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT45f, 2, 90, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT46f, 2, 92, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT47f, 2, 94, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT48f, 2, 96, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT49f, 2, 98, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT5f, 2, 10, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT50f, 2, 100, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT51f, 2, 102, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT52f, 2, 104, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT53f, 2, 106, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT54f, 2, 108, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT55f, 2, 110, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT56f, 2, 112, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT57f, 2, 114, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT58f, 2, 116, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT59f, 2, 118, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT6f, 2, 12, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT60f, 2, 120, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT61f, 2, 122, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT62f, 2, 124, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT63f, 2, 126, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT64f, 2, 128, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT65f, 2, 130, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT66f, 2, 132, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT67f, 2, 134, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT68f, 2, 136, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT69f, 2, 138, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT7f, 2, 14, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT70f, 2, 140, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT71f, 2, 142, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT72f, 2, 144, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT73f, 2, 146, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT74f, 2, 148, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT75f, 2, 150, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT76f, 2, 152, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT77f, 2, 154, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT78f, 2, 156, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT79f, 2, 158, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT8f, 2, 16, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT80f, 2, 160, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT81f, 2, 162, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT82f, 2, 164, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT83f, 2, 166, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT84f, 2, 168, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT85f, 2, 170, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT86f, 2, 172, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT87f, 2, 174, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT88f, 2, 176, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT89f, 2, 178, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT9f, 2, 18, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT90f, 2, 180, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT91f, 2, 182, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT92f, 2, 184, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT93f, 2, 186, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT94f, 2, 188, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT95f, 2, 190, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT96f, 2, 192, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT97f, 2, 194, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT98f, 2, 196, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT99f, 2, 198, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_STATUSf, 340, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_STG_TAB_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 108, 0 | SOCF_GLOBAL },
    { SP_TREE_PORT0f, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT1f, 2, 2, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT10f, 2, 20, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT11f, 2, 22, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT12f, 2, 24, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT13f, 2, 26, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT14f, 2, 28, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT15f, 2, 30, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT16f, 2, 32, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT17f, 2, 34, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT18f, 2, 36, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT19f, 2, 38, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT2f, 2, 4, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT20f, 2, 40, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT21f, 2, 42, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT22f, 2, 44, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT23f, 2, 46, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT24f, 2, 48, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT25f, 2, 50, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT26f, 2, 52, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT27f, 2, 54, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT28f, 2, 56, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT29f, 2, 58, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT3f, 2, 6, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT30f, 2, 60, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT31f, 2, 62, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT32f, 2, 64, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT33f, 2, 66, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT34f, 2, 68, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT35f, 2, 70, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT36f, 2, 72, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT37f, 2, 74, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT38f, 2, 76, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT39f, 2, 78, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT4f, 2, 8, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT40f, 2, 80, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT41f, 2, 82, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT42f, 2, 84, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT43f, 2, 86, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT44f, 2, 88, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT45f, 2, 90, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT46f, 2, 92, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT47f, 2, 94, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT48f, 2, 96, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT49f, 2, 98, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT5f, 2, 10, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT50f, 2, 100, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT51f, 2, 102, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT52f, 2, 104, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT53f, 2, 106, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT6f, 2, 12, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT7f, 2, 14, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT8f, 2, 16, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT9f, 2, 18, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_STG_TAB_BCM56640_A0m_fields[] = {
    { EVEN_PARITYf, 1, 126, 0 | SOCF_GLOBAL },
    { SP_TREE_PORT0f, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT1f, 2, 2, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT10f, 2, 20, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT11f, 2, 22, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT12f, 2, 24, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT13f, 2, 26, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT14f, 2, 28, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT15f, 2, 30, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT16f, 2, 32, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT17f, 2, 34, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT18f, 2, 36, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT19f, 2, 38, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT2f, 2, 4, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT20f, 2, 40, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT21f, 2, 42, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT22f, 2, 44, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT23f, 2, 46, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT24f, 2, 48, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT25f, 2, 50, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT26f, 2, 52, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT27f, 2, 54, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT28f, 2, 56, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT29f, 2, 58, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT3f, 2, 6, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT30f, 2, 60, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT31f, 2, 62, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT32f, 2, 64, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT33f, 2, 66, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT34f, 2, 68, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT35f, 2, 70, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT36f, 2, 72, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT37f, 2, 74, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT38f, 2, 76, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT39f, 2, 78, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT4f, 2, 8, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT40f, 2, 80, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT41f, 2, 82, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT42f, 2, 84, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT43f, 2, 86, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT44f, 2, 88, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT45f, 2, 90, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT46f, 2, 92, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT47f, 2, 94, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT48f, 2, 96, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT49f, 2, 98, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT5f, 2, 10, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT50f, 2, 100, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT51f, 2, 102, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT52f, 2, 104, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT53f, 2, 106, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT54f, 2, 108, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT55f, 2, 110, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT56f, 2, 112, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT57f, 2, 114, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT58f, 2, 116, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT59f, 2, 118, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT6f, 2, 12, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT60f, 2, 120, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT61f, 2, 122, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT62f, 2, 124, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT7f, 2, 14, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT8f, 2, 16, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT9f, 2, 18, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_STG_TAB_BCM56800_A0m_fields[] = {
    { SP_TREE_PORT0f, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT1f, 2, 2, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT10f, 2, 20, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT11f, 2, 22, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT12f, 2, 24, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT13f, 2, 26, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT14f, 2, 28, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT15f, 2, 30, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT16f, 2, 32, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT17f, 2, 34, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT18f, 2, 36, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT19f, 2, 38, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT2f, 2, 4, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT3f, 2, 6, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT4f, 2, 8, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT5f, 2, 10, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT6f, 2, 12, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT7f, 2, 14, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT8f, 2, 16, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT9f, 2, 18, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_STG_TAB_BCM56820_A0m_fields[] = {
    { SP_TREE_PORT0f, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT1f, 2, 2, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT10f, 2, 20, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT11f, 2, 22, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT12f, 2, 24, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT13f, 2, 26, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT14f, 2, 28, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT15f, 2, 30, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT16f, 2, 32, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT17f, 2, 34, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT18f, 2, 36, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT19f, 2, 38, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT2f, 2, 4, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT20f, 2, 40, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT21f, 2, 42, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT22f, 2, 44, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT23f, 2, 46, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT24f, 2, 48, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT25f, 2, 50, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT26f, 2, 52, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT27f, 2, 54, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT28f, 2, 56, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT3f, 2, 6, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT4f, 2, 8, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT5f, 2, 10, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT6f, 2, 12, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT7f, 2, 14, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT8f, 2, 16, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT9f, 2, 18, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_STG_TAB_BCM56840_A0m_fields[] = {
    { EVEN_PARITYf, 1, 140, 0 | SOCF_GLOBAL },
    { RESERVED_0f, 8, 132, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SP_TREE_PORT0f, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT1f, 2, 2, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT10f, 2, 20, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT11f, 2, 22, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT12f, 2, 24, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT13f, 2, 26, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT14f, 2, 28, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT15f, 2, 30, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT16f, 2, 32, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT17f, 2, 34, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT18f, 2, 36, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT19f, 2, 38, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT2f, 2, 4, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT20f, 2, 40, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT21f, 2, 42, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT22f, 2, 44, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT23f, 2, 46, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT24f, 2, 48, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT25f, 2, 50, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT26f, 2, 52, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT27f, 2, 54, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT28f, 2, 56, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT29f, 2, 58, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT3f, 2, 6, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT30f, 2, 60, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT31f, 2, 62, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT32f, 2, 64, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT33f, 2, 66, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT34f, 2, 68, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT35f, 2, 70, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT36f, 2, 72, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT37f, 2, 74, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT38f, 2, 76, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT39f, 2, 78, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT4f, 2, 8, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT40f, 2, 80, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT41f, 2, 82, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT42f, 2, 84, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT43f, 2, 86, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT44f, 2, 88, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT45f, 2, 90, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT46f, 2, 92, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT47f, 2, 94, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT48f, 2, 96, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT49f, 2, 98, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT5f, 2, 10, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT50f, 2, 100, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT51f, 2, 102, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT52f, 2, 104, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT53f, 2, 106, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT54f, 2, 108, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT55f, 2, 110, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT56f, 2, 112, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT57f, 2, 114, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT58f, 2, 116, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT59f, 2, 118, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT6f, 2, 12, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT60f, 2, 120, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT61f, 2, 122, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT62f, 2, 124, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT63f, 2, 126, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT64f, 2, 128, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT65f, 2, 130, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT7f, 2, 14, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT8f, 2, 16, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT9f, 2, 18, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_STG_TAB_BCM56850_A0m_fields[] = {
    { EVEN_PARITYf, 1, 212, 0 | SOCF_GLOBAL },
    { SP_TREE_PORT0f, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT1f, 2, 2, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT10f, 2, 20, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT100f, 2, 200, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT101f, 2, 202, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT102f, 2, 204, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT103f, 2, 206, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT104f, 2, 208, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT105f, 2, 210, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT11f, 2, 22, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT12f, 2, 24, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT13f, 2, 26, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT14f, 2, 28, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT15f, 2, 30, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT16f, 2, 32, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT17f, 2, 34, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT18f, 2, 36, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT19f, 2, 38, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT2f, 2, 4, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT20f, 2, 40, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT21f, 2, 42, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT22f, 2, 44, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT23f, 2, 46, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT24f, 2, 48, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT25f, 2, 50, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT26f, 2, 52, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT27f, 2, 54, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT28f, 2, 56, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT29f, 2, 58, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT3f, 2, 6, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT30f, 2, 60, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT31f, 2, 62, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT32f, 2, 64, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT33f, 2, 66, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT34f, 2, 68, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT35f, 2, 70, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT36f, 2, 72, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT37f, 2, 74, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT38f, 2, 76, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT39f, 2, 78, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT4f, 2, 8, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT40f, 2, 80, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT41f, 2, 82, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT42f, 2, 84, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT43f, 2, 86, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT44f, 2, 88, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT45f, 2, 90, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT46f, 2, 92, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT47f, 2, 94, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT48f, 2, 96, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT49f, 2, 98, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT5f, 2, 10, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT50f, 2, 100, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT51f, 2, 102, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT52f, 2, 104, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT53f, 2, 106, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT54f, 2, 108, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT55f, 2, 110, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT56f, 2, 112, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT57f, 2, 114, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT58f, 2, 116, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT59f, 2, 118, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT6f, 2, 12, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT60f, 2, 120, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT61f, 2, 122, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT62f, 2, 124, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT63f, 2, 126, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT64f, 2, 128, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT65f, 2, 130, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT66f, 2, 132, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT67f, 2, 134, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT68f, 2, 136, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT69f, 2, 138, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT7f, 2, 14, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT70f, 2, 140, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT71f, 2, 142, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT72f, 2, 144, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT73f, 2, 146, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT74f, 2, 148, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT75f, 2, 150, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT76f, 2, 152, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT77f, 2, 154, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT78f, 2, 156, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT79f, 2, 158, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT8f, 2, 16, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT80f, 2, 160, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT81f, 2, 162, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT82f, 2, 164, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT83f, 2, 166, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT84f, 2, 168, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT85f, 2, 170, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT86f, 2, 172, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT87f, 2, 174, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT88f, 2, 176, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT89f, 2, 178, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT9f, 2, 18, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT90f, 2, 180, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT91f, 2, 182, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT92f, 2, 184, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT93f, 2, 186, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT94f, 2, 188, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT95f, 2, 190, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT96f, 2, 192, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT97f, 2, 194, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT98f, 2, 196, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT99f, 2, 198, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88732_A0)
soc_field_info_t soc_STG_TAB_BCM88732_A0m_fields[] = {
    { ECCf, 6, 34, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 34, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 40, 0 | SOCF_GLOBAL },
    { SP_TREE_PORT0f, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT1f, 2, 2, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT10f, 2, 20, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT11f, 2, 22, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT12f, 2, 24, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT13f, 2, 26, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT14f, 2, 28, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT15f, 2, 30, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT16f, 2, 32, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT2f, 2, 4, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT3f, 2, 6, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT4f, 2, 8, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT5f, 2, 10, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT6f, 2, 12, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT7f, 2, 14, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT8f, 2, 16, SOCF_LE | SOCF_GLOBAL },
    { SP_TREE_PORT9f, 2, 18, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_STMm_fields[] = {
    { STMf, 768, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_STPm_fields[] = {
    { EGRESSSTPSTATEf, 64, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_STPTABLEm_fields[] = {
    { PERPORTSTPSTATEf, 128, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_SUBNETCLASSIFYm_fields[] = {
    { IPV4SUBNETf, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { IPV4SUBNETMASKf, 5, 32, SOCF_LE | SOCF_GLOBAL },
    { IPV4SUBNETTCf, 3, 49, SOCF_LE | SOCF_GLOBAL },
    { IPV4SUBNETTCVALIDf, 1, 52, 0 | SOCF_GLOBAL },
    { IPV4SUBNETVALIDf, 1, 53, 0 | SOCF_GLOBAL },
    { IPV4SUBNETVIDf, 12, 37, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SUBPORT_MAP_TABLEm_fields[] = {
    { CHNf, 8, 8, SOCF_LE | SOCF_GLOBAL },
    { ENf, 1, 19, 0 | SOCF_GLOBAL },
    { INFf, 3, 16, SOCF_LE | SOCF_GLOBAL },
    { MAP_INDEXf, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { MAX_SPf, 1, 6, 0 | SOCF_GLOBAL },
    { MIN_SPf, 1, 7, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SUBPORT_SHAPER_TABLEm_fields[] = {
    { ECCf, 7, 98, SOCF_LE | SOCF_GLOBAL },
    { EN_MAXf, 1, 96, 0 | SOCF_GLOBAL },
    { EN_MINf, 1, 97, 0 | SOCF_GLOBAL },
    { MAX_BKTf, 21, 0, SOCF_LE | SOCF_GLOBAL },
    { MAX_REF_RATEf, 14, 42, SOCF_LE | SOCF_GLOBAL },
    { MAX_THLDf, 11, 70, SOCF_LE | SOCF_GLOBAL },
    { MIN_BKTf, 21, 21, SOCF_LE | SOCF_GLOBAL },
    { MIN_REF_RATEf, 14, 56, SOCF_LE | SOCF_GLOBAL },
    { MIN_THLDf, 11, 81, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 105, 0 | SOCF_GLOBAL },
    { TICK_SELf, 4, 92, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0)
soc_field_info_t soc_SUBPORT_TAG_TO_PP_PORT_MAPm_fields[] = {
    { CNGf, 2, 129, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 144, 0 | SOCF_GLOBAL },
    { INT_PRIf, 4, 131, SOCF_LE | SOCF_GLOBAL },
    { KEYf, 64, 1, SOCF_LE | SOCF_GLOBAL },
    { MASKf, 64, 65, SOCF_LE | SOCF_GLOBAL },
    { PHB_VALIDf, 1, 135, 0 | SOCF_GLOBAL },
    { PHYSICAL_PORTf, 6, 17, SOCF_LE | SOCF_GLOBAL },
    { PHYSICAL_PORT_MASKf, 6, 81, SOCF_LE | SOCF_GLOBAL },
    { PP_PORTf, 8, 136, SOCF_LE | SOCF_GLOBAL },
    { RESERVED_0f, 42, 23, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESERVED_0_MASKf, 42, 87, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SUBPORT_TAGf, 16, 1, SOCF_LE | SOCF_GLOBAL },
    { SUBPORT_TAG_MASKf, 16, 65, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_B0)
soc_field_info_t soc_SUBPORT_TAG_TO_PP_PORT_MAP_BCM56450_B0m_fields[] = {
    { BASEf, 12, 1, SOCF_LE | SOCF_GLOBAL },
    { BASE_MASKf, 12, 65, SOCF_LE | SOCF_GLOBAL },
    { CNGf, 2, 129, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 144, 0 | SOCF_GLOBAL },
    { INT_PRIf, 4, 131, SOCF_LE | SOCF_GLOBAL },
    { KEYf, 64, 1, SOCF_LE | SOCF_GLOBAL },
    { MASKf, 64, 65, SOCF_LE | SOCF_GLOBAL },
    { PHB_VALIDf, 1, 135, 0 | SOCF_GLOBAL },
    { PHYSICAL_PORTf, 6, 17, SOCF_LE | SOCF_GLOBAL },
    { PHYSICAL_PORT_MASKf, 6, 81, SOCF_LE | SOCF_GLOBAL },
    { PP_PORTf, 8, 136, SOCF_LE | SOCF_GLOBAL },
    { RESERVED_0f, 42, 23, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESERVED_0_MASKf, 42, 87, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SUBPORT_TAGf, 16, 1, SOCF_LE | SOCF_GLOBAL },
    { SUBPORT_TAG_MASKf, 16, 65, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0)
soc_field_info_t soc_SUBPORT_TAG_TO_PP_PORT_MAP_ONLYm_fields[] = {
    { KEYf, 64, 1, SOCF_LE | SOCF_GLOBAL },
    { MASKf, 64, 65, SOCF_LE | SOCF_GLOBAL },
    { PHYSICAL_PORTf, 6, 17, SOCF_LE | SOCF_GLOBAL },
    { PHYSICAL_PORT_MASKf, 6, 81, SOCF_LE | SOCF_GLOBAL },
    { RESERVED_0f, 42, 23, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESERVED_0_MASKf, 42, 87, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SUBPORT_TAGf, 16, 1, SOCF_LE | SOCF_GLOBAL },
    { SUBPORT_TAG_MASKf, 16, 65, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_B0)
soc_field_info_t soc_SUBPORT_TAG_TO_PP_PORT_MAP_ONLY_BCM56450_B0m_fields[] = {
    { BASEf, 12, 1, SOCF_LE | SOCF_GLOBAL },
    { BASE_MASKf, 12, 65, SOCF_LE | SOCF_GLOBAL },
    { KEYf, 64, 1, SOCF_LE | SOCF_GLOBAL },
    { MASKf, 64, 65, SOCF_LE | SOCF_GLOBAL },
    { PHYSICAL_PORTf, 6, 17, SOCF_LE | SOCF_GLOBAL },
    { PHYSICAL_PORT_MASKf, 6, 81, SOCF_LE | SOCF_GLOBAL },
    { RESERVED_0f, 42, 23, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESERVED_0_MASKf, 42, 87, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SUBPORT_TAGf, 16, 1, SOCF_LE | SOCF_GLOBAL },
    { SUBPORT_TAG_MASKf, 16, 65, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SUBPORT_WERR_TABLEm_fields[] = {
    { ECCf, 6, 29, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 35, 0 | SOCF_GLOBAL },
    { SURPLUS_COUNTf, 15, 14, SOCF_LE | SOCF_GLOBAL },
    { WEIGHTf, 7, 0, SOCF_LE | SOCF_GLOBAL },
    { WEIGHT_COUNTf, 7, 7, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_SVEMMANAGEMENTREQUESTm_fields[] = {
    { SVEMAGESTATUSf, 2, 39, SOCF_LE | SOCF_GLOBAL },
    { SVEMKEYf, 16, 11, SOCF_LE | SOCF_GLOBAL },
    { SVEMPAYLOADf, 12, 27, SOCF_LE | SOCF_GLOBAL },
    { SVEMREFRESHEDBYDSPf, 1, 42, 0 | SOCF_GLOBAL },
    { SVEMRESERVEDf, 4, 39, SOCF_LE | SOCF_GLOBAL },
    { SVEMSELFf, 1, 41, 0 | SOCF_GLOBAL },
    { SVEMSTAMPf, 8, 3, SOCF_LE | SOCF_GLOBAL },
    { SVEMTYPEf, 3, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_SVM_MACROFLOW_INDEX_TABLEm_fields[] = {
    { EVEN_PARITYf, 1, 16, 0 | SOCF_GLOBAL },
    { MACROFLOW_INDEXf, 13, 0, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 3, 13, SOCF_LE|SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0)
soc_field_info_t soc_SVM_MACROFLOW_INDEX_TABLE_BCM56340_A0m_fields[] = {
    { EVEN_PARITYf, 1, 13, 0 | SOCF_GLOBAL },
    { MACROFLOW_INDEXf, 13, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_SVM_MACROFLOW_INDEX_TABLE_BCM56450_A0m_fields[] = {
    { EVEN_PARITYf, 1, 16, 0 | SOCF_GLOBAL },
    { MACROFLOW_INDEXf, 13, 0, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 3, 13, SOCF_LE|SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56640_A0)
soc_field_info_t soc_SVM_MACROFLOW_INDEX_TABLE_BCM56640_A0m_fields[] = {
    { EVEN_PARITYf, 1, 16, 0 | SOCF_GLOBAL },
    { MACROFLOW_INDEXf, 15, 0, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 1, 15, SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_SVM_METER_TABLEm_fields[] = {
    { COMMITTED_BUCKETCOUNTf, 30, 115, SOCF_LE | SOCF_GLOBAL },
    { COMMITTED_BUCKETSIZEf, 12, 35, SOCF_LE | SOCF_GLOBAL },
    { COMMITTED_REFRESHCOUNTf, 19, 66, SOCF_LE | SOCF_GLOBAL },
    { COMMITTED_REFRESHMAXf, 5, 150, SOCF_LE | SOCF_GLOBAL },
    { COUPLING_FLAGf, 1, 2, 0 | SOCF_GLOBAL },
    { END_OF_CHAINf, 1, 0, 0 | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 168, 0 | SOCF_GLOBAL },
    { EXCESS_BUCKETCOUNTf, 30, 85, SOCF_LE | SOCF_GLOBAL },
    { EXCESS_BUCKETSIZEf, 12, 23, SOCF_LE | SOCF_GLOBAL },
    { EXCESS_REFRESHCOUNTf, 19, 47, SOCF_LE | SOCF_GLOBAL },
    { EXCESS_REFRESHMAXf, 5, 145, SOCF_LE | SOCF_GLOBAL },
    { LAST_REFRESH_NUMBERf, 10, 9, SOCF_LE | SOCF_GLOBAL },
    { METER_GRANf, 3, 20, SOCF_LE | SOCF_GLOBAL },
    { METER_MODEf, 3, 4, SOCF_LE | SOCF_GLOBAL },
    { METER_MODIFIERf, 1, 3, 0 | SOCF_GLOBAL },
    { METER_SHARING_MODEf, 2, 7, SOCF_LE | SOCF_GLOBAL },
    { PKT_BYTESf, 1, 19, 0 | SOCF_GLOBAL },
    { POLICY_TABLE_INDEXf, 13, 155, SOCF_LE | SOCF_GLOBAL },
    { START_OF_CHAINf, 1, 1, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0)
soc_field_info_t soc_SVM_METER_TABLE_BCM56640_A0m_fields[] = {
    { COMMITTED_BUCKETCOUNTf, 30, 115, SOCF_LE | SOCF_GLOBAL },
    { COMMITTED_BUCKETSIZEf, 12, 35, SOCF_LE | SOCF_GLOBAL },
    { COMMITTED_REFRESHCOUNTf, 19, 66, SOCF_LE | SOCF_GLOBAL },
    { COMMITTED_REFRESHMAXf, 5, 150, SOCF_LE | SOCF_GLOBAL },
    { COUPLING_FLAGf, 1, 2, 0 | SOCF_GLOBAL },
    { END_OF_CHAINf, 1, 0, 0 | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 168, 0 | SOCF_GLOBAL },
    { EXCESS_BUCKETCOUNTf, 30, 85, SOCF_LE | SOCF_GLOBAL },
    { EXCESS_BUCKETSIZEf, 12, 23, SOCF_LE | SOCF_GLOBAL },
    { EXCESS_REFRESHCOUNTf, 19, 47, SOCF_LE | SOCF_GLOBAL },
    { EXCESS_REFRESHMAXf, 5, 145, SOCF_LE | SOCF_GLOBAL },
    { LAST_REFRESH_NUMBERf, 10, 9, SOCF_LE | SOCF_GLOBAL },
    { METER_GRANf, 3, 20, SOCF_LE | SOCF_GLOBAL },
    { METER_MODEf, 3, 4, SOCF_LE | SOCF_GLOBAL },
    { METER_MODIFIERf, 1, 3, 0 | SOCF_GLOBAL },
    { METER_SHARING_MODEf, 2, 7, SOCF_LE | SOCF_GLOBAL },
    { PKT_BYTESf, 1, 19, 0 | SOCF_GLOBAL },
    { POLICY_TABLE_INDEXf, 13, 155, SOCF_LE | SOCF_GLOBAL },
    { START_OF_CHAINf, 1, 1, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_SVM_OFFSET_TABLEm_fields[] = {
    { EVEN_PARITYf, 1, 12, 0 | SOCF_GLOBAL },
    { METER_ENABLEf, 1, 0, 0 | SOCF_GLOBAL },
    { OFFSETf, 8, 1, SOCF_LE | SOCF_GLOBAL },
    { POOL_OFFSETf, 3, 9, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0)
soc_field_info_t soc_SVM_OFFSET_TABLE_BCM56640_A0m_fields[] = {
    { EVEN_PARITYf, 1, 12, 0 | SOCF_GLOBAL },
    { METER_ENABLEf, 1, 0, 0 | SOCF_GLOBAL },
    { OFFSETf, 8, 1, SOCF_LE | SOCF_GLOBAL },
    { POOL_OFFSETf, 3, 9, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_SVM_POLICY_TABLEm_fields[] = {
    { EVEN_PARITYf, 1, 78, 0 | SOCF_GLOBAL },
    { G_ACTIONSf, 22, 44, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 12, 66, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { R_ACTIONSf, 22, 22, SOCF_LE | SOCF_GLOBAL },
    { Y_ACTIONSf, 22, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0)
soc_field_info_t soc_SVM_POLICY_TABLE_BCM56640_A0m_fields[] = {
    { EVEN_PARITYf, 1, 78, 0 | SOCF_GLOBAL },
    { G_ACTIONSf, 22, 44, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 12, 66, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { R_ACTIONSf, 22, 22, SOCF_LE | SOCF_GLOBAL },
    { Y_ACTIONSf, 22, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_SVP_DISABLE_VLAN_CHECKS_TABm_fields[] = {
    { DISABLE_VLAN_CHECKSf, 1, 0, 0 | SOCF_GLOBAL },
    { RESERVED0f, 3, 1, SOCF_LE|SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_SYSPm_fields[] = {
    { SYS_PHY_PORTf, 12, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SYSPORT_PRI_HIm_fields[] = {
    { COS10f, 8, 16, SOCF_LE | SOCF_GLOBAL },
    { COS11f, 8, 24, SOCF_LE | SOCF_GLOBAL },
    { COS12f, 8, 32, SOCF_LE | SOCF_GLOBAL },
    { COS13f, 8, 40, SOCF_LE | SOCF_GLOBAL },
    { COS14f, 8, 48, SOCF_LE | SOCF_GLOBAL },
    { COS15f, 8, 56, SOCF_LE | SOCF_GLOBAL },
    { COS8f, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { COS9f, 8, 8, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 7, 64, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 71, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SYSPORT_PRI_LOm_fields[] = {
    { COS0f, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { COS1f, 8, 8, SOCF_LE | SOCF_GLOBAL },
    { COS2f, 8, 16, SOCF_LE | SOCF_GLOBAL },
    { COS3f, 8, 24, SOCF_LE | SOCF_GLOBAL },
    { COS4f, 8, 32, SOCF_LE | SOCF_GLOBAL },
    { COS5f, 8, 40, SOCF_LE | SOCF_GLOBAL },
    { COS6f, 8, 48, SOCF_LE | SOCF_GLOBAL },
    { COS7f, 8, 56, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 7, 64, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 71, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SYSPORT_TO_NODEm_fields[] = {
    { ECCf, 4, 8, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 12, 0 | SOCF_GLOBAL },
    { S2N_NODEf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_SYSPORT_TO_QUEUEm_fields[] = {
    { ECCf, 5, 16, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 21, 0 | SOCF_GLOBAL },
    { S2Q_BASE_QUEUEf, 16, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
soc_field_info_t soc_SYSTEM_CONFIG_TABLEm_fields[] = {
    { OUTER_TPID_ENABLEf, 4, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53400_A0)
soc_field_info_t soc_SYSTEM_CONFIG_TABLE_BCM53400_A0m_fields[] = {
    { EVEN_PARITYf, 1, 5, 0 | SOCF_GLOBAL },
    { INNER_TPID_ENABLEf, 1, 4, 0 | SOCF_GLOBAL },
    { OUTER_TPID_ENABLEf, 4, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56150_A0)
soc_field_info_t soc_SYSTEM_CONFIG_TABLE_BCM56150_A0m_fields[] = {
    { INNER_TPID_ENABLEf, 1, 4, 0 | SOCF_GLOBAL },
    { OUTER_TPID_ENABLEf, 4, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_SYSTEM_CONFIG_TABLE_BCM56450_A0m_fields[] = {
    { EVEN_PARITYf, 1, 5, 0 | SOCF_GLOBAL },
    { INNER_TPID_ENABLEf, 1, 4, 0 | SOCF_GLOBAL },
    { OUTER_TPID_ENABLEf, 4, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_SYSTEM_CONFIG_TABLE_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 4, 0 | SOCF_GLOBAL },
    { OUTER_TPID_ENABLEf, 4, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_SYSTEM_CONFIG_TABLE_BCM56640_A0m_fields[] = {
    { EVEN_PARITYf, 1, 4, 0 | SOCF_GLOBAL },
    { OUTER_TPID_ENABLEf, 4, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_SYS_PORTMAPm_fields[] = {
    { PHYS_PORT_IDf, 6, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

