

================================================================
== Vitis HLS Report for 'Linear_layer_qkv'
================================================================
* Date:           Sat Sep  2 22:10:57 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  35527694|  35527694|  0.355 sec|  0.355 sec|  35527694|  35527694|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+----------+----------+----------+-----------+-----------+------+----------+
        |                |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+----------+----------+----------+-----------+-----------+------+----------+
        |- l_gemm_i_l_j  |  35509248|  35509248|      3853|          -|          -|  9216|        no|
        +----------------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 8 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2, i32 %v3"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln27 = store i14 0, i14 %indvar_flatten6" [kernel.cpp:27]   --->   Operation 13 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln27 = store i4 0, i4 %i" [kernel.cpp:27]   --->   Operation 14 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln27 = store i10 0, i10 %j" [kernel.cpp:27]   --->   Operation 15 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v204, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v203, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v202, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2, i32 %v3"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln27 = br void %l_S_k_0_k" [kernel.cpp:27]   --->   Operation 20 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.77>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i14 %indvar_flatten6" [kernel.cpp:27]   --->   Operation 21 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (2.20ns)   --->   "%icmp_ln27 = icmp_eq  i14 %indvar_flatten6_load, i14 9216" [kernel.cpp:27]   --->   Operation 22 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (1.81ns)   --->   "%add_ln27_1 = add i14 %indvar_flatten6_load, i14 1" [kernel.cpp:27]   --->   Operation 23 'add' 'add_ln27_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc44, void %for.inc66.preheader" [kernel.cpp:27]   --->   Operation 24 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%j_load = load i10 %j" [kernel.cpp:28]   --->   Operation 25 'load' 'j_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [kernel.cpp:27]   --->   Operation 26 'load' 'i_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.73ns)   --->   "%add_ln27 = add i4 %i_load, i4 1" [kernel.cpp:27]   --->   Operation 27 'add' 'add_ln27' <Predicate = (!icmp_ln27)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (1.77ns)   --->   "%icmp_ln28 = icmp_eq  i10 %j_load, i10 768" [kernel.cpp:28]   --->   Operation 28 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln27)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.68ns)   --->   "%select_ln27 = select i1 %icmp_ln28, i10 0, i10 %j_load" [kernel.cpp:27]   --->   Operation 29 'select' 'select_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (1.02ns)   --->   "%select_ln27_1 = select i1 %icmp_ln28, i4 %add_ln27, i4 %i_load" [kernel.cpp:27]   --->   Operation 30 'select' 'select_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (1.73ns)   --->   "%add_ln28 = add i10 %select_ln27, i10 1" [kernel.cpp:28]   --->   Operation 31 'add' 'add_ln28' <Predicate = (!icmp_ln27)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln28 = store i14 %add_ln27_1, i14 %indvar_flatten6" [kernel.cpp:28]   --->   Operation 32 'store' 'store_ln28' <Predicate = (!icmp_ln27)> <Delay = 1.58>
ST_3 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln28 = store i4 %select_ln27_1, i4 %i" [kernel.cpp:28]   --->   Operation 33 'store' 'store_ln28' <Predicate = (!icmp_ln27)> <Delay = 1.58>
ST_3 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln28 = store i10 %add_ln28, i10 %j" [kernel.cpp:28]   --->   Operation 34 'store' 'store_ln28' <Predicate = (!icmp_ln27)> <Delay = 1.58>
ST_3 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_l_bias_i1_l_j1, i32 %v3, i32 %v204"   --->   Operation 35 'call' 'call_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 6.87>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln27_1, i10 0" [kernel.cpp:30]   --->   Operation 36 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln27_1, i8 0" [kernel.cpp:30]   --->   Operation 37 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i12 %tmp_30" [kernel.cpp:30]   --->   Operation 38 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.81ns)   --->   "%sub_ln30 = sub i14 %tmp_s, i14 %zext_ln30" [kernel.cpp:30]   --->   Operation 39 'sub' 'sub_ln30' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i10 %select_ln27" [kernel.cpp:31]   --->   Operation 40 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.81ns)   --->   "%empty_368 = add i14 %sub_ln30, i14 %zext_ln31" [kernel.cpp:30]   --->   Operation 41 'add' 'empty_368' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%p_cast = zext i14 %empty_368" [kernel.cpp:30]   --->   Operation 42 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%v3_addr = getelementptr i32 %v3, i64 0, i64 %p_cast" [kernel.cpp:30]   --->   Operation 43 'getelementptr' 'v3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [2/2] (3.25ns)   --->   "%v3_load = load i14 %v3_addr" [kernel.cpp:33]   --->   Operation 44 'load' 'v3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %select_ln27, i10 0" [kernel.cpp:31]   --->   Operation 45 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %select_ln27, i8 0" [kernel.cpp:31]   --->   Operation 46 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i18 %tmp_32" [kernel.cpp:31]   --->   Operation 47 'zext' 'zext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (2.19ns)   --->   "%sub_ln31 = sub i20 %tmp_31, i20 %zext_ln31_1" [kernel.cpp:31]   --->   Operation 48 'sub' 'sub_ln31' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/2] (3.25ns)   --->   "%v3_load = load i14 %v3_addr" [kernel.cpp:33]   --->   Operation 49 'load' 'v3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 6 <SV = 5> <Delay = 5.44>
ST_6 : Operation 50 [2/2] (5.44ns)   --->   "%call_ln33 = call void @Linear_layer_qkv_Pipeline_l_S_k_0_k, i32 %v3_load, i32 %v3, i14 %empty_368, i14 %sub_ln30, i32 %v202, i20 %sub_ln31, i32 %v203" [kernel.cpp:33]   --->   Operation 50 'call' 'call_ln33' <Predicate = true> <Delay = 5.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_gemm_i_l_j_str"   --->   Operation 51 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 52 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [kernel.cpp:28]   --->   Operation 53 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln33 = call void @Linear_layer_qkv_Pipeline_l_S_k_0_k, i32 %v3_load, i32 %v3, i14 %empty_368, i14 %sub_ln30, i32 %v202, i20 %sub_ln31, i32 %v203" [kernel.cpp:33]   --->   Operation 54 'call' 'call_ln33' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln28 = br void %l_S_k_0_k" [kernel.cpp:28]   --->   Operation 55 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_l_bias_i1_l_j1, i32 %v3, i32 %v204"   --->   Operation 56 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln47 = ret" [kernel.cpp:47]   --->   Operation 57 'ret' 'ret_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten6') [7]  (0 ns)
	'store' operation ('store_ln27', kernel.cpp:27) of constant 0 on local variable 'indvar_flatten6' [12]  (1.59 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 5.78ns
The critical path consists of the following:
	'load' operation ('j_load', kernel.cpp:28) on local variable 'j' [22]  (0 ns)
	'icmp' operation ('icmp_ln28', kernel.cpp:28) [27]  (1.77 ns)
	'select' operation ('select_ln27', kernel.cpp:27) [28]  (0.687 ns)
	'add' operation ('add_ln28', kernel.cpp:28) [45]  (1.73 ns)
	'store' operation ('store_ln28', kernel.cpp:28) of variable 'add_ln28', kernel.cpp:28 on local variable 'j' [48]  (1.59 ns)

 <State 4>: 6.88ns
The critical path consists of the following:
	'sub' operation ('sub_ln30', kernel.cpp:30) [33]  (1.81 ns)
	'add' operation ('empty_368', kernel.cpp:30) [39]  (1.81 ns)
	'getelementptr' operation ('v3_addr', kernel.cpp:30) [41]  (0 ns)
	'load' operation ('v3_load', kernel.cpp:33) on array 'v3' [43]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('v3_load', kernel.cpp:33) on array 'v3' [43]  (3.25 ns)

 <State 6>: 5.45ns
The critical path consists of the following:
	'call' operation ('call_ln33', kernel.cpp:33) to 'Linear_layer_qkv_Pipeline_l_S_k_0_k' [44]  (5.45 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
