verilog xil_defaultlib --include "../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../HLx.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_1/sim/design_1_processing_system7_0_1.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/4647/hdl/verilog/depthwise_conv2d_fix.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/4647/hdl/verilog/depthwise_conv2d_fix_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/4647/hdl/verilog/depthwise_conv2d_fix_2.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/4647/hdl/verilog/depthwise_conv2d_fix_SeparableConv2D_0_w_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/4647/hdl/verilog/max_pooling2d_fix16.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/4647/hdl/verilog/network_AXILiteS_s_axi.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/4647/hdl/verilog/network_MemBank_A.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/4647/hdl/verilog/network_MemBank_Out.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/4647/hdl/verilog/network_mul_mul_15s_16s_30_1_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/4647/hdl/verilog/network_mul_mul_16s_15s_30_1_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/4647/hdl/verilog/network_mul_mul_16s_16s_30_1_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/4647/hdl/verilog/network_SeparableConv2D_1_b_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/4647/hdl/verilog/network_SeparableConv2D_1_w_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/4647/hdl/verilog/network_SeparableConv2D_2_b_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/4647/hdl/verilog/network_SeparableConv2D_2_w_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/4647/hdl/verilog/network_SeparableConv2D_3_w_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/4647/hdl/verilog/network_SeparableConv2D_4_w_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/4647/hdl/verilog/padding2d_fix16.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/4647/hdl/verilog/pointwise_conv2d_fix.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/4647/hdl/verilog/pointwise_conv2d_fix_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/4647/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_b_s.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/4647/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/4647/hdl/verilog/pointwise_conv2d_fix_2.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/4647/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_b_s.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/4647/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_w_s.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/4647/hdl/verilog/pointwise_conv2d_fix_3.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/4647/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_b_s.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/4647/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/4647/hdl/verilog/pointwise_conv2d_fix_4.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/4647/hdl/verilog/pointwise_conv2d_fix_4_SeparableConv2D_4_w_s.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/4647/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_0_b_s.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/4647/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_0_w_s.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/4647/hdl/verilog/up_sampling2d_fix16.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/4647/hdl/verilog/network.v" \
"../../../bd/design_1/ip/design_1_network_0_1/sim/design_1_network_0_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
