Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date             : Thu Dec  5 03:10:49 2024
| Host             : DESKTOP-JA1U62V running 64-bit major release  (build 9200)
| Command          : report_power -file TrackerTopLevel_power_routed.rpt -pb TrackerTopLevel_power_summary_routed.pb -rpx TrackerTopLevel_power_routed.rpx
| Design           : TrackerTopLevel
| Device           : xc7s50csga324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.479        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.405        |
| Device Static (W)        | 0.074        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 82.6         |
| Junction Temperature (C) | 27.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.015 |       13 |       --- |             --- |
| Slice Logic              |     0.006 |     7927 |       --- |             --- |
|   LUT as Logic           |     0.004 |     2524 |     32600 |            7.74 |
|   LUT as Distributed RAM |     0.001 |      160 |      9600 |            1.67 |
|   CARRY4                 |    <0.001 |      137 |      8150 |            1.68 |
|   Register               |    <0.001 |     3482 |     65200 |            5.34 |
|   F7/F8 Muxes            |    <0.001 |      313 |     32600 |            0.96 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Shift Register  |    <0.001 |      101 |      9600 |            1.05 |
|   Others                 |     0.000 |      661 |       --- |             --- |
| Signals                  |     0.010 |     5980 |       --- |             --- |
| Block RAM                |     0.017 |     34.5 |        75 |           46.00 |
| MMCM                     |     0.219 |        2 |         5 |           40.00 |
| DSPs                     |     0.004 |       10 |       120 |            8.33 |
| I/O                      |     0.134 |       31 |       210 |           14.76 |
| Static Power             |     0.074 |          |           |                 |
| Total                    |     0.479 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.063 |       0.052 |      0.011 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.134 |       0.121 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.041 |       0.040 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------------------------------+---------------------------------------------------------+-----------------+
| Clock                                                      | Domain                                                  | Constraint (ns) |
+------------------------------------------------------------+---------------------------------------------------------+-----------------+
| blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK   | blk_design/mdm_1/U0/Use_E2.BSCAN_I/DRCK                 |            33.3 |
| blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE | blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0         |            33.3 |
| clk_out1_clk_wiz_1                                         | clk_wiz_1/inst/clk_out1_clk_wiz_1                       |             8.0 |
| clk_out1_design_1_clk_wiz_1_0_1                            | blk_design/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0 |            10.0 |
| clk_out2_clk_wiz_1                                         | clk_wiz_1/inst/clk_out2_clk_wiz_1                       |            40.0 |
| clk_out3_clk_wiz_1                                         | clk_wiz_1/inst/clk_out3_clk_wiz_1                       |             5.7 |
| clk_out4_clk_wiz_1                                         | clk_wiz_1/inst/clk_out4                                 |            10.3 |
| clk_out4_clk_wiz_1                                         | clk_wiz_1/inst/clk_out4_clk_wiz_1                       |            10.3 |
| clkfbout_clk_wiz_1                                         | clk_wiz_1/inst/clkfbout_clk_wiz_1                       |            10.0 |
| clkfbout_design_1_clk_wiz_1_0_1                            | blk_design/clk_wiz_1/inst/clkfbout_design_1_clk_wiz_1_0 |            10.0 |
| clkin                                                      | clkin                                                   |            10.0 |
+------------------------------------------------------------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| TrackerTopLevel           |     0.405 |
|   blk_design              |     0.122 |
|     axi_gpio_0            |     0.001 |
|       U0                  |     0.001 |
|     clk_wiz_1             |     0.105 |
|       inst                |     0.105 |
|     microblaze_0          |     0.013 |
|       U0                  |     0.013 |
|     microblaze_0_axi_intc |     0.001 |
|       U0                  |     0.001 |
|   camera_top              |     0.024 |
|     cam                   |     0.002 |
|       camCapture          |     0.001 |
|     frame                 |     0.022 |
|       greyScale           |     0.019 |
|   clk_wiz_1               |     0.115 |
|     inst                  |     0.115 |
|   target                  |     0.005 |
|   vga_controller2         |     0.001 |
|   vga_to_hdmi             |     0.132 |
|     inst                  |     0.132 |
+---------------------------+-----------+


