INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sdli/Downloads/FINALLab03.xpr/Lab03/Lab03.srcs/sources_1/new/EdgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EdgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sdli/Downloads/FINALLab03.xpr/Lab03/Lab03.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sdli/Downloads/FINALLab03.xpr/Lab03/Lab03.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sdli/Downloads/FINALLab03.xpr/Lab03/Lab03.srcs/sources_1/new/TopMod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopMod
INFO: [VRFC 10-2458] undeclared symbol digsel, assumed default net type wire [C:/Users/sdli/Downloads/FINALLab03.xpr/Lab03/Lab03.srcs/sources_1/new/TopMod.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sdli/Downloads/FINALLab03.xpr/Lab03/Lab03.srcs/sources_1/new/countUD15L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD15L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sdli/Downloads/FINALLab03.xpr/Lab03/Lab03.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sdli/Downloads/FINALLab03.xpr/Lab03/Lab03.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sdli/Downloads/FINALLab03.xpr/Lab03/Lab03.srcs/sources_1/imports/Downloads/labCnt_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module labCnt_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sdli/Downloads/FINALLab03.xpr/Lab03/Lab03.srcs/sim_1/imports/Downloads/test_addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sdli/Downloads/FINALLab03.xpr/Lab03/Lab03.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
