
projekt_e_nucleuo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000666c  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b44  08006844  08006844  00007844  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007388  08007388  0000901c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007388  08007388  00008388  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007390  08007390  0000901c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007390  08007390  00008390  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007394  08007394  00008394  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000001c  20000000  08007398  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000066c  2000001c  080073b4  0000901c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000688  080073b4  00009688  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000901c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001522e  00000000  00000000  0000904c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027e6  00000000  00000000  0001e27a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012d8  00000000  00000000  00020a60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ec7  00000000  00000000  00021d38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000268bb  00000000  00000000  00022bff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015642  00000000  00000000  000494ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fd9b2  00000000  00000000  0005eafc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015c4ae  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005088  00000000  00000000  0015c4f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  0016157c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000001c 	.word	0x2000001c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800682c 	.word	0x0800682c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000020 	.word	0x20000020
 8000214:	0800682c 	.word	0x0800682c

08000218 <strcmp>:
 8000218:	f810 2b01 	ldrb.w	r2, [r0], #1
 800021c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000220:	2a01      	cmp	r2, #1
 8000222:	bf28      	it	cs
 8000224:	429a      	cmpcs	r2, r3
 8000226:	d0f7      	beq.n	8000218 <strcmp>
 8000228:	1ad0      	subs	r0, r2, r3
 800022a:	4770      	bx	lr

0800022c <__aeabi_uldivmod>:
 800022c:	b953      	cbnz	r3, 8000244 <__aeabi_uldivmod+0x18>
 800022e:	b94a      	cbnz	r2, 8000244 <__aeabi_uldivmod+0x18>
 8000230:	2900      	cmp	r1, #0
 8000232:	bf08      	it	eq
 8000234:	2800      	cmpeq	r0, #0
 8000236:	bf1c      	itt	ne
 8000238:	f04f 31ff 	movne.w	r1, #4294967295
 800023c:	f04f 30ff 	movne.w	r0, #4294967295
 8000240:	f000 b988 	b.w	8000554 <__aeabi_idiv0>
 8000244:	f1ad 0c08 	sub.w	ip, sp, #8
 8000248:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800024c:	f000 f806 	bl	800025c <__udivmoddi4>
 8000250:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000254:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000258:	b004      	add	sp, #16
 800025a:	4770      	bx	lr

0800025c <__udivmoddi4>:
 800025c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000260:	9d08      	ldr	r5, [sp, #32]
 8000262:	468e      	mov	lr, r1
 8000264:	4604      	mov	r4, r0
 8000266:	4688      	mov	r8, r1
 8000268:	2b00      	cmp	r3, #0
 800026a:	d14a      	bne.n	8000302 <__udivmoddi4+0xa6>
 800026c:	428a      	cmp	r2, r1
 800026e:	4617      	mov	r7, r2
 8000270:	d962      	bls.n	8000338 <__udivmoddi4+0xdc>
 8000272:	fab2 f682 	clz	r6, r2
 8000276:	b14e      	cbz	r6, 800028c <__udivmoddi4+0x30>
 8000278:	f1c6 0320 	rsb	r3, r6, #32
 800027c:	fa01 f806 	lsl.w	r8, r1, r6
 8000280:	fa20 f303 	lsr.w	r3, r0, r3
 8000284:	40b7      	lsls	r7, r6
 8000286:	ea43 0808 	orr.w	r8, r3, r8
 800028a:	40b4      	lsls	r4, r6
 800028c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000290:	fa1f fc87 	uxth.w	ip, r7
 8000294:	fbb8 f1fe 	udiv	r1, r8, lr
 8000298:	0c23      	lsrs	r3, r4, #16
 800029a:	fb0e 8811 	mls	r8, lr, r1, r8
 800029e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002a2:	fb01 f20c 	mul.w	r2, r1, ip
 80002a6:	429a      	cmp	r2, r3
 80002a8:	d909      	bls.n	80002be <__udivmoddi4+0x62>
 80002aa:	18fb      	adds	r3, r7, r3
 80002ac:	f101 30ff 	add.w	r0, r1, #4294967295
 80002b0:	f080 80ea 	bcs.w	8000488 <__udivmoddi4+0x22c>
 80002b4:	429a      	cmp	r2, r3
 80002b6:	f240 80e7 	bls.w	8000488 <__udivmoddi4+0x22c>
 80002ba:	3902      	subs	r1, #2
 80002bc:	443b      	add	r3, r7
 80002be:	1a9a      	subs	r2, r3, r2
 80002c0:	b2a3      	uxth	r3, r4
 80002c2:	fbb2 f0fe 	udiv	r0, r2, lr
 80002c6:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ce:	fb00 fc0c 	mul.w	ip, r0, ip
 80002d2:	459c      	cmp	ip, r3
 80002d4:	d909      	bls.n	80002ea <__udivmoddi4+0x8e>
 80002d6:	18fb      	adds	r3, r7, r3
 80002d8:	f100 32ff 	add.w	r2, r0, #4294967295
 80002dc:	f080 80d6 	bcs.w	800048c <__udivmoddi4+0x230>
 80002e0:	459c      	cmp	ip, r3
 80002e2:	f240 80d3 	bls.w	800048c <__udivmoddi4+0x230>
 80002e6:	443b      	add	r3, r7
 80002e8:	3802      	subs	r0, #2
 80002ea:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002ee:	eba3 030c 	sub.w	r3, r3, ip
 80002f2:	2100      	movs	r1, #0
 80002f4:	b11d      	cbz	r5, 80002fe <__udivmoddi4+0xa2>
 80002f6:	40f3      	lsrs	r3, r6
 80002f8:	2200      	movs	r2, #0
 80002fa:	e9c5 3200 	strd	r3, r2, [r5]
 80002fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000302:	428b      	cmp	r3, r1
 8000304:	d905      	bls.n	8000312 <__udivmoddi4+0xb6>
 8000306:	b10d      	cbz	r5, 800030c <__udivmoddi4+0xb0>
 8000308:	e9c5 0100 	strd	r0, r1, [r5]
 800030c:	2100      	movs	r1, #0
 800030e:	4608      	mov	r0, r1
 8000310:	e7f5      	b.n	80002fe <__udivmoddi4+0xa2>
 8000312:	fab3 f183 	clz	r1, r3
 8000316:	2900      	cmp	r1, #0
 8000318:	d146      	bne.n	80003a8 <__udivmoddi4+0x14c>
 800031a:	4573      	cmp	r3, lr
 800031c:	d302      	bcc.n	8000324 <__udivmoddi4+0xc8>
 800031e:	4282      	cmp	r2, r0
 8000320:	f200 8105 	bhi.w	800052e <__udivmoddi4+0x2d2>
 8000324:	1a84      	subs	r4, r0, r2
 8000326:	eb6e 0203 	sbc.w	r2, lr, r3
 800032a:	2001      	movs	r0, #1
 800032c:	4690      	mov	r8, r2
 800032e:	2d00      	cmp	r5, #0
 8000330:	d0e5      	beq.n	80002fe <__udivmoddi4+0xa2>
 8000332:	e9c5 4800 	strd	r4, r8, [r5]
 8000336:	e7e2      	b.n	80002fe <__udivmoddi4+0xa2>
 8000338:	2a00      	cmp	r2, #0
 800033a:	f000 8090 	beq.w	800045e <__udivmoddi4+0x202>
 800033e:	fab2 f682 	clz	r6, r2
 8000342:	2e00      	cmp	r6, #0
 8000344:	f040 80a4 	bne.w	8000490 <__udivmoddi4+0x234>
 8000348:	1a8a      	subs	r2, r1, r2
 800034a:	0c03      	lsrs	r3, r0, #16
 800034c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000350:	b280      	uxth	r0, r0
 8000352:	b2bc      	uxth	r4, r7
 8000354:	2101      	movs	r1, #1
 8000356:	fbb2 fcfe 	udiv	ip, r2, lr
 800035a:	fb0e 221c 	mls	r2, lr, ip, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb04 f20c 	mul.w	r2, r4, ip
 8000366:	429a      	cmp	r2, r3
 8000368:	d907      	bls.n	800037a <__udivmoddi4+0x11e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000370:	d202      	bcs.n	8000378 <__udivmoddi4+0x11c>
 8000372:	429a      	cmp	r2, r3
 8000374:	f200 80e0 	bhi.w	8000538 <__udivmoddi4+0x2dc>
 8000378:	46c4      	mov	ip, r8
 800037a:	1a9b      	subs	r3, r3, r2
 800037c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000380:	fb0e 3312 	mls	r3, lr, r2, r3
 8000384:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000388:	fb02 f404 	mul.w	r4, r2, r4
 800038c:	429c      	cmp	r4, r3
 800038e:	d907      	bls.n	80003a0 <__udivmoddi4+0x144>
 8000390:	18fb      	adds	r3, r7, r3
 8000392:	f102 30ff 	add.w	r0, r2, #4294967295
 8000396:	d202      	bcs.n	800039e <__udivmoddi4+0x142>
 8000398:	429c      	cmp	r4, r3
 800039a:	f200 80ca 	bhi.w	8000532 <__udivmoddi4+0x2d6>
 800039e:	4602      	mov	r2, r0
 80003a0:	1b1b      	subs	r3, r3, r4
 80003a2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003a6:	e7a5      	b.n	80002f4 <__udivmoddi4+0x98>
 80003a8:	f1c1 0620 	rsb	r6, r1, #32
 80003ac:	408b      	lsls	r3, r1
 80003ae:	fa22 f706 	lsr.w	r7, r2, r6
 80003b2:	431f      	orrs	r7, r3
 80003b4:	fa0e f401 	lsl.w	r4, lr, r1
 80003b8:	fa20 f306 	lsr.w	r3, r0, r6
 80003bc:	fa2e fe06 	lsr.w	lr, lr, r6
 80003c0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003c4:	4323      	orrs	r3, r4
 80003c6:	fa00 f801 	lsl.w	r8, r0, r1
 80003ca:	fa1f fc87 	uxth.w	ip, r7
 80003ce:	fbbe f0f9 	udiv	r0, lr, r9
 80003d2:	0c1c      	lsrs	r4, r3, #16
 80003d4:	fb09 ee10 	mls	lr, r9, r0, lr
 80003d8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003dc:	fb00 fe0c 	mul.w	lr, r0, ip
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	fa02 f201 	lsl.w	r2, r2, r1
 80003e6:	d909      	bls.n	80003fc <__udivmoddi4+0x1a0>
 80003e8:	193c      	adds	r4, r7, r4
 80003ea:	f100 3aff 	add.w	sl, r0, #4294967295
 80003ee:	f080 809c 	bcs.w	800052a <__udivmoddi4+0x2ce>
 80003f2:	45a6      	cmp	lr, r4
 80003f4:	f240 8099 	bls.w	800052a <__udivmoddi4+0x2ce>
 80003f8:	3802      	subs	r0, #2
 80003fa:	443c      	add	r4, r7
 80003fc:	eba4 040e 	sub.w	r4, r4, lr
 8000400:	fa1f fe83 	uxth.w	lr, r3
 8000404:	fbb4 f3f9 	udiv	r3, r4, r9
 8000408:	fb09 4413 	mls	r4, r9, r3, r4
 800040c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000410:	fb03 fc0c 	mul.w	ip, r3, ip
 8000414:	45a4      	cmp	ip, r4
 8000416:	d908      	bls.n	800042a <__udivmoddi4+0x1ce>
 8000418:	193c      	adds	r4, r7, r4
 800041a:	f103 3eff 	add.w	lr, r3, #4294967295
 800041e:	f080 8082 	bcs.w	8000526 <__udivmoddi4+0x2ca>
 8000422:	45a4      	cmp	ip, r4
 8000424:	d97f      	bls.n	8000526 <__udivmoddi4+0x2ca>
 8000426:	3b02      	subs	r3, #2
 8000428:	443c      	add	r4, r7
 800042a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800042e:	eba4 040c 	sub.w	r4, r4, ip
 8000432:	fba0 ec02 	umull	lr, ip, r0, r2
 8000436:	4564      	cmp	r4, ip
 8000438:	4673      	mov	r3, lr
 800043a:	46e1      	mov	r9, ip
 800043c:	d362      	bcc.n	8000504 <__udivmoddi4+0x2a8>
 800043e:	d05f      	beq.n	8000500 <__udivmoddi4+0x2a4>
 8000440:	b15d      	cbz	r5, 800045a <__udivmoddi4+0x1fe>
 8000442:	ebb8 0203 	subs.w	r2, r8, r3
 8000446:	eb64 0409 	sbc.w	r4, r4, r9
 800044a:	fa04 f606 	lsl.w	r6, r4, r6
 800044e:	fa22 f301 	lsr.w	r3, r2, r1
 8000452:	431e      	orrs	r6, r3
 8000454:	40cc      	lsrs	r4, r1
 8000456:	e9c5 6400 	strd	r6, r4, [r5]
 800045a:	2100      	movs	r1, #0
 800045c:	e74f      	b.n	80002fe <__udivmoddi4+0xa2>
 800045e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000462:	0c01      	lsrs	r1, r0, #16
 8000464:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000468:	b280      	uxth	r0, r0
 800046a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800046e:	463b      	mov	r3, r7
 8000470:	4638      	mov	r0, r7
 8000472:	463c      	mov	r4, r7
 8000474:	46b8      	mov	r8, r7
 8000476:	46be      	mov	lr, r7
 8000478:	2620      	movs	r6, #32
 800047a:	fbb1 f1f7 	udiv	r1, r1, r7
 800047e:	eba2 0208 	sub.w	r2, r2, r8
 8000482:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000486:	e766      	b.n	8000356 <__udivmoddi4+0xfa>
 8000488:	4601      	mov	r1, r0
 800048a:	e718      	b.n	80002be <__udivmoddi4+0x62>
 800048c:	4610      	mov	r0, r2
 800048e:	e72c      	b.n	80002ea <__udivmoddi4+0x8e>
 8000490:	f1c6 0220 	rsb	r2, r6, #32
 8000494:	fa2e f302 	lsr.w	r3, lr, r2
 8000498:	40b7      	lsls	r7, r6
 800049a:	40b1      	lsls	r1, r6
 800049c:	fa20 f202 	lsr.w	r2, r0, r2
 80004a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a4:	430a      	orrs	r2, r1
 80004a6:	fbb3 f8fe 	udiv	r8, r3, lr
 80004aa:	b2bc      	uxth	r4, r7
 80004ac:	fb0e 3318 	mls	r3, lr, r8, r3
 80004b0:	0c11      	lsrs	r1, r2, #16
 80004b2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b6:	fb08 f904 	mul.w	r9, r8, r4
 80004ba:	40b0      	lsls	r0, r6
 80004bc:	4589      	cmp	r9, r1
 80004be:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004c2:	b280      	uxth	r0, r0
 80004c4:	d93e      	bls.n	8000544 <__udivmoddi4+0x2e8>
 80004c6:	1879      	adds	r1, r7, r1
 80004c8:	f108 3cff 	add.w	ip, r8, #4294967295
 80004cc:	d201      	bcs.n	80004d2 <__udivmoddi4+0x276>
 80004ce:	4589      	cmp	r9, r1
 80004d0:	d81f      	bhi.n	8000512 <__udivmoddi4+0x2b6>
 80004d2:	eba1 0109 	sub.w	r1, r1, r9
 80004d6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004da:	fb09 f804 	mul.w	r8, r9, r4
 80004de:	fb0e 1119 	mls	r1, lr, r9, r1
 80004e2:	b292      	uxth	r2, r2
 80004e4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004e8:	4542      	cmp	r2, r8
 80004ea:	d229      	bcs.n	8000540 <__udivmoddi4+0x2e4>
 80004ec:	18ba      	adds	r2, r7, r2
 80004ee:	f109 31ff 	add.w	r1, r9, #4294967295
 80004f2:	d2c4      	bcs.n	800047e <__udivmoddi4+0x222>
 80004f4:	4542      	cmp	r2, r8
 80004f6:	d2c2      	bcs.n	800047e <__udivmoddi4+0x222>
 80004f8:	f1a9 0102 	sub.w	r1, r9, #2
 80004fc:	443a      	add	r2, r7
 80004fe:	e7be      	b.n	800047e <__udivmoddi4+0x222>
 8000500:	45f0      	cmp	r8, lr
 8000502:	d29d      	bcs.n	8000440 <__udivmoddi4+0x1e4>
 8000504:	ebbe 0302 	subs.w	r3, lr, r2
 8000508:	eb6c 0c07 	sbc.w	ip, ip, r7
 800050c:	3801      	subs	r0, #1
 800050e:	46e1      	mov	r9, ip
 8000510:	e796      	b.n	8000440 <__udivmoddi4+0x1e4>
 8000512:	eba7 0909 	sub.w	r9, r7, r9
 8000516:	4449      	add	r1, r9
 8000518:	f1a8 0c02 	sub.w	ip, r8, #2
 800051c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000520:	fb09 f804 	mul.w	r8, r9, r4
 8000524:	e7db      	b.n	80004de <__udivmoddi4+0x282>
 8000526:	4673      	mov	r3, lr
 8000528:	e77f      	b.n	800042a <__udivmoddi4+0x1ce>
 800052a:	4650      	mov	r0, sl
 800052c:	e766      	b.n	80003fc <__udivmoddi4+0x1a0>
 800052e:	4608      	mov	r0, r1
 8000530:	e6fd      	b.n	800032e <__udivmoddi4+0xd2>
 8000532:	443b      	add	r3, r7
 8000534:	3a02      	subs	r2, #2
 8000536:	e733      	b.n	80003a0 <__udivmoddi4+0x144>
 8000538:	f1ac 0c02 	sub.w	ip, ip, #2
 800053c:	443b      	add	r3, r7
 800053e:	e71c      	b.n	800037a <__udivmoddi4+0x11e>
 8000540:	4649      	mov	r1, r9
 8000542:	e79c      	b.n	800047e <__udivmoddi4+0x222>
 8000544:	eba1 0109 	sub.w	r1, r1, r9
 8000548:	46c4      	mov	ip, r8
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	e7c4      	b.n	80004de <__udivmoddi4+0x282>

08000554 <__aeabi_idiv0>:
 8000554:	4770      	bx	lr
 8000556:	bf00      	nop

08000558 <PanTompkins_Process>:
    // Initial estimates for thresholds (adjust based on your ADC range)
    spki = 1000;
    thresholdi1 = 500;
}

int PanTompkins_Process(int raw_sample) {
 8000558:	b580      	push	{r7, lr}
 800055a:	b08e      	sub	sp, #56	@ 0x38
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]
    n_samples++;
 8000560:	4b75      	ldr	r3, [pc, #468]	@ (8000738 <PanTompkins_Process+0x1e0>)
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	3301      	adds	r3, #1
 8000566:	4a74      	ldr	r2, [pc, #464]	@ (8000738 <PanTompkins_Process+0x1e0>)
 8000568:	6013      	str	r3, [r2, #0]

    // 1. Filter Chain
    int sample = LowPassFilter(raw_sample);
 800056a:	6878      	ldr	r0, [r7, #4]
 800056c:	f000 f8fe 	bl	800076c <LowPassFilter>
 8000570:	62b8      	str	r0, [r7, #40]	@ 0x28
    sample = HighPassFilter(sample);
 8000572:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000574:	f000 f94c 	bl	8000810 <HighPassFilter>
 8000578:	62b8      	str	r0, [r7, #40]	@ 0x28

    // Store in circular buffer for back-search
    filtered[filtered_idx] = sample;
 800057a:	4b70      	ldr	r3, [pc, #448]	@ (800073c <PanTompkins_Process+0x1e4>)
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	4970      	ldr	r1, [pc, #448]	@ (8000740 <PanTompkins_Process+0x1e8>)
 8000580:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000582:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    int current_f_idx = filtered_idx;
 8000586:	4b6d      	ldr	r3, [pc, #436]	@ (800073c <PanTompkins_Process+0x1e4>)
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	627b      	str	r3, [r7, #36]	@ 0x24
    filtered_idx = (filtered_idx + 1) % BUF_SIZE;
 800058c:	4b6b      	ldr	r3, [pc, #428]	@ (800073c <PanTompkins_Process+0x1e4>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	3301      	adds	r3, #1
 8000592:	425a      	negs	r2, r3
 8000594:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000598:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800059c:	bf58      	it	pl
 800059e:	4253      	negpl	r3, r2
 80005a0:	4a66      	ldr	r2, [pc, #408]	@ (800073c <PanTompkins_Process+0x1e4>)
 80005a2:	6013      	str	r3, [r2, #0]

    sample = Derivative(sample);
 80005a4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80005a6:	f000 f97b 	bl	80008a0 <Derivative>
 80005aa:	62b8      	str	r0, [r7, #40]	@ 0x28
    sample = sample * sample;
 80005ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80005ae:	fb03 f303 	mul.w	r3, r3, r3
 80005b2:	62bb      	str	r3, [r7, #40]	@ 0x28
    int integrated_val = MovingWindowIntegral(sample);
 80005b4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80005b6:	f000 f9a3 	bl	8000900 <MovingWindowIntegral>
 80005ba:	6238      	str	r0, [r7, #32]

    // 2. Shift integration buffer to detect peaks
    integrated[0] = integrated[1];
 80005bc:	4b61      	ldr	r3, [pc, #388]	@ (8000744 <PanTompkins_Process+0x1ec>)
 80005be:	685b      	ldr	r3, [r3, #4]
 80005c0:	4a60      	ldr	r2, [pc, #384]	@ (8000744 <PanTompkins_Process+0x1ec>)
 80005c2:	6013      	str	r3, [r2, #0]
    integrated[1] = integrated[2];
 80005c4:	4b5f      	ldr	r3, [pc, #380]	@ (8000744 <PanTompkins_Process+0x1ec>)
 80005c6:	689b      	ldr	r3, [r3, #8]
 80005c8:	4a5e      	ldr	r2, [pc, #376]	@ (8000744 <PanTompkins_Process+0x1ec>)
 80005ca:	6053      	str	r3, [r2, #4]
    integrated[2] = integrated_val;
 80005cc:	4a5d      	ldr	r2, [pc, #372]	@ (8000744 <PanTompkins_Process+0x1ec>)
 80005ce:	6a3b      	ldr	r3, [r7, #32]
 80005d0:	6093      	str	r3, [r2, #8]

    // 3. Peak Detection (Local max)
    if (integrated[1] > integrated[0] && integrated[1] > integrated[2]) {
 80005d2:	4b5c      	ldr	r3, [pc, #368]	@ (8000744 <PanTompkins_Process+0x1ec>)
 80005d4:	685a      	ldr	r2, [r3, #4]
 80005d6:	4b5b      	ldr	r3, [pc, #364]	@ (8000744 <PanTompkins_Process+0x1ec>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	429a      	cmp	r2, r3
 80005dc:	f340 80a6 	ble.w	800072c <PanTompkins_Process+0x1d4>
 80005e0:	4b58      	ldr	r3, [pc, #352]	@ (8000744 <PanTompkins_Process+0x1ec>)
 80005e2:	685a      	ldr	r2, [r3, #4]
 80005e4:	4b57      	ldr	r3, [pc, #348]	@ (8000744 <PanTompkins_Process+0x1ec>)
 80005e6:	689b      	ldr	r3, [r3, #8]
 80005e8:	429a      	cmp	r2, r3
 80005ea:	f340 809f 	ble.w	800072c <PanTompkins_Process+0x1d4>
        int peaki = integrated[1];
 80005ee:	4b55      	ldr	r3, [pc, #340]	@ (8000744 <PanTompkins_Process+0x1ec>)
 80005f0:	685b      	ldr	r3, [r3, #4]
 80005f2:	61fb      	str	r3, [r7, #28]

        if (peaki >= thresholdi1) {
 80005f4:	4b54      	ldr	r3, [pc, #336]	@ (8000748 <PanTompkins_Process+0x1f0>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	69fa      	ldr	r2, [r7, #28]
 80005fa:	429a      	cmp	r2, r3
 80005fc:	db75      	blt.n	80006ea <PanTompkins_Process+0x192>
            // Signal Peak in Integration
            spki = (peaki >> 3) + (spki - (spki >> 3)); // 0.125 * p + 0.875 * sp
 80005fe:	69fb      	ldr	r3, [r7, #28]
 8000600:	10da      	asrs	r2, r3, #3
 8000602:	4b52      	ldr	r3, [pc, #328]	@ (800074c <PanTompkins_Process+0x1f4>)
 8000604:	6819      	ldr	r1, [r3, #0]
 8000606:	4b51      	ldr	r3, [pc, #324]	@ (800074c <PanTompkins_Process+0x1f4>)
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	10db      	asrs	r3, r3, #3
 800060c:	1acb      	subs	r3, r1, r3
 800060e:	4413      	add	r3, r2
 8000610:	4a4e      	ldr	r2, [pc, #312]	@ (800074c <PanTompkins_Process+0x1f4>)
 8000612:	6013      	str	r3, [r2, #0]

            // Find max in filtered signal (back-search 32 samples)
            int loc_max = 0;
 8000614:	2300      	movs	r3, #0
 8000616:	637b      	str	r3, [r7, #52]	@ 0x34
            int loc_max_idx = 0;
 8000618:	2300      	movs	r3, #0
 800061a:	633b      	str	r3, [r7, #48]	@ 0x30
            for (int j = 0; j < 32; j++) {
 800061c:	2300      	movs	r3, #0
 800061e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000620:	e01e      	b.n	8000660 <PanTompkins_Process+0x108>
                int idx = (current_f_idx - j + BUF_SIZE) % BUF_SIZE;
 8000622:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000624:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000626:	1ad3      	subs	r3, r2, r3
 8000628:	3340      	adds	r3, #64	@ 0x40
 800062a:	425a      	negs	r2, r3
 800062c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000630:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8000634:	bf58      	it	pl
 8000636:	4253      	negpl	r3, r2
 8000638:	613b      	str	r3, [r7, #16]
                int val = (filtered[idx] < 0) ? -filtered[idx] : filtered[idx];
 800063a:	4a41      	ldr	r2, [pc, #260]	@ (8000740 <PanTompkins_Process+0x1e8>)
 800063c:	693b      	ldr	r3, [r7, #16]
 800063e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000642:	2b00      	cmp	r3, #0
 8000644:	bfb8      	it	lt
 8000646:	425b      	neglt	r3, r3
 8000648:	60fb      	str	r3, [r7, #12]
                if (val > loc_max) {
 800064a:	68fa      	ldr	r2, [r7, #12]
 800064c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800064e:	429a      	cmp	r2, r3
 8000650:	dd03      	ble.n	800065a <PanTompkins_Process+0x102>
                    loc_max = val;
 8000652:	68fb      	ldr	r3, [r7, #12]
 8000654:	637b      	str	r3, [r7, #52]	@ 0x34
                    loc_max_idx = j;
 8000656:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000658:	633b      	str	r3, [r7, #48]	@ 0x30
            for (int j = 0; j < 32; j++) {
 800065a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800065c:	3301      	adds	r3, #1
 800065e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000660:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000662:	2b1f      	cmp	r3, #31
 8000664:	dddd      	ble.n	8000622 <PanTompkins_Process+0xca>
                }
            }

            if (loc_max >= thresholdf1) {
 8000666:	4b3a      	ldr	r3, [pc, #232]	@ (8000750 <PanTompkins_Process+0x1f8>)
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800066c:	429a      	cmp	r2, r3
 800066e:	db47      	blt.n	8000700 <PanTompkins_Process+0x1a8>
                spkf = (loc_max >> 3) + (spkf - (spkf >> 3));
 8000670:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000672:	10da      	asrs	r2, r3, #3
 8000674:	4b37      	ldr	r3, [pc, #220]	@ (8000754 <PanTompkins_Process+0x1fc>)
 8000676:	6819      	ldr	r1, [r3, #0]
 8000678:	4b36      	ldr	r3, [pc, #216]	@ (8000754 <PanTompkins_Process+0x1fc>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	10db      	asrs	r3, r3, #3
 800067e:	1acb      	subs	r3, r1, r3
 8000680:	4413      	add	r3, r2
 8000682:	4a34      	ldr	r2, [pc, #208]	@ (8000754 <PanTompkins_Process+0x1fc>)
 8000684:	6013      	str	r3, [r2, #0]

                int r_n_samples = n_samples - loc_max_idx;
 8000686:	4b2c      	ldr	r3, [pc, #176]	@ (8000738 <PanTompkins_Process+0x1e0>)
 8000688:	681a      	ldr	r2, [r3, #0]
 800068a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800068c:	1ad3      	subs	r3, r2, r3
 800068e:	61bb      	str	r3, [r7, #24]
                if (last_r_n_samples != -1) {
 8000690:	4b31      	ldr	r3, [pc, #196]	@ (8000758 <PanTompkins_Process+0x200>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000698:	d023      	beq.n	80006e2 <PanTompkins_Process+0x18a>
                    int rr = r_n_samples - last_r_n_samples;
 800069a:	4b2f      	ldr	r3, [pc, #188]	@ (8000758 <PanTompkins_Process+0x200>)
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	69ba      	ldr	r2, [r7, #24]
 80006a0:	1ad3      	subs	r3, r2, r3
 80006a2:	617b      	str	r3, [r7, #20]
                    // Update RR Average (Simplification of your RRAverage logic)
                    if (rr_avg_limited == 0) rr_avg_limited = rr;
 80006a4:	4b2d      	ldr	r3, [pc, #180]	@ (800075c <PanTompkins_Process+0x204>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d103      	bne.n	80006b4 <PanTompkins_Process+0x15c>
 80006ac:	4a2b      	ldr	r2, [pc, #172]	@ (800075c <PanTompkins_Process+0x204>)
 80006ae:	697b      	ldr	r3, [r7, #20]
 80006b0:	6013      	str	r3, [r2, #0]
 80006b2:	e00a      	b.n	80006ca <PanTompkins_Process+0x172>
                    else rr_avg_limited = (rr >> 3) + (rr_avg_limited - (rr_avg_limited >> 3));
 80006b4:	697b      	ldr	r3, [r7, #20]
 80006b6:	10da      	asrs	r2, r3, #3
 80006b8:	4b28      	ldr	r3, [pc, #160]	@ (800075c <PanTompkins_Process+0x204>)
 80006ba:	6819      	ldr	r1, [r3, #0]
 80006bc:	4b27      	ldr	r3, [pc, #156]	@ (800075c <PanTompkins_Process+0x204>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	10db      	asrs	r3, r3, #3
 80006c2:	1acb      	subs	r3, r1, r3
 80006c4:	4413      	add	r3, r2
 80006c6:	4a25      	ldr	r2, [pc, #148]	@ (800075c <PanTompkins_Process+0x204>)
 80006c8:	6013      	str	r3, [r2, #0]

                    if (rr_avg_limited > 0) {
 80006ca:	4b24      	ldr	r3, [pc, #144]	@ (800075c <PanTompkins_Process+0x204>)
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	dd07      	ble.n	80006e2 <PanTompkins_Process+0x18a>
                        bpm = (60 * FS) / rr_avg_limited;
 80006d2:	4b22      	ldr	r3, [pc, #136]	@ (800075c <PanTompkins_Process+0x204>)
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	f44f 52f0 	mov.w	r2, #7680	@ 0x1e00
 80006da:	fb92 f3f3 	sdiv	r3, r2, r3
 80006de:	4a20      	ldr	r2, [pc, #128]	@ (8000760 <PanTompkins_Process+0x208>)
 80006e0:	6013      	str	r3, [r2, #0]
                    }
                }
                last_r_n_samples = r_n_samples;
 80006e2:	4a1d      	ldr	r2, [pc, #116]	@ (8000758 <PanTompkins_Process+0x200>)
 80006e4:	69bb      	ldr	r3, [r7, #24]
 80006e6:	6013      	str	r3, [r2, #0]
 80006e8:	e00a      	b.n	8000700 <PanTompkins_Process+0x1a8>
            }
        } else {
            // Noise Peak
            npki = (peaki >> 3) + (npki - (npki >> 3));
 80006ea:	69fb      	ldr	r3, [r7, #28]
 80006ec:	10da      	asrs	r2, r3, #3
 80006ee:	4b1d      	ldr	r3, [pc, #116]	@ (8000764 <PanTompkins_Process+0x20c>)
 80006f0:	6819      	ldr	r1, [r3, #0]
 80006f2:	4b1c      	ldr	r3, [pc, #112]	@ (8000764 <PanTompkins_Process+0x20c>)
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	10db      	asrs	r3, r3, #3
 80006f8:	1acb      	subs	r3, r1, r3
 80006fa:	4413      	add	r3, r2
 80006fc:	4a19      	ldr	r2, [pc, #100]	@ (8000764 <PanTompkins_Process+0x20c>)
 80006fe:	6013      	str	r3, [r2, #0]
        }

        // Update Thresholds
        thresholdi1 = npki + ((spki - npki) >> 2); // np + 0.25*(sp-np)
 8000700:	4b12      	ldr	r3, [pc, #72]	@ (800074c <PanTompkins_Process+0x1f4>)
 8000702:	681a      	ldr	r2, [r3, #0]
 8000704:	4b17      	ldr	r3, [pc, #92]	@ (8000764 <PanTompkins_Process+0x20c>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	1ad3      	subs	r3, r2, r3
 800070a:	109a      	asrs	r2, r3, #2
 800070c:	4b15      	ldr	r3, [pc, #84]	@ (8000764 <PanTompkins_Process+0x20c>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	4413      	add	r3, r2
 8000712:	4a0d      	ldr	r2, [pc, #52]	@ (8000748 <PanTompkins_Process+0x1f0>)
 8000714:	6013      	str	r3, [r2, #0]
        thresholdf1 = npkf + ((spkf - npkf) >> 2);
 8000716:	4b0f      	ldr	r3, [pc, #60]	@ (8000754 <PanTompkins_Process+0x1fc>)
 8000718:	681a      	ldr	r2, [r3, #0]
 800071a:	4b13      	ldr	r3, [pc, #76]	@ (8000768 <PanTompkins_Process+0x210>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	1ad3      	subs	r3, r2, r3
 8000720:	109a      	asrs	r2, r3, #2
 8000722:	4b11      	ldr	r3, [pc, #68]	@ (8000768 <PanTompkins_Process+0x210>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	4413      	add	r3, r2
 8000728:	4a09      	ldr	r2, [pc, #36]	@ (8000750 <PanTompkins_Process+0x1f8>)
 800072a:	6013      	str	r3, [r2, #0]
    }

    return bpm;
 800072c:	4b0c      	ldr	r3, [pc, #48]	@ (8000760 <PanTompkins_Process+0x208>)
 800072e:	681b      	ldr	r3, [r3, #0]
}
 8000730:	4618      	mov	r0, r3
 8000732:	3738      	adds	r7, #56	@ 0x38
 8000734:	46bd      	mov	sp, r7
 8000736:	bd80      	pop	{r7, pc}
 8000738:	20000160 	.word	0x20000160
 800073c:	20000144 	.word	0x20000144
 8000740:	20000038 	.word	0x20000038
 8000744:	20000138 	.word	0x20000138
 8000748:	20000150 	.word	0x20000150
 800074c:	20000148 	.word	0x20000148
 8000750:	2000015c 	.word	0x2000015c
 8000754:	20000154 	.word	0x20000154
 8000758:	20000000 	.word	0x20000000
 800075c:	20000164 	.word	0x20000164
 8000760:	20000168 	.word	0x20000168
 8000764:	2000014c 	.word	0x2000014c
 8000768:	20000158 	.word	0x20000158

0800076c <LowPassFilter>:

/* Filter Implementations */
static int LowPassFilter(int data) {
 800076c:	b480      	push	{r7}
 800076e:	b085      	sub	sp, #20
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
    static int y1 = 0, y2 = 0, x[26], n = 12;
    x[n] = x[n + 13] = data;
 8000774:	4b22      	ldr	r3, [pc, #136]	@ (8000800 <LowPassFilter+0x94>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	330d      	adds	r3, #13
 800077a:	4922      	ldr	r1, [pc, #136]	@ (8000804 <LowPassFilter+0x98>)
 800077c:	687a      	ldr	r2, [r7, #4]
 800077e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000782:	4a1f      	ldr	r2, [pc, #124]	@ (8000800 <LowPassFilter+0x94>)
 8000784:	6812      	ldr	r2, [r2, #0]
 8000786:	491f      	ldr	r1, [pc, #124]	@ (8000804 <LowPassFilter+0x98>)
 8000788:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800078c:	491d      	ldr	r1, [pc, #116]	@ (8000804 <LowPassFilter+0x98>)
 800078e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
    int y0 = (y1 << 1) - y2 + x[n] - (x[n + 6] << 1) + x[n + 12];
 8000792:	4b1d      	ldr	r3, [pc, #116]	@ (8000808 <LowPassFilter+0x9c>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	005a      	lsls	r2, r3, #1
 8000798:	4b1c      	ldr	r3, [pc, #112]	@ (800080c <LowPassFilter+0xa0>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	1ad2      	subs	r2, r2, r3
 800079e:	4b18      	ldr	r3, [pc, #96]	@ (8000800 <LowPassFilter+0x94>)
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	4918      	ldr	r1, [pc, #96]	@ (8000804 <LowPassFilter+0x98>)
 80007a4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80007a8:	441a      	add	r2, r3
 80007aa:	4b15      	ldr	r3, [pc, #84]	@ (8000800 <LowPassFilter+0x94>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	3306      	adds	r3, #6
 80007b0:	4914      	ldr	r1, [pc, #80]	@ (8000804 <LowPassFilter+0x98>)
 80007b2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80007b6:	005b      	lsls	r3, r3, #1
 80007b8:	1ad2      	subs	r2, r2, r3
 80007ba:	4b11      	ldr	r3, [pc, #68]	@ (8000800 <LowPassFilter+0x94>)
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	330c      	adds	r3, #12
 80007c0:	4910      	ldr	r1, [pc, #64]	@ (8000804 <LowPassFilter+0x98>)
 80007c2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80007c6:	4413      	add	r3, r2
 80007c8:	60fb      	str	r3, [r7, #12]
    y2 = y1; y1 = y0;
 80007ca:	4b0f      	ldr	r3, [pc, #60]	@ (8000808 <LowPassFilter+0x9c>)
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	4a0f      	ldr	r2, [pc, #60]	@ (800080c <LowPassFilter+0xa0>)
 80007d0:	6013      	str	r3, [r2, #0]
 80007d2:	4a0d      	ldr	r2, [pc, #52]	@ (8000808 <LowPassFilter+0x9c>)
 80007d4:	68fb      	ldr	r3, [r7, #12]
 80007d6:	6013      	str	r3, [r2, #0]
    if (--n < 0) n = 12;
 80007d8:	4b09      	ldr	r3, [pc, #36]	@ (8000800 <LowPassFilter+0x94>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	3b01      	subs	r3, #1
 80007de:	4a08      	ldr	r2, [pc, #32]	@ (8000800 <LowPassFilter+0x94>)
 80007e0:	6013      	str	r3, [r2, #0]
 80007e2:	4b07      	ldr	r3, [pc, #28]	@ (8000800 <LowPassFilter+0x94>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	da02      	bge.n	80007f0 <LowPassFilter+0x84>
 80007ea:	4b05      	ldr	r3, [pc, #20]	@ (8000800 <LowPassFilter+0x94>)
 80007ec:	220c      	movs	r2, #12
 80007ee:	601a      	str	r2, [r3, #0]
    return y0 >> 5;
 80007f0:	68fb      	ldr	r3, [r7, #12]
 80007f2:	115b      	asrs	r3, r3, #5
}
 80007f4:	4618      	mov	r0, r3
 80007f6:	3714      	adds	r7, #20
 80007f8:	46bd      	mov	sp, r7
 80007fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fe:	4770      	bx	lr
 8000800:	20000004 	.word	0x20000004
 8000804:	2000016c 	.word	0x2000016c
 8000808:	200001d4 	.word	0x200001d4
 800080c:	200001d8 	.word	0x200001d8

08000810 <HighPassFilter>:

static int HighPassFilter(int data) {
 8000810:	b480      	push	{r7}
 8000812:	b085      	sub	sp, #20
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
    static int y1 = 0, x[66], n = 32;
    x[n] = x[n + 33] = data;
 8000818:	4b1e      	ldr	r3, [pc, #120]	@ (8000894 <HighPassFilter+0x84>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	3321      	adds	r3, #33	@ 0x21
 800081e:	491e      	ldr	r1, [pc, #120]	@ (8000898 <HighPassFilter+0x88>)
 8000820:	687a      	ldr	r2, [r7, #4]
 8000822:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000826:	4a1b      	ldr	r2, [pc, #108]	@ (8000894 <HighPassFilter+0x84>)
 8000828:	6812      	ldr	r2, [r2, #0]
 800082a:	491b      	ldr	r1, [pc, #108]	@ (8000898 <HighPassFilter+0x88>)
 800082c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000830:	4919      	ldr	r1, [pc, #100]	@ (8000898 <HighPassFilter+0x88>)
 8000832:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
    int y0 = y1 + x[n] - x[n + 32];
 8000836:	4b17      	ldr	r3, [pc, #92]	@ (8000894 <HighPassFilter+0x84>)
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	4a17      	ldr	r2, [pc, #92]	@ (8000898 <HighPassFilter+0x88>)
 800083c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000840:	4b16      	ldr	r3, [pc, #88]	@ (800089c <HighPassFilter+0x8c>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	441a      	add	r2, r3
 8000846:	4b13      	ldr	r3, [pc, #76]	@ (8000894 <HighPassFilter+0x84>)
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	3320      	adds	r3, #32
 800084c:	4912      	ldr	r1, [pc, #72]	@ (8000898 <HighPassFilter+0x88>)
 800084e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000852:	1ad3      	subs	r3, r2, r3
 8000854:	60fb      	str	r3, [r7, #12]
    y1 = y0;
 8000856:	4a11      	ldr	r2, [pc, #68]	@ (800089c <HighPassFilter+0x8c>)
 8000858:	68fb      	ldr	r3, [r7, #12]
 800085a:	6013      	str	r3, [r2, #0]
    if (--n < 0) n = 32;
 800085c:	4b0d      	ldr	r3, [pc, #52]	@ (8000894 <HighPassFilter+0x84>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	3b01      	subs	r3, #1
 8000862:	4a0c      	ldr	r2, [pc, #48]	@ (8000894 <HighPassFilter+0x84>)
 8000864:	6013      	str	r3, [r2, #0]
 8000866:	4b0b      	ldr	r3, [pc, #44]	@ (8000894 <HighPassFilter+0x84>)
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	2b00      	cmp	r3, #0
 800086c:	da02      	bge.n	8000874 <HighPassFilter+0x64>
 800086e:	4b09      	ldr	r3, [pc, #36]	@ (8000894 <HighPassFilter+0x84>)
 8000870:	2220      	movs	r2, #32
 8000872:	601a      	str	r2, [r3, #0]
    return x[n + 16] - (y0 >> 5);
 8000874:	4b07      	ldr	r3, [pc, #28]	@ (8000894 <HighPassFilter+0x84>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	3310      	adds	r3, #16
 800087a:	4a07      	ldr	r2, [pc, #28]	@ (8000898 <HighPassFilter+0x88>)
 800087c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000880:	68fb      	ldr	r3, [r7, #12]
 8000882:	115b      	asrs	r3, r3, #5
 8000884:	1ad3      	subs	r3, r2, r3
}
 8000886:	4618      	mov	r0, r3
 8000888:	3714      	adds	r7, #20
 800088a:	46bd      	mov	sp, r7
 800088c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000890:	4770      	bx	lr
 8000892:	bf00      	nop
 8000894:	20000008 	.word	0x20000008
 8000898:	200001dc 	.word	0x200001dc
 800089c:	200002e4 	.word	0x200002e4

080008a0 <Derivative>:

static int Derivative(int data) {
 80008a0:	b480      	push	{r7}
 80008a2:	b085      	sub	sp, #20
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
    static int x_d[4];
    int y = (data << 1) + x_d[3] - x_d[1] - (x_d[0] << 1);
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	005a      	lsls	r2, r3, #1
 80008ac:	4b13      	ldr	r3, [pc, #76]	@ (80008fc <Derivative+0x5c>)
 80008ae:	68db      	ldr	r3, [r3, #12]
 80008b0:	441a      	add	r2, r3
 80008b2:	4b12      	ldr	r3, [pc, #72]	@ (80008fc <Derivative+0x5c>)
 80008b4:	685b      	ldr	r3, [r3, #4]
 80008b6:	1ad2      	subs	r2, r2, r3
 80008b8:	4b10      	ldr	r3, [pc, #64]	@ (80008fc <Derivative+0x5c>)
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	005b      	lsls	r3, r3, #1
 80008be:	1ad3      	subs	r3, r2, r3
 80008c0:	60bb      	str	r3, [r7, #8]
    for (int i = 0; i < 3; i++) x_d[i] = x_d[i + 1];
 80008c2:	2300      	movs	r3, #0
 80008c4:	60fb      	str	r3, [r7, #12]
 80008c6:	e00b      	b.n	80008e0 <Derivative+0x40>
 80008c8:	68fb      	ldr	r3, [r7, #12]
 80008ca:	3301      	adds	r3, #1
 80008cc:	4a0b      	ldr	r2, [pc, #44]	@ (80008fc <Derivative+0x5c>)
 80008ce:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80008d2:	490a      	ldr	r1, [pc, #40]	@ (80008fc <Derivative+0x5c>)
 80008d4:	68fb      	ldr	r3, [r7, #12]
 80008d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80008da:	68fb      	ldr	r3, [r7, #12]
 80008dc:	3301      	adds	r3, #1
 80008de:	60fb      	str	r3, [r7, #12]
 80008e0:	68fb      	ldr	r3, [r7, #12]
 80008e2:	2b02      	cmp	r3, #2
 80008e4:	ddf0      	ble.n	80008c8 <Derivative+0x28>
    x_d[3] = data;
 80008e6:	4a05      	ldr	r2, [pc, #20]	@ (80008fc <Derivative+0x5c>)
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	60d3      	str	r3, [r2, #12]
    return y >> 3;
 80008ec:	68bb      	ldr	r3, [r7, #8]
 80008ee:	10db      	asrs	r3, r3, #3
}
 80008f0:	4618      	mov	r0, r3
 80008f2:	3714      	adds	r7, #20
 80008f4:	46bd      	mov	sp, r7
 80008f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fa:	4770      	bx	lr
 80008fc:	200002e8 	.word	0x200002e8

08000900 <MovingWindowIntegral>:

static int MovingWindowIntegral(int data) {
 8000900:	b480      	push	{r7}
 8000902:	b083      	sub	sp, #12
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
    static int x[32], i = 0;
    static int sum = 0;
    sum -= x[i];
 8000908:	4b15      	ldr	r3, [pc, #84]	@ (8000960 <MovingWindowIntegral+0x60>)
 800090a:	681a      	ldr	r2, [r3, #0]
 800090c:	4b15      	ldr	r3, [pc, #84]	@ (8000964 <MovingWindowIntegral+0x64>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	4915      	ldr	r1, [pc, #84]	@ (8000968 <MovingWindowIntegral+0x68>)
 8000912:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000916:	1ad3      	subs	r3, r2, r3
 8000918:	4a11      	ldr	r2, [pc, #68]	@ (8000960 <MovingWindowIntegral+0x60>)
 800091a:	6013      	str	r3, [r2, #0]
    sum += data;
 800091c:	4b10      	ldr	r3, [pc, #64]	@ (8000960 <MovingWindowIntegral+0x60>)
 800091e:	681a      	ldr	r2, [r3, #0]
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	4413      	add	r3, r2
 8000924:	4a0e      	ldr	r2, [pc, #56]	@ (8000960 <MovingWindowIntegral+0x60>)
 8000926:	6013      	str	r3, [r2, #0]
    x[i] = data;
 8000928:	4b0e      	ldr	r3, [pc, #56]	@ (8000964 <MovingWindowIntegral+0x64>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	490e      	ldr	r1, [pc, #56]	@ (8000968 <MovingWindowIntegral+0x68>)
 800092e:	687a      	ldr	r2, [r7, #4]
 8000930:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if (++i == 32) i = 0;
 8000934:	4b0b      	ldr	r3, [pc, #44]	@ (8000964 <MovingWindowIntegral+0x64>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	3301      	adds	r3, #1
 800093a:	4a0a      	ldr	r2, [pc, #40]	@ (8000964 <MovingWindowIntegral+0x64>)
 800093c:	6013      	str	r3, [r2, #0]
 800093e:	4b09      	ldr	r3, [pc, #36]	@ (8000964 <MovingWindowIntegral+0x64>)
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	2b20      	cmp	r3, #32
 8000944:	d102      	bne.n	800094c <MovingWindowIntegral+0x4c>
 8000946:	4b07      	ldr	r3, [pc, #28]	@ (8000964 <MovingWindowIntegral+0x64>)
 8000948:	2200      	movs	r2, #0
 800094a:	601a      	str	r2, [r3, #0]
    return sum >> 5;
 800094c:	4b04      	ldr	r3, [pc, #16]	@ (8000960 <MovingWindowIntegral+0x60>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	115b      	asrs	r3, r3, #5
}
 8000952:	4618      	mov	r0, r3
 8000954:	370c      	adds	r7, #12
 8000956:	46bd      	mov	sp, r7
 8000958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095c:	4770      	bx	lr
 800095e:	bf00      	nop
 8000960:	200002f8 	.word	0x200002f8
 8000964:	200002fc 	.word	0x200002fc
 8000968:	20000300 	.word	0x20000300

0800096c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000970:	f000 fdd7 	bl	8001522 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000974:	f000 f834 	bl	80009e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000978:	f000 f998 	bl	8000cac <MX_GPIO_Init>
  MX_DMA_Init();
 800097c:	f000 f954 	bl	8000c28 <MX_DMA_Init>
  MX_UART4_Init();
 8000980:	f000 f906 	bl	8000b90 <MX_UART4_Init>
  MX_SPI2_Init();
 8000984:	f000 f878 	bl	8000a78 <MX_SPI2_Init>
  MX_TIM2_Init();
 8000988:	f000 f8b4 	bl	8000af4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim2);
 800098c:	480f      	ldr	r0, [pc, #60]	@ (80009cc <main+0x60>)
 800098e:	f002 feb9 	bl	8003704 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT(&huart4, &rx_byte, 1); //omogucujemo interrupt da pove≈æemo python sa mikrokontrolerom
 8000992:	2201      	movs	r2, #1
 8000994:	490e      	ldr	r1, [pc, #56]	@ (80009d0 <main+0x64>)
 8000996:	480f      	ldr	r0, [pc, #60]	@ (80009d4 <main+0x68>)
 8000998:	f003 fcc4 	bl	8004324 <HAL_UART_Receive_IT>

  myPacket.header = 0xAA;
 800099c:	4b0e      	ldr	r3, [pc, #56]	@ (80009d8 <main+0x6c>)
 800099e:	22aa      	movs	r2, #170	@ 0xaa
 80009a0:	701a      	strb	r2, [r3, #0]
  myPacket.footer = 0x0A;
 80009a2:	4b0d      	ldr	r3, [pc, #52]	@ (80009d8 <main+0x6c>)
 80009a4:	220a      	movs	r2, #10
 80009a6:	725a      	strb	r2, [r3, #9]
  myPacket.bpm = 0;
 80009a8:	4b0b      	ldr	r3, [pc, #44]	@ (80009d8 <main+0x6c>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	715a      	strb	r2, [r3, #5]
 80009ae:	2200      	movs	r2, #0
 80009b0:	719a      	strb	r2, [r3, #6]
 80009b2:	2200      	movs	r2, #0
 80009b4:	71da      	strb	r2, [r3, #7]
 80009b6:	2200      	movs	r2, #0
 80009b8:	721a      	strb	r2, [r3, #8]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (streaming)
 80009ba:	4b08      	ldr	r3, [pc, #32]	@ (80009dc <main+0x70>)
 80009bc:	781b      	ldrb	r3, [r3, #0]
 80009be:	b2db      	uxtb	r3, r3
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d1fa      	bne.n	80009ba <main+0x4e>
	     //HAL_Delay(5);
	    }
	    else
	    {
	      // Kad nema streaming, provjeri UART komande
	      HAL_Delay(10);
 80009c4:	200a      	movs	r0, #10
 80009c6:	f000 fe1d 	bl	8001604 <HAL_Delay>
	  if (streaming)
 80009ca:	e7f6      	b.n	80009ba <main+0x4e>
 80009cc:	200004a4 	.word	0x200004a4
 80009d0:	20000644 	.word	0x20000644
 80009d4:	200004f0 	.word	0x200004f0
 80009d8:	20000678 	.word	0x20000678
 80009dc:	20000669 	.word	0x20000669

080009e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b094      	sub	sp, #80	@ 0x50
 80009e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009e6:	f107 0318 	add.w	r3, r7, #24
 80009ea:	2238      	movs	r2, #56	@ 0x38
 80009ec:	2100      	movs	r1, #0
 80009ee:	4618      	mov	r0, r3
 80009f0:	f005 fef0 	bl	80067d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009f4:	1d3b      	adds	r3, r7, #4
 80009f6:	2200      	movs	r2, #0
 80009f8:	601a      	str	r2, [r3, #0]
 80009fa:	605a      	str	r2, [r3, #4]
 80009fc:	609a      	str	r2, [r3, #8]
 80009fe:	60da      	str	r2, [r3, #12]
 8000a00:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a02:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000a06:	f001 fc2b 	bl	8002260 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a0a:	2302      	movs	r3, #2
 8000a0c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a0e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000a12:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a14:	2340      	movs	r3, #64	@ 0x40
 8000a16:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a18:	2302      	movs	r3, #2
 8000a1a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a1c:	2302      	movs	r3, #2
 8000a1e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000a20:	2301      	movs	r3, #1
 8000a22:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 9;
 8000a24:	2309      	movs	r3, #9
 8000a26:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a28:	2302      	movs	r3, #2
 8000a2a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000a2c:	2302      	movs	r3, #2
 8000a2e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000a30:	2302      	movs	r3, #2
 8000a32:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a34:	f107 0318 	add.w	r3, r7, #24
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f001 fcc5 	bl	80023c8 <HAL_RCC_OscConfig>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d001      	beq.n	8000a48 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8000a44:	f000 fb00 	bl	8001048 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a48:	230f      	movs	r3, #15
 8000a4a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a4c:	2303      	movs	r3, #3
 8000a4e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a50:	2300      	movs	r3, #0
 8000a52:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a54:	2300      	movs	r3, #0
 8000a56:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000a5c:	1d3b      	adds	r3, r7, #4
 8000a5e:	2102      	movs	r1, #2
 8000a60:	4618      	mov	r0, r3
 8000a62:	f001 ffc3 	bl	80029ec <HAL_RCC_ClockConfig>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d001      	beq.n	8000a70 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000a6c:	f000 faec 	bl	8001048 <Error_Handler>
  }
}
 8000a70:	bf00      	nop
 8000a72:	3750      	adds	r7, #80	@ 0x50
 8000a74:	46bd      	mov	sp, r7
 8000a76:	bd80      	pop	{r7, pc}

08000a78 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000a7c:	4b1b      	ldr	r3, [pc, #108]	@ (8000aec <MX_SPI2_Init+0x74>)
 8000a7e:	4a1c      	ldr	r2, [pc, #112]	@ (8000af0 <MX_SPI2_Init+0x78>)
 8000a80:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000a82:	4b1a      	ldr	r3, [pc, #104]	@ (8000aec <MX_SPI2_Init+0x74>)
 8000a84:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000a88:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000a8a:	4b18      	ldr	r3, [pc, #96]	@ (8000aec <MX_SPI2_Init+0x74>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8000a90:	4b16      	ldr	r3, [pc, #88]	@ (8000aec <MX_SPI2_Init+0x74>)
 8000a92:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000a96:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a98:	4b14      	ldr	r3, [pc, #80]	@ (8000aec <MX_SPI2_Init+0x74>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a9e:	4b13      	ldr	r3, [pc, #76]	@ (8000aec <MX_SPI2_Init+0x74>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000aa4:	4b11      	ldr	r3, [pc, #68]	@ (8000aec <MX_SPI2_Init+0x74>)
 8000aa6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000aaa:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000aac:	4b0f      	ldr	r3, [pc, #60]	@ (8000aec <MX_SPI2_Init+0x74>)
 8000aae:	2210      	movs	r2, #16
 8000ab0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ab2:	4b0e      	ldr	r3, [pc, #56]	@ (8000aec <MX_SPI2_Init+0x74>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ab8:	4b0c      	ldr	r3, [pc, #48]	@ (8000aec <MX_SPI2_Init+0x74>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000abe:	4b0b      	ldr	r3, [pc, #44]	@ (8000aec <MX_SPI2_Init+0x74>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000ac4:	4b09      	ldr	r3, [pc, #36]	@ (8000aec <MX_SPI2_Init+0x74>)
 8000ac6:	2207      	movs	r2, #7
 8000ac8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000aca:	4b08      	ldr	r3, [pc, #32]	@ (8000aec <MX_SPI2_Init+0x74>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000ad0:	4b06      	ldr	r3, [pc, #24]	@ (8000aec <MX_SPI2_Init+0x74>)
 8000ad2:	2208      	movs	r2, #8
 8000ad4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000ad6:	4805      	ldr	r0, [pc, #20]	@ (8000aec <MX_SPI2_Init+0x74>)
 8000ad8:	f002 fbf2 	bl	80032c0 <HAL_SPI_Init>
 8000adc:	4603      	mov	r3, r0
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d001      	beq.n	8000ae6 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000ae2:	f000 fab1 	bl	8001048 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000ae6:	bf00      	nop
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	20000380 	.word	0x20000380
 8000af0:	40003800 	.word	0x40003800

08000af4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b088      	sub	sp, #32
 8000af8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000afa:	f107 0310 	add.w	r3, r7, #16
 8000afe:	2200      	movs	r2, #0
 8000b00:	601a      	str	r2, [r3, #0]
 8000b02:	605a      	str	r2, [r3, #4]
 8000b04:	609a      	str	r2, [r3, #8]
 8000b06:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b08:	1d3b      	adds	r3, r7, #4
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	601a      	str	r2, [r3, #0]
 8000b0e:	605a      	str	r2, [r3, #4]
 8000b10:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000b12:	4b1e      	ldr	r3, [pc, #120]	@ (8000b8c <MX_TIM2_Init+0x98>)
 8000b14:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000b18:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7200;
 8000b1a:	4b1c      	ldr	r3, [pc, #112]	@ (8000b8c <MX_TIM2_Init+0x98>)
 8000b1c:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8000b20:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b22:	4b1a      	ldr	r3, [pc, #104]	@ (8000b8c <MX_TIM2_Init+0x98>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 78;
 8000b28:	4b18      	ldr	r3, [pc, #96]	@ (8000b8c <MX_TIM2_Init+0x98>)
 8000b2a:	224e      	movs	r2, #78	@ 0x4e
 8000b2c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b2e:	4b17      	ldr	r3, [pc, #92]	@ (8000b8c <MX_TIM2_Init+0x98>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b34:	4b15      	ldr	r3, [pc, #84]	@ (8000b8c <MX_TIM2_Init+0x98>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000b3a:	4814      	ldr	r0, [pc, #80]	@ (8000b8c <MX_TIM2_Init+0x98>)
 8000b3c:	f002 fd8b 	bl	8003656 <HAL_TIM_Base_Init>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d001      	beq.n	8000b4a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000b46:	f000 fa7f 	bl	8001048 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b4a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b4e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000b50:	f107 0310 	add.w	r3, r7, #16
 8000b54:	4619      	mov	r1, r3
 8000b56:	480d      	ldr	r0, [pc, #52]	@ (8000b8c <MX_TIM2_Init+0x98>)
 8000b58:	f002 ff9c 	bl	8003a94 <HAL_TIM_ConfigClockSource>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d001      	beq.n	8000b66 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000b62:	f000 fa71 	bl	8001048 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b66:	2300      	movs	r3, #0
 8000b68:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b6e:	1d3b      	adds	r3, r7, #4
 8000b70:	4619      	mov	r1, r3
 8000b72:	4806      	ldr	r0, [pc, #24]	@ (8000b8c <MX_TIM2_Init+0x98>)
 8000b74:	f003 fa1c 	bl	8003fb0 <HAL_TIMEx_MasterConfigSynchronization>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d001      	beq.n	8000b82 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000b7e:	f000 fa63 	bl	8001048 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000b82:	bf00      	nop
 8000b84:	3720      	adds	r7, #32
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	200004a4 	.word	0x200004a4

08000b90 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000b94:	4b22      	ldr	r3, [pc, #136]	@ (8000c20 <MX_UART4_Init+0x90>)
 8000b96:	4a23      	ldr	r2, [pc, #140]	@ (8000c24 <MX_UART4_Init+0x94>)
 8000b98:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000b9a:	4b21      	ldr	r3, [pc, #132]	@ (8000c20 <MX_UART4_Init+0x90>)
 8000b9c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ba0:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000ba2:	4b1f      	ldr	r3, [pc, #124]	@ (8000c20 <MX_UART4_Init+0x90>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000ba8:	4b1d      	ldr	r3, [pc, #116]	@ (8000c20 <MX_UART4_Init+0x90>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000bae:	4b1c      	ldr	r3, [pc, #112]	@ (8000c20 <MX_UART4_Init+0x90>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000bb4:	4b1a      	ldr	r3, [pc, #104]	@ (8000c20 <MX_UART4_Init+0x90>)
 8000bb6:	220c      	movs	r2, #12
 8000bb8:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bba:	4b19      	ldr	r3, [pc, #100]	@ (8000c20 <MX_UART4_Init+0x90>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bc0:	4b17      	ldr	r3, [pc, #92]	@ (8000c20 <MX_UART4_Init+0x90>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000bc6:	4b16      	ldr	r3, [pc, #88]	@ (8000c20 <MX_UART4_Init+0x90>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000bcc:	4b14      	ldr	r3, [pc, #80]	@ (8000c20 <MX_UART4_Init+0x90>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000bd2:	4b13      	ldr	r3, [pc, #76]	@ (8000c20 <MX_UART4_Init+0x90>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000bd8:	4811      	ldr	r0, [pc, #68]	@ (8000c20 <MX_UART4_Init+0x90>)
 8000bda:	f003 fac5 	bl	8004168 <HAL_UART_Init>
 8000bde:	4603      	mov	r3, r0
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d001      	beq.n	8000be8 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8000be4:	f000 fa30 	bl	8001048 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000be8:	2100      	movs	r1, #0
 8000bea:	480d      	ldr	r0, [pc, #52]	@ (8000c20 <MX_UART4_Init+0x90>)
 8000bec:	f005 fd27 	bl	800663e <HAL_UARTEx_SetTxFifoThreshold>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d001      	beq.n	8000bfa <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8000bf6:	f000 fa27 	bl	8001048 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000bfa:	2100      	movs	r1, #0
 8000bfc:	4808      	ldr	r0, [pc, #32]	@ (8000c20 <MX_UART4_Init+0x90>)
 8000bfe:	f005 fd5c 	bl	80066ba <HAL_UARTEx_SetRxFifoThreshold>
 8000c02:	4603      	mov	r3, r0
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d001      	beq.n	8000c0c <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8000c08:	f000 fa1e 	bl	8001048 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8000c0c:	4804      	ldr	r0, [pc, #16]	@ (8000c20 <MX_UART4_Init+0x90>)
 8000c0e:	f005 fcdd 	bl	80065cc <HAL_UARTEx_DisableFifoMode>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d001      	beq.n	8000c1c <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8000c18:	f000 fa16 	bl	8001048 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000c1c:	bf00      	nop
 8000c1e:	bd80      	pop	{r7, pc}
 8000c20:	200004f0 	.word	0x200004f0
 8000c24:	40004c00 	.word	0x40004c00

08000c28 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b082      	sub	sp, #8
 8000c2c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000c2e:	4b1e      	ldr	r3, [pc, #120]	@ (8000ca8 <MX_DMA_Init+0x80>)
 8000c30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c32:	4a1d      	ldr	r2, [pc, #116]	@ (8000ca8 <MX_DMA_Init+0x80>)
 8000c34:	f043 0304 	orr.w	r3, r3, #4
 8000c38:	6493      	str	r3, [r2, #72]	@ 0x48
 8000c3a:	4b1b      	ldr	r3, [pc, #108]	@ (8000ca8 <MX_DMA_Init+0x80>)
 8000c3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c3e:	f003 0304 	and.w	r3, r3, #4
 8000c42:	607b      	str	r3, [r7, #4]
 8000c44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c46:	4b18      	ldr	r3, [pc, #96]	@ (8000ca8 <MX_DMA_Init+0x80>)
 8000c48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c4a:	4a17      	ldr	r2, [pc, #92]	@ (8000ca8 <MX_DMA_Init+0x80>)
 8000c4c:	f043 0301 	orr.w	r3, r3, #1
 8000c50:	6493      	str	r3, [r2, #72]	@ 0x48
 8000c52:	4b15      	ldr	r3, [pc, #84]	@ (8000ca8 <MX_DMA_Init+0x80>)
 8000c54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c56:	f003 0301 	and.w	r3, r3, #1
 8000c5a:	603b      	str	r3, [r7, #0]
 8000c5c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000c5e:	2200      	movs	r2, #0
 8000c60:	2100      	movs	r1, #0
 8000c62:	200b      	movs	r0, #11
 8000c64:	f000 fdcb 	bl	80017fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000c68:	200b      	movs	r0, #11
 8000c6a:	f000 fde2 	bl	8001832 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000c6e:	2200      	movs	r2, #0
 8000c70:	2100      	movs	r1, #0
 8000c72:	200c      	movs	r0, #12
 8000c74:	f000 fdc3 	bl	80017fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000c78:	200c      	movs	r0, #12
 8000c7a:	f000 fdda 	bl	8001832 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000c7e:	2200      	movs	r2, #0
 8000c80:	2100      	movs	r1, #0
 8000c82:	200d      	movs	r0, #13
 8000c84:	f000 fdbb 	bl	80017fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000c88:	200d      	movs	r0, #13
 8000c8a:	f000 fdd2 	bl	8001832 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8000c8e:	2200      	movs	r2, #0
 8000c90:	2100      	movs	r1, #0
 8000c92:	200e      	movs	r0, #14
 8000c94:	f000 fdb3 	bl	80017fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000c98:	200e      	movs	r0, #14
 8000c9a:	f000 fdca 	bl	8001832 <HAL_NVIC_EnableIRQ>

}
 8000c9e:	bf00      	nop
 8000ca0:	3708      	adds	r7, #8
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	40021000 	.word	0x40021000

08000cac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b08a      	sub	sp, #40	@ 0x28
 8000cb0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cb2:	f107 0314 	add.w	r3, r7, #20
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	601a      	str	r2, [r3, #0]
 8000cba:	605a      	str	r2, [r3, #4]
 8000cbc:	609a      	str	r2, [r3, #8]
 8000cbe:	60da      	str	r2, [r3, #12]
 8000cc0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cc2:	4b38      	ldr	r3, [pc, #224]	@ (8000da4 <MX_GPIO_Init+0xf8>)
 8000cc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cc6:	4a37      	ldr	r2, [pc, #220]	@ (8000da4 <MX_GPIO_Init+0xf8>)
 8000cc8:	f043 0304 	orr.w	r3, r3, #4
 8000ccc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cce:	4b35      	ldr	r3, [pc, #212]	@ (8000da4 <MX_GPIO_Init+0xf8>)
 8000cd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cd2:	f003 0304 	and.w	r3, r3, #4
 8000cd6:	613b      	str	r3, [r7, #16]
 8000cd8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000cda:	4b32      	ldr	r3, [pc, #200]	@ (8000da4 <MX_GPIO_Init+0xf8>)
 8000cdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cde:	4a31      	ldr	r2, [pc, #196]	@ (8000da4 <MX_GPIO_Init+0xf8>)
 8000ce0:	f043 0320 	orr.w	r3, r3, #32
 8000ce4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ce6:	4b2f      	ldr	r3, [pc, #188]	@ (8000da4 <MX_GPIO_Init+0xf8>)
 8000ce8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cea:	f003 0320 	and.w	r3, r3, #32
 8000cee:	60fb      	str	r3, [r7, #12]
 8000cf0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cf2:	4b2c      	ldr	r3, [pc, #176]	@ (8000da4 <MX_GPIO_Init+0xf8>)
 8000cf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cf6:	4a2b      	ldr	r2, [pc, #172]	@ (8000da4 <MX_GPIO_Init+0xf8>)
 8000cf8:	f043 0301 	orr.w	r3, r3, #1
 8000cfc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cfe:	4b29      	ldr	r3, [pc, #164]	@ (8000da4 <MX_GPIO_Init+0xf8>)
 8000d00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d02:	f003 0301 	and.w	r3, r3, #1
 8000d06:	60bb      	str	r3, [r7, #8]
 8000d08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d0a:	4b26      	ldr	r3, [pc, #152]	@ (8000da4 <MX_GPIO_Init+0xf8>)
 8000d0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d0e:	4a25      	ldr	r2, [pc, #148]	@ (8000da4 <MX_GPIO_Init+0xf8>)
 8000d10:	f043 0302 	orr.w	r3, r3, #2
 8000d14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d16:	4b23      	ldr	r3, [pc, #140]	@ (8000da4 <MX_GPIO_Init+0xf8>)
 8000d18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d1a:	f003 0302 	and.w	r3, r3, #2
 8000d1e:	607b      	str	r3, [r7, #4]
 8000d20:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000d22:	2200      	movs	r2, #0
 8000d24:	2120      	movs	r1, #32
 8000d26:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d2a:	f001 fa5d 	bl	80021e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000d2e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d34:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000d38:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000d3e:	f107 0314 	add.w	r3, r7, #20
 8000d42:	4619      	mov	r1, r3
 8000d44:	4818      	ldr	r0, [pc, #96]	@ (8000da8 <MX_GPIO_Init+0xfc>)
 8000d46:	f001 f8cd 	bl	8001ee4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPUART1_TX_Pin LPUART1_RX_Pin */
  GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8000d4a:	230c      	movs	r3, #12
 8000d4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d4e:	2302      	movs	r3, #2
 8000d50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d52:	2300      	movs	r3, #0
 8000d54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d56:	2300      	movs	r3, #0
 8000d58:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8000d5a:	230c      	movs	r3, #12
 8000d5c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d5e:	f107 0314 	add.w	r3, r7, #20
 8000d62:	4619      	mov	r1, r3
 8000d64:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d68:	f001 f8bc 	bl	8001ee4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000d6c:	2320      	movs	r3, #32
 8000d6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d70:	2301      	movs	r3, #1
 8000d72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d74:	2300      	movs	r3, #0
 8000d76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000d7c:	f107 0314 	add.w	r3, r7, #20
 8000d80:	4619      	mov	r1, r3
 8000d82:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d86:	f001 f8ad 	bl	8001ee4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	2100      	movs	r1, #0
 8000d8e:	2028      	movs	r0, #40	@ 0x28
 8000d90:	f000 fd35 	bl	80017fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000d94:	2028      	movs	r0, #40	@ 0x28
 8000d96:	f000 fd4c 	bl	8001832 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000d9a:	bf00      	nop
 8000d9c:	3728      	adds	r7, #40	@ 0x28
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}
 8000da2:	bf00      	nop
 8000da4:	40021000 	.word	0x40021000
 8000da8:	48000800 	.word	0x48000800

08000dac <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
//Nakon ≈°to se triggera interrupt na rx, ova se funkcija automatski poziva

{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b082      	sub	sp, #8
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
    if (huart->Instance == UART4)
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	4a2b      	ldr	r2, [pc, #172]	@ (8000e68 <HAL_UART_RxCpltCallback+0xbc>)
 8000dba:	4293      	cmp	r3, r2
 8000dbc:	d14f      	bne.n	8000e5e <HAL_UART_RxCpltCallback+0xb2>
    {
        if (rx_byte == '\n')   // kraj poruke, poruke koje ≈°aljemo iz pythonu moraju zavrsavat na '\n'
 8000dbe:	4b2b      	ldr	r3, [pc, #172]	@ (8000e6c <HAL_UART_RxCpltCallback+0xc0>)
 8000dc0:	781b      	ldrb	r3, [r3, #0]
 8000dc2:	2b0a      	cmp	r3, #10
 8000dc4:	d134      	bne.n	8000e30 <HAL_UART_RxCpltCallback+0x84>
        {
            rx_buffer[rx_index] = '\0';
 8000dc6:	4b2a      	ldr	r3, [pc, #168]	@ (8000e70 <HAL_UART_RxCpltCallback+0xc4>)
 8000dc8:	781b      	ldrb	r3, [r3, #0]
 8000dca:	461a      	mov	r2, r3
 8000dcc:	4b29      	ldr	r3, [pc, #164]	@ (8000e74 <HAL_UART_RxCpltCallback+0xc8>)
 8000dce:	2100      	movs	r1, #0
 8000dd0:	5499      	strb	r1, [r3, r2]
            rx_index = 0;
 8000dd2:	4b27      	ldr	r3, [pc, #156]	@ (8000e70 <HAL_UART_RxCpltCallback+0xc4>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	701a      	strb	r2, [r3, #0]

            if (strcmp(rx_buffer, "#?#") == 0)
 8000dd8:	4927      	ldr	r1, [pc, #156]	@ (8000e78 <HAL_UART_RxCpltCallback+0xcc>)
 8000dda:	4826      	ldr	r0, [pc, #152]	@ (8000e74 <HAL_UART_RxCpltCallback+0xc8>)
 8000ddc:	f7ff fa1c 	bl	8000218 <strcmp>
 8000de0:	4603      	mov	r3, r0
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d106      	bne.n	8000df4 <HAL_UART_RxCpltCallback+0x48>
            {
                // SYNC zahtjev saljemo sa uartom u python skriptu
            	//preko uarta5 ≈°aljemo znak !, koji sadr≈æi samo jedan bajt i timeout je 100ms
                HAL_UART_Transmit(&huart4, (uint8_t*)"!", 1, 100);
 8000de6:	2364      	movs	r3, #100	@ 0x64
 8000de8:	2201      	movs	r2, #1
 8000dea:	4924      	ldr	r1, [pc, #144]	@ (8000e7c <HAL_UART_RxCpltCallback+0xd0>)
 8000dec:	4824      	ldr	r0, [pc, #144]	@ (8000e80 <HAL_UART_RxCpltCallback+0xd4>)
 8000dee:	f003 fa0b 	bl	8004208 <HAL_UART_Transmit>
 8000df2:	e02f      	b.n	8000e54 <HAL_UART_RxCpltCallback+0xa8>
            }
            else if (strcmp(rx_buffer, "#A#") == 0)
 8000df4:	4923      	ldr	r1, [pc, #140]	@ (8000e84 <HAL_UART_RxCpltCallback+0xd8>)
 8000df6:	481f      	ldr	r0, [pc, #124]	@ (8000e74 <HAL_UART_RxCpltCallback+0xc8>)
 8000df8:	f7ff fa0e 	bl	8000218 <strcmp>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d107      	bne.n	8000e12 <HAL_UART_RxCpltCallback+0x66>
            {
            	//strcmp(a,b) - usporedjuje dva stringa i ako su jednaki vraca nulu
                // START STREAM
            	HAL_UART_Receive_IT(&huart4, &rx_byte, 1);
 8000e02:	2201      	movs	r2, #1
 8000e04:	4919      	ldr	r1, [pc, #100]	@ (8000e6c <HAL_UART_RxCpltCallback+0xc0>)
 8000e06:	481e      	ldr	r0, [pc, #120]	@ (8000e80 <HAL_UART_RxCpltCallback+0xd4>)
 8000e08:	f003 fa8c 	bl	8004324 <HAL_UART_Receive_IT>
            	start_stream();
 8000e0c:	f000 f88e 	bl	8000f2c <start_stream>
 8000e10:	e020      	b.n	8000e54 <HAL_UART_RxCpltCallback+0xa8>
            }
            else if (strcmp(rx_buffer, "#S#") == 0)
 8000e12:	491d      	ldr	r1, [pc, #116]	@ (8000e88 <HAL_UART_RxCpltCallback+0xdc>)
 8000e14:	4817      	ldr	r0, [pc, #92]	@ (8000e74 <HAL_UART_RxCpltCallback+0xc8>)
 8000e16:	f7ff f9ff 	bl	8000218 <strcmp>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d102      	bne.n	8000e26 <HAL_UART_RxCpltCallback+0x7a>
            {
                // STOP STREAM
                stop_streaming();
 8000e20:	f000 f870 	bl	8000f04 <stop_streaming>
 8000e24:	e016      	b.n	8000e54 <HAL_UART_RxCpltCallback+0xa8>
            }
            else if(strcmp(rx_buffer, "#D#") == 0)
 8000e26:	4919      	ldr	r1, [pc, #100]	@ (8000e8c <HAL_UART_RxCpltCallback+0xe0>)
 8000e28:	4812      	ldr	r0, [pc, #72]	@ (8000e74 <HAL_UART_RxCpltCallback+0xc8>)
 8000e2a:	f7ff f9f5 	bl	8000218 <strcmp>
 8000e2e:	e011      	b.n	8000e54 <HAL_UART_RxCpltCallback+0xa8>

            }
        }
        else
        {
            rx_buffer[rx_index++] = rx_byte;
 8000e30:	4b0f      	ldr	r3, [pc, #60]	@ (8000e70 <HAL_UART_RxCpltCallback+0xc4>)
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	1c5a      	adds	r2, r3, #1
 8000e36:	b2d1      	uxtb	r1, r2
 8000e38:	4a0d      	ldr	r2, [pc, #52]	@ (8000e70 <HAL_UART_RxCpltCallback+0xc4>)
 8000e3a:	7011      	strb	r1, [r2, #0]
 8000e3c:	461a      	mov	r2, r3
 8000e3e:	4b0b      	ldr	r3, [pc, #44]	@ (8000e6c <HAL_UART_RxCpltCallback+0xc0>)
 8000e40:	7819      	ldrb	r1, [r3, #0]
 8000e42:	4b0c      	ldr	r3, [pc, #48]	@ (8000e74 <HAL_UART_RxCpltCallback+0xc8>)
 8000e44:	5499      	strb	r1, [r3, r2]
            if (rx_index >= sizeof(rx_buffer))
 8000e46:	4b0a      	ldr	r3, [pc, #40]	@ (8000e70 <HAL_UART_RxCpltCallback+0xc4>)
 8000e48:	781b      	ldrb	r3, [r3, #0]
 8000e4a:	2b1f      	cmp	r3, #31
 8000e4c:	d902      	bls.n	8000e54 <HAL_UART_RxCpltCallback+0xa8>
                rx_index = 0;
 8000e4e:	4b08      	ldr	r3, [pc, #32]	@ (8000e70 <HAL_UART_RxCpltCallback+0xc4>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	701a      	strb	r2, [r3, #0]
        }

        HAL_UART_Receive_IT(&huart4, &rx_byte, 1);
 8000e54:	2201      	movs	r2, #1
 8000e56:	4905      	ldr	r1, [pc, #20]	@ (8000e6c <HAL_UART_RxCpltCallback+0xc0>)
 8000e58:	4809      	ldr	r0, [pc, #36]	@ (8000e80 <HAL_UART_RxCpltCallback+0xd4>)
 8000e5a:	f003 fa63 	bl	8004324 <HAL_UART_Receive_IT>

    }
}
 8000e5e:	bf00      	nop
 8000e60:	3708      	adds	r7, #8
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}
 8000e66:	bf00      	nop
 8000e68:	40004c00 	.word	0x40004c00
 8000e6c:	20000644 	.word	0x20000644
 8000e70:	20000668 	.word	0x20000668
 8000e74:	20000648 	.word	0x20000648
 8000e78:	08006844 	.word	0x08006844
 8000e7c:	08006848 	.word	0x08006848
 8000e80:	200004f0 	.word	0x200004f0
 8000e84:	0800684c 	.word	0x0800684c
 8000e88:	08006850 	.word	0x08006850
 8000e8c:	08006854 	.word	0x08006854

08000e90 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim){
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000ea0:	d122      	bne.n	8000ee8 <HAL_TIM_PeriodElapsedCallback+0x58>

		if (streaming)
 8000ea2:	4b13      	ldr	r3, [pc, #76]	@ (8000ef0 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000ea4:	781b      	ldrb	r3, [r3, #0]
 8000ea6:	b2db      	uxtb	r3, r3
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d01d      	beq.n	8000ee8 <HAL_TIM_PeriodElapsedCallback+0x58>
			   {
			     // Po≈°alji paket

			      data = generate_ecg_sample();
 8000eac:	f000 f854 	bl	8000f58 <generate_ecg_sample>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	4a10      	ldr	r2, [pc, #64]	@ (8000ef4 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8000eb4:	6013      	str	r3, [r2, #0]
			      myPacket.ecg_raw = data;
 8000eb6:	4b0f      	ldr	r3, [pc, #60]	@ (8000ef4 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	461a      	mov	r2, r3
 8000ebc:	4b0e      	ldr	r3, [pc, #56]	@ (8000ef8 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8000ebe:	f8c3 2001 	str.w	r2, [r3, #1]
			      bpm = PanTompkins_Process(data);
 8000ec2:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef4 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f7ff fb46 	bl	8000558 <PanTompkins_Process>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	4a0b      	ldr	r2, [pc, #44]	@ (8000efc <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8000ed0:	6013      	str	r3, [r2, #0]
			      myPacket.bpm = bpm;
 8000ed2:	4b0a      	ldr	r3, [pc, #40]	@ (8000efc <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	4a08      	ldr	r2, [pc, #32]	@ (8000ef8 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8000ed8:	f8c2 3005 	str.w	r3, [r2, #5]

			      HAL_UART_Transmit(&huart4, (uint8_t*)&myPacket, sizeof(myPacket), 5); //5 ms timeout
 8000edc:	2305      	movs	r3, #5
 8000ede:	220a      	movs	r2, #10
 8000ee0:	4905      	ldr	r1, [pc, #20]	@ (8000ef8 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8000ee2:	4807      	ldr	r0, [pc, #28]	@ (8000f00 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000ee4:	f003 f990 	bl	8004208 <HAL_UART_Transmit>
			   }

	}


}
 8000ee8:	bf00      	nop
 8000eea:	3708      	adds	r7, #8
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}
 8000ef0:	20000669 	.word	0x20000669
 8000ef4:	2000066c 	.word	0x2000066c
 8000ef8:	20000678 	.word	0x20000678
 8000efc:	20000674 	.word	0x20000674
 8000f00:	200004f0 	.word	0x200004f0

08000f04 <stop_streaming>:


void stop_streaming(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
	transfer_complete = 0;
 8000f08:	4b05      	ldr	r3, [pc, #20]	@ (8000f20 <stop_streaming+0x1c>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	701a      	strb	r2, [r3, #0]
    streaming = 0;
 8000f0e:	4b05      	ldr	r3, [pc, #20]	@ (8000f24 <stop_streaming+0x20>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	701a      	strb	r2, [r3, #0]
    HAL_UART_AbortTransmit(&huart4);
 8000f14:	4804      	ldr	r0, [pc, #16]	@ (8000f28 <stop_streaming+0x24>)
 8000f16:	f003 fad1 	bl	80044bc <HAL_UART_AbortTransmit>
}
 8000f1a:	bf00      	nop
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	2000000d 	.word	0x2000000d
 8000f24:	20000669 	.word	0x20000669
 8000f28:	200004f0 	.word	0x200004f0

08000f2c <start_stream>:


void start_stream(void){
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
	if (!streaming)
 8000f30:	4b07      	ldr	r3, [pc, #28]	@ (8000f50 <start_stream+0x24>)
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	b2db      	uxtb	r3, r3
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d105      	bne.n	8000f46 <start_stream+0x1a>
	  {
	    streaming = 1;
 8000f3a:	4b05      	ldr	r3, [pc, #20]	@ (8000f50 <start_stream+0x24>)
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	701a      	strb	r2, [r3, #0]
	    transfer_complete = 1;
 8000f40:	4b04      	ldr	r3, [pc, #16]	@ (8000f54 <start_stream+0x28>)
 8000f42:	2201      	movs	r2, #1
 8000f44:	701a      	strb	r2, [r3, #0]
	  }
}
 8000f46:	bf00      	nop
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4e:	4770      	bx	lr
 8000f50:	20000669 	.word	0x20000669
 8000f54:	2000000d 	.word	0x2000000d

08000f58 <generate_ecg_sample>:



int generate_ecg_sample(void)
	{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
    if(mock_index == 1299){
 8000f5c:	4b0e      	ldr	r3, [pc, #56]	@ (8000f98 <generate_ecg_sample+0x40>)
 8000f5e:	881b      	ldrh	r3, [r3, #0]
 8000f60:	b29b      	uxth	r3, r3
 8000f62:	f240 5213 	movw	r2, #1299	@ 0x513
 8000f66:	4293      	cmp	r3, r2
 8000f68:	d102      	bne.n	8000f70 <generate_ecg_sample+0x18>
    	mock_index = 0;
 8000f6a:	4b0b      	ldr	r3, [pc, #44]	@ (8000f98 <generate_ecg_sample+0x40>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	801a      	strh	r2, [r3, #0]
    }
    mock_index += 1;
 8000f70:	4b09      	ldr	r3, [pc, #36]	@ (8000f98 <generate_ecg_sample+0x40>)
 8000f72:	881b      	ldrh	r3, [r3, #0]
 8000f74:	b29b      	uxth	r3, r3
 8000f76:	3301      	adds	r3, #1
 8000f78:	b29a      	uxth	r2, r3
 8000f7a:	4b07      	ldr	r3, [pc, #28]	@ (8000f98 <generate_ecg_sample+0x40>)
 8000f7c:	801a      	strh	r2, [r3, #0]
    return ecg_mock_data[mock_index];
 8000f7e:	4b06      	ldr	r3, [pc, #24]	@ (8000f98 <generate_ecg_sample+0x40>)
 8000f80:	881b      	ldrh	r3, [r3, #0]
 8000f82:	b29b      	uxth	r3, r3
 8000f84:	461a      	mov	r2, r3
 8000f86:	4b05      	ldr	r3, [pc, #20]	@ (8000f9c <generate_ecg_sample+0x44>)
 8000f88:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]

	}
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop
 8000f98:	20000670 	.word	0x20000670
 8000f9c:	08006858 	.word	0x08006858

08000fa0 <HAL_UART_TxCpltCallback>:


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b082      	sub	sp, #8
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
	if(huart->Instance == UART4)
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	4a1f      	ldr	r2, [pc, #124]	@ (800102c <HAL_UART_TxCpltCallback+0x8c>)
 8000fae:	4293      	cmp	r3, r2
 8000fb0:	d137      	bne.n	8001022 <HAL_UART_TxCpltCallback+0x82>
	    {
	        transfer_complete = 1;
 8000fb2:	4b1f      	ldr	r3, [pc, #124]	@ (8001030 <HAL_UART_TxCpltCallback+0x90>)
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	701a      	strb	r2, [r3, #0]

	        // Ako je streaming jo≈° uvijek aktivan, odmah po≈°alji sljedeƒái "osvje≈æeni" paket
	        if (streaming)
 8000fb8:	4b1e      	ldr	r3, [pc, #120]	@ (8001034 <HAL_UART_TxCpltCallback+0x94>)
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	b2db      	uxtb	r3, r3
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d02f      	beq.n	8001022 <HAL_UART_TxCpltCallback+0x82>
	        {
	            // Ovdje mo≈æe≈° malo promijeniti podatke da vidi≈° promjenu u Pythonu
	            if(toggle){
 8000fc2:	4b1d      	ldr	r3, [pc, #116]	@ (8001038 <HAL_UART_TxCpltCallback+0x98>)
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	b2db      	uxtb	r3, r3
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d012      	beq.n	8000ff2 <HAL_UART_TxCpltCallback+0x52>
	            	data = data + 1;
 8000fcc:	4b1b      	ldr	r3, [pc, #108]	@ (800103c <HAL_UART_TxCpltCallback+0x9c>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	3301      	adds	r3, #1
 8000fd2:	4a1a      	ldr	r2, [pc, #104]	@ (800103c <HAL_UART_TxCpltCallback+0x9c>)
 8000fd4:	6013      	str	r3, [r2, #0]
	            	myPacket.ecg_raw = data;
 8000fd6:	4b19      	ldr	r3, [pc, #100]	@ (800103c <HAL_UART_TxCpltCallback+0x9c>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	461a      	mov	r2, r3
 8000fdc:	4b18      	ldr	r3, [pc, #96]	@ (8001040 <HAL_UART_TxCpltCallback+0xa0>)
 8000fde:	f8c3 2001 	str.w	r2, [r3, #1]
	            	if(data == 0) toggle = 0;
 8000fe2:	4b16      	ldr	r3, [pc, #88]	@ (800103c <HAL_UART_TxCpltCallback+0x9c>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d116      	bne.n	8001018 <HAL_UART_TxCpltCallback+0x78>
 8000fea:	4b13      	ldr	r3, [pc, #76]	@ (8001038 <HAL_UART_TxCpltCallback+0x98>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	701a      	strb	r2, [r3, #0]
 8000ff0:	e012      	b.n	8001018 <HAL_UART_TxCpltCallback+0x78>
	            }else{
	            	data = data - 1;
 8000ff2:	4b12      	ldr	r3, [pc, #72]	@ (800103c <HAL_UART_TxCpltCallback+0x9c>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	3b01      	subs	r3, #1
 8000ff8:	4a10      	ldr	r2, [pc, #64]	@ (800103c <HAL_UART_TxCpltCallback+0x9c>)
 8000ffa:	6013      	str	r3, [r2, #0]
	            	myPacket.ecg_raw = data;
 8000ffc:	4b0f      	ldr	r3, [pc, #60]	@ (800103c <HAL_UART_TxCpltCallback+0x9c>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	461a      	mov	r2, r3
 8001002:	4b0f      	ldr	r3, [pc, #60]	@ (8001040 <HAL_UART_TxCpltCallback+0xa0>)
 8001004:	f8c3 2001 	str.w	r2, [r3, #1]
	            	if(data == 4096) toggle = 1;
 8001008:	4b0c      	ldr	r3, [pc, #48]	@ (800103c <HAL_UART_TxCpltCallback+0x9c>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001010:	d102      	bne.n	8001018 <HAL_UART_TxCpltCallback+0x78>
 8001012:	4b09      	ldr	r3, [pc, #36]	@ (8001038 <HAL_UART_TxCpltCallback+0x98>)
 8001014:	2201      	movs	r2, #1
 8001016:	701a      	strb	r2, [r3, #0]

	            }

	            HAL_UART_Transmit_DMA(&huart4, (uint8_t*)&myPacket, sizeof(myPacket));
 8001018:	220a      	movs	r2, #10
 800101a:	4909      	ldr	r1, [pc, #36]	@ (8001040 <HAL_UART_TxCpltCallback+0xa0>)
 800101c:	4809      	ldr	r0, [pc, #36]	@ (8001044 <HAL_UART_TxCpltCallback+0xa4>)
 800101e:	f003 f9cd 	bl	80043bc <HAL_UART_Transmit_DMA>
    //Isto tako, kod prikupljanja podataka bitno je da ne ≈°aljemo podatke sa DMA->UART ƒçim ih dobijemo, tj. slat ƒáemo podatke tek kad skupimo cijeli blok informacija
    //Kada suspendamo program i dalje u python skirpti mozemo vidjet informacije (tu dolazi ona razlika "software" i "hardware"), DMA je nezavisni kontroler i UART je nazavisna periferija u odnosu
    //na procesor koji rad iskljuƒçivo kad nije suspendan, ono ≈°to je pisalo u memoriji i dalje pi≈°e u memoriji, te se dalje ≈°alje u python skriptu preko COM porta
	    }

}
 8001022:	bf00      	nop
 8001024:	3708      	adds	r7, #8
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	40004c00 	.word	0x40004c00
 8001030:	2000000d 	.word	0x2000000d
 8001034:	20000669 	.word	0x20000669
 8001038:	2000000c 	.word	0x2000000c
 800103c:	2000066c 	.word	0x2000066c
 8001040:	20000678 	.word	0x20000678
 8001044:	200004f0 	.word	0x200004f0

08001048 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001048:	b480      	push	{r7}
 800104a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800104c:	b672      	cpsid	i
}
 800104e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001050:	bf00      	nop
 8001052:	e7fd      	b.n	8001050 <Error_Handler+0x8>

08001054 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b082      	sub	sp, #8
 8001058:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800105a:	4b0f      	ldr	r3, [pc, #60]	@ (8001098 <HAL_MspInit+0x44>)
 800105c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800105e:	4a0e      	ldr	r2, [pc, #56]	@ (8001098 <HAL_MspInit+0x44>)
 8001060:	f043 0301 	orr.w	r3, r3, #1
 8001064:	6613      	str	r3, [r2, #96]	@ 0x60
 8001066:	4b0c      	ldr	r3, [pc, #48]	@ (8001098 <HAL_MspInit+0x44>)
 8001068:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800106a:	f003 0301 	and.w	r3, r3, #1
 800106e:	607b      	str	r3, [r7, #4]
 8001070:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001072:	4b09      	ldr	r3, [pc, #36]	@ (8001098 <HAL_MspInit+0x44>)
 8001074:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001076:	4a08      	ldr	r2, [pc, #32]	@ (8001098 <HAL_MspInit+0x44>)
 8001078:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800107c:	6593      	str	r3, [r2, #88]	@ 0x58
 800107e:	4b06      	ldr	r3, [pc, #24]	@ (8001098 <HAL_MspInit+0x44>)
 8001080:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001082:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001086:	603b      	str	r3, [r7, #0]
 8001088:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800108a:	f001 f98d 	bl	80023a8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800108e:	bf00      	nop
 8001090:	3708      	adds	r7, #8
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	40021000 	.word	0x40021000

0800109c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b08a      	sub	sp, #40	@ 0x28
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010a4:	f107 0314 	add.w	r3, r7, #20
 80010a8:	2200      	movs	r2, #0
 80010aa:	601a      	str	r2, [r3, #0]
 80010ac:	605a      	str	r2, [r3, #4]
 80010ae:	609a      	str	r2, [r3, #8]
 80010b0:	60da      	str	r2, [r3, #12]
 80010b2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	4a45      	ldr	r2, [pc, #276]	@ (80011d0 <HAL_SPI_MspInit+0x134>)
 80010ba:	4293      	cmp	r3, r2
 80010bc:	f040 8083 	bne.w	80011c6 <HAL_SPI_MspInit+0x12a>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80010c0:	4b44      	ldr	r3, [pc, #272]	@ (80011d4 <HAL_SPI_MspInit+0x138>)
 80010c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010c4:	4a43      	ldr	r2, [pc, #268]	@ (80011d4 <HAL_SPI_MspInit+0x138>)
 80010c6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80010cc:	4b41      	ldr	r3, [pc, #260]	@ (80011d4 <HAL_SPI_MspInit+0x138>)
 80010ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010d4:	613b      	str	r3, [r7, #16]
 80010d6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010d8:	4b3e      	ldr	r3, [pc, #248]	@ (80011d4 <HAL_SPI_MspInit+0x138>)
 80010da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010dc:	4a3d      	ldr	r2, [pc, #244]	@ (80011d4 <HAL_SPI_MspInit+0x138>)
 80010de:	f043 0302 	orr.w	r3, r3, #2
 80010e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010e4:	4b3b      	ldr	r3, [pc, #236]	@ (80011d4 <HAL_SPI_MspInit+0x138>)
 80010e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010e8:	f003 0302 	and.w	r3, r3, #2
 80010ec:	60fb      	str	r3, [r7, #12]
 80010ee:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80010f0:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80010f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010f6:	2302      	movs	r3, #2
 80010f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fa:	2300      	movs	r3, #0
 80010fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010fe:	2300      	movs	r3, #0
 8001100:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001102:	2305      	movs	r3, #5
 8001104:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001106:	f107 0314 	add.w	r3, r7, #20
 800110a:	4619      	mov	r1, r3
 800110c:	4832      	ldr	r0, [pc, #200]	@ (80011d8 <HAL_SPI_MspInit+0x13c>)
 800110e:	f000 fee9 	bl	8001ee4 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel3;
 8001112:	4b32      	ldr	r3, [pc, #200]	@ (80011dc <HAL_SPI_MspInit+0x140>)
 8001114:	4a32      	ldr	r2, [pc, #200]	@ (80011e0 <HAL_SPI_MspInit+0x144>)
 8001116:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 8001118:	4b30      	ldr	r3, [pc, #192]	@ (80011dc <HAL_SPI_MspInit+0x140>)
 800111a:	220c      	movs	r2, #12
 800111c:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800111e:	4b2f      	ldr	r3, [pc, #188]	@ (80011dc <HAL_SPI_MspInit+0x140>)
 8001120:	2200      	movs	r2, #0
 8001122:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001124:	4b2d      	ldr	r3, [pc, #180]	@ (80011dc <HAL_SPI_MspInit+0x140>)
 8001126:	2200      	movs	r2, #0
 8001128:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800112a:	4b2c      	ldr	r3, [pc, #176]	@ (80011dc <HAL_SPI_MspInit+0x140>)
 800112c:	2280      	movs	r2, #128	@ 0x80
 800112e:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001130:	4b2a      	ldr	r3, [pc, #168]	@ (80011dc <HAL_SPI_MspInit+0x140>)
 8001132:	2200      	movs	r2, #0
 8001134:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001136:	4b29      	ldr	r3, [pc, #164]	@ (80011dc <HAL_SPI_MspInit+0x140>)
 8001138:	2200      	movs	r2, #0
 800113a:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 800113c:	4b27      	ldr	r3, [pc, #156]	@ (80011dc <HAL_SPI_MspInit+0x140>)
 800113e:	2200      	movs	r2, #0
 8001140:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001142:	4b26      	ldr	r3, [pc, #152]	@ (80011dc <HAL_SPI_MspInit+0x140>)
 8001144:	2200      	movs	r2, #0
 8001146:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8001148:	4824      	ldr	r0, [pc, #144]	@ (80011dc <HAL_SPI_MspInit+0x140>)
 800114a:	f000 fb8d 	bl	8001868 <HAL_DMA_Init>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <HAL_SPI_MspInit+0xbc>
    {
      Error_Handler();
 8001154:	f7ff ff78 	bl	8001048 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	4a20      	ldr	r2, [pc, #128]	@ (80011dc <HAL_SPI_MspInit+0x140>)
 800115c:	659a      	str	r2, [r3, #88]	@ 0x58
 800115e:	4a1f      	ldr	r2, [pc, #124]	@ (80011dc <HAL_SPI_MspInit+0x140>)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel4;
 8001164:	4b1f      	ldr	r3, [pc, #124]	@ (80011e4 <HAL_SPI_MspInit+0x148>)
 8001166:	4a20      	ldr	r2, [pc, #128]	@ (80011e8 <HAL_SPI_MspInit+0x14c>)
 8001168:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 800116a:	4b1e      	ldr	r3, [pc, #120]	@ (80011e4 <HAL_SPI_MspInit+0x148>)
 800116c:	220d      	movs	r2, #13
 800116e:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001170:	4b1c      	ldr	r3, [pc, #112]	@ (80011e4 <HAL_SPI_MspInit+0x148>)
 8001172:	2210      	movs	r2, #16
 8001174:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001176:	4b1b      	ldr	r3, [pc, #108]	@ (80011e4 <HAL_SPI_MspInit+0x148>)
 8001178:	2200      	movs	r2, #0
 800117a:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800117c:	4b19      	ldr	r3, [pc, #100]	@ (80011e4 <HAL_SPI_MspInit+0x148>)
 800117e:	2280      	movs	r2, #128	@ 0x80
 8001180:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001182:	4b18      	ldr	r3, [pc, #96]	@ (80011e4 <HAL_SPI_MspInit+0x148>)
 8001184:	2200      	movs	r2, #0
 8001186:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001188:	4b16      	ldr	r3, [pc, #88]	@ (80011e4 <HAL_SPI_MspInit+0x148>)
 800118a:	2200      	movs	r2, #0
 800118c:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 800118e:	4b15      	ldr	r3, [pc, #84]	@ (80011e4 <HAL_SPI_MspInit+0x148>)
 8001190:	2200      	movs	r2, #0
 8001192:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001194:	4b13      	ldr	r3, [pc, #76]	@ (80011e4 <HAL_SPI_MspInit+0x148>)
 8001196:	2200      	movs	r2, #0
 8001198:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 800119a:	4812      	ldr	r0, [pc, #72]	@ (80011e4 <HAL_SPI_MspInit+0x148>)
 800119c:	f000 fb64 	bl	8001868 <HAL_DMA_Init>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d001      	beq.n	80011aa <HAL_SPI_MspInit+0x10e>
    {
      Error_Handler();
 80011a6:	f7ff ff4f 	bl	8001048 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	4a0d      	ldr	r2, [pc, #52]	@ (80011e4 <HAL_SPI_MspInit+0x148>)
 80011ae:	655a      	str	r2, [r3, #84]	@ 0x54
 80011b0:	4a0c      	ldr	r2, [pc, #48]	@ (80011e4 <HAL_SPI_MspInit+0x148>)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80011b6:	2200      	movs	r2, #0
 80011b8:	2100      	movs	r1, #0
 80011ba:	2024      	movs	r0, #36	@ 0x24
 80011bc:	f000 fb1f 	bl	80017fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80011c0:	2024      	movs	r0, #36	@ 0x24
 80011c2:	f000 fb36 	bl	8001832 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80011c6:	bf00      	nop
 80011c8:	3728      	adds	r7, #40	@ 0x28
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	40003800 	.word	0x40003800
 80011d4:	40021000 	.word	0x40021000
 80011d8:	48000400 	.word	0x48000400
 80011dc:	200003e4 	.word	0x200003e4
 80011e0:	40020030 	.word	0x40020030
 80011e4:	20000444 	.word	0x20000444
 80011e8:	40020044 	.word	0x40020044

080011ec <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b084      	sub	sp, #16
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80011fc:	d113      	bne.n	8001226 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80011fe:	4b0c      	ldr	r3, [pc, #48]	@ (8001230 <HAL_TIM_Base_MspInit+0x44>)
 8001200:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001202:	4a0b      	ldr	r2, [pc, #44]	@ (8001230 <HAL_TIM_Base_MspInit+0x44>)
 8001204:	f043 0301 	orr.w	r3, r3, #1
 8001208:	6593      	str	r3, [r2, #88]	@ 0x58
 800120a:	4b09      	ldr	r3, [pc, #36]	@ (8001230 <HAL_TIM_Base_MspInit+0x44>)
 800120c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800120e:	f003 0301 	and.w	r3, r3, #1
 8001212:	60fb      	str	r3, [r7, #12]
 8001214:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001216:	2200      	movs	r2, #0
 8001218:	2100      	movs	r1, #0
 800121a:	201c      	movs	r0, #28
 800121c:	f000 faef 	bl	80017fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001220:	201c      	movs	r0, #28
 8001222:	f000 fb06 	bl	8001832 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001226:	bf00      	nop
 8001228:	3710      	adds	r7, #16
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	40021000 	.word	0x40021000

08001234 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b09e      	sub	sp, #120	@ 0x78
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800123c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001240:	2200      	movs	r2, #0
 8001242:	601a      	str	r2, [r3, #0]
 8001244:	605a      	str	r2, [r3, #4]
 8001246:	609a      	str	r2, [r3, #8]
 8001248:	60da      	str	r2, [r3, #12]
 800124a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800124c:	f107 0310 	add.w	r3, r7, #16
 8001250:	2254      	movs	r2, #84	@ 0x54
 8001252:	2100      	movs	r1, #0
 8001254:	4618      	mov	r0, r3
 8001256:	f005 fabd 	bl	80067d4 <memset>
  if(huart->Instance==UART4)
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	4a4d      	ldr	r2, [pc, #308]	@ (8001394 <HAL_UART_MspInit+0x160>)
 8001260:	4293      	cmp	r3, r2
 8001262:	f040 8092 	bne.w	800138a <HAL_UART_MspInit+0x156>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001266:	2308      	movs	r3, #8
 8001268:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 800126a:	2300      	movs	r3, #0
 800126c:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800126e:	f107 0310 	add.w	r3, r7, #16
 8001272:	4618      	mov	r0, r3
 8001274:	f001 fdd6 	bl	8002e24 <HAL_RCCEx_PeriphCLKConfig>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800127e:	f7ff fee3 	bl	8001048 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001282:	4b45      	ldr	r3, [pc, #276]	@ (8001398 <HAL_UART_MspInit+0x164>)
 8001284:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001286:	4a44      	ldr	r2, [pc, #272]	@ (8001398 <HAL_UART_MspInit+0x164>)
 8001288:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800128c:	6593      	str	r3, [r2, #88]	@ 0x58
 800128e:	4b42      	ldr	r3, [pc, #264]	@ (8001398 <HAL_UART_MspInit+0x164>)
 8001290:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001292:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001296:	60fb      	str	r3, [r7, #12]
 8001298:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800129a:	4b3f      	ldr	r3, [pc, #252]	@ (8001398 <HAL_UART_MspInit+0x164>)
 800129c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800129e:	4a3e      	ldr	r2, [pc, #248]	@ (8001398 <HAL_UART_MspInit+0x164>)
 80012a0:	f043 0304 	orr.w	r3, r3, #4
 80012a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012a6:	4b3c      	ldr	r3, [pc, #240]	@ (8001398 <HAL_UART_MspInit+0x164>)
 80012a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012aa:	f003 0304 	and.w	r3, r3, #4
 80012ae:	60bb      	str	r3, [r7, #8]
 80012b0:	68bb      	ldr	r3, [r7, #8]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80012b2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80012b6:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b8:	2302      	movs	r3, #2
 80012ba:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012bc:	2300      	movs	r3, #0
 80012be:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012c0:	2300      	movs	r3, #0
 80012c2:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 80012c4:	2305      	movs	r3, #5
 80012c6:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012c8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80012cc:	4619      	mov	r1, r3
 80012ce:	4833      	ldr	r0, [pc, #204]	@ (800139c <HAL_UART_MspInit+0x168>)
 80012d0:	f000 fe08 	bl	8001ee4 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Channel1;
 80012d4:	4b32      	ldr	r3, [pc, #200]	@ (80013a0 <HAL_UART_MspInit+0x16c>)
 80012d6:	4a33      	ldr	r2, [pc, #204]	@ (80013a4 <HAL_UART_MspInit+0x170>)
 80012d8:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 80012da:	4b31      	ldr	r3, [pc, #196]	@ (80013a0 <HAL_UART_MspInit+0x16c>)
 80012dc:	221e      	movs	r2, #30
 80012de:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80012e0:	4b2f      	ldr	r3, [pc, #188]	@ (80013a0 <HAL_UART_MspInit+0x16c>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80012e6:	4b2e      	ldr	r3, [pc, #184]	@ (80013a0 <HAL_UART_MspInit+0x16c>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 80012ec:	4b2c      	ldr	r3, [pc, #176]	@ (80013a0 <HAL_UART_MspInit+0x16c>)
 80012ee:	2280      	movs	r2, #128	@ 0x80
 80012f0:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80012f2:	4b2b      	ldr	r3, [pc, #172]	@ (80013a0 <HAL_UART_MspInit+0x16c>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80012f8:	4b29      	ldr	r3, [pc, #164]	@ (80013a0 <HAL_UART_MspInit+0x16c>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 80012fe:	4b28      	ldr	r3, [pc, #160]	@ (80013a0 <HAL_UART_MspInit+0x16c>)
 8001300:	2200      	movs	r2, #0
 8001302:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001304:	4b26      	ldr	r3, [pc, #152]	@ (80013a0 <HAL_UART_MspInit+0x16c>)
 8001306:	2200      	movs	r2, #0
 8001308:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 800130a:	4825      	ldr	r0, [pc, #148]	@ (80013a0 <HAL_UART_MspInit+0x16c>)
 800130c:	f000 faac 	bl	8001868 <HAL_DMA_Init>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 8001316:	f7ff fe97 	bl	8001048 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	4a20      	ldr	r2, [pc, #128]	@ (80013a0 <HAL_UART_MspInit+0x16c>)
 800131e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8001322:	4a1f      	ldr	r2, [pc, #124]	@ (80013a0 <HAL_UART_MspInit+0x16c>)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	6293      	str	r3, [r2, #40]	@ 0x28

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Channel2;
 8001328:	4b1f      	ldr	r3, [pc, #124]	@ (80013a8 <HAL_UART_MspInit+0x174>)
 800132a:	4a20      	ldr	r2, [pc, #128]	@ (80013ac <HAL_UART_MspInit+0x178>)
 800132c:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_UART4_TX;
 800132e:	4b1e      	ldr	r3, [pc, #120]	@ (80013a8 <HAL_UART_MspInit+0x174>)
 8001330:	221f      	movs	r2, #31
 8001332:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001334:	4b1c      	ldr	r3, [pc, #112]	@ (80013a8 <HAL_UART_MspInit+0x174>)
 8001336:	2210      	movs	r2, #16
 8001338:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800133a:	4b1b      	ldr	r3, [pc, #108]	@ (80013a8 <HAL_UART_MspInit+0x174>)
 800133c:	2200      	movs	r2, #0
 800133e:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001340:	4b19      	ldr	r3, [pc, #100]	@ (80013a8 <HAL_UART_MspInit+0x174>)
 8001342:	2280      	movs	r2, #128	@ 0x80
 8001344:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001346:	4b18      	ldr	r3, [pc, #96]	@ (80013a8 <HAL_UART_MspInit+0x174>)
 8001348:	2200      	movs	r2, #0
 800134a:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800134c:	4b16      	ldr	r3, [pc, #88]	@ (80013a8 <HAL_UART_MspInit+0x174>)
 800134e:	2200      	movs	r2, #0
 8001350:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8001352:	4b15      	ldr	r3, [pc, #84]	@ (80013a8 <HAL_UART_MspInit+0x174>)
 8001354:	2200      	movs	r2, #0
 8001356:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001358:	4b13      	ldr	r3, [pc, #76]	@ (80013a8 <HAL_UART_MspInit+0x174>)
 800135a:	2200      	movs	r2, #0
 800135c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 800135e:	4812      	ldr	r0, [pc, #72]	@ (80013a8 <HAL_UART_MspInit+0x174>)
 8001360:	f000 fa82 	bl	8001868 <HAL_DMA_Init>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 800136a:	f7ff fe6d 	bl	8001048 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	4a0d      	ldr	r2, [pc, #52]	@ (80013a8 <HAL_UART_MspInit+0x174>)
 8001372:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001374:	4a0c      	ldr	r2, [pc, #48]	@ (80013a8 <HAL_UART_MspInit+0x174>)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	6293      	str	r3, [r2, #40]	@ 0x28

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 800137a:	2200      	movs	r2, #0
 800137c:	2100      	movs	r1, #0
 800137e:	2034      	movs	r0, #52	@ 0x34
 8001380:	f000 fa3d 	bl	80017fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001384:	2034      	movs	r0, #52	@ 0x34
 8001386:	f000 fa54 	bl	8001832 <HAL_NVIC_EnableIRQ>

    /* USER CODE END UART4_MspInit 1 */

  }

}
 800138a:	bf00      	nop
 800138c:	3778      	adds	r7, #120	@ 0x78
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	40004c00 	.word	0x40004c00
 8001398:	40021000 	.word	0x40021000
 800139c:	48000800 	.word	0x48000800
 80013a0:	20000584 	.word	0x20000584
 80013a4:	40020008 	.word	0x40020008
 80013a8:	200005e4 	.word	0x200005e4
 80013ac:	4002001c 	.word	0x4002001c

080013b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013b4:	bf00      	nop
 80013b6:	e7fd      	b.n	80013b4 <NMI_Handler+0x4>

080013b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013bc:	bf00      	nop
 80013be:	e7fd      	b.n	80013bc <HardFault_Handler+0x4>

080013c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013c4:	bf00      	nop
 80013c6:	e7fd      	b.n	80013c4 <MemManage_Handler+0x4>

080013c8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013c8:	b480      	push	{r7}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013cc:	bf00      	nop
 80013ce:	e7fd      	b.n	80013cc <BusFault_Handler+0x4>

080013d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013d4:	bf00      	nop
 80013d6:	e7fd      	b.n	80013d4 <UsageFault_Handler+0x4>

080013d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013dc:	bf00      	nop
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr

080013e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013e6:	b480      	push	{r7}
 80013e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013ea:	bf00      	nop
 80013ec:	46bd      	mov	sp, r7
 80013ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f2:	4770      	bx	lr

080013f4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013f8:	bf00      	nop
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr

08001402 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001402:	b580      	push	{r7, lr}
 8001404:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001406:	f000 f8df 	bl	80015c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800140a:	bf00      	nop
 800140c:	bd80      	pop	{r7, pc}
	...

08001410 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8001414:	4802      	ldr	r0, [pc, #8]	@ (8001420 <DMA1_Channel1_IRQHandler+0x10>)
 8001416:	f000 fc0a 	bl	8001c2e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800141a:	bf00      	nop
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	20000584 	.word	0x20000584

08001424 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8001428:	4802      	ldr	r0, [pc, #8]	@ (8001434 <DMA1_Channel2_IRQHandler+0x10>)
 800142a:	f000 fc00 	bl	8001c2e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800142e:	bf00      	nop
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	200005e4 	.word	0x200005e4

08001438 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 800143c:	4802      	ldr	r0, [pc, #8]	@ (8001448 <DMA1_Channel3_IRQHandler+0x10>)
 800143e:	f000 fbf6 	bl	8001c2e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001442:	bf00      	nop
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	200003e4 	.word	0x200003e4

0800144c <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001450:	4802      	ldr	r0, [pc, #8]	@ (800145c <DMA1_Channel4_IRQHandler+0x10>)
 8001452:	f000 fbec 	bl	8001c2e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001456:	bf00      	nop
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	20000444 	.word	0x20000444

08001460 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001464:	4802      	ldr	r0, [pc, #8]	@ (8001470 <TIM2_IRQHandler+0x10>)
 8001466:	f002 f9c5 	bl	80037f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800146a:	bf00      	nop
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	200004a4 	.word	0x200004a4

08001474 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001478:	4802      	ldr	r0, [pc, #8]	@ (8001484 <SPI2_IRQHandler+0x10>)
 800147a:	f001 ffcd 	bl	8003418 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800147e:	bf00      	nop
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	20000380 	.word	0x20000380

08001488 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800148c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001490:	f000 fec2 	bl	8002218 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001494:	bf00      	nop
 8001496:	bd80      	pop	{r7, pc}

08001498 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt / UART4 wake-up interrupt through EXTI line 34.
  */
void UART4_IRQHandler(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 800149c:	4802      	ldr	r0, [pc, #8]	@ (80014a8 <UART4_IRQHandler+0x10>)
 800149e:	f003 f89d 	bl	80045dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80014a2:	bf00      	nop
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	200004f0 	.word	0x200004f0

080014ac <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80014b0:	4b06      	ldr	r3, [pc, #24]	@ (80014cc <SystemInit+0x20>)
 80014b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014b6:	4a05      	ldr	r2, [pc, #20]	@ (80014cc <SystemInit+0x20>)
 80014b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80014bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014c0:	bf00      	nop
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr
 80014ca:	bf00      	nop
 80014cc:	e000ed00 	.word	0xe000ed00

080014d0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80014d0:	480d      	ldr	r0, [pc, #52]	@ (8001508 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80014d2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80014d4:	f7ff ffea 	bl	80014ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014d8:	480c      	ldr	r0, [pc, #48]	@ (800150c <LoopForever+0x6>)
  ldr r1, =_edata
 80014da:	490d      	ldr	r1, [pc, #52]	@ (8001510 <LoopForever+0xa>)
  ldr r2, =_sidata
 80014dc:	4a0d      	ldr	r2, [pc, #52]	@ (8001514 <LoopForever+0xe>)
  movs r3, #0
 80014de:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80014e0:	e002      	b.n	80014e8 <LoopCopyDataInit>

080014e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014e6:	3304      	adds	r3, #4

080014e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014ec:	d3f9      	bcc.n	80014e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001518 <LoopForever+0x12>)
  ldr r4, =_ebss
 80014f0:	4c0a      	ldr	r4, [pc, #40]	@ (800151c <LoopForever+0x16>)
  movs r3, #0
 80014f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014f4:	e001      	b.n	80014fa <LoopFillZerobss>

080014f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014f8:	3204      	adds	r2, #4

080014fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014fc:	d3fb      	bcc.n	80014f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014fe:	f005 f971 	bl	80067e4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001502:	f7ff fa33 	bl	800096c <main>

08001506 <LoopForever>:

LoopForever:
    b LoopForever
 8001506:	e7fe      	b.n	8001506 <LoopForever>
  ldr   r0, =_estack
 8001508:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800150c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001510:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8001514:	08007398 	.word	0x08007398
  ldr r2, =_sbss
 8001518:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 800151c:	20000688 	.word	0x20000688

08001520 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001520:	e7fe      	b.n	8001520 <ADC1_2_IRQHandler>

08001522 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001522:	b580      	push	{r7, lr}
 8001524:	b082      	sub	sp, #8
 8001526:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001528:	2300      	movs	r3, #0
 800152a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800152c:	2003      	movs	r0, #3
 800152e:	f000 f95b 	bl	80017e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001532:	2000      	movs	r0, #0
 8001534:	f000 f80e 	bl	8001554 <HAL_InitTick>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d002      	beq.n	8001544 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800153e:	2301      	movs	r3, #1
 8001540:	71fb      	strb	r3, [r7, #7]
 8001542:	e001      	b.n	8001548 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001544:	f7ff fd86 	bl	8001054 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001548:	79fb      	ldrb	r3, [r7, #7]

}
 800154a:	4618      	mov	r0, r3
 800154c:	3708      	adds	r7, #8
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
	...

08001554 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b084      	sub	sp, #16
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800155c:	2300      	movs	r3, #0
 800155e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001560:	4b16      	ldr	r3, [pc, #88]	@ (80015bc <HAL_InitTick+0x68>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	2b00      	cmp	r3, #0
 8001566:	d022      	beq.n	80015ae <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001568:	4b15      	ldr	r3, [pc, #84]	@ (80015c0 <HAL_InitTick+0x6c>)
 800156a:	681a      	ldr	r2, [r3, #0]
 800156c:	4b13      	ldr	r3, [pc, #76]	@ (80015bc <HAL_InitTick+0x68>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001574:	fbb1 f3f3 	udiv	r3, r1, r3
 8001578:	fbb2 f3f3 	udiv	r3, r2, r3
 800157c:	4618      	mov	r0, r3
 800157e:	f000 f966 	bl	800184e <HAL_SYSTICK_Config>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d10f      	bne.n	80015a8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	2b0f      	cmp	r3, #15
 800158c:	d809      	bhi.n	80015a2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800158e:	2200      	movs	r2, #0
 8001590:	6879      	ldr	r1, [r7, #4]
 8001592:	f04f 30ff 	mov.w	r0, #4294967295
 8001596:	f000 f932 	bl	80017fe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800159a:	4a0a      	ldr	r2, [pc, #40]	@ (80015c4 <HAL_InitTick+0x70>)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	6013      	str	r3, [r2, #0]
 80015a0:	e007      	b.n	80015b2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80015a2:	2301      	movs	r3, #1
 80015a4:	73fb      	strb	r3, [r7, #15]
 80015a6:	e004      	b.n	80015b2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80015a8:	2301      	movs	r3, #1
 80015aa:	73fb      	strb	r3, [r7, #15]
 80015ac:	e001      	b.n	80015b2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80015ae:	2301      	movs	r3, #1
 80015b0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80015b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	3710      	adds	r7, #16
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	20000018 	.word	0x20000018
 80015c0:	20000010 	.word	0x20000010
 80015c4:	20000014 	.word	0x20000014

080015c8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015c8:	b480      	push	{r7}
 80015ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015cc:	4b05      	ldr	r3, [pc, #20]	@ (80015e4 <HAL_IncTick+0x1c>)
 80015ce:	681a      	ldr	r2, [r3, #0]
 80015d0:	4b05      	ldr	r3, [pc, #20]	@ (80015e8 <HAL_IncTick+0x20>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4413      	add	r3, r2
 80015d6:	4a03      	ldr	r2, [pc, #12]	@ (80015e4 <HAL_IncTick+0x1c>)
 80015d8:	6013      	str	r3, [r2, #0]
}
 80015da:	bf00      	nop
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr
 80015e4:	20000684 	.word	0x20000684
 80015e8:	20000018 	.word	0x20000018

080015ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0
  return uwTick;
 80015f0:	4b03      	ldr	r3, [pc, #12]	@ (8001600 <HAL_GetTick+0x14>)
 80015f2:	681b      	ldr	r3, [r3, #0]
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	46bd      	mov	sp, r7
 80015f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fc:	4770      	bx	lr
 80015fe:	bf00      	nop
 8001600:	20000684 	.word	0x20000684

08001604 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b084      	sub	sp, #16
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800160c:	f7ff ffee 	bl	80015ec <HAL_GetTick>
 8001610:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	f1b3 3fff 	cmp.w	r3, #4294967295
 800161c:	d004      	beq.n	8001628 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800161e:	4b09      	ldr	r3, [pc, #36]	@ (8001644 <HAL_Delay+0x40>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	68fa      	ldr	r2, [r7, #12]
 8001624:	4413      	add	r3, r2
 8001626:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001628:	bf00      	nop
 800162a:	f7ff ffdf 	bl	80015ec <HAL_GetTick>
 800162e:	4602      	mov	r2, r0
 8001630:	68bb      	ldr	r3, [r7, #8]
 8001632:	1ad3      	subs	r3, r2, r3
 8001634:	68fa      	ldr	r2, [r7, #12]
 8001636:	429a      	cmp	r2, r3
 8001638:	d8f7      	bhi.n	800162a <HAL_Delay+0x26>
  {
  }
}
 800163a:	bf00      	nop
 800163c:	bf00      	nop
 800163e:	3710      	adds	r7, #16
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}
 8001644:	20000018 	.word	0x20000018

08001648 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001648:	b480      	push	{r7}
 800164a:	b085      	sub	sp, #20
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	f003 0307 	and.w	r3, r3, #7
 8001656:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001658:	4b0c      	ldr	r3, [pc, #48]	@ (800168c <__NVIC_SetPriorityGrouping+0x44>)
 800165a:	68db      	ldr	r3, [r3, #12]
 800165c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800165e:	68ba      	ldr	r2, [r7, #8]
 8001660:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001664:	4013      	ands	r3, r2
 8001666:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800166c:	68bb      	ldr	r3, [r7, #8]
 800166e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001670:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001674:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001678:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800167a:	4a04      	ldr	r2, [pc, #16]	@ (800168c <__NVIC_SetPriorityGrouping+0x44>)
 800167c:	68bb      	ldr	r3, [r7, #8]
 800167e:	60d3      	str	r3, [r2, #12]
}
 8001680:	bf00      	nop
 8001682:	3714      	adds	r7, #20
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr
 800168c:	e000ed00 	.word	0xe000ed00

08001690 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001690:	b480      	push	{r7}
 8001692:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001694:	4b04      	ldr	r3, [pc, #16]	@ (80016a8 <__NVIC_GetPriorityGrouping+0x18>)
 8001696:	68db      	ldr	r3, [r3, #12]
 8001698:	0a1b      	lsrs	r3, r3, #8
 800169a:	f003 0307 	and.w	r3, r3, #7
}
 800169e:	4618      	mov	r0, r3
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr
 80016a8:	e000ed00 	.word	0xe000ed00

080016ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b083      	sub	sp, #12
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	4603      	mov	r3, r0
 80016b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	db0b      	blt.n	80016d6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016be:	79fb      	ldrb	r3, [r7, #7]
 80016c0:	f003 021f 	and.w	r2, r3, #31
 80016c4:	4907      	ldr	r1, [pc, #28]	@ (80016e4 <__NVIC_EnableIRQ+0x38>)
 80016c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ca:	095b      	lsrs	r3, r3, #5
 80016cc:	2001      	movs	r0, #1
 80016ce:	fa00 f202 	lsl.w	r2, r0, r2
 80016d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80016d6:	bf00      	nop
 80016d8:	370c      	adds	r7, #12
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr
 80016e2:	bf00      	nop
 80016e4:	e000e100 	.word	0xe000e100

080016e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b083      	sub	sp, #12
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	4603      	mov	r3, r0
 80016f0:	6039      	str	r1, [r7, #0]
 80016f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	db0a      	blt.n	8001712 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	b2da      	uxtb	r2, r3
 8001700:	490c      	ldr	r1, [pc, #48]	@ (8001734 <__NVIC_SetPriority+0x4c>)
 8001702:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001706:	0112      	lsls	r2, r2, #4
 8001708:	b2d2      	uxtb	r2, r2
 800170a:	440b      	add	r3, r1
 800170c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001710:	e00a      	b.n	8001728 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	b2da      	uxtb	r2, r3
 8001716:	4908      	ldr	r1, [pc, #32]	@ (8001738 <__NVIC_SetPriority+0x50>)
 8001718:	79fb      	ldrb	r3, [r7, #7]
 800171a:	f003 030f 	and.w	r3, r3, #15
 800171e:	3b04      	subs	r3, #4
 8001720:	0112      	lsls	r2, r2, #4
 8001722:	b2d2      	uxtb	r2, r2
 8001724:	440b      	add	r3, r1
 8001726:	761a      	strb	r2, [r3, #24]
}
 8001728:	bf00      	nop
 800172a:	370c      	adds	r7, #12
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr
 8001734:	e000e100 	.word	0xe000e100
 8001738:	e000ed00 	.word	0xe000ed00

0800173c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800173c:	b480      	push	{r7}
 800173e:	b089      	sub	sp, #36	@ 0x24
 8001740:	af00      	add	r7, sp, #0
 8001742:	60f8      	str	r0, [r7, #12]
 8001744:	60b9      	str	r1, [r7, #8]
 8001746:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	f003 0307 	and.w	r3, r3, #7
 800174e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001750:	69fb      	ldr	r3, [r7, #28]
 8001752:	f1c3 0307 	rsb	r3, r3, #7
 8001756:	2b04      	cmp	r3, #4
 8001758:	bf28      	it	cs
 800175a:	2304      	movcs	r3, #4
 800175c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800175e:	69fb      	ldr	r3, [r7, #28]
 8001760:	3304      	adds	r3, #4
 8001762:	2b06      	cmp	r3, #6
 8001764:	d902      	bls.n	800176c <NVIC_EncodePriority+0x30>
 8001766:	69fb      	ldr	r3, [r7, #28]
 8001768:	3b03      	subs	r3, #3
 800176a:	e000      	b.n	800176e <NVIC_EncodePriority+0x32>
 800176c:	2300      	movs	r3, #0
 800176e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001770:	f04f 32ff 	mov.w	r2, #4294967295
 8001774:	69bb      	ldr	r3, [r7, #24]
 8001776:	fa02 f303 	lsl.w	r3, r2, r3
 800177a:	43da      	mvns	r2, r3
 800177c:	68bb      	ldr	r3, [r7, #8]
 800177e:	401a      	ands	r2, r3
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001784:	f04f 31ff 	mov.w	r1, #4294967295
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	fa01 f303 	lsl.w	r3, r1, r3
 800178e:	43d9      	mvns	r1, r3
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001794:	4313      	orrs	r3, r2
         );
}
 8001796:	4618      	mov	r0, r3
 8001798:	3724      	adds	r7, #36	@ 0x24
 800179a:	46bd      	mov	sp, r7
 800179c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a0:	4770      	bx	lr
	...

080017a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b082      	sub	sp, #8
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	3b01      	subs	r3, #1
 80017b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80017b4:	d301      	bcc.n	80017ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017b6:	2301      	movs	r3, #1
 80017b8:	e00f      	b.n	80017da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017ba:	4a0a      	ldr	r2, [pc, #40]	@ (80017e4 <SysTick_Config+0x40>)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	3b01      	subs	r3, #1
 80017c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017c2:	210f      	movs	r1, #15
 80017c4:	f04f 30ff 	mov.w	r0, #4294967295
 80017c8:	f7ff ff8e 	bl	80016e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017cc:	4b05      	ldr	r3, [pc, #20]	@ (80017e4 <SysTick_Config+0x40>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017d2:	4b04      	ldr	r3, [pc, #16]	@ (80017e4 <SysTick_Config+0x40>)
 80017d4:	2207      	movs	r2, #7
 80017d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017d8:	2300      	movs	r3, #0
}
 80017da:	4618      	mov	r0, r3
 80017dc:	3708      	adds	r7, #8
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	e000e010 	.word	0xe000e010

080017e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017f0:	6878      	ldr	r0, [r7, #4]
 80017f2:	f7ff ff29 	bl	8001648 <__NVIC_SetPriorityGrouping>
}
 80017f6:	bf00      	nop
 80017f8:	3708      	adds	r7, #8
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}

080017fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017fe:	b580      	push	{r7, lr}
 8001800:	b086      	sub	sp, #24
 8001802:	af00      	add	r7, sp, #0
 8001804:	4603      	mov	r3, r0
 8001806:	60b9      	str	r1, [r7, #8]
 8001808:	607a      	str	r2, [r7, #4]
 800180a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800180c:	f7ff ff40 	bl	8001690 <__NVIC_GetPriorityGrouping>
 8001810:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001812:	687a      	ldr	r2, [r7, #4]
 8001814:	68b9      	ldr	r1, [r7, #8]
 8001816:	6978      	ldr	r0, [r7, #20]
 8001818:	f7ff ff90 	bl	800173c <NVIC_EncodePriority>
 800181c:	4602      	mov	r2, r0
 800181e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001822:	4611      	mov	r1, r2
 8001824:	4618      	mov	r0, r3
 8001826:	f7ff ff5f 	bl	80016e8 <__NVIC_SetPriority>
}
 800182a:	bf00      	nop
 800182c:	3718      	adds	r7, #24
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}

08001832 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001832:	b580      	push	{r7, lr}
 8001834:	b082      	sub	sp, #8
 8001836:	af00      	add	r7, sp, #0
 8001838:	4603      	mov	r3, r0
 800183a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800183c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001840:	4618      	mov	r0, r3
 8001842:	f7ff ff33 	bl	80016ac <__NVIC_EnableIRQ>
}
 8001846:	bf00      	nop
 8001848:	3708      	adds	r7, #8
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}

0800184e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800184e:	b580      	push	{r7, lr}
 8001850:	b082      	sub	sp, #8
 8001852:	af00      	add	r7, sp, #0
 8001854:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001856:	6878      	ldr	r0, [r7, #4]
 8001858:	f7ff ffa4 	bl	80017a4 <SysTick_Config>
 800185c:	4603      	mov	r3, r0
}
 800185e:	4618      	mov	r0, r3
 8001860:	3708      	adds	r7, #8
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}
	...

08001868 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b084      	sub	sp, #16
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	2b00      	cmp	r3, #0
 8001874:	d101      	bne.n	800187a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001876:	2301      	movs	r3, #1
 8001878:	e08d      	b.n	8001996 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	461a      	mov	r2, r3
 8001880:	4b47      	ldr	r3, [pc, #284]	@ (80019a0 <HAL_DMA_Init+0x138>)
 8001882:	429a      	cmp	r2, r3
 8001884:	d80f      	bhi.n	80018a6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	461a      	mov	r2, r3
 800188c:	4b45      	ldr	r3, [pc, #276]	@ (80019a4 <HAL_DMA_Init+0x13c>)
 800188e:	4413      	add	r3, r2
 8001890:	4a45      	ldr	r2, [pc, #276]	@ (80019a8 <HAL_DMA_Init+0x140>)
 8001892:	fba2 2303 	umull	r2, r3, r2, r3
 8001896:	091b      	lsrs	r3, r3, #4
 8001898:	009a      	lsls	r2, r3, #2
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	4a42      	ldr	r2, [pc, #264]	@ (80019ac <HAL_DMA_Init+0x144>)
 80018a2:	641a      	str	r2, [r3, #64]	@ 0x40
 80018a4:	e00e      	b.n	80018c4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	461a      	mov	r2, r3
 80018ac:	4b40      	ldr	r3, [pc, #256]	@ (80019b0 <HAL_DMA_Init+0x148>)
 80018ae:	4413      	add	r3, r2
 80018b0:	4a3d      	ldr	r2, [pc, #244]	@ (80019a8 <HAL_DMA_Init+0x140>)
 80018b2:	fba2 2303 	umull	r2, r3, r2, r3
 80018b6:	091b      	lsrs	r3, r3, #4
 80018b8:	009a      	lsls	r2, r3, #2
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	4a3c      	ldr	r2, [pc, #240]	@ (80019b4 <HAL_DMA_Init+0x14c>)
 80018c2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2202      	movs	r2, #2
 80018c8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80018da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80018de:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80018e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	691b      	ldr	r3, [r3, #16]
 80018ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	699b      	ldr	r3, [r3, #24]
 80018fa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001900:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	6a1b      	ldr	r3, [r3, #32]
 8001906:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001908:	68fa      	ldr	r2, [r7, #12]
 800190a:	4313      	orrs	r3, r2
 800190c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	68fa      	ldr	r2, [r7, #12]
 8001914:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001916:	6878      	ldr	r0, [r7, #4]
 8001918:	f000 fa82 	bl	8001e20 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	689b      	ldr	r3, [r3, #8]
 8001920:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001924:	d102      	bne.n	800192c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	2200      	movs	r2, #0
 800192a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	685a      	ldr	r2, [r3, #4]
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001934:	b2d2      	uxtb	r2, r2
 8001936:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800193c:	687a      	ldr	r2, [r7, #4]
 800193e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001940:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d010      	beq.n	800196c <HAL_DMA_Init+0x104>
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	2b04      	cmp	r3, #4
 8001950:	d80c      	bhi.n	800196c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001952:	6878      	ldr	r0, [r7, #4]
 8001954:	f000 faa2 	bl	8001e9c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800195c:	2200      	movs	r2, #0
 800195e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001964:	687a      	ldr	r2, [r7, #4]
 8001966:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001968:	605a      	str	r2, [r3, #4]
 800196a:	e008      	b.n	800197e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2200      	movs	r2, #0
 8001970:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	2200      	movs	r2, #0
 8001976:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2200      	movs	r2, #0
 800197c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2200      	movs	r2, #0
 8001982:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2201      	movs	r2, #1
 8001988:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2200      	movs	r2, #0
 8001990:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001994:	2300      	movs	r3, #0
}
 8001996:	4618      	mov	r0, r3
 8001998:	3710      	adds	r7, #16
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	40020407 	.word	0x40020407
 80019a4:	bffdfff8 	.word	0xbffdfff8
 80019a8:	cccccccd 	.word	0xcccccccd
 80019ac:	40020000 	.word	0x40020000
 80019b0:	bffdfbf8 	.word	0xbffdfbf8
 80019b4:	40020400 	.word	0x40020400

080019b8 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b086      	sub	sp, #24
 80019bc:	af00      	add	r7, sp, #0
 80019be:	60f8      	str	r0, [r7, #12]
 80019c0:	60b9      	str	r1, [r7, #8]
 80019c2:	607a      	str	r2, [r7, #4]
 80019c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80019c6:	2300      	movs	r3, #0
 80019c8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80019d0:	2b01      	cmp	r3, #1
 80019d2:	d101      	bne.n	80019d8 <HAL_DMA_Start_IT+0x20>
 80019d4:	2302      	movs	r3, #2
 80019d6:	e066      	b.n	8001aa6 <HAL_DMA_Start_IT+0xee>
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	2201      	movs	r2, #1
 80019dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80019e6:	b2db      	uxtb	r3, r3
 80019e8:	2b01      	cmp	r3, #1
 80019ea:	d155      	bne.n	8001a98 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	2202      	movs	r2, #2
 80019f0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	2200      	movs	r2, #0
 80019f8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	681a      	ldr	r2, [r3, #0]
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f022 0201 	bic.w	r2, r2, #1
 8001a08:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	687a      	ldr	r2, [r7, #4]
 8001a0e:	68b9      	ldr	r1, [r7, #8]
 8001a10:	68f8      	ldr	r0, [r7, #12]
 8001a12:	f000 f9c7 	bl	8001da4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d008      	beq.n	8001a30 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	681a      	ldr	r2, [r3, #0]
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f042 020e 	orr.w	r2, r2, #14
 8001a2c:	601a      	str	r2, [r3, #0]
 8001a2e:	e00f      	b.n	8001a50 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	681a      	ldr	r2, [r3, #0]
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f022 0204 	bic.w	r2, r2, #4
 8001a3e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	681a      	ldr	r2, [r3, #0]
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f042 020a 	orr.w	r2, r2, #10
 8001a4e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d007      	beq.n	8001a6e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a62:	681a      	ldr	r2, [r3, #0]
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a68:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001a6c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d007      	beq.n	8001a86 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a7a:	681a      	ldr	r2, [r3, #0]
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a80:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001a84:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	681a      	ldr	r2, [r3, #0]
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f042 0201 	orr.w	r2, r2, #1
 8001a94:	601a      	str	r2, [r3, #0]
 8001a96:	e005      	b.n	8001aa4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001aa0:	2302      	movs	r3, #2
 8001aa2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001aa4:	7dfb      	ldrb	r3, [r7, #23]
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	3718      	adds	r7, #24
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}

08001aae <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001aae:	b480      	push	{r7}
 8001ab0:	b085      	sub	sp, #20
 8001ab2:	af00      	add	r7, sp, #0
 8001ab4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001ac0:	b2db      	uxtb	r3, r3
 8001ac2:	2b02      	cmp	r3, #2
 8001ac4:	d005      	beq.n	8001ad2 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	2204      	movs	r2, #4
 8001aca:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001acc:	2301      	movs	r3, #1
 8001ace:	73fb      	strb	r3, [r7, #15]
 8001ad0:	e037      	b.n	8001b42 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	681a      	ldr	r2, [r3, #0]
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f022 020e 	bic.w	r2, r2, #14
 8001ae0:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ae6:	681a      	ldr	r2, [r3, #0]
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001aec:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001af0:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f022 0201 	bic.w	r2, r2, #1
 8001b00:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b06:	f003 021f 	and.w	r2, r3, #31
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b0e:	2101      	movs	r1, #1
 8001b10:	fa01 f202 	lsl.w	r2, r1, r2
 8001b14:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b1a:	687a      	ldr	r2, [r7, #4]
 8001b1c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001b1e:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d00c      	beq.n	8001b42 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b2c:	681a      	ldr	r2, [r3, #0]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b32:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001b36:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b3c:	687a      	ldr	r2, [r7, #4]
 8001b3e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001b40:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2201      	movs	r2, #1
 8001b46:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8001b52:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	3714      	adds	r7, #20
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr

08001b60 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b084      	sub	sp, #16
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001b72:	b2db      	uxtb	r3, r3
 8001b74:	2b02      	cmp	r3, #2
 8001b76:	d00d      	beq.n	8001b94 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	2204      	movs	r2, #4
 8001b7c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2201      	movs	r2, #1
 8001b82:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	2200      	movs	r2, #0
 8001b8a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	73fb      	strb	r3, [r7, #15]
 8001b92:	e047      	b.n	8001c24 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	681a      	ldr	r2, [r3, #0]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f022 020e 	bic.w	r2, r2, #14
 8001ba2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f022 0201 	bic.w	r2, r2, #1
 8001bb2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001bb8:	681a      	ldr	r2, [r3, #0]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001bbe:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001bc2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bc8:	f003 021f 	and.w	r2, r3, #31
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bd0:	2101      	movs	r1, #1
 8001bd2:	fa01 f202 	lsl.w	r2, r1, r2
 8001bd6:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bdc:	687a      	ldr	r2, [r7, #4]
 8001bde:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001be0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d00c      	beq.n	8001c04 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bee:	681a      	ldr	r2, [r3, #0]
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bf4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001bf8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bfe:	687a      	ldr	r2, [r7, #4]
 8001c00:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001c02:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2201      	movs	r2, #1
 8001c08:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2200      	movs	r2, #0
 8001c10:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d003      	beq.n	8001c24 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c20:	6878      	ldr	r0, [r7, #4]
 8001c22:	4798      	blx	r3
    }
  }
  return status;
 8001c24:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3710      	adds	r7, #16
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}

08001c2e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001c2e:	b580      	push	{r7, lr}
 8001c30:	b084      	sub	sp, #16
 8001c32:	af00      	add	r7, sp, #0
 8001c34:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c4a:	f003 031f 	and.w	r3, r3, #31
 8001c4e:	2204      	movs	r2, #4
 8001c50:	409a      	lsls	r2, r3
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	4013      	ands	r3, r2
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d026      	beq.n	8001ca8 <HAL_DMA_IRQHandler+0x7a>
 8001c5a:	68bb      	ldr	r3, [r7, #8]
 8001c5c:	f003 0304 	and.w	r3, r3, #4
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d021      	beq.n	8001ca8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f003 0320 	and.w	r3, r3, #32
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d107      	bne.n	8001c82 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	681a      	ldr	r2, [r3, #0]
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f022 0204 	bic.w	r2, r2, #4
 8001c80:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c86:	f003 021f 	and.w	r2, r3, #31
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c8e:	2104      	movs	r1, #4
 8001c90:	fa01 f202 	lsl.w	r2, r1, r2
 8001c94:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d071      	beq.n	8001d82 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ca2:	6878      	ldr	r0, [r7, #4]
 8001ca4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001ca6:	e06c      	b.n	8001d82 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cac:	f003 031f 	and.w	r3, r3, #31
 8001cb0:	2202      	movs	r2, #2
 8001cb2:	409a      	lsls	r2, r3
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	4013      	ands	r3, r2
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d02e      	beq.n	8001d1a <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8001cbc:	68bb      	ldr	r3, [r7, #8]
 8001cbe:	f003 0302 	and.w	r3, r3, #2
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d029      	beq.n	8001d1a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f003 0320 	and.w	r3, r3, #32
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d10b      	bne.n	8001cec <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	681a      	ldr	r2, [r3, #0]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f022 020a 	bic.w	r2, r2, #10
 8001ce2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cf0:	f003 021f 	and.w	r2, r3, #31
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cf8:	2102      	movs	r1, #2
 8001cfa:	fa01 f202 	lsl.w	r2, r1, r2
 8001cfe:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2200      	movs	r2, #0
 8001d04:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d038      	beq.n	8001d82 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d14:	6878      	ldr	r0, [r7, #4]
 8001d16:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001d18:	e033      	b.n	8001d82 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d1e:	f003 031f 	and.w	r3, r3, #31
 8001d22:	2208      	movs	r2, #8
 8001d24:	409a      	lsls	r2, r3
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	4013      	ands	r3, r2
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d02a      	beq.n	8001d84 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8001d2e:	68bb      	ldr	r3, [r7, #8]
 8001d30:	f003 0308 	and.w	r3, r3, #8
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d025      	beq.n	8001d84 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	681a      	ldr	r2, [r3, #0]
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f022 020e 	bic.w	r2, r2, #14
 8001d46:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d4c:	f003 021f 	and.w	r2, r3, #31
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d54:	2101      	movs	r1, #1
 8001d56:	fa01 f202 	lsl.w	r2, r1, r2
 8001d5a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2201      	movs	r2, #1
 8001d60:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2201      	movs	r2, #1
 8001d66:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d004      	beq.n	8001d84 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d7e:	6878      	ldr	r0, [r7, #4]
 8001d80:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001d82:	bf00      	nop
 8001d84:	bf00      	nop
}
 8001d86:	3710      	adds	r7, #16
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}

08001d8c <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b083      	sub	sp, #12
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	370c      	adds	r7, #12
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da2:	4770      	bx	lr

08001da4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b085      	sub	sp, #20
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	60f8      	str	r0, [r7, #12]
 8001dac:	60b9      	str	r1, [r7, #8]
 8001dae:	607a      	str	r2, [r7, #4]
 8001db0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001db6:	68fa      	ldr	r2, [r7, #12]
 8001db8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001dba:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d004      	beq.n	8001dce <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dc8:	68fa      	ldr	r2, [r7, #12]
 8001dca:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001dcc:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dd2:	f003 021f 	and.w	r2, r3, #31
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dda:	2101      	movs	r1, #1
 8001ddc:	fa01 f202 	lsl.w	r2, r1, r2
 8001de0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	683a      	ldr	r2, [r7, #0]
 8001de8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	689b      	ldr	r3, [r3, #8]
 8001dee:	2b10      	cmp	r3, #16
 8001df0:	d108      	bne.n	8001e04 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	687a      	ldr	r2, [r7, #4]
 8001df8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	68ba      	ldr	r2, [r7, #8]
 8001e00:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001e02:	e007      	b.n	8001e14 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	68ba      	ldr	r2, [r7, #8]
 8001e0a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	687a      	ldr	r2, [r7, #4]
 8001e12:	60da      	str	r2, [r3, #12]
}
 8001e14:	bf00      	nop
 8001e16:	3714      	adds	r7, #20
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr

08001e20 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b087      	sub	sp, #28
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	461a      	mov	r2, r3
 8001e2e:	4b16      	ldr	r3, [pc, #88]	@ (8001e88 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8001e30:	429a      	cmp	r2, r3
 8001e32:	d802      	bhi.n	8001e3a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8001e34:	4b15      	ldr	r3, [pc, #84]	@ (8001e8c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8001e36:	617b      	str	r3, [r7, #20]
 8001e38:	e001      	b.n	8001e3e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8001e3a:	4b15      	ldr	r3, [pc, #84]	@ (8001e90 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8001e3c:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	b2db      	uxtb	r3, r3
 8001e48:	3b08      	subs	r3, #8
 8001e4a:	4a12      	ldr	r2, [pc, #72]	@ (8001e94 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8001e4c:	fba2 2303 	umull	r2, r3, r2, r3
 8001e50:	091b      	lsrs	r3, r3, #4
 8001e52:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e58:	089b      	lsrs	r3, r3, #2
 8001e5a:	009a      	lsls	r2, r3, #2
 8001e5c:	693b      	ldr	r3, [r7, #16]
 8001e5e:	4413      	add	r3, r2
 8001e60:	461a      	mov	r2, r3
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	4a0b      	ldr	r2, [pc, #44]	@ (8001e98 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8001e6a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	f003 031f 	and.w	r3, r3, #31
 8001e72:	2201      	movs	r2, #1
 8001e74:	409a      	lsls	r2, r3
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8001e7a:	bf00      	nop
 8001e7c:	371c      	adds	r7, #28
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr
 8001e86:	bf00      	nop
 8001e88:	40020407 	.word	0x40020407
 8001e8c:	40020800 	.word	0x40020800
 8001e90:	40020820 	.word	0x40020820
 8001e94:	cccccccd 	.word	0xcccccccd
 8001e98:	40020880 	.word	0x40020880

08001e9c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b085      	sub	sp, #20
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	b2db      	uxtb	r3, r3
 8001eaa:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001eac:	68fa      	ldr	r2, [r7, #12]
 8001eae:	4b0b      	ldr	r3, [pc, #44]	@ (8001edc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8001eb0:	4413      	add	r3, r2
 8001eb2:	009b      	lsls	r3, r3, #2
 8001eb4:	461a      	mov	r2, r3
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	4a08      	ldr	r2, [pc, #32]	@ (8001ee0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8001ebe:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	3b01      	subs	r3, #1
 8001ec4:	f003 031f 	and.w	r3, r3, #31
 8001ec8:	2201      	movs	r2, #1
 8001eca:	409a      	lsls	r2, r3
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8001ed0:	bf00      	nop
 8001ed2:	3714      	adds	r7, #20
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eda:	4770      	bx	lr
 8001edc:	1000823f 	.word	0x1000823f
 8001ee0:	40020940 	.word	0x40020940

08001ee4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b087      	sub	sp, #28
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
 8001eec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001ef2:	e15a      	b.n	80021aa <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	681a      	ldr	r2, [r3, #0]
 8001ef8:	2101      	movs	r1, #1
 8001efa:	697b      	ldr	r3, [r7, #20]
 8001efc:	fa01 f303 	lsl.w	r3, r1, r3
 8001f00:	4013      	ands	r3, r2
 8001f02:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	f000 814c 	beq.w	80021a4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	f003 0303 	and.w	r3, r3, #3
 8001f14:	2b01      	cmp	r3, #1
 8001f16:	d005      	beq.n	8001f24 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001f20:	2b02      	cmp	r3, #2
 8001f22:	d130      	bne.n	8001f86 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	689b      	ldr	r3, [r3, #8]
 8001f28:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001f2a:	697b      	ldr	r3, [r7, #20]
 8001f2c:	005b      	lsls	r3, r3, #1
 8001f2e:	2203      	movs	r2, #3
 8001f30:	fa02 f303 	lsl.w	r3, r2, r3
 8001f34:	43db      	mvns	r3, r3
 8001f36:	693a      	ldr	r2, [r7, #16]
 8001f38:	4013      	ands	r3, r2
 8001f3a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	68da      	ldr	r2, [r3, #12]
 8001f40:	697b      	ldr	r3, [r7, #20]
 8001f42:	005b      	lsls	r3, r3, #1
 8001f44:	fa02 f303 	lsl.w	r3, r2, r3
 8001f48:	693a      	ldr	r2, [r7, #16]
 8001f4a:	4313      	orrs	r3, r2
 8001f4c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	693a      	ldr	r2, [r7, #16]
 8001f52:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f62:	43db      	mvns	r3, r3
 8001f64:	693a      	ldr	r2, [r7, #16]
 8001f66:	4013      	ands	r3, r2
 8001f68:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	091b      	lsrs	r3, r3, #4
 8001f70:	f003 0201 	and.w	r2, r3, #1
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7a:	693a      	ldr	r2, [r7, #16]
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	693a      	ldr	r2, [r7, #16]
 8001f84:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	685b      	ldr	r3, [r3, #4]
 8001f8a:	f003 0303 	and.w	r3, r3, #3
 8001f8e:	2b03      	cmp	r3, #3
 8001f90:	d017      	beq.n	8001fc2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	68db      	ldr	r3, [r3, #12]
 8001f96:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001f98:	697b      	ldr	r3, [r7, #20]
 8001f9a:	005b      	lsls	r3, r3, #1
 8001f9c:	2203      	movs	r2, #3
 8001f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa2:	43db      	mvns	r3, r3
 8001fa4:	693a      	ldr	r2, [r7, #16]
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	689a      	ldr	r2, [r3, #8]
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	005b      	lsls	r3, r3, #1
 8001fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb6:	693a      	ldr	r2, [r7, #16]
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	693a      	ldr	r2, [r7, #16]
 8001fc0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	f003 0303 	and.w	r3, r3, #3
 8001fca:	2b02      	cmp	r3, #2
 8001fcc:	d123      	bne.n	8002016 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	08da      	lsrs	r2, r3, #3
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	3208      	adds	r2, #8
 8001fd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fda:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	f003 0307 	and.w	r3, r3, #7
 8001fe2:	009b      	lsls	r3, r3, #2
 8001fe4:	220f      	movs	r2, #15
 8001fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fea:	43db      	mvns	r3, r3
 8001fec:	693a      	ldr	r2, [r7, #16]
 8001fee:	4013      	ands	r3, r2
 8001ff0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	691a      	ldr	r2, [r3, #16]
 8001ff6:	697b      	ldr	r3, [r7, #20]
 8001ff8:	f003 0307 	and.w	r3, r3, #7
 8001ffc:	009b      	lsls	r3, r3, #2
 8001ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8002002:	693a      	ldr	r2, [r7, #16]
 8002004:	4313      	orrs	r3, r2
 8002006:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	08da      	lsrs	r2, r3, #3
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	3208      	adds	r2, #8
 8002010:	6939      	ldr	r1, [r7, #16]
 8002012:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800201c:	697b      	ldr	r3, [r7, #20]
 800201e:	005b      	lsls	r3, r3, #1
 8002020:	2203      	movs	r2, #3
 8002022:	fa02 f303 	lsl.w	r3, r2, r3
 8002026:	43db      	mvns	r3, r3
 8002028:	693a      	ldr	r2, [r7, #16]
 800202a:	4013      	ands	r3, r2
 800202c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	f003 0203 	and.w	r2, r3, #3
 8002036:	697b      	ldr	r3, [r7, #20]
 8002038:	005b      	lsls	r3, r3, #1
 800203a:	fa02 f303 	lsl.w	r3, r2, r3
 800203e:	693a      	ldr	r2, [r7, #16]
 8002040:	4313      	orrs	r3, r2
 8002042:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	693a      	ldr	r2, [r7, #16]
 8002048:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002052:	2b00      	cmp	r3, #0
 8002054:	f000 80a6 	beq.w	80021a4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002058:	4b5b      	ldr	r3, [pc, #364]	@ (80021c8 <HAL_GPIO_Init+0x2e4>)
 800205a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800205c:	4a5a      	ldr	r2, [pc, #360]	@ (80021c8 <HAL_GPIO_Init+0x2e4>)
 800205e:	f043 0301 	orr.w	r3, r3, #1
 8002062:	6613      	str	r3, [r2, #96]	@ 0x60
 8002064:	4b58      	ldr	r3, [pc, #352]	@ (80021c8 <HAL_GPIO_Init+0x2e4>)
 8002066:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002068:	f003 0301 	and.w	r3, r3, #1
 800206c:	60bb      	str	r3, [r7, #8]
 800206e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002070:	4a56      	ldr	r2, [pc, #344]	@ (80021cc <HAL_GPIO_Init+0x2e8>)
 8002072:	697b      	ldr	r3, [r7, #20]
 8002074:	089b      	lsrs	r3, r3, #2
 8002076:	3302      	adds	r3, #2
 8002078:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800207c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800207e:	697b      	ldr	r3, [r7, #20]
 8002080:	f003 0303 	and.w	r3, r3, #3
 8002084:	009b      	lsls	r3, r3, #2
 8002086:	220f      	movs	r2, #15
 8002088:	fa02 f303 	lsl.w	r3, r2, r3
 800208c:	43db      	mvns	r3, r3
 800208e:	693a      	ldr	r2, [r7, #16]
 8002090:	4013      	ands	r3, r2
 8002092:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800209a:	d01f      	beq.n	80020dc <HAL_GPIO_Init+0x1f8>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	4a4c      	ldr	r2, [pc, #304]	@ (80021d0 <HAL_GPIO_Init+0x2ec>)
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d019      	beq.n	80020d8 <HAL_GPIO_Init+0x1f4>
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	4a4b      	ldr	r2, [pc, #300]	@ (80021d4 <HAL_GPIO_Init+0x2f0>)
 80020a8:	4293      	cmp	r3, r2
 80020aa:	d013      	beq.n	80020d4 <HAL_GPIO_Init+0x1f0>
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	4a4a      	ldr	r2, [pc, #296]	@ (80021d8 <HAL_GPIO_Init+0x2f4>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d00d      	beq.n	80020d0 <HAL_GPIO_Init+0x1ec>
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	4a49      	ldr	r2, [pc, #292]	@ (80021dc <HAL_GPIO_Init+0x2f8>)
 80020b8:	4293      	cmp	r3, r2
 80020ba:	d007      	beq.n	80020cc <HAL_GPIO_Init+0x1e8>
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	4a48      	ldr	r2, [pc, #288]	@ (80021e0 <HAL_GPIO_Init+0x2fc>)
 80020c0:	4293      	cmp	r3, r2
 80020c2:	d101      	bne.n	80020c8 <HAL_GPIO_Init+0x1e4>
 80020c4:	2305      	movs	r3, #5
 80020c6:	e00a      	b.n	80020de <HAL_GPIO_Init+0x1fa>
 80020c8:	2306      	movs	r3, #6
 80020ca:	e008      	b.n	80020de <HAL_GPIO_Init+0x1fa>
 80020cc:	2304      	movs	r3, #4
 80020ce:	e006      	b.n	80020de <HAL_GPIO_Init+0x1fa>
 80020d0:	2303      	movs	r3, #3
 80020d2:	e004      	b.n	80020de <HAL_GPIO_Init+0x1fa>
 80020d4:	2302      	movs	r3, #2
 80020d6:	e002      	b.n	80020de <HAL_GPIO_Init+0x1fa>
 80020d8:	2301      	movs	r3, #1
 80020da:	e000      	b.n	80020de <HAL_GPIO_Init+0x1fa>
 80020dc:	2300      	movs	r3, #0
 80020de:	697a      	ldr	r2, [r7, #20]
 80020e0:	f002 0203 	and.w	r2, r2, #3
 80020e4:	0092      	lsls	r2, r2, #2
 80020e6:	4093      	lsls	r3, r2
 80020e8:	693a      	ldr	r2, [r7, #16]
 80020ea:	4313      	orrs	r3, r2
 80020ec:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80020ee:	4937      	ldr	r1, [pc, #220]	@ (80021cc <HAL_GPIO_Init+0x2e8>)
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	089b      	lsrs	r3, r3, #2
 80020f4:	3302      	adds	r3, #2
 80020f6:	693a      	ldr	r2, [r7, #16]
 80020f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80020fc:	4b39      	ldr	r3, [pc, #228]	@ (80021e4 <HAL_GPIO_Init+0x300>)
 80020fe:	689b      	ldr	r3, [r3, #8]
 8002100:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	43db      	mvns	r3, r3
 8002106:	693a      	ldr	r2, [r7, #16]
 8002108:	4013      	ands	r3, r2
 800210a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002114:	2b00      	cmp	r3, #0
 8002116:	d003      	beq.n	8002120 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002118:	693a      	ldr	r2, [r7, #16]
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	4313      	orrs	r3, r2
 800211e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002120:	4a30      	ldr	r2, [pc, #192]	@ (80021e4 <HAL_GPIO_Init+0x300>)
 8002122:	693b      	ldr	r3, [r7, #16]
 8002124:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002126:	4b2f      	ldr	r3, [pc, #188]	@ (80021e4 <HAL_GPIO_Init+0x300>)
 8002128:	68db      	ldr	r3, [r3, #12]
 800212a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	43db      	mvns	r3, r3
 8002130:	693a      	ldr	r2, [r7, #16]
 8002132:	4013      	ands	r3, r2
 8002134:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800213e:	2b00      	cmp	r3, #0
 8002140:	d003      	beq.n	800214a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002142:	693a      	ldr	r2, [r7, #16]
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	4313      	orrs	r3, r2
 8002148:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800214a:	4a26      	ldr	r2, [pc, #152]	@ (80021e4 <HAL_GPIO_Init+0x300>)
 800214c:	693b      	ldr	r3, [r7, #16]
 800214e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002150:	4b24      	ldr	r3, [pc, #144]	@ (80021e4 <HAL_GPIO_Init+0x300>)
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	43db      	mvns	r3, r3
 800215a:	693a      	ldr	r2, [r7, #16]
 800215c:	4013      	ands	r3, r2
 800215e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002168:	2b00      	cmp	r3, #0
 800216a:	d003      	beq.n	8002174 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800216c:	693a      	ldr	r2, [r7, #16]
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	4313      	orrs	r3, r2
 8002172:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002174:	4a1b      	ldr	r2, [pc, #108]	@ (80021e4 <HAL_GPIO_Init+0x300>)
 8002176:	693b      	ldr	r3, [r7, #16]
 8002178:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800217a:	4b1a      	ldr	r3, [pc, #104]	@ (80021e4 <HAL_GPIO_Init+0x300>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	43db      	mvns	r3, r3
 8002184:	693a      	ldr	r2, [r7, #16]
 8002186:	4013      	ands	r3, r2
 8002188:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002192:	2b00      	cmp	r3, #0
 8002194:	d003      	beq.n	800219e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002196:	693a      	ldr	r2, [r7, #16]
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	4313      	orrs	r3, r2
 800219c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800219e:	4a11      	ldr	r2, [pc, #68]	@ (80021e4 <HAL_GPIO_Init+0x300>)
 80021a0:	693b      	ldr	r3, [r7, #16]
 80021a2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80021a4:	697b      	ldr	r3, [r7, #20]
 80021a6:	3301      	adds	r3, #1
 80021a8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	681a      	ldr	r2, [r3, #0]
 80021ae:	697b      	ldr	r3, [r7, #20]
 80021b0:	fa22 f303 	lsr.w	r3, r2, r3
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	f47f ae9d 	bne.w	8001ef4 <HAL_GPIO_Init+0x10>
  }
}
 80021ba:	bf00      	nop
 80021bc:	bf00      	nop
 80021be:	371c      	adds	r7, #28
 80021c0:	46bd      	mov	sp, r7
 80021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c6:	4770      	bx	lr
 80021c8:	40021000 	.word	0x40021000
 80021cc:	40010000 	.word	0x40010000
 80021d0:	48000400 	.word	0x48000400
 80021d4:	48000800 	.word	0x48000800
 80021d8:	48000c00 	.word	0x48000c00
 80021dc:	48001000 	.word	0x48001000
 80021e0:	48001400 	.word	0x48001400
 80021e4:	40010400 	.word	0x40010400

080021e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b083      	sub	sp, #12
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
 80021f0:	460b      	mov	r3, r1
 80021f2:	807b      	strh	r3, [r7, #2]
 80021f4:	4613      	mov	r3, r2
 80021f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80021f8:	787b      	ldrb	r3, [r7, #1]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d003      	beq.n	8002206 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80021fe:	887a      	ldrh	r2, [r7, #2]
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002204:	e002      	b.n	800220c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002206:	887a      	ldrh	r2, [r7, #2]
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800220c:	bf00      	nop
 800220e:	370c      	adds	r7, #12
 8002210:	46bd      	mov	sp, r7
 8002212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002216:	4770      	bx	lr

08002218 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b082      	sub	sp, #8
 800221c:	af00      	add	r7, sp, #0
 800221e:	4603      	mov	r3, r0
 8002220:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002222:	4b08      	ldr	r3, [pc, #32]	@ (8002244 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002224:	695a      	ldr	r2, [r3, #20]
 8002226:	88fb      	ldrh	r3, [r7, #6]
 8002228:	4013      	ands	r3, r2
 800222a:	2b00      	cmp	r3, #0
 800222c:	d006      	beq.n	800223c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800222e:	4a05      	ldr	r2, [pc, #20]	@ (8002244 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002230:	88fb      	ldrh	r3, [r7, #6]
 8002232:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002234:	88fb      	ldrh	r3, [r7, #6]
 8002236:	4618      	mov	r0, r3
 8002238:	f000 f806 	bl	8002248 <HAL_GPIO_EXTI_Callback>
  }
}
 800223c:	bf00      	nop
 800223e:	3708      	adds	r7, #8
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}
 8002244:	40010400 	.word	0x40010400

08002248 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002248:	b480      	push	{r7}
 800224a:	b083      	sub	sp, #12
 800224c:	af00      	add	r7, sp, #0
 800224e:	4603      	mov	r3, r0
 8002250:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002252:	bf00      	nop
 8002254:	370c      	adds	r7, #12
 8002256:	46bd      	mov	sp, r7
 8002258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225c:	4770      	bx	lr
	...

08002260 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002260:	b480      	push	{r7}
 8002262:	b085      	sub	sp, #20
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d141      	bne.n	80022f2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800226e:	4b4b      	ldr	r3, [pc, #300]	@ (800239c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002276:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800227a:	d131      	bne.n	80022e0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800227c:	4b47      	ldr	r3, [pc, #284]	@ (800239c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800227e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002282:	4a46      	ldr	r2, [pc, #280]	@ (800239c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002284:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002288:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800228c:	4b43      	ldr	r3, [pc, #268]	@ (800239c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002294:	4a41      	ldr	r2, [pc, #260]	@ (800239c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002296:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800229a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800229c:	4b40      	ldr	r3, [pc, #256]	@ (80023a0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	2232      	movs	r2, #50	@ 0x32
 80022a2:	fb02 f303 	mul.w	r3, r2, r3
 80022a6:	4a3f      	ldr	r2, [pc, #252]	@ (80023a4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80022a8:	fba2 2303 	umull	r2, r3, r2, r3
 80022ac:	0c9b      	lsrs	r3, r3, #18
 80022ae:	3301      	adds	r3, #1
 80022b0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80022b2:	e002      	b.n	80022ba <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	3b01      	subs	r3, #1
 80022b8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80022ba:	4b38      	ldr	r3, [pc, #224]	@ (800239c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022bc:	695b      	ldr	r3, [r3, #20]
 80022be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022c6:	d102      	bne.n	80022ce <HAL_PWREx_ControlVoltageScaling+0x6e>
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d1f2      	bne.n	80022b4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80022ce:	4b33      	ldr	r3, [pc, #204]	@ (800239c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022d0:	695b      	ldr	r3, [r3, #20]
 80022d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022da:	d158      	bne.n	800238e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80022dc:	2303      	movs	r3, #3
 80022de:	e057      	b.n	8002390 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80022e0:	4b2e      	ldr	r3, [pc, #184]	@ (800239c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80022e6:	4a2d      	ldr	r2, [pc, #180]	@ (800239c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80022ec:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80022f0:	e04d      	b.n	800238e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80022f8:	d141      	bne.n	800237e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80022fa:	4b28      	ldr	r3, [pc, #160]	@ (800239c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002302:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002306:	d131      	bne.n	800236c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002308:	4b24      	ldr	r3, [pc, #144]	@ (800239c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800230a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800230e:	4a23      	ldr	r2, [pc, #140]	@ (800239c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002310:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002314:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002318:	4b20      	ldr	r3, [pc, #128]	@ (800239c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002320:	4a1e      	ldr	r2, [pc, #120]	@ (800239c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002322:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002326:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002328:	4b1d      	ldr	r3, [pc, #116]	@ (80023a0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	2232      	movs	r2, #50	@ 0x32
 800232e:	fb02 f303 	mul.w	r3, r2, r3
 8002332:	4a1c      	ldr	r2, [pc, #112]	@ (80023a4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002334:	fba2 2303 	umull	r2, r3, r2, r3
 8002338:	0c9b      	lsrs	r3, r3, #18
 800233a:	3301      	adds	r3, #1
 800233c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800233e:	e002      	b.n	8002346 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	3b01      	subs	r3, #1
 8002344:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002346:	4b15      	ldr	r3, [pc, #84]	@ (800239c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002348:	695b      	ldr	r3, [r3, #20]
 800234a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800234e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002352:	d102      	bne.n	800235a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d1f2      	bne.n	8002340 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800235a:	4b10      	ldr	r3, [pc, #64]	@ (800239c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800235c:	695b      	ldr	r3, [r3, #20]
 800235e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002362:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002366:	d112      	bne.n	800238e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002368:	2303      	movs	r3, #3
 800236a:	e011      	b.n	8002390 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800236c:	4b0b      	ldr	r3, [pc, #44]	@ (800239c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800236e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002372:	4a0a      	ldr	r2, [pc, #40]	@ (800239c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002374:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002378:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800237c:	e007      	b.n	800238e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800237e:	4b07      	ldr	r3, [pc, #28]	@ (800239c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002386:	4a05      	ldr	r2, [pc, #20]	@ (800239c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002388:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800238c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800238e:	2300      	movs	r3, #0
}
 8002390:	4618      	mov	r0, r3
 8002392:	3714      	adds	r7, #20
 8002394:	46bd      	mov	sp, r7
 8002396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239a:	4770      	bx	lr
 800239c:	40007000 	.word	0x40007000
 80023a0:	20000010 	.word	0x20000010
 80023a4:	431bde83 	.word	0x431bde83

080023a8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80023ac:	4b05      	ldr	r3, [pc, #20]	@ (80023c4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80023ae:	689b      	ldr	r3, [r3, #8]
 80023b0:	4a04      	ldr	r2, [pc, #16]	@ (80023c4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80023b2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023b6:	6093      	str	r3, [r2, #8]
}
 80023b8:	bf00      	nop
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr
 80023c2:	bf00      	nop
 80023c4:	40007000 	.word	0x40007000

080023c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b088      	sub	sp, #32
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d101      	bne.n	80023da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	e2fe      	b.n	80029d8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f003 0301 	and.w	r3, r3, #1
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d075      	beq.n	80024d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023e6:	4b97      	ldr	r3, [pc, #604]	@ (8002644 <HAL_RCC_OscConfig+0x27c>)
 80023e8:	689b      	ldr	r3, [r3, #8]
 80023ea:	f003 030c 	and.w	r3, r3, #12
 80023ee:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80023f0:	4b94      	ldr	r3, [pc, #592]	@ (8002644 <HAL_RCC_OscConfig+0x27c>)
 80023f2:	68db      	ldr	r3, [r3, #12]
 80023f4:	f003 0303 	and.w	r3, r3, #3
 80023f8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80023fa:	69bb      	ldr	r3, [r7, #24]
 80023fc:	2b0c      	cmp	r3, #12
 80023fe:	d102      	bne.n	8002406 <HAL_RCC_OscConfig+0x3e>
 8002400:	697b      	ldr	r3, [r7, #20]
 8002402:	2b03      	cmp	r3, #3
 8002404:	d002      	beq.n	800240c <HAL_RCC_OscConfig+0x44>
 8002406:	69bb      	ldr	r3, [r7, #24]
 8002408:	2b08      	cmp	r3, #8
 800240a:	d10b      	bne.n	8002424 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800240c:	4b8d      	ldr	r3, [pc, #564]	@ (8002644 <HAL_RCC_OscConfig+0x27c>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002414:	2b00      	cmp	r3, #0
 8002416:	d05b      	beq.n	80024d0 <HAL_RCC_OscConfig+0x108>
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d157      	bne.n	80024d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002420:	2301      	movs	r3, #1
 8002422:	e2d9      	b.n	80029d8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800242c:	d106      	bne.n	800243c <HAL_RCC_OscConfig+0x74>
 800242e:	4b85      	ldr	r3, [pc, #532]	@ (8002644 <HAL_RCC_OscConfig+0x27c>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4a84      	ldr	r2, [pc, #528]	@ (8002644 <HAL_RCC_OscConfig+0x27c>)
 8002434:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002438:	6013      	str	r3, [r2, #0]
 800243a:	e01d      	b.n	8002478 <HAL_RCC_OscConfig+0xb0>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002444:	d10c      	bne.n	8002460 <HAL_RCC_OscConfig+0x98>
 8002446:	4b7f      	ldr	r3, [pc, #508]	@ (8002644 <HAL_RCC_OscConfig+0x27c>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a7e      	ldr	r2, [pc, #504]	@ (8002644 <HAL_RCC_OscConfig+0x27c>)
 800244c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002450:	6013      	str	r3, [r2, #0]
 8002452:	4b7c      	ldr	r3, [pc, #496]	@ (8002644 <HAL_RCC_OscConfig+0x27c>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	4a7b      	ldr	r2, [pc, #492]	@ (8002644 <HAL_RCC_OscConfig+0x27c>)
 8002458:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800245c:	6013      	str	r3, [r2, #0]
 800245e:	e00b      	b.n	8002478 <HAL_RCC_OscConfig+0xb0>
 8002460:	4b78      	ldr	r3, [pc, #480]	@ (8002644 <HAL_RCC_OscConfig+0x27c>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a77      	ldr	r2, [pc, #476]	@ (8002644 <HAL_RCC_OscConfig+0x27c>)
 8002466:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800246a:	6013      	str	r3, [r2, #0]
 800246c:	4b75      	ldr	r3, [pc, #468]	@ (8002644 <HAL_RCC_OscConfig+0x27c>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4a74      	ldr	r2, [pc, #464]	@ (8002644 <HAL_RCC_OscConfig+0x27c>)
 8002472:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002476:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d013      	beq.n	80024a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002480:	f7ff f8b4 	bl	80015ec <HAL_GetTick>
 8002484:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002486:	e008      	b.n	800249a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002488:	f7ff f8b0 	bl	80015ec <HAL_GetTick>
 800248c:	4602      	mov	r2, r0
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	1ad3      	subs	r3, r2, r3
 8002492:	2b64      	cmp	r3, #100	@ 0x64
 8002494:	d901      	bls.n	800249a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002496:	2303      	movs	r3, #3
 8002498:	e29e      	b.n	80029d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800249a:	4b6a      	ldr	r3, [pc, #424]	@ (8002644 <HAL_RCC_OscConfig+0x27c>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d0f0      	beq.n	8002488 <HAL_RCC_OscConfig+0xc0>
 80024a6:	e014      	b.n	80024d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024a8:	f7ff f8a0 	bl	80015ec <HAL_GetTick>
 80024ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80024ae:	e008      	b.n	80024c2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024b0:	f7ff f89c 	bl	80015ec <HAL_GetTick>
 80024b4:	4602      	mov	r2, r0
 80024b6:	693b      	ldr	r3, [r7, #16]
 80024b8:	1ad3      	subs	r3, r2, r3
 80024ba:	2b64      	cmp	r3, #100	@ 0x64
 80024bc:	d901      	bls.n	80024c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80024be:	2303      	movs	r3, #3
 80024c0:	e28a      	b.n	80029d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80024c2:	4b60      	ldr	r3, [pc, #384]	@ (8002644 <HAL_RCC_OscConfig+0x27c>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d1f0      	bne.n	80024b0 <HAL_RCC_OscConfig+0xe8>
 80024ce:	e000      	b.n	80024d2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f003 0302 	and.w	r3, r3, #2
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d075      	beq.n	80025ca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80024de:	4b59      	ldr	r3, [pc, #356]	@ (8002644 <HAL_RCC_OscConfig+0x27c>)
 80024e0:	689b      	ldr	r3, [r3, #8]
 80024e2:	f003 030c 	and.w	r3, r3, #12
 80024e6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80024e8:	4b56      	ldr	r3, [pc, #344]	@ (8002644 <HAL_RCC_OscConfig+0x27c>)
 80024ea:	68db      	ldr	r3, [r3, #12]
 80024ec:	f003 0303 	and.w	r3, r3, #3
 80024f0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80024f2:	69bb      	ldr	r3, [r7, #24]
 80024f4:	2b0c      	cmp	r3, #12
 80024f6:	d102      	bne.n	80024fe <HAL_RCC_OscConfig+0x136>
 80024f8:	697b      	ldr	r3, [r7, #20]
 80024fa:	2b02      	cmp	r3, #2
 80024fc:	d002      	beq.n	8002504 <HAL_RCC_OscConfig+0x13c>
 80024fe:	69bb      	ldr	r3, [r7, #24]
 8002500:	2b04      	cmp	r3, #4
 8002502:	d11f      	bne.n	8002544 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002504:	4b4f      	ldr	r3, [pc, #316]	@ (8002644 <HAL_RCC_OscConfig+0x27c>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800250c:	2b00      	cmp	r3, #0
 800250e:	d005      	beq.n	800251c <HAL_RCC_OscConfig+0x154>
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	68db      	ldr	r3, [r3, #12]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d101      	bne.n	800251c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002518:	2301      	movs	r3, #1
 800251a:	e25d      	b.n	80029d8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800251c:	4b49      	ldr	r3, [pc, #292]	@ (8002644 <HAL_RCC_OscConfig+0x27c>)
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	691b      	ldr	r3, [r3, #16]
 8002528:	061b      	lsls	r3, r3, #24
 800252a:	4946      	ldr	r1, [pc, #280]	@ (8002644 <HAL_RCC_OscConfig+0x27c>)
 800252c:	4313      	orrs	r3, r2
 800252e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002530:	4b45      	ldr	r3, [pc, #276]	@ (8002648 <HAL_RCC_OscConfig+0x280>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4618      	mov	r0, r3
 8002536:	f7ff f80d 	bl	8001554 <HAL_InitTick>
 800253a:	4603      	mov	r3, r0
 800253c:	2b00      	cmp	r3, #0
 800253e:	d043      	beq.n	80025c8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	e249      	b.n	80029d8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	68db      	ldr	r3, [r3, #12]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d023      	beq.n	8002594 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800254c:	4b3d      	ldr	r3, [pc, #244]	@ (8002644 <HAL_RCC_OscConfig+0x27c>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a3c      	ldr	r2, [pc, #240]	@ (8002644 <HAL_RCC_OscConfig+0x27c>)
 8002552:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002556:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002558:	f7ff f848 	bl	80015ec <HAL_GetTick>
 800255c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800255e:	e008      	b.n	8002572 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002560:	f7ff f844 	bl	80015ec <HAL_GetTick>
 8002564:	4602      	mov	r2, r0
 8002566:	693b      	ldr	r3, [r7, #16]
 8002568:	1ad3      	subs	r3, r2, r3
 800256a:	2b02      	cmp	r3, #2
 800256c:	d901      	bls.n	8002572 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800256e:	2303      	movs	r3, #3
 8002570:	e232      	b.n	80029d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002572:	4b34      	ldr	r3, [pc, #208]	@ (8002644 <HAL_RCC_OscConfig+0x27c>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800257a:	2b00      	cmp	r3, #0
 800257c:	d0f0      	beq.n	8002560 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800257e:	4b31      	ldr	r3, [pc, #196]	@ (8002644 <HAL_RCC_OscConfig+0x27c>)
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	691b      	ldr	r3, [r3, #16]
 800258a:	061b      	lsls	r3, r3, #24
 800258c:	492d      	ldr	r1, [pc, #180]	@ (8002644 <HAL_RCC_OscConfig+0x27c>)
 800258e:	4313      	orrs	r3, r2
 8002590:	604b      	str	r3, [r1, #4]
 8002592:	e01a      	b.n	80025ca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002594:	4b2b      	ldr	r3, [pc, #172]	@ (8002644 <HAL_RCC_OscConfig+0x27c>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a2a      	ldr	r2, [pc, #168]	@ (8002644 <HAL_RCC_OscConfig+0x27c>)
 800259a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800259e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025a0:	f7ff f824 	bl	80015ec <HAL_GetTick>
 80025a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80025a6:	e008      	b.n	80025ba <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025a8:	f7ff f820 	bl	80015ec <HAL_GetTick>
 80025ac:	4602      	mov	r2, r0
 80025ae:	693b      	ldr	r3, [r7, #16]
 80025b0:	1ad3      	subs	r3, r2, r3
 80025b2:	2b02      	cmp	r3, #2
 80025b4:	d901      	bls.n	80025ba <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80025b6:	2303      	movs	r3, #3
 80025b8:	e20e      	b.n	80029d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80025ba:	4b22      	ldr	r3, [pc, #136]	@ (8002644 <HAL_RCC_OscConfig+0x27c>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d1f0      	bne.n	80025a8 <HAL_RCC_OscConfig+0x1e0>
 80025c6:	e000      	b.n	80025ca <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025c8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f003 0308 	and.w	r3, r3, #8
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d041      	beq.n	800265a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	695b      	ldr	r3, [r3, #20]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d01c      	beq.n	8002618 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025de:	4b19      	ldr	r3, [pc, #100]	@ (8002644 <HAL_RCC_OscConfig+0x27c>)
 80025e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025e4:	4a17      	ldr	r2, [pc, #92]	@ (8002644 <HAL_RCC_OscConfig+0x27c>)
 80025e6:	f043 0301 	orr.w	r3, r3, #1
 80025ea:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025ee:	f7fe fffd 	bl	80015ec <HAL_GetTick>
 80025f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80025f4:	e008      	b.n	8002608 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025f6:	f7fe fff9 	bl	80015ec <HAL_GetTick>
 80025fa:	4602      	mov	r2, r0
 80025fc:	693b      	ldr	r3, [r7, #16]
 80025fe:	1ad3      	subs	r3, r2, r3
 8002600:	2b02      	cmp	r3, #2
 8002602:	d901      	bls.n	8002608 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002604:	2303      	movs	r3, #3
 8002606:	e1e7      	b.n	80029d8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002608:	4b0e      	ldr	r3, [pc, #56]	@ (8002644 <HAL_RCC_OscConfig+0x27c>)
 800260a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800260e:	f003 0302 	and.w	r3, r3, #2
 8002612:	2b00      	cmp	r3, #0
 8002614:	d0ef      	beq.n	80025f6 <HAL_RCC_OscConfig+0x22e>
 8002616:	e020      	b.n	800265a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002618:	4b0a      	ldr	r3, [pc, #40]	@ (8002644 <HAL_RCC_OscConfig+0x27c>)
 800261a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800261e:	4a09      	ldr	r2, [pc, #36]	@ (8002644 <HAL_RCC_OscConfig+0x27c>)
 8002620:	f023 0301 	bic.w	r3, r3, #1
 8002624:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002628:	f7fe ffe0 	bl	80015ec <HAL_GetTick>
 800262c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800262e:	e00d      	b.n	800264c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002630:	f7fe ffdc 	bl	80015ec <HAL_GetTick>
 8002634:	4602      	mov	r2, r0
 8002636:	693b      	ldr	r3, [r7, #16]
 8002638:	1ad3      	subs	r3, r2, r3
 800263a:	2b02      	cmp	r3, #2
 800263c:	d906      	bls.n	800264c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800263e:	2303      	movs	r3, #3
 8002640:	e1ca      	b.n	80029d8 <HAL_RCC_OscConfig+0x610>
 8002642:	bf00      	nop
 8002644:	40021000 	.word	0x40021000
 8002648:	20000014 	.word	0x20000014
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800264c:	4b8c      	ldr	r3, [pc, #560]	@ (8002880 <HAL_RCC_OscConfig+0x4b8>)
 800264e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002652:	f003 0302 	and.w	r3, r3, #2
 8002656:	2b00      	cmp	r3, #0
 8002658:	d1ea      	bne.n	8002630 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f003 0304 	and.w	r3, r3, #4
 8002662:	2b00      	cmp	r3, #0
 8002664:	f000 80a6 	beq.w	80027b4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002668:	2300      	movs	r3, #0
 800266a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800266c:	4b84      	ldr	r3, [pc, #528]	@ (8002880 <HAL_RCC_OscConfig+0x4b8>)
 800266e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002670:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002674:	2b00      	cmp	r3, #0
 8002676:	d101      	bne.n	800267c <HAL_RCC_OscConfig+0x2b4>
 8002678:	2301      	movs	r3, #1
 800267a:	e000      	b.n	800267e <HAL_RCC_OscConfig+0x2b6>
 800267c:	2300      	movs	r3, #0
 800267e:	2b00      	cmp	r3, #0
 8002680:	d00d      	beq.n	800269e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002682:	4b7f      	ldr	r3, [pc, #508]	@ (8002880 <HAL_RCC_OscConfig+0x4b8>)
 8002684:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002686:	4a7e      	ldr	r2, [pc, #504]	@ (8002880 <HAL_RCC_OscConfig+0x4b8>)
 8002688:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800268c:	6593      	str	r3, [r2, #88]	@ 0x58
 800268e:	4b7c      	ldr	r3, [pc, #496]	@ (8002880 <HAL_RCC_OscConfig+0x4b8>)
 8002690:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002692:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002696:	60fb      	str	r3, [r7, #12]
 8002698:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800269a:	2301      	movs	r3, #1
 800269c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800269e:	4b79      	ldr	r3, [pc, #484]	@ (8002884 <HAL_RCC_OscConfig+0x4bc>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d118      	bne.n	80026dc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80026aa:	4b76      	ldr	r3, [pc, #472]	@ (8002884 <HAL_RCC_OscConfig+0x4bc>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4a75      	ldr	r2, [pc, #468]	@ (8002884 <HAL_RCC_OscConfig+0x4bc>)
 80026b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026b6:	f7fe ff99 	bl	80015ec <HAL_GetTick>
 80026ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026bc:	e008      	b.n	80026d0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026be:	f7fe ff95 	bl	80015ec <HAL_GetTick>
 80026c2:	4602      	mov	r2, r0
 80026c4:	693b      	ldr	r3, [r7, #16]
 80026c6:	1ad3      	subs	r3, r2, r3
 80026c8:	2b02      	cmp	r3, #2
 80026ca:	d901      	bls.n	80026d0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80026cc:	2303      	movs	r3, #3
 80026ce:	e183      	b.n	80029d8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026d0:	4b6c      	ldr	r3, [pc, #432]	@ (8002884 <HAL_RCC_OscConfig+0x4bc>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d0f0      	beq.n	80026be <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	689b      	ldr	r3, [r3, #8]
 80026e0:	2b01      	cmp	r3, #1
 80026e2:	d108      	bne.n	80026f6 <HAL_RCC_OscConfig+0x32e>
 80026e4:	4b66      	ldr	r3, [pc, #408]	@ (8002880 <HAL_RCC_OscConfig+0x4b8>)
 80026e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026ea:	4a65      	ldr	r2, [pc, #404]	@ (8002880 <HAL_RCC_OscConfig+0x4b8>)
 80026ec:	f043 0301 	orr.w	r3, r3, #1
 80026f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80026f4:	e024      	b.n	8002740 <HAL_RCC_OscConfig+0x378>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	689b      	ldr	r3, [r3, #8]
 80026fa:	2b05      	cmp	r3, #5
 80026fc:	d110      	bne.n	8002720 <HAL_RCC_OscConfig+0x358>
 80026fe:	4b60      	ldr	r3, [pc, #384]	@ (8002880 <HAL_RCC_OscConfig+0x4b8>)
 8002700:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002704:	4a5e      	ldr	r2, [pc, #376]	@ (8002880 <HAL_RCC_OscConfig+0x4b8>)
 8002706:	f043 0304 	orr.w	r3, r3, #4
 800270a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800270e:	4b5c      	ldr	r3, [pc, #368]	@ (8002880 <HAL_RCC_OscConfig+0x4b8>)
 8002710:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002714:	4a5a      	ldr	r2, [pc, #360]	@ (8002880 <HAL_RCC_OscConfig+0x4b8>)
 8002716:	f043 0301 	orr.w	r3, r3, #1
 800271a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800271e:	e00f      	b.n	8002740 <HAL_RCC_OscConfig+0x378>
 8002720:	4b57      	ldr	r3, [pc, #348]	@ (8002880 <HAL_RCC_OscConfig+0x4b8>)
 8002722:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002726:	4a56      	ldr	r2, [pc, #344]	@ (8002880 <HAL_RCC_OscConfig+0x4b8>)
 8002728:	f023 0301 	bic.w	r3, r3, #1
 800272c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002730:	4b53      	ldr	r3, [pc, #332]	@ (8002880 <HAL_RCC_OscConfig+0x4b8>)
 8002732:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002736:	4a52      	ldr	r2, [pc, #328]	@ (8002880 <HAL_RCC_OscConfig+0x4b8>)
 8002738:	f023 0304 	bic.w	r3, r3, #4
 800273c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d016      	beq.n	8002776 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002748:	f7fe ff50 	bl	80015ec <HAL_GetTick>
 800274c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800274e:	e00a      	b.n	8002766 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002750:	f7fe ff4c 	bl	80015ec <HAL_GetTick>
 8002754:	4602      	mov	r2, r0
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	1ad3      	subs	r3, r2, r3
 800275a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800275e:	4293      	cmp	r3, r2
 8002760:	d901      	bls.n	8002766 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002762:	2303      	movs	r3, #3
 8002764:	e138      	b.n	80029d8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002766:	4b46      	ldr	r3, [pc, #280]	@ (8002880 <HAL_RCC_OscConfig+0x4b8>)
 8002768:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800276c:	f003 0302 	and.w	r3, r3, #2
 8002770:	2b00      	cmp	r3, #0
 8002772:	d0ed      	beq.n	8002750 <HAL_RCC_OscConfig+0x388>
 8002774:	e015      	b.n	80027a2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002776:	f7fe ff39 	bl	80015ec <HAL_GetTick>
 800277a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800277c:	e00a      	b.n	8002794 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800277e:	f7fe ff35 	bl	80015ec <HAL_GetTick>
 8002782:	4602      	mov	r2, r0
 8002784:	693b      	ldr	r3, [r7, #16]
 8002786:	1ad3      	subs	r3, r2, r3
 8002788:	f241 3288 	movw	r2, #5000	@ 0x1388
 800278c:	4293      	cmp	r3, r2
 800278e:	d901      	bls.n	8002794 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002790:	2303      	movs	r3, #3
 8002792:	e121      	b.n	80029d8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002794:	4b3a      	ldr	r3, [pc, #232]	@ (8002880 <HAL_RCC_OscConfig+0x4b8>)
 8002796:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800279a:	f003 0302 	and.w	r3, r3, #2
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d1ed      	bne.n	800277e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80027a2:	7ffb      	ldrb	r3, [r7, #31]
 80027a4:	2b01      	cmp	r3, #1
 80027a6:	d105      	bne.n	80027b4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027a8:	4b35      	ldr	r3, [pc, #212]	@ (8002880 <HAL_RCC_OscConfig+0x4b8>)
 80027aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027ac:	4a34      	ldr	r2, [pc, #208]	@ (8002880 <HAL_RCC_OscConfig+0x4b8>)
 80027ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80027b2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f003 0320 	and.w	r3, r3, #32
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d03c      	beq.n	800283a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	699b      	ldr	r3, [r3, #24]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d01c      	beq.n	8002802 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80027c8:	4b2d      	ldr	r3, [pc, #180]	@ (8002880 <HAL_RCC_OscConfig+0x4b8>)
 80027ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80027ce:	4a2c      	ldr	r2, [pc, #176]	@ (8002880 <HAL_RCC_OscConfig+0x4b8>)
 80027d0:	f043 0301 	orr.w	r3, r3, #1
 80027d4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027d8:	f7fe ff08 	bl	80015ec <HAL_GetTick>
 80027dc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80027de:	e008      	b.n	80027f2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80027e0:	f7fe ff04 	bl	80015ec <HAL_GetTick>
 80027e4:	4602      	mov	r2, r0
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	1ad3      	subs	r3, r2, r3
 80027ea:	2b02      	cmp	r3, #2
 80027ec:	d901      	bls.n	80027f2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80027ee:	2303      	movs	r3, #3
 80027f0:	e0f2      	b.n	80029d8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80027f2:	4b23      	ldr	r3, [pc, #140]	@ (8002880 <HAL_RCC_OscConfig+0x4b8>)
 80027f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80027f8:	f003 0302 	and.w	r3, r3, #2
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d0ef      	beq.n	80027e0 <HAL_RCC_OscConfig+0x418>
 8002800:	e01b      	b.n	800283a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002802:	4b1f      	ldr	r3, [pc, #124]	@ (8002880 <HAL_RCC_OscConfig+0x4b8>)
 8002804:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002808:	4a1d      	ldr	r2, [pc, #116]	@ (8002880 <HAL_RCC_OscConfig+0x4b8>)
 800280a:	f023 0301 	bic.w	r3, r3, #1
 800280e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002812:	f7fe feeb 	bl	80015ec <HAL_GetTick>
 8002816:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002818:	e008      	b.n	800282c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800281a:	f7fe fee7 	bl	80015ec <HAL_GetTick>
 800281e:	4602      	mov	r2, r0
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	1ad3      	subs	r3, r2, r3
 8002824:	2b02      	cmp	r3, #2
 8002826:	d901      	bls.n	800282c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002828:	2303      	movs	r3, #3
 800282a:	e0d5      	b.n	80029d8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800282c:	4b14      	ldr	r3, [pc, #80]	@ (8002880 <HAL_RCC_OscConfig+0x4b8>)
 800282e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002832:	f003 0302 	and.w	r3, r3, #2
 8002836:	2b00      	cmp	r3, #0
 8002838:	d1ef      	bne.n	800281a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	69db      	ldr	r3, [r3, #28]
 800283e:	2b00      	cmp	r3, #0
 8002840:	f000 80c9 	beq.w	80029d6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002844:	4b0e      	ldr	r3, [pc, #56]	@ (8002880 <HAL_RCC_OscConfig+0x4b8>)
 8002846:	689b      	ldr	r3, [r3, #8]
 8002848:	f003 030c 	and.w	r3, r3, #12
 800284c:	2b0c      	cmp	r3, #12
 800284e:	f000 8083 	beq.w	8002958 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	69db      	ldr	r3, [r3, #28]
 8002856:	2b02      	cmp	r3, #2
 8002858:	d15e      	bne.n	8002918 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800285a:	4b09      	ldr	r3, [pc, #36]	@ (8002880 <HAL_RCC_OscConfig+0x4b8>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a08      	ldr	r2, [pc, #32]	@ (8002880 <HAL_RCC_OscConfig+0x4b8>)
 8002860:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002864:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002866:	f7fe fec1 	bl	80015ec <HAL_GetTick>
 800286a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800286c:	e00c      	b.n	8002888 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800286e:	f7fe febd 	bl	80015ec <HAL_GetTick>
 8002872:	4602      	mov	r2, r0
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	1ad3      	subs	r3, r2, r3
 8002878:	2b02      	cmp	r3, #2
 800287a:	d905      	bls.n	8002888 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800287c:	2303      	movs	r3, #3
 800287e:	e0ab      	b.n	80029d8 <HAL_RCC_OscConfig+0x610>
 8002880:	40021000 	.word	0x40021000
 8002884:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002888:	4b55      	ldr	r3, [pc, #340]	@ (80029e0 <HAL_RCC_OscConfig+0x618>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002890:	2b00      	cmp	r3, #0
 8002892:	d1ec      	bne.n	800286e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002894:	4b52      	ldr	r3, [pc, #328]	@ (80029e0 <HAL_RCC_OscConfig+0x618>)
 8002896:	68da      	ldr	r2, [r3, #12]
 8002898:	4b52      	ldr	r3, [pc, #328]	@ (80029e4 <HAL_RCC_OscConfig+0x61c>)
 800289a:	4013      	ands	r3, r2
 800289c:	687a      	ldr	r2, [r7, #4]
 800289e:	6a11      	ldr	r1, [r2, #32]
 80028a0:	687a      	ldr	r2, [r7, #4]
 80028a2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80028a4:	3a01      	subs	r2, #1
 80028a6:	0112      	lsls	r2, r2, #4
 80028a8:	4311      	orrs	r1, r2
 80028aa:	687a      	ldr	r2, [r7, #4]
 80028ac:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80028ae:	0212      	lsls	r2, r2, #8
 80028b0:	4311      	orrs	r1, r2
 80028b2:	687a      	ldr	r2, [r7, #4]
 80028b4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80028b6:	0852      	lsrs	r2, r2, #1
 80028b8:	3a01      	subs	r2, #1
 80028ba:	0552      	lsls	r2, r2, #21
 80028bc:	4311      	orrs	r1, r2
 80028be:	687a      	ldr	r2, [r7, #4]
 80028c0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80028c2:	0852      	lsrs	r2, r2, #1
 80028c4:	3a01      	subs	r2, #1
 80028c6:	0652      	lsls	r2, r2, #25
 80028c8:	4311      	orrs	r1, r2
 80028ca:	687a      	ldr	r2, [r7, #4]
 80028cc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80028ce:	06d2      	lsls	r2, r2, #27
 80028d0:	430a      	orrs	r2, r1
 80028d2:	4943      	ldr	r1, [pc, #268]	@ (80029e0 <HAL_RCC_OscConfig+0x618>)
 80028d4:	4313      	orrs	r3, r2
 80028d6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028d8:	4b41      	ldr	r3, [pc, #260]	@ (80029e0 <HAL_RCC_OscConfig+0x618>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a40      	ldr	r2, [pc, #256]	@ (80029e0 <HAL_RCC_OscConfig+0x618>)
 80028de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80028e2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80028e4:	4b3e      	ldr	r3, [pc, #248]	@ (80029e0 <HAL_RCC_OscConfig+0x618>)
 80028e6:	68db      	ldr	r3, [r3, #12]
 80028e8:	4a3d      	ldr	r2, [pc, #244]	@ (80029e0 <HAL_RCC_OscConfig+0x618>)
 80028ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80028ee:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028f0:	f7fe fe7c 	bl	80015ec <HAL_GetTick>
 80028f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028f6:	e008      	b.n	800290a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028f8:	f7fe fe78 	bl	80015ec <HAL_GetTick>
 80028fc:	4602      	mov	r2, r0
 80028fe:	693b      	ldr	r3, [r7, #16]
 8002900:	1ad3      	subs	r3, r2, r3
 8002902:	2b02      	cmp	r3, #2
 8002904:	d901      	bls.n	800290a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002906:	2303      	movs	r3, #3
 8002908:	e066      	b.n	80029d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800290a:	4b35      	ldr	r3, [pc, #212]	@ (80029e0 <HAL_RCC_OscConfig+0x618>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002912:	2b00      	cmp	r3, #0
 8002914:	d0f0      	beq.n	80028f8 <HAL_RCC_OscConfig+0x530>
 8002916:	e05e      	b.n	80029d6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002918:	4b31      	ldr	r3, [pc, #196]	@ (80029e0 <HAL_RCC_OscConfig+0x618>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a30      	ldr	r2, [pc, #192]	@ (80029e0 <HAL_RCC_OscConfig+0x618>)
 800291e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002922:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002924:	f7fe fe62 	bl	80015ec <HAL_GetTick>
 8002928:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800292a:	e008      	b.n	800293e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800292c:	f7fe fe5e 	bl	80015ec <HAL_GetTick>
 8002930:	4602      	mov	r2, r0
 8002932:	693b      	ldr	r3, [r7, #16]
 8002934:	1ad3      	subs	r3, r2, r3
 8002936:	2b02      	cmp	r3, #2
 8002938:	d901      	bls.n	800293e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800293a:	2303      	movs	r3, #3
 800293c:	e04c      	b.n	80029d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800293e:	4b28      	ldr	r3, [pc, #160]	@ (80029e0 <HAL_RCC_OscConfig+0x618>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002946:	2b00      	cmp	r3, #0
 8002948:	d1f0      	bne.n	800292c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800294a:	4b25      	ldr	r3, [pc, #148]	@ (80029e0 <HAL_RCC_OscConfig+0x618>)
 800294c:	68da      	ldr	r2, [r3, #12]
 800294e:	4924      	ldr	r1, [pc, #144]	@ (80029e0 <HAL_RCC_OscConfig+0x618>)
 8002950:	4b25      	ldr	r3, [pc, #148]	@ (80029e8 <HAL_RCC_OscConfig+0x620>)
 8002952:	4013      	ands	r3, r2
 8002954:	60cb      	str	r3, [r1, #12]
 8002956:	e03e      	b.n	80029d6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	69db      	ldr	r3, [r3, #28]
 800295c:	2b01      	cmp	r3, #1
 800295e:	d101      	bne.n	8002964 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	e039      	b.n	80029d8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002964:	4b1e      	ldr	r3, [pc, #120]	@ (80029e0 <HAL_RCC_OscConfig+0x618>)
 8002966:	68db      	ldr	r3, [r3, #12]
 8002968:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800296a:	697b      	ldr	r3, [r7, #20]
 800296c:	f003 0203 	and.w	r2, r3, #3
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6a1b      	ldr	r3, [r3, #32]
 8002974:	429a      	cmp	r2, r3
 8002976:	d12c      	bne.n	80029d2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002978:	697b      	ldr	r3, [r7, #20]
 800297a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002982:	3b01      	subs	r3, #1
 8002984:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002986:	429a      	cmp	r2, r3
 8002988:	d123      	bne.n	80029d2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800298a:	697b      	ldr	r3, [r7, #20]
 800298c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002994:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002996:	429a      	cmp	r2, r3
 8002998:	d11b      	bne.n	80029d2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029a4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80029a6:	429a      	cmp	r2, r3
 80029a8:	d113      	bne.n	80029d2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80029aa:	697b      	ldr	r3, [r7, #20]
 80029ac:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029b4:	085b      	lsrs	r3, r3, #1
 80029b6:	3b01      	subs	r3, #1
 80029b8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80029ba:	429a      	cmp	r2, r3
 80029bc:	d109      	bne.n	80029d2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029c8:	085b      	lsrs	r3, r3, #1
 80029ca:	3b01      	subs	r3, #1
 80029cc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80029ce:	429a      	cmp	r2, r3
 80029d0:	d001      	beq.n	80029d6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80029d2:	2301      	movs	r3, #1
 80029d4:	e000      	b.n	80029d8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80029d6:	2300      	movs	r3, #0
}
 80029d8:	4618      	mov	r0, r3
 80029da:	3720      	adds	r7, #32
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}
 80029e0:	40021000 	.word	0x40021000
 80029e4:	019f800c 	.word	0x019f800c
 80029e8:	feeefffc 	.word	0xfeeefffc

080029ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b086      	sub	sp, #24
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
 80029f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80029f6:	2300      	movs	r3, #0
 80029f8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d101      	bne.n	8002a04 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002a00:	2301      	movs	r3, #1
 8002a02:	e11e      	b.n	8002c42 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a04:	4b91      	ldr	r3, [pc, #580]	@ (8002c4c <HAL_RCC_ClockConfig+0x260>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f003 030f 	and.w	r3, r3, #15
 8002a0c:	683a      	ldr	r2, [r7, #0]
 8002a0e:	429a      	cmp	r2, r3
 8002a10:	d910      	bls.n	8002a34 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a12:	4b8e      	ldr	r3, [pc, #568]	@ (8002c4c <HAL_RCC_ClockConfig+0x260>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f023 020f 	bic.w	r2, r3, #15
 8002a1a:	498c      	ldr	r1, [pc, #560]	@ (8002c4c <HAL_RCC_ClockConfig+0x260>)
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a22:	4b8a      	ldr	r3, [pc, #552]	@ (8002c4c <HAL_RCC_ClockConfig+0x260>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f003 030f 	and.w	r3, r3, #15
 8002a2a:	683a      	ldr	r2, [r7, #0]
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	d001      	beq.n	8002a34 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002a30:	2301      	movs	r3, #1
 8002a32:	e106      	b.n	8002c42 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f003 0301 	and.w	r3, r3, #1
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d073      	beq.n	8002b28 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	2b03      	cmp	r3, #3
 8002a46:	d129      	bne.n	8002a9c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a48:	4b81      	ldr	r3, [pc, #516]	@ (8002c50 <HAL_RCC_ClockConfig+0x264>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d101      	bne.n	8002a58 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002a54:	2301      	movs	r3, #1
 8002a56:	e0f4      	b.n	8002c42 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002a58:	f000 f99e 	bl	8002d98 <RCC_GetSysClockFreqFromPLLSource>
 8002a5c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002a5e:	693b      	ldr	r3, [r7, #16]
 8002a60:	4a7c      	ldr	r2, [pc, #496]	@ (8002c54 <HAL_RCC_ClockConfig+0x268>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d93f      	bls.n	8002ae6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002a66:	4b7a      	ldr	r3, [pc, #488]	@ (8002c50 <HAL_RCC_ClockConfig+0x264>)
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d009      	beq.n	8002a86 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d033      	beq.n	8002ae6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d12f      	bne.n	8002ae6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002a86:	4b72      	ldr	r3, [pc, #456]	@ (8002c50 <HAL_RCC_ClockConfig+0x264>)
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002a8e:	4a70      	ldr	r2, [pc, #448]	@ (8002c50 <HAL_RCC_ClockConfig+0x264>)
 8002a90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a94:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002a96:	2380      	movs	r3, #128	@ 0x80
 8002a98:	617b      	str	r3, [r7, #20]
 8002a9a:	e024      	b.n	8002ae6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	2b02      	cmp	r3, #2
 8002aa2:	d107      	bne.n	8002ab4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002aa4:	4b6a      	ldr	r3, [pc, #424]	@ (8002c50 <HAL_RCC_ClockConfig+0x264>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d109      	bne.n	8002ac4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	e0c6      	b.n	8002c42 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ab4:	4b66      	ldr	r3, [pc, #408]	@ (8002c50 <HAL_RCC_ClockConfig+0x264>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d101      	bne.n	8002ac4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	e0be      	b.n	8002c42 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002ac4:	f000 f8ce 	bl	8002c64 <HAL_RCC_GetSysClockFreq>
 8002ac8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002aca:	693b      	ldr	r3, [r7, #16]
 8002acc:	4a61      	ldr	r2, [pc, #388]	@ (8002c54 <HAL_RCC_ClockConfig+0x268>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d909      	bls.n	8002ae6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002ad2:	4b5f      	ldr	r3, [pc, #380]	@ (8002c50 <HAL_RCC_ClockConfig+0x264>)
 8002ad4:	689b      	ldr	r3, [r3, #8]
 8002ad6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002ada:	4a5d      	ldr	r2, [pc, #372]	@ (8002c50 <HAL_RCC_ClockConfig+0x264>)
 8002adc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ae0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002ae2:	2380      	movs	r3, #128	@ 0x80
 8002ae4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002ae6:	4b5a      	ldr	r3, [pc, #360]	@ (8002c50 <HAL_RCC_ClockConfig+0x264>)
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	f023 0203 	bic.w	r2, r3, #3
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	4957      	ldr	r1, [pc, #348]	@ (8002c50 <HAL_RCC_ClockConfig+0x264>)
 8002af4:	4313      	orrs	r3, r2
 8002af6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002af8:	f7fe fd78 	bl	80015ec <HAL_GetTick>
 8002afc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002afe:	e00a      	b.n	8002b16 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b00:	f7fe fd74 	bl	80015ec <HAL_GetTick>
 8002b04:	4602      	mov	r2, r0
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d901      	bls.n	8002b16 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002b12:	2303      	movs	r3, #3
 8002b14:	e095      	b.n	8002c42 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b16:	4b4e      	ldr	r3, [pc, #312]	@ (8002c50 <HAL_RCC_ClockConfig+0x264>)
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	f003 020c 	and.w	r2, r3, #12
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	009b      	lsls	r3, r3, #2
 8002b24:	429a      	cmp	r2, r3
 8002b26:	d1eb      	bne.n	8002b00 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f003 0302 	and.w	r3, r3, #2
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d023      	beq.n	8002b7c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f003 0304 	and.w	r3, r3, #4
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d005      	beq.n	8002b4c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b40:	4b43      	ldr	r3, [pc, #268]	@ (8002c50 <HAL_RCC_ClockConfig+0x264>)
 8002b42:	689b      	ldr	r3, [r3, #8]
 8002b44:	4a42      	ldr	r2, [pc, #264]	@ (8002c50 <HAL_RCC_ClockConfig+0x264>)
 8002b46:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002b4a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f003 0308 	and.w	r3, r3, #8
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d007      	beq.n	8002b68 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002b58:	4b3d      	ldr	r3, [pc, #244]	@ (8002c50 <HAL_RCC_ClockConfig+0x264>)
 8002b5a:	689b      	ldr	r3, [r3, #8]
 8002b5c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002b60:	4a3b      	ldr	r2, [pc, #236]	@ (8002c50 <HAL_RCC_ClockConfig+0x264>)
 8002b62:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002b66:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b68:	4b39      	ldr	r3, [pc, #228]	@ (8002c50 <HAL_RCC_ClockConfig+0x264>)
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	689b      	ldr	r3, [r3, #8]
 8002b74:	4936      	ldr	r1, [pc, #216]	@ (8002c50 <HAL_RCC_ClockConfig+0x264>)
 8002b76:	4313      	orrs	r3, r2
 8002b78:	608b      	str	r3, [r1, #8]
 8002b7a:	e008      	b.n	8002b8e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	2b80      	cmp	r3, #128	@ 0x80
 8002b80:	d105      	bne.n	8002b8e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002b82:	4b33      	ldr	r3, [pc, #204]	@ (8002c50 <HAL_RCC_ClockConfig+0x264>)
 8002b84:	689b      	ldr	r3, [r3, #8]
 8002b86:	4a32      	ldr	r2, [pc, #200]	@ (8002c50 <HAL_RCC_ClockConfig+0x264>)
 8002b88:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002b8c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b8e:	4b2f      	ldr	r3, [pc, #188]	@ (8002c4c <HAL_RCC_ClockConfig+0x260>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f003 030f 	and.w	r3, r3, #15
 8002b96:	683a      	ldr	r2, [r7, #0]
 8002b98:	429a      	cmp	r2, r3
 8002b9a:	d21d      	bcs.n	8002bd8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b9c:	4b2b      	ldr	r3, [pc, #172]	@ (8002c4c <HAL_RCC_ClockConfig+0x260>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f023 020f 	bic.w	r2, r3, #15
 8002ba4:	4929      	ldr	r1, [pc, #164]	@ (8002c4c <HAL_RCC_ClockConfig+0x260>)
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002bac:	f7fe fd1e 	bl	80015ec <HAL_GetTick>
 8002bb0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bb2:	e00a      	b.n	8002bca <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bb4:	f7fe fd1a 	bl	80015ec <HAL_GetTick>
 8002bb8:	4602      	mov	r2, r0
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	1ad3      	subs	r3, r2, r3
 8002bbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d901      	bls.n	8002bca <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002bc6:	2303      	movs	r3, #3
 8002bc8:	e03b      	b.n	8002c42 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bca:	4b20      	ldr	r3, [pc, #128]	@ (8002c4c <HAL_RCC_ClockConfig+0x260>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f003 030f 	and.w	r3, r3, #15
 8002bd2:	683a      	ldr	r2, [r7, #0]
 8002bd4:	429a      	cmp	r2, r3
 8002bd6:	d1ed      	bne.n	8002bb4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f003 0304 	and.w	r3, r3, #4
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d008      	beq.n	8002bf6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002be4:	4b1a      	ldr	r3, [pc, #104]	@ (8002c50 <HAL_RCC_ClockConfig+0x264>)
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	68db      	ldr	r3, [r3, #12]
 8002bf0:	4917      	ldr	r1, [pc, #92]	@ (8002c50 <HAL_RCC_ClockConfig+0x264>)
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f003 0308 	and.w	r3, r3, #8
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d009      	beq.n	8002c16 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c02:	4b13      	ldr	r3, [pc, #76]	@ (8002c50 <HAL_RCC_ClockConfig+0x264>)
 8002c04:	689b      	ldr	r3, [r3, #8]
 8002c06:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	691b      	ldr	r3, [r3, #16]
 8002c0e:	00db      	lsls	r3, r3, #3
 8002c10:	490f      	ldr	r1, [pc, #60]	@ (8002c50 <HAL_RCC_ClockConfig+0x264>)
 8002c12:	4313      	orrs	r3, r2
 8002c14:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002c16:	f000 f825 	bl	8002c64 <HAL_RCC_GetSysClockFreq>
 8002c1a:	4602      	mov	r2, r0
 8002c1c:	4b0c      	ldr	r3, [pc, #48]	@ (8002c50 <HAL_RCC_ClockConfig+0x264>)
 8002c1e:	689b      	ldr	r3, [r3, #8]
 8002c20:	091b      	lsrs	r3, r3, #4
 8002c22:	f003 030f 	and.w	r3, r3, #15
 8002c26:	490c      	ldr	r1, [pc, #48]	@ (8002c58 <HAL_RCC_ClockConfig+0x26c>)
 8002c28:	5ccb      	ldrb	r3, [r1, r3]
 8002c2a:	f003 031f 	and.w	r3, r3, #31
 8002c2e:	fa22 f303 	lsr.w	r3, r2, r3
 8002c32:	4a0a      	ldr	r2, [pc, #40]	@ (8002c5c <HAL_RCC_ClockConfig+0x270>)
 8002c34:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002c36:	4b0a      	ldr	r3, [pc, #40]	@ (8002c60 <HAL_RCC_ClockConfig+0x274>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f7fe fc8a 	bl	8001554 <HAL_InitTick>
 8002c40:	4603      	mov	r3, r0
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	3718      	adds	r7, #24
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	bf00      	nop
 8002c4c:	40022000 	.word	0x40022000
 8002c50:	40021000 	.word	0x40021000
 8002c54:	04c4b400 	.word	0x04c4b400
 8002c58:	08007348 	.word	0x08007348
 8002c5c:	20000010 	.word	0x20000010
 8002c60:	20000014 	.word	0x20000014

08002c64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b087      	sub	sp, #28
 8002c68:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002c6a:	4b2c      	ldr	r3, [pc, #176]	@ (8002d1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c6c:	689b      	ldr	r3, [r3, #8]
 8002c6e:	f003 030c 	and.w	r3, r3, #12
 8002c72:	2b04      	cmp	r3, #4
 8002c74:	d102      	bne.n	8002c7c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002c76:	4b2a      	ldr	r3, [pc, #168]	@ (8002d20 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002c78:	613b      	str	r3, [r7, #16]
 8002c7a:	e047      	b.n	8002d0c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002c7c:	4b27      	ldr	r3, [pc, #156]	@ (8002d1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	f003 030c 	and.w	r3, r3, #12
 8002c84:	2b08      	cmp	r3, #8
 8002c86:	d102      	bne.n	8002c8e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002c88:	4b26      	ldr	r3, [pc, #152]	@ (8002d24 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002c8a:	613b      	str	r3, [r7, #16]
 8002c8c:	e03e      	b.n	8002d0c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002c8e:	4b23      	ldr	r3, [pc, #140]	@ (8002d1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c90:	689b      	ldr	r3, [r3, #8]
 8002c92:	f003 030c 	and.w	r3, r3, #12
 8002c96:	2b0c      	cmp	r3, #12
 8002c98:	d136      	bne.n	8002d08 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002c9a:	4b20      	ldr	r3, [pc, #128]	@ (8002d1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c9c:	68db      	ldr	r3, [r3, #12]
 8002c9e:	f003 0303 	and.w	r3, r3, #3
 8002ca2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002ca4:	4b1d      	ldr	r3, [pc, #116]	@ (8002d1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ca6:	68db      	ldr	r3, [r3, #12]
 8002ca8:	091b      	lsrs	r3, r3, #4
 8002caa:	f003 030f 	and.w	r3, r3, #15
 8002cae:	3301      	adds	r3, #1
 8002cb0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	2b03      	cmp	r3, #3
 8002cb6:	d10c      	bne.n	8002cd2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002cb8:	4a1a      	ldr	r2, [pc, #104]	@ (8002d24 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002cba:	68bb      	ldr	r3, [r7, #8]
 8002cbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cc0:	4a16      	ldr	r2, [pc, #88]	@ (8002d1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002cc2:	68d2      	ldr	r2, [r2, #12]
 8002cc4:	0a12      	lsrs	r2, r2, #8
 8002cc6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002cca:	fb02 f303 	mul.w	r3, r2, r3
 8002cce:	617b      	str	r3, [r7, #20]
      break;
 8002cd0:	e00c      	b.n	8002cec <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002cd2:	4a13      	ldr	r2, [pc, #76]	@ (8002d20 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cda:	4a10      	ldr	r2, [pc, #64]	@ (8002d1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002cdc:	68d2      	ldr	r2, [r2, #12]
 8002cde:	0a12      	lsrs	r2, r2, #8
 8002ce0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002ce4:	fb02 f303 	mul.w	r3, r2, r3
 8002ce8:	617b      	str	r3, [r7, #20]
      break;
 8002cea:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002cec:	4b0b      	ldr	r3, [pc, #44]	@ (8002d1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002cee:	68db      	ldr	r3, [r3, #12]
 8002cf0:	0e5b      	lsrs	r3, r3, #25
 8002cf2:	f003 0303 	and.w	r3, r3, #3
 8002cf6:	3301      	adds	r3, #1
 8002cf8:	005b      	lsls	r3, r3, #1
 8002cfa:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002cfc:	697a      	ldr	r2, [r7, #20]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d04:	613b      	str	r3, [r7, #16]
 8002d06:	e001      	b.n	8002d0c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002d0c:	693b      	ldr	r3, [r7, #16]
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	371c      	adds	r7, #28
 8002d12:	46bd      	mov	sp, r7
 8002d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d18:	4770      	bx	lr
 8002d1a:	bf00      	nop
 8002d1c:	40021000 	.word	0x40021000
 8002d20:	00f42400 	.word	0x00f42400
 8002d24:	016e3600 	.word	0x016e3600

08002d28 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d2c:	4b03      	ldr	r3, [pc, #12]	@ (8002d3c <HAL_RCC_GetHCLKFreq+0x14>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
}
 8002d30:	4618      	mov	r0, r3
 8002d32:	46bd      	mov	sp, r7
 8002d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d38:	4770      	bx	lr
 8002d3a:	bf00      	nop
 8002d3c:	20000010 	.word	0x20000010

08002d40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002d44:	f7ff fff0 	bl	8002d28 <HAL_RCC_GetHCLKFreq>
 8002d48:	4602      	mov	r2, r0
 8002d4a:	4b06      	ldr	r3, [pc, #24]	@ (8002d64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d4c:	689b      	ldr	r3, [r3, #8]
 8002d4e:	0a1b      	lsrs	r3, r3, #8
 8002d50:	f003 0307 	and.w	r3, r3, #7
 8002d54:	4904      	ldr	r1, [pc, #16]	@ (8002d68 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002d56:	5ccb      	ldrb	r3, [r1, r3]
 8002d58:	f003 031f 	and.w	r3, r3, #31
 8002d5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	bd80      	pop	{r7, pc}
 8002d64:	40021000 	.word	0x40021000
 8002d68:	08007358 	.word	0x08007358

08002d6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002d70:	f7ff ffda 	bl	8002d28 <HAL_RCC_GetHCLKFreq>
 8002d74:	4602      	mov	r2, r0
 8002d76:	4b06      	ldr	r3, [pc, #24]	@ (8002d90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	0adb      	lsrs	r3, r3, #11
 8002d7c:	f003 0307 	and.w	r3, r3, #7
 8002d80:	4904      	ldr	r1, [pc, #16]	@ (8002d94 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002d82:	5ccb      	ldrb	r3, [r1, r3]
 8002d84:	f003 031f 	and.w	r3, r3, #31
 8002d88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	bd80      	pop	{r7, pc}
 8002d90:	40021000 	.word	0x40021000
 8002d94:	08007358 	.word	0x08007358

08002d98 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b087      	sub	sp, #28
 8002d9c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002d9e:	4b1e      	ldr	r3, [pc, #120]	@ (8002e18 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002da0:	68db      	ldr	r3, [r3, #12]
 8002da2:	f003 0303 	and.w	r3, r3, #3
 8002da6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002da8:	4b1b      	ldr	r3, [pc, #108]	@ (8002e18 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002daa:	68db      	ldr	r3, [r3, #12]
 8002dac:	091b      	lsrs	r3, r3, #4
 8002dae:	f003 030f 	and.w	r3, r3, #15
 8002db2:	3301      	adds	r3, #1
 8002db4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002db6:	693b      	ldr	r3, [r7, #16]
 8002db8:	2b03      	cmp	r3, #3
 8002dba:	d10c      	bne.n	8002dd6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002dbc:	4a17      	ldr	r2, [pc, #92]	@ (8002e1c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dc4:	4a14      	ldr	r2, [pc, #80]	@ (8002e18 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002dc6:	68d2      	ldr	r2, [r2, #12]
 8002dc8:	0a12      	lsrs	r2, r2, #8
 8002dca:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002dce:	fb02 f303 	mul.w	r3, r2, r3
 8002dd2:	617b      	str	r3, [r7, #20]
    break;
 8002dd4:	e00c      	b.n	8002df0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002dd6:	4a12      	ldr	r2, [pc, #72]	@ (8002e20 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dde:	4a0e      	ldr	r2, [pc, #56]	@ (8002e18 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002de0:	68d2      	ldr	r2, [r2, #12]
 8002de2:	0a12      	lsrs	r2, r2, #8
 8002de4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002de8:	fb02 f303 	mul.w	r3, r2, r3
 8002dec:	617b      	str	r3, [r7, #20]
    break;
 8002dee:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002df0:	4b09      	ldr	r3, [pc, #36]	@ (8002e18 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002df2:	68db      	ldr	r3, [r3, #12]
 8002df4:	0e5b      	lsrs	r3, r3, #25
 8002df6:	f003 0303 	and.w	r3, r3, #3
 8002dfa:	3301      	adds	r3, #1
 8002dfc:	005b      	lsls	r3, r3, #1
 8002dfe:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002e00:	697a      	ldr	r2, [r7, #20]
 8002e02:	68bb      	ldr	r3, [r7, #8]
 8002e04:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e08:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002e0a:	687b      	ldr	r3, [r7, #4]
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	371c      	adds	r7, #28
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr
 8002e18:	40021000 	.word	0x40021000
 8002e1c:	016e3600 	.word	0x016e3600
 8002e20:	00f42400 	.word	0x00f42400

08002e24 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b086      	sub	sp, #24
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002e30:	2300      	movs	r3, #0
 8002e32:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	f000 8098 	beq.w	8002f72 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e42:	2300      	movs	r3, #0
 8002e44:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e46:	4b43      	ldr	r3, [pc, #268]	@ (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d10d      	bne.n	8002e6e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e52:	4b40      	ldr	r3, [pc, #256]	@ (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e56:	4a3f      	ldr	r2, [pc, #252]	@ (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e5c:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e5e:	4b3d      	ldr	r3, [pc, #244]	@ (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e66:	60bb      	str	r3, [r7, #8]
 8002e68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e6e:	4b3a      	ldr	r3, [pc, #232]	@ (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	4a39      	ldr	r2, [pc, #228]	@ (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002e74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e78:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002e7a:	f7fe fbb7 	bl	80015ec <HAL_GetTick>
 8002e7e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002e80:	e009      	b.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e82:	f7fe fbb3 	bl	80015ec <HAL_GetTick>
 8002e86:	4602      	mov	r2, r0
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	1ad3      	subs	r3, r2, r3
 8002e8c:	2b02      	cmp	r3, #2
 8002e8e:	d902      	bls.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002e90:	2303      	movs	r3, #3
 8002e92:	74fb      	strb	r3, [r7, #19]
        break;
 8002e94:	e005      	b.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002e96:	4b30      	ldr	r3, [pc, #192]	@ (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d0ef      	beq.n	8002e82 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002ea2:	7cfb      	ldrb	r3, [r7, #19]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d159      	bne.n	8002f5c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002ea8:	4b2a      	ldr	r3, [pc, #168]	@ (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002eaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002eae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002eb2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002eb4:	697b      	ldr	r3, [r7, #20]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d01e      	beq.n	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ebe:	697a      	ldr	r2, [r7, #20]
 8002ec0:	429a      	cmp	r2, r3
 8002ec2:	d019      	beq.n	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002ec4:	4b23      	ldr	r3, [pc, #140]	@ (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ec6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002eca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ece:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002ed0:	4b20      	ldr	r3, [pc, #128]	@ (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ed2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ed6:	4a1f      	ldr	r2, [pc, #124]	@ (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ed8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002edc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002ee0:	4b1c      	ldr	r3, [pc, #112]	@ (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ee2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ee6:	4a1b      	ldr	r2, [pc, #108]	@ (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ee8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002eec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002ef0:	4a18      	ldr	r2, [pc, #96]	@ (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ef2:	697b      	ldr	r3, [r7, #20]
 8002ef4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	f003 0301 	and.w	r3, r3, #1
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d016      	beq.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f02:	f7fe fb73 	bl	80015ec <HAL_GetTick>
 8002f06:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f08:	e00b      	b.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f0a:	f7fe fb6f 	bl	80015ec <HAL_GetTick>
 8002f0e:	4602      	mov	r2, r0
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	1ad3      	subs	r3, r2, r3
 8002f14:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d902      	bls.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002f1c:	2303      	movs	r3, #3
 8002f1e:	74fb      	strb	r3, [r7, #19]
            break;
 8002f20:	e006      	b.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f22:	4b0c      	ldr	r3, [pc, #48]	@ (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002f24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f28:	f003 0302 	and.w	r3, r3, #2
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d0ec      	beq.n	8002f0a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002f30:	7cfb      	ldrb	r3, [r7, #19]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d10b      	bne.n	8002f4e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f36:	4b07      	ldr	r3, [pc, #28]	@ (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002f38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f3c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f44:	4903      	ldr	r1, [pc, #12]	@ (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002f46:	4313      	orrs	r3, r2
 8002f48:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002f4c:	e008      	b.n	8002f60 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002f4e:	7cfb      	ldrb	r3, [r7, #19]
 8002f50:	74bb      	strb	r3, [r7, #18]
 8002f52:	e005      	b.n	8002f60 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002f54:	40021000 	.word	0x40021000
 8002f58:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f5c:	7cfb      	ldrb	r3, [r7, #19]
 8002f5e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f60:	7c7b      	ldrb	r3, [r7, #17]
 8002f62:	2b01      	cmp	r3, #1
 8002f64:	d105      	bne.n	8002f72 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f66:	4ba7      	ldr	r3, [pc, #668]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f6a:	4aa6      	ldr	r2, [pc, #664]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f6c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f70:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f003 0301 	and.w	r3, r3, #1
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d00a      	beq.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f7e:	4ba1      	ldr	r3, [pc, #644]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f84:	f023 0203 	bic.w	r2, r3, #3
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	499d      	ldr	r1, [pc, #628]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f8e:	4313      	orrs	r3, r2
 8002f90:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f003 0302 	and.w	r3, r3, #2
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d00a      	beq.n	8002fb6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002fa0:	4b98      	ldr	r3, [pc, #608]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002fa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fa6:	f023 020c 	bic.w	r2, r3, #12
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	4995      	ldr	r1, [pc, #596]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f003 0304 	and.w	r3, r3, #4
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d00a      	beq.n	8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002fc2:	4b90      	ldr	r3, [pc, #576]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002fc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fc8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	68db      	ldr	r3, [r3, #12]
 8002fd0:	498c      	ldr	r1, [pc, #560]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f003 0308 	and.w	r3, r3, #8
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d00a      	beq.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002fe4:	4b87      	ldr	r3, [pc, #540]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002fe6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fea:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	691b      	ldr	r3, [r3, #16]
 8002ff2:	4984      	ldr	r1, [pc, #528]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ff4:	4313      	orrs	r3, r2
 8002ff6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f003 0310 	and.w	r3, r3, #16
 8003002:	2b00      	cmp	r3, #0
 8003004:	d00a      	beq.n	800301c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003006:	4b7f      	ldr	r3, [pc, #508]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003008:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800300c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	695b      	ldr	r3, [r3, #20]
 8003014:	497b      	ldr	r1, [pc, #492]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003016:	4313      	orrs	r3, r2
 8003018:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f003 0320 	and.w	r3, r3, #32
 8003024:	2b00      	cmp	r3, #0
 8003026:	d00a      	beq.n	800303e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003028:	4b76      	ldr	r3, [pc, #472]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800302a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800302e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	699b      	ldr	r3, [r3, #24]
 8003036:	4973      	ldr	r1, [pc, #460]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003038:	4313      	orrs	r3, r2
 800303a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003046:	2b00      	cmp	r3, #0
 8003048:	d00a      	beq.n	8003060 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800304a:	4b6e      	ldr	r3, [pc, #440]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800304c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003050:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	69db      	ldr	r3, [r3, #28]
 8003058:	496a      	ldr	r1, [pc, #424]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800305a:	4313      	orrs	r3, r2
 800305c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003068:	2b00      	cmp	r3, #0
 800306a:	d00a      	beq.n	8003082 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800306c:	4b65      	ldr	r3, [pc, #404]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800306e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003072:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6a1b      	ldr	r3, [r3, #32]
 800307a:	4962      	ldr	r1, [pc, #392]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800307c:	4313      	orrs	r3, r2
 800307e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800308a:	2b00      	cmp	r3, #0
 800308c:	d00a      	beq.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800308e:	4b5d      	ldr	r3, [pc, #372]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003090:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003094:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800309c:	4959      	ldr	r1, [pc, #356]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800309e:	4313      	orrs	r3, r2
 80030a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d00a      	beq.n	80030c6 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80030b0:	4b54      	ldr	r3, [pc, #336]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80030b6:	f023 0203 	bic.w	r2, r3, #3
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030be:	4951      	ldr	r1, [pc, #324]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030c0:	4313      	orrs	r3, r2
 80030c2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d00a      	beq.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80030d2:	4b4c      	ldr	r3, [pc, #304]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030d8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030e0:	4948      	ldr	r1, [pc, #288]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030e2:	4313      	orrs	r3, r2
 80030e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d015      	beq.n	8003120 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80030f4:	4b43      	ldr	r3, [pc, #268]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030fa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003102:	4940      	ldr	r1, [pc, #256]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003104:	4313      	orrs	r3, r2
 8003106:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800310e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003112:	d105      	bne.n	8003120 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003114:	4b3b      	ldr	r3, [pc, #236]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003116:	68db      	ldr	r3, [r3, #12]
 8003118:	4a3a      	ldr	r2, [pc, #232]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800311a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800311e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003128:	2b00      	cmp	r3, #0
 800312a:	d015      	beq.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800312c:	4b35      	ldr	r3, [pc, #212]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800312e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003132:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800313a:	4932      	ldr	r1, [pc, #200]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800313c:	4313      	orrs	r3, r2
 800313e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003146:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800314a:	d105      	bne.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800314c:	4b2d      	ldr	r3, [pc, #180]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800314e:	68db      	ldr	r3, [r3, #12]
 8003150:	4a2c      	ldr	r2, [pc, #176]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003152:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003156:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003160:	2b00      	cmp	r3, #0
 8003162:	d015      	beq.n	8003190 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003164:	4b27      	ldr	r3, [pc, #156]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003166:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800316a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003172:	4924      	ldr	r1, [pc, #144]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003174:	4313      	orrs	r3, r2
 8003176:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800317e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003182:	d105      	bne.n	8003190 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003184:	4b1f      	ldr	r3, [pc, #124]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003186:	68db      	ldr	r3, [r3, #12]
 8003188:	4a1e      	ldr	r2, [pc, #120]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800318a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800318e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003198:	2b00      	cmp	r3, #0
 800319a:	d015      	beq.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800319c:	4b19      	ldr	r3, [pc, #100]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800319e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031a2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031aa:	4916      	ldr	r1, [pc, #88]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031ac:	4313      	orrs	r3, r2
 80031ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80031ba:	d105      	bne.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80031bc:	4b11      	ldr	r3, [pc, #68]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	4a10      	ldr	r2, [pc, #64]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80031c6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d019      	beq.n	8003208 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80031d4:	4b0b      	ldr	r3, [pc, #44]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031da:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031e2:	4908      	ldr	r1, [pc, #32]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031e4:	4313      	orrs	r3, r2
 80031e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80031f2:	d109      	bne.n	8003208 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80031f4:	4b03      	ldr	r3, [pc, #12]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031f6:	68db      	ldr	r3, [r3, #12]
 80031f8:	4a02      	ldr	r2, [pc, #8]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80031fe:	60d3      	str	r3, [r2, #12]
 8003200:	e002      	b.n	8003208 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8003202:	bf00      	nop
 8003204:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003210:	2b00      	cmp	r3, #0
 8003212:	d015      	beq.n	8003240 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003214:	4b29      	ldr	r3, [pc, #164]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003216:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800321a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003222:	4926      	ldr	r1, [pc, #152]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003224:	4313      	orrs	r3, r2
 8003226:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800322e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003232:	d105      	bne.n	8003240 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003234:	4b21      	ldr	r3, [pc, #132]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003236:	68db      	ldr	r3, [r3, #12]
 8003238:	4a20      	ldr	r2, [pc, #128]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800323a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800323e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003248:	2b00      	cmp	r3, #0
 800324a:	d015      	beq.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800324c:	4b1b      	ldr	r3, [pc, #108]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800324e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003252:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800325a:	4918      	ldr	r1, [pc, #96]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800325c:	4313      	orrs	r3, r2
 800325e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003266:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800326a:	d105      	bne.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800326c:	4b13      	ldr	r3, [pc, #76]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800326e:	68db      	ldr	r3, [r3, #12]
 8003270:	4a12      	ldr	r2, [pc, #72]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003272:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003276:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003280:	2b00      	cmp	r3, #0
 8003282:	d015      	beq.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003284:	4b0d      	ldr	r3, [pc, #52]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003286:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800328a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003292:	490a      	ldr	r1, [pc, #40]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003294:	4313      	orrs	r3, r2
 8003296:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800329e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80032a2:	d105      	bne.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032a4:	4b05      	ldr	r3, [pc, #20]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80032a6:	68db      	ldr	r3, [r3, #12]
 80032a8:	4a04      	ldr	r2, [pc, #16]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80032aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80032ae:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80032b0:	7cbb      	ldrb	r3, [r7, #18]
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	3718      	adds	r7, #24
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}
 80032ba:	bf00      	nop
 80032bc:	40021000 	.word	0x40021000

080032c0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b084      	sub	sp, #16
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d101      	bne.n	80032d2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
 80032d0:	e09d      	b.n	800340e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d108      	bne.n	80032ec <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80032e2:	d009      	beq.n	80032f8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2200      	movs	r2, #0
 80032e8:	61da      	str	r2, [r3, #28]
 80032ea:	e005      	b.n	80032f8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2200      	movs	r2, #0
 80032f0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2200      	movs	r2, #0
 80032f6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2200      	movs	r2, #0
 80032fc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003304:	b2db      	uxtb	r3, r3
 8003306:	2b00      	cmp	r3, #0
 8003308:	d106      	bne.n	8003318 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2200      	movs	r2, #0
 800330e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003312:	6878      	ldr	r0, [r7, #4]
 8003314:	f7fd fec2 	bl	800109c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2202      	movs	r2, #2
 800331c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681a      	ldr	r2, [r3, #0]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800332e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	68db      	ldr	r3, [r3, #12]
 8003334:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003338:	d902      	bls.n	8003340 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800333a:	2300      	movs	r3, #0
 800333c:	60fb      	str	r3, [r7, #12]
 800333e:	e002      	b.n	8003346 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003340:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003344:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	68db      	ldr	r3, [r3, #12]
 800334a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800334e:	d007      	beq.n	8003360 <HAL_SPI_Init+0xa0>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	68db      	ldr	r3, [r3, #12]
 8003354:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003358:	d002      	beq.n	8003360 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2200      	movs	r2, #0
 800335e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003370:	431a      	orrs	r2, r3
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	691b      	ldr	r3, [r3, #16]
 8003376:	f003 0302 	and.w	r3, r3, #2
 800337a:	431a      	orrs	r2, r3
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	695b      	ldr	r3, [r3, #20]
 8003380:	f003 0301 	and.w	r3, r3, #1
 8003384:	431a      	orrs	r2, r3
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	699b      	ldr	r3, [r3, #24]
 800338a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800338e:	431a      	orrs	r2, r3
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	69db      	ldr	r3, [r3, #28]
 8003394:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003398:	431a      	orrs	r2, r3
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6a1b      	ldr	r3, [r3, #32]
 800339e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033a2:	ea42 0103 	orr.w	r1, r2, r3
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033aa:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	430a      	orrs	r2, r1
 80033b4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	699b      	ldr	r3, [r3, #24]
 80033ba:	0c1b      	lsrs	r3, r3, #16
 80033bc:	f003 0204 	and.w	r2, r3, #4
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033c4:	f003 0310 	and.w	r3, r3, #16
 80033c8:	431a      	orrs	r2, r3
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033ce:	f003 0308 	and.w	r3, r3, #8
 80033d2:	431a      	orrs	r2, r3
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	68db      	ldr	r3, [r3, #12]
 80033d8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80033dc:	ea42 0103 	orr.w	r1, r2, r3
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	430a      	orrs	r2, r1
 80033ec:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	69da      	ldr	r2, [r3, #28]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80033fc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2200      	movs	r2, #0
 8003402:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2201      	movs	r2, #1
 8003408:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800340c:	2300      	movs	r3, #0
}
 800340e:	4618      	mov	r0, r3
 8003410:	3710      	adds	r7, #16
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}
	...

08003418 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b088      	sub	sp, #32
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	689b      	ldr	r3, [r3, #8]
 800342e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003430:	69bb      	ldr	r3, [r7, #24]
 8003432:	099b      	lsrs	r3, r3, #6
 8003434:	f003 0301 	and.w	r3, r3, #1
 8003438:	2b00      	cmp	r3, #0
 800343a:	d10f      	bne.n	800345c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800343c:	69bb      	ldr	r3, [r7, #24]
 800343e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003442:	2b00      	cmp	r3, #0
 8003444:	d00a      	beq.n	800345c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003446:	69fb      	ldr	r3, [r7, #28]
 8003448:	099b      	lsrs	r3, r3, #6
 800344a:	f003 0301 	and.w	r3, r3, #1
 800344e:	2b00      	cmp	r3, #0
 8003450:	d004      	beq.n	800345c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003456:	6878      	ldr	r0, [r7, #4]
 8003458:	4798      	blx	r3
    return;
 800345a:	e0d7      	b.n	800360c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800345c:	69bb      	ldr	r3, [r7, #24]
 800345e:	085b      	lsrs	r3, r3, #1
 8003460:	f003 0301 	and.w	r3, r3, #1
 8003464:	2b00      	cmp	r3, #0
 8003466:	d00a      	beq.n	800347e <HAL_SPI_IRQHandler+0x66>
 8003468:	69fb      	ldr	r3, [r7, #28]
 800346a:	09db      	lsrs	r3, r3, #7
 800346c:	f003 0301 	and.w	r3, r3, #1
 8003470:	2b00      	cmp	r3, #0
 8003472:	d004      	beq.n	800347e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003478:	6878      	ldr	r0, [r7, #4]
 800347a:	4798      	blx	r3
    return;
 800347c:	e0c6      	b.n	800360c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800347e:	69bb      	ldr	r3, [r7, #24]
 8003480:	095b      	lsrs	r3, r3, #5
 8003482:	f003 0301 	and.w	r3, r3, #1
 8003486:	2b00      	cmp	r3, #0
 8003488:	d10c      	bne.n	80034a4 <HAL_SPI_IRQHandler+0x8c>
 800348a:	69bb      	ldr	r3, [r7, #24]
 800348c:	099b      	lsrs	r3, r3, #6
 800348e:	f003 0301 	and.w	r3, r3, #1
 8003492:	2b00      	cmp	r3, #0
 8003494:	d106      	bne.n	80034a4 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003496:	69bb      	ldr	r3, [r7, #24]
 8003498:	0a1b      	lsrs	r3, r3, #8
 800349a:	f003 0301 	and.w	r3, r3, #1
 800349e:	2b00      	cmp	r3, #0
 80034a0:	f000 80b4 	beq.w	800360c <HAL_SPI_IRQHandler+0x1f4>
 80034a4:	69fb      	ldr	r3, [r7, #28]
 80034a6:	095b      	lsrs	r3, r3, #5
 80034a8:	f003 0301 	and.w	r3, r3, #1
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	f000 80ad 	beq.w	800360c <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80034b2:	69bb      	ldr	r3, [r7, #24]
 80034b4:	099b      	lsrs	r3, r3, #6
 80034b6:	f003 0301 	and.w	r3, r3, #1
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d023      	beq.n	8003506 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80034c4:	b2db      	uxtb	r3, r3
 80034c6:	2b03      	cmp	r3, #3
 80034c8:	d011      	beq.n	80034ee <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034ce:	f043 0204 	orr.w	r2, r3, #4
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80034d6:	2300      	movs	r3, #0
 80034d8:	617b      	str	r3, [r7, #20]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	68db      	ldr	r3, [r3, #12]
 80034e0:	617b      	str	r3, [r7, #20]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	617b      	str	r3, [r7, #20]
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	e00b      	b.n	8003506 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80034ee:	2300      	movs	r3, #0
 80034f0:	613b      	str	r3, [r7, #16]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	68db      	ldr	r3, [r3, #12]
 80034f8:	613b      	str	r3, [r7, #16]
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	689b      	ldr	r3, [r3, #8]
 8003500:	613b      	str	r3, [r7, #16]
 8003502:	693b      	ldr	r3, [r7, #16]
        return;
 8003504:	e082      	b.n	800360c <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003506:	69bb      	ldr	r3, [r7, #24]
 8003508:	095b      	lsrs	r3, r3, #5
 800350a:	f003 0301 	and.w	r3, r3, #1
 800350e:	2b00      	cmp	r3, #0
 8003510:	d014      	beq.n	800353c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003516:	f043 0201 	orr.w	r2, r3, #1
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800351e:	2300      	movs	r3, #0
 8003520:	60fb      	str	r3, [r7, #12]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	689b      	ldr	r3, [r3, #8]
 8003528:	60fb      	str	r3, [r7, #12]
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	681a      	ldr	r2, [r3, #0]
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003538:	601a      	str	r2, [r3, #0]
 800353a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800353c:	69bb      	ldr	r3, [r7, #24]
 800353e:	0a1b      	lsrs	r3, r3, #8
 8003540:	f003 0301 	and.w	r3, r3, #1
 8003544:	2b00      	cmp	r3, #0
 8003546:	d00c      	beq.n	8003562 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800354c:	f043 0208 	orr.w	r2, r3, #8
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003554:	2300      	movs	r3, #0
 8003556:	60bb      	str	r3, [r7, #8]
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	689b      	ldr	r3, [r3, #8]
 800355e:	60bb      	str	r3, [r7, #8]
 8003560:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003566:	2b00      	cmp	r3, #0
 8003568:	d04f      	beq.n	800360a <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	685a      	ldr	r2, [r3, #4]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003578:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2201      	movs	r2, #1
 800357e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003582:	69fb      	ldr	r3, [r7, #28]
 8003584:	f003 0302 	and.w	r3, r3, #2
 8003588:	2b00      	cmp	r3, #0
 800358a:	d104      	bne.n	8003596 <HAL_SPI_IRQHandler+0x17e>
 800358c:	69fb      	ldr	r3, [r7, #28]
 800358e:	f003 0301 	and.w	r3, r3, #1
 8003592:	2b00      	cmp	r3, #0
 8003594:	d034      	beq.n	8003600 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	685a      	ldr	r2, [r3, #4]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f022 0203 	bic.w	r2, r2, #3
 80035a4:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d011      	beq.n	80035d2 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035b2:	4a18      	ldr	r2, [pc, #96]	@ (8003614 <HAL_SPI_IRQHandler+0x1fc>)
 80035b4:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035ba:	4618      	mov	r0, r3
 80035bc:	f7fe fad0 	bl	8001b60 <HAL_DMA_Abort_IT>
 80035c0:	4603      	mov	r3, r0
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d005      	beq.n	80035d2 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035ca:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d016      	beq.n	8003608 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035de:	4a0d      	ldr	r2, [pc, #52]	@ (8003614 <HAL_SPI_IRQHandler+0x1fc>)
 80035e0:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035e6:	4618      	mov	r0, r3
 80035e8:	f7fe faba 	bl	8001b60 <HAL_DMA_Abort_IT>
 80035ec:	4603      	mov	r3, r0
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d00a      	beq.n	8003608 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035f6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 80035fe:	e003      	b.n	8003608 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003600:	6878      	ldr	r0, [r7, #4]
 8003602:	f000 f809 	bl	8003618 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8003606:	e000      	b.n	800360a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8003608:	bf00      	nop
    return;
 800360a:	bf00      	nop
  }
}
 800360c:	3720      	adds	r7, #32
 800360e:	46bd      	mov	sp, r7
 8003610:	bd80      	pop	{r7, pc}
 8003612:	bf00      	nop
 8003614:	0800362d 	.word	0x0800362d

08003618 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003618:	b480      	push	{r7}
 800361a:	b083      	sub	sp, #12
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003620:	bf00      	nop
 8003622:	370c      	adds	r7, #12
 8003624:	46bd      	mov	sp, r7
 8003626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362a:	4770      	bx	lr

0800362c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b084      	sub	sp, #16
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003638:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	2200      	movs	r2, #0
 800363e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2200      	movs	r2, #0
 8003646:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003648:	68f8      	ldr	r0, [r7, #12]
 800364a:	f7ff ffe5 	bl	8003618 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800364e:	bf00      	nop
 8003650:	3710      	adds	r7, #16
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}

08003656 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003656:	b580      	push	{r7, lr}
 8003658:	b082      	sub	sp, #8
 800365a:	af00      	add	r7, sp, #0
 800365c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d101      	bne.n	8003668 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003664:	2301      	movs	r3, #1
 8003666:	e049      	b.n	80036fc <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800366e:	b2db      	uxtb	r3, r3
 8003670:	2b00      	cmp	r3, #0
 8003672:	d106      	bne.n	8003682 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2200      	movs	r2, #0
 8003678:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800367c:	6878      	ldr	r0, [r7, #4]
 800367e:	f7fd fdb5 	bl	80011ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2202      	movs	r2, #2
 8003686:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681a      	ldr	r2, [r3, #0]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	3304      	adds	r3, #4
 8003692:	4619      	mov	r1, r3
 8003694:	4610      	mov	r0, r2
 8003696:	f000 fb3b 	bl	8003d10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2201      	movs	r2, #1
 800369e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2201      	movs	r2, #1
 80036a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2201      	movs	r2, #1
 80036ae:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2201      	movs	r2, #1
 80036b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2201      	movs	r2, #1
 80036be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2201      	movs	r2, #1
 80036c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2201      	movs	r2, #1
 80036ce:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2201      	movs	r2, #1
 80036d6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2201      	movs	r2, #1
 80036de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2201      	movs	r2, #1
 80036e6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2201      	movs	r2, #1
 80036ee:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2201      	movs	r2, #1
 80036f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80036fa:	2300      	movs	r3, #0
}
 80036fc:	4618      	mov	r0, r3
 80036fe:	3708      	adds	r7, #8
 8003700:	46bd      	mov	sp, r7
 8003702:	bd80      	pop	{r7, pc}

08003704 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003704:	b480      	push	{r7}
 8003706:	b085      	sub	sp, #20
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003712:	b2db      	uxtb	r3, r3
 8003714:	2b01      	cmp	r3, #1
 8003716:	d001      	beq.n	800371c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003718:	2301      	movs	r3, #1
 800371a:	e054      	b.n	80037c6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2202      	movs	r2, #2
 8003720:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	68da      	ldr	r2, [r3, #12]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f042 0201 	orr.w	r2, r2, #1
 8003732:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4a26      	ldr	r2, [pc, #152]	@ (80037d4 <HAL_TIM_Base_Start_IT+0xd0>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d022      	beq.n	8003784 <HAL_TIM_Base_Start_IT+0x80>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003746:	d01d      	beq.n	8003784 <HAL_TIM_Base_Start_IT+0x80>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a22      	ldr	r2, [pc, #136]	@ (80037d8 <HAL_TIM_Base_Start_IT+0xd4>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d018      	beq.n	8003784 <HAL_TIM_Base_Start_IT+0x80>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a21      	ldr	r2, [pc, #132]	@ (80037dc <HAL_TIM_Base_Start_IT+0xd8>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d013      	beq.n	8003784 <HAL_TIM_Base_Start_IT+0x80>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a1f      	ldr	r2, [pc, #124]	@ (80037e0 <HAL_TIM_Base_Start_IT+0xdc>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d00e      	beq.n	8003784 <HAL_TIM_Base_Start_IT+0x80>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a1e      	ldr	r2, [pc, #120]	@ (80037e4 <HAL_TIM_Base_Start_IT+0xe0>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d009      	beq.n	8003784 <HAL_TIM_Base_Start_IT+0x80>
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a1c      	ldr	r2, [pc, #112]	@ (80037e8 <HAL_TIM_Base_Start_IT+0xe4>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d004      	beq.n	8003784 <HAL_TIM_Base_Start_IT+0x80>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4a1b      	ldr	r2, [pc, #108]	@ (80037ec <HAL_TIM_Base_Start_IT+0xe8>)
 8003780:	4293      	cmp	r3, r2
 8003782:	d115      	bne.n	80037b0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	689a      	ldr	r2, [r3, #8]
 800378a:	4b19      	ldr	r3, [pc, #100]	@ (80037f0 <HAL_TIM_Base_Start_IT+0xec>)
 800378c:	4013      	ands	r3, r2
 800378e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	2b06      	cmp	r3, #6
 8003794:	d015      	beq.n	80037c2 <HAL_TIM_Base_Start_IT+0xbe>
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800379c:	d011      	beq.n	80037c2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	681a      	ldr	r2, [r3, #0]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f042 0201 	orr.w	r2, r2, #1
 80037ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037ae:	e008      	b.n	80037c2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	681a      	ldr	r2, [r3, #0]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f042 0201 	orr.w	r2, r2, #1
 80037be:	601a      	str	r2, [r3, #0]
 80037c0:	e000      	b.n	80037c4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037c2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80037c4:	2300      	movs	r3, #0
}
 80037c6:	4618      	mov	r0, r3
 80037c8:	3714      	adds	r7, #20
 80037ca:	46bd      	mov	sp, r7
 80037cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d0:	4770      	bx	lr
 80037d2:	bf00      	nop
 80037d4:	40012c00 	.word	0x40012c00
 80037d8:	40000400 	.word	0x40000400
 80037dc:	40000800 	.word	0x40000800
 80037e0:	40000c00 	.word	0x40000c00
 80037e4:	40013400 	.word	0x40013400
 80037e8:	40014000 	.word	0x40014000
 80037ec:	40015000 	.word	0x40015000
 80037f0:	00010007 	.word	0x00010007

080037f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b084      	sub	sp, #16
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	68db      	ldr	r3, [r3, #12]
 8003802:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	691b      	ldr	r3, [r3, #16]
 800380a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	f003 0302 	and.w	r3, r3, #2
 8003812:	2b00      	cmp	r3, #0
 8003814:	d020      	beq.n	8003858 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	f003 0302 	and.w	r3, r3, #2
 800381c:	2b00      	cmp	r3, #0
 800381e:	d01b      	beq.n	8003858 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f06f 0202 	mvn.w	r2, #2
 8003828:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2201      	movs	r2, #1
 800382e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	699b      	ldr	r3, [r3, #24]
 8003836:	f003 0303 	and.w	r3, r3, #3
 800383a:	2b00      	cmp	r3, #0
 800383c:	d003      	beq.n	8003846 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800383e:	6878      	ldr	r0, [r7, #4]
 8003840:	f000 fa48 	bl	8003cd4 <HAL_TIM_IC_CaptureCallback>
 8003844:	e005      	b.n	8003852 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003846:	6878      	ldr	r0, [r7, #4]
 8003848:	f000 fa3a 	bl	8003cc0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800384c:	6878      	ldr	r0, [r7, #4]
 800384e:	f000 fa4b 	bl	8003ce8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2200      	movs	r2, #0
 8003856:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003858:	68bb      	ldr	r3, [r7, #8]
 800385a:	f003 0304 	and.w	r3, r3, #4
 800385e:	2b00      	cmp	r3, #0
 8003860:	d020      	beq.n	80038a4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	f003 0304 	and.w	r3, r3, #4
 8003868:	2b00      	cmp	r3, #0
 800386a:	d01b      	beq.n	80038a4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f06f 0204 	mvn.w	r2, #4
 8003874:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2202      	movs	r2, #2
 800387a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	699b      	ldr	r3, [r3, #24]
 8003882:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003886:	2b00      	cmp	r3, #0
 8003888:	d003      	beq.n	8003892 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800388a:	6878      	ldr	r0, [r7, #4]
 800388c:	f000 fa22 	bl	8003cd4 <HAL_TIM_IC_CaptureCallback>
 8003890:	e005      	b.n	800389e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003892:	6878      	ldr	r0, [r7, #4]
 8003894:	f000 fa14 	bl	8003cc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003898:	6878      	ldr	r0, [r7, #4]
 800389a:	f000 fa25 	bl	8003ce8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2200      	movs	r2, #0
 80038a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	f003 0308 	and.w	r3, r3, #8
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d020      	beq.n	80038f0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	f003 0308 	and.w	r3, r3, #8
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d01b      	beq.n	80038f0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f06f 0208 	mvn.w	r2, #8
 80038c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2204      	movs	r2, #4
 80038c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	69db      	ldr	r3, [r3, #28]
 80038ce:	f003 0303 	and.w	r3, r3, #3
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d003      	beq.n	80038de <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80038d6:	6878      	ldr	r0, [r7, #4]
 80038d8:	f000 f9fc 	bl	8003cd4 <HAL_TIM_IC_CaptureCallback>
 80038dc:	e005      	b.n	80038ea <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038de:	6878      	ldr	r0, [r7, #4]
 80038e0:	f000 f9ee 	bl	8003cc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038e4:	6878      	ldr	r0, [r7, #4]
 80038e6:	f000 f9ff 	bl	8003ce8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2200      	movs	r2, #0
 80038ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	f003 0310 	and.w	r3, r3, #16
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d020      	beq.n	800393c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	f003 0310 	and.w	r3, r3, #16
 8003900:	2b00      	cmp	r3, #0
 8003902:	d01b      	beq.n	800393c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f06f 0210 	mvn.w	r2, #16
 800390c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2208      	movs	r2, #8
 8003912:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	69db      	ldr	r3, [r3, #28]
 800391a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800391e:	2b00      	cmp	r3, #0
 8003920:	d003      	beq.n	800392a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003922:	6878      	ldr	r0, [r7, #4]
 8003924:	f000 f9d6 	bl	8003cd4 <HAL_TIM_IC_CaptureCallback>
 8003928:	e005      	b.n	8003936 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800392a:	6878      	ldr	r0, [r7, #4]
 800392c:	f000 f9c8 	bl	8003cc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003930:	6878      	ldr	r0, [r7, #4]
 8003932:	f000 f9d9 	bl	8003ce8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2200      	movs	r2, #0
 800393a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	f003 0301 	and.w	r3, r3, #1
 8003942:	2b00      	cmp	r3, #0
 8003944:	d00c      	beq.n	8003960 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	f003 0301 	and.w	r3, r3, #1
 800394c:	2b00      	cmp	r3, #0
 800394e:	d007      	beq.n	8003960 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f06f 0201 	mvn.w	r2, #1
 8003958:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800395a:	6878      	ldr	r0, [r7, #4]
 800395c:	f7fd fa98 	bl	8000e90 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003960:	68bb      	ldr	r3, [r7, #8]
 8003962:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003966:	2b00      	cmp	r3, #0
 8003968:	d104      	bne.n	8003974 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003970:	2b00      	cmp	r3, #0
 8003972:	d00c      	beq.n	800398e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800397a:	2b00      	cmp	r3, #0
 800397c:	d007      	beq.n	800398e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003986:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003988:	6878      	ldr	r0, [r7, #4]
 800398a:	f000 fbb1 	bl	80040f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800398e:	68bb      	ldr	r3, [r7, #8]
 8003990:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003994:	2b00      	cmp	r3, #0
 8003996:	d00c      	beq.n	80039b2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d007      	beq.n	80039b2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80039aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80039ac:	6878      	ldr	r0, [r7, #4]
 80039ae:	f000 fba9 	bl	8004104 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80039b2:	68bb      	ldr	r3, [r7, #8]
 80039b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d00c      	beq.n	80039d6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d007      	beq.n	80039d6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80039ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80039d0:	6878      	ldr	r0, [r7, #4]
 80039d2:	f000 f993 	bl	8003cfc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80039d6:	68bb      	ldr	r3, [r7, #8]
 80039d8:	f003 0320 	and.w	r3, r3, #32
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d00c      	beq.n	80039fa <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	f003 0320 	and.w	r3, r3, #32
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d007      	beq.n	80039fa <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f06f 0220 	mvn.w	r2, #32
 80039f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80039f4:	6878      	ldr	r0, [r7, #4]
 80039f6:	f000 fb71 	bl	80040dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80039fa:	68bb      	ldr	r3, [r7, #8]
 80039fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d00c      	beq.n	8003a1e <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d007      	beq.n	8003a1e <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8003a16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8003a18:	6878      	ldr	r0, [r7, #4]
 8003a1a:	f000 fb7d 	bl	8004118 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8003a1e:	68bb      	ldr	r3, [r7, #8]
 8003a20:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d00c      	beq.n	8003a42 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d007      	beq.n	8003a42 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8003a3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8003a3c:	6878      	ldr	r0, [r7, #4]
 8003a3e:	f000 fb75 	bl	800412c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8003a42:	68bb      	ldr	r3, [r7, #8]
 8003a44:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d00c      	beq.n	8003a66 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d007      	beq.n	8003a66 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8003a5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8003a60:	6878      	ldr	r0, [r7, #4]
 8003a62:	f000 fb6d 	bl	8004140 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8003a66:	68bb      	ldr	r3, [r7, #8]
 8003a68:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d00c      	beq.n	8003a8a <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d007      	beq.n	8003a8a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8003a82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8003a84:	6878      	ldr	r0, [r7, #4]
 8003a86:	f000 fb65 	bl	8004154 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003a8a:	bf00      	nop
 8003a8c:	3710      	adds	r7, #16
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd80      	pop	{r7, pc}
	...

08003a94 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b084      	sub	sp, #16
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
 8003a9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003aa8:	2b01      	cmp	r3, #1
 8003aaa:	d101      	bne.n	8003ab0 <HAL_TIM_ConfigClockSource+0x1c>
 8003aac:	2302      	movs	r3, #2
 8003aae:	e0f6      	b.n	8003c9e <HAL_TIM_ConfigClockSource+0x20a>
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2202      	movs	r2, #2
 8003abc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	689b      	ldr	r3, [r3, #8]
 8003ac6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8003ace:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003ad2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003ad4:	68bb      	ldr	r3, [r7, #8]
 8003ad6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003ada:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	68ba      	ldr	r2, [r7, #8]
 8003ae2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	4a6f      	ldr	r2, [pc, #444]	@ (8003ca8 <HAL_TIM_ConfigClockSource+0x214>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	f000 80c1 	beq.w	8003c72 <HAL_TIM_ConfigClockSource+0x1de>
 8003af0:	4a6d      	ldr	r2, [pc, #436]	@ (8003ca8 <HAL_TIM_ConfigClockSource+0x214>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	f200 80c6 	bhi.w	8003c84 <HAL_TIM_ConfigClockSource+0x1f0>
 8003af8:	4a6c      	ldr	r2, [pc, #432]	@ (8003cac <HAL_TIM_ConfigClockSource+0x218>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	f000 80b9 	beq.w	8003c72 <HAL_TIM_ConfigClockSource+0x1de>
 8003b00:	4a6a      	ldr	r2, [pc, #424]	@ (8003cac <HAL_TIM_ConfigClockSource+0x218>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	f200 80be 	bhi.w	8003c84 <HAL_TIM_ConfigClockSource+0x1f0>
 8003b08:	4a69      	ldr	r2, [pc, #420]	@ (8003cb0 <HAL_TIM_ConfigClockSource+0x21c>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	f000 80b1 	beq.w	8003c72 <HAL_TIM_ConfigClockSource+0x1de>
 8003b10:	4a67      	ldr	r2, [pc, #412]	@ (8003cb0 <HAL_TIM_ConfigClockSource+0x21c>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	f200 80b6 	bhi.w	8003c84 <HAL_TIM_ConfigClockSource+0x1f0>
 8003b18:	4a66      	ldr	r2, [pc, #408]	@ (8003cb4 <HAL_TIM_ConfigClockSource+0x220>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	f000 80a9 	beq.w	8003c72 <HAL_TIM_ConfigClockSource+0x1de>
 8003b20:	4a64      	ldr	r2, [pc, #400]	@ (8003cb4 <HAL_TIM_ConfigClockSource+0x220>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	f200 80ae 	bhi.w	8003c84 <HAL_TIM_ConfigClockSource+0x1f0>
 8003b28:	4a63      	ldr	r2, [pc, #396]	@ (8003cb8 <HAL_TIM_ConfigClockSource+0x224>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	f000 80a1 	beq.w	8003c72 <HAL_TIM_ConfigClockSource+0x1de>
 8003b30:	4a61      	ldr	r2, [pc, #388]	@ (8003cb8 <HAL_TIM_ConfigClockSource+0x224>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	f200 80a6 	bhi.w	8003c84 <HAL_TIM_ConfigClockSource+0x1f0>
 8003b38:	4a60      	ldr	r2, [pc, #384]	@ (8003cbc <HAL_TIM_ConfigClockSource+0x228>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	f000 8099 	beq.w	8003c72 <HAL_TIM_ConfigClockSource+0x1de>
 8003b40:	4a5e      	ldr	r2, [pc, #376]	@ (8003cbc <HAL_TIM_ConfigClockSource+0x228>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	f200 809e 	bhi.w	8003c84 <HAL_TIM_ConfigClockSource+0x1f0>
 8003b48:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8003b4c:	f000 8091 	beq.w	8003c72 <HAL_TIM_ConfigClockSource+0x1de>
 8003b50:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8003b54:	f200 8096 	bhi.w	8003c84 <HAL_TIM_ConfigClockSource+0x1f0>
 8003b58:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003b5c:	f000 8089 	beq.w	8003c72 <HAL_TIM_ConfigClockSource+0x1de>
 8003b60:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003b64:	f200 808e 	bhi.w	8003c84 <HAL_TIM_ConfigClockSource+0x1f0>
 8003b68:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b6c:	d03e      	beq.n	8003bec <HAL_TIM_ConfigClockSource+0x158>
 8003b6e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b72:	f200 8087 	bhi.w	8003c84 <HAL_TIM_ConfigClockSource+0x1f0>
 8003b76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b7a:	f000 8086 	beq.w	8003c8a <HAL_TIM_ConfigClockSource+0x1f6>
 8003b7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b82:	d87f      	bhi.n	8003c84 <HAL_TIM_ConfigClockSource+0x1f0>
 8003b84:	2b70      	cmp	r3, #112	@ 0x70
 8003b86:	d01a      	beq.n	8003bbe <HAL_TIM_ConfigClockSource+0x12a>
 8003b88:	2b70      	cmp	r3, #112	@ 0x70
 8003b8a:	d87b      	bhi.n	8003c84 <HAL_TIM_ConfigClockSource+0x1f0>
 8003b8c:	2b60      	cmp	r3, #96	@ 0x60
 8003b8e:	d050      	beq.n	8003c32 <HAL_TIM_ConfigClockSource+0x19e>
 8003b90:	2b60      	cmp	r3, #96	@ 0x60
 8003b92:	d877      	bhi.n	8003c84 <HAL_TIM_ConfigClockSource+0x1f0>
 8003b94:	2b50      	cmp	r3, #80	@ 0x50
 8003b96:	d03c      	beq.n	8003c12 <HAL_TIM_ConfigClockSource+0x17e>
 8003b98:	2b50      	cmp	r3, #80	@ 0x50
 8003b9a:	d873      	bhi.n	8003c84 <HAL_TIM_ConfigClockSource+0x1f0>
 8003b9c:	2b40      	cmp	r3, #64	@ 0x40
 8003b9e:	d058      	beq.n	8003c52 <HAL_TIM_ConfigClockSource+0x1be>
 8003ba0:	2b40      	cmp	r3, #64	@ 0x40
 8003ba2:	d86f      	bhi.n	8003c84 <HAL_TIM_ConfigClockSource+0x1f0>
 8003ba4:	2b30      	cmp	r3, #48	@ 0x30
 8003ba6:	d064      	beq.n	8003c72 <HAL_TIM_ConfigClockSource+0x1de>
 8003ba8:	2b30      	cmp	r3, #48	@ 0x30
 8003baa:	d86b      	bhi.n	8003c84 <HAL_TIM_ConfigClockSource+0x1f0>
 8003bac:	2b20      	cmp	r3, #32
 8003bae:	d060      	beq.n	8003c72 <HAL_TIM_ConfigClockSource+0x1de>
 8003bb0:	2b20      	cmp	r3, #32
 8003bb2:	d867      	bhi.n	8003c84 <HAL_TIM_ConfigClockSource+0x1f0>
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d05c      	beq.n	8003c72 <HAL_TIM_ConfigClockSource+0x1de>
 8003bb8:	2b10      	cmp	r3, #16
 8003bba:	d05a      	beq.n	8003c72 <HAL_TIM_ConfigClockSource+0x1de>
 8003bbc:	e062      	b.n	8003c84 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003bce:	f000 f9cf 	bl	8003f70 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	689b      	ldr	r3, [r3, #8]
 8003bd8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003bda:	68bb      	ldr	r3, [r7, #8]
 8003bdc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003be0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	68ba      	ldr	r2, [r7, #8]
 8003be8:	609a      	str	r2, [r3, #8]
      break;
 8003bea:	e04f      	b.n	8003c8c <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003bfc:	f000 f9b8 	bl	8003f70 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	689a      	ldr	r2, [r3, #8]
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003c0e:	609a      	str	r2, [r3, #8]
      break;
 8003c10:	e03c      	b.n	8003c8c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c1e:	461a      	mov	r2, r3
 8003c20:	f000 f92a 	bl	8003e78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	2150      	movs	r1, #80	@ 0x50
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f000 f983 	bl	8003f36 <TIM_ITRx_SetConfig>
      break;
 8003c30:	e02c      	b.n	8003c8c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003c3e:	461a      	mov	r2, r3
 8003c40:	f000 f949 	bl	8003ed6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	2160      	movs	r1, #96	@ 0x60
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	f000 f973 	bl	8003f36 <TIM_ITRx_SetConfig>
      break;
 8003c50:	e01c      	b.n	8003c8c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c5e:	461a      	mov	r2, r3
 8003c60:	f000 f90a 	bl	8003e78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	2140      	movs	r1, #64	@ 0x40
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	f000 f963 	bl	8003f36 <TIM_ITRx_SetConfig>
      break;
 8003c70:	e00c      	b.n	8003c8c <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681a      	ldr	r2, [r3, #0]
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4619      	mov	r1, r3
 8003c7c:	4610      	mov	r0, r2
 8003c7e:	f000 f95a 	bl	8003f36 <TIM_ITRx_SetConfig>
      break;
 8003c82:	e003      	b.n	8003c8c <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	73fb      	strb	r3, [r7, #15]
      break;
 8003c88:	e000      	b.n	8003c8c <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8003c8a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2201      	movs	r2, #1
 8003c90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2200      	movs	r2, #0
 8003c98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003c9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	3710      	adds	r7, #16
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bd80      	pop	{r7, pc}
 8003ca6:	bf00      	nop
 8003ca8:	00100070 	.word	0x00100070
 8003cac:	00100060 	.word	0x00100060
 8003cb0:	00100050 	.word	0x00100050
 8003cb4:	00100040 	.word	0x00100040
 8003cb8:	00100030 	.word	0x00100030
 8003cbc:	00100020 	.word	0x00100020

08003cc0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	b083      	sub	sp, #12
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003cc8:	bf00      	nop
 8003cca:	370c      	adds	r7, #12
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd2:	4770      	bx	lr

08003cd4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b083      	sub	sp, #12
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003cdc:	bf00      	nop
 8003cde:	370c      	adds	r7, #12
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce6:	4770      	bx	lr

08003ce8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b083      	sub	sp, #12
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003cf0:	bf00      	nop
 8003cf2:	370c      	adds	r7, #12
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfa:	4770      	bx	lr

08003cfc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b083      	sub	sp, #12
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003d04:	bf00      	nop
 8003d06:	370c      	adds	r7, #12
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0e:	4770      	bx	lr

08003d10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b085      	sub	sp, #20
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
 8003d18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	4a4c      	ldr	r2, [pc, #304]	@ (8003e54 <TIM_Base_SetConfig+0x144>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d017      	beq.n	8003d58 <TIM_Base_SetConfig+0x48>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d2e:	d013      	beq.n	8003d58 <TIM_Base_SetConfig+0x48>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	4a49      	ldr	r2, [pc, #292]	@ (8003e58 <TIM_Base_SetConfig+0x148>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d00f      	beq.n	8003d58 <TIM_Base_SetConfig+0x48>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	4a48      	ldr	r2, [pc, #288]	@ (8003e5c <TIM_Base_SetConfig+0x14c>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d00b      	beq.n	8003d58 <TIM_Base_SetConfig+0x48>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	4a47      	ldr	r2, [pc, #284]	@ (8003e60 <TIM_Base_SetConfig+0x150>)
 8003d44:	4293      	cmp	r3, r2
 8003d46:	d007      	beq.n	8003d58 <TIM_Base_SetConfig+0x48>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	4a46      	ldr	r2, [pc, #280]	@ (8003e64 <TIM_Base_SetConfig+0x154>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d003      	beq.n	8003d58 <TIM_Base_SetConfig+0x48>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	4a45      	ldr	r2, [pc, #276]	@ (8003e68 <TIM_Base_SetConfig+0x158>)
 8003d54:	4293      	cmp	r3, r2
 8003d56:	d108      	bne.n	8003d6a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	68fa      	ldr	r2, [r7, #12]
 8003d66:	4313      	orrs	r3, r2
 8003d68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	4a39      	ldr	r2, [pc, #228]	@ (8003e54 <TIM_Base_SetConfig+0x144>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d023      	beq.n	8003dba <TIM_Base_SetConfig+0xaa>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d78:	d01f      	beq.n	8003dba <TIM_Base_SetConfig+0xaa>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	4a36      	ldr	r2, [pc, #216]	@ (8003e58 <TIM_Base_SetConfig+0x148>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d01b      	beq.n	8003dba <TIM_Base_SetConfig+0xaa>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	4a35      	ldr	r2, [pc, #212]	@ (8003e5c <TIM_Base_SetConfig+0x14c>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d017      	beq.n	8003dba <TIM_Base_SetConfig+0xaa>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	4a34      	ldr	r2, [pc, #208]	@ (8003e60 <TIM_Base_SetConfig+0x150>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d013      	beq.n	8003dba <TIM_Base_SetConfig+0xaa>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	4a33      	ldr	r2, [pc, #204]	@ (8003e64 <TIM_Base_SetConfig+0x154>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d00f      	beq.n	8003dba <TIM_Base_SetConfig+0xaa>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	4a33      	ldr	r2, [pc, #204]	@ (8003e6c <TIM_Base_SetConfig+0x15c>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d00b      	beq.n	8003dba <TIM_Base_SetConfig+0xaa>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	4a32      	ldr	r2, [pc, #200]	@ (8003e70 <TIM_Base_SetConfig+0x160>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d007      	beq.n	8003dba <TIM_Base_SetConfig+0xaa>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	4a31      	ldr	r2, [pc, #196]	@ (8003e74 <TIM_Base_SetConfig+0x164>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d003      	beq.n	8003dba <TIM_Base_SetConfig+0xaa>
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	4a2c      	ldr	r2, [pc, #176]	@ (8003e68 <TIM_Base_SetConfig+0x158>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d108      	bne.n	8003dcc <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003dc0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	68db      	ldr	r3, [r3, #12]
 8003dc6:	68fa      	ldr	r2, [r7, #12]
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	695b      	ldr	r3, [r3, #20]
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	68fa      	ldr	r2, [r7, #12]
 8003dde:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	689a      	ldr	r2, [r3, #8]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	681a      	ldr	r2, [r3, #0]
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	4a18      	ldr	r2, [pc, #96]	@ (8003e54 <TIM_Base_SetConfig+0x144>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d013      	beq.n	8003e20 <TIM_Base_SetConfig+0x110>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	4a1a      	ldr	r2, [pc, #104]	@ (8003e64 <TIM_Base_SetConfig+0x154>)
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d00f      	beq.n	8003e20 <TIM_Base_SetConfig+0x110>
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	4a1a      	ldr	r2, [pc, #104]	@ (8003e6c <TIM_Base_SetConfig+0x15c>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d00b      	beq.n	8003e20 <TIM_Base_SetConfig+0x110>
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	4a19      	ldr	r2, [pc, #100]	@ (8003e70 <TIM_Base_SetConfig+0x160>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d007      	beq.n	8003e20 <TIM_Base_SetConfig+0x110>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	4a18      	ldr	r2, [pc, #96]	@ (8003e74 <TIM_Base_SetConfig+0x164>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d003      	beq.n	8003e20 <TIM_Base_SetConfig+0x110>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	4a13      	ldr	r2, [pc, #76]	@ (8003e68 <TIM_Base_SetConfig+0x158>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d103      	bne.n	8003e28 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	691a      	ldr	r2, [r3, #16]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2201      	movs	r2, #1
 8003e2c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	691b      	ldr	r3, [r3, #16]
 8003e32:	f003 0301 	and.w	r3, r3, #1
 8003e36:	2b01      	cmp	r3, #1
 8003e38:	d105      	bne.n	8003e46 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	691b      	ldr	r3, [r3, #16]
 8003e3e:	f023 0201 	bic.w	r2, r3, #1
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	611a      	str	r2, [r3, #16]
  }
}
 8003e46:	bf00      	nop
 8003e48:	3714      	adds	r7, #20
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e50:	4770      	bx	lr
 8003e52:	bf00      	nop
 8003e54:	40012c00 	.word	0x40012c00
 8003e58:	40000400 	.word	0x40000400
 8003e5c:	40000800 	.word	0x40000800
 8003e60:	40000c00 	.word	0x40000c00
 8003e64:	40013400 	.word	0x40013400
 8003e68:	40015000 	.word	0x40015000
 8003e6c:	40014000 	.word	0x40014000
 8003e70:	40014400 	.word	0x40014400
 8003e74:	40014800 	.word	0x40014800

08003e78 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b087      	sub	sp, #28
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	60f8      	str	r0, [r7, #12]
 8003e80:	60b9      	str	r1, [r7, #8]
 8003e82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	6a1b      	ldr	r3, [r3, #32]
 8003e88:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	6a1b      	ldr	r3, [r3, #32]
 8003e8e:	f023 0201 	bic.w	r2, r3, #1
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	699b      	ldr	r3, [r3, #24]
 8003e9a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e9c:	693b      	ldr	r3, [r7, #16]
 8003e9e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003ea2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	011b      	lsls	r3, r3, #4
 8003ea8:	693a      	ldr	r2, [r7, #16]
 8003eaa:	4313      	orrs	r3, r2
 8003eac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	f023 030a 	bic.w	r3, r3, #10
 8003eb4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003eb6:	697a      	ldr	r2, [r7, #20]
 8003eb8:	68bb      	ldr	r3, [r7, #8]
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	693a      	ldr	r2, [r7, #16]
 8003ec2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	697a      	ldr	r2, [r7, #20]
 8003ec8:	621a      	str	r2, [r3, #32]
}
 8003eca:	bf00      	nop
 8003ecc:	371c      	adds	r7, #28
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed4:	4770      	bx	lr

08003ed6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ed6:	b480      	push	{r7}
 8003ed8:	b087      	sub	sp, #28
 8003eda:	af00      	add	r7, sp, #0
 8003edc:	60f8      	str	r0, [r7, #12]
 8003ede:	60b9      	str	r1, [r7, #8]
 8003ee0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	6a1b      	ldr	r3, [r3, #32]
 8003ee6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	6a1b      	ldr	r3, [r3, #32]
 8003eec:	f023 0210 	bic.w	r2, r3, #16
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	699b      	ldr	r3, [r3, #24]
 8003ef8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003efa:	693b      	ldr	r3, [r7, #16]
 8003efc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003f00:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	031b      	lsls	r3, r3, #12
 8003f06:	693a      	ldr	r2, [r7, #16]
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003f0c:	697b      	ldr	r3, [r7, #20]
 8003f0e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003f12:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	011b      	lsls	r3, r3, #4
 8003f18:	697a      	ldr	r2, [r7, #20]
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	693a      	ldr	r2, [r7, #16]
 8003f22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	697a      	ldr	r2, [r7, #20]
 8003f28:	621a      	str	r2, [r3, #32]
}
 8003f2a:	bf00      	nop
 8003f2c:	371c      	adds	r7, #28
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f34:	4770      	bx	lr

08003f36 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003f36:	b480      	push	{r7}
 8003f38:	b085      	sub	sp, #20
 8003f3a:	af00      	add	r7, sp, #0
 8003f3c:	6078      	str	r0, [r7, #4]
 8003f3e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8003f4c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f50:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003f52:	683a      	ldr	r2, [r7, #0]
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	4313      	orrs	r3, r2
 8003f58:	f043 0307 	orr.w	r3, r3, #7
 8003f5c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	68fa      	ldr	r2, [r7, #12]
 8003f62:	609a      	str	r2, [r3, #8]
}
 8003f64:	bf00      	nop
 8003f66:	3714      	adds	r7, #20
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6e:	4770      	bx	lr

08003f70 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003f70:	b480      	push	{r7}
 8003f72:	b087      	sub	sp, #28
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	60f8      	str	r0, [r7, #12]
 8003f78:	60b9      	str	r1, [r7, #8]
 8003f7a:	607a      	str	r2, [r7, #4]
 8003f7c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	689b      	ldr	r3, [r3, #8]
 8003f82:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f84:	697b      	ldr	r3, [r7, #20]
 8003f86:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003f8a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	021a      	lsls	r2, r3, #8
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	431a      	orrs	r2, r3
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	4313      	orrs	r3, r2
 8003f98:	697a      	ldr	r2, [r7, #20]
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	697a      	ldr	r2, [r7, #20]
 8003fa2:	609a      	str	r2, [r3, #8]
}
 8003fa4:	bf00      	nop
 8003fa6:	371c      	adds	r7, #28
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fae:	4770      	bx	lr

08003fb0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	b085      	sub	sp, #20
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
 8003fb8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003fc0:	2b01      	cmp	r3, #1
 8003fc2:	d101      	bne.n	8003fc8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003fc4:	2302      	movs	r3, #2
 8003fc6:	e074      	b.n	80040b2 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2202      	movs	r2, #2
 8003fd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	689b      	ldr	r3, [r3, #8]
 8003fe6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a34      	ldr	r2, [pc, #208]	@ (80040c0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d009      	beq.n	8004006 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a33      	ldr	r2, [pc, #204]	@ (80040c4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d004      	beq.n	8004006 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a31      	ldr	r2, [pc, #196]	@ (80040c8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d108      	bne.n	8004018 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800400c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	68fa      	ldr	r2, [r7, #12]
 8004014:	4313      	orrs	r3, r2
 8004016:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800401e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004022:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	68fa      	ldr	r2, [r7, #12]
 800402a:	4313      	orrs	r3, r2
 800402c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	68fa      	ldr	r2, [r7, #12]
 8004034:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4a21      	ldr	r2, [pc, #132]	@ (80040c0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800403c:	4293      	cmp	r3, r2
 800403e:	d022      	beq.n	8004086 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004048:	d01d      	beq.n	8004086 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4a1f      	ldr	r2, [pc, #124]	@ (80040cc <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d018      	beq.n	8004086 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a1d      	ldr	r2, [pc, #116]	@ (80040d0 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d013      	beq.n	8004086 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a1c      	ldr	r2, [pc, #112]	@ (80040d4 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d00e      	beq.n	8004086 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a15      	ldr	r2, [pc, #84]	@ (80040c4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d009      	beq.n	8004086 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a18      	ldr	r2, [pc, #96]	@ (80040d8 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8004078:	4293      	cmp	r3, r2
 800407a:	d004      	beq.n	8004086 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a11      	ldr	r2, [pc, #68]	@ (80040c8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d10c      	bne.n	80040a0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800408c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	689b      	ldr	r3, [r3, #8]
 8004092:	68ba      	ldr	r2, [r7, #8]
 8004094:	4313      	orrs	r3, r2
 8004096:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	68ba      	ldr	r2, [r7, #8]
 800409e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2201      	movs	r2, #1
 80040a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2200      	movs	r2, #0
 80040ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80040b0:	2300      	movs	r3, #0
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	3714      	adds	r7, #20
 80040b6:	46bd      	mov	sp, r7
 80040b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040bc:	4770      	bx	lr
 80040be:	bf00      	nop
 80040c0:	40012c00 	.word	0x40012c00
 80040c4:	40013400 	.word	0x40013400
 80040c8:	40015000 	.word	0x40015000
 80040cc:	40000400 	.word	0x40000400
 80040d0:	40000800 	.word	0x40000800
 80040d4:	40000c00 	.word	0x40000c00
 80040d8:	40014000 	.word	0x40014000

080040dc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80040dc:	b480      	push	{r7}
 80040de:	b083      	sub	sp, #12
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80040e4:	bf00      	nop
 80040e6:	370c      	adds	r7, #12
 80040e8:	46bd      	mov	sp, r7
 80040ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ee:	4770      	bx	lr

080040f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80040f0:	b480      	push	{r7}
 80040f2:	b083      	sub	sp, #12
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80040f8:	bf00      	nop
 80040fa:	370c      	adds	r7, #12
 80040fc:	46bd      	mov	sp, r7
 80040fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004102:	4770      	bx	lr

08004104 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004104:	b480      	push	{r7}
 8004106:	b083      	sub	sp, #12
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800410c:	bf00      	nop
 800410e:	370c      	adds	r7, #12
 8004110:	46bd      	mov	sp, r7
 8004112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004116:	4770      	bx	lr

08004118 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8004118:	b480      	push	{r7}
 800411a:	b083      	sub	sp, #12
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8004120:	bf00      	nop
 8004122:	370c      	adds	r7, #12
 8004124:	46bd      	mov	sp, r7
 8004126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412a:	4770      	bx	lr

0800412c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800412c:	b480      	push	{r7}
 800412e:	b083      	sub	sp, #12
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8004134:	bf00      	nop
 8004136:	370c      	adds	r7, #12
 8004138:	46bd      	mov	sp, r7
 800413a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413e:	4770      	bx	lr

08004140 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8004140:	b480      	push	{r7}
 8004142:	b083      	sub	sp, #12
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8004148:	bf00      	nop
 800414a:	370c      	adds	r7, #12
 800414c:	46bd      	mov	sp, r7
 800414e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004152:	4770      	bx	lr

08004154 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8004154:	b480      	push	{r7}
 8004156:	b083      	sub	sp, #12
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800415c:	bf00      	nop
 800415e:	370c      	adds	r7, #12
 8004160:	46bd      	mov	sp, r7
 8004162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004166:	4770      	bx	lr

08004168 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b082      	sub	sp, #8
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d101      	bne.n	800417a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004176:	2301      	movs	r3, #1
 8004178:	e042      	b.n	8004200 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004180:	2b00      	cmp	r3, #0
 8004182:	d106      	bne.n	8004192 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2200      	movs	r2, #0
 8004188:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800418c:	6878      	ldr	r0, [r7, #4]
 800418e:	f7fd f851 	bl	8001234 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2224      	movs	r2, #36	@ 0x24
 8004196:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	681a      	ldr	r2, [r3, #0]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f022 0201 	bic.w	r2, r2, #1
 80041a8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d002      	beq.n	80041b8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f001 f870 	bl	8005298 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80041b8:	6878      	ldr	r0, [r7, #4]
 80041ba:	f000 fd71 	bl	8004ca0 <UART_SetConfig>
 80041be:	4603      	mov	r3, r0
 80041c0:	2b01      	cmp	r3, #1
 80041c2:	d101      	bne.n	80041c8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80041c4:	2301      	movs	r3, #1
 80041c6:	e01b      	b.n	8004200 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	685a      	ldr	r2, [r3, #4]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80041d6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	689a      	ldr	r2, [r3, #8]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80041e6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	681a      	ldr	r2, [r3, #0]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f042 0201 	orr.w	r2, r2, #1
 80041f6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80041f8:	6878      	ldr	r0, [r7, #4]
 80041fa:	f001 f8ef 	bl	80053dc <UART_CheckIdleState>
 80041fe:	4603      	mov	r3, r0
}
 8004200:	4618      	mov	r0, r3
 8004202:	3708      	adds	r7, #8
 8004204:	46bd      	mov	sp, r7
 8004206:	bd80      	pop	{r7, pc}

08004208 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b08a      	sub	sp, #40	@ 0x28
 800420c:	af02      	add	r7, sp, #8
 800420e:	60f8      	str	r0, [r7, #12]
 8004210:	60b9      	str	r1, [r7, #8]
 8004212:	603b      	str	r3, [r7, #0]
 8004214:	4613      	mov	r3, r2
 8004216:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800421e:	2b20      	cmp	r3, #32
 8004220:	d17b      	bne.n	800431a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d002      	beq.n	800422e <HAL_UART_Transmit+0x26>
 8004228:	88fb      	ldrh	r3, [r7, #6]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d101      	bne.n	8004232 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800422e:	2301      	movs	r3, #1
 8004230:	e074      	b.n	800431c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	2200      	movs	r2, #0
 8004236:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	2221      	movs	r2, #33	@ 0x21
 800423e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004242:	f7fd f9d3 	bl	80015ec <HAL_GetTick>
 8004246:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	88fa      	ldrh	r2, [r7, #6]
 800424c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	88fa      	ldrh	r2, [r7, #6]
 8004254:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	689b      	ldr	r3, [r3, #8]
 800425c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004260:	d108      	bne.n	8004274 <HAL_UART_Transmit+0x6c>
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	691b      	ldr	r3, [r3, #16]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d104      	bne.n	8004274 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800426a:	2300      	movs	r3, #0
 800426c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800426e:	68bb      	ldr	r3, [r7, #8]
 8004270:	61bb      	str	r3, [r7, #24]
 8004272:	e003      	b.n	800427c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004278:	2300      	movs	r3, #0
 800427a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800427c:	e030      	b.n	80042e0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	9300      	str	r3, [sp, #0]
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	2200      	movs	r2, #0
 8004286:	2180      	movs	r1, #128	@ 0x80
 8004288:	68f8      	ldr	r0, [r7, #12]
 800428a:	f001 f951 	bl	8005530 <UART_WaitOnFlagUntilTimeout>
 800428e:	4603      	mov	r3, r0
 8004290:	2b00      	cmp	r3, #0
 8004292:	d005      	beq.n	80042a0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	2220      	movs	r2, #32
 8004298:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800429c:	2303      	movs	r3, #3
 800429e:	e03d      	b.n	800431c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80042a0:	69fb      	ldr	r3, [r7, #28]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d10b      	bne.n	80042be <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80042a6:	69bb      	ldr	r3, [r7, #24]
 80042a8:	881b      	ldrh	r3, [r3, #0]
 80042aa:	461a      	mov	r2, r3
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80042b4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80042b6:	69bb      	ldr	r3, [r7, #24]
 80042b8:	3302      	adds	r3, #2
 80042ba:	61bb      	str	r3, [r7, #24]
 80042bc:	e007      	b.n	80042ce <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80042be:	69fb      	ldr	r3, [r7, #28]
 80042c0:	781a      	ldrb	r2, [r3, #0]
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80042c8:	69fb      	ldr	r3, [r7, #28]
 80042ca:	3301      	adds	r3, #1
 80042cc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80042d4:	b29b      	uxth	r3, r3
 80042d6:	3b01      	subs	r3, #1
 80042d8:	b29a      	uxth	r2, r3
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80042e6:	b29b      	uxth	r3, r3
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d1c8      	bne.n	800427e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	9300      	str	r3, [sp, #0]
 80042f0:	697b      	ldr	r3, [r7, #20]
 80042f2:	2200      	movs	r2, #0
 80042f4:	2140      	movs	r1, #64	@ 0x40
 80042f6:	68f8      	ldr	r0, [r7, #12]
 80042f8:	f001 f91a 	bl	8005530 <UART_WaitOnFlagUntilTimeout>
 80042fc:	4603      	mov	r3, r0
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d005      	beq.n	800430e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	2220      	movs	r2, #32
 8004306:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800430a:	2303      	movs	r3, #3
 800430c:	e006      	b.n	800431c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2220      	movs	r2, #32
 8004312:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004316:	2300      	movs	r3, #0
 8004318:	e000      	b.n	800431c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800431a:	2302      	movs	r3, #2
  }
}
 800431c:	4618      	mov	r0, r3
 800431e:	3720      	adds	r7, #32
 8004320:	46bd      	mov	sp, r7
 8004322:	bd80      	pop	{r7, pc}

08004324 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b08a      	sub	sp, #40	@ 0x28
 8004328:	af00      	add	r7, sp, #0
 800432a:	60f8      	str	r0, [r7, #12]
 800432c:	60b9      	str	r1, [r7, #8]
 800432e:	4613      	mov	r3, r2
 8004330:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004338:	2b20      	cmp	r3, #32
 800433a:	d137      	bne.n	80043ac <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d002      	beq.n	8004348 <HAL_UART_Receive_IT+0x24>
 8004342:	88fb      	ldrh	r3, [r7, #6]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d101      	bne.n	800434c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004348:	2301      	movs	r3, #1
 800434a:	e030      	b.n	80043ae <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	2200      	movs	r2, #0
 8004350:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a18      	ldr	r2, [pc, #96]	@ (80043b8 <HAL_UART_Receive_IT+0x94>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d01f      	beq.n	800439c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004366:	2b00      	cmp	r3, #0
 8004368:	d018      	beq.n	800439c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004370:	697b      	ldr	r3, [r7, #20]
 8004372:	e853 3f00 	ldrex	r3, [r3]
 8004376:	613b      	str	r3, [r7, #16]
   return(result);
 8004378:	693b      	ldr	r3, [r7, #16]
 800437a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800437e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	461a      	mov	r2, r3
 8004386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004388:	623b      	str	r3, [r7, #32]
 800438a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800438c:	69f9      	ldr	r1, [r7, #28]
 800438e:	6a3a      	ldr	r2, [r7, #32]
 8004390:	e841 2300 	strex	r3, r2, [r1]
 8004394:	61bb      	str	r3, [r7, #24]
   return(result);
 8004396:	69bb      	ldr	r3, [r7, #24]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d1e6      	bne.n	800436a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800439c:	88fb      	ldrh	r3, [r7, #6]
 800439e:	461a      	mov	r2, r3
 80043a0:	68b9      	ldr	r1, [r7, #8]
 80043a2:	68f8      	ldr	r0, [r7, #12]
 80043a4:	f001 f932 	bl	800560c <UART_Start_Receive_IT>
 80043a8:	4603      	mov	r3, r0
 80043aa:	e000      	b.n	80043ae <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80043ac:	2302      	movs	r3, #2
  }
}
 80043ae:	4618      	mov	r0, r3
 80043b0:	3728      	adds	r7, #40	@ 0x28
 80043b2:	46bd      	mov	sp, r7
 80043b4:	bd80      	pop	{r7, pc}
 80043b6:	bf00      	nop
 80043b8:	40008000 	.word	0x40008000

080043bc <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b08a      	sub	sp, #40	@ 0x28
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	60f8      	str	r0, [r7, #12]
 80043c4:	60b9      	str	r1, [r7, #8]
 80043c6:	4613      	mov	r3, r2
 80043c8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043d0:	2b20      	cmp	r3, #32
 80043d2:	d167      	bne.n	80044a4 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d002      	beq.n	80043e0 <HAL_UART_Transmit_DMA+0x24>
 80043da:	88fb      	ldrh	r3, [r7, #6]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d101      	bne.n	80043e4 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 80043e0:	2301      	movs	r3, #1
 80043e2:	e060      	b.n	80044a6 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	68ba      	ldr	r2, [r7, #8]
 80043e8:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	88fa      	ldrh	r2, [r7, #6]
 80043ee:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	88fa      	ldrh	r2, [r7, #6]
 80043f6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2200      	movs	r2, #0
 80043fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2221      	movs	r2, #33	@ 0x21
 8004406:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800440e:	2b00      	cmp	r3, #0
 8004410:	d028      	beq.n	8004464 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004416:	4a26      	ldr	r2, [pc, #152]	@ (80044b0 <HAL_UART_Transmit_DMA+0xf4>)
 8004418:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800441e:	4a25      	ldr	r2, [pc, #148]	@ (80044b4 <HAL_UART_Transmit_DMA+0xf8>)
 8004420:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004426:	4a24      	ldr	r2, [pc, #144]	@ (80044b8 <HAL_UART_Transmit_DMA+0xfc>)
 8004428:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800442e:	2200      	movs	r2, #0
 8004430:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800443a:	4619      	mov	r1, r3
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	3328      	adds	r3, #40	@ 0x28
 8004442:	461a      	mov	r2, r3
 8004444:	88fb      	ldrh	r3, [r7, #6]
 8004446:	f7fd fab7 	bl	80019b8 <HAL_DMA_Start_IT>
 800444a:	4603      	mov	r3, r0
 800444c:	2b00      	cmp	r3, #0
 800444e:	d009      	beq.n	8004464 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	2210      	movs	r2, #16
 8004454:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	2220      	movs	r2, #32
 800445c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8004460:	2301      	movs	r3, #1
 8004462:	e020      	b.n	80044a6 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	2240      	movs	r2, #64	@ 0x40
 800446a:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	3308      	adds	r3, #8
 8004472:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004474:	697b      	ldr	r3, [r7, #20]
 8004476:	e853 3f00 	ldrex	r3, [r3]
 800447a:	613b      	str	r3, [r7, #16]
   return(result);
 800447c:	693b      	ldr	r3, [r7, #16]
 800447e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004482:	627b      	str	r3, [r7, #36]	@ 0x24
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	3308      	adds	r3, #8
 800448a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800448c:	623a      	str	r2, [r7, #32]
 800448e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004490:	69f9      	ldr	r1, [r7, #28]
 8004492:	6a3a      	ldr	r2, [r7, #32]
 8004494:	e841 2300 	strex	r3, r2, [r1]
 8004498:	61bb      	str	r3, [r7, #24]
   return(result);
 800449a:	69bb      	ldr	r3, [r7, #24]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d1e5      	bne.n	800446c <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 80044a0:	2300      	movs	r3, #0
 80044a2:	e000      	b.n	80044a6 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80044a4:	2302      	movs	r3, #2
  }
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	3728      	adds	r7, #40	@ 0x28
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}
 80044ae:	bf00      	nop
 80044b0:	0800599f 	.word	0x0800599f
 80044b4:	08005a39 	.word	0x08005a39
 80044b8:	08005a55 	.word	0x08005a55

080044bc <HAL_UART_AbortTransmit>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b094      	sub	sp, #80	@ 0x50
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
  /* Disable TCIE, TXEIE and TXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TCIE | USART_CR1_TXEIE_TXFNFIE));
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044cc:	e853 3f00 	ldrex	r3, [r3]
 80044d0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80044d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044d4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80044d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	461a      	mov	r2, r3
 80044e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80044e2:	643b      	str	r3, [r7, #64]	@ 0x40
 80044e4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044e6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80044e8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80044ea:	e841 2300 	strex	r3, r2, [r1]
 80044ee:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80044f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d1e6      	bne.n	80044c4 <HAL_UART_AbortTransmit+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	3308      	adds	r3, #8
 80044fc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044fe:	6a3b      	ldr	r3, [r7, #32]
 8004500:	e853 3f00 	ldrex	r3, [r3]
 8004504:	61fb      	str	r3, [r7, #28]
   return(result);
 8004506:	69fb      	ldr	r3, [r7, #28]
 8004508:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800450c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	3308      	adds	r3, #8
 8004514:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004516:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004518:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800451a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800451c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800451e:	e841 2300 	strex	r3, r2, [r1]
 8004522:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004526:	2b00      	cmp	r3, #0
 8004528:	d1e5      	bne.n	80044f6 <HAL_UART_AbortTransmit+0x3a>

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	689b      	ldr	r3, [r3, #8]
 8004530:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004534:	2b80      	cmp	r3, #128	@ 0x80
 8004536:	d137      	bne.n	80045a8 <HAL_UART_AbortTransmit+0xec>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	3308      	adds	r3, #8
 800453e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	e853 3f00 	ldrex	r3, [r3]
 8004546:	60bb      	str	r3, [r7, #8]
   return(result);
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800454e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	3308      	adds	r3, #8
 8004556:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004558:	61ba      	str	r2, [r7, #24]
 800455a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800455c:	6979      	ldr	r1, [r7, #20]
 800455e:	69ba      	ldr	r2, [r7, #24]
 8004560:	e841 2300 	strex	r3, r2, [r1]
 8004564:	613b      	str	r3, [r7, #16]
   return(result);
 8004566:	693b      	ldr	r3, [r7, #16]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d1e5      	bne.n	8004538 <HAL_UART_AbortTransmit+0x7c>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004570:	2b00      	cmp	r3, #0
 8004572:	d019      	beq.n	80045a8 <HAL_UART_AbortTransmit+0xec>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004578:	2200      	movs	r2, #0
 800457a:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004580:	4618      	mov	r0, r3
 8004582:	f7fd fa94 	bl	8001aae <HAL_DMA_Abort>
 8004586:	4603      	mov	r3, r0
 8004588:	2b00      	cmp	r3, #0
 800458a:	d00d      	beq.n	80045a8 <HAL_UART_AbortTransmit+0xec>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004590:	4618      	mov	r0, r3
 8004592:	f7fd fbfb 	bl	8001d8c <HAL_DMA_GetError>
 8004596:	4603      	mov	r3, r0
 8004598:	2b20      	cmp	r3, #32
 800459a:	d105      	bne.n	80045a8 <HAL_UART_AbortTransmit+0xec>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2210      	movs	r2, #16
 80045a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 80045a4:	2303      	movs	r3, #3
 80045a6:	e015      	b.n	80045d4 <HAL_UART_AbortTransmit+0x118>
      }
    }
  }

  /* Reset Tx transfer counter */
  huart->TxXferCount = 0U;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2200      	movs	r2, #0
 80045ac:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80045b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80045b8:	d107      	bne.n	80045ca <HAL_UART_AbortTransmit+0x10e>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	699a      	ldr	r2, [r3, #24]
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f042 0210 	orr.w	r2, r2, #16
 80045c8:	619a      	str	r2, [r3, #24]
  }

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2220      	movs	r2, #32
 80045ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  return HAL_OK;
 80045d2:	2300      	movs	r3, #0
}
 80045d4:	4618      	mov	r0, r3
 80045d6:	3750      	adds	r7, #80	@ 0x50
 80045d8:	46bd      	mov	sp, r7
 80045da:	bd80      	pop	{r7, pc}

080045dc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b0ba      	sub	sp, #232	@ 0xe8
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	69db      	ldr	r3, [r3, #28]
 80045ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	689b      	ldr	r3, [r3, #8]
 80045fe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004602:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8004606:	f640 030f 	movw	r3, #2063	@ 0x80f
 800460a:	4013      	ands	r3, r2
 800460c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004610:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004614:	2b00      	cmp	r3, #0
 8004616:	d11b      	bne.n	8004650 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004618:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800461c:	f003 0320 	and.w	r3, r3, #32
 8004620:	2b00      	cmp	r3, #0
 8004622:	d015      	beq.n	8004650 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004624:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004628:	f003 0320 	and.w	r3, r3, #32
 800462c:	2b00      	cmp	r3, #0
 800462e:	d105      	bne.n	800463c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004630:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004634:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004638:	2b00      	cmp	r3, #0
 800463a:	d009      	beq.n	8004650 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004640:	2b00      	cmp	r3, #0
 8004642:	f000 8300 	beq.w	8004c46 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800464a:	6878      	ldr	r0, [r7, #4]
 800464c:	4798      	blx	r3
      }
      return;
 800464e:	e2fa      	b.n	8004c46 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004650:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004654:	2b00      	cmp	r3, #0
 8004656:	f000 8123 	beq.w	80048a0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800465a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800465e:	4b8d      	ldr	r3, [pc, #564]	@ (8004894 <HAL_UART_IRQHandler+0x2b8>)
 8004660:	4013      	ands	r3, r2
 8004662:	2b00      	cmp	r3, #0
 8004664:	d106      	bne.n	8004674 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8004666:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800466a:	4b8b      	ldr	r3, [pc, #556]	@ (8004898 <HAL_UART_IRQHandler+0x2bc>)
 800466c:	4013      	ands	r3, r2
 800466e:	2b00      	cmp	r3, #0
 8004670:	f000 8116 	beq.w	80048a0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004674:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004678:	f003 0301 	and.w	r3, r3, #1
 800467c:	2b00      	cmp	r3, #0
 800467e:	d011      	beq.n	80046a4 <HAL_UART_IRQHandler+0xc8>
 8004680:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004684:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004688:	2b00      	cmp	r3, #0
 800468a:	d00b      	beq.n	80046a4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	2201      	movs	r2, #1
 8004692:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800469a:	f043 0201 	orr.w	r2, r3, #1
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80046a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046a8:	f003 0302 	and.w	r3, r3, #2
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d011      	beq.n	80046d4 <HAL_UART_IRQHandler+0xf8>
 80046b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80046b4:	f003 0301 	and.w	r3, r3, #1
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d00b      	beq.n	80046d4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	2202      	movs	r2, #2
 80046c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046ca:	f043 0204 	orr.w	r2, r3, #4
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80046d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046d8:	f003 0304 	and.w	r3, r3, #4
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d011      	beq.n	8004704 <HAL_UART_IRQHandler+0x128>
 80046e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80046e4:	f003 0301 	and.w	r3, r3, #1
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d00b      	beq.n	8004704 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	2204      	movs	r2, #4
 80046f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046fa:	f043 0202 	orr.w	r2, r3, #2
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004704:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004708:	f003 0308 	and.w	r3, r3, #8
 800470c:	2b00      	cmp	r3, #0
 800470e:	d017      	beq.n	8004740 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004710:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004714:	f003 0320 	and.w	r3, r3, #32
 8004718:	2b00      	cmp	r3, #0
 800471a:	d105      	bne.n	8004728 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800471c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8004720:	4b5c      	ldr	r3, [pc, #368]	@ (8004894 <HAL_UART_IRQHandler+0x2b8>)
 8004722:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004724:	2b00      	cmp	r3, #0
 8004726:	d00b      	beq.n	8004740 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	2208      	movs	r2, #8
 800472e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004736:	f043 0208 	orr.w	r2, r3, #8
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004740:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004744:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004748:	2b00      	cmp	r3, #0
 800474a:	d012      	beq.n	8004772 <HAL_UART_IRQHandler+0x196>
 800474c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004750:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004754:	2b00      	cmp	r3, #0
 8004756:	d00c      	beq.n	8004772 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004760:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004768:	f043 0220 	orr.w	r2, r3, #32
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004778:	2b00      	cmp	r3, #0
 800477a:	f000 8266 	beq.w	8004c4a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800477e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004782:	f003 0320 	and.w	r3, r3, #32
 8004786:	2b00      	cmp	r3, #0
 8004788:	d013      	beq.n	80047b2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800478a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800478e:	f003 0320 	and.w	r3, r3, #32
 8004792:	2b00      	cmp	r3, #0
 8004794:	d105      	bne.n	80047a2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004796:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800479a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d007      	beq.n	80047b2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d003      	beq.n	80047b2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047ae:	6878      	ldr	r0, [r7, #4]
 80047b0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047b8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	689b      	ldr	r3, [r3, #8]
 80047c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047c6:	2b40      	cmp	r3, #64	@ 0x40
 80047c8:	d005      	beq.n	80047d6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80047ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80047ce:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d054      	beq.n	8004880 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80047d6:	6878      	ldr	r0, [r7, #4]
 80047d8:	f001 f87b 	bl	80058d2 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	689b      	ldr	r3, [r3, #8]
 80047e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047e6:	2b40      	cmp	r3, #64	@ 0x40
 80047e8:	d146      	bne.n	8004878 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	3308      	adds	r3, #8
 80047f0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80047f8:	e853 3f00 	ldrex	r3, [r3]
 80047fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004800:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004804:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004808:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	3308      	adds	r3, #8
 8004812:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004816:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800481a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800481e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004822:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004826:	e841 2300 	strex	r3, r2, [r1]
 800482a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800482e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004832:	2b00      	cmp	r3, #0
 8004834:	d1d9      	bne.n	80047ea <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800483c:	2b00      	cmp	r3, #0
 800483e:	d017      	beq.n	8004870 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004846:	4a15      	ldr	r2, [pc, #84]	@ (800489c <HAL_UART_IRQHandler+0x2c0>)
 8004848:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004850:	4618      	mov	r0, r3
 8004852:	f7fd f985 	bl	8001b60 <HAL_DMA_Abort_IT>
 8004856:	4603      	mov	r3, r0
 8004858:	2b00      	cmp	r3, #0
 800485a:	d019      	beq.n	8004890 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004862:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004864:	687a      	ldr	r2, [r7, #4]
 8004866:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800486a:	4610      	mov	r0, r2
 800486c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800486e:	e00f      	b.n	8004890 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004870:	6878      	ldr	r0, [r7, #4]
 8004872:	f000 f9ff 	bl	8004c74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004876:	e00b      	b.n	8004890 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004878:	6878      	ldr	r0, [r7, #4]
 800487a:	f000 f9fb 	bl	8004c74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800487e:	e007      	b.n	8004890 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004880:	6878      	ldr	r0, [r7, #4]
 8004882:	f000 f9f7 	bl	8004c74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2200      	movs	r2, #0
 800488a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800488e:	e1dc      	b.n	8004c4a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004890:	bf00      	nop
    return;
 8004892:	e1da      	b.n	8004c4a <HAL_UART_IRQHandler+0x66e>
 8004894:	10000001 	.word	0x10000001
 8004898:	04000120 	.word	0x04000120
 800489c:	08005ad5 	.word	0x08005ad5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80048a4:	2b01      	cmp	r3, #1
 80048a6:	f040 8170 	bne.w	8004b8a <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80048aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048ae:	f003 0310 	and.w	r3, r3, #16
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	f000 8169 	beq.w	8004b8a <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80048b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048bc:	f003 0310 	and.w	r3, r3, #16
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	f000 8162 	beq.w	8004b8a <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	2210      	movs	r2, #16
 80048cc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	689b      	ldr	r3, [r3, #8]
 80048d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048d8:	2b40      	cmp	r3, #64	@ 0x40
 80048da:	f040 80d8 	bne.w	8004a8e <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80048ec:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	f000 80af 	beq.w	8004a54 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80048fc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004900:	429a      	cmp	r2, r3
 8004902:	f080 80a7 	bcs.w	8004a54 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800490c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f003 0320 	and.w	r3, r3, #32
 800491e:	2b00      	cmp	r3, #0
 8004920:	f040 8087 	bne.w	8004a32 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800492c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004930:	e853 3f00 	ldrex	r3, [r3]
 8004934:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004938:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800493c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004940:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	461a      	mov	r2, r3
 800494a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800494e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004952:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004956:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800495a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800495e:	e841 2300 	strex	r3, r2, [r1]
 8004962:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004966:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800496a:	2b00      	cmp	r3, #0
 800496c:	d1da      	bne.n	8004924 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	3308      	adds	r3, #8
 8004974:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004976:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004978:	e853 3f00 	ldrex	r3, [r3]
 800497c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800497e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004980:	f023 0301 	bic.w	r3, r3, #1
 8004984:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	3308      	adds	r3, #8
 800498e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004992:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004996:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004998:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800499a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800499e:	e841 2300 	strex	r3, r2, [r1]
 80049a2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80049a4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d1e1      	bne.n	800496e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	3308      	adds	r3, #8
 80049b0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80049b4:	e853 3f00 	ldrex	r3, [r3]
 80049b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80049ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80049bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80049c0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	3308      	adds	r3, #8
 80049ca:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80049ce:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80049d0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049d2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80049d4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80049d6:	e841 2300 	strex	r3, r2, [r1]
 80049da:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80049dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d1e3      	bne.n	80049aa <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2220      	movs	r2, #32
 80049e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2200      	movs	r2, #0
 80049ee:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80049f8:	e853 3f00 	ldrex	r3, [r3]
 80049fc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80049fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004a00:	f023 0310 	bic.w	r3, r3, #16
 8004a04:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	461a      	mov	r2, r3
 8004a0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004a12:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004a14:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a16:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004a18:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004a1a:	e841 2300 	strex	r3, r2, [r1]
 8004a1e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004a20:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d1e4      	bne.n	80049f0 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	f7fd f83e 	bl	8001aae <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2202      	movs	r2, #2
 8004a36:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004a44:	b29b      	uxth	r3, r3
 8004a46:	1ad3      	subs	r3, r2, r3
 8004a48:	b29b      	uxth	r3, r3
 8004a4a:	4619      	mov	r1, r3
 8004a4c:	6878      	ldr	r0, [r7, #4]
 8004a4e:	f000 f91b 	bl	8004c88 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004a52:	e0fc      	b.n	8004c4e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004a5a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004a5e:	429a      	cmp	r2, r3
 8004a60:	f040 80f5 	bne.w	8004c4e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f003 0320 	and.w	r3, r3, #32
 8004a72:	2b20      	cmp	r3, #32
 8004a74:	f040 80eb 	bne.w	8004c4e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2202      	movs	r2, #2
 8004a7c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004a84:	4619      	mov	r1, r3
 8004a86:	6878      	ldr	r0, [r7, #4]
 8004a88:	f000 f8fe 	bl	8004c88 <HAL_UARTEx_RxEventCallback>
      return;
 8004a8c:	e0df      	b.n	8004c4e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004a9a:	b29b      	uxth	r3, r3
 8004a9c:	1ad3      	subs	r3, r2, r3
 8004a9e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004aa8:	b29b      	uxth	r3, r3
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	f000 80d1 	beq.w	8004c52 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8004ab0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	f000 80cc 	beq.w	8004c52 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ac0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ac2:	e853 3f00 	ldrex	r3, [r3]
 8004ac6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004ac8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004aca:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004ace:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	461a      	mov	r2, r3
 8004ad8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004adc:	647b      	str	r3, [r7, #68]	@ 0x44
 8004ade:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ae0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004ae2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004ae4:	e841 2300 	strex	r3, r2, [r1]
 8004ae8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004aea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d1e4      	bne.n	8004aba <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	3308      	adds	r3, #8
 8004af6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004afa:	e853 3f00 	ldrex	r3, [r3]
 8004afe:	623b      	str	r3, [r7, #32]
   return(result);
 8004b00:	6a3b      	ldr	r3, [r7, #32]
 8004b02:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b06:	f023 0301 	bic.w	r3, r3, #1
 8004b0a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	3308      	adds	r3, #8
 8004b14:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004b18:	633a      	str	r2, [r7, #48]	@ 0x30
 8004b1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b1c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004b1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b20:	e841 2300 	strex	r3, r2, [r1]
 8004b24:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d1e1      	bne.n	8004af0 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2220      	movs	r2, #32
 8004b30:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2200      	movs	r2, #0
 8004b38:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b46:	693b      	ldr	r3, [r7, #16]
 8004b48:	e853 3f00 	ldrex	r3, [r3]
 8004b4c:	60fb      	str	r3, [r7, #12]
   return(result);
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	f023 0310 	bic.w	r3, r3, #16
 8004b54:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	461a      	mov	r2, r3
 8004b5e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004b62:	61fb      	str	r3, [r7, #28]
 8004b64:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b66:	69b9      	ldr	r1, [r7, #24]
 8004b68:	69fa      	ldr	r2, [r7, #28]
 8004b6a:	e841 2300 	strex	r3, r2, [r1]
 8004b6e:	617b      	str	r3, [r7, #20]
   return(result);
 8004b70:	697b      	ldr	r3, [r7, #20]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d1e4      	bne.n	8004b40 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2202      	movs	r2, #2
 8004b7a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004b7c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004b80:	4619      	mov	r1, r3
 8004b82:	6878      	ldr	r0, [r7, #4]
 8004b84:	f000 f880 	bl	8004c88 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004b88:	e063      	b.n	8004c52 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004b8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b8e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d00e      	beq.n	8004bb4 <HAL_UART_IRQHandler+0x5d8>
 8004b96:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004b9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d008      	beq.n	8004bb4 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004baa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004bac:	6878      	ldr	r0, [r7, #4]
 8004bae:	f001 fcef 	bl	8006590 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004bb2:	e051      	b.n	8004c58 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8004bb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004bb8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d014      	beq.n	8004bea <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8004bc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004bc4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d105      	bne.n	8004bd8 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8004bcc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004bd0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d008      	beq.n	8004bea <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d03a      	beq.n	8004c56 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004be4:	6878      	ldr	r0, [r7, #4]
 8004be6:	4798      	blx	r3
    }
    return;
 8004be8:	e035      	b.n	8004c56 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004bea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004bee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d009      	beq.n	8004c0a <HAL_UART_IRQHandler+0x62e>
 8004bf6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004bfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d003      	beq.n	8004c0a <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8004c02:	6878      	ldr	r0, [r7, #4]
 8004c04:	f000 ff78 	bl	8005af8 <UART_EndTransmit_IT>
    return;
 8004c08:	e026      	b.n	8004c58 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8004c0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c0e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d009      	beq.n	8004c2a <HAL_UART_IRQHandler+0x64e>
 8004c16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c1a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d003      	beq.n	8004c2a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8004c22:	6878      	ldr	r0, [r7, #4]
 8004c24:	f001 fcc8 	bl	80065b8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004c28:	e016      	b.n	8004c58 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8004c2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c2e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d010      	beq.n	8004c58 <HAL_UART_IRQHandler+0x67c>
 8004c36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	da0c      	bge.n	8004c58 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8004c3e:	6878      	ldr	r0, [r7, #4]
 8004c40:	f001 fcb0 	bl	80065a4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004c44:	e008      	b.n	8004c58 <HAL_UART_IRQHandler+0x67c>
      return;
 8004c46:	bf00      	nop
 8004c48:	e006      	b.n	8004c58 <HAL_UART_IRQHandler+0x67c>
    return;
 8004c4a:	bf00      	nop
 8004c4c:	e004      	b.n	8004c58 <HAL_UART_IRQHandler+0x67c>
      return;
 8004c4e:	bf00      	nop
 8004c50:	e002      	b.n	8004c58 <HAL_UART_IRQHandler+0x67c>
      return;
 8004c52:	bf00      	nop
 8004c54:	e000      	b.n	8004c58 <HAL_UART_IRQHandler+0x67c>
    return;
 8004c56:	bf00      	nop
  }
}
 8004c58:	37e8      	adds	r7, #232	@ 0xe8
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	bd80      	pop	{r7, pc}
 8004c5e:	bf00      	nop

08004c60 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004c60:	b480      	push	{r7}
 8004c62:	b083      	sub	sp, #12
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8004c68:	bf00      	nop
 8004c6a:	370c      	adds	r7, #12
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c72:	4770      	bx	lr

08004c74 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004c74:	b480      	push	{r7}
 8004c76:	b083      	sub	sp, #12
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004c7c:	bf00      	nop
 8004c7e:	370c      	adds	r7, #12
 8004c80:	46bd      	mov	sp, r7
 8004c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c86:	4770      	bx	lr

08004c88 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004c88:	b480      	push	{r7}
 8004c8a:	b083      	sub	sp, #12
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
 8004c90:	460b      	mov	r3, r1
 8004c92:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004c94:	bf00      	nop
 8004c96:	370c      	adds	r7, #12
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9e:	4770      	bx	lr

08004ca0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ca0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ca4:	b08c      	sub	sp, #48	@ 0x30
 8004ca6:	af00      	add	r7, sp, #0
 8004ca8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004caa:	2300      	movs	r3, #0
 8004cac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004cb0:	697b      	ldr	r3, [r7, #20]
 8004cb2:	689a      	ldr	r2, [r3, #8]
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	691b      	ldr	r3, [r3, #16]
 8004cb8:	431a      	orrs	r2, r3
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	695b      	ldr	r3, [r3, #20]
 8004cbe:	431a      	orrs	r2, r3
 8004cc0:	697b      	ldr	r3, [r7, #20]
 8004cc2:	69db      	ldr	r3, [r3, #28]
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004cc8:	697b      	ldr	r3, [r7, #20]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	681a      	ldr	r2, [r3, #0]
 8004cce:	4baa      	ldr	r3, [pc, #680]	@ (8004f78 <UART_SetConfig+0x2d8>)
 8004cd0:	4013      	ands	r3, r2
 8004cd2:	697a      	ldr	r2, [r7, #20]
 8004cd4:	6812      	ldr	r2, [r2, #0]
 8004cd6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004cd8:	430b      	orrs	r3, r1
 8004cda:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004cdc:	697b      	ldr	r3, [r7, #20]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004ce6:	697b      	ldr	r3, [r7, #20]
 8004ce8:	68da      	ldr	r2, [r3, #12]
 8004cea:	697b      	ldr	r3, [r7, #20]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	430a      	orrs	r2, r1
 8004cf0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	699b      	ldr	r3, [r3, #24]
 8004cf6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004cf8:	697b      	ldr	r3, [r7, #20]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4a9f      	ldr	r2, [pc, #636]	@ (8004f7c <UART_SetConfig+0x2dc>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d004      	beq.n	8004d0c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	6a1b      	ldr	r3, [r3, #32]
 8004d06:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004d0c:	697b      	ldr	r3, [r7, #20]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	689b      	ldr	r3, [r3, #8]
 8004d12:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8004d16:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8004d1a:	697a      	ldr	r2, [r7, #20]
 8004d1c:	6812      	ldr	r2, [r2, #0]
 8004d1e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004d20:	430b      	orrs	r3, r1
 8004d22:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004d24:	697b      	ldr	r3, [r7, #20]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d2a:	f023 010f 	bic.w	r1, r3, #15
 8004d2e:	697b      	ldr	r3, [r7, #20]
 8004d30:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004d32:	697b      	ldr	r3, [r7, #20]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	430a      	orrs	r2, r1
 8004d38:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004d3a:	697b      	ldr	r3, [r7, #20]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	4a90      	ldr	r2, [pc, #576]	@ (8004f80 <UART_SetConfig+0x2e0>)
 8004d40:	4293      	cmp	r3, r2
 8004d42:	d125      	bne.n	8004d90 <UART_SetConfig+0xf0>
 8004d44:	4b8f      	ldr	r3, [pc, #572]	@ (8004f84 <UART_SetConfig+0x2e4>)
 8004d46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d4a:	f003 0303 	and.w	r3, r3, #3
 8004d4e:	2b03      	cmp	r3, #3
 8004d50:	d81a      	bhi.n	8004d88 <UART_SetConfig+0xe8>
 8004d52:	a201      	add	r2, pc, #4	@ (adr r2, 8004d58 <UART_SetConfig+0xb8>)
 8004d54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d58:	08004d69 	.word	0x08004d69
 8004d5c:	08004d79 	.word	0x08004d79
 8004d60:	08004d71 	.word	0x08004d71
 8004d64:	08004d81 	.word	0x08004d81
 8004d68:	2301      	movs	r3, #1
 8004d6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d6e:	e116      	b.n	8004f9e <UART_SetConfig+0x2fe>
 8004d70:	2302      	movs	r3, #2
 8004d72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d76:	e112      	b.n	8004f9e <UART_SetConfig+0x2fe>
 8004d78:	2304      	movs	r3, #4
 8004d7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d7e:	e10e      	b.n	8004f9e <UART_SetConfig+0x2fe>
 8004d80:	2308      	movs	r3, #8
 8004d82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d86:	e10a      	b.n	8004f9e <UART_SetConfig+0x2fe>
 8004d88:	2310      	movs	r3, #16
 8004d8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d8e:	e106      	b.n	8004f9e <UART_SetConfig+0x2fe>
 8004d90:	697b      	ldr	r3, [r7, #20]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a7c      	ldr	r2, [pc, #496]	@ (8004f88 <UART_SetConfig+0x2e8>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d138      	bne.n	8004e0c <UART_SetConfig+0x16c>
 8004d9a:	4b7a      	ldr	r3, [pc, #488]	@ (8004f84 <UART_SetConfig+0x2e4>)
 8004d9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004da0:	f003 030c 	and.w	r3, r3, #12
 8004da4:	2b0c      	cmp	r3, #12
 8004da6:	d82d      	bhi.n	8004e04 <UART_SetConfig+0x164>
 8004da8:	a201      	add	r2, pc, #4	@ (adr r2, 8004db0 <UART_SetConfig+0x110>)
 8004daa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dae:	bf00      	nop
 8004db0:	08004de5 	.word	0x08004de5
 8004db4:	08004e05 	.word	0x08004e05
 8004db8:	08004e05 	.word	0x08004e05
 8004dbc:	08004e05 	.word	0x08004e05
 8004dc0:	08004df5 	.word	0x08004df5
 8004dc4:	08004e05 	.word	0x08004e05
 8004dc8:	08004e05 	.word	0x08004e05
 8004dcc:	08004e05 	.word	0x08004e05
 8004dd0:	08004ded 	.word	0x08004ded
 8004dd4:	08004e05 	.word	0x08004e05
 8004dd8:	08004e05 	.word	0x08004e05
 8004ddc:	08004e05 	.word	0x08004e05
 8004de0:	08004dfd 	.word	0x08004dfd
 8004de4:	2300      	movs	r3, #0
 8004de6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004dea:	e0d8      	b.n	8004f9e <UART_SetConfig+0x2fe>
 8004dec:	2302      	movs	r3, #2
 8004dee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004df2:	e0d4      	b.n	8004f9e <UART_SetConfig+0x2fe>
 8004df4:	2304      	movs	r3, #4
 8004df6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004dfa:	e0d0      	b.n	8004f9e <UART_SetConfig+0x2fe>
 8004dfc:	2308      	movs	r3, #8
 8004dfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e02:	e0cc      	b.n	8004f9e <UART_SetConfig+0x2fe>
 8004e04:	2310      	movs	r3, #16
 8004e06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e0a:	e0c8      	b.n	8004f9e <UART_SetConfig+0x2fe>
 8004e0c:	697b      	ldr	r3, [r7, #20]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4a5e      	ldr	r2, [pc, #376]	@ (8004f8c <UART_SetConfig+0x2ec>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d125      	bne.n	8004e62 <UART_SetConfig+0x1c2>
 8004e16:	4b5b      	ldr	r3, [pc, #364]	@ (8004f84 <UART_SetConfig+0x2e4>)
 8004e18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e1c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004e20:	2b30      	cmp	r3, #48	@ 0x30
 8004e22:	d016      	beq.n	8004e52 <UART_SetConfig+0x1b2>
 8004e24:	2b30      	cmp	r3, #48	@ 0x30
 8004e26:	d818      	bhi.n	8004e5a <UART_SetConfig+0x1ba>
 8004e28:	2b20      	cmp	r3, #32
 8004e2a:	d00a      	beq.n	8004e42 <UART_SetConfig+0x1a2>
 8004e2c:	2b20      	cmp	r3, #32
 8004e2e:	d814      	bhi.n	8004e5a <UART_SetConfig+0x1ba>
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d002      	beq.n	8004e3a <UART_SetConfig+0x19a>
 8004e34:	2b10      	cmp	r3, #16
 8004e36:	d008      	beq.n	8004e4a <UART_SetConfig+0x1aa>
 8004e38:	e00f      	b.n	8004e5a <UART_SetConfig+0x1ba>
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e40:	e0ad      	b.n	8004f9e <UART_SetConfig+0x2fe>
 8004e42:	2302      	movs	r3, #2
 8004e44:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e48:	e0a9      	b.n	8004f9e <UART_SetConfig+0x2fe>
 8004e4a:	2304      	movs	r3, #4
 8004e4c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e50:	e0a5      	b.n	8004f9e <UART_SetConfig+0x2fe>
 8004e52:	2308      	movs	r3, #8
 8004e54:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e58:	e0a1      	b.n	8004f9e <UART_SetConfig+0x2fe>
 8004e5a:	2310      	movs	r3, #16
 8004e5c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e60:	e09d      	b.n	8004f9e <UART_SetConfig+0x2fe>
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	4a4a      	ldr	r2, [pc, #296]	@ (8004f90 <UART_SetConfig+0x2f0>)
 8004e68:	4293      	cmp	r3, r2
 8004e6a:	d125      	bne.n	8004eb8 <UART_SetConfig+0x218>
 8004e6c:	4b45      	ldr	r3, [pc, #276]	@ (8004f84 <UART_SetConfig+0x2e4>)
 8004e6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e72:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004e76:	2bc0      	cmp	r3, #192	@ 0xc0
 8004e78:	d016      	beq.n	8004ea8 <UART_SetConfig+0x208>
 8004e7a:	2bc0      	cmp	r3, #192	@ 0xc0
 8004e7c:	d818      	bhi.n	8004eb0 <UART_SetConfig+0x210>
 8004e7e:	2b80      	cmp	r3, #128	@ 0x80
 8004e80:	d00a      	beq.n	8004e98 <UART_SetConfig+0x1f8>
 8004e82:	2b80      	cmp	r3, #128	@ 0x80
 8004e84:	d814      	bhi.n	8004eb0 <UART_SetConfig+0x210>
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d002      	beq.n	8004e90 <UART_SetConfig+0x1f0>
 8004e8a:	2b40      	cmp	r3, #64	@ 0x40
 8004e8c:	d008      	beq.n	8004ea0 <UART_SetConfig+0x200>
 8004e8e:	e00f      	b.n	8004eb0 <UART_SetConfig+0x210>
 8004e90:	2300      	movs	r3, #0
 8004e92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e96:	e082      	b.n	8004f9e <UART_SetConfig+0x2fe>
 8004e98:	2302      	movs	r3, #2
 8004e9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e9e:	e07e      	b.n	8004f9e <UART_SetConfig+0x2fe>
 8004ea0:	2304      	movs	r3, #4
 8004ea2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ea6:	e07a      	b.n	8004f9e <UART_SetConfig+0x2fe>
 8004ea8:	2308      	movs	r3, #8
 8004eaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004eae:	e076      	b.n	8004f9e <UART_SetConfig+0x2fe>
 8004eb0:	2310      	movs	r3, #16
 8004eb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004eb6:	e072      	b.n	8004f9e <UART_SetConfig+0x2fe>
 8004eb8:	697b      	ldr	r3, [r7, #20]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a35      	ldr	r2, [pc, #212]	@ (8004f94 <UART_SetConfig+0x2f4>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d12a      	bne.n	8004f18 <UART_SetConfig+0x278>
 8004ec2:	4b30      	ldr	r3, [pc, #192]	@ (8004f84 <UART_SetConfig+0x2e4>)
 8004ec4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ec8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ecc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ed0:	d01a      	beq.n	8004f08 <UART_SetConfig+0x268>
 8004ed2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ed6:	d81b      	bhi.n	8004f10 <UART_SetConfig+0x270>
 8004ed8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004edc:	d00c      	beq.n	8004ef8 <UART_SetConfig+0x258>
 8004ede:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ee2:	d815      	bhi.n	8004f10 <UART_SetConfig+0x270>
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d003      	beq.n	8004ef0 <UART_SetConfig+0x250>
 8004ee8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004eec:	d008      	beq.n	8004f00 <UART_SetConfig+0x260>
 8004eee:	e00f      	b.n	8004f10 <UART_SetConfig+0x270>
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ef6:	e052      	b.n	8004f9e <UART_SetConfig+0x2fe>
 8004ef8:	2302      	movs	r3, #2
 8004efa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004efe:	e04e      	b.n	8004f9e <UART_SetConfig+0x2fe>
 8004f00:	2304      	movs	r3, #4
 8004f02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f06:	e04a      	b.n	8004f9e <UART_SetConfig+0x2fe>
 8004f08:	2308      	movs	r3, #8
 8004f0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f0e:	e046      	b.n	8004f9e <UART_SetConfig+0x2fe>
 8004f10:	2310      	movs	r3, #16
 8004f12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f16:	e042      	b.n	8004f9e <UART_SetConfig+0x2fe>
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	4a17      	ldr	r2, [pc, #92]	@ (8004f7c <UART_SetConfig+0x2dc>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d13a      	bne.n	8004f98 <UART_SetConfig+0x2f8>
 8004f22:	4b18      	ldr	r3, [pc, #96]	@ (8004f84 <UART_SetConfig+0x2e4>)
 8004f24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f28:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004f2c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004f30:	d01a      	beq.n	8004f68 <UART_SetConfig+0x2c8>
 8004f32:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004f36:	d81b      	bhi.n	8004f70 <UART_SetConfig+0x2d0>
 8004f38:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f3c:	d00c      	beq.n	8004f58 <UART_SetConfig+0x2b8>
 8004f3e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f42:	d815      	bhi.n	8004f70 <UART_SetConfig+0x2d0>
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d003      	beq.n	8004f50 <UART_SetConfig+0x2b0>
 8004f48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f4c:	d008      	beq.n	8004f60 <UART_SetConfig+0x2c0>
 8004f4e:	e00f      	b.n	8004f70 <UART_SetConfig+0x2d0>
 8004f50:	2300      	movs	r3, #0
 8004f52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f56:	e022      	b.n	8004f9e <UART_SetConfig+0x2fe>
 8004f58:	2302      	movs	r3, #2
 8004f5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f5e:	e01e      	b.n	8004f9e <UART_SetConfig+0x2fe>
 8004f60:	2304      	movs	r3, #4
 8004f62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f66:	e01a      	b.n	8004f9e <UART_SetConfig+0x2fe>
 8004f68:	2308      	movs	r3, #8
 8004f6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f6e:	e016      	b.n	8004f9e <UART_SetConfig+0x2fe>
 8004f70:	2310      	movs	r3, #16
 8004f72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f76:	e012      	b.n	8004f9e <UART_SetConfig+0x2fe>
 8004f78:	cfff69f3 	.word	0xcfff69f3
 8004f7c:	40008000 	.word	0x40008000
 8004f80:	40013800 	.word	0x40013800
 8004f84:	40021000 	.word	0x40021000
 8004f88:	40004400 	.word	0x40004400
 8004f8c:	40004800 	.word	0x40004800
 8004f90:	40004c00 	.word	0x40004c00
 8004f94:	40005000 	.word	0x40005000
 8004f98:	2310      	movs	r3, #16
 8004f9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004f9e:	697b      	ldr	r3, [r7, #20]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4aae      	ldr	r2, [pc, #696]	@ (800525c <UART_SetConfig+0x5bc>)
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	f040 8097 	bne.w	80050d8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004faa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004fae:	2b08      	cmp	r3, #8
 8004fb0:	d823      	bhi.n	8004ffa <UART_SetConfig+0x35a>
 8004fb2:	a201      	add	r2, pc, #4	@ (adr r2, 8004fb8 <UART_SetConfig+0x318>)
 8004fb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fb8:	08004fdd 	.word	0x08004fdd
 8004fbc:	08004ffb 	.word	0x08004ffb
 8004fc0:	08004fe5 	.word	0x08004fe5
 8004fc4:	08004ffb 	.word	0x08004ffb
 8004fc8:	08004feb 	.word	0x08004feb
 8004fcc:	08004ffb 	.word	0x08004ffb
 8004fd0:	08004ffb 	.word	0x08004ffb
 8004fd4:	08004ffb 	.word	0x08004ffb
 8004fd8:	08004ff3 	.word	0x08004ff3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004fdc:	f7fd feb0 	bl	8002d40 <HAL_RCC_GetPCLK1Freq>
 8004fe0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004fe2:	e010      	b.n	8005006 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004fe4:	4b9e      	ldr	r3, [pc, #632]	@ (8005260 <UART_SetConfig+0x5c0>)
 8004fe6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004fe8:	e00d      	b.n	8005006 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004fea:	f7fd fe3b 	bl	8002c64 <HAL_RCC_GetSysClockFreq>
 8004fee:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004ff0:	e009      	b.n	8005006 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ff2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004ff6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004ff8:	e005      	b.n	8005006 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004ffe:	2301      	movs	r3, #1
 8005000:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005004:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005008:	2b00      	cmp	r3, #0
 800500a:	f000 8130 	beq.w	800526e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800500e:	697b      	ldr	r3, [r7, #20]
 8005010:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005012:	4a94      	ldr	r2, [pc, #592]	@ (8005264 <UART_SetConfig+0x5c4>)
 8005014:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005018:	461a      	mov	r2, r3
 800501a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800501c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005020:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005022:	697b      	ldr	r3, [r7, #20]
 8005024:	685a      	ldr	r2, [r3, #4]
 8005026:	4613      	mov	r3, r2
 8005028:	005b      	lsls	r3, r3, #1
 800502a:	4413      	add	r3, r2
 800502c:	69ba      	ldr	r2, [r7, #24]
 800502e:	429a      	cmp	r2, r3
 8005030:	d305      	bcc.n	800503e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005032:	697b      	ldr	r3, [r7, #20]
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005038:	69ba      	ldr	r2, [r7, #24]
 800503a:	429a      	cmp	r2, r3
 800503c:	d903      	bls.n	8005046 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800503e:	2301      	movs	r3, #1
 8005040:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005044:	e113      	b.n	800526e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005048:	2200      	movs	r2, #0
 800504a:	60bb      	str	r3, [r7, #8]
 800504c:	60fa      	str	r2, [r7, #12]
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005052:	4a84      	ldr	r2, [pc, #528]	@ (8005264 <UART_SetConfig+0x5c4>)
 8005054:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005058:	b29b      	uxth	r3, r3
 800505a:	2200      	movs	r2, #0
 800505c:	603b      	str	r3, [r7, #0]
 800505e:	607a      	str	r2, [r7, #4]
 8005060:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005064:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005068:	f7fb f8e0 	bl	800022c <__aeabi_uldivmod>
 800506c:	4602      	mov	r2, r0
 800506e:	460b      	mov	r3, r1
 8005070:	4610      	mov	r0, r2
 8005072:	4619      	mov	r1, r3
 8005074:	f04f 0200 	mov.w	r2, #0
 8005078:	f04f 0300 	mov.w	r3, #0
 800507c:	020b      	lsls	r3, r1, #8
 800507e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005082:	0202      	lsls	r2, r0, #8
 8005084:	6979      	ldr	r1, [r7, #20]
 8005086:	6849      	ldr	r1, [r1, #4]
 8005088:	0849      	lsrs	r1, r1, #1
 800508a:	2000      	movs	r0, #0
 800508c:	460c      	mov	r4, r1
 800508e:	4605      	mov	r5, r0
 8005090:	eb12 0804 	adds.w	r8, r2, r4
 8005094:	eb43 0905 	adc.w	r9, r3, r5
 8005098:	697b      	ldr	r3, [r7, #20]
 800509a:	685b      	ldr	r3, [r3, #4]
 800509c:	2200      	movs	r2, #0
 800509e:	469a      	mov	sl, r3
 80050a0:	4693      	mov	fp, r2
 80050a2:	4652      	mov	r2, sl
 80050a4:	465b      	mov	r3, fp
 80050a6:	4640      	mov	r0, r8
 80050a8:	4649      	mov	r1, r9
 80050aa:	f7fb f8bf 	bl	800022c <__aeabi_uldivmod>
 80050ae:	4602      	mov	r2, r0
 80050b0:	460b      	mov	r3, r1
 80050b2:	4613      	mov	r3, r2
 80050b4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80050b6:	6a3b      	ldr	r3, [r7, #32]
 80050b8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80050bc:	d308      	bcc.n	80050d0 <UART_SetConfig+0x430>
 80050be:	6a3b      	ldr	r3, [r7, #32]
 80050c0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80050c4:	d204      	bcs.n	80050d0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80050c6:	697b      	ldr	r3, [r7, #20]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	6a3a      	ldr	r2, [r7, #32]
 80050cc:	60da      	str	r2, [r3, #12]
 80050ce:	e0ce      	b.n	800526e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80050d0:	2301      	movs	r3, #1
 80050d2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80050d6:	e0ca      	b.n	800526e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	69db      	ldr	r3, [r3, #28]
 80050dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80050e0:	d166      	bne.n	80051b0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80050e2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80050e6:	2b08      	cmp	r3, #8
 80050e8:	d827      	bhi.n	800513a <UART_SetConfig+0x49a>
 80050ea:	a201      	add	r2, pc, #4	@ (adr r2, 80050f0 <UART_SetConfig+0x450>)
 80050ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050f0:	08005115 	.word	0x08005115
 80050f4:	0800511d 	.word	0x0800511d
 80050f8:	08005125 	.word	0x08005125
 80050fc:	0800513b 	.word	0x0800513b
 8005100:	0800512b 	.word	0x0800512b
 8005104:	0800513b 	.word	0x0800513b
 8005108:	0800513b 	.word	0x0800513b
 800510c:	0800513b 	.word	0x0800513b
 8005110:	08005133 	.word	0x08005133
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005114:	f7fd fe14 	bl	8002d40 <HAL_RCC_GetPCLK1Freq>
 8005118:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800511a:	e014      	b.n	8005146 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800511c:	f7fd fe26 	bl	8002d6c <HAL_RCC_GetPCLK2Freq>
 8005120:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005122:	e010      	b.n	8005146 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005124:	4b4e      	ldr	r3, [pc, #312]	@ (8005260 <UART_SetConfig+0x5c0>)
 8005126:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005128:	e00d      	b.n	8005146 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800512a:	f7fd fd9b 	bl	8002c64 <HAL_RCC_GetSysClockFreq>
 800512e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005130:	e009      	b.n	8005146 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005132:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005136:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005138:	e005      	b.n	8005146 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800513a:	2300      	movs	r3, #0
 800513c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005144:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005148:	2b00      	cmp	r3, #0
 800514a:	f000 8090 	beq.w	800526e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800514e:	697b      	ldr	r3, [r7, #20]
 8005150:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005152:	4a44      	ldr	r2, [pc, #272]	@ (8005264 <UART_SetConfig+0x5c4>)
 8005154:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005158:	461a      	mov	r2, r3
 800515a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800515c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005160:	005a      	lsls	r2, r3, #1
 8005162:	697b      	ldr	r3, [r7, #20]
 8005164:	685b      	ldr	r3, [r3, #4]
 8005166:	085b      	lsrs	r3, r3, #1
 8005168:	441a      	add	r2, r3
 800516a:	697b      	ldr	r3, [r7, #20]
 800516c:	685b      	ldr	r3, [r3, #4]
 800516e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005172:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005174:	6a3b      	ldr	r3, [r7, #32]
 8005176:	2b0f      	cmp	r3, #15
 8005178:	d916      	bls.n	80051a8 <UART_SetConfig+0x508>
 800517a:	6a3b      	ldr	r3, [r7, #32]
 800517c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005180:	d212      	bcs.n	80051a8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005182:	6a3b      	ldr	r3, [r7, #32]
 8005184:	b29b      	uxth	r3, r3
 8005186:	f023 030f 	bic.w	r3, r3, #15
 800518a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800518c:	6a3b      	ldr	r3, [r7, #32]
 800518e:	085b      	lsrs	r3, r3, #1
 8005190:	b29b      	uxth	r3, r3
 8005192:	f003 0307 	and.w	r3, r3, #7
 8005196:	b29a      	uxth	r2, r3
 8005198:	8bfb      	ldrh	r3, [r7, #30]
 800519a:	4313      	orrs	r3, r2
 800519c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800519e:	697b      	ldr	r3, [r7, #20]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	8bfa      	ldrh	r2, [r7, #30]
 80051a4:	60da      	str	r2, [r3, #12]
 80051a6:	e062      	b.n	800526e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80051a8:	2301      	movs	r3, #1
 80051aa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80051ae:	e05e      	b.n	800526e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80051b0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80051b4:	2b08      	cmp	r3, #8
 80051b6:	d828      	bhi.n	800520a <UART_SetConfig+0x56a>
 80051b8:	a201      	add	r2, pc, #4	@ (adr r2, 80051c0 <UART_SetConfig+0x520>)
 80051ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051be:	bf00      	nop
 80051c0:	080051e5 	.word	0x080051e5
 80051c4:	080051ed 	.word	0x080051ed
 80051c8:	080051f5 	.word	0x080051f5
 80051cc:	0800520b 	.word	0x0800520b
 80051d0:	080051fb 	.word	0x080051fb
 80051d4:	0800520b 	.word	0x0800520b
 80051d8:	0800520b 	.word	0x0800520b
 80051dc:	0800520b 	.word	0x0800520b
 80051e0:	08005203 	.word	0x08005203
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80051e4:	f7fd fdac 	bl	8002d40 <HAL_RCC_GetPCLK1Freq>
 80051e8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80051ea:	e014      	b.n	8005216 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80051ec:	f7fd fdbe 	bl	8002d6c <HAL_RCC_GetPCLK2Freq>
 80051f0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80051f2:	e010      	b.n	8005216 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80051f4:	4b1a      	ldr	r3, [pc, #104]	@ (8005260 <UART_SetConfig+0x5c0>)
 80051f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80051f8:	e00d      	b.n	8005216 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80051fa:	f7fd fd33 	bl	8002c64 <HAL_RCC_GetSysClockFreq>
 80051fe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005200:	e009      	b.n	8005216 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005202:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005206:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005208:	e005      	b.n	8005216 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800520a:	2300      	movs	r3, #0
 800520c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800520e:	2301      	movs	r3, #1
 8005210:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005214:	bf00      	nop
    }

    if (pclk != 0U)
 8005216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005218:	2b00      	cmp	r3, #0
 800521a:	d028      	beq.n	800526e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800521c:	697b      	ldr	r3, [r7, #20]
 800521e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005220:	4a10      	ldr	r2, [pc, #64]	@ (8005264 <UART_SetConfig+0x5c4>)
 8005222:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005226:	461a      	mov	r2, r3
 8005228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800522a:	fbb3 f2f2 	udiv	r2, r3, r2
 800522e:	697b      	ldr	r3, [r7, #20]
 8005230:	685b      	ldr	r3, [r3, #4]
 8005232:	085b      	lsrs	r3, r3, #1
 8005234:	441a      	add	r2, r3
 8005236:	697b      	ldr	r3, [r7, #20]
 8005238:	685b      	ldr	r3, [r3, #4]
 800523a:	fbb2 f3f3 	udiv	r3, r2, r3
 800523e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005240:	6a3b      	ldr	r3, [r7, #32]
 8005242:	2b0f      	cmp	r3, #15
 8005244:	d910      	bls.n	8005268 <UART_SetConfig+0x5c8>
 8005246:	6a3b      	ldr	r3, [r7, #32]
 8005248:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800524c:	d20c      	bcs.n	8005268 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800524e:	6a3b      	ldr	r3, [r7, #32]
 8005250:	b29a      	uxth	r2, r3
 8005252:	697b      	ldr	r3, [r7, #20]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	60da      	str	r2, [r3, #12]
 8005258:	e009      	b.n	800526e <UART_SetConfig+0x5ce>
 800525a:	bf00      	nop
 800525c:	40008000 	.word	0x40008000
 8005260:	00f42400 	.word	0x00f42400
 8005264:	08007360 	.word	0x08007360
      }
      else
      {
        ret = HAL_ERROR;
 8005268:	2301      	movs	r3, #1
 800526a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	2201      	movs	r2, #1
 8005272:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005276:	697b      	ldr	r3, [r7, #20]
 8005278:	2201      	movs	r2, #1
 800527a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800527e:	697b      	ldr	r3, [r7, #20]
 8005280:	2200      	movs	r2, #0
 8005282:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005284:	697b      	ldr	r3, [r7, #20]
 8005286:	2200      	movs	r2, #0
 8005288:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800528a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800528e:	4618      	mov	r0, r3
 8005290:	3730      	adds	r7, #48	@ 0x30
 8005292:	46bd      	mov	sp, r7
 8005294:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005298 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005298:	b480      	push	{r7}
 800529a:	b083      	sub	sp, #12
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052a4:	f003 0308 	and.w	r3, r3, #8
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d00a      	beq.n	80052c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	685b      	ldr	r3, [r3, #4]
 80052b2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	430a      	orrs	r2, r1
 80052c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052c6:	f003 0301 	and.w	r3, r3, #1
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d00a      	beq.n	80052e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	430a      	orrs	r2, r1
 80052e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052e8:	f003 0302 	and.w	r3, r3, #2
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d00a      	beq.n	8005306 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	685b      	ldr	r3, [r3, #4]
 80052f6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	430a      	orrs	r2, r1
 8005304:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800530a:	f003 0304 	and.w	r3, r3, #4
 800530e:	2b00      	cmp	r3, #0
 8005310:	d00a      	beq.n	8005328 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	685b      	ldr	r3, [r3, #4]
 8005318:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	430a      	orrs	r2, r1
 8005326:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800532c:	f003 0310 	and.w	r3, r3, #16
 8005330:	2b00      	cmp	r3, #0
 8005332:	d00a      	beq.n	800534a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	689b      	ldr	r3, [r3, #8]
 800533a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	430a      	orrs	r2, r1
 8005348:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800534e:	f003 0320 	and.w	r3, r3, #32
 8005352:	2b00      	cmp	r3, #0
 8005354:	d00a      	beq.n	800536c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	689b      	ldr	r3, [r3, #8]
 800535c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	430a      	orrs	r2, r1
 800536a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005370:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005374:	2b00      	cmp	r3, #0
 8005376:	d01a      	beq.n	80053ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	685b      	ldr	r3, [r3, #4]
 800537e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	430a      	orrs	r2, r1
 800538c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005392:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005396:	d10a      	bne.n	80053ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	685b      	ldr	r3, [r3, #4]
 800539e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	430a      	orrs	r2, r1
 80053ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d00a      	beq.n	80053d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	685b      	ldr	r3, [r3, #4]
 80053c0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	430a      	orrs	r2, r1
 80053ce:	605a      	str	r2, [r3, #4]
  }
}
 80053d0:	bf00      	nop
 80053d2:	370c      	adds	r7, #12
 80053d4:	46bd      	mov	sp, r7
 80053d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053da:	4770      	bx	lr

080053dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80053dc:	b580      	push	{r7, lr}
 80053de:	b098      	sub	sp, #96	@ 0x60
 80053e0:	af02      	add	r7, sp, #8
 80053e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2200      	movs	r2, #0
 80053e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80053ec:	f7fc f8fe 	bl	80015ec <HAL_GetTick>
 80053f0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f003 0308 	and.w	r3, r3, #8
 80053fc:	2b08      	cmp	r3, #8
 80053fe:	d12f      	bne.n	8005460 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005400:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005404:	9300      	str	r3, [sp, #0]
 8005406:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005408:	2200      	movs	r2, #0
 800540a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800540e:	6878      	ldr	r0, [r7, #4]
 8005410:	f000 f88e 	bl	8005530 <UART_WaitOnFlagUntilTimeout>
 8005414:	4603      	mov	r3, r0
 8005416:	2b00      	cmp	r3, #0
 8005418:	d022      	beq.n	8005460 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005420:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005422:	e853 3f00 	ldrex	r3, [r3]
 8005426:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005428:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800542a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800542e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	461a      	mov	r2, r3
 8005436:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005438:	647b      	str	r3, [r7, #68]	@ 0x44
 800543a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800543c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800543e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005440:	e841 2300 	strex	r3, r2, [r1]
 8005444:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005446:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005448:	2b00      	cmp	r3, #0
 800544a:	d1e6      	bne.n	800541a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2220      	movs	r2, #32
 8005450:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2200      	movs	r2, #0
 8005458:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800545c:	2303      	movs	r3, #3
 800545e:	e063      	b.n	8005528 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f003 0304 	and.w	r3, r3, #4
 800546a:	2b04      	cmp	r3, #4
 800546c:	d149      	bne.n	8005502 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800546e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005472:	9300      	str	r3, [sp, #0]
 8005474:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005476:	2200      	movs	r2, #0
 8005478:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800547c:	6878      	ldr	r0, [r7, #4]
 800547e:	f000 f857 	bl	8005530 <UART_WaitOnFlagUntilTimeout>
 8005482:	4603      	mov	r3, r0
 8005484:	2b00      	cmp	r3, #0
 8005486:	d03c      	beq.n	8005502 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800548e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005490:	e853 3f00 	ldrex	r3, [r3]
 8005494:	623b      	str	r3, [r7, #32]
   return(result);
 8005496:	6a3b      	ldr	r3, [r7, #32]
 8005498:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800549c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	461a      	mov	r2, r3
 80054a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80054a6:	633b      	str	r3, [r7, #48]	@ 0x30
 80054a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80054ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80054ae:	e841 2300 	strex	r3, r2, [r1]
 80054b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80054b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d1e6      	bne.n	8005488 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	3308      	adds	r3, #8
 80054c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054c2:	693b      	ldr	r3, [r7, #16]
 80054c4:	e853 3f00 	ldrex	r3, [r3]
 80054c8:	60fb      	str	r3, [r7, #12]
   return(result);
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	f023 0301 	bic.w	r3, r3, #1
 80054d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	3308      	adds	r3, #8
 80054d8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80054da:	61fa      	str	r2, [r7, #28]
 80054dc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054de:	69b9      	ldr	r1, [r7, #24]
 80054e0:	69fa      	ldr	r2, [r7, #28]
 80054e2:	e841 2300 	strex	r3, r2, [r1]
 80054e6:	617b      	str	r3, [r7, #20]
   return(result);
 80054e8:	697b      	ldr	r3, [r7, #20]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d1e5      	bne.n	80054ba <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2220      	movs	r2, #32
 80054f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2200      	movs	r2, #0
 80054fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80054fe:	2303      	movs	r3, #3
 8005500:	e012      	b.n	8005528 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2220      	movs	r2, #32
 8005506:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2220      	movs	r2, #32
 800550e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2200      	movs	r2, #0
 8005516:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2200      	movs	r2, #0
 800551c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2200      	movs	r2, #0
 8005522:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005526:	2300      	movs	r3, #0
}
 8005528:	4618      	mov	r0, r3
 800552a:	3758      	adds	r7, #88	@ 0x58
 800552c:	46bd      	mov	sp, r7
 800552e:	bd80      	pop	{r7, pc}

08005530 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	b084      	sub	sp, #16
 8005534:	af00      	add	r7, sp, #0
 8005536:	60f8      	str	r0, [r7, #12]
 8005538:	60b9      	str	r1, [r7, #8]
 800553a:	603b      	str	r3, [r7, #0]
 800553c:	4613      	mov	r3, r2
 800553e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005540:	e04f      	b.n	80055e2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005542:	69bb      	ldr	r3, [r7, #24]
 8005544:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005548:	d04b      	beq.n	80055e2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800554a:	f7fc f84f 	bl	80015ec <HAL_GetTick>
 800554e:	4602      	mov	r2, r0
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	1ad3      	subs	r3, r2, r3
 8005554:	69ba      	ldr	r2, [r7, #24]
 8005556:	429a      	cmp	r2, r3
 8005558:	d302      	bcc.n	8005560 <UART_WaitOnFlagUntilTimeout+0x30>
 800555a:	69bb      	ldr	r3, [r7, #24]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d101      	bne.n	8005564 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005560:	2303      	movs	r3, #3
 8005562:	e04e      	b.n	8005602 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f003 0304 	and.w	r3, r3, #4
 800556e:	2b00      	cmp	r3, #0
 8005570:	d037      	beq.n	80055e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005572:	68bb      	ldr	r3, [r7, #8]
 8005574:	2b80      	cmp	r3, #128	@ 0x80
 8005576:	d034      	beq.n	80055e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005578:	68bb      	ldr	r3, [r7, #8]
 800557a:	2b40      	cmp	r3, #64	@ 0x40
 800557c:	d031      	beq.n	80055e2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	69db      	ldr	r3, [r3, #28]
 8005584:	f003 0308 	and.w	r3, r3, #8
 8005588:	2b08      	cmp	r3, #8
 800558a:	d110      	bne.n	80055ae <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	2208      	movs	r2, #8
 8005592:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005594:	68f8      	ldr	r0, [r7, #12]
 8005596:	f000 f99c 	bl	80058d2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	2208      	movs	r2, #8
 800559e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	2200      	movs	r2, #0
 80055a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80055aa:	2301      	movs	r3, #1
 80055ac:	e029      	b.n	8005602 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	69db      	ldr	r3, [r3, #28]
 80055b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80055b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80055bc:	d111      	bne.n	80055e2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80055c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80055c8:	68f8      	ldr	r0, [r7, #12]
 80055ca:	f000 f982 	bl	80058d2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	2220      	movs	r2, #32
 80055d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	2200      	movs	r2, #0
 80055da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80055de:	2303      	movs	r3, #3
 80055e0:	e00f      	b.n	8005602 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	69da      	ldr	r2, [r3, #28]
 80055e8:	68bb      	ldr	r3, [r7, #8]
 80055ea:	4013      	ands	r3, r2
 80055ec:	68ba      	ldr	r2, [r7, #8]
 80055ee:	429a      	cmp	r2, r3
 80055f0:	bf0c      	ite	eq
 80055f2:	2301      	moveq	r3, #1
 80055f4:	2300      	movne	r3, #0
 80055f6:	b2db      	uxtb	r3, r3
 80055f8:	461a      	mov	r2, r3
 80055fa:	79fb      	ldrb	r3, [r7, #7]
 80055fc:	429a      	cmp	r2, r3
 80055fe:	d0a0      	beq.n	8005542 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005600:	2300      	movs	r3, #0
}
 8005602:	4618      	mov	r0, r3
 8005604:	3710      	adds	r7, #16
 8005606:	46bd      	mov	sp, r7
 8005608:	bd80      	pop	{r7, pc}
	...

0800560c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800560c:	b480      	push	{r7}
 800560e:	b0a3      	sub	sp, #140	@ 0x8c
 8005610:	af00      	add	r7, sp, #0
 8005612:	60f8      	str	r0, [r7, #12]
 8005614:	60b9      	str	r1, [r7, #8]
 8005616:	4613      	mov	r3, r2
 8005618:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	68ba      	ldr	r2, [r7, #8]
 800561e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	88fa      	ldrh	r2, [r7, #6]
 8005624:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	88fa      	ldrh	r2, [r7, #6]
 800562c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	2200      	movs	r2, #0
 8005634:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	689b      	ldr	r3, [r3, #8]
 800563a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800563e:	d10e      	bne.n	800565e <UART_Start_Receive_IT+0x52>
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	691b      	ldr	r3, [r3, #16]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d105      	bne.n	8005654 <UART_Start_Receive_IT+0x48>
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800564e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005652:	e02d      	b.n	80056b0 <UART_Start_Receive_IT+0xa4>
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	22ff      	movs	r2, #255	@ 0xff
 8005658:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800565c:	e028      	b.n	80056b0 <UART_Start_Receive_IT+0xa4>
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	689b      	ldr	r3, [r3, #8]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d10d      	bne.n	8005682 <UART_Start_Receive_IT+0x76>
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	691b      	ldr	r3, [r3, #16]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d104      	bne.n	8005678 <UART_Start_Receive_IT+0x6c>
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	22ff      	movs	r2, #255	@ 0xff
 8005672:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005676:	e01b      	b.n	80056b0 <UART_Start_Receive_IT+0xa4>
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	227f      	movs	r2, #127	@ 0x7f
 800567c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005680:	e016      	b.n	80056b0 <UART_Start_Receive_IT+0xa4>
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	689b      	ldr	r3, [r3, #8]
 8005686:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800568a:	d10d      	bne.n	80056a8 <UART_Start_Receive_IT+0x9c>
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	691b      	ldr	r3, [r3, #16]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d104      	bne.n	800569e <UART_Start_Receive_IT+0x92>
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	227f      	movs	r2, #127	@ 0x7f
 8005698:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800569c:	e008      	b.n	80056b0 <UART_Start_Receive_IT+0xa4>
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	223f      	movs	r2, #63	@ 0x3f
 80056a2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80056a6:	e003      	b.n	80056b0 <UART_Start_Receive_IT+0xa4>
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	2200      	movs	r2, #0
 80056ac:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	2200      	movs	r2, #0
 80056b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	2222      	movs	r2, #34	@ 0x22
 80056bc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	3308      	adds	r3, #8
 80056c6:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80056ca:	e853 3f00 	ldrex	r3, [r3]
 80056ce:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80056d0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80056d2:	f043 0301 	orr.w	r3, r3, #1
 80056d6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	3308      	adds	r3, #8
 80056e0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80056e4:	673a      	str	r2, [r7, #112]	@ 0x70
 80056e6:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056e8:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80056ea:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80056ec:	e841 2300 	strex	r3, r2, [r1]
 80056f0:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 80056f2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d1e3      	bne.n	80056c0 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80056fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005700:	d14f      	bne.n	80057a2 <UART_Start_Receive_IT+0x196>
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005708:	88fa      	ldrh	r2, [r7, #6]
 800570a:	429a      	cmp	r2, r3
 800570c:	d349      	bcc.n	80057a2 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	689b      	ldr	r3, [r3, #8]
 8005712:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005716:	d107      	bne.n	8005728 <UART_Start_Receive_IT+0x11c>
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	691b      	ldr	r3, [r3, #16]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d103      	bne.n	8005728 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	4a47      	ldr	r2, [pc, #284]	@ (8005840 <UART_Start_Receive_IT+0x234>)
 8005724:	675a      	str	r2, [r3, #116]	@ 0x74
 8005726:	e002      	b.n	800572e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	4a46      	ldr	r2, [pc, #280]	@ (8005844 <UART_Start_Receive_IT+0x238>)
 800572c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	691b      	ldr	r3, [r3, #16]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d01a      	beq.n	800576c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800573c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800573e:	e853 3f00 	ldrex	r3, [r3]
 8005742:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005744:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005746:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800574a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	461a      	mov	r2, r3
 8005754:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005758:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800575a:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800575c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800575e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005760:	e841 2300 	strex	r3, r2, [r1]
 8005764:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8005766:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005768:	2b00      	cmp	r3, #0
 800576a:	d1e4      	bne.n	8005736 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	3308      	adds	r3, #8
 8005772:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005774:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005776:	e853 3f00 	ldrex	r3, [r3]
 800577a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800577c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800577e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005782:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	3308      	adds	r3, #8
 800578a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800578c:	64ba      	str	r2, [r7, #72]	@ 0x48
 800578e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005790:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005792:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005794:	e841 2300 	strex	r3, r2, [r1]
 8005798:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800579a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800579c:	2b00      	cmp	r3, #0
 800579e:	d1e5      	bne.n	800576c <UART_Start_Receive_IT+0x160>
 80057a0:	e046      	b.n	8005830 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	689b      	ldr	r3, [r3, #8]
 80057a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057aa:	d107      	bne.n	80057bc <UART_Start_Receive_IT+0x1b0>
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	691b      	ldr	r3, [r3, #16]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d103      	bne.n	80057bc <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	4a24      	ldr	r2, [pc, #144]	@ (8005848 <UART_Start_Receive_IT+0x23c>)
 80057b8:	675a      	str	r2, [r3, #116]	@ 0x74
 80057ba:	e002      	b.n	80057c2 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	4a23      	ldr	r2, [pc, #140]	@ (800584c <UART_Start_Receive_IT+0x240>)
 80057c0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	691b      	ldr	r3, [r3, #16]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d019      	beq.n	80057fe <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057d2:	e853 3f00 	ldrex	r3, [r3]
 80057d6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80057d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057da:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80057de:	677b      	str	r3, [r7, #116]	@ 0x74
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	461a      	mov	r2, r3
 80057e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80057e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80057ea:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057ec:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80057ee:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80057f0:	e841 2300 	strex	r3, r2, [r1]
 80057f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80057f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d1e6      	bne.n	80057ca <UART_Start_Receive_IT+0x1be>
 80057fc:	e018      	b.n	8005830 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005804:	697b      	ldr	r3, [r7, #20]
 8005806:	e853 3f00 	ldrex	r3, [r3]
 800580a:	613b      	str	r3, [r7, #16]
   return(result);
 800580c:	693b      	ldr	r3, [r7, #16]
 800580e:	f043 0320 	orr.w	r3, r3, #32
 8005812:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	461a      	mov	r2, r3
 800581a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800581c:	623b      	str	r3, [r7, #32]
 800581e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005820:	69f9      	ldr	r1, [r7, #28]
 8005822:	6a3a      	ldr	r2, [r7, #32]
 8005824:	e841 2300 	strex	r3, r2, [r1]
 8005828:	61bb      	str	r3, [r7, #24]
   return(result);
 800582a:	69bb      	ldr	r3, [r7, #24]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d1e6      	bne.n	80057fe <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8005830:	2300      	movs	r3, #0
}
 8005832:	4618      	mov	r0, r3
 8005834:	378c      	adds	r7, #140	@ 0x8c
 8005836:	46bd      	mov	sp, r7
 8005838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583c:	4770      	bx	lr
 800583e:	bf00      	nop
 8005840:	08006225 	.word	0x08006225
 8005844:	08005ec1 	.word	0x08005ec1
 8005848:	08005d09 	.word	0x08005d09
 800584c:	08005b51 	.word	0x08005b51

08005850 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005850:	b480      	push	{r7}
 8005852:	b08f      	sub	sp, #60	@ 0x3c
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800585e:	6a3b      	ldr	r3, [r7, #32]
 8005860:	e853 3f00 	ldrex	r3, [r3]
 8005864:	61fb      	str	r3, [r7, #28]
   return(result);
 8005866:	69fb      	ldr	r3, [r7, #28]
 8005868:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800586c:	637b      	str	r3, [r7, #52]	@ 0x34
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	461a      	mov	r2, r3
 8005874:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005876:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005878:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800587a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800587c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800587e:	e841 2300 	strex	r3, r2, [r1]
 8005882:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005886:	2b00      	cmp	r3, #0
 8005888:	d1e6      	bne.n	8005858 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	3308      	adds	r3, #8
 8005890:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	e853 3f00 	ldrex	r3, [r3]
 8005898:	60bb      	str	r3, [r7, #8]
   return(result);
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80058a0:	633b      	str	r3, [r7, #48]	@ 0x30
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	3308      	adds	r3, #8
 80058a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80058aa:	61ba      	str	r2, [r7, #24]
 80058ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ae:	6979      	ldr	r1, [r7, #20]
 80058b0:	69ba      	ldr	r2, [r7, #24]
 80058b2:	e841 2300 	strex	r3, r2, [r1]
 80058b6:	613b      	str	r3, [r7, #16]
   return(result);
 80058b8:	693b      	ldr	r3, [r7, #16]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d1e5      	bne.n	800588a <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2220      	movs	r2, #32
 80058c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80058c6:	bf00      	nop
 80058c8:	373c      	adds	r7, #60	@ 0x3c
 80058ca:	46bd      	mov	sp, r7
 80058cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d0:	4770      	bx	lr

080058d2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80058d2:	b480      	push	{r7}
 80058d4:	b095      	sub	sp, #84	@ 0x54
 80058d6:	af00      	add	r7, sp, #0
 80058d8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058e2:	e853 3f00 	ldrex	r3, [r3]
 80058e6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80058e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058ea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80058ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	461a      	mov	r2, r3
 80058f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80058f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80058fa:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058fc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80058fe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005900:	e841 2300 	strex	r3, r2, [r1]
 8005904:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005906:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005908:	2b00      	cmp	r3, #0
 800590a:	d1e6      	bne.n	80058da <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	3308      	adds	r3, #8
 8005912:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005914:	6a3b      	ldr	r3, [r7, #32]
 8005916:	e853 3f00 	ldrex	r3, [r3]
 800591a:	61fb      	str	r3, [r7, #28]
   return(result);
 800591c:	69fb      	ldr	r3, [r7, #28]
 800591e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005922:	f023 0301 	bic.w	r3, r3, #1
 8005926:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	3308      	adds	r3, #8
 800592e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005930:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005932:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005934:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005936:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005938:	e841 2300 	strex	r3, r2, [r1]
 800593c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800593e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005940:	2b00      	cmp	r3, #0
 8005942:	d1e3      	bne.n	800590c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005948:	2b01      	cmp	r3, #1
 800594a:	d118      	bne.n	800597e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	e853 3f00 	ldrex	r3, [r3]
 8005958:	60bb      	str	r3, [r7, #8]
   return(result);
 800595a:	68bb      	ldr	r3, [r7, #8]
 800595c:	f023 0310 	bic.w	r3, r3, #16
 8005960:	647b      	str	r3, [r7, #68]	@ 0x44
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	461a      	mov	r2, r3
 8005968:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800596a:	61bb      	str	r3, [r7, #24]
 800596c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800596e:	6979      	ldr	r1, [r7, #20]
 8005970:	69ba      	ldr	r2, [r7, #24]
 8005972:	e841 2300 	strex	r3, r2, [r1]
 8005976:	613b      	str	r3, [r7, #16]
   return(result);
 8005978:	693b      	ldr	r3, [r7, #16]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d1e6      	bne.n	800594c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2220      	movs	r2, #32
 8005982:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	2200      	movs	r2, #0
 800598a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2200      	movs	r2, #0
 8005990:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005992:	bf00      	nop
 8005994:	3754      	adds	r7, #84	@ 0x54
 8005996:	46bd      	mov	sp, r7
 8005998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599c:	4770      	bx	lr

0800599e <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800599e:	b580      	push	{r7, lr}
 80059a0:	b090      	sub	sp, #64	@ 0x40
 80059a2:	af00      	add	r7, sp, #0
 80059a4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059aa:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f003 0320 	and.w	r3, r3, #32
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d137      	bne.n	8005a2a <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 80059ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059bc:	2200      	movs	r2, #0
 80059be:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80059c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	3308      	adds	r3, #8
 80059c8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059cc:	e853 3f00 	ldrex	r3, [r3]
 80059d0:	623b      	str	r3, [r7, #32]
   return(result);
 80059d2:	6a3b      	ldr	r3, [r7, #32]
 80059d4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80059d8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80059da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	3308      	adds	r3, #8
 80059e0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80059e2:	633a      	str	r2, [r7, #48]	@ 0x30
 80059e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80059e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059ea:	e841 2300 	strex	r3, r2, [r1]
 80059ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80059f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d1e5      	bne.n	80059c2 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80059f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059fc:	693b      	ldr	r3, [r7, #16]
 80059fe:	e853 3f00 	ldrex	r3, [r3]
 8005a02:	60fb      	str	r3, [r7, #12]
   return(result);
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005a0a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	461a      	mov	r2, r3
 8005a12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a14:	61fb      	str	r3, [r7, #28]
 8005a16:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a18:	69b9      	ldr	r1, [r7, #24]
 8005a1a:	69fa      	ldr	r2, [r7, #28]
 8005a1c:	e841 2300 	strex	r3, r2, [r1]
 8005a20:	617b      	str	r3, [r7, #20]
   return(result);
 8005a22:	697b      	ldr	r3, [r7, #20]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d1e6      	bne.n	80059f6 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005a28:	e002      	b.n	8005a30 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8005a2a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8005a2c:	f7fb fab8 	bl	8000fa0 <HAL_UART_TxCpltCallback>
}
 8005a30:	bf00      	nop
 8005a32:	3740      	adds	r7, #64	@ 0x40
 8005a34:	46bd      	mov	sp, r7
 8005a36:	bd80      	pop	{r7, pc}

08005a38 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b084      	sub	sp, #16
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a44:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8005a46:	68f8      	ldr	r0, [r7, #12]
 8005a48:	f7ff f90a 	bl	8004c60 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005a4c:	bf00      	nop
 8005a4e:	3710      	adds	r7, #16
 8005a50:	46bd      	mov	sp, r7
 8005a52:	bd80      	pop	{r7, pc}

08005a54 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b086      	sub	sp, #24
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a60:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8005a62:	697b      	ldr	r3, [r7, #20]
 8005a64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a68:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8005a6a:	697b      	ldr	r3, [r7, #20]
 8005a6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005a70:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8005a72:	697b      	ldr	r3, [r7, #20]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	689b      	ldr	r3, [r3, #8]
 8005a78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a7c:	2b80      	cmp	r3, #128	@ 0x80
 8005a7e:	d109      	bne.n	8005a94 <UART_DMAError+0x40>
 8005a80:	693b      	ldr	r3, [r7, #16]
 8005a82:	2b21      	cmp	r3, #33	@ 0x21
 8005a84:	d106      	bne.n	8005a94 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8005a86:	697b      	ldr	r3, [r7, #20]
 8005a88:	2200      	movs	r2, #0
 8005a8a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8005a8e:	6978      	ldr	r0, [r7, #20]
 8005a90:	f7ff fede 	bl	8005850 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8005a94:	697b      	ldr	r3, [r7, #20]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	689b      	ldr	r3, [r3, #8]
 8005a9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a9e:	2b40      	cmp	r3, #64	@ 0x40
 8005aa0:	d109      	bne.n	8005ab6 <UART_DMAError+0x62>
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	2b22      	cmp	r3, #34	@ 0x22
 8005aa6:	d106      	bne.n	8005ab6 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8005aa8:	697b      	ldr	r3, [r7, #20]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8005ab0:	6978      	ldr	r0, [r7, #20]
 8005ab2:	f7ff ff0e 	bl	80058d2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005ab6:	697b      	ldr	r3, [r7, #20]
 8005ab8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005abc:	f043 0210 	orr.w	r2, r3, #16
 8005ac0:	697b      	ldr	r3, [r7, #20]
 8005ac2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005ac6:	6978      	ldr	r0, [r7, #20]
 8005ac8:	f7ff f8d4 	bl	8004c74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005acc:	bf00      	nop
 8005ace:	3718      	adds	r7, #24
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	bd80      	pop	{r7, pc}

08005ad4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005ad4:	b580      	push	{r7, lr}
 8005ad6:	b084      	sub	sp, #16
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ae0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005aea:	68f8      	ldr	r0, [r7, #12]
 8005aec:	f7ff f8c2 	bl	8004c74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005af0:	bf00      	nop
 8005af2:	3710      	adds	r7, #16
 8005af4:	46bd      	mov	sp, r7
 8005af6:	bd80      	pop	{r7, pc}

08005af8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b088      	sub	sp, #32
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	e853 3f00 	ldrex	r3, [r3]
 8005b0c:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b0e:	68bb      	ldr	r3, [r7, #8]
 8005b10:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005b14:	61fb      	str	r3, [r7, #28]
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	461a      	mov	r2, r3
 8005b1c:	69fb      	ldr	r3, [r7, #28]
 8005b1e:	61bb      	str	r3, [r7, #24]
 8005b20:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b22:	6979      	ldr	r1, [r7, #20]
 8005b24:	69ba      	ldr	r2, [r7, #24]
 8005b26:	e841 2300 	strex	r3, r2, [r1]
 8005b2a:	613b      	str	r3, [r7, #16]
   return(result);
 8005b2c:	693b      	ldr	r3, [r7, #16]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d1e6      	bne.n	8005b00 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2220      	movs	r2, #32
 8005b36:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005b40:	6878      	ldr	r0, [r7, #4]
 8005b42:	f7fb fa2d 	bl	8000fa0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b46:	bf00      	nop
 8005b48:	3720      	adds	r7, #32
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	bd80      	pop	{r7, pc}
	...

08005b50 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b09c      	sub	sp, #112	@ 0x70
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8005b5e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005b68:	2b22      	cmp	r3, #34	@ 0x22
 8005b6a:	f040 80be 	bne.w	8005cea <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b74:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005b78:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005b7c:	b2d9      	uxtb	r1, r3
 8005b7e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005b82:	b2da      	uxtb	r2, r3
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b88:	400a      	ands	r2, r1
 8005b8a:	b2d2      	uxtb	r2, r2
 8005b8c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b92:	1c5a      	adds	r2, r3, #1
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005b9e:	b29b      	uxth	r3, r3
 8005ba0:	3b01      	subs	r3, #1
 8005ba2:	b29a      	uxth	r2, r3
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005bb0:	b29b      	uxth	r3, r3
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	f040 80a1 	bne.w	8005cfa <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bbe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005bc0:	e853 3f00 	ldrex	r3, [r3]
 8005bc4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005bc6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005bc8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005bcc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	461a      	mov	r2, r3
 8005bd4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005bd6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005bd8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bda:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005bdc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005bde:	e841 2300 	strex	r3, r2, [r1]
 8005be2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005be4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d1e6      	bne.n	8005bb8 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	3308      	adds	r3, #8
 8005bf0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bf4:	e853 3f00 	ldrex	r3, [r3]
 8005bf8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005bfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bfc:	f023 0301 	bic.w	r3, r3, #1
 8005c00:	667b      	str	r3, [r7, #100]	@ 0x64
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	3308      	adds	r3, #8
 8005c08:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005c0a:	647a      	str	r2, [r7, #68]	@ 0x44
 8005c0c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c0e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005c10:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005c12:	e841 2300 	strex	r3, r2, [r1]
 8005c16:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005c18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d1e5      	bne.n	8005bea <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2220      	movs	r2, #32
 8005c22:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	2200      	movs	r2, #0
 8005c2a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2200      	movs	r2, #0
 8005c30:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	4a33      	ldr	r2, [pc, #204]	@ (8005d04 <UART_RxISR_8BIT+0x1b4>)
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d01f      	beq.n	8005c7c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	685b      	ldr	r3, [r3, #4]
 8005c42:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d018      	beq.n	8005c7c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c52:	e853 3f00 	ldrex	r3, [r3]
 8005c56:	623b      	str	r3, [r7, #32]
   return(result);
 8005c58:	6a3b      	ldr	r3, [r7, #32]
 8005c5a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005c5e:	663b      	str	r3, [r7, #96]	@ 0x60
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	461a      	mov	r2, r3
 8005c66:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005c68:	633b      	str	r3, [r7, #48]	@ 0x30
 8005c6a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c6c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005c6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c70:	e841 2300 	strex	r3, r2, [r1]
 8005c74:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005c76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d1e6      	bne.n	8005c4a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c80:	2b01      	cmp	r3, #1
 8005c82:	d12e      	bne.n	8005ce2 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2200      	movs	r2, #0
 8005c88:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c90:	693b      	ldr	r3, [r7, #16]
 8005c92:	e853 3f00 	ldrex	r3, [r3]
 8005c96:	60fb      	str	r3, [r7, #12]
   return(result);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	f023 0310 	bic.w	r3, r3, #16
 8005c9e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	461a      	mov	r2, r3
 8005ca6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005ca8:	61fb      	str	r3, [r7, #28]
 8005caa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cac:	69b9      	ldr	r1, [r7, #24]
 8005cae:	69fa      	ldr	r2, [r7, #28]
 8005cb0:	e841 2300 	strex	r3, r2, [r1]
 8005cb4:	617b      	str	r3, [r7, #20]
   return(result);
 8005cb6:	697b      	ldr	r3, [r7, #20]
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d1e6      	bne.n	8005c8a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	69db      	ldr	r3, [r3, #28]
 8005cc2:	f003 0310 	and.w	r3, r3, #16
 8005cc6:	2b10      	cmp	r3, #16
 8005cc8:	d103      	bne.n	8005cd2 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	2210      	movs	r2, #16
 8005cd0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005cd8:	4619      	mov	r1, r3
 8005cda:	6878      	ldr	r0, [r7, #4]
 8005cdc:	f7fe ffd4 	bl	8004c88 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005ce0:	e00b      	b.n	8005cfa <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8005ce2:	6878      	ldr	r0, [r7, #4]
 8005ce4:	f7fb f862 	bl	8000dac <HAL_UART_RxCpltCallback>
}
 8005ce8:	e007      	b.n	8005cfa <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	699a      	ldr	r2, [r3, #24]
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f042 0208 	orr.w	r2, r2, #8
 8005cf8:	619a      	str	r2, [r3, #24]
}
 8005cfa:	bf00      	nop
 8005cfc:	3770      	adds	r7, #112	@ 0x70
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	bd80      	pop	{r7, pc}
 8005d02:	bf00      	nop
 8005d04:	40008000 	.word	0x40008000

08005d08 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b09c      	sub	sp, #112	@ 0x70
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8005d16:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005d20:	2b22      	cmp	r3, #34	@ 0x22
 8005d22:	f040 80be 	bne.w	8005ea2 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d2c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d34:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8005d36:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8005d3a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005d3e:	4013      	ands	r3, r2
 8005d40:	b29a      	uxth	r2, r3
 8005d42:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005d44:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d4a:	1c9a      	adds	r2, r3, #2
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005d56:	b29b      	uxth	r3, r3
 8005d58:	3b01      	subs	r3, #1
 8005d5a:	b29a      	uxth	r2, r3
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005d68:	b29b      	uxth	r3, r3
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	f040 80a1 	bne.w	8005eb2 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d76:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d78:	e853 3f00 	ldrex	r3, [r3]
 8005d7c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005d7e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d80:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d84:	667b      	str	r3, [r7, #100]	@ 0x64
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	461a      	mov	r2, r3
 8005d8c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005d8e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005d90:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d92:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005d94:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005d96:	e841 2300 	strex	r3, r2, [r1]
 8005d9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005d9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d1e6      	bne.n	8005d70 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	3308      	adds	r3, #8
 8005da8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005daa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005dac:	e853 3f00 	ldrex	r3, [r3]
 8005db0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005db2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005db4:	f023 0301 	bic.w	r3, r3, #1
 8005db8:	663b      	str	r3, [r7, #96]	@ 0x60
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	3308      	adds	r3, #8
 8005dc0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005dc2:	643a      	str	r2, [r7, #64]	@ 0x40
 8005dc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dc6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005dc8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005dca:	e841 2300 	strex	r3, r2, [r1]
 8005dce:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005dd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d1e5      	bne.n	8005da2 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2220      	movs	r2, #32
 8005dda:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2200      	movs	r2, #0
 8005de2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2200      	movs	r2, #0
 8005de8:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	4a33      	ldr	r2, [pc, #204]	@ (8005ebc <UART_RxISR_16BIT+0x1b4>)
 8005df0:	4293      	cmp	r3, r2
 8005df2:	d01f      	beq.n	8005e34 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	685b      	ldr	r3, [r3, #4]
 8005dfa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d018      	beq.n	8005e34 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e08:	6a3b      	ldr	r3, [r7, #32]
 8005e0a:	e853 3f00 	ldrex	r3, [r3]
 8005e0e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005e10:	69fb      	ldr	r3, [r7, #28]
 8005e12:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005e16:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	461a      	mov	r2, r3
 8005e1e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005e20:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005e22:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e24:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005e26:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005e28:	e841 2300 	strex	r3, r2, [r1]
 8005e2c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d1e6      	bne.n	8005e02 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005e38:	2b01      	cmp	r3, #1
 8005e3a:	d12e      	bne.n	8005e9a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2200      	movs	r2, #0
 8005e40:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	e853 3f00 	ldrex	r3, [r3]
 8005e4e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	f023 0310 	bic.w	r3, r3, #16
 8005e56:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	461a      	mov	r2, r3
 8005e5e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005e60:	61bb      	str	r3, [r7, #24]
 8005e62:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e64:	6979      	ldr	r1, [r7, #20]
 8005e66:	69ba      	ldr	r2, [r7, #24]
 8005e68:	e841 2300 	strex	r3, r2, [r1]
 8005e6c:	613b      	str	r3, [r7, #16]
   return(result);
 8005e6e:	693b      	ldr	r3, [r7, #16]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d1e6      	bne.n	8005e42 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	69db      	ldr	r3, [r3, #28]
 8005e7a:	f003 0310 	and.w	r3, r3, #16
 8005e7e:	2b10      	cmp	r3, #16
 8005e80:	d103      	bne.n	8005e8a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	2210      	movs	r2, #16
 8005e88:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005e90:	4619      	mov	r1, r3
 8005e92:	6878      	ldr	r0, [r7, #4]
 8005e94:	f7fe fef8 	bl	8004c88 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005e98:	e00b      	b.n	8005eb2 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	f7fa ff86 	bl	8000dac <HAL_UART_RxCpltCallback>
}
 8005ea0:	e007      	b.n	8005eb2 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	699a      	ldr	r2, [r3, #24]
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f042 0208 	orr.w	r2, r2, #8
 8005eb0:	619a      	str	r2, [r3, #24]
}
 8005eb2:	bf00      	nop
 8005eb4:	3770      	adds	r7, #112	@ 0x70
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	bd80      	pop	{r7, pc}
 8005eba:	bf00      	nop
 8005ebc:	40008000 	.word	0x40008000

08005ec0 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b0ac      	sub	sp, #176	@ 0xb0
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8005ece:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	69db      	ldr	r3, [r3, #28]
 8005ed8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	689b      	ldr	r3, [r3, #8]
 8005eec:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005ef6:	2b22      	cmp	r3, #34	@ 0x22
 8005ef8:	f040 8183 	bne.w	8006202 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005f02:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005f06:	e126      	b.n	8006156 <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f0e:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005f12:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8005f16:	b2d9      	uxtb	r1, r3
 8005f18:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8005f1c:	b2da      	uxtb	r2, r3
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f22:	400a      	ands	r2, r1
 8005f24:	b2d2      	uxtb	r2, r2
 8005f26:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f2c:	1c5a      	adds	r2, r3, #1
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005f38:	b29b      	uxth	r3, r3
 8005f3a:	3b01      	subs	r3, #1
 8005f3c:	b29a      	uxth	r2, r3
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	69db      	ldr	r3, [r3, #28]
 8005f4a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8005f4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005f52:	f003 0307 	and.w	r3, r3, #7
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d053      	beq.n	8006002 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005f5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005f5e:	f003 0301 	and.w	r3, r3, #1
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d011      	beq.n	8005f8a <UART_RxISR_8BIT_FIFOEN+0xca>
 8005f66:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005f6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d00b      	beq.n	8005f8a <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	2201      	movs	r2, #1
 8005f78:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f80:	f043 0201 	orr.w	r2, r3, #1
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005f8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005f8e:	f003 0302 	and.w	r3, r3, #2
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d011      	beq.n	8005fba <UART_RxISR_8BIT_FIFOEN+0xfa>
 8005f96:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005f9a:	f003 0301 	and.w	r3, r3, #1
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d00b      	beq.n	8005fba <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	2202      	movs	r2, #2
 8005fa8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fb0:	f043 0204 	orr.w	r2, r3, #4
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005fba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005fbe:	f003 0304 	and.w	r3, r3, #4
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d011      	beq.n	8005fea <UART_RxISR_8BIT_FIFOEN+0x12a>
 8005fc6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005fca:	f003 0301 	and.w	r3, r3, #1
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d00b      	beq.n	8005fea <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	2204      	movs	r2, #4
 8005fd8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fe0:	f043 0202 	orr.w	r2, r3, #2
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d006      	beq.n	8006002 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005ff4:	6878      	ldr	r0, [r7, #4]
 8005ff6:	f7fe fe3d 	bl	8004c74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006008:	b29b      	uxth	r3, r3
 800600a:	2b00      	cmp	r3, #0
 800600c:	f040 80a3 	bne.w	8006156 <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006016:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006018:	e853 3f00 	ldrex	r3, [r3]
 800601c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800601e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006020:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006024:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	461a      	mov	r2, r3
 800602e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006032:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006034:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006036:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8006038:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800603a:	e841 2300 	strex	r3, r2, [r1]
 800603e:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8006040:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006042:	2b00      	cmp	r3, #0
 8006044:	d1e4      	bne.n	8006010 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	3308      	adds	r3, #8
 800604c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800604e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006050:	e853 3f00 	ldrex	r3, [r3]
 8006054:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8006056:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006058:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800605c:	f023 0301 	bic.w	r3, r3, #1
 8006060:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	3308      	adds	r3, #8
 800606a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800606e:	66ba      	str	r2, [r7, #104]	@ 0x68
 8006070:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006072:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8006074:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006076:	e841 2300 	strex	r3, r2, [r1]
 800607a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800607c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800607e:	2b00      	cmp	r3, #0
 8006080:	d1e1      	bne.n	8006046 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	2220      	movs	r2, #32
 8006086:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2200      	movs	r2, #0
 800608e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2200      	movs	r2, #0
 8006094:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	4a60      	ldr	r2, [pc, #384]	@ (800621c <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d021      	beq.n	80060e4 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d01a      	beq.n	80060e4 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80060b6:	e853 3f00 	ldrex	r3, [r3]
 80060ba:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80060bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80060be:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80060c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	461a      	mov	r2, r3
 80060cc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80060d0:	657b      	str	r3, [r7, #84]	@ 0x54
 80060d2:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060d4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80060d6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80060d8:	e841 2300 	strex	r3, r2, [r1]
 80060dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80060de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d1e4      	bne.n	80060ae <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80060e8:	2b01      	cmp	r3, #1
 80060ea:	d130      	bne.n	800614e <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2200      	movs	r2, #0
 80060f0:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060fa:	e853 3f00 	ldrex	r3, [r3]
 80060fe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006100:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006102:	f023 0310 	bic.w	r3, r3, #16
 8006106:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	461a      	mov	r2, r3
 8006110:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006114:	643b      	str	r3, [r7, #64]	@ 0x40
 8006116:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006118:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800611a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800611c:	e841 2300 	strex	r3, r2, [r1]
 8006120:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006122:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006124:	2b00      	cmp	r3, #0
 8006126:	d1e4      	bne.n	80060f2 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	69db      	ldr	r3, [r3, #28]
 800612e:	f003 0310 	and.w	r3, r3, #16
 8006132:	2b10      	cmp	r3, #16
 8006134:	d103      	bne.n	800613e <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	2210      	movs	r2, #16
 800613c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006144:	4619      	mov	r1, r3
 8006146:	6878      	ldr	r0, [r7, #4]
 8006148:	f7fe fd9e 	bl	8004c88 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800614c:	e00e      	b.n	800616c <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 800614e:	6878      	ldr	r0, [r7, #4]
 8006150:	f7fa fe2c 	bl	8000dac <HAL_UART_RxCpltCallback>
        break;
 8006154:	e00a      	b.n	800616c <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006156:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800615a:	2b00      	cmp	r3, #0
 800615c:	d006      	beq.n	800616c <UART_RxISR_8BIT_FIFOEN+0x2ac>
 800615e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006162:	f003 0320 	and.w	r3, r3, #32
 8006166:	2b00      	cmp	r3, #0
 8006168:	f47f aece 	bne.w	8005f08 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006172:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006176:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800617a:	2b00      	cmp	r3, #0
 800617c:	d049      	beq.n	8006212 <UART_RxISR_8BIT_FIFOEN+0x352>
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006184:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8006188:	429a      	cmp	r2, r3
 800618a:	d242      	bcs.n	8006212 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	3308      	adds	r3, #8
 8006192:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006194:	6a3b      	ldr	r3, [r7, #32]
 8006196:	e853 3f00 	ldrex	r3, [r3]
 800619a:	61fb      	str	r3, [r7, #28]
   return(result);
 800619c:	69fb      	ldr	r3, [r7, #28]
 800619e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80061a2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	3308      	adds	r3, #8
 80061ac:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80061b0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80061b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80061b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80061b8:	e841 2300 	strex	r3, r2, [r1]
 80061bc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80061be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d1e3      	bne.n	800618c <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	4a16      	ldr	r2, [pc, #88]	@ (8006220 <UART_RxISR_8BIT_FIFOEN+0x360>)
 80061c8:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	e853 3f00 	ldrex	r3, [r3]
 80061d6:	60bb      	str	r3, [r7, #8]
   return(result);
 80061d8:	68bb      	ldr	r3, [r7, #8]
 80061da:	f043 0320 	orr.w	r3, r3, #32
 80061de:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	461a      	mov	r2, r3
 80061e8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80061ec:	61bb      	str	r3, [r7, #24]
 80061ee:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061f0:	6979      	ldr	r1, [r7, #20]
 80061f2:	69ba      	ldr	r2, [r7, #24]
 80061f4:	e841 2300 	strex	r3, r2, [r1]
 80061f8:	613b      	str	r3, [r7, #16]
   return(result);
 80061fa:	693b      	ldr	r3, [r7, #16]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d1e4      	bne.n	80061ca <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006200:	e007      	b.n	8006212 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	699a      	ldr	r2, [r3, #24]
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f042 0208 	orr.w	r2, r2, #8
 8006210:	619a      	str	r2, [r3, #24]
}
 8006212:	bf00      	nop
 8006214:	37b0      	adds	r7, #176	@ 0xb0
 8006216:	46bd      	mov	sp, r7
 8006218:	bd80      	pop	{r7, pc}
 800621a:	bf00      	nop
 800621c:	40008000 	.word	0x40008000
 8006220:	08005b51 	.word	0x08005b51

08006224 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006224:	b580      	push	{r7, lr}
 8006226:	b0ae      	sub	sp, #184	@ 0xb8
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006232:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	69db      	ldr	r3, [r3, #28]
 800623c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	689b      	ldr	r3, [r3, #8]
 8006250:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800625a:	2b22      	cmp	r3, #34	@ 0x22
 800625c:	f040 8187 	bne.w	800656e <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006266:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800626a:	e12a      	b.n	80064c2 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006272:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800627a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800627e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8006282:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8006286:	4013      	ands	r3, r2
 8006288:	b29a      	uxth	r2, r3
 800628a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800628e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006294:	1c9a      	adds	r2, r3, #2
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80062a0:	b29b      	uxth	r3, r3
 80062a2:	3b01      	subs	r3, #1
 80062a4:	b29a      	uxth	r2, r3
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	69db      	ldr	r3, [r3, #28]
 80062b2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80062b6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80062ba:	f003 0307 	and.w	r3, r3, #7
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d053      	beq.n	800636a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80062c2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80062c6:	f003 0301 	and.w	r3, r3, #1
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d011      	beq.n	80062f2 <UART_RxISR_16BIT_FIFOEN+0xce>
 80062ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80062d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d00b      	beq.n	80062f2 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	2201      	movs	r2, #1
 80062e0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062e8:	f043 0201 	orr.w	r2, r3, #1
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80062f2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80062f6:	f003 0302 	and.w	r3, r3, #2
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d011      	beq.n	8006322 <UART_RxISR_16BIT_FIFOEN+0xfe>
 80062fe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006302:	f003 0301 	and.w	r3, r3, #1
 8006306:	2b00      	cmp	r3, #0
 8006308:	d00b      	beq.n	8006322 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	2202      	movs	r2, #2
 8006310:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006318:	f043 0204 	orr.w	r2, r3, #4
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006322:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006326:	f003 0304 	and.w	r3, r3, #4
 800632a:	2b00      	cmp	r3, #0
 800632c:	d011      	beq.n	8006352 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800632e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006332:	f003 0301 	and.w	r3, r3, #1
 8006336:	2b00      	cmp	r3, #0
 8006338:	d00b      	beq.n	8006352 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	2204      	movs	r2, #4
 8006340:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006348:	f043 0202 	orr.w	r2, r3, #2
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006358:	2b00      	cmp	r3, #0
 800635a:	d006      	beq.n	800636a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800635c:	6878      	ldr	r0, [r7, #4]
 800635e:	f7fe fc89 	bl	8004c74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2200      	movs	r2, #0
 8006366:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006370:	b29b      	uxth	r3, r3
 8006372:	2b00      	cmp	r3, #0
 8006374:	f040 80a5 	bne.w	80064c2 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800637e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006380:	e853 3f00 	ldrex	r3, [r3]
 8006384:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006386:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006388:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800638c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	461a      	mov	r2, r3
 8006396:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800639a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800639e:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063a0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80063a2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80063a6:	e841 2300 	strex	r3, r2, [r1]
 80063aa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80063ac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d1e2      	bne.n	8006378 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	3308      	adds	r3, #8
 80063b8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80063bc:	e853 3f00 	ldrex	r3, [r3]
 80063c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80063c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80063c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80063c8:	f023 0301 	bic.w	r3, r3, #1
 80063cc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	3308      	adds	r3, #8
 80063d6:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80063da:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80063dc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063de:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80063e0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80063e2:	e841 2300 	strex	r3, r2, [r1]
 80063e6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80063e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d1e1      	bne.n	80063b2 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2220      	movs	r2, #32
 80063f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2200      	movs	r2, #0
 80063fa:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2200      	movs	r2, #0
 8006400:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	4a60      	ldr	r2, [pc, #384]	@ (8006588 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8006408:	4293      	cmp	r3, r2
 800640a:	d021      	beq.n	8006450 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	685b      	ldr	r3, [r3, #4]
 8006412:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006416:	2b00      	cmp	r3, #0
 8006418:	d01a      	beq.n	8006450 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006420:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006422:	e853 3f00 	ldrex	r3, [r3]
 8006426:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006428:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800642a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800642e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	461a      	mov	r2, r3
 8006438:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800643c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800643e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006440:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006442:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006444:	e841 2300 	strex	r3, r2, [r1]
 8006448:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800644a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800644c:	2b00      	cmp	r3, #0
 800644e:	d1e4      	bne.n	800641a <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006454:	2b01      	cmp	r3, #1
 8006456:	d130      	bne.n	80064ba <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2200      	movs	r2, #0
 800645c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006464:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006466:	e853 3f00 	ldrex	r3, [r3]
 800646a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800646c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800646e:	f023 0310 	bic.w	r3, r3, #16
 8006472:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	461a      	mov	r2, r3
 800647c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006480:	647b      	str	r3, [r7, #68]	@ 0x44
 8006482:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006484:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006486:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006488:	e841 2300 	strex	r3, r2, [r1]
 800648c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800648e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006490:	2b00      	cmp	r3, #0
 8006492:	d1e4      	bne.n	800645e <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	69db      	ldr	r3, [r3, #28]
 800649a:	f003 0310 	and.w	r3, r3, #16
 800649e:	2b10      	cmp	r3, #16
 80064a0:	d103      	bne.n	80064aa <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	2210      	movs	r2, #16
 80064a8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80064b0:	4619      	mov	r1, r3
 80064b2:	6878      	ldr	r0, [r7, #4]
 80064b4:	f7fe fbe8 	bl	8004c88 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80064b8:	e00e      	b.n	80064d8 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 80064ba:	6878      	ldr	r0, [r7, #4]
 80064bc:	f7fa fc76 	bl	8000dac <HAL_UART_RxCpltCallback>
        break;
 80064c0:	e00a      	b.n	80064d8 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80064c2:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d006      	beq.n	80064d8 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 80064ca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80064ce:	f003 0320 	and.w	r3, r3, #32
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	f47f aeca 	bne.w	800626c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80064de:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80064e2:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d049      	beq.n	800657e <UART_RxISR_16BIT_FIFOEN+0x35a>
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80064f0:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80064f4:	429a      	cmp	r2, r3
 80064f6:	d242      	bcs.n	800657e <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	3308      	adds	r3, #8
 80064fe:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006502:	e853 3f00 	ldrex	r3, [r3]
 8006506:	623b      	str	r3, [r7, #32]
   return(result);
 8006508:	6a3b      	ldr	r3, [r7, #32]
 800650a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800650e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	3308      	adds	r3, #8
 8006518:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800651c:	633a      	str	r2, [r7, #48]	@ 0x30
 800651e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006520:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006522:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006524:	e841 2300 	strex	r3, r2, [r1]
 8006528:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800652a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800652c:	2b00      	cmp	r3, #0
 800652e:	d1e3      	bne.n	80064f8 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	4a16      	ldr	r2, [pc, #88]	@ (800658c <UART_RxISR_16BIT_FIFOEN+0x368>)
 8006534:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800653c:	693b      	ldr	r3, [r7, #16]
 800653e:	e853 3f00 	ldrex	r3, [r3]
 8006542:	60fb      	str	r3, [r7, #12]
   return(result);
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	f043 0320 	orr.w	r3, r3, #32
 800654a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	461a      	mov	r2, r3
 8006554:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006558:	61fb      	str	r3, [r7, #28]
 800655a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800655c:	69b9      	ldr	r1, [r7, #24]
 800655e:	69fa      	ldr	r2, [r7, #28]
 8006560:	e841 2300 	strex	r3, r2, [r1]
 8006564:	617b      	str	r3, [r7, #20]
   return(result);
 8006566:	697b      	ldr	r3, [r7, #20]
 8006568:	2b00      	cmp	r3, #0
 800656a:	d1e4      	bne.n	8006536 <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800656c:	e007      	b.n	800657e <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	699a      	ldr	r2, [r3, #24]
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f042 0208 	orr.w	r2, r2, #8
 800657c:	619a      	str	r2, [r3, #24]
}
 800657e:	bf00      	nop
 8006580:	37b8      	adds	r7, #184	@ 0xb8
 8006582:	46bd      	mov	sp, r7
 8006584:	bd80      	pop	{r7, pc}
 8006586:	bf00      	nop
 8006588:	40008000 	.word	0x40008000
 800658c:	08005d09 	.word	0x08005d09

08006590 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006590:	b480      	push	{r7}
 8006592:	b083      	sub	sp, #12
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006598:	bf00      	nop
 800659a:	370c      	adds	r7, #12
 800659c:	46bd      	mov	sp, r7
 800659e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a2:	4770      	bx	lr

080065a4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80065a4:	b480      	push	{r7}
 80065a6:	b083      	sub	sp, #12
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80065ac:	bf00      	nop
 80065ae:	370c      	adds	r7, #12
 80065b0:	46bd      	mov	sp, r7
 80065b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b6:	4770      	bx	lr

080065b8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80065b8:	b480      	push	{r7}
 80065ba:	b083      	sub	sp, #12
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80065c0:	bf00      	nop
 80065c2:	370c      	adds	r7, #12
 80065c4:	46bd      	mov	sp, r7
 80065c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ca:	4770      	bx	lr

080065cc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80065cc:	b480      	push	{r7}
 80065ce:	b085      	sub	sp, #20
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80065da:	2b01      	cmp	r3, #1
 80065dc:	d101      	bne.n	80065e2 <HAL_UARTEx_DisableFifoMode+0x16>
 80065de:	2302      	movs	r3, #2
 80065e0:	e027      	b.n	8006632 <HAL_UARTEx_DisableFifoMode+0x66>
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	2201      	movs	r2, #1
 80065e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	2224      	movs	r2, #36	@ 0x24
 80065ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	681a      	ldr	r2, [r3, #0]
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f022 0201 	bic.w	r2, r2, #1
 8006608:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006610:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	2200      	movs	r2, #0
 8006616:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	68fa      	ldr	r2, [r7, #12]
 800661e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2220      	movs	r2, #32
 8006624:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2200      	movs	r2, #0
 800662c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006630:	2300      	movs	r3, #0
}
 8006632:	4618      	mov	r0, r3
 8006634:	3714      	adds	r7, #20
 8006636:	46bd      	mov	sp, r7
 8006638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663c:	4770      	bx	lr

0800663e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800663e:	b580      	push	{r7, lr}
 8006640:	b084      	sub	sp, #16
 8006642:	af00      	add	r7, sp, #0
 8006644:	6078      	str	r0, [r7, #4]
 8006646:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800664e:	2b01      	cmp	r3, #1
 8006650:	d101      	bne.n	8006656 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006652:	2302      	movs	r3, #2
 8006654:	e02d      	b.n	80066b2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2201      	movs	r2, #1
 800665a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	2224      	movs	r2, #36	@ 0x24
 8006662:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	681a      	ldr	r2, [r3, #0]
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f022 0201 	bic.w	r2, r2, #1
 800667c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	689b      	ldr	r3, [r3, #8]
 8006684:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	683a      	ldr	r2, [r7, #0]
 800668e:	430a      	orrs	r2, r1
 8006690:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006692:	6878      	ldr	r0, [r7, #4]
 8006694:	f000 f850 	bl	8006738 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	68fa      	ldr	r2, [r7, #12]
 800669e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2220      	movs	r2, #32
 80066a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2200      	movs	r2, #0
 80066ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80066b0:	2300      	movs	r3, #0
}
 80066b2:	4618      	mov	r0, r3
 80066b4:	3710      	adds	r7, #16
 80066b6:	46bd      	mov	sp, r7
 80066b8:	bd80      	pop	{r7, pc}

080066ba <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80066ba:	b580      	push	{r7, lr}
 80066bc:	b084      	sub	sp, #16
 80066be:	af00      	add	r7, sp, #0
 80066c0:	6078      	str	r0, [r7, #4]
 80066c2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80066ca:	2b01      	cmp	r3, #1
 80066cc:	d101      	bne.n	80066d2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80066ce:	2302      	movs	r3, #2
 80066d0:	e02d      	b.n	800672e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2201      	movs	r2, #1
 80066d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	2224      	movs	r2, #36	@ 0x24
 80066de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	681a      	ldr	r2, [r3, #0]
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f022 0201 	bic.w	r2, r2, #1
 80066f8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	689b      	ldr	r3, [r3, #8]
 8006700:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	683a      	ldr	r2, [r7, #0]
 800670a:	430a      	orrs	r2, r1
 800670c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800670e:	6878      	ldr	r0, [r7, #4]
 8006710:	f000 f812 	bl	8006738 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	68fa      	ldr	r2, [r7, #12]
 800671a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2220      	movs	r2, #32
 8006720:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2200      	movs	r2, #0
 8006728:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800672c:	2300      	movs	r3, #0
}
 800672e:	4618      	mov	r0, r3
 8006730:	3710      	adds	r7, #16
 8006732:	46bd      	mov	sp, r7
 8006734:	bd80      	pop	{r7, pc}
	...

08006738 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006738:	b480      	push	{r7}
 800673a:	b085      	sub	sp, #20
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006744:	2b00      	cmp	r3, #0
 8006746:	d108      	bne.n	800675a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2201      	movs	r2, #1
 800674c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2201      	movs	r2, #1
 8006754:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006758:	e031      	b.n	80067be <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800675a:	2308      	movs	r3, #8
 800675c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800675e:	2308      	movs	r3, #8
 8006760:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	689b      	ldr	r3, [r3, #8]
 8006768:	0e5b      	lsrs	r3, r3, #25
 800676a:	b2db      	uxtb	r3, r3
 800676c:	f003 0307 	and.w	r3, r3, #7
 8006770:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	689b      	ldr	r3, [r3, #8]
 8006778:	0f5b      	lsrs	r3, r3, #29
 800677a:	b2db      	uxtb	r3, r3
 800677c:	f003 0307 	and.w	r3, r3, #7
 8006780:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006782:	7bbb      	ldrb	r3, [r7, #14]
 8006784:	7b3a      	ldrb	r2, [r7, #12]
 8006786:	4911      	ldr	r1, [pc, #68]	@ (80067cc <UARTEx_SetNbDataToProcess+0x94>)
 8006788:	5c8a      	ldrb	r2, [r1, r2]
 800678a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800678e:	7b3a      	ldrb	r2, [r7, #12]
 8006790:	490f      	ldr	r1, [pc, #60]	@ (80067d0 <UARTEx_SetNbDataToProcess+0x98>)
 8006792:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006794:	fb93 f3f2 	sdiv	r3, r3, r2
 8006798:	b29a      	uxth	r2, r3
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80067a0:	7bfb      	ldrb	r3, [r7, #15]
 80067a2:	7b7a      	ldrb	r2, [r7, #13]
 80067a4:	4909      	ldr	r1, [pc, #36]	@ (80067cc <UARTEx_SetNbDataToProcess+0x94>)
 80067a6:	5c8a      	ldrb	r2, [r1, r2]
 80067a8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80067ac:	7b7a      	ldrb	r2, [r7, #13]
 80067ae:	4908      	ldr	r1, [pc, #32]	@ (80067d0 <UARTEx_SetNbDataToProcess+0x98>)
 80067b0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80067b2:	fb93 f3f2 	sdiv	r3, r3, r2
 80067b6:	b29a      	uxth	r2, r3
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80067be:	bf00      	nop
 80067c0:	3714      	adds	r7, #20
 80067c2:	46bd      	mov	sp, r7
 80067c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c8:	4770      	bx	lr
 80067ca:	bf00      	nop
 80067cc:	08007378 	.word	0x08007378
 80067d0:	08007380 	.word	0x08007380

080067d4 <memset>:
 80067d4:	4402      	add	r2, r0
 80067d6:	4603      	mov	r3, r0
 80067d8:	4293      	cmp	r3, r2
 80067da:	d100      	bne.n	80067de <memset+0xa>
 80067dc:	4770      	bx	lr
 80067de:	f803 1b01 	strb.w	r1, [r3], #1
 80067e2:	e7f9      	b.n	80067d8 <memset+0x4>

080067e4 <__libc_init_array>:
 80067e4:	b570      	push	{r4, r5, r6, lr}
 80067e6:	4d0d      	ldr	r5, [pc, #52]	@ (800681c <__libc_init_array+0x38>)
 80067e8:	4c0d      	ldr	r4, [pc, #52]	@ (8006820 <__libc_init_array+0x3c>)
 80067ea:	1b64      	subs	r4, r4, r5
 80067ec:	10a4      	asrs	r4, r4, #2
 80067ee:	2600      	movs	r6, #0
 80067f0:	42a6      	cmp	r6, r4
 80067f2:	d109      	bne.n	8006808 <__libc_init_array+0x24>
 80067f4:	4d0b      	ldr	r5, [pc, #44]	@ (8006824 <__libc_init_array+0x40>)
 80067f6:	4c0c      	ldr	r4, [pc, #48]	@ (8006828 <__libc_init_array+0x44>)
 80067f8:	f000 f818 	bl	800682c <_init>
 80067fc:	1b64      	subs	r4, r4, r5
 80067fe:	10a4      	asrs	r4, r4, #2
 8006800:	2600      	movs	r6, #0
 8006802:	42a6      	cmp	r6, r4
 8006804:	d105      	bne.n	8006812 <__libc_init_array+0x2e>
 8006806:	bd70      	pop	{r4, r5, r6, pc}
 8006808:	f855 3b04 	ldr.w	r3, [r5], #4
 800680c:	4798      	blx	r3
 800680e:	3601      	adds	r6, #1
 8006810:	e7ee      	b.n	80067f0 <__libc_init_array+0xc>
 8006812:	f855 3b04 	ldr.w	r3, [r5], #4
 8006816:	4798      	blx	r3
 8006818:	3601      	adds	r6, #1
 800681a:	e7f2      	b.n	8006802 <__libc_init_array+0x1e>
 800681c:	08007390 	.word	0x08007390
 8006820:	08007390 	.word	0x08007390
 8006824:	08007390 	.word	0x08007390
 8006828:	08007394 	.word	0x08007394

0800682c <_init>:
 800682c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800682e:	bf00      	nop
 8006830:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006832:	bc08      	pop	{r3}
 8006834:	469e      	mov	lr, r3
 8006836:	4770      	bx	lr

08006838 <_fini>:
 8006838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800683a:	bf00      	nop
 800683c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800683e:	bc08      	pop	{r3}
 8006840:	469e      	mov	lr, r3
 8006842:	4770      	bx	lr
