# Booth's Algorithm Implementation in Verilog

## ğŸ“Œ Overview
This project implements **Boothâ€™s Algorithm** for binary multiplication in **Verilog**.  
Booth's Algorithm is an efficient method for multiplying signed binary numbers in two's complement form.  
The design is modular, consisting of datapath elements and a controller for sequencing operations.

The implementation is simulation-ready using **Icarus Verilog** and waveform viewing with **GTKWave**.

---

## ğŸ›  Features
- Modular design:
  - **Datapath Modules**: Shift registers, ALU, counter, D flip-flop, PIPO register.
  - **Controller Module**: FSM-based control of the multiplication steps.
- Supports **signed binary multiplication**.
- Fully synthesizable and simulation-friendly.
- Testbench ready for waveform analysis.

---

## ğŸ“‚ Project Structure
â”œâ”€â”€ booth.v # Datapath modules (ShiftReg, ALU, Counter, etc.)
â”œâ”€â”€ controller.v # FSM-based controller for Booth's algorithm
â”œâ”€â”€ README.md # Project documentation



---

## ğŸ“ Algorithm Steps
Booth's Algorithm works as follows:
1. Load multiplicand (M) and multiplier (Q).
2. Examine the least significant bit (Qâ‚€) and the previous Qâ‚‹â‚ bit.
3. If `Qâ‚€ Qâ‚‹â‚ = 01` â†’ **Add** multiplicand to A.
4. If `Qâ‚€ Qâ‚‹â‚ = 10` â†’ **Subtract** multiplicand from A.
5. Perform an **arithmetic right shift**.
6. Repeat for the number of bits in the multiplier.
7. Concatenate A and Q to get the final product.

---

## ğŸš€ Simulation & Usage

### **1. Requirements**
- **Icarus Verilog** â€“ to compile and run simulations
- **GTKWave** â€“ to view waveforms
- Python 3 (optional, for automated script)





