
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 13.69

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.01    0.00    0.00    4.00 v rst (in)
                                         rst (net)
                  0.00    0.00    4.00 v _0807_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    67    0.65    2.40    1.39    5.39 ^ _0807_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0000_ (net)
                  2.40    0.00    5.39 ^ stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  5.39   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.57    0.57   library removal time
                                  0.57   data required time
-----------------------------------------------------------------------------
                                  0.57   data required time
                                 -5.39   data arrival time
-----------------------------------------------------------------------------
                                  4.82   slack (MET)


Startpoint: stage_int_rf_rd_data.internal_data[32]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_int_rf_rd_data.internal_data[32]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ stage_int_rf_rd_data.internal_data[32]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.05    0.33    0.33 ^ stage_int_rf_rd_data.internal_data[32]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         int_rf_rd_data_exe[0] (net)
                  0.05    0.00    0.33 ^ _0924_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.05    0.15    0.48 ^ _0924_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0001_ (net)
                  0.05    0.00    0.48 ^ stage_int_rf_rd_data.internal_data[32]$_DFFE_PN_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.48   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ stage_int_rf_rd_data.internal_data[32]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.01    0.00    0.00    4.00 v rst (in)
                                         rst (net)
                  0.00    0.00    4.00 v _0807_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    67    0.65    2.40    1.39    5.39 ^ _0807_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0000_ (net)
                  2.40    0.00    5.39 ^ stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  5.39   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.92   19.08   library recovery time
                                 19.08   data required time
-----------------------------------------------------------------------------
                                 19.08   data required time
                                 -5.39   data arrival time
-----------------------------------------------------------------------------
                                 13.69   slack (MET)


Startpoint: flush (input port clocked by clk)
Endpoint: stage_mask.internal_data[16]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.01    0.00    0.00    4.00 v flush (in)
                                         flush (net)
                  0.00    0.00    4.00 v _0808_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
    36    0.24    0.91    0.53    4.53 ^ _0808_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _0691_ (net)
                  0.91    0.00    4.53 ^ _0818_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
    32    0.45    1.43    1.00    5.53 v _0818_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0698_ (net)
                  1.43    0.00    5.53 v _0820_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.11    0.52    6.06 v _0820_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0100_ (net)
                  0.11    0.00    6.06 v stage_mask.internal_data[16]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  6.06   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ stage_mask.internal_data[16]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12   19.88   library setup time
                                 19.88   data required time
-----------------------------------------------------------------------------
                                 19.88   data required time
                                 -6.06   data arrival time
-----------------------------------------------------------------------------
                                 13.82   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.01    0.00    0.00    4.00 v rst (in)
                                         rst (net)
                  0.00    0.00    4.00 v _0807_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    67    0.65    2.40    1.39    5.39 ^ _0807_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0000_ (net)
                  2.40    0.00    5.39 ^ stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  5.39   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.92   19.08   library recovery time
                                 19.08   data required time
-----------------------------------------------------------------------------
                                 19.08   data required time
                                 -5.39   data arrival time
-----------------------------------------------------------------------------
                                 13.69   slack (MET)


Startpoint: flush (input port clocked by clk)
Endpoint: stage_mask.internal_data[16]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.01    0.00    0.00    4.00 v flush (in)
                                         flush (net)
                  0.00    0.00    4.00 v _0808_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
    36    0.24    0.91    0.53    4.53 ^ _0808_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _0691_ (net)
                  0.91    0.00    4.53 ^ _0818_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
    32    0.45    1.43    1.00    5.53 v _0818_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0698_ (net)
                  1.43    0.00    5.53 v _0820_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.11    0.52    6.06 v _0820_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0100_ (net)
                  0.11    0.00    6.06 v stage_mask.internal_data[16]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  6.06   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ stage_mask.internal_data[16]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12   19.88   library setup time
                                 19.88   data required time
-----------------------------------------------------------------------------
                                 19.88   data required time
                                 -6.06   data arrival time
-----------------------------------------------------------------------------
                                 13.82   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.54e-02   9.17e-04   4.05e-07   3.63e-02  85.0%
Combinational          5.83e-03   5.66e-04   1.90e-07   6.40e-03  15.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.12e-02   1.48e-03   5.95e-07   4.27e-02 100.0%
                          96.5%       3.5%       0.0%
