$date
	Sat May 04 20:00:33 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module memory_tb $end
$var wire 8 ! read_data [7:0] $end
$var reg 16 " address [15:0] $end
$var reg 8 # write_data [7:0] $end
$var reg 1 $ write_enable $end
$scope module mem $end
$var wire 16 % address [15:0] $end
$var wire 8 & read_data [7:0] $end
$var wire 8 ' write_data [7:0] $end
$var wire 1 $ write_enable $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10101010 '
b10101010 &
b0 %
1$
b10101010 #
b0 "
b10101010 !
$end
#10
0$
#20
1$
b10111011 #
b10111011 '
b10111011 !
b10111011 &
b1 "
b1 %
#30
0$
b10101010 !
b10101010 &
b0 "
b0 %
#40
b10111011 !
b10111011 &
b1 "
b1 %
#50
