Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Dec  8 06:05:07 2024
| Host         : Raid-ThinkTank running 64-bit Linux Mint 22
| Command      : report_timing_summary -max_paths 10 -file Task2_top_timing_summary_routed.rpt -pb Task2_top_timing_summary_routed.pb -rpx Task2_top_timing_summary_routed.rpx -warn_on_violation
| Design       : Task2_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clkd1/comp1/signal_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: clkd1/dff1/q_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: core1/vga_timing/r_25MHz_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: dp1/cmpX/signal_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: fsm1/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: fsm1/FSM_sequential_current_state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 92 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.174        0.000                      0                   34        0.232        0.000                      0                   34        3.750        0.000                       0                  1274  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.174        0.000                      0                   20        0.232        0.000                      0                   20        3.750        0.000                       0                  1274  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.894        0.000                      0                   14        0.541        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.174ns  (required time - arrival time)
  Source:                 core1/vga_timing/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core1/vga_timing/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 0.718ns (28.462%)  route 1.805ns (71.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.894     5.497    core1/vga_timing/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y150         FDCE                                         r  core1/vga_timing/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y150         FDCE (Prop_fdce_C_Q)         0.419     5.916 f  core1/vga_timing/v_count_reg_reg[2]/Q
                         net (fo=22, routed)          1.805     7.720    core1/vga_timing/DI[0]
    SLICE_X1Y148         LUT5 (Prop_lut5_I2_O)        0.299     8.019 r  core1/vga_timing/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     8.019    core1/vga_timing/v_sync_next
    SLICE_X1Y148         FDCE                                         r  core1/vga_timing/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.590    15.012    core1/vga_timing/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y148         FDCE                                         r  core1/vga_timing/v_sync_reg_reg/C
                         clock pessimism              0.188    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X1Y148         FDCE (Setup_fdce_C_D)        0.029    15.194    core1/vga_timing/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -8.019    
  -------------------------------------------------------------------
                         slack                                  7.174    

Slack (MET) :             7.644ns  (required time - arrival time)
  Source:                 core1/vga_timing/r_25MHz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core1/vga_timing/r_25MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 0.744ns (31.062%)  route 1.651ns (68.938%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.710     5.312    core1/vga_timing/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y148         FDCE                                         r  core1/vga_timing/r_25MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y148         FDCE (Prop_fdce_C_Q)         0.419     5.731 r  core1/vga_timing/r_25MHz_reg[1]/Q
                         net (fo=21, routed)          1.651     7.383    core1/vga_timing/w_25MHz
    SLICE_X3Y148         LUT2 (Prop_lut2_I1_O)        0.325     7.708 r  core1/vga_timing/r_25MHz[1]_i_1/O
                         net (fo=1, routed)           0.000     7.708    core1/vga_timing/p_0_in[1]
    SLICE_X3Y148         FDCE                                         r  core1/vga_timing/r_25MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.590    15.012    core1/vga_timing/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y148         FDCE                                         r  core1/vga_timing/r_25MHz_reg[1]/C
                         clock pessimism              0.300    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X3Y148         FDCE (Setup_fdce_C_D)        0.075    15.352    core1/vga_timing/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                  7.644    

Slack (MET) :             7.651ns  (required time - arrival time)
  Source:                 clkd1/nbc1/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/comp1/resetSignal_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.321ns  (logic 0.704ns (30.330%)  route 1.617ns (69.670%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.706     5.308    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  clkd1/nbc1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.456     5.764 f  clkd1/nbc1/count_reg[1]/Q
                         net (fo=2, routed)           0.811     6.575    clkd1/nbc1/count_reg[1]
    SLICE_X5Y111         LUT6 (Prop_lut6_I3_O)        0.124     6.699 f  clkd1/nbc1/signal_i_2__0/O
                         net (fo=2, routed)           0.806     7.505    clkd1/nbc1/signal_i_2__0_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I0_O)        0.124     7.629 r  clkd1/nbc1/resetSignal_i_1/O
                         net (fo=1, routed)           0.000     7.629    clkd1/comp1/resetSignal
    SLICE_X5Y110         FDCE                                         r  clkd1/comp1/resetSignal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.585    15.007    clkd1/comp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  clkd1/comp1/resetSignal_reg/C
                         clock pessimism              0.279    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X5Y110         FDCE (Setup_fdce_C_D)        0.029    15.280    clkd1/comp1/resetSignal_reg
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -7.629    
  -------------------------------------------------------------------
                         slack                                  7.651    

Slack (MET) :             7.654ns  (required time - arrival time)
  Source:                 clkd1/nbc1/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/comp1/signal_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.704ns (30.343%)  route 1.616ns (69.657%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.706     5.308    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  clkd1/nbc1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  clkd1/nbc1/count_reg[1]/Q
                         net (fo=2, routed)           0.811     6.575    clkd1/nbc1/count_reg[1]
    SLICE_X5Y111         LUT6 (Prop_lut6_I3_O)        0.124     6.699 r  clkd1/nbc1/signal_i_2__0/O
                         net (fo=2, routed)           0.805     7.504    clkd1/nbc1/signal_i_2__0_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I0_O)        0.124     7.628 r  clkd1/nbc1/signal_i_1__0/O
                         net (fo=1, routed)           0.000     7.628    clkd1/comp1/signal
    SLICE_X5Y110         FDCE                                         r  clkd1/comp1/signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.585    15.007    clkd1/comp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  clkd1/comp1/signal_reg/C
                         clock pessimism              0.279    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X5Y110         FDCE (Setup_fdce_C_D)        0.031    15.282    clkd1/comp1/signal_reg
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -7.628    
  -------------------------------------------------------------------
                         slack                                  7.654    

Slack (MET) :             7.803ns  (required time - arrival time)
  Source:                 clkd1/nbc1/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/nbc1/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 1.674ns (76.239%)  route 0.522ns (23.761%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.706     5.308    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  clkd1/nbc1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.456     5.764 f  clkd1/nbc1/count_reg[0]/Q
                         net (fo=2, routed)           0.522     6.286    clkd1/nbc1/count_reg[0]
    SLICE_X4Y110         LUT1 (Prop_lut1_I0_O)        0.124     6.410 r  clkd1/nbc1/count[0]_i_3/O
                         net (fo=1, routed)           0.000     6.410    clkd1/nbc1/count[0]_i_3_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.942 r  clkd1/nbc1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.942    clkd1/nbc1/count_reg[0]_i_1_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  clkd1/nbc1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.056    clkd1/nbc1/count_reg[4]_i_1_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  clkd1/nbc1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.170    clkd1/nbc1/count_reg[8]_i_1_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.504 r  clkd1/nbc1/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.504    clkd1/nbc1/count_reg[12]_i_1_n_6
    SLICE_X4Y113         FDCE                                         r  clkd1/nbc1/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.582    15.004    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y113         FDCE                                         r  clkd1/nbc1/count_reg[13]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X4Y113         FDCE (Setup_fdce_C_D)        0.062    15.307    clkd1/nbc1/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                          -7.504    
  -------------------------------------------------------------------
                         slack                                  7.803    

Slack (MET) :             7.914ns  (required time - arrival time)
  Source:                 clkd1/nbc1/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/nbc1/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 1.563ns (74.974%)  route 0.522ns (25.026%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.706     5.308    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  clkd1/nbc1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.456     5.764 f  clkd1/nbc1/count_reg[0]/Q
                         net (fo=2, routed)           0.522     6.286    clkd1/nbc1/count_reg[0]
    SLICE_X4Y110         LUT1 (Prop_lut1_I0_O)        0.124     6.410 r  clkd1/nbc1/count[0]_i_3/O
                         net (fo=1, routed)           0.000     6.410    clkd1/nbc1/count[0]_i_3_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.942 r  clkd1/nbc1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.942    clkd1/nbc1/count_reg[0]_i_1_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  clkd1/nbc1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.056    clkd1/nbc1/count_reg[4]_i_1_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  clkd1/nbc1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.170    clkd1/nbc1/count_reg[8]_i_1_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.393 r  clkd1/nbc1/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.393    clkd1/nbc1/count_reg[12]_i_1_n_7
    SLICE_X4Y113         FDCE                                         r  clkd1/nbc1/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.582    15.004    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y113         FDCE                                         r  clkd1/nbc1/count_reg[12]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X4Y113         FDCE (Setup_fdce_C_D)        0.062    15.307    clkd1/nbc1/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                          -7.393    
  -------------------------------------------------------------------
                         slack                                  7.914    

Slack (MET) :             7.918ns  (required time - arrival time)
  Source:                 clkd1/nbc1/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/nbc1/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 1.560ns (74.938%)  route 0.522ns (25.062%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.706     5.308    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  clkd1/nbc1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.456     5.764 f  clkd1/nbc1/count_reg[0]/Q
                         net (fo=2, routed)           0.522     6.286    clkd1/nbc1/count_reg[0]
    SLICE_X4Y110         LUT1 (Prop_lut1_I0_O)        0.124     6.410 r  clkd1/nbc1/count[0]_i_3/O
                         net (fo=1, routed)           0.000     6.410    clkd1/nbc1/count[0]_i_3_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.942 r  clkd1/nbc1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.942    clkd1/nbc1/count_reg[0]_i_1_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  clkd1/nbc1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.056    clkd1/nbc1/count_reg[4]_i_1_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.390 r  clkd1/nbc1/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.390    clkd1/nbc1/count_reg[8]_i_1_n_6
    SLICE_X4Y112         FDCE                                         r  clkd1/nbc1/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.583    15.005    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y112         FDCE                                         r  clkd1/nbc1/count_reg[9]/C
                         clock pessimism              0.276    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X4Y112         FDCE (Setup_fdce_C_D)        0.062    15.308    clkd1/nbc1/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                  7.918    

Slack (MET) :             7.939ns  (required time - arrival time)
  Source:                 clkd1/nbc1/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/nbc1/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.539ns (74.682%)  route 0.522ns (25.318%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.706     5.308    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  clkd1/nbc1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.456     5.764 f  clkd1/nbc1/count_reg[0]/Q
                         net (fo=2, routed)           0.522     6.286    clkd1/nbc1/count_reg[0]
    SLICE_X4Y110         LUT1 (Prop_lut1_I0_O)        0.124     6.410 r  clkd1/nbc1/count[0]_i_3/O
                         net (fo=1, routed)           0.000     6.410    clkd1/nbc1/count[0]_i_3_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.942 r  clkd1/nbc1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.942    clkd1/nbc1/count_reg[0]_i_1_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  clkd1/nbc1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.056    clkd1/nbc1/count_reg[4]_i_1_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.369 r  clkd1/nbc1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.369    clkd1/nbc1/count_reg[8]_i_1_n_4
    SLICE_X4Y112         FDCE                                         r  clkd1/nbc1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.583    15.005    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y112         FDCE                                         r  clkd1/nbc1/count_reg[11]/C
                         clock pessimism              0.276    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X4Y112         FDCE (Setup_fdce_C_D)        0.062    15.308    clkd1/nbc1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                  7.939    

Slack (MET) :             8.013ns  (required time - arrival time)
  Source:                 clkd1/nbc1/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/nbc1/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 1.465ns (73.739%)  route 0.522ns (26.261%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.706     5.308    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  clkd1/nbc1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.456     5.764 f  clkd1/nbc1/count_reg[0]/Q
                         net (fo=2, routed)           0.522     6.286    clkd1/nbc1/count_reg[0]
    SLICE_X4Y110         LUT1 (Prop_lut1_I0_O)        0.124     6.410 r  clkd1/nbc1/count[0]_i_3/O
                         net (fo=1, routed)           0.000     6.410    clkd1/nbc1/count[0]_i_3_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.942 r  clkd1/nbc1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.942    clkd1/nbc1/count_reg[0]_i_1_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  clkd1/nbc1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.056    clkd1/nbc1/count_reg[4]_i_1_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.295 r  clkd1/nbc1/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.295    clkd1/nbc1/count_reg[8]_i_1_n_5
    SLICE_X4Y112         FDCE                                         r  clkd1/nbc1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.583    15.005    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y112         FDCE                                         r  clkd1/nbc1/count_reg[10]/C
                         clock pessimism              0.276    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X4Y112         FDCE (Setup_fdce_C_D)        0.062    15.308    clkd1/nbc1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                  8.013    

Slack (MET) :             8.029ns  (required time - arrival time)
  Source:                 clkd1/nbc1/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/nbc1/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 1.449ns (73.526%)  route 0.522ns (26.474%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.706     5.308    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  clkd1/nbc1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.456     5.764 f  clkd1/nbc1/count_reg[0]/Q
                         net (fo=2, routed)           0.522     6.286    clkd1/nbc1/count_reg[0]
    SLICE_X4Y110         LUT1 (Prop_lut1_I0_O)        0.124     6.410 r  clkd1/nbc1/count[0]_i_3/O
                         net (fo=1, routed)           0.000     6.410    clkd1/nbc1/count[0]_i_3_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.942 r  clkd1/nbc1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.942    clkd1/nbc1/count_reg[0]_i_1_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  clkd1/nbc1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.056    clkd1/nbc1/count_reg[4]_i_1_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.279 r  clkd1/nbc1/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.279    clkd1/nbc1/count_reg[8]_i_1_n_7
    SLICE_X4Y112         FDCE                                         r  clkd1/nbc1/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.583    15.005    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y112         FDCE                                         r  clkd1/nbc1/count_reg[8]/C
                         clock pessimism              0.276    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X4Y112         FDCE (Setup_fdce_C_D)        0.062    15.308    clkd1/nbc1/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -7.279    
  -------------------------------------------------------------------
                         slack                                  8.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 core1/vga_timing/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core1/vga_timing/r_25MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.599     1.518    core1/vga_timing/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y148         FDCE                                         r  core1/vga_timing/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y148         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  core1/vga_timing/r_25MHz_reg[0]/Q
                         net (fo=2, routed)           0.156     1.816    core1/vga_timing/r_25MHz_reg_n_0_[0]
    SLICE_X3Y148         LUT2 (Prop_lut2_I0_O)        0.042     1.858 r  core1/vga_timing/r_25MHz[1]_i_1/O
                         net (fo=1, routed)           0.000     1.858    core1/vga_timing/p_0_in[1]
    SLICE_X3Y148         FDCE                                         r  core1/vga_timing/r_25MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.872     2.037    core1/vga_timing/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y148         FDCE                                         r  core1/vga_timing/r_25MHz_reg[1]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X3Y148         FDCE (Hold_fdce_C_D)         0.107     1.625    core1/vga_timing/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 clkd1/nbc1/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/comp1/signal_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.483%)  route 0.168ns (47.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.594     1.513    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y112         FDCE                                         r  clkd1/nbc1/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  clkd1/nbc1/count_reg[8]/Q
                         net (fo=3, routed)           0.168     1.823    clkd1/nbc1/count_reg[8]
    SLICE_X5Y110         LUT6 (Prop_lut6_I2_O)        0.045     1.868 r  clkd1/nbc1/signal_i_1__0/O
                         net (fo=1, routed)           0.000     1.868    clkd1/comp1/signal
    SLICE_X5Y110         FDCE                                         r  clkd1/comp1/signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.866     2.031    clkd1/comp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  clkd1/comp1/signal_reg/C
                         clock pessimism             -0.500     1.530    
    SLICE_X5Y110         FDCE (Hold_fdce_C_D)         0.092     1.622    clkd1/comp1/signal_reg
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 core1/vga_timing/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core1/vga_timing/r_25MHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.599     1.518    core1/vga_timing/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y148         FDCE                                         r  core1/vga_timing/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y148         FDCE (Prop_fdce_C_Q)         0.141     1.659 f  core1/vga_timing/r_25MHz_reg[0]/Q
                         net (fo=2, routed)           0.156     1.816    core1/vga_timing/r_25MHz_reg_n_0_[0]
    SLICE_X3Y148         LUT1 (Prop_lut1_I0_O)        0.045     1.861 r  core1/vga_timing/r_25MHz[0]_i_1/O
                         net (fo=1, routed)           0.000     1.861    core1/vga_timing/p_0_in[0]
    SLICE_X3Y148         FDCE                                         r  core1/vga_timing/r_25MHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.872     2.037    core1/vga_timing/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y148         FDCE                                         r  core1/vga_timing/r_25MHz_reg[0]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X3Y148         FDCE (Hold_fdce_C_D)         0.091     1.609    core1/vga_timing/r_25MHz_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clkd1/nbc1/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/nbc1/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.595     1.514    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y111         FDCE                                         r  clkd1/nbc1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  clkd1/nbc1/count_reg[6]/Q
                         net (fo=2, routed)           0.133     1.788    clkd1/nbc1/count_reg[6]
    SLICE_X4Y111         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.899 r  clkd1/nbc1/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.899    clkd1/nbc1/count_reg[4]_i_1_n_5
    SLICE_X4Y111         FDCE                                         r  clkd1/nbc1/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.866     2.031    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y111         FDCE                                         r  clkd1/nbc1/count_reg[6]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X4Y111         FDCE (Hold_fdce_C_D)         0.105     1.619    clkd1/nbc1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clkd1/nbc1/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/nbc1/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.594     1.513    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y112         FDCE                                         r  clkd1/nbc1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  clkd1/nbc1/count_reg[10]/Q
                         net (fo=2, routed)           0.134     1.788    clkd1/nbc1/count_reg[10]
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.899 r  clkd1/nbc1/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.899    clkd1/nbc1/count_reg[8]_i_1_n_5
    SLICE_X4Y112         FDCE                                         r  clkd1/nbc1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.863     2.029    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y112         FDCE                                         r  clkd1/nbc1/count_reg[10]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X4Y112         FDCE (Hold_fdce_C_D)         0.105     1.618    clkd1/nbc1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clkd1/nbc1/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/nbc1/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.595     1.514    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  clkd1/nbc1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  clkd1/nbc1/count_reg[2]/Q
                         net (fo=2, routed)           0.134     1.789    clkd1/nbc1/count_reg[2]
    SLICE_X4Y110         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.900 r  clkd1/nbc1/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.900    clkd1/nbc1/count_reg[0]_i_1_n_5
    SLICE_X4Y110         FDCE                                         r  clkd1/nbc1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.866     2.031    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  clkd1/nbc1/count_reg[2]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X4Y110         FDCE (Hold_fdce_C_D)         0.105     1.619    clkd1/nbc1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 core1/vga_timing/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core1/vga_timing/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.226ns (40.343%)  route 0.334ns (59.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.681     1.601    core1/vga_timing/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y150         FDCE                                         r  core1/vga_timing/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y150         FDCE (Prop_fdce_C_Q)         0.128     1.729 f  core1/vga_timing/v_count_reg_reg[3]/Q
                         net (fo=11, routed)          0.334     2.063    core1/vga_timing/Q[0]
    SLICE_X1Y148         LUT5 (Prop_lut5_I3_O)        0.098     2.161 r  core1/vga_timing/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     2.161    core1/vga_timing/v_sync_next
    SLICE_X1Y148         FDCE                                         r  core1/vga_timing/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.872     2.037    core1/vga_timing/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y148         FDCE                                         r  core1/vga_timing/v_sync_reg_reg/C
                         clock pessimism             -0.250     1.786    
    SLICE_X1Y148         FDCE (Hold_fdce_C_D)         0.091     1.877    core1/vga_timing/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 core1/vga_timing/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core1/vga_timing/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.186ns (33.056%)  route 0.377ns (66.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.681     1.601    core1/vga_timing/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y150         FDCE                                         r  core1/vga_timing/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y150         FDCE (Prop_fdce_C_Q)         0.141     1.742 f  core1/vga_timing/h_count_reg_reg[8]/Q
                         net (fo=7, routed)           0.377     2.119    core1/vga_timing/h_count_reg_reg[9]_0[6]
    SLICE_X0Y147         LUT6 (Prop_lut6_I5_O)        0.045     2.164 r  core1/vga_timing/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     2.164    core1/vga_timing/h_sync_next
    SLICE_X0Y147         FDCE                                         r  core1/vga_timing/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.872     2.037    core1/vga_timing/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y147         FDCE                                         r  core1/vga_timing/h_sync_reg_reg/C
                         clock pessimism             -0.250     1.786    
    SLICE_X0Y147         FDCE (Hold_fdce_C_D)         0.091     1.877    core1/vga_timing/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 clkd1/nbc1/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/comp1/resetSignal_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.898%)  route 0.219ns (54.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.594     1.513    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y112         FDCE                                         r  clkd1/nbc1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  clkd1/nbc1/count_reg[11]/Q
                         net (fo=3, routed)           0.219     1.874    clkd1/nbc1/count_reg[11]
    SLICE_X5Y110         LUT6 (Prop_lut6_I4_O)        0.045     1.919 r  clkd1/nbc1/resetSignal_i_1/O
                         net (fo=1, routed)           0.000     1.919    clkd1/comp1/resetSignal
    SLICE_X5Y110         FDCE                                         r  clkd1/comp1/resetSignal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.866     2.031    clkd1/comp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  clkd1/comp1/resetSignal_reg/C
                         clock pessimism             -0.500     1.530    
    SLICE_X5Y110         FDCE (Hold_fdce_C_D)         0.091     1.621    clkd1/comp1/resetSignal_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clkd1/nbc1/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/nbc1/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.595     1.514    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y111         FDCE                                         r  clkd1/nbc1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  clkd1/nbc1/count_reg[6]/Q
                         net (fo=2, routed)           0.133     1.788    clkd1/nbc1/count_reg[6]
    SLICE_X4Y111         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.932 r  clkd1/nbc1/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.932    clkd1/nbc1/count_reg[4]_i_1_n_4
    SLICE_X4Y111         FDCE                                         r  clkd1/nbc1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.866     2.031    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y111         FDCE                                         r  clkd1/nbc1/count_reg[7]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X4Y111         FDCE (Hold_fdce_C_D)         0.105     1.619    clkd1/nbc1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X5Y110    clkd1/comp1/resetSignal_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X5Y110    clkd1/comp1/signal_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y110    clkd1/nbc1/count_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y112    clkd1/nbc1/count_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y112    clkd1/nbc1/count_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y113    clkd1/nbc1/count_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y113    clkd1/nbc1/count_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y110    clkd1/nbc1/count_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y110    clkd1/nbc1/count_reg[2]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y114    core1/video_mem/ram_reg_15808_15871_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y114    core1/video_mem/ram_reg_15808_15871_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y114    core1/video_mem/ram_reg_15808_15871_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y116   core1/video_mem/ram_reg_15872_15935_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y116   core1/video_mem/ram_reg_15872_15935_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y116   core1/video_mem/ram_reg_15872_15935_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y151    core1/video_mem/ram_reg_17216_17279_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y152    core1/video_mem/ram_reg_18496_18559_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y152    core1/video_mem/ram_reg_18496_18559_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y116   core1/video_mem/ram_reg_15872_15935_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y126   core1/video_mem/ram_reg_2432_2495_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y126   core1/video_mem/ram_reg_2432_2495_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y126   core1/video_mem/ram_reg_2432_2495_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y127   core1/video_mem/ram_reg_2496_2559_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y127   core1/video_mem/ram_reg_2496_2559_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y127   core1/video_mem/ram_reg_2496_2559_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y123   core1/video_mem/ram_reg_7552_7615_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y123   core1/video_mem/ram_reg_7552_7615_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y127   core1/video_mem/ram_reg_2496_2559_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y122   core1/video_mem/ram_reg_2560_2623_0_2/RAMA/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.894ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.541ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.894ns  (required time - arrival time)
  Source:                 clkd1/comp1/resetSignal_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/nbc1/count_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.637ns  (logic 0.580ns (35.425%)  route 1.057ns (64.575%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.706     5.308    clkd1/comp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  clkd1/comp1/resetSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  clkd1/comp1/resetSignal_reg/Q
                         net (fo=1, routed)           0.404     6.168    clkd1/comp1/resetSignal__0
    SLICE_X5Y110         LUT2 (Prop_lut2_I1_O)        0.124     6.292 f  clkd1/comp1/count[0]_i_2/O
                         net (fo=14, routed)          0.653     6.946    clkd1/nbc1/count_reg[0]_0
    SLICE_X4Y113         FDCE                                         f  clkd1/nbc1/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.582    15.004    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y113         FDCE                                         r  clkd1/nbc1/count_reg[12]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X4Y113         FDCE (Recov_fdce_C_CLR)     -0.405    14.840    clkd1/nbc1/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -6.946    
  -------------------------------------------------------------------
                         slack                                  7.894    

Slack (MET) :             7.894ns  (required time - arrival time)
  Source:                 clkd1/comp1/resetSignal_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/nbc1/count_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.637ns  (logic 0.580ns (35.425%)  route 1.057ns (64.575%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.706     5.308    clkd1/comp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  clkd1/comp1/resetSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  clkd1/comp1/resetSignal_reg/Q
                         net (fo=1, routed)           0.404     6.168    clkd1/comp1/resetSignal__0
    SLICE_X5Y110         LUT2 (Prop_lut2_I1_O)        0.124     6.292 f  clkd1/comp1/count[0]_i_2/O
                         net (fo=14, routed)          0.653     6.946    clkd1/nbc1/count_reg[0]_0
    SLICE_X4Y113         FDCE                                         f  clkd1/nbc1/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.582    15.004    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y113         FDCE                                         r  clkd1/nbc1/count_reg[13]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X4Y113         FDCE (Recov_fdce_C_CLR)     -0.405    14.840    clkd1/nbc1/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -6.946    
  -------------------------------------------------------------------
                         slack                                  7.894    

Slack (MET) :             7.915ns  (required time - arrival time)
  Source:                 clkd1/comp1/resetSignal_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/nbc1/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.580ns (35.744%)  route 1.043ns (64.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.706     5.308    clkd1/comp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  clkd1/comp1/resetSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  clkd1/comp1/resetSignal_reg/Q
                         net (fo=1, routed)           0.404     6.168    clkd1/comp1/resetSignal__0
    SLICE_X5Y110         LUT2 (Prop_lut2_I1_O)        0.124     6.292 f  clkd1/comp1/count[0]_i_2/O
                         net (fo=14, routed)          0.638     6.931    clkd1/nbc1/count_reg[0]_0
    SLICE_X4Y110         FDCE                                         f  clkd1/nbc1/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.585    15.007    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  clkd1/nbc1/count_reg[0]/C
                         clock pessimism              0.279    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X4Y110         FDCE (Recov_fdce_C_CLR)     -0.405    14.846    clkd1/nbc1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -6.931    
  -------------------------------------------------------------------
                         slack                                  7.915    

Slack (MET) :             7.915ns  (required time - arrival time)
  Source:                 clkd1/comp1/resetSignal_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/nbc1/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.580ns (35.744%)  route 1.043ns (64.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.706     5.308    clkd1/comp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  clkd1/comp1/resetSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  clkd1/comp1/resetSignal_reg/Q
                         net (fo=1, routed)           0.404     6.168    clkd1/comp1/resetSignal__0
    SLICE_X5Y110         LUT2 (Prop_lut2_I1_O)        0.124     6.292 f  clkd1/comp1/count[0]_i_2/O
                         net (fo=14, routed)          0.638     6.931    clkd1/nbc1/count_reg[0]_0
    SLICE_X4Y110         FDCE                                         f  clkd1/nbc1/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.585    15.007    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  clkd1/nbc1/count_reg[1]/C
                         clock pessimism              0.279    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X4Y110         FDCE (Recov_fdce_C_CLR)     -0.405    14.846    clkd1/nbc1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -6.931    
  -------------------------------------------------------------------
                         slack                                  7.915    

Slack (MET) :             7.915ns  (required time - arrival time)
  Source:                 clkd1/comp1/resetSignal_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/nbc1/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.580ns (35.744%)  route 1.043ns (64.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.706     5.308    clkd1/comp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  clkd1/comp1/resetSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  clkd1/comp1/resetSignal_reg/Q
                         net (fo=1, routed)           0.404     6.168    clkd1/comp1/resetSignal__0
    SLICE_X5Y110         LUT2 (Prop_lut2_I1_O)        0.124     6.292 f  clkd1/comp1/count[0]_i_2/O
                         net (fo=14, routed)          0.638     6.931    clkd1/nbc1/count_reg[0]_0
    SLICE_X4Y110         FDCE                                         f  clkd1/nbc1/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.585    15.007    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  clkd1/nbc1/count_reg[2]/C
                         clock pessimism              0.279    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X4Y110         FDCE (Recov_fdce_C_CLR)     -0.405    14.846    clkd1/nbc1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -6.931    
  -------------------------------------------------------------------
                         slack                                  7.915    

Slack (MET) :             7.915ns  (required time - arrival time)
  Source:                 clkd1/comp1/resetSignal_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/nbc1/count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.580ns (35.744%)  route 1.043ns (64.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.706     5.308    clkd1/comp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  clkd1/comp1/resetSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  clkd1/comp1/resetSignal_reg/Q
                         net (fo=1, routed)           0.404     6.168    clkd1/comp1/resetSignal__0
    SLICE_X5Y110         LUT2 (Prop_lut2_I1_O)        0.124     6.292 f  clkd1/comp1/count[0]_i_2/O
                         net (fo=14, routed)          0.638     6.931    clkd1/nbc1/count_reg[0]_0
    SLICE_X4Y110         FDCE                                         f  clkd1/nbc1/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.585    15.007    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  clkd1/nbc1/count_reg[3]/C
                         clock pessimism              0.279    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X4Y110         FDCE (Recov_fdce_C_CLR)     -0.405    14.846    clkd1/nbc1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -6.931    
  -------------------------------------------------------------------
                         slack                                  7.915    

Slack (MET) :             8.034ns  (required time - arrival time)
  Source:                 clkd1/comp1/resetSignal_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/nbc1/count_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.580ns (38.696%)  route 0.919ns (61.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.706     5.308    clkd1/comp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  clkd1/comp1/resetSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  clkd1/comp1/resetSignal_reg/Q
                         net (fo=1, routed)           0.404     6.168    clkd1/comp1/resetSignal__0
    SLICE_X5Y110         LUT2 (Prop_lut2_I1_O)        0.124     6.292 f  clkd1/comp1/count[0]_i_2/O
                         net (fo=14, routed)          0.515     6.807    clkd1/nbc1/count_reg[0]_0
    SLICE_X4Y112         FDCE                                         f  clkd1/nbc1/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.583    15.005    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y112         FDCE                                         r  clkd1/nbc1/count_reg[10]/C
                         clock pessimism              0.276    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X4Y112         FDCE (Recov_fdce_C_CLR)     -0.405    14.841    clkd1/nbc1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                  8.034    

Slack (MET) :             8.034ns  (required time - arrival time)
  Source:                 clkd1/comp1/resetSignal_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/nbc1/count_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.580ns (38.696%)  route 0.919ns (61.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.706     5.308    clkd1/comp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  clkd1/comp1/resetSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  clkd1/comp1/resetSignal_reg/Q
                         net (fo=1, routed)           0.404     6.168    clkd1/comp1/resetSignal__0
    SLICE_X5Y110         LUT2 (Prop_lut2_I1_O)        0.124     6.292 f  clkd1/comp1/count[0]_i_2/O
                         net (fo=14, routed)          0.515     6.807    clkd1/nbc1/count_reg[0]_0
    SLICE_X4Y112         FDCE                                         f  clkd1/nbc1/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.583    15.005    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y112         FDCE                                         r  clkd1/nbc1/count_reg[11]/C
                         clock pessimism              0.276    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X4Y112         FDCE (Recov_fdce_C_CLR)     -0.405    14.841    clkd1/nbc1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                  8.034    

Slack (MET) :             8.034ns  (required time - arrival time)
  Source:                 clkd1/comp1/resetSignal_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/nbc1/count_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.580ns (38.696%)  route 0.919ns (61.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.706     5.308    clkd1/comp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  clkd1/comp1/resetSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  clkd1/comp1/resetSignal_reg/Q
                         net (fo=1, routed)           0.404     6.168    clkd1/comp1/resetSignal__0
    SLICE_X5Y110         LUT2 (Prop_lut2_I1_O)        0.124     6.292 f  clkd1/comp1/count[0]_i_2/O
                         net (fo=14, routed)          0.515     6.807    clkd1/nbc1/count_reg[0]_0
    SLICE_X4Y112         FDCE                                         f  clkd1/nbc1/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.583    15.005    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y112         FDCE                                         r  clkd1/nbc1/count_reg[8]/C
                         clock pessimism              0.276    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X4Y112         FDCE (Recov_fdce_C_CLR)     -0.405    14.841    clkd1/nbc1/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                  8.034    

Slack (MET) :             8.034ns  (required time - arrival time)
  Source:                 clkd1/comp1/resetSignal_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/nbc1/count_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.580ns (38.696%)  route 0.919ns (61.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.706     5.308    clkd1/comp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  clkd1/comp1/resetSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  clkd1/comp1/resetSignal_reg/Q
                         net (fo=1, routed)           0.404     6.168    clkd1/comp1/resetSignal__0
    SLICE_X5Y110         LUT2 (Prop_lut2_I1_O)        0.124     6.292 f  clkd1/comp1/count[0]_i_2/O
                         net (fo=14, routed)          0.515     6.807    clkd1/nbc1/count_reg[0]_0
    SLICE_X4Y112         FDCE                                         f  clkd1/nbc1/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.583    15.005    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y112         FDCE                                         r  clkd1/nbc1/count_reg[9]/C
                         clock pessimism              0.276    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X4Y112         FDCE (Recov_fdce_C_CLR)     -0.405    14.841    clkd1/nbc1/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                  8.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 clkd1/comp1/resetSignal_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/nbc1/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (40.036%)  route 0.279ns (59.964%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.595     1.514    clkd1/comp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  clkd1/comp1/resetSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  clkd1/comp1/resetSignal_reg/Q
                         net (fo=1, routed)           0.136     1.792    clkd1/comp1/resetSignal__0
    SLICE_X5Y110         LUT2 (Prop_lut2_I1_O)        0.045     1.837 f  clkd1/comp1/count[0]_i_2/O
                         net (fo=14, routed)          0.142     1.979    clkd1/nbc1/count_reg[0]_0
    SLICE_X4Y111         FDCE                                         f  clkd1/nbc1/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.866     2.031    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y111         FDCE                                         r  clkd1/nbc1/count_reg[4]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X4Y111         FDCE (Remov_fdce_C_CLR)     -0.092     1.438    clkd1/nbc1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 clkd1/comp1/resetSignal_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/nbc1/count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (40.036%)  route 0.279ns (59.964%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.595     1.514    clkd1/comp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  clkd1/comp1/resetSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  clkd1/comp1/resetSignal_reg/Q
                         net (fo=1, routed)           0.136     1.792    clkd1/comp1/resetSignal__0
    SLICE_X5Y110         LUT2 (Prop_lut2_I1_O)        0.045     1.837 f  clkd1/comp1/count[0]_i_2/O
                         net (fo=14, routed)          0.142     1.979    clkd1/nbc1/count_reg[0]_0
    SLICE_X4Y111         FDCE                                         f  clkd1/nbc1/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.866     2.031    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y111         FDCE                                         r  clkd1/nbc1/count_reg[5]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X4Y111         FDCE (Remov_fdce_C_CLR)     -0.092     1.438    clkd1/nbc1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 clkd1/comp1/resetSignal_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/nbc1/count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (40.036%)  route 0.279ns (59.964%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.595     1.514    clkd1/comp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  clkd1/comp1/resetSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  clkd1/comp1/resetSignal_reg/Q
                         net (fo=1, routed)           0.136     1.792    clkd1/comp1/resetSignal__0
    SLICE_X5Y110         LUT2 (Prop_lut2_I1_O)        0.045     1.837 f  clkd1/comp1/count[0]_i_2/O
                         net (fo=14, routed)          0.142     1.979    clkd1/nbc1/count_reg[0]_0
    SLICE_X4Y111         FDCE                                         f  clkd1/nbc1/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.866     2.031    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y111         FDCE                                         r  clkd1/nbc1/count_reg[6]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X4Y111         FDCE (Remov_fdce_C_CLR)     -0.092     1.438    clkd1/nbc1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 clkd1/comp1/resetSignal_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/nbc1/count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (40.036%)  route 0.279ns (59.964%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.595     1.514    clkd1/comp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  clkd1/comp1/resetSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  clkd1/comp1/resetSignal_reg/Q
                         net (fo=1, routed)           0.136     1.792    clkd1/comp1/resetSignal__0
    SLICE_X5Y110         LUT2 (Prop_lut2_I1_O)        0.045     1.837 f  clkd1/comp1/count[0]_i_2/O
                         net (fo=14, routed)          0.142     1.979    clkd1/nbc1/count_reg[0]_0
    SLICE_X4Y111         FDCE                                         f  clkd1/nbc1/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.866     2.031    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y111         FDCE                                         r  clkd1/nbc1/count_reg[7]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X4Y111         FDCE (Remov_fdce_C_CLR)     -0.092     1.438    clkd1/nbc1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 clkd1/comp1/resetSignal_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/nbc1/count_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.236%)  route 0.342ns (64.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.595     1.514    clkd1/comp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  clkd1/comp1/resetSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  clkd1/comp1/resetSignal_reg/Q
                         net (fo=1, routed)           0.136     1.792    clkd1/comp1/resetSignal__0
    SLICE_X5Y110         LUT2 (Prop_lut2_I1_O)        0.045     1.837 f  clkd1/comp1/count[0]_i_2/O
                         net (fo=14, routed)          0.206     2.042    clkd1/nbc1/count_reg[0]_0
    SLICE_X4Y112         FDCE                                         f  clkd1/nbc1/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.863     2.029    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y112         FDCE                                         r  clkd1/nbc1/count_reg[10]/C
                         clock pessimism             -0.500     1.528    
    SLICE_X4Y112         FDCE (Remov_fdce_C_CLR)     -0.092     1.436    clkd1/nbc1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 clkd1/comp1/resetSignal_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/nbc1/count_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.236%)  route 0.342ns (64.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.595     1.514    clkd1/comp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  clkd1/comp1/resetSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  clkd1/comp1/resetSignal_reg/Q
                         net (fo=1, routed)           0.136     1.792    clkd1/comp1/resetSignal__0
    SLICE_X5Y110         LUT2 (Prop_lut2_I1_O)        0.045     1.837 f  clkd1/comp1/count[0]_i_2/O
                         net (fo=14, routed)          0.206     2.042    clkd1/nbc1/count_reg[0]_0
    SLICE_X4Y112         FDCE                                         f  clkd1/nbc1/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.863     2.029    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y112         FDCE                                         r  clkd1/nbc1/count_reg[11]/C
                         clock pessimism             -0.500     1.528    
    SLICE_X4Y112         FDCE (Remov_fdce_C_CLR)     -0.092     1.436    clkd1/nbc1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 clkd1/comp1/resetSignal_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/nbc1/count_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.236%)  route 0.342ns (64.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.595     1.514    clkd1/comp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  clkd1/comp1/resetSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  clkd1/comp1/resetSignal_reg/Q
                         net (fo=1, routed)           0.136     1.792    clkd1/comp1/resetSignal__0
    SLICE_X5Y110         LUT2 (Prop_lut2_I1_O)        0.045     1.837 f  clkd1/comp1/count[0]_i_2/O
                         net (fo=14, routed)          0.206     2.042    clkd1/nbc1/count_reg[0]_0
    SLICE_X4Y112         FDCE                                         f  clkd1/nbc1/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.863     2.029    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y112         FDCE                                         r  clkd1/nbc1/count_reg[8]/C
                         clock pessimism             -0.500     1.528    
    SLICE_X4Y112         FDCE (Remov_fdce_C_CLR)     -0.092     1.436    clkd1/nbc1/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 clkd1/comp1/resetSignal_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/nbc1/count_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.236%)  route 0.342ns (64.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.595     1.514    clkd1/comp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  clkd1/comp1/resetSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  clkd1/comp1/resetSignal_reg/Q
                         net (fo=1, routed)           0.136     1.792    clkd1/comp1/resetSignal__0
    SLICE_X5Y110         LUT2 (Prop_lut2_I1_O)        0.045     1.837 f  clkd1/comp1/count[0]_i_2/O
                         net (fo=14, routed)          0.206     2.042    clkd1/nbc1/count_reg[0]_0
    SLICE_X4Y112         FDCE                                         f  clkd1/nbc1/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.863     2.029    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y112         FDCE                                         r  clkd1/nbc1/count_reg[9]/C
                         clock pessimism             -0.500     1.528    
    SLICE_X4Y112         FDCE (Remov_fdce_C_CLR)     -0.092     1.436    clkd1/nbc1/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 clkd1/comp1/resetSignal_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/nbc1/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.186ns (32.652%)  route 0.384ns (67.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.595     1.514    clkd1/comp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  clkd1/comp1/resetSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  clkd1/comp1/resetSignal_reg/Q
                         net (fo=1, routed)           0.136     1.792    clkd1/comp1/resetSignal__0
    SLICE_X5Y110         LUT2 (Prop_lut2_I1_O)        0.045     1.837 f  clkd1/comp1/count[0]_i_2/O
                         net (fo=14, routed)          0.247     2.084    clkd1/nbc1/count_reg[0]_0
    SLICE_X4Y110         FDCE                                         f  clkd1/nbc1/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.866     2.031    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  clkd1/nbc1/count_reg[0]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X4Y110         FDCE (Remov_fdce_C_CLR)     -0.092     1.435    clkd1/nbc1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 clkd1/comp1/resetSignal_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkd1/nbc1/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.186ns (32.652%)  route 0.384ns (67.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.595     1.514    clkd1/comp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  clkd1/comp1/resetSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  clkd1/comp1/resetSignal_reg/Q
                         net (fo=1, routed)           0.136     1.792    clkd1/comp1/resetSignal__0
    SLICE_X5Y110         LUT2 (Prop_lut2_I1_O)        0.045     1.837 f  clkd1/comp1/count[0]_i_2/O
                         net (fo=14, routed)          0.247     2.084    clkd1/nbc1/count_reg[0]_0
    SLICE_X4Y110         FDCE                                         f  clkd1/nbc1/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.866     2.031    clkd1/nbc1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  clkd1/nbc1/count_reg[1]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X4Y110         FDCE (Remov_fdce_C_CLR)     -0.092     1.435    clkd1/nbc1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.649    





