Analysis & Synthesis report for fir_dac
Fri May 09 10:54:40 2014
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for fir:fir_top|rom_top:u1|sin1:u3|altsyncram:altsyncram_component|altsyncram_m081:auto_generated
 13. Source assignments for fir:fir_top|rom_top:u1|sin2:u7|altsyncram:altsyncram_component|altsyncram_vn71:auto_generated
 14. Parameter Settings for User Entity Instance: fir:fir_top|rom_top:u1|sin1:u3|altsyncram:altsyncram_component
 15. Parameter Settings for User Entity Instance: fir:fir_top|rom_top:u1|sin2:u7|altsyncram:altsyncram_component
 16. Parameter Settings for Inferred Entity Instance: fir:fir_top|lpm_divide:Div1
 17. Parameter Settings for Inferred Entity Instance: fir:fir_top|lpm_divide:Div0
 18. Parameter Settings for Inferred Entity Instance: fir:fir_top|lpm_mult:Mult2
 19. Parameter Settings for Inferred Entity Instance: fir:fir_top|lpm_mult:Mult1
 20. Parameter Settings for Inferred Entity Instance: fir:fir_top|lpm_mult:Mult0
 21. Parameter Settings for Inferred Entity Instance: fir:fir_top|lpm_mult:Mult4
 22. Parameter Settings for Inferred Entity Instance: fir:fir_top|lpm_mult:Mult3
 23. Parameter Settings for Inferred Entity Instance: fir:fir_top|lpm_mult:Mult5
 24. altsyncram Parameter Settings by Entity Instance
 25. lpm_mult Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "fir:fir_top|rom_top:u1|adder_32:u5"
 27. Port Connectivity Checks: "fir:fir_top|rom_top:u1|adder_32:u1"
 28. Port Connectivity Checks: "fir:fir_top|rom_top:u1"
 29. Port Connectivity Checks: "fir:fir_top"
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 09 10:54:40 2014    ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                      ; fir_dac                                  ;
; Top-level Entity Name              ; fir_dac                                  ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 1,806                                    ;
;     Total combinational functions  ; 1,616                                    ;
;     Dedicated logic registers      ; 338                                      ;
; Total registers                    ; 338                                      ;
; Total pins                         ; 6                                        ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 17,408                                   ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP2C5T144C8        ;                    ;
; Top-level entity name                                          ; fir_dac            ; fir_dac            ;
; Family name                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+
; fir_dac.v                        ; yes             ; User Verilog HDL File        ; G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v                    ;
; key.v                            ; yes             ; User Verilog HDL File        ; G:/project/基于FPGA的数字滤波器/fir_dac/key.v                        ;
; TLC615.v                         ; yes             ; User Verilog HDL File        ; G:/project/基于FPGA的数字滤波器/fir_dac/TLC615.v                     ;
; fir.v                            ; yes             ; User Verilog HDL File        ; G:/project/基于FPGA的数字滤波器/fir_dac/fir.v                        ;
; rom_top.v                        ; yes             ; User Verilog HDL File        ; G:/project/基于FPGA的数字滤波器/fir_dac/rom_top.v                    ;
; reg32.v                          ; yes             ; User Verilog HDL File        ; G:/project/基于FPGA的数字滤波器/fir_dac/reg32.v                      ;
; adder_32.v                       ; yes             ; User Verilog HDL File        ; G:/project/基于FPGA的数字滤波器/fir_dac/adder_32.v                   ;
; sin1.v                           ; yes             ; User Wizard-Generated File   ; G:/project/基于FPGA的数字滤波器/fir_dac/sin1.v                       ;
; sin2.v                           ; yes             ; User Wizard-Generated File   ; G:/project/基于FPGA的数字滤波器/fir_dac/sin2.v                       ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/altsyncram.tdf          ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/stratix_ram_block.inc   ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/lpm_mux.inc             ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/lpm_decode.inc          ;
; aglobal90.inc                    ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/aglobal90.inc           ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/a_rdenreg.inc           ;
; altrom.inc                       ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/altrom.inc              ;
; altram.inc                       ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/altram.inc              ;
; altdpram.inc                     ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/altdpram.inc            ;
; altqpram.inc                     ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/altqpram.inc            ;
; db/altsyncram_m081.tdf           ; yes             ; Auto-Generated Megafunction  ; G:/project/基于FPGA的数字滤波器/fir_dac/db/altsyncram_m081.tdf       ;
; db/altsyncram_vn71.tdf           ; yes             ; Auto-Generated Megafunction  ; G:/project/基于FPGA的数字滤波器/fir_dac/db/altsyncram_vn71.tdf       ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/lpm_divide.tdf          ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/abs_divider.inc         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/sign_div_unsign.inc     ;
; db/lpm_divide_1gm.tdf            ; yes             ; Auto-Generated Megafunction  ; G:/project/基于FPGA的数字滤波器/fir_dac/db/lpm_divide_1gm.tdf        ;
; db/sign_div_unsign_bnh.tdf       ; yes             ; Auto-Generated Megafunction  ; G:/project/基于FPGA的数字滤波器/fir_dac/db/sign_div_unsign_bnh.tdf   ;
; db/alt_u_div_d5f.tdf             ; yes             ; Auto-Generated Megafunction  ; G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf         ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/project/基于FPGA的数字滤波器/fir_dac/db/add_sub_lkc.tdf           ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/project/基于FPGA的数字滤波器/fir_dac/db/add_sub_mkc.tdf           ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/lpm_mult.tdf            ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/lpm_add_sub.inc         ;
; multcore.inc                     ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/multcore.inc            ;
; bypassff.inc                     ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/bypassff.inc            ;
; altshift.inc                     ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/altshift.inc            ;
; multcore.tdf                     ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/multcore.tdf            ;
; csa_add.inc                      ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/csa_add.inc             ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/mpar_add.inc            ;
; muleabz.inc                      ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/muleabz.inc             ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/mul_lfrg.inc            ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/mul_boothc.inc          ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/alt_ded_mult.inc        ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/dffpipe.inc             ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/mpar_add.tdf            ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;
; addcore.inc                      ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/addcore.inc             ;
; look_add.inc                     ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/look_add.inc            ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;
; alt_mercury_add_sub.inc          ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/alt_mercury_add_sub.inc ;
; db/add_sub_2ch.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/project/基于FPGA的数字滤波器/fir_dac/db/add_sub_2ch.tdf           ;
; db/add_sub_6ch.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/project/基于FPGA的数字滤波器/fir_dac/db/add_sub_6ch.tdf           ;
; altshift.tdf                     ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/altshift.tdf            ;
; db/add_sub_4ch.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/project/基于FPGA的数字滤波器/fir_dac/db/add_sub_4ch.tdf           ;
; db/add_sub_8ch.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/project/基于FPGA的数字滤波器/fir_dac/db/add_sub_8ch.tdf           ;
; db/add_sub_3ch.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/project/基于FPGA的数字滤波器/fir_dac/db/add_sub_3ch.tdf           ;
; db/add_sub_7ch.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/project/基于FPGA的数字滤波器/fir_dac/db/add_sub_7ch.tdf           ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimated Total logic elements              ; 1,806   ;
;                                             ;         ;
; Total combinational functions               ; 1616    ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 302     ;
;     -- 3 input functions                    ; 716     ;
;     -- <=2 input functions                  ; 598     ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 814     ;
;     -- arithmetic mode                      ; 802     ;
;                                             ;         ;
; Total registers                             ; 338     ;
;     -- Dedicated logic registers            ; 338     ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 6       ;
; Total memory bits                           ; 17408   ;
; Maximum fan-out node                        ; reset_n ;
; Maximum fan-out                             ; 313     ;
; Total fan-out                               ; 5582    ;
; Average fan-out                             ; 2.82    ;
+---------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                         ; Library Name ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |fir_dac                                          ; 1616 (0)          ; 338 (0)      ; 17408       ; 0            ; 0       ; 0         ; 6    ; 0            ; |fir_dac                                                                                                                                    ; work         ;
;    |TLC5615:tlc5615_top|                          ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|TLC5615:tlc5615_top                                                                                                                ; work         ;
;    |fir:fir_top|                                  ; 1581 (476)        ; 313 (253)    ; 17408       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top                                                                                                                        ; work         ;
;       |lpm_divide:Div0|                           ; 332 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_divide:Div0                                                                                                        ; work         ;
;          |lpm_divide_1gm:auto_generated|          ; 332 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_divide:Div0|lpm_divide_1gm:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_bnh:divider|         ; 332 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider                                              ; work         ;
;                |alt_u_div_d5f:divider|            ; 332 (332)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider                        ; work         ;
;       |lpm_divide:Div1|                           ; 439 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_divide:Div1                                                                                                        ; work         ;
;          |lpm_divide_1gm:auto_generated|          ; 439 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_bnh:divider|         ; 439 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider                                              ; work         ;
;                |alt_u_div_d5f:divider|            ; 439 (439)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider                        ; work         ;
;       |lpm_mult:Mult0|                            ; 37 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult0                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 37 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult0|multcore:mult_core                                                                                      ; work         ;
;             |mpar_add:padder|                     ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|             ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                   |add_sub_3ch:auto_generated|    ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_3ch:auto_generated                      ; work         ;
;                |mpar_add:sub_par_add|             ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_7ch:auto_generated| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7ch:auto_generated ; work         ;
;       |lpm_mult:Mult1|                            ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult1                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 56 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult1|multcore:mult_core                                                                                      ; work         ;
;             |mpar_add:padder|                     ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|             ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                   |add_sub_4ch:auto_generated|    ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated                      ; work         ;
;                |mpar_add:sub_par_add|             ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_8ch:auto_generated| ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_8ch:auto_generated ; work         ;
;       |lpm_mult:Mult2|                            ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult2                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 35 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult2|multcore:mult_core                                                                                      ; work         ;
;             |mpar_add:padder|                     ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|             ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                   |add_sub_2ch:auto_generated|    ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated                      ; work         ;
;                |mpar_add:sub_par_add|             ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_6ch:auto_generated| ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated ; work         ;
;       |lpm_mult:Mult3|                            ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult3                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 43 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult3|multcore:mult_core                                                                                      ; work         ;
;             |mpar_add:padder|                     ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|             ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                   |add_sub_3ch:auto_generated|    ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_3ch:auto_generated                      ; work         ;
;                |mpar_add:sub_par_add|             ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_7ch:auto_generated| ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7ch:auto_generated ; work         ;
;       |lpm_mult:Mult4|                            ; 52 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult4                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 52 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult4|multcore:mult_core                                                                                      ; work         ;
;             |mpar_add:padder|                     ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|             ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                   |add_sub_3ch:auto_generated|    ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_3ch:auto_generated                      ; work         ;
;                |mpar_add:sub_par_add|             ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_7ch:auto_generated| ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7ch:auto_generated ; work         ;
;       |lpm_mult:Mult5|                            ; 48 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult5                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 48 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult5|multcore:mult_core                                                                                      ; work         ;
;             |mpar_add:padder|                     ; 22 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|             ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                   |add_sub_3ch:auto_generated|    ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_3ch:auto_generated                      ; work         ;
;                |mpar_add:sub_par_add|             ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_7ch:auto_generated| ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7ch:auto_generated ; work         ;
;       |rom_top:u1|                                ; 63 (0)            ; 60 (0)       ; 17408       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|rom_top:u1                                                                                                             ; work         ;
;          |reg32:u2|                               ; 32 (32)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|rom_top:u1|reg32:u2                                                                                                    ; work         ;
;          |reg32:u6|                               ; 31 (31)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|rom_top:u1|reg32:u6                                                                                                    ; work         ;
;          |sin1:u3|                                ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|rom_top:u1|sin1:u3                                                                                                     ; work         ;
;             |altsyncram:altsyncram_component|     ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|rom_top:u1|sin1:u3|altsyncram:altsyncram_component                                                                     ; work         ;
;                |altsyncram_m081:auto_generated|   ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|rom_top:u1|sin1:u3|altsyncram:altsyncram_component|altsyncram_m081:auto_generated                                      ; work         ;
;          |sin2:u7|                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|rom_top:u1|sin2:u7                                                                                                     ; work         ;
;             |altsyncram:altsyncram_component|     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|rom_top:u1|sin2:u7|altsyncram:altsyncram_component                                                                     ; work         ;
;                |altsyncram_vn71:auto_generated|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|fir:fir_top|rom_top:u1|sin2:u7|altsyncram:altsyncram_component|altsyncram_vn71:auto_generated                                      ; work         ;
;    |key:key_top|                                  ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_dac|key:key_top                                                                                                                        ; work         ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-------------+
; Name                                                                                                     ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF         ;
+----------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-------------+
; fir:fir_top|rom_top:u1|sin1:u3|altsyncram:altsyncram_component|altsyncram_m081:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 9            ; --           ; --           ; 9216 ; sin_rom.mif ;
; fir:fir_top|rom_top:u1|sin2:u7|altsyncram:altsyncram_component|altsyncram_vn71:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 8            ; --           ; --           ; 8192 ; sin_8.mif   ;
+----------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-------------+


+-------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                    ;
+---------------------------------------------+---------------------------------------------------------+
; Register name                               ; Reason for Removal                                      ;
+---------------------------------------------+---------------------------------------------------------+
; fir:fir_top|t[0][9]                         ; Merged with fir:fir_top|t1[0][9]                        ;
; fir:fir_top|t[0][8]                         ; Merged with fir:fir_top|t1[0][8]                        ;
; fir:fir_top|t[0][7]                         ; Merged with fir:fir_top|t1[0][7]                        ;
; fir:fir_top|t[0][6]                         ; Merged with fir:fir_top|t1[0][6]                        ;
; fir:fir_top|t[0][5]                         ; Merged with fir:fir_top|t1[0][5]                        ;
; fir:fir_top|t[0][4]                         ; Merged with fir:fir_top|t1[0][4]                        ;
; fir:fir_top|t[0][3]                         ; Merged with fir:fir_top|t1[0][3]                        ;
; fir:fir_top|t[0][2]                         ; Merged with fir:fir_top|t1[0][2]                        ;
; fir:fir_top|t[0][1]                         ; Merged with fir:fir_top|t1[0][1]                        ;
; fir:fir_top|t[0][0]                         ; Merged with fir:fir_top|t1[0][0]                        ;
; fir:fir_top|t1[1][9]                        ; Merged with fir:fir_top|t[1][9]                         ;
; fir:fir_top|t1[1][8]                        ; Merged with fir:fir_top|t[1][8]                         ;
; fir:fir_top|t1[1][7]                        ; Merged with fir:fir_top|t[1][7]                         ;
; fir:fir_top|t1[1][6]                        ; Merged with fir:fir_top|t[1][6]                         ;
; fir:fir_top|t1[1][5]                        ; Merged with fir:fir_top|t[1][5]                         ;
; fir:fir_top|t1[1][4]                        ; Merged with fir:fir_top|t[1][4]                         ;
; fir:fir_top|t1[1][3]                        ; Merged with fir:fir_top|t[1][3]                         ;
; fir:fir_top|t1[1][2]                        ; Merged with fir:fir_top|t[1][2]                         ;
; fir:fir_top|t1[1][1]                        ; Merged with fir:fir_top|t[1][1]                         ;
; fir:fir_top|t1[1][0]                        ; Merged with fir:fir_top|t[1][0]                         ;
; fir:fir_top|t[2][9]                         ; Merged with fir:fir_top|t1[2][9]                        ;
; fir:fir_top|t[2][8]                         ; Merged with fir:fir_top|t1[2][8]                        ;
; fir:fir_top|t[2][7]                         ; Merged with fir:fir_top|t1[2][7]                        ;
; fir:fir_top|t[2][6]                         ; Merged with fir:fir_top|t1[2][6]                        ;
; fir:fir_top|t[2][5]                         ; Merged with fir:fir_top|t1[2][5]                        ;
; fir:fir_top|t[2][4]                         ; Merged with fir:fir_top|t1[2][4]                        ;
; fir:fir_top|t[2][3]                         ; Merged with fir:fir_top|t1[2][3]                        ;
; fir:fir_top|t[2][2]                         ; Merged with fir:fir_top|t1[2][2]                        ;
; fir:fir_top|t[2][1]                         ; Merged with fir:fir_top|t1[2][1]                        ;
; fir:fir_top|t[2][0]                         ; Merged with fir:fir_top|t1[2][0]                        ;
; fir:fir_top|t1[3][9]                        ; Merged with fir:fir_top|t[3][9]                         ;
; fir:fir_top|t1[3][8]                        ; Merged with fir:fir_top|t[3][8]                         ;
; fir:fir_top|t1[3][7]                        ; Merged with fir:fir_top|t[3][7]                         ;
; fir:fir_top|t1[3][6]                        ; Merged with fir:fir_top|t[3][6]                         ;
; fir:fir_top|t1[3][5]                        ; Merged with fir:fir_top|t[3][5]                         ;
; fir:fir_top|t1[3][4]                        ; Merged with fir:fir_top|t[3][4]                         ;
; fir:fir_top|t1[3][3]                        ; Merged with fir:fir_top|t[3][3]                         ;
; fir:fir_top|t1[3][2]                        ; Merged with fir:fir_top|t[3][2]                         ;
; fir:fir_top|t1[3][1]                        ; Merged with fir:fir_top|t[3][1]                         ;
; fir:fir_top|t1[3][0]                        ; Merged with fir:fir_top|t[3][0]                         ;
; fir:fir_top|t[4][9]                         ; Merged with fir:fir_top|t1[4][9]                        ;
; fir:fir_top|t[4][8]                         ; Merged with fir:fir_top|t1[4][8]                        ;
; fir:fir_top|t[4][7]                         ; Merged with fir:fir_top|t1[4][7]                        ;
; fir:fir_top|t[4][6]                         ; Merged with fir:fir_top|t1[4][6]                        ;
; fir:fir_top|t[4][5]                         ; Merged with fir:fir_top|t1[4][5]                        ;
; fir:fir_top|t[4][4]                         ; Merged with fir:fir_top|t1[4][4]                        ;
; fir:fir_top|t[4][3]                         ; Merged with fir:fir_top|t1[4][3]                        ;
; fir:fir_top|t[4][2]                         ; Merged with fir:fir_top|t1[4][2]                        ;
; fir:fir_top|t[4][1]                         ; Merged with fir:fir_top|t1[4][1]                        ;
; fir:fir_top|t[4][0]                         ; Merged with fir:fir_top|t1[4][0]                        ;
; fir:fir_top|t1[5][9]                        ; Merged with fir:fir_top|t[5][9]                         ;
; fir:fir_top|t1[5][8]                        ; Merged with fir:fir_top|t[5][8]                         ;
; fir:fir_top|t1[5][7]                        ; Merged with fir:fir_top|t[5][7]                         ;
; fir:fir_top|t1[5][6]                        ; Merged with fir:fir_top|t[5][6]                         ;
; fir:fir_top|t1[5][5]                        ; Merged with fir:fir_top|t[5][5]                         ;
; fir:fir_top|t1[5][4]                        ; Merged with fir:fir_top|t[5][4]                         ;
; fir:fir_top|t1[5][3]                        ; Merged with fir:fir_top|t[5][3]                         ;
; fir:fir_top|t1[5][2]                        ; Merged with fir:fir_top|t[5][2]                         ;
; fir:fir_top|t1[5][1]                        ; Merged with fir:fir_top|t[5][1]                         ;
; fir:fir_top|t1[5][0]                        ; Merged with fir:fir_top|t[5][0]                         ;
; fir:fir_top|t[6][9]                         ; Merged with fir:fir_top|t1[6][9]                        ;
; fir:fir_top|t[6][8]                         ; Merged with fir:fir_top|t1[6][8]                        ;
; fir:fir_top|t[6][7]                         ; Merged with fir:fir_top|t1[6][7]                        ;
; fir:fir_top|t[6][6]                         ; Merged with fir:fir_top|t1[6][6]                        ;
; fir:fir_top|t[6][5]                         ; Merged with fir:fir_top|t1[6][5]                        ;
; fir:fir_top|t[6][4]                         ; Merged with fir:fir_top|t1[6][4]                        ;
; fir:fir_top|t[6][3]                         ; Merged with fir:fir_top|t1[6][3]                        ;
; fir:fir_top|t[6][2]                         ; Merged with fir:fir_top|t1[6][2]                        ;
; fir:fir_top|t[6][1]                         ; Merged with fir:fir_top|t1[6][1]                        ;
; fir:fir_top|t[6][0]                         ; Merged with fir:fir_top|t1[6][0]                        ;
; fir:fir_top|t1[7][9]                        ; Merged with fir:fir_top|t[7][9]                         ;
; fir:fir_top|t1[7][8]                        ; Merged with fir:fir_top|t[7][8]                         ;
; fir:fir_top|t1[7][7]                        ; Merged with fir:fir_top|t[7][7]                         ;
; fir:fir_top|t1[7][6]                        ; Merged with fir:fir_top|t[7][6]                         ;
; fir:fir_top|t1[7][5]                        ; Merged with fir:fir_top|t[7][5]                         ;
; fir:fir_top|t1[7][4]                        ; Merged with fir:fir_top|t[7][4]                         ;
; fir:fir_top|t1[7][3]                        ; Merged with fir:fir_top|t[7][3]                         ;
; fir:fir_top|t1[7][2]                        ; Merged with fir:fir_top|t[7][2]                         ;
; fir:fir_top|t1[7][1]                        ; Merged with fir:fir_top|t[7][1]                         ;
; fir:fir_top|t1[7][0]                        ; Merged with fir:fir_top|t[7][0]                         ;
; fir:fir_top|rom_top:u1|reg32:u6|data_out[0] ; Stuck at GND due to stuck port data_in                  ;
; fir:fir_top|rom_top:u1|reg32:u2|data_out[0] ; Merged with fir:fir_top|rom_top:u1|reg32:u6|data_out[1] ;
; fir:fir_top|rom_top:u1|reg32:u6|data_out[1] ; Merged with fir:fir_top|clk_cnt[0]                      ;
; fir:fir_top|rom_top:u1|reg32:u6|data_out[2] ; Merged with fir:fir_top|rom_top:u1|reg32:u2|data_out[1] ;
; Total Number of Removed Registers = 84      ;                                                         ;
+---------------------------------------------+---------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 338   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 113   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 200   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; TLC5615:tlc5615_top|cs                 ; 3       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fir_dac|TLC5615:tlc5615_top|count1[3] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for fir:fir_top|rom_top:u1|sin1:u3|altsyncram:altsyncram_component|altsyncram_m081:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for fir:fir_top|rom_top:u1|sin2:u7|altsyncram:altsyncram_component|altsyncram_vn71:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir:fir_top|rom_top:u1|sin1:u3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                         ;
; WIDTH_A                            ; 9                    ; Signed Integer                                  ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                  ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; sin_rom.mif          ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_m081      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir:fir_top|rom_top:u1|sin2:u7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                  ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                  ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; sin_8.mif            ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_vn71      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir:fir_top|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                            ;
; LPM_WIDTHD             ; 10             ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_1gm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir:fir_top|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                            ;
; LPM_WIDTHD             ; 10             ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_1gm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir:fir_top|lpm_mult:Mult2       ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 7          ; Untyped             ;
; LPM_WIDTHB                                     ; 11         ; Untyped             ;
; LPM_WIDTHP                                     ; 18         ; Untyped             ;
; LPM_WIDTHR                                     ; 18         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir:fir_top|lpm_mult:Mult1       ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 9          ; Untyped             ;
; LPM_WIDTHB                                     ; 11         ; Untyped             ;
; LPM_WIDTHP                                     ; 20         ; Untyped             ;
; LPM_WIDTHR                                     ; 20         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir:fir_top|lpm_mult:Mult0       ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8          ; Untyped             ;
; LPM_WIDTHB                                     ; 11         ; Untyped             ;
; LPM_WIDTHP                                     ; 19         ; Untyped             ;
; LPM_WIDTHR                                     ; 19         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir:fir_top|lpm_mult:Mult4       ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8          ; Untyped             ;
; LPM_WIDTHB                                     ; 11         ; Untyped             ;
; LPM_WIDTHP                                     ; 19         ; Untyped             ;
; LPM_WIDTHR                                     ; 19         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir:fir_top|lpm_mult:Mult3       ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8          ; Untyped             ;
; LPM_WIDTHB                                     ; 11         ; Untyped             ;
; LPM_WIDTHP                                     ; 19         ; Untyped             ;
; LPM_WIDTHR                                     ; 19         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir:fir_top|lpm_mult:Mult5       ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8          ; Untyped             ;
; LPM_WIDTHB                                     ; 10         ; Untyped             ;
; LPM_WIDTHP                                     ; 18         ; Untyped             ;
; LPM_WIDTHR                                     ; 18         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                           ;
+-------------------------------------------+----------------------------------------------------------------+
; Name                                      ; Value                                                          ;
+-------------------------------------------+----------------------------------------------------------------+
; Number of entity instances                ; 2                                                              ;
; Entity Instance                           ; fir:fir_top|rom_top:u1|sin1:u3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                            ;
;     -- WIDTH_A                            ; 9                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 1                                                              ;
;     -- NUMWORDS_B                         ; 1                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
; Entity Instance                           ; fir:fir_top|rom_top:u1|sin2:u7|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                            ;
;     -- WIDTH_A                            ; 8                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 1                                                              ;
;     -- NUMWORDS_B                         ; 1                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
+-------------------------------------------+----------------------------------------------------------------+


+--------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                     ;
+---------------------------------------+----------------------------+
; Name                                  ; Value                      ;
+---------------------------------------+----------------------------+
; Number of entity instances            ; 6                          ;
; Entity Instance                       ; fir:fir_top|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 7                          ;
;     -- LPM_WIDTHB                     ; 11                         ;
;     -- LPM_WIDTHP                     ; 18                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; YES                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                         ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
; Entity Instance                       ; fir:fir_top|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 9                          ;
;     -- LPM_WIDTHB                     ; 11                         ;
;     -- LPM_WIDTHP                     ; 20                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; YES                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                         ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
; Entity Instance                       ; fir:fir_top|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                          ;
;     -- LPM_WIDTHB                     ; 11                         ;
;     -- LPM_WIDTHP                     ; 19                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; YES                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                         ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
; Entity Instance                       ; fir:fir_top|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 8                          ;
;     -- LPM_WIDTHB                     ; 11                         ;
;     -- LPM_WIDTHP                     ; 19                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; YES                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                         ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
; Entity Instance                       ; fir:fir_top|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 8                          ;
;     -- LPM_WIDTHB                     ; 11                         ;
;     -- LPM_WIDTHP                     ; 19                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; YES                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                         ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
; Entity Instance                       ; fir:fir_top|lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 8                          ;
;     -- LPM_WIDTHB                     ; 10                         ;
;     -- LPM_WIDTHP                     ; 18                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; YES                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                         ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
+---------------------------------------+----------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "fir:fir_top|rom_top:u1|adder_32:u5" ;
+---------------+-------+----------+-----------------------------+
; Port          ; Type  ; Severity ; Details                     ;
+---------------+-------+----------+-----------------------------+
; data1[20..19] ; Input ; Info     ; Stuck at VCC                ;
; data1[17..15] ; Input ; Info     ; Stuck at VCC                ;
; data1[10..9]  ; Input ; Info     ; Stuck at VCC                ;
; data1[6..5]   ; Input ; Info     ; Stuck at VCC                ;
; data1[3..1]   ; Input ; Info     ; Stuck at VCC                ;
; data1[31..21] ; Input ; Info     ; Stuck at GND                ;
; data1[14..11] ; Input ; Info     ; Stuck at GND                ;
; data1[8..7]   ; Input ; Info     ; Stuck at GND                ;
; data1[18]     ; Input ; Info     ; Stuck at GND                ;
; data1[4]      ; Input ; Info     ; Stuck at GND                ;
; data1[0]      ; Input ; Info     ; Stuck at GND                ;
+---------------+-------+----------+-----------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "fir:fir_top|rom_top:u1|adder_32:u1" ;
+---------------+-------+----------+-----------------------------+
; Port          ; Type  ; Severity ; Details                     ;
+---------------+-------+----------+-----------------------------+
; data1[11..7]  ; Input ; Info     ; Stuck at VCC                ;
; data1[1..0]   ; Input ; Info     ; Stuck at VCC                ;
; data1[31..17] ; Input ; Info     ; Stuck at GND                ;
; data1[13..12] ; Input ; Info     ; Stuck at GND                ;
; data1[6..4]   ; Input ; Info     ; Stuck at GND                ;
; data1[16]     ; Input ; Info     ; Stuck at VCC                ;
; data1[15]     ; Input ; Info     ; Stuck at GND                ;
; data1[14]     ; Input ; Info     ; Stuck at VCC                ;
; data1[3]      ; Input ; Info     ; Stuck at VCC                ;
; data1[2]      ; Input ; Info     ; Stuck at GND                ;
+---------------+-------+----------+-----------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "fir:fir_top|rom_top:u1"       ;
+-------------+--------+----------+------------------------+
; Port        ; Type   ; Severity ; Details                ;
+-------------+--------+----------+------------------------+
; q           ; Output ; Info     ; Explicitly unconnected ;
; dds_tri_out ; Output ; Info     ; Explicitly unconnected ;
+-------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fir:fir_top"                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; data_in ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Fri May 09 10:54:15 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fir_dac -c fir_dac
Info: Found 1 design units, including 1 entities, in source file fir_dac.v
    Info: Found entity 1: fir_dac
Info: Found 1 design units, including 1 entities, in source file key.v
    Info: Found entity 1: key
Info: Found 1 design units, including 1 entities, in source file TLC615.v
    Info: Found entity 1: TLC5615
Info: Found 1 design units, including 1 entities, in source file fir.v
    Info: Found entity 1: fir
Info: Found 1 design units, including 1 entities, in source file rom_top.v
    Info: Found entity 1: rom_top
Info: Found 1 design units, including 1 entities, in source file reg32.v
    Info: Found entity 1: reg32
Info: Found 1 design units, including 1 entities, in source file adder_32.v
    Info: Found entity 1: adder_32
Info: Found 1 design units, including 1 entities, in source file sin1.v
    Info: Found entity 1: sin1
Info: Found 1 design units, including 1 entities, in source file sin2.v
    Info: Found entity 1: sin2
Info: Elaborating entity "fir_dac" for the top level hierarchy
Info: Elaborating entity "fir" for hierarchy "fir:fir_top"
Info: Elaborating entity "rom_top" for hierarchy "fir:fir_top|rom_top:u1"
Info: Elaborating entity "adder_32" for hierarchy "fir:fir_top|rom_top:u1|adder_32:u1"
Info: Elaborating entity "reg32" for hierarchy "fir:fir_top|rom_top:u1|reg32:u2"
Info: Elaborating entity "sin1" for hierarchy "fir:fir_top|rom_top:u1|sin1:u3"
Info: Elaborating entity "altsyncram" for hierarchy "fir:fir_top|rom_top:u1|sin1:u3|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "fir:fir_top|rom_top:u1|sin1:u3|altsyncram:altsyncram_component"
Info: Instantiated megafunction "fir:fir_top|rom_top:u1|sin1:u3|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "sin_rom.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "width_a" = "9"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_m081.tdf
    Info: Found entity 1: altsyncram_m081
Info: Elaborating entity "altsyncram_m081" for hierarchy "fir:fir_top|rom_top:u1|sin1:u3|altsyncram:altsyncram_component|altsyncram_m081:auto_generated"
Info: Elaborating entity "sin2" for hierarchy "fir:fir_top|rom_top:u1|sin2:u7"
Info: Elaborating entity "altsyncram" for hierarchy "fir:fir_top|rom_top:u1|sin2:u7|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "fir:fir_top|rom_top:u1|sin2:u7|altsyncram:altsyncram_component"
Info: Instantiated megafunction "fir:fir_top|rom_top:u1|sin2:u7|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "sin_8.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vn71.tdf
    Info: Found entity 1: altsyncram_vn71
Info: Elaborating entity "altsyncram_vn71" for hierarchy "fir:fir_top|rom_top:u1|sin2:u7|altsyncram:altsyncram_component|altsyncram_vn71:auto_generated"
Info: Elaborating entity "TLC5615" for hierarchy "TLC5615:tlc5615_top"
Info: Elaborating entity "key" for hierarchy "key:key_top"
Info: Inferred 8 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "fir:fir_top|Div1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "fir:fir_top|Div0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir:fir_top|Mult2"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir:fir_top|Mult1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir:fir_top|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir:fir_top|Mult4"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir:fir_top|Mult3"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir:fir_top|Mult5"
Info: Elaborated megafunction instantiation "fir:fir_top|lpm_divide:Div1"
Info: Instantiated megafunction "fir:fir_top|lpm_divide:Div1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "10"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_1gm.tdf
    Info: Found entity 1: lpm_divide_1gm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf
    Info: Found entity 1: sign_div_unsign_bnh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_d5f.tdf
    Info: Found entity 1: alt_u_div_d5f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Elaborated megafunction instantiation "fir:fir_top|lpm_divide:Div0"
Info: Instantiated megafunction "fir:fir_top|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "10"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Elaborated megafunction instantiation "fir:fir_top|lpm_mult:Mult2"
Info: Instantiated megafunction "fir:fir_top|lpm_mult:Mult2" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "7"
    Info: Parameter "LPM_WIDTHB" = "11"
    Info: Parameter "LPM_WIDTHP" = "18"
    Info: Parameter "LPM_WIDTHR" = "18"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Elaborated megafunction instantiation "fir:fir_top|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "fir:fir_top|lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "fir:fir_top|lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "fir:fir_top|lpm_mult:Mult2"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_2ch.tdf
    Info: Found entity 1: add_sub_2ch
Info: Elaborated megafunction instantiation "fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "fir:fir_top|lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "fir:fir_top|lpm_mult:Mult2"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_6ch.tdf
    Info: Found entity 1: add_sub_6ch
Info: Elaborated megafunction instantiation "fir:fir_top|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "fir:fir_top|lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "fir:fir_top|lpm_mult:Mult1"
Info: Instantiated megafunction "fir:fir_top|lpm_mult:Mult1" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "9"
    Info: Parameter "LPM_WIDTHB" = "11"
    Info: Parameter "LPM_WIDTHP" = "20"
    Info: Parameter "LPM_WIDTHR" = "20"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Elaborated megafunction instantiation "fir:fir_top|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "fir:fir_top|lpm_mult:Mult1"
Info: Elaborated megafunction instantiation "fir:fir_top|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "fir:fir_top|lpm_mult:Mult1"
Info: Elaborated megafunction instantiation "fir:fir_top|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "fir:fir_top|lpm_mult:Mult1"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_4ch.tdf
    Info: Found entity 1: add_sub_4ch
Info: Elaborated megafunction instantiation "fir:fir_top|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "fir:fir_top|lpm_mult:Mult1"
Info: Elaborated megafunction instantiation "fir:fir_top|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "fir:fir_top|lpm_mult:Mult1"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_8ch.tdf
    Info: Found entity 1: add_sub_8ch
Info: Elaborated megafunction instantiation "fir:fir_top|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "fir:fir_top|lpm_mult:Mult1"
Info: Elaborated megafunction instantiation "fir:fir_top|lpm_mult:Mult0"
Info: Instantiated megafunction "fir:fir_top|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "8"
    Info: Parameter "LPM_WIDTHB" = "11"
    Info: Parameter "LPM_WIDTHP" = "19"
    Info: Parameter "LPM_WIDTHR" = "19"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Elaborated megafunction instantiation "fir:fir_top|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "fir:fir_top|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "fir:fir_top|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "fir:fir_top|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "fir:fir_top|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "fir:fir_top|lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_3ch.tdf
    Info: Found entity 1: add_sub_3ch
Info: Elaborated megafunction instantiation "fir:fir_top|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "fir:fir_top|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "fir:fir_top|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "fir:fir_top|lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_7ch.tdf
    Info: Found entity 1: add_sub_7ch
Info: Elaborated megafunction instantiation "fir:fir_top|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "fir:fir_top|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "fir:fir_top|lpm_mult:Mult4"
Info: Instantiated megafunction "fir:fir_top|lpm_mult:Mult4" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "8"
    Info: Parameter "LPM_WIDTHB" = "11"
    Info: Parameter "LPM_WIDTHP" = "19"
    Info: Parameter "LPM_WIDTHR" = "19"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Elaborated megafunction instantiation "fir:fir_top|lpm_mult:Mult3"
Info: Instantiated megafunction "fir:fir_top|lpm_mult:Mult3" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "8"
    Info: Parameter "LPM_WIDTHB" = "11"
    Info: Parameter "LPM_WIDTHP" = "19"
    Info: Parameter "LPM_WIDTHR" = "19"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Elaborated megafunction instantiation "fir:fir_top|lpm_mult:Mult5"
Info: Instantiated megafunction "fir:fir_top|lpm_mult:Mult5" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "8"
    Info: Parameter "LPM_WIDTHB" = "10"
    Info: Parameter "LPM_WIDTHP" = "18"
    Info: Parameter "LPM_WIDTHR" = "18"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Elaborated megafunction instantiation "fir:fir_top|lpm_mult:Mult5|multcore:mult_core", which is child of megafunction instantiation "fir:fir_top|lpm_mult:Mult5"
Info: Elaborated megafunction instantiation "fir:fir_top|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "fir:fir_top|lpm_mult:Mult5"
Info: Found the following redundant logic cells in design
    Info (17048): Logic cell "fir:fir_top|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[2]~18"
    Info (17048): Logic cell "fir:fir_top|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[1]~20"
    Info (17048): Logic cell "fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[1]~18"
Info: Implemented 1832 device resources after synthesis - the final resource count might be different
    Info: Implemented 3 input pins
    Info: Implemented 3 output pins
    Info: Implemented 1809 logic cells
    Info: Implemented 17 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 190 megabytes
    Info: Processing ended: Fri May 09 10:54:40 2014
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:21


