
MD6_OL_NEW_MOTOR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006710  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c2c  080067d0  080067d0  000167d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080073fc  080073fc  000203dc  2**0
                  CONTENTS
  4 .ARM          00000000  080073fc  080073fc  000203dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  080073fc  080073fc  000203dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080073fc  080073fc  000173fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007400  08007400  00017400  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003dc  20000000  08007404  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000474  200003dc  080077e0  000203dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000480  20000850  080077e0  00020850  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000203dc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020404  2**0
                  CONTENTS, READONLY
 13 .debug_line   00034538  00000000  00000000  00020447  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line_str 0000009a  00000000  00000000  0005497f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_info   000323d1  00000000  00000000  00054a19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00007159  00000000  00000000  00086dea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00001748  00000000  00000000  0008df48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084be1  00000000  00000000  0008f690  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 00001cc3  00000000  00000000  00114271  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_loclists 00010049  00000000  00000000  00115f34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_macro  0001aab2  00000000  00000000  00125f7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_frame  00003ff4  00000000  00000000  00140a30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200003dc 	.word	0x200003dc
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080067b8 	.word	0x080067b8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200003e0 	.word	0x200003e0
 8000104:	080067b8 	.word	0x080067b8

08000108 <__gnu_thumb1_case_sqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5609      	ldrsb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			; (mov r8, r8)

0800011c <__gnu_thumb1_case_uqi>:
 800011c:	b402      	push	{r1}
 800011e:	4671      	mov	r1, lr
 8000120:	0849      	lsrs	r1, r1, #1
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	5c09      	ldrb	r1, [r1, r0]
 8000126:	0049      	lsls	r1, r1, #1
 8000128:	448e      	add	lr, r1
 800012a:	bc02      	pop	{r1}
 800012c:	4770      	bx	lr
 800012e:	46c0      	nop			; (mov r8, r8)

08000130 <__udivsi3>:
 8000130:	2200      	movs	r2, #0
 8000132:	0843      	lsrs	r3, r0, #1
 8000134:	428b      	cmp	r3, r1
 8000136:	d374      	bcc.n	8000222 <__udivsi3+0xf2>
 8000138:	0903      	lsrs	r3, r0, #4
 800013a:	428b      	cmp	r3, r1
 800013c:	d35f      	bcc.n	80001fe <__udivsi3+0xce>
 800013e:	0a03      	lsrs	r3, r0, #8
 8000140:	428b      	cmp	r3, r1
 8000142:	d344      	bcc.n	80001ce <__udivsi3+0x9e>
 8000144:	0b03      	lsrs	r3, r0, #12
 8000146:	428b      	cmp	r3, r1
 8000148:	d328      	bcc.n	800019c <__udivsi3+0x6c>
 800014a:	0c03      	lsrs	r3, r0, #16
 800014c:	428b      	cmp	r3, r1
 800014e:	d30d      	bcc.n	800016c <__udivsi3+0x3c>
 8000150:	22ff      	movs	r2, #255	; 0xff
 8000152:	0209      	lsls	r1, r1, #8
 8000154:	ba12      	rev	r2, r2
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d302      	bcc.n	8000162 <__udivsi3+0x32>
 800015c:	1212      	asrs	r2, r2, #8
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	d065      	beq.n	800022e <__udivsi3+0xfe>
 8000162:	0b03      	lsrs	r3, r0, #12
 8000164:	428b      	cmp	r3, r1
 8000166:	d319      	bcc.n	800019c <__udivsi3+0x6c>
 8000168:	e000      	b.n	800016c <__udivsi3+0x3c>
 800016a:	0a09      	lsrs	r1, r1, #8
 800016c:	0bc3      	lsrs	r3, r0, #15
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x46>
 8000172:	03cb      	lsls	r3, r1, #15
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b83      	lsrs	r3, r0, #14
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x52>
 800017e:	038b      	lsls	r3, r1, #14
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b43      	lsrs	r3, r0, #13
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x5e>
 800018a:	034b      	lsls	r3, r1, #13
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b03      	lsrs	r3, r0, #12
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x6a>
 8000196:	030b      	lsls	r3, r1, #12
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0ac3      	lsrs	r3, r0, #11
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x76>
 80001a2:	02cb      	lsls	r3, r1, #11
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a83      	lsrs	r3, r0, #10
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x82>
 80001ae:	028b      	lsls	r3, r1, #10
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a43      	lsrs	r3, r0, #9
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x8e>
 80001ba:	024b      	lsls	r3, r1, #9
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a03      	lsrs	r3, r0, #8
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x9a>
 80001c6:	020b      	lsls	r3, r1, #8
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	d2cd      	bcs.n	800016a <__udivsi3+0x3a>
 80001ce:	09c3      	lsrs	r3, r0, #7
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xa8>
 80001d4:	01cb      	lsls	r3, r1, #7
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0983      	lsrs	r3, r0, #6
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xb4>
 80001e0:	018b      	lsls	r3, r1, #6
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0943      	lsrs	r3, r0, #5
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xc0>
 80001ec:	014b      	lsls	r3, r1, #5
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0903      	lsrs	r3, r0, #4
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xcc>
 80001f8:	010b      	lsls	r3, r1, #4
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	08c3      	lsrs	r3, r0, #3
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xd8>
 8000204:	00cb      	lsls	r3, r1, #3
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0883      	lsrs	r3, r0, #2
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xe4>
 8000210:	008b      	lsls	r3, r1, #2
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0843      	lsrs	r3, r0, #1
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xf0>
 800021c:	004b      	lsls	r3, r1, #1
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	1a41      	subs	r1, r0, r1
 8000224:	d200      	bcs.n	8000228 <__udivsi3+0xf8>
 8000226:	4601      	mov	r1, r0
 8000228:	4152      	adcs	r2, r2
 800022a:	4610      	mov	r0, r2
 800022c:	4770      	bx	lr
 800022e:	e7ff      	b.n	8000230 <__udivsi3+0x100>
 8000230:	b501      	push	{r0, lr}
 8000232:	2000      	movs	r0, #0
 8000234:	f000 f8f0 	bl	8000418 <__aeabi_idiv0>
 8000238:	bd02      	pop	{r1, pc}
 800023a:	46c0      	nop			; (mov r8, r8)

0800023c <__aeabi_uidivmod>:
 800023c:	2900      	cmp	r1, #0
 800023e:	d0f7      	beq.n	8000230 <__udivsi3+0x100>
 8000240:	e776      	b.n	8000130 <__udivsi3>
 8000242:	4770      	bx	lr

08000244 <__divsi3>:
 8000244:	4603      	mov	r3, r0
 8000246:	430b      	orrs	r3, r1
 8000248:	d47f      	bmi.n	800034a <__divsi3+0x106>
 800024a:	2200      	movs	r2, #0
 800024c:	0843      	lsrs	r3, r0, #1
 800024e:	428b      	cmp	r3, r1
 8000250:	d374      	bcc.n	800033c <__divsi3+0xf8>
 8000252:	0903      	lsrs	r3, r0, #4
 8000254:	428b      	cmp	r3, r1
 8000256:	d35f      	bcc.n	8000318 <__divsi3+0xd4>
 8000258:	0a03      	lsrs	r3, r0, #8
 800025a:	428b      	cmp	r3, r1
 800025c:	d344      	bcc.n	80002e8 <__divsi3+0xa4>
 800025e:	0b03      	lsrs	r3, r0, #12
 8000260:	428b      	cmp	r3, r1
 8000262:	d328      	bcc.n	80002b6 <__divsi3+0x72>
 8000264:	0c03      	lsrs	r3, r0, #16
 8000266:	428b      	cmp	r3, r1
 8000268:	d30d      	bcc.n	8000286 <__divsi3+0x42>
 800026a:	22ff      	movs	r2, #255	; 0xff
 800026c:	0209      	lsls	r1, r1, #8
 800026e:	ba12      	rev	r2, r2
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d302      	bcc.n	800027c <__divsi3+0x38>
 8000276:	1212      	asrs	r2, r2, #8
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	d065      	beq.n	8000348 <__divsi3+0x104>
 800027c:	0b03      	lsrs	r3, r0, #12
 800027e:	428b      	cmp	r3, r1
 8000280:	d319      	bcc.n	80002b6 <__divsi3+0x72>
 8000282:	e000      	b.n	8000286 <__divsi3+0x42>
 8000284:	0a09      	lsrs	r1, r1, #8
 8000286:	0bc3      	lsrs	r3, r0, #15
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x4c>
 800028c:	03cb      	lsls	r3, r1, #15
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b83      	lsrs	r3, r0, #14
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x58>
 8000298:	038b      	lsls	r3, r1, #14
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b43      	lsrs	r3, r0, #13
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x64>
 80002a4:	034b      	lsls	r3, r1, #13
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b03      	lsrs	r3, r0, #12
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x70>
 80002b0:	030b      	lsls	r3, r1, #12
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0ac3      	lsrs	r3, r0, #11
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x7c>
 80002bc:	02cb      	lsls	r3, r1, #11
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a83      	lsrs	r3, r0, #10
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x88>
 80002c8:	028b      	lsls	r3, r1, #10
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a43      	lsrs	r3, r0, #9
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x94>
 80002d4:	024b      	lsls	r3, r1, #9
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a03      	lsrs	r3, r0, #8
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0xa0>
 80002e0:	020b      	lsls	r3, r1, #8
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	d2cd      	bcs.n	8000284 <__divsi3+0x40>
 80002e8:	09c3      	lsrs	r3, r0, #7
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xae>
 80002ee:	01cb      	lsls	r3, r1, #7
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0983      	lsrs	r3, r0, #6
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xba>
 80002fa:	018b      	lsls	r3, r1, #6
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0943      	lsrs	r3, r0, #5
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xc6>
 8000306:	014b      	lsls	r3, r1, #5
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0903      	lsrs	r3, r0, #4
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xd2>
 8000312:	010b      	lsls	r3, r1, #4
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	08c3      	lsrs	r3, r0, #3
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xde>
 800031e:	00cb      	lsls	r3, r1, #3
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0883      	lsrs	r3, r0, #2
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xea>
 800032a:	008b      	lsls	r3, r1, #2
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0843      	lsrs	r3, r0, #1
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xf6>
 8000336:	004b      	lsls	r3, r1, #1
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	1a41      	subs	r1, r0, r1
 800033e:	d200      	bcs.n	8000342 <__divsi3+0xfe>
 8000340:	4601      	mov	r1, r0
 8000342:	4152      	adcs	r2, r2
 8000344:	4610      	mov	r0, r2
 8000346:	4770      	bx	lr
 8000348:	e05d      	b.n	8000406 <__divsi3+0x1c2>
 800034a:	0fca      	lsrs	r2, r1, #31
 800034c:	d000      	beq.n	8000350 <__divsi3+0x10c>
 800034e:	4249      	negs	r1, r1
 8000350:	1003      	asrs	r3, r0, #32
 8000352:	d300      	bcc.n	8000356 <__divsi3+0x112>
 8000354:	4240      	negs	r0, r0
 8000356:	4053      	eors	r3, r2
 8000358:	2200      	movs	r2, #0
 800035a:	469c      	mov	ip, r3
 800035c:	0903      	lsrs	r3, r0, #4
 800035e:	428b      	cmp	r3, r1
 8000360:	d32d      	bcc.n	80003be <__divsi3+0x17a>
 8000362:	0a03      	lsrs	r3, r0, #8
 8000364:	428b      	cmp	r3, r1
 8000366:	d312      	bcc.n	800038e <__divsi3+0x14a>
 8000368:	22fc      	movs	r2, #252	; 0xfc
 800036a:	0189      	lsls	r1, r1, #6
 800036c:	ba12      	rev	r2, r2
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d30c      	bcc.n	800038e <__divsi3+0x14a>
 8000374:	0189      	lsls	r1, r1, #6
 8000376:	1192      	asrs	r2, r2, #6
 8000378:	428b      	cmp	r3, r1
 800037a:	d308      	bcc.n	800038e <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	1192      	asrs	r2, r2, #6
 8000380:	428b      	cmp	r3, r1
 8000382:	d304      	bcc.n	800038e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	d03a      	beq.n	80003fe <__divsi3+0x1ba>
 8000388:	1192      	asrs	r2, r2, #6
 800038a:	e000      	b.n	800038e <__divsi3+0x14a>
 800038c:	0989      	lsrs	r1, r1, #6
 800038e:	09c3      	lsrs	r3, r0, #7
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x154>
 8000394:	01cb      	lsls	r3, r1, #7
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0983      	lsrs	r3, r0, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x160>
 80003a0:	018b      	lsls	r3, r1, #6
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0943      	lsrs	r3, r0, #5
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x16c>
 80003ac:	014b      	lsls	r3, r1, #5
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0903      	lsrs	r3, r0, #4
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x178>
 80003b8:	010b      	lsls	r3, r1, #4
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	08c3      	lsrs	r3, r0, #3
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x184>
 80003c4:	00cb      	lsls	r3, r1, #3
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0883      	lsrs	r3, r0, #2
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x190>
 80003d0:	008b      	lsls	r3, r1, #2
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	d2d9      	bcs.n	800038c <__divsi3+0x148>
 80003d8:	0843      	lsrs	r3, r0, #1
 80003da:	428b      	cmp	r3, r1
 80003dc:	d301      	bcc.n	80003e2 <__divsi3+0x19e>
 80003de:	004b      	lsls	r3, r1, #1
 80003e0:	1ac0      	subs	r0, r0, r3
 80003e2:	4152      	adcs	r2, r2
 80003e4:	1a41      	subs	r1, r0, r1
 80003e6:	d200      	bcs.n	80003ea <__divsi3+0x1a6>
 80003e8:	4601      	mov	r1, r0
 80003ea:	4663      	mov	r3, ip
 80003ec:	4152      	adcs	r2, r2
 80003ee:	105b      	asrs	r3, r3, #1
 80003f0:	4610      	mov	r0, r2
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x1b4>
 80003f4:	4240      	negs	r0, r0
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d500      	bpl.n	80003fc <__divsi3+0x1b8>
 80003fa:	4249      	negs	r1, r1
 80003fc:	4770      	bx	lr
 80003fe:	4663      	mov	r3, ip
 8000400:	105b      	asrs	r3, r3, #1
 8000402:	d300      	bcc.n	8000406 <__divsi3+0x1c2>
 8000404:	4240      	negs	r0, r0
 8000406:	b501      	push	{r0, lr}
 8000408:	2000      	movs	r0, #0
 800040a:	f000 f805 	bl	8000418 <__aeabi_idiv0>
 800040e:	bd02      	pop	{r1, pc}

08000410 <__aeabi_idivmod>:
 8000410:	2900      	cmp	r1, #0
 8000412:	d0f8      	beq.n	8000406 <__divsi3+0x1c2>
 8000414:	e716      	b.n	8000244 <__divsi3>
 8000416:	4770      	bx	lr

08000418 <__aeabi_idiv0>:
 8000418:	4770      	bx	lr
 800041a:	46c0      	nop			; (mov r8, r8)

0800041c <__aeabi_fmul>:
 800041c:	0243      	lsls	r3, r0, #9
 800041e:	0a5b      	lsrs	r3, r3, #9
 8000420:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000422:	464f      	mov	r7, r9
 8000424:	4646      	mov	r6, r8
 8000426:	4699      	mov	r9, r3
 8000428:	46d6      	mov	lr, sl
 800042a:	0fc3      	lsrs	r3, r0, #31
 800042c:	0045      	lsls	r5, r0, #1
 800042e:	4698      	mov	r8, r3
 8000430:	b5c0      	push	{r6, r7, lr}
 8000432:	464b      	mov	r3, r9
 8000434:	1c0f      	adds	r7, r1, #0
 8000436:	0e2d      	lsrs	r5, r5, #24
 8000438:	d100      	bne.n	800043c <__aeabi_fmul+0x20>
 800043a:	e0cb      	b.n	80005d4 <__aeabi_fmul+0x1b8>
 800043c:	2dff      	cmp	r5, #255	; 0xff
 800043e:	d100      	bne.n	8000442 <__aeabi_fmul+0x26>
 8000440:	e0cf      	b.n	80005e2 <__aeabi_fmul+0x1c6>
 8000442:	2280      	movs	r2, #128	; 0x80
 8000444:	00db      	lsls	r3, r3, #3
 8000446:	04d2      	lsls	r2, r2, #19
 8000448:	431a      	orrs	r2, r3
 800044a:	2300      	movs	r3, #0
 800044c:	4691      	mov	r9, r2
 800044e:	2600      	movs	r6, #0
 8000450:	469a      	mov	sl, r3
 8000452:	3d7f      	subs	r5, #127	; 0x7f
 8000454:	027c      	lsls	r4, r7, #9
 8000456:	007b      	lsls	r3, r7, #1
 8000458:	0a64      	lsrs	r4, r4, #9
 800045a:	0e1b      	lsrs	r3, r3, #24
 800045c:	0fff      	lsrs	r7, r7, #31
 800045e:	2b00      	cmp	r3, #0
 8000460:	d100      	bne.n	8000464 <__aeabi_fmul+0x48>
 8000462:	e0a9      	b.n	80005b8 <__aeabi_fmul+0x19c>
 8000464:	2bff      	cmp	r3, #255	; 0xff
 8000466:	d011      	beq.n	800048c <__aeabi_fmul+0x70>
 8000468:	2280      	movs	r2, #128	; 0x80
 800046a:	00e4      	lsls	r4, r4, #3
 800046c:	04d2      	lsls	r2, r2, #19
 800046e:	4314      	orrs	r4, r2
 8000470:	4642      	mov	r2, r8
 8000472:	3b7f      	subs	r3, #127	; 0x7f
 8000474:	195b      	adds	r3, r3, r5
 8000476:	407a      	eors	r2, r7
 8000478:	2000      	movs	r0, #0
 800047a:	b2d2      	uxtb	r2, r2
 800047c:	1c5d      	adds	r5, r3, #1
 800047e:	2e0a      	cmp	r6, #10
 8000480:	dd13      	ble.n	80004aa <__aeabi_fmul+0x8e>
 8000482:	003a      	movs	r2, r7
 8000484:	2e0b      	cmp	r6, #11
 8000486:	d047      	beq.n	8000518 <__aeabi_fmul+0xfc>
 8000488:	4647      	mov	r7, r8
 800048a:	e03f      	b.n	800050c <__aeabi_fmul+0xf0>
 800048c:	002b      	movs	r3, r5
 800048e:	33ff      	adds	r3, #255	; 0xff
 8000490:	2c00      	cmp	r4, #0
 8000492:	d11e      	bne.n	80004d2 <__aeabi_fmul+0xb6>
 8000494:	2202      	movs	r2, #2
 8000496:	4316      	orrs	r6, r2
 8000498:	4642      	mov	r2, r8
 800049a:	3501      	adds	r5, #1
 800049c:	407a      	eors	r2, r7
 800049e:	b2d2      	uxtb	r2, r2
 80004a0:	35ff      	adds	r5, #255	; 0xff
 80004a2:	2e0a      	cmp	r6, #10
 80004a4:	dd00      	ble.n	80004a8 <__aeabi_fmul+0x8c>
 80004a6:	e0e4      	b.n	8000672 <__aeabi_fmul+0x256>
 80004a8:	2002      	movs	r0, #2
 80004aa:	2e02      	cmp	r6, #2
 80004ac:	dc1c      	bgt.n	80004e8 <__aeabi_fmul+0xcc>
 80004ae:	3e01      	subs	r6, #1
 80004b0:	2e01      	cmp	r6, #1
 80004b2:	d842      	bhi.n	800053a <__aeabi_fmul+0x11e>
 80004b4:	2802      	cmp	r0, #2
 80004b6:	d03d      	beq.n	8000534 <__aeabi_fmul+0x118>
 80004b8:	2801      	cmp	r0, #1
 80004ba:	d166      	bne.n	800058a <__aeabi_fmul+0x16e>
 80004bc:	2000      	movs	r0, #0
 80004be:	2100      	movs	r1, #0
 80004c0:	05c0      	lsls	r0, r0, #23
 80004c2:	4308      	orrs	r0, r1
 80004c4:	07d2      	lsls	r2, r2, #31
 80004c6:	4310      	orrs	r0, r2
 80004c8:	bce0      	pop	{r5, r6, r7}
 80004ca:	46ba      	mov	sl, r7
 80004cc:	46b1      	mov	r9, r6
 80004ce:	46a8      	mov	r8, r5
 80004d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004d2:	2203      	movs	r2, #3
 80004d4:	4316      	orrs	r6, r2
 80004d6:	4642      	mov	r2, r8
 80004d8:	3501      	adds	r5, #1
 80004da:	407a      	eors	r2, r7
 80004dc:	b2d2      	uxtb	r2, r2
 80004de:	35ff      	adds	r5, #255	; 0xff
 80004e0:	2e0a      	cmp	r6, #10
 80004e2:	dd00      	ble.n	80004e6 <__aeabi_fmul+0xca>
 80004e4:	e0e4      	b.n	80006b0 <__aeabi_fmul+0x294>
 80004e6:	2003      	movs	r0, #3
 80004e8:	2101      	movs	r1, #1
 80004ea:	40b1      	lsls	r1, r6
 80004ec:	26a6      	movs	r6, #166	; 0xa6
 80004ee:	00f6      	lsls	r6, r6, #3
 80004f0:	4231      	tst	r1, r6
 80004f2:	d10a      	bne.n	800050a <__aeabi_fmul+0xee>
 80004f4:	2690      	movs	r6, #144	; 0x90
 80004f6:	00b6      	lsls	r6, r6, #2
 80004f8:	4231      	tst	r1, r6
 80004fa:	d116      	bne.n	800052a <__aeabi_fmul+0x10e>
 80004fc:	3eb9      	subs	r6, #185	; 0xb9
 80004fe:	3eff      	subs	r6, #255	; 0xff
 8000500:	420e      	tst	r6, r1
 8000502:	d01a      	beq.n	800053a <__aeabi_fmul+0x11e>
 8000504:	46a1      	mov	r9, r4
 8000506:	4682      	mov	sl, r0
 8000508:	e000      	b.n	800050c <__aeabi_fmul+0xf0>
 800050a:	0017      	movs	r7, r2
 800050c:	4653      	mov	r3, sl
 800050e:	003a      	movs	r2, r7
 8000510:	2b02      	cmp	r3, #2
 8000512:	d00f      	beq.n	8000534 <__aeabi_fmul+0x118>
 8000514:	464c      	mov	r4, r9
 8000516:	4650      	mov	r0, sl
 8000518:	2803      	cmp	r0, #3
 800051a:	d1cd      	bne.n	80004b8 <__aeabi_fmul+0x9c>
 800051c:	2180      	movs	r1, #128	; 0x80
 800051e:	03c9      	lsls	r1, r1, #15
 8000520:	4321      	orrs	r1, r4
 8000522:	0249      	lsls	r1, r1, #9
 8000524:	20ff      	movs	r0, #255	; 0xff
 8000526:	0a49      	lsrs	r1, r1, #9
 8000528:	e7ca      	b.n	80004c0 <__aeabi_fmul+0xa4>
 800052a:	2180      	movs	r1, #128	; 0x80
 800052c:	2200      	movs	r2, #0
 800052e:	20ff      	movs	r0, #255	; 0xff
 8000530:	03c9      	lsls	r1, r1, #15
 8000532:	e7c5      	b.n	80004c0 <__aeabi_fmul+0xa4>
 8000534:	20ff      	movs	r0, #255	; 0xff
 8000536:	2100      	movs	r1, #0
 8000538:	e7c2      	b.n	80004c0 <__aeabi_fmul+0xa4>
 800053a:	0c20      	lsrs	r0, r4, #16
 800053c:	4649      	mov	r1, r9
 800053e:	0424      	lsls	r4, r4, #16
 8000540:	0c24      	lsrs	r4, r4, #16
 8000542:	0027      	movs	r7, r4
 8000544:	0c0e      	lsrs	r6, r1, #16
 8000546:	0409      	lsls	r1, r1, #16
 8000548:	0c09      	lsrs	r1, r1, #16
 800054a:	4374      	muls	r4, r6
 800054c:	434f      	muls	r7, r1
 800054e:	4346      	muls	r6, r0
 8000550:	4348      	muls	r0, r1
 8000552:	0c39      	lsrs	r1, r7, #16
 8000554:	1900      	adds	r0, r0, r4
 8000556:	1809      	adds	r1, r1, r0
 8000558:	428c      	cmp	r4, r1
 800055a:	d903      	bls.n	8000564 <__aeabi_fmul+0x148>
 800055c:	2080      	movs	r0, #128	; 0x80
 800055e:	0240      	lsls	r0, r0, #9
 8000560:	4684      	mov	ip, r0
 8000562:	4466      	add	r6, ip
 8000564:	043f      	lsls	r7, r7, #16
 8000566:	0408      	lsls	r0, r1, #16
 8000568:	0c3f      	lsrs	r7, r7, #16
 800056a:	19c0      	adds	r0, r0, r7
 800056c:	0184      	lsls	r4, r0, #6
 800056e:	1e67      	subs	r7, r4, #1
 8000570:	41bc      	sbcs	r4, r7
 8000572:	0c09      	lsrs	r1, r1, #16
 8000574:	0e80      	lsrs	r0, r0, #26
 8000576:	1989      	adds	r1, r1, r6
 8000578:	4304      	orrs	r4, r0
 800057a:	0189      	lsls	r1, r1, #6
 800057c:	430c      	orrs	r4, r1
 800057e:	0109      	lsls	r1, r1, #4
 8000580:	d571      	bpl.n	8000666 <__aeabi_fmul+0x24a>
 8000582:	2301      	movs	r3, #1
 8000584:	0861      	lsrs	r1, r4, #1
 8000586:	401c      	ands	r4, r3
 8000588:	430c      	orrs	r4, r1
 800058a:	002b      	movs	r3, r5
 800058c:	337f      	adds	r3, #127	; 0x7f
 800058e:	2b00      	cmp	r3, #0
 8000590:	dd51      	ble.n	8000636 <__aeabi_fmul+0x21a>
 8000592:	0761      	lsls	r1, r4, #29
 8000594:	d004      	beq.n	80005a0 <__aeabi_fmul+0x184>
 8000596:	210f      	movs	r1, #15
 8000598:	4021      	ands	r1, r4
 800059a:	2904      	cmp	r1, #4
 800059c:	d000      	beq.n	80005a0 <__aeabi_fmul+0x184>
 800059e:	3404      	adds	r4, #4
 80005a0:	0121      	lsls	r1, r4, #4
 80005a2:	d503      	bpl.n	80005ac <__aeabi_fmul+0x190>
 80005a4:	4b43      	ldr	r3, [pc, #268]	; (80006b4 <__aeabi_fmul+0x298>)
 80005a6:	401c      	ands	r4, r3
 80005a8:	002b      	movs	r3, r5
 80005aa:	3380      	adds	r3, #128	; 0x80
 80005ac:	2bfe      	cmp	r3, #254	; 0xfe
 80005ae:	dcc1      	bgt.n	8000534 <__aeabi_fmul+0x118>
 80005b0:	01a1      	lsls	r1, r4, #6
 80005b2:	0a49      	lsrs	r1, r1, #9
 80005b4:	b2d8      	uxtb	r0, r3
 80005b6:	e783      	b.n	80004c0 <__aeabi_fmul+0xa4>
 80005b8:	2c00      	cmp	r4, #0
 80005ba:	d12c      	bne.n	8000616 <__aeabi_fmul+0x1fa>
 80005bc:	2301      	movs	r3, #1
 80005be:	4642      	mov	r2, r8
 80005c0:	431e      	orrs	r6, r3
 80005c2:	002b      	movs	r3, r5
 80005c4:	407a      	eors	r2, r7
 80005c6:	2001      	movs	r0, #1
 80005c8:	b2d2      	uxtb	r2, r2
 80005ca:	1c5d      	adds	r5, r3, #1
 80005cc:	2e0a      	cmp	r6, #10
 80005ce:	dd00      	ble.n	80005d2 <__aeabi_fmul+0x1b6>
 80005d0:	e757      	b.n	8000482 <__aeabi_fmul+0x66>
 80005d2:	e76a      	b.n	80004aa <__aeabi_fmul+0x8e>
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d110      	bne.n	80005fa <__aeabi_fmul+0x1de>
 80005d8:	2301      	movs	r3, #1
 80005da:	2604      	movs	r6, #4
 80005dc:	2500      	movs	r5, #0
 80005de:	469a      	mov	sl, r3
 80005e0:	e738      	b.n	8000454 <__aeabi_fmul+0x38>
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d104      	bne.n	80005f0 <__aeabi_fmul+0x1d4>
 80005e6:	2302      	movs	r3, #2
 80005e8:	2608      	movs	r6, #8
 80005ea:	25ff      	movs	r5, #255	; 0xff
 80005ec:	469a      	mov	sl, r3
 80005ee:	e731      	b.n	8000454 <__aeabi_fmul+0x38>
 80005f0:	2303      	movs	r3, #3
 80005f2:	260c      	movs	r6, #12
 80005f4:	25ff      	movs	r5, #255	; 0xff
 80005f6:	469a      	mov	sl, r3
 80005f8:	e72c      	b.n	8000454 <__aeabi_fmul+0x38>
 80005fa:	4648      	mov	r0, r9
 80005fc:	f000 f8f6 	bl	80007ec <__clzsi2>
 8000600:	464a      	mov	r2, r9
 8000602:	1f43      	subs	r3, r0, #5
 8000604:	2576      	movs	r5, #118	; 0x76
 8000606:	409a      	lsls	r2, r3
 8000608:	2300      	movs	r3, #0
 800060a:	426d      	negs	r5, r5
 800060c:	4691      	mov	r9, r2
 800060e:	2600      	movs	r6, #0
 8000610:	469a      	mov	sl, r3
 8000612:	1a2d      	subs	r5, r5, r0
 8000614:	e71e      	b.n	8000454 <__aeabi_fmul+0x38>
 8000616:	0020      	movs	r0, r4
 8000618:	f000 f8e8 	bl	80007ec <__clzsi2>
 800061c:	4642      	mov	r2, r8
 800061e:	1f43      	subs	r3, r0, #5
 8000620:	409c      	lsls	r4, r3
 8000622:	1a2b      	subs	r3, r5, r0
 8000624:	3b76      	subs	r3, #118	; 0x76
 8000626:	407a      	eors	r2, r7
 8000628:	2000      	movs	r0, #0
 800062a:	b2d2      	uxtb	r2, r2
 800062c:	1c5d      	adds	r5, r3, #1
 800062e:	2e0a      	cmp	r6, #10
 8000630:	dd00      	ble.n	8000634 <__aeabi_fmul+0x218>
 8000632:	e726      	b.n	8000482 <__aeabi_fmul+0x66>
 8000634:	e739      	b.n	80004aa <__aeabi_fmul+0x8e>
 8000636:	2101      	movs	r1, #1
 8000638:	1acb      	subs	r3, r1, r3
 800063a:	2b1b      	cmp	r3, #27
 800063c:	dd00      	ble.n	8000640 <__aeabi_fmul+0x224>
 800063e:	e73d      	b.n	80004bc <__aeabi_fmul+0xa0>
 8000640:	359e      	adds	r5, #158	; 0x9e
 8000642:	0021      	movs	r1, r4
 8000644:	40ac      	lsls	r4, r5
 8000646:	40d9      	lsrs	r1, r3
 8000648:	1e63      	subs	r3, r4, #1
 800064a:	419c      	sbcs	r4, r3
 800064c:	4321      	orrs	r1, r4
 800064e:	074b      	lsls	r3, r1, #29
 8000650:	d004      	beq.n	800065c <__aeabi_fmul+0x240>
 8000652:	230f      	movs	r3, #15
 8000654:	400b      	ands	r3, r1
 8000656:	2b04      	cmp	r3, #4
 8000658:	d000      	beq.n	800065c <__aeabi_fmul+0x240>
 800065a:	3104      	adds	r1, #4
 800065c:	014b      	lsls	r3, r1, #5
 800065e:	d504      	bpl.n	800066a <__aeabi_fmul+0x24e>
 8000660:	2001      	movs	r0, #1
 8000662:	2100      	movs	r1, #0
 8000664:	e72c      	b.n	80004c0 <__aeabi_fmul+0xa4>
 8000666:	001d      	movs	r5, r3
 8000668:	e78f      	b.n	800058a <__aeabi_fmul+0x16e>
 800066a:	0189      	lsls	r1, r1, #6
 800066c:	2000      	movs	r0, #0
 800066e:	0a49      	lsrs	r1, r1, #9
 8000670:	e726      	b.n	80004c0 <__aeabi_fmul+0xa4>
 8000672:	2302      	movs	r3, #2
 8000674:	2e0f      	cmp	r6, #15
 8000676:	d10c      	bne.n	8000692 <__aeabi_fmul+0x276>
 8000678:	2180      	movs	r1, #128	; 0x80
 800067a:	464b      	mov	r3, r9
 800067c:	03c9      	lsls	r1, r1, #15
 800067e:	420b      	tst	r3, r1
 8000680:	d00d      	beq.n	800069e <__aeabi_fmul+0x282>
 8000682:	420c      	tst	r4, r1
 8000684:	d10b      	bne.n	800069e <__aeabi_fmul+0x282>
 8000686:	4321      	orrs	r1, r4
 8000688:	0249      	lsls	r1, r1, #9
 800068a:	003a      	movs	r2, r7
 800068c:	20ff      	movs	r0, #255	; 0xff
 800068e:	0a49      	lsrs	r1, r1, #9
 8000690:	e716      	b.n	80004c0 <__aeabi_fmul+0xa4>
 8000692:	2e0b      	cmp	r6, #11
 8000694:	d000      	beq.n	8000698 <__aeabi_fmul+0x27c>
 8000696:	e6f7      	b.n	8000488 <__aeabi_fmul+0x6c>
 8000698:	46a1      	mov	r9, r4
 800069a:	469a      	mov	sl, r3
 800069c:	e736      	b.n	800050c <__aeabi_fmul+0xf0>
 800069e:	2180      	movs	r1, #128	; 0x80
 80006a0:	464b      	mov	r3, r9
 80006a2:	03c9      	lsls	r1, r1, #15
 80006a4:	4319      	orrs	r1, r3
 80006a6:	0249      	lsls	r1, r1, #9
 80006a8:	4642      	mov	r2, r8
 80006aa:	20ff      	movs	r0, #255	; 0xff
 80006ac:	0a49      	lsrs	r1, r1, #9
 80006ae:	e707      	b.n	80004c0 <__aeabi_fmul+0xa4>
 80006b0:	2303      	movs	r3, #3
 80006b2:	e7df      	b.n	8000674 <__aeabi_fmul+0x258>
 80006b4:	f7ffffff 	.word	0xf7ffffff

080006b8 <__aeabi_i2f>:
 80006b8:	b570      	push	{r4, r5, r6, lr}
 80006ba:	2800      	cmp	r0, #0
 80006bc:	d013      	beq.n	80006e6 <__aeabi_i2f+0x2e>
 80006be:	17c3      	asrs	r3, r0, #31
 80006c0:	18c5      	adds	r5, r0, r3
 80006c2:	405d      	eors	r5, r3
 80006c4:	0fc4      	lsrs	r4, r0, #31
 80006c6:	0028      	movs	r0, r5
 80006c8:	f000 f890 	bl	80007ec <__clzsi2>
 80006cc:	239e      	movs	r3, #158	; 0x9e
 80006ce:	0001      	movs	r1, r0
 80006d0:	1a1b      	subs	r3, r3, r0
 80006d2:	2b96      	cmp	r3, #150	; 0x96
 80006d4:	dc0f      	bgt.n	80006f6 <__aeabi_i2f+0x3e>
 80006d6:	2808      	cmp	r0, #8
 80006d8:	d031      	beq.n	800073e <__aeabi_i2f+0x86>
 80006da:	3908      	subs	r1, #8
 80006dc:	408d      	lsls	r5, r1
 80006de:	026d      	lsls	r5, r5, #9
 80006e0:	0a6d      	lsrs	r5, r5, #9
 80006e2:	b2d8      	uxtb	r0, r3
 80006e4:	e002      	b.n	80006ec <__aeabi_i2f+0x34>
 80006e6:	2400      	movs	r4, #0
 80006e8:	2000      	movs	r0, #0
 80006ea:	2500      	movs	r5, #0
 80006ec:	05c0      	lsls	r0, r0, #23
 80006ee:	4328      	orrs	r0, r5
 80006f0:	07e4      	lsls	r4, r4, #31
 80006f2:	4320      	orrs	r0, r4
 80006f4:	bd70      	pop	{r4, r5, r6, pc}
 80006f6:	2b99      	cmp	r3, #153	; 0x99
 80006f8:	dd0c      	ble.n	8000714 <__aeabi_i2f+0x5c>
 80006fa:	2205      	movs	r2, #5
 80006fc:	1a12      	subs	r2, r2, r0
 80006fe:	0028      	movs	r0, r5
 8000700:	40d0      	lsrs	r0, r2
 8000702:	0002      	movs	r2, r0
 8000704:	0008      	movs	r0, r1
 8000706:	301b      	adds	r0, #27
 8000708:	4085      	lsls	r5, r0
 800070a:	0028      	movs	r0, r5
 800070c:	1e45      	subs	r5, r0, #1
 800070e:	41a8      	sbcs	r0, r5
 8000710:	4302      	orrs	r2, r0
 8000712:	0015      	movs	r5, r2
 8000714:	2905      	cmp	r1, #5
 8000716:	dc16      	bgt.n	8000746 <__aeabi_i2f+0x8e>
 8000718:	002a      	movs	r2, r5
 800071a:	480f      	ldr	r0, [pc, #60]	; (8000758 <__aeabi_i2f+0xa0>)
 800071c:	4002      	ands	r2, r0
 800071e:	076e      	lsls	r6, r5, #29
 8000720:	d009      	beq.n	8000736 <__aeabi_i2f+0x7e>
 8000722:	260f      	movs	r6, #15
 8000724:	4035      	ands	r5, r6
 8000726:	2d04      	cmp	r5, #4
 8000728:	d005      	beq.n	8000736 <__aeabi_i2f+0x7e>
 800072a:	3204      	adds	r2, #4
 800072c:	0155      	lsls	r5, r2, #5
 800072e:	d502      	bpl.n	8000736 <__aeabi_i2f+0x7e>
 8000730:	239f      	movs	r3, #159	; 0x9f
 8000732:	4002      	ands	r2, r0
 8000734:	1a5b      	subs	r3, r3, r1
 8000736:	0192      	lsls	r2, r2, #6
 8000738:	0a55      	lsrs	r5, r2, #9
 800073a:	b2d8      	uxtb	r0, r3
 800073c:	e7d6      	b.n	80006ec <__aeabi_i2f+0x34>
 800073e:	026d      	lsls	r5, r5, #9
 8000740:	2096      	movs	r0, #150	; 0x96
 8000742:	0a6d      	lsrs	r5, r5, #9
 8000744:	e7d2      	b.n	80006ec <__aeabi_i2f+0x34>
 8000746:	1f4a      	subs	r2, r1, #5
 8000748:	4095      	lsls	r5, r2
 800074a:	002a      	movs	r2, r5
 800074c:	4802      	ldr	r0, [pc, #8]	; (8000758 <__aeabi_i2f+0xa0>)
 800074e:	4002      	ands	r2, r0
 8000750:	076e      	lsls	r6, r5, #29
 8000752:	d0f0      	beq.n	8000736 <__aeabi_i2f+0x7e>
 8000754:	e7e5      	b.n	8000722 <__aeabi_i2f+0x6a>
 8000756:	46c0      	nop			; (mov r8, r8)
 8000758:	fbffffff 	.word	0xfbffffff

0800075c <__aeabi_ui2f>:
 800075c:	b570      	push	{r4, r5, r6, lr}
 800075e:	1e04      	subs	r4, r0, #0
 8000760:	d00e      	beq.n	8000780 <__aeabi_ui2f+0x24>
 8000762:	f000 f843 	bl	80007ec <__clzsi2>
 8000766:	239e      	movs	r3, #158	; 0x9e
 8000768:	0001      	movs	r1, r0
 800076a:	1a1b      	subs	r3, r3, r0
 800076c:	2b96      	cmp	r3, #150	; 0x96
 800076e:	dc0c      	bgt.n	800078a <__aeabi_ui2f+0x2e>
 8000770:	2808      	cmp	r0, #8
 8000772:	d02c      	beq.n	80007ce <__aeabi_ui2f+0x72>
 8000774:	3908      	subs	r1, #8
 8000776:	408c      	lsls	r4, r1
 8000778:	0264      	lsls	r4, r4, #9
 800077a:	0a64      	lsrs	r4, r4, #9
 800077c:	b2d8      	uxtb	r0, r3
 800077e:	e001      	b.n	8000784 <__aeabi_ui2f+0x28>
 8000780:	2000      	movs	r0, #0
 8000782:	2400      	movs	r4, #0
 8000784:	05c0      	lsls	r0, r0, #23
 8000786:	4320      	orrs	r0, r4
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	2b99      	cmp	r3, #153	; 0x99
 800078c:	dd0a      	ble.n	80007a4 <__aeabi_ui2f+0x48>
 800078e:	0002      	movs	r2, r0
 8000790:	0020      	movs	r0, r4
 8000792:	321b      	adds	r2, #27
 8000794:	4090      	lsls	r0, r2
 8000796:	0002      	movs	r2, r0
 8000798:	1e50      	subs	r0, r2, #1
 800079a:	4182      	sbcs	r2, r0
 800079c:	2005      	movs	r0, #5
 800079e:	1a40      	subs	r0, r0, r1
 80007a0:	40c4      	lsrs	r4, r0
 80007a2:	4314      	orrs	r4, r2
 80007a4:	2905      	cmp	r1, #5
 80007a6:	dc16      	bgt.n	80007d6 <__aeabi_ui2f+0x7a>
 80007a8:	0022      	movs	r2, r4
 80007aa:	480f      	ldr	r0, [pc, #60]	; (80007e8 <__aeabi_ui2f+0x8c>)
 80007ac:	4002      	ands	r2, r0
 80007ae:	0765      	lsls	r5, r4, #29
 80007b0:	d009      	beq.n	80007c6 <__aeabi_ui2f+0x6a>
 80007b2:	250f      	movs	r5, #15
 80007b4:	402c      	ands	r4, r5
 80007b6:	2c04      	cmp	r4, #4
 80007b8:	d005      	beq.n	80007c6 <__aeabi_ui2f+0x6a>
 80007ba:	3204      	adds	r2, #4
 80007bc:	0154      	lsls	r4, r2, #5
 80007be:	d502      	bpl.n	80007c6 <__aeabi_ui2f+0x6a>
 80007c0:	239f      	movs	r3, #159	; 0x9f
 80007c2:	4002      	ands	r2, r0
 80007c4:	1a5b      	subs	r3, r3, r1
 80007c6:	0192      	lsls	r2, r2, #6
 80007c8:	0a54      	lsrs	r4, r2, #9
 80007ca:	b2d8      	uxtb	r0, r3
 80007cc:	e7da      	b.n	8000784 <__aeabi_ui2f+0x28>
 80007ce:	0264      	lsls	r4, r4, #9
 80007d0:	2096      	movs	r0, #150	; 0x96
 80007d2:	0a64      	lsrs	r4, r4, #9
 80007d4:	e7d6      	b.n	8000784 <__aeabi_ui2f+0x28>
 80007d6:	1f4a      	subs	r2, r1, #5
 80007d8:	4094      	lsls	r4, r2
 80007da:	0022      	movs	r2, r4
 80007dc:	4802      	ldr	r0, [pc, #8]	; (80007e8 <__aeabi_ui2f+0x8c>)
 80007de:	4002      	ands	r2, r0
 80007e0:	0765      	lsls	r5, r4, #29
 80007e2:	d0f0      	beq.n	80007c6 <__aeabi_ui2f+0x6a>
 80007e4:	e7e5      	b.n	80007b2 <__aeabi_ui2f+0x56>
 80007e6:	46c0      	nop			; (mov r8, r8)
 80007e8:	fbffffff 	.word	0xfbffffff

080007ec <__clzsi2>:
 80007ec:	211c      	movs	r1, #28
 80007ee:	2301      	movs	r3, #1
 80007f0:	041b      	lsls	r3, r3, #16
 80007f2:	4298      	cmp	r0, r3
 80007f4:	d301      	bcc.n	80007fa <__clzsi2+0xe>
 80007f6:	0c00      	lsrs	r0, r0, #16
 80007f8:	3910      	subs	r1, #16
 80007fa:	0a1b      	lsrs	r3, r3, #8
 80007fc:	4298      	cmp	r0, r3
 80007fe:	d301      	bcc.n	8000804 <__clzsi2+0x18>
 8000800:	0a00      	lsrs	r0, r0, #8
 8000802:	3908      	subs	r1, #8
 8000804:	091b      	lsrs	r3, r3, #4
 8000806:	4298      	cmp	r0, r3
 8000808:	d301      	bcc.n	800080e <__clzsi2+0x22>
 800080a:	0900      	lsrs	r0, r0, #4
 800080c:	3904      	subs	r1, #4
 800080e:	a202      	add	r2, pc, #8	; (adr r2, 8000818 <__clzsi2+0x2c>)
 8000810:	5c10      	ldrb	r0, [r2, r0]
 8000812:	1840      	adds	r0, r0, r1
 8000814:	4770      	bx	lr
 8000816:	46c0      	nop			; (mov r8, r8)
 8000818:	02020304 	.word	0x02020304
 800081c:	01010101 	.word	0x01010101
	...

08000828 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000828:	480d      	ldr	r0, [pc, #52]	; (8000860 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800082a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 800082c:	f004 f922 	bl	8004a74 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000830:	480c      	ldr	r0, [pc, #48]	; (8000864 <LoopForever+0x6>)
  ldr r1, =_edata
 8000832:	490d      	ldr	r1, [pc, #52]	; (8000868 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000834:	4a0d      	ldr	r2, [pc, #52]	; (800086c <LoopForever+0xe>)
  movs r3, #0
 8000836:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000838:	e002      	b.n	8000840 <LoopCopyDataInit>

0800083a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800083a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800083c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800083e:	3304      	adds	r3, #4

08000840 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000840:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000842:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000844:	d3f9      	bcc.n	800083a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000846:	4a0a      	ldr	r2, [pc, #40]	; (8000870 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000848:	4c0a      	ldr	r4, [pc, #40]	; (8000874 <LoopForever+0x16>)
  movs r3, #0
 800084a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800084c:	e001      	b.n	8000852 <LoopFillZerobss>

0800084e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800084e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000850:	3204      	adds	r2, #4

08000852 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000852:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000854:	d3fb      	bcc.n	800084e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000856:	f005 ff81 	bl	800675c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800085a:	f000 fde7 	bl	800142c <main>

0800085e <LoopForever>:

LoopForever:
    b LoopForever
 800085e:	e7fe      	b.n	800085e <LoopForever>
  ldr   r0, =_estack
 8000860:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8000864:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000868:	200003dc 	.word	0x200003dc
  ldr r2, =_sidata
 800086c:	08007404 	.word	0x08007404
  ldr r2, =_sbss
 8000870:	200003dc 	.word	0x200003dc
  ldr r4, =_ebss
 8000874:	20000850 	.word	0x20000850

08000878 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000878:	e7fe      	b.n	8000878 <ADC1_IRQHandler>
	...

0800087c <ASPEP_TXframeProcess>:
  * @param  bufferLength Size of the packet to be sent : Header + Data
  *
  * @return Returns an ASPEP response defined in aspep.h
  */
uint8_t ASPEP_TXframeProcess(ASPEP_Handle_t *pHandle, uint8_t dataType, void *txBuffer, uint16_t bufferLength)
{
 800087c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800087e:	9301      	str	r3, [sp, #4]
  uint32_t header = *headerPtr;
 8000880:	6813      	ldr	r3, [r2, #0]
{
 8000882:	000d      	movs	r5, r1
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000884:	b2df      	uxtb	r7, r3
 8000886:	46bc      	mov	ip, r7
{
 8000888:	0011      	movs	r1, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 800088a:	4662      	mov	r2, ip
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 800088c:	4e22      	ldr	r6, [pc, #136]	; (8000918 <ASPEP_TXframeProcess+0x9c>)
{
 800088e:	0004      	movs	r4, r0
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000890:	5cb2      	ldrb	r2, [r6, r2]
  header &= 0x0fffffffU;
 8000892:	0118      	lsls	r0, r3, #4
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000894:	0b07      	lsrs	r7, r0, #12
 8000896:	4057      	eors	r7, r2
 8000898:	b2ff      	uxtb	r7, r7
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 800089a:	5df7      	ldrb	r7, [r6, r7]
 800089c:	0d02      	lsrs	r2, r0, #20
 800089e:	4057      	eors	r7, r2
 80008a0:	b2ff      	uxtb	r7, r7
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 80008a2:	5df6      	ldrb	r6, [r6, r7]
 80008a4:	0f00      	lsrs	r0, r0, #28
 80008a6:	4070      	eors	r0, r6
 80008a8:	4e1c      	ldr	r6, [pc, #112]	; (800091c <ASPEP_TXframeProcess+0xa0>)
  *headerPtr |= (uint32_t)crc << 28;
 80008aa:	5c30      	ldrb	r0, [r6, r0]
 80008ac:	0700      	lsls	r0, r0, #28
 80008ae:	4318      	orrs	r0, r3
 80008b0:	6008      	str	r0, [r1, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008b2:	b672      	cpsid	i
  {
#endif
    /* Insert CRC header in the packet to send */
    ASPEP_ComputeHeaderCRC((uint32_t *)txBuffer); //cstat !MISRAC2012-Rule-11.5
    __disable_irq(); /*TODO: Disable High frequency task is enough */
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 80008b4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d114      	bne.n	80008e4 <ASPEP_TXframeProcess+0x68>
    {
      if (MCTL_SYNC == dataType)
 80008ba:	3303      	adds	r3, #3
 80008bc:	2d0a      	cmp	r5, #10
 80008be:	d10c      	bne.n	80008da <ASPEP_TXframeProcess+0x5e>
      {
        pHandle->syncBuffer.state = readLock;
 80008c0:	0020      	movs	r0, r4
 80008c2:	302e      	adds	r0, #46	; 0x2e
 80008c4:	7003      	strb	r3, [r0, #0]
        pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 80008c6:	0023      	movs	r3, r4
 80008c8:	3328      	adds	r3, #40	; 0x28
 80008ca:	6323      	str	r3, [r4, #48]	; 0x30
  __ASM volatile ("cpsie i" : : : "memory");
 80008cc:	b662      	cpsie	i
        pHandle->ctrlBuffer.state = readLock;
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
      }
      /* Enable HF task It */
      __enable_irq(); /*TODO: Enable High frequency task is enough */
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 80008ce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80008d0:	9a01      	ldr	r2, [sp, #4]
 80008d2:	6960      	ldr	r0, [r4, #20]
 80008d4:	4798      	blx	r3
  uint8_t result = ASPEP_OK;
 80008d6:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
  return (result);
}
 80008d8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        pHandle->ctrlBuffer.state = readLock;
 80008da:	1d60      	adds	r0, r4, #5
 80008dc:	77c3      	strb	r3, [r0, #31]
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 80008de:	0023      	movs	r3, r4
 80008e0:	3320      	adds	r3, #32
 80008e2:	e7f2      	b.n	80008ca <ASPEP_TXframeProcess+0x4e>
 80008e4:	b662      	cpsie	i
      if (MCTL_SYNC == dataType)
 80008e6:	2d0a      	cmp	r5, #10
 80008e8:	d10a      	bne.n	8000900 <ASPEP_TXframeProcess+0x84>
        if (pHandle -> syncBuffer.state != writeLock)
 80008ea:	0023      	movs	r3, r4
 80008ec:	332e      	adds	r3, #46	; 0x2e
 80008ee:	7819      	ldrb	r1, [r3, #0]
          result = ASPEP_BUFFER_ERROR;
 80008f0:	2003      	movs	r0, #3
        if (pHandle -> syncBuffer.state != writeLock)
 80008f2:	2901      	cmp	r1, #1
 80008f4:	d1f0      	bne.n	80008d8 <ASPEP_TXframeProcess+0x5c>
          pHandle->syncBuffer.state = pending;
 80008f6:	3101      	adds	r1, #1
 80008f8:	7019      	strb	r1, [r3, #0]
          pHandle->syncBuffer.length = bufferLength;
 80008fa:	9b01      	ldr	r3, [sp, #4]
 80008fc:	85a3      	strh	r3, [r4, #44]	; 0x2c
 80008fe:	e7ea      	b.n	80008d6 <ASPEP_TXframeProcess+0x5a>
  uint8_t result = ASPEP_OK;
 8000900:	2000      	movs	r0, #0
      else if(ASPEP_CTRL == dataType)
 8000902:	4285      	cmp	r5, r0
 8000904:	d1e8      	bne.n	80008d8 <ASPEP_TXframeProcess+0x5c>
        if (pHandle->ctrlBuffer.state != available)
 8000906:	3405      	adds	r4, #5
 8000908:	7fe0      	ldrb	r0, [r4, #31]
 800090a:	2800      	cmp	r0, #0
 800090c:	d102      	bne.n	8000914 <ASPEP_TXframeProcess+0x98>
          pHandle->ctrlBuffer.state = pending;
 800090e:	2302      	movs	r3, #2
 8000910:	77e3      	strb	r3, [r4, #31]
 8000912:	e7e1      	b.n	80008d8 <ASPEP_TXframeProcess+0x5c>
          result = ASPEP_BUFFER_ERROR;
 8000914:	2003      	movs	r0, #3
 8000916:	e7df      	b.n	80008d8 <ASPEP_TXframeProcess+0x5c>
 8000918:	080067e0 	.word	0x080067e0
 800091c:	080067d0 	.word	0x080067d0

08000920 <ASPEP_CheckBeacon.constprop.0>:
  uint32_t packetHeader = *((uint32_t *)pHandle->rxHeader); //cstat !MISRAC2012-Rule-11.3
 8000920:	69c2      	ldr	r2, [r0, #28]
bool ASPEP_CheckBeacon (ASPEP_Handle_t *pHandle)
 8000922:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t packetHeader = *((uint32_t *)pHandle->rxHeader); //cstat !MISRAC2012-Rule-11.3
 8000924:	4694      	mov	ip, r2
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8000926:	223f      	movs	r2, #63	; 0x3f
 8000928:	7f41      	ldrb	r1, [r0, #29]
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 800092a:	4665      	mov	r5, ip
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 800092c:	4011      	ands	r1, r2
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 800092e:	4662      	mov	r2, ip
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8000930:	7f04      	ldrb	r4, [r0, #28]
bool ASPEP_CheckBeacon (ASPEP_Handle_t *pHandle)
 8000932:	0003      	movs	r3, r0
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 8000934:	207f      	movs	r0, #127	; 0x7f
 8000936:	0b92      	lsrs	r2, r2, #14
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 8000938:	0d6d      	lsrs	r5, r5, #21
 800093a:	4005      	ands	r5, r0
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 800093c:	4002      	ands	r2, r0
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800093e:	0018      	movs	r0, r3
bool ASPEP_CheckBeacon (ASPEP_Handle_t *pHandle)
 8000940:	b087      	sub	sp, #28
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 8000942:	9503      	str	r5, [sp, #12]
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 8000944:	9202      	str	r2, [sp, #8]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000946:	3054      	adds	r0, #84	; 0x54
 8000948:	7807      	ldrb	r7, [r0, #0]
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 800094a:	09e4      	lsrs	r4, r4, #7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800094c:	1c25      	adds	r5, r4, #0
 800094e:	42bc      	cmp	r4, r7
 8000950:	d900      	bls.n	8000954 <ASPEP_CheckBeacon.constprop.0+0x34>
 8000952:	1c3d      	adds	r5, r7, #0
 8000954:	7005      	strb	r5, [r0, #0]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000956:	001d      	movs	r5, r3
 8000958:	3555      	adds	r5, #85	; 0x55
 800095a:	782e      	ldrb	r6, [r5, #0]
 800095c:	1c30      	adds	r0, r6, #0
 800095e:	428e      	cmp	r6, r1
 8000960:	d900      	bls.n	8000964 <ASPEP_CheckBeacon.constprop.0+0x44>
 8000962:	1c08      	adds	r0, r1, #0
 8000964:	b2c6      	uxtb	r6, r0
 8000966:	7028      	strb	r0, [r5, #0]
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000968:	0018      	movs	r0, r3
 800096a:	aa02      	add	r2, sp, #8
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 800096c:	9605      	str	r6, [sp, #20]
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 800096e:	3056      	adds	r0, #86	; 0x56
 8000970:	7815      	ldrb	r5, [r2, #0]
 8000972:	7806      	ldrb	r6, [r0, #0]
 8000974:	9a02      	ldr	r2, [sp, #8]
 8000976:	42b2      	cmp	r2, r6
 8000978:	d900      	bls.n	800097c <ASPEP_CheckBeacon.constprop.0+0x5c>
 800097a:	1c35      	adds	r5, r6, #0
 800097c:	7005      	strb	r5, [r0, #0]
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 800097e:	0018      	movs	r0, r3
 8000980:	3057      	adds	r0, #87	; 0x57
 8000982:	9001      	str	r0, [sp, #4]
 8000984:	7805      	ldrb	r5, [r0, #0]
 8000986:	9803      	ldr	r0, [sp, #12]
 8000988:	aa02      	add	r2, sp, #8
 800098a:	72d0      	strb	r0, [r2, #11]
 800098c:	42a8      	cmp	r0, r5
 800098e:	d900      	bls.n	8000992 <ASPEP_CheckBeacon.constprop.0+0x72>
 8000990:	72d5      	strb	r5, [r2, #11]
 8000992:	a802      	add	r0, sp, #8
 8000994:	7ac0      	ldrb	r0, [r0, #11]
 8000996:	9a01      	ldr	r2, [sp, #4]
 8000998:	7010      	strb	r0, [r2, #0]
    result = false;
 800099a:	2000      	movs	r0, #0
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 800099c:	42bc      	cmp	r4, r7
 800099e:	d811      	bhi.n	80009c4 <ASPEP_CheckBeacon.constprop.0+0xa4>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 80009a0:	9c05      	ldr	r4, [sp, #20]
 80009a2:	42a1      	cmp	r1, r4
 80009a4:	d80e      	bhi.n	80009c4 <ASPEP_CheckBeacon.constprop.0+0xa4>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 80009a6:	9a02      	ldr	r2, [sp, #8]
 80009a8:	42b2      	cmp	r2, r6
 80009aa:	d80b      	bhi.n	80009c4 <ASPEP_CheckBeacon.constprop.0+0xa4>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 80009ac:	9a03      	ldr	r2, [sp, #12]
 80009ae:	42aa      	cmp	r2, r5
 80009b0:	d808      	bhi.n	80009c4 <ASPEP_CheckBeacon.constprop.0+0xa4>
  MasterCapabilities.version = (uint8_t)((packetHeader &0x70U)>> 4U);           /*Bits 4 to 6*/
 80009b2:	4662      	mov	r2, ip
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 80009b4:	3358      	adds	r3, #88	; 0x58
 80009b6:	7818      	ldrb	r0, [r3, #0]
  MasterCapabilities.version = (uint8_t)((packetHeader &0x70U)>> 4U);           /*Bits 4 to 6*/
 80009b8:	0652      	lsls	r2, r2, #25
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 80009ba:	0f52      	lsrs	r2, r2, #29
 80009bc:	1a80      	subs	r0, r0, r2
 80009be:	4243      	negs	r3, r0
 80009c0:	4158      	adcs	r0, r3
 80009c2:	b2c0      	uxtb	r0, r0
}
 80009c4:	b007      	add	sp, #28
 80009c6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080009c8 <ASPEP_start>:
{
 80009c8:	b510      	push	{r4, lr}
 80009ca:	0004      	movs	r4, r0
    pHandle->fASPEP_HWInit(pHandle->ASPEPIp);
 80009cc:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80009ce:	6940      	ldr	r0, [r0, #20]
 80009d0:	4798      	blx	r3
    pHandle->ASPEP_State = ASPEP_IDLE;
 80009d2:	0022      	movs	r2, r4
 80009d4:	2300      	movs	r3, #0
    pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 80009d6:	0021      	movs	r1, r4
    pHandle->ASPEP_State = ASPEP_IDLE;
 80009d8:	324c      	adds	r2, #76	; 0x4c
 80009da:	8013      	strh	r3, [r2, #0]
    pHandle->syncPacketCount = 0; /* Sync packet counter is reset only at startup*/
 80009dc:	3a04      	subs	r2, #4
 80009de:	7013      	strb	r3, [r2, #0]
    pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 80009e0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80009e2:	2204      	movs	r2, #4
 80009e4:	6960      	ldr	r0, [r4, #20]
 80009e6:	311c      	adds	r1, #28
 80009e8:	4798      	blx	r3
}
 80009ea:	bd10      	pop	{r4, pc}

080009ec <ASPEP_sendBeacon>:
{
 80009ec:	b510      	push	{r4, lr}
             | (((uint32_t)capabilities->version) << 4U)
 80009ee:	790b      	ldrb	r3, [r1, #4]
             | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 80009f0:	78ca      	ldrb	r2, [r1, #3]
             | (((uint32_t)capabilities->version) << 4U)
 80009f2:	011b      	lsls	r3, r3, #4
             | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 80009f4:	0552      	lsls	r2, r2, #21
 80009f6:	4313      	orrs	r3, r2
             | (((uint32_t)capabilities->DATA_CRC) << 7U)
 80009f8:	780a      	ldrb	r2, [r1, #0]
 80009fa:	01d2      	lsls	r2, r2, #7
             | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 80009fc:	4313      	orrs	r3, r2
             | (((uint32_t)capabilities->RX_maxSize) << 8U)
 80009fe:	784a      	ldrb	r2, [r1, #1]
 8000a00:	0212      	lsls	r2, r2, #8
             | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 8000a02:	4313      	orrs	r3, r2
             | (((uint32_t)capabilities->TXS_maxSize) << 14U)
 8000a04:	788a      	ldrb	r2, [r1, #2]
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 8000a06:	2100      	movs	r1, #0
             | (((uint32_t)capabilities->TXS_maxSize) << 14U)
 8000a08:	0392      	lsls	r2, r2, #14
             | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 8000a0a:	4313      	orrs	r3, r2
 8000a0c:	2205      	movs	r2, #5
 8000a0e:	4313      	orrs	r3, r2
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 8000a10:	0002      	movs	r2, r0
    *packet = (BEACON
 8000a12:	6203      	str	r3, [r0, #32]
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 8000a14:	3220      	adds	r2, #32
 8000a16:	2304      	movs	r3, #4
 8000a18:	f7ff ff30 	bl	800087c <ASPEP_TXframeProcess>
}
 8000a1c:	bd10      	pop	{r4, pc}

08000a1e <ASPEP_sendPing>:
    uint8_t Nbit = pHandle->syncPacketCount & 0x1U; /* Keep only LSB */
 8000a1e:	0003      	movs	r3, r0
{
 8000a20:	b570      	push	{r4, r5, r6, lr}
    uint8_t Nbit = pHandle->syncPacketCount & 0x1U; /* Keep only LSB */
 8000a22:	3348      	adds	r3, #72	; 0x48
 8000a24:	781c      	ldrb	r4, [r3, #0]
                   | (uint32_t)((uint32_t)Nbit << 6U)
 8000a26:	2301      	movs	r3, #1
 8000a28:	401c      	ands	r4, r3
    uint8_t ipID = pHandle->liid & 0xFU;
 8000a2a:	0003      	movs	r3, r0
                   | (uint32_t)((uint32_t)ipID << 8U)
 8000a2c:	250f      	movs	r5, #15
    uint8_t ipID = pHandle->liid & 0xFU;
 8000a2e:	334b      	adds	r3, #75	; 0x4b
 8000a30:	781b      	ldrb	r3, [r3, #0]
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000a32:	0312      	lsls	r2, r2, #12
                   | (uint32_t)((uint32_t)ipID << 8U)
 8000a34:	402b      	ands	r3, r5
 8000a36:	021b      	lsls	r3, r3, #8
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000a38:	4313      	orrs	r3, r2
    *packet = PING | (uint32_t)((uint32_t)cBit << 4U)
 8000a3a:	010a      	lsls	r2, r1, #4
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000a3c:	4313      	orrs	r3, r2
                   | (uint32_t)((uint32_t)cBit << 5U)
 8000a3e:	0149      	lsls	r1, r1, #5
                   | (uint32_t)((uint32_t)Nbit << 6U)
 8000a40:	01a2      	lsls	r2, r4, #6
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000a42:	430b      	orrs	r3, r1
 8000a44:	4313      	orrs	r3, r2
 8000a46:	2206      	movs	r2, #6
                   | (uint32_t)((uint32_t)Nbit << 7U)
 8000a48:	01e4      	lsls	r4, r4, #7
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000a4a:	4323      	orrs	r3, r4
 8000a4c:	4313      	orrs	r3, r2
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 8000a4e:	0002      	movs	r2, r0
 8000a50:	2100      	movs	r1, #0
    *packet = PING | (uint32_t)((uint32_t)cBit << 4U)
 8000a52:	6203      	str	r3, [r0, #32]
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 8000a54:	3220      	adds	r2, #32
 8000a56:	2304      	movs	r3, #4
 8000a58:	f7ff ff10 	bl	800087c <ASPEP_TXframeProcess>
}
 8000a5c:	bd70      	pop	{r4, r5, r6, pc}

08000a5e <ASPEP_getBuffer>:
{
 8000a5e:	0003      	movs	r3, r0
 8000a60:	b510      	push	{r4, lr}
     result = false; /* Async packets are not supported */
 8000a62:	2000      	movs	r0, #0
    if (MCTL_SYNC == syncAsync)
 8000a64:	2a0a      	cmp	r2, #10
 8000a66:	d109      	bne.n	8000a7c <ASPEP_getBuffer+0x1e>
      if (pHandle->syncBuffer.state <= writeLock) /* Possible values are free or writeLock*/
 8000a68:	001a      	movs	r2, r3
 8000a6a:	322e      	adds	r2, #46	; 0x2e
 8000a6c:	7814      	ldrb	r4, [r2, #0]
 8000a6e:	2c01      	cmp	r4, #1
 8000a70:	d804      	bhi.n	8000a7c <ASPEP_getBuffer+0x1e>
        *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 8000a72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        pHandle->syncBuffer.state = writeLock;
 8000a74:	3001      	adds	r0, #1
        *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 8000a76:	3304      	adds	r3, #4
 8000a78:	600b      	str	r3, [r1, #0]
        pHandle->syncBuffer.state = writeLock;
 8000a7a:	7010      	strb	r0, [r2, #0]
}
 8000a7c:	bd10      	pop	{r4, pc}

08000a7e <ASPEP_sendPacket>:
{
 8000a7e:	b570      	push	{r4, r5, r6, lr}
 8000a80:	000e      	movs	r6, r1
 8000a82:	0019      	movs	r1, r3
    if (ASPEP_CONNECTED == pHandle-> ASPEP_State)
 8000a84:	0003      	movs	r3, r0
{
 8000a86:	0005      	movs	r5, r0
      result = ASPEP_NOT_CONNECTED;
 8000a88:	2002      	movs	r0, #2
    if (ASPEP_CONNECTED == pHandle-> ASPEP_State)
 8000a8a:	334c      	adds	r3, #76	; 0x4c
 8000a8c:	781b      	ldrb	r3, [r3, #0]
{
 8000a8e:	0014      	movs	r4, r2
    if (ASPEP_CONNECTED == pHandle-> ASPEP_State)
 8000a90:	4283      	cmp	r3, r0
 8000a92:	d11c      	bne.n	8000ace <ASPEP_sendPacket+0x50>
      tmpHeader = ((uint32_t)((uint32_t)txDataLengthTemp << (uint32_t)4) | (uint32_t)syncAsync);
 8000a94:	0123      	lsls	r3, r4, #4
 8000a96:	430b      	orrs	r3, r1
      *header = tmpHeader;
 8000a98:	1f32      	subs	r2, r6, #4
 8000a9a:	6013      	str	r3, [r2, #0]
      if (1U == pHandle->Capabilities.DATA_CRC)
 8000a9c:	002b      	movs	r3, r5
 8000a9e:	3354      	adds	r3, #84	; 0x54
 8000aa0:	781b      	ldrb	r3, [r3, #0]
 8000aa2:	2b01      	cmp	r3, #1
 8000aa4:	d106      	bne.n	8000ab4 <ASPEP_sendPacket+0x36>
        packet[txDataLengthTemp] = (uint8_t)0xCA; /* Dummy CRC */
 8000aa6:	33c9      	adds	r3, #201	; 0xc9
 8000aa8:	5533      	strb	r3, [r6, r4]
        packet[txDataLengthTemp + 1U] = (uint8_t)0xFE; /* Dummy CRC */
 8000aaa:	1936      	adds	r6, r6, r4
 8000aac:	3334      	adds	r3, #52	; 0x34
        txDataLengthTemp += (uint16_t)ASPEP_DATACRC_SIZE;
 8000aae:	1824      	adds	r4, r4, r0
        packet[txDataLengthTemp + 1U] = (uint8_t)0xFE; /* Dummy CRC */
 8000ab0:	7073      	strb	r3, [r6, #1]
        txDataLengthTemp += (uint16_t)ASPEP_DATACRC_SIZE;
 8000ab2:	b2a4      	uxth	r4, r4
      if (MCTL_SYNC == syncAsync)
 8000ab4:	290a      	cmp	r1, #10
 8000ab6:	d105      	bne.n	8000ac4 <ASPEP_sendPacket+0x46>
        if (pSupHandle->MCP_PacketAvailable)
 8000ab8:	7c2b      	ldrb	r3, [r5, #16]
          result = MCTL_SYNC_NOT_EXPECTED;
 8000aba:	2001      	movs	r0, #1
        if (pSupHandle->MCP_PacketAvailable)
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d006      	beq.n	8000ace <ASPEP_sendPacket+0x50>
          pSupHandle->MCP_PacketAvailable = false; /* CMD from controller is processed*/
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	742b      	strb	r3, [r5, #16]
        result = ASPEP_TXframeProcess(pHandle, syncAsync, header, txDataLengthTemp + (uint16_t)ASPEP_HEADER_SIZE);
 8000ac4:	3404      	adds	r4, #4
 8000ac6:	0028      	movs	r0, r5
 8000ac8:	b2a3      	uxth	r3, r4
 8000aca:	f7ff fed7 	bl	800087c <ASPEP_TXframeProcess>
}
 8000ace:	bd70      	pop	{r4, r5, r6, pc}

08000ad0 <ASPEP_HWDataTransmittedIT>:
  * Therefore, there is no need to protect this ISR against another higher priority ISR (HF Task).
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_HWDataTransmittedIT(ASPEP_Handle_t *pHandle)
{
 8000ad0:	b570      	push	{r4, r5, r6, lr}
  }
  else
  {
#endif
    /* First free previous readLock buffer */
    if (pHandle->ctrlBuffer.state == readLock)
 8000ad2:	1d44      	adds	r4, r0, #5
 8000ad4:	7fe2      	ldrb	r2, [r4, #31]
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	2a03      	cmp	r2, #3
 8000ada:	d110      	bne.n	8000afe <ASPEP_HWDataTransmittedIT+0x2e>
    {
      pHandle->ctrlBuffer.state = available;
 8000adc:	77e3      	strb	r3, [r4, #31]
    else /* if previous buffer was not ASPEP_CTRL, then the buffer locked is a MCTL_Buff_t */
    {
      MCTL_Buff_t *tempBuff = (MCTL_Buff_t *)pHandle->lockBuffer; //cstat !MISRAC2012-Rule-11.5
      tempBuff->state = available;
    }
    if (pHandle->syncBuffer.state == pending)
 8000ade:	0005      	movs	r5, r0
 8000ae0:	352e      	adds	r5, #46	; 0x2e
 8000ae2:	782b      	ldrb	r3, [r5, #0]
 8000ae4:	2b02      	cmp	r3, #2
 8000ae6:	d10d      	bne.n	8000b04 <ASPEP_HWDataTransmittedIT+0x34>
    {
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 8000ae8:	0003      	movs	r3, r0
 8000aea:	3328      	adds	r3, #40	; 0x28
 8000aec:	6303      	str	r3, [r0, #48]	; 0x30
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
 8000aee:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
 8000af0:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8000af2:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8000af4:	6940      	ldr	r0, [r0, #20]
 8000af6:	4798      	blx	r3
      pHandle->syncBuffer.state = readLock;
 8000af8:	2303      	movs	r3, #3
 8000afa:	702b      	strb	r3, [r5, #0]
      pHandle->lockBuffer = NULL;
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 8000afc:	bd70      	pop	{r4, r5, r6, pc}
      tempBuff->state = available;
 8000afe:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8000b00:	7193      	strb	r3, [r2, #6]
 8000b02:	e7ec      	b.n	8000ade <ASPEP_HWDataTransmittedIT+0xe>
    else if (pHandle->ctrlBuffer.state == pending)
 8000b04:	7fe3      	ldrb	r3, [r4, #31]
 8000b06:	2b02      	cmp	r3, #2
 8000b08:	d109      	bne.n	8000b1e <ASPEP_HWDataTransmittedIT+0x4e>
      pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 8000b0a:	0001      	movs	r1, r0
 8000b0c:	3120      	adds	r1, #32
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 8000b0e:	6c03      	ldr	r3, [r0, #64]	; 0x40
      pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 8000b10:	6301      	str	r1, [r0, #48]	; 0x30
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 8000b12:	2204      	movs	r2, #4
 8000b14:	6940      	ldr	r0, [r0, #20]
 8000b16:	4798      	blx	r3
      pHandle->ctrlBuffer.state = readLock;
 8000b18:	2303      	movs	r3, #3
 8000b1a:	77e3      	strb	r3, [r4, #31]
 8000b1c:	e7ee      	b.n	8000afc <ASPEP_HWDataTransmittedIT+0x2c>
      pHandle->lockBuffer = NULL;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	6303      	str	r3, [r0, #48]	; 0x30
}
 8000b22:	e7eb      	b.n	8000afc <ASPEP_HWDataTransmittedIT+0x2c>

08000b24 <ASPEP_RXframeProcess>:
  * @param  *packetLength Length of the packet to be processed
  *
  * @return Returns the buffer of data transmitted by the MCP controller device
  */
uint8_t *ASPEP_RXframeProcess(MCTL_Handle_t *pSupHandle, uint16_t *packetLength)
{
 8000b24:	b570      	push	{r4, r5, r6, lr}
 8000b26:	0004      	movs	r4, r0
    uint32_t packetHeader = *((uint32_t *)pHandle->rxHeader); //cstat !MISRAC2012-Rule-11.3
    uint16_t packetNumber;
#if VALID_CRC_DATA
    bool validCRCData = true;
#endif
    *packetLength = 0;
 8000b28:	2500      	movs	r5, #0
    if (pHandle->NewPacketAvailable)
 8000b2a:	0023      	movs	r3, r4
    uint32_t packetHeader = *((uint32_t *)pHandle->rxHeader); //cstat !MISRAC2012-Rule-11.3
 8000b2c:	69e2      	ldr	r2, [r4, #28]
    if (pHandle->NewPacketAvailable)
 8000b2e:	3349      	adds	r3, #73	; 0x49
    *packetLength = 0;
 8000b30:	800d      	strh	r5, [r1, #0]
{
 8000b32:	0008      	movs	r0, r1
    if (pHandle->NewPacketAvailable)
 8000b34:	7819      	ldrb	r1, [r3, #0]
 8000b36:	42a9      	cmp	r1, r5
 8000b38:	d100      	bne.n	8000b3c <ASPEP_RXframeProcess+0x18>
 8000b3a:	e072      	b.n	8000c22 <ASPEP_RXframeProcess+0xfe>
    {
      pHandle->NewPacketAvailable = false; /* Consumes new packet*/
      switch (pHandle->ASPEP_State)
 8000b3c:	0026      	movs	r6, r4
      pHandle->NewPacketAvailable = false; /* Consumes new packet*/
 8000b3e:	701d      	strb	r5, [r3, #0]
      switch (pHandle->ASPEP_State)
 8000b40:	364c      	adds	r6, #76	; 0x4c
 8000b42:	7831      	ldrb	r1, [r6, #0]
 8000b44:	2901      	cmp	r1, #1
 8000b46:	d037      	beq.n	8000bb8 <ASPEP_RXframeProcess+0x94>
 8000b48:	2902      	cmp	r1, #2
 8000b4a:	d049      	beq.n	8000be0 <ASPEP_RXframeProcess+0xbc>
 8000b4c:	42a9      	cmp	r1, r5
 8000b4e:	d122      	bne.n	8000b96 <ASPEP_RXframeProcess+0x72>
      {
        case ASPEP_IDLE:
        {
          if (BEACON == pHandle->rxPacketType)
 8000b50:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000b52:	2b05      	cmp	r3, #5
 8000b54:	d127      	bne.n	8000ba6 <ASPEP_RXframeProcess+0x82>
          {
            if (ASPEP_CheckBeacon(pHandle) == true)
 8000b56:	0020      	movs	r0, r4
 8000b58:	f7ff fee2 	bl	8000920 <ASPEP_CheckBeacon.constprop.0>
 8000b5c:	42a8      	cmp	r0, r5
 8000b5e:	d014      	beq.n	8000b8a <ASPEP_RXframeProcess+0x66>
            {
              /* Controller capabilities match performer capabilities.*/
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b60:	0023      	movs	r3, r4
 8000b62:	3356      	adds	r3, #86	; 0x56
 8000b64:	781b      	ldrb	r3, [r3, #0]
              pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize) * (uint16_t)64U;
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b66:	0022      	movs	r2, r4
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b68:	3301      	adds	r3, #1
 8000b6a:	015b      	lsls	r3, r3, #5
 8000b6c:	81a3      	strh	r3, [r4, #12]
              pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize) * (uint16_t)64U;
 8000b6e:	0023      	movs	r3, r4
 8000b70:	3357      	adds	r3, #87	; 0x57
 8000b72:	781b      	ldrb	r3, [r3, #0]
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b74:	3208      	adds	r2, #8
              pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize) * (uint16_t)64U;
 8000b76:	019b      	lsls	r3, r3, #6
 8000b78:	81e3      	strh	r3, [r4, #14]
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b7a:	0023      	movs	r3, r4
 8000b7c:	3355      	adds	r3, #85	; 0x55
 8000b7e:	781b      	ldrb	r3, [r3, #0]
 8000b80:	3301      	adds	r3, #1
 8000b82:	015b      	lsls	r3, r3, #5
 8000b84:	87d3      	strh	r3, [r2, #62]	; 0x3e
              pHandle->ASPEP_State = ASPEP_CONFIGURED;
 8000b86:	2301      	movs	r3, #1
 8000b88:	7033      	strb	r3, [r6, #0]
            else
            {
              /* Nothing to do, controller has to send back new beacon with matching capabilities */
            }
            /* Beacon Packet must be answered*/
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
 8000b8a:	0021      	movs	r1, r4
 8000b8c:	0020      	movs	r0, r4
 8000b8e:	3154      	adds	r1, #84	; 0x54
 8000b90:	f7ff ff2c 	bl	80009ec <ASPEP_sendBeacon>
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 8000b94:	2500      	movs	r5, #0

        default:
          break;
      }
      /* The valid received packet is now safely consumes, we are ready to receive a new packet */
      pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000b96:	0021      	movs	r1, r4
 8000b98:	2204      	movs	r2, #4
 8000b9a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000b9c:	6960      	ldr	r0, [r4, #20]
 8000b9e:	311c      	adds	r1, #28
 8000ba0:	4798      	blx	r3
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
  return (result);
}
 8000ba2:	0028      	movs	r0, r5
 8000ba4:	bd70      	pop	{r4, r5, r6, pc}
          else if (PING == pHandle->rxPacketType)
 8000ba6:	2b06      	cmp	r3, #6
 8000ba8:	d1f5      	bne.n	8000b96 <ASPEP_RXframeProcess+0x72>
            ASPEP_sendPing(pHandle, ASPEP_PING_RESET, packetNumber);
 8000baa:	0029      	movs	r1, r5
            packetNumber = (uint16_t)((packetHeader & 0x0FFFF000U) >> (uint16_t)12U);
 8000bac:	0b12      	lsrs	r2, r2, #12
            ASPEP_sendPing(pHandle, ASPEP_PING_RESET, packetNumber);
 8000bae:	b292      	uxth	r2, r2
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 8000bb0:	0020      	movs	r0, r4
 8000bb2:	f7ff ff34 	bl	8000a1e <ASPEP_sendPing>
 8000bb6:	e7ee      	b.n	8000b96 <ASPEP_RXframeProcess+0x72>
          if (BEACON == pHandle->rxPacketType)
 8000bb8:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000bba:	2b05      	cmp	r3, #5
 8000bbc:	d106      	bne.n	8000bcc <ASPEP_RXframeProcess+0xa8>
            if (ASPEP_CheckBeacon(pHandle) == false)
 8000bbe:	0020      	movs	r0, r4
 8000bc0:	f7ff feae 	bl	8000920 <ASPEP_CheckBeacon.constprop.0>
 8000bc4:	2800      	cmp	r0, #0
 8000bc6:	d1e0      	bne.n	8000b8a <ASPEP_RXframeProcess+0x66>
              pHandle->ASPEP_State = ASPEP_IDLE;
 8000bc8:	7030      	strb	r0, [r6, #0]
 8000bca:	e7de      	b.n	8000b8a <ASPEP_RXframeProcess+0x66>
          else if (PING == pHandle->rxPacketType)
 8000bcc:	2b06      	cmp	r3, #6
 8000bce:	d1e2      	bne.n	8000b96 <ASPEP_RXframeProcess+0x72>
            packetNumber = (uint16_t)((packetHeader & 0x0FFFF000U) >> (uint16_t)12U);
 8000bd0:	0b12      	lsrs	r2, r2, #12
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 8000bd2:	0020      	movs	r0, r4
 8000bd4:	b292      	uxth	r2, r2
 8000bd6:	f7ff ff22 	bl	8000a1e <ASPEP_sendPing>
            pHandle->ASPEP_State = ASPEP_CONNECTED;
 8000bda:	2302      	movs	r3, #2
 8000bdc:	7033      	strb	r3, [r6, #0]
 8000bde:	e7da      	b.n	8000b96 <ASPEP_RXframeProcess+0x72>
          if (BEACON == pHandle->rxPacketType)
 8000be0:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000be2:	2b05      	cmp	r3, #5
 8000be4:	d109      	bne.n	8000bfa <ASPEP_RXframeProcess+0xd6>
            if (ASPEP_CheckBeacon(pHandle) == false)
 8000be6:	0020      	movs	r0, r4
 8000be8:	f7ff fe9a 	bl	8000920 <ASPEP_CheckBeacon.constprop.0>
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
 8000bec:	0021      	movs	r1, r4
 8000bee:	7030      	strb	r0, [r6, #0]
 8000bf0:	3154      	adds	r1, #84	; 0x54
 8000bf2:	0020      	movs	r0, r4
 8000bf4:	f7ff fefa 	bl	80009ec <ASPEP_sendBeacon>
 8000bf8:	e7cd      	b.n	8000b96 <ASPEP_RXframeProcess+0x72>
          else if (PING == pHandle->rxPacketType)
 8000bfa:	2b06      	cmp	r3, #6
 8000bfc:	d103      	bne.n	8000c06 <ASPEP_RXframeProcess+0xe2>
            packetNumber = (uint16_t)((packetHeader & 0x0FFFF000U) >> (uint16_t)12U);
 8000bfe:	0b12      	lsrs	r2, r2, #12
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 8000c00:	2101      	movs	r1, #1
 8000c02:	b292      	uxth	r2, r2
 8000c04:	e7d4      	b.n	8000bb0 <ASPEP_RXframeProcess+0x8c>
          else if (DATA_PACKET == pHandle->rxPacketType)
 8000c06:	2b09      	cmp	r3, #9
 8000c08:	d1c5      	bne.n	8000b96 <ASPEP_RXframeProcess+0x72>
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from controller */
 8000c0a:	0022      	movs	r2, r4
 8000c0c:	3248      	adds	r2, #72	; 0x48
 8000c0e:	7813      	ldrb	r3, [r2, #0]
 8000c10:	3301      	adds	r3, #1
 8000c12:	7013      	strb	r3, [r2, #0]
              pSupHandle->MCP_PacketAvailable = true; /* Will be consumed in ASPEP_sendPacket */
 8000c14:	2301      	movs	r3, #1
 8000c16:	7423      	strb	r3, [r4, #16]
              *packetLength = pHandle->rxLengthASPEP;
 8000c18:	1da3      	adds	r3, r4, #6
 8000c1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
              result = pHandle->rxBuffer;
 8000c1c:	69a5      	ldr	r5, [r4, #24]
              *packetLength = pHandle->rxLengthASPEP;
 8000c1e:	8003      	strh	r3, [r0, #0]
              result = pHandle->rxBuffer;
 8000c20:	e7b9      	b.n	8000b96 <ASPEP_RXframeProcess+0x72>
    else if (pHandle->badPacketFlag > ASPEP_OK)
 8000c22:	0026      	movs	r6, r4
 8000c24:	364a      	adds	r6, #74	; 0x4a
 8000c26:	7833      	ldrb	r3, [r6, #0]
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 8000c28:	000d      	movs	r5, r1
    else if (pHandle->badPacketFlag > ASPEP_OK)
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d0b9      	beq.n	8000ba2 <ASPEP_RXframeProcess+0x7e>
  *packet = NACK | (uint32_t)(((uint32_t) errorInfo) << 8U) | (uint32_t)(((uint32_t) errorInfo) << 16U);
 8000c2e:	021a      	lsls	r2, r3, #8
 8000c30:	041b      	lsls	r3, r3, #16
 8000c32:	431a      	orrs	r2, r3
 8000c34:	230f      	movs	r3, #15
 8000c36:	4313      	orrs	r3, r2
  (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 8000c38:	0022      	movs	r2, r4
  *packet = NACK | (uint32_t)(((uint32_t) errorInfo) << 8U) | (uint32_t)(((uint32_t) errorInfo) << 16U);
 8000c3a:	6223      	str	r3, [r4, #32]
  (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 8000c3c:	0020      	movs	r0, r4
 8000c3e:	2304      	movs	r3, #4
 8000c40:	3220      	adds	r2, #32
 8000c42:	f7ff fe1b 	bl	800087c <ASPEP_TXframeProcess>
      pHandle->badPacketFlag = ASPEP_OK;
 8000c46:	7035      	strb	r5, [r6, #0]
      pHandle->fASPEP_HWSync(pHandle->ASPEPIp);
 8000c48:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000c4a:	6960      	ldr	r0, [r4, #20]
 8000c4c:	4798      	blx	r3
 8000c4e:	e7a8      	b.n	8000ba2 <ASPEP_RXframeProcess+0x7e>

08000c50 <ASPEP_HWDataReceivedIT>:
  * If the packet received contains an error in the header, the HW IP will be re-synchronised first, and DMA will be configured after.
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_HWDataReceivedIT(ASPEP_Handle_t *pHandle)
{
 8000c50:	b570      	push	{r4, r5, r6, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    switch (pHandle->ASPEP_TL_State)
 8000c52:	0004      	movs	r4, r0
 8000c54:	344d      	adds	r4, #77	; 0x4d
 8000c56:	7823      	ldrb	r3, [r4, #0]
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d002      	beq.n	8000c62 <ASPEP_HWDataReceivedIT+0x12>
 8000c5c:	2b01      	cmp	r3, #1
 8000c5e:	d03d      	beq.n	8000cdc <ASPEP_HWDataReceivedIT+0x8c>
        break;
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 8000c60:	bd70      	pop	{r4, r5, r6, pc}
        if (ASPEP_CheckHeaderCRC(*(uint32_t *)pHandle->rxHeader) == true) //cstat !MISRAC2012-Rule-11.3
 8000c62:	69c2      	ldr	r2, [r0, #28]
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000c64:	4b1f      	ldr	r3, [pc, #124]	; (8000ce4 <ASPEP_HWDataReceivedIT+0x94>)
 8000c66:	b2d1      	uxtb	r1, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000c68:	5c59      	ldrb	r1, [r3, r1]
 8000c6a:	0a15      	lsrs	r5, r2, #8
 8000c6c:	4069      	eors	r1, r5
 8000c6e:	b2c9      	uxtb	r1, r1
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000c70:	5c59      	ldrb	r1, [r3, r1]
 8000c72:	0c15      	lsrs	r5, r2, #16
 8000c74:	4069      	eors	r1, r5
 8000c76:	b2c9      	uxtb	r1, r1
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 24U) & 0xffU)];
 8000c78:	5c59      	ldrb	r1, [r3, r1]
 8000c7a:	0e12      	lsrs	r2, r2, #24
 8000c7c:	404a      	eors	r2, r1
        if (ASPEP_CheckHeaderCRC(*(uint32_t *)pHandle->rxHeader) == true) //cstat !MISRAC2012-Rule-11.3
 8000c7e:	5c9b      	ldrb	r3, [r3, r2]
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d128      	bne.n	8000cd6 <ASPEP_HWDataReceivedIT+0x86>
          pHandle->rxPacketType = (ASPEP_packetType)(((uint32_t)pHandle->rxHeader[0]) & ID_MASK);
 8000c84:	220f      	movs	r2, #15
 8000c86:	7f03      	ldrb	r3, [r0, #28]
 8000c88:	4013      	ands	r3, r2
 8000c8a:	6503      	str	r3, [r0, #80]	; 0x50
          switch (pHandle->rxPacketType)
 8000c8c:	2b06      	cmp	r3, #6
 8000c8e:	d804      	bhi.n	8000c9a <ASPEP_HWDataReceivedIT+0x4a>
 8000c90:	2b04      	cmp	r3, #4
 8000c92:	d91e      	bls.n	8000cd2 <ASPEP_HWDataReceivedIT+0x82>
              pHandle->NewPacketAvailable = true;
 8000c94:	3049      	adds	r0, #73	; 0x49
              pHandle->badPacketFlag = ASPEP_BAD_PACKET_TYPE;
 8000c96:	2301      	movs	r3, #1
 8000c98:	e019      	b.n	8000cce <ASPEP_HWDataReceivedIT+0x7e>
 8000c9a:	2b09      	cmp	r3, #9
 8000c9c:	d119      	bne.n	8000cd2 <ASPEP_HWDataReceivedIT+0x82>
              pHandle->rxLengthASPEP = (uint16_t)((*((uint16_t *)pHandle->rxHeader) & 0x1FFF0U) >> (uint16_t)4);
 8000c9e:	8b82      	ldrh	r2, [r0, #28]
 8000ca0:	1d83      	adds	r3, r0, #6
 8000ca2:	0912      	lsrs	r2, r2, #4
 8000ca4:	87da      	strh	r2, [r3, #62]	; 0x3e
              if (0U == pHandle->rxLengthASPEP) /* data packet with length 0 is a valid packet */
 8000ca6:	d0f5      	beq.n	8000c94 <ASPEP_HWDataReceivedIT+0x44>
              else if (pHandle->rxLengthASPEP <= pHandle->maxRXPayload)
 8000ca8:	0003      	movs	r3, r0
 8000caa:	3308      	adds	r3, #8
 8000cac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8000cae:	4293      	cmp	r3, r2
 8000cb0:	d30b      	bcc.n	8000cca <ASPEP_HWDataReceivedIT+0x7a>
                                        (pHandle->rxLengthASPEP + ((uint16_t)ASPEP_DATACRC_SIZE * (uint16_t)pHandle->Capabilities.DATA_CRC)));
 8000cb2:	0003      	movs	r3, r0
 8000cb4:	3354      	adds	r3, #84	; 0x54
                pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxBuffer,  /* need to read + 2 bytes CRC*/
 8000cb6:	781b      	ldrb	r3, [r3, #0]
 8000cb8:	6981      	ldr	r1, [r0, #24]
 8000cba:	005b      	lsls	r3, r3, #1
 8000cbc:	18d2      	adds	r2, r2, r3
 8000cbe:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8000cc0:	6940      	ldr	r0, [r0, #20]
 8000cc2:	4798      	blx	r3
                pHandle->ASPEP_TL_State = WAITING_PAYLOAD;
 8000cc4:	2301      	movs	r3, #1
 8000cc6:	7023      	strb	r3, [r4, #0]
 8000cc8:	e7ca      	b.n	8000c60 <ASPEP_HWDataReceivedIT+0x10>
                pHandle->badPacketFlag = ASPEP_BAD_PACKET_SIZE;
 8000cca:	2302      	movs	r3, #2
 8000ccc:	304a      	adds	r0, #74	; 0x4a
        pHandle->NewPacketAvailable = true;
 8000cce:	7003      	strb	r3, [r0, #0]
}
 8000cd0:	e7c6      	b.n	8000c60 <ASPEP_HWDataReceivedIT+0x10>
              pHandle->badPacketFlag = ASPEP_BAD_PACKET_TYPE;
 8000cd2:	304a      	adds	r0, #74	; 0x4a
 8000cd4:	e7df      	b.n	8000c96 <ASPEP_HWDataReceivedIT+0x46>
          pHandle->badPacketFlag = ASPEP_BAD_CRC_HEADER;
 8000cd6:	2304      	movs	r3, #4
 8000cd8:	304a      	adds	r0, #74	; 0x4a
 8000cda:	e7f8      	b.n	8000cce <ASPEP_HWDataReceivedIT+0x7e>
        pHandle->ASPEP_TL_State = WAITING_PACKET;
 8000cdc:	2200      	movs	r2, #0
        pHandle->NewPacketAvailable = true;
 8000cde:	3049      	adds	r0, #73	; 0x49
        pHandle->ASPEP_TL_State = WAITING_PACKET;
 8000ce0:	7022      	strb	r2, [r4, #0]
        pHandle->NewPacketAvailable = true;
 8000ce2:	e7f4      	b.n	8000cce <ASPEP_HWDataReceivedIT+0x7e>
 8000ce4:	080067e0 	.word	0x080067e0

08000ce8 <ASPEP_HWReset>:
  {
#endif
    /* We must reset the RX state machine to be sure to not be in Waiting packet state */
    /* Otherwise the arrival of a new packet will trigger a NewPacketAvailable despite */
    /* the fact that bytes have been lost because of overrun (debugger paused for instance) */
    pHandle->ASPEP_TL_State = WAITING_PACKET;
 8000ce8:	0003      	movs	r3, r0
 8000cea:	2200      	movs	r2, #0
    pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000cec:	0001      	movs	r1, r0
{
 8000cee:	b510      	push	{r4, lr}
    pHandle->ASPEP_TL_State = WAITING_PACKET;
 8000cf0:	334d      	adds	r3, #77	; 0x4d
 8000cf2:	701a      	strb	r2, [r3, #0]
    pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000cf4:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8000cf6:	311c      	adds	r1, #28
 8000cf8:	6940      	ldr	r0, [r0, #20]
 8000cfa:	3204      	adds	r2, #4
 8000cfc:	4798      	blx	r3
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 8000cfe:	bd10      	pop	{r4, pc}

08000d00 <HALL_Init_Electrical_Angle>:
  *         way the position of the rotor (+/- 30ï¿½). Electrical angle is then
  *         initialized.
  * @param  pHandle: handler of the current instance of the hall_speed_pos_fdbk component
  */
static void HALL_Init_Electrical_Angle(HALL_Handle_t *pHandle)
{
 8000d00:	0003      	movs	r3, r0
 8000d02:	b5f0      	push	{r4, r5, r6, r7, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    if (DEGREES_120 == pHandle->SensorPlacement)
 8000d04:	1c5f      	adds	r7, r3, #1
 8000d06:	7fff      	ldrb	r7, [r7, #31]
    {
      pHandle->HallState  = (uint8_t)((LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 2U)
                                      | (LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) << 1U)
 8000d08:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8000d0a:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
      pHandle->HallState  = (uint8_t)((LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 2U)
 8000d0c:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8000d0e:	6c46      	ldr	r6, [r0, #68]	; 0x44
                                      | LL_GPIO_IsInputPinSet(pHandle->H1Port, pHandle->H1Pin));
 8000d10:	6b5d      	ldr	r5, [r3, #52]	; 0x34
 8000d12:	6b00      	ldr	r0, [r0, #48]	; 0x30
    if (DEGREES_120 == pHandle->SensorPlacement)
 8000d14:	2f00      	cmp	r7, #0
 8000d16:	d11e      	bne.n	8000d56 <HALL_Init_Electrical_Angle+0x56>
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 8000d18:	6909      	ldr	r1, [r1, #16]
 8000d1a:	6912      	ldr	r2, [r2, #16]
 8000d1c:	4031      	ands	r1, r6
 8000d1e:	4022      	ands	r2, r4
 8000d20:	1b89      	subs	r1, r1, r6
 8000d22:	1b12      	subs	r2, r2, r4
 8000d24:	424e      	negs	r6, r1
 8000d26:	4171      	adcs	r1, r6
 8000d28:	4254      	negs	r4, r2
 8000d2a:	4162      	adcs	r2, r4
 8000d2c:	6900      	ldr	r0, [r0, #16]
                                      | (LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) << 1U)
 8000d2e:	0052      	lsls	r2, r2, #1
 8000d30:	4028      	ands	r0, r5
      pHandle->HallState  = (uint8_t)((LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 2U)
 8000d32:	0089      	lsls	r1, r1, #2
 8000d34:	1b40      	subs	r0, r0, r5
                                      | (LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) << 1U)
 8000d36:	4311      	orrs	r1, r2
 8000d38:	4242      	negs	r2, r0
 8000d3a:	4150      	adcs	r0, r2
      pHandle->HallState  = (uint8_t)((LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 2U)
 8000d3c:	4308      	orrs	r0, r1
 8000d3e:	001a      	movs	r2, r3
 8000d40:	32aa      	adds	r2, #170	; 0xaa
 8000d42:	7010      	strb	r0, [r2, #0]
      pHandle->HallState  = (uint8_t)(((LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) ^ 1U) << 2U)
                                      | (LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 1U)
                                      | LL_GPIO_IsInputPinSet(pHandle->H1Port, pHandle->H1Pin));
    }

    switch (pHandle->HallState)
 8000d44:	3801      	subs	r0, #1
 8000d46:	2805      	cmp	r0, #5
 8000d48:	d830      	bhi.n	8000dac <HALL_Init_Electrical_Angle+0xac>
 8000d4a:	8c5a      	ldrh	r2, [r3, #34]	; 0x22
 8000d4c:	f7ff f9e6 	bl	800011c <__gnu_thumb1_case_uqi>
 8000d50:	2c262824 	.word	0x2c262824
 8000d54:	2a19      	.short	0x2a19
 8000d56:	6912      	ldr	r2, [r2, #16]
 8000d58:	6909      	ldr	r1, [r1, #16]
 8000d5a:	6900      	ldr	r0, [r0, #16]
 8000d5c:	4031      	ands	r1, r6
 8000d5e:	4028      	ands	r0, r5
 8000d60:	1b89      	subs	r1, r1, r6
 8000d62:	424e      	negs	r6, r1
 8000d64:	4171      	adcs	r1, r6
 8000d66:	1b40      	subs	r0, r0, r5
 8000d68:	4245      	negs	r5, r0
 8000d6a:	4168      	adcs	r0, r5
 8000d6c:	4022      	ands	r2, r4
                                      | (LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 1U)
 8000d6e:	0049      	lsls	r1, r1, #1
 8000d70:	1b12      	subs	r2, r2, r4
      pHandle->HallState  = (uint8_t)(((LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) ^ 1U) << 2U)
 8000d72:	4308      	orrs	r0, r1
 8000d74:	4251      	negs	r1, r2
 8000d76:	414a      	adcs	r2, r1
 8000d78:	2104      	movs	r1, #4
 8000d7a:	0092      	lsls	r2, r2, #2
 8000d7c:	404a      	eors	r2, r1
 8000d7e:	4310      	orrs	r0, r2
 8000d80:	e7dd      	b.n	8000d3e <HALL_Init_Electrical_Angle+0x3e>
    {
      case STATE_5:
      {
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift + (S16_60_PHASE_SHIFT / 2));
 8000d82:	490d      	ldr	r1, [pc, #52]	; (8000db8 <HALL_Init_Electrical_Angle+0xb8>)
        break;
      }

      case STATE_1:
      {
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift + S16_60_PHASE_SHIFT + (S16_60_PHASE_SHIFT / 2));
 8000d84:	1852      	adds	r2, r2, r1
 8000d86:	809a      	strh	r2, [r3, #4]
    }
    /* Reset incremental value */
    pHandle->IncrementElAngle = 0;

    /* Initialize the measured angle */
    pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8000d88:	001a      	movs	r2, r3
 8000d8a:	8899      	ldrh	r1, [r3, #4]
 8000d8c:	32ae      	adds	r2, #174	; 0xae
 8000d8e:	8011      	strh	r1, [r2, #0]
    pHandle->IncrementElAngle = 0;
 8000d90:	2200      	movs	r2, #0
 8000d92:	33b0      	adds	r3, #176	; 0xb0
 8000d94:	601a      	str	r2, [r3, #0]
    pHandle->CompSpeed = 0;

#ifdef NULL_PTR_CHECK_HALL_SPD_POS_FDB
  }
#endif
}
 8000d96:	bdf0      	pop	{r4, r5, r6, r7, pc}
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift + S16_60_PHASE_SHIFT + (S16_60_PHASE_SHIFT / 2));
 8000d98:	4908      	ldr	r1, [pc, #32]	; (8000dbc <HALL_Init_Electrical_Angle+0xbc>)
 8000d9a:	e7f3      	b.n	8000d84 <HALL_Init_Electrical_Angle+0x84>
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift + S16_120_PHASE_SHIFT + (S16_60_PHASE_SHIFT / 2));
 8000d9c:	4908      	ldr	r1, [pc, #32]	; (8000dc0 <HALL_Init_Electrical_Angle+0xc0>)
 8000d9e:	e7f1      	b.n	8000d84 <HALL_Init_Electrical_Angle+0x84>
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift - S16_120_PHASE_SHIFT - (S16_60_PHASE_SHIFT / 2));
 8000da0:	4908      	ldr	r1, [pc, #32]	; (8000dc4 <HALL_Init_Electrical_Angle+0xc4>)
 8000da2:	e7ef      	b.n	8000d84 <HALL_Init_Electrical_Angle+0x84>
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift - S16_60_PHASE_SHIFT - (S16_60_PHASE_SHIFT / 2));
 8000da4:	4908      	ldr	r1, [pc, #32]	; (8000dc8 <HALL_Init_Electrical_Angle+0xc8>)
 8000da6:	e7ed      	b.n	8000d84 <HALL_Init_Electrical_Angle+0x84>
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift - (S16_60_PHASE_SHIFT / 2));
 8000da8:	4908      	ldr	r1, [pc, #32]	; (8000dcc <HALL_Init_Electrical_Angle+0xcc>)
 8000daa:	e7eb      	b.n	8000d84 <HALL_Init_Electrical_Angle+0x84>
        pHandle->SensorIsReliable = false;
 8000dac:	001a      	movs	r2, r3
 8000dae:	2100      	movs	r1, #0
 8000db0:	324c      	adds	r2, #76	; 0x4c
 8000db2:	7011      	strb	r1, [r2, #0]
        break;
 8000db4:	e7e8      	b.n	8000d88 <HALL_Init_Electrical_Angle+0x88>
 8000db6:	46c0      	nop			; (mov r8, r8)
 8000db8:	00001555 	.word	0x00001555
 8000dbc:	00003fff 	.word	0x00003fff
 8000dc0:	00006aaa 	.word	0x00006aaa
 8000dc4:	ffff9556 	.word	0xffff9556
 8000dc8:	ffffc001 	.word	0xffffc001
 8000dcc:	ffffeaab 	.word	0xffffeaab

08000dd0 <HALL_Init>:
{
 8000dd0:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint16_t hMinReliableElSpeedUnit = pHandle->_Super.hMinReliableMecSpeedUnit * pHandle->_Super.bElToMecRatio;
 8000dd2:	7842      	ldrb	r2, [r0, #1]
    hMaxReliableElSpeedUnit *= 2U;
 8000dd4:	8a83      	ldrh	r3, [r0, #20]
{
 8000dd6:	b085      	sub	sp, #20
    hMaxReliableElSpeedUnit *= 2U;
 8000dd8:	4353      	muls	r3, r2
 8000dda:	005b      	lsls	r3, r3, #1
 8000ddc:	b29b      	uxth	r3, r3
    uint16_t hMinReliableElSpeedUnit = pHandle->_Super.hMinReliableMecSpeedUnit * pHandle->_Super.bElToMecRatio;
 8000dde:	8ac1      	ldrh	r1, [r0, #22]
    hMaxReliableElSpeedUnit *= 2U;
 8000de0:	9300      	str	r3, [sp, #0]
    pHandle->OvfFreq = (uint16_t)(pHandle->TIMClockFreq / 65536U);
 8000de2:	0003      	movs	r3, r0
    uint16_t hMinReliableElSpeedUnit = pHandle->_Super.hMinReliableMecSpeedUnit * pHandle->_Super.bElToMecRatio;
 8000de4:	4351      	muls	r1, r2
    pHandle->OvfFreq = (uint16_t)(pHandle->TIMClockFreq / 65536U);
 8000de6:	6a87      	ldr	r7, [r0, #40]	; 0x28
 8000de8:	33c6      	adds	r3, #198	; 0xc6
 8000dea:	0c3e      	lsrs	r6, r7, #16
    uint16_t hMinReliableElSpeedUnit = pHandle->_Super.hMinReliableMecSpeedUnit * pHandle->_Super.bElToMecRatio;
 8000dec:	b289      	uxth	r1, r1
    TIM_TypeDef *TIMx = pHandle->TIMx;
 8000dee:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
{
 8000df0:	0004      	movs	r4, r0
    pHandle->OvfFreq = (uint16_t)(pHandle->TIMClockFreq / 65536U);
 8000df2:	801e      	strh	r6, [r3, #0]
      pHandle->HallTimeout = 150U;
 8000df4:	2096      	movs	r0, #150	; 0x96
    if (0U == hMinReliableElSpeedUnit)
 8000df6:	2903      	cmp	r1, #3
 8000df8:	d906      	bls.n	8000e08 <HALL_Init+0x38>
      pHandle->HallTimeout = (1000U * (uint16_t)SPEED_UNIT) / (6U * hMinReliableElSpeedUnit);
 8000dfa:	088b      	lsrs	r3, r1, #2
 8000dfc:	2106      	movs	r1, #6
 8000dfe:	4838      	ldr	r0, [pc, #224]	; (8000ee0 <HALL_Init+0x110>)
 8000e00:	4359      	muls	r1, r3
 8000e02:	f7ff f995 	bl	8000130 <__udivsi3>
 8000e06:	b280      	uxth	r0, r0
 8000e08:	0023      	movs	r3, r4
    pHandle->HALLMaxRatio = (pHandle->HallTimeout * pHandle->OvfFreq) / 1000U ;
 8000e0a:	21fa      	movs	r1, #250	; 0xfa
 8000e0c:	33c4      	adds	r3, #196	; 0xc4
 8000e0e:	8018      	strh	r0, [r3, #0]
 8000e10:	0089      	lsls	r1, r1, #2
 8000e12:	4370      	muls	r0, r6
 8000e14:	f7ff f98c 	bl	8000130 <__udivsi3>
 8000e18:	0023      	movs	r3, r4
 8000e1a:	33b4      	adds	r3, #180	; 0xb4
 8000e1c:	8018      	strh	r0, [r3, #0]
    pHandle->MaxPeriod = pHandle->HALLMaxRatio * 65536UL;
 8000e1e:	b283      	uxth	r3, r0
 8000e20:	9302      	str	r3, [sp, #8]
 8000e22:	0026      	movs	r6, r4
    pHandle->SatSpeed = hMaxReliableElSpeedUnit;
 8000e24:	0023      	movs	r3, r4
 8000e26:	9a00      	ldr	r2, [sp, #0]
 8000e28:	33b6      	adds	r3, #182	; 0xb6
    pHandle->MaxPeriod = pHandle->HALLMaxRatio * 65536UL;
 8000e2a:	0400      	lsls	r0, r0, #16
 8000e2c:	36bc      	adds	r6, #188	; 0xbc
 8000e2e:	6030      	str	r0, [r6, #0]
    pHandle->PseudoFreqConv = ((pHandle->TIMClockFreq / 6U) / pHandle->_Super.hMeasurementFrequency)
 8000e30:	2106      	movs	r1, #6
    pHandle->SatSpeed = hMaxReliableElSpeedUnit;
 8000e32:	801a      	strh	r2, [r3, #0]
    pHandle->PseudoFreqConv = ((pHandle->TIMClockFreq / 6U) / pHandle->_Super.hMeasurementFrequency)
 8000e34:	0038      	movs	r0, r7
 8000e36:	f7ff f97b 	bl	8000130 <__udivsi3>
 8000e3a:	8b63      	ldrh	r3, [r4, #26]
 8000e3c:	0007      	movs	r7, r0
 8000e3e:	9301      	str	r3, [sp, #4]
 8000e40:	0023      	movs	r3, r4
 8000e42:	9901      	ldr	r1, [sp, #4]
 8000e44:	33b8      	adds	r3, #184	; 0xb8
 8000e46:	9303      	str	r3, [sp, #12]
 8000e48:	f7ff f972 	bl	8000130 <__udivsi3>
                              * pHandle->_Super.DPPConvFactor;
 8000e4c:	69e3      	ldr	r3, [r4, #28]
    pHandle->PseudoFreqConv = ((pHandle->TIMClockFreq / 6U) / pHandle->_Super.hMeasurementFrequency)
 8000e4e:	9a03      	ldr	r2, [sp, #12]
                              * pHandle->_Super.DPPConvFactor;
 8000e50:	4343      	muls	r3, r0
      pHandle->MinPeriod = ((uint32_t)SPEED_UNIT * (pHandle->TIMClockFreq / 6UL));
 8000e52:	200a      	movs	r0, #10
    pHandle->PseudoFreqConv = ((pHandle->TIMClockFreq / 6U) / pHandle->_Super.hMeasurementFrequency)
 8000e54:	6013      	str	r3, [r2, #0]
    if (0U == hMaxReliableElSpeedUnit)
 8000e56:	9b00      	ldr	r3, [sp, #0]
      pHandle->MinPeriod = ((uint32_t)SPEED_UNIT * (pHandle->TIMClockFreq / 6UL));
 8000e58:	4378      	muls	r0, r7
    if (0U == hMaxReliableElSpeedUnit)
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d002      	beq.n	8000e64 <HALL_Init+0x94>
      pHandle->MinPeriod = (((uint32_t)SPEED_UNIT * (pHandle->TIMClockFreq / 6UL)) / hMaxReliableElSpeedUnit);
 8000e5e:	0019      	movs	r1, r3
 8000e60:	f7ff f966 	bl	8000130 <__udivsi3>
 8000e64:	0023      	movs	r3, r4
 8000e66:	33c0      	adds	r3, #192	; 0xc0
 8000e68:	6018      	str	r0, [r3, #0]
    pHandle->PWMNbrPSamplingFreq = ((pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 8000e6a:	7a98      	ldrb	r0, [r3, #10]
 8000e6c:	9b01      	ldr	r3, [sp, #4]
                                    pHandle->SpeedSamplingFreqHz) - 1U;
 8000e6e:	8ca1      	ldrh	r1, [r4, #36]	; 0x24
    pHandle->PWMNbrPSamplingFreq = ((pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 8000e70:	4343      	muls	r3, r0
 8000e72:	0018      	movs	r0, r3
 8000e74:	f7ff f9e6 	bl	8000244 <__divsi3>
 8000e78:	0023      	movs	r3, r4
                                    pHandle->SpeedSamplingFreqHz) - 1U;
 8000e7a:	3801      	subs	r0, #1
    pHandle->PWMNbrPSamplingFreq = ((pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 8000e7c:	33c8      	adds	r3, #200	; 0xc8
    pHandle->SensorIsReliable = true;
 8000e7e:	0022      	movs	r2, r4
    pHandle->PWMNbrPSamplingFreq = ((pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 8000e80:	8018      	strh	r0, [r3, #0]
    pHandle->SensorIsReliable = true;
 8000e82:	2301      	movs	r3, #1
  */
__STATIC_INLINE void LL_TIM_IC_SetFilter(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)
{
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8000e84:	20f0      	movs	r0, #240	; 0xf0
 8000e86:	324c      	adds	r2, #76	; 0x4c
 8000e88:	69a9      	ldr	r1, [r5, #24]
 8000e8a:	7013      	strb	r3, [r2, #0]
 8000e8c:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8000e8e:	4381      	bics	r1, r0
 8000e90:	0c12      	lsrs	r2, r2, #16
 8000e92:	430a      	orrs	r2, r1
    WRITE_REG(TIMx->SR, 0);
 8000e94:	2100      	movs	r1, #0
 8000e96:	61aa      	str	r2, [r5, #24]
  WRITE_REG(TIMx->PSC, Prescaler);
 8000e98:	9a02      	ldr	r2, [sp, #8]
  MODIFY_REG(TIMx->CR1, TIM_CR1_URS, UpdateSource);
 8000e9a:	38ec      	subs	r0, #236	; 0xec
  WRITE_REG(TIMx->PSC, Prescaler);
 8000e9c:	62aa      	str	r2, [r5, #40]	; 0x28
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8000e9e:	696a      	ldr	r2, [r5, #20]
 8000ea0:	431a      	orrs	r2, r3
 8000ea2:	616a      	str	r2, [r5, #20]
 8000ea4:	6129      	str	r1, [r5, #16]
  MODIFY_REG(TIMx->CR1, TIM_CR1_URS, UpdateSource);
 8000ea6:	682a      	ldr	r2, [r5, #0]
 8000ea8:	4302      	orrs	r2, r0
 8000eaa:	602a      	str	r2, [r5, #0]
  SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 8000eac:	2202      	movs	r2, #2
 8000eae:	68e8      	ldr	r0, [r5, #12]
 8000eb0:	4302      	orrs	r2, r0
 8000eb2:	60ea      	str	r2, [r5, #12]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8000eb4:	68ea      	ldr	r2, [r5, #12]
 8000eb6:	431a      	orrs	r2, r3
 8000eb8:	60ea      	str	r2, [r5, #12]
  WRITE_REG(TIMx->CNT, Counter);
 8000eba:	6269      	str	r1, [r5, #36]	; 0x24
  SET_BIT(TIMx->CCER, Channels);
 8000ebc:	6a2a      	ldr	r2, [r5, #32]
 8000ebe:	431a      	orrs	r2, r3
 8000ec0:	622a      	str	r2, [r5, #32]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8000ec2:	682a      	ldr	r2, [r5, #0]
 8000ec4:	4313      	orrs	r3, r2
 8000ec6:	602b      	str	r3, [r5, #0]
    bSpeedBufferSize = pHandle->SpeedBufferSize;
 8000ec8:	1de3      	adds	r3, r4, #7
 8000eca:	7fdb      	ldrb	r3, [r3, #31]
 8000ecc:	009b      	lsls	r3, r3, #2
 8000ece:	18e3      	adds	r3, r4, r3
    for (bIndex = 0u; bIndex < bSpeedBufferSize; bIndex++)
 8000ed0:	429c      	cmp	r4, r3
 8000ed2:	d101      	bne.n	8000ed8 <HALL_Init+0x108>
}
 8000ed4:	b005      	add	sp, #20
 8000ed6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      pHandle->SensorPeriod[bIndex]  = (int32_t)pHandle->MaxPeriod;
 8000ed8:	6832      	ldr	r2, [r6, #0]
 8000eda:	3404      	adds	r4, #4
 8000edc:	6522      	str	r2, [r4, #80]	; 0x50
    for (bIndex = 0u; bIndex < bSpeedBufferSize; bIndex++)
 8000ede:	e7f7      	b.n	8000ed0 <HALL_Init+0x100>
 8000ee0:	00002710 	.word	0x00002710

08000ee4 <HALL_Clear>:
{
 8000ee4:	b570      	push	{r4, r5, r6, lr}
  CLEAR_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 8000ee6:	2402      	movs	r4, #2
    TIM_TypeDef *TIMx = pHandle->TIMx;
 8000ee8:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
    pHandle->RatioDec = false;
 8000eea:	0001      	movs	r1, r0
 8000eec:	68d3      	ldr	r3, [r2, #12]
    pHandle->SensorIsReliable = true;
 8000eee:	0005      	movs	r5, r0
 8000ef0:	43a3      	bics	r3, r4
 8000ef2:	60d3      	str	r3, [r2, #12]
    pHandle->RatioDec = false;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	314d      	adds	r1, #77	; 0x4d
 8000ef8:	700b      	strb	r3, [r1, #0]
    pHandle->RatioInc = false;
 8000efa:	704b      	strb	r3, [r1, #1]
    pHandle->SensorIsReliable = true;
 8000efc:	2101      	movs	r1, #1
 8000efe:	354c      	adds	r5, #76	; 0x4c
 8000f00:	7029      	strb	r1, [r5, #0]
    pHandle->_Super.hMecAccelUnitP = 0;
 8000f02:	8243      	strh	r3, [r0, #18]
    pHandle->FirstCapt = 0U;
 8000f04:	70eb      	strb	r3, [r5, #3]
    pHandle->BufferFilled = 0U;
 8000f06:	712b      	strb	r3, [r5, #4]
    pHandle->OVFCounter = 0U;
 8000f08:	716b      	strb	r3, [r5, #5]
    pHandle->CompSpeed = 0;
 8000f0a:	3566      	adds	r5, #102	; 0x66
 8000f0c:	802b      	strh	r3, [r5, #0]
    pHandle->Direction = POSITIVE;
 8000f0e:	3d0c      	subs	r5, #12
 8000f10:	7029      	strb	r1, [r5, #0]
    pHandle->SpeedFIFOIdx = 0U;
 8000f12:	3d0a      	subs	r5, #10
 8000f14:	702b      	strb	r3, [r5, #0]
    pHandle->_Super.bSpeedErrorNumber = 0;
 8000f16:	7003      	strb	r3, [r0, #0]
    LL_TIM_SetPrescaler(TIMx, pHandle->HALLMaxRatio);
 8000f18:	3518      	adds	r5, #24
 8000f1a:	882d      	ldrh	r5, [r5, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8000f1c:	6295      	str	r5, [r2, #40]	; 0x28
  WRITE_REG(TIMx->CNT, Counter);
 8000f1e:	6253      	str	r3, [r2, #36]	; 0x24
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8000f20:	6813      	ldr	r3, [r2, #0]
 8000f22:	4319      	orrs	r1, r3
 8000f24:	6011      	str	r1, [r2, #0]
  SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 8000f26:	68d3      	ldr	r3, [r2, #12]
 8000f28:	431c      	orrs	r4, r3
 8000f2a:	60d4      	str	r4, [r2, #12]
    HALL_Init_Electrical_Angle(pHandle);
 8000f2c:	f7ff fee8 	bl	8000d00 <HALL_Init_Electrical_Angle>
}
 8000f30:	bd70      	pop	{r4, r5, r6, pc}
	...

08000f34 <HALL_CalcElAngle>:
{
 8000f34:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    if (pHandle->_Super.hElSpeedDpp != HALL_MAX_PSEUDO_SPEED)
 8000f36:	4a1d      	ldr	r2, [pc, #116]	; (8000fac <HALL_CalcElAngle+0x78>)
 8000f38:	230e      	movs	r3, #14
 8000f3a:	5ec7      	ldrsh	r7, [r0, r3]
        pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed - (pHandle->IncrementElAngle - S16_60_PHASE_SHIFT) - 1;
 8000f3c:	8883      	ldrh	r3, [r0, #4]
    if (pHandle->_Super.hElSpeedDpp != HALL_MAX_PSEUDO_SPEED)
 8000f3e:	4297      	cmp	r7, r2
 8000f40:	d02d      	beq.n	8000f9e <HALL_CalcElAngle+0x6a>
      pHandle->IncrementElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 8000f42:	0002      	movs	r2, r0
 8000f44:	0004      	movs	r4, r0
 8000f46:	32b2      	adds	r2, #178	; 0xb2
 8000f48:	8812      	ldrh	r2, [r2, #0]
 8000f4a:	34b0      	adds	r4, #176	; 0xb0
 8000f4c:	b2be      	uxth	r6, r7
 8000f4e:	8825      	ldrh	r5, [r4, #0]
 8000f50:	18b2      	adds	r2, r6, r2
 8000f52:	b292      	uxth	r2, r2
 8000f54:	18a9      	adds	r1, r5, r2
 8000f56:	9201      	str	r2, [sp, #4]
      pHandle->PrevRotorFreq = pHandle->_Super.hElSpeedDpp;
 8000f58:	22a4      	movs	r2, #164	; 0xa4
 8000f5a:	4694      	mov	ip, r2
 8000f5c:	4484      	add	ip, r0
 8000f5e:	4662      	mov	r2, ip
      pHandle->IncrementElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 8000f60:	b209      	sxth	r1, r1
 8000f62:	8021      	strh	r1, [r4, #0]
      pHandle->PrevRotorFreq = pHandle->_Super.hElSpeedDpp;
 8000f64:	8017      	strh	r7, [r2, #0]
      if (pHandle->IncrementElAngle >= S16_60_PHASE_SHIFT)
 8000f66:	4f12      	ldr	r7, [pc, #72]	; (8000fb0 <HALL_CalcElAngle+0x7c>)
 8000f68:	42b9      	cmp	r1, r7
 8000f6a:	dd07      	ble.n	8000f7c <HALL_CalcElAngle+0x48>
        pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed - (pHandle->IncrementElAngle - S16_60_PHASE_SHIFT) - 1;
 8000f6c:	19db      	adds	r3, r3, r7
 8000f6e:	1b5b      	subs	r3, r3, r5
 8000f70:	8083      	strh	r3, [r0, #4]
        pHandle->IncrementElAngle = S16_60_PHASE_SHIFT;
 8000f72:	4b10      	ldr	r3, [pc, #64]	; (8000fb4 <HALL_CalcElAngle+0x80>)
        pHandle->IncrementElAngle = -S16_60_PHASE_SHIFT;
 8000f74:	8023      	strh	r3, [r4, #0]
  return (retValue);
 8000f76:	2304      	movs	r3, #4
 8000f78:	5ec0      	ldrsh	r0, [r0, r3]
}
 8000f7a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      else if (pHandle->IncrementElAngle <= -S16_60_PHASE_SHIFT)
 8000f7c:	4f0e      	ldr	r7, [pc, #56]	; (8000fb8 <HALL_CalcElAngle+0x84>)
 8000f7e:	42b9      	cmp	r1, r7
 8000f80:	da04      	bge.n	8000f8c <HALL_CalcElAngle+0x58>
        pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed - (pHandle->IncrementElAngle + S16_60_PHASE_SHIFT) + 1;
 8000f82:	19db      	adds	r3, r3, r7
 8000f84:	1b5b      	subs	r3, r3, r5
 8000f86:	8083      	strh	r3, [r0, #4]
        pHandle->IncrementElAngle = -S16_60_PHASE_SHIFT;
 8000f88:	4b0c      	ldr	r3, [pc, #48]	; (8000fbc <HALL_CalcElAngle+0x88>)
 8000f8a:	e7f3      	b.n	8000f74 <HALL_CalcElAngle+0x40>
        pHandle->MeasuredElAngle += pHandle->_Super.hElSpeedDpp;
 8000f8c:	0004      	movs	r4, r0
 8000f8e:	34ae      	adds	r4, #174	; 0xae
 8000f90:	8821      	ldrh	r1, [r4, #0]
        pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 8000f92:	9a01      	ldr	r2, [sp, #4]
        pHandle->MeasuredElAngle += pHandle->_Super.hElSpeedDpp;
 8000f94:	1871      	adds	r1, r6, r1
        pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 8000f96:	18d2      	adds	r2, r2, r3
        pHandle->MeasuredElAngle += pHandle->_Super.hElSpeedDpp;
 8000f98:	8021      	strh	r1, [r4, #0]
        pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 8000f9a:	8082      	strh	r2, [r0, #4]
 8000f9c:	e7eb      	b.n	8000f76 <HALL_CalcElAngle+0x42>
      pHandle->_Super.hElAngle += pHandle->PrevRotorFreq;
 8000f9e:	0002      	movs	r2, r0
 8000fa0:	32a4      	adds	r2, #164	; 0xa4
 8000fa2:	8812      	ldrh	r2, [r2, #0]
 8000fa4:	189b      	adds	r3, r3, r2
 8000fa6:	8083      	strh	r3, [r0, #4]
 8000fa8:	e7e5      	b.n	8000f76 <HALL_CalcElAngle+0x42>
 8000faa:	46c0      	nop			; (mov r8, r8)
 8000fac:	00007fff 	.word	0x00007fff
 8000fb0:	00002aa9 	.word	0x00002aa9
 8000fb4:	00002aaa 	.word	0x00002aaa
 8000fb8:	ffffd557 	.word	0xffffd557
 8000fbc:	ffffd556 	.word	0xffffd556

08000fc0 <HALL_CalcAvrgMecSpeedUnit>:
    if (pHandle->SensorIsReliable)
 8000fc0:	0002      	movs	r2, r0
{
 8000fc2:	b570      	push	{r4, r5, r6, lr}
    if (pHandle->SensorIsReliable)
 8000fc4:	324c      	adds	r2, #76	; 0x4c
{
 8000fc6:	0004      	movs	r4, r0
    TIM_TypeDef *TIMx = pHandle->TIMx;
 8000fc8:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (pHandle->SensorIsReliable)
 8000fca:	7810      	ldrb	r0, [r2, #0]
{
 8000fcc:	000e      	movs	r6, r1
    if (pHandle->SensorIsReliable)
 8000fce:	2800      	cmp	r0, #0
 8000fd0:	d03f      	beq.n	8001052 <HALL_CalcAvrgMecSpeedUnit+0x92>
      if (LL_TIM_GetPrescaler(TIMx) >= pHandle->HALLMaxRatio)
 8000fd2:	3268      	adds	r2, #104	; 0x68
  return (uint32_t)(READ_REG(TIMx->PSC));
 8000fd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fd6:	8812      	ldrh	r2, [r2, #0]
 8000fd8:	429a      	cmp	r2, r3
 8000fda:	d80a      	bhi.n	8000ff2 <HALL_CalcAvrgMecSpeedUnit+0x32>
        pHandle->_Super.hElSpeedDpp = 0;
 8000fdc:	2500      	movs	r5, #0
 8000fde:	81e5      	strh	r5, [r4, #14]
      bReliability = SPD_IsMecSpeedReliable(&pHandle->_Super, hMecSpeedUnit);
 8000fe0:	0031      	movs	r1, r6
 8000fe2:	0020      	movs	r0, r4
        *hMecSpeedUnit = 0;
 8000fe4:	8035      	strh	r5, [r6, #0]
      bReliability = SPD_IsMecSpeedReliable(&pHandle->_Super, hMecSpeedUnit);
 8000fe6:	f005 fa03 	bl	80063f0 <SPD_IsMecSpeedReliable>
    pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 8000fea:	2200      	movs	r2, #0
 8000fec:	5eb3      	ldrsh	r3, [r6, r2]
 8000fee:	81a3      	strh	r3, [r4, #12]
}
 8000ff0:	bd70      	pop	{r4, r5, r6, pc}
        pHandle->_Super.hElSpeedDpp =  pHandle->AvrElSpeedDpp;
 8000ff2:	0023      	movs	r3, r4
 8000ff4:	33a8      	adds	r3, #168	; 0xa8
 8000ff6:	2500      	movs	r5, #0
 8000ff8:	5f5d      	ldrsh	r5, [r3, r5]
 8000ffa:	81e5      	strh	r5, [r4, #14]
        if (0 ==  pHandle->AvrElSpeedDpp)
 8000ffc:	2d00      	cmp	r5, #0
 8000ffe:	d0ef      	beq.n	8000fe0 <HALL_CalcAvrgMecSpeedUnit+0x20>
          if (pHandle->AvrElSpeedDpp != HALL_MAX_PSEUDO_SPEED)
 8001000:	4b16      	ldr	r3, [pc, #88]	; (800105c <HALL_CalcAvrgMecSpeedUnit+0x9c>)
 8001002:	429d      	cmp	r5, r3
 8001004:	d020      	beq.n	8001048 <HALL_CalcAvrgMecSpeedUnit+0x88>
            if (true == pHandle->HallMtpa)
 8001006:	0023      	movs	r3, r4
 8001008:	2000      	movs	r0, #0
 800100a:	33cb      	adds	r3, #203	; 0xcb
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	4283      	cmp	r3, r0
 8001010:	d10c      	bne.n	800102c <HALL_CalcAvrgMecSpeedUnit+0x6c>
              pHandle->DeltaAngle = pHandle->MeasuredElAngle - pHandle->_Super.hElAngle;
 8001012:	0023      	movs	r3, r4
 8001014:	33ae      	adds	r3, #174	; 0xae
 8001016:	8818      	ldrh	r0, [r3, #0]
 8001018:	88a3      	ldrh	r3, [r4, #4]
 800101a:	1ac0      	subs	r0, r0, r3
 800101c:	0023      	movs	r3, r4
 800101e:	b200      	sxth	r0, r0
 8001020:	33ac      	adds	r3, #172	; 0xac
              pHandle->CompSpeed = (int16_t)((int32_t)(pHandle->DeltaAngle) / (int32_t)(pHandle->PWMNbrPSamplingFreq));
 8001022:	8b99      	ldrh	r1, [r3, #28]
              pHandle->DeltaAngle = pHandle->MeasuredElAngle - pHandle->_Super.hElAngle;
 8001024:	8018      	strh	r0, [r3, #0]
              pHandle->CompSpeed = (int16_t)((int32_t)(pHandle->DeltaAngle) / (int32_t)(pHandle->PWMNbrPSamplingFreq));
 8001026:	f7ff f90d 	bl	8000244 <__divsi3>
 800102a:	b200      	sxth	r0, r0
              pHandle->CompSpeed = 0;
 800102c:	0023      	movs	r3, r4
 800102e:	33b2      	adds	r3, #178	; 0xb2
 8001030:	8018      	strh	r0, [r3, #0]
                        * (int32_t)SPEED_UNIT )
 8001032:	200a      	movs	r0, #10
            *hMecSpeedUnit = (int16_t)((pHandle->AvrElSpeedDpp * (int32_t)pHandle->_Super.hMeasurementFrequency
 8001034:	8b63      	ldrh	r3, [r4, #26]
                        / ((int32_t)(pHandle->_Super.DPPConvFactor) * (int32_t)(pHandle->_Super.bElToMecRatio)) );
 8001036:	69e1      	ldr	r1, [r4, #28]
            *hMecSpeedUnit = (int16_t)((pHandle->AvrElSpeedDpp * (int32_t)pHandle->_Super.hMeasurementFrequency
 8001038:	436b      	muls	r3, r5
                        * (int32_t)SPEED_UNIT )
 800103a:	4358      	muls	r0, r3
                        / ((int32_t)(pHandle->_Super.DPPConvFactor) * (int32_t)(pHandle->_Super.bElToMecRatio)) );
 800103c:	7863      	ldrb	r3, [r4, #1]
 800103e:	4359      	muls	r1, r3
 8001040:	f7ff f900 	bl	8000244 <__divsi3>
            *hMecSpeedUnit = (int16_t)((pHandle->AvrElSpeedDpp * (int32_t)pHandle->_Super.hMeasurementFrequency
 8001044:	b205      	sxth	r5, r0
 8001046:	e7cb      	b.n	8000fe0 <HALL_CalcAvrgMecSpeedUnit+0x20>
            *hMecSpeedUnit = (int16_t)pHandle->SatSpeed;
 8001048:	0023      	movs	r3, r4
 800104a:	33b6      	adds	r3, #182	; 0xb6
 800104c:	2500      	movs	r5, #0
 800104e:	5f5d      	ldrsh	r5, [r3, r5]
 8001050:	e7c6      	b.n	8000fe0 <HALL_CalcAvrgMecSpeedUnit+0x20>
      pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 8001052:	78e3      	ldrb	r3, [r4, #3]
      pHandle->_Super.hElSpeedDpp = 0;
 8001054:	81e0      	strh	r0, [r4, #14]
      pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 8001056:	7023      	strb	r3, [r4, #0]
      *hMecSpeedUnit = 0;
 8001058:	8008      	strh	r0, [r1, #0]
 800105a:	e7c6      	b.n	8000fea <HALL_CalcAvrgMecSpeedUnit+0x2a>
 800105c:	00007fff 	.word	0x00007fff

08001060 <HALL_TIMx_CC_IRQHandler>:
  if (pHandle->SensorIsReliable)
 8001060:	0002      	movs	r2, r0
{
 8001062:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (pHandle->SensorIsReliable)
 8001064:	324c      	adds	r2, #76	; 0x4c
 8001066:	7812      	ldrb	r2, [r2, #0]
{
 8001068:	0003      	movs	r3, r0
 800106a:	b085      	sub	sp, #20
  if (pHandle->SensorIsReliable)
 800106c:	2a00      	cmp	r2, #0
 800106e:	d100      	bne.n	8001072 <HALL_TIMx_CC_IRQHandler+0x12>
 8001070:	e07e      	b.n	8001170 <HALL_TIMx_CC_IRQHandler+0x110>
    PrevDirection = pHandle->Direction;
 8001072:	0001      	movs	r1, r0
    bPrevHallState = pHandle->HallState;
 8001074:	0002      	movs	r2, r0
    PrevDirection = pHandle->Direction;
 8001076:	31a6      	adds	r1, #166	; 0xa6
 8001078:	7809      	ldrb	r1, [r1, #0]
    bPrevHallState = pHandle->HallState;
 800107a:	32aa      	adds	r2, #170	; 0xaa
    PrevDirection = pHandle->Direction;
 800107c:	b249      	sxtb	r1, r1
    bPrevHallState = pHandle->HallState;
 800107e:	7812      	ldrb	r2, [r2, #0]
                                      | (LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) << 1U)
 8001080:	6b87      	ldr	r7, [r0, #56]	; 0x38
    PrevDirection = pHandle->Direction;
 8001082:	9102      	str	r1, [sp, #8]
      pHandle->HallState  = (uint8_t)((LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 2U)
 8001084:	6c06      	ldr	r6, [r0, #64]	; 0x40
                                      | (LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) << 1U)
 8001086:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
      pHandle->HallState  = (uint8_t)((LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 2U)
 8001088:	6c45      	ldr	r5, [r0, #68]	; 0x44
                                      | LL_GPIO_IsInputPinSet(pHandle->H1Port, pHandle->H1Pin));
 800108a:	6b00      	ldr	r0, [r0, #48]	; 0x30
 800108c:	6b5c      	ldr	r4, [r3, #52]	; 0x34
 800108e:	9001      	str	r0, [sp, #4]
    if (DEGREES_120 == pHandle->SensorPlacement)
 8001090:	1c58      	adds	r0, r3, #1
 8001092:	7fc0      	ldrb	r0, [r0, #31]
 8001094:	2800      	cmp	r0, #0
 8001096:	d123      	bne.n	80010e0 <HALL_TIMx_CC_IRQHandler+0x80>
 8001098:	6936      	ldr	r6, [r6, #16]
 800109a:	9801      	ldr	r0, [sp, #4]
 800109c:	693f      	ldr	r7, [r7, #16]
 800109e:	402e      	ands	r6, r5
 80010a0:	400f      	ands	r7, r1
 80010a2:	6900      	ldr	r0, [r0, #16]
 80010a4:	1a7f      	subs	r7, r7, r1
 80010a6:	1b76      	subs	r6, r6, r5
 80010a8:	4275      	negs	r5, r6
 80010aa:	416e      	adcs	r6, r5
 80010ac:	4279      	negs	r1, r7
 80010ae:	414f      	adcs	r7, r1
 80010b0:	4020      	ands	r0, r4
 80010b2:	1b00      	subs	r0, r0, r4
 80010b4:	4241      	negs	r1, r0
 80010b6:	4148      	adcs	r0, r1
      pHandle->HallState  = (uint8_t)((LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 2U)
 80010b8:	00b6      	lsls	r6, r6, #2
                                      | (LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) << 1U)
 80010ba:	007f      	lsls	r7, r7, #1
 80010bc:	4337      	orrs	r7, r6
      pHandle->HallState  = (uint8_t)((LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 2U)
 80010be:	4338      	orrs	r0, r7
 80010c0:	0019      	movs	r1, r3
 80010c2:	001d      	movs	r5, r3
 80010c4:	31aa      	adds	r1, #170	; 0xaa
  TIM_TypeDef *TIMx = pHandle->TIMx;
 80010c6:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 80010c8:	7008      	strb	r0, [r1, #0]
    switch (pHandle->HallState)
 80010ca:	3801      	subs	r0, #1
 80010cc:	35a6      	adds	r5, #166	; 0xa6
 80010ce:	3104      	adds	r1, #4
 80010d0:	2805      	cmp	r0, #5
 80010d2:	d900      	bls.n	80010d6 <HALL_TIMx_CC_IRQHandler+0x76>
 80010d4:	e081      	b.n	80011da <HALL_TIMx_CC_IRQHandler+0x17a>
 80010d6:	f7ff f821 	bl	800011c <__gnu_thumb1_case_uqi>
 80010da:	624e      	.short	0x624e
 80010dc:	6d1a7859 	.word	0x6d1a7859
 80010e0:	9801      	ldr	r0, [sp, #4]
 80010e2:	693f      	ldr	r7, [r7, #16]
 80010e4:	6936      	ldr	r6, [r6, #16]
 80010e6:	6900      	ldr	r0, [r0, #16]
 80010e8:	400f      	ands	r7, r1
 80010ea:	402e      	ands	r6, r5
 80010ec:	4020      	ands	r0, r4
 80010ee:	1a7f      	subs	r7, r7, r1
 80010f0:	1b76      	subs	r6, r6, r5
 80010f2:	4279      	negs	r1, r7
 80010f4:	414f      	adcs	r7, r1
 80010f6:	4275      	negs	r5, r6
 80010f8:	416e      	adcs	r6, r5
 80010fa:	1b00      	subs	r0, r0, r4
 80010fc:	4244      	negs	r4, r0
 80010fe:	4160      	adcs	r0, r4
      pHandle->HallState  = (uint8_t)(((LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) ^ 1U) << 2U)
 8001100:	2104      	movs	r1, #4
                                      | (LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 1U)
 8001102:	0076      	lsls	r6, r6, #1
      pHandle->HallState  = (uint8_t)(((LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) ^ 1U) << 2U)
 8001104:	00bf      	lsls	r7, r7, #2
 8001106:	4330      	orrs	r0, r6
 8001108:	4079      	eors	r1, r7
 800110a:	4308      	orrs	r0, r1
 800110c:	e7d8      	b.n	80010c0 <HALL_TIMx_CC_IRQHandler+0x60>
        if (STATE_4 == bPrevHallState)
 800110e:	2a04      	cmp	r2, #4
 8001110:	d103      	bne.n	800111a <HALL_TIMx_CC_IRQHandler+0xba>
          pHandle->Direction = POSITIVE;
 8001112:	3a03      	subs	r2, #3
          pHandle->Direction = NEGATIVE;
 8001114:	702a      	strb	r2, [r5, #0]
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift);
 8001116:	8c5a      	ldrh	r2, [r3, #34]	; 0x22
 8001118:	e006      	b.n	8001128 <HALL_TIMx_CC_IRQHandler+0xc8>
        else if (STATE_1 == bPrevHallState)
 800111a:	2a01      	cmp	r2, #1
 800111c:	d105      	bne.n	800112a <HALL_TIMx_CC_IRQHandler+0xca>
          pHandle->Direction = NEGATIVE;
 800111e:	32fe      	adds	r2, #254	; 0xfe
          pHandle->Direction = POSITIVE;
 8001120:	702a      	strb	r2, [r5, #0]
          pHandle->MeasuredElAngle = pHandle->PhaseShift + S16_60_PHASE_SHIFT;
 8001122:	8c5a      	ldrh	r2, [r3, #34]	; 0x22
 8001124:	487a      	ldr	r0, [pc, #488]	; (8001310 <HALL_TIMx_CC_IRQHandler+0x2b0>)
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift - S16_60_PHASE_SHIFT);
 8001126:	1812      	adds	r2, r2, r0
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift);
 8001128:	800a      	strh	r2, [r1, #0]
    if (pHandle->Direction != PrevDirection)
 800112a:	2200      	movs	r2, #0
 800112c:	9802      	ldr	r0, [sp, #8]
 800112e:	56aa      	ldrsb	r2, [r5, r2]
 8001130:	9201      	str	r2, [sp, #4]
 8001132:	4282      	cmp	r2, r0
 8001134:	d005      	beq.n	8001142 <HALL_TIMx_CC_IRQHandler+0xe2>
      pHandle->BufferFilled = 0U ;
 8001136:	001a      	movs	r2, r3
 8001138:	2000      	movs	r0, #0
 800113a:	3250      	adds	r2, #80	; 0x50
 800113c:	7010      	strb	r0, [r2, #0]
      pHandle->SpeedFIFOIdx = 0U;
 800113e:	324c      	adds	r2, #76	; 0x4c
 8001140:	7010      	strb	r0, [r2, #0]
      pHandle->_Super.hElAngle = pHandle->MeasuredElAngle;
 8001142:	2200      	movs	r2, #0
 8001144:	5e89      	ldrsh	r1, [r1, r2]
    if (true == pHandle->HallMtpa)
 8001146:	001a      	movs	r2, r3
 8001148:	32cb      	adds	r2, #203	; 0xcb
 800114a:	7812      	ldrb	r2, [r2, #0]
 800114c:	2a00      	cmp	r2, #0
 800114e:	d000      	beq.n	8001152 <HALL_TIMx_CC_IRQHandler+0xf2>
      pHandle->_Super.hElAngle = pHandle->MeasuredElAngle;
 8001150:	8099      	strh	r1, [r3, #4]
    pHandle->IncrementElAngle = pHandle->_Super.hElAngle - pHandle->MeasuredElAngle;
 8001152:	889a      	ldrh	r2, [r3, #4]
 8001154:	1a52      	subs	r2, r2, r1
 8001156:	0019      	movs	r1, r3
 8001158:	31b0      	adds	r1, #176	; 0xb0
 800115a:	800a      	strh	r2, [r1, #0]
    if (0U == pHandle->FirstCapt)
 800115c:	001a      	movs	r2, r3
 800115e:	324f      	adds	r2, #79	; 0x4f
 8001160:	7811      	ldrb	r1, [r2, #0]
 8001162:	2900      	cmp	r1, #0
 8001164:	d13e      	bne.n	80011e4 <HALL_TIMx_CC_IRQHandler+0x184>
      pHandle->FirstCapt++;
 8001166:	7813      	ldrb	r3, [r2, #0]
 8001168:	3301      	adds	r3, #1
 800116a:	b2db      	uxtb	r3, r3
 800116c:	7013      	strb	r3, [r2, #0]
  return (uint32_t)(READ_REG(TIMx->CCR1));
 800116e:	6b63      	ldr	r3, [r4, #52]	; 0x34
}
 8001170:	2000      	movs	r0, #0
 8001172:	b005      	add	sp, #20
 8001174:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if (STATE_5 == bPrevHallState)
 8001176:	2a05      	cmp	r2, #5
 8001178:	d101      	bne.n	800117e <HALL_TIMx_CC_IRQHandler+0x11e>
          pHandle->Direction = POSITIVE;
 800117a:	3a04      	subs	r2, #4
 800117c:	e7d0      	b.n	8001120 <HALL_TIMx_CC_IRQHandler+0xc0>
        else if (STATE_3 == bPrevHallState)
 800117e:	2a03      	cmp	r2, #3
 8001180:	d1d3      	bne.n	800112a <HALL_TIMx_CC_IRQHandler+0xca>
          pHandle->Direction = NEGATIVE;
 8001182:	32fc      	adds	r2, #252	; 0xfc
          pHandle->Direction = POSITIVE;
 8001184:	702a      	strb	r2, [r5, #0]
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift + S16_120_PHASE_SHIFT);
 8001186:	8c5a      	ldrh	r2, [r3, #34]	; 0x22
 8001188:	4862      	ldr	r0, [pc, #392]	; (8001314 <HALL_TIMx_CC_IRQHandler+0x2b4>)
 800118a:	e7cc      	b.n	8001126 <HALL_TIMx_CC_IRQHandler+0xc6>
        if (STATE_1 == bPrevHallState)
 800118c:	2a01      	cmp	r2, #1
 800118e:	d0f9      	beq.n	8001184 <HALL_TIMx_CC_IRQHandler+0x124>
        else if (STATE_2 == bPrevHallState)
 8001190:	2a02      	cmp	r2, #2
 8001192:	d1ca      	bne.n	800112a <HALL_TIMx_CC_IRQHandler+0xca>
          pHandle->Direction = NEGATIVE;
 8001194:	32fd      	adds	r2, #253	; 0xfd
          pHandle->Direction = POSITIVE;
 8001196:	702a      	strb	r2, [r5, #0]
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift + S16_120_PHASE_SHIFT + S16_60_PHASE_SHIFT);
 8001198:	8c5a      	ldrh	r2, [r3, #34]	; 0x22
 800119a:	485f      	ldr	r0, [pc, #380]	; (8001318 <HALL_TIMx_CC_IRQHandler+0x2b8>)
 800119c:	e7c3      	b.n	8001126 <HALL_TIMx_CC_IRQHandler+0xc6>
        if (STATE_3 == bPrevHallState)
 800119e:	2a03      	cmp	r2, #3
 80011a0:	d101      	bne.n	80011a6 <HALL_TIMx_CC_IRQHandler+0x146>
          pHandle->Direction = POSITIVE;
 80011a2:	3a02      	subs	r2, #2
 80011a4:	e7f7      	b.n	8001196 <HALL_TIMx_CC_IRQHandler+0x136>
        else if (STATE_6 == bPrevHallState)
 80011a6:	2a06      	cmp	r2, #6
 80011a8:	d1bf      	bne.n	800112a <HALL_TIMx_CC_IRQHandler+0xca>
          pHandle->Direction = NEGATIVE;
 80011aa:	32f9      	adds	r2, #249	; 0xf9
          pHandle->Direction = POSITIVE;
 80011ac:	702a      	strb	r2, [r5, #0]
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift - S16_120_PHASE_SHIFT);
 80011ae:	8c5a      	ldrh	r2, [r3, #34]	; 0x22
 80011b0:	485a      	ldr	r0, [pc, #360]	; (800131c <HALL_TIMx_CC_IRQHandler+0x2bc>)
 80011b2:	e7b8      	b.n	8001126 <HALL_TIMx_CC_IRQHandler+0xc6>
        if (STATE_2 == bPrevHallState)
 80011b4:	2a02      	cmp	r2, #2
 80011b6:	d101      	bne.n	80011bc <HALL_TIMx_CC_IRQHandler+0x15c>
          pHandle->Direction = POSITIVE;
 80011b8:	3a01      	subs	r2, #1
 80011ba:	e7f7      	b.n	80011ac <HALL_TIMx_CC_IRQHandler+0x14c>
        else if (STATE_4 == bPrevHallState)
 80011bc:	2a04      	cmp	r2, #4
 80011be:	d1b4      	bne.n	800112a <HALL_TIMx_CC_IRQHandler+0xca>
          pHandle->Direction = NEGATIVE;
 80011c0:	32fb      	adds	r2, #251	; 0xfb
          pHandle->Direction = POSITIVE;
 80011c2:	702a      	strb	r2, [r5, #0]
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift - S16_60_PHASE_SHIFT);
 80011c4:	8c5a      	ldrh	r2, [r3, #34]	; 0x22
 80011c6:	4856      	ldr	r0, [pc, #344]	; (8001320 <HALL_TIMx_CC_IRQHandler+0x2c0>)
 80011c8:	e7ad      	b.n	8001126 <HALL_TIMx_CC_IRQHandler+0xc6>
        if (STATE_6 == bPrevHallState)
 80011ca:	2a06      	cmp	r2, #6
 80011cc:	d101      	bne.n	80011d2 <HALL_TIMx_CC_IRQHandler+0x172>
          pHandle->Direction = POSITIVE;
 80011ce:	3a05      	subs	r2, #5
 80011d0:	e7f7      	b.n	80011c2 <HALL_TIMx_CC_IRQHandler+0x162>
        else if (STATE_5 == bPrevHallState)
 80011d2:	2a05      	cmp	r2, #5
 80011d4:	d1a9      	bne.n	800112a <HALL_TIMx_CC_IRQHandler+0xca>
          pHandle->Direction = NEGATIVE;
 80011d6:	32fa      	adds	r2, #250	; 0xfa
 80011d8:	e79c      	b.n	8001114 <HALL_TIMx_CC_IRQHandler+0xb4>
        pHandle->SensorIsReliable = false;
 80011da:	001a      	movs	r2, r3
 80011dc:	2000      	movs	r0, #0
 80011de:	324c      	adds	r2, #76	; 0x4c
 80011e0:	7010      	strb	r0, [r2, #0]
        break;
 80011e2:	e7a2      	b.n	800112a <HALL_TIMx_CC_IRQHandler+0xca>
      if (pHandle->BufferFilled < pHandle->SpeedBufferSize)
 80011e4:	0019      	movs	r1, r3
 80011e6:	1dd8      	adds	r0, r3, #7
 80011e8:	3150      	adds	r1, #80	; 0x50
 80011ea:	780a      	ldrb	r2, [r1, #0]
 80011ec:	7fc5      	ldrb	r5, [r0, #31]
 80011ee:	42aa      	cmp	r2, r5
 80011f0:	d203      	bcs.n	80011fa <HALL_TIMx_CC_IRQHandler+0x19a>
        pHandle->BufferFilled++;
 80011f2:	780a      	ldrb	r2, [r1, #0]
 80011f4:	3201      	adds	r2, #1
 80011f6:	b2d2      	uxtb	r2, r2
 80011f8:	700a      	strb	r2, [r1, #0]
      wCaptBuf += ((uint32_t)pHandle->OVFCounter) * 0x10000UL;
 80011fa:	0019      	movs	r1, r3
 80011fc:	3151      	adds	r1, #81	; 0x51
 80011fe:	9102      	str	r1, [sp, #8]
 8001200:	6b66      	ldr	r6, [r4, #52]	; 0x34
  return (uint32_t)(READ_REG(TIMx->PSC));
 8001202:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001204:	7809      	ldrb	r1, [r1, #0]
 8001206:	b2b0      	uxth	r0, r6
 8001208:	0409      	lsls	r1, r1, #16
 800120a:	1840      	adds	r0, r0, r1
      if (pHandle->OVFCounter != 0U)
 800120c:	9902      	ldr	r1, [sp, #8]
      hPrscBuf = (uint16_t)LL_TIM_GetPrescaler(TIMx);
 800120e:	b292      	uxth	r2, r2
      if (pHandle->OVFCounter != 0U)
 8001210:	7809      	ldrb	r1, [r1, #0]
 8001212:	b2cf      	uxtb	r7, r1
 8001214:	46bc      	mov	ip, r7
 8001216:	2900      	cmp	r1, #0
 8001218:	d055      	beq.n	80012c6 <HALL_TIMx_CC_IRQHandler+0x266>
        hAux = hPrscBuf + 1U;
 800121a:	3201      	adds	r2, #1
        wCaptBuf *= hAux;
 800121c:	b291      	uxth	r1, r2
        if (pHandle->RatioInc)
 800121e:	001a      	movs	r2, r3
 8001220:	324e      	adds	r2, #78	; 0x4e
        wCaptBuf *= hAux;
 8001222:	4341      	muls	r1, r0
        if (pHandle->RatioInc)
 8001224:	7810      	ldrb	r0, [r2, #0]
 8001226:	2800      	cmp	r0, #0
 8001228:	d042      	beq.n	80012b0 <HALL_TIMx_CC_IRQHandler+0x250>
          pHandle->RatioInc = false;  /* Previous capture caused overflow */
 800122a:	2000      	movs	r0, #0
            pHandle->RatioInc = true;   /* new prsc value updated at next capture only */
 800122c:	7010      	strb	r0, [r2, #0]
      if (wCaptBuf < pHandle->MinPeriod)
 800122e:	001a      	movs	r2, r3
 8001230:	32c0      	adds	r2, #192	; 0xc0
 8001232:	6812      	ldr	r2, [r2, #0]
 8001234:	428a      	cmp	r2, r1
 8001236:	d837      	bhi.n	80012a8 <HALL_TIMx_CC_IRQHandler+0x248>
        pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 8001238:	229c      	movs	r2, #156	; 0x9c
 800123a:	4694      	mov	ip, r2
 800123c:	449c      	add	ip, r3
 800123e:	4662      	mov	r2, ip
 8001240:	001c      	movs	r4, r3
 8001242:	7817      	ldrb	r7, [r2, #0]
 8001244:	34a0      	adds	r4, #160	; 0xa0
 8001246:	00ba      	lsls	r2, r7, #2
 8001248:	189a      	adds	r2, r3, r2
 800124a:	6826      	ldr	r6, [r4, #0]
 800124c:	6d50      	ldr	r0, [r2, #84]	; 0x54
 800124e:	1a30      	subs	r0, r6, r0
 8001250:	9003      	str	r0, [sp, #12]
        if (wCaptBuf >= pHandle->MaxPeriod)
 8001252:	0018      	movs	r0, r3
 8001254:	30bc      	adds	r0, #188	; 0xbc
 8001256:	6806      	ldr	r6, [r0, #0]
          pHandle->SensorPeriod[pHandle->SpeedFIFOIdx] *= pHandle->Direction;
 8001258:	9801      	ldr	r0, [sp, #4]
 800125a:	4348      	muls	r0, r1
        if (wCaptBuf >= pHandle->MaxPeriod)
 800125c:	428e      	cmp	r6, r1
 800125e:	d801      	bhi.n	8001264 <HALL_TIMx_CC_IRQHandler+0x204>
          pHandle->SensorPeriod[pHandle->SpeedFIFOIdx] = (int32_t)pHandle->MaxPeriod * pHandle->Direction;
 8001260:	9801      	ldr	r0, [sp, #4]
 8001262:	4370      	muls	r0, r6
 8001264:	6550      	str	r0, [r2, #84]	; 0x54
          pHandle->ElPeriodSum += pHandle->SensorPeriod[pHandle->SpeedFIFOIdx];
 8001266:	9a03      	ldr	r2, [sp, #12]
        pHandle->SpeedFIFOIdx++;
 8001268:	3701      	adds	r7, #1
          pHandle->ElPeriodSum += pHandle->SensorPeriod[pHandle->SpeedFIFOIdx];
 800126a:	1810      	adds	r0, r2, r0
        pHandle->SpeedFIFOIdx++;
 800126c:	b2ff      	uxtb	r7, r7
          pHandle->ElPeriodSum += pHandle->SensorPeriod[pHandle->SpeedFIFOIdx];
 800126e:	6020      	str	r0, [r4, #0]
        if (pHandle->SpeedFIFOIdx == pHandle->SpeedBufferSize)
 8001270:	42bd      	cmp	r5, r7
 8001272:	d100      	bne.n	8001276 <HALL_TIMx_CC_IRQHandler+0x216>
          pHandle->SpeedFIFOIdx = 0U;
 8001274:	2700      	movs	r7, #0
 8001276:	4662      	mov	r2, ip
 8001278:	7017      	strb	r7, [r2, #0]
        if (pHandle->SensorIsReliable)
 800127a:	001a      	movs	r2, r3
 800127c:	001c      	movs	r4, r3
 800127e:	324c      	adds	r2, #76	; 0x4c
 8001280:	7812      	ldrb	r2, [r2, #0]
 8001282:	34a8      	adds	r4, #168	; 0xa8
 8001284:	2a00      	cmp	r2, #0
 8001286:	d041      	beq.n	800130c <HALL_TIMx_CC_IRQHandler+0x2ac>
          if ((pHandle->BufferFilled < pHandle->SpeedBufferSize) && (wCaptBuf != 0U))
 8001288:	001a      	movs	r2, r3
 800128a:	3250      	adds	r2, #80	; 0x50
 800128c:	7812      	ldrb	r2, [r2, #0]
            uint32_t tempReg = (pHandle->PseudoFreqConv / wCaptBuf) * (uint32_t)pHandle->Direction;
 800128e:	33b8      	adds	r3, #184	; 0xb8
 8001290:	681e      	ldr	r6, [r3, #0]
          if ((pHandle->BufferFilled < pHandle->SpeedBufferSize) && (wCaptBuf != 0U))
 8001292:	4295      	cmp	r5, r2
 8001294:	d932      	bls.n	80012fc <HALL_TIMx_CC_IRQHandler+0x29c>
 8001296:	2900      	cmp	r1, #0
 8001298:	d030      	beq.n	80012fc <HALL_TIMx_CC_IRQHandler+0x29c>
            uint32_t tempReg = (pHandle->PseudoFreqConv / wCaptBuf) * (uint32_t)pHandle->Direction;
 800129a:	0030      	movs	r0, r6
 800129c:	f7fe ff48 	bl	8000130 <__udivsi3>
 80012a0:	9b01      	ldr	r3, [sp, #4]
 80012a2:	4343      	muls	r3, r0
 80012a4:	0018      	movs	r0, r3
            pHandle->AvrElSpeedDpp = (int16_t)((int32_t)pHandle->PseudoFreqConv /
 80012a6:	8020      	strh	r0, [r4, #0]
      pHandle->OVFCounter = 0U;
 80012a8:	2300      	movs	r3, #0
 80012aa:	9a02      	ldr	r2, [sp, #8]
 80012ac:	7013      	strb	r3, [r2, #0]
 80012ae:	e75f      	b.n	8001170 <HALL_TIMx_CC_IRQHandler+0x110>
          if (LL_TIM_GetPrescaler(TIMx) < pHandle->HALLMaxRatio) /* Avoid OVF w/ very low freq */
 80012b0:	001e      	movs	r6, r3
 80012b2:	36b4      	adds	r6, #180	; 0xb4
 80012b4:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80012b6:	8836      	ldrh	r6, [r6, #0]
 80012b8:	4286      	cmp	r6, r0
 80012ba:	d9b8      	bls.n	800122e <HALL_TIMx_CC_IRQHandler+0x1ce>
 80012bc:	6aa0      	ldr	r0, [r4, #40]	; 0x28
            LL_TIM_SetPrescaler(TIMx, LL_TIM_GetPrescaler(TIMx) + 1U); /* To avoid OVF during speed decrease */
 80012be:	3001      	adds	r0, #1
  WRITE_REG(TIMx->PSC, Prescaler);
 80012c0:	62a0      	str	r0, [r4, #40]	; 0x28
            pHandle->RatioInc = true;   /* new prsc value updated at next capture only */
 80012c2:	2001      	movs	r0, #1
 80012c4:	e7b2      	b.n	800122c <HALL_TIMx_CC_IRQHandler+0x1cc>
        if (pHandle->RatioDec) /* and don't decrease it again */
 80012c6:	001f      	movs	r7, r3
 80012c8:	374d      	adds	r7, #77	; 0x4d
 80012ca:	7839      	ldrb	r1, [r7, #0]
 80012cc:	2900      	cmp	r1, #0
 80012ce:	d005      	beq.n	80012dc <HALL_TIMx_CC_IRQHandler+0x27c>
          hAux = hPrscBuf + 2U;
 80012d0:	3202      	adds	r2, #2
          wCaptBuf *= hAux;
 80012d2:	b291      	uxth	r1, r2
          pHandle->RatioDec = false;
 80012d4:	4662      	mov	r2, ip
          wCaptBuf *= hAux;
 80012d6:	4341      	muls	r1, r0
              pHandle->RatioDec = true;
 80012d8:	703a      	strb	r2, [r7, #0]
 80012da:	e7a8      	b.n	800122e <HALL_TIMx_CC_IRQHandler+0x1ce>
          uint16_t hAux = hPrscBuf + 1U;
 80012dc:	3201      	adds	r2, #1
          wCaptBuf *= hAux;
 80012de:	b291      	uxth	r1, r2
          if (hHighSpeedCapture < LOW_RES_THRESHOLD) /* If capture range correct */
 80012e0:	22aa      	movs	r2, #170	; 0xaa
 80012e2:	b2b6      	uxth	r6, r6
          wCaptBuf *= hAux;
 80012e4:	4341      	muls	r1, r0
          if (hHighSpeedCapture < LOW_RES_THRESHOLD) /* If capture range correct */
 80012e6:	01d2      	lsls	r2, r2, #7
 80012e8:	4296      	cmp	r6, r2
 80012ea:	d2a0      	bcs.n	800122e <HALL_TIMx_CC_IRQHandler+0x1ce>
  return (uint32_t)(READ_REG(TIMx->PSC));
 80012ec:	6aa2      	ldr	r2, [r4, #40]	; 0x28
            if (LL_TIM_GetPrescaler(TIMx) > 0U) /* or prescaler cannot be further reduced */
 80012ee:	2a00      	cmp	r2, #0
 80012f0:	d09d      	beq.n	800122e <HALL_TIMx_CC_IRQHandler+0x1ce>
 80012f2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
              LL_TIM_SetPrescaler(TIMx, LL_TIM_GetPrescaler(TIMx) - 1U); /* Increase accuracy by decreasing prsc */
 80012f4:	3a01      	subs	r2, #1
  WRITE_REG(TIMx->PSC, Prescaler);
 80012f6:	62a2      	str	r2, [r4, #40]	; 0x28
              pHandle->RatioDec = true;
 80012f8:	2201      	movs	r2, #1
 80012fa:	e7ed      	b.n	80012d8 <HALL_TIMx_CC_IRQHandler+0x278>
                                               (pHandle->ElPeriodSum / (int32_t)pHandle->SpeedBufferSize)); /* Average value */
 80012fc:	0029      	movs	r1, r5
 80012fe:	f7fe ffa1 	bl	8000244 <__divsi3>
 8001302:	0001      	movs	r1, r0
            pHandle->AvrElSpeedDpp = (int16_t)((int32_t)pHandle->PseudoFreqConv /
 8001304:	0030      	movs	r0, r6
 8001306:	f7fe ff9d 	bl	8000244 <__divsi3>
 800130a:	e7cc      	b.n	80012a6 <HALL_TIMx_CC_IRQHandler+0x246>
          pHandle->AvrElSpeedDpp = 0;
 800130c:	8022      	strh	r2, [r4, #0]
 800130e:	e7cb      	b.n	80012a8 <HALL_TIMx_CC_IRQHandler+0x248>
 8001310:	00002aaa 	.word	0x00002aaa
 8001314:	00005555 	.word	0x00005555
 8001318:	00007fff 	.word	0x00007fff
 800131c:	ffffaaab 	.word	0xffffaaab
 8001320:	ffffd556 	.word	0xffffd556

08001324 <HALL_TIMx_UP_IRQHandler>:
  if (pHandle->SensorIsReliable)
 8001324:	0003      	movs	r3, r0
{
 8001326:	b570      	push	{r4, r5, r6, lr}
  if (pHandle->SensorIsReliable)
 8001328:	334c      	adds	r3, #76	; 0x4c
 800132a:	781b      	ldrb	r3, [r3, #0]
{
 800132c:	0004      	movs	r4, r0
  TIM_TypeDef *TIMx = pHandle->TIMx;
 800132e:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  if (pHandle->SensorIsReliable)
 8001330:	2b00      	cmp	r3, #0
 8001332:	d035      	beq.n	80013a0 <HALL_TIMx_UP_IRQHandler+0x7c>
    pHandle->OVFCounter++;
 8001334:	0005      	movs	r5, r0
    hMaxTimerOverflow = (uint16_t)(((uint32_t)pHandle->HallTimeout * pHandle->OvfFreq)
 8001336:	0001      	movs	r1, r0
    pHandle->OVFCounter++;
 8001338:	3551      	adds	r5, #81	; 0x51
 800133a:	782b      	ldrb	r3, [r5, #0]
    hMaxTimerOverflow = (uint16_t)(((uint32_t)pHandle->HallTimeout * pHandle->OvfFreq)
 800133c:	31c6      	adds	r1, #198	; 0xc6
    pHandle->OVFCounter++;
 800133e:	3301      	adds	r3, #1
 8001340:	b2db      	uxtb	r3, r3
 8001342:	702b      	strb	r3, [r5, #0]
  return (uint32_t)(READ_REG(TIMx->PSC));
 8001344:	6a93      	ldr	r3, [r2, #40]	; 0x28
    hMaxTimerOverflow = (uint16_t)(((uint32_t)pHandle->HallTimeout * pHandle->OvfFreq)
 8001346:	0002      	movs	r2, r0
 8001348:	8808      	ldrh	r0, [r1, #0]
                                 / ((LL_TIM_GetPrescaler(TIMx) + 1U) * 1000U));
 800134a:	21fa      	movs	r1, #250	; 0xfa
    hMaxTimerOverflow = (uint16_t)(((uint32_t)pHandle->HallTimeout * pHandle->OvfFreq)
 800134c:	32c4      	adds	r2, #196	; 0xc4
 800134e:	8812      	ldrh	r2, [r2, #0]
                                 / ((LL_TIM_GetPrescaler(TIMx) + 1U) * 1000U));
 8001350:	3301      	adds	r3, #1
 8001352:	0089      	lsls	r1, r1, #2
    hMaxTimerOverflow = (uint16_t)(((uint32_t)pHandle->HallTimeout * pHandle->OvfFreq)
 8001354:	4350      	muls	r0, r2
                                 / ((LL_TIM_GetPrescaler(TIMx) + 1U) * 1000U));
 8001356:	4359      	muls	r1, r3
 8001358:	f7fe feea 	bl	8000130 <__udivsi3>
    if (pHandle->OVFCounter >= hMaxTimerOverflow)
 800135c:	782e      	ldrb	r6, [r5, #0]
 800135e:	b280      	uxth	r0, r0
 8001360:	b2f6      	uxtb	r6, r6
 8001362:	4286      	cmp	r6, r0
 8001364:	d31c      	bcc.n	80013a0 <HALL_TIMx_UP_IRQHandler+0x7c>
      pHandle->_Super.hElSpeedDpp = 0;
 8001366:	2600      	movs	r6, #0
      HALL_Init_Electrical_Angle(pHandle);
 8001368:	0020      	movs	r0, r4
      pHandle->_Super.hElSpeedDpp = 0;
 800136a:	81e6      	strh	r6, [r4, #14]
      HALL_Init_Electrical_Angle(pHandle);
 800136c:	f7ff fcc8 	bl	8000d00 <HALL_Init_Electrical_Angle>
      pHandle->FirstCapt = 0U;
 8001370:	0023      	movs	r3, r4
 8001372:	0022      	movs	r2, r4
 8001374:	334f      	adds	r3, #79	; 0x4f
      pHandle->OVFCounter = 0U;
 8001376:	702e      	strb	r6, [r5, #0]
      pHandle->FirstCapt = 0U;
 8001378:	701e      	strb	r6, [r3, #0]
      for (bIndex = 0U; bIndex < pHandle->SpeedBufferSize; bIndex++)
 800137a:	1de3      	adds	r3, r4, #7
 800137c:	7fdb      	ldrb	r3, [r3, #31]
        pHandle->SensorPeriod[bIndex]  = (int32_t)pHandle->MaxPeriod;
 800137e:	356b      	adds	r5, #107	; 0x6b
 8001380:	0099      	lsls	r1, r3, #2
 8001382:	1909      	adds	r1, r1, r4
 8001384:	6828      	ldr	r0, [r5, #0]
      for (bIndex = 0U; bIndex < pHandle->SpeedBufferSize; bIndex++)
 8001386:	428a      	cmp	r2, r1
 8001388:	d10c      	bne.n	80013a4 <HALL_TIMx_UP_IRQHandler+0x80>
      pHandle->BufferFilled = 0U ;
 800138a:	0021      	movs	r1, r4
 800138c:	2200      	movs	r2, #0
      uint32_t tempReg = pHandle->MaxPeriod * pHandle->SpeedBufferSize;
 800138e:	4343      	muls	r3, r0
      pHandle->BufferFilled = 0U ;
 8001390:	3150      	adds	r1, #80	; 0x50
 8001392:	700a      	strb	r2, [r1, #0]
      pHandle->AvrElSpeedDpp = 0;
 8001394:	3158      	adds	r1, #88	; 0x58
 8001396:	800a      	strh	r2, [r1, #0]
      pHandle->ElPeriodSum = (int32_t)tempReg;
 8001398:	34a0      	adds	r4, #160	; 0xa0
      pHandle->SpeedFIFOIdx = 0U;
 800139a:	390c      	subs	r1, #12
 800139c:	700a      	strb	r2, [r1, #0]
      pHandle->ElPeriodSum = (int32_t)tempReg;
 800139e:	6023      	str	r3, [r4, #0]
}
 80013a0:	2000      	movs	r0, #0
 80013a2:	bd70      	pop	{r4, r5, r6, pc}
        pHandle->SensorPeriod[bIndex]  = (int32_t)pHandle->MaxPeriod;
 80013a4:	6550      	str	r0, [r2, #84]	; 0x54
      for (bIndex = 0U; bIndex < pHandle->SpeedBufferSize; bIndex++)
 80013a6:	3204      	adds	r2, #4
 80013a8:	e7ec      	b.n	8001384 <HALL_TIMx_UP_IRQHandler+0x60>

080013aa <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013aa:	b530      	push	{r4, r5, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013ac:	2510      	movs	r5, #16
{
 80013ae:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013b0:	2228      	movs	r2, #40	; 0x28
 80013b2:	2100      	movs	r1, #0
 80013b4:	a80a      	add	r0, sp, #40	; 0x28
 80013b6:	f005 f9c8 	bl	800674a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013ba:	002a      	movs	r2, r5
 80013bc:	2100      	movs	r1, #0
 80013be:	4668      	mov	r0, sp
 80013c0:	f005 f9c3 	bl	800674a <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013c4:	002a      	movs	r2, r5
 80013c6:	2100      	movs	r1, #0
 80013c8:	a804      	add	r0, sp, #16
 80013ca:	f005 f9be 	bl	800674a <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI14|RCC_OSCILLATORTYPE_HSE;
 80013ce:	2311      	movs	r3, #17
 80013d0:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013d2:	2380      	movs	r3, #128	; 0x80
 80013d4:	025b      	lsls	r3, r3, #9
 80013d6:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80013d8:	2380      	movs	r3, #128	; 0x80
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013da:	2401      	movs	r4, #1
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 80013dc:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80013de:	035b      	lsls	r3, r3, #13
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013e0:	3d0e      	subs	r5, #14
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013e2:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013e4:	9409      	str	r4, [sp, #36]	; 0x24
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 80013e6:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013e8:	9510      	str	r5, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80013ea:	9312      	str	r3, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013ec:	f003 fe12 	bl	8005014 <HAL_RCC_OscConfig>
 80013f0:	2800      	cmp	r0, #0
 80013f2:	d001      	beq.n	80013f8 <SystemClock_Config+0x4e>
  __ASM volatile ("cpsid i" : : : "memory");
 80013f4:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013f6:	e7fe      	b.n	80013f6 <SystemClock_Config+0x4c>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013f8:	2307      	movs	r3, #7
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013fa:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013fc:	9003      	str	r0, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80013fe:	0021      	movs	r1, r4
 8001400:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001402:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001404:	9501      	str	r5, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001406:	f004 f833 	bl	8005470 <HAL_RCC_ClockConfig>
 800140a:	2800      	cmp	r0, #0
 800140c:	d001      	beq.n	8001412 <SystemClock_Config+0x68>
 800140e:	b672      	cpsid	i
  while (1)
 8001410:	e7fe      	b.n	8001410 <SystemClock_Config+0x66>
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8001412:	9006      	str	r0, [sp, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001414:	a804      	add	r0, sp, #16
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001416:	9404      	str	r4, [sp, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001418:	f004 f8c4 	bl	80055a4 <HAL_RCCEx_PeriphCLKConfig>
 800141c:	2800      	cmp	r0, #0
 800141e:	d001      	beq.n	8001424 <SystemClock_Config+0x7a>
 8001420:	b672      	cpsid	i
  while (1)
 8001422:	e7fe      	b.n	8001422 <SystemClock_Config+0x78>
  HAL_RCC_EnableCSS();
 8001424:	f003 fff4 	bl	8005410 <HAL_RCC_EnableCSS>
}
 8001428:	b015      	add	sp, #84	; 0x54
 800142a:	bd30      	pop	{r4, r5, pc}

0800142c <main>:
{
 800142c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800142e:	b097      	sub	sp, #92	; 0x5c
  HAL_Init();
 8001430:	f003 fb46 	bl	8004ac0 <HAL_Init>
  SystemClock_Config();
 8001434:	f7ff ffb9 	bl	80013aa <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001438:	2214      	movs	r2, #20
 800143a:	2100      	movs	r1, #0
 800143c:	a80e      	add	r0, sp, #56	; 0x38
 800143e:	f005 f984 	bl	800674a <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001442:	2280      	movs	r2, #128	; 0x80
 8001444:	4cce      	ldr	r4, [pc, #824]	; (8001780 <main+0x354>)
 8001446:	0312      	lsls	r2, r2, #12
 8001448:	6963      	ldr	r3, [r4, #20]
  HAL_GPIO_WritePin(M1_EN_DRIVER_GPIO_Port, M1_EN_DRIVER_Pin, GPIO_PIN_SET);
 800144a:	2780      	movs	r7, #128	; 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800144c:	4313      	orrs	r3, r2
 800144e:	6163      	str	r3, [r4, #20]
 8001450:	6963      	ldr	r3, [r4, #20]
  HAL_GPIO_WritePin(M1_EN_DRIVER_GPIO_Port, M1_EN_DRIVER_Pin, GPIO_PIN_SET);
 8001452:	2090      	movs	r0, #144	; 0x90
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001454:	4013      	ands	r3, r2
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001456:	2280      	movs	r2, #128	; 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001458:	9301      	str	r3, [sp, #4]
 800145a:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800145c:	6963      	ldr	r3, [r4, #20]
 800145e:	03d2      	lsls	r2, r2, #15
 8001460:	4313      	orrs	r3, r2
 8001462:	6163      	str	r3, [r4, #20]
 8001464:	6963      	ldr	r3, [r4, #20]
  HAL_GPIO_WritePin(M1_EN_DRIVER_GPIO_Port, M1_EN_DRIVER_Pin, GPIO_PIN_SET);
 8001466:	013f      	lsls	r7, r7, #4
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001468:	4013      	ands	r3, r2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800146a:	2280      	movs	r2, #128	; 0x80
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800146c:	9302      	str	r3, [sp, #8]
 800146e:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001470:	6963      	ldr	r3, [r4, #20]
 8001472:	0292      	lsls	r2, r2, #10
 8001474:	4313      	orrs	r3, r2
 8001476:	6163      	str	r3, [r4, #20]
 8001478:	6963      	ldr	r3, [r4, #20]
  HAL_GPIO_WritePin(M1_EN_DRIVER_GPIO_Port, M1_EN_DRIVER_Pin, GPIO_PIN_SET);
 800147a:	0039      	movs	r1, r7
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800147c:	4013      	ands	r3, r2
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800147e:	2280      	movs	r2, #128	; 0x80
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001480:	9303      	str	r3, [sp, #12]
 8001482:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001484:	6963      	ldr	r3, [r4, #20]
 8001486:	02d2      	lsls	r2, r2, #11
 8001488:	4313      	orrs	r3, r2
 800148a:	6163      	str	r3, [r4, #20]
 800148c:	6963      	ldr	r3, [r4, #20]
  HAL_GPIO_WritePin(M1_EN_DRIVER_GPIO_Port, M1_EN_DRIVER_Pin, GPIO_PIN_SET);
 800148e:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001490:	4013      	ands	r3, r2
 8001492:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(M1_EN_DRIVER_GPIO_Port, M1_EN_DRIVER_Pin, GPIO_PIN_SET);
 8001494:	2201      	movs	r2, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001496:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(M1_EN_DRIVER_GPIO_Port, M1_EN_DRIVER_Pin, GPIO_PIN_SET);
 8001498:	f003 fdb6 	bl	8005008 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 800149c:	2380      	movs	r3, #128	; 0x80
 800149e:	021b      	lsls	r3, r3, #8
 80014a0:	930e      	str	r3, [sp, #56]	; 0x38
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80014a2:	2384      	movs	r3, #132	; 0x84
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014a4:	2501      	movs	r5, #1
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80014a6:	039b      	lsls	r3, r3, #14
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 80014a8:	48b6      	ldr	r0, [pc, #728]	; (8001784 <main+0x358>)
 80014aa:	a90e      	add	r1, sp, #56	; 0x38
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80014ac:	930f      	str	r3, [sp, #60]	; 0x3c
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014ae:	9510      	str	r5, [sp, #64]	; 0x40
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 80014b0:	f003 fcf8 	bl	8004ea4 <HAL_GPIO_Init>
  HAL_GPIO_Init(M1_EN_DRIVER_GPIO_Port, &GPIO_InitStruct);
 80014b4:	2090      	movs	r0, #144	; 0x90
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b6:	2600      	movs	r6, #0
  HAL_GPIO_Init(M1_EN_DRIVER_GPIO_Port, &GPIO_InitStruct);
 80014b8:	a90e      	add	r1, sp, #56	; 0x38
 80014ba:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = M1_EN_DRIVER_Pin;
 80014bc:	970e      	str	r7, [sp, #56]	; 0x38
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014be:	950f      	str	r5, [sp, #60]	; 0x3c
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014c0:	9510      	str	r5, [sp, #64]	; 0x40
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014c2:	9611      	str	r6, [sp, #68]	; 0x44
  HAL_GPIO_Init(M1_EN_DRIVER_GPIO_Port, &GPIO_InitStruct);
 80014c4:	f003 fcee 	bl	8004ea4 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80014c8:	6963      	ldr	r3, [r4, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 80014ca:	220c      	movs	r2, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 80014cc:	432b      	orrs	r3, r5
 80014ce:	6163      	str	r3, [r4, #20]
 80014d0:	6963      	ldr	r3, [r4, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 80014d2:	0031      	movs	r1, r6
  __HAL_RCC_DMA1_CLK_ENABLE();
 80014d4:	402b      	ands	r3, r5
 80014d6:	9300      	str	r3, [sp, #0]
  ADC_ChannelConfTypeDef sConfig = {0};
 80014d8:	a80e      	add	r0, sp, #56	; 0x38
  __HAL_RCC_DMA1_CLK_ENABLE();
 80014da:	9b00      	ldr	r3, [sp, #0]
  ADC_ChannelConfTypeDef sConfig = {0};
 80014dc:	f005 f935 	bl	800674a <memset>
  hadc.Instance = ADC1;
 80014e0:	4ca9      	ldr	r4, [pc, #676]	; (8001788 <main+0x35c>)
 80014e2:	4baa      	ldr	r3, [pc, #680]	; (800178c <main+0x360>)
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80014e4:	0020      	movs	r0, r4
  hadc.Instance = ADC1;
 80014e6:	6023      	str	r3, [r4, #0]
  hadc.Init.DataAlign = ADC_DATAALIGN_LEFT;
 80014e8:	2320      	movs	r3, #32
 80014ea:	60e3      	str	r3, [r4, #12]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80014ec:	3b1c      	subs	r3, #28
 80014ee:	6163      	str	r3, [r4, #20]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80014f0:	2380      	movs	r3, #128	; 0x80
 80014f2:	00db      	lsls	r3, r3, #3
 80014f4:	6223      	str	r3, [r4, #32]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80014f6:	61a6      	str	r6, [r4, #24]
  hadc.Init.DMAContinuousRequests = ENABLE;
 80014f8:	1d63      	adds	r3, r4, #5
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80014fa:	6066      	str	r6, [r4, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80014fc:	60a6      	str	r6, [r4, #8]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80014fe:	6125      	str	r5, [r4, #16]
  hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 8001500:	61e6      	str	r6, [r4, #28]
  hadc.Init.DMAContinuousRequests = ENABLE;
 8001502:	77dd      	strb	r5, [r3, #31]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001504:	62a5      	str	r5, [r4, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001506:	f003 fb0f 	bl	8004b28 <HAL_ADC_Init>
 800150a:	42b0      	cmp	r0, r6
 800150c:	d001      	beq.n	8001512 <main+0xe6>
 800150e:	b672      	cpsid	i
  while (1)
 8001510:	e7fe      	b.n	8001510 <main+0xe4>
  sConfig.Channel = ADC_CHANNEL_5;
 8001512:	2305      	movs	r3, #5
 8001514:	930e      	str	r3, [sp, #56]	; 0x38
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8001516:	2380      	movs	r3, #128	; 0x80
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001518:	0020      	movs	r0, r4
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800151a:	015b      	lsls	r3, r3, #5
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800151c:	a90e      	add	r1, sp, #56	; 0x38
  sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 800151e:	9510      	str	r5, [sp, #64]	; 0x40
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8001520:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001522:	f003 fba5 	bl	8004c70 <HAL_ADC_ConfigChannel>
 8001526:	1e05      	subs	r5, r0, #0
 8001528:	d001      	beq.n	800152e <main+0x102>
 800152a:	b672      	cpsid	i
  while (1)
 800152c:	e7fe      	b.n	800152c <main+0x100>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800152e:	2608      	movs	r6, #8
 8001530:	0001      	movs	r1, r0
 8001532:	0032      	movs	r2, r6
 8001534:	a805      	add	r0, sp, #20
 8001536:	f005 f908 	bl	800674a <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800153a:	221c      	movs	r2, #28
 800153c:	0029      	movs	r1, r5
 800153e:	a807      	add	r0, sp, #28
 8001540:	f005 f903 	bl	800674a <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001544:	2220      	movs	r2, #32
 8001546:	0029      	movs	r1, r5
 8001548:	a80e      	add	r0, sp, #56	; 0x38
 800154a:	f005 f8fe 	bl	800674a <memset>
  htim1.Instance = TIM1;
 800154e:	4c90      	ldr	r4, [pc, #576]	; (8001790 <main+0x364>)
 8001550:	4b90      	ldr	r3, [pc, #576]	; (8001794 <main+0x368>)
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001552:	0020      	movs	r0, r4
  htim1.Instance = TIM1;
 8001554:	6023      	str	r3, [r4, #0]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED2;
 8001556:	2340      	movs	r3, #64	; 0x40
 8001558:	60a3      	str	r3, [r4, #8]
  htim1.Init.Period = ((PWM_PERIOD_CYCLES) / 2);
 800155a:	4b8f      	ldr	r3, [pc, #572]	; (8001798 <main+0x36c>)
  htim1.Init.Prescaler = ((TIM_CLOCK_DIVIDER) - 1);
 800155c:	6065      	str	r5, [r4, #4]
  htim1.Init.Period = ((PWM_PERIOD_CYCLES) / 2);
 800155e:	60e3      	str	r3, [r4, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8001560:	2380      	movs	r3, #128	; 0x80
 8001562:	005b      	lsls	r3, r3, #1
 8001564:	6123      	str	r3, [r4, #16]
  htim1.Init.RepetitionCounter = (REP_COUNTER);
 8001566:	3bfd      	subs	r3, #253	; 0xfd
 8001568:	6163      	str	r3, [r4, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800156a:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800156c:	f004 f9c6 	bl	80058fc <HAL_TIM_PWM_Init>
 8001570:	2800      	cmp	r0, #0
 8001572:	d001      	beq.n	8001578 <main+0x14c>
 8001574:	b672      	cpsid	i
  while (1)
 8001576:	e7fe      	b.n	8001576 <main+0x14a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001578:	2320      	movs	r3, #32
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800157a:	9006      	str	r0, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800157c:	a905      	add	r1, sp, #20
 800157e:	0020      	movs	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001580:	9305      	str	r3, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001582:	f004 fbb1 	bl	8005ce8 <HAL_TIMEx_MasterConfigSynchronization>
 8001586:	1e02      	subs	r2, r0, #0
 8001588:	d001      	beq.n	800158e <main+0x162>
 800158a:	b672      	cpsid	i
  while (1)
 800158c:	e7fe      	b.n	800158c <main+0x160>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800158e:	2360      	movs	r3, #96	; 0x60
 8001590:	9307      	str	r3, [sp, #28]
  sConfigOC.Pulse = ((PWM_PERIOD_CYCLES) / 4);
 8001592:	4b82      	ldr	r3, [pc, #520]	; (800179c <main+0x370>)
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001594:	900b      	str	r0, [sp, #44]	; 0x2c
  sConfigOC.Pulse = ((PWM_PERIOD_CYCLES) / 4);
 8001596:	9308      	str	r3, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8001598:	2302      	movs	r3, #2
 800159a:	9309      	str	r3, [sp, #36]	; 0x24
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_SET;
 800159c:	33fe      	adds	r3, #254	; 0xfe
 800159e:	930c      	str	r3, [sp, #48]	; 0x30
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_SET;
 80015a0:	3301      	adds	r3, #1
 80015a2:	33ff      	adds	r3, #255	; 0xff
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80015a4:	0020      	movs	r0, r4
 80015a6:	a907      	add	r1, sp, #28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 80015a8:	960a      	str	r6, [sp, #40]	; 0x28
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_SET;
 80015aa:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80015ac:	f004 fa0a 	bl	80059c4 <HAL_TIM_PWM_ConfigChannel>
 80015b0:	2800      	cmp	r0, #0
 80015b2:	d001      	beq.n	80015b8 <main+0x18c>
 80015b4:	b672      	cpsid	i
  while (1)
 80015b6:	e7fe      	b.n	80015b6 <main+0x18a>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80015b8:	2204      	movs	r2, #4
 80015ba:	0020      	movs	r0, r4
 80015bc:	a907      	add	r1, sp, #28
 80015be:	f004 fa01 	bl	80059c4 <HAL_TIM_PWM_ConfigChannel>
 80015c2:	2800      	cmp	r0, #0
 80015c4:	d001      	beq.n	80015ca <main+0x19e>
 80015c6:	b672      	cpsid	i
  while (1)
 80015c8:	e7fe      	b.n	80015c8 <main+0x19c>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80015ca:	0032      	movs	r2, r6
 80015cc:	0020      	movs	r0, r4
 80015ce:	a907      	add	r1, sp, #28
 80015d0:	f004 f9f8 	bl	80059c4 <HAL_TIM_PWM_ConfigChannel>
 80015d4:	2800      	cmp	r0, #0
 80015d6:	d001      	beq.n	80015dc <main+0x1b0>
 80015d8:	b672      	cpsid	i
  while (1)
 80015da:	e7fe      	b.n	80015da <main+0x1ae>
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 80015dc:	2370      	movs	r3, #112	; 0x70
 80015de:	9307      	str	r3, [sp, #28]
  sConfigOC.Pulse = (((PWM_PERIOD_CYCLES) / 2) - (HTMIN));
 80015e0:	23df      	movs	r3, #223	; 0xdf
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015e2:	9009      	str	r0, [sp, #36]	; 0x24
  sConfigOC.Pulse = (((PWM_PERIOD_CYCLES) / 2) - (HTMIN));
 80015e4:	00db      	lsls	r3, r3, #3
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80015e6:	900c      	str	r0, [sp, #48]	; 0x30
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80015e8:	900d      	str	r0, [sp, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80015ea:	220c      	movs	r2, #12
 80015ec:	0020      	movs	r0, r4
 80015ee:	a907      	add	r1, sp, #28
  sConfigOC.Pulse = (((PWM_PERIOD_CYCLES) / 2) - (HTMIN));
 80015f0:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80015f2:	f004 f9e7 	bl	80059c4 <HAL_TIM_PWM_ConfigChannel>
 80015f6:	2800      	cmp	r0, #0
 80015f8:	d001      	beq.n	80015fe <main+0x1d2>
 80015fa:	b672      	cpsid	i
  while (1)
 80015fc:	e7fe      	b.n	80015fc <main+0x1d0>
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 80015fe:	2380      	movs	r3, #128	; 0x80
 8001600:	00db      	lsls	r3, r3, #3
 8001602:	930f      	str	r3, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.DeadTime = ((DEAD_TIME_COUNTS) / 2);
 8001604:	230e      	movs	r3, #14
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001606:	9010      	str	r0, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001608:	9012      	str	r0, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_LOW;
 800160a:	9013      	str	r0, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800160c:	9015      	str	r0, [sp, #84]	; 0x54
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800160e:	a90e      	add	r1, sp, #56	; 0x38
 8001610:	0020      	movs	r0, r4
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8001612:	970e      	str	r7, [sp, #56]	; 0x38
  sBreakDeadTimeConfig.DeadTime = ((DEAD_TIME_COUNTS) / 2);
 8001614:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001616:	f004 fb93 	bl	8005d40 <HAL_TIMEx_ConfigBreakDeadTime>
 800161a:	1e05      	subs	r5, r0, #0
 800161c:	d001      	beq.n	8001622 <main+0x1f6>
 800161e:	b672      	cpsid	i
  while (1)
 8001620:	e7fe      	b.n	8001620 <main+0x1f4>
  HAL_TIM_MspPostInit(&htim1);
 8001622:	0020      	movs	r0, r4
 8001624:	f003 f894 	bl	8004750 <HAL_TIM_MspPostInit>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001628:	2210      	movs	r2, #16
 800162a:	0029      	movs	r1, r5
 800162c:	a807      	add	r0, sp, #28
 800162e:	f005 f88c 	bl	800674a <memset>
  TIM_HallSensor_InitTypeDef sConfig = {0};
 8001632:	2210      	movs	r2, #16
 8001634:	0029      	movs	r1, r5
 8001636:	a80e      	add	r0, sp, #56	; 0x38
 8001638:	f005 f887 	bl	800674a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800163c:	0032      	movs	r2, r6
 800163e:	0029      	movs	r1, r5
 8001640:	a805      	add	r0, sp, #20
 8001642:	f005 f882 	bl	800674a <memset>
  htim2.Instance = TIM2;
 8001646:	2380      	movs	r3, #128	; 0x80
 8001648:	4c55      	ldr	r4, [pc, #340]	; (80017a0 <main+0x374>)
 800164a:	05db      	lsls	r3, r3, #23
 800164c:	6023      	str	r3, [r4, #0]
  htim2.Init.Period = M1_HALL_TIM_PERIOD;
 800164e:	4b55      	ldr	r3, [pc, #340]	; (80017a4 <main+0x378>)
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001650:	0020      	movs	r0, r4
  htim2.Init.Prescaler = 0;
 8001652:	6065      	str	r5, [r4, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001654:	60a5      	str	r5, [r4, #8]
  htim2.Init.Period = M1_HALL_TIM_PERIOD;
 8001656:	60e3      	str	r3, [r4, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001658:	6125      	str	r5, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800165a:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800165c:	f004 f926 	bl	80058ac <HAL_TIM_Base_Init>
 8001660:	2800      	cmp	r0, #0
 8001662:	d001      	beq.n	8001668 <main+0x23c>
 8001664:	b672      	cpsid	i
  while (1)
 8001666:	e7fe      	b.n	8001666 <main+0x23a>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001668:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800166a:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800166c:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800166e:	a907      	add	r1, sp, #28
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001670:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001672:	f004 fa3d 	bl	8005af0 <HAL_TIM_ConfigClockSource>
 8001676:	2800      	cmp	r0, #0
 8001678:	d001      	beq.n	800167e <main+0x252>
 800167a:	b672      	cpsid	i
  while (1)
 800167c:	e7fe      	b.n	800167c <main+0x250>
  sConfig.IC1Filter = M1_HALL_IC_FILTER;
 800167e:	2308      	movs	r3, #8
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001680:	900e      	str	r0, [sp, #56]	; 0x38
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001682:	900f      	str	r0, [sp, #60]	; 0x3c
  sConfig.Commutation_Delay = 0;
 8001684:	9011      	str	r0, [sp, #68]	; 0x44
  if (HAL_TIMEx_HallSensor_Init(&htim2, &sConfig) != HAL_OK)
 8001686:	a90e      	add	r1, sp, #56	; 0x38
 8001688:	0020      	movs	r0, r4
  sConfig.IC1Filter = M1_HALL_IC_FILTER;
 800168a:	9310      	str	r3, [sp, #64]	; 0x40
  if (HAL_TIMEx_HallSensor_Init(&htim2, &sConfig) != HAL_OK)
 800168c:	f004 facb 	bl	8005c26 <HAL_TIMEx_HallSensor_Init>
 8001690:	2800      	cmp	r0, #0
 8001692:	d001      	beq.n	8001698 <main+0x26c>
 8001694:	b672      	cpsid	i
  while (1)
 8001696:	e7fe      	b.n	8001696 <main+0x26a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 8001698:	2350      	movs	r3, #80	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800169a:	9006      	str	r0, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800169c:	a905      	add	r1, sp, #20
 800169e:	0020      	movs	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 80016a0:	9305      	str	r3, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80016a2:	f004 fb21 	bl	8005ce8 <HAL_TIMEx_MasterConfigSynchronization>
 80016a6:	1e03      	subs	r3, r0, #0
 80016a8:	d001      	beq.n	80016ae <main+0x282>
 80016aa:	b672      	cpsid	i
  while (1)
 80016ac:	e7fe      	b.n	80016ac <main+0x280>
  huart1.Instance = USART1;
 80016ae:	483e      	ldr	r0, [pc, #248]	; (80017a8 <main+0x37c>)
 80016b0:	4a3e      	ldr	r2, [pc, #248]	; (80017ac <main+0x380>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80016b2:	6083      	str	r3, [r0, #8]
  huart1.Instance = USART1;
 80016b4:	6002      	str	r2, [r0, #0]
  huart1.Init.BaudRate = 1843200;
 80016b6:	22e1      	movs	r2, #225	; 0xe1
 80016b8:	0352      	lsls	r2, r2, #13
 80016ba:	6042      	str	r2, [r0, #4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80016bc:	220c      	movs	r2, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 80016be:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80016c0:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80016c2:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016c4:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80016c6:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016c8:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016ca:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80016cc:	f004 fd34 	bl	8006138 <HAL_UART_Init>
 80016d0:	1e04      	subs	r4, r0, #0
 80016d2:	d001      	beq.n	80016d8 <main+0x2ac>
 80016d4:	b672      	cpsid	i
  while (1)
 80016d6:	e7fe      	b.n	80016d6 <main+0x2aa>
  MX_MotorControl_Init();
 80016d8:	f000 ffd8 	bl	800268c <MX_MotorControl_Init>
  HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 80016dc:	0022      	movs	r2, r4
 80016de:	2103      	movs	r1, #3
 80016e0:	201b      	movs	r0, #27
 80016e2:	f003 fb49 	bl	8004d78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 80016e6:	201b      	movs	r0, #27
 80016e8:	f003 fb70 	bl	8004dcc <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 80016ec:	0022      	movs	r2, r4
 80016ee:	2101      	movs	r1, #1
 80016f0:	2009      	movs	r0, #9
 80016f2:	f003 fb41 	bl	8004d78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80016f6:	2009      	movs	r0, #9
 80016f8:	f003 fb68 	bl	8004dcc <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 80016fc:	0022      	movs	r2, r4
 80016fe:	0021      	movs	r1, r4
 8001700:	200b      	movs	r0, #11
 8001702:	f003 fb39 	bl	8004d78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8001706:	200b      	movs	r0, #11
 8001708:	f003 fb60 	bl	8004dcc <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 3, 0);
 800170c:	0022      	movs	r2, r4
 800170e:	2103      	movs	r1, #3
 8001710:	200a      	movs	r0, #10
 8001712:	f003 fb31 	bl	8004d78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8001716:	200a      	movs	r0, #10
 8001718:	f003 fb58 	bl	8004dcc <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 800171c:	0022      	movs	r2, r4
 800171e:	0021      	movs	r1, r4
 8001720:	200d      	movs	r0, #13
 8001722:	f003 fb29 	bl	8004d78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8001726:	200d      	movs	r0, #13
 8001728:	f003 fb50 	bl	8004dcc <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 800172c:	0022      	movs	r2, r4
 800172e:	2103      	movs	r1, #3
 8001730:	200f      	movs	r0, #15
 8001732:	f003 fb21 	bl	8004d78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001736:	200f      	movs	r0, #15
 8001738:	f003 fb48 	bl	8004dcc <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 3, 0);
 800173c:	0022      	movs	r2, r4
 800173e:	2103      	movs	r1, #3
 8001740:	2007      	movs	r0, #7
 8001742:	f003 fb19 	bl	8004d78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8001746:	2007      	movs	r0, #7
 8001748:	f003 fb40 	bl	8004dcc <HAL_NVIC_EnableIRQ>
  MC_GetSTMStateMotor1(); // set a breakpoint on the line if reading the state via Debugger
 800174c:	f000 f852 	bl	80017f4 <MC_GetSTMStateMotor1>
  MC_GetOccurredFaultsMotor1();
 8001750:	f000 f848 	bl	80017e4 <MC_GetOccurredFaultsMotor1>
  MCI_SetOpenLoopVoltage(&Mci[M1]);
 8001754:	4c16      	ldr	r4, [pc, #88]	; (80017b0 <main+0x384>)
 8001756:	0020      	movs	r0, r4
 8001758:	f000 f893 	bl	8001882 <MCI_SetOpenLoopVoltage>
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hVoltage = hNewVoltage;
 800175c:	4b15      	ldr	r3, [pc, #84]	; (80017b4 <main+0x388>)
 800175e:	4a16      	ldr	r2, [pc, #88]	; (80017b8 <main+0x38c>)
  MCI_ExecSpeedRamp(&Mci[M1], 100, RAMP_DURATION_MS);
 8001760:	2164      	movs	r1, #100	; 0x64
 8001762:	811a      	strh	r2, [r3, #8]
 8001764:	22fa      	movs	r2, #250	; 0xfa
 8001766:	0020      	movs	r0, r4
 8001768:	0092      	lsls	r2, r2, #2
 800176a:	f000 f84f 	bl	800180c <MCI_ExecSpeedRamp>
  MC_StartMotor1();
 800176e:	f000 f829 	bl	80017c4 <MC_StartMotor1>
  HAL_Delay(5000);
 8001772:	4812      	ldr	r0, [pc, #72]	; (80017bc <main+0x390>)
 8001774:	f003 f9c6 	bl	8004b04 <HAL_Delay>
  MC_StopMotor1();
 8001778:	f000 f82c 	bl	80017d4 <MC_StopMotor1>
  while (1)
 800177c:	e7fe      	b.n	800177c <main+0x350>
 800177e:	46c0      	nop			; (mov r8, r8)
 8001780:	40021000 	.word	0x40021000
 8001784:	48000800 	.word	0x48000800
 8001788:	200003f8 	.word	0x200003f8
 800178c:	40012400 	.word	0x40012400
 8001790:	2000058c 	.word	0x2000058c
 8001794:	40012c00 	.word	0x40012c00
 8001798:	00000736 	.word	0x00000736
 800179c:	0000039b 	.word	0x0000039b
 80017a0:	200005d4 	.word	0x200005d4
 80017a4:	0000ffff 	.word	0x0000ffff
 80017a8:	2000061c 	.word	0x2000061c
 80017ac:	40013800 	.word	0x40013800
 80017b0:	200000d0 	.word	0x200000d0
 80017b4:	200000fc 	.word	0x200000fc
 80017b8:	00001999 	.word	0x00001999
 80017bc:	00001388 	.word	0x00001388

080017c0 <Error_Handler>:
 80017c0:	b672      	cpsid	i
  while (1)
 80017c2:	e7fe      	b.n	80017c2 <Error_Handler+0x2>

080017c4 <MC_StartMotor1>:
  * Note also that if the startup sequence fails the #RUN state may never be reached.
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StartMotor1(void)
{
 80017c4:	b510      	push	{r4, lr}
  return (MCI_StartMotor(pMCI[M1]));
 80017c6:	4b02      	ldr	r3, [pc, #8]	; (80017d0 <MC_StartMotor1+0xc>)
 80017c8:	6818      	ldr	r0, [r3, #0]
 80017ca:	f000 f8b8 	bl	800193e <MCI_StartMotor>
}
 80017ce:	bd10      	pop	{r4, pc}
 80017d0:	200007f4 	.word	0x200007f4

080017d4 <MC_StopMotor1>:
  * machine and check if the #IDLE state has been reached.
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StopMotor1(void)
{
 80017d4:	b510      	push	{r4, lr}
  return (MCI_StopMotor(pMCI[M1]));
 80017d6:	4b02      	ldr	r3, [pc, #8]	; (80017e0 <MC_StopMotor1+0xc>)
 80017d8:	6818      	ldr	r0, [r3, #0]
 80017da:	f000 f8c8 	bl	800196e <MCI_StopMotor>
}
 80017de:	bd10      	pop	{r4, pc}
 80017e0:	200007f4 	.word	0x200007f4

080017e4 <MC_GetOccurredFaultsMotor1>:
 *
 * See @ref fault_codes "Motor Control Faults" for a list of
 * of all possible faults codes.
 */
__weak uint16_t MC_GetOccurredFaultsMotor1(void)
{
 80017e4:	b510      	push	{r4, lr}
  return (MCI_GetOccurredFaults(pMCI[M1]));
 80017e6:	4b02      	ldr	r3, [pc, #8]	; (80017f0 <MC_GetOccurredFaultsMotor1+0xc>)
 80017e8:	6818      	ldr	r0, [r3, #0]
 80017ea:	f000 f8a4 	bl	8001936 <MCI_GetOccurredFaults>
}
 80017ee:	bd10      	pop	{r4, pc}
 80017f0:	200007f4 	.word	0x200007f4

080017f4 <MC_GetSTMStateMotor1>:

/**
 * @brief returns the current state of Motor 1 state machine
 */
__weak MCI_State_t MC_GetSTMStateMotor1(void)
{
 80017f4:	b510      	push	{r4, lr}
  return (MCI_GetSTMState(pMCI[M1]));
 80017f6:	4b02      	ldr	r3, [pc, #8]	; (8001800 <MC_GetSTMStateMotor1+0xc>)
 80017f8:	6818      	ldr	r0, [r3, #0]
 80017fa:	f000 f899 	bl	8001930 <MCI_GetSTMState>
}
 80017fe:	bd10      	pop	{r4, pc}
 8001800:	200007f4 	.word	0x200007f4

08001804 <MC_ProfilerCommand>:
 * @brief Not implemented MC_Profiler function.
 *  */ //cstat !MISRAC2012-Rule-2.7 !RED-unused-param  !MISRAC2012-Rule-2.7  !MISRAC2012-Rule-8.13
__weak uint8_t MC_ProfilerCommand(uint16_t rxLength, uint8_t *rxBuffer, int16_t txSyncFreeSpace, uint16_t *txLength, uint8_t *txBuffer)
{
  return (MCP_CMD_UNKNOWN);
}
 8001804:	2002      	movs	r0, #2
 8001806:	4770      	bx	lr

08001808 <MC_APP_BootHook>:
   */

/* USER CODE BEGIN BootHook */

/* USER CODE END BootHook */
}
 8001808:	4770      	bx	lr

0800180a <MC_APP_PostMediumFrequencyHook_M1>:
 800180a:	4770      	bx	lr

0800180c <MCI_ExecSpeedRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->lastCommand = MCI_CMD_EXECSPEEDRAMP;
 800180c:	2301      	movs	r3, #1
 800180e:	7403      	strb	r3, [r0, #16]
    pHandle->hFinalSpeed = hFinalSpeed;
 8001810:	8241      	strh	r1, [r0, #18]
    pHandle->hDurationms = hDurationms;
 8001812:	8402      	strh	r2, [r0, #32]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001814:	3028      	adds	r0, #40	; 0x28
 8001816:	7003      	strb	r3, [r0, #0]

#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8001818:	4770      	bx	lr
	...

0800181c <MCI_ExecTorqueRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->lastCommand = MCI_CMD_EXECTORQUERAMP;
 800181c:	2302      	movs	r3, #2
 800181e:	7403      	strb	r3, [r0, #16]
    pHandle->hFinalTorque = hFinalTorque;
    pHandle->hDurationms = hDurationms;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001820:	4b02      	ldr	r3, [pc, #8]	; (800182c <MCI_ExecTorqueRamp+0x10>)
    pHandle->hFinalTorque = hFinalTorque;
 8001822:	8281      	strh	r1, [r0, #20]
    pHandle->hDurationms = hDurationms;
 8001824:	8402      	strh	r2, [r0, #32]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001826:	8503      	strh	r3, [r0, #40]	; 0x28
    pHandle->LastModalitySetByUser = MCM_TORQUE_MODE;
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8001828:	4770      	bx	lr
 800182a:	46c0      	nop			; (mov r8, r8)
 800182c:	00000401 	.word	0x00000401

08001830 <MCI_SetSpeedMode>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFOCVars->bDriveInput = INTERNAL;
 8001830:	2200      	movs	r2, #0
 8001832:	6843      	ldr	r3, [r0, #4]
{
 8001834:	b510      	push	{r4, lr}
    pHandle->pFOCVars->bDriveInput = INTERNAL;
 8001836:	3305      	adds	r3, #5
 8001838:	77da      	strb	r2, [r3, #31]
{
 800183a:	0004      	movs	r4, r0
    STC_SetControlMode(pHandle->pSTC, MCM_SPEED_MODE);
 800183c:	2103      	movs	r1, #3
 800183e:	6800      	ldr	r0, [r0, #0]
 8001840:	f004 fe2f 	bl	80064a2 <STC_SetControlMode>
    pHandle->LastModalitySetByUser = MCM_SPEED_MODE;
 8001844:	2303      	movs	r3, #3
 8001846:	3429      	adds	r4, #41	; 0x29
 8001848:	7023      	strb	r3, [r4, #0]
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 800184a:	bd10      	pop	{r4, pc}

0800184c <MCI_SetOpenLoopCurrentMode>:
  * @note This function is only available when the Open loop Debug feature is
  * enabled at firmware generation time.
  */
__weak void MCI_SetOpenLoopCurrentMode(MCI_Handle_t *pHandle)
{
  pHandle->pFOCVars->bDriveInput = EXTERNAL;
 800184c:	2201      	movs	r2, #1
 800184e:	6843      	ldr	r3, [r0, #4]
{
 8001850:	b510      	push	{r4, lr}
  pHandle->pFOCVars->bDriveInput = EXTERNAL;
 8001852:	3305      	adds	r3, #5
 8001854:	77da      	strb	r2, [r3, #31]
{
 8001856:	0004      	movs	r4, r0
  STC_SetControlMode(pHandle->pSTC, MCM_OPEN_LOOP_CURRENT_MODE);
 8001858:	2102      	movs	r1, #2
 800185a:	6800      	ldr	r0, [r0, #0]
 800185c:	f004 fe21 	bl	80064a2 <STC_SetControlMode>
  pHandle->LastModalitySetByUser = MCM_OPEN_LOOP_CURRENT_MODE;
 8001860:	2302      	movs	r3, #2
 8001862:	3429      	adds	r4, #41	; 0x29
 8001864:	7023      	strb	r3, [r4, #0]
}
 8001866:	bd10      	pop	{r4, pc}

08001868 <MCI_SetOpenLoopVoltageMode>:
  *
  * @note This function is only available when the Open loop Debug feature is
  * enabled at firmware generation time.
  */
__weak void MCI_SetOpenLoopVoltageMode(MCI_Handle_t *pHandle)
{
 8001868:	b570      	push	{r4, r5, r6, lr}
  pHandle->pFOCVars->bDriveInput = EXTERNAL;
 800186a:	2501      	movs	r5, #1
{
 800186c:	0004      	movs	r4, r0
  pHandle->pFOCVars->bDriveInput = EXTERNAL;
 800186e:	6843      	ldr	r3, [r0, #4]
  STC_SetControlMode(pHandle->pSTC, MCM_OPEN_LOOP_VOLTAGE_MODE);
 8001870:	0029      	movs	r1, r5
  pHandle->pFOCVars->bDriveInput = EXTERNAL;
 8001872:	3305      	adds	r3, #5
 8001874:	77dd      	strb	r5, [r3, #31]
  STC_SetControlMode(pHandle->pSTC, MCM_OPEN_LOOP_VOLTAGE_MODE);
 8001876:	6800      	ldr	r0, [r0, #0]
  pHandle->LastModalitySetByUser = MCM_OPEN_LOOP_VOLTAGE_MODE;
 8001878:	3429      	adds	r4, #41	; 0x29
  STC_SetControlMode(pHandle->pSTC, MCM_OPEN_LOOP_VOLTAGE_MODE);
 800187a:	f004 fe12 	bl	80064a2 <STC_SetControlMode>
  pHandle->LastModalitySetByUser = MCM_OPEN_LOOP_VOLTAGE_MODE;
 800187e:	7025      	strb	r5, [r4, #0]
}
 8001880:	bd70      	pop	{r4, r5, r6, pc}

08001882 <MCI_SetOpenLoopVoltage>:
  *
  * @deprecated This function is deprecated and should not be used anymore.
  * It will be removed in a future version of the MCSDK. Use MCI_SetOpenLoopVoltageMode() instead.
  */
__weak void MCI_SetOpenLoopVoltage(MCI_Handle_t *pHandle)
{
 8001882:	b510      	push	{r4, lr}
  MCI_SetOpenLoopVoltageMode(pHandle);
 8001884:	f7ff fff0 	bl	8001868 <MCI_SetOpenLoopVoltageMode>
}
 8001888:	bd10      	pop	{r4, pc}

0800188a <MCI_FaultProcessing>:
  }
  else
  {
#endif
    /* Set current errors */
    pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 800188a:	8c83      	ldrh	r3, [r0, #36]	; 0x24
 800188c:	430b      	orrs	r3, r1
 800188e:	4393      	bics	r3, r2
 8001890:	8483      	strh	r3, [r0, #36]	; 0x24
    pHandle->PastFaults |= hSetErrors;
 8001892:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
 8001894:	4319      	orrs	r1, r3
 8001896:	84c1      	strh	r1, [r0, #38]	; 0x26
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8001898:	4770      	bx	lr

0800189a <MCI_ExecBufferedCommands>:
  *         and eventually to execute the buffered command if the condition
  *         occurs.
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak void MCI_ExecBufferedCommands(MCI_Handle_t *pHandle)
{
 800189a:	b570      	push	{r4, r5, r6, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    if ( pHandle->CommandState == MCI_COMMAND_NOT_ALREADY_EXECUTED )
 800189c:	0005      	movs	r5, r0
 800189e:	3528      	adds	r5, #40	; 0x28
 80018a0:	782b      	ldrb	r3, [r5, #0]
{
 80018a2:	0004      	movs	r4, r0
    if ( pHandle->CommandState == MCI_COMMAND_NOT_ALREADY_EXECUTED )
 80018a4:	2b01      	cmp	r3, #1
 80018a6:	d120      	bne.n	80018ea <MCI_ExecBufferedCommands+0x50>
    {
      bool commandHasBeenExecuted = false;
      switch (pHandle->lastCommand)
 80018a8:	7c00      	ldrb	r0, [r0, #16]
 80018aa:	3801      	subs	r0, #1
 80018ac:	2804      	cmp	r0, #4
 80018ae:	d83d      	bhi.n	800192c <MCI_ExecBufferedCommands+0x92>
 80018b0:	6863      	ldr	r3, [r4, #4]
 80018b2:	f7fe fc33 	bl	800011c <__gnu_thumb1_case_uqi>
 80018b6:	1b03      	.short	0x1b03
 80018b8:	3126      	.short	0x3126
 80018ba:	31          	.byte	0x31
 80018bb:	00          	.byte	0x00
      {
        case MCI_CMD_EXECSPEEDRAMP:
        {
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 80018bc:	2200      	movs	r2, #0
 80018be:	3305      	adds	r3, #5
 80018c0:	77da      	strb	r2, [r3, #31]
          STC_SetControlMode(pHandle->pSTC, MCM_SPEED_MODE);
 80018c2:	2103      	movs	r1, #3
 80018c4:	6820      	ldr	r0, [r4, #0]
 80018c6:	f004 fdec 	bl	80064a2 <STC_SetControlMode>
          VSS_SetMecAcceleration( pHandle->pVSS, pHandle->hFinalSpeed, pHandle->hDurationms);
 80018ca:	8c22      	ldrh	r2, [r4, #32]
 80018cc:	2312      	movs	r3, #18
 80018ce:	5ee1      	ldrsh	r1, [r4, r3]
 80018d0:	68e0      	ldr	r0, [r4, #12]
 80018d2:	f004 fefb 	bl	80066cc <VSS_SetMecAcceleration>
          commandHasBeenExecuted = STC_ExecRamp(pHandle->pSTC, pHandle->hFinalSpeed, pHandle->hDurationms);
 80018d6:	8c22      	ldrh	r2, [r4, #32]
 80018d8:	2312      	movs	r3, #18
 80018da:	5ee1      	ldrsh	r1, [r4, r3]

        case MCI_CMD_EXECTORQUERAMP:
        {
          pHandle->pFOCVars->bDriveInput = INTERNAL;
          STC_SetControlMode(pHandle->pSTC, MCM_TORQUE_MODE);
          commandHasBeenExecuted = STC_ExecRamp(pHandle->pSTC, pHandle->hFinalTorque, pHandle->hDurationms);
 80018dc:	6820      	ldr	r0, [r4, #0]
 80018de:	f004 fde4 	bl	80064aa <STC_ExecRamp>

        default:
          break;
      }

      if (commandHasBeenExecuted)
 80018e2:	2800      	cmp	r0, #0
 80018e4:	d022      	beq.n	800192c <MCI_ExecBufferedCommands+0x92>
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESSFULLY;
 80018e6:	2302      	movs	r3, #2
      }
      else
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESSFULLY;
 80018e8:	702b      	strb	r3, [r5, #0]
      }
    }
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 80018ea:	bd70      	pop	{r4, r5, r6, pc}
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 80018ec:	2200      	movs	r2, #0
 80018ee:	3305      	adds	r3, #5
 80018f0:	77da      	strb	r2, [r3, #31]
          STC_SetControlMode(pHandle->pSTC, MCM_TORQUE_MODE);
 80018f2:	2104      	movs	r1, #4
 80018f4:	6820      	ldr	r0, [r4, #0]
 80018f6:	f004 fdd4 	bl	80064a2 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp(pHandle->pSTC, pHandle->hFinalTorque, pHandle->hDurationms);
 80018fa:	8c22      	ldrh	r2, [r4, #32]
 80018fc:	2314      	movs	r3, #20
 80018fe:	5ee1      	ldrsh	r1, [r4, r3]
 8001900:	e7ec      	b.n	80018dc <MCI_ExecBufferedCommands+0x42>
          pHandle->pFOCVars->bDriveInput = EXTERNAL;
 8001902:	2101      	movs	r1, #1
 8001904:	1d5a      	adds	r2, r3, #5
 8001906:	77d1      	strb	r1, [r2, #31]
          pHandle->pFOCVars->Iqdref = pHandle->Iqdref;
 8001908:	0021      	movs	r1, r4
 800190a:	3310      	adds	r3, #16
 800190c:	0018      	movs	r0, r3
 800190e:	2204      	movs	r2, #4
 8001910:	3116      	adds	r1, #22
 8001912:	f004 ff47 	bl	80067a4 <memcpy>
      if (commandHasBeenExecuted)
 8001916:	e7e6      	b.n	80018e6 <MCI_ExecBufferedCommands+0x4c>
          pHandle->pFOCVars->bDriveInput = EXTERNAL;
 8001918:	2201      	movs	r2, #1
 800191a:	3305      	adds	r3, #5
 800191c:	77da      	strb	r2, [r3, #31]
          VSS_SetMecAcceleration( pHandle->pVSS, pHandle->hFinalSpeed, pHandle->hDurationms);
 800191e:	8c22      	ldrh	r2, [r4, #32]
 8001920:	2312      	movs	r3, #18
 8001922:	5ee1      	ldrsh	r1, [r4, r3]
 8001924:	68e0      	ldr	r0, [r4, #12]
 8001926:	f004 fed1 	bl	80066cc <VSS_SetMecAcceleration>
      if (commandHasBeenExecuted)
 800192a:	e7dc      	b.n	80018e6 <MCI_ExecBufferedCommands+0x4c>
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESSFULLY;
 800192c:	2303      	movs	r3, #3
 800192e:	e7db      	b.n	80018e8 <MCI_ExecBufferedCommands+0x4e>

08001930 <MCI_GetSTMState>:
__weak MCI_State_t MCI_GetSTMState(MCI_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? FAULT_NOW : pHandle->State);
#else
  return (pHandle->State);
 8001930:	3004      	adds	r0, #4
 8001932:	7fc0      	ldrb	r0, [r0, #31]
#endif
}
 8001934:	4770      	bx	lr

08001936 <MCI_GetOccurredFaults>:
__weak uint16_t MCI_GetOccurredFaults(MCI_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? MC_SW_ERROR : (uint16_t)pHandle->PastFaults);
#else
  return ((uint16_t)pHandle->PastFaults);
 8001936:	8cc0      	ldrh	r0, [r0, #38]	; 0x26
#endif
}
 8001938:	4770      	bx	lr

0800193a <MCI_GetCurrentFaults>:
__weak uint16_t MCI_GetCurrentFaults(MCI_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? MC_SW_ERROR : (uint16_t)pHandle->CurrentFaults);
#else
  return ((uint16_t)pHandle->CurrentFaults);
 800193a:	8c80      	ldrh	r0, [r0, #36]	; 0x24
#endif
}
 800193c:	4770      	bx	lr

0800193e <MCI_StartMotor>:
{
 800193e:	b510      	push	{r4, lr}
 8001940:	0004      	movs	r4, r0
    if ((IDLE == MCI_GetSTMState(pHandle)) &&
 8001942:	f7ff fff5 	bl	8001930 <MCI_GetSTMState>
 8001946:	2800      	cmp	r0, #0
 8001948:	d001      	beq.n	800194e <MCI_StartMotor+0x10>
  bool retVal = false;
 800194a:	2000      	movs	r0, #0
}
 800194c:	bd10      	pop	{r4, pc}
        (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 800194e:	0020      	movs	r0, r4
 8001950:	f7ff fff1 	bl	8001936 <MCI_GetOccurredFaults>
    if ((IDLE == MCI_GetSTMState(pHandle)) &&
 8001954:	2800      	cmp	r0, #0
 8001956:	d1f8      	bne.n	800194a <MCI_StartMotor+0xc>
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 8001958:	0020      	movs	r0, r4
 800195a:	f7ff ffee 	bl	800193a <MCI_GetCurrentFaults>
        (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 800195e:	2800      	cmp	r0, #0
 8001960:	d1f3      	bne.n	800194a <MCI_StartMotor+0xc>
      pHandle->DirectCommand = MCI_START;
 8001962:	1ce3      	adds	r3, r4, #3
 8001964:	3001      	adds	r0, #1
      pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001966:	3428      	adds	r4, #40	; 0x28
      pHandle->DirectCommand = MCI_START;
 8001968:	77d8      	strb	r0, [r3, #31]
      pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 800196a:	7020      	strb	r0, [r4, #0]
      retVal = true;
 800196c:	e7ee      	b.n	800194c <MCI_StartMotor+0xe>

0800196e <MCI_StopMotor>:
{
 800196e:	b570      	push	{r4, r5, r6, lr}
 8001970:	0004      	movs	r4, r0
      status = false;
 8001972:	2500      	movs	r5, #0
    State = MCI_GetSTMState(pHandle);
 8001974:	f7ff ffdc 	bl	8001930 <MCI_GetSTMState>
    if ((IDLE == State) || (ICLWAIT == State))
 8001978:	42a8      	cmp	r0, r5
 800197a:	d003      	beq.n	8001984 <MCI_StopMotor+0x16>
 800197c:	380c      	subs	r0, #12
 800197e:	1e43      	subs	r3, r0, #1
 8001980:	4198      	sbcs	r0, r3
 8001982:	b2c5      	uxtb	r5, r0
    if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8001984:	0020      	movs	r0, r4
 8001986:	f7ff ffd6 	bl	8001936 <MCI_GetOccurredFaults>
 800198a:	2800      	cmp	r0, #0
 800198c:	d002      	beq.n	8001994 <MCI_StopMotor+0x26>
  bool retVal = false;
 800198e:	2500      	movs	r5, #0
}
 8001990:	0028      	movs	r0, r5
 8001992:	bd70      	pop	{r4, r5, r6, pc}
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)) &&
 8001994:	0020      	movs	r0, r4
 8001996:	f7ff ffd0 	bl	800193a <MCI_GetCurrentFaults>
    if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 800199a:	2800      	cmp	r0, #0
 800199c:	d1f7      	bne.n	800198e <MCI_StopMotor+0x20>
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)) &&
 800199e:	2d00      	cmp	r5, #0
 80019a0:	d0f5      	beq.n	800198e <MCI_StopMotor+0x20>
      pHandle->DirectCommand = MCI_STOP;
 80019a2:	2305      	movs	r3, #5
 80019a4:	3403      	adds	r4, #3
 80019a6:	77e3      	strb	r3, [r4, #31]
      retVal = true;
 80019a8:	e7f2      	b.n	8001990 <MCI_StopMotor+0x22>

080019aa <MCI_FaultAcknowledged>:
{
 80019aa:	b510      	push	{r4, lr}
 80019ac:	0004      	movs	r4, r0
    if ((FAULT_OVER == MCI_GetSTMState(pHandle)) && (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 80019ae:	f7ff ffbf 	bl	8001930 <MCI_GetSTMState>
 80019b2:	280b      	cmp	r0, #11
 80019b4:	d001      	beq.n	80019ba <MCI_FaultAcknowledged+0x10>
  bool reVal = false;
 80019b6:	2000      	movs	r0, #0
}
 80019b8:	bd10      	pop	{r4, pc}
    if ((FAULT_OVER == MCI_GetSTMState(pHandle)) && (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 80019ba:	0020      	movs	r0, r4
 80019bc:	f7ff ffbd 	bl	800193a <MCI_GetCurrentFaults>
 80019c0:	2800      	cmp	r0, #0
 80019c2:	d1f8      	bne.n	80019b6 <MCI_FaultAcknowledged+0xc>
      pHandle->DirectCommand = MCI_ACK_FAULTS;
 80019c4:	2302      	movs	r3, #2
      pHandle->PastFaults = MC_NO_FAULTS;
 80019c6:	84e0      	strh	r0, [r4, #38]	; 0x26
      pHandle->DirectCommand = MCI_ACK_FAULTS;
 80019c8:	3403      	adds	r4, #3
 80019ca:	77e3      	strb	r3, [r4, #31]
      reVal = true;
 80019cc:	3001      	adds	r0, #1
 80019ce:	e7f3      	b.n	80019b8 <MCI_FaultAcknowledged+0xe>

080019d0 <MCI_GetFaultState>:
    LocalFaultState = MC_SW_ERROR | (MC_SW_ERROR << 16);
  }
  else
  {
#endif
    LocalFaultState = (uint32_t)(pHandle->PastFaults);
 80019d0:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
    LocalFaultState |= (uint32_t)(pHandle->CurrentFaults) << 16;
 80019d2:	8c80      	ldrh	r0, [r0, #36]	; 0x24
 80019d4:	0400      	lsls	r0, r0, #16
 80019d6:	4318      	orrs	r0, r3
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
  return (LocalFaultState);
}
 80019d8:	4770      	bx	lr

080019da <MCI_GetControlMode>:
__weak MC_ControlMode_t MCI_GetControlMode(MCI_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? MCM_TORQUE_MODE : pHandle->LastModalitySetByUser);
#else
  return (pHandle->LastModalitySetByUser);
 80019da:	3029      	adds	r0, #41	; 0x29
 80019dc:	7800      	ldrb	r0, [r0, #0]
#endif
}
 80019de:	4770      	bx	lr

080019e0 <MCI_SetCurrentReferences>:
{
 80019e0:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80019e2:	0004      	movs	r4, r0
 80019e4:	9101      	str	r1, [sp, #4]
 80019e6:	b20e      	sxth	r6, r1
 80019e8:	140d      	asrs	r5, r1, #16
    mode = MCI_GetControlMode( pHandle );
 80019ea:	f7ff fff6 	bl	80019da <MCI_GetControlMode>
    if (mode == MCM_OPEN_LOOP_CURRENT_MODE)
 80019ee:	2802      	cmp	r0, #2
 80019f0:	d107      	bne.n	8001a02 <MCI_SetCurrentReferences+0x22>
      pHandle->pFOCVars->Iqdref.q = Iqdref.q;
 80019f2:	6863      	ldr	r3, [r4, #4]
      pHandle->Iqdref.q = Iqdref.q;
 80019f4:	82e6      	strh	r6, [r4, #22]
      pHandle->Iqdref.d = Iqdref.d;
 80019f6:	8325      	strh	r5, [r4, #24]
      pHandle->pFOCVars->Iqdref.q = Iqdref.q;
 80019f8:	821e      	strh	r6, [r3, #16]
      pHandle->pFOCVars->Iqdref.d = Iqdref.d;
 80019fa:	825d      	strh	r5, [r3, #18]
      pHandle->LastModalitySetByUser = mode;
 80019fc:	3429      	adds	r4, #41	; 0x29
 80019fe:	7020      	strb	r0, [r4, #0]
}
 8001a00:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
      pHandle->lastCommand = MCI_CMD_SETCURRENTREFERENCES;
 8001a02:	2303      	movs	r3, #3
 8001a04:	7423      	strb	r3, [r4, #16]
      pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001a06:	0023      	movs	r3, r4
 8001a08:	2201      	movs	r2, #1
 8001a0a:	3328      	adds	r3, #40	; 0x28
      pHandle->Iqdref.q = Iqdref.q;
 8001a0c:	82e6      	strh	r6, [r4, #22]
      pHandle->Iqdref.d = Iqdref.d;
 8001a0e:	8325      	strh	r5, [r4, #24]
      pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001a10:	2004      	movs	r0, #4
 8001a12:	701a      	strb	r2, [r3, #0]
      pHandle->LastModalitySetByUser = MCM_TORQUE_MODE;
 8001a14:	e7f2      	b.n	80019fc <MCI_SetCurrentReferences+0x1c>

08001a16 <MCI_GetLastRampFinalSpeed>:
  {
    retVal = pHandle->hFinalSpeed;
  }
  return (retVal);
#else
  return (pHandle->hFinalSpeed);
 8001a16:	2312      	movs	r3, #18
 8001a18:	5ec0      	ldrsh	r0, [r0, r3]
#endif
}
 8001a1a:	4770      	bx	lr

08001a1c <MCI_GetLastRampFinalTorque>:
  {
    retVal = pHandle->hFinalTorque;
  }
  return (retVal);
#else
  return (pHandle->hFinalTorque);
 8001a1c:	2314      	movs	r3, #20
 8001a1e:	5ec0      	ldrsh	r0, [r0, r3]
#endif
}
 8001a20:	4770      	bx	lr

08001a22 <MCI_GetLastRampFinalDuration>:
  {
    retVal = pHandle->hDurationms;
  }
  return (retVal);
#else
  return (pHandle->hDurationms);
 8001a22:	8c00      	ldrh	r0, [r0, #32]
#endif
}
 8001a24:	4770      	bx	lr

08001a26 <MCI_StopRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->RampRemainingStep = 0U;
 8001a26:	2200      	movs	r2, #0
    /* Nothing to do */
  }
  else
  {
#endif
    STC_StopRamp(pHandle->pSTC);
 8001a28:	6803      	ldr	r3, [r0, #0]
 8001a2a:	60da      	str	r2, [r3, #12]
    pHandle->IncDecAmount = 0;
 8001a2c:	619a      	str	r2, [r3, #24]
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8001a2e:	4770      	bx	lr

08001a30 <MCI_GetAvrgMecSpeedUnit>:
  *         the unit defined by #SPEED_UNIT and related to the sensor actually
  *         used by FOC algorithm
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak int16_t MCI_GetAvrgMecSpeedUnit(MCI_Handle_t *pHandle)
{
 8001a30:	b510      	push	{r4, lr}
static inline SpeednPosFdbk_Handle_t *STC_GetSpeedSensor(SpeednTorqCtrl_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  return ((MC_NULL ==  pHandle) ? MC_NULL : pHandle->SPD);
#else
  return (pHandle->SPD);
 8001a32:	6803      	ldr	r3, [r0, #0]
  }
  else
  {
#endif
    SpeednPosFdbk_Handle_t * SpeedSensor = STC_GetSpeedSensor(pHandle->pSTC);
    temp_speed = SPD_GetAvrgMecSpeedUnit(SpeedSensor);
 8001a34:	6958      	ldr	r0, [r3, #20]
 8001a36:	f004 fcd8 	bl	80063ea <SPD_GetAvrgMecSpeedUnit>
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
  return (temp_speed);
}
 8001a3a:	bd10      	pop	{r4, pc}

08001a3c <MCI_GetMecSpeedRefUnit>:
  *
  * @param  pHandle Pointer on the component instance to work on.
  *
  */
__weak int16_t MCI_GetMecSpeedRefUnit(MCI_Handle_t *pHandle)
{
 8001a3c:	b510      	push	{r4, lr}
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? 0 : STC_GetMecSpeedRefUnit(pHandle->pSTC));
#else
  return (STC_GetMecSpeedRefUnit(pHandle->pSTC));
 8001a3e:	6800      	ldr	r0, [r0, #0]
 8001a40:	f004 fd2c 	bl	800649c <STC_GetMecSpeedRefUnit>
#endif
}
 8001a44:	bd10      	pop	{r4, pc}

08001a46 <MCI_GetIab>:
  * @brief  It returns stator current Iab in ab_t format
  * @param  pHandle Pointer on the component instance to work on.
  * @retval ab_t Stator current Iab
  */
__weak ab_t MCI_GetIab(MCI_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
 8001a46:	b507      	push	{r0, r1, r2, lr}
  {
    tempVal = pHandle->pFOCVars->Iab;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iab);
 8001a48:	2204      	movs	r2, #4
 8001a4a:	6841      	ldr	r1, [r0, #4]
 8001a4c:	a801      	add	r0, sp, #4
 8001a4e:	f004 fea9 	bl	80067a4 <memcpy>
 8001a52:	466b      	mov	r3, sp
 8001a54:	466a      	mov	r2, sp
 8001a56:	88db      	ldrh	r3, [r3, #6]
 8001a58:	8890      	ldrh	r0, [r2, #4]
 8001a5a:	041b      	lsls	r3, r3, #16
 8001a5c:	4318      	orrs	r0, r3
#endif
}
 8001a5e:	bd0e      	pop	{r1, r2, r3, pc}

08001a60 <MCI_GetIalphabeta>:
  * @brief  It returns stator current Ialphabeta in alphabeta_t format
  * @param  pHandle Pointer on the component instance to work on.
  * @retval alphabeta_t Stator current Ialphabeta
  */
__weak alphabeta_t MCI_GetIalphabeta(MCI_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
 8001a60:	b507      	push	{r0, r1, r2, lr}
  {
    tempVal = pHandle->pFOCVars->Ialphabeta;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Ialphabeta);
 8001a62:	6841      	ldr	r1, [r0, #4]
 8001a64:	2204      	movs	r2, #4
 8001a66:	3104      	adds	r1, #4
 8001a68:	a801      	add	r0, sp, #4
 8001a6a:	f004 fe9b 	bl	80067a4 <memcpy>
 8001a6e:	466b      	mov	r3, sp
 8001a70:	466a      	mov	r2, sp
 8001a72:	88db      	ldrh	r3, [r3, #6]
 8001a74:	8890      	ldrh	r0, [r2, #4]
 8001a76:	041b      	lsls	r3, r3, #16
 8001a78:	4318      	orrs	r0, r3
#endif
}
 8001a7a:	bd0e      	pop	{r1, r2, r3, pc}

08001a7c <MCI_GetIqd>:
  * @brief  It returns stator current Iqd in qd_t format
  * @param  pHandle Pointer on the component instance to work on.
  * @retval qd_t Stator current Iqd
  */
__weak qd_t MCI_GetIqd(MCI_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
 8001a7c:	b507      	push	{r0, r1, r2, lr}
  {
    tempVal = pHandle->pFOCVars->Iqd;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iqd);
 8001a7e:	6841      	ldr	r1, [r0, #4]
 8001a80:	2204      	movs	r2, #4
 8001a82:	310c      	adds	r1, #12
 8001a84:	a801      	add	r0, sp, #4
 8001a86:	f004 fe8d 	bl	80067a4 <memcpy>
 8001a8a:	466b      	mov	r3, sp
 8001a8c:	466a      	mov	r2, sp
 8001a8e:	88db      	ldrh	r3, [r3, #6]
 8001a90:	8890      	ldrh	r0, [r2, #4]
 8001a92:	041b      	lsls	r3, r3, #16
 8001a94:	4318      	orrs	r0, r3
#endif
}
 8001a96:	bd0e      	pop	{r1, r2, r3, pc}

08001a98 <MCI_GetIqdref>:
  * @brief  It returns stator current Iqdref in qd_t format
  * @param  pHandle Pointer on the component instance to work on.
  * @retval qd_t Stator current Iqdref
  */
__weak qd_t MCI_GetIqdref(MCI_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
 8001a98:	b507      	push	{r0, r1, r2, lr}
  {
    tempVal = pHandle->pFOCVars->Iqdref;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iqdref);
 8001a9a:	6841      	ldr	r1, [r0, #4]
 8001a9c:	2204      	movs	r2, #4
 8001a9e:	3110      	adds	r1, #16
 8001aa0:	a801      	add	r0, sp, #4
 8001aa2:	f004 fe7f 	bl	80067a4 <memcpy>
 8001aa6:	466b      	mov	r3, sp
 8001aa8:	466a      	mov	r2, sp
 8001aaa:	88db      	ldrh	r3, [r3, #6]
 8001aac:	8890      	ldrh	r0, [r2, #4]
 8001aae:	041b      	lsls	r3, r3, #16
 8001ab0:	4318      	orrs	r0, r3
#endif
}
 8001ab2:	bd0e      	pop	{r1, r2, r3, pc}

08001ab4 <MCI_GetVqd>:
  * @brief  It returns stator current Vqd in qd_t format
  * @param  pHandle Pointer on the component instance to work on.
  * @retval qd_t Stator current Vqd
  */
__weak qd_t MCI_GetVqd(MCI_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
 8001ab4:	b507      	push	{r0, r1, r2, lr}
  {
    tempVal = pHandle->pFOCVars->Vqd;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Vqd);
 8001ab6:	6841      	ldr	r1, [r0, #4]
 8001ab8:	2204      	movs	r2, #4
 8001aba:	3116      	adds	r1, #22
 8001abc:	a801      	add	r0, sp, #4
 8001abe:	f004 fe71 	bl	80067a4 <memcpy>
 8001ac2:	466b      	mov	r3, sp
 8001ac4:	466a      	mov	r2, sp
 8001ac6:	88db      	ldrh	r3, [r3, #6]
 8001ac8:	8890      	ldrh	r0, [r2, #4]
 8001aca:	041b      	lsls	r3, r3, #16
 8001acc:	4318      	orrs	r0, r3
#endif
}
 8001ace:	bd0e      	pop	{r1, r2, r3, pc}

08001ad0 <MCI_GetValphabeta>:
  * @brief  It returns stator current Valphabeta in alphabeta_t format
  * @param  pHandle Pointer on the component instance to work on.
  * @retval alphabeta_t Stator current Valphabeta
  */
__weak alphabeta_t MCI_GetValphabeta(MCI_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
 8001ad0:	b507      	push	{r0, r1, r2, lr}
  {
    tempVal = pHandle->pFOCVars->Valphabeta;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Valphabeta);
 8001ad2:	6841      	ldr	r1, [r0, #4]
 8001ad4:	2204      	movs	r2, #4
 8001ad6:	311a      	adds	r1, #26
 8001ad8:	a801      	add	r0, sp, #4
 8001ada:	f004 fe63 	bl	80067a4 <memcpy>
 8001ade:	466b      	mov	r3, sp
 8001ae0:	466a      	mov	r2, sp
 8001ae2:	88db      	ldrh	r3, [r3, #6]
 8001ae4:	8890      	ldrh	r0, [r2, #4]
 8001ae6:	041b      	lsls	r3, r3, #16
 8001ae8:	4318      	orrs	r0, r3
#endif
}
 8001aea:	bd0e      	pop	{r1, r2, r3, pc}

08001aec <MCI_GetTeref>:
__weak int16_t MCI_GetTeref(MCI_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? 0 : pHandle->pFOCVars->hTeref);
#else
  return (pHandle->pFOCVars->hTeref);
 8001aec:	6843      	ldr	r3, [r0, #4]
 8001aee:	201e      	movs	r0, #30
 8001af0:	5e18      	ldrsh	r0, [r3, r0]
#endif
}
 8001af2:	4770      	bx	lr

08001af4 <MCI_Clear_Iqdref>:
/**
  * @brief  It re-initializes Iqdref variables with their default values.
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak void MCI_Clear_Iqdref(MCI_Handle_t *pHandle)
{
 8001af4:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFOCVars->Iqdref = STC_GetDefaultIqdref(pHandle->pSTC);
 8001af6:	c811      	ldmia	r0, {r0, r4}
 8001af8:	f004 fd41 	bl	800657e <STC_GetDefaultIqdref>
 8001afc:	8220      	strh	r0, [r4, #16]
 8001afe:	0c00      	lsrs	r0, r0, #16
 8001b00:	8260      	strh	r0, [r4, #18]
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8001b02:	bd10      	pop	{r4, pc}

08001b04 <MCM_Clarke>:
  *                       beta = -(2*b+a)/sqrt(3)
  * @param  Input: stator values a and b in ab_t format.
  * @retval Stator values alpha and beta in alphabeta_t format.
  */
__weak alphabeta_t MCM_Clarke(ab_t Input)
{
 8001b04:	b51f      	push	{r0, r1, r2, r3, r4, lr}
#else
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) / 32768;
#endif

  /* Check saturation of Ibeta */
  if (wbeta_tmp > INT16_MAX)
 8001b06:	2180      	movs	r1, #128	; 0x80
  b_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.b);
 8001b08:	4b0f      	ldr	r3, [pc, #60]	; (8001b48 <MCM_Clarke+0x44>)
 8001b0a:	b202      	sxth	r2, r0
 8001b0c:	1400      	asrs	r0, r0, #16
 8001b0e:	4358      	muls	r0, r3
  a_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.a);
 8001b10:	4353      	muls	r3, r2
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) >> 15;
 8001b12:	425b      	negs	r3, r3
 8001b14:	1a1b      	subs	r3, r3, r0
 8001b16:	1a1b      	subs	r3, r3, r0
 8001b18:	13db      	asrs	r3, r3, #15
  if (wbeta_tmp > INT16_MAX)
 8001b1a:	0209      	lsls	r1, r1, #8
 8001b1c:	428b      	cmp	r3, r1
 8001b1e:	da10      	bge.n	8001b42 <MCM_Clarke+0x3e>
  {
    hbeta_tmp = INT16_MAX;
  }
  else if (wbeta_tmp < (-32768))
 8001b20:	480a      	ldr	r0, [pc, #40]	; (8001b4c <MCM_Clarke+0x48>)
  {
    hbeta_tmp =  ((int16_t)-32768);
 8001b22:	0001      	movs	r1, r0
  else if (wbeta_tmp < (-32768))
 8001b24:	4283      	cmp	r3, r0
 8001b26:	db00      	blt.n	8001b2a <MCM_Clarke+0x26>
  }
  else
  {
    hbeta_tmp = ((int16_t)wbeta_tmp);
 8001b28:	b219      	sxth	r1, r3
  else
  {
    /* Nothing to do */
  }

  return (Output);
 8001b2a:	4b09      	ldr	r3, [pc, #36]	; (8001b50 <MCM_Clarke+0x4c>)
 8001b2c:	ac03      	add	r4, sp, #12
 8001b2e:	8022      	strh	r2, [r4, #0]
 8001b30:	1c08      	adds	r0, r1, #0
 8001b32:	4299      	cmp	r1, r3
 8001b34:	da00      	bge.n	8001b38 <MCM_Clarke+0x34>
 8001b36:	1c18      	adds	r0, r3, #0
 8001b38:	0403      	lsls	r3, r0, #16
 8001b3a:	8820      	ldrh	r0, [r4, #0]
 8001b3c:	4318      	orrs	r0, r3
}
 8001b3e:	b004      	add	sp, #16
 8001b40:	bd10      	pop	{r4, pc}
    hbeta_tmp = INT16_MAX;
 8001b42:	4904      	ldr	r1, [pc, #16]	; (8001b54 <MCM_Clarke+0x50>)
 8001b44:	e7f1      	b.n	8001b2a <MCM_Clarke+0x26>
 8001b46:	46c0      	nop			; (mov r8, r8)
 8001b48:	000049e6 	.word	0x000049e6
 8001b4c:	ffff8000 	.word	0xffff8000
 8001b50:	ffff8001 	.word	0xffff8001
 8001b54:	00007fff 	.word	0x00007fff

08001b58 <MCM_Trig_Functions>:
  uint16_t uhindex;

  Trig_Components Local_Components;

  /* 10 bit index computation  */
  shindex = (((int32_t)32768) + ((int32_t)hAngle));
 8001b58:	2380      	movs	r3, #128	; 0x80
 8001b5a:	021b      	lsls	r3, r3, #8
{
 8001b5c:	b537      	push	{r0, r1, r2, r4, r5, lr}
  shindex = (((int32_t)32768) + ((int32_t)hAngle));
 8001b5e:	18c0      	adds	r0, r0, r3
  uhindex = (uint16_t)shindex;
 8001b60:	b283      	uxth	r3, r0
  uhindex /= ((uint16_t)64);
 8001b62:	24c0      	movs	r4, #192	; 0xc0
 8001b64:	099b      	lsrs	r3, r3, #6
{
 8001b66:	2100      	movs	r1, #0
 8001b68:	0018      	movs	r0, r3

  switch (((uint16_t)uhindex) & SIN_MASK)
 8001b6a:	2580      	movs	r5, #128	; 0x80
 8001b6c:	00a4      	lsls	r4, r4, #2
{
 8001b6e:	000a      	movs	r2, r1
 8001b70:	4020      	ands	r0, r4
  switch (((uint16_t)uhindex) & SIN_MASK)
 8001b72:	00ad      	lsls	r5, r5, #2
 8001b74:	42a8      	cmp	r0, r5
 8001b76:	d017      	beq.n	8001ba8 <MCM_Trig_Functions+0x50>
 8001b78:	d809      	bhi.n	8001b8e <MCM_Trig_Functions+0x36>
 8001b7a:	4288      	cmp	r0, r1
 8001b7c:	d01d      	beq.n	8001bba <MCM_Trig_Functions+0x62>
 8001b7e:	2480      	movs	r4, #128	; 0x80
 8001b80:	0064      	lsls	r4, r4, #1
 8001b82:	42a0      	cmp	r0, r4
 8001b84:	d022      	beq.n	8001bcc <MCM_Trig_Functions+0x74>
    }

    default:
      break;
  }
  return (Local_Components);
 8001b86:	0412      	lsls	r2, r2, #16
 8001b88:	b288      	uxth	r0, r1
 8001b8a:	4310      	orrs	r0, r2
}
 8001b8c:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
  switch (((uint16_t)uhindex) & SIN_MASK)
 8001b8e:	42a0      	cmp	r0, r4
 8001b90:	d1f9      	bne.n	8001b86 <MCM_Trig_Functions+0x2e>
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001b92:	b2db      	uxtb	r3, r3
 8001b94:	43da      	mvns	r2, r3
 8001b96:	4912      	ldr	r1, [pc, #72]	; (8001be0 <MCM_Trig_Functions+0x88>)
 8001b98:	b2d2      	uxtb	r2, r2
 8001b9a:	0052      	lsls	r2, r2, #1
 8001b9c:	5e52      	ldrsh	r2, [r2, r1]
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001b9e:	005b      	lsls	r3, r3, #1
 8001ba0:	5a59      	ldrh	r1, [r3, r1]
 8001ba2:	4249      	negs	r1, r1
 8001ba4:	b209      	sxth	r1, r1
      break;
 8001ba6:	e7ee      	b.n	8001b86 <MCM_Trig_Functions+0x2e>
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( uhindex )];
 8001ba8:	b2db      	uxtb	r3, r3
 8001baa:	005a      	lsls	r2, r3, #1
      Local_Components.hCos = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001bac:	43db      	mvns	r3, r3
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( uhindex )];
 8001bae:	490c      	ldr	r1, [pc, #48]	; (8001be0 <MCM_Trig_Functions+0x88>)
      Local_Components.hCos = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001bb0:	b2db      	uxtb	r3, r3
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( uhindex )];
 8001bb2:	5e52      	ldrsh	r2, [r2, r1]
      Local_Components.hCos =  hSin_Cos_Table[( uint8_t )( uhindex )];
 8001bb4:	005b      	lsls	r3, r3, #1
 8001bb6:	5e59      	ldrsh	r1, [r3, r1]
      break;
 8001bb8:	e7e5      	b.n	8001b86 <MCM_Trig_Functions+0x2e>
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8001bba:	b2db      	uxtb	r3, r3
 8001bbc:	005a      	lsls	r2, r3, #1
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001bbe:	43db      	mvns	r3, r3
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8001bc0:	4907      	ldr	r1, [pc, #28]	; (8001be0 <MCM_Trig_Functions+0x88>)
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001bc2:	b2db      	uxtb	r3, r3
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8001bc4:	5a52      	ldrh	r2, [r2, r1]
 8001bc6:	4252      	negs	r2, r2
 8001bc8:	b212      	sxth	r2, r2
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001bca:	e7e8      	b.n	8001b9e <MCM_Trig_Functions+0x46>
      Local_Components.hSin =  -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001bcc:	b2db      	uxtb	r3, r3
 8001bce:	43da      	mvns	r2, r3
 8001bd0:	4903      	ldr	r1, [pc, #12]	; (8001be0 <MCM_Trig_Functions+0x88>)
 8001bd2:	b2d2      	uxtb	r2, r2
 8001bd4:	0052      	lsls	r2, r2, #1
 8001bd6:	5a52      	ldrh	r2, [r2, r1]
 8001bd8:	4252      	negs	r2, r2
 8001bda:	b212      	sxth	r2, r2
 8001bdc:	e7ea      	b.n	8001bb4 <MCM_Trig_Functions+0x5c>
 8001bde:	46c0      	nop			; (mov r8, r8)
 8001be0:	0800697a 	.word	0x0800697a

08001be4 <MCM_Park>:
{
 8001be4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8001be6:	b205      	sxth	r5, r0
 8001be8:	9001      	str	r0, [sp, #4]
 8001bea:	1404      	asrs	r4, r0, #16
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 8001bec:	0008      	movs	r0, r1
 8001bee:	f7ff ffb3 	bl	8001b58 <MCM_Trig_Functions>
  q_tmp_1 = Input.alpha * ((int32_t )Local_Vector_Components.hCos);
 8001bf2:	b201      	sxth	r1, r0
  q_tmp_2 = Input.beta * ((int32_t)Local_Vector_Components.hSin);
 8001bf4:	1403      	asrs	r3, r0, #16
  q_tmp_1 = Input.alpha * ((int32_t )Local_Vector_Components.hCos);
 8001bf6:	000a      	movs	r2, r1
  q_tmp_2 = Input.beta * ((int32_t)Local_Vector_Components.hSin);
 8001bf8:	0018      	movs	r0, r3
  q_tmp_1 = Input.alpha * ((int32_t )Local_Vector_Components.hCos);
 8001bfa:	436a      	muls	r2, r5
  q_tmp_2 = Input.beta * ((int32_t)Local_Vector_Components.hSin);
 8001bfc:	4360      	muls	r0, r4
  wqd_tmp = (q_tmp_1 - q_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8001bfe:	1a12      	subs	r2, r2, r0
  if (wqd_tmp > INT16_MAX)
 8001c00:	2080      	movs	r0, #128	; 0x80
  wqd_tmp = (q_tmp_1 - q_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8001c02:	13d2      	asrs	r2, r2, #15
  if (wqd_tmp > INT16_MAX)
 8001c04:	0200      	lsls	r0, r0, #8
 8001c06:	4282      	cmp	r2, r0
 8001c08:	da23      	bge.n	8001c52 <MCM_Park+0x6e>
  else if (wqd_tmp < (-32768))
 8001c0a:	4814      	ldr	r0, [pc, #80]	; (8001c5c <MCM_Park+0x78>)
    hqd_tmp = ((int16_t)-32768);
 8001c0c:	0006      	movs	r6, r0
  else if (wqd_tmp < (-32768))
 8001c0e:	4282      	cmp	r2, r0
 8001c10:	db00      	blt.n	8001c14 <MCM_Park+0x30>
    hqd_tmp = ((int16_t)wqd_tmp);
 8001c12:	b216      	sxth	r6, r2
  if (((int16_t)-32768) == Output.q)
 8001c14:	4a12      	ldr	r2, [pc, #72]	; (8001c60 <MCM_Park+0x7c>)
 8001c16:	1c30      	adds	r0, r6, #0
 8001c18:	4296      	cmp	r6, r2
 8001c1a:	da00      	bge.n	8001c1e <MCM_Park+0x3a>
 8001c1c:	1c10      	adds	r0, r2, #0
  d_tmp_2 = Input.beta * ((int32_t )Local_Vector_Components.hCos);
 8001c1e:	434c      	muls	r4, r1
  if (wqd_tmp > INT16_MAX)
 8001c20:	2180      	movs	r1, #128	; 0x80
  d_tmp_1 = Input.alpha * ((int32_t )Local_Vector_Components.hSin);
 8001c22:	436b      	muls	r3, r5
  wqd_tmp = (d_tmp_1 + d_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8001c24:	191b      	adds	r3, r3, r4
 8001c26:	b200      	sxth	r0, r0
 8001c28:	13db      	asrs	r3, r3, #15
  if (wqd_tmp > INT16_MAX)
 8001c2a:	0209      	lsls	r1, r1, #8
 8001c2c:	428b      	cmp	r3, r1
 8001c2e:	da12      	bge.n	8001c56 <MCM_Park+0x72>
  else if (wqd_tmp < (-32768))
 8001c30:	4c0a      	ldr	r4, [pc, #40]	; (8001c5c <MCM_Park+0x78>)
    hqd_tmp = ((int16_t)-32768);
 8001c32:	0021      	movs	r1, r4
  else if (wqd_tmp < (-32768))
 8001c34:	42a3      	cmp	r3, r4
 8001c36:	db00      	blt.n	8001c3a <MCM_Park+0x56>
    hqd_tmp = ((int16_t)wqd_tmp);
 8001c38:	b219      	sxth	r1, r3
  return (Output);
 8001c3a:	ac03      	add	r4, sp, #12
 8001c3c:	8020      	strh	r0, [r4, #0]
 8001c3e:	1c0b      	adds	r3, r1, #0
 8001c40:	4291      	cmp	r1, r2
 8001c42:	da01      	bge.n	8001c48 <MCM_Park+0x64>
 8001c44:	4b07      	ldr	r3, [pc, #28]	; (8001c64 <MCM_Park+0x80>)
 8001c46:	881b      	ldrh	r3, [r3, #0]
 8001c48:	8820      	ldrh	r0, [r4, #0]
 8001c4a:	041b      	lsls	r3, r3, #16
 8001c4c:	4318      	orrs	r0, r3
}
 8001c4e:	b004      	add	sp, #16
 8001c50:	bd70      	pop	{r4, r5, r6, pc}
    hqd_tmp = INT16_MAX;
 8001c52:	4e05      	ldr	r6, [pc, #20]	; (8001c68 <MCM_Park+0x84>)
 8001c54:	e7de      	b.n	8001c14 <MCM_Park+0x30>
    hqd_tmp = INT16_MAX;
 8001c56:	4904      	ldr	r1, [pc, #16]	; (8001c68 <MCM_Park+0x84>)
 8001c58:	e7ef      	b.n	8001c3a <MCM_Park+0x56>
 8001c5a:	46c0      	nop			; (mov r8, r8)
 8001c5c:	ffff8000 	.word	0xffff8000
 8001c60:	ffff8001 	.word	0xffff8001
 8001c64:	08006978 	.word	0x08006978
 8001c68:	00007fff 	.word	0x00007fff

08001c6c <MCM_Rev_Park>:
{
 8001c6c:	b530      	push	{r4, r5, lr}
 8001c6e:	b085      	sub	sp, #20
 8001c70:	b205      	sxth	r5, r0
 8001c72:	9001      	str	r0, [sp, #4]
 8001c74:	1404      	asrs	r4, r0, #16
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 8001c76:	0008      	movs	r0, r1
 8001c78:	f7ff ff6e 	bl	8001b58 <MCM_Trig_Functions>
  alpha_tmp1 = Input.q * ((int32_t)Local_Vector_Components.hCos);
 8001c7c:	b202      	sxth	r2, r0
  alpha_tmp2 = Input.d * ((int32_t)Local_Vector_Components.hSin);
 8001c7e:	1403      	asrs	r3, r0, #16
 8001c80:	0019      	movs	r1, r3
  alpha_tmp1 = Input.q * ((int32_t)Local_Vector_Components.hCos);
 8001c82:	0010      	movs	r0, r2
  alpha_tmp2 = Input.d * ((int32_t)Local_Vector_Components.hSin);
 8001c84:	4361      	muls	r1, r4
  alpha_tmp1 = Input.q * ((int32_t)Local_Vector_Components.hCos);
 8001c86:	4368      	muls	r0, r5
  beta_tmp2 = Input.d * ((int32_t)Local_Vector_Components.hCos);
 8001c88:	4354      	muls	r4, r2
  beta_tmp1 = Input.q * ((int32_t)Local_Vector_Components.hSin);
 8001c8a:	436b      	muls	r3, r5
  Output.alpha = (int16_t)(((alpha_tmp1) + (alpha_tmp2)) >> 15);
 8001c8c:	1840      	adds	r0, r0, r1
  Output.beta = (int16_t)((beta_tmp2 - beta_tmp1) >> 15);
 8001c8e:	1ae4      	subs	r4, r4, r3
  Output.alpha = (int16_t)(((alpha_tmp1) + (alpha_tmp2)) >> 15);
 8001c90:	13c0      	asrs	r0, r0, #15
  Output.beta = (int16_t)((beta_tmp2 - beta_tmp1) >> 15);
 8001c92:	13e4      	asrs	r4, r4, #15
  return (Output);
 8001c94:	0424      	lsls	r4, r4, #16
 8001c96:	b280      	uxth	r0, r0
 8001c98:	4320      	orrs	r0, r4
}
 8001c9a:	b005      	add	sp, #20
 8001c9c:	bd30      	pop	{r4, r5, pc}

08001c9e <LL_GPIO_LockPin>:
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001c9e:	2380      	movs	r3, #128	; 0x80
 8001ca0:	025b      	lsls	r3, r3, #9
 8001ca2:	430b      	orrs	r3, r1
 8001ca4:	61c3      	str	r3, [r0, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001ca6:	61c1      	str	r1, [r0, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ca8:	61c3      	str	r3, [r0, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001caa:	69c3      	ldr	r3, [r0, #28]
{
 8001cac:	b082      	sub	sp, #8
  temp = READ_REG(GPIOx->LCKR);
 8001cae:	9301      	str	r3, [sp, #4]
  (void) temp;
 8001cb0:	9b01      	ldr	r3, [sp, #4]
}
 8001cb2:	b002      	add	sp, #8
 8001cb4:	4770      	bx	lr
	...

08001cb8 <MCboot>:
  * @param  pMCIList pointer to the vector of MCInterface objects that will be
  *         created and initialized. The vector must have length equal to the
  *         number of motor drives.
  */
__weak void MCboot( MCI_Handle_t* pMCIList[NBR_OF_MOTORS] )
{
 8001cb8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN MCboot 0 */

  /* USER CODE END MCboot 0 */

  if (MC_NULL == pMCIList)
 8001cba:	2800      	cmp	r0, #0
 8001cbc:	d016      	beq.n	8001cec <MCboot+0x34>
    /* Nothing to do */
  }
  else
  {

    bMCBootCompleted = (uint8_t )0;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	4c0b      	ldr	r4, [pc, #44]	; (8001cf0 <MCboot+0x38>)
 8001cc2:	7023      	strb	r3, [r4, #0]

    /*************************************************/
    /*    FOC initialization         */
    /*************************************************/
    pMCIList[M1] = &Mci[M1];
 8001cc4:	4b0b      	ldr	r3, [pc, #44]	; (8001cf4 <MCboot+0x3c>)
 8001cc6:	6003      	str	r3, [r0, #0]
    FOC_Init();
 8001cc8:	f000 f952 	bl	8001f70 <FOC_Init>

    ASPEP_start(&aspepOverUartA);
 8001ccc:	480a      	ldr	r0, [pc, #40]	; (8001cf8 <MCboot+0x40>)
 8001cce:	f7fe fe7b 	bl	80009c8 <ASPEP_start>
    /* USER CODE END MCboot 1 */

    /******************************************************/
    /*   PID component initialization: speed regulation   */
    /******************************************************/
    PID_HandleInit(&PIDSpeedHandle_M1);
 8001cd2:	480a      	ldr	r0, [pc, #40]	; (8001cfc <MCboot+0x44>)
 8001cd4:	f004 fad3 	bl	800627e <PID_HandleInit>

    /**********************************************************/
    /*   Virtual bus voltage sensor component initialization  */
    /**********************************************************/
    VVBS_Init(&BusVoltageSensor_M1);
 8001cd8:	4809      	ldr	r0, [pc, #36]	; (8001d00 <MCboot+0x48>)
 8001cda:	f004 fc60 	bl	800659e <VVBS_Init>

    /*******************************************************/
    /*   Temperature measurement component initialization  */
    /*******************************************************/
    NTC_Init(&TempSensor_M1);
 8001cde:	4809      	ldr	r0, [pc, #36]	; (8001d04 <MCboot+0x4c>)
 8001ce0:	f004 fa94 	bl	800620c <NTC_Init>

    /* Applicative hook in MCBoot() */
    MC_APP_BootHook();
 8001ce4:	f7ff fd90 	bl	8001808 <MC_APP_BootHook>

    /* USER CODE BEGIN MCboot 2 */

    /* USER CODE END MCboot 2 */

    bMCBootCompleted = 1U;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	7023      	strb	r3, [r4, #0]
  }
}
 8001cec:	bd10      	pop	{r4, pc}
 8001cee:	46c0      	nop			; (mov r8, r8)
 8001cf0:	200006d4 	.word	0x200006d4
 8001cf4:	200000d0 	.word	0x200000d0
 8001cf8:	20000370 	.word	0x20000370
 8001cfc:	20000164 	.word	0x20000164
 8001d00:	200002cc 	.word	0x200002cc
 8001d04:	200002d8 	.word	0x200002d8

08001d08 <TSK_SetChargeBootCapDelayM1>:
  * @param  hTickCount number of ticks to be counted.
  * @retval void
  */
__weak void TSK_SetChargeBootCapDelayM1(uint16_t hTickCount)
{
   hBootCapDelayCounterM1 = hTickCount;
 8001d08:	4b01      	ldr	r3, [pc, #4]	; (8001d10 <TSK_SetChargeBootCapDelayM1+0x8>)
 8001d0a:	8018      	strh	r0, [r3, #0]
}
 8001d0c:	4770      	bx	lr
 8001d0e:	46c0      	nop			; (mov r8, r8)
 8001d10:	200006d6 	.word	0x200006d6

08001d14 <TSK_ChargeBootCapDelayHasElapsedM1>:
  * @retval bool true if time has elapsed, false otherwise.
  */
__weak bool TSK_ChargeBootCapDelayHasElapsedM1(void)
{
  bool retVal = false;
  if (((uint16_t)0) == hBootCapDelayCounterM1)
 8001d14:	4b02      	ldr	r3, [pc, #8]	; (8001d20 <TSK_ChargeBootCapDelayHasElapsedM1+0xc>)
 8001d16:	8818      	ldrh	r0, [r3, #0]
 8001d18:	4243      	negs	r3, r0
 8001d1a:	4158      	adcs	r0, r3
  {
    retVal = true;
  }
  return (retVal);
 8001d1c:	b2c0      	uxtb	r0, r0
}
 8001d1e:	4770      	bx	lr
 8001d20:	200006d6 	.word	0x200006d6

08001d24 <TSK_SetStopPermanencyTimeM1>:
  * @param  hTickCount number of ticks to be counted.
  * @retval void
  */
__weak void TSK_SetStopPermanencyTimeM1(uint16_t hTickCount)
{
  hStopPermanencyCounterM1 = hTickCount;
 8001d24:	4b01      	ldr	r3, [pc, #4]	; (8001d2c <TSK_SetStopPermanencyTimeM1+0x8>)
 8001d26:	8018      	strh	r0, [r3, #0]
}
 8001d28:	4770      	bx	lr
 8001d2a:	46c0      	nop			; (mov r8, r8)
 8001d2c:	200006da 	.word	0x200006da

08001d30 <TSK_StopPermanencyTimeHasElapsedM1>:
  * @retval bool true if time is elapsed, false otherwise.
  */
__weak bool TSK_StopPermanencyTimeHasElapsedM1(void)
{
  bool retVal = false;
  if (((uint16_t)0) == hStopPermanencyCounterM1)
 8001d30:	4b02      	ldr	r3, [pc, #8]	; (8001d3c <TSK_StopPermanencyTimeHasElapsedM1+0xc>)
 8001d32:	8818      	ldrh	r0, [r3, #0]
 8001d34:	4243      	negs	r3, r0
 8001d36:	4158      	adcs	r0, r3
  {
    retVal = true;
  }
  return (retVal);
 8001d38:	b2c0      	uxtb	r0, r0
}
 8001d3a:	4770      	bx	lr
 8001d3c:	200006da 	.word	0x200006da

08001d40 <TSK_HighFrequencyTask>:
  * subsystem (see the state machine(s)).
  *
  * @retval Number of the  motor instance which FOC loop was executed.
  */
__weak uint8_t TSK_HighFrequencyTask(void)
{
 8001d40:	b510      	push	{r4, lr}
  bMotorNbr = 0;

  /* USER CODE BEGIN HighFrequencyTask 0 */

  /* USER CODE END HighFrequencyTask 0 */
  FOC_HighFrequencyTask(bMotorNbr);
 8001d42:	2000      	movs	r0, #0
 8001d44:	f000 fab6 	bl	80022b4 <FOC_HighFrequencyTask>

  /* USER CODE END HighFrequencyTask 1 */

  return (bMotorNbr);

}
 8001d48:	2000      	movs	r0, #0
 8001d4a:	bd10      	pop	{r4, pc}

08001d4c <TSK_SafetyTask_PWMOFF>:
  * @brief  Safety task implementation if  MC.M1_ON_OVER_VOLTAGE == TURN_OFF_PWM.
  * @param  bMotor Motor reference number defined
  *         \link Motors_reference_number here \endlink.
  */
__weak void TSK_SafetyTask_PWMOFF(uint8_t bMotor)
{
 8001d4c:	b570      	push	{r4, r5, r6, lr}
  uint16_t CodeReturn = MC_NO_ERROR;
  uint8_t lbmotor = M1;
  /* Check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */

/* Due to warning array subscript 1 is above array bounds of PWMC_Handle_t *[1] [-Warray-bounds] */
   CodeReturn |= PWMC_IsFaultOccurred(pwmcHandle[lbmotor]);     /* check for fault. It return MC_OVER_CURR or MC_NO_FAULTS
 8001d4e:	4e0e      	ldr	r6, [pc, #56]	; (8001d88 <TSK_SafetyTask_PWMOFF+0x3c>)
{
 8001d50:	0005      	movs	r5, r0
   CodeReturn |= PWMC_IsFaultOccurred(pwmcHandle[lbmotor]);     /* check for fault. It return MC_OVER_CURR or MC_NO_FAULTS
 8001d52:	6830      	ldr	r0, [r6, #0]
 8001d54:	f000 fe43 	bl	80029de <PWMC_IsFaultOccurred>
                                                     (for STM32F30x can return MC_OVER_VOLT in case of HW Overvoltage) */

  MCI_FaultProcessing(&Mci[bMotor], CodeReturn, ~CodeReturn); /* Process faults */
 8001d58:	242c      	movs	r4, #44	; 0x2c
 8001d5a:	43c2      	mvns	r2, r0
 8001d5c:	436c      	muls	r4, r5
 8001d5e:	4b0b      	ldr	r3, [pc, #44]	; (8001d8c <TSK_SafetyTask_PWMOFF+0x40>)
   CodeReturn |= PWMC_IsFaultOccurred(pwmcHandle[lbmotor]);     /* check for fault. It return MC_OVER_CURR or MC_NO_FAULTS
 8001d60:	0001      	movs	r1, r0
  MCI_FaultProcessing(&Mci[bMotor], CodeReturn, ~CodeReturn); /* Process faults */
 8001d62:	18e4      	adds	r4, r4, r3
 8001d64:	0020      	movs	r0, r4
 8001d66:	b292      	uxth	r2, r2
 8001d68:	f7ff fd8f 	bl	800188a <MCI_FaultProcessing>

  if (MCI_GetFaultState(&Mci[bMotor]) != (uint32_t)MC_NO_FAULTS)
 8001d6c:	0020      	movs	r0, r4
 8001d6e:	f7ff fe2f 	bl	80019d0 <MCI_GetFaultState>
 8001d72:	2800      	cmp	r0, #0
 8001d74:	d006      	beq.n	8001d84 <TSK_SafetyTask_PWMOFF+0x38>
  {
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001d76:	00ab      	lsls	r3, r5, #2
 8001d78:	5998      	ldr	r0, [r3, r6]
 8001d7a:	f000 fdc8 	bl	800290e <PWMC_SwitchOffPWM>
    FOC_Clear(bMotor);
 8001d7e:	0028      	movs	r0, r5
 8001d80:	f000 f8b2 	bl	8001ee8 <FOC_Clear>
    /* No errors */
  }
  /* USER CODE BEGIN TSK_SafetyTask_PWMOFF 3 */

  /* USER CODE END TSK_SafetyTask_PWMOFF 3 */
}
 8001d84:	bd70      	pop	{r4, r5, r6, pc}
 8001d86:	46c0      	nop			; (mov r8, r8)
 8001d88:	200006d0 	.word	0x200006d0
 8001d8c:	200000d0 	.word	0x200000d0

08001d90 <TSK_SafetyTask>:
{
 8001d90:	b510      	push	{r4, lr}
  if (1U == bMCBootCompleted)
 8001d92:	4b05      	ldr	r3, [pc, #20]	; (8001da8 <TSK_SafetyTask+0x18>)
 8001d94:	781b      	ldrb	r3, [r3, #0]
 8001d96:	2b01      	cmp	r3, #1
 8001d98:	d104      	bne.n	8001da4 <TSK_SafetyTask+0x14>
    TSK_SafetyTask_PWMOFF(M1);
 8001d9a:	2000      	movs	r0, #0
 8001d9c:	f7ff ffd6 	bl	8001d4c <TSK_SafetyTask_PWMOFF>
    RCM_ExecUserConv();
 8001da0:	f002 fad2 	bl	8004348 <RCM_ExecUserConv>
}
 8001da4:	bd10      	pop	{r4, pc}
 8001da6:	46c0      	nop			; (mov r8, r8)
 8001da8:	200006d4 	.word	0x200006d4

08001dac <MC_RunMotorControlTasks>:
{
 8001dac:	b570      	push	{r4, r5, r6, lr}
  if (0U == bMCBootCompleted)
 8001dae:	4b1e      	ldr	r3, [pc, #120]	; (8001e28 <MC_RunMotorControlTasks+0x7c>)
 8001db0:	781b      	ldrb	r3, [r3, #0]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d018      	beq.n	8001de8 <MC_RunMotorControlTasks+0x3c>
    if(hMFTaskCounterM1 > 0u)
 8001db6:	4c1d      	ldr	r4, [pc, #116]	; (8001e2c <MC_RunMotorControlTasks+0x80>)
 8001db8:	8823      	ldrh	r3, [r4, #0]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d015      	beq.n	8001dea <MC_RunMotorControlTasks+0x3e>
      hMFTaskCounterM1--;
 8001dbe:	3b01      	subs	r3, #1
 8001dc0:	b29b      	uxth	r3, r3
    if(hBootCapDelayCounterM1 > 0U)
 8001dc2:	4a1b      	ldr	r2, [pc, #108]	; (8001e30 <MC_RunMotorControlTasks+0x84>)
      hMFTaskCounterM1--;
 8001dc4:	8023      	strh	r3, [r4, #0]
    if(hBootCapDelayCounterM1 > 0U)
 8001dc6:	8813      	ldrh	r3, [r2, #0]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d003      	beq.n	8001dd4 <MC_RunMotorControlTasks+0x28>
      hBootCapDelayCounterM1--;
 8001dcc:	8813      	ldrh	r3, [r2, #0]
 8001dce:	3b01      	subs	r3, #1
 8001dd0:	b29b      	uxth	r3, r3
 8001dd2:	8013      	strh	r3, [r2, #0]
    if(hStopPermanencyCounterM1 > 0U)
 8001dd4:	4a17      	ldr	r2, [pc, #92]	; (8001e34 <MC_RunMotorControlTasks+0x88>)
 8001dd6:	8813      	ldrh	r3, [r2, #0]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d003      	beq.n	8001de4 <MC_RunMotorControlTasks+0x38>
      hStopPermanencyCounterM1--;
 8001ddc:	8813      	ldrh	r3, [r2, #0]
 8001dde:	3b01      	subs	r3, #1
 8001de0:	b29b      	uxth	r3, r3
 8001de2:	8013      	strh	r3, [r2, #0]
    TSK_SafetyTask();
 8001de4:	f7ff ffd4 	bl	8001d90 <TSK_SafetyTask>
}
 8001de8:	bd70      	pop	{r4, r5, r6, pc}
      TSK_MediumFrequencyTaskM1();
 8001dea:	f000 f979 	bl	80020e0 <TSK_MediumFrequencyTaskM1>
      MC_APP_PostMediumFrequencyHook_M1();
 8001dee:	f7ff fd0c 	bl	800180a <MC_APP_PostMediumFrequencyHook_M1>
      MCP_Over_UartA.rxBuffer = MCP_Over_UartA.pTransportLayer->fRXPacketProcess(MCP_Over_UartA.pTransportLayer,
 8001df2:	4d11      	ldr	r5, [pc, #68]	; (8001e38 <MC_RunMotorControlTasks+0x8c>)
 8001df4:	4911      	ldr	r1, [pc, #68]	; (8001e3c <MC_RunMotorControlTasks+0x90>)
 8001df6:	6828      	ldr	r0, [r5, #0]
 8001df8:	6883      	ldr	r3, [r0, #8]
 8001dfa:	4798      	blx	r3
 8001dfc:	6068      	str	r0, [r5, #4]
      if ( 0U == MCP_Over_UartA.rxBuffer)
 8001dfe:	2800      	cmp	r0, #0
 8001e00:	d00f      	beq.n	8001e22 <MC_RunMotorControlTasks+0x76>
        if (0U == MCP_Over_UartA.pTransportLayer->fGetBuffer(MCP_Over_UartA.pTransportLayer,
 8001e02:	6828      	ldr	r0, [r5, #0]
 8001e04:	220a      	movs	r2, #10
 8001e06:	490e      	ldr	r1, [pc, #56]	; (8001e40 <MC_RunMotorControlTasks+0x94>)
 8001e08:	6803      	ldr	r3, [r0, #0]
 8001e0a:	4798      	blx	r3
 8001e0c:	2800      	cmp	r0, #0
 8001e0e:	d008      	beq.n	8001e22 <MC_RunMotorControlTasks+0x76>
          MCP_ReceivedPacket(&MCP_Over_UartA);
 8001e10:	0028      	movs	r0, r5
 8001e12:	f000 fb9f 	bl	8002554 <MCP_ReceivedPacket>
          MCP_Over_UartA.pTransportLayer->fSendPacket(MCP_Over_UartA.pTransportLayer, MCP_Over_UartA.txBuffer,
 8001e16:	6828      	ldr	r0, [r5, #0]
 8001e18:	230a      	movs	r3, #10
 8001e1a:	89ea      	ldrh	r2, [r5, #14]
 8001e1c:	6846      	ldr	r6, [r0, #4]
 8001e1e:	68a9      	ldr	r1, [r5, #8]
 8001e20:	47b0      	blx	r6
{
 8001e22:	2301      	movs	r3, #1
 8001e24:	e7cd      	b.n	8001dc2 <MC_RunMotorControlTasks+0x16>
 8001e26:	46c0      	nop			; (mov r8, r8)
 8001e28:	200006d4 	.word	0x200006d4
 8001e2c:	200006d8 	.word	0x200006d8
 8001e30:	200006d6 	.word	0x200006d6
 8001e34:	200006da 	.word	0x200006da
 8001e38:	2000034c 	.word	0x2000034c
 8001e3c:	20000358 	.word	0x20000358
 8001e40:	20000354 	.word	0x20000354

08001e44 <TSK_HardwareFaultTask>:
  *
  *  This function is to be executed when a general hardware failure has been detected
  * by the microcontroller and is used to put the system in safety condition.
  */
__weak void TSK_HardwareFaultTask(void)
{
 8001e44:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TSK_HardwareFaultTask 0 */

  /* USER CODE END TSK_HardwareFaultTask 0 */
   FOC_Clear(M1);
 8001e46:	2000      	movs	r0, #0
 8001e48:	f000 f84e 	bl	8001ee8 <FOC_Clear>
  MCI_FaultProcessing(&Mci[M1], MC_SW_ERROR, 0);
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	2180      	movs	r1, #128	; 0x80
 8001e50:	4801      	ldr	r0, [pc, #4]	; (8001e58 <TSK_HardwareFaultTask+0x14>)
 8001e52:	f7ff fd1a 	bl	800188a <MCI_FaultProcessing>

  /* USER CODE BEGIN TSK_HardwareFaultTask 1 */

  /* USER CODE END TSK_HardwareFaultTask 1 */
}
 8001e56:	bd10      	pop	{r4, pc}
 8001e58:	200000d0 	.word	0x200000d0

08001e5c <UI_HandleStartStopButton_cb>:

__weak void UI_HandleStartStopButton_cb (void)
{
 8001e5c:	b510      	push	{r4, lr}
/* USER CODE BEGIN START_STOP_BTN */
  if (IDLE == MC_GetSTMStateMotor1())
 8001e5e:	f7ff fcc9 	bl	80017f4 <MC_GetSTMStateMotor1>
 8001e62:	2800      	cmp	r0, #0
 8001e64:	d102      	bne.n	8001e6c <UI_HandleStartStopButton_cb+0x10>
  {
    /* Ramp parameters should be tuned for the actual motor */
    (void)MC_StartMotor1();
 8001e66:	f7ff fcad 	bl	80017c4 <MC_StartMotor1>
  else
  {
    (void)MC_StopMotor1();
  }
/* USER CODE END START_STOP_BTN */
}
 8001e6a:	bd10      	pop	{r4, pc}
    (void)MC_StopMotor1();
 8001e6c:	f7ff fcb2 	bl	80017d4 <MC_StopMotor1>
}
 8001e70:	e7fb      	b.n	8001e6a <UI_HandleStartStopButton_cb+0xe>
	...

08001e74 <mc_lock_pins>:

 /**
  * @brief  Locks GPIO pins used for Motor Control to prevent accidental reconfiguration.
  */
__weak void mc_lock_pins (void)
{
 8001e74:	b570      	push	{r4, r5, r6, lr}
LL_GPIO_LockPin(M1_CURR_AMPL_GPIO_Port, M1_CURR_AMPL_Pin);
 8001e76:	2490      	movs	r4, #144	; 0x90
 8001e78:	05e4      	lsls	r4, r4, #23
 8001e7a:	0020      	movs	r0, r4
 8001e7c:	2120      	movs	r1, #32
 8001e7e:	f7ff ff0e 	bl	8001c9e <LL_GPIO_LockPin>
LL_GPIO_LockPin(M1_HALL_H2_GPIO_Port, M1_HALL_H2_Pin);
 8001e82:	0020      	movs	r0, r4
 8001e84:	2102      	movs	r1, #2
 8001e86:	f7ff ff0a 	bl	8001c9e <LL_GPIO_LockPin>
LL_GPIO_LockPin(M1_HALL_H3_GPIO_Port, M1_HALL_H3_Pin);
 8001e8a:	0020      	movs	r0, r4
 8001e8c:	2104      	movs	r1, #4
 8001e8e:	f7ff ff06 	bl	8001c9e <LL_GPIO_LockPin>
LL_GPIO_LockPin(M1_HALL_H1_GPIO_Port, M1_HALL_H1_Pin);
 8001e92:	0020      	movs	r0, r4
 8001e94:	2101      	movs	r1, #1
 8001e96:	f7ff ff02 	bl	8001c9e <LL_GPIO_LockPin>
LL_GPIO_LockPin(M1_PWM_UH_GPIO_Port, M1_PWM_UH_Pin);
 8001e9a:	2180      	movs	r1, #128	; 0x80
 8001e9c:	0020      	movs	r0, r4
 8001e9e:	0049      	lsls	r1, r1, #1
 8001ea0:	f7ff fefd 	bl	8001c9e <LL_GPIO_LockPin>
LL_GPIO_LockPin(M1_PWM_VH_GPIO_Port, M1_PWM_VH_Pin);
 8001ea4:	2180      	movs	r1, #128	; 0x80
 8001ea6:	0020      	movs	r0, r4
 8001ea8:	0089      	lsls	r1, r1, #2
 8001eaa:	f7ff fef8 	bl	8001c9e <LL_GPIO_LockPin>
LL_GPIO_LockPin(M1_PWM_VL_GPIO_Port, M1_PWM_VL_Pin);
 8001eae:	2180      	movs	r1, #128	; 0x80
 8001eb0:	4d0c      	ldr	r5, [pc, #48]	; (8001ee4 <mc_lock_pins+0x70>)
 8001eb2:	01c9      	lsls	r1, r1, #7
 8001eb4:	0028      	movs	r0, r5
 8001eb6:	f7ff fef2 	bl	8001c9e <LL_GPIO_LockPin>
LL_GPIO_LockPin(M1_PWM_WH_GPIO_Port, M1_PWM_WH_Pin);
 8001eba:	2180      	movs	r1, #128	; 0x80
 8001ebc:	0020      	movs	r0, r4
 8001ebe:	00c9      	lsls	r1, r1, #3
 8001ec0:	f7ff feed 	bl	8001c9e <LL_GPIO_LockPin>
LL_GPIO_LockPin(M1_PWM_WL_GPIO_Port, M1_PWM_WL_Pin);
 8001ec4:	2180      	movs	r1, #128	; 0x80
 8001ec6:	0028      	movs	r0, r5
 8001ec8:	0209      	lsls	r1, r1, #8
 8001eca:	f7ff fee8 	bl	8001c9e <LL_GPIO_LockPin>
LL_GPIO_LockPin(M1_PWM_UL_GPIO_Port, M1_PWM_UL_Pin);
 8001ece:	2180      	movs	r1, #128	; 0x80
 8001ed0:	0028      	movs	r0, r5
 8001ed2:	0189      	lsls	r1, r1, #6
 8001ed4:	f7ff fee3 	bl	8001c9e <LL_GPIO_LockPin>
LL_GPIO_LockPin(M1_EN_DRIVER_GPIO_Port, M1_EN_DRIVER_Pin);
 8001ed8:	2180      	movs	r1, #128	; 0x80
 8001eda:	0020      	movs	r0, r4
 8001edc:	0109      	lsls	r1, r1, #4
 8001ede:	f7ff fede 	bl	8001c9e <LL_GPIO_LockPin>
}
 8001ee2:	bd70      	pop	{r4, r5, r6, pc}
 8001ee4:	48000400 	.word	0x48000400

08001ee8 <FOC_Clear>:
  *         controller. It must be called before each motor restart.
  *         It does not clear speed sensor.
  * @param  bMotor related motor it can be M1 or M2.
  */
__weak void FOC_Clear(uint8_t bMotor)
{
 8001ee8:	b570      	push	{r4, r5, r6, lr}
 8001eea:	0004      	movs	r4, r0
  /* USER CODE BEGIN FOC_Clear 0 */

  /* USER CODE END FOC_Clear 0 */
  MC_ControlMode_t mode;

  mode = MCI_GetControlMode( &Mci[bMotor] );
 8001eec:	202c      	movs	r0, #44	; 0x2c

  ab_t NULL_ab = {((int16_t)0), ((int16_t)0)};
  qd_t NULL_qd = {((int16_t)0), ((int16_t)0)};
  alphabeta_t NULL_alphabeta = {((int16_t)0), ((int16_t)0)};

  FOCVars[bMotor].Iab = NULL_ab;
 8001eee:	2526      	movs	r5, #38	; 0x26
  mode = MCI_GetControlMode( &Mci[bMotor] );
 8001ef0:	4360      	muls	r0, r4
 8001ef2:	4b19      	ldr	r3, [pc, #100]	; (8001f58 <FOC_Clear+0x70>)
 8001ef4:	18c0      	adds	r0, r0, r3
 8001ef6:	f7ff fd70 	bl	80019da <MCI_GetControlMode>
  FOCVars[bMotor].Iab = NULL_ab;
 8001efa:	002a      	movs	r2, r5
 8001efc:	2100      	movs	r1, #0
 8001efe:	4362      	muls	r2, r4
 8001f00:	4b16      	ldr	r3, [pc, #88]	; (8001f5c <FOC_Clear+0x74>)
  FOCVars[bMotor].Ialphabeta = NULL_alphabeta;
  FOCVars[bMotor].Iqd = NULL_qd;
  if ( mode != MCM_OPEN_LOOP_VOLTAGE_MODE && mode != MCM_OPEN_LOOP_CURRENT_MODE)
 8001f02:	3801      	subs	r0, #1
  FOCVars[bMotor].Iab = NULL_ab;
 8001f04:	52d1      	strh	r1, [r2, r3]
  if ( mode != MCM_OPEN_LOOP_VOLTAGE_MODE && mode != MCM_OPEN_LOOP_CURRENT_MODE)
 8001f06:	b2c0      	uxtb	r0, r0
  FOCVars[bMotor].Iab = NULL_ab;
 8001f08:	189a      	adds	r2, r3, r2
 8001f0a:	8051      	strh	r1, [r2, #2]
  FOCVars[bMotor].Ialphabeta = NULL_alphabeta;
 8001f0c:	8091      	strh	r1, [r2, #4]
 8001f0e:	80d1      	strh	r1, [r2, #6]
  FOCVars[bMotor].Iqd = NULL_qd;
 8001f10:	8191      	strh	r1, [r2, #12]
 8001f12:	81d1      	strh	r1, [r2, #14]
  if ( mode != MCM_OPEN_LOOP_VOLTAGE_MODE && mode != MCM_OPEN_LOOP_CURRENT_MODE)
 8001f14:	2801      	cmp	r0, #1
 8001f16:	d901      	bls.n	8001f1c <FOC_Clear+0x34>
  {
    FOCVars[bMotor].Iqdref = NULL_qd;
 8001f18:	8211      	strh	r1, [r2, #16]
 8001f1a:	8251      	strh	r1, [r2, #18]
  }
  else
  {
    /* Nothing to do */
  }
  FOCVars[bMotor].hTeref = (int16_t)0;
 8001f1c:	4365      	muls	r5, r4
 8001f1e:	195b      	adds	r3, r3, r5
 8001f20:	2500      	movs	r5, #0
 8001f22:	83dd      	strh	r5, [r3, #30]
  FOCVars[bMotor].Vqd = NULL_qd;
 8001f24:	82dd      	strh	r5, [r3, #22]
 8001f26:	831d      	strh	r5, [r3, #24]
  FOCVars[bMotor].Valphabeta = NULL_alphabeta;
 8001f28:	835d      	strh	r5, [r3, #26]
 8001f2a:	839d      	strh	r5, [r3, #28]
  FOCVars[bMotor].hElAngle = (int16_t)0;
 8001f2c:	841d      	strh	r5, [r3, #32]

  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 8001f2e:	4b0c      	ldr	r3, [pc, #48]	; (8001f60 <FOC_Clear+0x78>)
 8001f30:	00a4      	lsls	r4, r4, #2
 8001f32:	0029      	movs	r1, r5
 8001f34:	58e0      	ldr	r0, [r4, r3]
 8001f36:	f004 f9b4 	bl	80062a2 <PID_SetIntegralTerm>
  PID_SetIntegralTerm(pPIDId[bMotor], ((int32_t)0));
 8001f3a:	4b0a      	ldr	r3, [pc, #40]	; (8001f64 <FOC_Clear+0x7c>)
 8001f3c:	0029      	movs	r1, r5
 8001f3e:	58e0      	ldr	r0, [r4, r3]
 8001f40:	f004 f9af 	bl	80062a2 <PID_SetIntegralTerm>

  STC_Clear(pSTC[bMotor]);
 8001f44:	4b08      	ldr	r3, [pc, #32]	; (8001f68 <FOC_Clear+0x80>)
 8001f46:	58e0      	ldr	r0, [r4, r3]
 8001f48:	f004 fa9f 	bl	800648a <STC_Clear>

  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001f4c:	4b07      	ldr	r3, [pc, #28]	; (8001f6c <FOC_Clear+0x84>)
 8001f4e:	58e0      	ldr	r0, [r4, r3]
 8001f50:	f000 fcdd 	bl	800290e <PWMC_SwitchOffPWM>

  /* USER CODE BEGIN FOC_Clear 1 */

  /* USER CODE END FOC_Clear 1 */
}
 8001f54:	bd70      	pop	{r4, r5, r6, pc}
 8001f56:	46c0      	nop			; (mov r8, r8)
 8001f58:	200000d0 	.word	0x200000d0
 8001f5c:	200006a4 	.word	0x200006a4
 8001f60:	200002c4 	.word	0x200002c4
 8001f64:	200002c0 	.word	0x200002c0
 8001f68:	200002c8 	.word	0x200002c8
 8001f6c:	200006d0 	.word	0x200006d0

08001f70 <FOC_Init>:
{
 8001f70:	b573      	push	{r0, r1, r4, r5, r6, lr}
    pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8001f72:	4b24      	ldr	r3, [pc, #144]	; (8002004 <FOC_Init+0x94>)
 8001f74:	4824      	ldr	r0, [pc, #144]	; (8002008 <FOC_Init+0x98>)
 8001f76:	6018      	str	r0, [r3, #0]
    R1_Init(&PWM_Handle_M1);
 8001f78:	f001 f8e8 	bl	800314c <R1_Init>
    PID_HandleInit(&PIDSpeedHandle_M1);
 8001f7c:	4d23      	ldr	r5, [pc, #140]	; (800200c <FOC_Init+0x9c>)
 8001f7e:	0028      	movs	r0, r5
 8001f80:	f004 f97d 	bl	800627e <PID_HandleInit>
    HALL_Init (&HALL_M1);
 8001f84:	4e22      	ldr	r6, [pc, #136]	; (8002010 <FOC_Init+0xa0>)
 8001f86:	0030      	movs	r0, r6
 8001f88:	f7fe ff22 	bl	8000dd0 <HALL_Init>
    STC_Init(pSTC[M1],&PIDSpeedHandle_M1, &HALL_M1._Super);
 8001f8c:	4c21      	ldr	r4, [pc, #132]	; (8002014 <FOC_Init+0xa4>)
 8001f8e:	0032      	movs	r2, r6
 8001f90:	0029      	movs	r1, r5
 8001f92:	6820      	ldr	r0, [r4, #0]
 8001f94:	f004 fa64 	bl	8006460 <STC_Init>
    PID_HandleInit(&PIDIqHandle_M1);
 8001f98:	481f      	ldr	r0, [pc, #124]	; (8002018 <FOC_Init+0xa8>)
 8001f9a:	f004 f970 	bl	800627e <PID_HandleInit>
    PID_HandleInit(&PIDIdHandle_M1);
 8001f9e:	481f      	ldr	r0, [pc, #124]	; (800201c <FOC_Init+0xac>)
 8001fa0:	f004 f96d 	bl	800627e <PID_HandleInit>
    pMPM[M1]->pVBS = &(BusVoltageSensor_M1._Super);
 8001fa4:	4b1e      	ldr	r3, [pc, #120]	; (8002020 <FOC_Init+0xb0>)
    pMPM[M1]->pFOCVars = &FOCVars[M1];
 8001fa6:	4d1f      	ldr	r5, [pc, #124]	; (8002024 <FOC_Init+0xb4>)
    pMPM[M1]->pVBS = &(BusVoltageSensor_M1._Super);
 8001fa8:	4a1f      	ldr	r2, [pc, #124]	; (8002028 <FOC_Init+0xb8>)
    OL_Init(&OpenLoop_ParamsM1, &VirtualSpeedSensorM1);     /* Only if M1 has open loop */
 8001faa:	4e20      	ldr	r6, [pc, #128]	; (800202c <FOC_Init+0xbc>)
    pMPM[M1]->pVBS = &(BusVoltageSensor_M1._Super);
 8001fac:	681b      	ldr	r3, [r3, #0]
    OL_Init(&OpenLoop_ParamsM1, &VirtualSpeedSensorM1);     /* Only if M1 has open loop */
 8001fae:	4920      	ldr	r1, [pc, #128]	; (8002030 <FOC_Init+0xc0>)
    pMPM[M1]->pVBS = &(BusVoltageSensor_M1._Super);
 8001fb0:	60da      	str	r2, [r3, #12]
    OL_Init(&OpenLoop_ParamsM1, &VirtualSpeedSensorM1);     /* Only if M1 has open loop */
 8001fb2:	0030      	movs	r0, r6
    pMPM[M1]->pFOCVars = &FOCVars[M1];
 8001fb4:	609d      	str	r5, [r3, #8]
    OL_Init(&OpenLoop_ParamsM1, &VirtualSpeedSensorM1);     /* Only if M1 has open loop */
 8001fb6:	f004 f948 	bl	800624a <OL_Init>
    pOpenLoop[M1] = &OpenLoop_ParamsM1;
 8001fba:	4b1e      	ldr	r3, [pc, #120]	; (8002034 <FOC_Init+0xc4>)
    pREMNG[M1] = &RampExtMngrHFParamsM1;
 8001fbc:	481e      	ldr	r0, [pc, #120]	; (8002038 <FOC_Init+0xc8>)
    pOpenLoop[M1] = &OpenLoop_ParamsM1;
 8001fbe:	601e      	str	r6, [r3, #0]
    pREMNG[M1] = &RampExtMngrHFParamsM1;
 8001fc0:	4b1e      	ldr	r3, [pc, #120]	; (800203c <FOC_Init+0xcc>)
 8001fc2:	6018      	str	r0, [r3, #0]
    REMNG_Init(pREMNG[M1]);
 8001fc4:	f004 fa09 	bl	80063da <REMNG_Init>
    FOC_Clear(M1);
 8001fc8:	2000      	movs	r0, #0
 8001fca:	f7ff ff8d 	bl	8001ee8 <FOC_Clear>
    FOCVars[M1].bDriveInput = EXTERNAL;
 8001fce:	2201      	movs	r2, #1
 8001fd0:	1d6b      	adds	r3, r5, #5
 8001fd2:	77da      	strb	r2, [r3, #31]
    FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 8001fd4:	6820      	ldr	r0, [r4, #0]
 8001fd6:	f004 fad2 	bl	800657e <STC_GetDefaultIqdref>
 8001fda:	8228      	strh	r0, [r5, #16]
 8001fdc:	0c00      	lsrs	r0, r0, #16
 8001fde:	8268      	strh	r0, [r5, #18]
    FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 8001fe0:	6820      	ldr	r0, [r4, #0]
 8001fe2:	f004 facc 	bl	800657e <STC_GetDefaultIqdref>
 8001fe6:	0c00      	lsrs	r0, r0, #16
 8001fe8:	82a8      	strh	r0, [r5, #20]
    MCI_SetSpeedMode(&Mci[M1]);
 8001fea:	4d15      	ldr	r5, [pc, #84]	; (8002040 <FOC_Init+0xd0>)
 8001fec:	0028      	movs	r0, r5
 8001fee:	f7ff fc1f 	bl	8001830 <MCI_SetSpeedMode>
    MCI_ExecSpeedRamp(&Mci[M1],
 8001ff2:	6820      	ldr	r0, [r4, #0]
 8001ff4:	f004 fac0 	bl	8006578 <STC_GetMecSpeedRefUnitDefault>
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	0001      	movs	r1, r0
 8001ffc:	0028      	movs	r0, r5
 8001ffe:	f7ff fc05 	bl	800180c <MCI_ExecSpeedRamp>
}
 8002002:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
 8002004:	200006d0 	.word	0x200006d0
 8002008:	200001a0 	.word	0x200001a0
 800200c:	20000164 	.word	0x20000164
 8002010:	20000004 	.word	0x20000004
 8002014:	200002c8 	.word	0x200002c8
 8002018:	20000138 	.word	0x20000138
 800201c:	2000010c 	.word	0x2000010c
 8002020:	200002bc 	.word	0x200002bc
 8002024:	200006a4 	.word	0x200006a4
 8002028:	200002cc 	.word	0x200002cc
 800202c:	200000fc 	.word	0x200000fc
 8002030:	200002f4 	.word	0x200002f4
 8002034:	200006dc 	.word	0x200006dc
 8002038:	20000270 	.word	0x20000270
 800203c:	200006cc 	.word	0x200006cc
 8002040:	200000d0 	.word	0x200000d0

08002044 <TSK_MF_StopProcessing>:
{
 8002044:	b510      	push	{r4, lr}
 8002046:	0004      	movs	r4, r0
    R1_SwitchOffPWM(pwmcHandle[motor]);
 8002048:	4b09      	ldr	r3, [pc, #36]	; (8002070 <TSK_MF_StopProcessing+0x2c>)
 800204a:	0082      	lsls	r2, r0, #2
 800204c:	58d0      	ldr	r0, [r2, r3]
 800204e:	f001 fabd 	bl	80035cc <R1_SwitchOffPWM>
  FOC_Clear(motor);
 8002052:	0020      	movs	r0, r4
 8002054:	f7ff ff48 	bl	8001ee8 <FOC_Clear>
  TSK_SetStopPermanencyTimeM1(STOPPERMANENCY_TICKS);
 8002058:	20c8      	movs	r0, #200	; 0xc8
 800205a:	0080      	lsls	r0, r0, #2
 800205c:	f7ff fe62 	bl	8001d24 <TSK_SetStopPermanencyTimeM1>
  Mci[motor].State = STOP;
 8002060:	222c      	movs	r2, #44	; 0x2c
 8002062:	4362      	muls	r2, r4
 8002064:	4b03      	ldr	r3, [pc, #12]	; (8002074 <TSK_MF_StopProcessing+0x30>)
 8002066:	189b      	adds	r3, r3, r2
 8002068:	2208      	movs	r2, #8
 800206a:	3304      	adds	r3, #4
 800206c:	77da      	strb	r2, [r3, #31]
}
 800206e:	bd10      	pop	{r4, pc}
 8002070:	200006d0 	.word	0x200006d0
 8002074:	200000d0 	.word	0x200000d0

08002078 <FOC_InitAdditionalMethods>:
    {
  /* USER CODE BEGIN FOC_InitAdditionalMethods 0 */

  /* USER CODE END FOC_InitAdditionalMethods 0 */
    }
}
 8002078:	4770      	bx	lr
	...

0800207c <FOC_CalcCurrRef>:
  *         MTPA algorithm(s). It must be called with the periodicity specified
  *         in oTSC parameters.
  * @param  bMotor related motor it can be M1 or M2.
  */
__weak void FOC_CalcCurrRef(uint8_t bMotor)
{
 800207c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800207e:	0005      	movs	r5, r0
 8002080:	b672      	cpsid	i

  /* Enter critical section */
  /* Disable interrupts to avoid any interruption during Iqd reference latching */
  /* to avoid MF task writing them while HF task reading them */
  __disable_irq();
  IqdTmp = FOCVars[bMotor].Iqdref;
 8002082:	2426      	movs	r4, #38	; 0x26
 8002084:	4344      	muls	r4, r0
 8002086:	4e13      	ldr	r6, [pc, #76]	; (80020d4 <FOC_CalcCurrRef+0x58>)
 8002088:	1934      	adds	r4, r6, r4
 800208a:	2310      	movs	r3, #16
 800208c:	5ee7      	ldrsh	r7, [r4, r3]
 800208e:	2212      	movs	r2, #18
 8002090:	5ea3      	ldrsh	r3, [r4, r2]
 8002092:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsie i" : : : "memory");
 8002094:	b662      	cpsie	i
  /* USER CODE BEGIN FOC_CalcCurrRef 0 */

  /* USER CODE END FOC_CalcCurrRef 0 */
  MC_ControlMode_t mode;

  mode = MCI_GetControlMode( &Mci[bMotor] );
 8002096:	202c      	movs	r0, #44	; 0x2c
 8002098:	4368      	muls	r0, r5
 800209a:	4b0f      	ldr	r3, [pc, #60]	; (80020d8 <FOC_CalcCurrRef+0x5c>)
 800209c:	18c0      	adds	r0, r0, r3
 800209e:	f7ff fc9c 	bl	80019da <MCI_GetControlMode>
  if (INTERNAL == FOCVars[bMotor].bDriveInput
 80020a2:	1d63      	adds	r3, r4, #5
 80020a4:	7fdb      	ldrb	r3, [r3, #31]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d10a      	bne.n	80020c0 <FOC_CalcCurrRef+0x44>
               && (mode != MCM_OPEN_LOOP_VOLTAGE_MODE && mode != MCM_OPEN_LOOP_CURRENT_MODE))
 80020aa:	3801      	subs	r0, #1
 80020ac:	b2c0      	uxtb	r0, r0
 80020ae:	2801      	cmp	r0, #1
 80020b0:	d906      	bls.n	80020c0 <FOC_CalcCurrRef+0x44>
  {
    FOCVars[bMotor].hTeref = STC_CalcTorqueReference(pSTC[bMotor]);
 80020b2:	4b0a      	ldr	r3, [pc, #40]	; (80020dc <FOC_CalcCurrRef+0x60>)
 80020b4:	00aa      	lsls	r2, r5, #2
 80020b6:	58d0      	ldr	r0, [r2, r3]
 80020b8:	f004 fa37 	bl	800652a <STC_CalcTorqueReference>
 80020bc:	0007      	movs	r7, r0
 80020be:	83e0      	strh	r0, [r4, #30]
  __ASM volatile ("cpsid i" : : : "memory");
 80020c0:	b672      	cpsid	i
  }

  /* Enter critical section */
  /* Disable interrupts to avoid any interruption during Iqd reference restoring */
  __disable_irq();
  FOCVars[bMotor].Iqdref = IqdTmp;
 80020c2:	2326      	movs	r3, #38	; 0x26
 80020c4:	436b      	muls	r3, r5
 80020c6:	18f6      	adds	r6, r6, r3
 80020c8:	9b01      	ldr	r3, [sp, #4]
 80020ca:	8237      	strh	r7, [r6, #16]
 80020cc:	8273      	strh	r3, [r6, #18]
  __ASM volatile ("cpsie i" : : : "memory");
 80020ce:	b662      	cpsie	i
  /* Exit critical section */
  __enable_irq();
  /* USER CODE BEGIN FOC_CalcCurrRef 1 */

  /* USER CODE END FOC_CalcCurrRef 1 */
}
 80020d0:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80020d2:	46c0      	nop			; (mov r8, r8)
 80020d4:	200006a4 	.word	0x200006a4
 80020d8:	200000d0 	.word	0x200000d0
 80020dc:	200002c8 	.word	0x200002c8

080020e0 <TSK_MediumFrequencyTaskM1>:
  int16_t wAux = 0;
 80020e0:	2300      	movs	r3, #0
{
 80020e2:	b5f0      	push	{r4, r5, r6, r7, lr}
  mode = MCI_GetControlMode(&Mci[M1]);
 80020e4:	4c6c      	ldr	r4, [pc, #432]	; (8002298 <TSK_MediumFrequencyTaskM1+0x1b8>)
{
 80020e6:	b085      	sub	sp, #20
  int16_t wAux = 0;
 80020e8:	ad03      	add	r5, sp, #12
  mode = MCI_GetControlMode(&Mci[M1]);
 80020ea:	0020      	movs	r0, r4
  int16_t wAux = 0;
 80020ec:	802b      	strh	r3, [r5, #0]
  mode = MCI_GetControlMode(&Mci[M1]);
 80020ee:	f7ff fc74 	bl	80019da <MCI_GetControlMode>
  bool IsSpeedReliable = HALL_CalcAvrgMecSpeedUnit(&HALL_M1, &wAux);
 80020f2:	4f6a      	ldr	r7, [pc, #424]	; (800229c <TSK_MediumFrequencyTaskM1+0x1bc>)
 80020f4:	0029      	movs	r1, r5
  mode = MCI_GetControlMode(&Mci[M1]);
 80020f6:	9001      	str	r0, [sp, #4]
  bool IsSpeedReliable = HALL_CalcAvrgMecSpeedUnit(&HALL_M1, &wAux);
 80020f8:	0038      	movs	r0, r7
 80020fa:	f7fe ff61 	bl	8000fc0 <HALL_CalcAvrgMecSpeedUnit>
  PQD_CalcElMotorPower(pMPM[M1]);
 80020fe:	4b68      	ldr	r3, [pc, #416]	; (80022a0 <TSK_MediumFrequencyTaskM1+0x1c0>)
  bool IsSpeedReliable = HALL_CalcAvrgMecSpeedUnit(&HALL_M1, &wAux);
 8002100:	0005      	movs	r5, r0
  PQD_CalcElMotorPower(pMPM[M1]);
 8002102:	6818      	ldr	r0, [r3, #0]
 8002104:	f004 f93a 	bl	800637c <PQD_CalcElMotorPower>
  if (MCI_GetCurrentFaults(&Mci[M1]) == MC_NO_FAULTS)
 8002108:	0020      	movs	r0, r4
 800210a:	f7ff fc16 	bl	800193a <MCI_GetCurrentFaults>
 800210e:	1d26      	adds	r6, r4, #4
    Mci[M1].State = FAULT_NOW;
 8002110:	230a      	movs	r3, #10
  if (MCI_GetCurrentFaults(&Mci[M1]) == MC_NO_FAULTS)
 8002112:	2800      	cmp	r0, #0
 8002114:	d000      	beq.n	8002118 <TSK_MediumFrequencyTaskM1+0x38>
 8002116:	e0bc      	b.n	8002292 <TSK_MediumFrequencyTaskM1+0x1b2>
    if (MCI_GetOccurredFaults(&Mci[M1]) == MC_NO_FAULTS)
 8002118:	0020      	movs	r0, r4
 800211a:	f7ff fc0c 	bl	8001936 <MCI_GetOccurredFaults>
 800211e:	2800      	cmp	r0, #0
 8002120:	d000      	beq.n	8002124 <TSK_MediumFrequencyTaskM1+0x44>
 8002122:	e0b5      	b.n	8002290 <TSK_MediumFrequencyTaskM1+0x1b0>
      switch (Mci[M1].State)
 8002124:	7ff0      	ldrb	r0, [r6, #31]
 8002126:	2811      	cmp	r0, #17
 8002128:	d833      	bhi.n	8002192 <TSK_MediumFrequencyTaskM1+0xb2>
 800212a:	f7fd fff7 	bl	800011c <__gnu_thumb1_case_uqi>
 800212e:	3209      	.short	0x3209
 8002130:	32323232 	.word	0x32323232
 8002134:	32a23281 	.word	0x32a23281
 8002138:	3232a8ae 	.word	0x3232a8ae
 800213c:	2b4d3232 	.word	0x2b4d3232
          if ((MCI_START == Mci[M1].DirectCommand) || (MCI_MEASURE_OFFSETS == Mci[M1].DirectCommand))
 8002140:	1ce3      	adds	r3, r4, #3
 8002142:	7fd9      	ldrb	r1, [r3, #31]
 8002144:	2302      	movs	r3, #2
 8002146:	4399      	bics	r1, r3
 8002148:	2901      	cmp	r1, #1
 800214a:	d122      	bne.n	8002192 <TSK_MediumFrequencyTaskM1+0xb2>
            if (pwmcHandle[M1]->offsetCalibStatus == false)
 800214c:	4d55      	ldr	r5, [pc, #340]	; (80022a4 <TSK_MediumFrequencyTaskM1+0x1c4>)
 800214e:	3404      	adds	r4, #4
 8002150:	6828      	ldr	r0, [r5, #0]
 8002152:	0003      	movs	r3, r0
 8002154:	337f      	adds	r3, #127	; 0x7f
 8002156:	781b      	ldrb	r3, [r3, #0]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d105      	bne.n	8002168 <TSK_MediumFrequencyTaskM1+0x88>
              (void)PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_START);
 800215c:	0019      	movs	r1, r3
 800215e:	f000 fbde 	bl	800291e <PWMC_CurrentReadingCalibr>
              Mci[M1].State = OFFSET_CALIB;
 8002162:	2311      	movs	r3, #17
          Mci[M1].State = FAULT_OVER;
 8002164:	77e3      	strb	r3, [r4, #31]
          break;
 8002166:	e014      	b.n	8002192 <TSK_MediumFrequencyTaskM1+0xb2>
              pwmcHandle[M1]->OffCalibrWaitTimeCounter = 1u;
 8002168:	0003      	movs	r3, r0
 800216a:	3360      	adds	r3, #96	; 0x60
 800216c:	8019      	strh	r1, [r3, #0]
              (void)PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC);
 800216e:	f000 fbd6 	bl	800291e <PWMC_CurrentReadingCalibr>
              R1_TurnOnLowSides(pwmcHandle[M1],M1_CHARGE_BOOT_CAP_DUTY_CYCLES);
 8002172:	6828      	ldr	r0, [r5, #0]
 8002174:	2100      	movs	r1, #0
 8002176:	f001 f8e9 	bl	800334c <R1_TurnOnLowSides>
              TSK_SetChargeBootCapDelayM1(M1_CHARGE_BOOT_CAP_TICKS);
 800217a:	2014      	movs	r0, #20
 800217c:	f7ff fdc4 	bl	8001d08 <TSK_SetChargeBootCapDelayM1>
                Mci[M1].State = CHARGE_BOOT_CAP;
 8002180:	2310      	movs	r3, #16
 8002182:	e7ef      	b.n	8002164 <TSK_MediumFrequencyTaskM1+0x84>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8002184:	1ce6      	adds	r6, r4, #3
 8002186:	7ff3      	ldrb	r3, [r6, #31]
 8002188:	2b05      	cmp	r3, #5
 800218a:	d104      	bne.n	8002196 <TSK_MediumFrequencyTaskM1+0xb6>
            TSK_MF_StopProcessing(M1);
 800218c:	2000      	movs	r0, #0
 800218e:	f7ff ff59 	bl	8002044 <TSK_MF_StopProcessing>
}
 8002192:	b005      	add	sp, #20
 8002194:	bdf0      	pop	{r4, r5, r6, r7, pc}
            if (PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC))
 8002196:	4d43      	ldr	r5, [pc, #268]	; (80022a4 <TSK_MediumFrequencyTaskM1+0x1c4>)
 8002198:	2101      	movs	r1, #1
 800219a:	6828      	ldr	r0, [r5, #0]
 800219c:	f000 fbbf 	bl	800291e <PWMC_CurrentReadingCalibr>
 80021a0:	2800      	cmp	r0, #0
 80021a2:	d0f6      	beq.n	8002192 <TSK_MediumFrequencyTaskM1+0xb2>
              if (MCI_MEASURE_OFFSETS == Mci[M1].DirectCommand)
 80021a4:	7ff3      	ldrb	r3, [r6, #31]
 80021a6:	2b03      	cmp	r3, #3
 80021a8:	d105      	bne.n	80021b6 <TSK_MediumFrequencyTaskM1+0xd6>
                FOC_Clear(M1);
 80021aa:	2000      	movs	r0, #0
 80021ac:	f7ff fe9c 	bl	8001ee8 <FOC_Clear>
            Mci[M1].DirectCommand = MCI_NO_COMMAND;
 80021b0:	2300      	movs	r3, #0
 80021b2:	8463      	strh	r3, [r4, #34]	; 0x22
 80021b4:	e7ed      	b.n	8002192 <TSK_MediumFrequencyTaskM1+0xb2>
                R1_TurnOnLowSides(pwmcHandle[M1],M1_CHARGE_BOOT_CAP_DUTY_CYCLES);
 80021b6:	2100      	movs	r1, #0
 80021b8:	6828      	ldr	r0, [r5, #0]
 80021ba:	f001 f8c7 	bl	800334c <R1_TurnOnLowSides>
                TSK_SetChargeBootCapDelayM1(M1_CHARGE_BOOT_CAP_TICKS);
 80021be:	2014      	movs	r0, #20
 80021c0:	f7ff fda2 	bl	8001d08 <TSK_SetChargeBootCapDelayM1>
                Mci[M1].State = CHARGE_BOOT_CAP;
 80021c4:	3404      	adds	r4, #4
 80021c6:	e7db      	b.n	8002180 <TSK_MediumFrequencyTaskM1+0xa0>
          if (MCI_STOP == Mci[M1].DirectCommand)
 80021c8:	1ce3      	adds	r3, r4, #3
 80021ca:	7fdb      	ldrb	r3, [r3, #31]
 80021cc:	2b05      	cmp	r3, #5
 80021ce:	d0dd      	beq.n	800218c <TSK_MediumFrequencyTaskM1+0xac>
            if (TSK_ChargeBootCapDelayHasElapsedM1())
 80021d0:	f7ff fda0 	bl	8001d14 <TSK_ChargeBootCapDelayHasElapsedM1>
 80021d4:	2800      	cmp	r0, #0
 80021d6:	d0dc      	beq.n	8002192 <TSK_MediumFrequencyTaskM1+0xb2>
              R1_SwitchOffPWM(pwmcHandle[M1]);
 80021d8:	4d32      	ldr	r5, [pc, #200]	; (80022a4 <TSK_MediumFrequencyTaskM1+0x1c4>)
 80021da:	6828      	ldr	r0, [r5, #0]
 80021dc:	f001 f9f6 	bl	80035cc <R1_SwitchOffPWM>
              HALL_Clear(&HALL_M1);
 80021e0:	0038      	movs	r0, r7
 80021e2:	f7fe fe7f 	bl	8000ee4 <HALL_Clear>
              FOC_Clear( M1 );
 80021e6:	2000      	movs	r0, #0
 80021e8:	f7ff fe7e 	bl	8001ee8 <FOC_Clear>
              if (mode == MCM_OPEN_LOOP_VOLTAGE_MODE || mode == MCM_OPEN_LOOP_CURRENT_MODE)
 80021ec:	9b01      	ldr	r3, [sp, #4]
 80021ee:	4e2e      	ldr	r6, [pc, #184]	; (80022a8 <TSK_MediumFrequencyTaskM1+0x1c8>)
 80021f0:	3b01      	subs	r3, #1
 80021f2:	b2db      	uxtb	r3, r3
 80021f4:	2b01      	cmp	r3, #1
 80021f6:	d80d      	bhi.n	8002214 <TSK_MediumFrequencyTaskM1+0x134>
                STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 80021f8:	492c      	ldr	r1, [pc, #176]	; (80022ac <TSK_MediumFrequencyTaskM1+0x1cc>)
 80021fa:	6830      	ldr	r0, [r6, #0]
 80021fc:	f004 f943 	bl	8006486 <STC_SetSpeedSensor>
              MCI_ExecBufferedCommands(&Mci[M1]); /* Exec the speed ramp after changing of the speed sensor */
 8002200:	0020      	movs	r0, r4
 8002202:	f7ff fb4a 	bl	800189a <MCI_ExecBufferedCommands>
              Mci[M1].State = RUN;
 8002206:	2306      	movs	r3, #6
 8002208:	3404      	adds	r4, #4
              PWMC_SwitchOnPWM(pwmcHandle[M1]);
 800220a:	6828      	ldr	r0, [r5, #0]
              Mci[M1].State = RUN;
 800220c:	77e3      	strb	r3, [r4, #31]
              PWMC_SwitchOnPWM(pwmcHandle[M1]);
 800220e:	f000 fb82 	bl	8002916 <PWMC_SwitchOnPWM>
 8002212:	e7be      	b.n	8002192 <TSK_MediumFrequencyTaskM1+0xb2>
                STC_SetSpeedSensor( pSTC[M1], &HALL_M1._Super );
 8002214:	0039      	movs	r1, r7
 8002216:	6830      	ldr	r0, [r6, #0]
 8002218:	f004 f935 	bl	8006486 <STC_SetSpeedSensor>
                FOC_InitAdditionalMethods(M1);
 800221c:	2000      	movs	r0, #0
 800221e:	f7ff ff2b 	bl	8002078 <FOC_InitAdditionalMethods>
                FOC_CalcCurrRef(M1);
 8002222:	2000      	movs	r0, #0
 8002224:	f7ff ff2a 	bl	800207c <FOC_CalcCurrRef>
                STC_ForceSpeedReferenceToCurrentSpeed( pSTC[M1]); /* Init the reference speed to current speed */
 8002228:	6830      	ldr	r0, [r6, #0]
 800222a:	f004 f9b0 	bl	800658e <STC_ForceSpeedReferenceToCurrentSpeed>
 800222e:	e7e7      	b.n	8002200 <TSK_MediumFrequencyTaskM1+0x120>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8002230:	1ce3      	adds	r3, r4, #3
 8002232:	7fdb      	ldrb	r3, [r3, #31]
 8002234:	2b05      	cmp	r3, #5
 8002236:	d0a9      	beq.n	800218c <TSK_MediumFrequencyTaskM1+0xac>
            MCI_ExecBufferedCommands(&Mci[M1]);
 8002238:	0020      	movs	r0, r4
 800223a:	f7ff fb2e 	bl	800189a <MCI_ExecBufferedCommands>
            if (mode != MCM_OPEN_LOOP_VOLTAGE_MODE && mode != MCM_OPEN_LOOP_CURRENT_MODE)
 800223e:	9b01      	ldr	r3, [sp, #4]
 8002240:	3b01      	subs	r3, #1
 8002242:	b2db      	uxtb	r3, r3
 8002244:	2b01      	cmp	r3, #1
 8002246:	d90a      	bls.n	800225e <TSK_MediumFrequencyTaskM1+0x17e>
              FOC_CalcCurrRef(M1);
 8002248:	2000      	movs	r0, #0
 800224a:	f7ff ff17 	bl	800207c <FOC_CalcCurrRef>
              if(!IsSpeedReliable)
 800224e:	2d00      	cmp	r5, #0
 8002250:	d19f      	bne.n	8002192 <TSK_MediumFrequencyTaskM1+0xb2>
                MCI_FaultProcessing(&Mci[M1], MC_SPEED_FDBK, 0);
 8002252:	002a      	movs	r2, r5
 8002254:	2120      	movs	r1, #32
 8002256:	0020      	movs	r0, r4
 8002258:	f7ff fb17 	bl	800188a <MCI_FaultProcessing>
 800225c:	e799      	b.n	8002192 <TSK_MediumFrequencyTaskM1+0xb2>
              VSS_CalcAvrgMecSpeedUnit( &VirtualSpeedSensorM1, &hForcedMecSpeedUnit);
 800225e:	ab02      	add	r3, sp, #8
 8002260:	1d99      	adds	r1, r3, #6
 8002262:	4812      	ldr	r0, [pc, #72]	; (80022ac <TSK_MediumFrequencyTaskM1+0x1cc>)
 8002264:	f004 f9f4 	bl	8006650 <VSS_CalcAvrgMecSpeedUnit>
              OL_Calc(pOpenLoop[M1]);
 8002268:	4b11      	ldr	r3, [pc, #68]	; (80022b0 <TSK_MediumFrequencyTaskM1+0x1d0>)
 800226a:	6818      	ldr	r0, [r3, #0]
 800226c:	f003 fff6 	bl	800625c <OL_Calc>
 8002270:	e78f      	b.n	8002192 <TSK_MediumFrequencyTaskM1+0xb2>
          if (TSK_StopPermanencyTimeHasElapsedM1())
 8002272:	f7ff fd5d 	bl	8001d30 <TSK_StopPermanencyTimeHasElapsedM1>
 8002276:	2800      	cmp	r0, #0
 8002278:	d100      	bne.n	800227c <TSK_MediumFrequencyTaskM1+0x19c>
 800227a:	e78a      	b.n	8002192 <TSK_MediumFrequencyTaskM1+0xb2>
 800227c:	e798      	b.n	80021b0 <TSK_MediumFrequencyTaskM1+0xd0>
          if (MCI_ACK_FAULTS == Mci[M1].DirectCommand)
 800227e:	1ce3      	adds	r3, r4, #3
 8002280:	7fdb      	ldrb	r3, [r3, #31]
 8002282:	2b02      	cmp	r3, #2
 8002284:	d000      	beq.n	8002288 <TSK_MediumFrequencyTaskM1+0x1a8>
 8002286:	e784      	b.n	8002192 <TSK_MediumFrequencyTaskM1+0xb2>
 8002288:	e792      	b.n	80021b0 <TSK_MediumFrequencyTaskM1+0xd0>
          Mci[M1].State = FAULT_OVER;
 800228a:	230b      	movs	r3, #11
 800228c:	3404      	adds	r4, #4
 800228e:	e769      	b.n	8002164 <TSK_MediumFrequencyTaskM1+0x84>
      Mci[M1].State = FAULT_OVER;
 8002290:	230b      	movs	r3, #11
    Mci[M1].State = FAULT_NOW;
 8002292:	77f3      	strb	r3, [r6, #31]
}
 8002294:	e77d      	b.n	8002192 <TSK_MediumFrequencyTaskM1+0xb2>
 8002296:	46c0      	nop			; (mov r8, r8)
 8002298:	200000d0 	.word	0x200000d0
 800229c:	20000004 	.word	0x20000004
 80022a0:	200002bc 	.word	0x200002bc
 80022a4:	200006d0 	.word	0x200006d0
 80022a8:	200002c8 	.word	0x200002c8
 80022ac:	200002f4 	.word	0x200002f4
 80022b0:	200006dc 	.word	0x200006dc

080022b4 <FOC_HighFrequencyTask>:
  * subsystem (see the state machine(s)).
  *
  * @retval Number of the  motor instance which FOC loop was executed.
  */
__weak uint8_t FOC_HighFrequencyTask(uint8_t bMotorNbr)
{
 80022b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022b6:	b08b      	sub	sp, #44	; 0x2c
 80022b8:	9003      	str	r0, [sp, #12]
  uint16_t hFOCreturn;
  /* USER CODE BEGIN HighFrequencyTask 0 */

  /* USER CODE END HighFrequencyTask 0 */

  (void)HALL_CalcElAngle(&HALL_M1);
 80022ba:	4843      	ldr	r0, [pc, #268]	; (80023c8 <FOC_HighFrequencyTask+0x114>)
 80022bc:	f7fe fe3a 	bl	8000f34 <HALL_CalcElAngle>
  int16_t hElAngle;
  uint16_t hCodeError;
  SpeednPosFdbk_Handle_t *speedHandle;
  MC_ControlMode_t mode;

  mode = MCI_GetControlMode( &Mci[M1] );
 80022c0:	4842      	ldr	r0, [pc, #264]	; (80023cc <FOC_HighFrequencyTask+0x118>)
 80022c2:	f7ff fb8a 	bl	80019da <MCI_GetControlMode>
  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
 80022c6:	4b42      	ldr	r3, [pc, #264]	; (80023d0 <FOC_HighFrequencyTask+0x11c>)
  mode = MCI_GetControlMode( &Mci[M1] );
 80022c8:	0005      	movs	r5, r0
 80022ca:	681b      	ldr	r3, [r3, #0]
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctGetPhaseCurrents(pHandle, Iab);
 80022cc:	a907      	add	r1, sp, #28
static inline int16_t SPD_GetElAngle(const SpeednPosFdbk_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->hElAngle);
#else
  return (pHandle->hElAngle);
 80022ce:	695b      	ldr	r3, [r3, #20]
 80022d0:	2604      	movs	r6, #4
 80022d2:	5f9e      	ldrsh	r6, [r3, r6]
  hElAngle = SPD_GetElAngle(speedHandle);
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 80022d4:	4b3f      	ldr	r3, [pc, #252]	; (80023d4 <FOC_HighFrequencyTask+0x120>)
 80022d6:	6818      	ldr	r0, [r3, #0]
 80022d8:	6803      	ldr	r3, [r0, #0]
 80022da:	4798      	blx	r3
  RCM_ExecNextConv();
 80022dc:	f002 f864 	bl	80043a8 <RCM_ExecNextConv>
  Ialphabeta = MCM_Clarke(Iab);
 80022e0:	9807      	ldr	r0, [sp, #28]
 80022e2:	f7ff fc0f 	bl	8001b04 <MCM_Clarke>
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 80022e6:	0031      	movs	r1, r6
  Ialphabeta = MCM_Clarke(Iab);
 80022e8:	9008      	str	r0, [sp, #32]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 80022ea:	f7ff fc7b 	bl	8001be4 <MCM_Park>
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 80022ee:	4f3a      	ldr	r7, [pc, #232]	; (80023d8 <FOC_HighFrequencyTask+0x124>)
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 80022f0:	9005      	str	r0, [sp, #20]
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 80022f2:	2310      	movs	r3, #16
 80022f4:	5ef9      	ldrsh	r1, [r7, r3]
 80022f6:	4b39      	ldr	r3, [pc, #228]	; (80023dc <FOC_HighFrequencyTask+0x128>)
 80022f8:	b200      	sxth	r0, r0
 80022fa:	1a09      	subs	r1, r1, r0
 80022fc:	6818      	ldr	r0, [r3, #0]
 80022fe:	f004 f801 	bl	8006304 <PI_Controller>
  Vqd.d = PI_Controller(pPIDId[M1], (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 8002302:	2312      	movs	r3, #18
 8002304:	5ef9      	ldrsh	r1, [r7, r3]
 8002306:	ab05      	add	r3, sp, #20
 8002308:	2202      	movs	r2, #2
 800230a:	5e9b      	ldrsh	r3, [r3, r2]
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 800230c:	0004      	movs	r4, r0
  Vqd.d = PI_Controller(pPIDId[M1], (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 800230e:	1ac9      	subs	r1, r1, r3
 8002310:	4b33      	ldr	r3, [pc, #204]	; (80023e0 <FOC_HighFrequencyTask+0x12c>)
 8002312:	af06      	add	r7, sp, #24
 8002314:	6818      	ldr	r0, [r3, #0]
 8002316:	f003 fff5 	bl	8006304 <PI_Controller>
  if (mode == MCM_OPEN_LOOP_VOLTAGE_MODE)
 800231a:	2d01      	cmp	r5, #1
 800231c:	d105      	bne.n	800232a <FOC_HighFrequencyTask+0x76>
  {
    Vqd = OL_VqdConditioning(pOpenLoop[M1]);
 800231e:	4b31      	ldr	r3, [pc, #196]	; (80023e4 <FOC_HighFrequencyTask+0x130>)
 8002320:	6818      	ldr	r0, [r3, #0]
 8002322:	f003 ff96 	bl	8006252 <OL_VqdConditioning>
 8002326:	b204      	sxth	r4, r0
 8002328:	1400      	asrs	r0, r0, #16
  }
  else
  {
    /* Nothing to do */
  }
  Vqd = Circle_Limitation(&CircleLimitationM1, Vqd);
 800232a:	803c      	strh	r4, [r7, #0]
 800232c:	8078      	strh	r0, [r7, #2]
 800232e:	9906      	ldr	r1, [sp, #24]
 8002330:	482d      	ldr	r0, [pc, #180]	; (80023e8 <FOC_HighFrequencyTask+0x134>)
 8002332:	f003 ff39 	bl	80061a8 <Circle_Limitation>
 8002336:	b203      	sxth	r3, r0
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8002338:	0031      	movs	r1, r6
  Vqd = Circle_Limitation(&CircleLimitationM1, Vqd);
 800233a:	9301      	str	r3, [sp, #4]
 800233c:	1403      	asrs	r3, r0, #16
 800233e:	9302      	str	r3, [sp, #8]
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8002340:	f7ff fc94 	bl	8001c6c <MCM_Rev_Park>
 8002344:	9009      	str	r0, [sp, #36]	; 0x24
  RCM_ReadOngoingConv();
 8002346:	f002 f865 	bl	8004414 <RCM_ReadOngoingConv>
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 800234a:	4c22      	ldr	r4, [pc, #136]	; (80023d4 <FOC_HighFrequencyTask+0x120>)
 800234c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800234e:	6820      	ldr	r0, [r4, #0]
 8002350:	f000 f9d0 	bl	80026f4 <PWMC_SetPhaseVoltage>
  PWMC_CalcPhaseCurrentsEst(pwmcHandle[M1],Iqd, hElAngle);
 8002354:	0032      	movs	r2, r6
 8002356:	9905      	ldr	r1, [sp, #20]
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8002358:	0005      	movs	r5, r0
  PWMC_CalcPhaseCurrentsEst(pwmcHandle[M1],Iqd, hElAngle);
 800235a:	6820      	ldr	r0, [r4, #0]
 800235c:	f000 fafc 	bl	8002958 <PWMC_CalcPhaseCurrentsEst>

  FOCVars[M1].Vqd = Vqd;
 8002360:	4c1d      	ldr	r4, [pc, #116]	; (80023d8 <FOC_HighFrequencyTask+0x124>)
 8002362:	9b01      	ldr	r3, [sp, #4]
  FOCVars[M1].Iab = Iab;
 8002364:	2204      	movs	r2, #4
  FOCVars[M1].Vqd = Vqd;
 8002366:	82e3      	strh	r3, [r4, #22]
 8002368:	9b02      	ldr	r3, [sp, #8]
  FOCVars[M1].Iab = Iab;
 800236a:	a907      	add	r1, sp, #28
  FOCVars[M1].Vqd = Vqd;
 800236c:	8323      	strh	r3, [r4, #24]
  FOCVars[M1].Iab = Iab;
 800236e:	0020      	movs	r0, r4
 8002370:	f004 fa18 	bl	80067a4 <memcpy>
  FOCVars[M1].Ialphabeta = Ialphabeta;
 8002374:	2204      	movs	r2, #4
 8002376:	a908      	add	r1, sp, #32
 8002378:	1d20      	adds	r0, r4, #4
 800237a:	f004 fa13 	bl	80067a4 <memcpy>
  FOCVars[M1].Iqd = Iqd;
 800237e:	0020      	movs	r0, r4
 8002380:	2204      	movs	r2, #4
 8002382:	a905      	add	r1, sp, #20
 8002384:	300c      	adds	r0, #12
 8002386:	f004 fa0d 	bl	80067a4 <memcpy>
  FOCVars[M1].Valphabeta = Valphabeta;
 800238a:	0020      	movs	r0, r4
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 800238c:	af09      	add	r7, sp, #36	; 0x24
  FOCVars[M1].Valphabeta = Valphabeta;
 800238e:	2204      	movs	r2, #4
 8002390:	0039      	movs	r1, r7
 8002392:	301a      	adds	r0, #26
 8002394:	f004 fa06 	bl	80067a4 <memcpy>
  FOCVars[M1].hElAngle = hElAngle;
 8002398:	480c      	ldr	r0, [pc, #48]	; (80023cc <FOC_HighFrequencyTask+0x118>)
 800239a:	8426      	strh	r6, [r4, #32]
  if(hFOCreturn == MC_DURATION)
 800239c:	2d01      	cmp	r5, #1
 800239e:	d106      	bne.n	80023ae <FOC_HighFrequencyTask+0xfa>
    MCI_FaultProcessing(&Mci[M1], MC_DURATION, 0);
 80023a0:	2200      	movs	r2, #0
 80023a2:	0029      	movs	r1, r5
 80023a4:	f7ff fa71 	bl	800188a <MCI_FaultProcessing>
}
 80023a8:	9803      	ldr	r0, [sp, #12]
 80023aa:	b00b      	add	sp, #44	; 0x2c
 80023ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if(RUN == Mci[M1].State)
 80023ae:	3004      	adds	r0, #4
 80023b0:	7fc3      	ldrb	r3, [r0, #31]
 80023b2:	2b06      	cmp	r3, #6
 80023b4:	d1f8      	bne.n	80023a8 <FOC_HighFrequencyTask+0xf4>
 80023b6:	4b04      	ldr	r3, [pc, #16]	; (80023c8 <FOC_HighFrequencyTask+0x114>)
      (void)VSS_CalcElAngle(&VirtualSpeedSensorM1, &hObsAngle);
 80023b8:	0039      	movs	r1, r7
      int16_t hObsAngle = SPD_GetElAngle(&HALL_M1._Super);
 80023ba:	889b      	ldrh	r3, [r3, #4]
      (void)VSS_CalcElAngle(&VirtualSpeedSensorM1, &hObsAngle);
 80023bc:	480b      	ldr	r0, [pc, #44]	; (80023ec <FOC_HighFrequencyTask+0x138>)
      int16_t hObsAngle = SPD_GetElAngle(&HALL_M1._Super);
 80023be:	803b      	strh	r3, [r7, #0]
      (void)VSS_CalcElAngle(&VirtualSpeedSensorM1, &hObsAngle);
 80023c0:	f004 f8f3 	bl	80065aa <VSS_CalcElAngle>
 80023c4:	e7f0      	b.n	80023a8 <FOC_HighFrequencyTask+0xf4>
 80023c6:	46c0      	nop			; (mov r8, r8)
 80023c8:	20000004 	.word	0x20000004
 80023cc:	200000d0 	.word	0x200000d0
 80023d0:	200002c8 	.word	0x200002c8
 80023d4:	200006d0 	.word	0x200006d0
 80023d8:	200006a4 	.word	0x200006a4
 80023dc:	200002c4 	.word	0x200002c4
 80023e0:	200002c0 	.word	0x200002c0
 80023e4:	200006dc 	.word	0x200006dc
 80023e8:	20000000 	.word	0x20000000
 80023ec:	200002f4 	.word	0x200002f4

080023f0 <RI_SetRegCommandParser>:
  * @param  txSyncFreeSpace Space available for synchronous transmission
  *
  * @retval Returns #MCP_CMD_OK if the command is acknowledged and #MCP_CMD_NOK if not.
  */
uint8_t RI_SetRegCommandParser (MCP_Handle_t * pHandle, uint16_t txSyncFreeSpace)
{
 80023f0:	b5f0      	push	{r4, r5, r6, r7, lr}
  else
  {
#endif
    uint16_t * dataElementID;
    uint8_t * rxData = pHandle->rxBuffer;
    uint8_t * txData = pHandle->txBuffer;
 80023f2:	6883      	ldr	r3, [r0, #8]
{
 80023f4:	b08b      	sub	sp, #44	; 0x2c
 80023f6:	9103      	str	r1, [sp, #12]
    uint8_t * txData = pHandle->txBuffer;
 80023f8:	9304      	str	r3, [sp, #16]
    int16_t rxLength = pHandle->rxLength;
 80023fa:	230c      	movs	r3, #12
 80023fc:	5ec2      	ldrsh	r2, [r0, r3]
{
 80023fe:	0004      	movs	r4, r0
    uint8_t * rxData = pHandle->rxBuffer;
 8002400:	6841      	ldr	r1, [r0, #4]
    uint16_t size = 0U;
 8002402:	200e      	movs	r0, #14
 8002404:	2300      	movs	r3, #0
 8002406:	ad04      	add	r5, sp, #16
 8002408:	1940      	adds	r0, r0, r5
 800240a:	8003      	strh	r3, [r0, #0]
    uint8_t accessResult;

    uint16_t regID;
    uint8_t typeID;
    uint8_t motorID;
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 800240c:	4829      	ldr	r0, [pc, #164]	; (80024b4 <RI_SetRegCommandParser+0xc4>)
    uint8_t number_of_item =0;
    pHandle->txLength = 0;
 800240e:	81e3      	strh	r3, [r4, #14]
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 8002410:	9008      	str	r0, [sp, #32]
 8002412:	4829      	ldr	r0, [pc, #164]	; (80024b8 <RI_SetRegCommandParser+0xc8>)
    uint8_t number_of_item =0;
 8002414:	9302      	str	r3, [sp, #8]
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 8002416:	9009      	str	r0, [sp, #36]	; 0x24

    while (rxLength > 0)
 8002418:	001d      	movs	r5, r3
 800241a:	2a00      	cmp	r2, #0
 800241c:	dc05      	bgt.n	800242a <RI_SetRegCommandParser+0x3a>
          }
        }
      }
    }
    /* If all accesses are fine, just one global MCP_CMD_OK is required*/
    if (MCP_CMD_OK == retVal)
 800241e:	2b00      	cmp	r3, #0
 8002420:	d100      	bne.n	8002424 <RI_SetRegCommandParser+0x34>
    {
      pHandle->txLength = 0;
 8002422:	81e3      	strh	r3, [r4, #14]
    }
  #ifdef NULL_PTR_CHECK_REG_INT
  }
#endif
  return (retVal);
}
 8002424:	0028      	movs	r0, r5
 8002426:	b00b      	add	sp, #44	; 0x2c
 8002428:	bdf0      	pop	{r4, r5, r6, r7, pc}
      regID = *dataElementID & REG_MASK;
 800242a:	8808      	ldrh	r0, [r1, #0]
      rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next data
 800242c:	1c8e      	adds	r6, r1, #2
      if (motorID > NBR_OF_MOTORS)
 800242e:	2106      	movs	r1, #6
      number_of_item ++;
 8002430:	9b02      	ldr	r3, [sp, #8]
 8002432:	3301      	adds	r3, #1
 8002434:	b2db      	uxtb	r3, r3
 8002436:	9302      	str	r3, [sp, #8]
      typeID = (uint8_t)*dataElementID & TYPE_MASK;
 8002438:	b2c3      	uxtb	r3, r0
      if (motorID > NBR_OF_MOTORS)
 800243a:	4208      	tst	r0, r1
 800243c:	d138      	bne.n	80024b0 <RI_SetRegCommandParser+0xc0>
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 800243e:	3a02      	subs	r2, #2
 8002440:	b291      	uxth	r1, r2
      regID = *dataElementID & REG_MASK;
 8002442:	2707      	movs	r7, #7
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 8002444:	9105      	str	r1, [sp, #20]
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 8002446:	2138      	movs	r1, #56	; 0x38
 8002448:	b212      	sxth	r2, r2
 800244a:	4019      	ands	r1, r3
 800244c:	403b      	ands	r3, r7
 800244e:	9200      	str	r2, [sp, #0]
 8002450:	009b      	lsls	r3, r3, #2
 8002452:	aa08      	add	r2, sp, #32
 8002454:	43b8      	bics	r0, r7
 8002456:	589f      	ldr	r7, [r3, r2]
 8002458:	230e      	movs	r3, #14
 800245a:	aa04      	add	r2, sp, #16
 800245c:	189b      	adds	r3, r3, r2
 800245e:	0032      	movs	r2, r6
 8002460:	47b8      	blx	r7
        rxLength = (int16_t) (rxLength - size);
 8002462:	aa04      	add	r2, sp, #16
 8002464:	89d1      	ldrh	r1, [r2, #14]
 8002466:	9a05      	ldr	r2, [sp, #20]
        rxData = rxData+size;
 8002468:	1876      	adds	r6, r6, r1
        rxLength = (int16_t) (rxLength - size);
 800246a:	1a52      	subs	r2, r2, r1
        if ((1U == number_of_item) && (0 == rxLength))
 800246c:	9902      	ldr	r1, [sp, #8]
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 800246e:	0003      	movs	r3, r0
        rxLength = (int16_t) (rxLength - size);
 8002470:	b212      	sxth	r2, r2
        if ((1U == number_of_item) && (0 == rxLength))
 8002472:	2901      	cmp	r1, #1
 8002474:	d101      	bne.n	800247a <RI_SetRegCommandParser+0x8a>
 8002476:	2a00      	cmp	r2, #0
 8002478:	d018      	beq.n	80024ac <RI_SetRegCommandParser+0xbc>
          if (txSyncFreeSpace !=0 )
 800247a:	9b03      	ldr	r3, [sp, #12]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d013      	beq.n	80024a8 <RI_SetRegCommandParser+0xb8>
            *txData = accessResult;
 8002480:	9b04      	ldr	r3, [sp, #16]
 8002482:	7018      	strb	r0, [r3, #0]
            txData = txData+1;
 8002484:	3301      	adds	r3, #1
 8002486:	9304      	str	r3, [sp, #16]
            pHandle->txLength++;
 8002488:	89e3      	ldrh	r3, [r4, #14]
 800248a:	3301      	adds	r3, #1
 800248c:	81e3      	strh	r3, [r4, #14]
            txSyncFreeSpace--; /* decrement one by one no wraparound possible */
 800248e:	9b03      	ldr	r3, [sp, #12]
 8002490:	3b01      	subs	r3, #1
 8002492:	b29b      	uxth	r3, r3
 8002494:	9303      	str	r3, [sp, #12]
            retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 8002496:	002b      	movs	r3, r5
 8002498:	2800      	cmp	r0, #0
 800249a:	d007      	beq.n	80024ac <RI_SetRegCommandParser+0xbc>
            if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMAT))
 800249c:	2807      	cmp	r0, #7
 800249e:	d007      	beq.n	80024b0 <RI_SetRegCommandParser+0xc0>
 80024a0:	280a      	cmp	r0, #10
 80024a2:	d005      	beq.n	80024b0 <RI_SetRegCommandParser+0xc0>
            retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 80024a4:	2301      	movs	r3, #1
 80024a6:	e001      	b.n	80024ac <RI_SetRegCommandParser+0xbc>
            retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 80024a8:	2308      	movs	r3, #8
            rxLength = 0;
 80024aa:	9a03      	ldr	r2, [sp, #12]
 80024ac:	0031      	movs	r1, r6
 80024ae:	e7b3      	b.n	8002418 <RI_SetRegCommandParser+0x28>
              rxLength = 0;
 80024b0:	2200      	movs	r2, #0
 80024b2:	e7f7      	b.n	80024a4 <RI_SetRegCommandParser+0xb4>
 80024b4:	080038a1 	.word	0x080038a1
 80024b8:	08003965 	.word	0x08003965

080024bc <RI_GetRegCommandParser>:
  {
#endif
    uint16_t * dataElementID;
    uint8_t * rxData = pHandle->rxBuffer;
    uint8_t * txData = pHandle->txBuffer;
    uint16_t size = 0U;
 80024bc:	220e      	movs	r2, #14
{
 80024be:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint8_t * txData = pHandle->txBuffer;
 80024c0:	6883      	ldr	r3, [r0, #8]
{
 80024c2:	b08b      	sub	sp, #44	; 0x2c
    uint8_t * txData = pHandle->txBuffer;
 80024c4:	9303      	str	r3, [sp, #12]
    uint16_t size = 0U;
 80024c6:	2300      	movs	r3, #0
{
 80024c8:	0004      	movs	r4, r0
    uint16_t size = 0U;
 80024ca:	a804      	add	r0, sp, #16
 80024cc:	1812      	adds	r2, r2, r0
  uint8_t retVal = MCP_CMD_NOK;
 80024ce:	2001      	movs	r0, #1
    uint16_t size = 0U;
 80024d0:	8013      	strh	r3, [r2, #0]
    int16_t freeSpaceS16 = (int16_t) txSyncFreeSpace;

    uint16_t regID;
    uint8_t typeID;
    uint8_t motorID;
    uint8_t (*GetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_GetRegisterGlobal, &RI_GetRegisterMotor1};
 80024d2:	4a1e      	ldr	r2, [pc, #120]	; (800254c <RI_GetRegCommandParser+0x90>)
    pHandle->txLength = 0;
 80024d4:	81e3      	strh	r3, [r4, #14]
    uint8_t (*GetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_GetRegisterGlobal, &RI_GetRegisterMotor1};
 80024d6:	9208      	str	r2, [sp, #32]
 80024d8:	6863      	ldr	r3, [r4, #4]
 80024da:	4a1d      	ldr	r2, [pc, #116]	; (8002550 <RI_GetRegCommandParser+0x94>)
    uint16_t rxLength = pHandle->rxLength;
 80024dc:	89a5      	ldrh	r5, [r4, #12]
    int16_t freeSpaceS16 = (int16_t) txSyncFreeSpace;
 80024de:	b20f      	sxth	r7, r1
    uint8_t (*GetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_GetRegisterGlobal, &RI_GetRegisterMotor1};
 80024e0:	9209      	str	r2, [sp, #36]	; 0x24
    while (rxLength > 0U)
 80024e2:	9304      	str	r3, [sp, #16]
 80024e4:	2d00      	cmp	r5, #0
 80024e6:	d101      	bne.n	80024ec <RI_GetRegCommandParser+0x30>
    }
#ifdef NULL_PTR_CHECK_REG_INT
  }
#endif
  return (retVal);
}
 80024e8:	b00b      	add	sp, #44	; 0x2c
 80024ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (motorID > NBR_OF_MOTORS)
 80024ec:	2206      	movs	r2, #6
      regID = *dataElementID & REG_MASK;
 80024ee:	9b04      	ldr	r3, [sp, #16]
 80024f0:	8818      	ldrh	r0, [r3, #0]
      if (motorID > NBR_OF_MOTORS)
 80024f2:	4002      	ands	r2, r0
 80024f4:	9205      	str	r2, [sp, #20]
 80024f6:	2206      	movs	r2, #6
      typeID = (uint8_t)*dataElementID & TYPE_MASK;
 80024f8:	b2c3      	uxtb	r3, r0
      if (motorID > NBR_OF_MOTORS)
 80024fa:	4210      	tst	r0, r2
 80024fc:	d120      	bne.n	8002540 <RI_GetRegCommandParser+0x84>
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 80024fe:	2138      	movs	r1, #56	; 0x38
      regID = *dataElementID & REG_MASK;
 8002500:	3201      	adds	r2, #1
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 8002502:	4019      	ands	r1, r3
 8002504:	4013      	ands	r3, r2
 8002506:	4390      	bics	r0, r2
 8002508:	009b      	lsls	r3, r3, #2
 800250a:	aa08      	add	r2, sp, #32
 800250c:	9700      	str	r7, [sp, #0]
 800250e:	589b      	ldr	r3, [r3, r2]
 8002510:	aa04      	add	r2, sp, #16
 8002512:	001e      	movs	r6, r3
 8002514:	230e      	movs	r3, #14
 8002516:	189b      	adds	r3, r3, r2
 8002518:	9a03      	ldr	r2, [sp, #12]
 800251a:	47b0      	blx	r6
        if (retVal == MCP_CMD_OK )
 800251c:	2800      	cmp	r0, #0
 800251e:	d112      	bne.n	8002546 <RI_GetRegCommandParser+0x8a>
          txData = txData+size;
 8002520:	ab04      	add	r3, sp, #16
 8002522:	89db      	ldrh	r3, [r3, #14]
 8002524:	9a03      	ldr	r2, [sp, #12]
      rxLength = rxLength - MCP_ID_SIZE;
 8002526:	3d02      	subs	r5, #2
          txData = txData+size;
 8002528:	18d2      	adds	r2, r2, r3
 800252a:	9203      	str	r2, [sp, #12]
          pHandle->txLength += size;
 800252c:	89e2      	ldrh	r2, [r4, #14]
          freeSpaceS16 = freeSpaceS16-size;
 800252e:	1aff      	subs	r7, r7, r3
          pHandle->txLength += size;
 8002530:	189a      	adds	r2, r3, r2
      rxLength = rxLength - MCP_ID_SIZE;
 8002532:	b2ad      	uxth	r5, r5
          pHandle->txLength += size;
 8002534:	81e2      	strh	r2, [r4, #14]
          freeSpaceS16 = freeSpaceS16-size;
 8002536:	b23f      	sxth	r7, r7
 8002538:	9b04      	ldr	r3, [sp, #16]
 800253a:	3302      	adds	r3, #2
 800253c:	9304      	str	r3, [sp, #16]
 800253e:	e7d1      	b.n	80024e4 <RI_GetRegCommandParser+0x28>
        rxLength = 0;
 8002540:	2500      	movs	r5, #0
        retVal = MCP_CMD_NOK;
 8002542:	2001      	movs	r0, #1
 8002544:	e7f8      	b.n	8002538 <RI_GetRegCommandParser+0x7c>
          rxLength = 0;
 8002546:	9d05      	ldr	r5, [sp, #20]
 8002548:	e7f6      	b.n	8002538 <RI_GetRegCommandParser+0x7c>
 800254a:	46c0      	nop			; (mov r8, r8)
 800254c:	08003d11 	.word	0x08003d11
 8002550:	08003dc5 	.word	0x08003dc5

08002554 <MCP_ReceivedPacket>:
  * @brief  Parses the header from the received packet and call the required function depending on the command sent by the controller device.
  *
  * @param  pHandle Handler of the current instance of the MCP component
  */
void MCP_ReceivedPacket(MCP_Handle_t *pHandle)
{
 8002554:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    /* Nothing to do, txBuffer and txLength have not been modified */
  }
  else /* Length is 0, this is a request to send back the last packet */
  {
#endif
    packetHeader = (uint16_t *)pHandle->rxBuffer; //cstat !MISRAC2012-Rule-11.3
 8002556:	6841      	ldr	r1, [r0, #4]
    command = (uint16_t)(*packetHeader & CMD_MASK);
 8002558:	2307      	movs	r3, #7
 800255a:	880e      	ldrh	r6, [r1, #0]
{
 800255c:	0005      	movs	r5, r0
    command = (uint16_t)(*packetHeader & CMD_MASK);
 800255e:	0034      	movs	r4, r6
 8002560:	0032      	movs	r2, r6

    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 8002562:	2080      	movs	r0, #128	; 0x80
    command = (uint16_t)(*packetHeader & CMD_MASK);
 8002564:	439c      	bics	r4, r3
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 8002566:	33f8      	adds	r3, #248	; 0xf8
 8002568:	439a      	bics	r2, r3
 800256a:	0040      	lsls	r0, r0, #1
  uint8_t userCommand=0;
 800256c:	2300      	movs	r3, #0
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 800256e:	4282      	cmp	r2, r0
 8002570:	d102      	bne.n	8002578 <MCP_ReceivedPacket+0x24>
    {
      userCommand = ((uint8_t)(command & 0xF8U) >> 3U);
 8002572:	b2e4      	uxtb	r4, r4
 8002574:	08e3      	lsrs	r3, r4, #3
      command = MCP_USER_CMD;
 8002576:	0014      	movs	r4, r2
    {
      /* Nothing to do */
    }

    motorID = (uint8_t)((*packetHeader - 1U) & MOTOR_MASK);
    MCI_Handle_t *pMCI = &Mci[motorID];
 8002578:	2207      	movs	r2, #7
    motorID = (uint8_t)((*packetHeader - 1U) & MOTOR_MASK);
 800257a:	3e01      	subs	r6, #1
    MCI_Handle_t *pMCI = &Mci[motorID];
 800257c:	4016      	ands	r6, r2
 800257e:	3225      	adds	r2, #37	; 0x25
 8002580:	4356      	muls	r6, r2

    /* Removing MCP Header from RxBuffer */
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8002582:	89a8      	ldrh	r0, [r5, #12]
    MCI_Handle_t *pMCI = &Mci[motorID];
 8002584:	4a3f      	ldr	r2, [pc, #252]	; (8002684 <MCP_ReceivedPacket+0x130>)
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8002586:	3802      	subs	r0, #2
    MCI_Handle_t *pMCI = &Mci[motorID];
 8002588:	18b6      	adds	r6, r6, r2
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 800258a:	b280      	uxth	r0, r0
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;

    /* Commands requiering payload response must be aware of space available for the payload */
    /* Last byte is reserved for MCP response*/
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 800258c:	682a      	ldr	r2, [r5, #0]
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;
 800258e:	3102      	adds	r1, #2
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8002590:	81a8      	strh	r0, [r5, #12]
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;
 8002592:	6069      	str	r1, [r5, #4]
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8002594:	8992      	ldrh	r2, [r2, #12]
 8002596:	3a01      	subs	r2, #1
 8002598:	b297      	uxth	r7, r2
 800259a:	46bc      	mov	ip, r7

    /* Initialization of the tx length, command which send back data has to increment the txLength
     * (case of Read register) */
    pHandle->txLength = 0U;
 800259c:	2700      	movs	r7, #0
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 800259e:	b212      	sxth	r2, r2
    pHandle->txLength = 0U;
 80025a0:	81ef      	strh	r7, [r5, #14]

    switch (command)
 80025a2:	2c30      	cmp	r4, #48	; 0x30
 80025a4:	d052      	beq.n	800264c <MCP_ReceivedPacket+0xf8>
 80025a6:	d81d      	bhi.n	80025e4 <MCP_ReceivedPacket+0x90>
 80025a8:	2c18      	cmp	r4, #24
 80025aa:	d054      	beq.n	8002656 <MCP_ReceivedPacket+0x102>
 80025ac:	d80d      	bhi.n	80025ca <MCP_ReceivedPacket+0x76>
 80025ae:	2c08      	cmp	r4, #8
 80025b0:	d03e      	beq.n	8002630 <MCP_ReceivedPacket+0xdc>
 80025b2:	2c10      	cmp	r4, #16
 80025b4:	d042      	beq.n	800263c <MCP_ReceivedPacket+0xe8>
 80025b6:	42bc      	cmp	r4, r7
 80025b8:	d033      	beq.n	8002622 <MCP_ReceivedPacket+0xce>
 80025ba:	2702      	movs	r7, #2
      {
        MCPResponse = MCP_CMD_UNKNOWN;
        break;
      }
    }
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80025bc:	89eb      	ldrh	r3, [r5, #14]
 80025be:	68aa      	ldr	r2, [r5, #8]
 80025c0:	54d7      	strb	r7, [r2, r3]
    pHandle->txLength++;
 80025c2:	89eb      	ldrh	r3, [r5, #14]
 80025c4:	3301      	adds	r3, #1
 80025c6:	81eb      	strh	r3, [r5, #14]
#ifdef NULL_PTR_CHECK_MCP
  }
#endif
}
 80025c8:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    switch (command)
 80025ca:	2c20      	cmp	r4, #32
 80025cc:	d04a      	beq.n	8002664 <MCP_ReceivedPacket+0x110>
 80025ce:	2c28      	cmp	r4, #40	; 0x28
 80025d0:	d1f3      	bne.n	80025ba <MCP_ReceivedPacket+0x66>
        if (RUN == MCI_GetSTMState(pMCI))
 80025d2:	0030      	movs	r0, r6
 80025d4:	f7ff f9ac 	bl	8001930 <MCI_GetSTMState>
 80025d8:	2806      	cmp	r0, #6
 80025da:	d1ef      	bne.n	80025bc <MCP_ReceivedPacket+0x68>
          MCI_StopRamp(pMCI);
 80025dc:	0030      	movs	r0, r6
 80025de:	f7ff fa22 	bl	8001a26 <MCI_StopRamp>
 80025e2:	e7eb      	b.n	80025bc <MCP_ReceivedPacket+0x68>
    switch (command)
 80025e4:	2c68      	cmp	r4, #104	; 0x68
 80025e6:	d045      	beq.n	8002674 <MCP_ReceivedPacket+0x120>
 80025e8:	d807      	bhi.n	80025fa <MCP_ReceivedPacket+0xa6>
 80025ea:	2c38      	cmp	r4, #56	; 0x38
 80025ec:	d03e      	beq.n	800266c <MCP_ReceivedPacket+0x118>
 80025ee:	2c48      	cmp	r4, #72	; 0x48
 80025f0:	d1e3      	bne.n	80025ba <MCP_ReceivedPacket+0x66>
        MCI_Clear_Iqdref(pMCI);
 80025f2:	0030      	movs	r0, r6
 80025f4:	f7ff fa7e 	bl	8001af4 <MCI_Clear_Iqdref>
        break;
 80025f8:	e7e0      	b.n	80025bc <MCP_ReceivedPacket+0x68>
    switch (command)
 80025fa:	2c78      	cmp	r4, #120	; 0x78
 80025fc:	d023      	beq.n	8002646 <MCP_ReceivedPacket+0xf2>
 80025fe:	2680      	movs	r6, #128	; 0x80
 8002600:	0076      	lsls	r6, r6, #1
 8002602:	42b4      	cmp	r4, r6
 8002604:	d1d9      	bne.n	80025ba <MCP_ReceivedPacket+0x66>
          MCPResponse = MCP_ERROR_CALLBACK_NOT_REGISTRED;
 8002606:	270d      	movs	r7, #13
        if ((userCommand < MCP_USER_CALLBACK_MAX) && (MCP_UserCallBack[userCommand] != NULL))
 8002608:	2b01      	cmp	r3, #1
 800260a:	d8d7      	bhi.n	80025bc <MCP_ReceivedPacket+0x68>
 800260c:	4e1e      	ldr	r6, [pc, #120]	; (8002688 <MCP_ReceivedPacket+0x134>)
 800260e:	009b      	lsls	r3, r3, #2
 8002610:	599e      	ldr	r6, [r3, r6]
 8002612:	2e00      	cmp	r6, #0
 8002614:	d0d2      	beq.n	80025bc <MCP_ReceivedPacket+0x68>
          MCPResponse = MCP_UserCallBack[userCommand](pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace,
 8002616:	68ab      	ldr	r3, [r5, #8]
 8002618:	9300      	str	r3, [sp, #0]
 800261a:	002b      	movs	r3, r5
 800261c:	330e      	adds	r3, #14
 800261e:	47b0      	blx	r6
 8002620:	e00a      	b.n	8002638 <MCP_ReceivedPacket+0xe4>
        pHandle->txLength = 4U;
 8002622:	2304      	movs	r3, #4
        *pHandle->txBuffer = MCP_VERSION;
 8002624:	2201      	movs	r2, #1
        pHandle->txLength = 4U;
 8002626:	81eb      	strh	r3, [r5, #14]
        *pHandle->txBuffer = MCP_VERSION;
 8002628:	68ab      	ldr	r3, [r5, #8]
        MCPResponse = MCP_CMD_OK;
 800262a:	0027      	movs	r7, r4
        *pHandle->txBuffer = MCP_VERSION;
 800262c:	701a      	strb	r2, [r3, #0]
        break;
 800262e:	e7c5      	b.n	80025bc <MCP_ReceivedPacket+0x68>
        MCPResponse = RI_SetRegCommandParser(pHandle, (uint16_t)txSyncFreeSpace);
 8002630:	4661      	mov	r1, ip
 8002632:	0028      	movs	r0, r5
 8002634:	f7ff fedc 	bl	80023f0 <RI_SetRegCommandParser>
          MCPResponse = MCP_UserCallBack[userCommand](pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace,
 8002638:	0007      	movs	r7, r0
 800263a:	e7bf      	b.n	80025bc <MCP_ReceivedPacket+0x68>
        MCPResponse = RI_GetRegCommandParser(pHandle, (uint16_t)txSyncFreeSpace);
 800263c:	4661      	mov	r1, ip
 800263e:	0028      	movs	r0, r5
 8002640:	f7ff ff3c 	bl	80024bc <RI_GetRegCommandParser>
 8002644:	e7f8      	b.n	8002638 <MCP_ReceivedPacket+0xe4>
        HAL_NVIC_SystemReset();
 8002646:	f002 fbcd 	bl	8004de4 <HAL_NVIC_SystemReset>
        break;
 800264a:	e7b7      	b.n	80025bc <MCP_ReceivedPacket+0x68>
        if (IDLE == MCI_GetSTMState(pMCI))
 800264c:	0030      	movs	r0, r6
 800264e:	f7ff f96f 	bl	8001930 <MCI_GetSTMState>
 8002652:	2800      	cmp	r0, #0
 8002654:	d106      	bne.n	8002664 <MCP_ReceivedPacket+0x110>
          MCPResponse = (MCI_StartMotor(pMCI) == true) ? MCP_CMD_OK : MCP_CMD_NOK;
 8002656:	0030      	movs	r0, r6
 8002658:	f7ff f971 	bl	800193e <MCI_StartMotor>
 800265c:	2401      	movs	r4, #1
 800265e:	4044      	eors	r4, r0
 8002660:	b2e7      	uxtb	r7, r4
 8002662:	e7ab      	b.n	80025bc <MCP_ReceivedPacket+0x68>
          (void)MCI_StopMotor(pMCI);
 8002664:	0030      	movs	r0, r6
 8002666:	f7ff f982 	bl	800196e <MCI_StopMotor>
          MCPResponse = MCP_CMD_OK;
 800266a:	e7a7      	b.n	80025bc <MCP_ReceivedPacket+0x68>
        (void)MCI_FaultAcknowledged(pMCI);
 800266c:	0030      	movs	r0, r6
 800266e:	f7ff f99c 	bl	80019aa <MCI_FaultAcknowledged>
        break;
 8002672:	e7a3      	b.n	80025bc <MCP_ReceivedPacket+0x68>
        MCPResponse = MC_ProfilerCommand(pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace, &pHandle->txLength,
 8002674:	68ab      	ldr	r3, [r5, #8]
 8002676:	9300      	str	r3, [sp, #0]
 8002678:	002b      	movs	r3, r5
 800267a:	330e      	adds	r3, #14
 800267c:	f7ff f8c2 	bl	8001804 <MC_ProfilerCommand>
 8002680:	e7da      	b.n	8002638 <MCP_ReceivedPacket+0xe4>
 8002682:	46c0      	nop			; (mov r8, r8)
 8002684:	200000d0 	.word	0x200000d0
 8002688:	200007ec 	.word	0x200007ec

0800268c <MX_MotorControl_Init>:
 *
 * CubeMX calls this function after all peripherals initializations and
 * before the NVIC is configured
 */
__weak void MX_MotorControl_Init(void)
{
 800268c:	b510      	push	{r4, lr}
  /* Reconfigure the SysTick interrupt to fire every 500 us. */
  (void)HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / SYS_TICK_FREQUENCY);
 800268e:	f002 ff73 	bl	8005578 <HAL_RCC_GetHCLKFreq>
 8002692:	21fa      	movs	r1, #250	; 0xfa
 8002694:	00c9      	lsls	r1, r1, #3
 8002696:	f7fd fd4b 	bl	8000130 <__udivsi3>
 800269a:	f002 fbb1 	bl	8004e00 <HAL_SYSTICK_Config>
  HAL_NVIC_SetPriority(SysTick_IRQn, uwTickPrio, 0U);
 800269e:	2001      	movs	r0, #1
 80026a0:	4b05      	ldr	r3, [pc, #20]	; (80026b8 <MX_MotorControl_Init+0x2c>)
 80026a2:	2200      	movs	r2, #0
 80026a4:	6819      	ldr	r1, [r3, #0]
 80026a6:	4240      	negs	r0, r0
 80026a8:	f002 fb66 	bl	8004d78 <HAL_NVIC_SetPriority>

  /* Initialize the Motor Control Subsystem */
  MCboot(pMCI);
 80026ac:	4803      	ldr	r0, [pc, #12]	; (80026bc <MX_MotorControl_Init+0x30>)
 80026ae:	f7ff fb03 	bl	8001cb8 <MCboot>
  mc_lock_pins();
 80026b2:	f7ff fbdf 	bl	8001e74 <mc_lock_pins>
}
 80026b6:	bd10      	pop	{r4, pc}
 80026b8:	200003d8 	.word	0x200003d8
 80026bc:	200007f4 	.word	0x200007f4

080026c0 <waitForPolarizationEnd>:
  * @param  repCnt Repetition counter value.
  * @param  cnt Polarization counter value.
  */
//cstat !MISRAC2012-Rule-8.13
__weak void waitForPolarizationEnd(TIM_TypeDef *TIMx, uint16_t  *SWerror, uint8_t repCnt, volatile uint8_t *cnt)
{
 80026c0:	b5f0      	push	{r4, r5, r6, r7, lr}
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 80026c2:	2503      	movs	r5, #3
  {
#endif
    uint16_t hCalibrationPeriodCounter;
    uint16_t hMaxPeriodsNumber;

    hMaxPeriodsNumber = ((uint16_t)2 * NB_CONVERSIONS) * (((uint16_t)repCnt + 1U) >> 1);
 80026c4:	3201      	adds	r2, #1
 80026c6:	0854      	lsrs	r4, r2, #1
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 80026c8:	2702      	movs	r7, #2

    /* Wait for NB_CONVERSIONS to be executed */
    LL_TIM_ClearFlag_CC1(TIMx);
    hCalibrationPeriodCounter = 0u;
 80026ca:	2200      	movs	r2, #0
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 80026cc:	426d      	negs	r5, r5
    hMaxPeriodsNumber = ((uint16_t)2 * NB_CONVERSIONS) * (((uint16_t)repCnt + 1U) >> 1);
 80026ce:	0164      	lsls	r4, r4, #5
 80026d0:	6105      	str	r5, [r0, #16]
    while (*cnt < NB_CONVERSIONS)
 80026d2:	781e      	ldrb	r6, [r3, #0]
 80026d4:	2e0f      	cmp	r6, #15
 80026d6:	d80c      	bhi.n	80026f2 <waitForPolarizationEnd+0x32>
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 80026d8:	6906      	ldr	r6, [r0, #16]
 80026da:	423e      	tst	r6, r7
 80026dc:	d0f9      	beq.n	80026d2 <waitForPolarizationEnd+0x12>
    {
      if ((uint32_t)ERROR == LL_TIM_IsActiveFlag_CC1(TIMx))
      {
        LL_TIM_ClearFlag_CC1(TIMx);
        hCalibrationPeriodCounter++;
 80026de:	3201      	adds	r2, #1
 80026e0:	b292      	uxth	r2, r2
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 80026e2:	6105      	str	r5, [r0, #16]
        if (hCalibrationPeriodCounter >= hMaxPeriodsNumber)
 80026e4:	4294      	cmp	r4, r2
 80026e6:	d8f4      	bhi.n	80026d2 <waitForPolarizationEnd+0x12>
        {
          if (*cnt < NB_CONVERSIONS)
 80026e8:	781e      	ldrb	r6, [r3, #0]
 80026ea:	2e0f      	cmp	r6, #15
 80026ec:	d8f1      	bhi.n	80026d2 <waitForPolarizationEnd+0x12>
          {
            *SWerror = 1u;
 80026ee:	2301      	movs	r3, #1
 80026f0:	800b      	strh	r3, [r1, #0]
      }
    }
#ifdef NULL_PTR_CHECK_POW_COM
  }
#endif
  }
 80026f2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080026f4 <PWMC_SetPhaseVoltage>:
  * @param  Valfa_beta: Voltage Components expressed in the @f$(\alpha, \beta)@f$ reference frame.
  * @retval #MC_NO_ERROR if no error occurred or #MC_DURATION if the duty cycles were
  *         set too late for being taken into account in the next PWM cycle.
  */
__weak uint16_t PWMC_SetPhaseVoltage(PWMC_Handle_t *pHandle, alphabeta_t Valfa_beta)
{
 80026f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    int32_t wUBeta;
    int32_t wTimePhA;
    int32_t wTimePhB;
    int32_t wTimePhC;

    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 80026f6:	b20b      	sxth	r3, r1
{
 80026f8:	9101      	str	r1, [sp, #4]
 80026fa:	000a      	movs	r2, r1
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 80026fc:	0001      	movs	r1, r0
 80026fe:	267a      	movs	r6, #122	; 0x7a
 8002700:	314e      	adds	r1, #78	; 0x4e
 8002702:	8809      	ldrh	r1, [r1, #0]
 8002704:	46b4      	mov	ip, r6
 8002706:	4359      	muls	r1, r3
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 8002708:	0003      	movs	r3, r0
 800270a:	3370      	adds	r3, #112	; 0x70
 800270c:	881f      	ldrh	r7, [r3, #0]
 800270e:	1412      	asrs	r2, r2, #16
 8002710:	437a      	muls	r2, r7
 8002712:	0052      	lsls	r2, r2, #1
 8002714:	4255      	negs	r5, r2

    wX = wUBeta;
    wY = (wUBeta + wUAlpha) / 2;
 8002716:	1a8a      	subs	r2, r1, r2
    wZ = (wUBeta - wUAlpha) / 2;
 8002718:	1a69      	subs	r1, r5, r1
    wY = (wUBeta + wUAlpha) / 2;
 800271a:	0fd4      	lsrs	r4, r2, #31
    wZ = (wUBeta - wUAlpha) / 2;
 800271c:	0fcb      	lsrs	r3, r1, #31
    wY = (wUBeta + wUAlpha) / 2;
 800271e:	18a4      	adds	r4, r4, r2
    wZ = (wUBeta - wUAlpha) / 2;
 8002720:	185b      	adds	r3, r3, r1
    wY = (wUBeta + wUAlpha) / 2;
 8002722:	1064      	asrs	r4, r4, #1
    wZ = (wUBeta - wUAlpha) / 2;
 8002724:	105b      	asrs	r3, r3, #1
    if (wY < 0)
    {
      if (wZ < 0)
      {
        pHandle->Sector = SECTOR_5;
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8002726:	08bf      	lsrs	r7, r7, #2
 8002728:	4484      	add	ip, r0
    if (wY < 0)
 800272a:	1c56      	adds	r6, r2, #1
 800272c:	db00      	blt.n	8002730 <PWMC_SetPhaseVoltage+0x3c>
 800272e:	e074      	b.n	800281a <PWMC_SetPhaseVoltage+0x126>
        wTimePhB = wTimePhA + (wZ / 131072);
        wTimePhC = wTimePhA - (wY / 131072) ;

        if(true == pHandle->SingleShuntTopology)
 8002730:	0006      	movs	r6, r0
 8002732:	3685      	adds	r6, #133	; 0x85
 8002734:	7836      	ldrb	r6, [r6, #0]
 8002736:	9600      	str	r6, [sp, #0]
      if (wZ < 0)
 8002738:	1c4e      	adds	r6, r1, #1
 800273a:	da1d      	bge.n	8002778 <PWMC_SetPhaseVoltage+0x84>
        pHandle->Sector = SECTOR_5;
 800273c:	2504      	movs	r5, #4
 800273e:	4666      	mov	r6, ip
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8002740:	1ae4      	subs	r4, r4, r3
 8002742:	17e3      	asrs	r3, r4, #31
 8002744:	039b      	lsls	r3, r3, #14
 8002746:	0b9b      	lsrs	r3, r3, #14
 8002748:	191b      	adds	r3, r3, r4
        wTimePhB = wTimePhA + (wZ / 131072);
 800274a:	17cc      	asrs	r4, r1, #31
 800274c:	03a4      	lsls	r4, r4, #14
 800274e:	0ba4      	lsrs	r4, r4, #14
 8002750:	1861      	adds	r1, r4, r1
        wTimePhC = wTimePhA - (wY / 131072) ;
 8002752:	17d4      	asrs	r4, r2, #31
 8002754:	03a4      	lsls	r4, r4, #14
 8002756:	0ba4      	lsrs	r4, r4, #14
 8002758:	18a4      	adds	r4, r4, r2
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 800275a:	149b      	asrs	r3, r3, #18
        if(true == pHandle->SingleShuntTopology)
 800275c:	9a00      	ldr	r2, [sp, #0]
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 800275e:	19db      	adds	r3, r3, r7
        wTimePhB = wTimePhA + (wZ / 131072);
 8002760:	1489      	asrs	r1, r1, #18
        wTimePhC = wTimePhA - (wY / 131072) ;
 8002762:	14a4      	asrs	r4, r4, #18
        pHandle->Sector = SECTOR_5;
 8002764:	7035      	strb	r5, [r6, #0]
        wTimePhB = wTimePhA + (wZ / 131072);
 8002766:	18c9      	adds	r1, r1, r3
        wTimePhC = wTimePhA - (wY / 131072) ;
 8002768:	1b1c      	subs	r4, r3, r4
        if(true == pHandle->SingleShuntTopology)
 800276a:	2a00      	cmp	r2, #0
 800276c:	d000      	beq.n	8002770 <PWMC_SetPhaseVoltage+0x7c>
 800276e:	e0b7      	b.n	80028e0 <PWMC_SetPhaseVoltage+0x1ec>
          pHandle->midDuty = 0U;
          pHandle->highDuty = 2U;
        }
        else
        {
          pHandle->lowDuty = (uint16_t)wTimePhC;
 8002770:	b2a7      	uxth	r7, r4
          pHandle->midDuty = (uint16_t)wTimePhA;
 8002772:	b29e      	uxth	r6, r3
          }
          else
          {
            pHandle->lowDuty = (uint16_t)wTimePhA;
            pHandle->midDuty = (uint16_t)wTimePhC;
            pHandle->highDuty = (uint16_t)wTimePhB;
 8002774:	b28d      	uxth	r5, r1
 8002776:	e01e      	b.n	80027b6 <PWMC_SetPhaseVoltage+0xc2>
        if (wX <= 0)
 8002778:	2d00      	cmp	r5, #0
 800277a:	dc36      	bgt.n	80027ea <PWMC_SetPhaseVoltage+0xf6>
          pHandle->Sector = SECTOR_4;
 800277c:	2203      	movs	r2, #3
 800277e:	4664      	mov	r4, ip
 8002780:	7022      	strb	r2, [r4, #0]
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 8002782:	1aea      	subs	r2, r5, r3
 8002784:	17d3      	asrs	r3, r2, #31
 8002786:	039b      	lsls	r3, r3, #14
 8002788:	0b9b      	lsrs	r3, r3, #14
 800278a:	189b      	adds	r3, r3, r2
          wTimePhB = wTimePhA + (wZ / 131072);
 800278c:	17ca      	asrs	r2, r1, #31
 800278e:	0392      	lsls	r2, r2, #14
          wTimePhC = wTimePhB - (wX / 131072);
 8002790:	17ec      	asrs	r4, r5, #31
          wTimePhB = wTimePhA + (wZ / 131072);
 8002792:	0b92      	lsrs	r2, r2, #14
          wTimePhC = wTimePhB - (wX / 131072);
 8002794:	03e4      	lsls	r4, r4, #15
          wTimePhB = wTimePhA + (wZ / 131072);
 8002796:	1851      	adds	r1, r2, r1
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 8002798:	149b      	asrs	r3, r3, #18
          wTimePhC = wTimePhB - (wX / 131072);
 800279a:	0be4      	lsrs	r4, r4, #15
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 800279c:	19db      	adds	r3, r3, r7
          wTimePhB = wTimePhA + (wZ / 131072);
 800279e:	1489      	asrs	r1, r1, #18
          wTimePhC = wTimePhB - (wX / 131072);
 80027a0:	1964      	adds	r4, r4, r5
          if(true == pHandle->SingleShuntTopology)
 80027a2:	9a00      	ldr	r2, [sp, #0]
          wTimePhB = wTimePhA + (wZ / 131072);
 80027a4:	18c9      	adds	r1, r1, r3
          wTimePhC = wTimePhB - (wX / 131072);
 80027a6:	1464      	asrs	r4, r4, #17
 80027a8:	1b0c      	subs	r4, r1, r4
          if(true == pHandle->SingleShuntTopology)
 80027aa:	2a00      	cmp	r2, #0
 80027ac:	d000      	beq.n	80027b0 <PWMC_SetPhaseVoltage+0xbc>
 80027ae:	e09b      	b.n	80028e8 <PWMC_SetPhaseVoltage+0x1f4>
          pHandle->lowDuty = (uint16_t)wTimePhC;
 80027b0:	b2a7      	uxth	r7, r4
          pHandle->midDuty = (uint16_t)wTimePhB;
 80027b2:	b28e      	uxth	r6, r1
          pHandle->highDuty = (uint16_t)wTimePhA;
 80027b4:	b29d      	uxth	r5, r3
          pHandle->lowDuty = (uint16_t)wTimePhC;
 80027b6:	0002      	movs	r2, r0
 80027b8:	3258      	adds	r2, #88	; 0x58
 80027ba:	8017      	strh	r7, [r2, #0]
          pHandle->midDuty = (uint16_t)wTimePhB;
 80027bc:	8056      	strh	r6, [r2, #2]
          pHandle->highDuty = (uint16_t)wTimePhA;
 80027be:	8095      	strh	r5, [r2, #4]
            pHandle->highDuty = (uint16_t)wTimePhC;
        }
        }
    }

    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
 80027c0:	43da      	mvns	r2, r3
 80027c2:	17d2      	asrs	r2, r2, #31
 80027c4:	4013      	ands	r3, r2
 80027c6:	0002      	movs	r2, r0
 80027c8:	3250      	adds	r2, #80	; 0x50
 80027ca:	8013      	strh	r3, [r2, #0]
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
 80027cc:	43cb      	mvns	r3, r1
 80027ce:	17db      	asrs	r3, r3, #31
 80027d0:	4019      	ands	r1, r3
 80027d2:	0003      	movs	r3, r0
 80027d4:	3352      	adds	r3, #82	; 0x52
 80027d6:	8019      	strh	r1, [r3, #0]
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));
 80027d8:	43e3      	mvns	r3, r4
 80027da:	17db      	asrs	r3, r3, #31
 80027dc:	401c      	ands	r4, r3
 80027de:	0003      	movs	r3, r0
 80027e0:	3354      	adds	r3, #84	; 0x54
 80027e2:	801c      	strh	r4, [r3, #0]

    returnValue = pHandle->pFctSetADCSampPointSectX(pHandle);
 80027e4:	6943      	ldr	r3, [r0, #20]
 80027e6:	4798      	blx	r3
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (returnValue);
}
 80027e8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
          pHandle->Sector = SECTOR_3;
 80027ea:	4663      	mov	r3, ip
 80027ec:	2602      	movs	r6, #2
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 80027ee:	1b64      	subs	r4, r4, r5
          pHandle->Sector = SECTOR_3;
 80027f0:	701e      	strb	r6, [r3, #0]
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 80027f2:	17e3      	asrs	r3, r4, #31
 80027f4:	039b      	lsls	r3, r3, #14
 80027f6:	0b9b      	lsrs	r3, r3, #14
 80027f8:	191b      	adds	r3, r3, r4
          wTimePhC = wTimePhA - (wY / 131072);
 80027fa:	17d4      	asrs	r4, r2, #31
 80027fc:	03a4      	lsls	r4, r4, #14
 80027fe:	0ba4      	lsrs	r4, r4, #14
 8002800:	18a4      	adds	r4, r4, r2
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 8002802:	149b      	asrs	r3, r3, #18
 8002804:	19db      	adds	r3, r3, r7
          wTimePhC = wTimePhA - (wY / 131072);
 8002806:	14a4      	asrs	r4, r4, #18
          if(true == pHandle->SingleShuntTopology)
 8002808:	9a00      	ldr	r2, [sp, #0]
          wTimePhC = wTimePhA - (wY / 131072);
 800280a:	1b1c      	subs	r4, r3, r4
          wTimePhB = wTimePhC + (wX / 131072);
 800280c:	1469      	asrs	r1, r5, #17
 800280e:	1909      	adds	r1, r1, r4
          if(true == pHandle->SingleShuntTopology)
 8002810:	2a00      	cmp	r2, #0
 8002812:	d16c      	bne.n	80028ee <PWMC_SetPhaseVoltage+0x1fa>
          pHandle->lowDuty = (uint16_t)wTimePhB;
 8002814:	b28f      	uxth	r7, r1
          pHandle->midDuty = (uint16_t)wTimePhC;
 8002816:	b2a6      	uxth	r6, r4
 8002818:	e7cc      	b.n	80027b4 <PWMC_SetPhaseVoltage+0xc0>
      if (wZ >= 0)
 800281a:	1c4e      	adds	r6, r1, #1
 800281c:	db1e      	blt.n	800285c <PWMC_SetPhaseVoltage+0x168>
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 800281e:	1ae4      	subs	r4, r4, r3
 8002820:	17e3      	asrs	r3, r4, #31
 8002822:	039b      	lsls	r3, r3, #14
 8002824:	0b9b      	lsrs	r3, r3, #14
 8002826:	191b      	adds	r3, r3, r4
        wTimePhB = wTimePhA + (wZ / 131072);
 8002828:	17cc      	asrs	r4, r1, #31
 800282a:	03a4      	lsls	r4, r4, #14
 800282c:	0ba4      	lsrs	r4, r4, #14
 800282e:	1861      	adds	r1, r4, r1
        wTimePhC = wTimePhA - (wY / 131072);
 8002830:	17d4      	asrs	r4, r2, #31
 8002832:	03a4      	lsls	r4, r4, #14
 8002834:	0ba4      	lsrs	r4, r4, #14
 8002836:	18a4      	adds	r4, r4, r2
        pHandle->Sector = SECTOR_2;
 8002838:	2501      	movs	r5, #1
 800283a:	4666      	mov	r6, ip
        if(true == pHandle->SingleShuntTopology)
 800283c:	0002      	movs	r2, r0
        pHandle->Sector = SECTOR_2;
 800283e:	7035      	strb	r5, [r6, #0]
        if(true == pHandle->SingleShuntTopology)
 8002840:	3285      	adds	r2, #133	; 0x85
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8002842:	149b      	asrs	r3, r3, #18
        if(true == pHandle->SingleShuntTopology)
 8002844:	7812      	ldrb	r2, [r2, #0]
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8002846:	19db      	adds	r3, r3, r7
        wTimePhB = wTimePhA + (wZ / 131072);
 8002848:	1489      	asrs	r1, r1, #18
        wTimePhC = wTimePhA - (wY / 131072);
 800284a:	14a4      	asrs	r4, r4, #18
        wTimePhB = wTimePhA + (wZ / 131072);
 800284c:	18c9      	adds	r1, r1, r3
        wTimePhC = wTimePhA - (wY / 131072);
 800284e:	1b1c      	subs	r4, r3, r4
        if(true == pHandle->SingleShuntTopology)
 8002850:	2a00      	cmp	r2, #0
 8002852:	d14f      	bne.n	80028f4 <PWMC_SetPhaseVoltage+0x200>
        pHandle->lowDuty = (uint16_t)wTimePhB;
 8002854:	b28f      	uxth	r7, r1
        pHandle->midDuty = (uint16_t)wTimePhA;
 8002856:	b29e      	uxth	r6, r3
            pHandle->highDuty = (uint16_t)wTimePhC;
 8002858:	b2a5      	uxth	r5, r4
 800285a:	e7ac      	b.n	80027b6 <PWMC_SetPhaseVoltage+0xc2>
        if ( wX <= 0 )
 800285c:	17ee      	asrs	r6, r5, #31
 800285e:	2d00      	cmp	r5, #0
 8002860:	dc1c      	bgt.n	800289c <PWMC_SetPhaseVoltage+0x1a8>
          pHandle->Sector = SECTOR_6;
 8002862:	2305      	movs	r3, #5
 8002864:	4661      	mov	r1, ip
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 8002866:	1b64      	subs	r4, r4, r5
          pHandle->Sector = SECTOR_6;
 8002868:	700b      	strb	r3, [r1, #0]
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 800286a:	17e3      	asrs	r3, r4, #31
 800286c:	039b      	lsls	r3, r3, #14
 800286e:	0b9b      	lsrs	r3, r3, #14
 8002870:	191b      	adds	r3, r3, r4
          wTimePhC = wTimePhA - (wY / 131072);
 8002872:	17d4      	asrs	r4, r2, #31
 8002874:	03a4      	lsls	r4, r4, #14
 8002876:	0ba4      	lsrs	r4, r4, #14
 8002878:	18a4      	adds	r4, r4, r2
          if(true == pHandle->SingleShuntTopology)
 800287a:	0002      	movs	r2, r0
          wTimePhB = wTimePhC + (wX / 131072);
 800287c:	03f1      	lsls	r1, r6, #15
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 800287e:	149b      	asrs	r3, r3, #18
          wTimePhB = wTimePhC + (wX / 131072);
 8002880:	0bc9      	lsrs	r1, r1, #15
          if(true == pHandle->SingleShuntTopology)
 8002882:	3285      	adds	r2, #133	; 0x85
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 8002884:	19db      	adds	r3, r3, r7
          wTimePhC = wTimePhA - (wY / 131072);
 8002886:	14a4      	asrs	r4, r4, #18
          wTimePhB = wTimePhC + (wX / 131072);
 8002888:	1949      	adds	r1, r1, r5
          if(true == pHandle->SingleShuntTopology)
 800288a:	7812      	ldrb	r2, [r2, #0]
          wTimePhC = wTimePhA - (wY / 131072);
 800288c:	1b1c      	subs	r4, r3, r4
          wTimePhB = wTimePhC + (wX / 131072);
 800288e:	1449      	asrs	r1, r1, #17
 8002890:	1909      	adds	r1, r1, r4
          if(true == pHandle->SingleShuntTopology)
 8002892:	2a00      	cmp	r2, #0
 8002894:	d131      	bne.n	80028fa <PWMC_SetPhaseVoltage+0x206>
            pHandle->lowDuty = (uint16_t)wTimePhA;
 8002896:	b29f      	uxth	r7, r3
            pHandle->midDuty = (uint16_t)wTimePhC;
 8002898:	b2a6      	uxth	r6, r4
 800289a:	e76b      	b.n	8002774 <PWMC_SetPhaseVoltage+0x80>
          pHandle->Sector = SECTOR_1;
 800289c:	4664      	mov	r4, ip
 800289e:	2200      	movs	r2, #0
          wTimePhC = wTimePhB - (wX / 131072);
 80028a0:	03f6      	lsls	r6, r6, #15
 80028a2:	0bf6      	lsrs	r6, r6, #15
          pHandle->Sector = SECTOR_1;
 80028a4:	7022      	strb	r2, [r4, #0]
          wTimePhC = wTimePhB - (wX / 131072);
 80028a6:	1976      	adds	r6, r6, r5
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 80028a8:	1aec      	subs	r4, r5, r3
          if((pHandle->DPWM_Mode == true) || (pHandle->SingleShuntTopology == true))
 80028aa:	0005      	movs	r5, r0
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 80028ac:	17e3      	asrs	r3, r4, #31
 80028ae:	039b      	lsls	r3, r3, #14
 80028b0:	0b9b      	lsrs	r3, r3, #14
 80028b2:	191b      	adds	r3, r3, r4
          wTimePhB = wTimePhA + (wZ / 131072);
 80028b4:	17cc      	asrs	r4, r1, #31
 80028b6:	03a4      	lsls	r4, r4, #14
 80028b8:	0ba4      	lsrs	r4, r4, #14
 80028ba:	1861      	adds	r1, r4, r1
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 80028bc:	149b      	asrs	r3, r3, #18
          if((pHandle->DPWM_Mode == true) || (pHandle->SingleShuntTopology == true))
 80028be:	357d      	adds	r5, #125	; 0x7d
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 80028c0:	19db      	adds	r3, r3, r7
          wTimePhB = wTimePhA + (wZ / 131072);
 80028c2:	1489      	asrs	r1, r1, #18
          if((pHandle->DPWM_Mode == true) || (pHandle->SingleShuntTopology == true))
 80028c4:	782d      	ldrb	r5, [r5, #0]
          wTimePhB = wTimePhA + (wZ / 131072);
 80028c6:	18c9      	adds	r1, r1, r3
          wTimePhC = wTimePhB - (wX / 131072);
 80028c8:	1476      	asrs	r6, r6, #17
 80028ca:	1b8c      	subs	r4, r1, r6
          if((pHandle->DPWM_Mode == true) || (pHandle->SingleShuntTopology == true))
 80028cc:	4295      	cmp	r5, r2
 80028ce:	d118      	bne.n	8002902 <PWMC_SetPhaseVoltage+0x20e>
 80028d0:	0002      	movs	r2, r0
 80028d2:	3285      	adds	r2, #133	; 0x85
 80028d4:	7812      	ldrb	r2, [r2, #0]
 80028d6:	2a00      	cmp	r2, #0
 80028d8:	d116      	bne.n	8002908 <PWMC_SetPhaseVoltage+0x214>
            pHandle->lowDuty = (uint16_t)wTimePhA;
 80028da:	b29f      	uxth	r7, r3
            pHandle->midDuty = (uint16_t)wTimePhB;
 80028dc:	b28e      	uxth	r6, r1
 80028de:	e7bb      	b.n	8002858 <PWMC_SetPhaseVoltage+0x164>
 80028e0:	2701      	movs	r7, #1
 80028e2:	2600      	movs	r6, #0
 80028e4:	2502      	movs	r5, #2
 80028e6:	e766      	b.n	80027b6 <PWMC_SetPhaseVoltage+0xc2>
 80028e8:	2700      	movs	r7, #0
 80028ea:	2601      	movs	r6, #1
 80028ec:	e7fa      	b.n	80028e4 <PWMC_SetPhaseVoltage+0x1f0>
 80028ee:	2700      	movs	r7, #0
 80028f0:	2501      	movs	r5, #1
 80028f2:	e760      	b.n	80027b6 <PWMC_SetPhaseVoltage+0xc2>
 80028f4:	2702      	movs	r7, #2
 80028f6:	2600      	movs	r6, #0
 80028f8:	e75d      	b.n	80027b6 <PWMC_SetPhaseVoltage+0xc2>
 80028fa:	2701      	movs	r7, #1
 80028fc:	2602      	movs	r6, #2
 80028fe:	2500      	movs	r5, #0
 8002900:	e759      	b.n	80027b6 <PWMC_SetPhaseVoltage+0xc2>
 8002902:	2702      	movs	r7, #2
 8002904:	2601      	movs	r6, #1
 8002906:	e7fa      	b.n	80028fe <PWMC_SetPhaseVoltage+0x20a>
 8002908:	2702      	movs	r7, #2
 800290a:	2601      	movs	r6, #1
 800290c:	e753      	b.n	80027b6 <PWMC_SetPhaseVoltage+0xc2>

0800290e <PWMC_SwitchOffPWM>:
  *
  * @param  pHandle: Handler of the current instance of the PWM component.
  */
//cstat !MISRAC2012-Rule-8.13 !RED-func-no-effect
__weak void PWMC_SwitchOffPWM(PWMC_Handle_t *pHandle)
{
 800290e:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctSwitchOffPwm(pHandle);
 8002910:	6843      	ldr	r3, [r0, #4]
 8002912:	4798      	blx	r3
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
}
 8002914:	bd10      	pop	{r4, pc}

08002916 <PWMC_SwitchOnPWM>:
  *
  * @param  pHandle: Handler of the current instance of the PWM component.
  */
//cstat !MISRAC2012-Rule-8.13 !RED-func-no-effect
__weak void PWMC_SwitchOnPWM(PWMC_Handle_t *pHandle)
{
 8002916:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctSwitchOnPwm(pHandle);
 8002918:	6883      	ldr	r3, [r0, #8]
 800291a:	4798      	blx	r3
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
}
 800291c:	bd10      	pop	{r4, pc}

0800291e <PWMC_CurrentReadingCalibr>:
  *         #CRC_EXEC to execute the offset calibration.
  * @retval true if the current calibration has been completed, **false** if it is
  *         still ongoing.
  */
__weak bool PWMC_CurrentReadingCalibr(PWMC_Handle_t *pHandle, CRCAction_t action)
{
 800291e:	b570      	push	{r4, r5, r6, lr}
 8002920:	0005      	movs	r5, r0
 8002922:	1e0c      	subs	r4, r1, #0
    /* Nothing to do */
  }
  else
  {
#endif
    if (CRC_START == action)
 8002924:	d107      	bne.n	8002936 <PWMC_CurrentReadingCalibr+0x18>
    {
      PWMC_SwitchOffPWM(pHandle);
 8002926:	f7ff fff2 	bl	800290e <PWMC_SwitchOffPWM>
      pHandle->pFctCurrReadingCalib(pHandle);
 800292a:	0028      	movs	r0, r5
 800292c:	68eb      	ldr	r3, [r5, #12]
 800292e:	4798      	blx	r3
      retVal = true;
 8002930:	3401      	adds	r4, #1
    }
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (retVal);
}
 8002932:	0020      	movs	r0, r4
 8002934:	bd70      	pop	{r4, r5, r6, pc}
    else if (CRC_EXEC == action)
 8002936:	2901      	cmp	r1, #1
 8002938:	d001      	beq.n	800293e <PWMC_CurrentReadingCalibr+0x20>
  bool retVal = false;
 800293a:	2400      	movs	r4, #0
 800293c:	e7f9      	b.n	8002932 <PWMC_CurrentReadingCalibr+0x14>
      if (pHandle->OffCalibrWaitTimeCounter > 0u)
 800293e:	0002      	movs	r2, r0
 8002940:	3260      	adds	r2, #96	; 0x60
 8002942:	8813      	ldrh	r3, [r2, #0]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d0f4      	beq.n	8002932 <PWMC_CurrentReadingCalibr+0x14>
        pHandle->OffCalibrWaitTimeCounter--;
 8002948:	3b01      	subs	r3, #1
 800294a:	b29b      	uxth	r3, r3
 800294c:	8013      	strh	r3, [r2, #0]
        if (0U == pHandle->OffCalibrWaitTimeCounter)
 800294e:	2b00      	cmp	r3, #0
 8002950:	d1f3      	bne.n	800293a <PWMC_CurrentReadingCalibr+0x1c>
          pHandle->pFctCurrReadingCalib(pHandle);
 8002952:	68c3      	ldr	r3, [r0, #12]
 8002954:	4798      	blx	r3
          retVal = true;
 8002956:	e7ec      	b.n	8002932 <PWMC_CurrentReadingCalibr+0x14>

08002958 <PWMC_CalcPhaseCurrentsEst>:
  * @param  pHandle: Handler of the current instance of the PWM component.
  * @param  Iqd: Structure that will receive Iq and Id currents.
  * @param  hElAngledpp: Electrical angle.
  */
void PWMC_CalcPhaseCurrentsEst(PWMC_Handle_t *pHandle, qd_t Iqd, int16_t hElAngledpp)
{
 8002958:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800295a:	000d      	movs	r5, r1
 800295c:	9101      	str	r1, [sp, #4]
 800295e:	1c0b      	adds	r3, r1, #0
 8002960:	0011      	movs	r1, r2
#endif
    qd_t idq_ave;
    alphabeta_t ialpha_beta;
    int32_t temp1, temp2;

    idq_ave.q = (int16_t)PWMC_LowPassFilter(Iqd.q, &(pHandle->LPFIqBuf), pHandle->LPFIqd_const);
 8002962:	0002      	movs	r2, r0
{
 8002964:	0004      	movs	r4, r0
    idq_ave.q = (int16_t)PWMC_LowPassFilter(Iqd.q, &(pHandle->LPFIqBuf), pHandle->LPFIqd_const);
 8002966:	326e      	adds	r2, #110	; 0x6e
 8002968:	2000      	movs	r0, #0
 800296a:	5e10      	ldrsh	r0, [r2, r0]
    *out_buf = (*out_buf) + ((in - ((*out_buf) >> 15)) * t);
 800296c:	6b62      	ldr	r2, [r4, #52]	; 0x34
    idq_ave.q = (int16_t)PWMC_LowPassFilter(Iqd.q, &(pHandle->LPFIqBuf), pHandle->LPFIqd_const);
 800296e:	b21b      	sxth	r3, r3
    *out_buf = (*out_buf) + ((in - ((*out_buf) >> 15)) * t);
 8002970:	13d6      	asrs	r6, r2, #15
 8002972:	1b9b      	subs	r3, r3, r6
 8002974:	4343      	muls	r3, r0
 8002976:	189b      	adds	r3, r3, r2
 8002978:	6363      	str	r3, [r4, #52]	; 0x34
    idq_ave.q = (int16_t)PWMC_LowPassFilter(Iqd.q, &(pHandle->LPFIqBuf), pHandle->LPFIqd_const);
 800297a:	aa02      	add	r2, sp, #8
    x = (*out_buf) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800297c:	13db      	asrs	r3, r3, #15
    idq_ave.q = (int16_t)PWMC_LowPassFilter(Iqd.q, &(pHandle->LPFIqBuf), pHandle->LPFIqd_const);
 800297e:	8013      	strh	r3, [r2, #0]
    *out_buf = (*out_buf) + ((in - ((*out_buf) >> 15)) * t);
 8002980:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    idq_ave.d = (int16_t)PWMC_LowPassFilter(Iqd.d, &(pHandle->LPFIdBuf), pHandle->LPFIqd_const);
 8002982:	142d      	asrs	r5, r5, #16
    *out_buf = (*out_buf) + ((in - ((*out_buf) >> 15)) * t);
 8002984:	13de      	asrs	r6, r3, #15
 8002986:	1bad      	subs	r5, r5, r6
 8002988:	4368      	muls	r0, r5
 800298a:	18c0      	adds	r0, r0, r3
 800298c:	63a0      	str	r0, [r4, #56]	; 0x38
    x = (*out_buf) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800298e:	13c0      	asrs	r0, r0, #15
    idq_ave.d = (int16_t)PWMC_LowPassFilter(Iqd.d, &(pHandle->LPFIdBuf), pHandle->LPFIqd_const);
 8002990:	8050      	strh	r0, [r2, #2]

    ialpha_beta = MCM_Rev_Park(idq_ave, hElAngledpp);
 8002992:	9802      	ldr	r0, [sp, #8]
 8002994:	f7ff f96a 	bl	8001c6c <MCM_Rev_Park>

    /* Reverse Clarke */

    /*Ia*/
    pHandle->IaEst = ialpha_beta.alpha;
 8002998:	0022      	movs	r2, r4
    ialpha_beta = MCM_Rev_Park(idq_ave, hElAngledpp);
 800299a:	b203      	sxth	r3, r0
    pHandle->IaEst = ialpha_beta.alpha;
 800299c:	3268      	adds	r2, #104	; 0x68
 800299e:	8013      	strh	r3, [r2, #0]

    temp1 = - ialpha_beta.alpha;
 80029a0:	425b      	negs	r3, r3
#else
    temp2 = (int32_t)(ialpha_beta.beta) * (int32_t)SQRT3FACTOR / 32768;
#endif

    /* Ib */
    pHandle->IbEst = (int16_t)(temp1 - temp2)/2;
 80029a2:	0c00      	lsrs	r0, r0, #16
 80029a4:	b29b      	uxth	r3, r3
 80029a6:	1a19      	subs	r1, r3, r0
 80029a8:	b209      	sxth	r1, r1
 80029aa:	0fca      	lsrs	r2, r1, #31
 80029ac:	1852      	adds	r2, r2, r1
 80029ae:	0021      	movs	r1, r4

    /* Ic */
    pHandle->IcEst = (int16_t)(temp1 + temp2)/2;
 80029b0:	181b      	adds	r3, r3, r0
    pHandle->IbEst = (int16_t)(temp1 - temp2)/2;
 80029b2:	1052      	asrs	r2, r2, #1
 80029b4:	316a      	adds	r1, #106	; 0x6a
    pHandle->IcEst = (int16_t)(temp1 + temp2)/2;
 80029b6:	b21b      	sxth	r3, r3
    pHandle->IbEst = (int16_t)(temp1 - temp2)/2;
 80029b8:	800a      	strh	r2, [r1, #0]
    pHandle->IcEst = (int16_t)(temp1 + temp2)/2;
 80029ba:	0fda      	lsrs	r2, r3, #31
 80029bc:	18d3      	adds	r3, r2, r3
 80029be:	105b      	asrs	r3, r3, #1
 80029c0:	346c      	adds	r4, #108	; 0x6c
 80029c2:	8023      	strh	r3, [r4, #0]
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
}
 80029c4:	bd7f      	pop	{r0, r1, r2, r3, r4, r5, r6, pc}

080029c6 <PWMC_OVP_Handler>:
    tempPointer = MC_NULL;
  }
  else
  {
#endif
    TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 80029c6:	2380      	movs	r3, #128	; 0x80
 80029c8:	6c4a      	ldr	r2, [r1, #68]	; 0x44
 80029ca:	00db      	lsls	r3, r3, #3
 80029cc:	4313      	orrs	r3, r2
    pHandle->OverVoltageFlag = true;
 80029ce:	0002      	movs	r2, r0
    TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 80029d0:	644b      	str	r3, [r1, #68]	; 0x44
    pHandle->OverVoltageFlag = true;
 80029d2:	2301      	movs	r3, #1
 80029d4:	3281      	adds	r2, #129	; 0x81
    pHandle->BrakeActionLock = true;
    tempPointer = &(pHandle->Motor);
 80029d6:	3078      	adds	r0, #120	; 0x78
    pHandle->OverVoltageFlag = true;
 80029d8:	7013      	strb	r3, [r2, #0]
    pHandle->BrakeActionLock = true;
 80029da:	7093      	strb	r3, [r2, #2]
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (tempPointer);
}
 80029dc:	4770      	bx	lr

080029de <PWMC_IsFaultOccurred>:
  */
__weak uint16_t PWMC_IsFaultOccurred(PWMC_Handle_t *pHandle)
{
  uint16_t retVal = MC_NO_FAULTS;

  if (true == pHandle->OverVoltageFlag)
 80029de:	0002      	movs	r2, r0
{
 80029e0:	0003      	movs	r3, r0
 80029e2:	2000      	movs	r0, #0
  if (true == pHandle->OverVoltageFlag)
 80029e4:	3281      	adds	r2, #129	; 0x81
 80029e6:	7811      	ldrb	r1, [r2, #0]
 80029e8:	4281      	cmp	r1, r0
 80029ea:	d001      	beq.n	80029f0 <PWMC_IsFaultOccurred+0x12>
  {
    retVal = MC_OVER_VOLT;
    pHandle->OverVoltageFlag = false;
 80029ec:	7010      	strb	r0, [r2, #0]
    retVal = MC_OVER_VOLT;
 80029ee:	3002      	adds	r0, #2
  else
  {
    /* Nothing to do */
  }

  if (true == pHandle->OverCurrentFlag)
 80029f0:	001a      	movs	r2, r3
 80029f2:	3280      	adds	r2, #128	; 0x80
 80029f4:	7811      	ldrb	r1, [r2, #0]
 80029f6:	2900      	cmp	r1, #0
 80029f8:	d003      	beq.n	8002a02 <PWMC_IsFaultOccurred+0x24>
  {
    retVal |= MC_OVER_CURR;
 80029fa:	2140      	movs	r1, #64	; 0x40
 80029fc:	4308      	orrs	r0, r1
    pHandle->OverCurrentFlag = false;
 80029fe:	2100      	movs	r1, #0
 8002a00:	7011      	strb	r1, [r2, #0]
  else
  {
    /* Nothing to do */
  }

  if (true == pHandle->driverProtectionFlag)
 8002a02:	3382      	adds	r3, #130	; 0x82
 8002a04:	781a      	ldrb	r2, [r3, #0]
 8002a06:	2a00      	cmp	r2, #0
 8002a08:	d004      	beq.n	8002a14 <PWMC_IsFaultOccurred+0x36>
  {
    retVal |= MC_DP_FAULT;
 8002a0a:	2280      	movs	r2, #128	; 0x80
 8002a0c:	00d2      	lsls	r2, r2, #3
 8002a0e:	4310      	orrs	r0, r2
    pHandle->driverProtectionFlag = false;
 8002a10:	2200      	movs	r2, #0
 8002a12:	701a      	strb	r2, [r3, #0]
  {
    /* Nothing to do */
  }

  return (retVal);
}
 8002a14:	4770      	bx	lr
	...

08002a18 <LL_TIM_OC_DisablePreload>:
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8002a18:	2940      	cmp	r1, #64	; 0x40
 8002a1a:	d812      	bhi.n	8002a42 <LL_TIM_OC_DisablePreload+0x2a>
{
 8002a1c:	2302      	movs	r3, #2
 8002a1e:	2910      	cmp	r1, #16
 8002a20:	d003      	beq.n	8002a2a <LL_TIM_OC_DisablePreload+0x12>
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8002a22:	3304      	adds	r3, #4
 8002a24:	2901      	cmp	r1, #1
 8002a26:	d100      	bne.n	8002a2a <LL_TIM_OC_DisablePreload+0x12>
{
 8002a28:	2300      	movs	r3, #0
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8002a2a:	4a09      	ldr	r2, [pc, #36]	; (8002a50 <LL_TIM_OC_DisablePreload+0x38>)
 8002a2c:	3018      	adds	r0, #24
 8002a2e:	5cd2      	ldrb	r2, [r2, r3]
 8002a30:	1812      	adds	r2, r2, r0
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8002a32:	4808      	ldr	r0, [pc, #32]	; (8002a54 <LL_TIM_OC_DisablePreload+0x3c>)
 8002a34:	6811      	ldr	r1, [r2, #0]
 8002a36:	5cc0      	ldrb	r0, [r0, r3]
 8002a38:	2308      	movs	r3, #8
 8002a3a:	4083      	lsls	r3, r0
 8002a3c:	4399      	bics	r1, r3
 8002a3e:	6011      	str	r1, [r2, #0]
}
 8002a40:	4770      	bx	lr
 8002a42:	2280      	movs	r2, #128	; 0x80
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8002a44:	2306      	movs	r3, #6
 8002a46:	0052      	lsls	r2, r2, #1
 8002a48:	4291      	cmp	r1, r2
 8002a4a:	d1ee      	bne.n	8002a2a <LL_TIM_OC_DisablePreload+0x12>
{
 8002a4c:	3b02      	subs	r3, #2
 8002a4e:	e7ec      	b.n	8002a2a <LL_TIM_OC_DisablePreload+0x12>
 8002a50:	08006bac 	.word	0x08006bac
 8002a54:	08006bb3 	.word	0x08006bb3

08002a58 <LL_DMA_EnableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8002a58:	4b04      	ldr	r3, [pc, #16]	; (8002a6c <LL_DMA_EnableChannel+0x14>)
 8002a5a:	185b      	adds	r3, r3, r1
 8002a5c:	3b01      	subs	r3, #1
 8002a5e:	781b      	ldrb	r3, [r3, #0]
 8002a60:	18c0      	adds	r0, r0, r3
 8002a62:	2301      	movs	r3, #1
 8002a64:	6802      	ldr	r2, [r0, #0]
 8002a66:	4313      	orrs	r3, r2
 8002a68:	6003      	str	r3, [r0, #0]
}
 8002a6a:	4770      	bx	lr
 8002a6c:	08006ba7 	.word	0x08006ba7

08002a70 <LL_DMA_DisableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8002a70:	2201      	movs	r2, #1
 8002a72:	4b04      	ldr	r3, [pc, #16]	; (8002a84 <LL_DMA_DisableChannel+0x14>)
 8002a74:	185b      	adds	r3, r3, r1
 8002a76:	3b01      	subs	r3, #1
 8002a78:	781b      	ldrb	r3, [r3, #0]
 8002a7a:	18c0      	adds	r0, r0, r3
 8002a7c:	6803      	ldr	r3, [r0, #0]
 8002a7e:	4393      	bics	r3, r2
 8002a80:	6003      	str	r3, [r0, #0]
}
 8002a82:	4770      	bx	lr
 8002a84:	08006ba7 	.word	0x08006ba7

08002a88 <LL_DMA_SetDataLength>:
  * @param  NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
{
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8002a88:	4b05      	ldr	r3, [pc, #20]	; (8002aa0 <LL_DMA_SetDataLength+0x18>)
 8002a8a:	185b      	adds	r3, r3, r1
 8002a8c:	3b01      	subs	r3, #1
 8002a8e:	781b      	ldrb	r3, [r3, #0]
 8002a90:	18c0      	adds	r0, r0, r3
 8002a92:	6843      	ldr	r3, [r0, #4]
 8002a94:	0c1b      	lsrs	r3, r3, #16
 8002a96:	041b      	lsls	r3, r3, #16
 8002a98:	4313      	orrs	r3, r2
 8002a9a:	6043      	str	r3, [r0, #4]
             DMA_CNDTR_NDT, NbData);
}
 8002a9c:	4770      	bx	lr
 8002a9e:	46c0      	nop			; (mov r8, r8)
 8002aa0:	08006ba7 	.word	0x08006ba7

08002aa4 <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TCIE);
 8002aa4:	4b04      	ldr	r3, [pc, #16]	; (8002ab8 <LL_DMA_EnableIT_TC+0x14>)
 8002aa6:	185b      	adds	r3, r3, r1
 8002aa8:	3b01      	subs	r3, #1
 8002aaa:	781b      	ldrb	r3, [r3, #0]
 8002aac:	18c0      	adds	r0, r0, r3
 8002aae:	2302      	movs	r3, #2
 8002ab0:	6802      	ldr	r2, [r0, #0]
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	6003      	str	r3, [r0, #0]
}
 8002ab6:	4770      	bx	lr
 8002ab8:	08006ba7 	.word	0x08006ba7

08002abc <R1_1ShuntMotorVarsInit>:
void R1_1ShuntMotorVarsInit(PWMC_Handle_t * pHdl)
{
  PWMC_R1_Handle_t * pHandle = (PWMC_R1_Handle_t *)pHdl;

  /* Init motor vars */
  pHandle->iflag = 0;
 8002abc:	0003      	movs	r3, r0
 8002abe:	2100      	movs	r1, #0
  pHandle->FOCDurationFlag = false;
  pHandle->Half_PWMPeriod = (pHandle->_Super.PWMperiod/2u);
 8002ac0:	0002      	movs	r2, r0
{
 8002ac2:	b570      	push	{r4, r5, r6, lr}

  pHandle->CntSmp1 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 8002ac4:	0006      	movs	r6, r0
  pHandle->iflag = 0;
 8002ac6:	33c5      	adds	r3, #197	; 0xc5
 8002ac8:	7019      	strb	r1, [r3, #0]
  pHandle->FOCDurationFlag = false;
 8002aca:	70d9      	strb	r1, [r3, #3]
  pHandle->Half_PWMPeriod = (pHandle->_Super.PWMperiod/2u);
 8002acc:	3b55      	subs	r3, #85	; 0x55
 8002ace:	881b      	ldrh	r3, [r3, #0]
 8002ad0:	32b8      	adds	r2, #184	; 0xb8
                   - (uint32_t)(pHandle->pParams_str->hTADConv + pHandle->pParams_str->TSample);
 8002ad2:	6955      	ldr	r5, [r2, #20]
  pHandle->Half_PWMPeriod = (pHandle->_Super.PWMperiod/2u);
 8002ad4:	085c      	lsrs	r4, r3, #1
 8002ad6:	8014      	strh	r4, [r2, #0]
                   - (uint32_t)(pHandle->pParams_str->hTADConv + pHandle->pParams_str->TSample);
 8002ad8:	8c2a      	ldrh	r2, [r5, #32]
 8002ada:	8bed      	ldrh	r5, [r5, #30]
 8002adc:	089b      	lsrs	r3, r3, #2
 8002ade:	1952      	adds	r2, r2, r5
 8002ae0:	b292      	uxth	r2, r2
 8002ae2:	1a9d      	subs	r5, r3, r2
  pHandle->CntSmp2 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
                   + (uint32_t)(pHandle->pParams_str->hTADConv + pHandle->pParams_str->TSample);
 8002ae4:	189a      	adds	r2, r3, r2
                   - (uint32_t)(pHandle->pParams_str->hTADConv + pHandle->pParams_str->TSample);
 8002ae6:	b2ad      	uxth	r5, r5
  pHandle->CntSmp1 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 8002ae8:	36ba      	adds	r6, #186	; 0xba
                   + (uint32_t)(pHandle->pParams_str->hTADConv + pHandle->pParams_str->TSample);
 8002aea:	b292      	uxth	r2, r2
  pHandle->CntSmp1 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 8002aec:	8035      	strh	r5, [r6, #0]
  pHandle->CntSmp2 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 8002aee:	8072      	strh	r2, [r6, #2]

  pHandle->_Super.CntPhA = pHandle->Half_PWMPeriod >> 1;
 8002af0:	3e6a      	subs	r6, #106	; 0x6a
 8002af2:	8033      	strh	r3, [r6, #0]
  pHandle->_Super.CntPhB = pHandle->Half_PWMPeriod >> 1;
  pHandle->_Super.CntPhC = pHandle->Half_PWMPeriod >> 1;

  /* initialize buffer with the default duty cycle value */
  pHandle->DmaBuffCCR[0]       = pHandle->_Super.CntPhA;      /* CCR1 value overwritten during first half PWM period */
 8002af4:	8733      	strh	r3, [r6, #56]	; 0x38
  pHandle->_Super.CntPhB = pHandle->Half_PWMPeriod >> 1;
 8002af6:	8073      	strh	r3, [r6, #2]
  pHandle->_Super.CntPhC = pHandle->Half_PWMPeriod >> 1;
 8002af8:	80b3      	strh	r3, [r6, #4]
  pHandle->DmaBuffCCR[0]       = pHandle->_Super.CntPhA;      /* CCR1 value overwritten during first half PWM period */
 8002afa:	3638      	adds	r6, #56	; 0x38
  pHandle->DmaBuffCCR_latch[0] = pHandle->_Super.CntPhA;      /* CCR1 value overwritten during first half PWM period */
 8002afc:	81b3      	strh	r3, [r6, #12]
  pHandle->DmaBuffCCR[1]       = pHandle->_Super.CntPhB;      /* CCR2 value overwritten during first half PWM period */
 8002afe:	3602      	adds	r6, #2
 8002b00:	8033      	strh	r3, [r6, #0]
  pHandle->DmaBuffCCR_latch[1] = pHandle->_Super.CntPhB;      /* CCR2 value overwritten during first half PWM period */
 8002b02:	81b3      	strh	r3, [r6, #12]
  pHandle->DmaBuffCCR[2]       = pHandle->_Super.CntPhC;      /* CCR3 value overwritten during first half PWM period */
 8002b04:	3602      	adds	r6, #2
 8002b06:	8033      	strh	r3, [r6, #0]
  pHandle->DmaBuffCCR_latch[2] = pHandle->_Super.CntPhC;      /* CCR3 value overwritten during first half PWM period */
 8002b08:	81b3      	strh	r3, [r6, #12]

  pHandle->DmaBuffCCR[3]       = pHandle->_Super.CntPhA;      /* CCR1 value overwritten during second half PWM period */
 8002b0a:	3602      	adds	r6, #2
 8002b0c:	8033      	strh	r3, [r6, #0]
  pHandle->DmaBuffCCR_latch[3] = pHandle->_Super.CntPhA;      /* CCR1 value overwritten during second half PWM period */
 8002b0e:	81b3      	strh	r3, [r6, #12]
  pHandle->DmaBuffCCR[4]       = pHandle->_Super.CntPhB;      /* CCR2 value overwritten during second half PWM period */
 8002b10:	3602      	adds	r6, #2
 8002b12:	8033      	strh	r3, [r6, #0]
  pHandle->DmaBuffCCR_latch[4] = pHandle->_Super.CntPhB;      /* CCR2 value overwritten during second half PWM period */
 8002b14:	81b3      	strh	r3, [r6, #12]
  pHandle->DmaBuffCCR[5]       = pHandle->_Super.CntPhC;      /* CCR3 value overwritten during second half PWM period */
 8002b16:	8073      	strh	r3, [r6, #2]
  pHandle->DmaBuffCCR_latch[5] = pHandle->_Super.CntPhC;      /* CCR3 value overwritten during second half PWM period */
 8002b18:	81f3      	strh	r3, [r6, #14]

  /* initialize buffer with default sampling value */
  pHandle->DmaBuffCCR_ADCTrig[0] = pHandle->CntSmp2;
 8002b1a:	0003      	movs	r3, r0
  pHandle->DmaBuffCCR_ADCTrig[1] = pHandle->Half_PWMPeriod-1u;
 8002b1c:	3c01      	subs	r4, #1
  pHandle->DmaBuffCCR_ADCTrig[0] = pHandle->CntSmp2;
 8002b1e:	33ae      	adds	r3, #174	; 0xae
  pHandle->DmaBuffCCR_ADCTrig[2] = pHandle->CntSmp1;

  pHandle->_Super.BrakeActionLock = false;
 8002b20:	3083      	adds	r0, #131	; 0x83
  pHandle->DmaBuffCCR[5]       = pHandle->_Super.CntPhC;      /* CCR3 value overwritten during second half PWM period */
 8002b22:	3602      	adds	r6, #2
  pHandle->DmaBuffCCR_ADCTrig[2] = pHandle->CntSmp1;
 8002b24:	809d      	strh	r5, [r3, #4]
  pHandle->DmaBuffCCR_ADCTrig[0] = pHandle->CntSmp2;
 8002b26:	801a      	strh	r2, [r3, #0]
  pHandle->DmaBuffCCR_ADCTrig[1] = pHandle->Half_PWMPeriod-1u;
 8002b28:	805c      	strh	r4, [r3, #2]
  pHandle->_Super.BrakeActionLock = false;
 8002b2a:	7001      	strb	r1, [r0, #0]
}
 8002b2c:	bd70      	pop	{r4, r5, r6, pc}
	...

08002b30 <R1_GetPhaseCurrents>:
  * @retval Ia and Ib current in Curr_Components format
  */
__weak void R1_GetPhaseCurrents(PWMC_Handle_t * pHdl, ab_t * pStator_Currents)
{
  PWMC_R1_Handle_t * pHandle = (PWMC_R1_Handle_t *)pHdl;
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8002b30:	0003      	movs	r3, r0
 8002b32:	33cc      	adds	r3, #204	; 0xcc
 8002b34:	681b      	ldr	r3, [r3, #0]
{
 8002b36:	b570      	push	{r4, r5, r6, lr}
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8002b38:	685a      	ldr	r2, [r3, #4]
  int16_t hCurrA = 0;
  int16_t hCurrB = 0;
  int16_t hCurrC = 0;

  /* Clear flag used for FOC duration check */
  pHandle->FOCDurationFlag = false;
 8002b3a:	0003      	movs	r3, r0
{
 8002b3c:	0004      	movs	r4, r0
  pHandle->FOCDurationFlag = false;
 8002b3e:	2000      	movs	r0, #0
 8002b40:	33c8      	adds	r3, #200	; 0xc8
 8002b42:	7018      	strb	r0, [r3, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8002b44:	6853      	ldr	r3, [r2, #4]
 8002b46:	3070      	adds	r0, #112	; 0x70
 8002b48:	4383      	bics	r3, r0
 8002b4a:	6053      	str	r3, [r2, #4]

  /* Disabling the External triggering for ADCx */
  LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);
  /* First sampling point */
  wAux1 = (int32_t) pHandle->CurConv[0] ;
 8002b4c:	0023      	movs	r3, r4
 8002b4e:	33b4      	adds	r3, #180	; 0xb4
 8002b50:	881d      	ldrh	r5, [r3, #0]
  wAux1 -= (int32_t)(pHandle->PhaseOffset);
 8002b52:	3b14      	subs	r3, #20
 8002b54:	681a      	ldr	r2, [r3, #0]

  /* Check saturation */
  if (wAux1 > -INT16_MAX)
 8002b56:	4b87      	ldr	r3, [pc, #540]	; (8002d74 <R1_GetPhaseCurrents+0x244>)
  wAux1 -= (int32_t)(pHandle->PhaseOffset);
 8002b58:	1aad      	subs	r5, r5, r2
  if (wAux1 > -INT16_MAX)
 8002b5a:	429d      	cmp	r5, r3
 8002b5c:	db1b      	blt.n	8002b96 <R1_GetPhaseCurrents+0x66>
  {
    if (wAux1 < INT16_MAX)
 8002b5e:	4886      	ldr	r0, [pc, #536]	; (8002d78 <R1_GetPhaseCurrents+0x248>)
 8002b60:	4285      	cmp	r5, r0
 8002b62:	dd00      	ble.n	8002b66 <R1_GetPhaseCurrents+0x36>
    {
    }
    else
    {
      wAux1 = INT16_MAX;
 8002b64:	4d85      	ldr	r5, [pc, #532]	; (8002d7c <R1_GetPhaseCurrents+0x24c>)
  else
  {
    wAux1 = -INT16_MAX;
  }
   /* Second sampling point */
  wAux2 = (int32_t) pHandle->CurConv[1] ;
 8002b66:	0020      	movs	r0, r4
 8002b68:	30b6      	adds	r0, #182	; 0xb6
 8002b6a:	8806      	ldrh	r6, [r0, #0]
  wAux2 -= (int32_t)(pHandle->PhaseOffset);
 8002b6c:	1ab6      	subs	r6, r6, r2

  /* Check saturation */
  if (wAux2 > -INT16_MAX)
 8002b6e:	429e      	cmp	r6, r3
 8002b70:	db13      	blt.n	8002b9a <R1_GetPhaseCurrents+0x6a>
  {
    if (wAux2 < INT16_MAX)
 8002b72:	4b81      	ldr	r3, [pc, #516]	; (8002d78 <R1_GetPhaseCurrents+0x248>)
 8002b74:	429e      	cmp	r6, r3
 8002b76:	dd00      	ble.n	8002b7a <R1_GetPhaseCurrents+0x4a>
    {
    }
    else
    {
      wAux2 = INT16_MAX;
 8002b78:	4e80      	ldr	r6, [pc, #512]	; (8002d7c <R1_GetPhaseCurrents+0x24c>)
  else
  {
    wAux2 = -INT16_MAX;
  }

  switch (pHandle->_Super.Sector)
 8002b7a:	0023      	movs	r3, r4
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	337a      	adds	r3, #122	; 0x7a
 8002b80:	7818      	ldrb	r0, [r3, #0]
 8002b82:	0013      	movs	r3, r2
 8002b84:	2805      	cmp	r0, #5
 8002b86:	d828      	bhi.n	8002bda <R1_GetPhaseCurrents+0xaa>
 8002b88:	0023      	movs	r3, r4
 8002b8a:	33c5      	adds	r3, #197	; 0xc5
 8002b8c:	f7fd fac6 	bl	800011c <__gnu_thumb1_case_uqi>
 8002b90:	7e523007 	.word	0x7e523007
 8002b94:	cea6      	.short	0xcea6
    wAux1 = -INT16_MAX;
 8002b96:	4d7a      	ldr	r5, [pc, #488]	; (8002d80 <R1_GetPhaseCurrents+0x250>)
 8002b98:	e7e5      	b.n	8002b66 <R1_GetPhaseCurrents+0x36>
    wAux2 = -INT16_MAX;
 8002b9a:	4e79      	ldr	r6, [pc, #484]	; (8002d80 <R1_GetPhaseCurrents+0x250>)
 8002b9c:	e7ed      	b.n	8002b7a <R1_GetPhaseCurrents+0x4a>
  {
    case SECTOR_1:
    {
      if((pHandle->iflag & (IA_OK | IC_OK)) == (IA_OK | IC_OK)) /* iA and -iC are available to be sampled */
 8002b9e:	2205      	movs	r2, #5
 8002ba0:	781b      	ldrb	r3, [r3, #0]
 8002ba2:	4013      	ands	r3, r2
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d102      	bne.n	8002bae <R1_GetPhaseCurrents+0x7e>
      {
        hCurrA = (int16_t) wAux2;
 8002ba8:	b233      	sxth	r3, r6
      if((pHandle->iflag & (IA_OK | IC_OK)) == (IA_OK | IC_OK)) /* iC,-iA are available to be sampled */
      {
        hCurrC = (int16_t) wAux2;
        wAux1 = -wAux1;
        hCurrA = (int16_t) wAux1;
        hCurrB = -hCurrA-hCurrC;
 8002baa:	1baa      	subs	r2, r5, r6
 8002bac:	e040      	b.n	8002c30 <R1_GetPhaseCurrents+0x100>
        if((pHandle->iflag & (IA_OK | IC_OK)) != 0x00) /* iA or -iC is available to be sampled */
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d100      	bne.n	8002bb4 <R1_GetPhaseCurrents+0x84>
 8002bb2:	e089      	b.n	8002cc8 <R1_GetPhaseCurrents+0x198>
          if(pHandle->_Super.AlignFlag == 0x01) /* START Position Aligning_angle=30 degree */
 8002bb4:	0022      	movs	r2, r4
 8002bb6:	3279      	adds	r2, #121	; 0x79
 8002bb8:	7812      	ldrb	r2, [r2, #0]
 8002bba:	2a01      	cmp	r2, #1
 8002bbc:	d106      	bne.n	8002bcc <R1_GetPhaseCurrents+0x9c>
            if((pHandle->iflag & (IA_OK | IC_OK)) == IA_OK) /* iA is available to be sampled and not iC */
 8002bbe:	2b01      	cmp	r3, #1
 8002bc0:	d102      	bne.n	8002bc8 <R1_GetPhaseCurrents+0x98>
              hCurrA = (int16_t) wAux2;
 8002bc2:	b233      	sxth	r3, r6
            }
            else  /* 0x01 -ia */
            {
              wAux1 = -wAux1;
              hCurrA = (int16_t) wAux1;
              hCurrB = 0;
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	e008      	b.n	8002bda <R1_GetPhaseCurrents+0xaa>
              hCurrA = -hCurrC;
 8002bc8:	b22b      	sxth	r3, r5
              hCurrB = 0;
 8002bca:	e7fb      	b.n	8002bc4 <R1_GetPhaseCurrents+0x94>
              hCurrB = pHandle->_Super.IbEst;
 8002bcc:	0022      	movs	r2, r4
 8002bce:	326a      	adds	r2, #106	; 0x6a
 8002bd0:	2000      	movs	r0, #0
 8002bd2:	5e12      	ldrsh	r2, [r2, r0]
            if((pHandle->iflag & (IA_OK | IC_OK)) == IA_OK) /* iA, is available to be sampled */
 8002bd4:	2b01      	cmp	r3, #1
 8002bd6:	d108      	bne.n	8002bea <R1_GetPhaseCurrents+0xba>
              hCurrA = (int16_t) wAux2;
 8002bd8:	b233      	sxth	r3, r6

    default:
      break;
    }

  pHandle->CurrAOld = hCurrA;
 8002bda:	0020      	movs	r0, r4
 8002bdc:	30c0      	adds	r0, #192	; 0xc0
  pHandle->CurrBOld = hCurrB;
 8002bde:	34c2      	adds	r4, #194	; 0xc2
  pHandle->CurrAOld = hCurrA;
 8002be0:	8003      	strh	r3, [r0, #0]
  pHandle->CurrBOld = hCurrB;
 8002be2:	8022      	strh	r2, [r4, #0]

  pStator_Currents->a = hCurrA;
 8002be4:	800b      	strh	r3, [r1, #0]
  pStator_Currents->b = hCurrB;
 8002be6:	804a      	strh	r2, [r1, #2]
}
 8002be8:	bd70      	pop	{r4, r5, r6, pc}
              hCurrA = -hCurrB-hCurrC;
 8002bea:	1aab      	subs	r3, r5, r2
          hCurrA = -hCurrB-hCurrC;
 8002bec:	b21b      	sxth	r3, r3
 8002bee:	e7f4      	b.n	8002bda <R1_GetPhaseCurrents+0xaa>
      if((pHandle->iflag & (IB_OK | IC_OK)) == (IB_OK | IC_OK)) /* iB,-iC are available to be sampled */
 8002bf0:	781a      	ldrb	r2, [r3, #0]
 8002bf2:	2306      	movs	r3, #6
 8002bf4:	401a      	ands	r2, r3
 8002bf6:	429a      	cmp	r2, r3
 8002bf8:	d102      	bne.n	8002c00 <R1_GetPhaseCurrents+0xd0>
        hCurrB = (int16_t) wAux2;
 8002bfa:	b232      	sxth	r2, r6
        hCurrA = -hCurrB-hCurrC;
 8002bfc:	1bab      	subs	r3, r5, r6
 8002bfe:	e7f5      	b.n	8002bec <R1_GetPhaseCurrents+0xbc>
          if(pHandle->_Super.AlignFlag == 0x01) /* START Position Aligning_angle=90 degree */
 8002c00:	0023      	movs	r3, r4
        if((pHandle->iflag & (IB_OK | IC_OK)) != 0x00) /* iB, or -iC is available to be sampled */
 8002c02:	2a00      	cmp	r2, #0
 8002c04:	d100      	bne.n	8002c08 <R1_GetPhaseCurrents+0xd8>
 8002c06:	e088      	b.n	8002d1a <R1_GetPhaseCurrents+0x1ea>
          if(pHandle->_Super.AlignFlag == 0x01) /* START Position Aligning_angle=90 degree */
 8002c08:	3379      	adds	r3, #121	; 0x79
 8002c0a:	781b      	ldrb	r3, [r3, #0]
 8002c0c:	2b01      	cmp	r3, #1
 8002c0e:	d106      	bne.n	8002c1e <R1_GetPhaseCurrents+0xee>
            if((pHandle->iflag & (IB_OK | IC_OK)) == IB_OK) /* iB, is available to be sampled */
 8002c10:	2a02      	cmp	r2, #2
 8002c12:	d102      	bne.n	8002c1a <R1_GetPhaseCurrents+0xea>
              hCurrB = (int16_t) wAux2;
 8002c14:	b232      	sxth	r2, r6
              hCurrA = 0;
 8002c16:	2300      	movs	r3, #0
 8002c18:	e7df      	b.n	8002bda <R1_GetPhaseCurrents+0xaa>
              hCurrB = -hCurrC;
 8002c1a:	b22a      	sxth	r2, r5
 8002c1c:	e7fb      	b.n	8002c16 <R1_GetPhaseCurrents+0xe6>
          hCurrA = pHandle->_Super.IaEst;
 8002c1e:	0023      	movs	r3, r4
 8002c20:	3368      	adds	r3, #104	; 0x68
 8002c22:	2000      	movs	r0, #0
 8002c24:	5e1b      	ldrsh	r3, [r3, r0]
            if((pHandle->iflag & (IB_OK | IC_OK)) == IB_OK) /* iB, is available to be sampled */
 8002c26:	2a02      	cmp	r2, #2
 8002c28:	d101      	bne.n	8002c2e <R1_GetPhaseCurrents+0xfe>
              hCurrB = (int16_t) wAux2;
 8002c2a:	b232      	sxth	r2, r6
              hCurrA = pHandle->_Super.IaEst;
 8002c2c:	e7d5      	b.n	8002bda <R1_GetPhaseCurrents+0xaa>
              hCurrB = -hCurrA-hCurrC;
 8002c2e:	1aea      	subs	r2, r5, r3
              hCurrB = -hCurrA;
 8002c30:	b212      	sxth	r2, r2
 8002c32:	e7d2      	b.n	8002bda <R1_GetPhaseCurrents+0xaa>
      if((pHandle->iflag & (IA_OK | IB_OK)) == (IA_OK | IB_OK)) /* iB,-iA are available to be sampled */
 8002c34:	2203      	movs	r2, #3
 8002c36:	781b      	ldrb	r3, [r3, #0]
 8002c38:	4013      	ands	r3, r2
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d102      	bne.n	8002c44 <R1_GetPhaseCurrents+0x114>
        hCurrB = (int16_t) wAux2;
 8002c3e:	b232      	sxth	r2, r6
              wAux1 = -wAux1;
 8002c40:	426b      	negs	r3, r5
 8002c42:	e7d3      	b.n	8002bec <R1_GetPhaseCurrents+0xbc>
        if((pHandle->iflag & (IA_OK | IB_OK)) != 0x00) /* iB, or -iA is available to be sampled */
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d01c      	beq.n	8002c82 <R1_GetPhaseCurrents+0x152>
          if(pHandle->_Super.AlignFlag == 0x01) /* START Position Aligning_angle=150 degree */
 8002c48:	0022      	movs	r2, r4
 8002c4a:	3279      	adds	r2, #121	; 0x79
 8002c4c:	7812      	ldrb	r2, [r2, #0]
 8002c4e:	2a01      	cmp	r2, #1
 8002c50:	d108      	bne.n	8002c64 <R1_GetPhaseCurrents+0x134>
            if((pHandle->iflag & (IA_OK | IB_OK)) == IB_OK) /* iB, is available to be sampled */
 8002c52:	2b02      	cmp	r3, #2
 8002c54:	d102      	bne.n	8002c5c <R1_GetPhaseCurrents+0x12c>
              hCurrB = (int16_t) wAux2;
 8002c56:	b232      	sxth	r2, r6
              hCurrA = -hCurrB-hCurrC;
 8002c58:	4273      	negs	r3, r6
 8002c5a:	e7c7      	b.n	8002bec <R1_GetPhaseCurrents+0xbc>
              wAux1 = -wAux1;
 8002c5c:	426b      	negs	r3, r5
              hCurrA = (int16_t) wAux1;
 8002c5e:	b21b      	sxth	r3, r3
              hCurrB = -hCurrA;
 8002c60:	b22a      	sxth	r2, r5
 8002c62:	e7ba      	b.n	8002bda <R1_GetPhaseCurrents+0xaa>
            if((pHandle->iflag & (IA_OK | IB_OK)) == IB_OK) /* iB, is available to be sampled */
 8002c64:	2b02      	cmp	r3, #2
 8002c66:	d105      	bne.n	8002c74 <R1_GetPhaseCurrents+0x144>
              hCurrB = (int16_t) wAux2;
 8002c68:	b232      	sxth	r2, r6
              hCurrA = pHandle->_Super.IaEst;
 8002c6a:	0023      	movs	r3, r4
 8002c6c:	3368      	adds	r3, #104	; 0x68
 8002c6e:	2000      	movs	r0, #0
 8002c70:	5e1b      	ldrsh	r3, [r3, r0]
 8002c72:	e7b2      	b.n	8002bda <R1_GetPhaseCurrents+0xaa>
              wAux1 = -wAux1;
 8002c74:	426b      	negs	r3, r5
              hCurrA = (int16_t) wAux1;
 8002c76:	b21b      	sxth	r3, r3
          hCurrB = pHandle->_Super.IbEst;
 8002c78:	0022      	movs	r2, r4
 8002c7a:	326a      	adds	r2, #106	; 0x6a
 8002c7c:	2000      	movs	r0, #0
 8002c7e:	5e12      	ldrsh	r2, [r2, r0]
 8002c80:	e7ab      	b.n	8002bda <R1_GetPhaseCurrents+0xaa>
          hCurrB = pHandle->_Super.IbEst;
 8002c82:	0023      	movs	r3, r4
 8002c84:	336a      	adds	r3, #106	; 0x6a
 8002c86:	2200      	movs	r2, #0
 8002c88:	5e9a      	ldrsh	r2, [r3, r2]
          hCurrA = pHandle->_Super.IaEst;
 8002c8a:	e7ee      	b.n	8002c6a <R1_GetPhaseCurrents+0x13a>
      if((pHandle->iflag & (IA_OK | IC_OK)) == (IA_OK | IC_OK)) /* iC,-iA are available to be sampled */
 8002c8c:	2205      	movs	r2, #5
 8002c8e:	781b      	ldrb	r3, [r3, #0]
 8002c90:	4013      	ands	r3, r2
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d102      	bne.n	8002c9c <R1_GetPhaseCurrents+0x16c>
        wAux1 = -wAux1;
 8002c96:	426b      	negs	r3, r5
        hCurrA = (int16_t) wAux1;
 8002c98:	b21b      	sxth	r3, r3
 8002c9a:	e786      	b.n	8002baa <R1_GetPhaseCurrents+0x7a>
        if((pHandle->iflag & (IA_OK | IC_OK)) != 0x00) /* iC, or -iA is available to be sampled */
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d013      	beq.n	8002cc8 <R1_GetPhaseCurrents+0x198>
          if(pHandle->_Super.AlignFlag == 0x01) /* START Position Aligning_angle=210 degree */
 8002ca0:	0022      	movs	r2, r4
 8002ca2:	3279      	adds	r2, #121	; 0x79
 8002ca4:	7812      	ldrb	r2, [r2, #0]
 8002ca6:	2a01      	cmp	r2, #1
 8002ca8:	d106      	bne.n	8002cb8 <R1_GetPhaseCurrents+0x188>
            if((pHandle->iflag & (IA_OK | IC_OK)) == IC_OK) /* iC, is available to be sampled */
 8002caa:	2b04      	cmp	r3, #4
 8002cac:	d102      	bne.n	8002cb4 <R1_GetPhaseCurrents+0x184>
              hCurrA = -hCurrC;
 8002cae:	4273      	negs	r3, r6
              hCurrA = (int16_t) wAux1;
 8002cb0:	b21b      	sxth	r3, r3
 8002cb2:	e787      	b.n	8002bc4 <R1_GetPhaseCurrents+0x94>
              wAux1 = -wAux1;
 8002cb4:	426b      	negs	r3, r5
 8002cb6:	e7fb      	b.n	8002cb0 <R1_GetPhaseCurrents+0x180>
              hCurrB = pHandle->_Super.IbEst;
 8002cb8:	0022      	movs	r2, r4
 8002cba:	326a      	adds	r2, #106	; 0x6a
 8002cbc:	2000      	movs	r0, #0
 8002cbe:	5e12      	ldrsh	r2, [r2, r0]
            if((pHandle->iflag & (IA_OK | IC_OK)) == IC_OK) /* iC, is available to be sampled */
 8002cc0:	2b04      	cmp	r3, #4
 8002cc2:	d1bd      	bne.n	8002c40 <R1_GetPhaseCurrents+0x110>
              hCurrA = -hCurrB-hCurrC;
 8002cc4:	1996      	adds	r6, r2, r6
 8002cc6:	e7c7      	b.n	8002c58 <R1_GetPhaseCurrents+0x128>
          hCurrA = pHandle->_Super.IaEst;
 8002cc8:	0023      	movs	r3, r4
 8002cca:	3368      	adds	r3, #104	; 0x68
 8002ccc:	2200      	movs	r2, #0
 8002cce:	5e9b      	ldrsh	r3, [r3, r2]
          hCurrC = pHandle->_Super.IcEst;
 8002cd0:	0022      	movs	r2, r4
 8002cd2:	326c      	adds	r2, #108	; 0x6c
          hCurrB = -hCurrA-hCurrC;
 8002cd4:	8812      	ldrh	r2, [r2, #0]
 8002cd6:	18d2      	adds	r2, r2, r3
 8002cd8:	4252      	negs	r2, r2
 8002cda:	e7a9      	b.n	8002c30 <R1_GetPhaseCurrents+0x100>
      if((pHandle->iflag & (IB_OK | IC_OK)) == (IB_OK | IC_OK)) /* iC,-iB are available to be sampled */
 8002cdc:	781a      	ldrb	r2, [r3, #0]
 8002cde:	2306      	movs	r3, #6
 8002ce0:	401a      	ands	r2, r3
 8002ce2:	429a      	cmp	r2, r3
 8002ce4:	d102      	bne.n	8002cec <R1_GetPhaseCurrents+0x1bc>
        wAux1 = -wAux1;
 8002ce6:	426a      	negs	r2, r5
        hCurrB = (int16_t) wAux1;
 8002ce8:	b212      	sxth	r2, r2
 8002cea:	e787      	b.n	8002bfc <R1_GetPhaseCurrents+0xcc>
          if(pHandle->_Super.AlignFlag == 0x01) /* START Position Aligning_angle=270 degree */
 8002cec:	0023      	movs	r3, r4
        if((pHandle->iflag & (IB_OK | IC_OK)) != 0x00) /* iC, or -iB is available to be sampled */
 8002cee:	2a00      	cmp	r2, #0
 8002cf0:	d013      	beq.n	8002d1a <R1_GetPhaseCurrents+0x1ea>
          if(pHandle->_Super.AlignFlag == 0x01) /* START Position Aligning_angle=270 degree */
 8002cf2:	3379      	adds	r3, #121	; 0x79
 8002cf4:	781b      	ldrb	r3, [r3, #0]
 8002cf6:	2b01      	cmp	r3, #1
 8002cf8:	d106      	bne.n	8002d08 <R1_GetPhaseCurrents+0x1d8>
            if((pHandle->iflag & (IB_OK | IC_OK)) == IC_OK) /* iC, is available to be sampled */
 8002cfa:	2a04      	cmp	r2, #4
 8002cfc:	d102      	bne.n	8002d04 <R1_GetPhaseCurrents+0x1d4>
              hCurrB = -hCurrC;
 8002cfe:	4272      	negs	r2, r6
              hCurrB = (int16_t) wAux1;
 8002d00:	b212      	sxth	r2, r2
 8002d02:	e788      	b.n	8002c16 <R1_GetPhaseCurrents+0xe6>
              wAux1 = -wAux1;
 8002d04:	426a      	negs	r2, r5
 8002d06:	e7fb      	b.n	8002d00 <R1_GetPhaseCurrents+0x1d0>
          hCurrA = pHandle->_Super.IaEst;
 8002d08:	0023      	movs	r3, r4
 8002d0a:	3368      	adds	r3, #104	; 0x68
 8002d0c:	2000      	movs	r0, #0
 8002d0e:	5e1b      	ldrsh	r3, [r3, r0]
              hCurrB = -hCurrA-hCurrC;
 8002d10:	199e      	adds	r6, r3, r6
            if((pHandle->iflag & (IB_OK | IC_OK)) == IC_OK) /* iC, is available to be sampled */
 8002d12:	2a04      	cmp	r2, #4
 8002d14:	d01b      	beq.n	8002d4e <R1_GetPhaseCurrents+0x21e>
        wAux1 = -wAux1;
 8002d16:	426a      	negs	r2, r5
 8002d18:	e78a      	b.n	8002c30 <R1_GetPhaseCurrents+0x100>
          hCurrB = pHandle->_Super.IbEst;
 8002d1a:	336a      	adds	r3, #106	; 0x6a
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	5e9a      	ldrsh	r2, [r3, r2]
          hCurrC = pHandle->_Super.IcEst;
 8002d20:	0023      	movs	r3, r4
 8002d22:	336c      	adds	r3, #108	; 0x6c
          hCurrA = -hCurrB-hCurrC;
 8002d24:	881b      	ldrh	r3, [r3, #0]
 8002d26:	189b      	adds	r3, r3, r2
 8002d28:	425b      	negs	r3, r3
 8002d2a:	e75f      	b.n	8002bec <R1_GetPhaseCurrents+0xbc>
      if((pHandle->iflag & (IA_OK | IB_OK)) == (IA_OK | IB_OK)) /* iA,-iB are available to be sampled */
 8002d2c:	2203      	movs	r2, #3
 8002d2e:	781b      	ldrb	r3, [r3, #0]
 8002d30:	4013      	ands	r3, r2
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d101      	bne.n	8002d3a <R1_GetPhaseCurrents+0x20a>
        hCurrA = (int16_t) wAux2;
 8002d36:	b233      	sxth	r3, r6
 8002d38:	e7ed      	b.n	8002d16 <R1_GetPhaseCurrents+0x1e6>
        if((pHandle->iflag & (IA_OK | IB_OK)) != 0x00) /* iA, or -iB is available to be sampled */
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d014      	beq.n	8002d68 <R1_GetPhaseCurrents+0x238>
          if(pHandle->_Super.AlignFlag == 0x01) /* START Position Aligning_angle=330 degree */
 8002d3e:	0022      	movs	r2, r4
 8002d40:	3279      	adds	r2, #121	; 0x79
 8002d42:	7812      	ldrb	r2, [r2, #0]
 8002d44:	2a01      	cmp	r2, #1
 8002d46:	d108      	bne.n	8002d5a <R1_GetPhaseCurrents+0x22a>
            if((pHandle->iflag & (IA_OK | IB_OK)) == IA_OK) /* iA, is available to be sampled */
 8002d48:	2b01      	cmp	r3, #1
 8002d4a:	d102      	bne.n	8002d52 <R1_GetPhaseCurrents+0x222>
              hCurrA = (int16_t) wAux2;
 8002d4c:	b233      	sxth	r3, r6
              hCurrB = -hCurrA;
 8002d4e:	4272      	negs	r2, r6
 8002d50:	e76e      	b.n	8002c30 <R1_GetPhaseCurrents+0x100>
              wAux1 = -wAux1;
 8002d52:	426a      	negs	r2, r5
              hCurrB = (int16_t) wAux1;
 8002d54:	b212      	sxth	r2, r2
              hCurrA = -hCurrB;
 8002d56:	b22b      	sxth	r3, r5
 8002d58:	e73f      	b.n	8002bda <R1_GetPhaseCurrents+0xaa>
            if((pHandle->iflag & (IA_OK | IB_OK)) == IA_OK) /* iA, is available to be sampled */
 8002d5a:	2b01      	cmp	r3, #1
 8002d5c:	d101      	bne.n	8002d62 <R1_GetPhaseCurrents+0x232>
              hCurrA = (int16_t) wAux2;
 8002d5e:	b233      	sxth	r3, r6
              hCurrB = pHandle->_Super.IbEst;
 8002d60:	e78a      	b.n	8002c78 <R1_GetPhaseCurrents+0x148>
              wAux1 = -wAux1;
 8002d62:	426d      	negs	r5, r5
              hCurrB = (int16_t) wAux1;
 8002d64:	b22a      	sxth	r2, r5
 8002d66:	e780      	b.n	8002c6a <R1_GetPhaseCurrents+0x13a>
          hCurrA = pHandle->_Super.IaEst;
 8002d68:	0023      	movs	r3, r4
 8002d6a:	3368      	adds	r3, #104	; 0x68
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	5e9b      	ldrsh	r3, [r3, r2]
 8002d70:	e782      	b.n	8002c78 <R1_GetPhaseCurrents+0x148>
 8002d72:	46c0      	nop			; (mov r8, r8)
 8002d74:	ffff8002 	.word	0xffff8002
 8002d78:	00007ffe 	.word	0x00007ffe
 8002d7c:	00007fff 	.word	0x00007fff
 8002d80:	ffff8001 	.word	0xffff8001

08002d84 <R1_HFCurrentsCalibration>:
  */
static void R1_HFCurrentsCalibration(PWMC_Handle_t *pHdl, ab_t *pStator_Currents)
{
  /* Derived class members container */
  PWMC_R1_Handle_t *pHandle = (PWMC_R1_Handle_t *)pHdl;
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8002d84:	0003      	movs	r3, r0
 8002d86:	33cc      	adds	r3, #204	; 0xcc
 8002d88:	681b      	ldr	r3, [r3, #0]
{
 8002d8a:	b510      	push	{r4, lr}
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8002d8c:	685a      	ldr	r2, [r3, #4]
  /* Clear flag used for FOC duration check */
  pHandle->FOCDurationFlag = false;
 8002d8e:	0003      	movs	r3, r0
 8002d90:	2400      	movs	r4, #0
 8002d92:	33c8      	adds	r3, #200	; 0xc8
 8002d94:	701c      	strb	r4, [r3, #0]
 8002d96:	6853      	ldr	r3, [r2, #4]
 8002d98:	3470      	adds	r4, #112	; 0x70
 8002d9a:	43a3      	bics	r3, r4
 8002d9c:	6053      	str	r3, [r2, #4]

  /* Disabling the External triggering for ADCx */
  LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);
  if (pHandle->Index < NB_CONVERSIONS)
 8002d9e:	0002      	movs	r2, r0
 8002da0:	32c4      	adds	r2, #196	; 0xc4
 8002da2:	7813      	ldrb	r3, [r2, #0]
 8002da4:	2b0f      	cmp	r3, #15
 8002da6:	d80a      	bhi.n	8002dbe <R1_HFCurrentsCalibration+0x3a>
  {
    pHandle->PhaseOffset += pHandle->CurConv[1] ;
 8002da8:	0004      	movs	r4, r0
 8002daa:	30b6      	adds	r0, #182	; 0xb6
 8002dac:	34a0      	adds	r4, #160	; 0xa0
 8002dae:	8800      	ldrh	r0, [r0, #0]
 8002db0:	6823      	ldr	r3, [r4, #0]
 8002db2:	181b      	adds	r3, r3, r0
 8002db4:	6023      	str	r3, [r4, #0]
    pHandle->Index++;
 8002db6:	7813      	ldrb	r3, [r2, #0]
 8002db8:	3301      	adds	r3, #1
 8002dba:	b2db      	uxtb	r3, r3
 8002dbc:	7013      	strb	r3, [r2, #0]
  }

  /* During offset calibration no current is flowing in the phases */
  pStator_Currents->a = 0;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	800b      	strh	r3, [r1, #0]
  pStator_Currents->b = 0;
 8002dc2:	804b      	strh	r3, [r1, #2]

}
 8002dc4:	bd10      	pop	{r4, pc}
	...

08002dc8 <R1_SetADCSampPointPolarization>:
{
  /* Derived class members container */
  PWMC_R1_Handle_t *pHandle = (PWMC_R1_Handle_t *)pHdl;

  uint16_t hAux;
  pHandle->CntSmp1 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 8002dc8:	0003      	movs	r3, r0
{
 8002dca:	b530      	push	{r4, r5, lr}
  pHandle->CntSmp1 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 8002dcc:	33b8      	adds	r3, #184	; 0xb8
                   - (uint32_t)(pHandle->pParams_str->hTADConv + pHandle->pParams_str->TSample);
 8002dce:	881a      	ldrh	r2, [r3, #0]
 8002dd0:	3314      	adds	r3, #20
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	0852      	lsrs	r2, r2, #1
 8002dd6:	8bdc      	ldrh	r4, [r3, #30]
 8002dd8:	8c19      	ldrh	r1, [r3, #32]
 8002dda:	1909      	adds	r1, r1, r4
 8002ddc:	b289      	uxth	r1, r1
 8002dde:	1a55      	subs	r5, r2, r1
  pHandle->CntSmp1 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 8002de0:	0004      	movs	r4, r0
  pHandle->CntSmp2 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
                   + (uint32_t)(pHandle->pParams_str->hTADConv + pHandle->pParams_str->TSample);
 8002de2:	1852      	adds	r2, r2, r1
  pHandle->CntSmp2 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 8002de4:	0001      	movs	r1, r0
  pHandle->CntSmp1 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 8002de6:	34ba      	adds	r4, #186	; 0xba
  pHandle->CntSmp2 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 8002de8:	31bc      	adds	r1, #188	; 0xbc
  pHandle->CntSmp1 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 8002dea:	8025      	strh	r5, [r4, #0]
  pHandle->CntSmp2 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 8002dec:	800a      	strh	r2, [r1, #0]
  LL_ADC_REG_SetSequencerChannels(ADC1, __LL_ADC_DECIMAL_NB_TO_CHANNEL (pHandle->pParams_str->IChannel));
 8002dee:	1cda      	adds	r2, r3, #3
 8002df0:	7fd1      	ldrb	r1, [r2, #31]
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChannels(ADC_TypeDef *ADCx, uint32_t Channel)
{
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  WRITE_REG(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002df2:	2280      	movs	r2, #128	; 0x80
 8002df4:	0192      	lsls	r2, r2, #6
 8002df6:	408a      	lsls	r2, r1
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 8002df8:	2407      	movs	r4, #7
  WRITE_REG(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002dfa:	490e      	ldr	r1, [pc, #56]	; (8002e34 <R1_SetADCSampPointPolarization+0x6c>)
 8002dfc:	0b52      	lsrs	r2, r2, #13
 8002dfe:	628a      	str	r2, [r1, #40]	; 0x28
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 8002e00:	694a      	ldr	r2, [r1, #20]
  LL_ADC_SetSamplingTimeCommonChannels (ADC1, pHandle->pParams_str->ISamplingTime);
 8002e02:	3304      	adds	r3, #4
 8002e04:	7fdb      	ldrb	r3, [r3, #31]
 8002e06:	43a2      	bics	r2, r4
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	614b      	str	r3, [r1, #20]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
 8002e0c:	68ca      	ldr	r2, [r1, #12]
 8002e0e:	4b0a      	ldr	r3, [pc, #40]	; (8002e38 <R1_SetADCSampPointPolarization+0x70>)
 8002e10:	401a      	ands	r2, r3
 8002e12:	2388      	movs	r3, #136	; 0x88
 8002e14:	00db      	lsls	r3, r3, #3
 8002e16:	4313      	orrs	r3, r2
 8002e18:	60cb      	str	r3, [r1, #12]
  LL_ADC_REG_SetTriggerSource(ADC1, LL_ADC_REG_TRIG_EXT_TIM1_CH4);

  /* Check software error */
  if (pHandle->FOCDurationFlag == true)
 8002e1a:	0003      	movs	r3, r0
 8002e1c:	33c8      	adds	r3, #200	; 0xc8
 8002e1e:	781a      	ldrb	r2, [r3, #0]
  }
  else
  {
    hAux = MC_NO_ERROR;
  }
  if (pHandle->_Super.SWerror == 1u)
 8002e20:	3b72      	subs	r3, #114	; 0x72
 8002e22:	8818      	ldrh	r0, [r3, #0]
 8002e24:	2801      	cmp	r0, #1
 8002e26:	d001      	beq.n	8002e2c <R1_SetADCSampPointPolarization+0x64>
    hAux = MC_DURATION;
 8002e28:	b290      	uxth	r0, r2
  else
  {
    /* Nothing to do */
  }
  return (hAux);
}
 8002e2a:	bd30      	pop	{r4, r5, pc}
    pHandle->_Super.SWerror = 0u;
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	801a      	strh	r2, [r3, #0]
 8002e30:	e7fb      	b.n	8002e2a <R1_SetADCSampPointPolarization+0x62>
 8002e32:	46c0      	nop			; (mov r8, r8)
 8002e34:	40012400 	.word	0x40012400
 8002e38:	fffff23f 	.word	0xfffff23f

08002e3c <R1_CalcDutyCycles>:
  *         before the end of FOC algorithm else returns MC_NO_ERROR
  */
__weak uint16_t R1_CalcDutyCycles(PWMC_Handle_t *pHdl)
{
  PWMC_R1_Handle_t *pHandle = (PWMC_R1_Handle_t *)pHdl;
  DMA_TypeDef *DMAx = pHandle->pParams_str->DMAx;
 8002e3c:	0003      	movs	r3, r0
{
 8002e3e:	b5f0      	push	{r4, r5, r6, r7, lr}
  DMA_TypeDef *DMAx = pHandle->pParams_str->DMAx;
 8002e40:	33cc      	adds	r3, #204	; 0xcc
 8002e42:	681b      	ldr	r3, [r3, #0]
{
 8002e44:	b093      	sub	sp, #76	; 0x4c
  DMA_TypeDef *DMAx = pHandle->pParams_str->DMAx;
 8002e46:	9301      	str	r3, [sp, #4]
 8002e48:	689b      	ldr	r3, [r3, #8]
  midVal = (uint8_t)pHandle->_Super.midDuty;
  minVal = (uint8_t)pHandle->_Super.lowDuty;
  pHandle->iflag=0x00;

  /* Phase-shift and set iflag */
  submax_mid = aCCRval[maxVal] - aCCRval[midVal];
 8002e4a:	a910      	add	r1, sp, #64	; 0x40
  DMA_TypeDef *DMAx = pHandle->pParams_str->DMAx;
 8002e4c:	930c      	str	r3, [sp, #48]	; 0x30
  aCCRval[0] = (int16_t)pHandle->_Super.CntPhA;
 8002e4e:	0003      	movs	r3, r0
 8002e50:	3350      	adds	r3, #80	; 0x50
 8002e52:	881b      	ldrh	r3, [r3, #0]
  pHandle->iflag=0x00;
 8002e54:	0006      	movs	r6, r0
  aCCRval[0] = (int16_t)pHandle->_Super.CntPhA;
 8002e56:	9308      	str	r3, [sp, #32]
  aCCRval[1] = (int16_t)pHandle->_Super.CntPhB;
 8002e58:	0003      	movs	r3, r0
 8002e5a:	3352      	adds	r3, #82	; 0x52
 8002e5c:	881b      	ldrh	r3, [r3, #0]
  pHandle->iflag=0x00;
 8002e5e:	2500      	movs	r5, #0
  aCCRval[1] = (int16_t)pHandle->_Super.CntPhB;
 8002e60:	9309      	str	r3, [sp, #36]	; 0x24
  aCCRval[0] = (int16_t)pHandle->_Super.CntPhA;
 8002e62:	6d03      	ldr	r3, [r0, #80]	; 0x50
{
 8002e64:	0004      	movs	r4, r0
  aCCRval[0] = (int16_t)pHandle->_Super.CntPhA;
 8002e66:	9310      	str	r3, [sp, #64]	; 0x40
  aCCRval[2] = (int16_t)pHandle->_Super.CntPhC;
 8002e68:	0003      	movs	r3, r0
 8002e6a:	3354      	adds	r3, #84	; 0x54
 8002e6c:	881b      	ldrh	r3, [r3, #0]
  pHandle->iflag=0x00;
 8002e6e:	36c5      	adds	r6, #197	; 0xc5
  aCCRval[2] = (int16_t)pHandle->_Super.CntPhC;
 8002e70:	9304      	str	r3, [sp, #16]
 8002e72:	9a04      	ldr	r2, [sp, #16]
 8002e74:	ab10      	add	r3, sp, #64	; 0x40
 8002e76:	809a      	strh	r2, [r3, #4]
  maxVal = (uint8_t)pHandle->_Super.highDuty;
 8002e78:	0003      	movs	r3, r0
 8002e7a:	335c      	adds	r3, #92	; 0x5c
 8002e7c:	781b      	ldrb	r3, [r3, #0]
  minVal = (uint8_t)pHandle->_Super.lowDuty;
 8002e7e:	0002      	movs	r2, r0
  maxVal = (uint8_t)pHandle->_Super.highDuty;
 8002e80:	9302      	str	r3, [sp, #8]
  midVal = (uint8_t)pHandle->_Super.midDuty;
 8002e82:	0003      	movs	r3, r0
  minVal = (uint8_t)pHandle->_Super.lowDuty;
 8002e84:	3258      	adds	r2, #88	; 0x58
 8002e86:	7812      	ldrb	r2, [r2, #0]
  midVal = (uint8_t)pHandle->_Super.midDuty;
 8002e88:	335a      	adds	r3, #90	; 0x5a
 8002e8a:	781b      	ldrb	r3, [r3, #0]
  minVal = (uint8_t)pHandle->_Super.lowDuty;
 8002e8c:	9206      	str	r2, [sp, #24]
  submax_mid = aCCRval[maxVal] - aCCRval[midVal];
 8002e8e:	9a02      	ldr	r2, [sp, #8]
 8002e90:	005b      	lsls	r3, r3, #1
 8002e92:	0052      	lsls	r2, r2, #1
 8002e94:	5e52      	ldrsh	r2, [r2, r1]
  pHandle->iflag=0x00;
 8002e96:	7035      	strb	r5, [r6, #0]
  submax_mid = aCCRval[maxVal] - aCCRval[midVal];
 8002e98:	9207      	str	r2, [sp, #28]
 8002e9a:	466a      	mov	r2, sp
 8002e9c:	8b92      	ldrh	r2, [r2, #28]
  submax_mid_deltmin = submax_mid - (int16_t)pHandle->pParams_str->TMin;
  submid_min = aCCRval[midVal] - aCCRval[minVal];
 8002e9e:	af10      	add	r7, sp, #64	; 0x40
  submax_mid = aCCRval[maxVal] - aCCRval[midVal];
 8002ea0:	920a      	str	r2, [sp, #40]	; 0x28
 8002ea2:	aa10      	add	r2, sp, #64	; 0x40
 8002ea4:	5e9b      	ldrsh	r3, [r3, r2]
  submax_mid_deltmin = submax_mid - (int16_t)pHandle->pParams_str->TMin;
 8002ea6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  submax_mid = aCCRval[maxVal] - aCCRval[midVal];
 8002ea8:	9305      	str	r3, [sp, #20]
 8002eaa:	466b      	mov	r3, sp
 8002eac:	8a99      	ldrh	r1, [r3, #20]
  submax_mid_deltmin = submax_mid - (int16_t)pHandle->pParams_str->TMin;
 8002eae:	9b01      	ldr	r3, [sp, #4]
 8002eb0:	8b9b      	ldrh	r3, [r3, #28]
  submid_min = aCCRval[midVal] - aCCRval[minVal];
 8002eb2:	9806      	ldr	r0, [sp, #24]
  submax_mid_deltmin = submax_mid - (int16_t)pHandle->pParams_str->TMin;
 8002eb4:	1ad2      	subs	r2, r2, r3
  submid_min = aCCRval[midVal] - aCCRval[minVal];
 8002eb6:	0040      	lsls	r0, r0, #1
 8002eb8:	5fc0      	ldrsh	r0, [r0, r7]
  submax_mid_deltmin = submax_mid - (int16_t)pHandle->pParams_str->TMin;
 8002eba:	1a52      	subs	r2, r2, r1
  submid_min = aCCRval[midVal] - aCCRval[minVal];
 8002ebc:	900b      	str	r0, [sp, #44]	; 0x2c
  submid_min_deltmin = submid_min - (int16_t)pHandle->pParams_str->TMin;
 8002ebe:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8002ec0:	1ac8      	subs	r0, r1, r3
 8002ec2:	1bc0      	subs	r0, r0, r7
 8002ec4:	b287      	uxth	r7, r0
 8002ec6:	b200      	sxth	r0, r0
 8002ec8:	900d      	str	r0, [sp, #52]	; 0x34
  pHandle->aShiftval[0]=0;
 8002eca:	0020      	movs	r0, r4
 8002ecc:	30a8      	adds	r0, #168	; 0xa8
 8002ece:	6005      	str	r5, [r0, #0]
  pHandle->aShiftval[1]=0;
  pHandle->aShiftval[2]=0;
 8002ed0:	8085      	strh	r5, [r0, #4]
  {
    pHandle->iflag |= ALFLAG[maxVal];
  }
  else
  {
    if ((1 - submax_mid_deltmin + aCCRval[maxVal] + (int16_t) pHandle->pParams_str->hTADConv)
 8002ed2:	9801      	ldr	r0, [sp, #4]
  submid_min_deltmin = submid_min - (int16_t)pHandle->pParams_str->TMin;
 8002ed4:	970f      	str	r7, [sp, #60]	; 0x3c
    if ((1 - submax_mid_deltmin + aCCRval[maxVal] + (int16_t) pHandle->pParams_str->hTADConv)
 8002ed6:	8c00      	ldrh	r0, [r0, #32]
  submax_mid_deltmin = submax_mid - (int16_t)pHandle->pParams_str->TMin;
 8002ed8:	b212      	sxth	r2, r2
    if ((1 - submax_mid_deltmin + aCCRval[maxVal] + (int16_t) pHandle->pParams_str->hTADConv)
 8002eda:	9003      	str	r0, [sp, #12]
 8002edc:	9801      	ldr	r0, [sp, #4]
 8002ede:	2720      	movs	r7, #32
 8002ee0:	5fc0      	ldrsh	r0, [r0, r7]
 8002ee2:	900e      	str	r0, [sp, #56]	; 0x38
       > (int16_t)(pHandle->Half_PWMPeriod))
 8002ee4:	0020      	movs	r0, r4
 8002ee6:	30b8      	adds	r0, #184	; 0xb8
 8002ee8:	2700      	movs	r7, #0
 8002eea:	5fc0      	ldrsh	r0, [r0, r7]
 8002eec:	4684      	mov	ip, r0
  if(submax_mid_deltmin > 0)
 8002eee:	42aa      	cmp	r2, r5
 8002ef0:	dd13      	ble.n	8002f1a <R1_CalcDutyCycles+0xde>
    pHandle->iflag |= ALFLAG[maxVal];
 8002ef2:	4a91      	ldr	r2, [pc, #580]	; (8003138 <R1_CalcDutyCycles+0x2fc>)
 8002ef4:	9802      	ldr	r0, [sp, #8]
 8002ef6:	5c12      	ldrb	r2, [r2, r0]
 8002ef8:	7032      	strb	r2, [r6, #0]
  max_bad_flag = 0;
 8002efa:	0028      	movs	r0, r5
    }
  }

  if(submid_min_deltmin > 0)
  {
    pHandle->iflag |= ALFLAG[minVal];
 8002efc:	0026      	movs	r6, r4
 8002efe:	36c5      	adds	r6, #197	; 0xc5
 8002f00:	7832      	ldrb	r2, [r6, #0]
 8002f02:	4d8d      	ldr	r5, [pc, #564]	; (8003138 <R1_CalcDutyCycles+0x2fc>)
 8002f04:	9f06      	ldr	r7, [sp, #24]
 8002f06:	9207      	str	r2, [sp, #28]
  if(submid_min_deltmin > 0)
 8002f08:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    pHandle->iflag |= ALFLAG[minVal];
 8002f0a:	57ed      	ldrsb	r5, [r5, r7]
  if(submid_min_deltmin > 0)
 8002f0c:	2a00      	cmp	r2, #0
 8002f0e:	dd18      	ble.n	8002f42 <R1_CalcDutyCycles+0x106>
    pHandle->iflag |= ALFLAG[minVal];
 8002f10:	9a07      	ldr	r2, [sp, #28]
 8002f12:	432a      	orrs	r2, r5
 8002f14:	7032      	strb	r2, [r6, #0]
  min_bad_flag = 0;
 8002f16:	2600      	movs	r6, #0
 8002f18:	e01c      	b.n	8002f54 <R1_CalcDutyCycles+0x118>
    if ((1 - submax_mid_deltmin + aCCRval[maxVal] + (int16_t) pHandle->pParams_str->hTADConv)
 8002f1a:	2001      	movs	r0, #1
 8002f1c:	9f07      	ldr	r7, [sp, #28]
 8002f1e:	1a82      	subs	r2, r0, r2
 8002f20:	19d2      	adds	r2, r2, r7
 8002f22:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 8002f24:	19d2      	adds	r2, r2, r7
 8002f26:	4562      	cmp	r2, ip
 8002f28:	dce8      	bgt.n	8002efc <R1_CalcDutyCycles+0xc0>
      pHandle->iflag |= ALFLAG[maxVal];
 8002f2a:	9802      	ldr	r0, [sp, #8]
 8002f2c:	4a82      	ldr	r2, [pc, #520]	; (8003138 <R1_CalcDutyCycles+0x2fc>)
 8002f2e:	5c12      	ldrb	r2, [r2, r0]
      pHandle->aShiftval[maxVal] = 1U - (uint16_t)submax_mid_deltmin;
 8002f30:	3054      	adds	r0, #84	; 0x54
      pHandle->iflag |= ALFLAG[maxVal];
 8002f32:	7032      	strb	r2, [r6, #0]
      pHandle->aShiftval[maxVal] = 1U - (uint16_t)submax_mid_deltmin;
 8002f34:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8002f36:	1c5a      	adds	r2, r3, #1
 8002f38:	188a      	adds	r2, r1, r2
 8002f3a:	0040      	lsls	r0, r0, #1
 8002f3c:	1b92      	subs	r2, r2, r6
 8002f3e:	5302      	strh	r2, [r0, r4]
 8002f40:	e7db      	b.n	8002efa <R1_CalcDutyCycles+0xbe>
  }
  else
  {
    if ((submid_min_deltmin - 1 + aCCRval[minVal]) < 0)
 8002f42:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8002f44:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8002f46:	3f01      	subs	r7, #1
 8002f48:	42d7      	cmn	r7, r2
 8002f4a:	d50e      	bpl.n	8002f6a <R1_CalcDutyCycles+0x12e>
    {
      pHandle->iflag &= ~ALFLAG[minVal];
 8002f4c:	9a07      	ldr	r2, [sp, #28]
 8002f4e:	43aa      	bics	r2, r5
 8002f50:	7032      	strb	r2, [r6, #0]
      min_bad_flag = 1;
 8002f52:	2601      	movs	r6, #1
      pHandle->iflag |= ALFLAG[minVal];
      pHandle->aShiftval[minVal] = (uint16_t)submid_min_deltmin - 1U;
    }
  }

  if ((0U == max_bad_flag) && (0U == min_bad_flag))
 8002f54:	0007      	movs	r7, r0
  {
    SamplePoint1 = (int16_t)aCCRval[midVal] - (int16_t)pHandle->pParams_str->TSample;
 8002f56:	9a01      	ldr	r2, [sp, #4]
  if ((0U == max_bad_flag) && (0U == min_bad_flag))
 8002f58:	4337      	orrs	r7, r6
    SamplePoint1 = (int16_t)aCCRval[midVal] - (int16_t)pHandle->pParams_str->TSample;
 8002f5a:	8bd2      	ldrh	r2, [r2, #30]
  if ((0U == max_bad_flag) && (0U == min_bad_flag))
 8002f5c:	2f00      	cmp	r7, #0
 8002f5e:	d10e      	bne.n	8002f7e <R1_CalcDutyCycles+0x142>
    SamplePoint1 = (int16_t)aCCRval[midVal] - (int16_t)pHandle->pParams_str->TSample;
 8002f60:	1a88      	subs	r0, r1, r2
 8002f62:	b200      	sxth	r0, r0
    SamplePoint2 = aCCRval[midVal] + (int16_t)pHandle->pParams_str->TMin - (int16_t)pHandle->pParams_str->TSample;
 8002f64:	1a9b      	subs	r3, r3, r2
    SamplePoint2 = SamplePoint1 + (int16_t)pHandle->pParams_str->TSample + (int16_t)pHandle->pParams_str->hTADConv;
  }
  else if (1U == max_bad_flag)
  {
    SamplePoint1 = aCCRval[midVal] - (int16_t)pHandle->pParams_str->TSample;
    SamplePoint2 = aCCRval[midVal] + (int16_t)pHandle->pParams_str->hTADConv;
 8002f66:	18cb      	adds	r3, r1, r3
 8002f68:	e016      	b.n	8002f98 <R1_CalcDutyCycles+0x15c>
      pHandle->iflag |= ALFLAG[minVal];
 8002f6a:	9a07      	ldr	r2, [sp, #28]
 8002f6c:	432a      	orrs	r2, r5
 8002f6e:	7032      	strb	r2, [r6, #0]
      pHandle->aShiftval[minVal] = (uint16_t)submid_min_deltmin - 1U;
 8002f70:	9a06      	ldr	r2, [sp, #24]
 8002f72:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 8002f74:	3254      	adds	r2, #84	; 0x54
 8002f76:	0052      	lsls	r2, r2, #1
 8002f78:	3e01      	subs	r6, #1
 8002f7a:	5316      	strh	r6, [r2, r4]
 8002f7c:	e7cb      	b.n	8002f16 <R1_CalcDutyCycles+0xda>
  else if ((1U == max_bad_flag) && (1U == min_bad_flag))
 8002f7e:	2801      	cmp	r0, #1
 8002f80:	d000      	beq.n	8002f84 <R1_CalcDutyCycles+0x148>
 8002f82:	e0d1      	b.n	8003128 <R1_CalcDutyCycles+0x2ec>
 8002f84:	2e01      	cmp	r6, #1
 8002f86:	d000      	beq.n	8002f8a <R1_CalcDutyCycles+0x14e>
 8002f88:	e0ca      	b.n	8003120 <R1_CalcDutyCycles+0x2e4>
    SamplePoint1 = (int16_t)pHandle->Half_PWMPeriod / 2;
 8002f8a:	4663      	mov	r3, ip
 8002f8c:	0fd8      	lsrs	r0, r3, #31
    SamplePoint2 = SamplePoint1 + (int16_t)pHandle->pParams_str->TSample + (int16_t)pHandle->pParams_str->hTADConv;
 8002f8e:	9b03      	ldr	r3, [sp, #12]
    SamplePoint1 = (int16_t)pHandle->Half_PWMPeriod / 2;
 8002f90:	4460      	add	r0, ip
 8002f92:	1040      	asrs	r0, r0, #1
    SamplePoint2 = SamplePoint1 + (int16_t)pHandle->pParams_str->TSample + (int16_t)pHandle->pParams_str->hTADConv;
 8002f94:	189b      	adds	r3, r3, r2
 8002f96:	181b      	adds	r3, r3, r0
 8002f98:	b21b      	sxth	r3, r3
  {
    SamplePoint2 = aCCRval[midVal] + (int16_t)pHandle->pParams_str->TMin - (int16_t)pHandle->pParams_str->TSample;
    SamplePoint1 = aCCRval[midVal];
  }

  if ((SamplePoint2-SamplePoint1) < (int16_t)pHandle->pParams_str->hTADConv)
 8002f9a:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 8002f9c:	1a1e      	subs	r6, r3, r0
 8002f9e:	42be      	cmp	r6, r7
 8002fa0:	da10      	bge.n	8002fc4 <R1_CalcDutyCycles+0x188>
  {
    pHandle->iflag &=  ALFLAG[maxVal];
 8002fa2:	0023      	movs	r3, r4
 8002fa4:	4864      	ldr	r0, [pc, #400]	; (8003138 <R1_CalcDutyCycles+0x2fc>)
 8002fa6:	9f02      	ldr	r7, [sp, #8]
 8002fa8:	33c5      	adds	r3, #197	; 0xc5
 8002faa:	781e      	ldrb	r6, [r3, #0]
 8002fac:	5dc0      	ldrb	r0, [r0, r7]
 8002fae:	4030      	ands	r0, r6
    pHandle->iflag &= ~ALFLAG[minVal];
 8002fb0:	43a8      	bics	r0, r5
 8002fb2:	7018      	strb	r0, [r3, #0]
    SamplePoint1 = (int16_t)pHandle->Half_PWMPeriod /2 ;
 8002fb4:	4663      	mov	r3, ip
 8002fb6:	0fd8      	lsrs	r0, r3, #31
    SamplePoint2 = SamplePoint1 + (int16_t)pHandle->pParams_str->TSample + (int16_t)pHandle->pParams_str->hTADConv;
 8002fb8:	9b03      	ldr	r3, [sp, #12]
    SamplePoint1 = (int16_t)pHandle->Half_PWMPeriod /2 ;
 8002fba:	4460      	add	r0, ip
    SamplePoint2 = SamplePoint1 + (int16_t)pHandle->pParams_str->TSample + (int16_t)pHandle->pParams_str->hTADConv;
 8002fbc:	189a      	adds	r2, r3, r2
    SamplePoint1 = (int16_t)pHandle->Half_PWMPeriod /2 ;
 8002fbe:	1040      	asrs	r0, r0, #1
    SamplePoint2 = SamplePoint1 + (int16_t)pHandle->pParams_str->TSample + (int16_t)pHandle->pParams_str->hTADConv;
 8002fc0:	1812      	adds	r2, r2, r0
 8002fc2:	b213      	sxth	r3, r2
  {
    /* Nothing to do */
  }

  /* Saturate sampling point */
  if ((SamplePoint2 >= (int16_t)(pHandle->Half_PWMPeriod)) || (SamplePoint2 <= 0))
 8002fc4:	4563      	cmp	r3, ip
 8002fc6:	da01      	bge.n	8002fcc <R1_CalcDutyCycles+0x190>
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	dc0a      	bgt.n	8002fe2 <R1_CalcDutyCycles+0x1a6>
  {
    pHandle->iflag &=  ALFLAG[maxVal];
 8002fcc:	0023      	movs	r3, r4
 8002fce:	4a5a      	ldr	r2, [pc, #360]	; (8003138 <R1_CalcDutyCycles+0x2fc>)
 8002fd0:	9f02      	ldr	r7, [sp, #8]
 8002fd2:	33c5      	adds	r3, #197	; 0xc5
 8002fd4:	781e      	ldrb	r6, [r3, #0]
 8002fd6:	5dd2      	ldrb	r2, [r2, r7]
 8002fd8:	4032      	ands	r2, r6
 8002fda:	701a      	strb	r2, [r3, #0]
    SamplePoint2 = aCCRval[midVal] + (int16_t)pHandle->pParams_str->hTADConv;
 8002fdc:	9b03      	ldr	r3, [sp, #12]
 8002fde:	18c9      	adds	r1, r1, r3
 8002fe0:	b20b      	sxth	r3, r1
  }
  else
  {
    /* Nothing to do */
  }
  if ((SamplePoint1 >= (int16_t)pHandle->Half_PWMPeriod) || (SamplePoint1 <= 0))
 8002fe2:	4560      	cmp	r0, ip
 8002fe4:	da01      	bge.n	8002fea <R1_CalcDutyCycles+0x1ae>
 8002fe6:	2800      	cmp	r0, #0
 8002fe8:	dc05      	bgt.n	8002ff6 <R1_CalcDutyCycles+0x1ba>
  {
    pHandle->iflag &= ~ALFLAG[minVal];
 8002fea:	0021      	movs	r1, r4
 8002fec:	31c5      	adds	r1, #197	; 0xc5
 8002fee:	780a      	ldrb	r2, [r1, #0]
    SamplePoint1 = aCCRval[midVal];
 8002ff0:	9805      	ldr	r0, [sp, #20]
    pHandle->iflag &= ~ALFLAG[minVal];
 8002ff2:	43aa      	bics	r2, r5
 8002ff4:	700a      	strb	r2, [r1, #0]
  else
  {
    /* Nothing to do */
  }

  pHandle->CntSmp1 = SamplePoint1;
 8002ff6:	b282      	uxth	r2, r0
 8002ff8:	9202      	str	r2, [sp, #8]
 8002ffa:	0022      	movs	r2, r4
  pHandle->CntSmp2 = SamplePoint2;
 8002ffc:	b29b      	uxth	r3, r3
 8002ffe:	9303      	str	r3, [sp, #12]
 8003000:	0023      	movs	r3, r4
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TCIE);
 8003002:	2002      	movs	r0, #2
  pHandle->CntSmp1 = SamplePoint1;
 8003004:	9902      	ldr	r1, [sp, #8]
 8003006:	32ba      	adds	r2, #186	; 0xba
 8003008:	8011      	strh	r1, [r2, #0]
  pHandle->CntSmp2 = SamplePoint2;
 800300a:	9a03      	ldr	r2, [sp, #12]
 800300c:	33bc      	adds	r3, #188	; 0xbc
 800300e:	801a      	strh	r2, [r3, #0]

  /* Critical section start */
  LL_DMA_DisableIT_TC(DMAx, pHandle->pParams_str->DMAChannelX);
 8003010:	9b01      	ldr	r3, [sp, #4]

  pHandle->DmaBuffCCR_latch[0] = pHandle->_Super.CntPhA + pHandle->aShiftval[0];
  pHandle->DmaBuffCCR_latch[1] = pHandle->_Super.CntPhB + pHandle->aShiftval[1];
  pHandle->DmaBuffCCR_latch[2] = pHandle->_Super.CntPhC + pHandle->aShiftval[2];
 8003012:	2198      	movs	r1, #152	; 0x98
  LL_DMA_DisableIT_TC(DMAx, pHandle->pParams_str->DMAChannelX);
 8003014:	68db      	ldr	r3, [r3, #12]
  pHandle->DmaBuffCCR_latch[2] = pHandle->_Super.CntPhC + pHandle->aShiftval[2];
 8003016:	468c      	mov	ip, r1
  LL_DMA_DisableIT_TC(DMAx, pHandle->pParams_str->DMAChannelX);
 8003018:	9305      	str	r3, [sp, #20]
 800301a:	9a05      	ldr	r2, [sp, #20]
 800301c:	4b47      	ldr	r3, [pc, #284]	; (800313c <R1_CalcDutyCycles+0x300>)
  pHandle->DmaBuffCCR_latch[2] = pHandle->_Super.CntPhC + pHandle->aShiftval[2];
 800301e:	44a4      	add	ip, r4
 8003020:	189b      	adds	r3, r3, r2
 8003022:	3b01      	subs	r3, #1
 8003024:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003026:	781b      	ldrb	r3, [r3, #0]
 8003028:	4661      	mov	r1, ip
 800302a:	18d3      	adds	r3, r2, r3
 800302c:	681a      	ldr	r2, [r3, #0]
 800302e:	9d04      	ldr	r5, [sp, #16]
 8003030:	4382      	bics	r2, r0
 8003032:	601a      	str	r2, [r3, #0]
  pHandle->DmaBuffCCR_latch[0] = pHandle->_Super.CntPhA + pHandle->aShiftval[0];
 8003034:	0023      	movs	r3, r4
 8003036:	33a8      	adds	r3, #168	; 0xa8
 8003038:	8818      	ldrh	r0, [r3, #0]
 800303a:	9b08      	ldr	r3, [sp, #32]
 800303c:	181f      	adds	r7, r3, r0
 800303e:	0023      	movs	r3, r4
 8003040:	b2bf      	uxth	r7, r7
 8003042:	3394      	adds	r3, #148	; 0x94
 8003044:	801f      	strh	r7, [r3, #0]
  pHandle->DmaBuffCCR_latch[1] = pHandle->_Super.CntPhB + pHandle->aShiftval[1];
 8003046:	8ada      	ldrh	r2, [r3, #22]
 8003048:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800304a:	189e      	adds	r6, r3, r2
 800304c:	0023      	movs	r3, r4
 800304e:	b2b6      	uxth	r6, r6
 8003050:	3396      	adds	r3, #150	; 0x96
 8003052:	801e      	strh	r6, [r3, #0]
  pHandle->DmaBuffCCR_latch[2] = pHandle->_Super.CntPhC + pHandle->aShiftval[2];
 8003054:	3316      	adds	r3, #22
 8003056:	881b      	ldrh	r3, [r3, #0]
 8003058:	18ed      	adds	r5, r5, r3
 800305a:	b2ad      	uxth	r5, r5
 800305c:	800d      	strh	r5, [r1, #0]
  /* Second half PWM period CCR value transfered by DMA */
  pHandle->DmaBuffCCR_latch[3]= pHandle->_Super.CntPhA - pHandle->aShiftval[0];
 800305e:	9908      	ldr	r1, [sp, #32]
 8003060:	1a08      	subs	r0, r1, r0
 8003062:	219a      	movs	r1, #154	; 0x9a
 8003064:	468c      	mov	ip, r1
 8003066:	44a4      	add	ip, r4
 8003068:	4661      	mov	r1, ip
 800306a:	b280      	uxth	r0, r0
 800306c:	8008      	strh	r0, [r1, #0]
  pHandle->DmaBuffCCR_latch[4]= pHandle->_Super.CntPhB - pHandle->aShiftval[1];
 800306e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003070:	1a8a      	subs	r2, r1, r2
 8003072:	219c      	movs	r1, #156	; 0x9c
 8003074:	468c      	mov	ip, r1
 8003076:	44a4      	add	ip, r4
 8003078:	4661      	mov	r1, ip
 800307a:	b292      	uxth	r2, r2
 800307c:	800a      	strh	r2, [r1, #0]
  pHandle->DmaBuffCCR_latch[5]= pHandle->_Super.CntPhC - pHandle->aShiftval[2];
 800307e:	9904      	ldr	r1, [sp, #16]
 8003080:	1acb      	subs	r3, r1, r3
 8003082:	219e      	movs	r1, #158	; 0x9e
 8003084:	468c      	mov	ip, r1
 8003086:	44a4      	add	ip, r4
 8003088:	4661      	mov	r1, ip
 800308a:	b29b      	uxth	r3, r3
 800308c:	800b      	strh	r3, [r1, #0]

  if (pHandle->TCDoneFlag == true)
 800308e:	21c9      	movs	r1, #201	; 0xc9
 8003090:	468c      	mov	ip, r1
 8003092:	44a4      	add	ip, r4
 8003094:	4661      	mov	r1, ip
 8003096:	7809      	ldrb	r1, [r1, #0]
 8003098:	2900      	cmp	r1, #0
 800309a:	d016      	beq.n	80030ca <R1_CalcDutyCycles+0x28e>
  {
    /* First half PWM period CCR value transfered by DMA */
    pHandle->DmaBuffCCR[0] = pHandle->DmaBuffCCR_latch[0];
 800309c:	2188      	movs	r1, #136	; 0x88
 800309e:	468c      	mov	ip, r1
 80030a0:	44a4      	add	ip, r4
 80030a2:	4661      	mov	r1, ip
 80030a4:	800f      	strh	r7, [r1, #0]
    pHandle->DmaBuffCCR[1] = pHandle->DmaBuffCCR_latch[1];
 80030a6:	0027      	movs	r7, r4
 80030a8:	378a      	adds	r7, #138	; 0x8a
 80030aa:	803e      	strh	r6, [r7, #0]
    pHandle->DmaBuffCCR[2] = pHandle->DmaBuffCCR_latch[2];
 80030ac:	0026      	movs	r6, r4
 80030ae:	368c      	adds	r6, #140	; 0x8c
 80030b0:	8035      	strh	r5, [r6, #0]
    /* Second half PWM period CCR value transfered by DMA */
    pHandle->DmaBuffCCR[3]= pHandle->DmaBuffCCR_latch[3];
 80030b2:	0025      	movs	r5, r4
 80030b4:	358e      	adds	r5, #142	; 0x8e
 80030b6:	8028      	strh	r0, [r5, #0]
    pHandle->DmaBuffCCR[4]= pHandle->DmaBuffCCR_latch[4];
 80030b8:	0020      	movs	r0, r4
 80030ba:	3090      	adds	r0, #144	; 0x90
 80030bc:	8002      	strh	r2, [r0, #0]
    pHandle->DmaBuffCCR[5]= pHandle->DmaBuffCCR_latch[5];
 80030be:	0022      	movs	r2, r4
 80030c0:	3292      	adds	r2, #146	; 0x92
 80030c2:	8013      	strh	r3, [r2, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 80030c4:	4b1e      	ldr	r3, [pc, #120]	; (8003140 <R1_CalcDutyCycles+0x304>)
 80030c6:	9a02      	ldr	r2, [sp, #8]
 80030c8:	641a      	str	r2, [r3, #64]	; 0x40
  else
  {
    /* Do nothing, it will be applied during DMA transfer complete IRQ */
  }
  /* Critical section end */
  LL_DMA_EnableIT_TC(DMAx, pHandle->pParams_str->DMAChannelX);
 80030ca:	9905      	ldr	r1, [sp, #20]
 80030cc:	980c      	ldr	r0, [sp, #48]	; 0x30
 80030ce:	f7ff fce9 	bl	8002aa4 <LL_DMA_EnableIT_TC>

  LL_ADC_REG_SetSequencerChannels(ADC1, __LL_ADC_DECIMAL_NB_TO_CHANNEL (pHandle->pParams_str->IChannel));
 80030d2:	9b01      	ldr	r3, [sp, #4]
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 80030d4:	2007      	movs	r0, #7
 80030d6:	3303      	adds	r3, #3
 80030d8:	7fda      	ldrb	r2, [r3, #31]
  WRITE_REG(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80030da:	2380      	movs	r3, #128	; 0x80
 80030dc:	019b      	lsls	r3, r3, #6
 80030de:	4093      	lsls	r3, r2
 80030e0:	4a18      	ldr	r2, [pc, #96]	; (8003144 <R1_CalcDutyCycles+0x308>)
 80030e2:	0b5b      	lsrs	r3, r3, #13
 80030e4:	6293      	str	r3, [r2, #40]	; 0x28
  LL_ADC_SetSamplingTimeCommonChannels (ADC1, pHandle->pParams_str->ISamplingTime);
 80030e6:	9b01      	ldr	r3, [sp, #4]
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 80030e8:	6951      	ldr	r1, [r2, #20]
 80030ea:	3304      	adds	r3, #4
 80030ec:	7fdb      	ldrb	r3, [r3, #31]
 80030ee:	4381      	bics	r1, r0
 80030f0:	430b      	orrs	r3, r1
 80030f2:	6153      	str	r3, [r2, #20]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
 80030f4:	68d1      	ldr	r1, [r2, #12]
 80030f6:	4b14      	ldr	r3, [pc, #80]	; (8003148 <R1_CalcDutyCycles+0x30c>)
 80030f8:	4019      	ands	r1, r3
 80030fa:	2388      	movs	r3, #136	; 0x88
 80030fc:	00db      	lsls	r3, r3, #3
 80030fe:	430b      	orrs	r3, r1
 8003100:	60d3      	str	r3, [r2, #12]
  LL_ADC_REG_SetTriggerSource(ADC1, LL_ADC_REG_TRIG_EXT_TIM1_CH4);

  pHandle->DmaBuffCCR_ADCTrig[0] = SamplePoint2;
 8003102:	0023      	movs	r3, r4
 8003104:	9a03      	ldr	r2, [sp, #12]
 8003106:	33ae      	adds	r3, #174	; 0xae
 8003108:	801a      	strh	r2, [r3, #0]
  pHandle->DmaBuffCCR_ADCTrig[2] = SamplePoint1;
 800310a:	9a02      	ldr	r2, [sp, #8]
  }
  else
  {
    hAux = MC_NO_ERROR;
  }
  if (pHandle->_Super.SWerror == 1u)
 800310c:	3456      	adds	r4, #86	; 0x56
  pHandle->DmaBuffCCR_ADCTrig[2] = SamplePoint1;
 800310e:	809a      	strh	r2, [r3, #4]
  if (pHandle->_Super.SWerror == 1u)
 8003110:	8820      	ldrh	r0, [r4, #0]
  if (pHandle->FOCDurationFlag == true)
 8003112:	331a      	adds	r3, #26
 8003114:	781b      	ldrb	r3, [r3, #0]
  if (pHandle->_Super.SWerror == 1u)
 8003116:	2801      	cmp	r0, #1
 8003118:	d00b      	beq.n	8003132 <R1_CalcDutyCycles+0x2f6>
    hAux = MC_DURATION;
 800311a:	b298      	uxth	r0, r3
  {
    /* Nothing to do */
  }

  return (hAux);
}
 800311c:	b013      	add	sp, #76	; 0x4c
 800311e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    SamplePoint1 = aCCRval[midVal] - (int16_t)pHandle->pParams_str->TSample;
 8003120:	1a88      	subs	r0, r1, r2
    SamplePoint2 = aCCRval[midVal] + (int16_t)pHandle->pParams_str->hTADConv;
 8003122:	9b03      	ldr	r3, [sp, #12]
    SamplePoint1 = aCCRval[midVal] - (int16_t)pHandle->pParams_str->TSample;
 8003124:	b200      	sxth	r0, r0
    SamplePoint2 = aCCRval[midVal] + (int16_t)pHandle->pParams_str->hTADConv;
 8003126:	e71e      	b.n	8002f66 <R1_CalcDutyCycles+0x12a>
    SamplePoint2 = aCCRval[midVal] + (int16_t)pHandle->pParams_str->TMin - (int16_t)pHandle->pParams_str->TSample;
 8003128:	1a9b      	subs	r3, r3, r2
 800312a:	18cb      	adds	r3, r1, r3
    SamplePoint1 = aCCRval[midVal];
 800312c:	9805      	ldr	r0, [sp, #20]
    SamplePoint2 = aCCRval[midVal] + (int16_t)pHandle->pParams_str->TMin - (int16_t)pHandle->pParams_str->TSample;
 800312e:	b21b      	sxth	r3, r3
    SamplePoint1 = aCCRval[midVal];
 8003130:	e733      	b.n	8002f9a <R1_CalcDutyCycles+0x15e>
    pHandle->_Super.SWerror = 0u;
 8003132:	2300      	movs	r3, #0
 8003134:	8023      	strh	r3, [r4, #0]
 8003136:	e7f1      	b.n	800311c <R1_CalcDutyCycles+0x2e0>
 8003138:	08006ba4 	.word	0x08006ba4
 800313c:	08006ba7 	.word	0x08006ba7
 8003140:	40012c00 	.word	0x40012c00
 8003144:	40012400 	.word	0x40012400
 8003148:	fffff23f 	.word	0xfffff23f

0800314c <R1_Init>:
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 800314c:	0003      	movs	r3, r0
{
 800314e:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8003150:	33cc      	adds	r3, #204	; 0xcc
 8003152:	681e      	ldr	r6, [r3, #0]
{
 8003154:	b087      	sub	sp, #28
  DMA_TypeDef * DMAx = pHandle->pParams_str->DMAx;
 8003156:	68b3      	ldr	r3, [r6, #8]
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8003158:	6874      	ldr	r4, [r6, #4]
  ADC_TypeDef * ADCx = pHandle->pParams_str->ADCx;
 800315a:	6835      	ldr	r5, [r6, #0]
{
 800315c:	9002      	str	r0, [sp, #8]
  DMA_TypeDef * DMAx = pHandle->pParams_str->DMAx;
 800315e:	9301      	str	r3, [sp, #4]
  R1_1ShuntMotorVarsInit(&pHandle->_Super);
 8003160:	f7ff fcac 	bl	8002abc <R1_1ShuntMotorVarsInit>
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8003164:	2180      	movs	r1, #128	; 0x80
 8003166:	4b67      	ldr	r3, [pc, #412]	; (8003304 <R1_Init+0x1b8>)
 8003168:	03c9      	lsls	r1, r1, #15
 800316a:	699a      	ldr	r2, [r3, #24]
  LL_TIM_OC_DisablePreload(TIMx, LL_TIM_CHANNEL_CH4);
 800316c:	2780      	movs	r7, #128	; 0x80
 800316e:	430a      	orrs	r2, r1
 8003170:	619a      	str	r2, [r3, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8003172:	699b      	ldr	r3, [r3, #24]
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_APB1_GRP2_FreezePeriph(uint32_t Periphs)
{
  SET_BIT(DBGMCU->APB2FZ, Periphs);
 8003174:	4a64      	ldr	r2, [pc, #400]	; (8003308 <R1_Init+0x1bc>)
 8003176:	400b      	ands	r3, r1
 8003178:	9305      	str	r3, [sp, #20]
  (void)tmpreg;
 800317a:	9b05      	ldr	r3, [sp, #20]
 800317c:	2380      	movs	r3, #128	; 0x80
 800317e:	68d1      	ldr	r1, [r2, #12]
 8003180:	011b      	lsls	r3, r3, #4
 8003182:	430b      	orrs	r3, r1
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8003184:	2101      	movs	r1, #1
 8003186:	60d3      	str	r3, [r2, #12]
 8003188:	6823      	ldr	r3, [r4, #0]
  MODIFY_REG(TIMx->CR1, (TIM_CR1_DIR | TIM_CR1_CMS), CounterMode);
 800318a:	2270      	movs	r2, #112	; 0x70
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 800318c:	438b      	bics	r3, r1
 800318e:	6023      	str	r3, [r4, #0]
  MODIFY_REG(TIMx->CR1, (TIM_CR1_DIR | TIM_CR1_CMS), CounterMode);
 8003190:	2340      	movs	r3, #64	; 0x40
 8003192:	6820      	ldr	r0, [r4, #0]
 8003194:	017f      	lsls	r7, r7, #5
 8003196:	4390      	bics	r0, r2
 8003198:	4303      	orrs	r3, r0
 800319a:	6023      	str	r3, [r4, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800319c:	6863      	ldr	r3, [r4, #4]
  LL_TIM_OC_DisablePreload(TIMx, LL_TIM_CHANNEL_CH1);
 800319e:	0020      	movs	r0, r4
 80031a0:	4393      	bics	r3, r2
 80031a2:	6063      	str	r3, [r4, #4]
 80031a4:	f7ff fc38 	bl	8002a18 <LL_TIM_OC_DisablePreload>
  LL_TIM_OC_DisablePreload(TIMx, LL_TIM_CHANNEL_CH2);
 80031a8:	0020      	movs	r0, r4
 80031aa:	2110      	movs	r1, #16
 80031ac:	f7ff fc34 	bl	8002a18 <LL_TIM_OC_DisablePreload>
  LL_TIM_OC_DisablePreload(TIMx, LL_TIM_CHANNEL_CH3);
 80031b0:	2180      	movs	r1, #128	; 0x80
 80031b2:	0020      	movs	r0, r4
 80031b4:	0049      	lsls	r1, r1, #1
 80031b6:	f7ff fc2f 	bl	8002a18 <LL_TIM_OC_DisablePreload>
  LL_TIM_OC_DisablePreload(TIMx, LL_TIM_CHANNEL_CH4);
 80031ba:	0039      	movs	r1, r7
 80031bc:	0020      	movs	r0, r4
 80031be:	f7ff fc2b 	bl	8002a18 <LL_TIM_OC_DisablePreload>
  SET_BIT(TIMx->CCER, Channels);
 80031c2:	6a23      	ldr	r3, [r4, #32]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 80031c4:	4951      	ldr	r1, [pc, #324]	; (800330c <R1_Init+0x1c0>)
 80031c6:	431f      	orrs	r7, r3
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80031c8:	2300      	movs	r3, #0
  SET_BIT(TIMx->CCER, Channels);
 80031ca:	6227      	str	r7, [r4, #32]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80031cc:	6323      	str	r3, [r4, #48]	; 0x30
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 80031ce:	3b81      	subs	r3, #129	; 0x81
 80031d0:	6123      	str	r3, [r4, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_BIE);
 80031d2:	68e2      	ldr	r2, [r4, #12]
 80031d4:	3302      	adds	r3, #2
 80031d6:	33ff      	adds	r3, #255	; 0xff
 80031d8:	4313      	orrs	r3, r2
 80031da:	60e3      	str	r3, [r4, #12]
  SET_BIT(TIMx->CCER, Channels);
 80031dc:	6a22      	ldr	r2, [r4, #32]
 80031de:	4b4c      	ldr	r3, [pc, #304]	; (8003310 <R1_Init+0x1c4>)
  LL_DMA_ConfigTransfer(DMAx, pHandle->pParams_str->DMAChannelX, DMA_CFG); /* To be removed should be done by cubeMX */
 80031e0:	68f7      	ldr	r7, [r6, #12]
 80031e2:	4313      	orrs	r3, r2
 80031e4:	6223      	str	r3, [r4, #32]
 80031e6:	4b4b      	ldr	r3, [pc, #300]	; (8003314 <R1_Init+0x1c8>)
 80031e8:	9a01      	ldr	r2, [sp, #4]
 80031ea:	9303      	str	r3, [sp, #12]
 80031ec:	19db      	adds	r3, r3, r7
 80031ee:	3b01      	subs	r3, #1
 80031f0:	781b      	ldrb	r3, [r3, #0]
  LL_DMA_SetDataLength(DMAx, pHandle->pParams_str->DMAChannelX, DMA_TRANSFER_LENGTH_CCR);
 80031f2:	9801      	ldr	r0, [sp, #4]
 80031f4:	189b      	adds	r3, r3, r2
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	400a      	ands	r2, r1
 80031fa:	4947      	ldr	r1, [pc, #284]	; (8003318 <R1_Init+0x1cc>)
 80031fc:	430a      	orrs	r2, r1
 80031fe:	601a      	str	r2, [r3, #0]
  MODIFY_REG(TIMx->DCR, (TIM_DCR_DBL | TIM_DCR_DBA), (DMABurstBaseAddress | DMABurstLength));
 8003200:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8003202:	4a46      	ldr	r2, [pc, #280]	; (800331c <R1_Init+0x1d0>)
 8003204:	4011      	ands	r1, r2
 8003206:	4a46      	ldr	r2, [pc, #280]	; (8003320 <R1_Init+0x1d4>)
 8003208:	430a      	orrs	r2, r1
 800320a:	64a2      	str	r2, [r4, #72]	; 0x48
  LL_DMA_SetMemoryAddress(DMAx, pHandle->pParams_str->DMAChannelX, (uint32_t)&pHandle->DmaBuffCCR[0]);
 800320c:	9a02      	ldr	r2, [sp, #8]
  LL_DMA_SetDataLength(DMAx, pHandle->pParams_str->DMAChannelX, DMA_TRANSFER_LENGTH_CCR);
 800320e:	0039      	movs	r1, r7
  LL_DMA_SetMemoryAddress(DMAx, pHandle->pParams_str->DMAChannelX, (uint32_t)&pHandle->DmaBuffCCR[0]);
 8003210:	3288      	adds	r2, #136	; 0x88
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress);
 8003212:	60da      	str	r2, [r3, #12]
  LL_DMA_SetPeriphAddress(DMAx, pHandle->pParams_str->DMAChannelX, (uint32_t) &TIMx->DMAR);
 8003214:	0022      	movs	r2, r4
 8003216:	324c      	adds	r2, #76	; 0x4c
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress);
 8003218:	609a      	str	r2, [r3, #8]
  LL_DMA_SetDataLength(DMAx, pHandle->pParams_str->DMAChannelX, DMA_TRANSFER_LENGTH_CCR);
 800321a:	2206      	movs	r2, #6
 800321c:	f7ff fc34 	bl	8002a88 <LL_DMA_SetDataLength>
  LL_DMA_ConfigTransfer(DMAx, pHandle->pParams_str->DMASamplingPtChannelX, DMA_CFG); /* To be removed should be done by cubeMX */
 8003220:	6931      	ldr	r1, [r6, #16]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 8003222:	9b03      	ldr	r3, [sp, #12]
 8003224:	9a01      	ldr	r2, [sp, #4]
 8003226:	185b      	adds	r3, r3, r1
 8003228:	3b01      	subs	r3, #1
 800322a:	781b      	ldrb	r3, [r3, #0]
 800322c:	4837      	ldr	r0, [pc, #220]	; (800330c <R1_Init+0x1c0>)
 800322e:	189b      	adds	r3, r3, r2
 8003230:	681a      	ldr	r2, [r3, #0]
  LL_DMA_SetPeriphAddress(DMAx, pHandle->pParams_str->DMASamplingPtChannelX, (uint32_t) &TIMx->CCR4);
 8003232:	3440      	adds	r4, #64	; 0x40
 8003234:	4002      	ands	r2, r0
 8003236:	4838      	ldr	r0, [pc, #224]	; (8003318 <R1_Init+0x1cc>)
 8003238:	4302      	orrs	r2, r0
 800323a:	601a      	str	r2, [r3, #0]
  LL_DMA_SetMemoryAddress(DMAx, pHandle->pParams_str->DMASamplingPtChannelX, (uint32_t)&pHandle->DmaBuffCCR_ADCTrig[0]);
 800323c:	9a02      	ldr	r2, [sp, #8]
  LL_DMA_SetDataLength(DMAx, pHandle->pParams_str->DMASamplingPtChannelX, DMA_TRANSFER_LENGTH_SAMPLING_POINT);
 800323e:	9801      	ldr	r0, [sp, #4]
  LL_DMA_SetMemoryAddress(DMAx, pHandle->pParams_str->DMASamplingPtChannelX, (uint32_t)&pHandle->DmaBuffCCR_ADCTrig[0]);
 8003240:	32ae      	adds	r2, #174	; 0xae
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress);
 8003242:	60da      	str	r2, [r3, #12]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress);
 8003244:	609c      	str	r4, [r3, #8]
  LL_DMA_SetDataLength(DMAx, pHandle->pParams_str->DMASamplingPtChannelX, DMA_TRANSFER_LENGTH_SAMPLING_POINT);
 8003246:	2203      	movs	r2, #3
 8003248:	f7ff fc1e 	bl	8002a88 <LL_DMA_SetDataLength>
  LL_DMA_EnableIT_TC(DMAx, pHandle->pParams_str->DMAChannelX);
 800324c:	0039      	movs	r1, r7
 800324e:	9801      	ldr	r0, [sp, #4]
 8003250:	f7ff fc28 	bl	8002aa4 <LL_DMA_EnableIT_TC>
  LL_DMA_SetMemoryAddress(DMAx, pHandle->pParams_str->DMA_ADC_DR_ChannelX, (uint32_t)pHandle->CurConv);
 8003254:	69b1      	ldr	r1, [r6, #24]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress);
 8003256:	9b03      	ldr	r3, [sp, #12]
 8003258:	9801      	ldr	r0, [sp, #4]
 800325a:	185b      	adds	r3, r3, r1
 800325c:	3b01      	subs	r3, #1
 800325e:	9a02      	ldr	r2, [sp, #8]
 8003260:	781b      	ldrb	r3, [r3, #0]
 8003262:	32b4      	adds	r2, #180	; 0xb4
 8003264:	181b      	adds	r3, r3, r0
 8003266:	60da      	str	r2, [r3, #12]
  LL_DMA_SetPeriphAddress(DMAx, pHandle->pParams_str->DMA_ADC_DR_ChannelX, (uint32_t)&ADCx->DR);
 8003268:	002a      	movs	r2, r5
 800326a:	3240      	adds	r2, #64	; 0x40
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress);
 800326c:	609a      	str	r2, [r3, #8]
  LL_DMA_SetDataLength(DMAx, pHandle->pParams_str->DMA_ADC_DR_ChannelX, DMA_TRANSFER_LENGTH_ADC);
 800326e:	2202      	movs	r2, #2
 8003270:	f7ff fc0a 	bl	8002a88 <LL_DMA_SetDataLength>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8003274:	2204      	movs	r2, #4
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOS(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOS);
 8003276:	2108      	movs	r1, #8
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8003278:	686b      	ldr	r3, [r5, #4]
  MODIFY_REG(ADCx->CR,
 800327a:	482a      	ldr	r0, [pc, #168]	; (8003324 <R1_Init+0x1d8>)
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 800327c:	4393      	bics	r3, r2
 800327e:	606b      	str	r3, [r5, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8003280:	602a      	str	r2, [r5, #0]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOS);
 8003282:	686b      	ldr	r3, [r5, #4]
  return (READ_BIT(ADCx->CR, ADC_CR_ADSTP) == (ADC_CR_ADSTP));
 8003284:	2710      	movs	r7, #16
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOS);
 8003286:	438b      	bics	r3, r1
 8003288:	606b      	str	r3, [r5, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOS);
 800328a:	6029      	str	r1, [r5, #0]
  MODIFY_REG(ADCx->CR,
 800328c:	2180      	movs	r1, #128	; 0x80
 800328e:	4b26      	ldr	r3, [pc, #152]	; (8003328 <R1_Init+0x1dc>)
 8003290:	0609      	lsls	r1, r1, #24
 8003292:	689c      	ldr	r4, [r3, #8]
 8003294:	4004      	ands	r4, r0
 8003296:	4321      	orrs	r1, r4
 8003298:	6099      	str	r1, [r3, #8]
  return (READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS));
 800329a:	2102      	movs	r1, #2
  return (READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL));
 800329c:	689c      	ldr	r4, [r3, #8]
         (LL_ADC_REG_IsStopConversionOngoing(ADC1) == SET) ||
 800329e:	2c00      	cmp	r4, #0
 80032a0:	dbfc      	blt.n	800329c <R1_Init+0x150>
  return (READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART));
 80032a2:	689c      	ldr	r4, [r3, #8]
  while ((LL_ADC_IsCalibrationOnGoing(ADC1) == SET) ||
 80032a4:	4214      	tst	r4, r2
 80032a6:	d1f9      	bne.n	800329c <R1_Init+0x150>
  return (READ_BIT(ADCx->CR, ADC_CR_ADSTP) == (ADC_CR_ADSTP));
 80032a8:	689c      	ldr	r4, [r3, #8]
         (LL_ADC_REG_IsConversionOngoing(ADC1) == SET) ||
 80032aa:	423c      	tst	r4, r7
 80032ac:	d1f6      	bne.n	800329c <R1_Init+0x150>
  return (READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS));
 80032ae:	689c      	ldr	r4, [r3, #8]
         (LL_ADC_REG_IsStopConversionOngoing(ADC1) == SET) ||
 80032b0:	420c      	tst	r4, r1
 80032b2:	d1f3      	bne.n	800329c <R1_Init+0x150>
  MODIFY_REG(ADCx->CR,
 80032b4:	2201      	movs	r2, #1
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
 80032b6:	2403      	movs	r4, #3
  MODIFY_REG(ADCx->CR,
 80032b8:	6899      	ldr	r1, [r3, #8]
 80032ba:	4001      	ands	r1, r0
 80032bc:	4311      	orrs	r1, r2
 80032be:	6099      	str	r1, [r3, #8]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
 80032c0:	68e9      	ldr	r1, [r5, #12]
 80032c2:	481a      	ldr	r0, [pc, #104]	; (800332c <R1_Init+0x1e0>)
 80032c4:	4001      	ands	r1, r0
 80032c6:	60e9      	str	r1, [r5, #12]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
 80032c8:	68d9      	ldr	r1, [r3, #12]
 80032ca:	43a1      	bics	r1, r4
 80032cc:	4311      	orrs	r1, r2
 80032ce:	60d9      	str	r1, [r3, #12]
  return (READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY));
 80032d0:	6819      	ldr	r1, [r3, #0]
  while (LL_ADC_IsActiveFlag_ADRDY(ADC1) == RESET)
 80032d2:	4211      	tst	r1, r2
 80032d4:	d0fc      	beq.n	80032d0 <R1_Init+0x184>
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
 80032d6:	2380      	movs	r3, #128	; 0x80
 80032d8:	68e9      	ldr	r1, [r5, #12]
 80032da:	00db      	lsls	r3, r3, #3
 80032dc:	4001      	ands	r1, r0
 80032de:	430b      	orrs	r3, r1
  LL_ADC_REG_SetSequencerChannels (ADCx, __LL_ADC_DECIMAL_NB_TO_CHANNEL (pHandle->pParams_str->IChannel));
 80032e0:	0011      	movs	r1, r2
 80032e2:	60eb      	str	r3, [r5, #12]
 80032e4:	3603      	adds	r6, #3
 80032e6:	7ff3      	ldrb	r3, [r6, #31]
 80032e8:	4099      	lsls	r1, r3
  WRITE_REG(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80032ea:	034b      	lsls	r3, r1, #13
 80032ec:	0b5b      	lsrs	r3, r3, #13
 80032ee:	62ab      	str	r3, [r5, #40]	; 0x28
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80032f0:	4b0f      	ldr	r3, [pc, #60]	; (8003330 <R1_Init+0x1e4>)
 80032f2:	6819      	ldr	r1, [r3, #0]
 80032f4:	430a      	orrs	r2, r1
 80032f6:	601a      	str	r2, [r3, #0]
  pHandle->ADCRegularLocked=false; /* We allow ADC usage for regular conversion on Systick */
 80032f8:	2200      	movs	r2, #0
 80032fa:	9b02      	ldr	r3, [sp, #8]
 80032fc:	33ca      	adds	r3, #202	; 0xca
 80032fe:	701a      	strb	r2, [r3, #0]
}
 8003300:	b007      	add	sp, #28
 8003302:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003304:	40021000 	.word	0x40021000
 8003308:	40015800 	.word	0x40015800
 800330c:	ffff800f 	.word	0xffff800f
 8003310:	00000555 	.word	0x00000555
 8003314:	08006ba7 	.word	0x08006ba7
 8003318:	000035b0 	.word	0x000035b0
 800331c:	ffffe0e0 	.word	0xffffe0e0
 8003320:	0000020d 	.word	0x0000020d
 8003324:	7fffffe8 	.word	0x7fffffe8
 8003328:	40012400 	.word	0x40012400
 800332c:	fffff23f 	.word	0xfffff23f
 8003330:	40012c00 	.word	0x40012c00

08003334 <R1_SetOffsetCalib>:
  pHandle->PhaseOffset = offsets->phaseAOffset;
 8003334:	0003      	movs	r3, r0
 8003336:	680a      	ldr	r2, [r1, #0]
 8003338:	33a0      	adds	r3, #160	; 0xa0
 800333a:	601a      	str	r2, [r3, #0]
  pHdl->offsetCalibStatus = true;
 800333c:	2301      	movs	r3, #1
 800333e:	307f      	adds	r0, #127	; 0x7f
 8003340:	7003      	strb	r3, [r0, #0]
}
 8003342:	4770      	bx	lr

08003344 <R1_GetOffsetCalib>:
  offsets->phaseAOffset = pHandle->PhaseOffset;
 8003344:	30a0      	adds	r0, #160	; 0xa0
 8003346:	6803      	ldr	r3, [r0, #0]
 8003348:	600b      	str	r3, [r1, #0]
}
 800334a:	4770      	bx	lr

0800334c <R1_TurnOnLowSides>:
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800334c:	0003      	movs	r3, r0
{
 800334e:	b510      	push	{r4, lr}
  pHandle->_Super.TurnOnLowSidesAction = true;
 8003350:	0004      	movs	r4, r0
 8003352:	2201      	movs	r2, #1
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8003354:	33cc      	adds	r3, #204	; 0xcc
 8003356:	681b      	ldr	r3, [r3, #0]
  pHandle->_Super.TurnOnLowSidesAction = true;
 8003358:	347c      	adds	r4, #124	; 0x7c
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800335a:	685b      	ldr	r3, [r3, #4]
  pHandle->_Super.TurnOnLowSidesAction = true;
 800335c:	7022      	strb	r2, [r4, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800335e:	6359      	str	r1, [r3, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8003360:	6399      	str	r1, [r3, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8003362:	63d9      	str	r1, [r3, #60]	; 0x3c
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8003364:	2102      	movs	r1, #2
 8003366:	4249      	negs	r1, r1
 8003368:	6119      	str	r1, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800336a:	6919      	ldr	r1, [r3, #16]
 800336c:	4211      	tst	r1, r2
 800336e:	d0fc      	beq.n	800336a <R1_TurnOnLowSides+0x1e>
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8003370:	2280      	movs	r2, #128	; 0x80
 8003372:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8003374:	0212      	lsls	r2, r2, #8
 8003376:	430a      	orrs	r2, r1
 8003378:	645a      	str	r2, [r3, #68]	; 0x44
  if ((pHandle->_Super.LowSideOutputs) == ES_GPIO)
 800337a:	0003      	movs	r3, r0
 800337c:	337b      	adds	r3, #123	; 0x7b
 800337e:	781b      	ldrb	r3, [r3, #0]
 8003380:	2b02      	cmp	r3, #2
 8003382:	d10d      	bne.n	80033a0 <R1_TurnOnLowSides+0x54>
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 8003384:	0002      	movs	r2, r0
 8003386:	3248      	adds	r2, #72	; 0x48
 8003388:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800338a:	8812      	ldrh	r2, [r2, #0]
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BSRR, PinMask);
 800338c:	619a      	str	r2, [r3, #24]
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 800338e:	0002      	movs	r2, r0
 8003390:	324a      	adds	r2, #74	; 0x4a
 8003392:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8003394:	8812      	ldrh	r2, [r2, #0]
 8003396:	619a      	str	r2, [r3, #24]
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 8003398:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800339a:	304c      	adds	r0, #76	; 0x4c
 800339c:	8802      	ldrh	r2, [r0, #0]
 800339e:	619a      	str	r2, [r3, #24]
}
 80033a0:	bd10      	pop	{r4, pc}
	...

080033a4 <R1_SwitchOnPWM>:
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80033a4:	234c      	movs	r3, #76	; 0x4c
 80033a6:	469c      	mov	ip, r3
 80033a8:	0003      	movs	r3, r0
{
 80033aa:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80033ac:	33cc      	adds	r3, #204	; 0xcc
 80033ae:	681b      	ldr	r3, [r3, #0]
{
 80033b0:	b089      	sub	sp, #36	; 0x24
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80033b2:	9300      	str	r3, [sp, #0]
  ADC_TypeDef *ADCx = pHandle->pParams_str->ADCx;
 80033b4:	cb18      	ldmia	r3, {r3, r4}
 80033b6:	9307      	str	r3, [sp, #28]
  DMA_TypeDef *DMAx = pHandle->pParams_str->DMAx;
 80033b8:	9b00      	ldr	r3, [sp, #0]
{
 80033ba:	0007      	movs	r7, r0
  DMA_TypeDef *DMAx = pHandle->pParams_str->DMAx;
 80033bc:	689d      	ldr	r5, [r3, #8]
  pHandle->CntSmp1 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 80033be:	0003      	movs	r3, r0
 80033c0:	33b8      	adds	r3, #184	; 0xb8
 80033c2:	8819      	ldrh	r1, [r3, #0]
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80033c4:	4484      	add	ip, r0
                   - (uint32_t)(pHandle->pParams_str->hTADConv + pHandle->pParams_str->TSample);
 80033c6:	9b00      	ldr	r3, [sp, #0]
 80033c8:	9800      	ldr	r0, [sp, #0]
 80033ca:	8c1b      	ldrh	r3, [r3, #32]
 80033cc:	8bc0      	ldrh	r0, [r0, #30]
 80033ce:	084a      	lsrs	r2, r1, #1
 80033d0:	181b      	adds	r3, r3, r0
 80033d2:	b29b      	uxth	r3, r3
 80033d4:	1ad0      	subs	r0, r2, r3
 80033d6:	b280      	uxth	r0, r0
 80033d8:	9002      	str	r0, [sp, #8]
  pHandle->CntSmp1 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 80033da:	0038      	movs	r0, r7
 80033dc:	9e02      	ldr	r6, [sp, #8]
                   + (uint32_t)(pHandle->pParams_str->hTADConv + pHandle->pParams_str->TSample);
 80033de:	18d3      	adds	r3, r2, r3
  pHandle->CntSmp1 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 80033e0:	30ba      	adds	r0, #186	; 0xba
                   + (uint32_t)(pHandle->pParams_str->hTADConv + pHandle->pParams_str->TSample);
 80033e2:	b29b      	uxth	r3, r3
  pHandle->CntSmp1 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 80033e4:	8006      	strh	r6, [r0, #0]
  pHandle->CntSmp2 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 80033e6:	8043      	strh	r3, [r0, #2]
  pHandle->_Super.TurnOnLowSidesAction = false;
 80033e8:	2600      	movs	r6, #0
 80033ea:	383e      	subs	r0, #62	; 0x3e
  pHandle->DmaBuffCCR_ADCTrig[0] = pHandle->CntSmp2;
 80033ec:	8643      	strh	r3, [r0, #50]	; 0x32
  pHandle->DmaBuffCCR_ADCTrig[2] = pHandle->CntSmp1;
 80033ee:	003b      	movs	r3, r7
  pHandle->_Super.TurnOnLowSidesAction = false;
 80033f0:	7006      	strb	r6, [r0, #0]
  pHandle->DmaBuffCCR_ADCTrig[2] = pHandle->CntSmp1;
 80033f2:	9802      	ldr	r0, [sp, #8]
 80033f4:	33b2      	adds	r3, #178	; 0xb2
 80033f6:	8018      	strh	r0, [r3, #0]
  LL_TIM_OC_SetCompareCH4(TIMx, (uint32_t)(pHandle->Half_PWMPeriod + 1));
 80033f8:	1c4b      	adds	r3, r1, #1
  WRITE_REG(TIMx->CCR4, CompareValue);
 80033fa:	6423      	str	r3, [r4, #64]	; 0x40
 80033fc:	9303      	str	r3, [sp, #12]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80033fe:	2380      	movs	r3, #128	; 0x80
  WRITE_REG(TIMx->CCR1, CompareValue);
 8003400:	6362      	str	r2, [r4, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8003402:	63a2      	str	r2, [r4, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8003404:	63e2      	str	r2, [r4, #60]	; 0x3c
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8003406:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8003408:	021b      	lsls	r3, r3, #8
 800340a:	4313      	orrs	r3, r2
 800340c:	6463      	str	r3, [r4, #68]	; 0x44
  if ((pHandle->_Super.LowSideOutputs) == ES_GPIO)
 800340e:	003b      	movs	r3, r7
 8003410:	337b      	adds	r3, #123	; 0x7b
 8003412:	781b      	ldrb	r3, [r3, #0]
 8003414:	2b02      	cmp	r3, #2
 8003416:	d11c      	bne.n	8003452 <R1_SwitchOnPWM+0xae>
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0u)
 8003418:	6a23      	ldr	r3, [r4, #32]
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 800341a:	4662      	mov	r2, ip
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0u)
 800341c:	9306      	str	r3, [sp, #24]
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 800341e:	003b      	movs	r3, r7
 8003420:	3348      	adds	r3, #72	; 0x48
 8003422:	881b      	ldrh	r3, [r3, #0]
 8003424:	6bfe      	ldr	r6, [r7, #60]	; 0x3c
 8003426:	9305      	str	r3, [sp, #20]
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 8003428:	003b      	movs	r3, r7
 800342a:	334a      	adds	r3, #74	; 0x4a
 800342c:	8818      	ldrh	r0, [r3, #0]
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 800342e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 8003430:	6c39      	ldr	r1, [r7, #64]	; 0x40
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 8003432:	9301      	str	r3, [sp, #4]
 8003434:	8813      	ldrh	r3, [r2, #0]
 8003436:	9304      	str	r3, [sp, #16]
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0u)
 8003438:	4b5f      	ldr	r3, [pc, #380]	; (80035b8 <R1_SwitchOnPWM+0x214>)
 800343a:	469c      	mov	ip, r3
 800343c:	4662      	mov	r2, ip
 800343e:	9b06      	ldr	r3, [sp, #24]
 8003440:	4213      	tst	r3, r2
 8003442:	d100      	bne.n	8003446 <R1_SwitchOnPWM+0xa2>
 8003444:	e0a9      	b.n	800359a <R1_SwitchOnPWM+0x1f6>
 8003446:	9b05      	ldr	r3, [sp, #20]
 8003448:	9a04      	ldr	r2, [sp, #16]
 800344a:	61b3      	str	r3, [r6, #24]
 800344c:	9b01      	ldr	r3, [sp, #4]
 800344e:	6188      	str	r0, [r1, #24]
 8003450:	619a      	str	r2, [r3, #24]
  return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
 8003452:	2310      	movs	r3, #16
 8003454:	6822      	ldr	r2, [r4, #0]
  if (LL_TIM_COUNTERDIRECTION_UP == LL_TIM_GetDirection(TIMx))
 8003456:	421a      	tst	r2, r3
 8003458:	d000      	beq.n	800345c <R1_SwitchOnPWM+0xb8>
 800345a:	e0a5      	b.n	80035a8 <R1_SwitchOnPWM+0x204>
 800345c:	6822      	ldr	r2, [r4, #0]
    while (LL_TIM_COUNTERDIRECTION_UP == LL_TIM_GetDirection(TIMx))
 800345e:	421a      	tst	r2, r3
 8003460:	d0fc      	beq.n	800345c <R1_SwitchOnPWM+0xb8>
  LL_DMA_ClearFlag_TC(DMAx, pHandle->pParams_str->DMAChannelX);
 8003462:	9b00      	ldr	r3, [sp, #0]
 8003464:	68db      	ldr	r3, [r3, #12]
 8003466:	9301      	str	r3, [sp, #4]
/* Make this define visible for all projects */
#define NBR_OF_MOTORS             1

__STATIC_INLINE void LL_DMA_ClearFlag_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
  if (NULL == DMAx)
 8003468:	2d00      	cmp	r5, #0
 800346a:	d007      	beq.n	800347c <R1_SwitchOnPWM+0xd8>
    /* Nothing to do */
  }
  else
  {
    /* Clear TC bits with bits position depending on parameter "Channel" */
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CTCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 800346c:	2202      	movs	r2, #2
 800346e:	3b01      	subs	r3, #1
 8003470:	009b      	lsls	r3, r3, #2
 8003472:	409a      	lsls	r2, r3
 8003474:	606a      	str	r2, [r5, #4]
    /* Nothing to do */
  }
  else
  {
    /* Clear HT bits with bits position depending on parameter "Channel" */
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CHTIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 8003476:	2204      	movs	r2, #4
 8003478:	409a      	lsls	r2, r3
 800347a:	606a      	str	r2, [r5, #4]
  LL_DMA_ClearFlag_TC(DMAx, pHandle->pParams_str->DMASamplingPtChannelX);
 800347c:	9b00      	ldr	r3, [sp, #0]
 800347e:	691e      	ldr	r6, [r3, #16]
  if (NULL == DMAx)
 8003480:	2d00      	cmp	r5, #0
 8003482:	d007      	beq.n	8003494 <R1_SwitchOnPWM+0xf0>
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CTCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 8003484:	2202      	movs	r2, #2
 8003486:	1e73      	subs	r3, r6, #1
 8003488:	009b      	lsls	r3, r3, #2
 800348a:	409a      	lsls	r2, r3
 800348c:	606a      	str	r2, [r5, #4]
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CHTIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 800348e:	2204      	movs	r2, #4
 8003490:	409a      	lsls	r2, r3
 8003492:	606a      	str	r2, [r5, #4]
  pHandle->TCCnt = 0;
 8003494:	003a      	movs	r2, r7
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8003496:	2302      	movs	r3, #2
  pHandle->TCDoneFlag = false;
 8003498:	0039      	movs	r1, r7
 800349a:	425b      	negs	r3, r3
  pHandle->TCCnt = 0;
 800349c:	32c6      	adds	r2, #198	; 0xc6
 800349e:	6123      	str	r3, [r4, #16]
 80034a0:	0013      	movs	r3, r2
 80034a2:	2200      	movs	r2, #0
  pHandle->TCDoneFlag = false;
 80034a4:	31c9      	adds	r1, #201	; 0xc9
  pHandle->TCCnt = 0;
 80034a6:	701a      	strb	r2, [r3, #0]
  LL_DMA_SetDataLength(DMAx, pHandle->pParams_str->DMAChannelX, DMA_TRANSFER_LENGTH_CCR);
 80034a8:	0028      	movs	r0, r5
  pHandle->TCDoneFlag = false;
 80034aa:	700a      	strb	r2, [r1, #0]
  LL_DMA_SetDataLength(DMAx, pHandle->pParams_str->DMAChannelX, DMA_TRANSFER_LENGTH_CCR);
 80034ac:	3206      	adds	r2, #6
 80034ae:	9901      	ldr	r1, [sp, #4]
 80034b0:	f7ff faea 	bl	8002a88 <LL_DMA_SetDataLength>
  LL_DMA_EnableChannel(DMAx, pHandle->pParams_str->DMAChannelX);
 80034b4:	0028      	movs	r0, r5
 80034b6:	9901      	ldr	r1, [sp, #4]
 80034b8:	f7ff face 	bl	8002a58 <LL_DMA_EnableChannel>
  SET_BIT(TIMx->DIER, TIM_DIER_UDE);
 80034bc:	2380      	movs	r3, #128	; 0x80
 80034be:	68e2      	ldr	r2, [r4, #12]
 80034c0:	005b      	lsls	r3, r3, #1
 80034c2:	4313      	orrs	r3, r2
 80034c4:	60e3      	str	r3, [r4, #12]
  SET_BIT(TIMx->DIER, TIM_DIER_CC4DE);
 80034c6:	2380      	movs	r3, #128	; 0x80
 80034c8:	68e2      	ldr	r2, [r4, #12]
 80034ca:	015b      	lsls	r3, r3, #5
 80034cc:	4313      	orrs	r3, r2
 80034ce:	60e3      	str	r3, [r4, #12]
  LL_DMA_SetDataLength(DMAx, pHandle->pParams_str->DMASamplingPtChannelX, 3);
 80034d0:	2203      	movs	r2, #3
 80034d2:	0031      	movs	r1, r6
 80034d4:	0028      	movs	r0, r5
 80034d6:	f7ff fad7 	bl	8002a88 <LL_DMA_SetDataLength>
  LL_DMA_EnableChannel(DMAx, pHandle->pParams_str->DMASamplingPtChannelX);
 80034da:	0031      	movs	r1, r6
 80034dc:	0028      	movs	r0, r5
 80034de:	f7ff fabb 	bl	8002a58 <LL_DMA_EnableChannel>
  WRITE_REG(TIMx->CCR4, CompareValue);
 80034e2:	9903      	ldr	r1, [sp, #12]
  LL_DMA_DisableChannel(DMAx, pHandle->pParams_str->DMA_ADC_DR_ChannelX);
 80034e4:	0028      	movs	r0, r5
 80034e6:	6421      	str	r1, [r4, #64]	; 0x40
 80034e8:	9900      	ldr	r1, [sp, #0]
 80034ea:	698e      	ldr	r6, [r1, #24]
 80034ec:	0031      	movs	r1, r6
 80034ee:	f7ff fabf 	bl	8002a70 <LL_DMA_DisableChannel>
  LL_DMA_SetDataLength(DMAx, pHandle->pParams_str->DMA_ADC_DR_ChannelX, DMA_TRANSFER_LENGTH_ADC);
 80034f2:	2202      	movs	r2, #2
 80034f4:	0031      	movs	r1, r6
 80034f6:	0028      	movs	r0, r5
 80034f8:	f7ff fac6 	bl	8002a88 <LL_DMA_SetDataLength>
  LL_DMA_EnableChannel(DMAx, pHandle->pParams_str->DMA_ADC_DR_ChannelX);
 80034fc:	0031      	movs	r1, r6
 80034fe:	0028      	movs	r0, r5
 8003500:	f7ff faaa 	bl	8002a58 <LL_DMA_EnableChannel>
  LL_ADC_REG_SetSequencerChannels (ADCx, __LL_ADC_DECIMAL_NB_TO_CHANNEL (pHandle->pParams_str->IChannel));
 8003504:	9900      	ldr	r1, [sp, #0]
  LL_ADC_SetSamplingTimeCommonChannels (ADC1, pHandle->pParams_str->ISamplingTime);
 8003506:	9800      	ldr	r0, [sp, #0]
  LL_ADC_REG_SetSequencerChannels (ADCx, __LL_ADC_DECIMAL_NB_TO_CHANNEL (pHandle->pParams_str->IChannel));
 8003508:	1ccb      	adds	r3, r1, #3
 800350a:	2101      	movs	r1, #1
 800350c:	7fdb      	ldrb	r3, [r3, #31]
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 800350e:	4a2b      	ldr	r2, [pc, #172]	; (80035bc <R1_SwitchOnPWM+0x218>)
 8003510:	4099      	lsls	r1, r3
  WRITE_REG(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003512:	034b      	lsls	r3, r1, #13
 8003514:	9907      	ldr	r1, [sp, #28]
 8003516:	0b5b      	lsrs	r3, r3, #13
 8003518:	628b      	str	r3, [r1, #40]	; 0x28
  LL_ADC_SetSamplingTimeCommonChannels (ADC1, pHandle->pParams_str->ISamplingTime);
 800351a:	1d03      	adds	r3, r0, #4
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 800351c:	2007      	movs	r0, #7
 800351e:	6951      	ldr	r1, [r2, #20]
 8003520:	7fdb      	ldrb	r3, [r3, #31]
 8003522:	4381      	bics	r1, r0
 8003524:	430b      	orrs	r3, r1
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
 8003526:	2103      	movs	r1, #3
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 8003528:	6153      	str	r3, [r2, #20]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
 800352a:	68d3      	ldr	r3, [r2, #12]
 800352c:	3806      	subs	r0, #6
 800352e:	438b      	bics	r3, r1
 8003530:	4303      	orrs	r3, r0
 8003532:	60d3      	str	r3, [r2, #12]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
 8003534:	68d1      	ldr	r1, [r2, #12]
 8003536:	4b22      	ldr	r3, [pc, #136]	; (80035c0 <R1_SwitchOnPWM+0x21c>)
 8003538:	4019      	ands	r1, r3
 800353a:	2388      	movs	r3, #136	; 0x88
 800353c:	00db      	lsls	r3, r3, #3
 800353e:	430b      	orrs	r3, r1
 8003540:	60d3      	str	r3, [r2, #12]
  MODIFY_REG(ADCx->CR,
 8003542:	6891      	ldr	r1, [r2, #8]
 8003544:	4b1f      	ldr	r3, [pc, #124]	; (80035c4 <R1_SwitchOnPWM+0x220>)
 8003546:	4019      	ands	r1, r3
 8003548:	2304      	movs	r3, #4
 800354a:	430b      	orrs	r3, r1
 800354c:	6093      	str	r3, [r2, #8]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800354e:	2270      	movs	r2, #112	; 0x70
 8003550:	6863      	ldr	r3, [r4, #4]
  pHandle->FOCDurationFlag = false;
 8003552:	0039      	movs	r1, r7
 8003554:	4313      	orrs	r3, r2
 8003556:	2200      	movs	r2, #0
 8003558:	31c8      	adds	r1, #200	; 0xc8
  pHandle->ADCRegularLocked=true;
 800355a:	37ca      	adds	r7, #202	; 0xca
 800355c:	6063      	str	r3, [r4, #4]
  pHandle->FOCDurationFlag = false;
 800355e:	700a      	strb	r2, [r1, #0]
  LL_DMA_EnableIT_TC(DMAx, pHandle->pParams_str->DMAChannelX);
 8003560:	9901      	ldr	r1, [sp, #4]
  pHandle->ADCRegularLocked=true;
 8003562:	7038      	strb	r0, [r7, #0]
  LL_DMA_EnableIT_TC(DMAx, pHandle->pParams_str->DMAChannelX);
 8003564:	0028      	movs	r0, r5
 8003566:	f7ff fa9d 	bl	8002aa4 <LL_DMA_EnableIT_TC>
  LL_DMA_EnableIT_TC(DMAx, pHandle->pParams_str->DMA_ADC_DR_ChannelX);
 800356a:	0031      	movs	r1, r6
 800356c:	0028      	movs	r0, r5
 800356e:	f7ff fa99 	bl	8002aa4 <LL_DMA_EnableIT_TC>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8003572:	2302      	movs	r3, #2
 8003574:	425b      	negs	r3, r3
 8003576:	6123      	str	r3, [r4, #16]
  return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
 8003578:	3312      	adds	r3, #18
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800357a:	2101      	movs	r1, #1
 800357c:	6922      	ldr	r2, [r4, #16]
 800357e:	420a      	tst	r2, r1
 8003580:	d0fb      	beq.n	800357a <R1_SwitchOnPWM+0x1d6>
  return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
 8003582:	6822      	ldr	r2, [r4, #0]
  while ((LL_TIM_IsActiveFlag_UPDATE(TIMx) == RESET) || (LL_TIM_GetDirection(TIMx) == LL_TIM_COUNTERDIRECTION_DOWN))
 8003584:	421a      	tst	r2, r3
 8003586:	d1f8      	bne.n	800357a <R1_SwitchOnPWM+0x1d6>
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8003588:	000f      	movs	r7, r1
 800358a:	4b0f      	ldr	r3, [pc, #60]	; (80035c8 <R1_SwitchOnPWM+0x224>)
 800358c:	68da      	ldr	r2, [r3, #12]
 800358e:	4317      	orrs	r7, r2
 8003590:	60df      	str	r7, [r3, #12]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8003592:	9b02      	ldr	r3, [sp, #8]
 8003594:	6423      	str	r3, [r4, #64]	; 0x40
}
 8003596:	b009      	add	sp, #36	; 0x24
 8003598:	bdf0      	pop	{r4, r5, r6, r7, pc}
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 800359a:	9b05      	ldr	r3, [sp, #20]
 800359c:	9a04      	ldr	r2, [sp, #16]
 800359e:	62b3      	str	r3, [r6, #40]	; 0x28
 80035a0:	9b01      	ldr	r3, [sp, #4]
 80035a2:	6288      	str	r0, [r1, #40]	; 0x28
 80035a4:	629a      	str	r2, [r3, #40]	; 0x28
}
 80035a6:	e754      	b.n	8003452 <R1_SwitchOnPWM+0xae>
  return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
 80035a8:	6822      	ldr	r2, [r4, #0]
    while (LL_TIM_COUNTERDIRECTION_DOWN == LL_TIM_GetDirection(TIMx))
 80035aa:	421a      	tst	r2, r3
 80035ac:	d1fc      	bne.n	80035a8 <R1_SwitchOnPWM+0x204>
 80035ae:	2310      	movs	r3, #16
 80035b0:	6822      	ldr	r2, [r4, #0]
    while (LL_TIM_COUNTERDIRECTION_UP == LL_TIM_GetDirection(TIMx))
 80035b2:	421a      	tst	r2, r3
 80035b4:	d0fc      	beq.n	80035b0 <R1_SwitchOnPWM+0x20c>
 80035b6:	e754      	b.n	8003462 <R1_SwitchOnPWM+0xbe>
 80035b8:	00000555 	.word	0x00000555
 80035bc:	40012400 	.word	0x40012400
 80035c0:	fffff23f 	.word	0xfffff23f
 80035c4:	7fffffe8 	.word	0x7fffffe8
 80035c8:	40012c00 	.word	0x40012c00

080035cc <R1_SwitchOffPWM>:
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80035cc:	0003      	movs	r3, r0
{
 80035ce:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035d0:	0004      	movs	r4, r0
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80035d2:	33cc      	adds	r3, #204	; 0xcc
 80035d4:	681f      	ldr	r7, [r3, #0]
  pHandle->CntSmp1 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 80035d6:	3b14      	subs	r3, #20
 80035d8:	881b      	ldrh	r3, [r3, #0]
{
 80035da:	b085      	sub	sp, #20
  pHandle->CntSmp1 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 80035dc:	9300      	str	r3, [sp, #0]
                   - (uint32_t)(pHandle->pParams_str->hTADConv + pHandle->pParams_str->TSample);
 80035de:	8bf9      	ldrh	r1, [r7, #30]
 80035e0:	085a      	lsrs	r2, r3, #1
 80035e2:	8c3b      	ldrh	r3, [r7, #32]
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80035e4:	687d      	ldr	r5, [r7, #4]
                   - (uint32_t)(pHandle->pParams_str->hTADConv + pHandle->pParams_str->TSample);
 80035e6:	185b      	adds	r3, r3, r1
 80035e8:	b29b      	uxth	r3, r3
 80035ea:	1ad1      	subs	r1, r2, r3
                   + (uint32_t)(pHandle->pParams_str->hTADConv + pHandle->pParams_str->TSample);
 80035ec:	18d2      	adds	r2, r2, r3
 80035ee:	b293      	uxth	r3, r2
                   - (uint32_t)(pHandle->pParams_str->hTADConv + pHandle->pParams_str->TSample);
 80035f0:	b289      	uxth	r1, r1
 80035f2:	9101      	str	r1, [sp, #4]
                   + (uint32_t)(pHandle->pParams_str->hTADConv + pHandle->pParams_str->TSample);
 80035f4:	9302      	str	r3, [sp, #8]
  pHandle->CntSmp1 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 80035f6:	0001      	movs	r1, r0
  pHandle->CntSmp2 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 80035f8:	0023      	movs	r3, r4
 80035fa:	9a02      	ldr	r2, [sp, #8]
  pHandle->CntSmp1 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 80035fc:	9801      	ldr	r0, [sp, #4]
  pHandle->CntSmp2 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 80035fe:	33bc      	adds	r3, #188	; 0xbc
  pHandle->CntSmp1 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 8003600:	31ba      	adds	r1, #186	; 0xba
  DMA_TypeDef *DMAx = pHandle->pParams_str->DMAx;
 8003602:	68be      	ldr	r6, [r7, #8]
  pHandle->CntSmp1 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 8003604:	8008      	strh	r0, [r1, #0]
  pHandle->CntSmp2 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 8003606:	801a      	strh	r2, [r3, #0]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 8003608:	2201      	movs	r2, #1
 800360a:	68eb      	ldr	r3, [r5, #12]
 800360c:	4393      	bics	r3, r2
 800360e:	60eb      	str	r3, [r5, #12]
  return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
 8003610:	2310      	movs	r3, #16
 8003612:	682a      	ldr	r2, [r5, #0]
  if (LL_TIM_COUNTERDIRECTION_UP == LL_TIM_GetDirection(TIMx))
 8003614:	421a      	tst	r2, r3
 8003616:	d000      	beq.n	800361a <R1_SwitchOffPWM+0x4e>
 8003618:	e076      	b.n	8003708 <R1_SwitchOffPWM+0x13c>
 800361a:	682a      	ldr	r2, [r5, #0]
    while (LL_TIM_COUNTERDIRECTION_UP == LL_TIM_GetDirection(TIMx))
 800361c:	421a      	tst	r2, r3
 800361e:	d0fc      	beq.n	800361a <R1_SwitchOffPWM+0x4e>
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TCIE);
 8003620:	2102      	movs	r1, #2
  LL_DMA_DisableIT_TC(DMAx, pHandle->pParams_str->DMAChannelX);
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	9303      	str	r3, [sp, #12]
 8003626:	9a03      	ldr	r2, [sp, #12]
 8003628:	4b3b      	ldr	r3, [pc, #236]	; (8003718 <R1_SwitchOffPWM+0x14c>)
 800362a:	189b      	adds	r3, r3, r2
 800362c:	3b01      	subs	r3, #1
 800362e:	781b      	ldrb	r3, [r3, #0]
 8003630:	18f3      	adds	r3, r6, r3
 8003632:	681a      	ldr	r2, [r3, #0]
 8003634:	438a      	bics	r2, r1
 8003636:	601a      	str	r2, [r3, #0]
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableIT_HT(DMA_TypeDef *DMAx, uint32_t Channel)
{
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_HTIE);
 8003638:	681a      	ldr	r2, [r3, #0]
 800363a:	1849      	adds	r1, r1, r1
 800363c:	438a      	bics	r2, r1
 800363e:	601a      	str	r2, [r3, #0]
  pHandle->_Super.TurnOnLowSidesAction = false;
 8003640:	0023      	movs	r3, r4
 8003642:	2200      	movs	r2, #0
 8003644:	337c      	adds	r3, #124	; 0x7c
 8003646:	701a      	strb	r2, [r3, #0]
  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8003648:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 800364a:	4a34      	ldr	r2, [pc, #208]	; (800371c <R1_SwitchOffPWM+0x150>)
 800364c:	4013      	ands	r3, r2
 800364e:	646b      	str	r3, [r5, #68]	; 0x44
  if (pHandle->_Super.BrakeActionLock == true)
 8003650:	0023      	movs	r3, r4
 8003652:	3383      	adds	r3, #131	; 0x83
 8003654:	781b      	ldrb	r3, [r3, #0]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d113      	bne.n	8003682 <R1_SwitchOffPWM+0xb6>
    if ((pHandle->_Super.LowSideOutputs) == ES_GPIO)
 800365a:	0023      	movs	r3, r4
 800365c:	337b      	adds	r3, #123	; 0x7b
 800365e:	781b      	ldrb	r3, [r3, #0]
 8003660:	2b02      	cmp	r3, #2
 8003662:	d10e      	bne.n	8003682 <R1_SwitchOffPWM+0xb6>
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 8003664:	0022      	movs	r2, r4
 8003666:	3248      	adds	r2, #72	; 0x48
 8003668:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800366a:	8812      	ldrh	r2, [r2, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 800366c:	629a      	str	r2, [r3, #40]	; 0x28
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 800366e:	0022      	movs	r2, r4
 8003670:	324a      	adds	r2, #74	; 0x4a
 8003672:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003674:	8812      	ldrh	r2, [r2, #0]
 8003676:	629a      	str	r2, [r3, #40]	; 0x28
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 8003678:	0022      	movs	r2, r4
 800367a:	324c      	adds	r2, #76	; 0x4c
 800367c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800367e:	8812      	ldrh	r2, [r2, #0]
 8003680:	629a      	str	r2, [r3, #40]	; 0x28
  LL_DMA_DisableChannel(DMAx, pHandle->pParams_str->DMA_ADC_DR_ChannelX);
 8003682:	0030      	movs	r0, r6
 8003684:	69b9      	ldr	r1, [r7, #24]
 8003686:	f7ff f9f3 	bl	8002a70 <LL_DMA_DisableChannel>
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF1);
 800368a:	2301      	movs	r3, #1
 800368c:	6073      	str	r3, [r6, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF1);
 800368e:	18db      	adds	r3, r3, r3
 8003690:	6073      	str	r3, [r6, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF1);
 8003692:	3302      	adds	r3, #2
  LL_DMA_DisableChannel(DMAx, pHandle->pParams_str->DMAChannelX);
 8003694:	0030      	movs	r0, r6
 8003696:	9903      	ldr	r1, [sp, #12]
 8003698:	6073      	str	r3, [r6, #4]
 800369a:	f7ff f9e9 	bl	8002a70 <LL_DMA_DisableChannel>
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UDE);
 800369e:	68eb      	ldr	r3, [r5, #12]
 80036a0:	4a1f      	ldr	r2, [pc, #124]	; (8003720 <R1_SwitchOffPWM+0x154>)
  LL_DMA_DisableChannel(DMAx, pHandle->pParams_str->DMASamplingPtChannelX);
 80036a2:	6939      	ldr	r1, [r7, #16]
 80036a4:	4013      	ands	r3, r2
 80036a6:	60eb      	str	r3, [r5, #12]
 80036a8:	0030      	movs	r0, r6
 80036aa:	f7ff f9e1 	bl	8002a70 <LL_DMA_DisableChannel>
  CLEAR_BIT(TIMx->DIER, TIM_DIER_CC4DE);
 80036ae:	68eb      	ldr	r3, [r5, #12]
 80036b0:	4a1c      	ldr	r2, [pc, #112]	; (8003724 <R1_SwitchOffPWM+0x158>)
  if (LL_ADC_REG_IsConversionOngoing (ADC1))
 80036b2:	2104      	movs	r1, #4
 80036b4:	4013      	ands	r3, r2
 80036b6:	60eb      	str	r3, [r5, #12]
  pHandle->DmaBuffCCR_ADCTrig[0] = pHandle->CntSmp2;
 80036b8:	0023      	movs	r3, r4
 80036ba:	9a02      	ldr	r2, [sp, #8]
 80036bc:	33ae      	adds	r3, #174	; 0xae
 80036be:	801a      	strh	r2, [r3, #0]
  pHandle->DmaBuffCCR_ADCTrig[2] = pHandle->CntSmp1;
 80036c0:	9a01      	ldr	r2, [sp, #4]
 80036c2:	809a      	strh	r2, [r3, #4]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80036c4:	2270      	movs	r2, #112	; 0x70
  LL_TIM_OC_SetCompareCH4(TIMx, (uint32_t)(pHandle->Half_PWMPeriod + 1));
 80036c6:	9b00      	ldr	r3, [sp, #0]
 80036c8:	3301      	adds	r3, #1
  WRITE_REG(TIMx->CCR4, CompareValue);
 80036ca:	642b      	str	r3, [r5, #64]	; 0x40
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80036cc:	686b      	ldr	r3, [r5, #4]
 80036ce:	4393      	bics	r3, r2
 80036d0:	606b      	str	r3, [r5, #4]
  return (READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART));
 80036d2:	4b15      	ldr	r3, [pc, #84]	; (8003728 <R1_SwitchOffPWM+0x15c>)
 80036d4:	689a      	ldr	r2, [r3, #8]
  if (LL_ADC_REG_IsConversionOngoing (ADC1))
 80036d6:	420a      	tst	r2, r1
 80036d8:	d009      	beq.n	80036ee <R1_SwitchOffPWM+0x122>
  MODIFY_REG(ADCx->CR,
 80036da:	6899      	ldr	r1, [r3, #8]
 80036dc:	4a13      	ldr	r2, [pc, #76]	; (800372c <R1_SwitchOffPWM+0x160>)
 80036de:	4011      	ands	r1, r2
 80036e0:	2210      	movs	r2, #16
 80036e2:	430a      	orrs	r2, r1
 80036e4:	609a      	str	r2, [r3, #8]
    while (LL_ADC_REG_IsConversionOngoing(ADC1))
 80036e6:	2104      	movs	r1, #4
  return (READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART));
 80036e8:	689a      	ldr	r2, [r3, #8]
 80036ea:	420a      	tst	r2, r1
 80036ec:	d1fb      	bne.n	80036e6 <R1_SwitchOffPWM+0x11a>
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
 80036ee:	68da      	ldr	r2, [r3, #12]
 80036f0:	490f      	ldr	r1, [pc, #60]	; (8003730 <R1_SwitchOffPWM+0x164>)
  R1_1ShuntMotorVarsInit(&pHandle->_Super);
 80036f2:	0020      	movs	r0, r4
 80036f4:	400a      	ands	r2, r1
 80036f6:	60da      	str	r2, [r3, #12]
  pHandle->ADCRegularLocked=false;
 80036f8:	0023      	movs	r3, r4
 80036fa:	2200      	movs	r2, #0
 80036fc:	33ca      	adds	r3, #202	; 0xca
 80036fe:	701a      	strb	r2, [r3, #0]
  R1_1ShuntMotorVarsInit(&pHandle->_Super);
 8003700:	f7ff f9dc 	bl	8002abc <R1_1ShuntMotorVarsInit>
}
 8003704:	b005      	add	sp, #20
 8003706:	bdf0      	pop	{r4, r5, r6, r7, pc}
  return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
 8003708:	682a      	ldr	r2, [r5, #0]
    while (LL_TIM_COUNTERDIRECTION_DOWN == LL_TIM_GetDirection(TIMx))
 800370a:	421a      	tst	r2, r3
 800370c:	d1fc      	bne.n	8003708 <R1_SwitchOffPWM+0x13c>
 800370e:	2310      	movs	r3, #16
 8003710:	682a      	ldr	r2, [r5, #0]
    while (LL_TIM_COUNTERDIRECTION_UP == LL_TIM_GetDirection(TIMx))
 8003712:	421a      	tst	r2, r3
 8003714:	d0fc      	beq.n	8003710 <R1_SwitchOffPWM+0x144>
 8003716:	e783      	b.n	8003620 <R1_SwitchOffPWM+0x54>
 8003718:	08006ba7 	.word	0x08006ba7
 800371c:	ffff7fff 	.word	0xffff7fff
 8003720:	fffffeff 	.word	0xfffffeff
 8003724:	ffffefff 	.word	0xffffefff
 8003728:	40012400 	.word	0x40012400
 800372c:	7fffffe8 	.word	0x7fffffe8
 8003730:	fffff23f 	.word	0xfffff23f

08003734 <R1_CurrentReadingCalibration>:
{
 8003734:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8003736:	0006      	movs	r6, r0
 8003738:	36cc      	adds	r6, #204	; 0xcc
 800373a:	6833      	ldr	r3, [r6, #0]
{
 800373c:	0004      	movs	r4, r0
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 800373e:	685d      	ldr	r5, [r3, #4]
  if (false == pHandle->_Super.offsetCalibStatus)
 8003740:	0003      	movs	r3, r0
 8003742:	337f      	adds	r3, #127	; 0x7f
 8003744:	9300      	str	r3, [sp, #0]
 8003746:	781b      	ldrb	r3, [r3, #0]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d129      	bne.n	80037a0 <R1_CurrentReadingCalibration+0x6c>
    pHandle->PhaseOffset = 0u;
 800374c:	0007      	movs	r7, r0
    pHandle->Index = 0u;
 800374e:	0002      	movs	r2, r0
    pHandle->PhaseOffset = 0u;
 8003750:	37a0      	adds	r7, #160	; 0xa0
    pHandle->Index = 0u;
 8003752:	32c4      	adds	r2, #196	; 0xc4
    pHandle->PhaseOffset = 0u;
 8003754:	603b      	str	r3, [r7, #0]
    pHandle->Index = 0u;
 8003756:	7013      	strb	r3, [r2, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 8003758:	6a2b      	ldr	r3, [r5, #32]
 800375a:	9201      	str	r2, [sp, #4]
 800375c:	4a1a      	ldr	r2, [pc, #104]	; (80037c8 <R1_CurrentReadingCalibration+0x94>)
 800375e:	4013      	ands	r3, r2
 8003760:	622b      	str	r3, [r5, #32]
    pHandle->_Super.pFctGetPhaseCurrents = &R1_HFCurrentsCalibration;
 8003762:	4b1a      	ldr	r3, [pc, #104]	; (80037cc <R1_CurrentReadingCalibration+0x98>)
 8003764:	6003      	str	r3, [r0, #0]
    pHandle->_Super.pFctSetADCSampPointSectX = &R1_SetADCSampPointPolarization;
 8003766:	4b1a      	ldr	r3, [pc, #104]	; (80037d0 <R1_CurrentReadingCalibration+0x9c>)
 8003768:	6143      	str	r3, [r0, #20]
    R1_SwitchOnPWM(&pHandle->_Super);
 800376a:	f7ff fe1b 	bl	80033a4 <R1_SwitchOnPWM>
            pHandle->pParams_str->RepetitionCounter,
 800376e:	6833      	ldr	r3, [r6, #0]
    waitForPolarizationEnd(TIMx,
 8003770:	3e76      	subs	r6, #118	; 0x76
            pHandle->pParams_str->RepetitionCounter,
 8003772:	3305      	adds	r3, #5
    waitForPolarizationEnd(TIMx,
 8003774:	7fda      	ldrb	r2, [r3, #31]
 8003776:	0031      	movs	r1, r6
 8003778:	9b01      	ldr	r3, [sp, #4]
 800377a:	0028      	movs	r0, r5
 800377c:	f7fe ffa0 	bl	80026c0 <waitForPolarizationEnd>
    R1_SwitchOffPWM(&pHandle->_Super);
 8003780:	0020      	movs	r0, r4
 8003782:	f7ff ff23 	bl	80035cc <R1_SwitchOffPWM>
    pHandle->PhaseOffset >>= 4u;
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	091b      	lsrs	r3, r3, #4
 800378a:	603b      	str	r3, [r7, #0]
    if (0U == pHandle->_Super.SWerror)
 800378c:	8833      	ldrh	r3, [r6, #0]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d102      	bne.n	8003798 <R1_CurrentReadingCalibration+0x64>
      pHandle->_Super.offsetCalibStatus = true;
 8003792:	9a00      	ldr	r2, [sp, #0]
 8003794:	3301      	adds	r3, #1
 8003796:	7013      	strb	r3, [r2, #0]
    pHandle->_Super.pFctGetPhaseCurrents = &R1_GetPhaseCurrents;
 8003798:	4b0e      	ldr	r3, [pc, #56]	; (80037d4 <R1_CurrentReadingCalibration+0xa0>)
 800379a:	6023      	str	r3, [r4, #0]
    pHandle->_Super.pFctSetADCSampPointSectX = &R1_CalcDutyCycles;
 800379c:	4b0e      	ldr	r3, [pc, #56]	; (80037d8 <R1_CurrentReadingCalibration+0xa4>)
 800379e:	6163      	str	r3, [r4, #20]
  LL_TIM_OC_SetCompareCH1 (TIMx, pHandle->Half_PWMPeriod >> 1u);
 80037a0:	0023      	movs	r3, r4
 80037a2:	33b8      	adds	r3, #184	; 0xb8
 80037a4:	881b      	ldrh	r3, [r3, #0]
  R1_1ShuntMotorVarsInit(&pHandle->_Super);
 80037a6:	0020      	movs	r0, r4
  LL_TIM_OC_SetCompareCH1 (TIMx, pHandle->Half_PWMPeriod >> 1u);
 80037a8:	085b      	lsrs	r3, r3, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 80037aa:	636b      	str	r3, [r5, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 80037ac:	63ab      	str	r3, [r5, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 80037ae:	63eb      	str	r3, [r5, #60]	; 0x3c
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_COM(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_COMG);
 80037b0:	2320      	movs	r3, #32
 80037b2:	696a      	ldr	r2, [r5, #20]
 80037b4:	4313      	orrs	r3, r2
 80037b6:	616b      	str	r3, [r5, #20]
  SET_BIT(TIMx->CCER, Channels);
 80037b8:	6a2a      	ldr	r2, [r5, #32]
 80037ba:	4b08      	ldr	r3, [pc, #32]	; (80037dc <R1_CurrentReadingCalibration+0xa8>)
 80037bc:	4313      	orrs	r3, r2
 80037be:	622b      	str	r3, [r5, #32]
  R1_1ShuntMotorVarsInit(&pHandle->_Super);
 80037c0:	f7ff f97c 	bl	8002abc <R1_1ShuntMotorVarsInit>
}
 80037c4:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80037c6:	46c0      	nop			; (mov r8, r8)
 80037c8:	fffffaaa 	.word	0xfffffaaa
 80037cc:	08002d85 	.word	0x08002d85
 80037d0:	08002dc9 	.word	0x08002dc9
 80037d4:	08002b31 	.word	0x08002b31
 80037d8:	08002e3d 	.word	0x08002e3d
 80037dc:	00000555 	.word	0x00000555

080037e0 <R1_TIM1_UP_IRQHandler>:
  * @param pHdl: handler of the current instance of the PWM component
  */
__weak void *R1_TIM1_UP_IRQHandler(PWMC_R1_Handle_t *pHandle)
{

  if (pHandle->TCDoneFlag ==true)
 80037e0:	0003      	movs	r3, r0
 80037e2:	33c9      	adds	r3, #201	; 0xc9
 80037e4:	781b      	ldrb	r3, [r3, #0]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d00f      	beq.n	800380a <R1_TIM1_UP_IRQHandler+0x2a>
  MODIFY_REG(ADCx->CR,
 80037ea:	4909      	ldr	r1, [pc, #36]	; (8003810 <R1_TIM1_UP_IRQHandler+0x30>)
 80037ec:	4b09      	ldr	r3, [pc, #36]	; (8003814 <R1_TIM1_UP_IRQHandler+0x34>)
 80037ee:	688a      	ldr	r2, [r1, #8]
 80037f0:	401a      	ands	r2, r3
 80037f2:	2304      	movs	r3, #4
 80037f4:	4313      	orrs	r3, r2
 80037f6:	608b      	str	r3, [r1, #8]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80037f8:	2170      	movs	r1, #112	; 0x70
 80037fa:	4a07      	ldr	r2, [pc, #28]	; (8003818 <R1_TIM1_UP_IRQHandler+0x38>)
 80037fc:	6853      	ldr	r3, [r2, #4]
 80037fe:	430b      	orrs	r3, r1
 8003800:	6053      	str	r3, [r2, #4]
  {
    LL_ADC_REG_StartConversion(ADC1);
    LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_OC4REF);
    pHandle->FOCDurationFlag = true;
 8003802:	0003      	movs	r3, r0
 8003804:	2201      	movs	r2, #1
 8003806:	33c8      	adds	r3, #200	; 0xc8
 8003808:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Nothing to do */
  }

  return (&(pHandle->_Super.Motor));
 800380a:	3078      	adds	r0, #120	; 0x78
}
 800380c:	4770      	bx	lr
 800380e:	46c0      	nop			; (mov r8, r8)
 8003810:	40012400 	.word	0x40012400
 8003814:	7fffffe8 	.word	0x7fffffe8
 8003818:	40012c00 	.word	0x40012c00

0800381c <R1_DMAx_TC_IRQHandler>:
  *         Required only for R1 with rep rate > 1
  * @param pHdl: handler of the current instance of the PWM component
  */
__weak void *R1_DMAx_TC_IRQHandler(PWMC_R1_Handle_t *pHandle)
{
  DMA_TypeDef *DMAx = pHandle->pParams_str->DMAx;
 800381c:	0003      	movs	r3, r0
 800381e:	33cc      	adds	r3, #204	; 0xcc
 8003820:	681a      	ldr	r2, [r3, #0]
{
 8003822:	b510      	push	{r4, lr}
  DMA_TypeDef *DMAx = pHandle->pParams_str->DMAx;
 8003824:	6894      	ldr	r4, [r2, #8]
  if (NULL == DMAx)
 8003826:	2c00      	cmp	r4, #0
 8003828:	d005      	beq.n	8003836 <R1_DMAx_TC_IRQHandler+0x1a>
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CHTIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 800382a:	2104      	movs	r1, #4
 800382c:	68d3      	ldr	r3, [r2, #12]
 800382e:	3b01      	subs	r3, #1
 8003830:	009b      	lsls	r3, r3, #2
 8003832:	4099      	lsls	r1, r3
 8003834:	6061      	str	r1, [r4, #4]

  LL_DMA_ClearFlag_HT(DMAx, pHandle->pParams_str->DMAChannelX);
  pHandle->TCCnt++;
 8003836:	0001      	movs	r1, r0
 8003838:	31c6      	adds	r1, #198	; 0xc6
 800383a:	780b      	ldrb	r3, [r1, #0]
  if (pHandle->TCCnt == (pHandle->pParams_str->RepetitionCounter + 1)>>1)
 800383c:	3205      	adds	r2, #5
  pHandle->TCCnt++;
 800383e:	3301      	adds	r3, #1
 8003840:	b2db      	uxtb	r3, r3
 8003842:	700b      	strb	r3, [r1, #0]
  if (pHandle->TCCnt == (pHandle->pParams_str->RepetitionCounter + 1)>>1)
 8003844:	7fd2      	ldrb	r2, [r2, #31]
 8003846:	3201      	adds	r2, #1
 8003848:	1052      	asrs	r2, r2, #1
 800384a:	4293      	cmp	r3, r2
 800384c:	d110      	bne.n	8003870 <R1_DMAx_TC_IRQHandler+0x54>
  {
    /* First half PWM period CCR value transfered by DMA */
    pHandle->DmaBuffCCR[0] = pHandle->DmaBuffCCR_latch[0];
 800384e:	0003      	movs	r3, r0
 8003850:	3394      	adds	r3, #148	; 0x94
 8003852:	681a      	ldr	r2, [r3, #0]
 8003854:	3b0c      	subs	r3, #12
 8003856:	601a      	str	r2, [r3, #0]
    pHandle->DmaBuffCCR[1] = pHandle->DmaBuffCCR_latch[1];
    pHandle->DmaBuffCCR[2] = pHandle->DmaBuffCCR_latch[2];
 8003858:	691a      	ldr	r2, [r3, #16]
 800385a:	3304      	adds	r3, #4
 800385c:	601a      	str	r2, [r3, #0]
    /* Second half PWM period CCR value transfered by DMA */
    pHandle->DmaBuffCCR[3]= pHandle->DmaBuffCCR_latch[3];
    pHandle->DmaBuffCCR[4]= pHandle->DmaBuffCCR_latch[4];
 800385e:	691a      	ldr	r2, [r3, #16]
 8003860:	3304      	adds	r3, #4
 8003862:	601a      	str	r2, [r3, #0]
    pHandle->DmaBuffCCR[5]= pHandle->DmaBuffCCR_latch[5];

    pHandle->TCCnt = 0;
 8003864:	2300      	movs	r3, #0
 8003866:	700b      	strb	r3, [r1, #0]
    pHandle->TCDoneFlag =true;
 8003868:	0003      	movs	r3, r0
 800386a:	2201      	movs	r2, #1
 800386c:	33c9      	adds	r3, #201	; 0xc9
 800386e:	701a      	strb	r2, [r3, #0]
  }
  else
  {
  }

  return (&(pHandle->_Super.Motor));
 8003870:	3078      	adds	r0, #120	; 0x78
}
 8003872:	bd10      	pop	{r4, pc}

08003874 <RI_MovString>:
    }
    return (retVal);
  }

uint8_t RI_MovString(const char_t *srcString, char_t *destString, uint16_t *size, int16_t maxSize)
{
 8003874:	b530      	push	{r4, r5, lr}
 8003876:	0005      	movs	r5, r0
  uint8_t retVal = MCP_CMD_OK;
  const char_t *tempsrcString = srcString;
  char_t *tempdestString = destString;
  *size= 1U ; /* /0 is the min String size */

  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003878:	2401      	movs	r4, #1
 800387a:	b29b      	uxth	r3, r3
 800387c:	2000      	movs	r0, #0
  *size= 1U ; /* /0 is the min String size */
 800387e:	8014      	strh	r4, [r2, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003880:	5628      	ldrsb	r0, [r5, r0]
 8003882:	2800      	cmp	r0, #0
 8003884:	d00a      	beq.n	800389c <RI_MovString+0x28>
 8003886:	42a3      	cmp	r3, r4
 8003888:	d801      	bhi.n	800388e <RI_MovString+0x1a>
    *size = *size + 1U;
  }

  if (*tempsrcString != (char_t)0)
  { /* Last string char must be 0 */
    retVal = MCP_ERROR_STRING_FORMAT;
 800388a:	2006      	movs	r0, #6
  else
  {
    *tempdestString = (int8_t)0;
  }
  return (retVal);
}
 800388c:	bd30      	pop	{r4, r5, pc}
    *tempdestString = *tempsrcString;
 800388e:	7008      	strb	r0, [r1, #0]
    *size = *size + 1U;
 8003890:	8814      	ldrh	r4, [r2, #0]
    tempdestString++;
 8003892:	3101      	adds	r1, #1
    *size = *size + 1U;
 8003894:	3401      	adds	r4, #1
    tempsrcString++;
 8003896:	3501      	adds	r5, #1
    *size = *size + 1U;
 8003898:	b2a4      	uxth	r4, r4
 800389a:	e7ef      	b.n	800387c <RI_MovString+0x8>
    *tempdestString = (int8_t)0;
 800389c:	7008      	strb	r0, [r1, #0]
  return (retVal);
 800389e:	e7f5      	b.n	800388c <RI_MovString+0x18>

080038a0 <RI_SetRegisterGlobal>:
{
 80038a0:	b570      	push	{r4, r5, r6, lr}
 80038a2:	0004      	movs	r4, r0
 80038a4:	0010      	movs	r0, r2
 80038a6:	001a      	movs	r2, r3
 80038a8:	ab04      	add	r3, sp, #16
 80038aa:	2500      	movs	r5, #0
 80038ac:	5f5b      	ldrsh	r3, [r3, r5]
  switch(typeID)
 80038ae:	2918      	cmp	r1, #24
 80038b0:	d037      	beq.n	8003922 <RI_SetRegisterGlobal+0x82>
 80038b2:	d807      	bhi.n	80038c4 <RI_SetRegisterGlobal+0x24>
 80038b4:	2908      	cmp	r1, #8
 80038b6:	d014      	beq.n	80038e2 <RI_SetRegisterGlobal+0x42>
 80038b8:	2910      	cmp	r1, #16
 80038ba:	d01a      	beq.n	80038f2 <RI_SetRegisterGlobal+0x52>
      *size =0; /* From this point we are not able anymore to decode the RX buffer */
 80038bc:	2300      	movs	r3, #0
      retVal = MCP_ERROR_BAD_DATA_TYPE;
 80038be:	2007      	movs	r0, #7
      *size =0; /* From this point we are not able anymore to decode the RX buffer */
 80038c0:	8013      	strh	r3, [r2, #0]
      break;
 80038c2:	e015      	b.n	80038f0 <RI_SetRegisterGlobal+0x50>
  switch(typeID)
 80038c4:	2920      	cmp	r1, #32
 80038c6:	d033      	beq.n	8003930 <RI_SetRegisterGlobal+0x90>
 80038c8:	2928      	cmp	r1, #40	; 0x28
 80038ca:	d1f7      	bne.n	80038bc <RI_SetRegisterGlobal+0x1c>
      *size = rawSize + 2U;
 80038cc:	8801      	ldrh	r1, [r0, #0]
      if (*size > (uint16_t)dataAvailable)
 80038ce:	b29b      	uxth	r3, r3
      *size = rawSize + 2U;
 80038d0:	3102      	adds	r1, #2
 80038d2:	b289      	uxth	r1, r1
 80038d4:	8011      	strh	r1, [r2, #0]
      if (*size > (uint16_t)dataAvailable)
 80038d6:	4299      	cmp	r1, r3
 80038d8:	d92f      	bls.n	800393a <RI_SetRegisterGlobal+0x9a>
        *size = 0;
 80038da:	2300      	movs	r3, #0
        retVal = MCP_ERROR_BAD_RAW_FORMAT; /* This error stop the parsing of the CMD buffer */
 80038dc:	200a      	movs	r0, #10
        *size = 0;
 80038de:	8013      	strh	r3, [r2, #0]
        retVal = MCP_ERROR_BAD_RAW_FORMAT; /* This error stop the parsing of the CMD buffer */
 80038e0:	e006      	b.n	80038f0 <RI_SetRegisterGlobal+0x50>
          retVal = MCP_ERROR_UNKNOWN_REG;
 80038e2:	0020      	movs	r0, r4
 80038e4:	3848      	subs	r0, #72	; 0x48
 80038e6:	1e43      	subs	r3, r0, #1
 80038e8:	4198      	sbcs	r0, r3
      *size = 1;
 80038ea:	2301      	movs	r3, #1
          retVal = MCP_ERROR_UNKNOWN_REG;
 80038ec:	3004      	adds	r0, #4
      *size = 2;
 80038ee:	8013      	strh	r3, [r2, #0]
}
 80038f0:	bd70      	pop	{r4, r5, r6, pc}
      switch (regID)
 80038f2:	23e5      	movs	r3, #229	; 0xe5
  uint8_t retVal = MCP_CMD_OK;
 80038f4:	2000      	movs	r0, #0
 80038f6:	011b      	lsls	r3, r3, #4
 80038f8:	429c      	cmp	r4, r3
 80038fa:	d008      	beq.n	800390e <RI_SetRegisterGlobal+0x6e>
 80038fc:	d809      	bhi.n	8003912 <RI_SetRegisterGlobal+0x72>
 80038fe:	2340      	movs	r3, #64	; 0x40
 8003900:	0020      	movs	r0, r4
 8003902:	4398      	bics	r0, r3
 8003904:	4b15      	ldr	r3, [pc, #84]	; (800395c <RI_SetRegisterGlobal+0xbc>)
 8003906:	18c0      	adds	r0, r0, r3
 8003908:	1e43      	subs	r3, r0, #1
 800390a:	4198      	sbcs	r0, r3
 800390c:	3004      	adds	r0, #4
      *size = 2;
 800390e:	2302      	movs	r3, #2
 8003910:	e7ed      	b.n	80038ee <RI_SetRegisterGlobal+0x4e>
 8003912:	23e9      	movs	r3, #233	; 0xe9
  uint8_t retVal = MCP_CMD_OK;
 8003914:	2000      	movs	r0, #0
 8003916:	011b      	lsls	r3, r3, #4
 8003918:	429c      	cmp	r4, r3
 800391a:	d0f8      	beq.n	800390e <RI_SetRegisterGlobal+0x6e>
 800391c:	4b10      	ldr	r3, [pc, #64]	; (8003960 <RI_SetRegisterGlobal+0xc0>)
 800391e:	18e0      	adds	r0, r4, r3
 8003920:	e7f2      	b.n	8003908 <RI_SetRegisterGlobal+0x68>
          retVal = MCP_ERROR_UNKNOWN_REG;
 8003922:	0020      	movs	r0, r4
 8003924:	3818      	subs	r0, #24
 8003926:	1e43      	subs	r3, r0, #1
 8003928:	4198      	sbcs	r0, r3
      *size = 4;
 800392a:	2304      	movs	r3, #4
          retVal = MCP_ERROR_UNKNOWN_REG;
 800392c:	3004      	adds	r0, #4
      *size = 4;
 800392e:	e7de      	b.n	80038ee <RI_SetRegisterGlobal+0x4e>
      (void)RI_MovString(charData, dummy, size, dataAvailable);
 8003930:	0001      	movs	r1, r0
 8003932:	f7ff ff9f 	bl	8003874 <RI_MovString>
      retVal = MCP_ERROR_RO_REG;
 8003936:	2004      	movs	r0, #4
      break;
 8003938:	e7da      	b.n	80038f0 <RI_SetRegisterGlobal+0x50>
            retVal = MCP_ERROR_RO_REG;
 800393a:	2004      	movs	r0, #4
 800393c:	2ca8      	cmp	r4, #168	; 0xa8
 800393e:	d0d7      	beq.n	80038f0 <RI_SetRegisterGlobal+0x50>
 8003940:	d807      	bhi.n	8003952 <RI_SetRegisterGlobal+0xb2>
 8003942:	2340      	movs	r3, #64	; 0x40
 8003944:	439c      	bics	r4, r3
 8003946:	0020      	movs	r0, r4
 8003948:	3828      	subs	r0, #40	; 0x28
 800394a:	1e43      	subs	r3, r0, #1
 800394c:	4198      	sbcs	r0, r3
 800394e:	3004      	adds	r0, #4
 8003950:	e7ce      	b.n	80038f0 <RI_SetRegisterGlobal+0x50>
 8003952:	3ce8      	subs	r4, #232	; 0xe8
 8003954:	1e63      	subs	r3, r4, #1
 8003956:	419c      	sbcs	r4, r3
 8003958:	1d20      	adds	r0, r4, #4
 800395a:	e7c9      	b.n	80038f0 <RI_SetRegisterGlobal+0x50>
 800395c:	fffffa70 	.word	0xfffffa70
 8003960:	ffffe4a8 	.word	0xffffe4a8

08003964 <RI_SetRegisterMotor1>:
{
 8003964:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003966:	001e      	movs	r6, r3
 8003968:	ab08      	add	r3, sp, #32
 800396a:	0007      	movs	r7, r0
 800396c:	0010      	movs	r0, r2
 800396e:	2200      	movs	r2, #0
 8003970:	5e9b      	ldrsh	r3, [r3, r2]
  switch(typeID)
 8003972:	2918      	cmp	r1, #24
 8003974:	d100      	bne.n	8003978 <RI_SetRegisterMotor1+0x14>
 8003976:	e13e      	b.n	8003bf6 <RI_SetRegisterMotor1+0x292>
 8003978:	d807      	bhi.n	800398a <RI_SetRegisterMotor1+0x26>
 800397a:	2908      	cmp	r1, #8
 800397c:	d016      	beq.n	80039ac <RI_SetRegisterMotor1+0x48>
 800397e:	2910      	cmp	r1, #16
 8003980:	d03d      	beq.n	80039fe <RI_SetRegisterMotor1+0x9a>
      *size =0; /* From this point we are not able anymore to decode the RX buffer */
 8003982:	2300      	movs	r3, #0
      retVal = MCP_ERROR_BAD_DATA_TYPE;
 8003984:	2407      	movs	r4, #7
      *size =0; /* From this point we are not able anymore to decode the RX buffer */
 8003986:	8033      	strh	r3, [r6, #0]
      break;
 8003988:	e025      	b.n	80039d6 <RI_SetRegisterMotor1+0x72>
  switch(typeID)
 800398a:	2920      	cmp	r1, #32
 800398c:	d100      	bne.n	8003990 <RI_SetRegisterMotor1+0x2c>
 800398e:	e14a      	b.n	8003c26 <RI_SetRegisterMotor1+0x2c2>
 8003990:	2928      	cmp	r1, #40	; 0x28
 8003992:	d1f6      	bne.n	8003982 <RI_SetRegisterMotor1+0x1e>
      *size = rawSize + 2U;
 8003994:	8802      	ldrh	r2, [r0, #0]
      if (*size > (uint16_t)dataAvailable)
 8003996:	b29b      	uxth	r3, r3
      *size = rawSize + 2U;
 8003998:	3202      	adds	r2, #2
 800399a:	b292      	uxth	r2, r2
 800399c:	8032      	strh	r2, [r6, #0]
      if (*size > (uint16_t)dataAvailable)
 800399e:	429a      	cmp	r2, r3
 80039a0:	d800      	bhi.n	80039a4 <RI_SetRegisterMotor1+0x40>
 80039a2:	e146      	b.n	8003c32 <RI_SetRegisterMotor1+0x2ce>
        *size = 0;
 80039a4:	2300      	movs	r3, #0
        retVal = MCP_ERROR_BAD_RAW_FORMAT; /* This error stop the parsing of the CMD buffer */
 80039a6:	240a      	movs	r4, #10
        *size = 0;
 80039a8:	8033      	strh	r3, [r6, #0]
        retVal = MCP_ERROR_BAD_RAW_FORMAT; /* This error stop the parsing of the CMD buffer */
 80039aa:	e014      	b.n	80039d6 <RI_SetRegisterMotor1+0x72>
            retVal = MCP_ERROR_RO_REG;
 80039ac:	2404      	movs	r4, #4
 80039ae:	2f48      	cmp	r7, #72	; 0x48
 80039b0:	d00f      	beq.n	80039d2 <RI_SetRegisterMotor1+0x6e>
 80039b2:	3401      	adds	r4, #1
 80039b4:	2f88      	cmp	r7, #136	; 0x88
 80039b6:	d10c      	bne.n	80039d2 <RI_SetRegisterMotor1+0x6e>
          uint8_t regdata8 = *data;
 80039b8:	7803      	ldrb	r3, [r0, #0]
          if ((uint8_t)MCM_TORQUE_MODE == regdata8)
 80039ba:	2b04      	cmp	r3, #4
 80039bc:	d10d      	bne.n	80039da <RI_SetRegisterMotor1+0x76>
            MCI_ExecTorqueRamp(pMCIN, MCI_GetTeref(pMCIN), 0);
 80039be:	4ca8      	ldr	r4, [pc, #672]	; (8003c60 <RI_SetRegisterMotor1+0x2fc>)
 80039c0:	0020      	movs	r0, r4
 80039c2:	f7fe f893 	bl	8001aec <MCI_GetTeref>
 80039c6:	2200      	movs	r2, #0
 80039c8:	0001      	movs	r1, r0
 80039ca:	0020      	movs	r0, r4
 80039cc:	f7fd ff26 	bl	800181c <MCI_ExecTorqueRamp>
  uint8_t retVal = MCP_CMD_OK;
 80039d0:	2400      	movs	r4, #0
      *size = 1;
 80039d2:	2301      	movs	r3, #1
      *size = 2;
 80039d4:	8033      	strh	r3, [r6, #0]
}
 80039d6:	0020      	movs	r0, r4
 80039d8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
          if ((uint8_t)MCM_SPEED_MODE == regdata8)
 80039da:	2b03      	cmp	r3, #3
 80039dc:	d005      	beq.n	80039ea <RI_SetRegisterMotor1+0x86>
          if ((uint8_t)regdata8 == MCM_OPEN_LOOP_CURRENT_MODE)
 80039de:	2b02      	cmp	r3, #2
 80039e0:	d107      	bne.n	80039f2 <RI_SetRegisterMotor1+0x8e>
            MCI_SetOpenLoopCurrentMode(pMCIN);
 80039e2:	489f      	ldr	r0, [pc, #636]	; (8003c60 <RI_SetRegisterMotor1+0x2fc>)
 80039e4:	f7fd ff32 	bl	800184c <MCI_SetOpenLoopCurrentMode>
          if ((uint8_t)regdata8 == MCM_OPEN_LOOP_VOLTAGE_MODE)
 80039e8:	e7f2      	b.n	80039d0 <RI_SetRegisterMotor1+0x6c>
            MCI_SetSpeedMode(pMCIN);
 80039ea:	489d      	ldr	r0, [pc, #628]	; (8003c60 <RI_SetRegisterMotor1+0x2fc>)
 80039ec:	f7fd ff20 	bl	8001830 <MCI_SetSpeedMode>
          if ((uint8_t)regdata8 == MCM_OPEN_LOOP_VOLTAGE_MODE)
 80039f0:	e7ee      	b.n	80039d0 <RI_SetRegisterMotor1+0x6c>
 80039f2:	2b01      	cmp	r3, #1
 80039f4:	d1ec      	bne.n	80039d0 <RI_SetRegisterMotor1+0x6c>
            MCI_SetOpenLoopVoltageMode(pMCIN);
 80039f6:	489a      	ldr	r0, [pc, #616]	; (8003c60 <RI_SetRegisterMotor1+0x2fc>)
 80039f8:	f7fd ff36 	bl	8001868 <MCI_SetOpenLoopVoltageMode>
 80039fc:	e7e8      	b.n	80039d0 <RI_SetRegisterMotor1+0x6c>
      uint16_t regdata16 = *(uint16_t *)data; //cstat !MISRAC2012-Rule-11.3
 80039fe:	2399      	movs	r3, #153	; 0x99
 8003a00:	8805      	ldrh	r5, [r0, #0]
      switch (regID)
 8003a02:	011b      	lsls	r3, r3, #4
 8003a04:	429f      	cmp	r7, r3
 8003a06:	d100      	bne.n	8003a0a <RI_SetRegisterMotor1+0xa6>
 8003a08:	e0d8      	b.n	8003bbc <RI_SetRegisterMotor1+0x258>
 8003a0a:	d865      	bhi.n	8003ad8 <RI_SetRegisterMotor1+0x174>
 8003a0c:	23a4      	movs	r3, #164	; 0xa4
 8003a0e:	009b      	lsls	r3, r3, #2
 8003a10:	429f      	cmp	r7, r3
 8003a12:	d100      	bne.n	8003a16 <RI_SetRegisterMotor1+0xb2>
 8003a14:	e0c9      	b.n	8003baa <RI_SetRegisterMotor1+0x246>
 8003a16:	d81c      	bhi.n	8003a52 <RI_SetRegisterMotor1+0xee>
 8003a18:	3b01      	subs	r3, #1
 8003a1a:	3bff      	subs	r3, #255	; 0xff
 8003a1c:	429f      	cmp	r7, r3
 8003a1e:	d100      	bne.n	8003a22 <RI_SetRegisterMotor1+0xbe>
 8003a20:	e0bd      	b.n	8003b9e <RI_SetRegisterMotor1+0x23a>
 8003a22:	d80b      	bhi.n	8003a3c <RI_SetRegisterMotor1+0xd8>
 8003a24:	2fd0      	cmp	r7, #208	; 0xd0
 8003a26:	d100      	bne.n	8003a2a <RI_SetRegisterMotor1+0xc6>
 8003a28:	e0af      	b.n	8003b8a <RI_SetRegisterMotor1+0x226>
 8003a2a:	3b80      	subs	r3, #128	; 0x80
 8003a2c:	429f      	cmp	r7, r3
 8003a2e:	d100      	bne.n	8003a32 <RI_SetRegisterMotor1+0xce>
 8003a30:	e0b0      	b.n	8003b94 <RI_SetRegisterMotor1+0x230>
 8003a32:	2f90      	cmp	r7, #144	; 0x90
 8003a34:	d100      	bne.n	8003a38 <RI_SetRegisterMotor1+0xd4>
 8003a36:	e0a3      	b.n	8003b80 <RI_SetRegisterMotor1+0x21c>
          retVal = MCP_ERROR_UNKNOWN_REG;
 8003a38:	2405      	movs	r4, #5
 8003a3a:	e024      	b.n	8003a86 <RI_SetRegisterMotor1+0x122>
 8003a3c:	23e8      	movs	r3, #232	; 0xe8
 8003a3e:	005b      	lsls	r3, r3, #1
 8003a40:	429f      	cmp	r7, r3
 8003a42:	d100      	bne.n	8003a46 <RI_SetRegisterMotor1+0xe2>
 8003a44:	e0ae      	b.n	8003ba4 <RI_SetRegisterMotor1+0x240>
 8003a46:	3340      	adds	r3, #64	; 0x40
 8003a48:	429f      	cmp	r7, r3
 8003a4a:	d1f5      	bne.n	8003a38 <RI_SetRegisterMotor1+0xd4>
          PID_SetKD(&PIDIqHandle_M1, (int16_t)regdata16);
 8003a4c:	4885      	ldr	r0, [pc, #532]	; (8003c64 <RI_SetRegisterMotor1+0x300>)
 8003a4e:	b229      	sxth	r1, r5
 8003a50:	e0a2      	b.n	8003b98 <RI_SetRegisterMotor1+0x234>
 8003a52:	23f2      	movs	r3, #242	; 0xf2
 8003a54:	2404      	movs	r4, #4
 8003a56:	00db      	lsls	r3, r3, #3
 8003a58:	429f      	cmp	r7, r3
 8003a5a:	d014      	beq.n	8003a86 <RI_SetRegisterMotor1+0x122>
 8003a5c:	d815      	bhi.n	8003a8a <RI_SetRegisterMotor1+0x126>
 8003a5e:	23c4      	movs	r3, #196	; 0xc4
 8003a60:	009b      	lsls	r3, r3, #2
 8003a62:	429f      	cmp	r7, r3
 8003a64:	d100      	bne.n	8003a68 <RI_SetRegisterMotor1+0x104>
 8003a66:	e0a6      	b.n	8003bb6 <RI_SetRegisterMotor1+0x252>
 8003a68:	d805      	bhi.n	8003a76 <RI_SetRegisterMotor1+0x112>
 8003a6a:	3b40      	subs	r3, #64	; 0x40
 8003a6c:	429f      	cmp	r7, r3
 8003a6e:	d100      	bne.n	8003a72 <RI_SetRegisterMotor1+0x10e>
 8003a70:	e09e      	b.n	8003bb0 <RI_SetRegisterMotor1+0x24c>
          retVal = MCP_ERROR_UNKNOWN_REG;
 8003a72:	3401      	adds	r4, #1
 8003a74:	e007      	b.n	8003a86 <RI_SetRegisterMotor1+0x122>
 8003a76:	2340      	movs	r3, #64	; 0x40
 8003a78:	003c      	movs	r4, r7
 8003a7a:	439c      	bics	r4, r3
 8003a7c:	4b7a      	ldr	r3, [pc, #488]	; (8003c68 <RI_SetRegisterMotor1+0x304>)
 8003a7e:	18e4      	adds	r4, r4, r3
 8003a80:	1e63      	subs	r3, r4, #1
 8003a82:	419c      	sbcs	r4, r3
 8003a84:	3404      	adds	r4, #4
      *size = 2;
 8003a86:	2302      	movs	r3, #2
 8003a88:	e7a4      	b.n	80039d4 <RI_SetRegisterMotor1+0x70>
 8003a8a:	238d      	movs	r3, #141	; 0x8d
 8003a8c:	2404      	movs	r4, #4
 8003a8e:	011b      	lsls	r3, r3, #4
 8003a90:	429f      	cmp	r7, r3
 8003a92:	d0f8      	beq.n	8003a86 <RI_SetRegisterMotor1+0x122>
 8003a94:	d80c      	bhi.n	8003ab0 <RI_SetRegisterMotor1+0x14c>
 8003a96:	3b80      	subs	r3, #128	; 0x80
 8003a98:	429f      	cmp	r7, r3
 8003a9a:	d0f4      	beq.n	8003a86 <RI_SetRegisterMotor1+0x122>
 8003a9c:	d805      	bhi.n	8003aaa <RI_SetRegisterMotor1+0x146>
 8003a9e:	4b73      	ldr	r3, [pc, #460]	; (8003c6c <RI_SetRegisterMotor1+0x308>)
 8003aa0:	18fc      	adds	r4, r7, r3
 8003aa2:	2340      	movs	r3, #64	; 0x40
 8003aa4:	439c      	bics	r4, r3
 8003aa6:	b2a4      	uxth	r4, r4
 8003aa8:	e7ea      	b.n	8003a80 <RI_SetRegisterMotor1+0x11c>
 8003aaa:	4b71      	ldr	r3, [pc, #452]	; (8003c70 <RI_SetRegisterMotor1+0x30c>)
 8003aac:	18fc      	adds	r4, r7, r3
 8003aae:	e7e7      	b.n	8003a80 <RI_SetRegisterMotor1+0x11c>
 8003ab0:	2391      	movs	r3, #145	; 0x91
 8003ab2:	2404      	movs	r4, #4
 8003ab4:	011b      	lsls	r3, r3, #4
 8003ab6:	429f      	cmp	r7, r3
 8003ab8:	d0e5      	beq.n	8003a86 <RI_SetRegisterMotor1+0x122>
 8003aba:	3340      	adds	r3, #64	; 0x40
 8003abc:	429f      	cmp	r7, r3
 8003abe:	d1d8      	bne.n	8003a72 <RI_SetRegisterMotor1+0x10e>
          currComp = MCI_GetIqdref(pMCIN);
 8003ac0:	4c67      	ldr	r4, [pc, #412]	; (8003c60 <RI_SetRegisterMotor1+0x2fc>)
 8003ac2:	0020      	movs	r0, r4
 8003ac4:	f7fd ffe8 	bl	8001a98 <MCI_GetIqdref>
          currComp.q = (int16_t)regdata16;
 8003ac8:	ab01      	add	r3, sp, #4
          currComp = MCI_GetIqdref(pMCIN);
 8003aca:	9001      	str	r0, [sp, #4]
          currComp.q = (int16_t)regdata16;
 8003acc:	801d      	strh	r5, [r3, #0]
          MCI_SetCurrentReferences(pMCIN,currComp);
 8003ace:	0020      	movs	r0, r4
 8003ad0:	9901      	ldr	r1, [sp, #4]
 8003ad2:	f7fd ff85 	bl	80019e0 <MCI_SetCurrentReferences>
          break;
 8003ad6:	e025      	b.n	8003b24 <RI_SetRegisterMotor1+0x1c0>
 8003ad8:	4b66      	ldr	r3, [pc, #408]	; (8003c74 <RI_SetRegisterMotor1+0x310>)
 8003ada:	429f      	cmp	r7, r3
 8003adc:	d100      	bne.n	8003ae0 <RI_SetRegisterMotor1+0x17c>
 8003ade:	e07c      	b.n	8003bda <RI_SetRegisterMotor1+0x276>
 8003ae0:	d82e      	bhi.n	8003b40 <RI_SetRegisterMotor1+0x1dc>
 8003ae2:	4b65      	ldr	r3, [pc, #404]	; (8003c78 <RI_SetRegisterMotor1+0x314>)
 8003ae4:	429f      	cmp	r7, r3
 8003ae6:	d071      	beq.n	8003bcc <RI_SetRegisterMotor1+0x268>
 8003ae8:	d81e      	bhi.n	8003b28 <RI_SetRegisterMotor1+0x1c4>
 8003aea:	23e5      	movs	r3, #229	; 0xe5
  uint8_t retVal = MCP_CMD_OK;
 8003aec:	2400      	movs	r4, #0
 8003aee:	011b      	lsls	r3, r3, #4
 8003af0:	429f      	cmp	r7, r3
 8003af2:	d0c8      	beq.n	8003a86 <RI_SetRegisterMotor1+0x122>
 8003af4:	d809      	bhi.n	8003b0a <RI_SetRegisterMotor1+0x1a6>
 8003af6:	23a5      	movs	r3, #165	; 0xa5
 8003af8:	3404      	adds	r4, #4
 8003afa:	011b      	lsls	r3, r3, #4
 8003afc:	429f      	cmp	r7, r3
 8003afe:	d0c2      	beq.n	8003a86 <RI_SetRegisterMotor1+0x122>
 8003b00:	d801      	bhi.n	8003b06 <RI_SetRegisterMotor1+0x1a2>
 8003b02:	4b5e      	ldr	r3, [pc, #376]	; (8003c7c <RI_SetRegisterMotor1+0x318>)
 8003b04:	e7cc      	b.n	8003aa0 <RI_SetRegisterMotor1+0x13c>
 8003b06:	4b5e      	ldr	r3, [pc, #376]	; (8003c80 <RI_SetRegisterMotor1+0x31c>)
 8003b08:	e7d0      	b.n	8003aac <RI_SetRegisterMotor1+0x148>
 8003b0a:	2240      	movs	r2, #64	; 0x40
 8003b0c:	4b5d      	ldr	r3, [pc, #372]	; (8003c84 <RI_SetRegisterMotor1+0x320>)
 8003b0e:	2404      	movs	r4, #4
 8003b10:	18fb      	adds	r3, r7, r3
 8003b12:	4393      	bics	r3, r2
 8003b14:	b29b      	uxth	r3, r3
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d0b5      	beq.n	8003a86 <RI_SetRegisterMotor1+0x122>
 8003b1a:	23e9      	movs	r3, #233	; 0xe9
          retVal = MCP_ERROR_UNKNOWN_REG;
 8003b1c:	3401      	adds	r4, #1
 8003b1e:	011b      	lsls	r3, r3, #4
 8003b20:	429f      	cmp	r7, r3
 8003b22:	d1b0      	bne.n	8003a86 <RI_SetRegisterMotor1+0x122>
  uint8_t retVal = MCP_CMD_OK;
 8003b24:	2400      	movs	r4, #0
#ifdef NULL_PTR_CHECK_OPEN_LOOP
  }
#endif
}
 8003b26:	e7ae      	b.n	8003a86 <RI_SetRegisterMotor1+0x122>
 8003b28:	4b57      	ldr	r3, [pc, #348]	; (8003c88 <RI_SetRegisterMotor1+0x324>)
 8003b2a:	429f      	cmp	r7, r3
 8003b2c:	d053      	beq.n	8003bd6 <RI_SetRegisterMotor1+0x272>
 8003b2e:	4b57      	ldr	r3, [pc, #348]	; (8003c8c <RI_SetRegisterMotor1+0x328>)
          PID_SetKDDivisorPOW2(&PIDSpeedHandle_M1, regdata16);
 8003b30:	4857      	ldr	r0, [pc, #348]	; (8003c90 <RI_SetRegisterMotor1+0x32c>)
 8003b32:	429f      	cmp	r7, r3
 8003b34:	d000      	beq.n	8003b38 <RI_SetRegisterMotor1+0x1d4>
 8003b36:	e77f      	b.n	8003a38 <RI_SetRegisterMotor1+0xd4>
          PID_SetKDDivisorPOW2(&PIDIqHandle_M1, regdata16);
 8003b38:	0029      	movs	r1, r5
 8003b3a:	f002 fbde 	bl	80062fa <PID_SetKDDivisorPOW2>
          break;
 8003b3e:	e7f1      	b.n	8003b24 <RI_SetRegisterMotor1+0x1c0>
 8003b40:	4b54      	ldr	r3, [pc, #336]	; (8003c94 <RI_SetRegisterMotor1+0x330>)
 8003b42:	429f      	cmp	r7, r3
 8003b44:	d04d      	beq.n	8003be2 <RI_SetRegisterMotor1+0x27e>
 8003b46:	d80f      	bhi.n	8003b68 <RI_SetRegisterMotor1+0x204>
 8003b48:	4b53      	ldr	r3, [pc, #332]	; (8003c98 <RI_SetRegisterMotor1+0x334>)
 8003b4a:	429f      	cmp	r7, r3
 8003b4c:	d047      	beq.n	8003bde <RI_SetRegisterMotor1+0x27a>
 8003b4e:	4b53      	ldr	r3, [pc, #332]	; (8003c9c <RI_SetRegisterMotor1+0x338>)
          PID_SetKPDivisorPOW2(&PIDIqHandle_M1, regdata16);
 8003b50:	4844      	ldr	r0, [pc, #272]	; (8003c64 <RI_SetRegisterMotor1+0x300>)
 8003b52:	429f      	cmp	r7, r3
 8003b54:	d03b      	beq.n	8003bce <RI_SetRegisterMotor1+0x26a>
 8003b56:	4b52      	ldr	r3, [pc, #328]	; (8003ca0 <RI_SetRegisterMotor1+0x33c>)
          PID_SetKIDivisorPOW2(&PIDIdHandle_M1, regdata16);
 8003b58:	4852      	ldr	r0, [pc, #328]	; (8003ca4 <RI_SetRegisterMotor1+0x340>)
 8003b5a:	429f      	cmp	r7, r3
 8003b5c:	d000      	beq.n	8003b60 <RI_SetRegisterMotor1+0x1fc>
 8003b5e:	e76b      	b.n	8003a38 <RI_SetRegisterMotor1+0xd4>
          PID_SetKIDivisorPOW2(&PIDIqHandle_M1, regdata16);
 8003b60:	0029      	movs	r1, r5
 8003b62:	f002 fbad 	bl	80062c0 <PID_SetKIDivisorPOW2>
          break;
 8003b66:	e7dd      	b.n	8003b24 <RI_SetRegisterMotor1+0x1c0>
 8003b68:	4b4f      	ldr	r3, [pc, #316]	; (8003ca8 <RI_SetRegisterMotor1+0x344>)
 8003b6a:	429f      	cmp	r7, r3
 8003b6c:	d03b      	beq.n	8003be6 <RI_SetRegisterMotor1+0x282>
 8003b6e:	4b4f      	ldr	r3, [pc, #316]	; (8003cac <RI_SetRegisterMotor1+0x348>)
 8003b70:	2404      	movs	r4, #4
 8003b72:	429f      	cmp	r7, r3
 8003b74:	d087      	beq.n	8003a86 <RI_SetRegisterMotor1+0x122>
 8003b76:	4b4e      	ldr	r3, [pc, #312]	; (8003cb0 <RI_SetRegisterMotor1+0x34c>)
          PID_SetKDDivisorPOW2(&PIDIqHandle_M1, regdata16);
 8003b78:	483a      	ldr	r0, [pc, #232]	; (8003c64 <RI_SetRegisterMotor1+0x300>)
 8003b7a:	429f      	cmp	r7, r3
 8003b7c:	d0dc      	beq.n	8003b38 <RI_SetRegisterMotor1+0x1d4>
 8003b7e:	e778      	b.n	8003a72 <RI_SetRegisterMotor1+0x10e>
          PID_SetKP(&PIDSpeedHandle_M1, (int16_t)regdata16);
 8003b80:	4843      	ldr	r0, [pc, #268]	; (8003c90 <RI_SetRegisterMotor1+0x32c>)
 8003b82:	b229      	sxth	r1, r5
          PID_SetKP(&PIDIqHandle_M1, (int16_t)regdata16);
 8003b84:	f002 fb83 	bl	800628e <PID_SetKP>
          break;
 8003b88:	e7cc      	b.n	8003b24 <RI_SetRegisterMotor1+0x1c0>
          PID_SetKI(&PIDSpeedHandle_M1, (int16_t)regdata16);
 8003b8a:	4841      	ldr	r0, [pc, #260]	; (8003c90 <RI_SetRegisterMotor1+0x32c>)
 8003b8c:	b229      	sxth	r1, r5
          PID_SetKI(&PIDIqHandle_M1, (int16_t)regdata16);
 8003b8e:	f002 fb80 	bl	8006292 <PID_SetKI>
          break;
 8003b92:	e7c7      	b.n	8003b24 <RI_SetRegisterMotor1+0x1c0>
          PID_SetKD(&PIDSpeedHandle_M1, (int16_t)regdata16);
 8003b94:	483e      	ldr	r0, [pc, #248]	; (8003c90 <RI_SetRegisterMotor1+0x32c>)
 8003b96:	b229      	sxth	r1, r5
          PID_SetKD(&PIDIqHandle_M1, (int16_t)regdata16);
 8003b98:	f002 fba8 	bl	80062ec <PID_SetKD>
          break;
 8003b9c:	e7c2      	b.n	8003b24 <RI_SetRegisterMotor1+0x1c0>
          PID_SetKP(&PIDIqHandle_M1, (int16_t)regdata16);
 8003b9e:	4831      	ldr	r0, [pc, #196]	; (8003c64 <RI_SetRegisterMotor1+0x300>)
 8003ba0:	b229      	sxth	r1, r5
 8003ba2:	e7ef      	b.n	8003b84 <RI_SetRegisterMotor1+0x220>
          PID_SetKI(&PIDIqHandle_M1, (int16_t)regdata16);
 8003ba4:	482f      	ldr	r0, [pc, #188]	; (8003c64 <RI_SetRegisterMotor1+0x300>)
 8003ba6:	b229      	sxth	r1, r5
 8003ba8:	e7f1      	b.n	8003b8e <RI_SetRegisterMotor1+0x22a>
          PID_SetKP(&PIDIdHandle_M1, (int16_t)regdata16);
 8003baa:	483e      	ldr	r0, [pc, #248]	; (8003ca4 <RI_SetRegisterMotor1+0x340>)
 8003bac:	b229      	sxth	r1, r5
 8003bae:	e7e9      	b.n	8003b84 <RI_SetRegisterMotor1+0x220>
          PID_SetKI(&PIDIdHandle_M1, (int16_t)regdata16);
 8003bb0:	483c      	ldr	r0, [pc, #240]	; (8003ca4 <RI_SetRegisterMotor1+0x340>)
 8003bb2:	b229      	sxth	r1, r5
 8003bb4:	e7eb      	b.n	8003b8e <RI_SetRegisterMotor1+0x22a>
          PID_SetKD(&PIDIdHandle_M1, (int16_t)regdata16);
 8003bb6:	483b      	ldr	r0, [pc, #236]	; (8003ca4 <RI_SetRegisterMotor1+0x340>)
 8003bb8:	b229      	sxth	r1, r5
 8003bba:	e7ed      	b.n	8003b98 <RI_SetRegisterMotor1+0x234>
          currComp = MCI_GetIqdref(pMCIN);
 8003bbc:	4c28      	ldr	r4, [pc, #160]	; (8003c60 <RI_SetRegisterMotor1+0x2fc>)
 8003bbe:	0020      	movs	r0, r4
 8003bc0:	f7fd ff6a 	bl	8001a98 <MCI_GetIqdref>
          currComp.d = (int16_t)regdata16;
 8003bc4:	ab01      	add	r3, sp, #4
          currComp = MCI_GetIqdref(pMCIN);
 8003bc6:	9001      	str	r0, [sp, #4]
          currComp.d = (int16_t)regdata16;
 8003bc8:	805d      	strh	r5, [r3, #2]
 8003bca:	e780      	b.n	8003ace <RI_SetRegisterMotor1+0x16a>
          PID_SetKPDivisorPOW2(&PIDSpeedHandle_M1, regdata16);
 8003bcc:	4830      	ldr	r0, [pc, #192]	; (8003c90 <RI_SetRegisterMotor1+0x32c>)
          PID_SetKPDivisorPOW2(&PIDIqHandle_M1, regdata16);
 8003bce:	0029      	movs	r1, r5
 8003bd0:	f002 fb6b 	bl	80062aa <PID_SetKPDivisorPOW2>
          break;
 8003bd4:	e7a6      	b.n	8003b24 <RI_SetRegisterMotor1+0x1c0>
          PID_SetKIDivisorPOW2(&PIDSpeedHandle_M1, regdata16);
 8003bd6:	482e      	ldr	r0, [pc, #184]	; (8003c90 <RI_SetRegisterMotor1+0x32c>)
 8003bd8:	e7c2      	b.n	8003b60 <RI_SetRegisterMotor1+0x1fc>
          PID_SetKPDivisorPOW2(&PIDIdHandle_M1, regdata16);
 8003bda:	4832      	ldr	r0, [pc, #200]	; (8003ca4 <RI_SetRegisterMotor1+0x340>)
 8003bdc:	e7f7      	b.n	8003bce <RI_SetRegisterMotor1+0x26a>
          PID_SetKDDivisorPOW2(&PIDIdHandle_M1, regdata16);
 8003bde:	4831      	ldr	r0, [pc, #196]	; (8003ca4 <RI_SetRegisterMotor1+0x340>)
 8003be0:	e7aa      	b.n	8003b38 <RI_SetRegisterMotor1+0x1d4>
          PID_SetKIDivisorPOW2(&PIDIqHandle_M1, regdata16);
 8003be2:	4820      	ldr	r0, [pc, #128]	; (8003c64 <RI_SetRegisterMotor1+0x300>)
 8003be4:	e7bc      	b.n	8003b60 <RI_SetRegisterMotor1+0x1fc>
          OL_UpdateVoltage(&OpenLoop_ParamsM1, ((regdata16 * 32767) / 100));
 8003be6:	03e8      	lsls	r0, r5, #15
 8003be8:	2164      	movs	r1, #100	; 0x64
 8003bea:	1b40      	subs	r0, r0, r5
 8003bec:	f7fc fb2a 	bl	8000244 <__divsi3>
    pHandle->hVoltage = hNewVoltage;
 8003bf0:	4c30      	ldr	r4, [pc, #192]	; (8003cb4 <RI_SetRegisterMotor1+0x350>)
 8003bf2:	8120      	strh	r0, [r4, #8]
 8003bf4:	e796      	b.n	8003b24 <RI_SetRegisterMotor1+0x1c0>
          retVal = MCP_ERROR_RO_REG;
 8003bf6:	2404      	movs	r4, #4
 8003bf8:	2f58      	cmp	r7, #88	; 0x58
 8003bfa:	d006      	beq.n	8003c0a <RI_SetRegisterMotor1+0x2a6>
 8003bfc:	2f98      	cmp	r7, #152	; 0x98
 8003bfe:	d006      	beq.n	8003c0e <RI_SetRegisterMotor1+0x2aa>
 8003c00:	003c      	movs	r4, r7
 8003c02:	3c18      	subs	r4, #24
 8003c04:	1e63      	subs	r3, r4, #1
 8003c06:	419c      	sbcs	r4, r3
 8003c08:	3404      	adds	r4, #4
      *size = 4;
 8003c0a:	2304      	movs	r3, #4
 8003c0c:	e6e2      	b.n	80039d4 <RI_SetRegisterMotor1+0x70>
          MCI_ExecSpeedRamp(pMCIN,((((int16_t)regdata32) * ((int16_t)SPEED_UNIT)) / (int16_t)U_RPM), 0);
 8003c0e:	2106      	movs	r1, #6
 8003c10:	2300      	movs	r3, #0
 8003c12:	5ec0      	ldrsh	r0, [r0, r3]
 8003c14:	f7fc fb16 	bl	8000244 <__divsi3>
 8003c18:	2200      	movs	r2, #0
 8003c1a:	b201      	sxth	r1, r0
 8003c1c:	4810      	ldr	r0, [pc, #64]	; (8003c60 <RI_SetRegisterMotor1+0x2fc>)
 8003c1e:	f7fd fdf5 	bl	800180c <MCI_ExecSpeedRamp>
  uint8_t retVal = MCP_CMD_OK;
 8003c22:	2400      	movs	r4, #0
          break;
 8003c24:	e7f1      	b.n	8003c0a <RI_SetRegisterMotor1+0x2a6>
      (void)RI_MovString(charData, dummy, size, dataAvailable);
 8003c26:	0032      	movs	r2, r6
 8003c28:	0001      	movs	r1, r0
 8003c2a:	f7ff fe23 	bl	8003874 <RI_MovString>
      retVal = MCP_ERROR_RO_REG;
 8003c2e:	2404      	movs	r4, #4
      break;
 8003c30:	e6d1      	b.n	80039d6 <RI_SetRegisterMotor1+0x72>
        switch (regID)
 8003c32:	23d4      	movs	r3, #212	; 0xd4
 8003c34:	005b      	lsls	r3, r3, #1
 8003c36:	429f      	cmp	r7, r3
 8003c38:	d052      	beq.n	8003ce0 <RI_SetRegisterMotor1+0x37c>
 8003c3a:	d83d      	bhi.n	8003cb8 <RI_SetRegisterMotor1+0x354>
            retVal = MCP_ERROR_RO_REG;
 8003c3c:	2404      	movs	r4, #4
 8003c3e:	2fa8      	cmp	r7, #168	; 0xa8
 8003c40:	d100      	bne.n	8003c44 <RI_SetRegisterMotor1+0x2e0>
 8003c42:	e6c8      	b.n	80039d6 <RI_SetRegisterMotor1+0x72>
 8003c44:	d808      	bhi.n	8003c58 <RI_SetRegisterMotor1+0x2f4>
 8003c46:	3b69      	subs	r3, #105	; 0x69
 8003c48:	3bff      	subs	r3, #255	; 0xff
 8003c4a:	439f      	bics	r7, r3
 8003c4c:	003c      	movs	r4, r7
 8003c4e:	3c28      	subs	r4, #40	; 0x28
 8003c50:	1e63      	subs	r3, r4, #1
 8003c52:	419c      	sbcs	r4, r3
 8003c54:	3404      	adds	r4, #4
 8003c56:	e6be      	b.n	80039d6 <RI_SetRegisterMotor1+0x72>
 8003c58:	003c      	movs	r4, r7
 8003c5a:	3ce8      	subs	r4, #232	; 0xe8
 8003c5c:	e7f8      	b.n	8003c50 <RI_SetRegisterMotor1+0x2ec>
 8003c5e:	46c0      	nop			; (mov r8, r8)
 8003c60:	200000d0 	.word	0x200000d0
 8003c64:	20000138 	.word	0x20000138
 8003c68:	fffffa70 	.word	0xfffffa70
 8003c6c:	fffff830 	.word	0xfffff830
 8003c70:	fffff770 	.word	0xfffff770
 8003c74:	00001510 	.word	0x00001510
 8003c78:	00001450 	.word	0x00001450
 8003c7c:	fffff630 	.word	0xfffff630
 8003c80:	fffff570 	.word	0xfffff570
 8003c84:	fffff130 	.word	0xfffff130
 8003c88:	00001490 	.word	0x00001490
 8003c8c:	000014d0 	.word	0x000014d0
 8003c90:	20000164 	.word	0x20000164
 8003c94:	00001610 	.word	0x00001610
 8003c98:	00001590 	.word	0x00001590
 8003c9c:	000015d0 	.word	0x000015d0
 8003ca0:	00001550 	.word	0x00001550
 8003ca4:	2000010c 	.word	0x2000010c
 8003ca8:	00001ad0 	.word	0x00001ad0
 8003cac:	00001b58 	.word	0x00001b58
 8003cb0:	00001650 	.word	0x00001650
 8003cb4:	200000fc 	.word	0x200000fc
 8003cb8:	23f4      	movs	r3, #244	; 0xf4
 8003cba:	005b      	lsls	r3, r3, #1
 8003cbc:	429f      	cmp	r7, r3
 8003cbe:	d01e      	beq.n	8003cfe <RI_SetRegisterMotor1+0x39a>
 8003cc0:	3381      	adds	r3, #129	; 0x81
 8003cc2:	33ff      	adds	r3, #255	; 0xff
 8003cc4:	2405      	movs	r4, #5
 8003cc6:	429f      	cmp	r7, r3
 8003cc8:	d000      	beq.n	8003ccc <RI_SetRegisterMotor1+0x368>
 8003cca:	e684      	b.n	80039d6 <RI_SetRegisterMotor1+0x72>
            currComp.q = *((int16_t *) rawData); //cstat !MISRAC2012-Rule-11.3
 8003ccc:	8842      	ldrh	r2, [r0, #2]
 8003cce:	ab01      	add	r3, sp, #4
 8003cd0:	801a      	strh	r2, [r3, #0]
            currComp.d = *((int16_t *) &rawData[2]); //cstat !MISRAC2012-Rule-11.3
 8003cd2:	8882      	ldrh	r2, [r0, #4]
            MCI_SetCurrentReferences(pMCIN, currComp);
 8003cd4:	480d      	ldr	r0, [pc, #52]	; (8003d0c <RI_SetRegisterMotor1+0x3a8>)
            currComp.d = *((int16_t *) &rawData[2]); //cstat !MISRAC2012-Rule-11.3
 8003cd6:	805a      	strh	r2, [r3, #2]
            MCI_SetCurrentReferences(pMCIN, currComp);
 8003cd8:	9901      	ldr	r1, [sp, #4]
 8003cda:	f7fd fe81 	bl	80019e0 <MCI_SetCurrentReferences>
 8003cde:	e00c      	b.n	8003cfa <RI_SetRegisterMotor1+0x396>
            rpm = (((int32_t)(*(int16_t *)&rawData[2])) << 16) | *(uint16_t *)rawData; //cstat !MISRAC2012-Rule-11.3
 8003ce0:	8843      	ldrh	r3, [r0, #2]
            MCI_ExecSpeedRamp(pMCIN, (int16_t)((rpm * SPEED_UNIT) / U_RPM), duration);
 8003ce2:	88c4      	ldrh	r4, [r0, #6]
            rpm = (((int32_t)(*(int16_t *)&rawData[2])) << 16) | *(uint16_t *)rawData; //cstat !MISRAC2012-Rule-11.3
 8003ce4:	8880      	ldrh	r0, [r0, #4]
            MCI_ExecSpeedRamp(pMCIN, (int16_t)((rpm * SPEED_UNIT) / U_RPM), duration);
 8003ce6:	2106      	movs	r1, #6
            rpm = (((int32_t)(*(int16_t *)&rawData[2])) << 16) | *(uint16_t *)rawData; //cstat !MISRAC2012-Rule-11.3
 8003ce8:	0400      	lsls	r0, r0, #16
 8003cea:	4318      	orrs	r0, r3
            MCI_ExecSpeedRamp(pMCIN, (int16_t)((rpm * SPEED_UNIT) / U_RPM), duration);
 8003cec:	f7fc faaa 	bl	8000244 <__divsi3>
 8003cf0:	0022      	movs	r2, r4
 8003cf2:	b201      	sxth	r1, r0
 8003cf4:	4805      	ldr	r0, [pc, #20]	; (8003d0c <RI_SetRegisterMotor1+0x3a8>)
 8003cf6:	f7fd fd89 	bl	800180c <MCI_ExecSpeedRamp>
  uint8_t retVal = MCP_CMD_OK;
 8003cfa:	2400      	movs	r4, #0
 8003cfc:	e66b      	b.n	80039d6 <RI_SetRegisterMotor1+0x72>
            MCI_ExecTorqueRamp(pMCIN, (int16_t)torque, duration);
 8003cfe:	88c2      	ldrh	r2, [r0, #6]
 8003d00:	2302      	movs	r3, #2
 8003d02:	5ec1      	ldrsh	r1, [r0, r3]
 8003d04:	4801      	ldr	r0, [pc, #4]	; (8003d0c <RI_SetRegisterMotor1+0x3a8>)
 8003d06:	f7fd fd89 	bl	800181c <MCI_ExecTorqueRamp>
            break;
 8003d0a:	e7f6      	b.n	8003cfa <RI_SetRegisterMotor1+0x396>
 8003d0c:	200000d0 	.word	0x200000d0

08003d10 <RI_GetRegisterGlobal>:
uint8_t RI_GetRegisterGlobal(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace){
 8003d10:	b570      	push	{r4, r5, r6, lr}
 8003d12:	001d      	movs	r5, r3
 8003d14:	ab04      	add	r3, sp, #16
 8003d16:	0004      	movs	r4, r0
 8003d18:	0016      	movs	r6, r2
 8003d1a:	0008      	movs	r0, r1
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	5e9b      	ldrsh	r3, [r3, r2]
    switch (typeID)
 8003d20:	2918      	cmp	r1, #24
 8003d22:	d031      	beq.n	8003d88 <RI_GetRegisterGlobal+0x78>
 8003d24:	d805      	bhi.n	8003d32 <RI_GetRegisterGlobal+0x22>
 8003d26:	2908      	cmp	r1, #8
 8003d28:	d018      	beq.n	8003d5c <RI_GetRegisterGlobal+0x4c>
 8003d2a:	2910      	cmp	r1, #16
 8003d2c:	d01c      	beq.n	8003d68 <RI_GetRegisterGlobal+0x58>
 8003d2e:	2007      	movs	r0, #7
}
 8003d30:	bd70      	pop	{r4, r5, r6, pc}
    switch (typeID)
 8003d32:	2920      	cmp	r1, #32
 8003d34:	d02f      	beq.n	8003d96 <RI_GetRegisterGlobal+0x86>
 8003d36:	2928      	cmp	r1, #40	; 0x28
 8003d38:	d1f9      	bne.n	8003d2e <RI_GetRegisterGlobal+0x1e>
            retVal = MCP_ERROR_UNKNOWN_REG;
 8003d3a:	2005      	movs	r0, #5
 8003d3c:	2c28      	cmp	r4, #40	; 0x28
 8003d3e:	d10a      	bne.n	8003d56 <RI_GetRegisterGlobal+0x46>
            *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
 8003d40:	220a      	movs	r2, #10
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003d42:	b29b      	uxth	r3, r3
            *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
 8003d44:	8032      	strh	r2, [r6, #0]
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003d46:	3003      	adds	r0, #3
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003d48:	2b0b      	cmp	r3, #11
 8003d4a:	d904      	bls.n	8003d56 <RI_GetRegisterGlobal+0x46>
              (void)memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t));
 8003d4c:	4919      	ldr	r1, [pc, #100]	; (8003db4 <RI_GetRegisterGlobal+0xa4>)
 8003d4e:	1cb0      	adds	r0, r6, #2
 8003d50:	f002 fd28 	bl	80067a4 <memcpy>
    uint8_t retVal = MCP_CMD_OK;
 8003d54:	2000      	movs	r0, #0
        *size = (*rawSize) + 2U;
 8003d56:	8833      	ldrh	r3, [r6, #0]
 8003d58:	3302      	adds	r3, #2
 8003d5a:	e013      	b.n	8003d84 <RI_GetRegisterGlobal+0x74>
        if (freeSpace > 0)
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	dde7      	ble.n	8003d30 <RI_GetRegisterGlobal+0x20>
          *size = 1;
 8003d60:	2301      	movs	r3, #1
            retVal = MCP_ERROR_UNKNOWN_REG;
 8003d62:	2005      	movs	r0, #5
            *size= 0 ; /* */
 8003d64:	802b      	strh	r3, [r5, #0]
            break;
 8003d66:	e7e3      	b.n	8003d30 <RI_GetRegisterGlobal+0x20>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003d68:	2008      	movs	r0, #8
        if (freeSpace >= 2)
 8003d6a:	2b01      	cmp	r3, #1
 8003d6c:	dde0      	ble.n	8003d30 <RI_GetRegisterGlobal+0x20>
          switch (regID)
 8003d6e:	4b12      	ldr	r3, [pc, #72]	; (8003db8 <RI_GetRegisterGlobal+0xa8>)
 8003d70:	3803      	subs	r0, #3
 8003d72:	18e4      	adds	r4, r4, r3
 8003d74:	2340      	movs	r3, #64	; 0x40
 8003d76:	439c      	bics	r4, r3
 8003d78:	b2a4      	uxth	r4, r4
    uint8_t retVal = MCP_CMD_OK;
 8003d7a:	1e63      	subs	r3, r4, #1
 8003d7c:	419c      	sbcs	r4, r3
          *size = 2;
 8003d7e:	2302      	movs	r3, #2
    uint8_t retVal = MCP_CMD_OK;
 8003d80:	4264      	negs	r4, r4
 8003d82:	4020      	ands	r0, r4
        *size = (*rawSize) + 2U;
 8003d84:	802b      	strh	r3, [r5, #0]
        break;
 8003d86:	e7d3      	b.n	8003d30 <RI_GetRegisterGlobal+0x20>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003d88:	2008      	movs	r0, #8
        if (freeSpace >= 4)
 8003d8a:	2b03      	cmp	r3, #3
 8003d8c:	ddd0      	ble.n	8003d30 <RI_GetRegisterGlobal+0x20>
          *size = 4;
 8003d8e:	2304      	movs	r3, #4
              retVal = MCP_ERROR_UNKNOWN_REG;
 8003d90:	3803      	subs	r0, #3
          *size = 4;
 8003d92:	802b      	strh	r3, [r5, #0]
 8003d94:	e7cc      	b.n	8003d30 <RI_GetRegisterGlobal+0x20>
        switch (regID)
 8003d96:	2c20      	cmp	r4, #32
 8003d98:	d003      	beq.n	8003da2 <RI_GetRegisterGlobal+0x92>
 8003d9a:	2c60      	cmp	r4, #96	; 0x60
 8003d9c:	d007      	beq.n	8003dae <RI_GetRegisterGlobal+0x9e>
            *size= 0 ; /* */
 8003d9e:	2300      	movs	r3, #0
 8003da0:	e7df      	b.n	8003d62 <RI_GetRegisterGlobal+0x52>
            retVal = RI_MovString (FIRMWARE_NAME ,charData, size, freeSpace);
 8003da2:	4806      	ldr	r0, [pc, #24]	; (8003dbc <RI_GetRegisterGlobal+0xac>)
            retVal = RI_MovString (CTL_BOARD ,charData, size, freeSpace);
 8003da4:	002a      	movs	r2, r5
 8003da6:	0031      	movs	r1, r6
 8003da8:	f7ff fd64 	bl	8003874 <RI_MovString>
            break;
 8003dac:	e7c0      	b.n	8003d30 <RI_GetRegisterGlobal+0x20>
            retVal = RI_MovString (CTL_BOARD ,charData, size, freeSpace);
 8003dae:	4804      	ldr	r0, [pc, #16]	; (8003dc0 <RI_GetRegisterGlobal+0xb0>)
 8003db0:	e7f8      	b.n	8003da4 <RI_GetRegisterGlobal+0x94>
 8003db2:	46c0      	nop			; (mov r8, r8)
 8003db4:	0800696e 	.word	0x0800696e
 8003db8:	fffff1b0 	.word	0xfffff1b0
 8003dbc:	080068f0 	.word	0x080068f0
 8003dc0:	080068e0 	.word	0x080068e0

08003dc4 <RI_GetRegisterMotor1>:
  uint8_t RI_GetRegisterMotor1(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace) {
 8003dc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003dc6:	b08f      	sub	sp, #60	; 0x3c
 8003dc8:	001e      	movs	r6, r3
 8003dca:	ab14      	add	r3, sp, #80	; 0x50
 8003dcc:	0004      	movs	r4, r0
 8003dce:	0015      	movs	r5, r2
 8003dd0:	0008      	movs	r0, r1
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	5e9b      	ldrsh	r3, [r3, r2]
    switch (typeID)
 8003dd6:	2918      	cmp	r1, #24
 8003dd8:	d100      	bne.n	8003ddc <RI_GetRegisterMotor1+0x18>
 8003dda:	e155      	b.n	8004088 <RI_GetRegisterMotor1+0x2c4>
 8003ddc:	d806      	bhi.n	8003dec <RI_GetRegisterMotor1+0x28>
 8003dde:	2908      	cmp	r1, #8
 8003de0:	d01e      	beq.n	8003e20 <RI_GetRegisterMotor1+0x5c>
 8003de2:	2910      	cmp	r1, #16
 8003de4:	d02f      	beq.n	8003e46 <RI_GetRegisterMotor1+0x82>
 8003de6:	2007      	movs	r0, #7
  }
 8003de8:	b00f      	add	sp, #60	; 0x3c
 8003dea:	bdf0      	pop	{r4, r5, r6, r7, pc}
    switch (typeID)
 8003dec:	2920      	cmp	r1, #32
 8003dee:	d100      	bne.n	8003df2 <RI_GetRegisterMotor1+0x2e>
 8003df0:	e171      	b.n	80040d6 <RI_GetRegisterMotor1+0x312>
 8003df2:	2928      	cmp	r1, #40	; 0x28
 8003df4:	d1f7      	bne.n	8003de6 <RI_GetRegisterMotor1+0x22>
        rawData++;
 8003df6:	2294      	movs	r2, #148	; 0x94
 8003df8:	1ca8      	adds	r0, r5, #2
        switch (regID)
 8003dfa:	0052      	lsls	r2, r2, #1
 8003dfc:	4294      	cmp	r4, r2
 8003dfe:	d100      	bne.n	8003e02 <RI_GetRegisterMotor1+0x3e>
 8003e00:	e1e0      	b.n	80041c4 <RI_GetRegisterMotor1+0x400>
 8003e02:	d900      	bls.n	8003e06 <RI_GetRegisterMotor1+0x42>
 8003e04:	e1a7      	b.n	8004156 <RI_GetRegisterMotor1+0x392>
 8003e06:	2ca8      	cmp	r4, #168	; 0xa8
 8003e08:	d100      	bne.n	8003e0c <RI_GetRegisterMotor1+0x48>
 8003e0a:	e1c0      	b.n	800418e <RI_GetRegisterMotor1+0x3ca>
 8003e0c:	2ce8      	cmp	r4, #232	; 0xe8
 8003e0e:	d100      	bne.n	8003e12 <RI_GetRegisterMotor1+0x4e>
 8003e10:	e1d1      	b.n	80041b6 <RI_GetRegisterMotor1+0x3f2>
 8003e12:	2c68      	cmp	r4, #104	; 0x68
 8003e14:	d100      	bne.n	8003e18 <RI_GetRegisterMotor1+0x54>
 8003e16:	e1c7      	b.n	80041a8 <RI_GetRegisterMotor1+0x3e4>
 8003e18:	2005      	movs	r0, #5
        *size = (*rawSize) + 2U;
 8003e1a:	882b      	ldrh	r3, [r5, #0]
 8003e1c:	3302      	adds	r3, #2
 8003e1e:	e010      	b.n	8003e42 <RI_GetRegisterMotor1+0x7e>
        if (freeSpace > 0)
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	dde1      	ble.n	8003de8 <RI_GetRegisterMotor1+0x24>
          switch (regID)
 8003e24:	2c48      	cmp	r4, #72	; 0x48
 8003e26:	d006      	beq.n	8003e36 <RI_GetRegisterMotor1+0x72>
 8003e28:	2005      	movs	r0, #5
 8003e2a:	2c88      	cmp	r4, #136	; 0x88
 8003e2c:	d108      	bne.n	8003e40 <RI_GetRegisterMotor1+0x7c>
              *data = (uint8_t)MCI_GetControlMode(pMCIN);
 8003e2e:	48ae      	ldr	r0, [pc, #696]	; (80040e8 <RI_GetRegisterMotor1+0x324>)
 8003e30:	f7fd fdd3 	bl	80019da <MCI_GetControlMode>
 8003e34:	e002      	b.n	8003e3c <RI_GetRegisterMotor1+0x78>
              *data = (uint8_t)MCI_GetSTMState(pMCIN);
 8003e36:	48ac      	ldr	r0, [pc, #688]	; (80040e8 <RI_GetRegisterMotor1+0x324>)
 8003e38:	f7fd fd7a 	bl	8001930 <MCI_GetSTMState>
              *data = (uint8_t)MCI_GetControlMode(pMCIN);
 8003e3c:	7028      	strb	r0, [r5, #0]
    uint8_t retVal = MCP_CMD_OK;
 8003e3e:	2000      	movs	r0, #0
          *size = 1;
 8003e40:	2301      	movs	r3, #1
        *size = (*rawSize) + 2U;
 8003e42:	8033      	strh	r3, [r6, #0]
        break;
 8003e44:	e7d0      	b.n	8003de8 <RI_GetRegisterMotor1+0x24>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003e46:	2008      	movs	r0, #8
        if (freeSpace >= 2)
 8003e48:	2b01      	cmp	r3, #1
 8003e4a:	ddcd      	ble.n	8003de8 <RI_GetRegisterMotor1+0x24>
          switch (regID)
 8003e4c:	2399      	movs	r3, #153	; 0x99
 8003e4e:	011b      	lsls	r3, r3, #4
 8003e50:	429c      	cmp	r4, r3
 8003e52:	d100      	bne.n	8003e56 <RI_GetRegisterMotor1+0x92>
 8003e54:	e0f1      	b.n	800403a <RI_GetRegisterMotor1+0x276>
 8003e56:	d86b      	bhi.n	8003f30 <RI_GetRegisterMotor1+0x16c>
 8003e58:	23b2      	movs	r3, #178	; 0xb2
 8003e5a:	00db      	lsls	r3, r3, #3
 8003e5c:	429c      	cmp	r4, r3
 8003e5e:	d100      	bne.n	8003e62 <RI_GetRegisterMotor1+0x9e>
 8003e60:	e0d2      	b.n	8004008 <RI_GetRegisterMotor1+0x244>
 8003e62:	d835      	bhi.n	8003ed0 <RI_GetRegisterMotor1+0x10c>
 8003e64:	23e8      	movs	r3, #232	; 0xe8
 8003e66:	005b      	lsls	r3, r3, #1
 8003e68:	429c      	cmp	r4, r3
 8003e6a:	d100      	bne.n	8003e6e <RI_GetRegisterMotor1+0xaa>
 8003e6c:	e0c6      	b.n	8003ffc <RI_GetRegisterMotor1+0x238>
 8003e6e:	d815      	bhi.n	8003e9c <RI_GetRegisterMotor1+0xd8>
 8003e70:	3bc0      	subs	r3, #192	; 0xc0
 8003e72:	429c      	cmp	r4, r3
 8003e74:	d100      	bne.n	8003e78 <RI_GetRegisterMotor1+0xb4>
 8003e76:	e0bf      	b.n	8003ff8 <RI_GetRegisterMotor1+0x234>
 8003e78:	d809      	bhi.n	8003e8e <RI_GetRegisterMotor1+0xca>
 8003e7a:	2c90      	cmp	r4, #144	; 0x90
 8003e7c:	d100      	bne.n	8003e80 <RI_GetRegisterMotor1+0xbc>
 8003e7e:	e0b9      	b.n	8003ff4 <RI_GetRegisterMotor1+0x230>
 8003e80:	3803      	subs	r0, #3
 8003e82:	2cd0      	cmp	r4, #208	; 0xd0
 8003e84:	d16c      	bne.n	8003f60 <RI_GetRegisterMotor1+0x19c>
              *regdata16 = PID_GetKI(&PIDSpeedHandle_M1);
 8003e86:	4899      	ldr	r0, [pc, #612]	; (80040ec <RI_GetRegisterMotor1+0x328>)
              *regdata16 = PID_GetKI(&PIDIdHandle_M1);
 8003e88:	f002 fa08 	bl	800629c <PID_GetKI>
 8003e8c:	e016      	b.n	8003ebc <RI_GetRegisterMotor1+0xf8>
 8003e8e:	23c8      	movs	r3, #200	; 0xc8
              *regdata16 = PID_GetKP(&PIDIqHandle_M1);
 8003e90:	4897      	ldr	r0, [pc, #604]	; (80040f0 <RI_GetRegisterMotor1+0x32c>)
 8003e92:	005b      	lsls	r3, r3, #1
 8003e94:	429c      	cmp	r4, r3
 8003e96:	d00f      	beq.n	8003eb8 <RI_GetRegisterMotor1+0xf4>
 8003e98:	2005      	movs	r0, #5
 8003e9a:	e061      	b.n	8003f60 <RI_GetRegisterMotor1+0x19c>
 8003e9c:	23b4      	movs	r3, #180	; 0xb4
 8003e9e:	009b      	lsls	r3, r3, #2
 8003ea0:	429c      	cmp	r4, r3
 8003ea2:	d100      	bne.n	8003ea6 <RI_GetRegisterMotor1+0xe2>
 8003ea4:	e0ae      	b.n	8004004 <RI_GetRegisterMotor1+0x240>
 8003ea6:	d80b      	bhi.n	8003ec0 <RI_GetRegisterMotor1+0xfc>
 8003ea8:	3bc0      	subs	r3, #192	; 0xc0
 8003eaa:	429c      	cmp	r4, r3
 8003eac:	d100      	bne.n	8003eb0 <RI_GetRegisterMotor1+0xec>
 8003eae:	e0a7      	b.n	8004000 <RI_GetRegisterMotor1+0x23c>
 8003eb0:	3380      	adds	r3, #128	; 0x80
              *regdata16 = PID_GetKP(&PIDIdHandle_M1);
 8003eb2:	4890      	ldr	r0, [pc, #576]	; (80040f4 <RI_GetRegisterMotor1+0x330>)
 8003eb4:	429c      	cmp	r4, r3
 8003eb6:	d1ef      	bne.n	8003e98 <RI_GetRegisterMotor1+0xd4>
              *regdata16 = PID_GetKP(&PIDIqHandle_M1);
 8003eb8:	f002 f9ed 	bl	8006296 <PID_GetKP>
            *regdata16 = ((OL_GetVoltage(&OpenLoop_ParamsM1)*100)/32767);
 8003ebc:	8028      	strh	r0, [r5, #0]
 8003ebe:	e069      	b.n	8003f94 <RI_GetRegisterMotor1+0x1d0>
 8003ec0:	23c4      	movs	r3, #196	; 0xc4
              *regdata16 = PID_GetKD(&PIDIdHandle_M1);
 8003ec2:	488c      	ldr	r0, [pc, #560]	; (80040f4 <RI_GetRegisterMotor1+0x330>)
 8003ec4:	009b      	lsls	r3, r3, #2
 8003ec6:	429c      	cmp	r4, r3
 8003ec8:	d1e6      	bne.n	8003e98 <RI_GetRegisterMotor1+0xd4>
 8003eca:	f002 fa11 	bl	80062f0 <PID_GetKD>
 8003ece:	e7f5      	b.n	8003ebc <RI_GetRegisterMotor1+0xf8>
 8003ed0:	2389      	movs	r3, #137	; 0x89
 8003ed2:	011b      	lsls	r3, r3, #4
 8003ed4:	429c      	cmp	r4, r3
 8003ed6:	d100      	bne.n	8003eda <RI_GetRegisterMotor1+0x116>
 8003ed8:	e0a3      	b.n	8004022 <RI_GetRegisterMotor1+0x25e>
 8003eda:	d819      	bhi.n	8003f10 <RI_GetRegisterMotor1+0x14c>
 8003edc:	3b80      	subs	r3, #128	; 0x80
 8003ede:	429c      	cmp	r4, r3
 8003ee0:	d100      	bne.n	8003ee4 <RI_GetRegisterMotor1+0x120>
 8003ee2:	e099      	b.n	8004018 <RI_GetRegisterMotor1+0x254>
 8003ee4:	d80c      	bhi.n	8003f00 <RI_GetRegisterMotor1+0x13c>
 8003ee6:	23ba      	movs	r3, #186	; 0xba
 8003ee8:	00db      	lsls	r3, r3, #3
 8003eea:	429c      	cmp	r4, r3
 8003eec:	d100      	bne.n	8003ef0 <RI_GetRegisterMotor1+0x12c>
 8003eee:	e08f      	b.n	8004010 <RI_GetRegisterMotor1+0x24c>
 8003ef0:	23fa      	movs	r3, #250	; 0xfa
 8003ef2:	00db      	lsls	r3, r3, #3
 8003ef4:	429c      	cmp	r4, r3
 8003ef6:	d1cf      	bne.n	8003e98 <RI_GetRegisterMotor1+0xd4>
              *regdata16 = MCI_GetIab(pMCIN).a;
 8003ef8:	487b      	ldr	r0, [pc, #492]	; (80040e8 <RI_GetRegisterMotor1+0x324>)
 8003efa:	f7fd fda4 	bl	8001a46 <MCI_GetIab>
 8003efe:	e7dd      	b.n	8003ebc <RI_GetRegisterMotor1+0xf8>
 8003f00:	2385      	movs	r3, #133	; 0x85
 8003f02:	011b      	lsls	r3, r3, #4
 8003f04:	429c      	cmp	r4, r3
 8003f06:	d1c7      	bne.n	8003e98 <RI_GetRegisterMotor1+0xd4>
              *regdata16 = MCI_GetIalphabeta(pMCIN).alpha;
 8003f08:	4877      	ldr	r0, [pc, #476]	; (80040e8 <RI_GetRegisterMotor1+0x324>)
 8003f0a:	f7fd fda9 	bl	8001a60 <MCI_GetIalphabeta>
 8003f0e:	e7d5      	b.n	8003ebc <RI_GetRegisterMotor1+0xf8>
 8003f10:	2391      	movs	r3, #145	; 0x91
 8003f12:	011b      	lsls	r3, r3, #4
 8003f14:	429c      	cmp	r4, r3
 8003f16:	d100      	bne.n	8003f1a <RI_GetRegisterMotor1+0x156>
 8003f18:	e087      	b.n	800402a <RI_GetRegisterMotor1+0x266>
 8003f1a:	3340      	adds	r3, #64	; 0x40
 8003f1c:	429c      	cmp	r4, r3
 8003f1e:	d100      	bne.n	8003f22 <RI_GetRegisterMotor1+0x15e>
 8003f20:	e087      	b.n	8004032 <RI_GetRegisterMotor1+0x26e>
 8003f22:	3b80      	subs	r3, #128	; 0x80
 8003f24:	429c      	cmp	r4, r3
 8003f26:	d1b7      	bne.n	8003e98 <RI_GetRegisterMotor1+0xd4>
              *regdata16 = MCI_GetIqd(pMCIN).q;
 8003f28:	486f      	ldr	r0, [pc, #444]	; (80040e8 <RI_GetRegisterMotor1+0x324>)
 8003f2a:	f7fd fda7 	bl	8001a7c <MCI_GetIqd>
 8003f2e:	e7c5      	b.n	8003ebc <RI_GetRegisterMotor1+0xf8>
 8003f30:	4b71      	ldr	r3, [pc, #452]	; (80040f8 <RI_GetRegisterMotor1+0x334>)
 8003f32:	429c      	cmp	r4, r3
 8003f34:	d100      	bne.n	8003f38 <RI_GetRegisterMotor1+0x174>
 8003f36:	e094      	b.n	8004062 <RI_GetRegisterMotor1+0x29e>
 8003f38:	d836      	bhi.n	8003fa8 <RI_GetRegisterMotor1+0x1e4>
 8003f3a:	23e5      	movs	r3, #229	; 0xe5
    uint8_t retVal = MCP_CMD_OK;
 8003f3c:	2000      	movs	r0, #0
 8003f3e:	011b      	lsls	r3, r3, #4
 8003f40:	429c      	cmp	r4, r3
 8003f42:	d00d      	beq.n	8003f60 <RI_GetRegisterMotor1+0x19c>
 8003f44:	d816      	bhi.n	8003f74 <RI_GetRegisterMotor1+0x1b0>
 8003f46:	23a5      	movs	r3, #165	; 0xa5
 8003f48:	011b      	lsls	r3, r3, #4
 8003f4a:	429c      	cmp	r4, r3
 8003f4c:	d100      	bne.n	8003f50 <RI_GetRegisterMotor1+0x18c>
 8003f4e:	e080      	b.n	8004052 <RI_GetRegisterMotor1+0x28e>
 8003f50:	d808      	bhi.n	8003f64 <RI_GetRegisterMotor1+0x1a0>
 8003f52:	3b80      	subs	r3, #128	; 0x80
 8003f54:	429c      	cmp	r4, r3
 8003f56:	d074      	beq.n	8004042 <RI_GetRegisterMotor1+0x27e>
 8003f58:	3340      	adds	r3, #64	; 0x40
 8003f5a:	429c      	cmp	r4, r3
 8003f5c:	d075      	beq.n	800404a <RI_GetRegisterMotor1+0x286>
 8003f5e:	3005      	adds	r0, #5
          *size = 2;
 8003f60:	2302      	movs	r3, #2
 8003f62:	e76e      	b.n	8003e42 <RI_GetRegisterMotor1+0x7e>
 8003f64:	23a9      	movs	r3, #169	; 0xa9
 8003f66:	011b      	lsls	r3, r3, #4
 8003f68:	429c      	cmp	r4, r3
 8003f6a:	d195      	bne.n	8003e98 <RI_GetRegisterMotor1+0xd4>
              *regdata16 = MCI_GetValphabeta(pMCIN).beta;
 8003f6c:	485e      	ldr	r0, [pc, #376]	; (80040e8 <RI_GetRegisterMotor1+0x324>)
 8003f6e:	f7fd fdaf 	bl	8001ad0 <MCI_GetValphabeta>
 8003f72:	e054      	b.n	800401e <RI_GetRegisterMotor1+0x25a>
 8003f74:	23f1      	movs	r3, #241	; 0xf1
 8003f76:	011b      	lsls	r3, r3, #4
 8003f78:	429c      	cmp	r4, r3
 8003f7a:	d06e      	beq.n	800405a <RI_GetRegisterMotor1+0x296>
 8003f7c:	d80c      	bhi.n	8003f98 <RI_GetRegisterMotor1+0x1d4>
 8003f7e:	3b80      	subs	r3, #128	; 0x80
    uint8_t retVal = MCP_CMD_OK;
 8003f80:	2000      	movs	r0, #0
 8003f82:	429c      	cmp	r4, r3
 8003f84:	d0ec      	beq.n	8003f60 <RI_GetRegisterMotor1+0x19c>
 8003f86:	3340      	adds	r3, #64	; 0x40
 8003f88:	429c      	cmp	r4, r3
 8003f8a:	d1e8      	bne.n	8003f5e <RI_GetRegisterMotor1+0x19a>
 8003f8c:	4b5b      	ldr	r3, [pc, #364]	; (80040fc <RI_GetRegisterMotor1+0x338>)
 8003f8e:	2204      	movs	r2, #4
 8003f90:	5e9b      	ldrsh	r3, [r3, r2]
              *regdata16 = SPD_GetElAngle ((SpeednPosFdbk_Handle_t*) &HALL_M1);
 8003f92:	802b      	strh	r3, [r5, #0]
    uint8_t retVal = MCP_CMD_OK;
 8003f94:	2000      	movs	r0, #0
              break;
 8003f96:	e7e3      	b.n	8003f60 <RI_GetRegisterMotor1+0x19c>
 8003f98:	4b59      	ldr	r3, [pc, #356]	; (8004100 <RI_GetRegisterMotor1+0x33c>)
              *regdataU16 = (uint16_t)PID_GetKPDivisorPOW2(&PIDSpeedHandle_M1);
 8003f9a:	4854      	ldr	r0, [pc, #336]	; (80040ec <RI_GetRegisterMotor1+0x328>)
 8003f9c:	429c      	cmp	r4, r3
 8003f9e:	d000      	beq.n	8003fa2 <RI_GetRegisterMotor1+0x1de>
 8003fa0:	e77a      	b.n	8003e98 <RI_GetRegisterMotor1+0xd4>
              *regdataU16 = PID_GetKPDivisorPOW2(&PIDIqHandle_M1);
 8003fa2:	f002 f980 	bl	80062a6 <PID_GetKPDivisorPOW2>
 8003fa6:	e789      	b.n	8003ebc <RI_GetRegisterMotor1+0xf8>
 8003fa8:	4b56      	ldr	r3, [pc, #344]	; (8004104 <RI_GetRegisterMotor1+0x340>)
 8003faa:	429c      	cmp	r4, r3
 8003fac:	d05f      	beq.n	800406e <RI_GetRegisterMotor1+0x2aa>
 8003fae:	d813      	bhi.n	8003fd8 <RI_GetRegisterMotor1+0x214>
 8003fb0:	4b55      	ldr	r3, [pc, #340]	; (8004108 <RI_GetRegisterMotor1+0x344>)
 8003fb2:	429c      	cmp	r4, r3
 8003fb4:	d059      	beq.n	800406a <RI_GetRegisterMotor1+0x2a6>
 8003fb6:	d807      	bhi.n	8003fc8 <RI_GetRegisterMotor1+0x204>
 8003fb8:	4b54      	ldr	r3, [pc, #336]	; (800410c <RI_GetRegisterMotor1+0x348>)
 8003fba:	429c      	cmp	r4, r3
 8003fbc:	d053      	beq.n	8004066 <RI_GetRegisterMotor1+0x2a2>
 8003fbe:	4b54      	ldr	r3, [pc, #336]	; (8004110 <RI_GetRegisterMotor1+0x34c>)
              *regdataU16 = PID_GetKPDivisorPOW2(&PIDIdHandle_M1);
 8003fc0:	484c      	ldr	r0, [pc, #304]	; (80040f4 <RI_GetRegisterMotor1+0x330>)
 8003fc2:	429c      	cmp	r4, r3
 8003fc4:	d0ed      	beq.n	8003fa2 <RI_GetRegisterMotor1+0x1de>
 8003fc6:	e767      	b.n	8003e98 <RI_GetRegisterMotor1+0xd4>
 8003fc8:	4b52      	ldr	r3, [pc, #328]	; (8004114 <RI_GetRegisterMotor1+0x350>)
              *regdataU16 = PID_GetKDDivisorPOW2(&PIDIdHandle_M1);
 8003fca:	484a      	ldr	r0, [pc, #296]	; (80040f4 <RI_GetRegisterMotor1+0x330>)
 8003fcc:	429c      	cmp	r4, r3
 8003fce:	d000      	beq.n	8003fd2 <RI_GetRegisterMotor1+0x20e>
 8003fd0:	e762      	b.n	8003e98 <RI_GetRegisterMotor1+0xd4>
              *regdataU16 = PID_GetKDDivisorPOW2(&PIDIqHandle_M1);
 8003fd2:	f002 f990 	bl	80062f6 <PID_GetKDDivisorPOW2>
 8003fd6:	e771      	b.n	8003ebc <RI_GetRegisterMotor1+0xf8>
 8003fd8:	4b4f      	ldr	r3, [pc, #316]	; (8004118 <RI_GetRegisterMotor1+0x354>)
 8003fda:	429c      	cmp	r4, r3
 8003fdc:	d049      	beq.n	8004072 <RI_GetRegisterMotor1+0x2ae>
 8003fde:	4b4f      	ldr	r3, [pc, #316]	; (800411c <RI_GetRegisterMotor1+0x358>)
 8003fe0:	429c      	cmp	r4, r3
 8003fe2:	d048      	beq.n	8004076 <RI_GetRegisterMotor1+0x2b2>
 8003fe4:	4b4e      	ldr	r3, [pc, #312]	; (8004120 <RI_GetRegisterMotor1+0x35c>)
              *regdataU16 = PID_GetKIDivisorPOW2(&PIDIqHandle_M1);
 8003fe6:	4842      	ldr	r0, [pc, #264]	; (80040f0 <RI_GetRegisterMotor1+0x32c>)
 8003fe8:	429c      	cmp	r4, r3
 8003fea:	d000      	beq.n	8003fee <RI_GetRegisterMotor1+0x22a>
 8003fec:	e754      	b.n	8003e98 <RI_GetRegisterMotor1+0xd4>
 8003fee:	f002 f961 	bl	80062b4 <PID_GetKIDivisorPOW2>
 8003ff2:	e763      	b.n	8003ebc <RI_GetRegisterMotor1+0xf8>
              *regdata16 = PID_GetKP(&PIDSpeedHandle_M1);
 8003ff4:	483d      	ldr	r0, [pc, #244]	; (80040ec <RI_GetRegisterMotor1+0x328>)
 8003ff6:	e75f      	b.n	8003eb8 <RI_GetRegisterMotor1+0xf4>
              *regdata16 = PID_GetKD(&PIDSpeedHandle_M1);
 8003ff8:	483c      	ldr	r0, [pc, #240]	; (80040ec <RI_GetRegisterMotor1+0x328>)
 8003ffa:	e766      	b.n	8003eca <RI_GetRegisterMotor1+0x106>
              *regdata16 = PID_GetKI(&PIDIqHandle_M1);
 8003ffc:	483c      	ldr	r0, [pc, #240]	; (80040f0 <RI_GetRegisterMotor1+0x32c>)
 8003ffe:	e743      	b.n	8003e88 <RI_GetRegisterMotor1+0xc4>
              *regdata16 = PID_GetKD(&PIDIqHandle_M1);
 8004000:	483b      	ldr	r0, [pc, #236]	; (80040f0 <RI_GetRegisterMotor1+0x32c>)
 8004002:	e762      	b.n	8003eca <RI_GetRegisterMotor1+0x106>
              *regdata16 = PID_GetKI(&PIDIdHandle_M1);
 8004004:	483b      	ldr	r0, [pc, #236]	; (80040f4 <RI_GetRegisterMotor1+0x330>)
 8004006:	e73f      	b.n	8003e88 <RI_GetRegisterMotor1+0xc4>
              *regdataU16 = VBS_GetAvBusVoltage_V(BusVoltageSensor);
 8004008:	4846      	ldr	r0, [pc, #280]	; (8004124 <RI_GetRegisterMotor1+0x360>)
 800400a:	f002 f8c7 	bl	800619c <VBS_GetAvBusVoltage_V>
 800400e:	e755      	b.n	8003ebc <RI_GetRegisterMotor1+0xf8>
              *regdata16 = NTC_GetAvTemp_C(&TempSensor_M1);
 8004010:	4845      	ldr	r0, [pc, #276]	; (8004128 <RI_GetRegisterMotor1+0x364>)
 8004012:	f002 f90a 	bl	800622a <NTC_GetAvTemp_C>
 8004016:	e751      	b.n	8003ebc <RI_GetRegisterMotor1+0xf8>
              *regdata16 = MCI_GetIab(pMCIN).b;
 8004018:	4833      	ldr	r0, [pc, #204]	; (80040e8 <RI_GetRegisterMotor1+0x324>)
 800401a:	f7fd fd14 	bl	8001a46 <MCI_GetIab>
              *regdata16 = MCI_GetValphabeta(pMCIN).beta;
 800401e:	0c00      	lsrs	r0, r0, #16
 8004020:	e74c      	b.n	8003ebc <RI_GetRegisterMotor1+0xf8>
              *regdata16 = MCI_GetIalphabeta(pMCIN).beta;
 8004022:	4831      	ldr	r0, [pc, #196]	; (80040e8 <RI_GetRegisterMotor1+0x324>)
 8004024:	f7fd fd1c 	bl	8001a60 <MCI_GetIalphabeta>
 8004028:	e7f9      	b.n	800401e <RI_GetRegisterMotor1+0x25a>
              *regdata16 = MCI_GetIqd(pMCIN).d;
 800402a:	482f      	ldr	r0, [pc, #188]	; (80040e8 <RI_GetRegisterMotor1+0x324>)
 800402c:	f7fd fd26 	bl	8001a7c <MCI_GetIqd>
 8004030:	e7f5      	b.n	800401e <RI_GetRegisterMotor1+0x25a>
              *regdata16 = MCI_GetIqdref(pMCIN).q;
 8004032:	482d      	ldr	r0, [pc, #180]	; (80040e8 <RI_GetRegisterMotor1+0x324>)
 8004034:	f7fd fd30 	bl	8001a98 <MCI_GetIqdref>
 8004038:	e740      	b.n	8003ebc <RI_GetRegisterMotor1+0xf8>
              *regdata16 = MCI_GetIqdref(pMCIN).d;
 800403a:	482b      	ldr	r0, [pc, #172]	; (80040e8 <RI_GetRegisterMotor1+0x324>)
 800403c:	f7fd fd2c 	bl	8001a98 <MCI_GetIqdref>
 8004040:	e7ed      	b.n	800401e <RI_GetRegisterMotor1+0x25a>
              *regdata16 = MCI_GetVqd(pMCIN).q;
 8004042:	4829      	ldr	r0, [pc, #164]	; (80040e8 <RI_GetRegisterMotor1+0x324>)
 8004044:	f7fd fd36 	bl	8001ab4 <MCI_GetVqd>
 8004048:	e738      	b.n	8003ebc <RI_GetRegisterMotor1+0xf8>
              *regdata16 = MCI_GetVqd(pMCIN).d;
 800404a:	4827      	ldr	r0, [pc, #156]	; (80040e8 <RI_GetRegisterMotor1+0x324>)
 800404c:	f7fd fd32 	bl	8001ab4 <MCI_GetVqd>
 8004050:	e7e5      	b.n	800401e <RI_GetRegisterMotor1+0x25a>
              *regdata16 = MCI_GetValphabeta(pMCIN).alpha;
 8004052:	4825      	ldr	r0, [pc, #148]	; (80040e8 <RI_GetRegisterMotor1+0x324>)
 8004054:	f7fd fd3c 	bl	8001ad0 <MCI_GetValphabeta>
 8004058:	e730      	b.n	8003ebc <RI_GetRegisterMotor1+0xf8>
              *regdata16 = SPD_GetS16Speed ((SpeednPosFdbk_Handle_t*) &HALL_M1);
 800405a:	4828      	ldr	r0, [pc, #160]	; (80040fc <RI_GetRegisterMotor1+0x338>)
 800405c:	f002 f9f4 	bl	8006448 <SPD_GetS16Speed>
 8004060:	e72c      	b.n	8003ebc <RI_GetRegisterMotor1+0xf8>
              *regdataU16 = (uint16_t)PID_GetKIDivisorPOW2(&PIDSpeedHandle_M1);
 8004062:	4822      	ldr	r0, [pc, #136]	; (80040ec <RI_GetRegisterMotor1+0x328>)
 8004064:	e7c3      	b.n	8003fee <RI_GetRegisterMotor1+0x22a>
              *regdataU16 = PID_GetKDDivisorPOW2(&PIDSpeedHandle_M1);
 8004066:	4821      	ldr	r0, [pc, #132]	; (80040ec <RI_GetRegisterMotor1+0x328>)
 8004068:	e7b3      	b.n	8003fd2 <RI_GetRegisterMotor1+0x20e>
              *regdataU16 = PID_GetKIDivisorPOW2(&PIDIdHandle_M1);
 800406a:	4822      	ldr	r0, [pc, #136]	; (80040f4 <RI_GetRegisterMotor1+0x330>)
 800406c:	e7bf      	b.n	8003fee <RI_GetRegisterMotor1+0x22a>
              *regdataU16 = PID_GetKPDivisorPOW2(&PIDIqHandle_M1);
 800406e:	4820      	ldr	r0, [pc, #128]	; (80040f0 <RI_GetRegisterMotor1+0x32c>)
 8004070:	e797      	b.n	8003fa2 <RI_GetRegisterMotor1+0x1de>
              *regdataU16 = PID_GetKDDivisorPOW2(&PIDIqHandle_M1);
 8004072:	481f      	ldr	r0, [pc, #124]	; (80040f0 <RI_GetRegisterMotor1+0x32c>)
 8004074:	e7ad      	b.n	8003fd2 <RI_GetRegisterMotor1+0x20e>
            *regdata16 = ((OL_GetVoltage(&OpenLoop_ParamsM1)*100)/32767);
 8004076:	2064      	movs	r0, #100	; 0x64
{
  int16_t hVoltage;
#ifdef NULL_PTR_CHECK_OPEN_LOOP
  hVoltage = ((MC_NULL == pHandle) ? 0 : pHandle->hVoltage);
#else
  hVoltage = pHandle->hVoltage;
 8004078:	4b2c      	ldr	r3, [pc, #176]	; (800412c <RI_GetRegisterMotor1+0x368>)
 800407a:	492d      	ldr	r1, [pc, #180]	; (8004130 <RI_GetRegisterMotor1+0x36c>)
 800407c:	2208      	movs	r2, #8
 800407e:	5e9b      	ldrsh	r3, [r3, r2]
 8004080:	4358      	muls	r0, r3
 8004082:	f7fc f8df 	bl	8000244 <__divsi3>
 8004086:	e719      	b.n	8003ebc <RI_GetRegisterMotor1+0xf8>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8004088:	2008      	movs	r0, #8
        if (freeSpace >= 4)
 800408a:	2b03      	cmp	r3, #3
 800408c:	dc00      	bgt.n	8004090 <RI_GetRegisterMotor1+0x2cc>
 800408e:	e6ab      	b.n	8003de8 <RI_GetRegisterMotor1+0x24>
          switch (regID)
 8004090:	2c98      	cmp	r4, #152	; 0x98
 8004092:	d01c      	beq.n	80040ce <RI_GetRegisterMotor1+0x30a>
 8004094:	d80d      	bhi.n	80040b2 <RI_GetRegisterMotor1+0x2ee>
 8004096:	2c18      	cmp	r4, #24
 8004098:	d014      	beq.n	80040c4 <RI_GetRegisterMotor1+0x300>
 800409a:	3803      	subs	r0, #3
 800409c:	2c58      	cmp	r4, #88	; 0x58
 800409e:	d106      	bne.n	80040ae <RI_GetRegisterMotor1+0x2ea>
              *regdata32 = (((int32_t)MCI_GetAvrgMecSpeedUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 80040a0:	4811      	ldr	r0, [pc, #68]	; (80040e8 <RI_GetRegisterMotor1+0x324>)
 80040a2:	f7fd fcc5 	bl	8001a30 <MCI_GetAvrgMecSpeedUnit>
              *regdata32 = (((int32_t)MCI_GetMecSpeedRefUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 80040a6:	2306      	movs	r3, #6
 80040a8:	4343      	muls	r3, r0
 80040aa:	602b      	str	r3, [r5, #0]
    uint8_t retVal = MCP_CMD_OK;
 80040ac:	2000      	movs	r0, #0
          *size = 4;
 80040ae:	2304      	movs	r3, #4
 80040b0:	e6c7      	b.n	8003e42 <RI_GetRegisterMotor1+0x7e>
 80040b2:	4b20      	ldr	r3, [pc, #128]	; (8004134 <RI_GetRegisterMotor1+0x370>)
 80040b4:	2005      	movs	r0, #5
 80040b6:	429c      	cmp	r4, r3
 80040b8:	d1f9      	bne.n	80040ae <RI_GetRegisterMotor1+0x2ea>
              ReadVal.Float_Val = PQD_GetAvrgElMotorPowerW(pMPM[M1]);
 80040ba:	4b1f      	ldr	r3, [pc, #124]	; (8004138 <RI_GetRegisterMotor1+0x374>)
 80040bc:	6818      	ldr	r0, [r3, #0]
 80040be:	f002 f979 	bl	80063b4 <PQD_GetAvrgElMotorPowerW>
 80040c2:	e002      	b.n	80040ca <RI_GetRegisterMotor1+0x306>
              *regdataU32 = MCI_GetFaultState(pMCIN);
 80040c4:	4808      	ldr	r0, [pc, #32]	; (80040e8 <RI_GetRegisterMotor1+0x324>)
 80040c6:	f7fd fc83 	bl	80019d0 <MCI_GetFaultState>
              *regdataU32 = ReadVal.U32_Val; //cstat !UNION-type-punning
 80040ca:	6028      	str	r0, [r5, #0]
 80040cc:	e7ee      	b.n	80040ac <RI_GetRegisterMotor1+0x2e8>
              *regdata32 = (((int32_t)MCI_GetMecSpeedRefUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 80040ce:	4806      	ldr	r0, [pc, #24]	; (80040e8 <RI_GetRegisterMotor1+0x324>)
 80040d0:	f7fd fcb4 	bl	8001a3c <MCI_GetMecSpeedRefUnit>
 80040d4:	e7e7      	b.n	80040a6 <RI_GetRegisterMotor1+0x2e2>
        switch (regID)
 80040d6:	2ca0      	cmp	r4, #160	; 0xa0
 80040d8:	d030      	beq.n	800413c <RI_GetRegisterMotor1+0x378>
 80040da:	2ce0      	cmp	r4, #224	; 0xe0
 80040dc:	d035      	beq.n	800414a <RI_GetRegisterMotor1+0x386>
            *size= 0 ; /* */
 80040de:	2300      	movs	r3, #0
            retVal = MCP_ERROR_UNKNOWN_REG;
 80040e0:	2005      	movs	r0, #5
            *size= 0 ; /* */
 80040e2:	8033      	strh	r3, [r6, #0]
            break;
 80040e4:	e680      	b.n	8003de8 <RI_GetRegisterMotor1+0x24>
 80040e6:	46c0      	nop			; (mov r8, r8)
 80040e8:	200000d0 	.word	0x200000d0
 80040ec:	20000164 	.word	0x20000164
 80040f0:	20000138 	.word	0x20000138
 80040f4:	2000010c 	.word	0x2000010c
 80040f8:	00001490 	.word	0x00001490
 80040fc:	20000004 	.word	0x20000004
 8004100:	00001450 	.word	0x00001450
 8004104:	000015d0 	.word	0x000015d0
 8004108:	00001550 	.word	0x00001550
 800410c:	000014d0 	.word	0x000014d0
 8004110:	00001510 	.word	0x00001510
 8004114:	00001590 	.word	0x00001590
 8004118:	00001650 	.word	0x00001650
 800411c:	00001ad0 	.word	0x00001ad0
 8004120:	00001610 	.word	0x00001610
 8004124:	200002cc 	.word	0x200002cc
 8004128:	200002d8 	.word	0x200002d8
 800412c:	200000fc 	.word	0x200000fc
 8004130:	00007fff 	.word	0x00007fff
 8004134:	00001b58 	.word	0x00001b58
 8004138:	200002bc 	.word	0x200002bc
            retVal = RI_MovString (PWR_BOARD_NAME[motorID], charData, size, freeSpace);
 800413c:	0032      	movs	r2, r6
 800413e:	0029      	movs	r1, r5
 8004140:	4830      	ldr	r0, [pc, #192]	; (8004204 <RI_GetRegisterMotor1+0x440>)
 8004142:	6800      	ldr	r0, [r0, #0]
            retVal = RI_MovString (MotorConfig_reg[motorID]->name ,charData, size, freeSpace);
 8004144:	f7ff fb96 	bl	8003874 <RI_MovString>
            break;
 8004148:	e64e      	b.n	8003de8 <RI_GetRegisterMotor1+0x24>
            retVal = RI_MovString (MotorConfig_reg[motorID]->name ,charData, size, freeSpace);
 800414a:	4a2f      	ldr	r2, [pc, #188]	; (8004208 <RI_GetRegisterMotor1+0x444>)
 800414c:	0029      	movs	r1, r5
 800414e:	6810      	ldr	r0, [r2, #0]
 8004150:	0032      	movs	r2, r6
 8004152:	3024      	adds	r0, #36	; 0x24
 8004154:	e7f6      	b.n	8004144 <RI_GetRegisterMotor1+0x380>
 8004156:	23f4      	movs	r3, #244	; 0xf4
 8004158:	005b      	lsls	r3, r3, #1
 800415a:	429c      	cmp	r4, r3
 800415c:	d03a      	beq.n	80041d4 <RI_GetRegisterMotor1+0x410>
 800415e:	3381      	adds	r3, #129	; 0x81
 8004160:	33ff      	adds	r3, #255	; 0xff
 8004162:	429c      	cmp	r4, r3
 8004164:	d042      	beq.n	80041ec <RI_GetRegisterMotor1+0x428>
 8004166:	3bc1      	subs	r3, #193	; 0xc1
 8004168:	3bff      	subs	r3, #255	; 0xff
 800416a:	429c      	cmp	r4, r3
 800416c:	d000      	beq.n	8004170 <RI_GetRegisterMotor1+0x3ac>
 800416e:	e653      	b.n	8003e18 <RI_GetRegisterMotor1+0x54>
            int32_t rpm32 = ((int32_t)(MCI_GetLastRampFinalSpeed(pMCIN) * U_RPM) / (int32_t)SPEED_UNIT);
 8004170:	4f26      	ldr	r7, [pc, #152]	; (800420c <RI_GetRegisterMotor1+0x448>)
 8004172:	2406      	movs	r4, #6
 8004174:	0038      	movs	r0, r7
 8004176:	f7fd fc4e 	bl	8001a16 <MCI_GetLastRampFinalSpeed>
 800417a:	4360      	muls	r0, r4
            *rpm16p = (uint16_t)rpm32;
 800417c:	8068      	strh	r0, [r5, #2]
            *(rpm16p+1) = (uint16_t)(rpm32>>16);
 800417e:	1400      	asrs	r0, r0, #16
 8004180:	80a8      	strh	r0, [r5, #4]
            *duration = MCI_GetLastRampFinalDuration(pMCIN);
 8004182:	0038      	movs	r0, r7
 8004184:	f7fd fc4d 	bl	8001a22 <MCI_GetLastRampFinalDuration>
            *rawSize = 6;
 8004188:	802c      	strh	r4, [r5, #0]
            *duration = MCI_GetLastRampFinalDuration(pMCIN);
 800418a:	80e8      	strh	r0, [r5, #6]
            break;
 800418c:	e00a      	b.n	80041a4 <RI_GetRegisterMotor1+0x3e0>
            *rawSize = (uint16_t)sizeof(ApplicationConfig_reg_t);
 800418e:	2210      	movs	r2, #16
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8004190:	b29b      	uxth	r3, r3
            *rawSize = (uint16_t)sizeof(ApplicationConfig_reg_t);
 8004192:	802a      	strh	r2, [r5, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8004194:	2b11      	cmp	r3, #17
 8004196:	d801      	bhi.n	800419c <RI_GetRegisterMotor1+0x3d8>
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8004198:	2008      	movs	r0, #8
 800419a:	e63e      	b.n	8003e1a <RI_GetRegisterMotor1+0x56>
              ApplicationConfig_reg_t const *pApplicationConfig_reg = ApplicationConfig_reg[motorID];
 800419c:	4b1c      	ldr	r3, [pc, #112]	; (8004210 <RI_GetRegisterMotor1+0x44c>)
              (void)memcpy(rawData, (const uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
 800419e:	6819      	ldr	r1, [r3, #0]
 80041a0:	f002 fb00 	bl	80067a4 <memcpy>
    uint8_t retVal = MCP_CMD_OK;
 80041a4:	2000      	movs	r0, #0
            break;
 80041a6:	e638      	b.n	8003e1a <RI_GetRegisterMotor1+0x56>
            *rawSize = (uint16_t)sizeof(MotorConfig_reg_t);
 80041a8:	223c      	movs	r2, #60	; 0x3c
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 80041aa:	b29b      	uxth	r3, r3
            *rawSize = (uint16_t)sizeof(MotorConfig_reg_t);
 80041ac:	802a      	strh	r2, [r5, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 80041ae:	2b3d      	cmp	r3, #61	; 0x3d
 80041b0:	d9f2      	bls.n	8004198 <RI_GetRegisterMotor1+0x3d4>
              MotorConfig_reg_t const *pMotorConfig_reg = MotorConfig_reg[motorID];
 80041b2:	4b15      	ldr	r3, [pc, #84]	; (8004208 <RI_GetRegisterMotor1+0x444>)
 80041b4:	e7f3      	b.n	800419e <RI_GetRegisterMotor1+0x3da>
            *rawSize = (uint16_t)sizeof(FOCFwConfig_reg_t);
 80041b6:	220e      	movs	r2, #14
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 80041b8:	b29b      	uxth	r3, r3
            *rawSize = (uint16_t)sizeof(FOCFwConfig_reg_t);
 80041ba:	802a      	strh	r2, [r5, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 80041bc:	2b0f      	cmp	r3, #15
 80041be:	d9eb      	bls.n	8004198 <RI_GetRegisterMotor1+0x3d4>
              FOCFwConfig_reg_t const *pFOCConfig_reg = FOCConfig_reg[motorID];
 80041c0:	4b14      	ldr	r3, [pc, #80]	; (8004214 <RI_GetRegisterMotor1+0x450>)
 80041c2:	e7ec      	b.n	800419e <RI_GetRegisterMotor1+0x3da>
            *rawSize = 12;
 80041c4:	220c      	movs	r2, #12
            if ((*rawSize) +2U > (uint16_t)freeSpace)
 80041c6:	b29b      	uxth	r3, r3
            *rawSize = 12;
 80041c8:	802a      	strh	r2, [r5, #0]
            if ((*rawSize) +2U > (uint16_t)freeSpace)
 80041ca:	2b0d      	cmp	r3, #13
 80041cc:	d9e4      	bls.n	8004198 <RI_GetRegisterMotor1+0x3d4>
              memcpy(rawData, &scaleParams_M1, sizeof(ScaleParams_t) );
 80041ce:	4912      	ldr	r1, [pc, #72]	; (8004218 <RI_GetRegisterMotor1+0x454>)
 80041d0:	3204      	adds	r2, #4
 80041d2:	e7e5      	b.n	80041a0 <RI_GetRegisterMotor1+0x3dc>
            *rawSize = 4;
 80041d4:	2304      	movs	r3, #4
            *torque = MCI_GetLastRampFinalTorque(pMCIN);
 80041d6:	4c0d      	ldr	r4, [pc, #52]	; (800420c <RI_GetRegisterMotor1+0x448>)
            *rawSize = 4;
 80041d8:	802b      	strh	r3, [r5, #0]
            *torque = MCI_GetLastRampFinalTorque(pMCIN);
 80041da:	0020      	movs	r0, r4
 80041dc:	f7fd fc1e 	bl	8001a1c <MCI_GetLastRampFinalTorque>
 80041e0:	8068      	strh	r0, [r5, #2]
            *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 80041e2:	0020      	movs	r0, r4
 80041e4:	f7fd fc1d 	bl	8001a22 <MCI_GetLastRampFinalDuration>
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 80041e8:	80a8      	strh	r0, [r5, #4]
 80041ea:	e7db      	b.n	80041a4 <RI_GetRegisterMotor1+0x3e0>
            *rawSize = 4;
 80041ec:	2304      	movs	r3, #4
            *iqref = (uint16_t)MCI_GetIqdref(pMCIN).q;
 80041ee:	4c07      	ldr	r4, [pc, #28]	; (800420c <RI_GetRegisterMotor1+0x448>)
            *rawSize = 4;
 80041f0:	802b      	strh	r3, [r5, #0]
            *iqref = (uint16_t)MCI_GetIqdref(pMCIN).q;
 80041f2:	0020      	movs	r0, r4
 80041f4:	f7fd fc50 	bl	8001a98 <MCI_GetIqdref>
 80041f8:	8068      	strh	r0, [r5, #2]
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 80041fa:	0020      	movs	r0, r4
 80041fc:	f7fd fc4c 	bl	8001a98 <MCI_GetIqdref>
 8004200:	0c00      	lsrs	r0, r0, #16
 8004202:	e7f1      	b.n	80041e8 <RI_GetRegisterMotor1+0x424>
 8004204:	20000338 	.word	0x20000338
 8004208:	20000334 	.word	0x20000334
 800420c:	200000d0 	.word	0x200000d0
 8004210:	2000032c 	.word	0x2000032c
 8004214:	20000330 	.word	0x20000330
 8004218:	2000033c 	.word	0x2000033c

0800421c <RCM_ExecRegularConv>:
 * Otherwise, the latest stored conversion result will be returned.
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
uint16_t RCM_ExecRegularConv (RegConv_t *regConv)
{
 800421c:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint8_t handle = regConv->convHandle;
  uint8_t formerNext;
  uint8_t i=0;
  uint8_t LastEnable = RCM_MAX_CONV;

  if (false == RCM_NoInj_array [handle].enable)
 800421e:	2606      	movs	r6, #6
 8004220:	0034      	movs	r4, r6
  uint8_t handle = regConv->convHandle;
 8004222:	7b03      	ldrb	r3, [r0, #12]
  if (false == RCM_NoInj_array [handle].enable)
 8004224:	4942      	ldr	r1, [pc, #264]	; (8004330 <RCM_ExecRegularConv+0x114>)
 8004226:	435c      	muls	r4, r3
 8004228:	5c62      	ldrb	r2, [r4, r1]
 800422a:	2a00      	cmp	r2, #0
 800422c:	d133      	bne.n	8004296 <RCM_ExecRegularConv+0x7a>
  uint8_t LastEnable = RCM_MAX_CONV;
 800422e:	2504      	movs	r5, #4
      {
        if (RCM_NoInj_array[i].next > handle)
        /* We found a previous reg conv to link with */
        {
          formerNext = RCM_NoInj_array [i].next;
          RCM_NoInj_array[handle].next = formerNext;
 8004230:	190c      	adds	r4, r1, r4
      if (true == RCM_NoInj_array [i].enable)
 8004232:	0037      	movs	r7, r6
 8004234:	4357      	muls	r7, r2
 8004236:	5dc8      	ldrb	r0, [r1, r7]
 8004238:	2800      	cmp	r0, #0
 800423a:	d00b      	beq.n	8004254 <RCM_ExecRegularConv+0x38>
        if (RCM_NoInj_array[i].next > handle)
 800423c:	19cf      	adds	r7, r1, r7
 800423e:	7978      	ldrb	r0, [r7, #5]
 8004240:	4298      	cmp	r0, r3
 8004242:	d800      	bhi.n	8004246 <RCM_ExecRegularConv+0x2a>
 8004244:	e06a      	b.n	800431c <RCM_ExecRegularConv+0x100>
          RCM_NoInj_array[handle].prev = i;
 8004246:	7122      	strb	r2, [r4, #4]
          RCM_NoInj_array[i].next = handle;
          RCM_NoInj_array[formerNext].prev = handle;
          i = RCM_MAX_CONV; /* Stop the loop, handler inserted */
 8004248:	2204      	movs	r2, #4
          RCM_NoInj_array[handle].next = formerNext;
 800424a:	7160      	strb	r0, [r4, #5]
          RCM_NoInj_array[formerNext].prev = handle;
 800424c:	4370      	muls	r0, r6
 800424e:	1808      	adds	r0, r1, r0
          RCM_NoInj_array[i].next = handle;
 8004250:	717b      	strb	r3, [r7, #5]
          RCM_NoInj_array[formerNext].prev = handle;
 8004252:	7103      	strb	r3, [r0, #4]
      }
      else
      {
        /* Nothing to do */
      }
      i++;
 8004254:	3201      	adds	r2, #1
 8004256:	b2d2      	uxtb	r2, r2
      if (RCM_MAX_CONV == i)
 8004258:	2a04      	cmp	r2, #4
 800425a:	d164      	bne.n	8004326 <RCM_ExecRegularConv+0x10a>
      /* We reach end of the array without handler inserted */
      {
       if (LastEnable != RCM_MAX_CONV )
 800425c:	2d04      	cmp	r5, #4
 800425e:	d05f      	beq.n	8004320 <RCM_ExecRegularConv+0x104>
       /* We find a regular conversion with smaller position to be linked with */
       {
         formerNext = RCM_NoInj_array[LastEnable].next;
 8004260:	3202      	adds	r2, #2
 8004262:	0010      	movs	r0, r2
         RCM_NoInj_array[handle].next = formerNext;
 8004264:	0014      	movs	r4, r2
         formerNext = RCM_NoInj_array[LastEnable].next;
 8004266:	4368      	muls	r0, r5
 8004268:	1808      	adds	r0, r1, r0
 800426a:	7946      	ldrb	r6, [r0, #5]
         RCM_NoInj_array[handle].next = formerNext;
 800426c:	435c      	muls	r4, r3
         RCM_NoInj_array[handle].prev = LastEnable;
         RCM_NoInj_array[LastEnable].next = handle;
         RCM_NoInj_array[formerNext].prev = handle;
 800426e:	4372      	muls	r2, r6
         RCM_NoInj_array[handle].next = formerNext;
 8004270:	190c      	adds	r4, r1, r4
         RCM_NoInj_array[formerNext].prev = handle;
 8004272:	188a      	adds	r2, r1, r2
         RCM_NoInj_array[handle].next = formerNext;
 8004274:	7166      	strb	r6, [r4, #5]
         RCM_NoInj_array[handle].prev = LastEnable;
 8004276:	7125      	strb	r5, [r4, #4]
         RCM_NoInj_array[LastEnable].next = handle;
 8004278:	7143      	strb	r3, [r0, #5]
         RCM_NoInj_array[formerNext].prev = handle;
 800427a:	7113      	strb	r3, [r2, #4]
      {
        /* Nothing to do we are parsing the array, nothing inserted yet */
      }
    }
    /* The handle is now linked with others, we can set the enable flag */
    RCM_NoInj_array[handle].enable = true;
 800427c:	2206      	movs	r2, #6
 800427e:	0010      	movs	r0, r2
 8004280:	2401      	movs	r4, #1
 8004282:	4358      	muls	r0, r3
 8004284:	520c      	strh	r4, [r1, r0]
    RCM_NoInj_array[handle].status = notvalid;
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8004286:	482b      	ldr	r0, [pc, #172]	; (8004334 <RCM_ExecRegularConv+0x118>)
 8004288:	7804      	ldrb	r4, [r0, #0]
 800428a:	4362      	muls	r2, r4
 800428c:	188a      	adds	r2, r1, r2
 800428e:	7852      	ldrb	r2, [r2, #1]
 8004290:	2a01      	cmp	r2, #1
 8004292:	d000      	beq.n	8004296 <RCM_ExecRegularConv+0x7a>
    {/* Select the new conversion to be the next scheduled only if a conversion is not ongoing */
      RCM_currentHandle = handle;
 8004294:	7003      	strb	r3, [r0, #0]
  }
  else
  {
    /* Nothing to do the current handle is already scheduled */
  }
  if (false == PWM_Handle_M1.ADCRegularLocked)
 8004296:	4a28      	ldr	r2, [pc, #160]	; (8004338 <RCM_ExecRegularConv+0x11c>)
 8004298:	32ca      	adds	r2, #202	; 0xca
 800429a:	7812      	ldrb	r2, [r2, #0]
 800429c:	2a00      	cmp	r2, #0
 800429e:	d137      	bne.n	8004310 <RCM_ExecRegularConv+0xf4>
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
 80042a0:	2603      	movs	r6, #3
  /* The ADC is free to be used asynchronously */
  {
    LL_ADC_REG_SetDMATransfer(RCM_handle_array[handle]->regADC, LL_ADC_REG_DMA_TRANSFER_NONE);
 80042a2:	4c26      	ldr	r4, [pc, #152]	; (800433c <RCM_ExecRegularConv+0x120>)
 80042a4:	009a      	lsls	r2, r3, #2
 80042a6:	5915      	ldr	r5, [r2, r4]
 80042a8:	682a      	ldr	r2, [r5, #0]
 80042aa:	68d0      	ldr	r0, [r2, #12]
 80042ac:	43b0      	bics	r0, r6
 80042ae:	60d0      	str	r0, [r2, #12]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
 80042b0:	68d0      	ldr	r0, [r2, #12]
 80042b2:	4e23      	ldr	r6, [pc, #140]	; (8004340 <RCM_ExecRegularConv+0x124>)
 80042b4:	4030      	ands	r0, r6
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 80042b6:	2607      	movs	r6, #7
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
 80042b8:	60d0      	str	r0, [r2, #12]
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 80042ba:	6950      	ldr	r0, [r2, #20]
 80042bc:	43b0      	bics	r0, r6
 80042be:	68ae      	ldr	r6, [r5, #8]
 80042c0:	4330      	orrs	r0, r6
 80042c2:	6150      	str	r0, [r2, #20]
  WRITE_REG(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80042c4:	2080      	movs	r0, #128	; 0x80
    LL_ADC_REG_SetTriggerSource(RCM_handle_array[handle]->regADC, LL_ADC_REG_TRIG_SOFTWARE);

    /* Set Sampling time and channel */
    LL_ADC_SetSamplingTimeCommonChannels(RCM_handle_array[handle]->regADC, RCM_handle_array[handle]->samplingTime);
    LL_ADC_REG_SetSequencerChannels(RCM_handle_array[handle]->regADC,
                                    __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 80042c6:	792d      	ldrb	r5, [r5, #4]
 80042c8:	0180      	lsls	r0, r0, #6
 80042ca:	40a8      	lsls	r0, r5
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80042cc:	2504      	movs	r5, #4
  WRITE_REG(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80042ce:	0b40      	lsrs	r0, r0, #13
 80042d0:	6290      	str	r0, [r2, #40]	; 0x28
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80042d2:	6015      	str	r5, [r2, #0]
  MODIFY_REG(ADCx->CR,
 80042d4:	6890      	ldr	r0, [r2, #8]
 80042d6:	4e1b      	ldr	r6, [pc, #108]	; (8004344 <RCM_ExecRegularConv+0x128>)
 80042d8:	4030      	ands	r0, r6
 80042da:	4328      	orrs	r0, r5
 80042dc:	6090      	str	r0, [r2, #8]
  return (READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC));
 80042de:	6810      	ldr	r0, [r2, #0]

    /* Start ADC conversion */
    LL_ADC_REG_StartConversion(RCM_handle_array[handle]->regADC);

    /* Wait EOC */
    while ( 0U == LL_ADC_IsActiveFlag_EOC(RCM_handle_array[handle]->regADC))
 80042e0:	4228      	tst	r0, r5
 80042e2:	d0fc      	beq.n	80042de <RCM_ExecRegularConv+0xc2>
* param  ADCx ADC instance
* retval Value between Min_Data=0x0000 and Max_Data=0xFFF0
*/
__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12L(const ADC_TypeDef *ADCx)
{
  return (uint16_t)(READ_REG(ADCx->DR) & 0x0000FFF0UL);
 80042e4:	6c10      	ldr	r0, [r2, #64]	; 0x40
    {
      /* Nothing to do */
    }

    /* Read the "Regular" conversion (Not related to current sampling) */
    RCM_NoInj_array[handle].value = LL_ADC_REG_ReadConversionData12L(RCM_handle_array[handle]->regADC);
 80042e6:	2206      	movs	r2, #6
 80042e8:	435a      	muls	r2, r3
 80042ea:	188a      	adds	r2, r1, r2
 80042ec:	210f      	movs	r1, #15
    LL_ADC_REG_SetDMATransfer(RCM_handle_array[RCM_currentHandle]->regADC, LL_ADC_REG_DMA_TRANSFER_LIMITED);
 80042ee:	4d11      	ldr	r5, [pc, #68]	; (8004334 <RCM_ExecRegularConv+0x118>)
 80042f0:	4388      	bics	r0, r1
 80042f2:	7829      	ldrb	r1, [r5, #0]
    RCM_NoInj_array[handle].value = LL_ADC_REG_ReadConversionData12L(RCM_handle_array[handle]->regADC);
 80042f4:	8050      	strh	r0, [r2, #2]
    LL_ADC_REG_SetDMATransfer(RCM_handle_array[RCM_currentHandle]->regADC, LL_ADC_REG_DMA_TRANSFER_LIMITED);
 80042f6:	0089      	lsls	r1, r1, #2
 80042f8:	5861      	ldr	r1, [r4, r1]
 80042fa:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
 80042fc:	2103      	movs	r1, #3
 80042fe:	68e0      	ldr	r0, [r4, #12]
 8004300:	4388      	bics	r0, r1
 8004302:	3902      	subs	r1, #2
 8004304:	4301      	orrs	r1, r0
 8004306:	60e1      	str	r1, [r4, #12]
    RCM_currentHandle = RCM_NoInj_array[handle].next;
 8004308:	7951      	ldrb	r1, [r2, #5]
 800430a:	7029      	strb	r1, [r5, #0]
    RCM_NoInj_array[handle].status = valid;
 800430c:	2102      	movs	r1, #2
 800430e:	7051      	strb	r1, [r2, #1]
  }
  else
  {
    /* Nothing to do */
  }
  retVal = RCM_NoInj_array[handle].value;
 8004310:	2106      	movs	r1, #6
 8004312:	434b      	muls	r3, r1
 8004314:	4a06      	ldr	r2, [pc, #24]	; (8004330 <RCM_ExecRegularConv+0x114>)
 8004316:	18d2      	adds	r2, r2, r3
  return (retVal);
 8004318:	8850      	ldrh	r0, [r2, #2]
}
 800431a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800431c:	0015      	movs	r5, r2
 800431e:	e799      	b.n	8004254 <RCM_ExecRegularConv+0x38>
         RCM_currentHandle = handle;
 8004320:	4a04      	ldr	r2, [pc, #16]	; (8004334 <RCM_ExecRegularConv+0x118>)
 8004322:	7013      	strb	r3, [r2, #0]
    while (i < RCM_MAX_CONV)
 8004324:	e7aa      	b.n	800427c <RCM_ExecRegularConv+0x60>
 8004326:	2a03      	cmp	r2, #3
 8004328:	d800      	bhi.n	800432c <RCM_ExecRegularConv+0x110>
 800432a:	e782      	b.n	8004232 <RCM_ExecRegularConv+0x16>
 800432c:	e7a6      	b.n	800427c <RCM_ExecRegularConv+0x60>
 800432e:	46c0      	nop			; (mov r8, r8)
 8004330:	20000818 	.word	0x20000818
 8004334:	20000838 	.word	0x20000838
 8004338:	200001a0 	.word	0x200001a0
 800433c:	2000083c 	.word	0x2000083c
 8004340:	fffff23f 	.word	0xfffff23f
 8004344:	7fffffe8 	.word	0x7fffffe8

08004348 <RCM_ExecUserConv>:
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecUserConv()
{
  uint8_t handle;
  if (RCM_UserConvHandle != NULL)
 8004348:	4b12      	ldr	r3, [pc, #72]	; (8004394 <RCM_ExecUserConv+0x4c>)
{
 800434a:	b570      	push	{r4, r5, r6, lr}
  if (RCM_UserConvHandle != NULL)
 800434c:	681d      	ldr	r5, [r3, #0]
 800434e:	2d00      	cmp	r5, #0
 8004350:	d01e      	beq.n	8004390 <RCM_ExecUserConv+0x48>
  {
    handle = RCM_UserConvHandle->convHandle;
    if (RCM_USERCONV_REQUESTED == RCM_UserConvState)
 8004352:	4e11      	ldr	r6, [pc, #68]	; (8004398 <RCM_ExecUserConv+0x50>)
    handle = RCM_UserConvHandle->convHandle;
 8004354:	7b2c      	ldrb	r4, [r5, #12]
    if (RCM_USERCONV_REQUESTED == RCM_UserConvState)
 8004356:	7833      	ldrb	r3, [r6, #0]
 8004358:	2b01      	cmp	r3, #1
 800435a:	d119      	bne.n	8004390 <RCM_ExecUserConv+0x48>
    {
      RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 800435c:	0028      	movs	r0, r5
 800435e:	f7ff ff5d 	bl	800421c <RCM_ExecRegularConv>
      /* Regular conversion is read from RCM_NoInj_array but we must take care that first conversion is done */
      /* Status could also be ongoing, but decision is taken to provide previous conversion
       * instead of waiting for RCM_NoInj_array [handle].status == valid */
      if (RCM_NoInj_array [handle].status != notvalid)
 8004362:	2206      	movs	r2, #6
      RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 8004364:	4b0d      	ldr	r3, [pc, #52]	; (800439c <RCM_ExecUserConv+0x54>)
      if (RCM_NoInj_array [handle].status != notvalid)
 8004366:	4362      	muls	r2, r4
      RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 8004368:	8018      	strh	r0, [r3, #0]
      if (RCM_NoInj_array [handle].status != notvalid)
 800436a:	4b0d      	ldr	r3, [pc, #52]	; (80043a0 <RCM_ExecUserConv+0x58>)
      RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 800436c:	0001      	movs	r1, r0
      if (RCM_NoInj_array [handle].status != notvalid)
 800436e:	189b      	adds	r3, r3, r2
 8004370:	785b      	ldrb	r3, [r3, #1]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d001      	beq.n	800437a <RCM_ExecUserConv+0x32>
      {
        RCM_UserConvState = RCM_USERCONV_EOC;
 8004376:	2302      	movs	r3, #2
 8004378:	7033      	strb	r3, [r6, #0]
      }
      else
      {
        /* Nothing to do */
      }
      if (RCM_CB_array[handle].cb != NULL)
 800437a:	4a0a      	ldr	r2, [pc, #40]	; (80043a4 <RCM_ExecUserConv+0x5c>)
 800437c:	00e4      	lsls	r4, r4, #3
 800437e:	58a3      	ldr	r3, [r4, r2]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d005      	beq.n	8004390 <RCM_ExecUserConv+0x48>
      {
        RCM_UserConvState = RCM_USERCONV_IDLE;
 8004384:	2000      	movs	r0, #0
        RCM_CB_array[handle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 8004386:	1912      	adds	r2, r2, r4
        RCM_UserConvState = RCM_USERCONV_IDLE;
 8004388:	7030      	strb	r0, [r6, #0]
        RCM_CB_array[handle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 800438a:	6852      	ldr	r2, [r2, #4]
 800438c:	0028      	movs	r0, r5
 800438e:	4798      	blx	r3
  }
  else
  {
     /* Nothing to do */
  }
}
 8004390:	bd70      	pop	{r4, r5, r6, pc}
 8004392:	46c0      	nop			; (mov r8, r8)
 8004394:	20000830 	.word	0x20000830
 8004398:	20000834 	.word	0x20000834
 800439c:	20000836 	.word	0x20000836
 80043a0:	20000818 	.word	0x20000818
 80043a4:	200007f8 	.word	0x200007f8

080043a8 <RCM_ExecNextConv>:
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecNextConv(void)
{
  if (true == RCM_NoInj_array [RCM_currentHandle].enable)
 80043a8:	2006      	movs	r0, #6
{
 80043aa:	b570      	push	{r4, r5, r6, lr}
  if (true == RCM_NoInj_array [RCM_currentHandle].enable)
 80043ac:	4b14      	ldr	r3, [pc, #80]	; (8004400 <RCM_ExecNextConv+0x58>)
 80043ae:	4915      	ldr	r1, [pc, #84]	; (8004404 <RCM_ExecNextConv+0x5c>)
 80043b0:	781b      	ldrb	r3, [r3, #0]
 80043b2:	4358      	muls	r0, r3
 80043b4:	5c42      	ldrb	r2, [r0, r1]
 80043b6:	2a00      	cmp	r2, #0
 80043b8:	d021      	beq.n	80043fe <RCM_ExecNextConv+0x56>
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80043ba:	2404      	movs	r4, #4
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
 80043bc:	2603      	movs	r6, #3
    /* When this function is called, the ADC conversions triggered by External
       event for current reading has been completed.
       ADC is therefore ready to be started because already stopped */

    /* Clear EOC */
    LL_ADC_ClearFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 80043be:	4a12      	ldr	r2, [pc, #72]	; (8004408 <RCM_ExecNextConv+0x60>)
 80043c0:	009b      	lsls	r3, r3, #2
 80043c2:	589d      	ldr	r5, [r3, r2]
    (void)LL_ADC_REG_SetSequencerChannels(RCM_handle_array[RCM_currentHandle]->regADC,
                                       __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_currentHandle]->channel));

    /* Start ADC for regular conversion */
    LL_ADC_REG_StartConversion(RCM_handle_array[RCM_currentHandle]->regADC);
    RCM_NoInj_array[RCM_currentHandle].status = ongoing;
 80043c4:	1809      	adds	r1, r1, r0
    LL_ADC_ClearFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 80043c6:	682b      	ldr	r3, [r5, #0]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80043c8:	601c      	str	r4, [r3, #0]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
 80043ca:	68da      	ldr	r2, [r3, #12]
 80043cc:	43b2      	bics	r2, r6
 80043ce:	60da      	str	r2, [r3, #12]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
 80043d0:	68da      	ldr	r2, [r3, #12]
 80043d2:	4e0e      	ldr	r6, [pc, #56]	; (800440c <RCM_ExecNextConv+0x64>)
 80043d4:	4032      	ands	r2, r6
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 80043d6:	2607      	movs	r6, #7
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
 80043d8:	60da      	str	r2, [r3, #12]
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 80043da:	695a      	ldr	r2, [r3, #20]
 80043dc:	43b2      	bics	r2, r6
 80043de:	68ae      	ldr	r6, [r5, #8]
 80043e0:	4332      	orrs	r2, r6
 80043e2:	615a      	str	r2, [r3, #20]
                                       __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_currentHandle]->channel));
 80043e4:	792a      	ldrb	r2, [r5, #4]
 80043e6:	2501      	movs	r5, #1
 80043e8:	002e      	movs	r6, r5
 80043ea:	4096      	lsls	r6, r2
  WRITE_REG(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80043ec:	0372      	lsls	r2, r6, #13
 80043ee:	0b52      	lsrs	r2, r2, #13
 80043f0:	629a      	str	r2, [r3, #40]	; 0x28
  MODIFY_REG(ADCx->CR,
 80043f2:	689a      	ldr	r2, [r3, #8]
 80043f4:	4e06      	ldr	r6, [pc, #24]	; (8004410 <RCM_ExecNextConv+0x68>)
 80043f6:	4032      	ands	r2, r6
 80043f8:	4314      	orrs	r4, r2
 80043fa:	609c      	str	r4, [r3, #8]
    RCM_NoInj_array[RCM_currentHandle].status = ongoing;
 80043fc:	704d      	strb	r5, [r1, #1]
  }
  else
  {
    /* Nothing to do, conversion not enabled have already notvalid status */
  }
}
 80043fe:	bd70      	pop	{r4, r5, r6, pc}
 8004400:	20000838 	.word	0x20000838
 8004404:	20000818 	.word	0x20000818
 8004408:	2000083c 	.word	0x2000083c
 800440c:	fffff23f 	.word	0xfffff23f
 8004410:	7fffffe8 	.word	0x7fffffe8

08004414 <RCM_ReadOngoingConv>:
void RCM_ReadOngoingConv(void)
{
  uint32_t result;
  RCM_status_t status;

  if (true == RCM_NoInj_array [RCM_currentHandle].enable)
 8004414:	2306      	movs	r3, #6
{
 8004416:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (true == RCM_NoInj_array [RCM_currentHandle].enable)
 8004418:	4c11      	ldr	r4, [pc, #68]	; (8004460 <RCM_ReadOngoingConv+0x4c>)
 800441a:	4a12      	ldr	r2, [pc, #72]	; (8004464 <RCM_ReadOngoingConv+0x50>)
 800441c:	7820      	ldrb	r0, [r4, #0]
 800441e:	4343      	muls	r3, r0
 8004420:	5c99      	ldrb	r1, [r3, r2]
 8004422:	2900      	cmp	r1, #0
 8004424:	d01b      	beq.n	800445e <RCM_ReadOngoingConv+0x4a>
  {
    status = RCM_NoInj_array[RCM_currentHandle].status;
    result = LL_ADC_IsActiveFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
    if (( valid == status ) || ( notvalid == status ) || ( 0U == result ))
 8004426:	2602      	movs	r6, #2
    result = LL_ADC_IsActiveFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 8004428:	490f      	ldr	r1, [pc, #60]	; (8004468 <RCM_ReadOngoingConv+0x54>)
 800442a:	0085      	lsls	r5, r0, #2
 800442c:	5869      	ldr	r1, [r5, r1]
    status = RCM_NoInj_array[RCM_currentHandle].status;
 800442e:	18d3      	adds	r3, r2, r3
    result = LL_ADC_IsActiveFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 8004430:	6809      	ldr	r1, [r1, #0]
    if (( valid == status ) || ( notvalid == status ) || ( 0U == result ))
 8004432:	785d      	ldrb	r5, [r3, #1]
  return (READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC));
 8004434:	680f      	ldr	r7, [r1, #0]
 8004436:	43b5      	bics	r5, r6
 8004438:	d00c      	beq.n	8004454 <RCM_ReadOngoingConv+0x40>
 800443a:	077f      	lsls	r7, r7, #29
 800443c:	d50a      	bpl.n	8004454 <RCM_ReadOngoingConv+0x40>
 800443e:	270f      	movs	r7, #15
 8004440:	6c0d      	ldr	r5, [r1, #64]	; 0x40
    else
    {
      /* Reading of ADC Converted Value */
      RCM_NoInj_array[RCM_currentHandle].value
                    = LL_ADC_REG_ReadConversionData12L(RCM_handle_array[RCM_currentHandle]->regADC);
      RCM_NoInj_array[RCM_currentHandle].status = valid;
 8004442:	705e      	strb	r6, [r3, #1]
 8004444:	43bd      	bics	r5, r7
                    = LL_ADC_REG_ReadConversionData12L(RCM_handle_array[RCM_currentHandle]->regADC);
 8004446:	805d      	strh	r5, [r3, #2]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
 8004448:	2303      	movs	r3, #3
 800444a:	68cd      	ldr	r5, [r1, #12]
 800444c:	439d      	bics	r5, r3
 800444e:	3b02      	subs	r3, #2
 8004450:	432b      	orrs	r3, r5
 8004452:	60cb      	str	r3, [r1, #12]
      /* Restore back DMA configuration */
      LL_ADC_REG_SetDMATransfer( RCM_handle_array[RCM_currentHandle]->regADC, LL_ADC_REG_DMA_TRANSFER_LIMITED );
    }

    /* Prepare next conversion */
    RCM_currentHandle = RCM_NoInj_array [RCM_currentHandle].next;
 8004454:	2306      	movs	r3, #6
 8004456:	4343      	muls	r3, r0
 8004458:	18d3      	adds	r3, r2, r3
 800445a:	795b      	ldrb	r3, [r3, #5]
 800445c:	7023      	strb	r3, [r4, #0]
    }
    else
    {
      /* Nothing to do */
    }
}
 800445e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004460:	20000838 	.word	0x20000838
 8004464:	20000818 	.word	0x20000818
 8004468:	2000083c 	.word	0x2000083c

0800446c <USART1_IRQHandler>:
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 800446c:	2240      	movs	r2, #64	; 0x40
/**
  * @brief  This function handles USART interrupt request.
  * @param  None
  */
void USART1_IRQHandler(void)
{
 800446e:	b510      	push	{r4, lr}
 8004470:	4c24      	ldr	r4, [pc, #144]	; (8004504 <USART1_IRQHandler+0x98>)
 8004472:	69e3      	ldr	r3, [r4, #28]
 8004474:	4213      	tst	r3, r2
 8004476:	d008      	beq.n	800448a <USART1_IRQHandler+0x1e>
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8004478:	2001      	movs	r0, #1
 800447a:	4923      	ldr	r1, [pc, #140]	; (8004508 <USART1_IRQHandler+0x9c>)
 800447c:	680b      	ldr	r3, [r1, #0]
 800447e:	4383      	bics	r3, r0
 8004480:	600b      	str	r3, [r1, #0]
    /* Disable the DMA channel to prepare the next chunck of data*/
    LL_DMA_DisableChannel(DMA_TX_A, DMACH_TX_A);
    LL_USART_ClearFlag_TC(USARTA);
    /* Data Sent by UART*/
    /* Need to free the buffer, and to check pending transfer*/
    ASPEP_HWDataTransmittedIT(&aspepOverUartA);
 8004482:	4822      	ldr	r0, [pc, #136]	; (800450c <USART1_IRQHandler+0xa0>)
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_TC(USART_TypeDef *USARTx)
{
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8004484:	6222      	str	r2, [r4, #32]
 8004486:	f7fc fb23 	bl	8000ad0 <ASPEP_HWDataTransmittedIT>
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 800448a:	2308      	movs	r3, #8
 800448c:	69e2      	ldr	r2, [r4, #28]
 800448e:	421a      	tst	r2, r3
 8004490:	d00b      	beq.n	80044aa <USART1_IRQHandler+0x3e>
  WRITE_REG(USARTx->ICR, USART_ICR_ORECF);
 8004492:	6223      	str	r3, [r4, #32]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004494:	f3ef 8210 	mrs	r2, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004498:	3b07      	subs	r3, #7
 800449a:	f383 8810 	msr	PRIMASK, r3
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_IDLE(USART_TypeDef *USARTx)
{
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 800449e:	6821      	ldr	r1, [r4, #0]
 80044a0:	330f      	adds	r3, #15
 80044a2:	430b      	orrs	r3, r1
 80044a4:	6023      	str	r3, [r4, #0]
 80044a6:	f382 8810 	msr	PRIMASK, r2
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_IDLE(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 80044aa:	2110      	movs	r1, #16
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 80044ac:	69e3      	ldr	r3, [r4, #28]
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 80044ae:	6822      	ldr	r2, [r4, #0]
 80044b0:	420a      	tst	r2, r1
 80044b2:	d026      	beq.n	8004502 <USART1_IRQHandler+0x96>

  activeIdleFlag = LL_USART_IsActiveFlag_IDLE(USARTA);
  isEnabledIdleFlag = LL_USART_IsEnabledIT_IDLE(USARTA);

  flags = activeIdleFlag & isEnabledIdleFlag;
  if (0U == flags)
 80044b4:	420b      	tst	r3, r1
 80044b6:	d024      	beq.n	8004502 <USART1_IRQHandler+0x96>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044b8:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044bc:	2201      	movs	r2, #1
 80044be:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 80044c2:	6823      	ldr	r3, [r4, #0]
 80044c4:	438b      	bics	r3, r1
 80044c6:	6023      	str	r3, [r4, #0]
 80044c8:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044cc:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044d0:	f382 8810 	msr	PRIMASK, r2
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableDMAReq_RX(USART_TypeDef *USARTx)
{
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_DMAR);
 80044d4:	2340      	movs	r3, #64	; 0x40
 80044d6:	68a1      	ldr	r1, [r4, #8]
 80044d8:	4399      	bics	r1, r3
 80044da:	60a1      	str	r1, [r4, #8]
 80044dc:	f380 8810 	msr	PRIMASK, r0
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(const USART_TypeDef *USARTx)
{
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 80044e0:	8ca1      	ldrh	r1, [r4, #36]	; 0x24
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044e2:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044e6:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 80044ea:	68a2      	ldr	r2, [r4, #8]
 80044ec:	4313      	orrs	r3, r2
 80044ee:	60a3      	str	r3, [r4, #8]
 80044f0:	f381 8810 	msr	PRIMASK, r1
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CTCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 80044f4:	2280      	movs	r2, #128	; 0x80
 80044f6:	4b06      	ldr	r3, [pc, #24]	; (8004510 <USART1_IRQHandler+0xa4>)
 80044f8:	0092      	lsls	r2, r2, #2
    LL_USART_DisableDMAReq_RX(USARTA);
    (void)LL_USART_ReceiveData8(USARTA);
    LL_USART_EnableDMAReq_RX(USARTA);
    /* Clear pending DMA TC to process only new received packet */
    LL_DMA_ClearFlag_TC(DMA_RX_A, DMACH_RX_A);
    ASPEP_HWReset(&aspepOverUartA);
 80044fa:	4804      	ldr	r0, [pc, #16]	; (800450c <USART1_IRQHandler+0xa0>)
 80044fc:	605a      	str	r2, [r3, #4]
 80044fe:	f7fc fbf3 	bl	8000ce8 <ASPEP_HWReset>
  }

  /* USER CODE BEGIN USART1_IRQHandler 1 */

  /* USER CODE END USART1_IRQHandler 1 */
}
 8004502:	bd10      	pop	{r4, pc}
 8004504:	40013800 	.word	0x40013800
 8004508:	4002001c 	.word	0x4002001c
 800450c:	20000370 	.word	0x20000370
 8004510:	40020000 	.word	0x40020000

08004514 <HardFault_Handler>:
/**
  * @brief  This function handles Hard Fault exception.
  * @param  None
  */
void HardFault_Handler(void)
{
 8004514:	b510      	push	{r4, lr}
 /* USER CODE BEGIN HardFault_IRQn 0 */

 /* USER CODE END HardFault_IRQn 0 */

  TSK_HardwareFaultTask();
 8004516:	f7fd fc95 	bl	8001e44 <TSK_HardwareFaultTask>

  /* Go to infinite loop when Hard Fault exception occurs */
  while (true)
 800451a:	e7fe      	b.n	800451a <HardFault_Handler+0x6>

0800451c <SysTick_Handler>:

 /* USER CODE END HardFault_IRQn 1 */
}

void SysTick_Handler(void)
{
 800451c:	b510      	push	{r4, lr}
#ifdef MC_HAL_IS_USED
static uint8_t SystickDividerCounter = SYSTICK_DIVIDER;
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  if (SystickDividerCounter == SYSTICK_DIVIDER)
 800451e:	4c0d      	ldr	r4, [pc, #52]	; (8004554 <SysTick_Handler+0x38>)
 8004520:	7823      	ldrb	r3, [r4, #0]
 8004522:	2b02      	cmp	r3, #2
 8004524:	d105      	bne.n	8004532 <SysTick_Handler+0x16>
  {
    HAL_IncTick();
 8004526:	f000 fadb 	bl	8004ae0 <HAL_IncTick>
    HAL_SYSTICK_IRQHandler();
 800452a:	f000 fc84 	bl	8004e36 <HAL_SYSTICK_IRQHandler>
    SystickDividerCounter = 0;
 800452e:	2300      	movs	r3, #0
 8004530:	7023      	strb	r3, [r4, #0]
  return ((NULL == DMAx) ? 0U : ((READ_BIT(DMAx->ISR,
 8004532:	2280      	movs	r2, #128	; 0x80
  else
  {
    /* Nothing to do */
  }

  SystickDividerCounter ++;
 8004534:	7823      	ldrb	r3, [r4, #0]
 8004536:	0092      	lsls	r2, r2, #2
 8004538:	3301      	adds	r3, #1
 800453a:	7023      	strb	r3, [r4, #0]
 800453c:	4b06      	ldr	r3, [pc, #24]	; (8004558 <SysTick_Handler+0x3c>)
 800453e:	6819      	ldr	r1, [r3, #0]
 8004540:	4211      	tst	r1, r2
 8004542:	d003      	beq.n	800454c <SysTick_Handler+0x30>
  /* Buffer is ready by the HW layer to be processed */
  /* NO DMA interrupt */
  if (LL_DMA_IsActiveFlag_TC(DMA_RX_A, DMACH_RX_A))
  {
    LL_DMA_ClearFlag_TC(DMA_RX_A, DMACH_RX_A);
    ASPEP_HWDataReceivedIT(&aspepOverUartA);
 8004544:	4805      	ldr	r0, [pc, #20]	; (800455c <SysTick_Handler+0x40>)
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CTCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 8004546:	605a      	str	r2, [r3, #4]
 8004548:	f7fc fb82 	bl	8000c50 <ASPEP_HWDataReceivedIT>
  }
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */

    MC_RunMotorControlTasks();
 800454c:	f7fd fc2e 	bl	8001dac <MC_RunMotorControlTasks>

  /* USER CODE BEGIN SysTick_IRQn 2 */

  /* USER CODE END SysTick_IRQn 2 */
}
 8004550:	bd10      	pop	{r4, pc}
 8004552:	46c0      	nop			; (mov r8, r8)
 8004554:	200003cc 	.word	0x200003cc
 8004558:	40020000 	.word	0x40020000
 800455c:	20000370 	.word	0x20000370

08004560 <EXTI4_15_IRQHandler>:
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval @note This bit is set when the selected edge event arrives on the interrupt
  */
__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine)
{
  return (uint32_t)(READ_BIT(EXTI->PR, ExtiLine));
 8004560:	2280      	movs	r2, #128	; 0x80
 8004562:	4b05      	ldr	r3, [pc, #20]	; (8004578 <EXTI4_15_IRQHandler+0x18>)
 8004564:	0212      	lsls	r2, r2, #8
 8004566:	6959      	ldr	r1, [r3, #20]

/**
  * @brief  This function handles Button IRQ on PIN PC15.
  */
void EXTI4_15_IRQHandler(void)
{
 8004568:	b510      	push	{r4, lr}
  /* USER CODE BEGIN START_STOP_BTN */
  if (LL_EXTI_ReadFlag_0_31(LL_EXTI_LINE_15))
 800456a:	4211      	tst	r1, r2
 800456c:	d002      	beq.n	8004574 <EXTI4_15_IRQHandler+0x14>
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->PR, ExtiLine);
 800456e:	615a      	str	r2, [r3, #20]
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_15);
    (void)UI_HandleStartStopButton_cb();
 8004570:	f7fd fc74 	bl	8001e5c <UI_HandleStartStopButton_cb>
  else
  {
    /* Nothing to do */
  }

}
 8004574:	bd10      	pop	{r4, pc}
 8004576:	46c0      	nop			; (mov r8, r8)
 8004578:	40010400 	.word	0x40010400

0800457c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800457c:	2101      	movs	r1, #1
 800457e:	4b0a      	ldr	r3, [pc, #40]	; (80045a8 <HAL_MspInit+0x2c>)
{
 8004580:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004582:	699a      	ldr	r2, [r3, #24]
 8004584:	430a      	orrs	r2, r1
 8004586:	619a      	str	r2, [r3, #24]
 8004588:	699a      	ldr	r2, [r3, #24]
 800458a:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 800458c:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800458e:	9200      	str	r2, [sp, #0]
 8004590:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004592:	69da      	ldr	r2, [r3, #28]
 8004594:	0549      	lsls	r1, r1, #21
 8004596:	430a      	orrs	r2, r1
 8004598:	61da      	str	r2, [r3, #28]
 800459a:	69db      	ldr	r3, [r3, #28]
 800459c:	400b      	ands	r3, r1
 800459e:	9301      	str	r3, [sp, #4]
 80045a0:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80045a2:	b002      	add	sp, #8
 80045a4:	4770      	bx	lr
 80045a6:	46c0      	nop			; (mov r8, r8)
 80045a8:	40021000 	.word	0x40021000

080045ac <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80045ac:	b570      	push	{r4, r5, r6, lr}
 80045ae:	0005      	movs	r5, r0
 80045b0:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045b2:	2214      	movs	r2, #20
 80045b4:	2100      	movs	r1, #0
 80045b6:	a803      	add	r0, sp, #12
 80045b8:	f002 f8c7 	bl	800674a <memset>
  if(hadc->Instance==ADC1)
 80045bc:	4b1c      	ldr	r3, [pc, #112]	; (8004630 <HAL_ADC_MspInit+0x84>)
 80045be:	682a      	ldr	r2, [r5, #0]
 80045c0:	429a      	cmp	r2, r3
 80045c2:	d133      	bne.n	800462c <HAL_ADC_MspInit+0x80>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80045c4:	2180      	movs	r1, #128	; 0x80
 80045c6:	4b1b      	ldr	r3, [pc, #108]	; (8004634 <HAL_ADC_MspInit+0x88>)
 80045c8:	0089      	lsls	r1, r1, #2
 80045ca:	699a      	ldr	r2, [r3, #24]
    PA5     ------> ADC_IN5
    */
    GPIO_InitStruct.Pin = M1_CURR_AMPL_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(M1_CURR_AMPL_GPIO_Port, &GPIO_InitStruct);
 80045cc:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_ADC1_CLK_ENABLE();
 80045ce:	430a      	orrs	r2, r1
 80045d0:	619a      	str	r2, [r3, #24]
 80045d2:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Pin = M1_CURR_AMPL_Pin;
 80045d4:	2620      	movs	r6, #32
    __HAL_RCC_ADC1_CLK_ENABLE();
 80045d6:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80045d8:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_ADC1_CLK_ENABLE();
 80045da:	9201      	str	r2, [sp, #4]
 80045dc:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80045de:	695a      	ldr	r2, [r3, #20]
 80045e0:	0289      	lsls	r1, r1, #10
 80045e2:	430a      	orrs	r2, r1
 80045e4:	615a      	str	r2, [r3, #20]
 80045e6:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(M1_CURR_AMPL_GPIO_Port, &GPIO_InitStruct);
 80045e8:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80045ea:	400b      	ands	r3, r1
 80045ec:	9302      	str	r3, [sp, #8]
 80045ee:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80045f0:	2303      	movs	r3, #3
    HAL_GPIO_Init(M1_CURR_AMPL_GPIO_Port, &GPIO_InitStruct);
 80045f2:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80045f4:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pin = M1_CURR_AMPL_Pin;
 80045f6:	9603      	str	r6, [sp, #12]
    HAL_GPIO_Init(M1_CURR_AMPL_GPIO_Port, &GPIO_InitStruct);
 80045f8:	f000 fc54 	bl	8004ea4 <HAL_GPIO_Init>
    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 80045fc:	2280      	movs	r2, #128	; 0x80
    hdma_adc.Instance = DMA1_Channel1;
 80045fe:	4c0e      	ldr	r4, [pc, #56]	; (8004638 <HAL_ADC_MspInit+0x8c>)
 8004600:	4b0e      	ldr	r3, [pc, #56]	; (800463c <HAL_ADC_MspInit+0x90>)
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8004602:	60e2      	str	r2, [r4, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004604:	1892      	adds	r2, r2, r2
 8004606:	6122      	str	r2, [r4, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004608:	2280      	movs	r2, #128	; 0x80
    hdma_adc.Instance = DMA1_Channel1;
 800460a:	6023      	str	r3, [r4, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800460c:	2300      	movs	r3, #0
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800460e:	00d2      	lsls	r2, r2, #3
    hdma_adc.Init.Mode = DMA_CIRCULAR;
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8004610:	0020      	movs	r0, r4
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004612:	6063      	str	r3, [r4, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8004614:	60a3      	str	r3, [r4, #8]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004616:	6162      	str	r2, [r4, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8004618:	61a6      	str	r6, [r4, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 800461a:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 800461c:	f000 fc10 	bl	8004e40 <HAL_DMA_Init>
 8004620:	2800      	cmp	r0, #0
 8004622:	d001      	beq.n	8004628 <HAL_ADC_MspInit+0x7c>
    {
      Error_Handler();
 8004624:	f7fd f8cc 	bl	80017c0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8004628:	632c      	str	r4, [r5, #48]	; 0x30
 800462a:	6265      	str	r5, [r4, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800462c:	b008      	add	sp, #32
 800462e:	bd70      	pop	{r4, r5, r6, pc}
 8004630:	40012400 	.word	0x40012400
 8004634:	40021000 	.word	0x40021000
 8004638:	20000438 	.word	0x20000438
 800463c:	40020008 	.word	0x40020008

08004640 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004640:	b537      	push	{r0, r1, r2, r4, r5, lr}
  if(htim_pwm->Instance==TIM1)
 8004642:	4b25      	ldr	r3, [pc, #148]	; (80046d8 <HAL_TIM_PWM_MspInit+0x98>)
 8004644:	6802      	ldr	r2, [r0, #0]
{
 8004646:	0005      	movs	r5, r0
  if(htim_pwm->Instance==TIM1)
 8004648:	429a      	cmp	r2, r3
 800464a:	d144      	bne.n	80046d6 <HAL_TIM_PWM_MspInit+0x96>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800464c:	2180      	movs	r1, #128	; 0x80
 800464e:	4b23      	ldr	r3, [pc, #140]	; (80046dc <HAL_TIM_PWM_MspInit+0x9c>)
 8004650:	0109      	lsls	r1, r1, #4
 8004652:	699a      	ldr	r2, [r3, #24]

    /* TIM1 DMA Init */
    /* TIM1_CH4_TRIG_COM Init */
    hdma_tim1_ch4_trig_com.Instance = DMA1_Channel4;
 8004654:	4c22      	ldr	r4, [pc, #136]	; (80046e0 <HAL_TIM_PWM_MspInit+0xa0>)
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004656:	430a      	orrs	r2, r1
 8004658:	619a      	str	r2, [r3, #24]
 800465a:	699b      	ldr	r3, [r3, #24]
    hdma_tim1_ch4_trig_com.Init.MemInc = DMA_MINC_ENABLE;
    hdma_tim1_ch4_trig_com.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_tim1_ch4_trig_com.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_tim1_ch4_trig_com.Init.Mode = DMA_CIRCULAR;
    hdma_tim1_ch4_trig_com.Init.Priority = DMA_PRIORITY_HIGH;
    if (HAL_DMA_Init(&hdma_tim1_ch4_trig_com) != HAL_OK)
 800465c:	0020      	movs	r0, r4
    __HAL_RCC_TIM1_CLK_ENABLE();
 800465e:	400b      	ands	r3, r1
 8004660:	9301      	str	r3, [sp, #4]
 8004662:	9b01      	ldr	r3, [sp, #4]
    hdma_tim1_ch4_trig_com.Instance = DMA1_Channel4;
 8004664:	4b1f      	ldr	r3, [pc, #124]	; (80046e4 <HAL_TIM_PWM_MspInit+0xa4>)
 8004666:	6023      	str	r3, [r4, #0]
    hdma_tim1_ch4_trig_com.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004668:	2310      	movs	r3, #16
 800466a:	6063      	str	r3, [r4, #4]
    hdma_tim1_ch4_trig_com.Init.PeriphInc = DMA_PINC_DISABLE;
 800466c:	2300      	movs	r3, #0
 800466e:	60a3      	str	r3, [r4, #8]
    hdma_tim1_ch4_trig_com.Init.MemInc = DMA_MINC_ENABLE;
 8004670:	3380      	adds	r3, #128	; 0x80
 8004672:	60e3      	str	r3, [r4, #12]
    hdma_tim1_ch4_trig_com.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004674:	3380      	adds	r3, #128	; 0x80
 8004676:	6123      	str	r3, [r4, #16]
    hdma_tim1_ch4_trig_com.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004678:	2380      	movs	r3, #128	; 0x80
 800467a:	00db      	lsls	r3, r3, #3
 800467c:	6163      	str	r3, [r4, #20]
    hdma_tim1_ch4_trig_com.Init.Mode = DMA_CIRCULAR;
 800467e:	2320      	movs	r3, #32
 8004680:	61a3      	str	r3, [r4, #24]
    hdma_tim1_ch4_trig_com.Init.Priority = DMA_PRIORITY_HIGH;
 8004682:	2380      	movs	r3, #128	; 0x80
 8004684:	019b      	lsls	r3, r3, #6
 8004686:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_tim1_ch4_trig_com) != HAL_OK)
 8004688:	f000 fbda 	bl	8004e40 <HAL_DMA_Init>
 800468c:	2800      	cmp	r0, #0
 800468e:	d001      	beq.n	8004694 <HAL_TIM_PWM_MspInit+0x54>
    {
      Error_Handler();
 8004690:	f7fd f896 	bl	80017c0 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC4],hdma_tim1_ch4_trig_com);
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_TRIGGER],hdma_tim1_ch4_trig_com);
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_COMMUTATION],hdma_tim1_ch4_trig_com);

    /* TIM1_CH3_UP Init */
    hdma_tim1_ch3_up.Instance = DMA1_Channel5;
 8004694:	4b14      	ldr	r3, [pc, #80]	; (80046e8 <HAL_TIM_PWM_MspInit+0xa8>)
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC4],hdma_tim1_ch4_trig_com);
 8004696:	632c      	str	r4, [r5, #48]	; 0x30
 8004698:	6265      	str	r5, [r4, #36]	; 0x24
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_TRIGGER],hdma_tim1_ch4_trig_com);
 800469a:	63ac      	str	r4, [r5, #56]	; 0x38
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_COMMUTATION],hdma_tim1_ch4_trig_com);
 800469c:	636c      	str	r4, [r5, #52]	; 0x34
    hdma_tim1_ch3_up.Instance = DMA1_Channel5;
 800469e:	4c13      	ldr	r4, [pc, #76]	; (80046ec <HAL_TIM_PWM_MspInit+0xac>)
 80046a0:	6023      	str	r3, [r4, #0]
    hdma_tim1_ch3_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80046a2:	2310      	movs	r3, #16
 80046a4:	6063      	str	r3, [r4, #4]
    hdma_tim1_ch3_up.Init.PeriphInc = DMA_PINC_DISABLE;
 80046a6:	2300      	movs	r3, #0
 80046a8:	60a3      	str	r3, [r4, #8]
    hdma_tim1_ch3_up.Init.MemInc = DMA_MINC_ENABLE;
 80046aa:	3380      	adds	r3, #128	; 0x80
 80046ac:	60e3      	str	r3, [r4, #12]
    hdma_tim1_ch3_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80046ae:	3380      	adds	r3, #128	; 0x80
 80046b0:	6123      	str	r3, [r4, #16]
    hdma_tim1_ch3_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80046b2:	2380      	movs	r3, #128	; 0x80
 80046b4:	00db      	lsls	r3, r3, #3
 80046b6:	6163      	str	r3, [r4, #20]
    hdma_tim1_ch3_up.Init.Mode = DMA_CIRCULAR;
 80046b8:	2320      	movs	r3, #32
 80046ba:	61a3      	str	r3, [r4, #24]
    hdma_tim1_ch3_up.Init.Priority = DMA_PRIORITY_HIGH;
 80046bc:	2380      	movs	r3, #128	; 0x80
    if (HAL_DMA_Init(&hdma_tim1_ch3_up) != HAL_OK)
 80046be:	0020      	movs	r0, r4
    hdma_tim1_ch3_up.Init.Priority = DMA_PRIORITY_HIGH;
 80046c0:	019b      	lsls	r3, r3, #6
 80046c2:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_tim1_ch3_up) != HAL_OK)
 80046c4:	f000 fbbc 	bl	8004e40 <HAL_DMA_Init>
 80046c8:	2800      	cmp	r0, #0
 80046ca:	d001      	beq.n	80046d0 <HAL_TIM_PWM_MspInit+0x90>
    {
      Error_Handler();
 80046cc:	f7fd f878 	bl	80017c0 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC3],hdma_tim1_ch3_up);
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_ch3_up);
 80046d0:	622c      	str	r4, [r5, #32]
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC3],hdma_tim1_ch3_up);
 80046d2:	62ec      	str	r4, [r5, #44]	; 0x2c
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_ch3_up);
 80046d4:	6265      	str	r5, [r4, #36]	; 0x24
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80046d6:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
 80046d8:	40012c00 	.word	0x40012c00
 80046dc:	40021000 	.word	0x40021000
 80046e0:	200004c0 	.word	0x200004c0
 80046e4:	40020044 	.word	0x40020044
 80046e8:	40020058 	.word	0x40020058
 80046ec:	2000047c 	.word	0x2000047c

080046f0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80046f0:	b510      	push	{r4, lr}
 80046f2:	0004      	movs	r4, r0
 80046f4:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046f6:	2214      	movs	r2, #20
 80046f8:	2100      	movs	r1, #0
 80046fa:	a803      	add	r0, sp, #12
 80046fc:	f002 f825 	bl	800674a <memset>
  if(htim_base->Instance==TIM2)
 8004700:	2380      	movs	r3, #128	; 0x80
 8004702:	6822      	ldr	r2, [r4, #0]
 8004704:	05db      	lsls	r3, r3, #23
 8004706:	429a      	cmp	r2, r3
 8004708:	d11d      	bne.n	8004746 <HAL_TIM_Base_MspInit+0x56>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800470a:	2101      	movs	r1, #1
 800470c:	4b0f      	ldr	r3, [pc, #60]	; (800474c <HAL_TIM_Base_MspInit+0x5c>)
    GPIO_InitStruct.Pin = M1_HALL_H1_Pin|M1_HALL_H2_Pin|M1_HALL_H3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800470e:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004710:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004712:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004714:	430a      	orrs	r2, r1
 8004716:	61da      	str	r2, [r3, #28]
 8004718:	69da      	ldr	r2, [r3, #28]
 800471a:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800471c:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_TIM2_CLK_ENABLE();
 800471e:	9201      	str	r2, [sp, #4]
 8004720:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004722:	695a      	ldr	r2, [r3, #20]
 8004724:	0289      	lsls	r1, r1, #10
 8004726:	430a      	orrs	r2, r1
 8004728:	615a      	str	r2, [r3, #20]
 800472a:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800472c:	2203      	movs	r2, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800472e:	400b      	ands	r3, r1
 8004730:	9302      	str	r3, [sp, #8]
 8004732:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = M1_HALL_H1_Pin|M1_HALL_H2_Pin|M1_HALL_H3_Pin;
 8004734:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004736:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = M1_HALL_H1_Pin|M1_HALL_H2_Pin|M1_HALL_H3_Pin;
 8004738:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800473a:	3b05      	subs	r3, #5
 800473c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800473e:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8004740:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004742:	f000 fbaf 	bl	8004ea4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8004746:	b008      	add	sp, #32
 8004748:	bd10      	pop	{r4, pc}
 800474a:	46c0      	nop			; (mov r8, r8)
 800474c:	40021000 	.word	0x40021000

08004750 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004750:	b570      	push	{r4, r5, r6, lr}
 8004752:	0004      	movs	r4, r0
 8004754:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004756:	2214      	movs	r2, #20
 8004758:	2100      	movs	r1, #0
 800475a:	a803      	add	r0, sp, #12
 800475c:	f001 fff5 	bl	800674a <memset>
  if(htim->Instance==TIM1)
 8004760:	4b19      	ldr	r3, [pc, #100]	; (80047c8 <HAL_TIM_MspPostInit+0x78>)
 8004762:	6822      	ldr	r2, [r4, #0]
 8004764:	429a      	cmp	r2, r3
 8004766:	d12c      	bne.n	80047c2 <HAL_TIM_MspPostInit+0x72>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004768:	2180      	movs	r1, #128	; 0x80
 800476a:	4b18      	ldr	r3, [pc, #96]	; (80047cc <HAL_TIM_MspPostInit+0x7c>)
 800476c:	02c9      	lsls	r1, r1, #11
 800476e:	695a      	ldr	r2, [r3, #20]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin|M1_PWM_VL_Pin|M1_PWM_WL_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004770:	2402      	movs	r4, #2
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004772:	430a      	orrs	r2, r1
 8004774:	615a      	str	r2, [r3, #20]
 8004776:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004778:	2601      	movs	r6, #1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800477a:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800477c:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800477e:	9201      	str	r2, [sp, #4]
 8004780:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004782:	695a      	ldr	r2, [r3, #20]
 8004784:	0289      	lsls	r1, r1, #10
 8004786:	430a      	orrs	r2, r1
 8004788:	615a      	str	r2, [r3, #20]
 800478a:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800478c:	2503      	movs	r5, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800478e:	400b      	ands	r3, r1
 8004790:	9302      	str	r3, [sp, #8]
 8004792:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin|M1_PWM_VL_Pin|M1_PWM_WL_Pin;
 8004794:	23e0      	movs	r3, #224	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004796:	480e      	ldr	r0, [pc, #56]	; (80047d0 <HAL_TIM_MspPostInit+0x80>)
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin|M1_PWM_VL_Pin|M1_PWM_WL_Pin;
 8004798:	021b      	lsls	r3, r3, #8
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800479a:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin|M1_PWM_VL_Pin|M1_PWM_WL_Pin;
 800479c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800479e:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80047a0:	9605      	str	r6, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80047a2:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80047a4:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047a6:	f000 fb7d 	bl	8004ea4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 80047aa:	23e0      	movs	r3, #224	; 0xe0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047ac:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 80047ae:	00db      	lsls	r3, r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047b0:	a903      	add	r1, sp, #12
 80047b2:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 80047b4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047b6:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80047b8:	9605      	str	r6, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80047ba:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80047bc:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047be:	f000 fb71 	bl	8004ea4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80047c2:	b008      	add	sp, #32
 80047c4:	bd70      	pop	{r4, r5, r6, pc}
 80047c6:	46c0      	nop			; (mov r8, r8)
 80047c8:	40012c00 	.word	0x40012c00
 80047cc:	40021000 	.word	0x40021000
 80047d0:	48000400 	.word	0x48000400

080047d4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80047d4:	b530      	push	{r4, r5, lr}
 80047d6:	0005      	movs	r5, r0
 80047d8:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047da:	2214      	movs	r2, #20
 80047dc:	2100      	movs	r1, #0
 80047de:	a803      	add	r0, sp, #12
 80047e0:	f001 ffb3 	bl	800674a <memset>
  if(huart->Instance==USART1)
 80047e4:	4b25      	ldr	r3, [pc, #148]	; (800487c <HAL_UART_MspInit+0xa8>)
 80047e6:	682a      	ldr	r2, [r5, #0]
 80047e8:	429a      	cmp	r2, r3
 80047ea:	d145      	bne.n	8004878 <HAL_UART_MspInit+0xa4>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80047ec:	2180      	movs	r1, #128	; 0x80
 80047ee:	4b24      	ldr	r3, [pc, #144]	; (8004880 <HAL_UART_MspInit+0xac>)
 80047f0:	01c9      	lsls	r1, r1, #7
 80047f2:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047f4:	4823      	ldr	r0, [pc, #140]	; (8004884 <HAL_UART_MspInit+0xb0>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80047f6:	430a      	orrs	r2, r1
 80047f8:	619a      	str	r2, [r3, #24]
 80047fa:	699a      	ldr	r2, [r3, #24]
 80047fc:	400a      	ands	r2, r1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80047fe:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_USART1_CLK_ENABLE();
 8004800:	9201      	str	r2, [sp, #4]
 8004802:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004804:	695a      	ldr	r2, [r3, #20]
 8004806:	02c9      	lsls	r1, r1, #11
 8004808:	430a      	orrs	r2, r1
 800480a:	615a      	str	r2, [r3, #20]
 800480c:	695b      	ldr	r3, [r3, #20]
 800480e:	400b      	ands	r3, r1
 8004810:	9302      	str	r3, [sp, #8]
 8004812:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8004814:	23c0      	movs	r3, #192	; 0xc0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004816:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8004818:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800481a:	3bbe      	subs	r3, #190	; 0xbe
 800481c:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800481e:	f000 fb41 	bl	8004ea4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel3;
 8004822:	4c19      	ldr	r4, [pc, #100]	; (8004888 <HAL_UART_MspInit+0xb4>)
 8004824:	4b19      	ldr	r3, [pc, #100]	; (800488c <HAL_UART_MspInit+0xb8>)
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004826:	2280      	movs	r2, #128	; 0x80
    hdma_usart1_rx.Instance = DMA1_Channel3;
 8004828:	6023      	str	r3, [r4, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800482a:	2300      	movs	r3, #0
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800482c:	0020      	movs	r0, r4
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800482e:	6063      	str	r3, [r4, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004830:	60a3      	str	r3, [r4, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004832:	60e2      	str	r2, [r4, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004834:	6123      	str	r3, [r4, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004836:	6163      	str	r3, [r4, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8004838:	61a3      	str	r3, [r4, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800483a:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800483c:	f000 fb00 	bl	8004e40 <HAL_DMA_Init>
 8004840:	2800      	cmp	r0, #0
 8004842:	d001      	beq.n	8004848 <HAL_UART_MspInit+0x74>
    {
      Error_Handler();
 8004844:	f7fc ffbc 	bl	80017c0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8004848:	4b11      	ldr	r3, [pc, #68]	; (8004890 <HAL_UART_MspInit+0xbc>)
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800484a:	676c      	str	r4, [r5, #116]	; 0x74
 800484c:	6265      	str	r5, [r4, #36]	; 0x24
    hdma_usart1_tx.Instance = DMA1_Channel2;
 800484e:	4c11      	ldr	r4, [pc, #68]	; (8004894 <HAL_UART_MspInit+0xc0>)
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004850:	2280      	movs	r2, #128	; 0x80
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8004852:	6023      	str	r3, [r4, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004854:	2310      	movs	r3, #16
 8004856:	6063      	str	r3, [r4, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004858:	2300      	movs	r3, #0
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800485a:	0020      	movs	r0, r4
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800485c:	60a3      	str	r3, [r4, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800485e:	60e2      	str	r2, [r4, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004860:	6123      	str	r3, [r4, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004862:	6163      	str	r3, [r4, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8004864:	61a3      	str	r3, [r4, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004866:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8004868:	f000 faea 	bl	8004e40 <HAL_DMA_Init>
 800486c:	2800      	cmp	r0, #0
 800486e:	d001      	beq.n	8004874 <HAL_UART_MspInit+0xa0>
    {
      Error_Handler();
 8004870:	f7fc ffa6 	bl	80017c0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8004874:	672c      	str	r4, [r5, #112]	; 0x70
 8004876:	6265      	str	r5, [r4, #36]	; 0x24
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8004878:	b009      	add	sp, #36	; 0x24
 800487a:	bd30      	pop	{r4, r5, pc}
 800487c:	40013800 	.word	0x40013800
 8004880:	40021000 	.word	0x40021000
 8004884:	48000400 	.word	0x48000400
 8004888:	20000504 	.word	0x20000504
 800488c:	40020030 	.word	0x40020030
 8004890:	4002001c 	.word	0x4002001c
 8004894:	20000548 	.word	0x20000548

08004898 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004898:	e7fe      	b.n	8004898 <NMI_Handler>

0800489a <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800489a:	4770      	bx	lr

0800489c <DMA1_Channel1_IRQHandler>:
  /* USER CODE BEGIN CURRENT_REGULATION_IRQn 0 */

  /* USER CODE END CURRENT_REGULATION_IRQn 0 */

  /* Clear Flags */
  DMA1->IFCR = (LL_DMA_ISR_GIF1|LL_DMA_ISR_TCIF1|LL_DMA_ISR_HTIF1);
 800489c:	2207      	movs	r2, #7
{
 800489e:	b510      	push	{r4, lr}
  DMA1->IFCR = (LL_DMA_ISR_GIF1|LL_DMA_ISR_TCIF1|LL_DMA_ISR_HTIF1);
 80048a0:	4b02      	ldr	r3, [pc, #8]	; (80048ac <DMA1_Channel1_IRQHandler+0x10>)
 80048a2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN CURRENT_REGULATION_IRQn 1 */

  /* USER CODE END CURRENT_REGULATION_IRQn 1 */
  TSK_HighFrequencyTask();
 80048a4:	f7fd fa4c 	bl	8001d40 <TSK_HighFrequencyTask>

  /* USER CODE BEGIN CURRENT_REGULATION_IRQn 2 */

  /* USER CODE END CURRENT_REGULATION_IRQn 2 */
}
 80048a8:	bd10      	pop	{r4, pc}
 80048aa:	46c0      	nop			; (mov r8, r8)
 80048ac:	40020000 	.word	0x40020000

080048b0 <TIM1_BRK_UP_TRG_COM_IRQHandler>:
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80048b0:	2301      	movs	r3, #1
/**
  * @brief  This function handles first motor TIMx Update, Break-in interrupt request.
  * @param  None
  */
void TIMx_UP_BRK_M1_IRQHandler(void)
{
 80048b2:	b510      	push	{r4, lr}
 80048b4:	4c0d      	ldr	r4, [pc, #52]	; (80048ec <TIM1_BRK_UP_TRG_COM_IRQHandler+0x3c>)
 80048b6:	6922      	ldr	r2, [r4, #16]
 80048b8:	421a      	tst	r2, r3
 80048ba:	d008      	beq.n	80048ce <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1e>
  return ((READ_BIT(TIMx->DIER, TIM_DIER_UIE) == (TIM_DIER_UIE)) ? 1UL : 0UL);
 80048bc:	68e2      	ldr	r2, [r4, #12]
 80048be:	421a      	tst	r2, r3
 80048c0:	d005      	beq.n	80048ce <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1e>

  /* USER CODE END TIMx_UP_BRK_M1_IRQn 0 */

  if(LL_TIM_IsActiveFlag_UPDATE(TIM1) && LL_TIM_IsEnabledIT_UPDATE(TIM1))
  {
    R1_TIM1_UP_IRQHandler(&PWM_Handle_M1);
 80048c2:	480b      	ldr	r0, [pc, #44]	; (80048f0 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x40>)
 80048c4:	f7fe ff8c 	bl	80037e0 <R1_TIM1_UP_IRQHandler>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80048c8:	2302      	movs	r3, #2
 80048ca:	425b      	negs	r3, r3
 80048cc:	6123      	str	r3, [r4, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_BIF) == (TIM_SR_BIF)) ? 1UL : 0UL);
 80048ce:	2380      	movs	r3, #128	; 0x80
 80048d0:	6922      	ldr	r2, [r4, #16]
 80048d2:	421a      	tst	r2, r3
 80048d4:	d009      	beq.n	80048ea <TIM1_BRK_UP_TRG_COM_IRQHandler+0x3a>
  return ((READ_BIT(TIMx->DIER, TIM_DIER_BIE) == (TIM_DIER_BIE)) ? 1UL : 0UL);
 80048d6:	68e2      	ldr	r2, [r4, #12]
 80048d8:	421a      	tst	r2, r3
 80048da:	d006      	beq.n	80048ea <TIM1_BRK_UP_TRG_COM_IRQHandler+0x3a>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 80048dc:	3b02      	subs	r3, #2
 80048de:	3bff      	subs	r3, #255	; 0xff
  }

  if(LL_TIM_IsActiveFlag_BRK(TIM1) && LL_TIM_IsEnabledIT_BRK(TIM1))
  {
    LL_TIM_ClearFlag_BRK(TIM1);
    PWMC_OVP_Handler(&PWM_Handle_M1._Super, TIM1);
 80048e0:	4803      	ldr	r0, [pc, #12]	; (80048f0 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x40>)
 80048e2:	4902      	ldr	r1, [pc, #8]	; (80048ec <TIM1_BRK_UP_TRG_COM_IRQHandler+0x3c>)
 80048e4:	6123      	str	r3, [r4, #16]
 80048e6:	f7fe f86e 	bl	80029c6 <PWMC_OVP_Handler>
  }

  /* USER CODE BEGIN TIMx_UP_BRK_M1_IRQn 1 */

  /* USER CODE END TIMx_UP_BRK_M1_IRQn 1 */
}
 80048ea:	bd10      	pop	{r4, pc}
 80048ec:	40012c00 	.word	0x40012c00
 80048f0:	200001a0 	.word	0x200001a0

080048f4 <DMA1_Channel4_5_IRQHandler>:
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF5) == (DMA_ISR_TCIF5));
 80048f4:	2280      	movs	r2, #128	; 0x80
 80048f6:	4b05      	ldr	r3, [pc, #20]	; (800490c <DMA1_Channel4_5_IRQHandler+0x18>)
 80048f8:	0292      	lsls	r2, r2, #10
 80048fa:	6819      	ldr	r1, [r3, #0]
  * @brief  This function handles first motor DMAx TC interrupt request.
  *         Required only for R1 with rep rate > 1
  * @param  None
  */
void DMAx_R1_M1_IRQHandler(void)
{
 80048fc:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMAx_R1_M1_IRQn 0 */

  /* USER CODE END DMAx_R1_M1_IRQn 0 */

  if (LL_DMA_IsActiveFlag_TC5(DMA1))
 80048fe:	4211      	tst	r1, r2
 8004900:	d003      	beq.n	800490a <DMA1_Channel4_5_IRQHandler+0x16>
  {
    LL_DMA_ClearFlag_TC5(DMA1);
    R1_DMAx_TC_IRQHandler(&PWM_Handle_M1);
 8004902:	4803      	ldr	r0, [pc, #12]	; (8004910 <DMA1_Channel4_5_IRQHandler+0x1c>)
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF5);
 8004904:	605a      	str	r2, [r3, #4]
 8004906:	f7fe ff89 	bl	800381c <R1_DMAx_TC_IRQHandler>
  }

  /* USER CODE BEGIN DMAx_R1_M1_IRQn 1 */

  /* USER CODE END DMAx_R1_M1_IRQn 1 */
}
 800490a:	bd10      	pop	{r4, pc}
 800490c:	40020000 	.word	0x40020000
 8004910:	200001a0 	.word	0x200001a0

08004914 <TIM2_IRQHandler>:
/**
  * @brief  This function handles TIMx global interrupt request for M1 Speed Sensor.
  * @param  None
  */
void SPD_TIM_M1_IRQHandler(void)
{
 8004914:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SPD_TIM_M1_IRQn 0 */

  /* USER CODE END SPD_TIM_M1_IRQn 0 */

  /* HALL Timer Update IT always enabled, no need to check enable UPDATE state */
  if (LL_TIM_IsActiveFlag_UPDATE(HALL_M1.TIMx) != 0)
 8004916:	4c0b      	ldr	r4, [pc, #44]	; (8004944 <TIM2_IRQHandler+0x30>)
 8004918:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800491a:	691a      	ldr	r2, [r3, #16]
 800491c:	07d2      	lsls	r2, r2, #31
 800491e:	d505      	bpl.n	800492c <TIM2_IRQHandler+0x18>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8004920:	2202      	movs	r2, #2
 8004922:	4252      	negs	r2, r2
  {
    LL_TIM_ClearFlag_UPDATE(HALL_M1.TIMx);
    HALL_TIMx_UP_IRQHandler(&HALL_M1);
 8004924:	0020      	movs	r0, r4
 8004926:	611a      	str	r2, [r3, #16]
 8004928:	f7fc fcfc 	bl	8001324 <HALL_TIMx_UP_IRQHandler>
  {
    /* Nothing to do */
  }

  /* HALL Timer CC1 IT always enabled, no need to check enable CC1 state */
  if (LL_TIM_IsActiveFlag_CC1 (HALL_M1.TIMx))
 800492c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 800492e:	691a      	ldr	r2, [r3, #16]
 8004930:	0792      	lsls	r2, r2, #30
 8004932:	d505      	bpl.n	8004940 <TIM2_IRQHandler+0x2c>
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8004934:	2203      	movs	r2, #3
 8004936:	4252      	negs	r2, r2
  {
    LL_TIM_ClearFlag_CC1(HALL_M1.TIMx);
    HALL_TIMx_CC_IRQHandler(&HALL_M1);
 8004938:	0020      	movs	r0, r4
 800493a:	611a      	str	r2, [r3, #16]
 800493c:	f7fc fb90 	bl	8001060 <HALL_TIMx_CC_IRQHandler>
  }

  /* USER CODE BEGIN SPD_TIM_M1_IRQn 1 */

  /* USER CODE END SPD_TIM_M1_IRQn 1 */
}
 8004940:	bd10      	pop	{r4, pc}
 8004942:	46c0      	nop			; (mov r8, r8)
 8004944:	20000004 	.word	0x20000004

08004948 <UASPEP_TX_INIT>:
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8004948:	2240      	movs	r2, #64	; 0x40
  }
  else
  {
#endif
    /* Enable DMA UART */
    LL_USART_ClearFlag_TC(pHandle->USARTx);
 800494a:	6803      	ldr	r3, [r0, #0]
{
 800494c:	b530      	push	{r4, r5, lr}
 800494e:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004950:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004954:	2401      	movs	r4, #1
 8004956:	f384 8810 	msr	PRIMASK, r4
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TCIE);
 800495a:	6819      	ldr	r1, [r3, #0]
 800495c:	4311      	orrs	r1, r2
 800495e:	6019      	str	r1, [r3, #0]
 8004960:	f385 8810 	msr	PRIMASK, r5
    LL_USART_EnableIT_TC(pHandle->USARTx);

    /* Enable DMA UART to start the TX request */
    LL_USART_EnableDMAReq_TX(pHandle->USARTx);
 8004964:	6801      	ldr	r1, [r0, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004966:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800496a:	f384 8810 	msr	PRIMASK, r4
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 800496e:	2380      	movs	r3, #128	; 0x80
 8004970:	688c      	ldr	r4, [r1, #8]
 8004972:	4323      	orrs	r3, r4
 8004974:	608b      	str	r3, [r1, #8]
 8004976:	f385 8810 	msr	PRIMASK, r5

    /* Write the USART_TDR register address in the DMA control register to configure it as
     * the destination of the transfer */
    //cstat !MISRAC2012-Rule-11.4
    LL_DMA_SetPeriphAddress(pHandle->txDMA, pHandle->txChannel, (uint32_t)&pHandle->USARTx->TDR);
 800497a:	6801      	ldr	r1, [r0, #0]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress);
 800497c:	6905      	ldr	r5, [r0, #16]
 800497e:	000c      	movs	r4, r1
 8004980:	4b04      	ldr	r3, [pc, #16]	; (8004994 <UASPEP_TX_INIT+0x4c>)
 8004982:	3428      	adds	r4, #40	; 0x28
 8004984:	195b      	adds	r3, r3, r5
 8004986:	3b01      	subs	r3, #1
 8004988:	781d      	ldrb	r5, [r3, #0]
 800498a:	6883      	ldr	r3, [r0, #8]
 800498c:	195b      	adds	r3, r3, r5
 800498e:	609c      	str	r4, [r3, #8]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8004990:	620a      	str	r2, [r1, #32]
    /* DMA end of transfer on UART TX channel completion is not activated */
    /* We prefer to activate UART TC itself to avoid to trig IT while queued data are still to be transmitted */
#ifdef NULL_PTR_CHECK_USA_ASP_DRV
  }
#endif
}
 8004992:	bd30      	pop	{r4, r5, pc}
 8004994:	08006bba 	.word	0x08006bba

08004998 <UASPEP_RX_INIT>:
  * @brief  Configures the Hardware used for data reception from controller.
  *
  * @param  pHandle Handler of the current instance of the UASPEP component
  */
void UASPEP_RX_INIT(UASPEP_Handle_t *pHandle)
{
 8004998:	b530      	push	{r4, r5, lr}
#endif
    /* DMA interrupt not used for all families */
    /* Enable DMA end of transfer on UART RX channel completion */
    /* LL_DMA_EnableIT_TC(pHandle->rxDMA, pHandle->rxChannel) */
    /* Enable Error interrupt (EIE) to unmask Overrun interrupt */
    LL_USART_EnableIT_ERROR(pHandle->USARTx);
 800499a:	6802      	ldr	r2, [r0, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800499c:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049a0:	2101      	movs	r1, #1
 80049a2:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 80049a6:	6893      	ldr	r3, [r2, #8]
 80049a8:	430b      	orrs	r3, r1
 80049aa:	6093      	str	r3, [r2, #8]
 80049ac:	f384 8810 	msr	PRIMASK, r4

    /* Write the USART_RDR register address in the DMA control register to configure it as
     * the source of the transfer */
    //cstat !MISRAC2012-Rule-11.4
    LL_DMA_SetPeriphAddress(pHandle->rxDMA, pHandle->rxChannel, (uint32_t)&pHandle->USARTx->RDR);
 80049b0:	6802      	ldr	r2, [r0, #0]
 80049b2:	68c5      	ldr	r5, [r0, #12]
 80049b4:	0014      	movs	r4, r2
 80049b6:	4b0a      	ldr	r3, [pc, #40]	; (80049e0 <UASPEP_RX_INIT+0x48>)
 80049b8:	3424      	adds	r4, #36	; 0x24
 80049ba:	195b      	adds	r3, r3, r5
 80049bc:	3b01      	subs	r3, #1
 80049be:	781d      	ldrb	r5, [r3, #0]
 80049c0:	6843      	ldr	r3, [r0, #4]
 80049c2:	195b      	adds	r3, r3, r5
 80049c4:	609c      	str	r4, [r3, #8]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 80049c6:	2340      	movs	r3, #64	; 0x40
 80049c8:	6213      	str	r3, [r2, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049ca:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049ce:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 80049d2:	6891      	ldr	r1, [r2, #8]
 80049d4:	430b      	orrs	r3, r1
 80049d6:	6093      	str	r3, [r2, #8]
 80049d8:	f380 8810 	msr	PRIMASK, r0

    LL_USART_EnableDMAReq_RX(pHandle->USARTx);
#ifdef NULL_PTR_CHECK_USA_ASP_DRV
  }
#endif
}
 80049dc:	bd30      	pop	{r4, r5, pc}
 80049de:	46c0      	nop			; (mov r8, r8)
 80049e0:	08006bba 	.word	0x08006bba

080049e4 <UASPEP_INIT>:
{
 80049e4:	b510      	push	{r4, lr}
 80049e6:	0004      	movs	r4, r0
  UASPEP_RX_INIT(pHandle);
 80049e8:	f7ff ffd6 	bl	8004998 <UASPEP_RX_INIT>
  UASPEP_TX_INIT(pHandle);
 80049ec:	0020      	movs	r0, r4
 80049ee:	f7ff ffab 	bl	8004948 <UASPEP_TX_INIT>
}
 80049f2:	bd10      	pop	{r4, pc}

080049f4 <UASPEP_CFG_TRANSMISSION>:
  * @param  pHWHandle Hardware components chosen for communication
  * @param  data Data to be transmitted to controller
  * @param  length Length of the data to be transmitted
  */
void UASPEP_CFG_TRANSMISSION(void *pHWHandle, void *data, uint16_t length)
{
 80049f4:	b510      	push	{r4, lr}
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 80049f6:	4b0b      	ldr	r3, [pc, #44]	; (8004a24 <UASPEP_CFG_TRANSMISSION+0x30>)
 80049f8:	0014      	movs	r4, r2
 80049fa:	6902      	ldr	r2, [r0, #16]
 80049fc:	189b      	adds	r3, r3, r2
 80049fe:	3b01      	subs	r3, #1
 8004a00:	781a      	ldrb	r2, [r3, #0]
 8004a02:	6883      	ldr	r3, [r0, #8]
  UASPEP_Handle_t *pHandle = (UASPEP_Handle_t *)pHWHandle; //cstat !MISRAC2012-Rule-11.5
  if (0U == LL_DMA_IsEnabledChannel(pHandle->txDMA, pHandle->txChannel))
 8004a04:	2001      	movs	r0, #1
 8004a06:	189b      	adds	r3, r3, r2
 8004a08:	681a      	ldr	r2, [r3, #0]
 8004a0a:	4202      	tst	r2, r0
 8004a0c:	d108      	bne.n	8004a20 <UASPEP_CFG_TRANSMISSION+0x2c>
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress);
 8004a0e:	60d9      	str	r1, [r3, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8004a10:	685a      	ldr	r2, [r3, #4]
 8004a12:	0c12      	lsrs	r2, r2, #16
 8004a14:	0412      	lsls	r2, r2, #16
 8004a16:	4322      	orrs	r2, r4
 8004a18:	605a      	str	r2, [r3, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8004a1a:	681a      	ldr	r2, [r3, #0]
 8004a1c:	4310      	orrs	r0, r2
 8004a1e:	6018      	str	r0, [r3, #0]
  }
  else
  {
    /* Nothing to do */
  }
}
 8004a20:	bd10      	pop	{r4, pc}
 8004a22:	46c0      	nop			; (mov r8, r8)
 8004a24:	08006bba 	.word	0x08006bba

08004a28 <UASPEP_CFG_RECEPTION>:
  * @param  pHWHandle Hardware components chosen for communication
  * @param  buffer Buffer which will receive the communicated data
  * @param  length Length of the received data
  */
void UASPEP_CFG_RECEPTION(void *pHWHandle, void* buffer, uint16_t length)
{
 8004a28:	b510      	push	{r4, lr}
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8004a2a:	4b0a      	ldr	r3, [pc, #40]	; (8004a54 <UASPEP_CFG_RECEPTION+0x2c>)
 8004a2c:	68c4      	ldr	r4, [r0, #12]
 8004a2e:	191b      	adds	r3, r3, r4
 8004a30:	3b01      	subs	r3, #1
 8004a32:	781c      	ldrb	r4, [r3, #0]
 8004a34:	6843      	ldr	r3, [r0, #4]
 8004a36:	2001      	movs	r0, #1
 8004a38:	191b      	adds	r3, r3, r4
 8004a3a:	681c      	ldr	r4, [r3, #0]
 8004a3c:	4384      	bics	r4, r0
 8004a3e:	601c      	str	r4, [r3, #0]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress);
 8004a40:	60d9      	str	r1, [r3, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8004a42:	6859      	ldr	r1, [r3, #4]
 8004a44:	0c09      	lsrs	r1, r1, #16
 8004a46:	0409      	lsls	r1, r1, #16
 8004a48:	4311      	orrs	r1, r2
 8004a4a:	6059      	str	r1, [r3, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8004a4c:	681a      	ldr	r2, [r3, #0]
 8004a4e:	4310      	orrs	r0, r2
 8004a50:	6018      	str	r0, [r3, #0]
  //cstat !MISRAC2012-Rule-11.4 !MISRAC2012-Rule-11.6
  LL_DMA_SetMemoryAddress(pHandle->rxDMA, pHandle->rxChannel, (uint32_t)buffer);
  LL_DMA_SetDataLength(pHandle->rxDMA, pHandle->rxChannel, length);

  LL_DMA_EnableChannel(pHandle->rxDMA, pHandle->rxChannel);
}
 8004a52:	bd10      	pop	{r4, pc}
 8004a54:	08006bba 	.word	0x08006bba

08004a58 <UASPEP_IDLE_ENABLE>:
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 8004a58:	2310      	movs	r3, #16
  * @param  pHandle Handler of the current instance of the UASPEP component
  */
void UASPEP_IDLE_ENABLE(void *pHWHandle)
{
  UASPEP_Handle_t *pHandle = (UASPEP_Handle_t *)pHWHandle; //cstat !MISRAC2012-Rule-11.5
  LL_USART_ClearFlag_IDLE(pHandle->USARTx);
 8004a5a:	6802      	ldr	r2, [r0, #0]
 8004a5c:	6213      	str	r3, [r2, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a5e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a62:	2001      	movs	r0, #1
 8004a64:	f380 8810 	msr	PRIMASK, r0
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8004a68:	6810      	ldr	r0, [r2, #0]
 8004a6a:	4303      	orrs	r3, r0
 8004a6c:	6013      	str	r3, [r2, #0]
 8004a6e:	f381 8810 	msr	PRIMASK, r1
  LL_USART_EnableIT_IDLE(pHandle->USARTx);
}
 8004a72:	4770      	bx	lr

08004a74 <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8004a74:	4770      	bx	lr
	...

08004a78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004a78:	b570      	push	{r4, r5, r6, lr}
 8004a7a:	0005      	movs	r5, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004a7c:	20fa      	movs	r0, #250	; 0xfa
 8004a7e:	4b0d      	ldr	r3, [pc, #52]	; (8004ab4 <HAL_InitTick+0x3c>)
 8004a80:	0080      	lsls	r0, r0, #2
 8004a82:	7819      	ldrb	r1, [r3, #0]
 8004a84:	f7fb fb54 	bl	8000130 <__udivsi3>
 8004a88:	4c0b      	ldr	r4, [pc, #44]	; (8004ab8 <HAL_InitTick+0x40>)
 8004a8a:	0001      	movs	r1, r0
 8004a8c:	6820      	ldr	r0, [r4, #0]
 8004a8e:	f7fb fb4f 	bl	8000130 <__udivsi3>
 8004a92:	f000 f9b5 	bl	8004e00 <HAL_SYSTICK_Config>
 8004a96:	0004      	movs	r4, r0
  {
    return HAL_ERROR;
 8004a98:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004a9a:	2c00      	cmp	r4, #0
 8004a9c:	d109      	bne.n	8004ab2 <HAL_InitTick+0x3a>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004a9e:	2d03      	cmp	r5, #3
 8004aa0:	d807      	bhi.n	8004ab2 <HAL_InitTick+0x3a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004aa2:	3802      	subs	r0, #2
 8004aa4:	0022      	movs	r2, r4
 8004aa6:	0029      	movs	r1, r5
 8004aa8:	f000 f966 	bl	8004d78 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004aac:	0020      	movs	r0, r4
 8004aae:	4b03      	ldr	r3, [pc, #12]	; (8004abc <HAL_InitTick+0x44>)
 8004ab0:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
}
 8004ab2:	bd70      	pop	{r4, r5, r6, pc}
 8004ab4:	200003d4 	.word	0x200003d4
 8004ab8:	200003d0 	.word	0x200003d0
 8004abc:	200003d8 	.word	0x200003d8

08004ac0 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004ac0:	2310      	movs	r3, #16
 8004ac2:	4a06      	ldr	r2, [pc, #24]	; (8004adc <HAL_Init+0x1c>)
{
 8004ac4:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004ac6:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8004ac8:	2002      	movs	r0, #2
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004aca:	430b      	orrs	r3, r1
 8004acc:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8004ace:	f7ff ffd3 	bl	8004a78 <HAL_InitTick>
  HAL_MspInit();
 8004ad2:	f7ff fd53 	bl	800457c <HAL_MspInit>
}
 8004ad6:	2000      	movs	r0, #0
 8004ad8:	bd10      	pop	{r4, pc}
 8004ada:	46c0      	nop			; (mov r8, r8)
 8004adc:	40022000 	.word	0x40022000

08004ae0 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8004ae0:	4a03      	ldr	r2, [pc, #12]	; (8004af0 <HAL_IncTick+0x10>)
 8004ae2:	4b04      	ldr	r3, [pc, #16]	; (8004af4 <HAL_IncTick+0x14>)
 8004ae4:	6811      	ldr	r1, [r2, #0]
 8004ae6:	781b      	ldrb	r3, [r3, #0]
 8004ae8:	185b      	adds	r3, r3, r1
 8004aea:	6013      	str	r3, [r2, #0]
}
 8004aec:	4770      	bx	lr
 8004aee:	46c0      	nop			; (mov r8, r8)
 8004af0:	2000084c 	.word	0x2000084c
 8004af4:	200003d4 	.word	0x200003d4

08004af8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8004af8:	4b01      	ldr	r3, [pc, #4]	; (8004b00 <HAL_GetTick+0x8>)
 8004afa:	6818      	ldr	r0, [r3, #0]
}
 8004afc:	4770      	bx	lr
 8004afe:	46c0      	nop			; (mov r8, r8)
 8004b00:	2000084c 	.word	0x2000084c

08004b04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004b04:	b570      	push	{r4, r5, r6, lr}
 8004b06:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8004b08:	f7ff fff6 	bl	8004af8 <HAL_GetTick>
 8004b0c:	0005      	movs	r5, r0
  uint32_t wait = Delay;
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004b0e:	1c63      	adds	r3, r4, #1
 8004b10:	d002      	beq.n	8004b18 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8004b12:	4b04      	ldr	r3, [pc, #16]	; (8004b24 <HAL_Delay+0x20>)
 8004b14:	781b      	ldrb	r3, [r3, #0]
 8004b16:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8004b18:	f7ff ffee 	bl	8004af8 <HAL_GetTick>
 8004b1c:	1b40      	subs	r0, r0, r5
 8004b1e:	42a0      	cmp	r0, r4
 8004b20:	d3fa      	bcc.n	8004b18 <HAL_Delay+0x14>
  {
  }
}
 8004b22:	bd70      	pop	{r4, r5, r6, pc}
 8004b24:	200003d4 	.word	0x200003d4

08004b28 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004b28:	b570      	push	{r4, r5, r6, lr}
 8004b2a:	0004      	movs	r4, r0
  uint32_t tmpCFGR1 = 0U;

  /* Check ADC handle */
  if(hadc == NULL)
  {
    return HAL_ERROR;
 8004b2c:	2001      	movs	r0, #1
  if(hadc == NULL)
 8004b2e:	2c00      	cmp	r4, #0
 8004b30:	d07e      	beq.n	8004c30 <HAL_ADC_Init+0x108>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004b32:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d106      	bne.n	8004b46 <HAL_ADC_Init+0x1e>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004b38:	0022      	movs	r2, r4
 8004b3a:	3234      	adds	r2, #52	; 0x34
    ADC_CLEAR_ERRORCODE(hadc);
 8004b3c:	63e3      	str	r3, [r4, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004b3e:	0020      	movs	r0, r4
    hadc->Lock = HAL_UNLOCKED;
 8004b40:	7013      	strb	r3, [r2, #0]
    HAL_ADC_MspInit(hadc);
 8004b42:	f7ff fd33 	bl	80045ac <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004b46:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004b48:	06db      	lsls	r3, r3, #27
 8004b4a:	d500      	bpl.n	8004b4e <HAL_ADC_Init+0x26>
 8004b4c:	e084      	b.n	8004c58 <HAL_ADC_Init+0x130>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8004b4e:	6822      	ldr	r2, [r4, #0]
 8004b50:	6893      	ldr	r3, [r2, #8]
      (tmp_hal_status == HAL_OK)                                &&
 8004b52:	075b      	lsls	r3, r3, #29
 8004b54:	d500      	bpl.n	8004b58 <HAL_ADC_Init+0x30>
 8004b56:	e07f      	b.n	8004c58 <HAL_ADC_Init+0x130>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004b58:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004b5a:	4b42      	ldr	r3, [pc, #264]	; (8004c64 <HAL_ADC_Init+0x13c>)
 8004b5c:	4019      	ands	r1, r3
 8004b5e:	3306      	adds	r3, #6
 8004b60:	33ff      	adds	r3, #255	; 0xff
 8004b62:	430b      	orrs	r3, r1
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8004b64:	2103      	movs	r1, #3
    ADC_STATE_CLR_SET(hadc->State,
 8004b66:	63a3      	str	r3, [r4, #56]	; 0x38
    if (ADC_IS_ENABLE(hadc) == RESET)
 8004b68:	6893      	ldr	r3, [r2, #8]
 8004b6a:	400b      	ands	r3, r1
 8004b6c:	2b01      	cmp	r3, #1
 8004b6e:	d105      	bne.n	8004b7c <HAL_ADC_Init+0x54>
 8004b70:	6811      	ldr	r1, [r2, #0]
 8004b72:	4219      	tst	r1, r3
 8004b74:	d10e      	bne.n	8004b94 <HAL_ADC_Init+0x6c>
 8004b76:	68d3      	ldr	r3, [r2, #12]
 8004b78:	041b      	lsls	r3, r3, #16
 8004b7a:	d40b      	bmi.n	8004b94 <HAL_ADC_Init+0x6c>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8004b7c:	2118      	movs	r1, #24
 8004b7e:	68d3      	ldr	r3, [r2, #12]
 8004b80:	438b      	bics	r3, r1
 8004b82:	68a1      	ldr	r1, [r4, #8]
 8004b84:	430b      	orrs	r3, r1
 8004b86:	60d3      	str	r3, [r2, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8004b88:	6913      	ldr	r3, [r2, #16]
 8004b8a:	6861      	ldr	r1, [r4, #4]
 8004b8c:	009b      	lsls	r3, r3, #2
 8004b8e:	089b      	lsrs	r3, r3, #2
 8004b90:	430b      	orrs	r3, r1
 8004b92:	6113      	str	r3, [r2, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8004b94:	68d3      	ldr	r3, [r2, #12]
 8004b96:	4934      	ldr	r1, [pc, #208]	; (8004c68 <HAL_ADC_Init+0x140>)
 8004b98:	400b      	ands	r3, r1
 8004b9a:	60d3      	str	r3, [r2, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004b9c:	7e23      	ldrb	r3, [r4, #24]
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8004b9e:	7e60      	ldrb	r0, [r4, #25]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004ba0:	039b      	lsls	r3, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8004ba2:	03c0      	lsls	r0, r0, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004ba4:	4303      	orrs	r3, r0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8004ba6:	7ea1      	ldrb	r1, [r4, #26]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
                 hadc->Init.DataAlign                                             |
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8004ba8:	68e0      	ldr	r0, [r4, #12]
 8004baa:	4303      	orrs	r3, r0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8004bac:	0348      	lsls	r0, r1, #13
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8004bae:	4303      	orrs	r3, r0
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8004bb0:	1d60      	adds	r0, r4, #5
 8004bb2:	7fc0      	ldrb	r0, [r0, #31]
 8004bb4:	0040      	lsls	r0, r0, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8004bb6:	4303      	orrs	r3, r0
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8004bb8:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8004bba:	3801      	subs	r0, #1
 8004bbc:	1e45      	subs	r5, r0, #1
 8004bbe:	41a8      	sbcs	r0, r5
 8004bc0:	0300      	lsls	r0, r0, #12
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8004bc2:	4303      	orrs	r3, r0
 8004bc4:	6920      	ldr	r0, [r4, #16]
 8004bc6:	3802      	subs	r0, #2
 8004bc8:	4245      	negs	r5, r0
 8004bca:	4168      	adcs	r0, r5
 8004bcc:	0080      	lsls	r0, r0, #2
 8004bce:	4303      	orrs	r3, r0
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004bd0:	7ee0      	ldrb	r0, [r4, #27]
 8004bd2:	2801      	cmp	r0, #1
 8004bd4:	d104      	bne.n	8004be0 <HAL_ADC_Init+0xb8>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8004bd6:	2900      	cmp	r1, #0
 8004bd8:	d12b      	bne.n	8004c32 <HAL_ADC_Init+0x10a>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8004bda:	2180      	movs	r1, #128	; 0x80
 8004bdc:	0249      	lsls	r1, r1, #9
 8004bde:	430b      	orrs	r3, r1
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004be0:	20c2      	movs	r0, #194	; 0xc2
 8004be2:	69e1      	ldr	r1, [r4, #28]
 8004be4:	30ff      	adds	r0, #255	; 0xff
 8004be6:	4281      	cmp	r1, r0
 8004be8:	d002      	beq.n	8004bf0 <HAL_ADC_Init+0xc8>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8004bea:	6a20      	ldr	r0, [r4, #32]
 8004bec:	4301      	orrs	r1, r0
 8004bee:	430b      	orrs	r3, r1
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8004bf0:	2080      	movs	r0, #128	; 0x80
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8004bf2:	68d1      	ldr	r1, [r2, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8004bf4:	0540      	lsls	r0, r0, #21
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8004bf6:	4319      	orrs	r1, r3
 8004bf8:	60d1      	str	r1, [r2, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8004bfa:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004bfc:	4281      	cmp	r1, r0
 8004bfe:	d002      	beq.n	8004c06 <HAL_ADC_Init+0xde>
 8004c00:	1e48      	subs	r0, r1, #1
 8004c02:	2806      	cmp	r0, #6
 8004c04:	d807      	bhi.n	8004c16 <HAL_ADC_Init+0xee>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8004c06:	2507      	movs	r5, #7
 8004c08:	6950      	ldr	r0, [r2, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8004c0a:	4029      	ands	r1, r5
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8004c0c:	43a8      	bics	r0, r5
 8004c0e:	6150      	str	r0, [r2, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8004c10:	6950      	ldr	r0, [r2, #20]
 8004c12:	4301      	orrs	r1, r0
 8004c14:	6151      	str	r1, [r2, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8004c16:	68d2      	ldr	r2, [r2, #12]
 8004c18:	4914      	ldr	r1, [pc, #80]	; (8004c6c <HAL_ADC_Init+0x144>)
 8004c1a:	400a      	ands	r2, r1
 8004c1c:	429a      	cmp	r2, r3
 8004c1e:	d110      	bne.n	8004c42 <HAL_ADC_Init+0x11a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8004c20:	2000      	movs	r0, #0
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004c22:	2303      	movs	r3, #3
      ADC_CLEAR_ERRORCODE(hadc);
 8004c24:	63e0      	str	r0, [r4, #60]	; 0x3c
      ADC_STATE_CLR_SET(hadc->State,
 8004c26:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004c28:	439a      	bics	r2, r3
 8004c2a:	3b02      	subs	r3, #2
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	63a3      	str	r3, [r4, #56]	; 0x38
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Return function status */
  return tmp_hal_status;
}
 8004c30:	bd70      	pop	{r4, r5, r6, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004c32:	2120      	movs	r1, #32
 8004c34:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8004c36:	4329      	orrs	r1, r5
 8004c38:	63a1      	str	r1, [r4, #56]	; 0x38
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004c3a:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8004c3c:	4308      	orrs	r0, r1
 8004c3e:	63e0      	str	r0, [r4, #60]	; 0x3c
 8004c40:	e7ce      	b.n	8004be0 <HAL_ADC_Init+0xb8>
      ADC_STATE_CLR_SET(hadc->State,
 8004c42:	2312      	movs	r3, #18
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004c44:	2001      	movs	r0, #1
      ADC_STATE_CLR_SET(hadc->State,
 8004c46:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004c48:	439a      	bics	r2, r3
 8004c4a:	3b02      	subs	r3, #2
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	63a3      	str	r3, [r4, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004c50:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004c52:	4303      	orrs	r3, r0
 8004c54:	63e3      	str	r3, [r4, #60]	; 0x3c
      tmp_hal_status = HAL_ERROR;
 8004c56:	e7eb      	b.n	8004c30 <HAL_ADC_Init+0x108>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004c58:	2310      	movs	r3, #16
 8004c5a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    tmp_hal_status = HAL_ERROR;
 8004c5c:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	63a3      	str	r3, [r4, #56]	; 0x38
    tmp_hal_status = HAL_ERROR;
 8004c62:	e7e5      	b.n	8004c30 <HAL_ADC_Init+0x108>
 8004c64:	fffffefd 	.word	0xfffffefd
 8004c68:	fffe0219 	.word	0xfffe0219
 8004c6c:	833fffe7 	.word	0x833fffe7

08004c70 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004c70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 8004c72:	2200      	movs	r2, #0
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004c74:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0U;
 8004c76:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8004c78:	3434      	adds	r4, #52	; 0x34
 8004c7a:	7822      	ldrb	r2, [r4, #0]
{
 8004c7c:	0003      	movs	r3, r0
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8004c7e:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
  __HAL_LOCK(hadc);
 8004c80:	2002      	movs	r0, #2
 8004c82:	2a01      	cmp	r2, #1
 8004c84:	d02a      	beq.n	8004cdc <HAL_ADC_ConfigChannel+0x6c>
 8004c86:	3801      	subs	r0, #1
 8004c88:	7020      	strb	r0, [r4, #0]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004c8a:	681a      	ldr	r2, [r3, #0]
 8004c8c:	6896      	ldr	r6, [r2, #8]
 8004c8e:	0776      	lsls	r6, r6, #29
 8004c90:	d45f      	bmi.n	8004d52 <HAL_ADC_ConfigChannel+0xe2>
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8004c92:	680b      	ldr	r3, [r1, #0]
    if (sConfig->Rank != ADC_RANK_NONE)
 8004c94:	684f      	ldr	r7, [r1, #4]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004c96:	001e      	movs	r6, r3
    if (sConfig->Rank != ADC_RANK_NONE)
 8004c98:	46bc      	mov	ip, r7
 8004c9a:	4f30      	ldr	r7, [pc, #192]	; (8004d5c <HAL_ADC_ConfigChannel+0xec>)
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8004c9c:	4098      	lsls	r0, r3
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004c9e:	3e10      	subs	r6, #16
    if (sConfig->Rank != ADC_RANK_NONE)
 8004ca0:	45bc      	cmp	ip, r7
 8004ca2:	d03f      	beq.n	8004d24 <HAL_ADC_ConfigChannel+0xb4>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8004ca4:	6a97      	ldr	r7, [r2, #40]	; 0x28
 8004ca6:	4338      	orrs	r0, r7
 8004ca8:	6290      	str	r0, [r2, #40]	; 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8004caa:	2080      	movs	r0, #128	; 0x80
 8004cac:	0540      	lsls	r0, r0, #21
 8004cae:	4285      	cmp	r5, r0
 8004cb0:	d00f      	beq.n	8004cd2 <HAL_ADC_ConfigChannel+0x62>
 8004cb2:	3d01      	subs	r5, #1
 8004cb4:	2d06      	cmp	r5, #6
 8004cb6:	d90c      	bls.n	8004cd2 <HAL_ADC_ConfigChannel+0x62>
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8004cb8:	2007      	movs	r0, #7
 8004cba:	6955      	ldr	r5, [r2, #20]
 8004cbc:	6889      	ldr	r1, [r1, #8]
 8004cbe:	4005      	ands	r5, r0
 8004cc0:	42a9      	cmp	r1, r5
 8004cc2:	d006      	beq.n	8004cd2 <HAL_ADC_ConfigChannel+0x62>
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8004cc4:	6955      	ldr	r5, [r2, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8004cc6:	4001      	ands	r1, r0
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8004cc8:	4385      	bics	r5, r0
 8004cca:	6155      	str	r5, [r2, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8004ccc:	6955      	ldr	r5, [r2, #20]
 8004cce:	4329      	orrs	r1, r5
 8004cd0:	6151      	str	r1, [r2, #20]
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004cd2:	2e02      	cmp	r6, #2
 8004cd4:	d903      	bls.n	8004cde <HAL_ADC_ConfigChannel+0x6e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004cd6:	2000      	movs	r0, #0
    
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004cd8:	2300      	movs	r3, #0
 8004cda:	7023      	strb	r3, [r4, #0]
  
  /* Return function status */
  return tmp_hal_status;
}
 8004cdc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8004cde:	4820      	ldr	r0, [pc, #128]	; (8004d60 <HAL_ADC_ConfigChannel+0xf0>)
 8004ce0:	6801      	ldr	r1, [r0, #0]
 8004ce2:	2b10      	cmp	r3, #16
 8004ce4:	d01b      	beq.n	8004d1e <HAL_ADC_ConfigChannel+0xae>
 8004ce6:	001a      	movs	r2, r3
 8004ce8:	3a11      	subs	r2, #17
 8004cea:	4255      	negs	r5, r2
 8004cec:	416a      	adcs	r2, r5
 8004cee:	4d1d      	ldr	r5, [pc, #116]	; (8004d64 <HAL_ADC_ConfigChannel+0xf4>)
 8004cf0:	4252      	negs	r2, r2
 8004cf2:	402a      	ands	r2, r5
 8004cf4:	2580      	movs	r5, #128	; 0x80
 8004cf6:	046d      	lsls	r5, r5, #17
 8004cf8:	1952      	adds	r2, r2, r5
 8004cfa:	430a      	orrs	r2, r1
 8004cfc:	6002      	str	r2, [r0, #0]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004cfe:	2b10      	cmp	r3, #16
 8004d00:	d1e9      	bne.n	8004cd6 <HAL_ADC_ConfigChannel+0x66>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004d02:	4b19      	ldr	r3, [pc, #100]	; (8004d68 <HAL_ADC_ConfigChannel+0xf8>)
 8004d04:	4919      	ldr	r1, [pc, #100]	; (8004d6c <HAL_ADC_ConfigChannel+0xfc>)
 8004d06:	6818      	ldr	r0, [r3, #0]
 8004d08:	f7fb fa12 	bl	8000130 <__udivsi3>
 8004d0c:	230a      	movs	r3, #10
 8004d0e:	4343      	muls	r3, r0
            wait_loop_index--;
 8004d10:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8004d12:	9b01      	ldr	r3, [sp, #4]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d0de      	beq.n	8004cd6 <HAL_ADC_ConfigChannel+0x66>
            wait_loop_index--;
 8004d18:	9b01      	ldr	r3, [sp, #4]
 8004d1a:	3b01      	subs	r3, #1
 8004d1c:	e7f8      	b.n	8004d10 <HAL_ADC_ConfigChannel+0xa0>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8004d1e:	2280      	movs	r2, #128	; 0x80
 8004d20:	0412      	lsls	r2, r2, #16
 8004d22:	e7ea      	b.n	8004cfa <HAL_ADC_ConfigChannel+0x8a>
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8004d24:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8004d26:	4381      	bics	r1, r0
 8004d28:	6291      	str	r1, [r2, #40]	; 0x28
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004d2a:	2e02      	cmp	r6, #2
 8004d2c:	d8d3      	bhi.n	8004cd6 <HAL_ADC_ConfigChannel+0x66>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8004d2e:	4a0c      	ldr	r2, [pc, #48]	; (8004d60 <HAL_ADC_ConfigChannel+0xf0>)
 8004d30:	6811      	ldr	r1, [r2, #0]
 8004d32:	2b10      	cmp	r3, #16
 8004d34:	d00b      	beq.n	8004d4e <HAL_ADC_ConfigChannel+0xde>
 8004d36:	3b11      	subs	r3, #17
 8004d38:	4258      	negs	r0, r3
 8004d3a:	4143      	adcs	r3, r0
 8004d3c:	20c0      	movs	r0, #192	; 0xc0
 8004d3e:	425b      	negs	r3, r3
 8004d40:	0400      	lsls	r0, r0, #16
 8004d42:	4003      	ands	r3, r0
 8004d44:	480a      	ldr	r0, [pc, #40]	; (8004d70 <HAL_ADC_ConfigChannel+0x100>)
 8004d46:	181b      	adds	r3, r3, r0
 8004d48:	400b      	ands	r3, r1
 8004d4a:	6013      	str	r3, [r2, #0]
 8004d4c:	e7c3      	b.n	8004cd6 <HAL_ADC_ConfigChannel+0x66>
 8004d4e:	4b09      	ldr	r3, [pc, #36]	; (8004d74 <HAL_ADC_ConfigChannel+0x104>)
 8004d50:	e7fa      	b.n	8004d48 <HAL_ADC_ConfigChannel+0xd8>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004d52:	2220      	movs	r2, #32
 8004d54:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004d56:	430a      	orrs	r2, r1
 8004d58:	639a      	str	r2, [r3, #56]	; 0x38
    tmp_hal_status = HAL_ERROR;
 8004d5a:	e7bd      	b.n	8004cd8 <HAL_ADC_ConfigChannel+0x68>
 8004d5c:	00001001 	.word	0x00001001
 8004d60:	40012708 	.word	0x40012708
 8004d64:	ff400000 	.word	0xff400000
 8004d68:	200003d0 	.word	0x200003d0
 8004d6c:	000f4240 	.word	0x000f4240
 8004d70:	feffffff 	.word	0xfeffffff
 8004d74:	ff7fffff 	.word	0xff7fffff

08004d78 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004d78:	b530      	push	{r4, r5, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004d7a:	25ff      	movs	r5, #255	; 0xff
 8004d7c:	2403      	movs	r4, #3
 8004d7e:	002a      	movs	r2, r5
 8004d80:	4004      	ands	r4, r0
 8004d82:	00e4      	lsls	r4, r4, #3
 8004d84:	40a2      	lsls	r2, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004d86:	0189      	lsls	r1, r1, #6
 8004d88:	4029      	ands	r1, r5
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004d8a:	43d2      	mvns	r2, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004d8c:	40a1      	lsls	r1, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004d8e:	b2c3      	uxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
 8004d90:	2800      	cmp	r0, #0
 8004d92:	db0a      	blt.n	8004daa <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004d94:	24c0      	movs	r4, #192	; 0xc0
 8004d96:	4b0b      	ldr	r3, [pc, #44]	; (8004dc4 <HAL_NVIC_SetPriority+0x4c>)
 8004d98:	0880      	lsrs	r0, r0, #2
 8004d9a:	0080      	lsls	r0, r0, #2
 8004d9c:	18c0      	adds	r0, r0, r3
 8004d9e:	00a4      	lsls	r4, r4, #2
 8004da0:	5903      	ldr	r3, [r0, r4]
 8004da2:	4013      	ands	r3, r2
 8004da4:	430b      	orrs	r3, r1
 8004da6:	5103      	str	r3, [r0, r4]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8004da8:	bd30      	pop	{r4, r5, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004daa:	200f      	movs	r0, #15
 8004dac:	4003      	ands	r3, r0
 8004dae:	3b08      	subs	r3, #8
 8004db0:	4805      	ldr	r0, [pc, #20]	; (8004dc8 <HAL_NVIC_SetPriority+0x50>)
 8004db2:	089b      	lsrs	r3, r3, #2
 8004db4:	009b      	lsls	r3, r3, #2
 8004db6:	181b      	adds	r3, r3, r0
 8004db8:	69d8      	ldr	r0, [r3, #28]
 8004dba:	4002      	ands	r2, r0
 8004dbc:	430a      	orrs	r2, r1
 8004dbe:	61da      	str	r2, [r3, #28]
 8004dc0:	e7f2      	b.n	8004da8 <HAL_NVIC_SetPriority+0x30>
 8004dc2:	46c0      	nop			; (mov r8, r8)
 8004dc4:	e000e100 	.word	0xe000e100
 8004dc8:	e000ed00 	.word	0xe000ed00

08004dcc <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8004dcc:	2800      	cmp	r0, #0
 8004dce:	db05      	blt.n	8004ddc <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004dd0:	231f      	movs	r3, #31
 8004dd2:	4018      	ands	r0, r3
 8004dd4:	3b1e      	subs	r3, #30
 8004dd6:	4083      	lsls	r3, r0
 8004dd8:	4a01      	ldr	r2, [pc, #4]	; (8004de0 <HAL_NVIC_EnableIRQ+0x14>)
 8004dda:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8004ddc:	4770      	bx	lr
 8004dde:	46c0      	nop			; (mov r8, r8)
 8004de0:	e000e100 	.word	0xe000e100

08004de4 <HAL_NVIC_SystemReset>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004de4:	f3bf 8f4f 	dsb	sy
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004de8:	4b03      	ldr	r3, [pc, #12]	; (8004df8 <HAL_NVIC_SystemReset+0x14>)
 8004dea:	4a04      	ldr	r2, [pc, #16]	; (8004dfc <HAL_NVIC_SystemReset+0x18>)
 8004dec:	60da      	str	r2, [r3, #12]
 8004dee:	f3bf 8f4f 	dsb	sy
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8004df2:	46c0      	nop			; (mov r8, r8)
  for(;;)                                                           /* wait until reset */
 8004df4:	e7fd      	b.n	8004df2 <HAL_NVIC_SystemReset+0xe>
 8004df6:	46c0      	nop			; (mov r8, r8)
 8004df8:	e000ed00 	.word	0xe000ed00
 8004dfc:	05fa0004 	.word	0x05fa0004

08004e00 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004e00:	2280      	movs	r2, #128	; 0x80
 8004e02:	1e43      	subs	r3, r0, #1
 8004e04:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8004e06:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d20d      	bcs.n	8004e28 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004e0c:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004e0e:	4a07      	ldr	r2, [pc, #28]	; (8004e2c <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004e10:	4807      	ldr	r0, [pc, #28]	; (8004e30 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004e12:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004e14:	6a03      	ldr	r3, [r0, #32]
 8004e16:	0609      	lsls	r1, r1, #24
 8004e18:	021b      	lsls	r3, r3, #8
 8004e1a:	0a1b      	lsrs	r3, r3, #8
 8004e1c:	430b      	orrs	r3, r1
 8004e1e:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004e20:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004e22:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004e24:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004e26:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8004e28:	4770      	bx	lr
 8004e2a:	46c0      	nop			; (mov r8, r8)
 8004e2c:	e000e010 	.word	0xe000e010
 8004e30:	e000ed00 	.word	0xe000ed00

08004e34 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8004e34:	4770      	bx	lr

08004e36 <HAL_SYSTICK_IRQHandler>:
{
 8004e36:	b510      	push	{r4, lr}
  HAL_SYSTICK_Callback();
 8004e38:	f7ff fffc 	bl	8004e34 <HAL_SYSTICK_Callback>
}
 8004e3c:	bd10      	pop	{r4, pc}
	...

08004e40 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004e40:	b570      	push	{r4, r5, r6, lr}
 8004e42:	0004      	movs	r4, r0
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if (NULL == hdma)
  {
    return HAL_ERROR;
 8004e44:	2001      	movs	r0, #1
  if (NULL == hdma)
 8004e46:	2c00      	cmp	r4, #0
 8004e48:	d024      	beq.n	8004e94 <HAL_DMA_Init+0x54>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004e4a:	2302      	movs	r3, #2
 8004e4c:	1ca5      	adds	r5, r4, #2
 8004e4e:	77eb      	strb	r3, [r5, #31]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004e50:	6820      	ldr	r0, [r4, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004e52:	4b11      	ldr	r3, [pc, #68]	; (8004e98 <HAL_DMA_Init+0x58>)
  tmp = hdma->Instance->CCR;
 8004e54:	6802      	ldr	r2, [r0, #0]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004e56:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004e58:	401a      	ands	r2, r3
  tmp |=  hdma->Init.Direction        |
 8004e5a:	6863      	ldr	r3, [r4, #4]
 8004e5c:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e5e:	68e1      	ldr	r1, [r4, #12]
 8004e60:	430b      	orrs	r3, r1
 8004e62:	6921      	ldr	r1, [r4, #16]
 8004e64:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e66:	6961      	ldr	r1, [r4, #20]
 8004e68:	430b      	orrs	r3, r1
 8004e6a:	69a1      	ldr	r1, [r4, #24]
 8004e6c:	430b      	orrs	r3, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8004e6e:	69e1      	ldr	r1, [r4, #28]
 8004e70:	430b      	orrs	r3, r1
  tmp |=  hdma->Init.Direction        |
 8004e72:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004e74:	6003      	str	r3, [r0, #0]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004e76:	4b09      	ldr	r3, [pc, #36]	; (8004e9c <HAL_DMA_Init+0x5c>)
 8004e78:	2114      	movs	r1, #20
 8004e7a:	18c0      	adds	r0, r0, r3
 8004e7c:	f7fb f958 	bl	8000130 <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 8004e80:	4b07      	ldr	r3, [pc, #28]	; (8004ea0 <HAL_DMA_Init+0x60>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004e82:	0080      	lsls	r0, r0, #2
 8004e84:	6420      	str	r0, [r4, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8004e86:	63e3      	str	r3, [r4, #60]	; 0x3c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e88:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8004e8a:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e8c:	63a0      	str	r0, [r4, #56]	; 0x38
  hdma->Lock = HAL_UNLOCKED;
 8004e8e:	18e4      	adds	r4, r4, r3
  hdma->State = HAL_DMA_STATE_READY;
 8004e90:	77eb      	strb	r3, [r5, #31]
  hdma->Lock = HAL_UNLOCKED;
 8004e92:	77e0      	strb	r0, [r4, #31]
}
 8004e94:	bd70      	pop	{r4, r5, r6, pc}
 8004e96:	46c0      	nop			; (mov r8, r8)
 8004e98:	ffffc00f 	.word	0xffffc00f
 8004e9c:	bffdfff8 	.word	0xbffdfff8
 8004ea0:	40020000 	.word	0x40020000

08004ea4 <HAL_GPIO_Init>:
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00u;
 8004ea4:	2300      	movs	r3, #0
{
 8004ea6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ea8:	b087      	sub	sp, #28
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004eaa:	680a      	ldr	r2, [r1, #0]
 8004eac:	0014      	movs	r4, r2
 8004eae:	40dc      	lsrs	r4, r3
 8004eb0:	d101      	bne.n	8004eb6 <HAL_GPIO_Init+0x12>
      }
    }

    position++;
  } 
}
 8004eb2:	b007      	add	sp, #28
 8004eb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004eb6:	2501      	movs	r5, #1
 8004eb8:	0014      	movs	r4, r2
 8004eba:	409d      	lsls	r5, r3
 8004ebc:	402c      	ands	r4, r5
 8004ebe:	9400      	str	r4, [sp, #0]
    if (iocurrent != 0x00u)
 8004ec0:	422a      	tst	r2, r5
 8004ec2:	d100      	bne.n	8004ec6 <HAL_GPIO_Init+0x22>
 8004ec4:	e094      	b.n	8004ff0 <HAL_GPIO_Init+0x14c>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004ec6:	684a      	ldr	r2, [r1, #4]
 8004ec8:	005f      	lsls	r7, r3, #1
 8004eca:	4694      	mov	ip, r2
 8004ecc:	2203      	movs	r2, #3
 8004ece:	4664      	mov	r4, ip
 8004ed0:	4022      	ands	r2, r4
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8004ed2:	2403      	movs	r4, #3
 8004ed4:	40bc      	lsls	r4, r7
 8004ed6:	43e4      	mvns	r4, r4
 8004ed8:	9401      	str	r4, [sp, #4]
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004eda:	1e54      	subs	r4, r2, #1
 8004edc:	2c01      	cmp	r4, #1
 8004ede:	d82e      	bhi.n	8004f3e <HAL_GPIO_Init+0x9a>
        temp = GPIOx->OSPEEDR;
 8004ee0:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8004ee2:	9c01      	ldr	r4, [sp, #4]
 8004ee4:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004ee6:	68cc      	ldr	r4, [r1, #12]
 8004ee8:	40bc      	lsls	r4, r7
 8004eea:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 8004eec:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8004eee:	6844      	ldr	r4, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004ef0:	2601      	movs	r6, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004ef2:	43ac      	bics	r4, r5
 8004ef4:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004ef6:	4664      	mov	r4, ip
 8004ef8:	0924      	lsrs	r4, r4, #4
 8004efa:	4034      	ands	r4, r6
 8004efc:	409c      	lsls	r4, r3
 8004efe:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8004f00:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 8004f02:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004f04:	9c01      	ldr	r4, [sp, #4]
 8004f06:	4025      	ands	r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004f08:	688c      	ldr	r4, [r1, #8]
 8004f0a:	40bc      	lsls	r4, r7
 8004f0c:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 8004f0e:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004f10:	2a02      	cmp	r2, #2
 8004f12:	d116      	bne.n	8004f42 <HAL_GPIO_Init+0x9e>
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004f14:	2507      	movs	r5, #7
 8004f16:	260f      	movs	r6, #15
 8004f18:	401d      	ands	r5, r3
 8004f1a:	00ad      	lsls	r5, r5, #2
 8004f1c:	40ae      	lsls	r6, r5
        temp = GPIOx->AFR[position >> 3u];
 8004f1e:	08dc      	lsrs	r4, r3, #3
 8004f20:	00a4      	lsls	r4, r4, #2
 8004f22:	1904      	adds	r4, r0, r4
 8004f24:	9402      	str	r4, [sp, #8]
 8004f26:	6a24      	ldr	r4, [r4, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004f28:	9603      	str	r6, [sp, #12]
 8004f2a:	0026      	movs	r6, r4
 8004f2c:	9c03      	ldr	r4, [sp, #12]
 8004f2e:	43a6      	bics	r6, r4
 8004f30:	0034      	movs	r4, r6
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004f32:	690e      	ldr	r6, [r1, #16]
 8004f34:	40ae      	lsls	r6, r5
 8004f36:	4326      	orrs	r6, r4
        GPIOx->AFR[position >> 3u] = temp;
 8004f38:	9c02      	ldr	r4, [sp, #8]
 8004f3a:	6226      	str	r6, [r4, #32]
 8004f3c:	e001      	b.n	8004f42 <HAL_GPIO_Init+0x9e>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004f3e:	2a03      	cmp	r2, #3
 8004f40:	d1df      	bne.n	8004f02 <HAL_GPIO_Init+0x5e>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004f42:	40ba      	lsls	r2, r7
      temp = GPIOx->MODER;
 8004f44:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004f46:	9d01      	ldr	r5, [sp, #4]
 8004f48:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004f4a:	432a      	orrs	r2, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004f4c:	24c0      	movs	r4, #192	; 0xc0
      GPIOx->MODER = temp;
 8004f4e:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004f50:	4662      	mov	r2, ip
 8004f52:	02a4      	lsls	r4, r4, #10
 8004f54:	4222      	tst	r2, r4
 8004f56:	d04b      	beq.n	8004ff0 <HAL_GPIO_Init+0x14c>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f58:	2501      	movs	r5, #1
 8004f5a:	4a26      	ldr	r2, [pc, #152]	; (8004ff4 <HAL_GPIO_Init+0x150>)
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004f5c:	2790      	movs	r7, #144	; 0x90
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f5e:	6994      	ldr	r4, [r2, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004f60:	05ff      	lsls	r7, r7, #23
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f62:	432c      	orrs	r4, r5
 8004f64:	6194      	str	r4, [r2, #24]
 8004f66:	6992      	ldr	r2, [r2, #24]
        temp = SYSCFG->EXTICR[position >> 2u];
 8004f68:	089c      	lsrs	r4, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f6a:	402a      	ands	r2, r5
 8004f6c:	9205      	str	r2, [sp, #20]
 8004f6e:	9a05      	ldr	r2, [sp, #20]
        temp = SYSCFG->EXTICR[position >> 2u];
 8004f70:	4a21      	ldr	r2, [pc, #132]	; (8004ff8 <HAL_GPIO_Init+0x154>)
 8004f72:	00a4      	lsls	r4, r4, #2
 8004f74:	18a4      	adds	r4, r4, r2
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004f76:	220f      	movs	r2, #15
 8004f78:	3502      	adds	r5, #2
 8004f7a:	401d      	ands	r5, r3
 8004f7c:	00ad      	lsls	r5, r5, #2
 8004f7e:	40aa      	lsls	r2, r5
        temp = SYSCFG->EXTICR[position >> 2u];
 8004f80:	68a6      	ldr	r6, [r4, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004f82:	4396      	bics	r6, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004f84:	2200      	movs	r2, #0
 8004f86:	42b8      	cmp	r0, r7
 8004f88:	d008      	beq.n	8004f9c <HAL_GPIO_Init+0xf8>
 8004f8a:	4f1c      	ldr	r7, [pc, #112]	; (8004ffc <HAL_GPIO_Init+0x158>)
 8004f8c:	3201      	adds	r2, #1
 8004f8e:	42b8      	cmp	r0, r7
 8004f90:	d004      	beq.n	8004f9c <HAL_GPIO_Init+0xf8>
 8004f92:	4f1b      	ldr	r7, [pc, #108]	; (8005000 <HAL_GPIO_Init+0x15c>)
 8004f94:	3201      	adds	r2, #1
 8004f96:	42b8      	cmp	r0, r7
 8004f98:	d000      	beq.n	8004f9c <HAL_GPIO_Init+0xf8>
 8004f9a:	3203      	adds	r2, #3
 8004f9c:	40aa      	lsls	r2, r5
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004f9e:	4667      	mov	r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004fa0:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004fa2:	60a2      	str	r2, [r4, #8]
        temp = EXTI->RTSR;
 8004fa4:	4a17      	ldr	r2, [pc, #92]	; (8005004 <HAL_GPIO_Init+0x160>)
        temp &= ~(iocurrent);
 8004fa6:	9c00      	ldr	r4, [sp, #0]
        temp = EXTI->RTSR;
 8004fa8:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 8004faa:	9d00      	ldr	r5, [sp, #0]
        temp &= ~(iocurrent);
 8004fac:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 8004fae:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004fb0:	02ff      	lsls	r7, r7, #11
 8004fb2:	d401      	bmi.n	8004fb8 <HAL_GPIO_Init+0x114>
        temp &= ~(iocurrent);
 8004fb4:	0035      	movs	r5, r6
 8004fb6:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004fb8:	4667      	mov	r7, ip
        EXTI->RTSR = temp;
 8004fba:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8004fbc:	68d6      	ldr	r6, [r2, #12]
          temp |= iocurrent;
 8004fbe:	9d00      	ldr	r5, [sp, #0]
 8004fc0:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004fc2:	02bf      	lsls	r7, r7, #10
 8004fc4:	d401      	bmi.n	8004fca <HAL_GPIO_Init+0x126>
        temp &= ~(iocurrent);
 8004fc6:	0035      	movs	r5, r6
 8004fc8:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004fca:	4667      	mov	r7, ip
        EXTI->FTSR = temp;
 8004fcc:	60d5      	str	r5, [r2, #12]
        temp = EXTI->EMR;
 8004fce:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 8004fd0:	9d00      	ldr	r5, [sp, #0]
 8004fd2:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004fd4:	03bf      	lsls	r7, r7, #14
 8004fd6:	d401      	bmi.n	8004fdc <HAL_GPIO_Init+0x138>
        temp &= ~(iocurrent);
 8004fd8:	0035      	movs	r5, r6
 8004fda:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004fdc:	4667      	mov	r7, ip
        EXTI->EMR = temp;
 8004fde:	6055      	str	r5, [r2, #4]
        temp = EXTI->IMR;
 8004fe0:	6815      	ldr	r5, [r2, #0]
          temp |= iocurrent;
 8004fe2:	9e00      	ldr	r6, [sp, #0]
 8004fe4:	432e      	orrs	r6, r5
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004fe6:	03ff      	lsls	r7, r7, #15
 8004fe8:	d401      	bmi.n	8004fee <HAL_GPIO_Init+0x14a>
        temp &= ~(iocurrent);
 8004fea:	4025      	ands	r5, r4
 8004fec:	002e      	movs	r6, r5
        EXTI->IMR = temp;
 8004fee:	6016      	str	r6, [r2, #0]
    position++;
 8004ff0:	3301      	adds	r3, #1
 8004ff2:	e75a      	b.n	8004eaa <HAL_GPIO_Init+0x6>
 8004ff4:	40021000 	.word	0x40021000
 8004ff8:	40010000 	.word	0x40010000
 8004ffc:	48000400 	.word	0x48000400
 8005000:	48000800 	.word	0x48000800
 8005004:	40010400 	.word	0x40010400

08005008 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005008:	2a00      	cmp	r2, #0
 800500a:	d001      	beq.n	8005010 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800500c:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800500e:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005010:	6281      	str	r1, [r0, #40]	; 0x28
}
 8005012:	e7fc      	b.n	800500e <HAL_GPIO_WritePin+0x6>

08005014 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005014:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005016:	0004      	movs	r4, r0
 8005018:	b085      	sub	sp, #20
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800501a:	2800      	cmp	r0, #0
 800501c:	d045      	beq.n	80050aa <HAL_RCC_OscConfig+0x96>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800501e:	6803      	ldr	r3, [r0, #0]
 8005020:	07db      	lsls	r3, r3, #31
 8005022:	d42f      	bmi.n	8005084 <HAL_RCC_OscConfig+0x70>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005024:	6823      	ldr	r3, [r4, #0]
 8005026:	079b      	lsls	r3, r3, #30
 8005028:	d500      	bpl.n	800502c <HAL_RCC_OscConfig+0x18>
 800502a:	e081      	b.n	8005130 <HAL_RCC_OscConfig+0x11c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800502c:	6823      	ldr	r3, [r4, #0]
 800502e:	071b      	lsls	r3, r3, #28
 8005030:	d500      	bpl.n	8005034 <HAL_RCC_OscConfig+0x20>
 8005032:	e0bc      	b.n	80051ae <HAL_RCC_OscConfig+0x19a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005034:	6823      	ldr	r3, [r4, #0]
 8005036:	075b      	lsls	r3, r3, #29
 8005038:	d500      	bpl.n	800503c <HAL_RCC_OscConfig+0x28>
 800503a:	e0df      	b.n	80051fc <HAL_RCC_OscConfig+0x1e8>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800503c:	6823      	ldr	r3, [r4, #0]
 800503e:	06db      	lsls	r3, r3, #27
 8005040:	d51a      	bpl.n	8005078 <HAL_RCC_OscConfig+0x64>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8005042:	6962      	ldr	r2, [r4, #20]
 8005044:	2304      	movs	r3, #4
 8005046:	4db4      	ldr	r5, [pc, #720]	; (8005318 <HAL_RCC_OscConfig+0x304>)
 8005048:	2a01      	cmp	r2, #1
 800504a:	d000      	beq.n	800504e <HAL_RCC_OscConfig+0x3a>
 800504c:	e148      	b.n	80052e0 <HAL_RCC_OscConfig+0x2cc>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800504e:	6b69      	ldr	r1, [r5, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8005050:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8005052:	430b      	orrs	r3, r1
 8005054:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 8005056:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8005058:	431a      	orrs	r2, r3
 800505a:	636a      	str	r2, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 800505c:	f7ff fd4c 	bl	8004af8 <HAL_GetTick>
 8005060:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8005062:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8005064:	423b      	tst	r3, r7
 8005066:	d100      	bne.n	800506a <HAL_RCC_OscConfig+0x56>
 8005068:	e133      	b.n	80052d2 <HAL_RCC_OscConfig+0x2be>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800506a:	21f8      	movs	r1, #248	; 0xf8
 800506c:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 800506e:	69a3      	ldr	r3, [r4, #24]
 8005070:	438a      	bics	r2, r1
 8005072:	00db      	lsls	r3, r3, #3
 8005074:	4313      	orrs	r3, r2
 8005076:	636b      	str	r3, [r5, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005078:	6a23      	ldr	r3, [r4, #32]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d000      	beq.n	8005080 <HAL_RCC_OscConfig+0x6c>
 800507e:	e157      	b.n	8005330 <HAL_RCC_OscConfig+0x31c>
        }
      }
    }
  }

  return HAL_OK;
 8005080:	2000      	movs	r0, #0
 8005082:	e02a      	b.n	80050da <HAL_RCC_OscConfig+0xc6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8005084:	220c      	movs	r2, #12
 8005086:	4da4      	ldr	r5, [pc, #656]	; (8005318 <HAL_RCC_OscConfig+0x304>)
 8005088:	686b      	ldr	r3, [r5, #4]
 800508a:	4013      	ands	r3, r2
 800508c:	2b04      	cmp	r3, #4
 800508e:	d006      	beq.n	800509e <HAL_RCC_OscConfig+0x8a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005090:	686b      	ldr	r3, [r5, #4]
 8005092:	4013      	ands	r3, r2
 8005094:	2b08      	cmp	r3, #8
 8005096:	d10a      	bne.n	80050ae <HAL_RCC_OscConfig+0x9a>
 8005098:	686b      	ldr	r3, [r5, #4]
 800509a:	03db      	lsls	r3, r3, #15
 800509c:	d507      	bpl.n	80050ae <HAL_RCC_OscConfig+0x9a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800509e:	682b      	ldr	r3, [r5, #0]
 80050a0:	039b      	lsls	r3, r3, #14
 80050a2:	d5bf      	bpl.n	8005024 <HAL_RCC_OscConfig+0x10>
 80050a4:	6863      	ldr	r3, [r4, #4]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d1bc      	bne.n	8005024 <HAL_RCC_OscConfig+0x10>
          return HAL_ERROR;
 80050aa:	2001      	movs	r0, #1
 80050ac:	e015      	b.n	80050da <HAL_RCC_OscConfig+0xc6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80050ae:	6863      	ldr	r3, [r4, #4]
 80050b0:	2b01      	cmp	r3, #1
 80050b2:	d114      	bne.n	80050de <HAL_RCC_OscConfig+0xca>
 80050b4:	2380      	movs	r3, #128	; 0x80
 80050b6:	682a      	ldr	r2, [r5, #0]
 80050b8:	025b      	lsls	r3, r3, #9
 80050ba:	4313      	orrs	r3, r2
 80050bc:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80050be:	f7ff fd1b 	bl	8004af8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050c2:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 80050c4:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050c6:	02bf      	lsls	r7, r7, #10
 80050c8:	682b      	ldr	r3, [r5, #0]
 80050ca:	423b      	tst	r3, r7
 80050cc:	d1aa      	bne.n	8005024 <HAL_RCC_OscConfig+0x10>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80050ce:	f7ff fd13 	bl	8004af8 <HAL_GetTick>
 80050d2:	1b80      	subs	r0, r0, r6
 80050d4:	2864      	cmp	r0, #100	; 0x64
 80050d6:	d9f7      	bls.n	80050c8 <HAL_RCC_OscConfig+0xb4>
            return HAL_TIMEOUT;
 80050d8:	2003      	movs	r0, #3
}
 80050da:	b005      	add	sp, #20
 80050dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d116      	bne.n	8005110 <HAL_RCC_OscConfig+0xfc>
 80050e2:	682b      	ldr	r3, [r5, #0]
 80050e4:	4a8d      	ldr	r2, [pc, #564]	; (800531c <HAL_RCC_OscConfig+0x308>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80050e6:	2780      	movs	r7, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80050e8:	4013      	ands	r3, r2
 80050ea:	602b      	str	r3, [r5, #0]
 80050ec:	682b      	ldr	r3, [r5, #0]
 80050ee:	4a8c      	ldr	r2, [pc, #560]	; (8005320 <HAL_RCC_OscConfig+0x30c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80050f0:	02bf      	lsls	r7, r7, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80050f2:	4013      	ands	r3, r2
 80050f4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80050f6:	f7ff fcff 	bl	8004af8 <HAL_GetTick>
 80050fa:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80050fc:	682b      	ldr	r3, [r5, #0]
 80050fe:	423b      	tst	r3, r7
 8005100:	d100      	bne.n	8005104 <HAL_RCC_OscConfig+0xf0>
 8005102:	e78f      	b.n	8005024 <HAL_RCC_OscConfig+0x10>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005104:	f7ff fcf8 	bl	8004af8 <HAL_GetTick>
 8005108:	1b80      	subs	r0, r0, r6
 800510a:	2864      	cmp	r0, #100	; 0x64
 800510c:	d9f6      	bls.n	80050fc <HAL_RCC_OscConfig+0xe8>
 800510e:	e7e3      	b.n	80050d8 <HAL_RCC_OscConfig+0xc4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005110:	2b05      	cmp	r3, #5
 8005112:	d105      	bne.n	8005120 <HAL_RCC_OscConfig+0x10c>
 8005114:	2380      	movs	r3, #128	; 0x80
 8005116:	682a      	ldr	r2, [r5, #0]
 8005118:	02db      	lsls	r3, r3, #11
 800511a:	4313      	orrs	r3, r2
 800511c:	602b      	str	r3, [r5, #0]
 800511e:	e7c9      	b.n	80050b4 <HAL_RCC_OscConfig+0xa0>
 8005120:	682b      	ldr	r3, [r5, #0]
 8005122:	4a7e      	ldr	r2, [pc, #504]	; (800531c <HAL_RCC_OscConfig+0x308>)
 8005124:	4013      	ands	r3, r2
 8005126:	602b      	str	r3, [r5, #0]
 8005128:	682b      	ldr	r3, [r5, #0]
 800512a:	4a7d      	ldr	r2, [pc, #500]	; (8005320 <HAL_RCC_OscConfig+0x30c>)
 800512c:	4013      	ands	r3, r2
 800512e:	e7c5      	b.n	80050bc <HAL_RCC_OscConfig+0xa8>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005130:	220c      	movs	r2, #12
 8005132:	4d79      	ldr	r5, [pc, #484]	; (8005318 <HAL_RCC_OscConfig+0x304>)
 8005134:	686b      	ldr	r3, [r5, #4]
 8005136:	4213      	tst	r3, r2
 8005138:	d006      	beq.n	8005148 <HAL_RCC_OscConfig+0x134>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800513a:	686b      	ldr	r3, [r5, #4]
 800513c:	4013      	ands	r3, r2
 800513e:	2b08      	cmp	r3, #8
 8005140:	d110      	bne.n	8005164 <HAL_RCC_OscConfig+0x150>
 8005142:	686b      	ldr	r3, [r5, #4]
 8005144:	03db      	lsls	r3, r3, #15
 8005146:	d40d      	bmi.n	8005164 <HAL_RCC_OscConfig+0x150>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005148:	682b      	ldr	r3, [r5, #0]
 800514a:	079b      	lsls	r3, r3, #30
 800514c:	d502      	bpl.n	8005154 <HAL_RCC_OscConfig+0x140>
 800514e:	68e3      	ldr	r3, [r4, #12]
 8005150:	2b01      	cmp	r3, #1
 8005152:	d1aa      	bne.n	80050aa <HAL_RCC_OscConfig+0x96>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005154:	21f8      	movs	r1, #248	; 0xf8
 8005156:	682a      	ldr	r2, [r5, #0]
 8005158:	6923      	ldr	r3, [r4, #16]
 800515a:	438a      	bics	r2, r1
 800515c:	00db      	lsls	r3, r3, #3
 800515e:	4313      	orrs	r3, r2
 8005160:	602b      	str	r3, [r5, #0]
 8005162:	e763      	b.n	800502c <HAL_RCC_OscConfig+0x18>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005164:	68e2      	ldr	r2, [r4, #12]
 8005166:	2301      	movs	r3, #1
 8005168:	2a00      	cmp	r2, #0
 800516a:	d00f      	beq.n	800518c <HAL_RCC_OscConfig+0x178>
        __HAL_RCC_HSI_ENABLE();
 800516c:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800516e:	2702      	movs	r7, #2
        __HAL_RCC_HSI_ENABLE();
 8005170:	4313      	orrs	r3, r2
 8005172:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8005174:	f7ff fcc0 	bl	8004af8 <HAL_GetTick>
 8005178:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800517a:	682b      	ldr	r3, [r5, #0]
 800517c:	423b      	tst	r3, r7
 800517e:	d1e9      	bne.n	8005154 <HAL_RCC_OscConfig+0x140>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005180:	f7ff fcba 	bl	8004af8 <HAL_GetTick>
 8005184:	1b80      	subs	r0, r0, r6
 8005186:	2802      	cmp	r0, #2
 8005188:	d9f7      	bls.n	800517a <HAL_RCC_OscConfig+0x166>
 800518a:	e7a5      	b.n	80050d8 <HAL_RCC_OscConfig+0xc4>
        __HAL_RCC_HSI_DISABLE();
 800518c:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800518e:	2702      	movs	r7, #2
        __HAL_RCC_HSI_DISABLE();
 8005190:	439a      	bics	r2, r3
 8005192:	602a      	str	r2, [r5, #0]
        tickstart = HAL_GetTick();
 8005194:	f7ff fcb0 	bl	8004af8 <HAL_GetTick>
 8005198:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800519a:	682b      	ldr	r3, [r5, #0]
 800519c:	423b      	tst	r3, r7
 800519e:	d100      	bne.n	80051a2 <HAL_RCC_OscConfig+0x18e>
 80051a0:	e744      	b.n	800502c <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80051a2:	f7ff fca9 	bl	8004af8 <HAL_GetTick>
 80051a6:	1b80      	subs	r0, r0, r6
 80051a8:	2802      	cmp	r0, #2
 80051aa:	d9f6      	bls.n	800519a <HAL_RCC_OscConfig+0x186>
 80051ac:	e794      	b.n	80050d8 <HAL_RCC_OscConfig+0xc4>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80051ae:	69e2      	ldr	r2, [r4, #28]
 80051b0:	2301      	movs	r3, #1
 80051b2:	4d59      	ldr	r5, [pc, #356]	; (8005318 <HAL_RCC_OscConfig+0x304>)
 80051b4:	2a00      	cmp	r2, #0
 80051b6:	d010      	beq.n	80051da <HAL_RCC_OscConfig+0x1c6>
      __HAL_RCC_LSI_ENABLE();
 80051b8:	6a6a      	ldr	r2, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80051ba:	2702      	movs	r7, #2
      __HAL_RCC_LSI_ENABLE();
 80051bc:	4313      	orrs	r3, r2
 80051be:	626b      	str	r3, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 80051c0:	f7ff fc9a 	bl	8004af8 <HAL_GetTick>
 80051c4:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80051c6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80051c8:	423b      	tst	r3, r7
 80051ca:	d000      	beq.n	80051ce <HAL_RCC_OscConfig+0x1ba>
 80051cc:	e732      	b.n	8005034 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80051ce:	f7ff fc93 	bl	8004af8 <HAL_GetTick>
 80051d2:	1b80      	subs	r0, r0, r6
 80051d4:	2802      	cmp	r0, #2
 80051d6:	d9f6      	bls.n	80051c6 <HAL_RCC_OscConfig+0x1b2>
 80051d8:	e77e      	b.n	80050d8 <HAL_RCC_OscConfig+0xc4>
      __HAL_RCC_LSI_DISABLE();
 80051da:	6a6a      	ldr	r2, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80051dc:	2702      	movs	r7, #2
      __HAL_RCC_LSI_DISABLE();
 80051de:	439a      	bics	r2, r3
 80051e0:	626a      	str	r2, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 80051e2:	f7ff fc89 	bl	8004af8 <HAL_GetTick>
 80051e6:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80051e8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80051ea:	423b      	tst	r3, r7
 80051ec:	d100      	bne.n	80051f0 <HAL_RCC_OscConfig+0x1dc>
 80051ee:	e721      	b.n	8005034 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80051f0:	f7ff fc82 	bl	8004af8 <HAL_GetTick>
 80051f4:	1b80      	subs	r0, r0, r6
 80051f6:	2802      	cmp	r0, #2
 80051f8:	d9f6      	bls.n	80051e8 <HAL_RCC_OscConfig+0x1d4>
 80051fa:	e76d      	b.n	80050d8 <HAL_RCC_OscConfig+0xc4>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051fc:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 80051fe:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005200:	4d45      	ldr	r5, [pc, #276]	; (8005318 <HAL_RCC_OscConfig+0x304>)
 8005202:	0552      	lsls	r2, r2, #21
 8005204:	69eb      	ldr	r3, [r5, #28]
    FlagStatus       pwrclkchanged = RESET;
 8005206:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005208:	4213      	tst	r3, r2
 800520a:	d108      	bne.n	800521e <HAL_RCC_OscConfig+0x20a>
      __HAL_RCC_PWR_CLK_ENABLE();
 800520c:	69eb      	ldr	r3, [r5, #28]
 800520e:	4313      	orrs	r3, r2
 8005210:	61eb      	str	r3, [r5, #28]
 8005212:	69eb      	ldr	r3, [r5, #28]
 8005214:	4013      	ands	r3, r2
 8005216:	9303      	str	r3, [sp, #12]
 8005218:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 800521a:	2301      	movs	r3, #1
 800521c:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800521e:	2780      	movs	r7, #128	; 0x80
 8005220:	4e40      	ldr	r6, [pc, #256]	; (8005324 <HAL_RCC_OscConfig+0x310>)
 8005222:	007f      	lsls	r7, r7, #1
 8005224:	6833      	ldr	r3, [r6, #0]
 8005226:	423b      	tst	r3, r7
 8005228:	d015      	beq.n	8005256 <HAL_RCC_OscConfig+0x242>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800522a:	68a3      	ldr	r3, [r4, #8]
 800522c:	2b01      	cmp	r3, #1
 800522e:	d122      	bne.n	8005276 <HAL_RCC_OscConfig+0x262>
 8005230:	6a2a      	ldr	r2, [r5, #32]
 8005232:	4313      	orrs	r3, r2
 8005234:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 8005236:	f7ff fc5f 	bl	8004af8 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800523a:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 800523c:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800523e:	6a2b      	ldr	r3, [r5, #32]
 8005240:	423b      	tst	r3, r7
 8005242:	d03f      	beq.n	80052c4 <HAL_RCC_OscConfig+0x2b0>
    if(pwrclkchanged == SET)
 8005244:	9b00      	ldr	r3, [sp, #0]
 8005246:	2b01      	cmp	r3, #1
 8005248:	d000      	beq.n	800524c <HAL_RCC_OscConfig+0x238>
 800524a:	e6f7      	b.n	800503c <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 800524c:	69eb      	ldr	r3, [r5, #28]
 800524e:	4a36      	ldr	r2, [pc, #216]	; (8005328 <HAL_RCC_OscConfig+0x314>)
 8005250:	4013      	ands	r3, r2
 8005252:	61eb      	str	r3, [r5, #28]
 8005254:	e6f2      	b.n	800503c <HAL_RCC_OscConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005256:	6833      	ldr	r3, [r6, #0]
 8005258:	433b      	orrs	r3, r7
 800525a:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800525c:	f7ff fc4c 	bl	8004af8 <HAL_GetTick>
 8005260:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005262:	6833      	ldr	r3, [r6, #0]
 8005264:	423b      	tst	r3, r7
 8005266:	d1e0      	bne.n	800522a <HAL_RCC_OscConfig+0x216>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005268:	f7ff fc46 	bl	8004af8 <HAL_GetTick>
 800526c:	9b01      	ldr	r3, [sp, #4]
 800526e:	1ac0      	subs	r0, r0, r3
 8005270:	2864      	cmp	r0, #100	; 0x64
 8005272:	d9f6      	bls.n	8005262 <HAL_RCC_OscConfig+0x24e>
 8005274:	e730      	b.n	80050d8 <HAL_RCC_OscConfig+0xc4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005276:	2201      	movs	r2, #1
 8005278:	2b00      	cmp	r3, #0
 800527a:	d114      	bne.n	80052a6 <HAL_RCC_OscConfig+0x292>
 800527c:	6a2b      	ldr	r3, [r5, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800527e:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005280:	4393      	bics	r3, r2
 8005282:	622b      	str	r3, [r5, #32]
 8005284:	6a2b      	ldr	r3, [r5, #32]
 8005286:	3203      	adds	r2, #3
 8005288:	4393      	bics	r3, r2
 800528a:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 800528c:	f7ff fc34 	bl	8004af8 <HAL_GetTick>
 8005290:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005292:	6a2b      	ldr	r3, [r5, #32]
 8005294:	423b      	tst	r3, r7
 8005296:	d0d5      	beq.n	8005244 <HAL_RCC_OscConfig+0x230>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005298:	f7ff fc2e 	bl	8004af8 <HAL_GetTick>
 800529c:	4b23      	ldr	r3, [pc, #140]	; (800532c <HAL_RCC_OscConfig+0x318>)
 800529e:	1b80      	subs	r0, r0, r6
 80052a0:	4298      	cmp	r0, r3
 80052a2:	d9f6      	bls.n	8005292 <HAL_RCC_OscConfig+0x27e>
 80052a4:	e718      	b.n	80050d8 <HAL_RCC_OscConfig+0xc4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80052a6:	2b05      	cmp	r3, #5
 80052a8:	d105      	bne.n	80052b6 <HAL_RCC_OscConfig+0x2a2>
 80052aa:	6a29      	ldr	r1, [r5, #32]
 80052ac:	3b01      	subs	r3, #1
 80052ae:	430b      	orrs	r3, r1
 80052b0:	622b      	str	r3, [r5, #32]
 80052b2:	6a2b      	ldr	r3, [r5, #32]
 80052b4:	e7bd      	b.n	8005232 <HAL_RCC_OscConfig+0x21e>
 80052b6:	6a2b      	ldr	r3, [r5, #32]
 80052b8:	4393      	bics	r3, r2
 80052ba:	2204      	movs	r2, #4
 80052bc:	622b      	str	r3, [r5, #32]
 80052be:	6a2b      	ldr	r3, [r5, #32]
 80052c0:	4393      	bics	r3, r2
 80052c2:	e7b7      	b.n	8005234 <HAL_RCC_OscConfig+0x220>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80052c4:	f7ff fc18 	bl	8004af8 <HAL_GetTick>
 80052c8:	4b18      	ldr	r3, [pc, #96]	; (800532c <HAL_RCC_OscConfig+0x318>)
 80052ca:	1b80      	subs	r0, r0, r6
 80052cc:	4298      	cmp	r0, r3
 80052ce:	d9b6      	bls.n	800523e <HAL_RCC_OscConfig+0x22a>
 80052d0:	e702      	b.n	80050d8 <HAL_RCC_OscConfig+0xc4>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80052d2:	f7ff fc11 	bl	8004af8 <HAL_GetTick>
 80052d6:	1b80      	subs	r0, r0, r6
 80052d8:	2802      	cmp	r0, #2
 80052da:	d800      	bhi.n	80052de <HAL_RCC_OscConfig+0x2ca>
 80052dc:	e6c1      	b.n	8005062 <HAL_RCC_OscConfig+0x4e>
 80052de:	e6fb      	b.n	80050d8 <HAL_RCC_OscConfig+0xc4>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80052e0:	3205      	adds	r2, #5
 80052e2:	d103      	bne.n	80052ec <HAL_RCC_OscConfig+0x2d8>
      __HAL_RCC_HSI14ADC_ENABLE();
 80052e4:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80052e6:	439a      	bics	r2, r3
 80052e8:	636a      	str	r2, [r5, #52]	; 0x34
 80052ea:	e6be      	b.n	800506a <HAL_RCC_OscConfig+0x56>
      __HAL_RCC_HSI14ADC_DISABLE();
 80052ec:	6b6a      	ldr	r2, [r5, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80052ee:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 80052f0:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 80052f2:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 80052f4:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 80052f6:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80052f8:	4393      	bics	r3, r2
 80052fa:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 80052fc:	f7ff fbfc 	bl	8004af8 <HAL_GetTick>
 8005300:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8005302:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8005304:	423b      	tst	r3, r7
 8005306:	d100      	bne.n	800530a <HAL_RCC_OscConfig+0x2f6>
 8005308:	e6b6      	b.n	8005078 <HAL_RCC_OscConfig+0x64>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800530a:	f7ff fbf5 	bl	8004af8 <HAL_GetTick>
 800530e:	1b80      	subs	r0, r0, r6
 8005310:	2802      	cmp	r0, #2
 8005312:	d9f6      	bls.n	8005302 <HAL_RCC_OscConfig+0x2ee>
 8005314:	e6e0      	b.n	80050d8 <HAL_RCC_OscConfig+0xc4>
 8005316:	46c0      	nop			; (mov r8, r8)
 8005318:	40021000 	.word	0x40021000
 800531c:	fffeffff 	.word	0xfffeffff
 8005320:	fffbffff 	.word	0xfffbffff
 8005324:	40007000 	.word	0x40007000
 8005328:	efffffff 	.word	0xefffffff
 800532c:	00001388 	.word	0x00001388
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005330:	210c      	movs	r1, #12
 8005332:	4d34      	ldr	r5, [pc, #208]	; (8005404 <HAL_RCC_OscConfig+0x3f0>)
 8005334:	686a      	ldr	r2, [r5, #4]
 8005336:	400a      	ands	r2, r1
 8005338:	2a08      	cmp	r2, #8
 800533a:	d047      	beq.n	80053cc <HAL_RCC_OscConfig+0x3b8>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800533c:	4a32      	ldr	r2, [pc, #200]	; (8005408 <HAL_RCC_OscConfig+0x3f4>)
 800533e:	2b02      	cmp	r3, #2
 8005340:	d132      	bne.n	80053a8 <HAL_RCC_OscConfig+0x394>
        __HAL_RCC_PLL_DISABLE();
 8005342:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005344:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8005346:	4013      	ands	r3, r2
 8005348:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800534a:	f7ff fbd5 	bl	8004af8 <HAL_GetTick>
 800534e:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005350:	04bf      	lsls	r7, r7, #18
 8005352:	682b      	ldr	r3, [r5, #0]
 8005354:	423b      	tst	r3, r7
 8005356:	d121      	bne.n	800539c <HAL_RCC_OscConfig+0x388>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005358:	220f      	movs	r2, #15
 800535a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800535c:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800535e:	4393      	bics	r3, r2
 8005360:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005362:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005364:	4313      	orrs	r3, r2
 8005366:	62eb      	str	r3, [r5, #44]	; 0x2c
 8005368:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800536a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800536c:	686a      	ldr	r2, [r5, #4]
 800536e:	430b      	orrs	r3, r1
 8005370:	4926      	ldr	r1, [pc, #152]	; (800540c <HAL_RCC_OscConfig+0x3f8>)
 8005372:	400a      	ands	r2, r1
 8005374:	4313      	orrs	r3, r2
 8005376:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8005378:	2380      	movs	r3, #128	; 0x80
 800537a:	682a      	ldr	r2, [r5, #0]
 800537c:	045b      	lsls	r3, r3, #17
 800537e:	4313      	orrs	r3, r2
 8005380:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8005382:	f7ff fbb9 	bl	8004af8 <HAL_GetTick>
 8005386:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005388:	682b      	ldr	r3, [r5, #0]
 800538a:	4233      	tst	r3, r6
 800538c:	d000      	beq.n	8005390 <HAL_RCC_OscConfig+0x37c>
 800538e:	e677      	b.n	8005080 <HAL_RCC_OscConfig+0x6c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005390:	f7ff fbb2 	bl	8004af8 <HAL_GetTick>
 8005394:	1b00      	subs	r0, r0, r4
 8005396:	2802      	cmp	r0, #2
 8005398:	d9f6      	bls.n	8005388 <HAL_RCC_OscConfig+0x374>
 800539a:	e69d      	b.n	80050d8 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800539c:	f7ff fbac 	bl	8004af8 <HAL_GetTick>
 80053a0:	1b80      	subs	r0, r0, r6
 80053a2:	2802      	cmp	r0, #2
 80053a4:	d9d5      	bls.n	8005352 <HAL_RCC_OscConfig+0x33e>
 80053a6:	e697      	b.n	80050d8 <HAL_RCC_OscConfig+0xc4>
        __HAL_RCC_PLL_DISABLE();
 80053a8:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80053aa:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 80053ac:	4013      	ands	r3, r2
 80053ae:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80053b0:	f7ff fba2 	bl	8004af8 <HAL_GetTick>
 80053b4:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80053b6:	04b6      	lsls	r6, r6, #18
 80053b8:	682b      	ldr	r3, [r5, #0]
 80053ba:	4233      	tst	r3, r6
 80053bc:	d100      	bne.n	80053c0 <HAL_RCC_OscConfig+0x3ac>
 80053be:	e65f      	b.n	8005080 <HAL_RCC_OscConfig+0x6c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80053c0:	f7ff fb9a 	bl	8004af8 <HAL_GetTick>
 80053c4:	1b00      	subs	r0, r0, r4
 80053c6:	2802      	cmp	r0, #2
 80053c8:	d9f6      	bls.n	80053b8 <HAL_RCC_OscConfig+0x3a4>
 80053ca:	e685      	b.n	80050d8 <HAL_RCC_OscConfig+0xc4>
        return HAL_ERROR;
 80053cc:	0018      	movs	r0, r3
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80053ce:	2b01      	cmp	r3, #1
 80053d0:	d100      	bne.n	80053d4 <HAL_RCC_OscConfig+0x3c0>
 80053d2:	e682      	b.n	80050da <HAL_RCC_OscConfig+0xc6>
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80053d4:	2180      	movs	r1, #128	; 0x80
        pll_config  = RCC->CFGR;
 80053d6:	686b      	ldr	r3, [r5, #4]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80053d8:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80053da:	0249      	lsls	r1, r1, #9
        pll_config2 = RCC->CFGR2;
 80053dc:	6aea      	ldr	r2, [r5, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80053de:	4019      	ands	r1, r3
 80053e0:	4281      	cmp	r1, r0
 80053e2:	d000      	beq.n	80053e6 <HAL_RCC_OscConfig+0x3d2>
 80053e4:	e661      	b.n	80050aa <HAL_RCC_OscConfig+0x96>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80053e6:	210f      	movs	r1, #15
 80053e8:	400a      	ands	r2, r1
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80053ea:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80053ec:	428a      	cmp	r2, r1
 80053ee:	d000      	beq.n	80053f2 <HAL_RCC_OscConfig+0x3de>
 80053f0:	e65b      	b.n	80050aa <HAL_RCC_OscConfig+0x96>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80053f2:	22f0      	movs	r2, #240	; 0xf0
 80053f4:	0392      	lsls	r2, r2, #14
 80053f6:	4013      	ands	r3, r2
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80053f8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d100      	bne.n	8005400 <HAL_RCC_OscConfig+0x3ec>
 80053fe:	e63f      	b.n	8005080 <HAL_RCC_OscConfig+0x6c>
 8005400:	e653      	b.n	80050aa <HAL_RCC_OscConfig+0x96>
 8005402:	46c0      	nop			; (mov r8, r8)
 8005404:	40021000 	.word	0x40021000
 8005408:	feffffff 	.word	0xfeffffff
 800540c:	ffc2ffff 	.word	0xffc2ffff

08005410 <HAL_RCC_EnableCSS>:
  *         the Cortex-M0 NMI (Non-Maskable Interrupt) exception vector.  
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
  SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 8005410:	2380      	movs	r3, #128	; 0x80
 8005412:	4a03      	ldr	r2, [pc, #12]	; (8005420 <HAL_RCC_EnableCSS+0x10>)
 8005414:	031b      	lsls	r3, r3, #12
 8005416:	6811      	ldr	r1, [r2, #0]
 8005418:	430b      	orrs	r3, r1
 800541a:	6013      	str	r3, [r2, #0]
}
 800541c:	4770      	bx	lr
 800541e:	46c0      	nop			; (mov r8, r8)
 8005420:	40021000 	.word	0x40021000

08005424 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005424:	220c      	movs	r2, #12
{
 8005426:	b570      	push	{r4, r5, r6, lr}
  tmpreg = RCC->CFGR;
 8005428:	4d0c      	ldr	r5, [pc, #48]	; (800545c <HAL_RCC_GetSysClockFreq+0x38>)
 800542a:	686b      	ldr	r3, [r5, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 800542c:	401a      	ands	r2, r3
 800542e:	2a08      	cmp	r2, #8
 8005430:	d111      	bne.n	8005456 <HAL_RCC_GetSysClockFreq+0x32>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8005432:	200f      	movs	r0, #15
 8005434:	490a      	ldr	r1, [pc, #40]	; (8005460 <HAL_RCC_GetSysClockFreq+0x3c>)
 8005436:	0c9a      	lsrs	r2, r3, #18
 8005438:	4002      	ands	r2, r0
 800543a:	5c8c      	ldrb	r4, [r1, r2]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800543c:	6aea      	ldr	r2, [r5, #44]	; 0x2c
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800543e:	03db      	lsls	r3, r3, #15
 8005440:	d507      	bpl.n	8005452 <HAL_RCC_GetSysClockFreq+0x2e>
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8005442:	4908      	ldr	r1, [pc, #32]	; (8005464 <HAL_RCC_GetSysClockFreq+0x40>)
 8005444:	4002      	ands	r2, r0
 8005446:	5c89      	ldrb	r1, [r1, r2]
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005448:	4807      	ldr	r0, [pc, #28]	; (8005468 <HAL_RCC_GetSysClockFreq+0x44>)
 800544a:	f7fa fe71 	bl	8000130 <__udivsi3>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800544e:	4360      	muls	r0, r4
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8005450:	bd70      	pop	{r4, r5, r6, pc}
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005452:	4806      	ldr	r0, [pc, #24]	; (800546c <HAL_RCC_GetSysClockFreq+0x48>)
 8005454:	e7fb      	b.n	800544e <HAL_RCC_GetSysClockFreq+0x2a>
      sysclockfreq = HSE_VALUE;
 8005456:	4804      	ldr	r0, [pc, #16]	; (8005468 <HAL_RCC_GetSysClockFreq+0x44>)
  return sysclockfreq;
 8005458:	e7fa      	b.n	8005450 <HAL_RCC_GetSysClockFreq+0x2c>
 800545a:	46c0      	nop			; (mov r8, r8)
 800545c:	40021000 	.word	0x40021000
 8005460:	08006bd7 	.word	0x08006bd7
 8005464:	08006be7 	.word	0x08006be7
 8005468:	007a1200 	.word	0x007a1200
 800546c:	003d0900 	.word	0x003d0900

08005470 <HAL_RCC_ClockConfig>:
{
 8005470:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005472:	0004      	movs	r4, r0
 8005474:	000e      	movs	r6, r1
  if(RCC_ClkInitStruct == NULL)
 8005476:	2800      	cmp	r0, #0
 8005478:	d101      	bne.n	800547e <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 800547a:	2001      	movs	r0, #1
}
 800547c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800547e:	2201      	movs	r2, #1
 8005480:	4d37      	ldr	r5, [pc, #220]	; (8005560 <HAL_RCC_ClockConfig+0xf0>)
 8005482:	682b      	ldr	r3, [r5, #0]
 8005484:	4013      	ands	r3, r2
 8005486:	428b      	cmp	r3, r1
 8005488:	d31c      	bcc.n	80054c4 <HAL_RCC_ClockConfig+0x54>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800548a:	6822      	ldr	r2, [r4, #0]
 800548c:	0793      	lsls	r3, r2, #30
 800548e:	d422      	bmi.n	80054d6 <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005490:	07d2      	lsls	r2, r2, #31
 8005492:	d42f      	bmi.n	80054f4 <HAL_RCC_ClockConfig+0x84>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005494:	2301      	movs	r3, #1
 8005496:	682a      	ldr	r2, [r5, #0]
 8005498:	401a      	ands	r2, r3
 800549a:	42b2      	cmp	r2, r6
 800549c:	d851      	bhi.n	8005542 <HAL_RCC_ClockConfig+0xd2>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800549e:	6823      	ldr	r3, [r4, #0]
 80054a0:	4d30      	ldr	r5, [pc, #192]	; (8005564 <HAL_RCC_ClockConfig+0xf4>)
 80054a2:	075b      	lsls	r3, r3, #29
 80054a4:	d454      	bmi.n	8005550 <HAL_RCC_ClockConfig+0xe0>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80054a6:	f7ff ffbd 	bl	8005424 <HAL_RCC_GetSysClockFreq>
 80054aa:	686b      	ldr	r3, [r5, #4]
 80054ac:	4a2e      	ldr	r2, [pc, #184]	; (8005568 <HAL_RCC_ClockConfig+0xf8>)
 80054ae:	061b      	lsls	r3, r3, #24
 80054b0:	0f1b      	lsrs	r3, r3, #28
 80054b2:	5cd3      	ldrb	r3, [r2, r3]
 80054b4:	492d      	ldr	r1, [pc, #180]	; (800556c <HAL_RCC_ClockConfig+0xfc>)
 80054b6:	40d8      	lsrs	r0, r3
 80054b8:	6008      	str	r0, [r1, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80054ba:	2002      	movs	r0, #2
 80054bc:	f7ff fadc 	bl	8004a78 <HAL_InitTick>
  return HAL_OK;
 80054c0:	2000      	movs	r0, #0
 80054c2:	e7db      	b.n	800547c <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054c4:	682b      	ldr	r3, [r5, #0]
 80054c6:	4393      	bics	r3, r2
 80054c8:	430b      	orrs	r3, r1
 80054ca:	602b      	str	r3, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80054cc:	682b      	ldr	r3, [r5, #0]
 80054ce:	4013      	ands	r3, r2
 80054d0:	428b      	cmp	r3, r1
 80054d2:	d1d2      	bne.n	800547a <HAL_RCC_ClockConfig+0xa>
 80054d4:	e7d9      	b.n	800548a <HAL_RCC_ClockConfig+0x1a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80054d6:	4923      	ldr	r1, [pc, #140]	; (8005564 <HAL_RCC_ClockConfig+0xf4>)
 80054d8:	0753      	lsls	r3, r2, #29
 80054da:	d504      	bpl.n	80054e6 <HAL_RCC_ClockConfig+0x76>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80054dc:	23e0      	movs	r3, #224	; 0xe0
 80054de:	6848      	ldr	r0, [r1, #4]
 80054e0:	00db      	lsls	r3, r3, #3
 80054e2:	4303      	orrs	r3, r0
 80054e4:	604b      	str	r3, [r1, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80054e6:	20f0      	movs	r0, #240	; 0xf0
 80054e8:	684b      	ldr	r3, [r1, #4]
 80054ea:	4383      	bics	r3, r0
 80054ec:	68a0      	ldr	r0, [r4, #8]
 80054ee:	4303      	orrs	r3, r0
 80054f0:	604b      	str	r3, [r1, #4]
 80054f2:	e7cd      	b.n	8005490 <HAL_RCC_ClockConfig+0x20>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80054f4:	4f1b      	ldr	r7, [pc, #108]	; (8005564 <HAL_RCC_ClockConfig+0xf4>)
 80054f6:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054f8:	683b      	ldr	r3, [r7, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80054fa:	2a01      	cmp	r2, #1
 80054fc:	d119      	bne.n	8005532 <HAL_RCC_ClockConfig+0xc2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054fe:	039b      	lsls	r3, r3, #14
 8005500:	d5bb      	bpl.n	800547a <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005502:	2103      	movs	r1, #3
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	438b      	bics	r3, r1
 8005508:	4313      	orrs	r3, r2
 800550a:	607b      	str	r3, [r7, #4]
    tickstart = HAL_GetTick();
 800550c:	f7ff faf4 	bl	8004af8 <HAL_GetTick>
 8005510:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005512:	230c      	movs	r3, #12
 8005514:	687a      	ldr	r2, [r7, #4]
 8005516:	401a      	ands	r2, r3
 8005518:	6863      	ldr	r3, [r4, #4]
 800551a:	009b      	lsls	r3, r3, #2
 800551c:	429a      	cmp	r2, r3
 800551e:	d0b9      	beq.n	8005494 <HAL_RCC_ClockConfig+0x24>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005520:	f7ff faea 	bl	8004af8 <HAL_GetTick>
 8005524:	9b01      	ldr	r3, [sp, #4]
 8005526:	1ac0      	subs	r0, r0, r3
 8005528:	4b11      	ldr	r3, [pc, #68]	; (8005570 <HAL_RCC_ClockConfig+0x100>)
 800552a:	4298      	cmp	r0, r3
 800552c:	d9f1      	bls.n	8005512 <HAL_RCC_ClockConfig+0xa2>
        return HAL_TIMEOUT;
 800552e:	2003      	movs	r0, #3
 8005530:	e7a4      	b.n	800547c <HAL_RCC_ClockConfig+0xc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005532:	2a02      	cmp	r2, #2
 8005534:	d102      	bne.n	800553c <HAL_RCC_ClockConfig+0xcc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005536:	019b      	lsls	r3, r3, #6
 8005538:	d4e3      	bmi.n	8005502 <HAL_RCC_ClockConfig+0x92>
 800553a:	e79e      	b.n	800547a <HAL_RCC_ClockConfig+0xa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800553c:	079b      	lsls	r3, r3, #30
 800553e:	d4e0      	bmi.n	8005502 <HAL_RCC_ClockConfig+0x92>
 8005540:	e79b      	b.n	800547a <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005542:	682a      	ldr	r2, [r5, #0]
 8005544:	439a      	bics	r2, r3
 8005546:	602a      	str	r2, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005548:	682a      	ldr	r2, [r5, #0]
 800554a:	421a      	tst	r2, r3
 800554c:	d0a7      	beq.n	800549e <HAL_RCC_ClockConfig+0x2e>
 800554e:	e794      	b.n	800547a <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005550:	686b      	ldr	r3, [r5, #4]
 8005552:	4a08      	ldr	r2, [pc, #32]	; (8005574 <HAL_RCC_ClockConfig+0x104>)
 8005554:	4013      	ands	r3, r2
 8005556:	68e2      	ldr	r2, [r4, #12]
 8005558:	4313      	orrs	r3, r2
 800555a:	606b      	str	r3, [r5, #4]
 800555c:	e7a3      	b.n	80054a6 <HAL_RCC_ClockConfig+0x36>
 800555e:	46c0      	nop			; (mov r8, r8)
 8005560:	40022000 	.word	0x40022000
 8005564:	40021000 	.word	0x40021000
 8005568:	08006bbf 	.word	0x08006bbf
 800556c:	200003d0 	.word	0x200003d0
 8005570:	00001388 	.word	0x00001388
 8005574:	fffff8ff 	.word	0xfffff8ff

08005578 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8005578:	4b01      	ldr	r3, [pc, #4]	; (8005580 <HAL_RCC_GetHCLKFreq+0x8>)
 800557a:	6818      	ldr	r0, [r3, #0]
}
 800557c:	4770      	bx	lr
 800557e:	46c0      	nop			; (mov r8, r8)
 8005580:	200003d0 	.word	0x200003d0

08005584 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8005584:	4b04      	ldr	r3, [pc, #16]	; (8005598 <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 8005586:	4a05      	ldr	r2, [pc, #20]	; (800559c <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	4905      	ldr	r1, [pc, #20]	; (80055a0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800558c:	055b      	lsls	r3, r3, #21
 800558e:	0f5b      	lsrs	r3, r3, #29
 8005590:	5ccb      	ldrb	r3, [r1, r3]
 8005592:	6810      	ldr	r0, [r2, #0]
 8005594:	40d8      	lsrs	r0, r3
}    
 8005596:	4770      	bx	lr
 8005598:	40021000 	.word	0x40021000
 800559c:	200003d0 	.word	0x200003d0
 80055a0:	08006bcf 	.word	0x08006bcf

080055a4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80055a4:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80055a6:	6803      	ldr	r3, [r0, #0]
{
 80055a8:	0005      	movs	r5, r0
 80055aa:	b085      	sub	sp, #20
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80055ac:	03db      	lsls	r3, r3, #15
 80055ae:	d52b      	bpl.n	8005608 <HAL_RCCEx_PeriphCLKConfig+0x64>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80055b0:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 80055b2:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80055b4:	4c38      	ldr	r4, [pc, #224]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0xf4>)
 80055b6:	0552      	lsls	r2, r2, #21
 80055b8:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 80055ba:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80055bc:	4213      	tst	r3, r2
 80055be:	d108      	bne.n	80055d2 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80055c0:	69e3      	ldr	r3, [r4, #28]
 80055c2:	4313      	orrs	r3, r2
 80055c4:	61e3      	str	r3, [r4, #28]
 80055c6:	69e3      	ldr	r3, [r4, #28]
 80055c8:	4013      	ands	r3, r2
 80055ca:	9303      	str	r3, [sp, #12]
 80055cc:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 80055ce:	2301      	movs	r3, #1
 80055d0:	9300      	str	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055d2:	2780      	movs	r7, #128	; 0x80
 80055d4:	4e31      	ldr	r6, [pc, #196]	; (800569c <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 80055d6:	007f      	lsls	r7, r7, #1
 80055d8:	6833      	ldr	r3, [r6, #0]
 80055da:	423b      	tst	r3, r7
 80055dc:	d029      	beq.n	8005632 <HAL_RCCEx_PeriphCLKConfig+0x8e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80055de:	6a21      	ldr	r1, [r4, #32]
 80055e0:	22c0      	movs	r2, #192	; 0xc0
 80055e2:	0008      	movs	r0, r1
 80055e4:	0092      	lsls	r2, r2, #2
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80055e6:	686b      	ldr	r3, [r5, #4]
 80055e8:	4e2d      	ldr	r6, [pc, #180]	; (80056a0 <HAL_RCCEx_PeriphCLKConfig+0xfc>)
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80055ea:	4010      	ands	r0, r2
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80055ec:	4211      	tst	r1, r2
 80055ee:	d132      	bne.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0xb2>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80055f0:	6a23      	ldr	r3, [r4, #32]
 80055f2:	686a      	ldr	r2, [r5, #4]
 80055f4:	4033      	ands	r3, r6
 80055f6:	4313      	orrs	r3, r2
 80055f8:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80055fa:	9b00      	ldr	r3, [sp, #0]
 80055fc:	2b01      	cmp	r3, #1
 80055fe:	d103      	bne.n	8005608 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005600:	69e3      	ldr	r3, [r4, #28]
 8005602:	4a28      	ldr	r2, [pc, #160]	; (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8005604:	4013      	ands	r3, r2
 8005606:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005608:	682a      	ldr	r2, [r5, #0]
 800560a:	07d3      	lsls	r3, r2, #31
 800560c:	d506      	bpl.n	800561c <HAL_RCCEx_PeriphCLKConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800560e:	2003      	movs	r0, #3
 8005610:	4921      	ldr	r1, [pc, #132]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0xf4>)
 8005612:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8005614:	4383      	bics	r3, r0
 8005616:	68a8      	ldr	r0, [r5, #8]
 8005618:	4303      	orrs	r3, r0
 800561a:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 800561c:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800561e:	0692      	lsls	r2, r2, #26
 8005620:	d517      	bpl.n	8005652 <HAL_RCCEx_PeriphCLKConfig+0xae>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005622:	2110      	movs	r1, #16
 8005624:	4a1c      	ldr	r2, [pc, #112]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0xf4>)
 8005626:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8005628:	438b      	bics	r3, r1
 800562a:	68e9      	ldr	r1, [r5, #12]
 800562c:	430b      	orrs	r3, r1
 800562e:	6313      	str	r3, [r2, #48]	; 0x30
 8005630:	e00f      	b.n	8005652 <HAL_RCCEx_PeriphCLKConfig+0xae>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005632:	6833      	ldr	r3, [r6, #0]
 8005634:	433b      	orrs	r3, r7
 8005636:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8005638:	f7ff fa5e 	bl	8004af8 <HAL_GetTick>
 800563c:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800563e:	6833      	ldr	r3, [r6, #0]
 8005640:	423b      	tst	r3, r7
 8005642:	d1cc      	bne.n	80055de <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005644:	f7ff fa58 	bl	8004af8 <HAL_GetTick>
 8005648:	9b01      	ldr	r3, [sp, #4]
 800564a:	1ac0      	subs	r0, r0, r3
 800564c:	2864      	cmp	r0, #100	; 0x64
 800564e:	d9f6      	bls.n	800563e <HAL_RCCEx_PeriphCLKConfig+0x9a>
          return HAL_TIMEOUT;
 8005650:	2003      	movs	r0, #3
}
 8005652:	b005      	add	sp, #20
 8005654:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005656:	4013      	ands	r3, r2
 8005658:	4283      	cmp	r3, r0
 800565a:	d0c9      	beq.n	80055f0 <HAL_RCCEx_PeriphCLKConfig+0x4c>
      __HAL_RCC_BACKUPRESET_FORCE();
 800565c:	2280      	movs	r2, #128	; 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800565e:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8005660:	6a20      	ldr	r0, [r4, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005662:	0019      	movs	r1, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 8005664:	0252      	lsls	r2, r2, #9
 8005666:	4302      	orrs	r2, r0
 8005668:	6222      	str	r2, [r4, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800566a:	6a22      	ldr	r2, [r4, #32]
 800566c:	480e      	ldr	r0, [pc, #56]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x104>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800566e:	4031      	ands	r1, r6
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005670:	4002      	ands	r2, r0
 8005672:	6222      	str	r2, [r4, #32]
      RCC->BDCR = temp_reg;
 8005674:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005676:	07db      	lsls	r3, r3, #31
 8005678:	d5ba      	bpl.n	80055f0 <HAL_RCCEx_PeriphCLKConfig+0x4c>
        tickstart = HAL_GetTick();
 800567a:	f7ff fa3d 	bl	8004af8 <HAL_GetTick>
 800567e:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005680:	2202      	movs	r2, #2
 8005682:	6a23      	ldr	r3, [r4, #32]
 8005684:	4213      	tst	r3, r2
 8005686:	d1b3      	bne.n	80055f0 <HAL_RCCEx_PeriphCLKConfig+0x4c>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005688:	f7ff fa36 	bl	8004af8 <HAL_GetTick>
 800568c:	4b07      	ldr	r3, [pc, #28]	; (80056ac <HAL_RCCEx_PeriphCLKConfig+0x108>)
 800568e:	1bc0      	subs	r0, r0, r7
 8005690:	4298      	cmp	r0, r3
 8005692:	d9f5      	bls.n	8005680 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 8005694:	e7dc      	b.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0xac>
 8005696:	46c0      	nop			; (mov r8, r8)
 8005698:	40021000 	.word	0x40021000
 800569c:	40007000 	.word	0x40007000
 80056a0:	fffffcff 	.word	0xfffffcff
 80056a4:	efffffff 	.word	0xefffffff
 80056a8:	fffeffff 	.word	0xfffeffff
 80056ac:	00001388 	.word	0x00001388

080056b0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80056b0:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80056b2:	2401      	movs	r4, #1
  tmpccer = TIMx->CCER;
 80056b4:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80056b6:	6a02      	ldr	r2, [r0, #32]
 80056b8:	43a2      	bics	r2, r4
 80056ba:	6202      	str	r2, [r0, #32]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80056bc:	2273      	movs	r2, #115	; 0x73
  tmpcr2 =  TIMx->CR2;
 80056be:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80056c0:	6985      	ldr	r5, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80056c2:	4395      	bics	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80056c4:	680a      	ldr	r2, [r1, #0]
 80056c6:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80056c8:	2202      	movs	r2, #2
 80056ca:	4393      	bics	r3, r2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80056cc:	688a      	ldr	r2, [r1, #8]
 80056ce:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80056d0:	4a11      	ldr	r2, [pc, #68]	; (8005718 <TIM_OC1_SetConfig+0x68>)
 80056d2:	4290      	cmp	r0, r2
 80056d4:	d005      	beq.n	80056e2 <TIM_OC1_SetConfig+0x32>
 80056d6:	4e11      	ldr	r6, [pc, #68]	; (800571c <TIM_OC1_SetConfig+0x6c>)
 80056d8:	42b0      	cmp	r0, r6
 80056da:	d002      	beq.n	80056e2 <TIM_OC1_SetConfig+0x32>
 80056dc:	4e10      	ldr	r6, [pc, #64]	; (8005720 <TIM_OC1_SetConfig+0x70>)
 80056de:	42b0      	cmp	r0, r6
 80056e0:	d113      	bne.n	800570a <TIM_OC1_SetConfig+0x5a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80056e2:	2608      	movs	r6, #8
 80056e4:	43b3      	bics	r3, r6
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80056e6:	68ce      	ldr	r6, [r1, #12]
 80056e8:	4333      	orrs	r3, r6
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80056ea:	2604      	movs	r6, #4
 80056ec:	43b3      	bics	r3, r6
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056ee:	4290      	cmp	r0, r2
 80056f0:	d005      	beq.n	80056fe <TIM_OC1_SetConfig+0x4e>
 80056f2:	4a0a      	ldr	r2, [pc, #40]	; (800571c <TIM_OC1_SetConfig+0x6c>)
 80056f4:	4290      	cmp	r0, r2
 80056f6:	d002      	beq.n	80056fe <TIM_OC1_SetConfig+0x4e>
 80056f8:	4a09      	ldr	r2, [pc, #36]	; (8005720 <TIM_OC1_SetConfig+0x70>)
 80056fa:	4290      	cmp	r0, r2
 80056fc:	d105      	bne.n	800570a <TIM_OC1_SetConfig+0x5a>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80056fe:	4a09      	ldr	r2, [pc, #36]	; (8005724 <TIM_OC1_SetConfig+0x74>)
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005700:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005702:	4022      	ands	r2, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 8005704:	694c      	ldr	r4, [r1, #20]
 8005706:	4334      	orrs	r4, r6
 8005708:	4314      	orrs	r4, r2

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800570a:	684a      	ldr	r2, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800570c:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800570e:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8005710:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005712:	6203      	str	r3, [r0, #32]
}
 8005714:	bd70      	pop	{r4, r5, r6, pc}
 8005716:	46c0      	nop			; (mov r8, r8)
 8005718:	40012c00 	.word	0x40012c00
 800571c:	40014400 	.word	0x40014400
 8005720:	40014800 	.word	0x40014800
 8005724:	fffffcff 	.word	0xfffffcff

08005728 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005728:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800572a:	4a17      	ldr	r2, [pc, #92]	; (8005788 <TIM_OC3_SetConfig+0x60>)
  tmpccer = TIMx->CCER;
 800572c:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800572e:	6a03      	ldr	r3, [r0, #32]
 8005730:	4013      	ands	r3, r2
 8005732:	6203      	str	r3, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005734:	2373      	movs	r3, #115	; 0x73
  tmpcr2 =  TIMx->CR2;
 8005736:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8005738:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800573a:	439c      	bics	r4, r3
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800573c:	680b      	ldr	r3, [r1, #0]
 800573e:	431c      	orrs	r4, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005740:	4b12      	ldr	r3, [pc, #72]	; (800578c <TIM_OC3_SetConfig+0x64>)
 8005742:	401d      	ands	r5, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005744:	688b      	ldr	r3, [r1, #8]
 8005746:	021b      	lsls	r3, r3, #8
 8005748:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800574a:	4d11      	ldr	r5, [pc, #68]	; (8005790 <TIM_OC3_SetConfig+0x68>)
 800574c:	42a8      	cmp	r0, r5
 800574e:	d10e      	bne.n	800576e <TIM_OC3_SetConfig+0x46>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005750:	4d10      	ldr	r5, [pc, #64]	; (8005794 <TIM_OC3_SetConfig+0x6c>)
 8005752:	401d      	ands	r5, r3
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005754:	68cb      	ldr	r3, [r1, #12]
 8005756:	021b      	lsls	r3, r3, #8
 8005758:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800575a:	4d0f      	ldr	r5, [pc, #60]	; (8005798 <TIM_OC3_SetConfig+0x70>)
 800575c:	402b      	ands	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800575e:	4d0f      	ldr	r5, [pc, #60]	; (800579c <TIM_OC3_SetConfig+0x74>)
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005760:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005762:	4015      	ands	r5, r2
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005764:	698a      	ldr	r2, [r1, #24]
 8005766:	4332      	orrs	r2, r6
 8005768:	0112      	lsls	r2, r2, #4
 800576a:	432a      	orrs	r2, r5
 800576c:	e005      	b.n	800577a <TIM_OC3_SetConfig+0x52>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800576e:	4d0c      	ldr	r5, [pc, #48]	; (80057a0 <TIM_OC3_SetConfig+0x78>)
 8005770:	42a8      	cmp	r0, r5
 8005772:	d0f4      	beq.n	800575e <TIM_OC3_SetConfig+0x36>
 8005774:	4d0b      	ldr	r5, [pc, #44]	; (80057a4 <TIM_OC3_SetConfig+0x7c>)
 8005776:	42a8      	cmp	r0, r5
 8005778:	d0f1      	beq.n	800575e <TIM_OC3_SetConfig+0x36>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800577a:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800577c:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 800577e:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8005780:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005782:	6203      	str	r3, [r0, #32]
}
 8005784:	bd70      	pop	{r4, r5, r6, pc}
 8005786:	46c0      	nop			; (mov r8, r8)
 8005788:	fffffeff 	.word	0xfffffeff
 800578c:	fffffdff 	.word	0xfffffdff
 8005790:	40012c00 	.word	0x40012c00
 8005794:	fffff7ff 	.word	0xfffff7ff
 8005798:	fffffbff 	.word	0xfffffbff
 800579c:	ffffcfff 	.word	0xffffcfff
 80057a0:	40014400 	.word	0x40014400
 80057a4:	40014800 	.word	0x40014800

080057a8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80057a8:	b530      	push	{r4, r5, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80057aa:	4a12      	ldr	r2, [pc, #72]	; (80057f4 <TIM_OC4_SetConfig+0x4c>)
  tmpccer = TIMx->CCER;
 80057ac:	6a04      	ldr	r4, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80057ae:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80057b0:	4d11      	ldr	r5, [pc, #68]	; (80057f8 <TIM_OC4_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80057b2:	4013      	ands	r3, r2
 80057b4:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80057b6:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 80057b8:	69c2      	ldr	r2, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80057ba:	402a      	ands	r2, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80057bc:	680d      	ldr	r5, [r1, #0]
 80057be:	022d      	lsls	r5, r5, #8
 80057c0:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80057c2:	4a0e      	ldr	r2, [pc, #56]	; (80057fc <TIM_OC4_SetConfig+0x54>)
 80057c4:	4014      	ands	r4, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80057c6:	688a      	ldr	r2, [r1, #8]
 80057c8:	0312      	lsls	r2, r2, #12
 80057ca:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057cc:	4c0c      	ldr	r4, [pc, #48]	; (8005800 <TIM_OC4_SetConfig+0x58>)
 80057ce:	42a0      	cmp	r0, r4
 80057d0:	d005      	beq.n	80057de <TIM_OC4_SetConfig+0x36>
 80057d2:	4c0c      	ldr	r4, [pc, #48]	; (8005804 <TIM_OC4_SetConfig+0x5c>)
 80057d4:	42a0      	cmp	r0, r4
 80057d6:	d002      	beq.n	80057de <TIM_OC4_SetConfig+0x36>
 80057d8:	4c0b      	ldr	r4, [pc, #44]	; (8005808 <TIM_OC4_SetConfig+0x60>)
 80057da:	42a0      	cmp	r0, r4
 80057dc:	d104      	bne.n	80057e8 <TIM_OC4_SetConfig+0x40>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80057de:	4c0b      	ldr	r4, [pc, #44]	; (800580c <TIM_OC4_SetConfig+0x64>)
 80057e0:	401c      	ands	r4, r3

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80057e2:	694b      	ldr	r3, [r1, #20]
 80057e4:	019b      	lsls	r3, r3, #6
 80057e6:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057e8:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80057ea:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 80057ec:	61c5      	str	r5, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 80057ee:	6403      	str	r3, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057f0:	6202      	str	r2, [r0, #32]
}
 80057f2:	bd30      	pop	{r4, r5, pc}
 80057f4:	ffffefff 	.word	0xffffefff
 80057f8:	ffff8cff 	.word	0xffff8cff
 80057fc:	ffffdfff 	.word	0xffffdfff
 8005800:	40012c00 	.word	0x40012c00
 8005804:	40014400 	.word	0x40014400
 8005808:	40014800 	.word	0x40014800
 800580c:	ffffbfff 	.word	0xffffbfff

08005810 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005810:	4a20      	ldr	r2, [pc, #128]	; (8005894 <TIM_Base_SetConfig+0x84>)
{
 8005812:	b510      	push	{r4, lr}
  tmpcr1 = TIMx->CR1;
 8005814:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005816:	4290      	cmp	r0, r2
 8005818:	d006      	beq.n	8005828 <TIM_Base_SetConfig+0x18>
 800581a:	2480      	movs	r4, #128	; 0x80
 800581c:	05e4      	lsls	r4, r4, #23
 800581e:	42a0      	cmp	r0, r4
 8005820:	d002      	beq.n	8005828 <TIM_Base_SetConfig+0x18>
 8005822:	4c1d      	ldr	r4, [pc, #116]	; (8005898 <TIM_Base_SetConfig+0x88>)
 8005824:	42a0      	cmp	r0, r4
 8005826:	d10c      	bne.n	8005842 <TIM_Base_SetConfig+0x32>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005828:	2470      	movs	r4, #112	; 0x70
 800582a:	43a3      	bics	r3, r4
    tmpcr1 |= Structure->CounterMode;
 800582c:	684c      	ldr	r4, [r1, #4]
 800582e:	4323      	orrs	r3, r4
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005830:	4290      	cmp	r0, r2
 8005832:	d00f      	beq.n	8005854 <TIM_Base_SetConfig+0x44>
 8005834:	2480      	movs	r4, #128	; 0x80
 8005836:	05e4      	lsls	r4, r4, #23
 8005838:	42a0      	cmp	r0, r4
 800583a:	d00b      	beq.n	8005854 <TIM_Base_SetConfig+0x44>
 800583c:	4c16      	ldr	r4, [pc, #88]	; (8005898 <TIM_Base_SetConfig+0x88>)
 800583e:	42a0      	cmp	r0, r4
 8005840:	d008      	beq.n	8005854 <TIM_Base_SetConfig+0x44>
 8005842:	4c16      	ldr	r4, [pc, #88]	; (800589c <TIM_Base_SetConfig+0x8c>)
 8005844:	42a0      	cmp	r0, r4
 8005846:	d005      	beq.n	8005854 <TIM_Base_SetConfig+0x44>
 8005848:	4c15      	ldr	r4, [pc, #84]	; (80058a0 <TIM_Base_SetConfig+0x90>)
 800584a:	42a0      	cmp	r0, r4
 800584c:	d002      	beq.n	8005854 <TIM_Base_SetConfig+0x44>
 800584e:	4c15      	ldr	r4, [pc, #84]	; (80058a4 <TIM_Base_SetConfig+0x94>)
 8005850:	42a0      	cmp	r0, r4
 8005852:	d103      	bne.n	800585c <TIM_Base_SetConfig+0x4c>
    tmpcr1 &= ~TIM_CR1_CKD;
 8005854:	4c14      	ldr	r4, [pc, #80]	; (80058a8 <TIM_Base_SetConfig+0x98>)
 8005856:	401c      	ands	r4, r3
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005858:	68cb      	ldr	r3, [r1, #12]
 800585a:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800585c:	2480      	movs	r4, #128	; 0x80
 800585e:	43a3      	bics	r3, r4
 8005860:	694c      	ldr	r4, [r1, #20]
 8005862:	4323      	orrs	r3, r4
  TIMx->CR1 = tmpcr1;
 8005864:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005866:	688b      	ldr	r3, [r1, #8]
 8005868:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800586a:	680b      	ldr	r3, [r1, #0]
 800586c:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800586e:	4290      	cmp	r0, r2
 8005870:	d005      	beq.n	800587e <TIM_Base_SetConfig+0x6e>
 8005872:	4b0b      	ldr	r3, [pc, #44]	; (80058a0 <TIM_Base_SetConfig+0x90>)
 8005874:	4298      	cmp	r0, r3
 8005876:	d002      	beq.n	800587e <TIM_Base_SetConfig+0x6e>
 8005878:	4b0a      	ldr	r3, [pc, #40]	; (80058a4 <TIM_Base_SetConfig+0x94>)
 800587a:	4298      	cmp	r0, r3
 800587c:	d101      	bne.n	8005882 <TIM_Base_SetConfig+0x72>
    TIMx->RCR = Structure->RepetitionCounter;
 800587e:	690b      	ldr	r3, [r1, #16]
 8005880:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8005882:	2201      	movs	r2, #1
 8005884:	6142      	str	r2, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005886:	6903      	ldr	r3, [r0, #16]
 8005888:	4213      	tst	r3, r2
 800588a:	d002      	beq.n	8005892 <TIM_Base_SetConfig+0x82>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800588c:	6903      	ldr	r3, [r0, #16]
 800588e:	4393      	bics	r3, r2
 8005890:	6103      	str	r3, [r0, #16]
}
 8005892:	bd10      	pop	{r4, pc}
 8005894:	40012c00 	.word	0x40012c00
 8005898:	40000400 	.word	0x40000400
 800589c:	40002000 	.word	0x40002000
 80058a0:	40014400 	.word	0x40014400
 80058a4:	40014800 	.word	0x40014800
 80058a8:	fffffcff 	.word	0xfffffcff

080058ac <HAL_TIM_Base_Init>:
{
 80058ac:	b570      	push	{r4, r5, r6, lr}
 80058ae:	0004      	movs	r4, r0
    return HAL_ERROR;
 80058b0:	2001      	movs	r0, #1
  if (htim == NULL)
 80058b2:	2c00      	cmp	r4, #0
 80058b4:	d021      	beq.n	80058fa <HAL_TIM_Base_Init+0x4e>
  if (htim->State == HAL_TIM_STATE_RESET)
 80058b6:	0025      	movs	r5, r4
 80058b8:	353d      	adds	r5, #61	; 0x3d
 80058ba:	782b      	ldrb	r3, [r5, #0]
 80058bc:	b2da      	uxtb	r2, r3
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d105      	bne.n	80058ce <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 80058c2:	0023      	movs	r3, r4
 80058c4:	333c      	adds	r3, #60	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80058c6:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 80058c8:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 80058ca:	f7fe ff11 	bl	80046f0 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80058ce:	2302      	movs	r3, #2
 80058d0:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058d2:	6820      	ldr	r0, [r4, #0]
 80058d4:	1d21      	adds	r1, r4, #4
 80058d6:	f7ff ff9b 	bl	8005810 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80058da:	0022      	movs	r2, r4
 80058dc:	2301      	movs	r3, #1
  return HAL_OK;
 80058de:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80058e0:	3246      	adds	r2, #70	; 0x46
 80058e2:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058e4:	3445      	adds	r4, #69	; 0x45
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058e6:	3a08      	subs	r2, #8
 80058e8:	7013      	strb	r3, [r2, #0]
 80058ea:	7053      	strb	r3, [r2, #1]
 80058ec:	7093      	strb	r3, [r2, #2]
 80058ee:	70d3      	strb	r3, [r2, #3]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058f0:	7113      	strb	r3, [r2, #4]
 80058f2:	7153      	strb	r3, [r2, #5]
 80058f4:	7193      	strb	r3, [r2, #6]
 80058f6:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 80058f8:	702b      	strb	r3, [r5, #0]
}
 80058fa:	bd70      	pop	{r4, r5, r6, pc}

080058fc <HAL_TIM_PWM_Init>:
{
 80058fc:	b570      	push	{r4, r5, r6, lr}
 80058fe:	0004      	movs	r4, r0
    return HAL_ERROR;
 8005900:	2001      	movs	r0, #1
  if (htim == NULL)
 8005902:	2c00      	cmp	r4, #0
 8005904:	d021      	beq.n	800594a <HAL_TIM_PWM_Init+0x4e>
  if (htim->State == HAL_TIM_STATE_RESET)
 8005906:	0025      	movs	r5, r4
 8005908:	353d      	adds	r5, #61	; 0x3d
 800590a:	782b      	ldrb	r3, [r5, #0]
 800590c:	b2da      	uxtb	r2, r3
 800590e:	2b00      	cmp	r3, #0
 8005910:	d105      	bne.n	800591e <HAL_TIM_PWM_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8005912:	0023      	movs	r3, r4
 8005914:	333c      	adds	r3, #60	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8005916:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8005918:	701a      	strb	r2, [r3, #0]
    HAL_TIM_PWM_MspInit(htim);
 800591a:	f7fe fe91 	bl	8004640 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 800591e:	2302      	movs	r3, #2
 8005920:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005922:	6820      	ldr	r0, [r4, #0]
 8005924:	1d21      	adds	r1, r4, #4
 8005926:	f7ff ff73 	bl	8005810 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800592a:	0022      	movs	r2, r4
 800592c:	2301      	movs	r3, #1
  return HAL_OK;
 800592e:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005930:	3246      	adds	r2, #70	; 0x46
 8005932:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005934:	3445      	adds	r4, #69	; 0x45
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005936:	3a08      	subs	r2, #8
 8005938:	7013      	strb	r3, [r2, #0]
 800593a:	7053      	strb	r3, [r2, #1]
 800593c:	7093      	strb	r3, [r2, #2]
 800593e:	70d3      	strb	r3, [r2, #3]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005940:	7113      	strb	r3, [r2, #4]
 8005942:	7153      	strb	r3, [r2, #5]
 8005944:	7193      	strb	r3, [r2, #6]
 8005946:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8005948:	702b      	strb	r3, [r5, #0]
}
 800594a:	bd70      	pop	{r4, r5, r6, pc}

0800594c <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800594c:	2210      	movs	r2, #16
{
 800594e:	b570      	push	{r4, r5, r6, lr}
  tmpccer = TIMx->CCER;
 8005950:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005952:	6a03      	ldr	r3, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005954:	4c16      	ldr	r4, [pc, #88]	; (80059b0 <TIM_OC2_SetConfig+0x64>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005956:	4393      	bics	r3, r2
 8005958:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800595a:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800595c:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800595e:	4022      	ands	r2, r4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005960:	680c      	ldr	r4, [r1, #0]
 8005962:	0224      	lsls	r4, r4, #8
 8005964:	4314      	orrs	r4, r2
  tmpccer &= ~TIM_CCER_CC2P;
 8005966:	2220      	movs	r2, #32
 8005968:	4395      	bics	r5, r2
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800596a:	688a      	ldr	r2, [r1, #8]
 800596c:	0112      	lsls	r2, r2, #4
 800596e:	432a      	orrs	r2, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005970:	4d10      	ldr	r5, [pc, #64]	; (80059b4 <TIM_OC2_SetConfig+0x68>)
 8005972:	42a8      	cmp	r0, r5
 8005974:	d10f      	bne.n	8005996 <TIM_OC2_SetConfig+0x4a>
    tmpccer &= ~TIM_CCER_CC2NP;
 8005976:	2580      	movs	r5, #128	; 0x80
 8005978:	43aa      	bics	r2, r5
 800597a:	0016      	movs	r6, r2
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800597c:	68ca      	ldr	r2, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NE;
 800597e:	3d40      	subs	r5, #64	; 0x40
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005980:	0112      	lsls	r2, r2, #4
 8005982:	4332      	orrs	r2, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8005984:	43aa      	bics	r2, r5
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005986:	4d0c      	ldr	r5, [pc, #48]	; (80059b8 <TIM_OC2_SetConfig+0x6c>)
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005988:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800598a:	401d      	ands	r5, r3
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800598c:	698b      	ldr	r3, [r1, #24]
 800598e:	4333      	orrs	r3, r6
 8005990:	009b      	lsls	r3, r3, #2
 8005992:	432b      	orrs	r3, r5
 8005994:	e005      	b.n	80059a2 <TIM_OC2_SetConfig+0x56>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005996:	4d09      	ldr	r5, [pc, #36]	; (80059bc <TIM_OC2_SetConfig+0x70>)
 8005998:	42a8      	cmp	r0, r5
 800599a:	d0f4      	beq.n	8005986 <TIM_OC2_SetConfig+0x3a>
 800599c:	4d08      	ldr	r5, [pc, #32]	; (80059c0 <TIM_OC2_SetConfig+0x74>)
 800599e:	42a8      	cmp	r0, r5
 80059a0:	d0f1      	beq.n	8005986 <TIM_OC2_SetConfig+0x3a>
  TIMx->CR2 = tmpcr2;
 80059a2:	6043      	str	r3, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 80059a4:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 80059a6:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80059a8:	6383      	str	r3, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80059aa:	6202      	str	r2, [r0, #32]
}
 80059ac:	bd70      	pop	{r4, r5, r6, pc}
 80059ae:	46c0      	nop			; (mov r8, r8)
 80059b0:	ffff8cff 	.word	0xffff8cff
 80059b4:	40012c00 	.word	0x40012c00
 80059b8:	fffff3ff 	.word	0xfffff3ff
 80059bc:	40014400 	.word	0x40014400
 80059c0:	40014800 	.word	0x40014800

080059c4 <HAL_TIM_PWM_ConfigChannel>:
{
 80059c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 80059c6:	0006      	movs	r6, r0
 80059c8:	363c      	adds	r6, #60	; 0x3c
{
 80059ca:	0014      	movs	r4, r2
  __HAL_LOCK(htim);
 80059cc:	7832      	ldrb	r2, [r6, #0]
{
 80059ce:	0003      	movs	r3, r0
 80059d0:	000d      	movs	r5, r1
  __HAL_LOCK(htim);
 80059d2:	2002      	movs	r0, #2
 80059d4:	2a01      	cmp	r2, #1
 80059d6:	d00a      	beq.n	80059ee <HAL_TIM_PWM_ConfigChannel+0x2a>
 80059d8:	3801      	subs	r0, #1
 80059da:	7030      	strb	r0, [r6, #0]
  switch (Channel)
 80059dc:	2c08      	cmp	r4, #8
 80059de:	d041      	beq.n	8005a64 <HAL_TIM_PWM_ConfigChannel+0xa0>
 80059e0:	d806      	bhi.n	80059f0 <HAL_TIM_PWM_ConfigChannel+0x2c>
 80059e2:	2c00      	cmp	r4, #0
 80059e4:	d019      	beq.n	8005a1a <HAL_TIM_PWM_ConfigChannel+0x56>
 80059e6:	2c04      	cmp	r4, #4
 80059e8:	d029      	beq.n	8005a3e <HAL_TIM_PWM_ConfigChannel+0x7a>
  __HAL_UNLOCK(htim);
 80059ea:	2300      	movs	r3, #0
 80059ec:	7033      	strb	r3, [r6, #0]
}
 80059ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (Channel)
 80059f0:	2c0c      	cmp	r4, #12
 80059f2:	d1fa      	bne.n	80059ea <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80059f4:	681c      	ldr	r4, [r3, #0]
 80059f6:	0020      	movs	r0, r4
 80059f8:	f7ff fed6 	bl	80057a8 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80059fc:	2380      	movs	r3, #128	; 0x80
 80059fe:	69e2      	ldr	r2, [r4, #28]
 8005a00:	011b      	lsls	r3, r3, #4
 8005a02:	4313      	orrs	r3, r2
 8005a04:	61e3      	str	r3, [r4, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005a06:	69e3      	ldr	r3, [r4, #28]
 8005a08:	4a1e      	ldr	r2, [pc, #120]	; (8005a84 <HAL_TIM_PWM_ConfigChannel+0xc0>)
 8005a0a:	4013      	ands	r3, r2
 8005a0c:	61e3      	str	r3, [r4, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005a0e:	692b      	ldr	r3, [r5, #16]
 8005a10:	69e2      	ldr	r2, [r4, #28]
 8005a12:	021b      	lsls	r3, r3, #8
 8005a14:	4313      	orrs	r3, r2
 8005a16:	61e3      	str	r3, [r4, #28]
 8005a18:	e00f      	b.n	8005a3a <HAL_TIM_PWM_ConfigChannel+0x76>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005a1a:	681f      	ldr	r7, [r3, #0]
 8005a1c:	0038      	movs	r0, r7
 8005a1e:	f7ff fe47 	bl	80056b0 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005a22:	2308      	movs	r3, #8
 8005a24:	69ba      	ldr	r2, [r7, #24]
 8005a26:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005a28:	2204      	movs	r2, #4
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005a2a:	61bb      	str	r3, [r7, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005a2c:	69bb      	ldr	r3, [r7, #24]
 8005a2e:	4393      	bics	r3, r2
 8005a30:	61bb      	str	r3, [r7, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005a32:	69bb      	ldr	r3, [r7, #24]
 8005a34:	692a      	ldr	r2, [r5, #16]
 8005a36:	4313      	orrs	r3, r2
 8005a38:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8005a3a:	2000      	movs	r0, #0
      break;
 8005a3c:	e7d5      	b.n	80059ea <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005a3e:	681c      	ldr	r4, [r3, #0]
 8005a40:	0020      	movs	r0, r4
 8005a42:	f7ff ff83 	bl	800594c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005a46:	2380      	movs	r3, #128	; 0x80
 8005a48:	69a2      	ldr	r2, [r4, #24]
 8005a4a:	011b      	lsls	r3, r3, #4
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	61a3      	str	r3, [r4, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005a50:	69a3      	ldr	r3, [r4, #24]
 8005a52:	4a0c      	ldr	r2, [pc, #48]	; (8005a84 <HAL_TIM_PWM_ConfigChannel+0xc0>)
 8005a54:	4013      	ands	r3, r2
 8005a56:	61a3      	str	r3, [r4, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005a58:	692b      	ldr	r3, [r5, #16]
 8005a5a:	69a2      	ldr	r2, [r4, #24]
 8005a5c:	021b      	lsls	r3, r3, #8
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	61a3      	str	r3, [r4, #24]
      break;
 8005a62:	e7ea      	b.n	8005a3a <HAL_TIM_PWM_ConfigChannel+0x76>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005a64:	681f      	ldr	r7, [r3, #0]
 8005a66:	0038      	movs	r0, r7
 8005a68:	f7ff fe5e 	bl	8005728 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005a6c:	2204      	movs	r2, #4
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005a6e:	69fb      	ldr	r3, [r7, #28]
 8005a70:	431c      	orrs	r4, r3
 8005a72:	61fc      	str	r4, [r7, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005a74:	69fb      	ldr	r3, [r7, #28]
 8005a76:	4393      	bics	r3, r2
 8005a78:	61fb      	str	r3, [r7, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005a7a:	69fb      	ldr	r3, [r7, #28]
 8005a7c:	692a      	ldr	r2, [r5, #16]
 8005a7e:	4313      	orrs	r3, r2
 8005a80:	61fb      	str	r3, [r7, #28]
      break;
 8005a82:	e7da      	b.n	8005a3a <HAL_TIM_PWM_ConfigChannel+0x76>
 8005a84:	fffffbff 	.word	0xfffffbff

08005a88 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005a88:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a8a:	2601      	movs	r6, #1
  tmpccer = TIMx->CCER;
 8005a8c:	6a04      	ldr	r4, [r0, #32]
{
 8005a8e:	0015      	movs	r5, r2
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a90:	6a02      	ldr	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005a92:	4f0f      	ldr	r7, [pc, #60]	; (8005ad0 <TIM_TI1_SetConfig+0x48>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a94:	43b2      	bics	r2, r6
 8005a96:	6202      	str	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a98:	6982      	ldr	r2, [r0, #24]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005a9a:	42b8      	cmp	r0, r7
 8005a9c:	d014      	beq.n	8005ac8 <TIM_TI1_SetConfig+0x40>
 8005a9e:	2780      	movs	r7, #128	; 0x80
 8005aa0:	05ff      	lsls	r7, r7, #23
 8005aa2:	42b8      	cmp	r0, r7
 8005aa4:	d010      	beq.n	8005ac8 <TIM_TI1_SetConfig+0x40>
 8005aa6:	4f0b      	ldr	r7, [pc, #44]	; (8005ad4 <TIM_TI1_SetConfig+0x4c>)
 8005aa8:	42b8      	cmp	r0, r7
 8005aaa:	d00d      	beq.n	8005ac8 <TIM_TI1_SetConfig+0x40>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
    tmpccmr1 |= TIM_ICSelection;
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005aac:	4332      	orrs	r2, r6
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005aae:	25f0      	movs	r5, #240	; 0xf0
 8005ab0:	43aa      	bics	r2, r5
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005ab2:	011b      	lsls	r3, r3, #4
 8005ab4:	350f      	adds	r5, #15
 8005ab6:	402b      	ands	r3, r5
 8005ab8:	4313      	orrs	r3, r2

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005aba:	220a      	movs	r2, #10
 8005abc:	4394      	bics	r4, r2
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005abe:	4011      	ands	r1, r2
 8005ac0:	4321      	orrs	r1, r4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005ac2:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8005ac4:	6201      	str	r1, [r0, #32]
}
 8005ac6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005ac8:	2603      	movs	r6, #3
 8005aca:	43b2      	bics	r2, r6
    tmpccmr1 |= TIM_ICSelection;
 8005acc:	432a      	orrs	r2, r5
 8005ace:	e7ee      	b.n	8005aae <TIM_TI1_SetConfig+0x26>
 8005ad0:	40012c00 	.word	0x40012c00
 8005ad4:	40000400 	.word	0x40000400

08005ad8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005ad8:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005ada:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005adc:	4d03      	ldr	r5, [pc, #12]	; (8005aec <TIM_ETR_SetConfig+0x14>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005ade:	430a      	orrs	r2, r1
 8005ae0:	021b      	lsls	r3, r3, #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ae2:	402c      	ands	r4, r5
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005ae4:	4313      	orrs	r3, r2
 8005ae6:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ae8:	6083      	str	r3, [r0, #8]
}
 8005aea:	bd30      	pop	{r4, r5, pc}
 8005aec:	ffff00ff 	.word	0xffff00ff

08005af0 <HAL_TIM_ConfigClockSource>:
{
 8005af0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8005af2:	0005      	movs	r5, r0
 8005af4:	2402      	movs	r4, #2
 8005af6:	353c      	adds	r5, #60	; 0x3c
 8005af8:	782a      	ldrb	r2, [r5, #0]
{
 8005afa:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8005afc:	0020      	movs	r0, r4
 8005afe:	2a01      	cmp	r2, #1
 8005b00:	d01c      	beq.n	8005b3c <HAL_TIM_ConfigClockSource+0x4c>
  htim->State = HAL_TIM_STATE_BUSY;
 8005b02:	001e      	movs	r6, r3
  __HAL_LOCK(htim);
 8005b04:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8005b06:	363d      	adds	r6, #61	; 0x3d
  __HAL_LOCK(htim);
 8005b08:	702a      	strb	r2, [r5, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8005b0a:	7034      	strb	r4, [r6, #0]
  tmpsmcr = htim->Instance->SMCR;
 8005b0c:	681c      	ldr	r4, [r3, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b0e:	4843      	ldr	r0, [pc, #268]	; (8005c1c <HAL_TIM_ConfigClockSource+0x12c>)
  tmpsmcr = htim->Instance->SMCR;
 8005b10:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b12:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 8005b14:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8005b16:	680b      	ldr	r3, [r1, #0]
 8005b18:	2b60      	cmp	r3, #96	; 0x60
 8005b1a:	d052      	beq.n	8005bc2 <HAL_TIM_ConfigClockSource+0xd2>
 8005b1c:	d82f      	bhi.n	8005b7e <HAL_TIM_ConfigClockSource+0x8e>
 8005b1e:	2b40      	cmp	r3, #64	; 0x40
 8005b20:	d066      	beq.n	8005bf0 <HAL_TIM_ConfigClockSource+0x100>
 8005b22:	d814      	bhi.n	8005b4e <HAL_TIM_ConfigClockSource+0x5e>
 8005b24:	2b20      	cmp	r3, #32
 8005b26:	d00c      	beq.n	8005b42 <HAL_TIM_ConfigClockSource+0x52>
 8005b28:	d809      	bhi.n	8005b3e <HAL_TIM_ConfigClockSource+0x4e>
 8005b2a:	2110      	movs	r1, #16
 8005b2c:	0018      	movs	r0, r3
 8005b2e:	4388      	bics	r0, r1
 8005b30:	d007      	beq.n	8005b42 <HAL_TIM_ConfigClockSource+0x52>
 8005b32:	0010      	movs	r0, r2
  htim->State = HAL_TIM_STATE_READY;
 8005b34:	2301      	movs	r3, #1
 8005b36:	7033      	strb	r3, [r6, #0]
  __HAL_UNLOCK(htim);
 8005b38:	2300      	movs	r3, #0
 8005b3a:	702b      	strb	r3, [r5, #0]
}
 8005b3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 8005b3e:	2b30      	cmp	r3, #48	; 0x30
 8005b40:	d1f7      	bne.n	8005b32 <HAL_TIM_ConfigClockSource+0x42>
  tmpsmcr &= ~TIM_SMCR_TS;
 8005b42:	2170      	movs	r1, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 8005b44:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005b46:	438a      	bics	r2, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	2207      	movs	r2, #7
 8005b4c:	e02b      	b.n	8005ba6 <HAL_TIM_ConfigClockSource+0xb6>
  switch (sClockSourceConfig->ClockSource)
 8005b4e:	2b50      	cmp	r3, #80	; 0x50
 8005b50:	d1ef      	bne.n	8005b32 <HAL_TIM_ConfigClockSource+0x42>
                               sClockSourceConfig->ClockPolarity,
 8005b52:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8005b54:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8005b56:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b58:	6a27      	ldr	r7, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005b5a:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b5c:	4397      	bics	r7, r2
 8005b5e:	6227      	str	r7, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005b60:	27f0      	movs	r7, #240	; 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8005b62:	69a2      	ldr	r2, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005b64:	43ba      	bics	r2, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005b66:	4313      	orrs	r3, r2
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005b68:	220a      	movs	r2, #10
 8005b6a:	4391      	bics	r1, r2
 8005b6c:	000a      	movs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8005b6e:	61a3      	str	r3, [r4, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005b70:	2370      	movs	r3, #112	; 0x70
  tmpccer |= TIM_ICPolarity;
 8005b72:	4302      	orrs	r2, r0
  TIMx->CCER = tmpccer;
 8005b74:	6222      	str	r2, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8005b76:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005b78:	439a      	bics	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005b7a:	3b19      	subs	r3, #25
 8005b7c:	e013      	b.n	8005ba6 <HAL_TIM_ConfigClockSource+0xb6>
  switch (sClockSourceConfig->ClockSource)
 8005b7e:	2780      	movs	r7, #128	; 0x80
  HAL_StatusTypeDef status = HAL_OK;
 8005b80:	2000      	movs	r0, #0
  switch (sClockSourceConfig->ClockSource)
 8005b82:	017f      	lsls	r7, r7, #5
 8005b84:	42bb      	cmp	r3, r7
 8005b86:	d0d5      	beq.n	8005b34 <HAL_TIM_ConfigClockSource+0x44>
 8005b88:	2080      	movs	r0, #128	; 0x80
 8005b8a:	0180      	lsls	r0, r0, #6
 8005b8c:	4283      	cmp	r3, r0
 8005b8e:	d00e      	beq.n	8005bae <HAL_TIM_ConfigClockSource+0xbe>
 8005b90:	0010      	movs	r0, r2
 8005b92:	2b70      	cmp	r3, #112	; 0x70
 8005b94:	d1ce      	bne.n	8005b34 <HAL_TIM_ConfigClockSource+0x44>
      TIM_ETR_SetConfig(htim->Instance,
 8005b96:	68cb      	ldr	r3, [r1, #12]
 8005b98:	684a      	ldr	r2, [r1, #4]
 8005b9a:	0020      	movs	r0, r4
 8005b9c:	6889      	ldr	r1, [r1, #8]
 8005b9e:	f7ff ff9b 	bl	8005ad8 <TIM_ETR_SetConfig>
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005ba2:	2377      	movs	r3, #119	; 0x77
      tmpsmcr = htim->Instance->SMCR;
 8005ba4:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005ba6:	4313      	orrs	r3, r2
  HAL_StatusTypeDef status = HAL_OK;
 8005ba8:	2000      	movs	r0, #0
  TIMx->SMCR = tmpsmcr;
 8005baa:	60a3      	str	r3, [r4, #8]
}
 8005bac:	e7c2      	b.n	8005b34 <HAL_TIM_ConfigClockSource+0x44>
      TIM_ETR_SetConfig(htim->Instance,
 8005bae:	68cb      	ldr	r3, [r1, #12]
 8005bb0:	684a      	ldr	r2, [r1, #4]
 8005bb2:	0020      	movs	r0, r4
 8005bb4:	6889      	ldr	r1, [r1, #8]
 8005bb6:	f7ff ff8f 	bl	8005ad8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005bba:	2380      	movs	r3, #128	; 0x80
 8005bbc:	68a2      	ldr	r2, [r4, #8]
 8005bbe:	01db      	lsls	r3, r3, #7
 8005bc0:	e7f1      	b.n	8005ba6 <HAL_TIM_ConfigClockSource+0xb6>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005bc2:	2710      	movs	r7, #16
                               sClockSourceConfig->ClockPolarity,
 8005bc4:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8005bc6:	68ca      	ldr	r2, [r1, #12]
  tmpccer = TIMx->CCER;
 8005bc8:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005bca:	6a20      	ldr	r0, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005bcc:	0312      	lsls	r2, r2, #12
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005bce:	43b8      	bics	r0, r7
 8005bd0:	6220      	str	r0, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005bd2:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005bd4:	4f12      	ldr	r7, [pc, #72]	; (8005c20 <HAL_TIM_ConfigClockSource+0x130>)
  tmpccer |= (TIM_ICPolarity << 4U);
 8005bd6:	011b      	lsls	r3, r3, #4
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005bd8:	4038      	ands	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005bda:	4302      	orrs	r2, r0
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005bdc:	20a0      	movs	r0, #160	; 0xa0
 8005bde:	4381      	bics	r1, r0
  tmpccer |= (TIM_ICPolarity << 4U);
 8005be0:	430b      	orrs	r3, r1
  TIMx->CCMR1 = tmpccmr1 ;
 8005be2:	61a2      	str	r2, [r4, #24]
  TIMx->CCER = tmpccer;
 8005be4:	6223      	str	r3, [r4, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005be6:	2370      	movs	r3, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 8005be8:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005bea:	439a      	bics	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005bec:	3b09      	subs	r3, #9
 8005bee:	e7da      	b.n	8005ba6 <HAL_TIM_ConfigClockSource+0xb6>
                               sClockSourceConfig->ClockPolarity,
 8005bf0:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8005bf2:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8005bf4:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005bf6:	6a27      	ldr	r7, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005bf8:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005bfa:	4397      	bics	r7, r2
 8005bfc:	6227      	str	r7, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005bfe:	27f0      	movs	r7, #240	; 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8005c00:	69a2      	ldr	r2, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c02:	43ba      	bics	r2, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c04:	4313      	orrs	r3, r2
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c06:	220a      	movs	r2, #10
 8005c08:	4391      	bics	r1, r2
 8005c0a:	000a      	movs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8005c0c:	61a3      	str	r3, [r4, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005c0e:	2370      	movs	r3, #112	; 0x70
  tmpccer |= TIM_ICPolarity;
 8005c10:	4302      	orrs	r2, r0
  TIMx->CCER = tmpccer;
 8005c12:	6222      	str	r2, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8005c14:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005c16:	439a      	bics	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005c18:	3b29      	subs	r3, #41	; 0x29
 8005c1a:	e7c4      	b.n	8005ba6 <HAL_TIM_ConfigClockSource+0xb6>
 8005c1c:	ffff0088 	.word	0xffff0088
 8005c20:	ffff0fff 	.word	0xffff0fff

08005c24 <HAL_TIMEx_HallSensor_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_HallSensor_MspInit could be implemented in the user file
   */
}
 8005c24:	4770      	bx	lr

08005c26 <HAL_TIMEx_HallSensor_Init>:
{
 8005c26:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c28:	0004      	movs	r4, r0
 8005c2a:	000e      	movs	r6, r1
    return HAL_ERROR;
 8005c2c:	2001      	movs	r0, #1
{
 8005c2e:	b08b      	sub	sp, #44	; 0x2c
  if (htim == NULL)
 8005c30:	2c00      	cmp	r4, #0
 8005c32:	d057      	beq.n	8005ce4 <HAL_TIMEx_HallSensor_Init+0xbe>
  if (htim->State == HAL_TIM_STATE_RESET)
 8005c34:	0023      	movs	r3, r4
 8005c36:	333d      	adds	r3, #61	; 0x3d
 8005c38:	9301      	str	r3, [sp, #4]
 8005c3a:	781b      	ldrb	r3, [r3, #0]
 8005c3c:	b2da      	uxtb	r2, r3
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d105      	bne.n	8005c4e <HAL_TIMEx_HallSensor_Init+0x28>
    htim->Lock = HAL_UNLOCKED;
 8005c42:	0023      	movs	r3, r4
 8005c44:	333c      	adds	r3, #60	; 0x3c
    HAL_TIMEx_HallSensor_MspInit(htim);
 8005c46:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8005c48:	701a      	strb	r2, [r3, #0]
    HAL_TIMEx_HallSensor_MspInit(htim);
 8005c4a:	f7ff ffeb 	bl	8005c24 <HAL_TIMEx_HallSensor_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8005c4e:	2302      	movs	r3, #2
 8005c50:	9a01      	ldr	r2, [sp, #4]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c52:	1d21      	adds	r1, r4, #4
  htim->State = HAL_TIM_STATE_BUSY;
 8005c54:	7013      	strb	r3, [r2, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c56:	6820      	ldr	r0, [r4, #0]
 8005c58:	f7ff fdda 	bl	8005810 <TIM_Base_SetConfig>
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 8005c5c:	6820      	ldr	r0, [r4, #0]
 8005c5e:	2203      	movs	r2, #3
 8005c60:	68b3      	ldr	r3, [r6, #8]
 8005c62:	6831      	ldr	r1, [r6, #0]
 8005c64:	f7ff ff10 	bl	8005a88 <TIM_TI1_SetConfig>
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005c68:	220c      	movs	r2, #12
 8005c6a:	6820      	ldr	r0, [r4, #0]
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8005c6c:	2770      	movs	r7, #112	; 0x70
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005c6e:	6983      	ldr	r3, [r0, #24]
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 8005c70:	2500      	movs	r5, #0
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005c72:	4393      	bics	r3, r2
 8005c74:	6183      	str	r3, [r0, #24]
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 8005c76:	6983      	ldr	r3, [r0, #24]
 8005c78:	6872      	ldr	r2, [r6, #4]
  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 8005c7a:	a903      	add	r1, sp, #12
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 8005c7c:	4313      	orrs	r3, r2
 8005c7e:	6183      	str	r3, [r0, #24]
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 8005c80:	2380      	movs	r3, #128	; 0x80
 8005c82:	6842      	ldr	r2, [r0, #4]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 8005c84:	9703      	str	r7, [sp, #12]
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 8005c86:	4313      	orrs	r3, r2
 8005c88:	6043      	str	r3, [r0, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8005c8a:	6883      	ldr	r3, [r0, #8]
 8005c8c:	43bb      	bics	r3, r7
 8005c8e:	6083      	str	r3, [r0, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 8005c90:	2340      	movs	r3, #64	; 0x40
 8005c92:	6882      	ldr	r2, [r0, #8]
 8005c94:	4313      	orrs	r3, r2
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8005c96:	2207      	movs	r2, #7
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 8005c98:	6083      	str	r3, [r0, #8]
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8005c9a:	6883      	ldr	r3, [r0, #8]
 8005c9c:	4393      	bics	r3, r2
 8005c9e:	6083      	str	r3, [r0, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 8005ca0:	2304      	movs	r3, #4
 8005ca2:	6882      	ldr	r2, [r0, #8]
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	6083      	str	r3, [r0, #8]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 8005ca8:	68f3      	ldr	r3, [r6, #12]
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 8005caa:	9507      	str	r5, [sp, #28]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 8005cac:	9304      	str	r3, [sp, #16]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005cae:	9508      	str	r5, [sp, #32]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005cb0:	9509      	str	r5, [sp, #36]	; 0x24
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005cb2:	9506      	str	r5, [sp, #24]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005cb4:	9505      	str	r5, [sp, #20]
  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 8005cb6:	f7ff fe49 	bl	800594c <TIM_OC2_SetConfig>
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8005cba:	6823      	ldr	r3, [r4, #0]
  return HAL_OK;
 8005cbc:	0028      	movs	r0, r5
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8005cbe:	685a      	ldr	r2, [r3, #4]
 8005cc0:	43ba      	bics	r2, r7
 8005cc2:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 8005cc4:	2250      	movs	r2, #80	; 0x50
 8005cc6:	6859      	ldr	r1, [r3, #4]
 8005cc8:	430a      	orrs	r2, r1
 8005cca:	605a      	str	r2, [r3, #4]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ccc:	0022      	movs	r2, r4
 8005cce:	2301      	movs	r3, #1
 8005cd0:	3246      	adds	r2, #70	; 0x46
 8005cd2:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005cd4:	3a08      	subs	r2, #8
 8005cd6:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005cd8:	7053      	strb	r3, [r2, #1]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005cda:	7113      	strb	r3, [r2, #4]
  htim->State = HAL_TIM_STATE_READY;
 8005cdc:	9a01      	ldr	r2, [sp, #4]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005cde:	3443      	adds	r4, #67	; 0x43
 8005ce0:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8005ce2:	7013      	strb	r3, [r2, #0]
}
 8005ce4:	b00b      	add	sp, #44	; 0x2c
 8005ce6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005ce8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005ce8:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005cea:	0004      	movs	r4, r0
 8005cec:	2202      	movs	r2, #2
 8005cee:	343c      	adds	r4, #60	; 0x3c
 8005cf0:	7825      	ldrb	r5, [r4, #0]
{
 8005cf2:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8005cf4:	0010      	movs	r0, r2
 8005cf6:	2d01      	cmp	r5, #1
 8005cf8:	d01d      	beq.n	8005d36 <HAL_TIMEx_MasterConfigSynchronization+0x4e>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cfa:	001d      	movs	r5, r3

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005cfc:	2670      	movs	r6, #112	; 0x70
  htim->State = HAL_TIM_STATE_BUSY;
 8005cfe:	353d      	adds	r5, #61	; 0x3d
 8005d00:	702a      	strb	r2, [r5, #0]
  tmpcr2 = htim->Instance->CR2;
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8005d06:	689a      	ldr	r2, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8005d08:	43b0      	bics	r0, r6
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005d0a:	680e      	ldr	r6, [r1, #0]
 8005d0c:	4330      	orrs	r0, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d0e:	6058      	str	r0, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d10:	4809      	ldr	r0, [pc, #36]	; (8005d38 <HAL_TIMEx_MasterConfigSynchronization+0x50>)
 8005d12:	4283      	cmp	r3, r0
 8005d14:	d006      	beq.n	8005d24 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8005d16:	2080      	movs	r0, #128	; 0x80
 8005d18:	05c0      	lsls	r0, r0, #23
 8005d1a:	4283      	cmp	r3, r0
 8005d1c:	d002      	beq.n	8005d24 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8005d1e:	4807      	ldr	r0, [pc, #28]	; (8005d3c <HAL_TIMEx_MasterConfigSynchronization+0x54>)
 8005d20:	4283      	cmp	r3, r0
 8005d22:	d104      	bne.n	8005d2e <HAL_TIMEx_MasterConfigSynchronization+0x46>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d24:	2080      	movs	r0, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d26:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d28:	4382      	bics	r2, r0
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d2a:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d2c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d2e:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8005d30:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8005d32:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 8005d34:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8005d36:	bd70      	pop	{r4, r5, r6, pc}
 8005d38:	40012c00 	.word	0x40012c00
 8005d3c:	40000400 	.word	0x40000400

08005d40 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005d40:	b510      	push	{r4, lr}
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d42:	0004      	movs	r4, r0
 8005d44:	343c      	adds	r4, #60	; 0x3c
 8005d46:	7823      	ldrb	r3, [r4, #0]
{
 8005d48:	0002      	movs	r2, r0
  __HAL_LOCK(htim);
 8005d4a:	2002      	movs	r0, #2
 8005d4c:	2b01      	cmp	r3, #1
 8005d4e:	d01c      	beq.n	8005d8a <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005d50:	68cb      	ldr	r3, [r1, #12]
 8005d52:	480e      	ldr	r0, [pc, #56]	; (8005d8c <HAL_TIMEx_ConfigBreakDeadTime+0x4c>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005d54:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005d56:	4003      	ands	r3, r0
 8005d58:	6888      	ldr	r0, [r1, #8]
 8005d5a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005d5c:	480c      	ldr	r0, [pc, #48]	; (8005d90 <HAL_TIMEx_ConfigBreakDeadTime+0x50>)
 8005d5e:	4003      	ands	r3, r0
 8005d60:	6848      	ldr	r0, [r1, #4]
 8005d62:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005d64:	480b      	ldr	r0, [pc, #44]	; (8005d94 <HAL_TIMEx_ConfigBreakDeadTime+0x54>)
 8005d66:	4003      	ands	r3, r0
 8005d68:	6808      	ldr	r0, [r1, #0]
 8005d6a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005d6c:	480a      	ldr	r0, [pc, #40]	; (8005d98 <HAL_TIMEx_ConfigBreakDeadTime+0x58>)
 8005d6e:	4003      	ands	r3, r0
 8005d70:	6908      	ldr	r0, [r1, #16]
 8005d72:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005d74:	4809      	ldr	r0, [pc, #36]	; (8005d9c <HAL_TIMEx_ConfigBreakDeadTime+0x5c>)
 8005d76:	4003      	ands	r3, r0
 8005d78:	6948      	ldr	r0, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005d7a:	69c9      	ldr	r1, [r1, #28]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005d7c:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005d7e:	4808      	ldr	r0, [pc, #32]	; (8005da0 <HAL_TIMEx_ConfigBreakDeadTime+0x60>)
 8005d80:	4003      	ands	r3, r0

  __HAL_UNLOCK(htim);
 8005d82:	2000      	movs	r0, #0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005d84:	430b      	orrs	r3, r1
  htim->Instance->BDTR = tmpbdtr;
 8005d86:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_UNLOCK(htim);
 8005d88:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8005d8a:	bd10      	pop	{r4, pc}
 8005d8c:	fffffcff 	.word	0xfffffcff
 8005d90:	fffffbff 	.word	0xfffffbff
 8005d94:	fffff7ff 	.word	0xfffff7ff
 8005d98:	ffffefff 	.word	0xffffefff
 8005d9c:	ffffdfff 	.word	0xffffdfff
 8005da0:	ffffbfff 	.word	0xffffbfff

08005da4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005da4:	b530      	push	{r4, r5, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005da6:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005daa:	2201      	movs	r2, #1
 8005dac:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005db0:	6801      	ldr	r1, [r0, #0]
 8005db2:	4d12      	ldr	r5, [pc, #72]	; (8005dfc <UART_EndRxTransfer+0x58>)
 8005db4:	680b      	ldr	r3, [r1, #0]
 8005db6:	402b      	ands	r3, r5
 8005db8:	600b      	str	r3, [r1, #0]
 8005dba:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005dbe:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005dc2:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005dc6:	6801      	ldr	r1, [r0, #0]
 8005dc8:	688b      	ldr	r3, [r1, #8]
 8005dca:	4393      	bics	r3, r2
 8005dcc:	608b      	str	r3, [r1, #8]
 8005dce:	f384 8810 	msr	PRIMASK, r4

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005dd2:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d10a      	bne.n	8005dee <UART_EndRxTransfer+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005dd8:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ddc:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005de0:	2410      	movs	r4, #16
 8005de2:	6802      	ldr	r2, [r0, #0]
 8005de4:	6813      	ldr	r3, [r2, #0]
 8005de6:	43a3      	bics	r3, r4
 8005de8:	6013      	str	r3, [r2, #0]
 8005dea:	f381 8810 	msr	PRIMASK, r1
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005dee:	2220      	movs	r2, #32
 8005df0:	1d03      	adds	r3, r0, #4
 8005df2:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005df4:	2300      	movs	r3, #0
 8005df6:	6603      	str	r3, [r0, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005df8:	6683      	str	r3, [r0, #104]	; 0x68
}
 8005dfa:	bd30      	pop	{r4, r5, pc}
 8005dfc:	fffffedf 	.word	0xfffffedf

08005e00 <UART_SetConfig>:
{
 8005e00:	b570      	push	{r4, r5, r6, lr}
 8005e02:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005e04:	6925      	ldr	r5, [r4, #16]
 8005e06:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005e08:	6801      	ldr	r1, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005e0a:	432a      	orrs	r2, r5
 8005e0c:	6965      	ldr	r5, [r4, #20]
 8005e0e:	69c3      	ldr	r3, [r0, #28]
 8005e10:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005e12:	6808      	ldr	r0, [r1, #0]
 8005e14:	4d38      	ldr	r5, [pc, #224]	; (8005ef8 <UART_SetConfig+0xf8>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005e16:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005e18:	4028      	ands	r0, r5
 8005e1a:	4302      	orrs	r2, r0
 8005e1c:	600a      	str	r2, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e1e:	684a      	ldr	r2, [r1, #4]
 8005e20:	4836      	ldr	r0, [pc, #216]	; (8005efc <UART_SetConfig+0xfc>)
  tmpreg |= huart->Init.OneBitSampling;
 8005e22:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e24:	4002      	ands	r2, r0
 8005e26:	68e0      	ldr	r0, [r4, #12]
 8005e28:	4302      	orrs	r2, r0
 8005e2a:	604a      	str	r2, [r1, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005e2c:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005e2e:	6888      	ldr	r0, [r1, #8]
  tmpreg |= huart->Init.OneBitSampling;
 8005e30:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005e32:	4d33      	ldr	r5, [pc, #204]	; (8005f00 <UART_SetConfig+0x100>)
 8005e34:	4028      	ands	r0, r5
 8005e36:	4302      	orrs	r2, r0
 8005e38:	608a      	str	r2, [r1, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005e3a:	2103      	movs	r1, #3
 8005e3c:	4a31      	ldr	r2, [pc, #196]	; (8005f04 <UART_SetConfig+0x104>)
 8005e3e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005e40:	400a      	ands	r2, r1
 8005e42:	2180      	movs	r1, #128	; 0x80
 8005e44:	3a01      	subs	r2, #1
 8005e46:	0209      	lsls	r1, r1, #8
 8005e48:	2a02      	cmp	r2, #2
 8005e4a:	d849      	bhi.n	8005ee0 <UART_SetConfig+0xe0>
 8005e4c:	482e      	ldr	r0, [pc, #184]	; (8005f08 <UART_SetConfig+0x108>)
 8005e4e:	5c80      	ldrb	r0, [r0, r2]
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005e50:	428b      	cmp	r3, r1
 8005e52:	d123      	bne.n	8005e9c <UART_SetConfig+0x9c>
    switch (clocksource)
 8005e54:	2808      	cmp	r0, #8
 8005e56:	d815      	bhi.n	8005e84 <UART_SetConfig+0x84>
 8005e58:	f7fa f960 	bl	800011c <__gnu_thumb1_case_uqi>
 8005e5c:	14081444 	.word	0x14081444
 8005e60:	14141405 	.word	0x14141405
 8005e64:	09          	.byte	0x09
 8005e65:	00          	.byte	0x00
        pclk = HAL_RCC_GetSysClockFreq();
 8005e66:	f7ff fadd 	bl	8005424 <HAL_RCC_GetSysClockFreq>
 8005e6a:	e03d      	b.n	8005ee8 <UART_SetConfig+0xe8>
    switch (clocksource)
 8005e6c:	4b27      	ldr	r3, [pc, #156]	; (8005f0c <UART_SetConfig+0x10c>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005e6e:	6861      	ldr	r1, [r4, #4]
 8005e70:	0058      	lsls	r0, r3, #1
 8005e72:	084b      	lsrs	r3, r1, #1
 8005e74:	18c0      	adds	r0, r0, r3
 8005e76:	f7fa f95b 	bl	8000130 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e7a:	0002      	movs	r2, r0
 8005e7c:	4b24      	ldr	r3, [pc, #144]	; (8005f10 <UART_SetConfig+0x110>)
 8005e7e:	3a10      	subs	r2, #16
 8005e80:	429a      	cmp	r2, r3
 8005e82:	d901      	bls.n	8005e88 <UART_SetConfig+0x88>
    switch (clocksource)
 8005e84:	2001      	movs	r0, #1
 8005e86:	e032      	b.n	8005eee <UART_SetConfig+0xee>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005e88:	230f      	movs	r3, #15
 8005e8a:	0002      	movs	r2, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005e8c:	0700      	lsls	r0, r0, #28
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005e8e:	439a      	bics	r2, r3
 8005e90:	b293      	uxth	r3, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005e92:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 8005e94:	6822      	ldr	r2, [r4, #0]
 8005e96:	4303      	orrs	r3, r0
 8005e98:	60d3      	str	r3, [r2, #12]
 8005e9a:	e027      	b.n	8005eec <UART_SetConfig+0xec>
    switch (clocksource)
 8005e9c:	2808      	cmp	r0, #8
 8005e9e:	d8f1      	bhi.n	8005e84 <UART_SetConfig+0x84>
 8005ea0:	f7fa f932 	bl	8000108 <__gnu_thumb1_case_sqi>
 8005ea4:	f01cf014 	.word	0xf01cf014
 8005ea8:	f0f0f019 	.word	0xf0f0f019
 8005eac:	05          	.byte	0x05
 8005ead:	00          	.byte	0x00
 8005eae:	2080      	movs	r0, #128	; 0x80
 8005eb0:	0200      	lsls	r0, r0, #8
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005eb2:	6861      	ldr	r1, [r4, #4]
 8005eb4:	084b      	lsrs	r3, r1, #1
 8005eb6:	1818      	adds	r0, r3, r0
 8005eb8:	f7fa f93a 	bl	8000130 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005ebc:	0002      	movs	r2, r0
 8005ebe:	4b14      	ldr	r3, [pc, #80]	; (8005f10 <UART_SetConfig+0x110>)
 8005ec0:	3a10      	subs	r2, #16
 8005ec2:	429a      	cmp	r2, r3
 8005ec4:	d8de      	bhi.n	8005e84 <UART_SetConfig+0x84>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005ec6:	6823      	ldr	r3, [r4, #0]
 8005ec8:	60d8      	str	r0, [r3, #12]
 8005eca:	e00f      	b.n	8005eec <UART_SetConfig+0xec>
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ecc:	f7ff fb5a 	bl	8005584 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8005ed0:	2800      	cmp	r0, #0
 8005ed2:	d00b      	beq.n	8005eec <UART_SetConfig+0xec>
 8005ed4:	e7ed      	b.n	8005eb2 <UART_SetConfig+0xb2>
        pclk = HAL_RCC_GetSysClockFreq();
 8005ed6:	f7ff faa5 	bl	8005424 <HAL_RCC_GetSysClockFreq>
        break;
 8005eda:	e7f9      	b.n	8005ed0 <UART_SetConfig+0xd0>
        pclk = (uint32_t) HSI_VALUE;
 8005edc:	480b      	ldr	r0, [pc, #44]	; (8005f0c <UART_SetConfig+0x10c>)
 8005ede:	e7e8      	b.n	8005eb2 <UART_SetConfig+0xb2>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ee0:	428b      	cmp	r3, r1
 8005ee2:	d1f3      	bne.n	8005ecc <UART_SetConfig+0xcc>
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ee4:	f7ff fb4e 	bl	8005584 <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetSysClockFreq();
 8005ee8:	1e03      	subs	r3, r0, #0
    if (pclk != 0U)
 8005eea:	d1c0      	bne.n	8005e6e <UART_SetConfig+0x6e>
 8005eec:	2000      	movs	r0, #0
  huart->RxISR = NULL;
 8005eee:	2300      	movs	r3, #0
 8005ef0:	66a3      	str	r3, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 8005ef2:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 8005ef4:	bd70      	pop	{r4, r5, r6, pc}
 8005ef6:	46c0      	nop			; (mov r8, r8)
 8005ef8:	ffff69f3 	.word	0xffff69f3
 8005efc:	ffffcfff 	.word	0xffffcfff
 8005f00:	fffff4ff 	.word	0xfffff4ff
 8005f04:	40021000 	.word	0x40021000
 8005f08:	08006bf7 	.word	0x08006bf7
 8005f0c:	007a1200 	.word	0x007a1200
 8005f10:	0000ffef 	.word	0x0000ffef

08005f14 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005f14:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8005f16:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005f18:	071a      	lsls	r2, r3, #28
 8005f1a:	d506      	bpl.n	8005f2a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005f1c:	6801      	ldr	r1, [r0, #0]
 8005f1e:	4c28      	ldr	r4, [pc, #160]	; (8005fc0 <UART_AdvFeatureConfig+0xac>)
 8005f20:	684a      	ldr	r2, [r1, #4]
 8005f22:	4022      	ands	r2, r4
 8005f24:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8005f26:	4322      	orrs	r2, r4
 8005f28:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005f2a:	07da      	lsls	r2, r3, #31
 8005f2c:	d506      	bpl.n	8005f3c <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005f2e:	6801      	ldr	r1, [r0, #0]
 8005f30:	4c24      	ldr	r4, [pc, #144]	; (8005fc4 <UART_AdvFeatureConfig+0xb0>)
 8005f32:	684a      	ldr	r2, [r1, #4]
 8005f34:	4022      	ands	r2, r4
 8005f36:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8005f38:	4322      	orrs	r2, r4
 8005f3a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005f3c:	079a      	lsls	r2, r3, #30
 8005f3e:	d506      	bpl.n	8005f4e <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005f40:	6801      	ldr	r1, [r0, #0]
 8005f42:	4c21      	ldr	r4, [pc, #132]	; (8005fc8 <UART_AdvFeatureConfig+0xb4>)
 8005f44:	684a      	ldr	r2, [r1, #4]
 8005f46:	4022      	ands	r2, r4
 8005f48:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8005f4a:	4322      	orrs	r2, r4
 8005f4c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005f4e:	075a      	lsls	r2, r3, #29
 8005f50:	d506      	bpl.n	8005f60 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005f52:	6801      	ldr	r1, [r0, #0]
 8005f54:	4c1d      	ldr	r4, [pc, #116]	; (8005fcc <UART_AdvFeatureConfig+0xb8>)
 8005f56:	684a      	ldr	r2, [r1, #4]
 8005f58:	4022      	ands	r2, r4
 8005f5a:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8005f5c:	4322      	orrs	r2, r4
 8005f5e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005f60:	06da      	lsls	r2, r3, #27
 8005f62:	d506      	bpl.n	8005f72 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005f64:	6801      	ldr	r1, [r0, #0]
 8005f66:	4c1a      	ldr	r4, [pc, #104]	; (8005fd0 <UART_AdvFeatureConfig+0xbc>)
 8005f68:	688a      	ldr	r2, [r1, #8]
 8005f6a:	4022      	ands	r2, r4
 8005f6c:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8005f6e:	4322      	orrs	r2, r4
 8005f70:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005f72:	069a      	lsls	r2, r3, #26
 8005f74:	d506      	bpl.n	8005f84 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005f76:	6801      	ldr	r1, [r0, #0]
 8005f78:	4c16      	ldr	r4, [pc, #88]	; (8005fd4 <UART_AdvFeatureConfig+0xc0>)
 8005f7a:	688a      	ldr	r2, [r1, #8]
 8005f7c:	4022      	ands	r2, r4
 8005f7e:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8005f80:	4322      	orrs	r2, r4
 8005f82:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005f84:	065a      	lsls	r2, r3, #25
 8005f86:	d510      	bpl.n	8005faa <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005f88:	6801      	ldr	r1, [r0, #0]
 8005f8a:	4d13      	ldr	r5, [pc, #76]	; (8005fd8 <UART_AdvFeatureConfig+0xc4>)
 8005f8c:	684a      	ldr	r2, [r1, #4]
 8005f8e:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8005f90:	402a      	ands	r2, r5
 8005f92:	4322      	orrs	r2, r4
 8005f94:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005f96:	2280      	movs	r2, #128	; 0x80
 8005f98:	0352      	lsls	r2, r2, #13
 8005f9a:	4294      	cmp	r4, r2
 8005f9c:	d105      	bne.n	8005faa <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005f9e:	684a      	ldr	r2, [r1, #4]
 8005fa0:	4c0e      	ldr	r4, [pc, #56]	; (8005fdc <UART_AdvFeatureConfig+0xc8>)
 8005fa2:	4022      	ands	r2, r4
 8005fa4:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8005fa6:	4322      	orrs	r2, r4
 8005fa8:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005faa:	061b      	lsls	r3, r3, #24
 8005fac:	d506      	bpl.n	8005fbc <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005fae:	6802      	ldr	r2, [r0, #0]
 8005fb0:	490b      	ldr	r1, [pc, #44]	; (8005fe0 <UART_AdvFeatureConfig+0xcc>)
 8005fb2:	6853      	ldr	r3, [r2, #4]
 8005fb4:	400b      	ands	r3, r1
 8005fb6:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8005fb8:	430b      	orrs	r3, r1
 8005fba:	6053      	str	r3, [r2, #4]
}
 8005fbc:	bd30      	pop	{r4, r5, pc}
 8005fbe:	46c0      	nop			; (mov r8, r8)
 8005fc0:	ffff7fff 	.word	0xffff7fff
 8005fc4:	fffdffff 	.word	0xfffdffff
 8005fc8:	fffeffff 	.word	0xfffeffff
 8005fcc:	fffbffff 	.word	0xfffbffff
 8005fd0:	ffffefff 	.word	0xffffefff
 8005fd4:	ffffdfff 	.word	0xffffdfff
 8005fd8:	ffefffff 	.word	0xffefffff
 8005fdc:	ff9fffff 	.word	0xff9fffff
 8005fe0:	fff7ffff 	.word	0xfff7ffff

08005fe4 <UART_WaitOnFlagUntilTimeout>:
{
 8005fe4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005fe6:	0004      	movs	r4, r0
 8005fe8:	000d      	movs	r5, r1
 8005fea:	0017      	movs	r7, r2
 8005fec:	9300      	str	r3, [sp, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005fee:	6822      	ldr	r2, [r4, #0]
 8005ff0:	69d3      	ldr	r3, [r2, #28]
 8005ff2:	402b      	ands	r3, r5
 8005ff4:	1b5b      	subs	r3, r3, r5
 8005ff6:	4259      	negs	r1, r3
 8005ff8:	414b      	adcs	r3, r1
 8005ffa:	42bb      	cmp	r3, r7
 8005ffc:	d001      	beq.n	8006002 <UART_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 8005ffe:	2000      	movs	r0, #0
 8006000:	e026      	b.n	8006050 <UART_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
 8006002:	9b08      	ldr	r3, [sp, #32]
 8006004:	3301      	adds	r3, #1
 8006006:	d0f3      	beq.n	8005ff0 <UART_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006008:	f7fe fd76 	bl	8004af8 <HAL_GetTick>
 800600c:	9b00      	ldr	r3, [sp, #0]
 800600e:	1ac0      	subs	r0, r0, r3
 8006010:	9b08      	ldr	r3, [sp, #32]
 8006012:	4298      	cmp	r0, r3
 8006014:	d82d      	bhi.n	8006072 <UART_WaitOnFlagUntilTimeout+0x8e>
 8006016:	2b00      	cmp	r3, #0
 8006018:	d02b      	beq.n	8006072 <UART_WaitOnFlagUntilTimeout+0x8e>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800601a:	2104      	movs	r1, #4
 800601c:	6823      	ldr	r3, [r4, #0]
 800601e:	681a      	ldr	r2, [r3, #0]
 8006020:	420a      	tst	r2, r1
 8006022:	d0e4      	beq.n	8005fee <UART_WaitOnFlagUntilTimeout+0xa>
 8006024:	002a      	movs	r2, r5
 8006026:	313c      	adds	r1, #60	; 0x3c
 8006028:	3a40      	subs	r2, #64	; 0x40
 800602a:	438a      	bics	r2, r1
 800602c:	d0df      	beq.n	8005fee <UART_WaitOnFlagUntilTimeout+0xa>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800602e:	69da      	ldr	r2, [r3, #28]
 8006030:	2608      	movs	r6, #8
 8006032:	0011      	movs	r1, r2
 8006034:	4031      	ands	r1, r6
 8006036:	9101      	str	r1, [sp, #4]
 8006038:	4232      	tst	r2, r6
 800603a:	d00a      	beq.n	8006052 <UART_WaitOnFlagUntilTimeout+0x6e>
          UART_EndRxTransfer(huart);
 800603c:	0020      	movs	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800603e:	621e      	str	r6, [r3, #32]
          UART_EndRxTransfer(huart);
 8006040:	f7ff feb0 	bl	8005da4 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006044:	19a3      	adds	r3, r4, r6
 8006046:	67de      	str	r6, [r3, #124]	; 0x7c
          __HAL_UNLOCK(huart);
 8006048:	2300      	movs	r3, #0
          return HAL_ERROR;
 800604a:	2001      	movs	r0, #1
          __HAL_UNLOCK(huart);
 800604c:	3478      	adds	r4, #120	; 0x78
 800604e:	7023      	strb	r3, [r4, #0]
}
 8006050:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006052:	2280      	movs	r2, #128	; 0x80
 8006054:	69d9      	ldr	r1, [r3, #28]
 8006056:	0112      	lsls	r2, r2, #4
 8006058:	4211      	tst	r1, r2
 800605a:	d0c8      	beq.n	8005fee <UART_WaitOnFlagUntilTimeout+0xa>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800605c:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 800605e:	0020      	movs	r0, r4
 8006060:	f7ff fea0 	bl	8005da4 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006064:	0023      	movs	r3, r4
 8006066:	2220      	movs	r2, #32
 8006068:	3308      	adds	r3, #8
 800606a:	67da      	str	r2, [r3, #124]	; 0x7c
          __HAL_UNLOCK(huart);
 800606c:	9b01      	ldr	r3, [sp, #4]
 800606e:	3478      	adds	r4, #120	; 0x78
 8006070:	7023      	strb	r3, [r4, #0]
        return HAL_TIMEOUT;
 8006072:	2003      	movs	r0, #3
 8006074:	e7ec      	b.n	8006050 <UART_WaitOnFlagUntilTimeout+0x6c>
	...

08006078 <UART_CheckIdleState>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006078:	0003      	movs	r3, r0
{
 800607a:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800607c:	2500      	movs	r5, #0
{
 800607e:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006080:	3308      	adds	r3, #8
 8006082:	67dd      	str	r5, [r3, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8006084:	f7fe fd38 	bl	8004af8 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006088:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800608a:	0006      	movs	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	071b      	lsls	r3, r3, #28
 8006090:	d51d      	bpl.n	80060ce <UART_CheckIdleState+0x56>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006092:	2180      	movs	r1, #128	; 0x80
 8006094:	4b26      	ldr	r3, [pc, #152]	; (8006130 <UART_CheckIdleState+0xb8>)
 8006096:	002a      	movs	r2, r5
 8006098:	9300      	str	r3, [sp, #0]
 800609a:	0389      	lsls	r1, r1, #14
 800609c:	0003      	movs	r3, r0
 800609e:	0020      	movs	r0, r4
 80060a0:	f7ff ffa0 	bl	8005fe4 <UART_WaitOnFlagUntilTimeout>
 80060a4:	42a8      	cmp	r0, r5
 80060a6:	d012      	beq.n	80060ce <UART_CheckIdleState+0x56>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80060a8:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060ac:	2301      	movs	r3, #1
 80060ae:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80060b2:	2080      	movs	r0, #128	; 0x80
 80060b4:	6822      	ldr	r2, [r4, #0]
 80060b6:	6813      	ldr	r3, [r2, #0]
 80060b8:	4383      	bics	r3, r0
 80060ba:	6013      	str	r3, [r2, #0]
 80060bc:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 80060c0:	2320      	movs	r3, #32
 80060c2:	67e3      	str	r3, [r4, #124]	; 0x7c
      return HAL_TIMEOUT;
 80060c4:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 80060c6:	2300      	movs	r3, #0
 80060c8:	3478      	adds	r4, #120	; 0x78
 80060ca:	7023      	strb	r3, [r4, #0]
}
 80060cc:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80060ce:	0025      	movs	r5, r4
 80060d0:	cd08      	ldmia	r5!, {r3}
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	075b      	lsls	r3, r3, #29
 80060d6:	d523      	bpl.n	8006120 <UART_CheckIdleState+0xa8>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80060d8:	2180      	movs	r1, #128	; 0x80
 80060da:	4b15      	ldr	r3, [pc, #84]	; (8006130 <UART_CheckIdleState+0xb8>)
 80060dc:	2200      	movs	r2, #0
 80060de:	9300      	str	r3, [sp, #0]
 80060e0:	0020      	movs	r0, r4
 80060e2:	0033      	movs	r3, r6
 80060e4:	03c9      	lsls	r1, r1, #15
 80060e6:	f7ff ff7d 	bl	8005fe4 <UART_WaitOnFlagUntilTimeout>
 80060ea:	2800      	cmp	r0, #0
 80060ec:	d018      	beq.n	8006120 <UART_CheckIdleState+0xa8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80060ee:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060f2:	2201      	movs	r2, #1
 80060f4:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80060f8:	6821      	ldr	r1, [r4, #0]
 80060fa:	4e0e      	ldr	r6, [pc, #56]	; (8006134 <UART_CheckIdleState+0xbc>)
 80060fc:	680b      	ldr	r3, [r1, #0]
 80060fe:	4033      	ands	r3, r6
 8006100:	600b      	str	r3, [r1, #0]
 8006102:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006106:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800610a:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800610e:	6821      	ldr	r1, [r4, #0]
 8006110:	688b      	ldr	r3, [r1, #8]
 8006112:	4393      	bics	r3, r2
 8006114:	608b      	str	r3, [r1, #8]
 8006116:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 800611a:	2320      	movs	r3, #32
 800611c:	67eb      	str	r3, [r5, #124]	; 0x7c
 800611e:	e7d1      	b.n	80060c4 <UART_CheckIdleState+0x4c>
  huart->gState = HAL_UART_STATE_READY;
 8006120:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006122:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8006124:	67e3      	str	r3, [r4, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006126:	67eb      	str	r3, [r5, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006128:	6620      	str	r0, [r4, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800612a:	6660      	str	r0, [r4, #100]	; 0x64
  return HAL_OK;
 800612c:	e7cb      	b.n	80060c6 <UART_CheckIdleState+0x4e>
 800612e:	46c0      	nop			; (mov r8, r8)
 8006130:	01ffffff 	.word	0x01ffffff
 8006134:	fffffedf 	.word	0xfffffedf

08006138 <HAL_UART_Init>:
{
 8006138:	b510      	push	{r4, lr}
 800613a:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 800613c:	d101      	bne.n	8006142 <HAL_UART_Init+0xa>
    return HAL_ERROR;
 800613e:	2001      	movs	r0, #1
}
 8006140:	bd10      	pop	{r4, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 8006142:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8006144:	2b00      	cmp	r3, #0
 8006146:	d104      	bne.n	8006152 <HAL_UART_Init+0x1a>
    huart->Lock = HAL_UNLOCKED;
 8006148:	0002      	movs	r2, r0
 800614a:	3278      	adds	r2, #120	; 0x78
 800614c:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 800614e:	f7fe fb41 	bl	80047d4 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8006152:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8006154:	2101      	movs	r1, #1
 8006156:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8006158:	67e3      	str	r3, [r4, #124]	; 0x7c
  __HAL_UART_DISABLE(huart);
 800615a:	6813      	ldr	r3, [r2, #0]
 800615c:	438b      	bics	r3, r1
 800615e:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006160:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006162:	2b00      	cmp	r3, #0
 8006164:	d002      	beq.n	800616c <HAL_UART_Init+0x34>
    UART_AdvFeatureConfig(huart);
 8006166:	0020      	movs	r0, r4
 8006168:	f7ff fed4 	bl	8005f14 <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 800616c:	0020      	movs	r0, r4
 800616e:	f7ff fe47 	bl	8005e00 <UART_SetConfig>
 8006172:	2801      	cmp	r0, #1
 8006174:	d0e3      	beq.n	800613e <HAL_UART_Init+0x6>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006176:	6823      	ldr	r3, [r4, #0]
 8006178:	4907      	ldr	r1, [pc, #28]	; (8006198 <HAL_UART_Init+0x60>)
 800617a:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 800617c:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800617e:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006180:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006182:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006184:	689a      	ldr	r2, [r3, #8]
 8006186:	438a      	bics	r2, r1
 8006188:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800618a:	2201      	movs	r2, #1
 800618c:	6819      	ldr	r1, [r3, #0]
 800618e:	430a      	orrs	r2, r1
 8006190:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8006192:	f7ff ff71 	bl	8006078 <UART_CheckIdleState>
 8006196:	e7d3      	b.n	8006140 <HAL_UART_Init+0x8>
 8006198:	ffffb7ff 	.word	0xffffb7ff

0800619c <VBS_GetAvBusVoltage_V>:
  * @brief  It return latest averaged Vbus measurement expressed in Volt format
  * @param  pHandle related Handle of BusVoltageSensor_Handle_t
  * @retval uint16_t Latest averaged Vbus measurement in Volt format
  */
__weak uint16_t VBS_GetAvBusVoltage_V(const BusVoltageSensor_Handle_t *pHandle)
{
 800619c:	0003      	movs	r3, r0
    temp = 0U;
  }
  else
  {
#endif
    temp = (uint32_t)(pHandle->AvBusVoltage_d);
 800619e:	88c0      	ldrh	r0, [r0, #6]
    temp *= pHandle->ConversionFactor;
 80061a0:	885b      	ldrh	r3, [r3, #2]
 80061a2:	4358      	muls	r0, r3
    temp /= 65536U;
#ifdef NULL_PTR_CHECK_BUS_VOLT
  }
#endif
  return ((uint16_t)temp);
 80061a4:	0c00      	lsrs	r0, r0, #16
}
 80061a6:	4770      	bx	lr

080061a8 <Circle_Limitation>:
  *  @f$v_q = \sqrt(MaxModule^2-v_d^2\ ) @f$

  *
  */
__weak qd_t Circle_Limitation(const CircleLimitation_Handle_t *pHandle, qd_t Vqd)
{
 80061a8:	b20b      	sxth	r3, r1
 80061aa:	1409      	asrs	r1, r1, #16
 80061ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    int32_t new_d;

    maxModule = (int32_t)pHandle->MaxModule;

    square_q = ((int32_t)(Vqd.q)) * Vqd.q;
    square_d = ((int32_t)(Vqd.d)) * Vqd.d;
 80061ae:	000e      	movs	r6, r1
    square_q = ((int32_t)(Vqd.q)) * Vqd.q;
 80061b0:	001d      	movs	r5, r3
    maxModule = (int32_t)pHandle->MaxModule;
 80061b2:	8802      	ldrh	r2, [r0, #0]
    square_d = ((int32_t)(Vqd.d)) * Vqd.d;
 80061b4:	434e      	muls	r6, r1
    square_q = ((int32_t)(Vqd.q)) * Vqd.q;
 80061b6:	435d      	muls	r5, r3
    square_limit = maxModule * maxModule;
 80061b8:	4352      	muls	r2, r2
    vd_square_limit = ((int32_t)pHandle->MaxVd) * ((int32_t)pHandle->MaxVd);
    square_sum = square_q + square_d;
 80061ba:	19ad      	adds	r5, r5, r6
    square_d = ((int32_t)(Vqd.d)) * Vqd.d;
 80061bc:	000c      	movs	r4, r1
    vd_square_limit = ((int32_t)pHandle->MaxVd) * ((int32_t)pHandle->MaxVd);
 80061be:	8840      	ldrh	r0, [r0, #2]
{
 80061c0:	b085      	sub	sp, #20

    if (square_sum > square_limit)
 80061c2:	42aa      	cmp	r2, r5
 80061c4:	da11      	bge.n	80061ea <Circle_Limitation+0x42>
    vd_square_limit = ((int32_t)pHandle->MaxVd) * ((int32_t)pHandle->MaxVd);
 80061c6:	0007      	movs	r7, r0
 80061c8:	4347      	muls	r7, r0
    {
      if (square_d <= vd_square_limit)
 80061ca:	4d0f      	ldr	r5, [pc, #60]	; (8006208 <Circle_Limitation+0x60>)
 80061cc:	42be      	cmp	r6, r7
 80061ce:	dc11      	bgt.n	80061f4 <Circle_Limitation+0x4c>
      {
#if defined CIRCLE_LIMITATION_SQRT_M0
        square_temp = (square_limit - square_d) / 1048576;
 80061d0:	1b96      	subs	r6, r2, r6
 80061d2:	17f2      	asrs	r2, r6, #31
 80061d4:	0312      	lsls	r2, r2, #12
 80061d6:	0b12      	lsrs	r2, r2, #12
 80061d8:	1992      	adds	r2, r2, r6
        else
        {
          /* Nothing to do */
        }
#if defined CIRCLE_LIMITATION_SQRT_M0
        square_temp = (square_limit - vd_square_limit) / 1048576;
 80061da:	1512      	asrs	r2, r2, #20
        new_q = SqrtTable[square_temp];
 80061dc:	0052      	lsls	r2, r2, #1
 80061de:	5aaa      	ldrh	r2, [r5, r2]
#else
        square_temp = square_limit - vd_square_limit;
        new_q = MCM_Sqrt(square_temp);
#endif
        if (Vqd.q < 0)
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	da00      	bge.n	80061e6 <Circle_Limitation+0x3e>
        {
          new_q = - new_q;
 80061e4:	4252      	negs	r2, r2
        else
        {
          /* Nothing to do */
        }
      }
      local_vqd.q = (int16_t)new_q;
 80061e6:	b213      	sxth	r3, r2
      local_vqd.d = (int16_t)new_d;
 80061e8:	b221      	sxth	r1, r4
    }
#ifdef NULL_PTR_CHECK_CRC_LIM
  }
#endif
  return (local_vqd);
 80061ea:	0409      	lsls	r1, r1, #16
 80061ec:	b298      	uxth	r0, r3
 80061ee:	4308      	orrs	r0, r1
}
 80061f0:	b005      	add	sp, #20
 80061f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
        new_d = (int32_t)pHandle->MaxVd;
 80061f4:	0004      	movs	r4, r0
        if (Vqd.d < 0)
 80061f6:	2900      	cmp	r1, #0
 80061f8:	da00      	bge.n	80061fc <Circle_Limitation+0x54>
          new_d = -new_d;
 80061fa:	4244      	negs	r4, r0
        square_temp = (square_limit - vd_square_limit) / 1048576;
 80061fc:	1bd7      	subs	r7, r2, r7
 80061fe:	17fa      	asrs	r2, r7, #31
 8006200:	0312      	lsls	r2, r2, #12
 8006202:	0b12      	lsrs	r2, r2, #12
 8006204:	19d2      	adds	r2, r2, r7
 8006206:	e7e8      	b.n	80061da <Circle_Limitation+0x32>
 8006208:	08006bfa 	.word	0x08006bfa

0800620c <NTC_Init>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (REAL_SENSOR == pHandle->bSensorType)
 800620c:	7803      	ldrb	r3, [r0, #0]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d107      	bne.n	8006222 <NTC_Init+0x16>
    /* nothing to do */
  }
  else
  {
#endif
    if (pHandle->hSensitivity > 0 ) 
 8006212:	2210      	movs	r2, #16
 8006214:	5e83      	ldrsh	r3, [r0, r2]
 8006216:	1e5a      	subs	r2, r3, #1
 8006218:	4313      	orrs	r3, r2
 800621a:	17db      	asrs	r3, r3, #31
 800621c:	b29b      	uxth	r3, r3
    {
      pHandle->hAvTemp_d = 0U;
    }
    else
    {
      pHandle->hAvTemp_d = 0xFFFFU;
 800621e:	8043      	strh	r3, [r0, #2]
}
 8006220:	4770      	bx	lr
      pHandle->hFaultState = MC_NO_ERROR;
 8006222:	2300      	movs	r3, #0
 8006224:	8103      	strh	r3, [r0, #8]
      pHandle->hAvTemp_d = pHandle->hExpectedTemp_d;
 8006226:	8883      	ldrh	r3, [r0, #4]
 8006228:	e7f9      	b.n	800621e <NTC_Init+0x12>

0800622a <NTC_GetAvTemp_C>:
  else
  {
#endif
    int32_t wTemp;

    if (REAL_SENSOR == pHandle->bSensorType)
 800622a:	7803      	ldrb	r3, [r0, #0]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d10a      	bne.n	8006246 <NTC_GetAvTemp_C+0x1c>
    {
      wTemp = (int32_t)pHandle->hAvTemp_d;
      wTemp -= ((int32_t)pHandle->wV0);
 8006230:	6942      	ldr	r2, [r0, #20]
      wTemp = (int32_t)pHandle->hAvTemp_d;
 8006232:	8843      	ldrh	r3, [r0, #2]
      wTemp -= ((int32_t)pHandle->wV0);
 8006234:	1a9b      	subs	r3, r3, r2
      wTemp *= pHandle->hSensitivity;
 8006236:	2110      	movs	r1, #16
 8006238:	5e42      	ldrsh	r2, [r0, r1]
#ifndef FULL_MISRA_C_COMPLIANCY_NTC_TEMP
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      wTemp = (wTemp >> 16) + (int32_t)pHandle->hT0;
 800623a:	8b00      	ldrh	r0, [r0, #24]
      wTemp *= pHandle->hSensitivity;
 800623c:	4353      	muls	r3, r2
      wTemp = (wTemp >> 16) + (int32_t)pHandle->hT0;
 800623e:	141b      	asrs	r3, r3, #16
 8006240:	18c0      	adds	r0, r0, r3
    }
    returnValue = (int16_t)wTemp;
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return (returnValue);
 8006242:	b200      	sxth	r0, r0
}
 8006244:	4770      	bx	lr
      wTemp = (int32_t)pHandle->hExpectedTemp_C;
 8006246:	88c0      	ldrh	r0, [r0, #6]
 8006248:	e7fb      	b.n	8006242 <NTC_GetAvTemp_C+0x18>

0800624a <OL_Init>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hVoltage = pHandle->hDefaultVoltage;
 800624a:	8803      	ldrh	r3, [r0, #0]
    pHandle->pVSS = pVSS;
 800624c:	60c1      	str	r1, [r0, #12]
    pHandle->hVoltage = pHandle->hDefaultVoltage;
 800624e:	8103      	strh	r3, [r0, #8]
#ifdef NULL_PTR_CHECK_OPEN_LOOP
  }
#endif
}
 8006250:	4770      	bx	lr

08006252 <OL_VqdConditioning>:
#ifdef NULL_PTR_CHECK_OPEN_LOOP
  Vqd.q = ((MC_NULL == pHandle) ? 0 : pHandle->hVoltage);
#else
  Vqd.q = (pHandle->hVoltage);
#endif
  return (Vqd);
 8006252:	8900      	ldrh	r0, [r0, #8]
{
 8006254:	b082      	sub	sp, #8
  return (Vqd);
 8006256:	b280      	uxth	r0, r0
}
 8006258:	b002      	add	sp, #8
 800625a:	4770      	bx	lr

0800625c <OL_Calc>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (true ==  pHandle->VFMode)
 800625c:	7883      	ldrb	r3, [r0, #2]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d00a      	beq.n	8006278 <OL_Calc+0x1c>
    {
      /* V/F mode true means enabled */
      if (pHandle->pVSS->_Super.hAvrMecSpeedUnit >= 0)
 8006262:	68c3      	ldr	r3, [r0, #12]
      {
        pHandle->hVoltage = pHandle->hVFOffset + (pHandle->hVFSlope * pHandle->pVSS->_Super.hAvrMecSpeedUnit);
 8006264:	88c2      	ldrh	r2, [r0, #6]
      if (pHandle->pVSS->_Super.hAvrMecSpeedUnit >= 0)
 8006266:	210c      	movs	r1, #12
 8006268:	5e59      	ldrsh	r1, [r3, r1]
        pHandle->hVoltage = pHandle->hVFOffset + (pHandle->hVFSlope * pHandle->pVSS->_Super.hAvrMecSpeedUnit);
 800626a:	8883      	ldrh	r3, [r0, #4]
 800626c:	434a      	muls	r2, r1
 800626e:	b292      	uxth	r2, r2
      if (pHandle->pVSS->_Super.hAvrMecSpeedUnit >= 0)
 8006270:	2900      	cmp	r1, #0
 8006272:	db02      	blt.n	800627a <OL_Calc+0x1e>
        pHandle->hVoltage = pHandle->hVFOffset + (pHandle->hVFSlope * pHandle->pVSS->_Super.hAvrMecSpeedUnit);
 8006274:	189b      	adds	r3, r3, r2
      }
      else
      {
        pHandle->hVoltage = pHandle->hVFOffset - (pHandle->hVFSlope * pHandle->pVSS->_Super.hAvrMecSpeedUnit);
 8006276:	8103      	strh	r3, [r0, #8]
      /* Nothing to do */
    }
#ifdef NULL_PTR_CHECK_OPEN_LOOP
  }
#endif
}
 8006278:	4770      	bx	lr
        pHandle->hVoltage = pHandle->hVFOffset - (pHandle->hVFSlope * pHandle->pVSS->_Super.hAvrMecSpeedUnit);
 800627a:	1a9b      	subs	r3, r3, r2
 800627c:	e7fb      	b.n	8006276 <OL_Calc+0x1a>

0800627e <PID_HandleInit>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKpGain =  pHandle->hDefKpGain;
 800627e:	6803      	ldr	r3, [r0, #0]
 8006280:	6043      	str	r3, [r0, #4]
    pHandle->hKiGain =  pHandle->hDefKiGain;
    pHandle->hKdGain =  pHandle->hDefKdGain;
 8006282:	8c03      	ldrh	r3, [r0, #32]
 8006284:	8443      	strh	r3, [r0, #34]	; 0x22
    pHandle->wIntegralTerm = 0;
 8006286:	2300      	movs	r3, #0
 8006288:	6083      	str	r3, [r0, #8]
    pHandle->wPrevProcessVarError = 0;
 800628a:	6283      	str	r3, [r0, #40]	; 0x28
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 800628c:	4770      	bx	lr

0800628e <PID_SetKP>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKpGain = hKpGain;
 800628e:	8081      	strh	r1, [r0, #4]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8006290:	4770      	bx	lr

08006292 <PID_SetKI>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKiGain = hKiGain;
 8006292:	80c1      	strh	r1, [r0, #6]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8006294:	4770      	bx	lr

08006296 <PID_GetKP>:
__weak int16_t PID_GetKP(PID_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKpGain);
#else
  return (pHandle->hKpGain);
 8006296:	2304      	movs	r3, #4
 8006298:	5ec0      	ldrsh	r0, [r0, r3]
#endif
}
 800629a:	4770      	bx	lr

0800629c <PID_GetKI>:
__weak int16_t PID_GetKI(PID_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKiGain);
#else
  return (pHandle->hKiGain);
 800629c:	2306      	movs	r3, #6
 800629e:	5ec0      	ldrsh	r0, [r0, r3]
#endif
}
 80062a0:	4770      	bx	lr

080062a2 <PID_SetIntegralTerm>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wIntegralTerm = wIntegralTermValue;
 80062a2:	6081      	str	r1, [r0, #8]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return;
}
 80062a4:	4770      	bx	lr

080062a6 <PID_GetKPDivisorPOW2>:
__weak uint16_t PID_GetKPDivisorPOW2(PID_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKpDivisorPOW2);
#else
  return (pHandle->hKpDivisorPOW2);
 80062a6:	8b80      	ldrh	r0, [r0, #28]
#endif
}
 80062a8:	4770      	bx	lr

080062aa <PID_SetKPDivisorPOW2>:
  }
  else
  {
#endif
    pHandle->hKpDivisorPOW2 = hKpDivisorPOW2;
    pHandle->hKpDivisor = (((uint16_t)1) << hKpDivisorPOW2);
 80062aa:	2301      	movs	r3, #1
 80062ac:	408b      	lsls	r3, r1
    pHandle->hKpDivisorPOW2 = hKpDivisorPOW2;
 80062ae:	8381      	strh	r1, [r0, #28]
    pHandle->hKpDivisor = (((uint16_t)1) << hKpDivisorPOW2);
 80062b0:	8303      	strh	r3, [r0, #24]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 80062b2:	4770      	bx	lr

080062b4 <PID_GetKIDivisorPOW2>:
__weak uint16_t PID_GetKIDivisorPOW2(PID_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKiDivisorPOW2);
#else
  return (pHandle->hKiDivisorPOW2);
 80062b4:	8bc0      	ldrh	r0, [r0, #30]
#endif
}
 80062b6:	4770      	bx	lr

080062b8 <PID_SetLowerIntegralTermLimit>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wLowerIntegralLimit = wLowerLimit;
 80062b8:	6101      	str	r1, [r0, #16]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 80062ba:	4770      	bx	lr

080062bc <PID_SetUpperIntegralTermLimit>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wUpperIntegralLimit = wUpperLimit;
 80062bc:	60c1      	str	r1, [r0, #12]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 80062be:	4770      	bx	lr

080062c0 <PID_SetKIDivisorPOW2>:
    uint32_t wKiDiv = (((uint32_t)1) << hKiDivisorPOW2);
 80062c0:	2301      	movs	r3, #1
{
 80062c2:	b570      	push	{r4, r5, r6, lr}
    uint32_t wKiDiv = (((uint32_t)1) << hKiDivisorPOW2);
 80062c4:	408b      	lsls	r3, r1
{
 80062c6:	000d      	movs	r5, r1
 80062c8:	0004      	movs	r4, r0
    pHandle->hKiDivisorPOW2 = hKiDivisorPOW2;
 80062ca:	83c1      	strh	r1, [r0, #30]
    PID_SetUpperIntegralTermLimit(pHandle, (int32_t)INT16_MAX * (int32_t)wKiDiv);
 80062cc:	4905      	ldr	r1, [pc, #20]	; (80062e4 <PID_SetKIDivisorPOW2+0x24>)
    pHandle->hKiDivisor = (uint16_t)wKiDiv;
 80062ce:	8343      	strh	r3, [r0, #26]
    PID_SetUpperIntegralTermLimit(pHandle, (int32_t)INT16_MAX * (int32_t)wKiDiv);
 80062d0:	40a9      	lsls	r1, r5
 80062d2:	f7ff fff3 	bl	80062bc <PID_SetUpperIntegralTermLimit>
    PID_SetLowerIntegralTermLimit(pHandle, (int32_t)(-INT16_MAX) * (int32_t)wKiDiv);
 80062d6:	4904      	ldr	r1, [pc, #16]	; (80062e8 <PID_SetKIDivisorPOW2+0x28>)
 80062d8:	0020      	movs	r0, r4
 80062da:	40a9      	lsls	r1, r5
 80062dc:	f7ff ffec 	bl	80062b8 <PID_SetLowerIntegralTermLimit>
}
 80062e0:	bd70      	pop	{r4, r5, r6, pc}
 80062e2:	46c0      	nop			; (mov r8, r8)
 80062e4:	00007fff 	.word	0x00007fff
 80062e8:	ffff8001 	.word	0xffff8001

080062ec <PID_SetKD>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKdGain = hKdGain;
 80062ec:	8441      	strh	r1, [r0, #34]	; 0x22
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 80062ee:	4770      	bx	lr

080062f0 <PID_GetKD>:
__weak int16_t PID_GetKD(PID_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKdGain);
#else
  return (pHandle->hKdGain);
 80062f0:	2322      	movs	r3, #34	; 0x22
 80062f2:	5ec0      	ldrsh	r0, [r0, r3]
#endif
}
 80062f4:	4770      	bx	lr

080062f6 <PID_GetKDDivisorPOW2>:
__weak uint16_t PID_GetKDDivisorPOW2(PID_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKdDivisorPOW2);
#else
  return (pHandle->hKdDivisorPOW2);
 80062f6:	8cc0      	ldrh	r0, [r0, #38]	; 0x26
#endif
}
 80062f8:	4770      	bx	lr

080062fa <PID_SetKDDivisorPOW2>:
  }
  else
  {
#endif
    pHandle->hKdDivisorPOW2 = hKdDivisorPOW2;
    pHandle->hKdDivisor = (((uint16_t)1) << hKdDivisorPOW2);
 80062fa:	2301      	movs	r3, #1
 80062fc:	408b      	lsls	r3, r1
    pHandle->hKdDivisorPOW2 = hKdDivisorPOW2;
 80062fe:	84c1      	strh	r1, [r0, #38]	; 0x26
    pHandle->hKdDivisor = (((uint16_t)1) << hKdDivisorPOW2);
 8006300:	8483      	strh	r3, [r0, #36]	; 0x24
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8006302:	4770      	bx	lr

08006304 <PI_Controller>:
  * 
  * The resulting value is then saturated by the upper and lower output limit values before 
  * being returned.
  */
__weak int16_t PI_Controller(PID_Handle_t *pHandle, int32_t wProcessVarError)
{
 8006304:	b570      	push	{r4, r5, r6, lr}
    int32_t wProportional_Term;
    int32_t wIntegral_Term;
    int32_t wOutput_32;
    int32_t wIntegral_sum_temp;
    int32_t wDischarge = 0;
    int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
 8006306:	2314      	movs	r3, #20
 8006308:	5ec5      	ldrsh	r5, [r0, r3]
    int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;
 800630a:	2316      	movs	r3, #22
 800630c:	5ec4      	ldrsh	r4, [r0, r3]

    /* Proportional term computation*/
    wProportional_Term = pHandle->hKpGain * wProcessVarError;

    /* Integral term computation */
    if (0 == pHandle->hKiGain)
 800630e:	2206      	movs	r2, #6
 8006310:	5e86      	ldrsh	r6, [r0, r2]
    wProportional_Term = pHandle->hKpGain * wProcessVarError;
 8006312:	2204      	movs	r2, #4
 8006314:	5e83      	ldrsh	r3, [r0, r2]
 8006316:	2200      	movs	r2, #0
 8006318:	434b      	muls	r3, r1
    if (0 == pHandle->hKiGain)
 800631a:	4296      	cmp	r6, r2
 800631c:	d00f      	beq.n	800633e <PI_Controller+0x3a>
    {
      pHandle->wIntegralTerm = 0;
    }
    else
    {
      wIntegral_Term = pHandle->hKiGain * wProcessVarError;
 800631e:	4371      	muls	r1, r6
      wIntegral_sum_temp = pHandle->wIntegralTerm + wIntegral_Term;
 8006320:	6882      	ldr	r2, [r0, #8]

      if (wIntegral_sum_temp < 0)
 8006322:	1856      	adds	r6, r2, r1
 8006324:	d519      	bpl.n	800635a <PI_Controller+0x56>
      {
        if (pHandle->wIntegralTerm > 0)
 8006326:	2a00      	cmp	r2, #0
 8006328:	dd02      	ble.n	8006330 <PI_Controller+0x2c>
        {
          if (wIntegral_Term > 0)
 800632a:	2900      	cmp	r1, #0
 800632c:	dd00      	ble.n	8006330 <PI_Controller+0x2c>
          {
            wIntegral_sum_temp = INT32_MAX;
 800632e:	4e11      	ldr	r6, [pc, #68]	; (8006374 <PI_Controller+0x70>)
        {
          /* Nothing to do */
        }
      }

      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 8006330:	68c2      	ldr	r2, [r0, #12]
 8006332:	42b2      	cmp	r2, r6
 8006334:	db03      	blt.n	800633e <PI_Controller+0x3a>
      {
        pHandle->wIntegralTerm = pHandle->wUpperIntegralLimit;
      }
      else if (wIntegral_sum_temp < pHandle->wLowerIntegralLimit)
 8006336:	6902      	ldr	r2, [r0, #16]
 8006338:	42b2      	cmp	r2, r6
 800633a:	da00      	bge.n	800633e <PI_Controller+0x3a>
 800633c:	0032      	movs	r2, r6
    /* WARNING: the below instruction is not MISRA compliant, user should verify
               that Cortex-M3 assembly instruction ASR (arithmetic shift right)
               is used by the compiler to perform the shifts (instead of LSR
               logical shift right)*/
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
    wOutput_32 = (wProportional_Term >> pHandle->hKpDivisorPOW2) + (pHandle->wIntegralTerm >> pHandle->hKiDivisorPOW2);
 800633e:	0016      	movs	r6, r2
 8006340:	8b81      	ldrh	r1, [r0, #28]
 8006342:	410b      	asrs	r3, r1
 8006344:	8bc1      	ldrh	r1, [r0, #30]
 8006346:	410e      	asrs	r6, r1
 8006348:	199b      	adds	r3, r3, r6
#else
    wOutput_32 = (wProportional_Term / (int32_t)pHandle->hKpDivisor)
              + (pHandle->wIntegralTerm / (int32_t)pHandle->hKiDivisor);
#endif

    if (wOutput_32 > hUpperOutputLimit)
 800634a:	429d      	cmp	r5, r3
 800634c:	da0b      	bge.n	8006366 <PI_Controller+0x62>
    {
      wDischarge = hUpperOutputLimit - wOutput_32;
 800634e:	1ae9      	subs	r1, r5, r3
      wOutput_32 = hUpperOutputLimit;
 8006350:	002b      	movs	r3, r5
    else
    {
      /* Nothing to do here */
    }

    pHandle->wIntegralTerm += wDischarge;
 8006352:	1889      	adds	r1, r1, r2
 8006354:	6081      	str	r1, [r0, #8]
    returnValue = (int16_t)wOutput_32;
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return (returnValue);
 8006356:	b218      	sxth	r0, r3
}
 8006358:	bd70      	pop	{r4, r5, r6, pc}
        if (pHandle->wIntegralTerm < 0)
 800635a:	2a00      	cmp	r2, #0
 800635c:	dae8      	bge.n	8006330 <PI_Controller+0x2c>
          if (wIntegral_Term < 0)
 800635e:	2900      	cmp	r1, #0
 8006360:	dae6      	bge.n	8006330 <PI_Controller+0x2c>
            wIntegral_sum_temp = -INT32_MAX;
 8006362:	4e05      	ldr	r6, [pc, #20]	; (8006378 <PI_Controller+0x74>)
 8006364:	e7e4      	b.n	8006330 <PI_Controller+0x2c>
    int32_t wDischarge = 0;
 8006366:	2100      	movs	r1, #0
    else if (wOutput_32 < hLowerOutputLimit)
 8006368:	429c      	cmp	r4, r3
 800636a:	ddf2      	ble.n	8006352 <PI_Controller+0x4e>
      wDischarge = hLowerOutputLimit - wOutput_32;
 800636c:	1ae1      	subs	r1, r4, r3
      wOutput_32 = hLowerOutputLimit;
 800636e:	0023      	movs	r3, r4
 8006370:	e7ef      	b.n	8006352 <PI_Controller+0x4e>
 8006372:	46c0      	nop			; (mov r8, r8)
 8006374:	7fffffff 	.word	0x7fffffff
 8006378:	80000001 	.word	0x80000001

0800637c <PQD_CalcElMotorPower>:
  * computed as an int16_t value.
  * 
  * @param pHandle Handle on the related PQD Motor Power Measurement component instance.
  */
__weak void PQD_CalcElMotorPower(PQD_MotorPowMeas_Handle_t *pHandle)
{
 800637c:	b510      	push	{r4, lr}
  }
  else
  {
#endif
    int32_t wAux;
    qd_t Iqd = pHandle->pFOCVars->Iqd;
 800637e:	6883      	ldr	r3, [r0, #8]
    qd_t Vqd = pHandle->pFOCVars->Vqd;

    wAux = ((int32_t)Iqd.q * (int32_t)Vqd.q)
 8006380:	210c      	movs	r1, #12
 8006382:	5e5a      	ldrsh	r2, [r3, r1]
 8006384:	2416      	movs	r4, #22
 8006386:	5f19      	ldrsh	r1, [r3, r4]
 8006388:	4351      	muls	r1, r2
         + ((int32_t)Iqd.d * (int32_t)Vqd.d);
 800638a:	240e      	movs	r4, #14
 800638c:	5f1a      	ldrsh	r2, [r3, r4]
 800638e:	2418      	movs	r4, #24
 8006390:	5f1b      	ldrsh	r3, [r3, r4]
    wAux /= 65536;

    /* pHandle->hAvrgElMotorPower += (wAux - pHandle->hAvrgElMotorPower) >> 4 */
    pHandle->hAvrgElMotorPower += (int16_t)((wAux - (int32_t)pHandle->hAvrgElMotorPower) / 16);
 8006392:	240f      	movs	r4, #15
         + ((int32_t)Iqd.d * (int32_t)Vqd.d);
 8006394:	4353      	muls	r3, r2
    wAux = ((int32_t)Iqd.q * (int32_t)Vqd.q)
 8006396:	18c9      	adds	r1, r1, r3
    pHandle->hAvrgElMotorPower += (int16_t)((wAux - (int32_t)pHandle->hAvrgElMotorPower) / 16);
 8006398:	2300      	movs	r3, #0
 800639a:	5ec2      	ldrsh	r2, [r0, r3]
    wAux /= 65536;
 800639c:	17cb      	asrs	r3, r1, #31
 800639e:	b29b      	uxth	r3, r3
 80063a0:	185b      	adds	r3, r3, r1
 80063a2:	141b      	asrs	r3, r3, #16
    pHandle->hAvrgElMotorPower += (int16_t)((wAux - (int32_t)pHandle->hAvrgElMotorPower) / 16);
 80063a4:	1a9b      	subs	r3, r3, r2
 80063a6:	17d9      	asrs	r1, r3, #31
 80063a8:	4021      	ands	r1, r4
 80063aa:	18cb      	adds	r3, r1, r3
 80063ac:	111b      	asrs	r3, r3, #4
 80063ae:	189b      	adds	r3, r3, r2
 80063b0:	8003      	strh	r3, [r0, #0]

#ifdef NULL_PTR_CHECK_PQD_MOT_POW_MEAS
  }
#endif
}
 80063b2:	bd10      	pop	{r4, pc}

080063b4 <PQD_GetAvrgElMotorPowerW>:
  * 
  * @param pHandle pointer on the related component instance.
  * @retval float_t The average measured motor power expressed in Watts.
  */
__weak float_t PQD_GetAvrgElMotorPowerW(const PQD_MotorPowMeas_Handle_t *pHandle)
{
 80063b4:	b570      	push	{r4, r5, r6, lr}
 80063b6:	0004      	movs	r4, r0
  else
  {
#endif

  /* First perform an integer multiplication, then a float one. */
  PowerW = ((float_t)pHandle->hAvrgElMotorPower * (float_t)VBS_GetAvBusVoltage_V(pHandle->pVBS)) * pHandle->ConvFact;
 80063b8:	2300      	movs	r3, #0
 80063ba:	5ec0      	ldrsh	r0, [r0, r3]
 80063bc:	f7fa f97c 	bl	80006b8 <__aeabi_i2f>
 80063c0:	1c05      	adds	r5, r0, #0
 80063c2:	68e0      	ldr	r0, [r4, #12]
 80063c4:	f7ff feea 	bl	800619c <VBS_GetAvBusVoltage_V>
 80063c8:	f7fa f9c8 	bl	800075c <__aeabi_ui2f>
 80063cc:	1c29      	adds	r1, r5, #0
 80063ce:	f7fa f825 	bl	800041c <__aeabi_fmul>
 80063d2:	6861      	ldr	r1, [r4, #4]
 80063d4:	f7fa f822 	bl	800041c <__aeabi_fmul>

#ifdef NULL_PTR_CHECK_PQD_MOT_POW_MEAS
  }
#endif
  return (PowerW);
}
 80063d8:	bd70      	pop	{r4, r5, r6, pc}

080063da <REMNG_Init>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->Ext = 0;
 80063da:	2300      	movs	r3, #0
 80063dc:	6083      	str	r3, [r0, #8]
    pHandle->TargetFinal = 0;
 80063de:	6043      	str	r3, [r0, #4]
    pHandle->RampRemainingStep = 0U;
 80063e0:	60c3      	str	r3, [r0, #12]
    pHandle->IncDecAmount = 0;
 80063e2:	6103      	str	r3, [r0, #16]
    pHandle->ScalingFactor = 1U;
 80063e4:	3301      	adds	r3, #1
 80063e6:	6143      	str	r3, [r0, #20]
#ifdef NULL_PTR_CHECK_RMP_EXT_MNG
  }
#endif
}
 80063e8:	4770      	bx	lr

080063ea <SPD_GetAvrgMecSpeedUnit>:
__weak int16_t SPD_GetAvrgMecSpeedUnit(const SpeednPosFdbk_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->hAvrMecSpeedUnit);
#else
  return (pHandle->hAvrMecSpeedUnit);
 80063ea:	230c      	movs	r3, #12
 80063ec:	5ec0      	ldrsh	r0, [r0, r3]
#endif
}
 80063ee:	4770      	bx	lr

080063f0 <SPD_IsMecSpeedReliable>:
  * - Called at least with the same periodicity on which speed control is executed.
  *         -

  */
__weak bool SPD_IsMecSpeedReliable(SpeednPosFdbk_Handle_t *pHandle, const int16_t *pMecSpeedUnit)
{
 80063f0:	b570      	push	{r4, r5, r6, lr}
    bool SpeedError = false;

    bSpeedErrorNumber = pHandle->bSpeedErrorNumber;

    /* Compute absoulte value of mechanical speed */
    if (*pMecSpeedUnit < 0)
 80063f2:	2200      	movs	r2, #0
 80063f4:	5e89      	ldrsh	r1, [r1, r2]
    uint8_t bMaximumSpeedErrorsNumber = pHandle->bMaximumSpeedErrorsNumber;
 80063f6:	78c4      	ldrb	r4, [r0, #3]
    bSpeedErrorNumber = pHandle->bSpeedErrorNumber;
 80063f8:	7803      	ldrb	r3, [r0, #0]
    {
      hAux = -(*pMecSpeedUnit);
 80063fa:	b28a      	uxth	r2, r1
    if (*pMecSpeedUnit < 0)
 80063fc:	2900      	cmp	r1, #0
 80063fe:	da01      	bge.n	8006404 <SPD_IsMecSpeedReliable+0x14>
      hAux = -(*pMecSpeedUnit);
 8006400:	4252      	negs	r2, r2
 8006402:	b292      	uxth	r2, r2
    else
    {
      /* Nothing to do */
    }

    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 8006404:	8ac6      	ldrh	r6, [r0, #22]
    {
      SpeedError = true;
 8006406:	2101      	movs	r1, #1
    if (hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit)
 8006408:	8a85      	ldrh	r5, [r0, #20]
    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 800640a:	4296      	cmp	r6, r2
 800640c:	d802      	bhi.n	8006414 <SPD_IsMecSpeedReliable+0x24>
    if (hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit)
 800640e:	4295      	cmp	r5, r2
 8006410:	4192      	sbcs	r2, r2
 8006412:	4251      	negs	r1, r2
    {
      /* Nothing to do */
    }

    /* Compute absoulte value of mechanical acceleration */
    if (pHandle->hMecAccelUnitP < 0)
 8006414:	2212      	movs	r2, #18
 8006416:	5e85      	ldrsh	r5, [r0, r2]
    {
      hAux = -(pHandle->hMecAccelUnitP);
 8006418:	b2aa      	uxth	r2, r5
    if (pHandle->hMecAccelUnitP < 0)
 800641a:	2d00      	cmp	r5, #0
 800641c:	da01      	bge.n	8006422 <SPD_IsMecSpeedReliable+0x32>
      hAux = -(pHandle->hMecAccelUnitP);
 800641e:	4252      	negs	r2, r2
 8006420:	b292      	uxth	r2, r2
    else
    {
      hAbsMecAccelUnitP = (uint16_t)pHandle->hMecAccelUnitP;
    }

    if (hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP)
 8006422:	8b05      	ldrh	r5, [r0, #24]
 8006424:	4295      	cmp	r5, r2
 8006426:	d301      	bcc.n	800642c <SPD_IsMecSpeedReliable+0x3c>
    else
    {
      /* Nothing to do */
    }

    if (true == SpeedError)
 8006428:	2900      	cmp	r1, #0
 800642a:	d009      	beq.n	8006440 <SPD_IsMecSpeedReliable+0x50>
    {
      if (bSpeedErrorNumber < bMaximumSpeedErrorsNumber)
 800642c:	429c      	cmp	r4, r3
 800642e:	d901      	bls.n	8006434 <SPD_IsMecSpeedReliable+0x44>
      {
        bSpeedErrorNumber++;
 8006430:	3301      	adds	r3, #1
 8006432:	b2db      	uxtb	r3, r3
    else
    {
      /* Nothing to do */
    }

    pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 8006434:	7003      	strb	r3, [r0, #0]
    if (bSpeedErrorNumber == bMaximumSpeedErrorsNumber)
 8006436:	1b18      	subs	r0, r3, r4
 8006438:	1e42      	subs	r2, r0, #1
 800643a:	4190      	sbcs	r0, r2
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  }
#endif
  return (SpeedSensorReliability);
 800643c:	b2c0      	uxtb	r0, r0
}
 800643e:	bd70      	pop	{r4, r5, r6, pc}
      if (bSpeedErrorNumber < bMaximumSpeedErrorsNumber)
 8006440:	429c      	cmp	r4, r3
 8006442:	d9f7      	bls.n	8006434 <SPD_IsMecSpeedReliable+0x44>
        bSpeedErrorNumber = 0u;
 8006444:	000b      	movs	r3, r1
 8006446:	e7f5      	b.n	8006434 <SPD_IsMecSpeedReliable+0x44>

08006448 <SPD_GetS16Speed>:
  * -- INT16_MAX when the average mechanical speed is equal to
  * @ref SpeednPosFdbk_Handle_t::hMaxReliableMecSpeedUnit "hMaxReliableMecSpeedUnit" ,\n
  * - Called for speed monitoring through MotorPilote.
  */
__weak int16_t SPD_GetS16Speed(const SpeednPosFdbk_Handle_t *pHandle)
{
 8006448:	0003      	movs	r3, r0
 800644a:	b510      	push	{r4, lr}
    tempValue = 0;
  }
  else
  {
#endif
    int32_t wAux = (int32_t)pHandle->hAvrMecSpeedUnit;
 800644c:	210c      	movs	r1, #12
 800644e:	5e42      	ldrsh	r2, [r0, r1]
    wAux *= INT16_MAX;
    wAux /= (int16_t)pHandle->hMaxReliableMecSpeedUnit;
 8006450:	2114      	movs	r1, #20
 8006452:	5e59      	ldrsh	r1, [r3, r1]
    wAux *= INT16_MAX;
 8006454:	03d0      	lsls	r0, r2, #15
 8006456:	1a80      	subs	r0, r0, r2
    wAux /= (int16_t)pHandle->hMaxReliableMecSpeedUnit;
 8006458:	f7f9 fef4 	bl	8000244 <__divsi3>
    tempValue = (int16_t)wAux;
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  }
#endif
  return (tempValue);
 800645c:	b200      	sxth	r0, r0
}
 800645e:	bd10      	pop	{r4, pc}

08006460 <STC_Init>:
  else
  {
#endif
    pHandle->PISpeed = pPI;
    pHandle->SPD = SPD_Handle;
    pHandle->Mode = pHandle->ModeDefault;
 8006460:	0003      	movs	r3, r0
    pHandle->SPD = SPD_Handle;
 8006462:	6142      	str	r2, [r0, #20]
    pHandle->PISpeed = pPI;
 8006464:	6101      	str	r1, [r0, #16]
    pHandle->Mode = pHandle->ModeDefault;
 8006466:	332a      	adds	r3, #42	; 0x2a
 8006468:	781b      	ldrb	r3, [r3, #0]
 800646a:	7003      	strb	r3, [r0, #0]
    pHandle->SpeedRefUnitExt = ((int32_t)pHandle->MecSpeedRefUnitDefault) * 65536;
 800646c:	222c      	movs	r2, #44	; 0x2c
 800646e:	5e83      	ldrsh	r3, [r0, r2]
 8006470:	041b      	lsls	r3, r3, #16
 8006472:	6043      	str	r3, [r0, #4]
    pHandle->TorqueRef = ((int32_t)pHandle->TorqueRefDefault) * 65536;
 8006474:	222e      	movs	r2, #46	; 0x2e
 8006476:	5e83      	ldrsh	r3, [r0, r2]
 8006478:	041b      	lsls	r3, r3, #16
 800647a:	6083      	str	r3, [r0, #8]
    pHandle->TargetFinal = 0;
 800647c:	2300      	movs	r3, #0
 800647e:	8043      	strh	r3, [r0, #2]
    pHandle->RampRemainingStep = 0U;
 8006480:	60c3      	str	r3, [r0, #12]
    pHandle->IncDecAmount = 0;
 8006482:	6183      	str	r3, [r0, #24]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 8006484:	4770      	bx	lr

08006486 <STC_SetSpeedSensor>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->SPD = SPD_Handle;
 8006486:	6141      	str	r1, [r0, #20]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 8006488:	4770      	bx	lr

0800648a <STC_Clear>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (MCM_SPEED_MODE == pHandle->Mode)
 800648a:	7803      	ldrb	r3, [r0, #0]
{
 800648c:	b510      	push	{r4, lr}
    if (MCM_SPEED_MODE == pHandle->Mode)
 800648e:	2b03      	cmp	r3, #3
 8006490:	d103      	bne.n	800649a <STC_Clear+0x10>
    {
      PID_SetIntegralTerm(pHandle->PISpeed, 0);
 8006492:	2100      	movs	r1, #0
 8006494:	6900      	ldr	r0, [r0, #16]
 8006496:	f7ff ff04 	bl	80062a2 <PID_SetIntegralTerm>
      /* Nothing to do */
    }
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 800649a:	bd10      	pop	{r4, pc}

0800649c <STC_GetMecSpeedRefUnit>:
#ifndef FULL_MISRA_C_COMPLIANCY_SPD_TORQ_CTRL
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
  return ((MC_NULL == pHandle) ? 0 : (int16_t)(pHandle->SpeedRefUnitExt >> 16));
#else
  return ((int16_t)(pHandle->SpeedRefUnitExt >> 16));
 800649c:	6840      	ldr	r0, [r0, #4]
 800649e:	1400      	asrs	r0, r0, #16
  return ((MC_NULL == pHandle) ? 0 : (int16_t)(pHandle->SpeedRefUnitExt / 65536));
#else
  return ((int16_t)(pHandle->SpeedRefUnitExt / 65536));
#endif
#endif
}
 80064a0:	4770      	bx	lr

080064a2 <STC_SetControlMode>:
  }
  else
  {
#endif
    pHandle->Mode = bMode;
    pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp */
 80064a2:	2300      	movs	r3, #0
    pHandle->Mode = bMode;
 80064a4:	7001      	strb	r1, [r0, #0]
    pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp */
 80064a6:	60c3      	str	r3, [r0, #12]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 80064a8:	4770      	bx	lr

080064aa <STC_ExecRamp>:
    uint32_t wAux;
    int32_t wAux1;
    int16_t hCurrentReference;

    /* Check if the hTargetFinal is out of the bound of application */
    if (MCM_TORQUE_MODE == pHandle->Mode)
 80064aa:	7803      	ldrb	r3, [r0, #0]
{
 80064ac:	b570      	push	{r4, r5, r6, lr}
 80064ae:	0004      	movs	r4, r0
 80064b0:	000d      	movs	r5, r1
    if (MCM_TORQUE_MODE == pHandle->Mode)
 80064b2:	2b04      	cmp	r3, #4
 80064b4:	d108      	bne.n	80064c8 <STC_ExecRamp+0x1e>
      }
      else
      {
        /* Nothing to do */
      }
      if ((int32_t)hTargetFinal < (int32_t)pHandle->MinNegativeTorque)
 80064b6:	2128      	movs	r1, #40	; 0x28
 80064b8:	5e43      	ldrsh	r3, [r0, r1]
      {
        allowedRange = false;
 80064ba:	2000      	movs	r0, #0
      if ((int32_t)hTargetFinal < (int32_t)pHandle->MinNegativeTorque)
 80064bc:	42ab      	cmp	r3, r5
 80064be:	dc02      	bgt.n	80064c6 <STC_ExecRamp+0x1c>
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxPositiveTorque)
 80064c0:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
        /* Nothing to do */
      }
#endif
    }

    if (true == allowedRange)
 80064c2:	42ab      	cmp	r3, r5
 80064c4:	da1e      	bge.n	8006504 <STC_ExecRamp+0x5a>
    }
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
  return (allowedRange);
}
 80064c6:	bd70      	pop	{r4, r5, r6, pc}
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxAppPositiveMecSpeedUnit)
 80064c8:	8bc1      	ldrh	r1, [r0, #30]
        allowedRange = false;
 80064ca:	2000      	movs	r0, #0
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxAppPositiveMecSpeedUnit)
 80064cc:	42a9      	cmp	r1, r5
 80064ce:	dbfa      	blt.n	80064c6 <STC_ExecRamp+0x1c>
      else if (hTargetFinal < pHandle->MinAppNegativeMecSpeedUnit)
 80064d0:	2624      	movs	r6, #36	; 0x24
 80064d2:	5fa1      	ldrsh	r1, [r4, r6]
 80064d4:	42a9      	cmp	r1, r5
 80064d6:	dcf6      	bgt.n	80064c6 <STC_ExecRamp+0x1c>
      else if ((int32_t)hTargetFinal < (int32_t)pHandle->MinAppPositiveMecSpeedUnit)
 80064d8:	8c21      	ldrh	r1, [r4, #32]
 80064da:	42a9      	cmp	r1, r5
 80064dc:	dd03      	ble.n	80064e6 <STC_ExecRamp+0x3c>
        if (hTargetFinal > pHandle->MaxAppNegativeMecSpeedUnit)
 80064de:	2622      	movs	r6, #34	; 0x22
 80064e0:	5fa1      	ldrsh	r1, [r4, r6]
 80064e2:	42a9      	cmp	r1, r5
 80064e4:	dbef      	blt.n	80064c6 <STC_ExecRamp+0x1c>
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt >> 16);
 80064e6:	6866      	ldr	r6, [r4, #4]
      if (0U == hDurationms)
 80064e8:	2a00      	cmp	r2, #0
 80064ea:	d10e      	bne.n	800650a <STC_ExecRamp+0x60>
        if (MCM_SPEED_MODE == pHandle->Mode)
 80064ec:	2b03      	cmp	r3, #3
 80064ee:	d106      	bne.n	80064fe <STC_ExecRamp+0x54>
          pHandle->SpeedRefUnitExt = ((int32_t)hTargetFinal) * 65536;
 80064f0:	042d      	lsls	r5, r5, #16
 80064f2:	6065      	str	r5, [r4, #4]
        pHandle->RampRemainingStep = 0U;
 80064f4:	2300      	movs	r3, #0
 80064f6:	60e3      	str	r3, [r4, #12]
        pHandle->IncDecAmount = 0;
 80064f8:	61a3      	str	r3, [r4, #24]
        pHandle->IncDecAmount = wAux1;
 80064fa:	2001      	movs	r0, #1
 80064fc:	e7e3      	b.n	80064c6 <STC_ExecRamp+0x1c>
          pHandle->TorqueRef = ((int32_t)hTargetFinal) * 65536;
 80064fe:	042d      	lsls	r5, r5, #16
 8006500:	60a5      	str	r5, [r4, #8]
 8006502:	e7f7      	b.n	80064f4 <STC_ExecRamp+0x4a>
      if (0U == hDurationms)
 8006504:	2a00      	cmp	r2, #0
 8006506:	d0fa      	beq.n	80064fe <STC_ExecRamp+0x54>
  return ((int16_t)(pHandle->TorqueRef >> 16));
 8006508:	68a6      	ldr	r6, [r4, #8]
        wAux /= 1000U;
 800650a:	21fa      	movs	r1, #250	; 0xfa
        wAux = ((uint32_t)hDurationms) * ((uint32_t)pHandle->STCFrequencyHz);
 800650c:	8ba0      	ldrh	r0, [r4, #28]
        wAux /= 1000U;
 800650e:	0089      	lsls	r1, r1, #2
        wAux = ((uint32_t)hDurationms) * ((uint32_t)pHandle->STCFrequencyHz);
 8006510:	4350      	muls	r0, r2
        pHandle->TargetFinal = hTargetFinal;
 8006512:	8065      	strh	r5, [r4, #2]
        wAux /= 1000U;
 8006514:	f7f9 fe0c 	bl	8000130 <__udivsi3>
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt >> 16);
 8006518:	1436      	asrs	r6, r6, #16
        pHandle->RampRemainingStep++;
 800651a:	1c41      	adds	r1, r0, #1
        wAux1 = (((int32_t)hTargetFinal) - ((int32_t)hCurrentReference)) * 65536;
 800651c:	1ba8      	subs	r0, r5, r6
        pHandle->RampRemainingStep++;
 800651e:	60e1      	str	r1, [r4, #12]
        wAux1 = (((int32_t)hTargetFinal) - ((int32_t)hCurrentReference)) * 65536;
 8006520:	0400      	lsls	r0, r0, #16
        wAux1 /= ((int32_t)pHandle->RampRemainingStep);
 8006522:	f7f9 fe8f 	bl	8000244 <__divsi3>
        pHandle->IncDecAmount = wAux1;
 8006526:	61a0      	str	r0, [r4, #24]
 8006528:	e7e7      	b.n	80064fa <STC_ExecRamp+0x50>

0800652a <STC_CalcTorqueReference>:
    int32_t wCurrentReference;
    int16_t hMeasuredSpeed;
    int16_t hTargetSpeed;
    int16_t hError;

    if (MCM_TORQUE_MODE == pHandle->Mode)
 800652a:	7802      	ldrb	r2, [r0, #0]
{
 800652c:	b570      	push	{r4, r5, r6, lr}
 800652e:	0004      	movs	r4, r0
    if (MCM_TORQUE_MODE == pHandle->Mode)
 8006530:	2a04      	cmp	r2, #4
 8006532:	d116      	bne.n	8006562 <STC_CalcTorqueReference+0x38>
    {
      wCurrentReference = pHandle->TorqueRef;
 8006534:	6885      	ldr	r5, [r0, #8]
      wCurrentReference = pHandle->SpeedRefUnitExt;
    }

    /* Update the speed reference or the torque reference according to the mode
       and terminates the ramp if needed */
    if (pHandle->RampRemainingStep > 1U)
 8006536:	68e3      	ldr	r3, [r4, #12]
 8006538:	2b01      	cmp	r3, #1
 800653a:	d914      	bls.n	8006566 <STC_CalcTorqueReference+0x3c>
    {
      /* Increment/decrement the reference value */
      wCurrentReference += pHandle->IncDecAmount;
 800653c:	69a1      	ldr	r1, [r4, #24]

      /* Decrement the number of remaining steps */
      pHandle->RampRemainingStep--;
 800653e:	3b01      	subs	r3, #1
      wCurrentReference += pHandle->IncDecAmount;
 8006540:	186d      	adds	r5, r5, r1
    }
    else if (1U == pHandle->RampRemainingStep)
    {
      /* Set the backup value of hTargetFinal */
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
      pHandle->RampRemainingStep = 0U;
 8006542:	60e3      	str	r3, [r4, #12]
      /* Run the speed control loop */

      /* Compute speed error */
#ifndef FULL_MISRA_C_COMPLIANCY_SPD_TORQ_CTRL
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      hTargetSpeed = (int16_t)(wCurrentReference >> 16);
 8006544:	142e      	asrs	r6, r5, #16
    if (MCM_SPEED_MODE == pHandle->Mode)
 8006546:	2a03      	cmp	r2, #3
 8006548:	d114      	bne.n	8006574 <STC_CalcTorqueReference+0x4a>
#else
      hTargetSpeed = (int16_t)(wCurrentReference / 65536);
#endif
      hMeasuredSpeed = SPD_GetAvrgMecSpeedUnit(pHandle->SPD);
 800654a:	6960      	ldr	r0, [r4, #20]
 800654c:	f7ff ff4d 	bl	80063ea <SPD_GetAvrgMecSpeedUnit>
      hError = hTargetSpeed - hMeasuredSpeed;
 8006550:	1a31      	subs	r1, r6, r0
      hTorqueReference = PI_Controller(pHandle->PISpeed, (int32_t)hError);
 8006552:	b209      	sxth	r1, r1
 8006554:	6920      	ldr	r0, [r4, #16]
 8006556:	f7ff fed5 	bl	8006304 <PI_Controller>

      pHandle->SpeedRefUnitExt = wCurrentReference;
 800655a:	6065      	str	r5, [r4, #4]
      pHandle->TorqueRef = ((int32_t)hTorqueReference) * 65536;
 800655c:	0405      	lsls	r5, r0, #16
 800655e:	60a5      	str	r5, [r4, #8]
    }
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
  return (hTorqueReference);
}
 8006560:	bd70      	pop	{r4, r5, r6, pc}
      wCurrentReference = pHandle->SpeedRefUnitExt;
 8006562:	6845      	ldr	r5, [r0, #4]
 8006564:	e7e7      	b.n	8006536 <STC_CalcTorqueReference+0xc>
    else if (1U == pHandle->RampRemainingStep)
 8006566:	2b01      	cmp	r3, #1
 8006568:	d1ec      	bne.n	8006544 <STC_CalcTorqueReference+0x1a>
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 800656a:	2302      	movs	r3, #2
 800656c:	5ee5      	ldrsh	r5, [r4, r3]
      pHandle->RampRemainingStep = 0U;
 800656e:	2300      	movs	r3, #0
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 8006570:	042d      	lsls	r5, r5, #16
      pHandle->RampRemainingStep = 0U;
 8006572:	e7e6      	b.n	8006542 <STC_CalcTorqueReference+0x18>
      hTorqueReference = (int16_t)(wCurrentReference >> 16);
 8006574:	b230      	sxth	r0, r6
 8006576:	e7f2      	b.n	800655e <STC_CalcTorqueReference+0x34>

08006578 <STC_GetMecSpeedRefUnitDefault>:
__weak int16_t STC_GetMecSpeedRefUnitDefault(SpeednTorqCtrl_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  return ((MC_NULL == pHandle) ? 0 : pHandle->MecSpeedRefUnitDefault);
#else
  return (pHandle->MecSpeedRefUnitDefault);
 8006578:	232c      	movs	r3, #44	; 0x2c
 800657a:	5ec0      	ldrsh	r0, [r0, r3]
#endif
}
 800657c:	4770      	bx	lr

0800657e <STC_GetDefaultIqdref>:
    IqdRefDefault.q = pHandle->TorqueRefDefault;
    IqdRefDefault.d = pHandle->IdrefDefault;
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
  return (IqdRefDefault);
 800657e:	8e02      	ldrh	r2, [r0, #48]	; 0x30
 8006580:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 8006582:	0412      	lsls	r2, r2, #16
 8006584:	b298      	uxth	r0, r3
{
 8006586:	b082      	sub	sp, #8
  return (IqdRefDefault);
 8006588:	4310      	orrs	r0, r2
}
 800658a:	b002      	add	sp, #8
 800658c:	4770      	bx	lr

0800658e <STC_ForceSpeedReferenceToCurrentSpeed>:
  *
  * - Called during the CHARGE_BOOT_CAP, SWITCH_OVER and WAIT_STOP_MOTOR states of the MC state machine
  * into MediumFrequencyTask to initialize the speed reference.
  */
__weak void STC_ForceSpeedReferenceToCurrentSpeed(SpeednTorqCtrl_Handle_t *pHandle)
{
 800658e:	b510      	push	{r4, lr}
 8006590:	0004      	movs	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->SpeedRefUnitExt = ((int32_t)SPD_GetAvrgMecSpeedUnit(pHandle->SPD)) * (int32_t)65536;
 8006592:	6940      	ldr	r0, [r0, #20]
 8006594:	f7ff ff29 	bl	80063ea <SPD_GetAvrgMecSpeedUnit>
 8006598:	0400      	lsls	r0, r0, #16
 800659a:	6060      	str	r0, [r4, #4]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 800659c:	bd10      	pop	{r4, pc}

0800659e <VVBS_Init>:
  * @param  pHandle related Handle of VirtualBusVoltageSensor_Handle_t
  * @retval none
  */
__weak void VVBS_Init(VirtualBusVoltageSensor_Handle_t *pHandle)
{
  pHandle->_Super.FaultState = MC_NO_ERROR;
 800659e:	2300      	movs	r3, #0
 80065a0:	8103      	strh	r3, [r0, #8]
  pHandle->_Super.LatestConv = pHandle->ExpectedVbus_d;
 80065a2:	8943      	ldrh	r3, [r0, #10]
 80065a4:	8083      	strh	r3, [r0, #4]
  pHandle->_Super.AvBusVoltage_d = pHandle->ExpectedVbus_d;
 80065a6:	80c3      	strh	r3, [r0, #6]
}
 80065a8:	4770      	bx	lr

080065aa <VSS_CalcElAngle>:
    int16_t hAngleDiff;
    int32_t wAux;
    int16_t hAngleCorr;
    int16_t hSignCorr = 1;

    if (true == pHandle->bCopyObserver)
 80065aa:	0003      	movs	r3, r0
{
 80065ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    if (true == pHandle->bCopyObserver)
 80065ae:	3333      	adds	r3, #51	; 0x33
 80065b0:	781b      	ldrb	r3, [r3, #0]
{
 80065b2:	0004      	movs	r4, r0
 80065b4:	000e      	movs	r6, r1
    if (true == pHandle->bCopyObserver)
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d004      	beq.n	80065c4 <VSS_CalcElAngle+0x1a>
    {
      hRetAngle = *(int16_t *)pInputVars_str;
 80065ba:	2300      	movs	r3, #0
 80065bc:	5ecd      	ldrsh	r5, [r1, r3]
    pHandle->_Super.hElAngle = hRetAngle;
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
  return (hRetAngle);
}
 80065be:	0028      	movs	r0, r5
    pHandle->_Super.hElAngle = hRetAngle;
 80065c0:	80a5      	strh	r5, [r4, #4]
}
 80065c2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 80065c4:	230e      	movs	r3, #14
 80065c6:	5ec7      	ldrsh	r7, [r0, r3]
 80065c8:	8e05      	ldrh	r5, [r0, #48]	; 0x30
 80065ca:	19ed      	adds	r5, r5, r7
 80065cc:	b2ab      	uxth	r3, r5
 80065ce:	9301      	str	r3, [sp, #4]
 80065d0:	b22d      	sxth	r5, r5
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 80065d2:	7841      	ldrb	r1, [r0, #1]
      pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 80065d4:	8605      	strh	r5, [r0, #48]	; 0x30
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 80065d6:	0038      	movs	r0, r7
 80065d8:	f7f9 fe34 	bl	8000244 <__divsi3>
 80065dc:	88e3      	ldrh	r3, [r4, #6]
 80065de:	18c0      	adds	r0, r0, r3
      if (true == pHandle->bTransitionStarted)
 80065e0:	0023      	movs	r3, r4
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 80065e2:	80e0      	strh	r0, [r4, #6]
      if (true == pHandle->bTransitionStarted)
 80065e4:	332c      	adds	r3, #44	; 0x2c
 80065e6:	781b      	ldrb	r3, [r3, #0]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d0e8      	beq.n	80065be <VSS_CalcElAngle+0x14>
        if (0 == pHandle->hTransitionRemainingSteps)
 80065ec:	232e      	movs	r3, #46	; 0x2e
 80065ee:	5ee0      	ldrsh	r0, [r4, r3]
 80065f0:	2800      	cmp	r0, #0
 80065f2:	d107      	bne.n	8006604 <VSS_CalcElAngle+0x5a>
          hRetAngle = *(int16_t *)pInputVars_str;
 80065f4:	2300      	movs	r3, #0
 80065f6:	5ef5      	ldrsh	r5, [r6, r3]
          pHandle->bTransitionEnded = true;
 80065f8:	0023      	movs	r3, r4
 80065fa:	2201      	movs	r2, #1
 80065fc:	332d      	adds	r3, #45	; 0x2d
 80065fe:	701a      	strb	r2, [r3, #0]
          pHandle->_Super.bSpeedErrorNumber = 0U;
 8006600:	7020      	strb	r0, [r4, #0]
 8006602:	e7dc      	b.n	80065be <VSS_CalcElAngle+0x14>
          pHandle->hTransitionRemainingSteps--;
 8006604:	3801      	subs	r0, #1
 8006606:	b200      	sxth	r0, r0
 8006608:	85e0      	strh	r0, [r4, #46]	; 0x2e
          if (pHandle->_Super.hElSpeedDpp >= 0)
 800660a:	8836      	ldrh	r6, [r6, #0]
            hAngleDiff = *(int16_t *)pInputVars_str - pHandle->hElAngleAccu;
 800660c:	9b01      	ldr	r3, [sp, #4]
          if (pHandle->_Super.hElSpeedDpp >= 0)
 800660e:	2f00      	cmp	r7, #0
 8006610:	db14      	blt.n	800663c <VSS_CalcElAngle+0x92>
            hAngleDiff = *(int16_t *)pInputVars_str - pHandle->hElAngleAccu;
 8006612:	1af7      	subs	r7, r6, r3
    int16_t hSignCorr = 1;
 8006614:	2301      	movs	r3, #1
            hAngleDiff = *(int16_t *)pInputVars_str - pHandle->hElAngleAccu;
 8006616:	b23f      	sxth	r7, r7
            hSignCorr = -1;
 8006618:	9301      	str	r3, [sp, #4]
          wAux = (int32_t)hAngleDiff * pHandle->hTransitionRemainingSteps;
 800661a:	4378      	muls	r0, r7
          hAngleCorr = (int16_t)(wAux / pHandle->hTransitionSteps);
 800661c:	2336      	movs	r3, #54	; 0x36
 800661e:	5ee1      	ldrsh	r1, [r4, r3]
 8006620:	f7f9 fe10 	bl	8000244 <__divsi3>
          hAngleCorr *= hSignCorr;
 8006624:	9b01      	ldr	r3, [sp, #4]
 8006626:	4358      	muls	r0, r3
 8006628:	0023      	movs	r3, r4
 800662a:	b280      	uxth	r0, r0
          if (hAngleDiff >= 0)
 800662c:	3332      	adds	r3, #50	; 0x32
 800662e:	2f00      	cmp	r7, #0
 8006630:	db09      	blt.n	8006646 <VSS_CalcElAngle+0x9c>
            pHandle->bTransitionLocked = true;
 8006632:	2201      	movs	r2, #1
            hRetAngle = *(int16_t *)pInputVars_str - hAngleCorr;
 8006634:	1a30      	subs	r0, r6, r0
            pHandle->bTransitionLocked = true;
 8006636:	701a      	strb	r2, [r3, #0]
              hRetAngle = *(int16_t *)pInputVars_str + hAngleCorr;
 8006638:	b205      	sxth	r5, r0
 800663a:	e7c0      	b.n	80065be <VSS_CalcElAngle+0x14>
            hAngleDiff = pHandle->hElAngleAccu - *(int16_t *)pInputVars_str;
 800663c:	1b9f      	subs	r7, r3, r6
            hSignCorr = -1;
 800663e:	2301      	movs	r3, #1
            hAngleDiff = pHandle->hElAngleAccu - *(int16_t *)pInputVars_str;
 8006640:	b23f      	sxth	r7, r7
            hSignCorr = -1;
 8006642:	425b      	negs	r3, r3
 8006644:	e7e8      	b.n	8006618 <VSS_CalcElAngle+0x6e>
            if (false == pHandle->bTransitionLocked)
 8006646:	781b      	ldrb	r3, [r3, #0]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d0b8      	beq.n	80065be <VSS_CalcElAngle+0x14>
              hRetAngle = *(int16_t *)pInputVars_str + hAngleCorr;
 800664c:	1980      	adds	r0, r0, r6
 800664e:	e7f3      	b.n	8006638 <VSS_CalcElAngle+0x8e>

08006650 <VSS_CalcAvrgMecSpeedUnit>:
  * - Called with the same periodicity on which speed control is executed, precisely during START and SWITCH_OVER states
  * of the MC tasks state machine or in its RUM state in @ref OpenLoop "Open Loop Control" configuration into
  * TSK_MediumFrequencyTask.
  */
__weak bool VSS_CalcAvrgMecSpeedUnit(VirtualSpeedSensor_Handle_t *pHandle, int16_t *hMecSpeedUnit)
{
 8006650:	b570      	push	{r4, r5, r6, lr}
    SpeedSensorReliability = false;
  }
  else
  {
#endif
    if (pHandle->hRemainingStep > 1u)
 8006652:	8d03      	ldrh	r3, [r0, #40]	; 0x28
{
 8006654:	0004      	movs	r4, r0
 8006656:	000d      	movs	r5, r1
    if (pHandle->hRemainingStep > 1u)
 8006658:	2b01      	cmp	r3, #1
 800665a:	d91c      	bls.n	8006696 <VSS_CalcAvrgMecSpeedUnit+0x46>
    {
      pHandle->wElSpeedDpp32 += pHandle->wElAccDppP32;
 800665c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800665e:	6a02      	ldr	r2, [r0, #32]
#endif

      /* Convert dpp into MecUnit */
      *hMecSpeedUnit = (int16_t)((((int32_t)pHandle->_Super.hElSpeedDpp)
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 8006660:	69e1      	ldr	r1, [r4, #28]
      pHandle->wElSpeedDpp32 += pHandle->wElAccDppP32;
 8006662:	189b      	adds	r3, r3, r2
 8006664:	6243      	str	r3, [r0, #36]	; 0x24
      pHandle->_Super.hElSpeedDpp = (int16_t)(pHandle->wElSpeedDpp32 >> 16);
 8006666:	141b      	asrs	r3, r3, #16
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 8006668:	8b42      	ldrh	r2, [r0, #26]
      pHandle->_Super.hElSpeedDpp = (int16_t)(pHandle->wElSpeedDpp32 >> 16);
 800666a:	81c3      	strh	r3, [r0, #14]
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 800666c:	200a      	movs	r0, #10
 800666e:	4353      	muls	r3, r2
 8006670:	4358      	muls	r0, r3
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 8006672:	7863      	ldrb	r3, [r4, #1]
 8006674:	4359      	muls	r1, r3
 8006676:	f7f9 fde5 	bl	8000244 <__divsi3>
      *hMecSpeedUnit = (int16_t)((((int32_t)pHandle->_Super.hElSpeedDpp)
 800667a:	b200      	sxth	r0, r0
 800667c:	8028      	strh	r0, [r5, #0]
      pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
      pHandle->hRemainingStep--;
 800667e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 8006680:	81a0      	strh	r0, [r4, #12]
      pHandle->hRemainingStep--;
 8006682:	3b01      	subs	r3, #1
      *hMecSpeedUnit = pHandle->hFinalMecSpeedUnit;
      pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
      pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)*hMecSpeedUnit) * ((int32_t)pHandle->_Super.DPPConvFactor))
                                          / (((int32_t)SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
      pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
      pHandle->hRemainingStep = 0U;
 8006684:	8523      	strh	r3, [r4, #40]	; 0x28
    else
    {
      *hMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
    }
    /* If the transition is not done yet, we already know that speed is not reliable */
    if (false == pHandle->bTransitionEnded)
 8006686:	0023      	movs	r3, r4
 8006688:	332d      	adds	r3, #45	; 0x2d
 800668a:	7818      	ldrb	r0, [r3, #0]
 800668c:	2800      	cmp	r0, #0
 800668e:	d118      	bne.n	80066c2 <VSS_CalcAvrgMecSpeedUnit+0x72>
    {
      pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 8006690:	78e3      	ldrb	r3, [r4, #3]
 8006692:	7023      	strb	r3, [r4, #0]
    }
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
  return (SpeedSensorReliability);
}
 8006694:	bd70      	pop	{r4, r5, r6, pc}
    else if (1U == pHandle->hRemainingStep)
 8006696:	2b01      	cmp	r3, #1
 8006698:	d10f      	bne.n	80066ba <VSS_CalcAvrgMecSpeedUnit+0x6a>
      *hMecSpeedUnit = pHandle->hFinalMecSpeedUnit;
 800669a:	222a      	movs	r2, #42	; 0x2a
 800669c:	5e83      	ldrsh	r3, [r0, r2]
 800669e:	800b      	strh	r3, [r1, #0]
                                          / (((int32_t)SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 80066a0:	210a      	movs	r1, #10
      pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 80066a2:	8183      	strh	r3, [r0, #12]
      pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)*hMecSpeedUnit) * ((int32_t)pHandle->_Super.DPPConvFactor))
 80066a4:	69c0      	ldr	r0, [r0, #28]
 80066a6:	4358      	muls	r0, r3
                                          / (((int32_t)SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 80066a8:	8b63      	ldrh	r3, [r4, #26]
 80066aa:	4359      	muls	r1, r3
 80066ac:	f7f9 fdca 	bl	8000244 <__divsi3>
      pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 80066b0:	7863      	ldrb	r3, [r4, #1]
 80066b2:	4343      	muls	r3, r0
 80066b4:	81e3      	strh	r3, [r4, #14]
      pHandle->hRemainingStep = 0U;
 80066b6:	2300      	movs	r3, #0
 80066b8:	e7e4      	b.n	8006684 <VSS_CalcAvrgMecSpeedUnit+0x34>
      *hMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 80066ba:	220c      	movs	r2, #12
 80066bc:	5e83      	ldrsh	r3, [r0, r2]
 80066be:	800b      	strh	r3, [r1, #0]
 80066c0:	e7e1      	b.n	8006686 <VSS_CalcAvrgMecSpeedUnit+0x36>
      SpeedSensorReliability = SPD_IsMecSpeedReliable(&pHandle->_Super, hMecSpeedUnit);
 80066c2:	0029      	movs	r1, r5
 80066c4:	0020      	movs	r0, r4
 80066c6:	f7ff fe93 	bl	80063f0 <SPD_IsMecSpeedReliable>
 80066ca:	e7e3      	b.n	8006694 <VSS_CalcAvrgMecSpeedUnit+0x44>

080066cc <VSS_SetMecAcceleration>:
    int32_t wMecAccDppP32;
    uint16_t hNbrStep;
    int16_t hCurrentMecSpeedDpp;
    int16_t hFinalMecSpeedDpp;

    if (false == pHandle->bTransitionStarted)
 80066cc:	0003      	movs	r3, r0
{
 80066ce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    if (false == pHandle->bTransitionStarted)
 80066d0:	332c      	adds	r3, #44	; 0x2c
 80066d2:	781b      	ldrb	r3, [r3, #0]
{
 80066d4:	0004      	movs	r4, r0
 80066d6:	000f      	movs	r7, r1
 80066d8:	0015      	movs	r5, r2
    if (false == pHandle->bTransitionStarted)
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d112      	bne.n	8006704 <VSS_SetMecAcceleration+0x38>
        pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)hFinalMecSpeedUnit)
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
                                              / (((int32_t)SPEED_UNIT)
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));

        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 80066de:	7843      	ldrb	r3, [r0, #1]
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
 80066e0:	69c0      	ldr	r0, [r0, #28]
        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 80066e2:	9300      	str	r3, [sp, #0]
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
 80066e4:	4348      	muls	r0, r1
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 80066e6:	210a      	movs	r1, #10
 80066e8:	8b63      	ldrh	r3, [r4, #26]
 80066ea:	4359      	muls	r1, r3
                                              / (((int32_t)SPEED_UNIT)
 80066ec:	f7f9 fdaa 	bl	8000244 <__divsi3>
 80066f0:	9001      	str	r0, [sp, #4]
      if (0U == hDurationms)
 80066f2:	2d00      	cmp	r5, #0
 80066f4:	d107      	bne.n	8006706 <VSS_SetMecAcceleration+0x3a>
        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 80066f6:	0003      	movs	r3, r0
 80066f8:	9a00      	ldr	r2, [sp, #0]
        pHandle->_Super.hAvrMecSpeedUnit = hFinalMecSpeedUnit;
 80066fa:	81a7      	strh	r7, [r4, #12]
        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 80066fc:	4353      	muls	r3, r2

        pHandle->hRemainingStep = 0U;
 80066fe:	8525      	strh	r5, [r4, #40]	; 0x28
        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 8006700:	81e3      	strh	r3, [r4, #14]

        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 8006702:	8567      	strh	r7, [r4, #42]	; 0x2a
      /* Nothing to do */
    }
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
}
 8006704:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
        hNbrStep = (uint16_t)((((uint32_t)hDurationms) * ((uint32_t)pHandle->hSpeedSamplingFreqHz)) / 1000U);
 8006706:	21fa      	movs	r1, #250	; 0xfa
 8006708:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 800670a:	0089      	lsls	r1, r1, #2
 800670c:	4368      	muls	r0, r5
 800670e:	f7f9 fd0f 	bl	8000130 <__udivsi3>
        hNbrStep++;
 8006712:	3001      	adds	r0, #1
 8006714:	b286      	uxth	r6, r0
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 8006716:	230e      	movs	r3, #14
 8006718:	5ee5      	ldrsh	r5, [r4, r3]
        pHandle->hRemainingStep = hNbrStep;
 800671a:	8526      	strh	r6, [r4, #40]	; 0x28
        if (0U == hNbrStep)
 800671c:	2e00      	cmp	r6, #0
 800671e:	d010      	beq.n	8006742 <VSS_SetMecAcceleration+0x76>
          wMecAccDppP32 = ((((int32_t)hFinalMecSpeedDpp) - ((int32_t)hCurrentMecSpeedDpp))
 8006720:	466b      	mov	r3, sp
 8006722:	2204      	movs	r2, #4
 8006724:	5e9b      	ldrsh	r3, [r3, r2]
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 8006726:	9900      	ldr	r1, [sp, #0]
 8006728:	0028      	movs	r0, r5
          wMecAccDppP32 = ((((int32_t)hFinalMecSpeedDpp) - ((int32_t)hCurrentMecSpeedDpp))
 800672a:	9301      	str	r3, [sp, #4]
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 800672c:	f7f9 fd8a 	bl	8000244 <__divsi3>
          wMecAccDppP32 = ((((int32_t)hFinalMecSpeedDpp) - ((int32_t)hCurrentMecSpeedDpp))
 8006730:	9b01      	ldr	r3, [sp, #4]
 8006732:	0031      	movs	r1, r6
 8006734:	1a18      	subs	r0, r3, r0
                         * ((int32_t)65536)) / ((int32_t )hNbrStep);
 8006736:	0400      	lsls	r0, r0, #16
          wMecAccDppP32 = ((((int32_t)hFinalMecSpeedDpp) - ((int32_t)hCurrentMecSpeedDpp))
 8006738:	f7f9 fd84 	bl	8000244 <__divsi3>
          pHandle->wElAccDppP32 = wMecAccDppP32 * ((int16_t)pHandle->_Super.bElToMecRatio);
 800673c:	9b00      	ldr	r3, [sp, #0]
 800673e:	4343      	muls	r3, r0
 8006740:	6223      	str	r3, [r4, #32]
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 8006742:	042b      	lsls	r3, r5, #16
        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 8006744:	8567      	strh	r7, [r4, #42]	; 0x2a
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 8006746:	6263      	str	r3, [r4, #36]	; 0x24
}
 8006748:	e7dc      	b.n	8006704 <VSS_SetMecAcceleration+0x38>

0800674a <memset>:
 800674a:	0003      	movs	r3, r0
 800674c:	1882      	adds	r2, r0, r2
 800674e:	4293      	cmp	r3, r2
 8006750:	d100      	bne.n	8006754 <memset+0xa>
 8006752:	4770      	bx	lr
 8006754:	7019      	strb	r1, [r3, #0]
 8006756:	3301      	adds	r3, #1
 8006758:	e7f9      	b.n	800674e <memset+0x4>
	...

0800675c <__libc_init_array>:
 800675c:	b570      	push	{r4, r5, r6, lr}
 800675e:	2600      	movs	r6, #0
 8006760:	4c0c      	ldr	r4, [pc, #48]	; (8006794 <__libc_init_array+0x38>)
 8006762:	4d0d      	ldr	r5, [pc, #52]	; (8006798 <__libc_init_array+0x3c>)
 8006764:	1b64      	subs	r4, r4, r5
 8006766:	10a4      	asrs	r4, r4, #2
 8006768:	42a6      	cmp	r6, r4
 800676a:	d109      	bne.n	8006780 <__libc_init_array+0x24>
 800676c:	2600      	movs	r6, #0
 800676e:	f000 f823 	bl	80067b8 <_init>
 8006772:	4c0a      	ldr	r4, [pc, #40]	; (800679c <__libc_init_array+0x40>)
 8006774:	4d0a      	ldr	r5, [pc, #40]	; (80067a0 <__libc_init_array+0x44>)
 8006776:	1b64      	subs	r4, r4, r5
 8006778:	10a4      	asrs	r4, r4, #2
 800677a:	42a6      	cmp	r6, r4
 800677c:	d105      	bne.n	800678a <__libc_init_array+0x2e>
 800677e:	bd70      	pop	{r4, r5, r6, pc}
 8006780:	00b3      	lsls	r3, r6, #2
 8006782:	58eb      	ldr	r3, [r5, r3]
 8006784:	4798      	blx	r3
 8006786:	3601      	adds	r6, #1
 8006788:	e7ee      	b.n	8006768 <__libc_init_array+0xc>
 800678a:	00b3      	lsls	r3, r6, #2
 800678c:	58eb      	ldr	r3, [r5, r3]
 800678e:	4798      	blx	r3
 8006790:	3601      	adds	r6, #1
 8006792:	e7f2      	b.n	800677a <__libc_init_array+0x1e>
 8006794:	080073fc 	.word	0x080073fc
 8006798:	080073fc 	.word	0x080073fc
 800679c:	08007400 	.word	0x08007400
 80067a0:	080073fc 	.word	0x080073fc

080067a4 <memcpy>:
 80067a4:	2300      	movs	r3, #0
 80067a6:	b510      	push	{r4, lr}
 80067a8:	429a      	cmp	r2, r3
 80067aa:	d100      	bne.n	80067ae <memcpy+0xa>
 80067ac:	bd10      	pop	{r4, pc}
 80067ae:	5ccc      	ldrb	r4, [r1, r3]
 80067b0:	54c4      	strb	r4, [r0, r3]
 80067b2:	3301      	adds	r3, #1
 80067b4:	e7f8      	b.n	80067a8 <memcpy+0x4>
	...

080067b8 <_init>:
 80067b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067ba:	46c0      	nop			; (mov r8, r8)
 80067bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067be:	bc08      	pop	{r3}
 80067c0:	469e      	mov	lr, r3
 80067c2:	4770      	bx	lr

080067c4 <_fini>:
 80067c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067c6:	46c0      	nop			; (mov r8, r8)
 80067c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067ca:	bc08      	pop	{r3}
 80067cc:	469e      	mov	lr, r3
 80067ce:	4770      	bx	lr
