static void F_1 ( T_1 * V_1 ) {\r\nT_2 V_2 ;\r\nT_2 V_3 ;\r\nT_2 V_4 ;\r\nT_2 V_5 ;\r\nT_2 V_6 ;\r\nT_3 * V_7 ;\r\nV_1 -> V_8 = 0 ;\r\nV_3 = 0 ;\r\nV_4 = 0 ;\r\nV_1 -> V_9 = 0 ;\r\nV_1 -> V_10 = 0 ;\r\nV_1 -> V_11 = 0 ;\r\nV_1 -> V_12 = 0 ;\r\nV_1 -> V_13 = 0 ;\r\nV_5 = 0 ;\r\nV_6 = 0 ;\r\nV_1 -> V_14 = 0 ;\r\nV_1 -> V_15 = 0 ;\r\nV_1 -> V_16 = 0 ;\r\nV_1 -> V_17 = 0 ;\r\nV_1 -> V_18 = 0 ;\r\nV_1 -> V_19 = 0 ;\r\nV_1 -> V_20 = 0 ;\r\nV_1 -> V_21 = 0 ;\r\nF_2 ( V_1 -> V_22 != NULL ) ;\r\nif ( V_1 -> V_22 -> V_23 != NULL ) {\r\nfor( V_2 = 1 ; V_2 <= V_1 -> V_22 -> V_24 ; V_2 ++ ) {\r\nV_7 = F_3 ( V_1 -> V_22 -> V_23 , V_2 ) ;\r\nif ( V_1 -> V_22 -> V_25 == V_7 ) {\r\nV_1 -> V_8 = V_2 ;\r\n}\r\nif ( V_7 -> V_26 . V_27 ) {\r\nV_1 -> V_14 ++ ;\r\n}\r\nif ( V_7 -> V_26 . V_27 ||\r\nV_7 -> V_26 . V_28 ) {\r\nV_1 -> V_17 ++ ;\r\n}\r\nif ( V_7 -> V_26 . V_29 ) {\r\nif ( V_7 -> V_26 . V_30 ) {\r\nV_1 -> V_11 ++ ;\r\n}\r\nif ( V_7 -> V_26 . V_27 ) {\r\nV_1 -> V_15 ++ ;\r\nif ( V_7 -> V_26 . V_30 ) {\r\nV_1 -> V_19 ++ ;\r\n}\r\nif ( V_5 == 0 ) {\r\nV_5 = V_2 ;\r\n}\r\nif ( V_2 > V_6 ) {\r\nV_6 = V_2 ;\r\n}\r\n}\r\nif ( V_3 == 0 ) {\r\nV_3 = V_2 ;\r\n}\r\nif ( V_2 > V_4 ) {\r\nV_4 = V_2 ;\r\n}\r\n}\r\nif ( V_7 -> V_26 . V_30 ) {\r\nV_1 -> V_10 ++ ;\r\nif ( V_7 -> V_26 . V_27 ) {\r\nV_1 -> V_18 ++ ;\r\n}\r\n}\r\n}\r\nfor( V_2 = 1 ; V_2 <= V_1 -> V_22 -> V_24 ; V_2 ++ ) {\r\nV_7 = F_3 ( V_1 -> V_22 -> V_23 , V_2 ) ;\r\nif ( V_2 >= V_3 &&\r\nV_2 <= V_4 )\r\n{\r\nV_1 -> V_9 ++ ;\r\nif ( V_7 -> V_26 . V_30 ) {\r\nV_1 -> V_12 ++ ;\r\n}\r\n}\r\nif ( V_2 >= V_5 &&\r\nV_2 <= V_6 )\r\n{\r\nif ( V_7 -> V_26 . V_27 ) {\r\nV_1 -> V_16 ++ ;\r\nif ( V_7 -> V_26 . V_30 ) {\r\nV_1 -> V_20 ++ ;\r\n}\r\n}\r\n}\r\n}\r\n#if 0\r\nif (range->cf->marked_count != 0) {\r\nrange->mark_range = mark_high - mark_low + 1;\r\n}\r\nif (range->displayed_marked_cnt != 0) {\r\nrange->displayed_mark_range = displayed_mark_high - displayed_mark_low + 1;\r\n}\r\n#endif\r\n}\r\n}\r\nstatic void F_4 ( T_1 * V_1 ) {\r\nT_2 V_2 ;\r\nT_3 * V_7 ;\r\nV_1 -> V_31 = 0 ;\r\nV_1 -> V_13 = 0 ;\r\nV_1 -> V_32 = 0 ;\r\nV_1 -> V_21 = 0 ;\r\nF_2 ( V_1 -> V_22 != NULL ) ;\r\nif ( V_1 -> V_22 -> V_23 != NULL ) {\r\nfor( V_2 = 1 ; V_2 <= V_1 -> V_22 -> V_24 ; V_2 ++ ) {\r\nV_7 = F_3 ( V_1 -> V_22 -> V_23 , V_2 ) ;\r\nif ( F_5 ( V_1 -> V_33 , V_2 ) ) {\r\nV_1 -> V_31 ++ ;\r\nif ( V_7 -> V_26 . V_30 ) {\r\nV_1 -> V_13 ++ ;\r\n}\r\nif ( V_7 -> V_26 . V_27 ) {\r\nV_1 -> V_32 ++ ;\r\nif ( V_7 -> V_26 . V_30 ) {\r\nV_1 -> V_21 ++ ;\r\n}\r\n}\r\n}\r\n}\r\n}\r\n}\r\nvoid F_6 ( T_1 * V_1 , T_4 * V_22 ) {\r\nmemset ( V_1 , 0 , sizeof( T_1 ) ) ;\r\nV_1 -> V_34 = V_35 ;\r\nV_1 -> V_33 = F_7 () ;\r\nV_1 -> V_22 = V_22 ;\r\nF_1 ( V_1 ) ;\r\nF_4 ( V_1 ) ;\r\n}\r\nT_5 F_8 ( T_1 * V_1 ) {\r\nif ( V_1 -> V_34 == V_36 && V_1 -> V_33 == NULL ) {\r\nreturn V_1 -> V_37 ;\r\n}\r\nreturn V_38 ;\r\n}\r\nvoid F_9 ( T_1 * V_1 ) {\r\nV_1 -> V_39 = FALSE ;\r\nV_1 -> V_40 = FALSE ;\r\nif ( V_1 -> V_41 == FALSE ) {\r\nV_1 -> V_42 = V_1 -> V_9 ;\r\n} else {\r\nV_1 -> V_42 = V_1 -> V_16 ;\r\n}\r\n}\r\nT_6 F_10 ( T_1 * V_1 ) {\r\nreturn V_1 -> V_34 == V_35 && ! V_1 -> V_41 && ! V_1 -> V_43 ;\r\n}\r\nT_7 F_11 ( T_1 * V_1 , T_3 * V_44 ) {\r\nif ( V_1 -> V_43 && V_44 -> V_26 . V_30 ) {\r\nreturn V_45 ;\r\n}\r\nF_2 ( V_1 -> V_22 != NULL ) ;\r\nswitch( V_1 -> V_34 ) {\r\ncase ( V_35 ) :\r\nbreak;\r\ncase ( V_46 ) :\r\nif ( V_1 -> V_40 ) {\r\nreturn V_47 ;\r\n}\r\nif ( V_44 -> V_48 != V_1 -> V_22 -> V_25 -> V_48 ) {\r\nreturn V_45 ;\r\n}\r\nV_1 -> V_40 = TRUE ;\r\nbreak;\r\ncase ( V_49 ) :\r\nif ( V_44 -> V_26 . V_29 == FALSE ) {\r\nreturn V_45 ;\r\n}\r\nbreak;\r\ncase ( V_50 ) :\r\nif ( V_1 -> V_42 == 0 ) {\r\nreturn V_47 ;\r\n}\r\nif ( V_44 -> V_26 . V_29 == TRUE ) {\r\nV_1 -> V_39 = TRUE ;\r\n}\r\nif ( V_1 -> V_39 == FALSE ) {\r\nreturn V_45 ;\r\n}\r\nif ( ! V_1 -> V_41 ||\r\n( V_1 -> V_41 && V_44 -> V_26 . V_27 == TRUE ) )\r\n{\r\nV_1 -> V_42 -- ;\r\n}\r\nbreak;\r\ncase ( V_36 ) :\r\nif ( F_5 ( V_1 -> V_33 , V_44 -> V_48 ) == FALSE ) {\r\nreturn V_45 ;\r\n}\r\nbreak;\r\ndefault:\r\nF_12 () ;\r\n}\r\nif ( ( V_1 -> V_41 && V_44 -> V_26 . V_27 == FALSE ) &&\r\n! ( V_1 -> V_51 && V_44 -> V_26 . V_28 ) ) {\r\nreturn V_45 ;\r\n}\r\nreturn V_52 ;\r\n}\r\nvoid F_13 ( T_1 * V_1 , const T_8 * V_53 )\r\n{\r\nT_9 * V_54 ;\r\nT_5 V_55 ;\r\nif ( V_1 -> V_33 != NULL )\r\nF_14 ( V_1 -> V_33 ) ;\r\nF_2 ( V_1 -> V_22 != NULL ) ;\r\nV_55 = F_15 ( & V_54 , V_53 , V_1 -> V_22 -> V_24 ) ;\r\nif ( V_55 != V_38 ) {\r\nV_1 -> V_33 = NULL ;\r\nV_1 -> V_37 = V_55 ;\r\nV_1 -> V_31 = 0 ;\r\nV_1 -> V_13 = 0 ;\r\nV_1 -> V_32 = 0 ;\r\nV_1 -> V_21 = 0 ;\r\nreturn;\r\n}\r\nV_1 -> V_33 = V_54 ;\r\nF_4 ( V_1 ) ;\r\n}
