--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx3\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Experiment1.twx Experiment1.ncd -o Experiment1.twr
Experiment1.pcf -ucf Experiment1.ucf

Design file:              Experiment1.ncd
Physical constraint file: Experiment1.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Ain<0>         |Cout           |    9.179|
Ain<0>         |Sout<0>        |    7.115|
Ain<0>         |Sout<1>        |    7.690|
Ain<0>         |Sout<2>        |    8.042|
Ain<0>         |Sout<3>        |    8.264|
Ain<1>         |Cout           |    9.995|
Ain<1>         |Sout<1>        |    8.175|
Ain<1>         |Sout<2>        |    8.857|
Ain<1>         |Sout<3>        |    9.080|
Ain<2>         |Cout           |    8.103|
Ain<2>         |Sout<2>        |    8.880|
Ain<2>         |Sout<3>        |    8.068|
Ain<3>         |Cout           |    7.385|
Ain<3>         |Sout<3>        |    8.464|
Bin<0>         |Cout           |   10.494|
Bin<0>         |Sout<0>        |    7.085|
Bin<0>         |Sout<1>        |    7.925|
Bin<0>         |Sout<2>        |    8.638|
Bin<0>         |Sout<3>        |    9.579|
Bin<1>         |Cout           |    9.243|
Bin<1>         |Sout<1>        |    7.776|
Bin<1>         |Sout<2>        |    7.645|
Bin<1>         |Sout<3>        |    8.328|
Bin<2>         |Cout           |    7.930|
Bin<2>         |Sout<2>        |    8.296|
Bin<2>         |Sout<3>        |    7.063|
Bin<3>         |Cout           |    7.703|
Bin<3>         |Sout<3>        |    8.771|
---------------+---------------+---------+


Analysis completed Thu Sep 27 13:36:16 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4486 MB



