Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date             : Sun Mar 08 18:07:30 2015
| Host             : Peter-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb
| Design           : system_top
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.022 |
| Dynamic (W)              | 1.859 |
| Device Static (W)        | 0.163 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 61.7  |
| Junction Temperature (C) | 48.3  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.030 |       12 |       --- |             --- |
| Slice Logic              |     0.010 |    10037 |       --- |             --- |
|   LUT as Logic           |     0.008 |     3337 |     53200 |            6.27 |
|   Register               |    <0.001 |     4876 |    106400 |            4.58 |
|   CARRY4                 |    <0.001 |      245 |     13300 |            1.84 |
|   LUT as Distributed RAM |    <0.001 |       66 |     17400 |            0.37 |
|   LUT as Shift Register  |    <0.001 |      145 |     17400 |            0.83 |
|   F7/F8 Muxes            |    <0.001 |       13 |     53200 |            0.02 |
|   Others                 |     0.000 |      500 |       --- |             --- |
| Signals                  |     0.015 |     7725 |       --- |             --- |
| Block RAM                |     0.005 |        2 |       140 |            1.42 |
| MMCM                     |     0.197 |        2 |         4 |           50.00 |
| DSPs                     |     0.008 |        9 |       220 |            4.09 |
| I/O                      |     0.063 |       48 |       200 |           24.00 |
| PS7                      |     1.532 |        1 |       --- |             --- |
| Static Power             |     0.163 |          |           |                 |
| Total                    |     2.022 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.086 |       0.068 |      0.017 |
| Vccaux    |       1.800 |     0.133 |       0.112 |      0.021 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.024 |       0.023 |      0.001 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.757 |       0.722 |      0.034 |
| Vccpaux   |       1.800 |     0.062 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------+----------------------------------------------------------------------------------+-----------------+
| Clock                                | Domain                                                                           | Constraint (ns) |
+--------------------------------------+----------------------------------------------------------------------------------+-----------------+
| clk_fpga_0                           | system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]                      |            10.0 |
| clk_fpga_1                           | system_wrapper/system_i/sys_ps7/inst/FCLK_CLK1                                   |             5.0 |
| clk_fpga_1                           | system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]                      |             5.0 |
| clk_out1_system_sys_audio_clkgen_0_1 | system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0 |            81.4 |
| clk_out2_system_sys_audio_clkgen_0_1 | system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0 |            81.4 |
| clk_out3_system_sys_audio_clkgen_0_1 | system_wrapper/system_i/sys_audio_clkgen/inst/clk_out3_system_sys_audio_clkgen_0 |            81.4 |
| clkfbout_system_sys_audio_clkgen_0_1 | system_wrapper/system_i/sys_audio_clkgen/inst/clkfbout_system_sys_audio_clkgen_0 |            95.0 |
| mmcm_clk_0_s                         | system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s             |             6.7 |
| mmcm_fb_clk_s                        | system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_fb_clk_s            |            55.0 |
+--------------------------------------+----------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------+-----------+
| Name                                                                             | Power (W) |
+----------------------------------------------------------------------------------+-----------+
| system_top                                                                       |     1.859 |
|   I2C1_SCL_iobuf                                                                 |    <0.001 |
|   I2C1_SDA_iobuf                                                                 |    <0.001 |
|   IOBUF_GPIO0_DATA0                                                              |    <0.001 |
|   IOBUF_GPIO0_DATA1                                                              |    <0.001 |
|   IOBUF_GPIO0_DATA2                                                              |    <0.001 |
|   IOBUF_GPIO0_DATA3                                                              |    <0.001 |
|   IOBUF_GPIO0_DATA4                                                              |    <0.001 |
|   IOBUF_GPIO0_DATA5                                                              |    <0.001 |
|   IOBUF_GPIO0_DATA6                                                              |    <0.001 |
|   IOBUF_GPIO0_DATA7                                                              |    <0.001 |
|   IOBUF_SDIO0_CMD                                                                |    <0.001 |
|   IOBUF_SDIO0_DATA0                                                              |    <0.001 |
|   IOBUF_SDIO0_DATA1                                                              |    <0.001 |
|   IOBUF_SDIO0_DATA2                                                              |    <0.001 |
|   IOBUF_SDIO0_DATA3                                                              |    <0.001 |
|   system_wrapper                                                                 |     1.795 |
|     iic_main_scl_iobuf                                                           |     0.000 |
|     iic_main_sda_iobuf                                                           |     0.000 |
|     system_i                                                                     |     1.795 |
|       axi_cpu_interconnect                                                       |     0.006 |
|         m05_couplers                                                             |     0.000 |
|           M_AXI_awready_via                                                      |     0.000 |
|           M_AXI_bvalid_via                                                       |     0.000 |
|           M_AXI_wready_via                                                       |     0.000 |
|         s00_couplers                                                             |     0.005 |
|           auto_pc                                                                |     0.005 |
|             inst                                                                 |     0.005 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                               |     0.005 |
|                 RD.ar_channel_0                                                  |    <0.001 |
|                   ar_cmd_fsm_0                                                   |    <0.001 |
|                   cmd_translator_0                                               |    <0.001 |
|                     incr_cmd_0                                                   |    <0.001 |
|                     wrap_cmd_0                                                   |    <0.001 |
|                 RD.r_channel_0                                                   |     0.002 |
|                   rd_data_fifo_0                                                 |     0.001 |
|                   transaction_fifo_0                                             |    <0.001 |
|                 SI_REG                                                           |     0.002 |
|                   ar_pipe                                                        |    <0.001 |
|                   aw_pipe                                                        |    <0.001 |
|                   b_pipe                                                         |    <0.001 |
|                   r_pipe                                                         |    <0.001 |
|                 WR.aw_channel_0                                                  |    <0.001 |
|                   aw_cmd_fsm_0                                                   |    <0.001 |
|                   cmd_translator_0                                               |    <0.001 |
|                     incr_cmd_0                                                   |    <0.001 |
|                     wrap_cmd_0                                                   |    <0.001 |
|                 WR.b_channel_0                                                   |    <0.001 |
|                   bid_fifo_0                                                     |    <0.001 |
|                   bresp_fifo_0                                                   |    <0.001 |
|         xbar                                                                     |    <0.001 |
|           inst                                                                   |    <0.001 |
|             gen_sasd.crossbar_sasd_0                                             |    <0.001 |
|               addr_arbiter_inst                                                  |    <0.001 |
|               gen_decerr.decerr_slave_inst                                       |    <0.001 |
|               splitter_ar                                                        |    <0.001 |
|               splitter_aw                                                        |    <0.001 |
|       axi_hdmi_clkgen                                                            |     0.103 |
|         inst                                                                     |     0.103 |
|           i_mmcm_drp                                                             |     0.100 |
|           i_up_axi                                                               |     0.002 |
|           i_up_clkgen                                                            |    <0.001 |
|             i_drp_cntrl                                                          |    <0.001 |
|             i_drp_rst_reg                                                        |    <0.001 |
|             i_mmcm_rst_reg                                                       |    <0.001 |
|       axi_hdmi_core                                                              |     0.042 |
|         inst                                                                     |     0.042 |
|           i_tx_core                                                              |     0.033 |
|             i_csc_RGB2CrYCb                                                      |     0.021 |
|               i_csc_1_Cb                                                         |     0.008 |
|                 i_add_c4                                                         |     0.004 |
|                 i_mul_c1                                                         |     0.001 |
|                   i_mult_macro                                                   |     0.001 |
|                 i_mul_c2                                                         |     0.001 |
|                   i_mult_macro                                                   |     0.001 |
|                 i_mul_c3                                                         |     0.001 |
|                   i_mult_macro                                                   |     0.001 |
|               i_csc_1_Cr                                                         |     0.008 |
|                 i_add_c4                                                         |     0.004 |
|                 i_mul_c1                                                         |     0.001 |
|                   i_mult_macro                                                   |     0.001 |
|                 i_mul_c2                                                         |     0.002 |
|                   i_mult_macro                                                   |     0.001 |
|                 i_mul_c3                                                         |    <0.001 |
|                   i_mult_macro                                                   |    <0.001 |
|               i_csc_1_Y                                                          |     0.006 |
|                 i_add_c4                                                         |     0.003 |
|                 i_mul_c1                                                         |    <0.001 |
|                   i_mult_macro                                                   |    <0.001 |
|                 i_mul_c2                                                         |    <0.001 |
|                   i_mult_macro                                                   |    <0.001 |
|                 i_mul_c3                                                         |    <0.001 |
|                   i_mult_macro                                                   |    <0.001 |
|             i_mem                                                                |     0.006 |
|             i_ss_444to422                                                        |     0.002 |
|           i_up                                                                   |     0.006 |
|             i_hdmi_clock_mon                                                     |     0.001 |
|             i_hdmi_rst_reg                                                       |    <0.001 |
|             i_hdmi_xfer_cntrl                                                    |     0.003 |
|             i_hdmi_xfer_status                                                   |    <0.001 |
|             i_vdma_rst_reg                                                       |    <0.001 |
|             i_vdma_xfer_status                                                   |    <0.001 |
|           i_up_axi                                                               |     0.002 |
|           i_vdma                                                                 |     0.001 |
|       axi_hdmi_dma                                                               |     0.007 |
|         U0                                                                       |     0.007 |
|           AXI_LITE_REG_INTERFACE_I                                               |    <0.001 |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                        |    <0.001 |
|           GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR                                      |     0.001 |
|             I_CMDSTS                                                             |    <0.001 |
|             I_SM                                                                 |    <0.001 |
|             I_STS_MNGR                                                           |    <0.001 |
|             VIDEO_GENLOCK_I                                                      |    <0.001 |
|               DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I                            |     0.000 |
|             VIDEO_REG_I                                                          |    <0.001 |
|               GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I               |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                         |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                    |    <0.001 |
|             GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO |    <0.001 |
|               fg_inst                                                            |    <0.001 |
|                 inst_fifo_gen                                                    |    <0.001 |
|                   gconvfifo.rf                                                   |    <0.001 |
|                     grf.rf                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                         gr1.rfwft                                                |    <0.001 |
|                         grss.rsts                                                |    <0.001 |
|                           c1                                                     |     0.000 |
|                           c2                                                     |    <0.001 |
|                         rpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                         gwss.wsts                                                |    <0.001 |
|                           c0                                                     |     0.000 |
|                           c1                                                     |    <0.001 |
|                         wpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                                      |    <0.001 |
|                         gbm.gbmg.gbmgb.ngecc.bmg                                 |    <0.001 |
|                           inst_blk_mem_gen                                       |    <0.001 |
|                             gnativebmg.native_blk_mem_gen                        |    <0.001 |
|                               valid.cstr                                         |    <0.001 |
|                                 ramloop[0].ram.r                                 |    <0.001 |
|                                   prim_noinit.ram                                |    <0.001 |
|             GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID                     |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                               |    <0.001 |
|             GEN_REG_DIRECT_MODE.REGDIRECT_I                                      |    <0.001 |
|             I_DMA_REGISTER                                                       |    <0.001 |
|             LITE_READ_MUX_I                                                      |     0.000 |
|           GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                           |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I                                       |    <0.001 |
|           I_AXI_DMA_INTRPT                                                       |    <0.001 |
|           I_PRMRY_DATAMOVER                                                      |     0.002 |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                    |     0.002 |
|               I_ADDR_CNTL                                                        |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                   |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                       |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                             |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                    |    <0.001 |
|                       DYNSHREG_F_I                                               |    <0.001 |
|               I_CMD_STATUS                                                       |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                               |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                       |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                             |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                    |    <0.001 |
|                       DYNSHREG_F_I                                               |    <0.001 |
|                 I_CMD_FIFO                                                       |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                       |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                             |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                    |    <0.001 |
|                       DYNSHREG_F_I                                               |    <0.001 |
|               I_MSTR_PCC                                                         |     0.001 |
|               I_RD_DATA_CNTL                                                     |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                              |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                       |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                             |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                    |    <0.001 |
|                       DYNSHREG_F_I                                               |    <0.001 |
|               I_RD_STATUS_CNTLR                                                  |    <0.001 |
|               I_RESET                                                            |    <0.001 |
|           I_RST_MODULE                                                           |    <0.001 |
|             GEN_RESET_FOR_MM2S.RESET_I                                           |    <0.001 |
|       axi_hdmi_interconnect                                                      |    <0.001 |
|         s00_couplers                                                             |    <0.001 |
|           auto_pc                                                                |    <0.001 |
|             inst                                                                 |    <0.001 |
|               gen_axi4_axi3.axi3_conv_inst                                       |    <0.001 |
|                 USE_READ.USE_SPLIT_R.read_addr_inst                              |    <0.001 |
|                   USE_R_CHANNEL.cmd_queue                                        |    <0.001 |
|                     inst                                                         |    <0.001 |
|                       fifo_gen_inst                                              |    <0.001 |
|                         inst_fifo_gen                                            |    <0.001 |
|                           gconvfifo.rf                                           |    <0.001 |
|                             grf.rf                                               |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                           |    <0.001 |
|                                 gr1.rfwft                                        |    <0.001 |
|                                 grss.rsts                                        |    <0.001 |
|                                 rpntr                                            |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                           |    <0.001 |
|                                 gwss.wsts                                        |    <0.001 |
|                                 wpntr                                            |    <0.001 |
|                               gntv_or_sync_fifo.mem                              |    <0.001 |
|                                 gdm.dm                                           |    <0.001 |
|                                   RAM_reg_0_31_0_0                               |    <0.001 |
|                               rstblk                                             |    <0.001 |
|       axi_i2s_adi_0                                                              |     0.002 |
|         U0                                                                       |     0.002 |
|           ctrl                                                                   |    <0.001 |
|             clkgen                                                               |    <0.001 |
|             rx_gen.rx                                                            |    <0.001 |
|             rx_gen.rx_sync                                                       |    <0.001 |
|               fifo_reg_0_3_0_4                                                   |    <0.001 |
|             tx_gen.tx                                                            |    <0.001 |
|             tx_sync                                                              |    <0.001 |
|               fifo_reg_0_3_0_4                                                   |    <0.001 |
|           ctrlif                                                                 |    <0.001 |
|           pl330_dma_rx_gen.rx_fifo                                               |    <0.001 |
|             fifo                                                                 |    <0.001 |
|               data_fifo_reg_0_7_0_5                                              |    <0.001 |
|               data_fifo_reg_0_7_12_17                                            |    <0.001 |
|               data_fifo_reg_0_7_18_23                                            |    <0.001 |
|               data_fifo_reg_0_7_6_11                                             |    <0.001 |
|           pl330_dma_tx_gen.tx_fifo                                               |    <0.001 |
|             fifo                                                                 |    <0.001 |
|               data_fifo_reg_0_7_0_5                                              |    <0.001 |
|               data_fifo_reg_0_7_12_17                                            |    <0.001 |
|               data_fifo_reg_0_7_18_23                                            |    <0.001 |
|               data_fifo_reg_0_7_6_11                                             |    <0.001 |
|       axi_iic_main                                                               |     0.002 |
|         U0                                                                       |     0.002 |
|           X_IIC                                                                  |     0.002 |
|             DYN_MASTER_I                                                         |    <0.001 |
|             FILTER_I                                                             |    <0.001 |
|               SCL_DEBOUNCE                                                       |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                |    <0.001 |
|               SDA_DEBOUNCE                                                       |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                |    <0.001 |
|             IIC_CONTROL_I                                                        |    <0.001 |
|               BITCNT                                                             |    <0.001 |
|               CLKCNT                                                             |    <0.001 |
|               I2CDATA_REG                                                        |    <0.001 |
|               I2CHEADER_REG                                                      |    <0.001 |
|               SETUP_CNT                                                          |    <0.001 |
|             READ_FIFO_I                                                          |    <0.001 |
|             REG_INTERFACE_I                                                      |    <0.001 |
|             WRITE_FIFO_CTRL_I                                                    |    <0.001 |
|             WRITE_FIFO_I                                                         |    <0.001 |
|             X_AXI_IPIF_SSP1                                                      |    <0.001 |
|               AXI_LITE_IPIF_I                                                    |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                               |    <0.001 |
|                   I_DECODER                                                      |    <0.001 |
|               X_INTERRUPT_CONTROL                                                |    <0.001 |
|               X_SOFT_RESET                                                       |    <0.001 |
|       axi_spdif_tx_core                                                          |     0.001 |
|         U0                                                                       |     0.001 |
|           TENC                                                                   |    <0.001 |
|           ctrlif                                                                 |    <0.001 |
|           pl330_dma_gen.fifo                                                     |    <0.001 |
|             fifo                                                                 |    <0.001 |
|               data_fifo_reg_0_7_0_5                                              |    <0.001 |
|               data_fifo_reg_0_7_12_17                                            |    <0.001 |
|               data_fifo_reg_0_7_18_23                                            |    <0.001 |
|               data_fifo_reg_0_7_24_29                                            |    <0.001 |
|               data_fifo_reg_0_7_30_31                                            |    <0.001 |
|               data_fifo_reg_0_7_6_11                                             |    <0.001 |
|       sys_audio_clkgen                                                           |     0.098 |
|         inst                                                                     |     0.098 |
|       sys_concat_intc                                                            |     0.000 |
|       sys_ps7                                                                    |     1.534 |
|         inst                                                                     |     1.534 |
|       sys_rstgen                                                                 |    <0.001 |
|         U0                                                                       |    <0.001 |
|           EXT_LPF                                                                |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                            |    <0.001 |
|           SEQ                                                                    |    <0.001 |
|             SEQ_COUNTER                                                          |    <0.001 |
+----------------------------------------------------------------------------------+-----------+


