$comment
	File created using the following command:
		vcd file full_adder.msim.vcd -direction
$end
$date
	Wed Apr 07 13:10:34 2021
$end
$version
	ModelSim Version 10.4
$end
$timescale
	1ps
$end

$scope module full_adder_vlg_vec_tst $end
$var reg 1 ! ain $end
$var reg 1 " bin $end
$var reg 1 # cin $end
$var wire 1 $ cout $end
$var wire 1 % sum $end
$var wire 1 & sampler $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - cout~output_o $end
$var wire 1 . sum~output_o $end
$var wire 1 / cin~input_o $end
$var wire 1 0 ain~input_o $end
$var wire 1 1 bin~input_o $end
$var wire 1 2 inst3~0_combout $end
$var wire 1 3 inst|inst2~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
x$
x%
x&
0'
1(
x)
1*
1+
1,
x-
x.
0/
00
01
x2
x3
$end
#3615
02
#3868
03
#10486
0.
0%
#13692
0-
0$
#80000
1"
0&
#80700
11
#84066
13
#90669
1.
1%
#160000
1#
1&
#160700
1/
#163924
12
#163961
03
#170579
0.
0%
#174218
1-
1$
#240000
1!
0&
#240700
10
#244313
13
#250916
1.
1%
#320000
0#
1&
#320806
0/
#324325
03
#330943
0.
0%
#400000
0"
0&
#400806
01
#404421
02
#404427
13
#411030
1.
1%
#414498
0-
0$
#480000
0!
1&
#480806
00
#484674
03
#491292
0.
0%
#1000000
