<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='openfpu64.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: openfpu64
    <br/>
    Created: Apr 17, 2010
    <br/>
    Updated: May  7, 2010
    <br/>
    SVN Updated: Jun  2, 2010
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Arithmetic core
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Beta
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: No
    <br/>
    License: GPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     Free and open source double precision Floating Point Unit (FPU).
     <br/>
     The
     <b>
      openFPU64
     </b>
     currently features:
     <br/>
     - double precision
     <br/>
     - Addition/Subtraction
     <br/>
     - Multiplication
     <br/>
     - rounding (to nearest even)
     <br/>
     - subnormals/denormals
     <br/>
     - validated against IEEE754
     <br/>
     - Compatible with Avalon Bus
     <br/>
     - Wishbone interface will be provided soon
     <br/>
     New algorithms can be added easily, just modify the code marked
     <br/>
     with ADD_ALGORITHMS_HERE
     <br/>
     Everything marked with FUTURE is not yet implemented,
     <br/>
     but already added for easier transition.
     <br/>
     Tested on CycloneII and Cyclone III FPGAs.
     <br/>
     If any questions arise, don't hesitate to contact me.
     <br/>
     <img src="getimg.php?1271726777" alt="openFPU64 Logo"/>
    </p>
   </div>
   <div id="d_Performance">
    <h2>
     
     
     Performance
    </h2>
    <p id="p_Performance">
     Add/Sub have an fmax of 112Mhz on a Cyclone II.
     <br/>
     Multiply has a fmax of 70Mhz on a Cyclone II.
     <br/>
     A faster implementation of Multiply will be provided soon.
     <br/>
     (faster in regard to fmax, with only 2 clock cycles more delay)
    </p>
   </div>
   <div id="d_Testsuites">
    <h2>
     
     
     Testsuites
    </h2>
    <p id="p_Testsuites">
     Due to the size and a 'bug' in the websvn which got the tar.bz2 corrupted I removed the testsuites from svn.
     <br/>
     I uploaded them to
     <br/>
     
      http://www.hs-augsburg.de/~phuewe/openFPU64/tests.tar.bz2
     
     <br/>
     please download them from there.
     <br/>
     After downloading them, untar them to tests/
     <br/>
     From openfpu64 root directory you can now create the testsuites using
     <br/>
     make TESTSUITENAME_testsuite
     <br/>
     e.g.
     <br/>
     make add_testsuite
     <br/>
     You can then compile the openfpu64_tb.vhd with modelsim or ghdl.
     <br/>
     If you use ghdl you can generate the executable testbench by simply running make.
     <br/>
     <br/>
     The testsuites contain 45k testcases for add/sub each and 90k for multiply.
     <br/>
     <br/>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
