$date
	Tue May 21 14:38:58 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module alu_tb $end
$var wire 32 ! ALU_RESULT [31:0] $end
$var reg 32 " A [31:0] $end
$var reg 4 # ALU_OPERATION [3:0] $end
$var reg 32 $ B [31:0] $end
$scope module uut $end
$var wire 32 % A [31:0] $end
$var wire 4 & ALU_OPERATION [3:0] $end
$var wire 32 ' B [31:0] $end
$var reg 32 ( ALU_RESULT [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10
b1 "
b1 %
#20
b1 $
b1 '
b0 "
b0 %
#30
b1 !
b1 (
b1 "
b1 %
#40
b0 !
b0 (
b1 #
b1 &
b0 $
b0 '
b0 "
b0 %
#50
b1 !
b1 (
b1 "
b1 %
#60
b1 $
b1 '
b0 "
b0 %
#70
b1 "
b1 %
#80
b1100100 !
b1100100 (
b10 #
b10 &
b1011 $
b1011 '
b1011001 "
b1011001 %
#90
b10110100110 !
b10110100110 (
b1101101111 $
b1101101111 '
b1000110111 "
b1000110111 %
#100
b1001110 !
b1001110 (
b110 #
b110 &
b1011 $
b1011 '
b1011001 "
b1011001 %
#110
b10001101010100111 !
b10001101010100111 (
b1110000001 $
b1110000001 '
b10001111000101000 "
b10001111000101000 %
#120
b11111111111111111111111111111111 !
b11111111111111111111111111111111 (
b1111 #
b1111 &
#130
