SCUBA, Version Diamond (64-bit) 3.12.0.240.2
Mon May 23 11:35:33 2022
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : C:\lscc\diamond\3.12\ispfpga\bin\nt64\scuba.exe -w -n ram_EBR_00 -lang vhdl -synth synplify -bus_exp 7 -bb -arch xo2c00 -type ramdq -device LCMXO2-7000HE -addr_width 6 -data_width 8 -num_words 64 -outdata REGISTERED -cascade -1 -resetmode SYNC -sync_reset -memfile d:/sexto semestre/arquitectura de computadoras/practicas/3cm12-arquitectura de computadoras-3er_parcial/ramebr00/bindata00.mem.txt -memformat bin -writemode NORMAL 
    Circuit name     : ram_EBR_00
    Module type      : RAM_DQ
    Module Version   : 7.5
    Ports            : 
    Inputs       : Clock, ClockEn, Reset, WE, Address[5:0], Data[7:0]
    Outputs      : Q[7:0]
    I/O buffer       : not inserted
    Memory file      : d:/sexto semestre/arquitectura de computadoras/practicas/3cm12-arquitectura de computadoras-3er_parcial/ramebr00/bindata00.mem.txt
    EDIF output      : ram_EBR_00.edn
    VHDL output      : ram_EBR_00.vhd
    VHDL template    : ram_EBR_00_tmpl.vhd
    VHDL testbench   : tb_ram_EBR_00_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : big endian
    Report output    : ram_EBR_00.srp
    Estimated Resource Usage:
            EBR : 1
  
END   SCUBA Module Synthesis

