// Seed: 2491012855
module module_0 #(
    parameter id_5 = 32'd38
);
  logic [7:0][-1 : 1 'b0] id_1, id_2, id_3, id_4, _id_5, id_6, id_7, id_8, id_9, id_10, id_11,
      id_12;
  generate
    assign id_6 = id_2 ? id_8 : id_10;
  endgenerate
  wire id_13;
  ;
  wire id_14;
  wire id_15 = id_7.id_11[id_5];
  assign id_7 = id_2;
endmodule
module module_1 (
    output wire id_0,
    input supply1 id_1,
    input uwire id_2,
    output tri1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    output wand id_6,
    output wand id_7,
    input tri id_8,
    input uwire id_9,
    output supply1 id_10
);
  wire [1 : -1] id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19;
  module_0 modCall_1 ();
  or primCall (
      id_0, id_1, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_2, id_4, id_8, id_9
  );
endmodule
