\hypertarget{struct_d_a_c___type_def}{}\doxysection{DAC\+\_\+\+Type\+Def结构体 参考}
\label{struct_d_a_c___type_def}\index{DAC\_TypeDef@{DAC\_TypeDef}}


Digital to analog converter register  




{\ttfamily \#include $<$reg\+\_\+dac.\+h$>$}

\doxysubsection*{Public 属性}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_d_a_c___type_def_aac010860679bd3c5665fa5489e657ece}{CR}}
\begin{DoxyCompactList}\small\item\em DAC control register, offset\+: 0x00 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_d_a_c___type_def_a6eccd447f58c493f911c5aca6b4cbc51}{SWTRIGR}}
\begin{DoxyCompactList}\small\item\em DAC software trigger register, offset\+: 0x04 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_d_a_c___type_def_a58bb296fb0ad683c229ad5f523518160}{DHR12\+R1}}
\begin{DoxyCompactList}\small\item\em Channel 1 12-\/bit right align data register, offset\+: 0x08 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_d_a_c___type_def_a057047f2476020075fbc2e15df3a9783}{DHR12\+L1}}
\begin{DoxyCompactList}\small\item\em Channel 1 12-\/bit left align data register, offset\+: 0x0C \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_d_a_c___type_def_a76683744875b11e7644f72e7ca29476a}{DHR8\+R1}}
\begin{DoxyCompactList}\small\item\em Channel 1 8-\/bit right align data register, offset\+: 0x10 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_d_a_c___type_def_ae940ddd59d2199713f18730e4c12e83d}{DHR12\+R2}}
\begin{DoxyCompactList}\small\item\em Channel 2 12-\/bit right align data register, offset\+: 0x14 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_d_a_c___type_def_adccdd1fbc45178e509a604c1b4cf127d}{DHR12\+L2}}
\begin{DoxyCompactList}\small\item\em Channel 2 12-\/bit left align data register, offset\+: 0x18 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_d_a_c___type_def_a2ae43a8c455ebbdfecbcc2fcf57c3cf5}{DHR8\+R2}}
\begin{DoxyCompactList}\small\item\em Channel 2 8-\/bit right align data register, offset\+: 0x1C \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_d_a_c___type_def_a7e13dc7f1ca687d727cd987a135cbeb6}{DHR12\+RD}}
\begin{DoxyCompactList}\small\item\em Dual channel 12-\/bit right align data register,offset\+: 0x20 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_d_a_c___type_def_acfef5e58237f1aa916c2f913622337df}{DHR12\+LD}}
\begin{DoxyCompactList}\small\item\em Dual channel 12-\/bit left align data register, offset\+: 0x24 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_d_a_c___type_def_ad93e2c6d3e7a0b34faca2ee5e4927432}{DHR8\+RD}}
\begin{DoxyCompactList}\small\item\em Dual channel 8-\/bit right align data register, offset\+: 0x28 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_d_a_c___type_def_a43466a2e43f978de412b197ed5029098}{DOR1}}
\begin{DoxyCompactList}\small\item\em Channel 1 output register, offset\+: 0x2C \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_d_a_c___type_def_af93b78bcb32586e36551add3cc652515}{DOR2}}
\begin{DoxyCompactList}\small\item\em Channel 2 output register, offset\+: 0x30 \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{详细描述}
Digital to analog converter register 

在文件 \mbox{\hyperlink{reg__dac_8h_source}{reg\+\_\+dac.\+h}} 第 \mbox{\hyperlink{reg__dac_8h_source_l00054}{54}} 行定义.



\doxysubsection{类成员变量说明}
\mbox{\Hypertarget{struct_d_a_c___type_def_aac010860679bd3c5665fa5489e657ece}\label{struct_d_a_c___type_def_aac010860679bd3c5665fa5489e657ece}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!CR@{CR}}
\index{CR@{CR}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} DAC\+\_\+\+Type\+Def\+::\+CR}



DAC control register, offset\+: 0x00 



在文件 \mbox{\hyperlink{reg__dac_8h_source}{reg\+\_\+dac.\+h}} 第 \mbox{\hyperlink{reg__dac_8h_source_l00055}{55}} 行定义.

\mbox{\Hypertarget{struct_d_a_c___type_def_a057047f2476020075fbc2e15df3a9783}\label{struct_d_a_c___type_def_a057047f2476020075fbc2e15df3a9783}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR12L1@{DHR12L1}}
\index{DHR12L1@{DHR12L1}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DHR12L1}{DHR12L1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} DAC\+\_\+\+Type\+Def\+::\+DHR12\+L1}



Channel 1 12-\/bit left align data register, offset\+: 0x0C 



在文件 \mbox{\hyperlink{reg__dac_8h_source}{reg\+\_\+dac.\+h}} 第 \mbox{\hyperlink{reg__dac_8h_source_l00058}{58}} 行定义.

\mbox{\Hypertarget{struct_d_a_c___type_def_adccdd1fbc45178e509a604c1b4cf127d}\label{struct_d_a_c___type_def_adccdd1fbc45178e509a604c1b4cf127d}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR12L2@{DHR12L2}}
\index{DHR12L2@{DHR12L2}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DHR12L2}{DHR12L2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} DAC\+\_\+\+Type\+Def\+::\+DHR12\+L2}



Channel 2 12-\/bit left align data register, offset\+: 0x18 



在文件 \mbox{\hyperlink{reg__dac_8h_source}{reg\+\_\+dac.\+h}} 第 \mbox{\hyperlink{reg__dac_8h_source_l00061}{61}} 行定义.

\mbox{\Hypertarget{struct_d_a_c___type_def_acfef5e58237f1aa916c2f913622337df}\label{struct_d_a_c___type_def_acfef5e58237f1aa916c2f913622337df}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR12LD@{DHR12LD}}
\index{DHR12LD@{DHR12LD}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DHR12LD}{DHR12LD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} DAC\+\_\+\+Type\+Def\+::\+DHR12\+LD}



Dual channel 12-\/bit left align data register, offset\+: 0x24 



在文件 \mbox{\hyperlink{reg__dac_8h_source}{reg\+\_\+dac.\+h}} 第 \mbox{\hyperlink{reg__dac_8h_source_l00064}{64}} 行定义.

\mbox{\Hypertarget{struct_d_a_c___type_def_a58bb296fb0ad683c229ad5f523518160}\label{struct_d_a_c___type_def_a58bb296fb0ad683c229ad5f523518160}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR12R1@{DHR12R1}}
\index{DHR12R1@{DHR12R1}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DHR12R1}{DHR12R1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} DAC\+\_\+\+Type\+Def\+::\+DHR12\+R1}



Channel 1 12-\/bit right align data register, offset\+: 0x08 



在文件 \mbox{\hyperlink{reg__dac_8h_source}{reg\+\_\+dac.\+h}} 第 \mbox{\hyperlink{reg__dac_8h_source_l00057}{57}} 行定义.

\mbox{\Hypertarget{struct_d_a_c___type_def_ae940ddd59d2199713f18730e4c12e83d}\label{struct_d_a_c___type_def_ae940ddd59d2199713f18730e4c12e83d}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR12R2@{DHR12R2}}
\index{DHR12R2@{DHR12R2}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DHR12R2}{DHR12R2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} DAC\+\_\+\+Type\+Def\+::\+DHR12\+R2}



Channel 2 12-\/bit right align data register, offset\+: 0x14 



在文件 \mbox{\hyperlink{reg__dac_8h_source}{reg\+\_\+dac.\+h}} 第 \mbox{\hyperlink{reg__dac_8h_source_l00060}{60}} 行定义.

\mbox{\Hypertarget{struct_d_a_c___type_def_a7e13dc7f1ca687d727cd987a135cbeb6}\label{struct_d_a_c___type_def_a7e13dc7f1ca687d727cd987a135cbeb6}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR12RD@{DHR12RD}}
\index{DHR12RD@{DHR12RD}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DHR12RD}{DHR12RD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} DAC\+\_\+\+Type\+Def\+::\+DHR12\+RD}



Dual channel 12-\/bit right align data register,offset\+: 0x20 



在文件 \mbox{\hyperlink{reg__dac_8h_source}{reg\+\_\+dac.\+h}} 第 \mbox{\hyperlink{reg__dac_8h_source_l00063}{63}} 行定义.

\mbox{\Hypertarget{struct_d_a_c___type_def_a76683744875b11e7644f72e7ca29476a}\label{struct_d_a_c___type_def_a76683744875b11e7644f72e7ca29476a}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR8R1@{DHR8R1}}
\index{DHR8R1@{DHR8R1}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DHR8R1}{DHR8R1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} DAC\+\_\+\+Type\+Def\+::\+DHR8\+R1}



Channel 1 8-\/bit right align data register, offset\+: 0x10 



在文件 \mbox{\hyperlink{reg__dac_8h_source}{reg\+\_\+dac.\+h}} 第 \mbox{\hyperlink{reg__dac_8h_source_l00059}{59}} 行定义.

\mbox{\Hypertarget{struct_d_a_c___type_def_a2ae43a8c455ebbdfecbcc2fcf57c3cf5}\label{struct_d_a_c___type_def_a2ae43a8c455ebbdfecbcc2fcf57c3cf5}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR8R2@{DHR8R2}}
\index{DHR8R2@{DHR8R2}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DHR8R2}{DHR8R2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} DAC\+\_\+\+Type\+Def\+::\+DHR8\+R2}



Channel 2 8-\/bit right align data register, offset\+: 0x1C 



在文件 \mbox{\hyperlink{reg__dac_8h_source}{reg\+\_\+dac.\+h}} 第 \mbox{\hyperlink{reg__dac_8h_source_l00062}{62}} 行定义.

\mbox{\Hypertarget{struct_d_a_c___type_def_ad93e2c6d3e7a0b34faca2ee5e4927432}\label{struct_d_a_c___type_def_ad93e2c6d3e7a0b34faca2ee5e4927432}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR8RD@{DHR8RD}}
\index{DHR8RD@{DHR8RD}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DHR8RD}{DHR8RD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} DAC\+\_\+\+Type\+Def\+::\+DHR8\+RD}



Dual channel 8-\/bit right align data register, offset\+: 0x28 



在文件 \mbox{\hyperlink{reg__dac_8h_source}{reg\+\_\+dac.\+h}} 第 \mbox{\hyperlink{reg__dac_8h_source_l00065}{65}} 行定义.

\mbox{\Hypertarget{struct_d_a_c___type_def_a43466a2e43f978de412b197ed5029098}\label{struct_d_a_c___type_def_a43466a2e43f978de412b197ed5029098}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!DOR1@{DOR1}}
\index{DOR1@{DOR1}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DOR1}{DOR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} DAC\+\_\+\+Type\+Def\+::\+DOR1}



Channel 1 output register, offset\+: 0x2C 



在文件 \mbox{\hyperlink{reg__dac_8h_source}{reg\+\_\+dac.\+h}} 第 \mbox{\hyperlink{reg__dac_8h_source_l00066}{66}} 行定义.

\mbox{\Hypertarget{struct_d_a_c___type_def_af93b78bcb32586e36551add3cc652515}\label{struct_d_a_c___type_def_af93b78bcb32586e36551add3cc652515}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!DOR2@{DOR2}}
\index{DOR2@{DOR2}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DOR2}{DOR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} DAC\+\_\+\+Type\+Def\+::\+DOR2}



Channel 2 output register, offset\+: 0x30 



在文件 \mbox{\hyperlink{reg__dac_8h_source}{reg\+\_\+dac.\+h}} 第 \mbox{\hyperlink{reg__dac_8h_source_l00067}{67}} 行定义.

\mbox{\Hypertarget{struct_d_a_c___type_def_a6eccd447f58c493f911c5aca6b4cbc51}\label{struct_d_a_c___type_def_a6eccd447f58c493f911c5aca6b4cbc51}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!SWTRIGR@{SWTRIGR}}
\index{SWTRIGR@{SWTRIGR}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SWTRIGR}{SWTRIGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} DAC\+\_\+\+Type\+Def\+::\+SWTRIGR}



DAC software trigger register, offset\+: 0x04 



在文件 \mbox{\hyperlink{reg__dac_8h_source}{reg\+\_\+dac.\+h}} 第 \mbox{\hyperlink{reg__dac_8h_source_l00056}{56}} 行定义.



该结构体的文档由以下文件生成\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Xeroly\+Skinner/\+Desktop/\+MM\+\_\+\+Device/\+MM32\+F327x/\+Include/\mbox{\hyperlink{reg__dac_8h}{reg\+\_\+dac.\+h}}\end{DoxyCompactItemize}
