{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 09 13:11:47 2009 " "Info: Processing started: Wed Sep 09 13:11:47 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE2_BaseProject -c DE2_BaseProject --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2_BaseProject -c DE2_BaseProject --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_27 " "Info: Assuming node \"CLOCK_27\" is an undefined clock" {  } { { "DE2_TOP.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP.vhd" 16 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_27 register counter_r\[0\] register counter_r\[31\] 199.36 MHz 5.016 ns Internal " "Info: Clock \"CLOCK_27\" has Internal fmax of 199.36 MHz between source register \"counter_r\[0\]\" and destination register \"counter_r\[31\]\" (period= 5.016 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.799 ns + Longest register register " "Info: + Longest register to register delay is 4.799 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_r\[0\] 1 REG LCFF_X36_Y2_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y2_N11; Fanout = 3; REG Node = 'counter_r\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_r[0] } "NODE_NAME" } } { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.393 ns) 0.884 ns Add0~1 2 COMB LCCOMB_X35_Y2_N0 2 " "Info: 2: + IC(0.491 ns) + CELL(0.393 ns) = 0.884 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 2; COMB Node = 'Add0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { counter_r[0] Add0~1 } "NODE_NAME" } } { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.955 ns Add0~3 3 COMB LCCOMB_X35_Y2_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.955 ns; Loc. = LCCOMB_X35_Y2_N2; Fanout = 2; COMB Node = 'Add0~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~1 Add0~3 } "NODE_NAME" } } { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.026 ns Add0~5 4 COMB LCCOMB_X35_Y2_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.026 ns; Loc. = LCCOMB_X35_Y2_N4; Fanout = 2; COMB Node = 'Add0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~3 Add0~5 } "NODE_NAME" } } { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.097 ns Add0~7 5 COMB LCCOMB_X35_Y2_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.097 ns; Loc. = LCCOMB_X35_Y2_N6; Fanout = 2; COMB Node = 'Add0~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~5 Add0~7 } "NODE_NAME" } } { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.168 ns Add0~9 6 COMB LCCOMB_X35_Y2_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.168 ns; Loc. = LCCOMB_X35_Y2_N8; Fanout = 2; COMB Node = 'Add0~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~7 Add0~9 } "NODE_NAME" } } { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.239 ns Add0~11 7 COMB LCCOMB_X35_Y2_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.239 ns; Loc. = LCCOMB_X35_Y2_N10; Fanout = 2; COMB Node = 'Add0~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~9 Add0~11 } "NODE_NAME" } } { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.310 ns Add0~13 8 COMB LCCOMB_X35_Y2_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.310 ns; Loc. = LCCOMB_X35_Y2_N12; Fanout = 2; COMB Node = 'Add0~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~11 Add0~13 } "NODE_NAME" } } { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.469 ns Add0~15 9 COMB LCCOMB_X35_Y2_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.469 ns; Loc. = LCCOMB_X35_Y2_N14; Fanout = 2; COMB Node = 'Add0~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add0~13 Add0~15 } "NODE_NAME" } } { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.540 ns Add0~17 10 COMB LCCOMB_X35_Y2_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.540 ns; Loc. = LCCOMB_X35_Y2_N16; Fanout = 2; COMB Node = 'Add0~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~15 Add0~17 } "NODE_NAME" } } { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.611 ns Add0~19 11 COMB LCCOMB_X35_Y2_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.611 ns; Loc. = LCCOMB_X35_Y2_N18; Fanout = 2; COMB Node = 'Add0~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~17 Add0~19 } "NODE_NAME" } } { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.682 ns Add0~21 12 COMB LCCOMB_X35_Y2_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.682 ns; Loc. = LCCOMB_X35_Y2_N20; Fanout = 2; COMB Node = 'Add0~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~19 Add0~21 } "NODE_NAME" } } { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.753 ns Add0~23 13 COMB LCCOMB_X35_Y2_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.753 ns; Loc. = LCCOMB_X35_Y2_N22; Fanout = 2; COMB Node = 'Add0~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~21 Add0~23 } "NODE_NAME" } } { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.824 ns Add0~25 14 COMB LCCOMB_X35_Y2_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.824 ns; Loc. = LCCOMB_X35_Y2_N24; Fanout = 2; COMB Node = 'Add0~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~23 Add0~25 } "NODE_NAME" } } { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.895 ns Add0~27 15 COMB LCCOMB_X35_Y2_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.895 ns; Loc. = LCCOMB_X35_Y2_N26; Fanout = 2; COMB Node = 'Add0~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~25 Add0~27 } "NODE_NAME" } } { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.966 ns Add0~29 16 COMB LCCOMB_X35_Y2_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.966 ns; Loc. = LCCOMB_X35_Y2_N28; Fanout = 2; COMB Node = 'Add0~29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~27 Add0~29 } "NODE_NAME" } } { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.112 ns Add0~31 17 COMB LCCOMB_X35_Y2_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 2.112 ns; Loc. = LCCOMB_X35_Y2_N30; Fanout = 2; COMB Node = 'Add0~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Add0~29 Add0~31 } "NODE_NAME" } } { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.183 ns Add0~33 18 COMB LCCOMB_X35_Y1_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.183 ns; Loc. = LCCOMB_X35_Y1_N0; Fanout = 2; COMB Node = 'Add0~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~31 Add0~33 } "NODE_NAME" } } { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.254 ns Add0~35 19 COMB LCCOMB_X35_Y1_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.254 ns; Loc. = LCCOMB_X35_Y1_N2; Fanout = 2; COMB Node = 'Add0~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~33 Add0~35 } "NODE_NAME" } } { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.325 ns Add0~37 20 COMB LCCOMB_X35_Y1_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.325 ns; Loc. = LCCOMB_X35_Y1_N4; Fanout = 2; COMB Node = 'Add0~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~35 Add0~37 } "NODE_NAME" } } { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.396 ns Add0~39 21 COMB LCCOMB_X35_Y1_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.396 ns; Loc. = LCCOMB_X35_Y1_N6; Fanout = 2; COMB Node = 'Add0~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~37 Add0~39 } "NODE_NAME" } } { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.467 ns Add0~41 22 COMB LCCOMB_X35_Y1_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.467 ns; Loc. = LCCOMB_X35_Y1_N8; Fanout = 2; COMB Node = 'Add0~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~39 Add0~41 } "NODE_NAME" } } { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.538 ns Add0~43 23 COMB LCCOMB_X35_Y1_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.538 ns; Loc. = LCCOMB_X35_Y1_N10; Fanout = 2; COMB Node = 'Add0~43'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~41 Add0~43 } "NODE_NAME" } } { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.609 ns Add0~45 24 COMB LCCOMB_X35_Y1_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.609 ns; Loc. = LCCOMB_X35_Y1_N12; Fanout = 2; COMB Node = 'Add0~45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~43 Add0~45 } "NODE_NAME" } } { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.768 ns Add0~47 25 COMB LCCOMB_X35_Y1_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.768 ns; Loc. = LCCOMB_X35_Y1_N14; Fanout = 2; COMB Node = 'Add0~47'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add0~45 Add0~47 } "NODE_NAME" } } { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.839 ns Add0~49 26 COMB LCCOMB_X35_Y1_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.839 ns; Loc. = LCCOMB_X35_Y1_N16; Fanout = 2; COMB Node = 'Add0~49'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~47 Add0~49 } "NODE_NAME" } } { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.910 ns Add0~51 27 COMB LCCOMB_X35_Y1_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.910 ns; Loc. = LCCOMB_X35_Y1_N18; Fanout = 2; COMB Node = 'Add0~51'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~49 Add0~51 } "NODE_NAME" } } { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.981 ns Add0~53 28 COMB LCCOMB_X35_Y1_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.981 ns; Loc. = LCCOMB_X35_Y1_N20; Fanout = 2; COMB Node = 'Add0~53'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~51 Add0~53 } "NODE_NAME" } } { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.052 ns Add0~55 29 COMB LCCOMB_X35_Y1_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 3.052 ns; Loc. = LCCOMB_X35_Y1_N22; Fanout = 2; COMB Node = 'Add0~55'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~53 Add0~55 } "NODE_NAME" } } { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.123 ns Add0~57 30 COMB LCCOMB_X35_Y1_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 3.123 ns; Loc. = LCCOMB_X35_Y1_N24; Fanout = 2; COMB Node = 'Add0~57'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~55 Add0~57 } "NODE_NAME" } } { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.194 ns Add0~59 31 COMB LCCOMB_X35_Y1_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.194 ns; Loc. = LCCOMB_X35_Y1_N26; Fanout = 2; COMB Node = 'Add0~59'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~57 Add0~59 } "NODE_NAME" } } { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.265 ns Add0~61 32 COMB LCCOMB_X35_Y1_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.265 ns; Loc. = LCCOMB_X35_Y1_N28; Fanout = 1; COMB Node = 'Add0~61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~59 Add0~61 } "NODE_NAME" } } { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.675 ns Add0~62 33 COMB LCCOMB_X35_Y1_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.675 ns; Loc. = LCCOMB_X35_Y1_N30; Fanout = 1; COMB Node = 'Add0~62'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~61 Add0~62 } "NODE_NAME" } } { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.275 ns) 4.715 ns counter_r\[31\]~42 34 COMB LCCOMB_X34_Y2_N2 1 " "Info: 34: + IC(0.765 ns) + CELL(0.275 ns) = 4.715 ns; Loc. = LCCOMB_X34_Y2_N2; Fanout = 1; COMB Node = 'counter_r\[31\]~42'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { Add0~62 counter_r[31]~42 } "NODE_NAME" } } { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.799 ns counter_r\[31\] 35 REG LCFF_X34_Y2_N3 2 " "Info: 35: + IC(0.000 ns) + CELL(0.084 ns) = 4.799 ns; Loc. = LCFF_X34_Y2_N3; Fanout = 2; REG Node = 'counter_r\[31\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter_r[31]~42 counter_r[31] } "NODE_NAME" } } { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.543 ns ( 73.83 % ) " "Info: Total cell delay = 3.543 ns ( 73.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.256 ns ( 26.17 % ) " "Info: Total interconnect delay = 1.256 ns ( 26.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.799 ns" { counter_r[0] Add0~1 Add0~3 Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~19 Add0~21 Add0~23 Add0~25 Add0~27 Add0~29 Add0~31 Add0~33 Add0~35 Add0~37 Add0~39 Add0~41 Add0~43 Add0~45 Add0~47 Add0~49 Add0~51 Add0~53 Add0~55 Add0~57 Add0~59 Add0~61 Add0~62 counter_r[31]~42 counter_r[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.799 ns" { counter_r[0] {} Add0~1 {} Add0~3 {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~17 {} Add0~19 {} Add0~21 {} Add0~23 {} Add0~25 {} Add0~27 {} Add0~29 {} Add0~31 {} Add0~33 {} Add0~35 {} Add0~37 {} Add0~39 {} Add0~41 {} Add0~43 {} Add0~45 {} Add0~47 {} Add0~49 {} Add0~51 {} Add0~53 {} Add0~55 {} Add0~57 {} Add0~59 {} Add0~61 {} Add0~62 {} counter_r[31]~42 {} counter_r[31] {} } { 0.000ns 0.491ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.765ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 2.646 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_27\" to destination register is 2.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "DE2_TOP.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G11 50 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 50; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "DE2_TOP.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.646 ns counter_r\[31\] 3 REG LCFF_X34_Y2_N3 2 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.646 ns; Loc. = LCFF_X34_Y2_N3; Fanout = 2; REG Node = 'counter_r\[31\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { CLOCK_27~clkctrl counter_r[31] } "NODE_NAME" } } { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.29 % ) " "Info: Total cell delay = 1.516 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.130 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { CLOCK_27 CLOCK_27~clkctrl counter_r[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} counter_r[31] {} } { 0.000ns 0.000ns 0.113ns 1.017ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 2.649 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_27\" to source register is 2.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "DE2_TOP.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G11 50 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 50; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "DE2_TOP.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.649 ns counter_r\[0\] 3 REG LCFF_X36_Y2_N11 3 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.649 ns; Loc. = LCFF_X36_Y2_N11; Fanout = 3; REG Node = 'counter_r\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { CLOCK_27~clkctrl counter_r[0] } "NODE_NAME" } } { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.23 % ) " "Info: Total cell delay = 1.516 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.133 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { CLOCK_27 CLOCK_27~clkctrl counter_r[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} counter_r[0] {} } { 0.000ns 0.000ns 0.113ns 1.020ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { CLOCK_27 CLOCK_27~clkctrl counter_r[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} counter_r[31] {} } { 0.000ns 0.000ns 0.113ns 1.017ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { CLOCK_27 CLOCK_27~clkctrl counter_r[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} counter_r[0] {} } { 0.000ns 0.000ns 0.113ns 1.020ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 189 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 189 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.799 ns" { counter_r[0] Add0~1 Add0~3 Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~19 Add0~21 Add0~23 Add0~25 Add0~27 Add0~29 Add0~31 Add0~33 Add0~35 Add0~37 Add0~39 Add0~41 Add0~43 Add0~45 Add0~47 Add0~49 Add0~51 Add0~53 Add0~55 Add0~57 Add0~59 Add0~61 Add0~62 counter_r[31]~42 counter_r[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.799 ns" { counter_r[0] {} Add0~1 {} Add0~3 {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~17 {} Add0~19 {} Add0~21 {} Add0~23 {} Add0~25 {} Add0~27 {} Add0~29 {} Add0~31 {} Add0~33 {} Add0~35 {} Add0~37 {} Add0~39 {} Add0~41 {} Add0~43 {} Add0~45 {} Add0~47 {} Add0~49 {} Add0~51 {} Add0~53 {} Add0~55 {} Add0~57 {} Add0~59 {} Add0~61 {} Add0~62 {} counter_r[31]~42 {} counter_r[31] {} } { 0.000ns 0.491ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.765ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { CLOCK_27 CLOCK_27~clkctrl counter_r[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} counter_r[31] {} } { 0.000ns 0.000ns 0.113ns 1.017ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { CLOCK_27 CLOCK_27~clkctrl counter_r[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} counter_r[0] {} } { 0.000ns 0.000ns 0.113ns 1.020ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_27 LEDR\[0\] slowcounter_r\[0\] 8.147 ns register " "Info: tco from clock \"CLOCK_27\" to destination pin \"LEDR\[0\]\" through register \"slowcounter_r\[0\]\" is 8.147 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 2.649 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_27\" to source register is 2.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "DE2_TOP.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G11 50 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 50; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "DE2_TOP.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.649 ns slowcounter_r\[0\] 3 REG LCFF_X36_Y2_N1 4 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.649 ns; Loc. = LCFF_X36_Y2_N1; Fanout = 4; REG Node = 'slowcounter_r\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { CLOCK_27~clkctrl slowcounter_r[0] } "NODE_NAME" } } { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.23 % ) " "Info: Total cell delay = 1.516 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.133 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { CLOCK_27 CLOCK_27~clkctrl slowcounter_r[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} slowcounter_r[0] {} } { 0.000ns 0.000ns 0.113ns 1.020ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 189 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.248 ns + Longest register pin " "Info: + Longest register to pin delay is 5.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns slowcounter_r\[0\] 1 REG LCFF_X36_Y2_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y2_N1; Fanout = 4; REG Node = 'slowcounter_r\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { slowcounter_r[0] } "NODE_NAME" } } { "DE2_TOP_archStructural.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP_archStructural.vhd" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.430 ns) + CELL(2.818 ns) 5.248 ns LEDR\[0\] 2 PIN PIN_AE23 0 " "Info: 2: + IC(2.430 ns) + CELL(2.818 ns) = 5.248 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'LEDR\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.248 ns" { slowcounter_r[0] LEDR[0] } "NODE_NAME" } } { "DE2_TOP.vhd" "" { Text "C:/Temp/DE2_BaseProject/DE2_TOP.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.818 ns ( 53.70 % ) " "Info: Total cell delay = 2.818 ns ( 53.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.430 ns ( 46.30 % ) " "Info: Total interconnect delay = 2.430 ns ( 46.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.248 ns" { slowcounter_r[0] LEDR[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.248 ns" { slowcounter_r[0] {} LEDR[0] {} } { 0.000ns 2.430ns } { 0.000ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { CLOCK_27 CLOCK_27~clkctrl slowcounter_r[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} slowcounter_r[0] {} } { 0.000ns 0.000ns 0.113ns 1.020ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.248 ns" { slowcounter_r[0] LEDR[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.248 ns" { slowcounter_r[0] {} LEDR[0] {} } { 0.000ns 2.430ns } { 0.000ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "142 " "Info: Peak virtual memory: 142 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 09 13:11:49 2009 " "Info: Processing ended: Wed Sep 09 13:11:49 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
