module MuxSaidaALU
(
	input logic [31:0] ALU, 
	input logic [31:0] ALUOut,
	input logic [31:0] RegDesloc,
	input logic [1:0] PCSource,
	output logic [31:0]inPC
);

always_comb
	begin
		case ()
		2'b00: BOut <= B;
		2'b01: BOut <= Four;
		2'b10: BOut <= signalExt;
		2'b11: BOut <= desloc_esq;
		endcase
	end

endmodule: MuxSaidaALU