,servo_state,FPGA,PLL,PSR,PSL
0,          wri2,44.69,28.50,34.19,"36.38
"
