 
****************************************
Report : area
Design : array_var_bw_mul
Version: K-2015.06-SP4
Date   : Sun Apr 16 14:48:06 2017
****************************************

Library(s) Used:

    saed32rvt_tt1p05v25c (File: /usr/local/packages/synopsys_2015/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_tt1p05v25c.db)

Number of ports:                           65
Number of nets:                           788
Number of cells:                          533
Number of combinational cells:            533
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       7

Combinational area:               1730.466489
Buf/Inv area:                        1.270720
Noncombinational area:               0.000000
Macro/Black Box area:                0.000000
Net Interconnect area:             279.342576

Total cell area:                  1730.466489
Total area:                       2009.809065

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  ---------
array_var_bw_mul                  1730.4665    100.0  1730.4665     0.0000  0.0000  array_var_bw_mul
--------------------------------  ---------  -------  ---------  ---------  ------  ---------
Total                                                 1730.4665     0.0000  0.0000

1
