Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Jun  4 02:55:45 2024
| Host         : lagos running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_utilization -packthru -file ./par_utilization.rpt
| Design       : design_1
| Device       : xczu9egffvb1156-2
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+--------------------------------------+-------+-------+-----------+-------+
|               Site Type              |  Used | Fixed | Available | Util% |
+--------------------------------------+-------+-------+-----------+-------+
| CLB LUTs                             | 32206 |     0 |    274080 | 11.75 |
|   LUT as Logic                       | 27369 |     0 |    274080 |  9.99 |
|   LUT as Memory                      |  2784 |     0 |    144000 |  1.93 |
|     LUT as Distributed RAM           |  2112 |     0 |           |       |
|     LUT as Shift Register            |   672 |     0 |           |       |
|   LUT used exclusively as pack-thrus |  2053 |     0 |    274080 |  0.75 |
| CLB Registers                        | 31995 |     0 |    548160 |  5.84 |
|   Register as Flip Flop              | 31995 |     0 |    548160 |  5.84 |
|   Register as Latch                  |     0 |     0 |    548160 |  0.00 |
|   Register as pack-thrus             |     0 |     0 |    548160 |  0.00 |
| CARRY8                               |  2577 |     0 |     34260 |  7.52 |
| F7 Muxes                             |   262 |     0 |    137040 |  0.19 |
| F8 Muxes                             |    65 |     0 |     68520 |  0.09 |
| F9 Muxes                             |     0 |     0 |     34260 |  0.00 |
+--------------------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 99    |          Yes |           - |          Set |
| 207   |          Yes |           - |        Reset |
| 92    |          Yes |         Set |            - |
| 31597 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  5727 |     0 |     34260 | 16.72 |
|   CLBL                                     |  2665 |     0 |           |       |
|   CLBM                                     |  3062 |     0 |           |       |
| LUT as Logic                               | 27369 |     0 |    274080 |  9.99 |
|   using O5 output only                     |   111 |       |           |       |
|   using O6 output only                     | 22642 |       |           |       |
|   using O5 and O6                          |  4616 |       |           |       |
| LUT as Memory                              |  2784 |     0 |    144000 |  1.93 |
|   LUT as Distributed RAM                   |  2112 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   176 |       |           |       |
|     using O5 and O6                        |  1936 |       |           |       |
|   LUT as Shift Register                    |   672 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   534 |       |           |       |
|     using O5 and O6                        |   138 |       |           |       |
| LUT used exclusively as pack-thrus         |  2053 |     0 |    274080 |  0.75 |
|   Number with same-CLB carry load          |     0 |       |           |       |
|   Number with same-CLB register load       |     1 |       |           |       |
|   Number with same-CLB other load          |  2053 |       |           |       |
| CLB Registers                              | 31995 |     0 |    548160 |  5.84 |
|   Register driven from within the CLB      | 16204 |       |           |       |
|   Register driven from outside the CLB     | 15791 |       |           |       |
|     LUT in front of the register is unused | 11744 |       |           |       |
|     LUT in front of the register is used   |  4047 |       |           |       |
| Unique Control Sets                        |   411 |       |     68520 |  0.60 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    2 |     0 |       912 |  0.22 |
|   RAMB36/FIFO*    |    0 |     0 |       912 |  0.00 |
|   RAMB18          |    4 |     0 |      1824 |  0.22 |
|     RAMB18E2 only |    4 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   40 |     0 |      2520 |  1.59 |
|   DSP48E2 only |   40 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       328 |  0.00 |
| HPIOB_M          |    0 |     0 |        96 |  0.00 |
| HPIOB_S          |    0 |     0 |        96 |  0.00 |
| HDIOB_M          |    0 |     0 |        60 |  0.00 |
| HDIOB_S          |    0 |     0 |        60 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        60 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       208 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       404 |  0.50 |
|   BUFGCE             |    1 |     0 |       116 |  0.86 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |       168 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |         4 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |        24 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |         6 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |        12 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        12 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 31597 |            Register |
| LUT3     | 16178 |                 CLB |
| LUT2     |  5475 |                 CLB |
| RAMD32   |  3388 |                 CLB |
| LUT5     |  3075 |                 CLB |
| LUT6     |  2820 |                 CLB |
| CARRY8   |  2577 |                 CLB |
| LUT4     |  2376 |                 CLB |
| LUT1     |  2061 |                 CLB |
| SRL16E   |   533 |                 CLB |
| RAMS32   |   484 |                 CLB |
| SRLC32E  |   277 |                 CLB |
| MUXF7    |   262 |                 CLB |
| FDCE     |   207 |            Register |
| RAMD64E  |   176 |                 CLB |
| FDPE     |    99 |            Register |
| FDSE     |    92 |            Register |
| MUXF8    |    65 |                 CLB |
| DSP48E2  |    40 |          Arithmetic |
| RAMB18E2 |     4 |           Block Ram |
| PS8      |     1 |            Advanced |
| BUFG_PS  |     1 |               Clock |
| BUFGCE   |     1 |               Clock |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------------------------+------+
|              Ref Name             | Used |
+-----------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0      |    1 |
| design_1_rst_ps8_0_99M_0          |    1 |
| design_1_axi_dwidth_converter_1_0 |    1 |
| design_1_axi_dwidth_converter_0_0 |    1 |
| design_1_auto_pc_0                |    1 |
| design_1_auto_ds_0                |    1 |
+-----------------------------------+------+


