
dual_motor_controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000da08  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008f0  0800db98  0800db98  0001db98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e488  0800e488  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  0800e488  0800e488  0001e488  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e490  0800e490  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e490  0800e490  0001e490  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e494  0800e494  0001e494  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  0800e498  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000158ac  2000008c  0800e524  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20015938  0800e524  00025938  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021e55  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004a85  00000000  00000000  00041f11  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000018d0  00000000  00000000  00046998  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001718  00000000  00000000  00048268  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00025912  00000000  00000000  00049980  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00015898  00000000  00000000  0006f292  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000db4eb  00000000  00000000  00084b2a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      000000eb  00000000  00000000  00160015  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006904  00000000  00000000  00160100  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    0000016e  00000000  00000000  00166a04  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000008c 	.word	0x2000008c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800db80 	.word	0x0800db80

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000090 	.word	0x20000090
 80001cc:	0800db80 	.word	0x0800db80

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	; 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800030e:	f1a4 0401 	sub.w	r4, r4, #1
 8000312:	d1e9      	bne.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ba:	bf08      	it	eq
 80004bc:	4770      	bxeq	lr
 80004be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004c2:	bf04      	itt	eq
 80004c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e71c      	b.n	8000314 <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aed8 	beq.w	80002c2 <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6bd      	b.n	80002c2 <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__gedf2>:
 800096c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000970:	e006      	b.n	8000980 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__ledf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	e002      	b.n	8000980 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__cmpdf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000984:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000996:	d01b      	beq.n	80009d0 <__cmpdf2+0x54>
 8000998:	b001      	add	sp, #4
 800099a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800099e:	bf0c      	ite	eq
 80009a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009a4:	ea91 0f03 	teqne	r1, r3
 80009a8:	bf02      	ittt	eq
 80009aa:	ea90 0f02 	teqeq	r0, r2
 80009ae:	2000      	moveq	r0, #0
 80009b0:	4770      	bxeq	lr
 80009b2:	f110 0f00 	cmn.w	r0, #0
 80009b6:	ea91 0f03 	teq	r1, r3
 80009ba:	bf58      	it	pl
 80009bc:	4299      	cmppl	r1, r3
 80009be:	bf08      	it	eq
 80009c0:	4290      	cmpeq	r0, r2
 80009c2:	bf2c      	ite	cs
 80009c4:	17d8      	asrcs	r0, r3, #31
 80009c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ca:	f040 0001 	orr.w	r0, r0, #1
 80009ce:	4770      	bx	lr
 80009d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d102      	bne.n	80009e0 <__cmpdf2+0x64>
 80009da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009de:	d107      	bne.n	80009f0 <__cmpdf2+0x74>
 80009e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d1d6      	bne.n	8000998 <__cmpdf2+0x1c>
 80009ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ee:	d0d3      	beq.n	8000998 <__cmpdf2+0x1c>
 80009f0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdrcmple>:
 80009f8:	4684      	mov	ip, r0
 80009fa:	4610      	mov	r0, r2
 80009fc:	4662      	mov	r2, ip
 80009fe:	468c      	mov	ip, r1
 8000a00:	4619      	mov	r1, r3
 8000a02:	4663      	mov	r3, ip
 8000a04:	e000      	b.n	8000a08 <__aeabi_cdcmpeq>
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdcmpeq>:
 8000a08:	b501      	push	{r0, lr}
 8000a0a:	f7ff ffb7 	bl	800097c <__cmpdf2>
 8000a0e:	2800      	cmp	r0, #0
 8000a10:	bf48      	it	mi
 8000a12:	f110 0f00 	cmnmi.w	r0, #0
 8000a16:	bd01      	pop	{r0, pc}

08000a18 <__aeabi_dcmpeq>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff fff4 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a20:	bf0c      	ite	eq
 8000a22:	2001      	moveq	r0, #1
 8000a24:	2000      	movne	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmplt>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff ffea 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a34:	bf34      	ite	cc
 8000a36:	2001      	movcc	r0, #1
 8000a38:	2000      	movcs	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_dcmple>:
 8000a40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a44:	f7ff ffe0 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a48:	bf94      	ite	ls
 8000a4a:	2001      	movls	r0, #1
 8000a4c:	2000      	movhi	r0, #0
 8000a4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a52:	bf00      	nop

08000a54 <__aeabi_dcmpge>:
 8000a54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a58:	f7ff ffce 	bl	80009f8 <__aeabi_cdrcmple>
 8000a5c:	bf94      	ite	ls
 8000a5e:	2001      	movls	r0, #1
 8000a60:	2000      	movhi	r0, #0
 8000a62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a66:	bf00      	nop

08000a68 <__aeabi_dcmpgt>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff ffc4 	bl	80009f8 <__aeabi_cdrcmple>
 8000a70:	bf34      	ite	cc
 8000a72:	2001      	movcc	r0, #1
 8000a74:	2000      	movcs	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_dcmpun>:
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	d102      	bne.n	8000a8c <__aeabi_dcmpun+0x10>
 8000a86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8a:	d10a      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a94:	d102      	bne.n	8000a9c <__aeabi_dcmpun+0x20>
 8000a96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9a:	d102      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a9c:	f04f 0000 	mov.w	r0, #0
 8000aa0:	4770      	bx	lr
 8000aa2:	f04f 0001 	mov.w	r0, #1
 8000aa6:	4770      	bx	lr

08000aa8 <__aeabi_d2iz>:
 8000aa8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab0:	d215      	bcs.n	8000ade <__aeabi_d2iz+0x36>
 8000ab2:	d511      	bpl.n	8000ad8 <__aeabi_d2iz+0x30>
 8000ab4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000abc:	d912      	bls.n	8000ae4 <__aeabi_d2iz+0x3c>
 8000abe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ac6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ace:	fa23 f002 	lsr.w	r0, r3, r2
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	4770      	bx	lr
 8000ad8:	f04f 0000 	mov.w	r0, #0
 8000adc:	4770      	bx	lr
 8000ade:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ae2:	d105      	bne.n	8000af0 <__aeabi_d2iz+0x48>
 8000ae4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ae8:	bf08      	it	eq
 8000aea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aee:	4770      	bx	lr
 8000af0:	f04f 0000 	mov.w	r0, #0
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_d2f>:
 8000af8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000afc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b00:	bf24      	itt	cs
 8000b02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b0a:	d90d      	bls.n	8000b28 <__aeabi_d2f+0x30>
 8000b0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b20:	bf08      	it	eq
 8000b22:	f020 0001 	biceq.w	r0, r0, #1
 8000b26:	4770      	bx	lr
 8000b28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b2c:	d121      	bne.n	8000b72 <__aeabi_d2f+0x7a>
 8000b2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b32:	bfbc      	itt	lt
 8000b34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b38:	4770      	bxlt	lr
 8000b3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b42:	f1c2 0218 	rsb	r2, r2, #24
 8000b46:	f1c2 0c20 	rsb	ip, r2, #32
 8000b4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b52:	bf18      	it	ne
 8000b54:	f040 0001 	orrne.w	r0, r0, #1
 8000b58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b64:	ea40 000c 	orr.w	r0, r0, ip
 8000b68:	fa23 f302 	lsr.w	r3, r3, r2
 8000b6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b70:	e7cc      	b.n	8000b0c <__aeabi_d2f+0x14>
 8000b72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b76:	d107      	bne.n	8000b88 <__aeabi_d2f+0x90>
 8000b78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b7c:	bf1e      	ittt	ne
 8000b7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b86:	4770      	bxne	lr
 8000b88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop

08000b98 <__aeabi_uldivmod>:
 8000b98:	b953      	cbnz	r3, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9a:	b94a      	cbnz	r2, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9c:	2900      	cmp	r1, #0
 8000b9e:	bf08      	it	eq
 8000ba0:	2800      	cmpeq	r0, #0
 8000ba2:	bf1c      	itt	ne
 8000ba4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000ba8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bac:	f000 b972 	b.w	8000e94 <__aeabi_idiv0>
 8000bb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb8:	f000 f806 	bl	8000bc8 <__udivmoddi4>
 8000bbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bc4:	b004      	add	sp, #16
 8000bc6:	4770      	bx	lr

08000bc8 <__udivmoddi4>:
 8000bc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bcc:	9e08      	ldr	r6, [sp, #32]
 8000bce:	4604      	mov	r4, r0
 8000bd0:	4688      	mov	r8, r1
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d14b      	bne.n	8000c6e <__udivmoddi4+0xa6>
 8000bd6:	428a      	cmp	r2, r1
 8000bd8:	4615      	mov	r5, r2
 8000bda:	d967      	bls.n	8000cac <__udivmoddi4+0xe4>
 8000bdc:	fab2 f282 	clz	r2, r2
 8000be0:	b14a      	cbz	r2, 8000bf6 <__udivmoddi4+0x2e>
 8000be2:	f1c2 0720 	rsb	r7, r2, #32
 8000be6:	fa01 f302 	lsl.w	r3, r1, r2
 8000bea:	fa20 f707 	lsr.w	r7, r0, r7
 8000bee:	4095      	lsls	r5, r2
 8000bf0:	ea47 0803 	orr.w	r8, r7, r3
 8000bf4:	4094      	lsls	r4, r2
 8000bf6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bfa:	0c23      	lsrs	r3, r4, #16
 8000bfc:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c00:	fa1f fc85 	uxth.w	ip, r5
 8000c04:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c08:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c0c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c10:	4299      	cmp	r1, r3
 8000c12:	d909      	bls.n	8000c28 <__udivmoddi4+0x60>
 8000c14:	18eb      	adds	r3, r5, r3
 8000c16:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000c1a:	f080 811b 	bcs.w	8000e54 <__udivmoddi4+0x28c>
 8000c1e:	4299      	cmp	r1, r3
 8000c20:	f240 8118 	bls.w	8000e54 <__udivmoddi4+0x28c>
 8000c24:	3f02      	subs	r7, #2
 8000c26:	442b      	add	r3, r5
 8000c28:	1a5b      	subs	r3, r3, r1
 8000c2a:	b2a4      	uxth	r4, r4
 8000c2c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c30:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c38:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c3c:	45a4      	cmp	ip, r4
 8000c3e:	d909      	bls.n	8000c54 <__udivmoddi4+0x8c>
 8000c40:	192c      	adds	r4, r5, r4
 8000c42:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c46:	f080 8107 	bcs.w	8000e58 <__udivmoddi4+0x290>
 8000c4a:	45a4      	cmp	ip, r4
 8000c4c:	f240 8104 	bls.w	8000e58 <__udivmoddi4+0x290>
 8000c50:	3802      	subs	r0, #2
 8000c52:	442c      	add	r4, r5
 8000c54:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c58:	eba4 040c 	sub.w	r4, r4, ip
 8000c5c:	2700      	movs	r7, #0
 8000c5e:	b11e      	cbz	r6, 8000c68 <__udivmoddi4+0xa0>
 8000c60:	40d4      	lsrs	r4, r2
 8000c62:	2300      	movs	r3, #0
 8000c64:	e9c6 4300 	strd	r4, r3, [r6]
 8000c68:	4639      	mov	r1, r7
 8000c6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c6e:	428b      	cmp	r3, r1
 8000c70:	d909      	bls.n	8000c86 <__udivmoddi4+0xbe>
 8000c72:	2e00      	cmp	r6, #0
 8000c74:	f000 80eb 	beq.w	8000e4e <__udivmoddi4+0x286>
 8000c78:	2700      	movs	r7, #0
 8000c7a:	e9c6 0100 	strd	r0, r1, [r6]
 8000c7e:	4638      	mov	r0, r7
 8000c80:	4639      	mov	r1, r7
 8000c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c86:	fab3 f783 	clz	r7, r3
 8000c8a:	2f00      	cmp	r7, #0
 8000c8c:	d147      	bne.n	8000d1e <__udivmoddi4+0x156>
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d302      	bcc.n	8000c98 <__udivmoddi4+0xd0>
 8000c92:	4282      	cmp	r2, r0
 8000c94:	f200 80fa 	bhi.w	8000e8c <__udivmoddi4+0x2c4>
 8000c98:	1a84      	subs	r4, r0, r2
 8000c9a:	eb61 0303 	sbc.w	r3, r1, r3
 8000c9e:	2001      	movs	r0, #1
 8000ca0:	4698      	mov	r8, r3
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	d0e0      	beq.n	8000c68 <__udivmoddi4+0xa0>
 8000ca6:	e9c6 4800 	strd	r4, r8, [r6]
 8000caa:	e7dd      	b.n	8000c68 <__udivmoddi4+0xa0>
 8000cac:	b902      	cbnz	r2, 8000cb0 <__udivmoddi4+0xe8>
 8000cae:	deff      	udf	#255	; 0xff
 8000cb0:	fab2 f282 	clz	r2, r2
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f040 808f 	bne.w	8000dd8 <__udivmoddi4+0x210>
 8000cba:	1b49      	subs	r1, r1, r5
 8000cbc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cc0:	fa1f f885 	uxth.w	r8, r5
 8000cc4:	2701      	movs	r7, #1
 8000cc6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cca:	0c23      	lsrs	r3, r4, #16
 8000ccc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000cd0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cd4:	fb08 f10c 	mul.w	r1, r8, ip
 8000cd8:	4299      	cmp	r1, r3
 8000cda:	d907      	bls.n	8000cec <__udivmoddi4+0x124>
 8000cdc:	18eb      	adds	r3, r5, r3
 8000cde:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000ce2:	d202      	bcs.n	8000cea <__udivmoddi4+0x122>
 8000ce4:	4299      	cmp	r1, r3
 8000ce6:	f200 80cd 	bhi.w	8000e84 <__udivmoddi4+0x2bc>
 8000cea:	4684      	mov	ip, r0
 8000cec:	1a59      	subs	r1, r3, r1
 8000cee:	b2a3      	uxth	r3, r4
 8000cf0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cf4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000cf8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000cfc:	fb08 f800 	mul.w	r8, r8, r0
 8000d00:	45a0      	cmp	r8, r4
 8000d02:	d907      	bls.n	8000d14 <__udivmoddi4+0x14c>
 8000d04:	192c      	adds	r4, r5, r4
 8000d06:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x14a>
 8000d0c:	45a0      	cmp	r8, r4
 8000d0e:	f200 80b6 	bhi.w	8000e7e <__udivmoddi4+0x2b6>
 8000d12:	4618      	mov	r0, r3
 8000d14:	eba4 0408 	sub.w	r4, r4, r8
 8000d18:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d1c:	e79f      	b.n	8000c5e <__udivmoddi4+0x96>
 8000d1e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d22:	40bb      	lsls	r3, r7
 8000d24:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d28:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d2c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d30:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d34:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d38:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d3c:	4325      	orrs	r5, r4
 8000d3e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d42:	0c2c      	lsrs	r4, r5, #16
 8000d44:	fb08 3319 	mls	r3, r8, r9, r3
 8000d48:	fa1f fa8e 	uxth.w	sl, lr
 8000d4c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d50:	fb09 f40a 	mul.w	r4, r9, sl
 8000d54:	429c      	cmp	r4, r3
 8000d56:	fa02 f207 	lsl.w	r2, r2, r7
 8000d5a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d5e:	d90b      	bls.n	8000d78 <__udivmoddi4+0x1b0>
 8000d60:	eb1e 0303 	adds.w	r3, lr, r3
 8000d64:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000d68:	f080 8087 	bcs.w	8000e7a <__udivmoddi4+0x2b2>
 8000d6c:	429c      	cmp	r4, r3
 8000d6e:	f240 8084 	bls.w	8000e7a <__udivmoddi4+0x2b2>
 8000d72:	f1a9 0902 	sub.w	r9, r9, #2
 8000d76:	4473      	add	r3, lr
 8000d78:	1b1b      	subs	r3, r3, r4
 8000d7a:	b2ad      	uxth	r5, r5
 8000d7c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d80:	fb08 3310 	mls	r3, r8, r0, r3
 8000d84:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d88:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d8c:	45a2      	cmp	sl, r4
 8000d8e:	d908      	bls.n	8000da2 <__udivmoddi4+0x1da>
 8000d90:	eb1e 0404 	adds.w	r4, lr, r4
 8000d94:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d98:	d26b      	bcs.n	8000e72 <__udivmoddi4+0x2aa>
 8000d9a:	45a2      	cmp	sl, r4
 8000d9c:	d969      	bls.n	8000e72 <__udivmoddi4+0x2aa>
 8000d9e:	3802      	subs	r0, #2
 8000da0:	4474      	add	r4, lr
 8000da2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000da6:	fba0 8902 	umull	r8, r9, r0, r2
 8000daa:	eba4 040a 	sub.w	r4, r4, sl
 8000dae:	454c      	cmp	r4, r9
 8000db0:	46c2      	mov	sl, r8
 8000db2:	464b      	mov	r3, r9
 8000db4:	d354      	bcc.n	8000e60 <__udivmoddi4+0x298>
 8000db6:	d051      	beq.n	8000e5c <__udivmoddi4+0x294>
 8000db8:	2e00      	cmp	r6, #0
 8000dba:	d069      	beq.n	8000e90 <__udivmoddi4+0x2c8>
 8000dbc:	ebb1 050a 	subs.w	r5, r1, sl
 8000dc0:	eb64 0403 	sbc.w	r4, r4, r3
 8000dc4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000dc8:	40fd      	lsrs	r5, r7
 8000dca:	40fc      	lsrs	r4, r7
 8000dcc:	ea4c 0505 	orr.w	r5, ip, r5
 8000dd0:	e9c6 5400 	strd	r5, r4, [r6]
 8000dd4:	2700      	movs	r7, #0
 8000dd6:	e747      	b.n	8000c68 <__udivmoddi4+0xa0>
 8000dd8:	f1c2 0320 	rsb	r3, r2, #32
 8000ddc:	fa20 f703 	lsr.w	r7, r0, r3
 8000de0:	4095      	lsls	r5, r2
 8000de2:	fa01 f002 	lsl.w	r0, r1, r2
 8000de6:	fa21 f303 	lsr.w	r3, r1, r3
 8000dea:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dee:	4338      	orrs	r0, r7
 8000df0:	0c01      	lsrs	r1, r0, #16
 8000df2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000df6:	fa1f f885 	uxth.w	r8, r5
 8000dfa:	fb0e 3317 	mls	r3, lr, r7, r3
 8000dfe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e02:	fb07 f308 	mul.w	r3, r7, r8
 8000e06:	428b      	cmp	r3, r1
 8000e08:	fa04 f402 	lsl.w	r4, r4, r2
 8000e0c:	d907      	bls.n	8000e1e <__udivmoddi4+0x256>
 8000e0e:	1869      	adds	r1, r5, r1
 8000e10:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000e14:	d22f      	bcs.n	8000e76 <__udivmoddi4+0x2ae>
 8000e16:	428b      	cmp	r3, r1
 8000e18:	d92d      	bls.n	8000e76 <__udivmoddi4+0x2ae>
 8000e1a:	3f02      	subs	r7, #2
 8000e1c:	4429      	add	r1, r5
 8000e1e:	1acb      	subs	r3, r1, r3
 8000e20:	b281      	uxth	r1, r0
 8000e22:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e26:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e2a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e2e:	fb00 f308 	mul.w	r3, r0, r8
 8000e32:	428b      	cmp	r3, r1
 8000e34:	d907      	bls.n	8000e46 <__udivmoddi4+0x27e>
 8000e36:	1869      	adds	r1, r5, r1
 8000e38:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000e3c:	d217      	bcs.n	8000e6e <__udivmoddi4+0x2a6>
 8000e3e:	428b      	cmp	r3, r1
 8000e40:	d915      	bls.n	8000e6e <__udivmoddi4+0x2a6>
 8000e42:	3802      	subs	r0, #2
 8000e44:	4429      	add	r1, r5
 8000e46:	1ac9      	subs	r1, r1, r3
 8000e48:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e4c:	e73b      	b.n	8000cc6 <__udivmoddi4+0xfe>
 8000e4e:	4637      	mov	r7, r6
 8000e50:	4630      	mov	r0, r6
 8000e52:	e709      	b.n	8000c68 <__udivmoddi4+0xa0>
 8000e54:	4607      	mov	r7, r0
 8000e56:	e6e7      	b.n	8000c28 <__udivmoddi4+0x60>
 8000e58:	4618      	mov	r0, r3
 8000e5a:	e6fb      	b.n	8000c54 <__udivmoddi4+0x8c>
 8000e5c:	4541      	cmp	r1, r8
 8000e5e:	d2ab      	bcs.n	8000db8 <__udivmoddi4+0x1f0>
 8000e60:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e64:	eb69 020e 	sbc.w	r2, r9, lr
 8000e68:	3801      	subs	r0, #1
 8000e6a:	4613      	mov	r3, r2
 8000e6c:	e7a4      	b.n	8000db8 <__udivmoddi4+0x1f0>
 8000e6e:	4660      	mov	r0, ip
 8000e70:	e7e9      	b.n	8000e46 <__udivmoddi4+0x27e>
 8000e72:	4618      	mov	r0, r3
 8000e74:	e795      	b.n	8000da2 <__udivmoddi4+0x1da>
 8000e76:	4667      	mov	r7, ip
 8000e78:	e7d1      	b.n	8000e1e <__udivmoddi4+0x256>
 8000e7a:	4681      	mov	r9, r0
 8000e7c:	e77c      	b.n	8000d78 <__udivmoddi4+0x1b0>
 8000e7e:	3802      	subs	r0, #2
 8000e80:	442c      	add	r4, r5
 8000e82:	e747      	b.n	8000d14 <__udivmoddi4+0x14c>
 8000e84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e88:	442b      	add	r3, r5
 8000e8a:	e72f      	b.n	8000cec <__udivmoddi4+0x124>
 8000e8c:	4638      	mov	r0, r7
 8000e8e:	e708      	b.n	8000ca2 <__udivmoddi4+0xda>
 8000e90:	4637      	mov	r7, r6
 8000e92:	e6e9      	b.n	8000c68 <__udivmoddi4+0xa0>

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <HAL_CAN_RxFifo0MsgPendingCallback>:

 static uint32_t this_device = 1;
 static CAN_HandleTypeDef can_h;

 void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *_hcan)
 {
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b08e      	sub	sp, #56	; 0x38
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
	 // ISR
	 CAN_RxHeaderTypeDef header;
	 canbus_frame_t can_frame;
	 HAL_CAN_GetRxMessage(_hcan, 0, &header, can_frame.data);
 8000ea0:	f107 030c 	add.w	r3, r7, #12
 8000ea4:	3305      	adds	r3, #5
 8000ea6:	f107 021c 	add.w	r2, r7, #28
 8000eaa:	2100      	movs	r1, #0
 8000eac:	6878      	ldr	r0, [r7, #4]
 8000eae:	f004 f8b6 	bl	800501e <HAL_CAN_GetRxMessage>
	 can_frame.id = header.StdId;
 8000eb2:	69fb      	ldr	r3, [r7, #28]
 8000eb4:	60fb      	str	r3, [r7, #12]
	 can_frame.length = header.DLC;
 8000eb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000eb8:	b2db      	uxtb	r3, r3
 8000eba:	743b      	strb	r3, [r7, #16]
	 add_can_frame_to_rx_queue_from_isr(can_frame);
 8000ebc:	f107 030c 	add.w	r3, r7, #12
 8000ec0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000ec2:	f000 fc9f 	bl	8001804 <add_can_frame_to_rx_queue_from_isr>
 }
 8000ec6:	bf00      	nop
 8000ec8:	3738      	adds	r7, #56	; 0x38
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}
	...

08000ed0 <canbus_task_init>:

void canbus_task_init(CAN_HandleTypeDef can_handle)
{
 8000ed0:	b084      	sub	sp, #16
 8000ed2:	b5b0      	push	{r4, r5, r7, lr}
 8000ed4:	b08a      	sub	sp, #40	; 0x28
 8000ed6:	af00      	add	r7, sp, #0
 8000ed8:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8000edc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	this_device = (((HAL_GPIO_ReadPin(INDEX1_GPIO_Port, INDEX1_Pin) == GPIO_PIN_SET) ? 0 : 1) << 0);
 8000ee0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ee4:	4842      	ldr	r0, [pc, #264]	; (8000ff0 <canbus_task_init+0x120>)
 8000ee6:	f004 fe99 	bl	8005c1c <HAL_GPIO_ReadPin>
 8000eea:	4603      	mov	r3, r0
 8000eec:	2b01      	cmp	r3, #1
 8000eee:	bf14      	ite	ne
 8000ef0:	2301      	movne	r3, #1
 8000ef2:	2300      	moveq	r3, #0
 8000ef4:	b2db      	uxtb	r3, r3
 8000ef6:	461a      	mov	r2, r3
 8000ef8:	4b3e      	ldr	r3, [pc, #248]	; (8000ff4 <canbus_task_init+0x124>)
 8000efa:	601a      	str	r2, [r3, #0]
	this_device = (((HAL_GPIO_ReadPin(INDEX2_GPIO_Port, INDEX2_Pin) == GPIO_PIN_SET) ? 0 : 1) << 1);
 8000efc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f00:	483b      	ldr	r0, [pc, #236]	; (8000ff0 <canbus_task_init+0x120>)
 8000f02:	f004 fe8b 	bl	8005c1c <HAL_GPIO_ReadPin>
 8000f06:	4603      	mov	r3, r0
 8000f08:	2b01      	cmp	r3, #1
 8000f0a:	d001      	beq.n	8000f10 <canbus_task_init+0x40>
 8000f0c:	2302      	movs	r3, #2
 8000f0e:	e000      	b.n	8000f12 <canbus_task_init+0x42>
 8000f10:	2300      	movs	r3, #0
 8000f12:	4a38      	ldr	r2, [pc, #224]	; (8000ff4 <canbus_task_init+0x124>)
 8000f14:	6013      	str	r3, [r2, #0]
	this_device = (((HAL_GPIO_ReadPin(INDEX3_GPIO_Port, INDEX3_Pin) == GPIO_PIN_SET) ? 0 : 1) << 2);
 8000f16:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f1a:	4837      	ldr	r0, [pc, #220]	; (8000ff8 <canbus_task_init+0x128>)
 8000f1c:	f004 fe7e 	bl	8005c1c <HAL_GPIO_ReadPin>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b01      	cmp	r3, #1
 8000f24:	d001      	beq.n	8000f2a <canbus_task_init+0x5a>
 8000f26:	2304      	movs	r3, #4
 8000f28:	e000      	b.n	8000f2c <canbus_task_init+0x5c>
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	4a31      	ldr	r2, [pc, #196]	; (8000ff4 <canbus_task_init+0x124>)
 8000f2e:	6013      	str	r3, [r2, #0]
	this_device += 1; // Always offset by 1, the main controller is 0
 8000f30:	4b30      	ldr	r3, [pc, #192]	; (8000ff4 <canbus_task_init+0x124>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	3301      	adds	r3, #1
 8000f36:	4a2f      	ldr	r2, [pc, #188]	; (8000ff4 <canbus_task_init+0x124>)
 8000f38:	6013      	str	r3, [r2, #0]

	canbus_queue_set = xQueueCreateSet( 2 * CAN_QUEUE_LENGTH );
 8000f3a:	201e      	movs	r0, #30
 8000f3c:	f007 fab6 	bl	80084ac <xQueueCreateSet>
 8000f40:	4602      	mov	r2, r0
 8000f42:	4b2e      	ldr	r3, [pc, #184]	; (8000ffc <canbus_task_init+0x12c>)
 8000f44:	601a      	str	r2, [r3, #0]
	canbus_rx_queue = xQueueCreate( CAN_QUEUE_LENGTH, sizeof(canbus_frame_t) );
 8000f46:	2200      	movs	r2, #0
 8000f48:	2110      	movs	r1, #16
 8000f4a:	200f      	movs	r0, #15
 8000f4c:	f006 fe39 	bl	8007bc2 <xQueueGenericCreate>
 8000f50:	4602      	mov	r2, r0
 8000f52:	4b2b      	ldr	r3, [pc, #172]	; (8001000 <canbus_task_init+0x130>)
 8000f54:	601a      	str	r2, [r3, #0]
	canbus_tx_queue = xQueueCreate( CAN_QUEUE_LENGTH, sizeof(canbus_frame_t) );
 8000f56:	2200      	movs	r2, #0
 8000f58:	2110      	movs	r1, #16
 8000f5a:	200f      	movs	r0, #15
 8000f5c:	f006 fe31 	bl	8007bc2 <xQueueGenericCreate>
 8000f60:	4602      	mov	r2, r0
 8000f62:	4b28      	ldr	r3, [pc, #160]	; (8001004 <canbus_task_init+0x134>)
 8000f64:	601a      	str	r2, [r3, #0]

	xQueueAddToSet( canbus_rx_queue, canbus_queue_set );
 8000f66:	4b26      	ldr	r3, [pc, #152]	; (8001000 <canbus_task_init+0x130>)
 8000f68:	681a      	ldr	r2, [r3, #0]
 8000f6a:	4b24      	ldr	r3, [pc, #144]	; (8000ffc <canbus_task_init+0x12c>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	4619      	mov	r1, r3
 8000f70:	4610      	mov	r0, r2
 8000f72:	f007 faaa 	bl	80084ca <xQueueAddToSet>
	xQueueAddToSet( canbus_tx_queue, canbus_queue_set );
 8000f76:	4b23      	ldr	r3, [pc, #140]	; (8001004 <canbus_task_init+0x134>)
 8000f78:	681a      	ldr	r2, [r3, #0]
 8000f7a:	4b20      	ldr	r3, [pc, #128]	; (8000ffc <canbus_task_init+0x12c>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	4619      	mov	r1, r3
 8000f80:	4610      	mov	r0, r2
 8000f82:	f007 faa2 	bl	80084ca <xQueueAddToSet>

	can_h = can_handle;
 8000f86:	4b20      	ldr	r3, [pc, #128]	; (8001008 <canbus_task_init+0x138>)
 8000f88:	461c      	mov	r4, r3
 8000f8a:	f107 0538 	add.w	r5, r7, #56	; 0x38
 8000f8e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f90:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f92:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f94:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f96:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000f9a:	e884 0003 	stmia.w	r4, {r0, r1}

	CAN_FilterTypeDef sFilterConfig;
	sFilterConfig.FilterFIFOAssignment=CAN_FILTER_FIFO0;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterIdHigh=0;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow=0;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh=0;
 8000faa:	2300      	movs	r3, #0
 8000fac:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow=0;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterScale=CAN_FILTERSCALE_32BIT; //set filter scale
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterActivation=ENABLE;
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	623b      	str	r3, [r7, #32]

	HAL_CAN_ConfigFilter(&can_h, &sFilterConfig); //configure CAN filter
 8000fba:	463b      	mov	r3, r7
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	4812      	ldr	r0, [pc, #72]	; (8001008 <canbus_task_init+0x138>)
 8000fc0:	f003 fe2e 	bl	8004c20 <HAL_CAN_ConfigFilter>

	HAL_CAN_Start(&can_h);
 8000fc4:	4810      	ldr	r0, [pc, #64]	; (8001008 <canbus_task_init+0x138>)
 8000fc6:	f003 ff0b 	bl	8004de0 <HAL_CAN_Start>

	HAL_CAN_ActivateNotification(&can_h, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000fca:	2102      	movs	r1, #2
 8000fcc:	480e      	ldr	r0, [pc, #56]	; (8001008 <canbus_task_init+0x138>)
 8000fce:	f004 f938 	bl	8005242 <HAL_CAN_ActivateNotification>
	HAL_CAN_ActivateNotification(&can_h, CAN_IT_RX_FIFO1_MSG_PENDING );
 8000fd2:	2110      	movs	r1, #16
 8000fd4:	480c      	ldr	r0, [pc, #48]	; (8001008 <canbus_task_init+0x138>)
 8000fd6:	f004 f934 	bl	8005242 <HAL_CAN_ActivateNotification>
	HAL_CAN_ActivateNotification(&can_h, CAN_IT_TX_MAILBOX_EMPTY);
 8000fda:	2101      	movs	r1, #1
 8000fdc:	480a      	ldr	r0, [pc, #40]	; (8001008 <canbus_task_init+0x138>)
 8000fde:	f004 f930 	bl	8005242 <HAL_CAN_ActivateNotification>
}
 8000fe2:	bf00      	nop
 8000fe4:	3728      	adds	r7, #40	; 0x28
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8000fec:	b004      	add	sp, #16
 8000fee:	4770      	bx	lr
 8000ff0:	40020800 	.word	0x40020800
 8000ff4:	20000000 	.word	0x20000000
 8000ff8:	40020c00 	.word	0x40020c00
 8000ffc:	200000b0 	.word	0x200000b0
 8001000:	200000a8 	.word	0x200000a8
 8001004:	200000ac 	.word	0x200000ac
 8001008:	200000b4 	.word	0x200000b4
 800100c:	00000000 	.word	0x00000000

08001010 <canbus_task>:

void canbus_task(void)
{
 8001010:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001012:	b0b1      	sub	sp, #196	; 0xc4
 8001014:	af00      	add	r7, sp, #0
	QueueSetMemberHandle_t xActivatedMember;
	canbus_frame_t can_frame;

	xActivatedMember = xQueueSelectFromSet( canbus_queue_set, portMAX_DELAY);
 8001016:	4bb0      	ldr	r3, [pc, #704]	; (80012d8 <canbus_task+0x2c8>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800101e:	4618      	mov	r0, r3
 8001020:	f007 fa74 	bl	800850c <xQueueSelectFromSet>
 8001024:	f8c7 00b0 	str.w	r0, [r7, #176]	; 0xb0

	if(xActivatedMember == canbus_rx_queue)
 8001028:	4bac      	ldr	r3, [pc, #688]	; (80012dc <canbus_task+0x2cc>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8001030:	429a      	cmp	r2, r3
 8001032:	f040 8399 	bne.w	8001768 <canbus_task+0x758>
	{
		xQueueReceive( xActivatedMember, &can_frame, 0 );
 8001036:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800103a:	2200      	movs	r2, #0
 800103c:	4619      	mov	r1, r3
 800103e:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 8001042:	f006 ffdd 	bl	8008000 <xQueueReceive>
		can_message_id_t msg;
		msg.raw_id = can_frame.id;
 8001046:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001048:	65bb      	str	r3, [r7, #88]	; 0x58
		unpack_can_message(&msg);
 800104a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800104e:	4618      	mov	r0, r3
 8001050:	f009 fb5c 	bl	800a70c <unpack_can_message>

		if(msg.can_device == this_device)
 8001054:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8001056:	4ba2      	ldr	r3, [pc, #648]	; (80012e0 <canbus_task+0x2d0>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	429a      	cmp	r2, r3
 800105c:	f040 83ac 	bne.w	80017b8 <canbus_task+0x7a8>
		{
			if(msg.can_msg_type == CAN_MSG_TYPE_CMD)
 8001060:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001062:	2b00      	cmp	r3, #0
 8001064:	f040 83a8 	bne.w	80017b8 <canbus_task+0x7a8>
			{
				if(msg.can_class == CAN_MSG_CLASS_CMD_CONTROL)
 8001068:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800106a:	2b00      	cmp	r3, #0
 800106c:	f040 813a 	bne.w	80012e4 <canbus_task+0x2d4>
				{
					if(msg.can_index == CAN_MSG_INDEX_CMD_POSITION)
 8001070:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001072:	2b00      	cmp	r3, #0
 8001074:	d11c      	bne.n	80010b0 <canbus_task+0xa0>
					{
						uint8_t motor_index = 0;
 8001076:	2300      	movs	r3, #0
 8001078:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
						float position = 0;
 800107c:	f04f 0300 	mov.w	r3, #0
 8001080:	657b      	str	r3, [r7, #84]	; 0x54
						motor_index = can_frame.data[0];
 8001082:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 8001086:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
						memcpy(&position, &can_frame.data[1], 4);
 800108a:	f8d7 3072 	ldr.w	r3, [r7, #114]	; 0x72
 800108e:	657b      	str	r3, [r7, #84]	; 0x54
						set_control_mode(POSITION, motor_index);
 8001090:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8001094:	4619      	mov	r1, r3
 8001096:	2000      	movs	r0, #0
 8001098:	f002 f862 	bl	8003160 <set_control_mode>
						set_motor_position(position, motor_index);
 800109c:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80010a0:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 80010a4:	4618      	mov	r0, r3
 80010a6:	eeb0 0a67 	vmov.f32	s0, s15
 80010aa:	f002 f871 	bl	8003190 <set_motor_position>
			header.TransmitGlobalTime = DISABLE;
			uint32_t mailbox = 0;
			HAL_CAN_AddTxMessage(&can_h, &header, can_frame.data, &mailbox);
		}
	}
}
 80010ae:	e383      	b.n	80017b8 <canbus_task+0x7a8>
					else if(msg.can_index == CAN_MSG_INDEX_CMD_SPEED)
 80010b0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80010b2:	2b01      	cmp	r3, #1
 80010b4:	d119      	bne.n	80010ea <canbus_task+0xda>
						uint8_t motor_index = 0;
 80010b6:	2300      	movs	r3, #0
 80010b8:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
						int32_t speed = 0;
 80010bc:	2300      	movs	r3, #0
 80010be:	653b      	str	r3, [r7, #80]	; 0x50
						motor_index = can_frame.data[0];
 80010c0:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 80010c4:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
						memcpy(&speed, &can_frame.data[1], 4);
 80010c8:	f8d7 3072 	ldr.w	r3, [r7, #114]	; 0x72
 80010cc:	653b      	str	r3, [r7, #80]	; 0x50
						set_control_mode(SPEED, motor_index);
 80010ce:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 80010d2:	4619      	mov	r1, r3
 80010d4:	2001      	movs	r0, #1
 80010d6:	f002 f843 	bl	8003160 <set_control_mode>
						set_motor_speed(speed, motor_index);
 80010da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80010dc:	f897 2080 	ldrb.w	r2, [r7, #128]	; 0x80
 80010e0:	4611      	mov	r1, r2
 80010e2:	4618      	mov	r0, r3
 80010e4:	f002 f8ea 	bl	80032bc <set_motor_speed>
}
 80010e8:	e366      	b.n	80017b8 <canbus_task+0x7a8>
					else if(msg.can_index == CAN_MSG_INDEX_CMD_DUTY)
 80010ea:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80010ec:	2b04      	cmp	r3, #4
 80010ee:	d11c      	bne.n	800112a <canbus_task+0x11a>
						uint8_t motor_index = 0;
 80010f0:	2300      	movs	r3, #0
 80010f2:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
						float duty = 0;
 80010f6:	f04f 0300 	mov.w	r3, #0
 80010fa:	64fb      	str	r3, [r7, #76]	; 0x4c
						motor_index = can_frame.data[0];
 80010fc:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 8001100:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
						memcpy(&duty, &can_frame.data[1], 4);
 8001104:	f8d7 3072 	ldr.w	r3, [r7, #114]	; 0x72
 8001108:	64fb      	str	r3, [r7, #76]	; 0x4c
						set_control_mode(DUTY, motor_index);
 800110a:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800110e:	4619      	mov	r1, r3
 8001110:	2003      	movs	r0, #3
 8001112:	f002 f825 	bl	8003160 <set_control_mode>
						set_motor_duty(duty, motor_index);
 8001116:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800111a:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800111e:	4618      	mov	r0, r3
 8001120:	eeb0 0a67 	vmov.f32	s0, s15
 8001124:	f002 f8e6 	bl	80032f4 <set_motor_duty>
}
 8001128:	e346      	b.n	80017b8 <canbus_task+0x7a8>
					else if(msg.can_index == CAN_MSG_INDEX_CMD_PRIMITIVE)
 800112a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800112c:	2b03      	cmp	r3, #3
 800112e:	d164      	bne.n	80011fa <canbus_task+0x1ea>
						int16_t tau_ms = 0;
 8001130:	2300      	movs	r3, #0
 8001132:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
						int16_t t_offset_ms = 0;
 8001136:	2300      	movs	r3, #0
 8001138:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
						uint8_t primitive_index = can_frame.data[0];
 800113c:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 8001140:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84
						if(primitive_index < NUMBER_PRIMITIVES)
 8001144:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 8001148:	2b07      	cmp	r3, #7
 800114a:	f200 8335 	bhi.w	80017b8 <canbus_task+0x7a8>
							memcpy(&tau_ms, &can_frame.data[1], 2);
 800114e:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8001152:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
							memcpy(&t_offset_ms, &can_frame.data[3], 2);
 8001156:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 800115a:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
							uint8_t invert = can_frame.data[5];
 800115e:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8001162:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
							uint8_t time_reverse = can_frame.data[6];
 8001166:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800116a:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
							motion_primitive_set_index(primitive_index);
 800116e:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 8001172:	4618      	mov	r0, r3
 8001174:	f00a fca0 	bl	800bab8 <motion_primitive_set_index>
							motion_primitive_set_timing(primitive_index, (float) tau_ms * 0.001, (float) t_offset_ms * 0.001, invert, time_reverse);
 8001178:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 800117c:	ee07 3a90 	vmov	s15, r3
 8001180:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001184:	ee17 0a90 	vmov	r0, s15
 8001188:	f7ff f986 	bl	8000498 <__aeabi_f2d>
 800118c:	a350      	add	r3, pc, #320	; (adr r3, 80012d0 <canbus_task+0x2c0>)
 800118e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001192:	f7ff f9d9 	bl	8000548 <__aeabi_dmul>
 8001196:	4603      	mov	r3, r0
 8001198:	460c      	mov	r4, r1
 800119a:	4618      	mov	r0, r3
 800119c:	4621      	mov	r1, r4
 800119e:	f7ff fcab 	bl	8000af8 <__aeabi_d2f>
 80011a2:	4605      	mov	r5, r0
 80011a4:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	; 0x48
 80011a8:	ee07 3a90 	vmov	s15, r3
 80011ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011b0:	ee17 0a90 	vmov	r0, s15
 80011b4:	f7ff f970 	bl	8000498 <__aeabi_f2d>
 80011b8:	a345      	add	r3, pc, #276	; (adr r3, 80012d0 <canbus_task+0x2c0>)
 80011ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011be:	f7ff f9c3 	bl	8000548 <__aeabi_dmul>
 80011c2:	4603      	mov	r3, r0
 80011c4:	460c      	mov	r4, r1
 80011c6:	4618      	mov	r0, r3
 80011c8:	4621      	mov	r1, r4
 80011ca:	f7ff fc95 	bl	8000af8 <__aeabi_d2f>
 80011ce:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 80011d2:	f897 1083 	ldrb.w	r1, [r7, #131]	; 0x83
 80011d6:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 80011da:	ee00 0a90 	vmov	s1, r0
 80011de:	ee00 5a10 	vmov	s0, r5
 80011e2:	4618      	mov	r0, r3
 80011e4:	f00a fc7c 	bl	800bae0 <motion_primitive_set_timing>
							set_control_mode(PRIMITIVE, 0);
 80011e8:	2100      	movs	r1, #0
 80011ea:	2004      	movs	r0, #4
 80011ec:	f001 ffb8 	bl	8003160 <set_control_mode>
							set_control_mode(PRIMITIVE, 1);
 80011f0:	2101      	movs	r1, #1
 80011f2:	2004      	movs	r0, #4
 80011f4:	f001 ffb4 	bl	8003160 <set_control_mode>
}
 80011f8:	e2de      	b.n	80017b8 <canbus_task+0x7a8>
					else if(msg.can_index == CAN_MSG_INDEX_CMD_PROPRIOCEPTIVE_PRIMITIVE)
 80011fa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80011fc:	2b05      	cmp	r3, #5
 80011fe:	f040 82db 	bne.w	80017b8 <canbus_task+0x7a8>
						int16_t tau_ms = 0;
 8001202:	2300      	movs	r3, #0
 8001204:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
						int16_t t_offset_ms = 0;
 8001208:	2300      	movs	r3, #0
 800120a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
						uint8_t primitive_index = can_frame.data[0];
 800120e:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 8001212:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
						if(primitive_index < NUMBER_PRIMITIVES)
 8001216:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800121a:	2b07      	cmp	r3, #7
 800121c:	f200 82cc 	bhi.w	80017b8 <canbus_task+0x7a8>
							memcpy(&tau_ms, &can_frame.data[1], 2);
 8001220:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8001224:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
							memcpy(&t_offset_ms, &can_frame.data[3], 2);
 8001228:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 800122c:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
							uint8_t invert = can_frame.data[5];
 8001230:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8001234:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
							uint8_t time_reverse = can_frame.data[6];
 8001238:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800123c:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
							motion_primitive_set_index(primitive_index);
 8001240:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8001244:	4618      	mov	r0, r3
 8001246:	f00a fc37 	bl	800bab8 <motion_primitive_set_index>
							motion_primitive_set_timing(primitive_index, (float) tau_ms * 0.001, (float) t_offset_ms * 0.001, invert, time_reverse);
 800124a:	f9b7 3046 	ldrsh.w	r3, [r7, #70]	; 0x46
 800124e:	ee07 3a90 	vmov	s15, r3
 8001252:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001256:	ee17 0a90 	vmov	r0, s15
 800125a:	f7ff f91d 	bl	8000498 <__aeabi_f2d>
 800125e:	a31c      	add	r3, pc, #112	; (adr r3, 80012d0 <canbus_task+0x2c0>)
 8001260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001264:	f7ff f970 	bl	8000548 <__aeabi_dmul>
 8001268:	4603      	mov	r3, r0
 800126a:	460c      	mov	r4, r1
 800126c:	4618      	mov	r0, r3
 800126e:	4621      	mov	r1, r4
 8001270:	f7ff fc42 	bl	8000af8 <__aeabi_d2f>
 8001274:	4605      	mov	r5, r0
 8001276:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	; 0x44
 800127a:	ee07 3a90 	vmov	s15, r3
 800127e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001282:	ee17 0a90 	vmov	r0, s15
 8001286:	f7ff f907 	bl	8000498 <__aeabi_f2d>
 800128a:	a311      	add	r3, pc, #68	; (adr r3, 80012d0 <canbus_task+0x2c0>)
 800128c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001290:	f7ff f95a 	bl	8000548 <__aeabi_dmul>
 8001294:	4603      	mov	r3, r0
 8001296:	460c      	mov	r4, r1
 8001298:	4618      	mov	r0, r3
 800129a:	4621      	mov	r1, r4
 800129c:	f7ff fc2c 	bl	8000af8 <__aeabi_d2f>
 80012a0:	f897 2085 	ldrb.w	r2, [r7, #133]	; 0x85
 80012a4:	f897 1086 	ldrb.w	r1, [r7, #134]	; 0x86
 80012a8:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 80012ac:	ee00 0a90 	vmov	s1, r0
 80012b0:	ee00 5a10 	vmov	s0, r5
 80012b4:	4618      	mov	r0, r3
 80012b6:	f00a fc13 	bl	800bae0 <motion_primitive_set_timing>
							set_control_mode(PROPRIOCEPTIVE_PRIMITIVE, 0);
 80012ba:	2100      	movs	r1, #0
 80012bc:	2005      	movs	r0, #5
 80012be:	f001 ff4f 	bl	8003160 <set_control_mode>
							set_control_mode(PROPRIOCEPTIVE_PRIMITIVE, 1);
 80012c2:	2101      	movs	r1, #1
 80012c4:	2005      	movs	r0, #5
 80012c6:	f001 ff4b 	bl	8003160 <set_control_mode>
}
 80012ca:	e275      	b.n	80017b8 <canbus_task+0x7a8>
 80012cc:	f3af 8000 	nop.w
 80012d0:	d2f1a9fc 	.word	0xd2f1a9fc
 80012d4:	3f50624d 	.word	0x3f50624d
 80012d8:	200000b0 	.word	0x200000b0
 80012dc:	200000a8 	.word	0x200000a8
 80012e0:	20000000 	.word	0x20000000
				else if(msg.can_class == CAN_MSG_CLASS_CMD_SET_PARAM)
 80012e4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80012e6:	2b02      	cmp	r3, #2
 80012e8:	f040 8223 	bne.w	8001732 <canbus_task+0x722>
					if(msg.can_index == CAN_MSG_INDEX_CMD_PARAM_PRIM_SCALE)
 80012ec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d165      	bne.n	80013be <canbus_task+0x3ae>
						uint8_t primitive_index = can_frame.data[0];
 80012f2:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 80012f6:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93
						memcpy(&x_off, &can_frame.data[1], 1);
 80012fa:	f897 3072 	ldrb.w	r3, [r7, #114]	; 0x72
 80012fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
						memcpy(&y_off, &can_frame.data[2], 1);
 8001302:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 8001306:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
						float x_scale = 0.01 *  can_frame.data[3];
 800130a:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 800130e:	4618      	mov	r0, r3
 8001310:	f7ff f8b0 	bl	8000474 <__aeabi_i2d>
 8001314:	f20f 43c4 	addw	r3, pc, #1220	; 0x4c4
 8001318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800131c:	f7ff f914 	bl	8000548 <__aeabi_dmul>
 8001320:	4603      	mov	r3, r0
 8001322:	460c      	mov	r4, r1
 8001324:	4618      	mov	r0, r3
 8001326:	4621      	mov	r1, r4
 8001328:	f7ff fbe6 	bl	8000af8 <__aeabi_d2f>
 800132c:	4603      	mov	r3, r0
 800132e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
						float y_scale = 0.01 *  can_frame.data[4];
 8001332:	f897 3075 	ldrb.w	r3, [r7, #117]	; 0x75
 8001336:	4618      	mov	r0, r3
 8001338:	f7ff f89c 	bl	8000474 <__aeabi_i2d>
 800133c:	f20f 439c 	addw	r3, pc, #1180	; 0x49c
 8001340:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001344:	f7ff f900 	bl	8000548 <__aeabi_dmul>
 8001348:	4603      	mov	r3, r0
 800134a:	460c      	mov	r4, r1
 800134c:	4618      	mov	r0, r3
 800134e:	4621      	mov	r1, r4
 8001350:	f7ff fbd2 	bl	8000af8 <__aeabi_d2f>
 8001354:	4603      	mov	r3, r0
 8001356:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
						motion_primitive_set_scaling(primitive_index, 0.001*x_off,0.001*y_off, x_scale, y_scale);
 800135a:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
 800135e:	4618      	mov	r0, r3
 8001360:	f7ff f888 	bl	8000474 <__aeabi_i2d>
 8001364:	f20f 4358 	addw	r3, pc, #1112	; 0x458
 8001368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800136c:	f7ff f8ec 	bl	8000548 <__aeabi_dmul>
 8001370:	4603      	mov	r3, r0
 8001372:	460c      	mov	r4, r1
 8001374:	4618      	mov	r0, r3
 8001376:	4621      	mov	r1, r4
 8001378:	f7ff fbbe 	bl	8000af8 <__aeabi_d2f>
 800137c:	4605      	mov	r5, r0
 800137e:	f997 3042 	ldrsb.w	r3, [r7, #66]	; 0x42
 8001382:	4618      	mov	r0, r3
 8001384:	f7ff f876 	bl	8000474 <__aeabi_i2d>
 8001388:	f20f 4334 	addw	r3, pc, #1076	; 0x434
 800138c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001390:	f7ff f8da 	bl	8000548 <__aeabi_dmul>
 8001394:	4603      	mov	r3, r0
 8001396:	460c      	mov	r4, r1
 8001398:	4618      	mov	r0, r3
 800139a:	4621      	mov	r1, r4
 800139c:	f7ff fbac 	bl	8000af8 <__aeabi_d2f>
 80013a0:	4602      	mov	r2, r0
 80013a2:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 80013a6:	edd7 1a22 	vldr	s3, [r7, #136]	; 0x88
 80013aa:	ed97 1a23 	vldr	s2, [r7, #140]	; 0x8c
 80013ae:	ee00 2a90 	vmov	s1, r2
 80013b2:	ee00 5a10 	vmov	s0, r5
 80013b6:	4618      	mov	r0, r3
 80013b8:	f00a fbd0 	bl	800bb5c <motion_primitive_set_scaling>
}
 80013bc:	e1fc      	b.n	80017b8 <canbus_task+0x7a8>
					} else if(msg.can_index == CAN_MSG_INDEX_CMD_PARAM_PD_MINMAX)
 80013be:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80013c0:	2b01      	cmp	r3, #1
 80013c2:	f040 80dc 	bne.w	800157e <canbus_task+0x56e>
						uint8_t index_type = can_frame.data[0];
 80013c6:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 80013ca:	f887 30a2 	strb.w	r3, [r7, #162]	; 0xa2
						uint8_t index = (index_type & 0x01);
 80013ce:	f897 30a2 	ldrb.w	r3, [r7, #162]	; 0xa2
 80013d2:	f003 0301 	and.w	r3, r3, #1
 80013d6:	f887 30a1 	strb.w	r3, [r7, #161]	; 0xa1
						uint8_t ctrl_type = ((index_type & 0x06) >> 0x01);
 80013da:	f897 30a2 	ldrb.w	r3, [r7, #162]	; 0xa2
 80013de:	105b      	asrs	r3, r3, #1
 80013e0:	b2db      	uxtb	r3, r3
 80013e2:	f003 0303 	and.w	r3, r3, #3
 80013e6:	f887 30a0 	strb.w	r3, [r7, #160]	; 0xa0
						memcpy(&kp_temp, &can_frame.data[1], 2);
 80013ea:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 80013ee:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
						memcpy(&kd_temp, &can_frame.data[3], 2);
 80013f2:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 80013f6:	87fb      	strh	r3, [r7, #62]	; 0x3e
						uint8_t speed_filt_pct = can_frame.data[5];
 80013f8:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 80013fc:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
						uint8_t cmd_max_pct = can_frame.data[6];
 8001400:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8001404:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
						uint8_t cmd_min_pct = can_frame.data[7];
 8001408:	f897 3078 	ldrb.w	r3, [r7, #120]	; 0x78
 800140c:	f887 309d 	strb.w	r3, [r7, #157]	; 0x9d
						float kp = kp_temp * 0.01;
 8001410:	f9b7 3040 	ldrsh.w	r3, [r7, #64]	; 0x40
 8001414:	4618      	mov	r0, r3
 8001416:	f7ff f82d 	bl	8000474 <__aeabi_i2d>
 800141a:	a3f0      	add	r3, pc, #960	; (adr r3, 80017dc <canbus_task+0x7cc>)
 800141c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001420:	f7ff f892 	bl	8000548 <__aeabi_dmul>
 8001424:	4603      	mov	r3, r0
 8001426:	460c      	mov	r4, r1
 8001428:	4618      	mov	r0, r3
 800142a:	4621      	mov	r1, r4
 800142c:	f7ff fb64 	bl	8000af8 <__aeabi_d2f>
 8001430:	4603      	mov	r3, r0
 8001432:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
						float kd = kd_temp * 1.0;
 8001436:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	; 0x3e
 800143a:	4618      	mov	r0, r3
 800143c:	f7ff f81a 	bl	8000474 <__aeabi_i2d>
 8001440:	4603      	mov	r3, r0
 8001442:	460c      	mov	r4, r1
 8001444:	4618      	mov	r0, r3
 8001446:	4621      	mov	r1, r4
 8001448:	f7ff fb56 	bl	8000af8 <__aeabi_d2f>
 800144c:	4603      	mov	r3, r0
 800144e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
						float alpha = speed_filt_pct * 0.01;
 8001452:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 8001456:	4618      	mov	r0, r3
 8001458:	f7ff f80c 	bl	8000474 <__aeabi_i2d>
 800145c:	a3df      	add	r3, pc, #892	; (adr r3, 80017dc <canbus_task+0x7cc>)
 800145e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001462:	f7ff f871 	bl	8000548 <__aeabi_dmul>
 8001466:	4603      	mov	r3, r0
 8001468:	460c      	mov	r4, r1
 800146a:	4618      	mov	r0, r3
 800146c:	4621      	mov	r1, r4
 800146e:	f7ff fb43 	bl	8000af8 <__aeabi_d2f>
 8001472:	4603      	mov	r3, r0
 8001474:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
						float cmd_max = cmd_max_pct * 0.01;
 8001478:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 800147c:	4618      	mov	r0, r3
 800147e:	f7fe fff9 	bl	8000474 <__aeabi_i2d>
 8001482:	a3d6      	add	r3, pc, #856	; (adr r3, 80017dc <canbus_task+0x7cc>)
 8001484:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001488:	f7ff f85e 	bl	8000548 <__aeabi_dmul>
 800148c:	4603      	mov	r3, r0
 800148e:	460c      	mov	r4, r1
 8001490:	4618      	mov	r0, r3
 8001492:	4621      	mov	r1, r4
 8001494:	f7ff fb30 	bl	8000af8 <__aeabi_d2f>
 8001498:	4603      	mov	r3, r0
 800149a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
						float cmd_min = cmd_min_pct * 0.01;
 800149e:	f897 309d 	ldrb.w	r3, [r7, #157]	; 0x9d
 80014a2:	4618      	mov	r0, r3
 80014a4:	f7fe ffe6 	bl	8000474 <__aeabi_i2d>
 80014a8:	a3cc      	add	r3, pc, #816	; (adr r3, 80017dc <canbus_task+0x7cc>)
 80014aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ae:	f7ff f84b 	bl	8000548 <__aeabi_dmul>
 80014b2:	4603      	mov	r3, r0
 80014b4:	460c      	mov	r4, r1
 80014b6:	4618      	mov	r0, r3
 80014b8:	4621      	mov	r1, r4
 80014ba:	f7ff fb1d 	bl	8000af8 <__aeabi_d2f>
 80014be:	4603      	mov	r3, r0
 80014c0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						if(alpha > 0.99)
 80014c4:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 80014c8:	f7fe ffe6 	bl	8000498 <__aeabi_f2d>
 80014cc:	a3c5      	add	r3, pc, #788	; (adr r3, 80017e4 <canbus_task+0x7d4>)
 80014ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014d2:	f7ff fac9 	bl	8000a68 <__aeabi_dcmpgt>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d002      	beq.n	80014e2 <canbus_task+0x4d2>
							alpha = 0.99;
 80014dc:	4bbc      	ldr	r3, [pc, #752]	; (80017d0 <canbus_task+0x7c0>)
 80014de:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
						if(alpha < 0.0)
 80014e2:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 80014e6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ee:	d503      	bpl.n	80014f8 <canbus_task+0x4e8>
							alpha = 0.0;
 80014f0:	f04f 0300 	mov.w	r3, #0
 80014f4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
						if(cmd_max > 1.0)
 80014f8:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 80014fc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001500:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001504:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001508:	dd03      	ble.n	8001512 <canbus_task+0x502>
							cmd_max = 1.0;
 800150a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800150e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
						if(cmd_max < 0.0)
 8001512:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8001516:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800151a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800151e:	d503      	bpl.n	8001528 <canbus_task+0x518>
							cmd_max = 0.0;
 8001520:	f04f 0300 	mov.w	r3, #0
 8001524:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
						if(cmd_min > 1.0)
 8001528:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 800152c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001530:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001534:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001538:	dd03      	ble.n	8001542 <canbus_task+0x532>
							cmd_min = 1.0;
 800153a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800153e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						if(cmd_min < 0.0)
 8001542:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8001546:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800154a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800154e:	d503      	bpl.n	8001558 <canbus_task+0x548>
							cmd_min = 0.0;
 8001550:	f04f 0300 	mov.w	r3, #0
 8001554:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						set_control_params_kp_min_max(index, ctrl_type, kp, kd, alpha, cmd_min, cmd_max);
 8001558:	f897 20a0 	ldrb.w	r2, [r7, #160]	; 0xa0
 800155c:	f897 30a1 	ldrb.w	r3, [r7, #161]	; 0xa1
 8001560:	ed97 2a2e 	vldr	s4, [r7, #184]	; 0xb8
 8001564:	edd7 1a2d 	vldr	s3, [r7, #180]	; 0xb4
 8001568:	ed97 1a2f 	vldr	s2, [r7, #188]	; 0xbc
 800156c:	edd7 0a25 	vldr	s1, [r7, #148]	; 0x94
 8001570:	ed97 0a26 	vldr	s0, [r7, #152]	; 0x98
 8001574:	4611      	mov	r1, r2
 8001576:	4618      	mov	r0, r3
 8001578:	f001 fef2 	bl	8003360 <set_control_params_kp_min_max>
}
 800157c:	e11c      	b.n	80017b8 <canbus_task+0x7a8>
					} else if(msg.can_index == CAN_MSG_INDEX_CMD_PARAM_KI)
 800157e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001580:	2b02      	cmp	r3, #2
 8001582:	d121      	bne.n	80015c8 <canbus_task+0x5b8>
						uint8_t index_type = can_frame.data[0];
 8001584:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 8001588:	f887 30a5 	strb.w	r3, [r7, #165]	; 0xa5
						uint8_t index = (index_type & 0x01);
 800158c:	f897 30a5 	ldrb.w	r3, [r7, #165]	; 0xa5
 8001590:	f003 0301 	and.w	r3, r3, #1
 8001594:	f887 30a4 	strb.w	r3, [r7, #164]	; 0xa4
						uint8_t ctrl_type = ((index_type & 0x06) >> 0x01);
 8001598:	f897 30a5 	ldrb.w	r3, [r7, #165]	; 0xa5
 800159c:	105b      	asrs	r3, r3, #1
 800159e:	b2db      	uxtb	r3, r3
 80015a0:	f003 0303 	and.w	r3, r3, #3
 80015a4:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3
						memcpy(&ki, &can_frame.data[1], 4);
 80015a8:	f8d7 3072 	ldr.w	r3, [r7, #114]	; 0x72
 80015ac:	63bb      	str	r3, [r7, #56]	; 0x38
						set_control_params_ki(index, ctrl_type, ki);
 80015ae:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80015b2:	f897 20a3 	ldrb.w	r2, [r7, #163]	; 0xa3
 80015b6:	f897 30a4 	ldrb.w	r3, [r7, #164]	; 0xa4
 80015ba:	eeb0 0a67 	vmov.f32	s0, s15
 80015be:	4611      	mov	r1, r2
 80015c0:	4618      	mov	r0, r3
 80015c2:	f001 ffc3 	bl	800354c <set_control_params_ki>
}
 80015c6:	e0f7      	b.n	80017b8 <canbus_task+0x7a8>
					} else if(msg.can_index == CAN_MSG_INDEX_CMD_PARAM_MAX_INTEGRAL)
 80015c8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80015ca:	2b03      	cmp	r3, #3
 80015cc:	d121      	bne.n	8001612 <canbus_task+0x602>
						uint8_t index_type = can_frame.data[0];
 80015ce:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 80015d2:	f887 30a8 	strb.w	r3, [r7, #168]	; 0xa8
						uint8_t index = (index_type & 0x01);
 80015d6:	f897 30a8 	ldrb.w	r3, [r7, #168]	; 0xa8
 80015da:	f003 0301 	and.w	r3, r3, #1
 80015de:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
						uint8_t ctrl_type = ((index_type & 0x06) >> 0x01);
 80015e2:	f897 30a8 	ldrb.w	r3, [r7, #168]	; 0xa8
 80015e6:	105b      	asrs	r3, r3, #1
 80015e8:	b2db      	uxtb	r3, r3
 80015ea:	f003 0303 	and.w	r3, r3, #3
 80015ee:	f887 30a6 	strb.w	r3, [r7, #166]	; 0xa6
						memcpy(&int_max, &can_frame.data[1], 4);
 80015f2:	f8d7 3072 	ldr.w	r3, [r7, #114]	; 0x72
 80015f6:	637b      	str	r3, [r7, #52]	; 0x34
						set_control_params_int_max(index, ctrl_type, int_max);
 80015f8:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80015fc:	f897 20a6 	ldrb.w	r2, [r7, #166]	; 0xa6
 8001600:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8001604:	eeb0 0a67 	vmov.f32	s0, s15
 8001608:	4611      	mov	r1, r2
 800160a:	4618      	mov	r0, r3
 800160c:	f001 ffe6 	bl	80035dc <set_control_params_int_max>
}
 8001610:	e0d2      	b.n	80017b8 <canbus_task+0x7a8>
					} else if(msg.can_index == CAN_MSG_INDEX_CMD_PARAM_MIN_INTEGRAL)
 8001612:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001614:	2b04      	cmp	r3, #4
 8001616:	d121      	bne.n	800165c <canbus_task+0x64c>
						uint8_t index_type = can_frame.data[0];
 8001618:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 800161c:	f887 30ab 	strb.w	r3, [r7, #171]	; 0xab
						uint8_t index = (index_type & 0x01);
 8001620:	f897 30ab 	ldrb.w	r3, [r7, #171]	; 0xab
 8001624:	f003 0301 	and.w	r3, r3, #1
 8001628:	f887 30aa 	strb.w	r3, [r7, #170]	; 0xaa
						uint8_t ctrl_type = ((index_type & 0x06) >> 0x01);
 800162c:	f897 30ab 	ldrb.w	r3, [r7, #171]	; 0xab
 8001630:	105b      	asrs	r3, r3, #1
 8001632:	b2db      	uxtb	r3, r3
 8001634:	f003 0303 	and.w	r3, r3, #3
 8001638:	f887 30a9 	strb.w	r3, [r7, #169]	; 0xa9
						memcpy(&int_min, &can_frame.data[1], 4);
 800163c:	f8d7 3072 	ldr.w	r3, [r7, #114]	; 0x72
 8001640:	633b      	str	r3, [r7, #48]	; 0x30
						set_control_params_int_min(index, ctrl_type, int_min);
 8001642:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001646:	f897 20a9 	ldrb.w	r2, [r7, #169]	; 0xa9
 800164a:	f897 30aa 	ldrb.w	r3, [r7, #170]	; 0xaa
 800164e:	eeb0 0a67 	vmov.f32	s0, s15
 8001652:	4611      	mov	r1, r2
 8001654:	4618      	mov	r0, r3
 8001656:	f002 f809 	bl	800366c <set_control_params_int_min>
}
 800165a:	e0ad      	b.n	80017b8 <canbus_task+0x7a8>
					} else if(msg.can_index == CAN_MSG_INDEX_CMD_PARAM_TICKS_PER_REV)
 800165c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800165e:	2b05      	cmp	r3, #5
 8001660:	d10e      	bne.n	8001680 <canbus_task+0x670>
						uint8_t index = can_frame.data[0];
 8001662:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 8001666:	f887 30ac 	strb.w	r3, [r7, #172]	; 0xac
						memcpy(&ticks_per_rev, &can_frame.data[1], 4);
 800166a:	f8d7 3072 	ldr.w	r3, [r7, #114]	; 0x72
 800166e:	62fb      	str	r3, [r7, #44]	; 0x2c
						set_motor_ticks_per_rev(ticks_per_rev, index);
 8001670:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001672:	f897 20ac 	ldrb.w	r2, [r7, #172]	; 0xac
 8001676:	4611      	mov	r1, r2
 8001678:	4618      	mov	r0, r3
 800167a:	f002 f83f 	bl	80036fc <set_motor_ticks_per_rev>
}
 800167e:	e09b      	b.n	80017b8 <canbus_task+0x7a8>
					} else if(msg.can_index == CAN_MSG_INDEX_CMD_PARAM_PRIM_KEYFRAME)
 8001680:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001682:	2b06      	cmp	r3, #6
 8001684:	f040 8098 	bne.w	80017b8 <canbus_task+0x7a8>
						uint8_t prim_index = can_frame.data[0];
 8001688:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 800168c:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
						uint8_t keyframe_index = can_frame.data[1];
 8001690:	f897 3072 	ldrb.w	r3, [r7, #114]	; 0x72
 8001694:	f887 30ad 	strb.w	r3, [r7, #173]	; 0xad
						memcpy(&x_temp, &can_frame.data[2], 2);
 8001698:	f8b7 3073 	ldrh.w	r3, [r7, #115]	; 0x73
 800169c:	b29b      	uxth	r3, r3
 800169e:	857b      	strh	r3, [r7, #42]	; 0x2a
						memcpy(&y_temp, &can_frame.data[4], 2);
 80016a0:	f8b7 3075 	ldrh.w	r3, [r7, #117]	; 0x75
 80016a4:	b29b      	uxth	r3, r3
 80016a6:	853b      	strh	r3, [r7, #40]	; 0x28
						memcpy(&t_part_temp, &can_frame.data[6], 2);
 80016a8:	f8b7 3077 	ldrh.w	r3, [r7, #119]	; 0x77
 80016ac:	b29b      	uxth	r3, r3
 80016ae:	84fb      	strh	r3, [r7, #38]	; 0x26
						motion_primitive_set_keyframe(prim_index, keyframe_index, x_temp * 0.001, y_temp * 0.001, t_part_temp * 1.5259e-5);
 80016b0:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 80016b4:	4618      	mov	r0, r3
 80016b6:	f7fe fedd 	bl	8000474 <__aeabi_i2d>
 80016ba:	a341      	add	r3, pc, #260	; (adr r3, 80017c0 <canbus_task+0x7b0>)
 80016bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016c0:	f7fe ff42 	bl	8000548 <__aeabi_dmul>
 80016c4:	4603      	mov	r3, r0
 80016c6:	460c      	mov	r4, r1
 80016c8:	4618      	mov	r0, r3
 80016ca:	4621      	mov	r1, r4
 80016cc:	f7ff fa14 	bl	8000af8 <__aeabi_d2f>
 80016d0:	4605      	mov	r5, r0
 80016d2:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 80016d6:	4618      	mov	r0, r3
 80016d8:	f7fe fecc 	bl	8000474 <__aeabi_i2d>
 80016dc:	a338      	add	r3, pc, #224	; (adr r3, 80017c0 <canbus_task+0x7b0>)
 80016de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016e2:	f7fe ff31 	bl	8000548 <__aeabi_dmul>
 80016e6:	4603      	mov	r3, r0
 80016e8:	460c      	mov	r4, r1
 80016ea:	4618      	mov	r0, r3
 80016ec:	4621      	mov	r1, r4
 80016ee:	f7ff fa03 	bl	8000af8 <__aeabi_d2f>
 80016f2:	4606      	mov	r6, r0
 80016f4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80016f6:	4618      	mov	r0, r3
 80016f8:	f7fe febc 	bl	8000474 <__aeabi_i2d>
 80016fc:	a332      	add	r3, pc, #200	; (adr r3, 80017c8 <canbus_task+0x7b8>)
 80016fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001702:	f7fe ff21 	bl	8000548 <__aeabi_dmul>
 8001706:	4603      	mov	r3, r0
 8001708:	460c      	mov	r4, r1
 800170a:	4618      	mov	r0, r3
 800170c:	4621      	mov	r1, r4
 800170e:	f7ff f9f3 	bl	8000af8 <__aeabi_d2f>
 8001712:	4601      	mov	r1, r0
 8001714:	f897 20ad 	ldrb.w	r2, [r7, #173]	; 0xad
 8001718:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800171c:	ee01 1a10 	vmov	s2, r1
 8001720:	ee00 6a90 	vmov	s1, r6
 8001724:	ee00 5a10 	vmov	s0, r5
 8001728:	4611      	mov	r1, r2
 800172a:	4618      	mov	r0, r3
 800172c:	f00b f9c2 	bl	800cab4 <motion_primitive_set_keyframe>
}
 8001730:	e042      	b.n	80017b8 <canbus_task+0x7a8>
				else if(msg.can_class == CAN_MSG_CLASS_CMD_ZERO_POS)
 8001732:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001734:	2b03      	cmp	r3, #3
 8001736:	d10a      	bne.n	800174e <canbus_task+0x73e>
					uint8_t motor_index = can_frame.data[0];
 8001738:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 800173c:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
					set_motor_encoder_ticks(motor_index, 0);
 8001740:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 8001744:	2100      	movs	r1, #0
 8001746:	4618      	mov	r0, r3
 8001748:	f009 f8e0 	bl	800a90c <set_motor_encoder_ticks>
}
 800174c:	e034      	b.n	80017b8 <canbus_task+0x7a8>
				else if(msg.can_class == CAN_MSG_CLASS_CMD_TIME)
 800174e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001750:	2b01      	cmp	r3, #1
 8001752:	d131      	bne.n	80017b8 <canbus_task+0x7a8>
					uint32_t external_time = 0;
 8001754:	2300      	movs	r3, #0
 8001756:	623b      	str	r3, [r7, #32]
					memcpy(&external_time, &can_frame.data[0], 4);
 8001758:	f8d7 3071 	ldr.w	r3, [r7, #113]	; 0x71
 800175c:	623b      	str	r3, [r7, #32]
					motion_primitive_time_sync(external_time);
 800175e:	6a3b      	ldr	r3, [r7, #32]
 8001760:	4618      	mov	r0, r3
 8001762:	f00a f997 	bl	800ba94 <motion_primitive_time_sync>
}
 8001766:	e027      	b.n	80017b8 <canbus_task+0x7a8>
	else if(xActivatedMember == canbus_tx_queue)
 8001768:	4b1a      	ldr	r3, [pc, #104]	; (80017d4 <canbus_task+0x7c4>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8001770:	429a      	cmp	r2, r3
 8001772:	d121      	bne.n	80017b8 <canbus_task+0x7a8>
		if(xQueueReceive( xActivatedMember, &can_frame, 0 ) == pdTRUE)
 8001774:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001778:	2200      	movs	r2, #0
 800177a:	4619      	mov	r1, r3
 800177c:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 8001780:	f006 fc3e 	bl	8008000 <xQueueReceive>
 8001784:	4603      	mov	r3, r0
 8001786:	2b01      	cmp	r3, #1
 8001788:	d116      	bne.n	80017b8 <canbus_task+0x7a8>
			header.DLC = can_frame.length;
 800178a:	f897 3070 	ldrb.w	r3, [r7, #112]	; 0x70
 800178e:	61bb      	str	r3, [r7, #24]
			header.StdId = can_frame.id;
 8001790:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001792:	60bb      	str	r3, [r7, #8]
			header.RTR = 0;
 8001794:	2300      	movs	r3, #0
 8001796:	617b      	str	r3, [r7, #20]
			header.IDE = CAN_ID_STD;
 8001798:	2300      	movs	r3, #0
 800179a:	613b      	str	r3, [r7, #16]
			header.TransmitGlobalTime = DISABLE;
 800179c:	2300      	movs	r3, #0
 800179e:	773b      	strb	r3, [r7, #28]
			uint32_t mailbox = 0;
 80017a0:	2300      	movs	r3, #0
 80017a2:	607b      	str	r3, [r7, #4]
			HAL_CAN_AddTxMessage(&can_h, &header, can_frame.data, &mailbox);
 80017a4:	1d38      	adds	r0, r7, #4
 80017a6:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80017aa:	1d5a      	adds	r2, r3, #5
 80017ac:	f107 0108 	add.w	r1, r7, #8
 80017b0:	4603      	mov	r3, r0
 80017b2:	4809      	ldr	r0, [pc, #36]	; (80017d8 <canbus_task+0x7c8>)
 80017b4:	f003 fb58 	bl	8004e68 <HAL_CAN_AddTxMessage>
}
 80017b8:	bf00      	nop
 80017ba:	37c4      	adds	r7, #196	; 0xc4
 80017bc:	46bd      	mov	sp, r7
 80017be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017c0:	d2f1a9fc 	.word	0xd2f1a9fc
 80017c4:	3f50624d 	.word	0x3f50624d
 80017c8:	7eda0be1 	.word	0x7eda0be1
 80017cc:	3ef0000e 	.word	0x3ef0000e
 80017d0:	3f7d70a4 	.word	0x3f7d70a4
 80017d4:	200000ac 	.word	0x200000ac
 80017d8:	200000b4 	.word	0x200000b4
 80017dc:	47ae147b 	.word	0x47ae147b
 80017e0:	3f847ae1 	.word	0x3f847ae1
 80017e4:	7ae147ae 	.word	0x7ae147ae
 80017e8:	3fefae14 	.word	0x3fefae14

080017ec <get_device_index>:

/*
*	\brief Gets the device index
*/
uint32_t get_device_index(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0
	return this_device;
 80017f0:	4b03      	ldr	r3, [pc, #12]	; (8001800 <get_device_index+0x14>)
 80017f2:	681b      	ldr	r3, [r3, #0]
}
 80017f4:	4618      	mov	r0, r3
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr
 80017fe:	bf00      	nop
 8001800:	20000000 	.word	0x20000000

08001804 <add_can_frame_to_rx_queue_from_isr>:
*	\param frame The frame to process
*
*	\return True if added to queue, false otherwise
*/
bool add_can_frame_to_rx_queue_from_isr(canbus_frame_t frame)
{
 8001804:	b590      	push	{r4, r7, lr}
 8001806:	b087      	sub	sp, #28
 8001808:	af00      	add	r7, sp, #0
 800180a:	463c      	mov	r4, r7
 800180c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	bool success = false;
 8001810:	2300      	movs	r3, #0
 8001812:	75fb      	strb	r3, [r7, #23]
	if(canbus_rx_queue)
 8001814:	4b0a      	ldr	r3, [pc, #40]	; (8001840 <add_can_frame_to_rx_queue_from_isr+0x3c>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d00c      	beq.n	8001836 <add_can_frame_to_rx_queue_from_isr+0x32>
	{
		success = (xQueueSendFromISR(canbus_rx_queue, &frame, NULL) == pdTRUE);
 800181c:	4b08      	ldr	r3, [pc, #32]	; (8001840 <add_can_frame_to_rx_queue_from_isr+0x3c>)
 800181e:	6818      	ldr	r0, [r3, #0]
 8001820:	4639      	mov	r1, r7
 8001822:	2300      	movs	r3, #0
 8001824:	2200      	movs	r2, #0
 8001826:	f006 fb45 	bl	8007eb4 <xQueueGenericSendFromISR>
 800182a:	4603      	mov	r3, r0
 800182c:	2b01      	cmp	r3, #1
 800182e:	bf0c      	ite	eq
 8001830:	2301      	moveq	r3, #1
 8001832:	2300      	movne	r3, #0
 8001834:	75fb      	strb	r3, [r7, #23]
	}
	return success;
 8001836:	7dfb      	ldrb	r3, [r7, #23]
}
 8001838:	4618      	mov	r0, r3
 800183a:	371c      	adds	r7, #28
 800183c:	46bd      	mov	sp, r7
 800183e:	bd90      	pop	{r4, r7, pc}
 8001840:	200000a8 	.word	0x200000a8

08001844 <add_can_frame_to_tx_queue>:
*	\param frame The frame to send
*
*	\return True if added to queue, false otherwise
*/
bool add_can_frame_to_tx_queue(canbus_frame_t frame)
{
 8001844:	b590      	push	{r4, r7, lr}
 8001846:	b087      	sub	sp, #28
 8001848:	af00      	add	r7, sp, #0
 800184a:	463c      	mov	r4, r7
 800184c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	bool success = false;
 8001850:	2300      	movs	r3, #0
 8001852:	75fb      	strb	r3, [r7, #23]
	if(canbus_tx_queue)
 8001854:	4b0a      	ldr	r3, [pc, #40]	; (8001880 <add_can_frame_to_tx_queue+0x3c>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d00c      	beq.n	8001876 <add_can_frame_to_tx_queue+0x32>
	{
		success = (xQueueSend(canbus_tx_queue, &frame, 0) == pdTRUE);
 800185c:	4b08      	ldr	r3, [pc, #32]	; (8001880 <add_can_frame_to_tx_queue+0x3c>)
 800185e:	6818      	ldr	r0, [r3, #0]
 8001860:	4639      	mov	r1, r7
 8001862:	2300      	movs	r3, #0
 8001864:	2200      	movs	r2, #0
 8001866:	f006 fa0d 	bl	8007c84 <xQueueGenericSend>
 800186a:	4603      	mov	r3, r0
 800186c:	2b01      	cmp	r3, #1
 800186e:	bf0c      	ite	eq
 8001870:	2301      	moveq	r3, #1
 8001872:	2300      	movne	r3, #0
 8001874:	75fb      	strb	r3, [r7, #23]
	}
	return success;
 8001876:	7dfb      	ldrb	r3, [r7, #23]
}
 8001878:	4618      	mov	r0, r3
 800187a:	371c      	adds	r7, #28
 800187c:	46bd      	mov	sp, r7
 800187e:	bd90      	pop	{r4, r7, pc}
 8001880:	200000ac 	.word	0x200000ac

08001884 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001884:	b480      	push	{r7}
 8001886:	b085      	sub	sp, #20
 8001888:	af00      	add	r7, sp, #0
 800188a:	60f8      	str	r0, [r7, #12]
 800188c:	60b9      	str	r1, [r7, #8]
 800188e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	4a07      	ldr	r2, [pc, #28]	; (80018b0 <vApplicationGetIdleTaskMemory+0x2c>)
 8001894:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001896:	68bb      	ldr	r3, [r7, #8]
 8001898:	4a06      	ldr	r2, [pc, #24]	; (80018b4 <vApplicationGetIdleTaskMemory+0x30>)
 800189a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	f44f 7280 	mov.w	r2, #256	; 0x100
 80018a2:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 80018a4:	bf00      	nop
 80018a6:	3714      	adds	r7, #20
 80018a8:	46bd      	mov	sp, r7
 80018aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ae:	4770      	bx	lr
 80018b0:	200000dc 	.word	0x200000dc
 80018b4:	20000130 	.word	0x20000130

080018b8 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];
  
void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )  
{
 80018b8:	b480      	push	{r7}
 80018ba:	b085      	sub	sp, #20
 80018bc:	af00      	add	r7, sp, #0
 80018be:	60f8      	str	r0, [r7, #12]
 80018c0:	60b9      	str	r1, [r7, #8]
 80018c2:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	4a07      	ldr	r2, [pc, #28]	; (80018e4 <vApplicationGetTimerTaskMemory+0x2c>)
 80018c8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 80018ca:	68bb      	ldr	r3, [r7, #8]
 80018cc:	4a06      	ldr	r2, [pc, #24]	; (80018e8 <vApplicationGetTimerTaskMemory+0x30>)
 80018ce:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80018d6:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 80018d8:	bf00      	nop
 80018da:	3714      	adds	r7, #20
 80018dc:	46bd      	mov	sp, r7
 80018de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e2:	4770      	bx	lr
 80018e4:	20000530 	.word	0x20000530
 80018e8:	20000584 	.word	0x20000584

080018ec <enable_motor_task_from_isr>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void enable_motor_task_from_isr(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b082      	sub	sp, #8
 80018f0:	af00      	add	r7, sp, #0
	if(motor_taskHandle)
 80018f2:	4b0e      	ldr	r3, [pc, #56]	; (800192c <enable_motor_task_from_isr+0x40>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d013      	beq.n	8001922 <enable_motor_task_from_isr+0x36>
	{
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80018fa:	2300      	movs	r3, #0
 80018fc:	607b      	str	r3, [r7, #4]
		vTaskNotifyGiveFromISR( motor_taskHandle, &xHigherPriorityTaskWoken);
 80018fe:	4b0b      	ldr	r3, [pc, #44]	; (800192c <enable_motor_task_from_isr+0x40>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	1d3a      	adds	r2, r7, #4
 8001904:	4611      	mov	r1, r2
 8001906:	4618      	mov	r0, r3
 8001908:	f007 fd4c 	bl	80093a4 <vTaskNotifyGiveFromISR>
		portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d007      	beq.n	8001922 <enable_motor_task_from_isr+0x36>
 8001912:	4b07      	ldr	r3, [pc, #28]	; (8001930 <enable_motor_task_from_isr+0x44>)
 8001914:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001918:	601a      	str	r2, [r3, #0]
 800191a:	f3bf 8f4f 	dsb	sy
 800191e:	f3bf 8f6f 	isb	sy
	}
}
 8001922:	bf00      	nop
 8001924:	3708      	adds	r7, #8
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	200156bc 	.word	0x200156bc
 8001930:	e000ed04 	.word	0xe000ed04

08001934 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001934:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001936:	b0af      	sub	sp, #188	; 0xbc
 8001938:	af20      	add	r7, sp, #128	; 0x80
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800193a:	f002 fb11 	bl	8003f60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800193e:	f000 f865 	bl	8001a0c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001942:	f000 fc67 	bl	8002214 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001946:	f000 f8cb 	bl	8001ae0 <MX_ADC1_Init>
  MX_CAN1_Init();
 800194a:	f000 f96d 	bl	8001c28 <MX_CAN1_Init>
  MX_SPI2_Init();
 800194e:	f000 f9a1 	bl	8001c94 <MX_SPI2_Init>
  MX_TIM1_Init();
 8001952:	f000 f9d5 	bl	8001d00 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001956:	f000 fa2b 	bl	8001db0 <MX_TIM2_Init>
  MX_TIM3_Init();
 800195a:	f000 fab5 	bl	8001ec8 <MX_TIM3_Init>
  MX_TIM13_Init();
 800195e:	f000 fbbd 	bl	80020dc <MX_TIM13_Init>
  MX_TIM14_Init();
 8001962:	f000 fc09 	bl	8002178 <MX_TIM14_Init>
  MX_ADC2_Init();
 8001966:	f000 f90d 	bl	8001b84 <MX_ADC2_Init>
  MX_TIM4_Init();
 800196a:	f000 fb01 	bl	8001f70 <MX_TIM4_Init>
  MX_TIM9_Init();
 800196e:	f000 fb73 	bl	8002058 <MX_TIM9_Init>
  /* USER CODE BEGIN 2 */
  adc_interface_init(hadc1, hadc2);
 8001972:	4e20      	ldr	r6, [pc, #128]	; (80019f4 <main+0xc0>)
 8001974:	4a20      	ldr	r2, [pc, #128]	; (80019f8 <main+0xc4>)
 8001976:	ab0e      	add	r3, sp, #56	; 0x38
 8001978:	4611      	mov	r1, r2
 800197a:	2248      	movs	r2, #72	; 0x48
 800197c:	4618      	mov	r0, r3
 800197e:	f00b fa5b 	bl	800ce38 <memcpy>
 8001982:	466d      	mov	r5, sp
 8001984:	f106 0410 	add.w	r4, r6, #16
 8001988:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800198a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800198c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800198e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001990:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001992:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001994:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001998:	e885 0003 	stmia.w	r5, {r0, r1}
 800199c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80019a0:	f008 fd94 	bl	800a4cc <adc_interface_init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of canbus_task */
  osThreadDef(canbus_task, start_canbus_task, osPriorityNormal, 0, 1024);
 80019a4:	4b15      	ldr	r3, [pc, #84]	; (80019fc <main+0xc8>)
 80019a6:	f107 041c 	add.w	r4, r7, #28
 80019aa:	461d      	mov	r5, r3
 80019ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019b0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80019b4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  canbus_taskHandle = osThreadCreate(osThread(canbus_task), NULL);
 80019b8:	f107 031c 	add.w	r3, r7, #28
 80019bc:	2100      	movs	r1, #0
 80019be:	4618      	mov	r0, r3
 80019c0:	f005 ff23 	bl	800780a <osThreadCreate>
 80019c4:	4602      	mov	r2, r0
 80019c6:	4b0e      	ldr	r3, [pc, #56]	; (8001a00 <main+0xcc>)
 80019c8:	601a      	str	r2, [r3, #0]

  /* definition and creation of motor_task */
  osThreadDef(motor_task, start_motor_task, osPriorityHigh, 0, 2048);
 80019ca:	4b0e      	ldr	r3, [pc, #56]	; (8001a04 <main+0xd0>)
 80019cc:	463c      	mov	r4, r7
 80019ce:	461d      	mov	r5, r3
 80019d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019d4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80019d8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  motor_taskHandle = osThreadCreate(osThread(motor_task), NULL);
 80019dc:	463b      	mov	r3, r7
 80019de:	2100      	movs	r1, #0
 80019e0:	4618      	mov	r0, r3
 80019e2:	f005 ff12 	bl	800780a <osThreadCreate>
 80019e6:	4602      	mov	r2, r0
 80019e8:	4b07      	ldr	r3, [pc, #28]	; (8001a08 <main+0xd4>)
 80019ea:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80019ec:	f005 ff06 	bl	80077fc <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80019f0:	e7fe      	b.n	80019f0 <main+0xbc>
 80019f2:	bf00      	nop
 80019f4:	20015704 	.word	0x20015704
 80019f8:	20015674 	.word	0x20015674
 80019fc:	0800dba4 	.word	0x0800dba4
 8001a00:	20015700 	.word	0x20015700
 8001a04:	0800dbcc 	.word	0x0800dbcc
 8001a08:	200156bc 	.word	0x200156bc

08001a0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b094      	sub	sp, #80	; 0x50
 8001a10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a12:	f107 0320 	add.w	r3, r7, #32
 8001a16:	2230      	movs	r2, #48	; 0x30
 8001a18:	2100      	movs	r1, #0
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f00b fa17 	bl	800ce4e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a20:	f107 030c 	add.w	r3, r7, #12
 8001a24:	2200      	movs	r2, #0
 8001a26:	601a      	str	r2, [r3, #0]
 8001a28:	605a      	str	r2, [r3, #4]
 8001a2a:	609a      	str	r2, [r3, #8]
 8001a2c:	60da      	str	r2, [r3, #12]
 8001a2e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a30:	2300      	movs	r3, #0
 8001a32:	60bb      	str	r3, [r7, #8]
 8001a34:	4b28      	ldr	r3, [pc, #160]	; (8001ad8 <SystemClock_Config+0xcc>)
 8001a36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a38:	4a27      	ldr	r2, [pc, #156]	; (8001ad8 <SystemClock_Config+0xcc>)
 8001a3a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a3e:	6413      	str	r3, [r2, #64]	; 0x40
 8001a40:	4b25      	ldr	r3, [pc, #148]	; (8001ad8 <SystemClock_Config+0xcc>)
 8001a42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a48:	60bb      	str	r3, [r7, #8]
 8001a4a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	607b      	str	r3, [r7, #4]
 8001a50:	4b22      	ldr	r3, [pc, #136]	; (8001adc <SystemClock_Config+0xd0>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	4a21      	ldr	r2, [pc, #132]	; (8001adc <SystemClock_Config+0xd0>)
 8001a56:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a5a:	6013      	str	r3, [r2, #0]
 8001a5c:	4b1f      	ldr	r3, [pc, #124]	; (8001adc <SystemClock_Config+0xd0>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a64:	607b      	str	r3, [r7, #4]
 8001a66:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a68:	2302      	movs	r3, #2
 8001a6a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a70:	2310      	movs	r3, #16
 8001a72:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a74:	2302      	movs	r3, #2
 8001a76:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001a7c:	2308      	movs	r3, #8
 8001a7e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001a80:	23a8      	movs	r3, #168	; 0xa8
 8001a82:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a84:	2302      	movs	r3, #2
 8001a86:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001a88:	2304      	movs	r3, #4
 8001a8a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a8c:	f107 0320 	add.w	r3, r7, #32
 8001a90:	4618      	mov	r0, r3
 8001a92:	f004 f8f5 	bl	8005c80 <HAL_RCC_OscConfig>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d001      	beq.n	8001aa0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001a9c:	f000 fcaa 	bl	80023f4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001aa0:	230f      	movs	r3, #15
 8001aa2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001aa4:	2302      	movs	r3, #2
 8001aa6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001aac:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001ab0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001ab2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ab6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001ab8:	f107 030c 	add.w	r3, r7, #12
 8001abc:	2105      	movs	r1, #5
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f004 fb4e 	bl	8006160 <HAL_RCC_ClockConfig>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d001      	beq.n	8001ace <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001aca:	f000 fc93 	bl	80023f4 <Error_Handler>
  }
}
 8001ace:	bf00      	nop
 8001ad0:	3750      	adds	r7, #80	; 0x50
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	40023800 	.word	0x40023800
 8001adc:	40007000 	.word	0x40007000

08001ae0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b084      	sub	sp, #16
 8001ae4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001ae6:	463b      	mov	r3, r7
 8001ae8:	2200      	movs	r2, #0
 8001aea:	601a      	str	r2, [r3, #0]
 8001aec:	605a      	str	r2, [r3, #4]
 8001aee:	609a      	str	r2, [r3, #8]
 8001af0:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8001af2:	4b21      	ldr	r3, [pc, #132]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001af4:	4a21      	ldr	r2, [pc, #132]	; (8001b7c <MX_ADC1_Init+0x9c>)
 8001af6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8001af8:	4b1f      	ldr	r3, [pc, #124]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001afa:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001afe:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001b00:	4b1d      	ldr	r3, [pc, #116]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001b06:	4b1c      	ldr	r3, [pc, #112]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001b08:	2201      	movs	r2, #1
 8001b0a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001b0c:	4b1a      	ldr	r3, [pc, #104]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001b0e:	2201      	movs	r2, #1
 8001b10:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001b12:	4b19      	ldr	r3, [pc, #100]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001b1a:	4b17      	ldr	r3, [pc, #92]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b20:	4b15      	ldr	r3, [pc, #84]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001b22:	4a17      	ldr	r2, [pc, #92]	; (8001b80 <MX_ADC1_Init+0xa0>)
 8001b24:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b26:	4b14      	ldr	r3, [pc, #80]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001b2c:	4b12      	ldr	r3, [pc, #72]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001b2e:	2201      	movs	r2, #1
 8001b30:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001b32:	4b11      	ldr	r3, [pc, #68]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001b3a:	4b0f      	ldr	r3, [pc, #60]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001b40:	480d      	ldr	r0, [pc, #52]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001b42:	f002 fa4f 	bl	8003fe4 <HAL_ADC_Init>
 8001b46:	4603      	mov	r3, r0
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d001      	beq.n	8001b50 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001b4c:	f000 fc52 	bl	80023f4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001b50:	2304      	movs	r3, #4
 8001b52:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001b54:	2301      	movs	r3, #1
 8001b56:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b5c:	463b      	mov	r3, r7
 8001b5e:	4619      	mov	r1, r3
 8001b60:	4805      	ldr	r0, [pc, #20]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001b62:	f002 fd39 	bl	80045d8 <HAL_ADC_ConfigChannel>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d001      	beq.n	8001b70 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001b6c:	f000 fc42 	bl	80023f4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001b70:	bf00      	nop
 8001b72:	3710      	adds	r7, #16
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}
 8001b78:	20015704 	.word	0x20015704
 8001b7c:	40012000 	.word	0x40012000
 8001b80:	0f000001 	.word	0x0f000001

08001b84 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b084      	sub	sp, #16
 8001b88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001b8a:	463b      	mov	r3, r7
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	601a      	str	r2, [r3, #0]
 8001b90:	605a      	str	r2, [r3, #4]
 8001b92:	609a      	str	r2, [r3, #8]
 8001b94:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc2.Instance = ADC2;
 8001b96:	4b21      	ldr	r3, [pc, #132]	; (8001c1c <MX_ADC2_Init+0x98>)
 8001b98:	4a21      	ldr	r2, [pc, #132]	; (8001c20 <MX_ADC2_Init+0x9c>)
 8001b9a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8001b9c:	4b1f      	ldr	r3, [pc, #124]	; (8001c1c <MX_ADC2_Init+0x98>)
 8001b9e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001ba2:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001ba4:	4b1d      	ldr	r3, [pc, #116]	; (8001c1c <MX_ADC2_Init+0x98>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8001baa:	4b1c      	ldr	r3, [pc, #112]	; (8001c1c <MX_ADC2_Init+0x98>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8001bb0:	4b1a      	ldr	r3, [pc, #104]	; (8001c1c <MX_ADC2_Init+0x98>)
 8001bb2:	2201      	movs	r2, #1
 8001bb4:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001bb6:	4b19      	ldr	r3, [pc, #100]	; (8001c1c <MX_ADC2_Init+0x98>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001bbe:	4b17      	ldr	r3, [pc, #92]	; (8001c1c <MX_ADC2_Init+0x98>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001bc4:	4b15      	ldr	r3, [pc, #84]	; (8001c1c <MX_ADC2_Init+0x98>)
 8001bc6:	4a17      	ldr	r2, [pc, #92]	; (8001c24 <MX_ADC2_Init+0xa0>)
 8001bc8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001bca:	4b14      	ldr	r3, [pc, #80]	; (8001c1c <MX_ADC2_Init+0x98>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001bd0:	4b12      	ldr	r3, [pc, #72]	; (8001c1c <MX_ADC2_Init+0x98>)
 8001bd2:	2201      	movs	r2, #1
 8001bd4:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001bd6:	4b11      	ldr	r3, [pc, #68]	; (8001c1c <MX_ADC2_Init+0x98>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001bde:	4b0f      	ldr	r3, [pc, #60]	; (8001c1c <MX_ADC2_Init+0x98>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001be4:	480d      	ldr	r0, [pc, #52]	; (8001c1c <MX_ADC2_Init+0x98>)
 8001be6:	f002 f9fd 	bl	8003fe4 <HAL_ADC_Init>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d001      	beq.n	8001bf4 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8001bf0:	f000 fc00 	bl	80023f4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001bf4:	2305      	movs	r3, #5
 8001bf6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001c00:	463b      	mov	r3, r7
 8001c02:	4619      	mov	r1, r3
 8001c04:	4805      	ldr	r0, [pc, #20]	; (8001c1c <MX_ADC2_Init+0x98>)
 8001c06:	f002 fce7 	bl	80045d8 <HAL_ADC_ConfigChannel>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d001      	beq.n	8001c14 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8001c10:	f000 fbf0 	bl	80023f4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001c14:	bf00      	nop
 8001c16:	3710      	adds	r7, #16
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	20015674 	.word	0x20015674
 8001c20:	40012100 	.word	0x40012100
 8001c24:	0f000001 	.word	0x0f000001

08001c28 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001c2c:	4b17      	ldr	r3, [pc, #92]	; (8001c8c <MX_CAN1_Init+0x64>)
 8001c2e:	4a18      	ldr	r2, [pc, #96]	; (8001c90 <MX_CAN1_Init+0x68>)
 8001c30:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 2;
 8001c32:	4b16      	ldr	r3, [pc, #88]	; (8001c8c <MX_CAN1_Init+0x64>)
 8001c34:	2202      	movs	r2, #2
 8001c36:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001c38:	4b14      	ldr	r3, [pc, #80]	; (8001c8c <MX_CAN1_Init+0x64>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001c3e:	4b13      	ldr	r3, [pc, #76]	; (8001c8c <MX_CAN1_Init+0x64>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8001c44:	4b11      	ldr	r3, [pc, #68]	; (8001c8c <MX_CAN1_Init+0x64>)
 8001c46:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 8001c4a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_7TQ;
 8001c4c:	4b0f      	ldr	r3, [pc, #60]	; (8001c8c <MX_CAN1_Init+0x64>)
 8001c4e:	f44f 02c0 	mov.w	r2, #6291456	; 0x600000
 8001c52:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001c54:	4b0d      	ldr	r3, [pc, #52]	; (8001c8c <MX_CAN1_Init+0x64>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001c5a:	4b0c      	ldr	r3, [pc, #48]	; (8001c8c <MX_CAN1_Init+0x64>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001c60:	4b0a      	ldr	r3, [pc, #40]	; (8001c8c <MX_CAN1_Init+0x64>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001c66:	4b09      	ldr	r3, [pc, #36]	; (8001c8c <MX_CAN1_Init+0x64>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001c6c:	4b07      	ldr	r3, [pc, #28]	; (8001c8c <MX_CAN1_Init+0x64>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001c72:	4b06      	ldr	r3, [pc, #24]	; (8001c8c <MX_CAN1_Init+0x64>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001c78:	4804      	ldr	r0, [pc, #16]	; (8001c8c <MX_CAN1_Init+0x64>)
 8001c7a:	f002 fed5 	bl	8004a28 <HAL_CAN_Init>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d001      	beq.n	8001c88 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001c84:	f000 fbb6 	bl	80023f4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001c88:	bf00      	nop
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	2001584c 	.word	0x2001584c
 8001c90:	40006400 	.word	0x40006400

08001c94 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001c98:	4b17      	ldr	r3, [pc, #92]	; (8001cf8 <MX_SPI2_Init+0x64>)
 8001c9a:	4a18      	ldr	r2, [pc, #96]	; (8001cfc <MX_SPI2_Init+0x68>)
 8001c9c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001c9e:	4b16      	ldr	r3, [pc, #88]	; (8001cf8 <MX_SPI2_Init+0x64>)
 8001ca0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001ca4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001ca6:	4b14      	ldr	r3, [pc, #80]	; (8001cf8 <MX_SPI2_Init+0x64>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001cac:	4b12      	ldr	r3, [pc, #72]	; (8001cf8 <MX_SPI2_Init+0x64>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001cb2:	4b11      	ldr	r3, [pc, #68]	; (8001cf8 <MX_SPI2_Init+0x64>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001cb8:	4b0f      	ldr	r3, [pc, #60]	; (8001cf8 <MX_SPI2_Init+0x64>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001cbe:	4b0e      	ldr	r3, [pc, #56]	; (8001cf8 <MX_SPI2_Init+0x64>)
 8001cc0:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001cc4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001cc6:	4b0c      	ldr	r3, [pc, #48]	; (8001cf8 <MX_SPI2_Init+0x64>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ccc:	4b0a      	ldr	r3, [pc, #40]	; (8001cf8 <MX_SPI2_Init+0x64>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001cd2:	4b09      	ldr	r3, [pc, #36]	; (8001cf8 <MX_SPI2_Init+0x64>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001cd8:	4b07      	ldr	r3, [pc, #28]	; (8001cf8 <MX_SPI2_Init+0x64>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001cde:	4b06      	ldr	r3, [pc, #24]	; (8001cf8 <MX_SPI2_Init+0x64>)
 8001ce0:	220a      	movs	r2, #10
 8001ce2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001ce4:	4804      	ldr	r0, [pc, #16]	; (8001cf8 <MX_SPI2_Init+0x64>)
 8001ce6:	f004 fc25 	bl	8006534 <HAL_SPI_Init>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d001      	beq.n	8001cf4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001cf0:	f000 fb80 	bl	80023f4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001cf4:	bf00      	nop
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	200155dc 	.word	0x200155dc
 8001cfc:	40003800 	.word	0x40003800

08001d00 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b08c      	sub	sp, #48	; 0x30
 8001d04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001d06:	f107 030c 	add.w	r3, r7, #12
 8001d0a:	2224      	movs	r2, #36	; 0x24
 8001d0c:	2100      	movs	r1, #0
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f00b f89d 	bl	800ce4e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d14:	1d3b      	adds	r3, r7, #4
 8001d16:	2200      	movs	r2, #0
 8001d18:	601a      	str	r2, [r3, #0]
 8001d1a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001d1c:	4b22      	ldr	r3, [pc, #136]	; (8001da8 <MX_TIM1_Init+0xa8>)
 8001d1e:	4a23      	ldr	r2, [pc, #140]	; (8001dac <MX_TIM1_Init+0xac>)
 8001d20:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001d22:	4b21      	ldr	r3, [pc, #132]	; (8001da8 <MX_TIM1_Init+0xa8>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d28:	4b1f      	ldr	r3, [pc, #124]	; (8001da8 <MX_TIM1_Init+0xa8>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001d2e:	4b1e      	ldr	r3, [pc, #120]	; (8001da8 <MX_TIM1_Init+0xa8>)
 8001d30:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001d34:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d36:	4b1c      	ldr	r3, [pc, #112]	; (8001da8 <MX_TIM1_Init+0xa8>)
 8001d38:	2200      	movs	r2, #0
 8001d3a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001d3c:	4b1a      	ldr	r3, [pc, #104]	; (8001da8 <MX_TIM1_Init+0xa8>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d42:	4b19      	ldr	r3, [pc, #100]	; (8001da8 <MX_TIM1_Init+0xa8>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001d48:	2303      	movs	r3, #3
 8001d4a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001d50:	2301      	movs	r3, #1
 8001d52:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001d54:	2300      	movs	r3, #0
 8001d56:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001d60:	2301      	movs	r3, #1
 8001d62:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001d64:	2300      	movs	r3, #0
 8001d66:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001d6c:	f107 030c 	add.w	r3, r7, #12
 8001d70:	4619      	mov	r1, r3
 8001d72:	480d      	ldr	r0, [pc, #52]	; (8001da8 <MX_TIM1_Init+0xa8>)
 8001d74:	f004 fe0f 	bl	8006996 <HAL_TIM_Encoder_Init>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d001      	beq.n	8001d82 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8001d7e:	f000 fb39 	bl	80023f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d82:	2300      	movs	r3, #0
 8001d84:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001d86:	2380      	movs	r3, #128	; 0x80
 8001d88:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001d8a:	1d3b      	adds	r3, r7, #4
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	4806      	ldr	r0, [pc, #24]	; (8001da8 <MX_TIM1_Init+0xa8>)
 8001d90:	f005 fc8c 	bl	80076ac <HAL_TIMEx_MasterConfigSynchronization>
 8001d94:	4603      	mov	r3, r0
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d001      	beq.n	8001d9e <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8001d9a:	f000 fb2b 	bl	80023f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001d9e:	bf00      	nop
 8001da0:	3730      	adds	r7, #48	; 0x30
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	2001578c 	.word	0x2001578c
 8001dac:	40010000 	.word	0x40010000

08001db0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b08e      	sub	sp, #56	; 0x38
 8001db4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001db6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001dba:	2200      	movs	r2, #0
 8001dbc:	601a      	str	r2, [r3, #0]
 8001dbe:	605a      	str	r2, [r3, #4]
 8001dc0:	609a      	str	r2, [r3, #8]
 8001dc2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dc4:	f107 0320 	add.w	r3, r7, #32
 8001dc8:	2200      	movs	r2, #0
 8001dca:	601a      	str	r2, [r3, #0]
 8001dcc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001dce:	1d3b      	adds	r3, r7, #4
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	601a      	str	r2, [r3, #0]
 8001dd4:	605a      	str	r2, [r3, #4]
 8001dd6:	609a      	str	r2, [r3, #8]
 8001dd8:	60da      	str	r2, [r3, #12]
 8001dda:	611a      	str	r2, [r3, #16]
 8001ddc:	615a      	str	r2, [r3, #20]
 8001dde:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001de0:	4b38      	ldr	r3, [pc, #224]	; (8001ec4 <MX_TIM2_Init+0x114>)
 8001de2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001de6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001de8:	4b36      	ldr	r3, [pc, #216]	; (8001ec4 <MX_TIM2_Init+0x114>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dee:	4b35      	ldr	r3, [pc, #212]	; (8001ec4 <MX_TIM2_Init+0x114>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000;
 8001df4:	4b33      	ldr	r3, [pc, #204]	; (8001ec4 <MX_TIM2_Init+0x114>)
 8001df6:	f242 7210 	movw	r2, #10000	; 0x2710
 8001dfa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dfc:	4b31      	ldr	r3, [pc, #196]	; (8001ec4 <MX_TIM2_Init+0x114>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e02:	4b30      	ldr	r3, [pc, #192]	; (8001ec4 <MX_TIM2_Init+0x114>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001e08:	482e      	ldr	r0, [pc, #184]	; (8001ec4 <MX_TIM2_Init+0x114>)
 8001e0a:	f004 fd15 	bl	8006838 <HAL_TIM_Base_Init>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d001      	beq.n	8001e18 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001e14:	f000 faee 	bl	80023f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e18:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e1c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001e1e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e22:	4619      	mov	r1, r3
 8001e24:	4827      	ldr	r0, [pc, #156]	; (8001ec4 <MX_TIM2_Init+0x114>)
 8001e26:	f005 f877 	bl	8006f18 <HAL_TIM_ConfigClockSource>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d001      	beq.n	8001e34 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001e30:	f000 fae0 	bl	80023f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001e34:	4823      	ldr	r0, [pc, #140]	; (8001ec4 <MX_TIM2_Init+0x114>)
 8001e36:	f004 fd79 	bl	800692c <HAL_TIM_PWM_Init>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d001      	beq.n	8001e44 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001e40:	f000 fad8 	bl	80023f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e44:	2300      	movs	r3, #0
 8001e46:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e4c:	f107 0320 	add.w	r3, r7, #32
 8001e50:	4619      	mov	r1, r3
 8001e52:	481c      	ldr	r0, [pc, #112]	; (8001ec4 <MX_TIM2_Init+0x114>)
 8001e54:	f005 fc2a 	bl	80076ac <HAL_TIMEx_MasterConfigSynchronization>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d001      	beq.n	8001e62 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001e5e:	f000 fac9 	bl	80023f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e62:	2360      	movs	r3, #96	; 0x60
 8001e64:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001e66:	2300      	movs	r3, #0
 8001e68:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e72:	1d3b      	adds	r3, r7, #4
 8001e74:	2204      	movs	r2, #4
 8001e76:	4619      	mov	r1, r3
 8001e78:	4812      	ldr	r0, [pc, #72]	; (8001ec4 <MX_TIM2_Init+0x114>)
 8001e7a:	f004 ff87 	bl	8006d8c <HAL_TIM_PWM_ConfigChannel>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d001      	beq.n	8001e88 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001e84:	f000 fab6 	bl	80023f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001e88:	1d3b      	adds	r3, r7, #4
 8001e8a:	2208      	movs	r2, #8
 8001e8c:	4619      	mov	r1, r3
 8001e8e:	480d      	ldr	r0, [pc, #52]	; (8001ec4 <MX_TIM2_Init+0x114>)
 8001e90:	f004 ff7c 	bl	8006d8c <HAL_TIM_PWM_ConfigChannel>
 8001e94:	4603      	mov	r3, r0
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d001      	beq.n	8001e9e <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8001e9a:	f000 faab 	bl	80023f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001e9e:	1d3b      	adds	r3, r7, #4
 8001ea0:	220c      	movs	r2, #12
 8001ea2:	4619      	mov	r1, r3
 8001ea4:	4807      	ldr	r0, [pc, #28]	; (8001ec4 <MX_TIM2_Init+0x114>)
 8001ea6:	f004 ff71 	bl	8006d8c <HAL_TIM_PWM_ConfigChannel>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d001      	beq.n	8001eb4 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 8001eb0:	f000 faa0 	bl	80023f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001eb4:	4803      	ldr	r0, [pc, #12]	; (8001ec4 <MX_TIM2_Init+0x114>)
 8001eb6:	f001 febb 	bl	8003c30 <HAL_TIM_MspPostInit>

}
 8001eba:	bf00      	nop
 8001ebc:	3738      	adds	r7, #56	; 0x38
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	2001580c 	.word	0x2001580c

08001ec8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b08c      	sub	sp, #48	; 0x30
 8001ecc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001ece:	f107 030c 	add.w	r3, r7, #12
 8001ed2:	2224      	movs	r2, #36	; 0x24
 8001ed4:	2100      	movs	r1, #0
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f00a ffb9 	bl	800ce4e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001edc:	1d3b      	adds	r3, r7, #4
 8001ede:	2200      	movs	r2, #0
 8001ee0:	601a      	str	r2, [r3, #0]
 8001ee2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001ee4:	4b20      	ldr	r3, [pc, #128]	; (8001f68 <MX_TIM3_Init+0xa0>)
 8001ee6:	4a21      	ldr	r2, [pc, #132]	; (8001f6c <MX_TIM3_Init+0xa4>)
 8001ee8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001eea:	4b1f      	ldr	r3, [pc, #124]	; (8001f68 <MX_TIM3_Init+0xa0>)
 8001eec:	2200      	movs	r2, #0
 8001eee:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ef0:	4b1d      	ldr	r3, [pc, #116]	; (8001f68 <MX_TIM3_Init+0xa0>)
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001ef6:	4b1c      	ldr	r3, [pc, #112]	; (8001f68 <MX_TIM3_Init+0xa0>)
 8001ef8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001efc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001efe:	4b1a      	ldr	r3, [pc, #104]	; (8001f68 <MX_TIM3_Init+0xa0>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f04:	4b18      	ldr	r3, [pc, #96]	; (8001f68 <MX_TIM3_Init+0xa0>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001f0a:	2303      	movs	r3, #3
 8001f0c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001f12:	2301      	movs	r3, #1
 8001f14:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001f16:	2300      	movs	r3, #0
 8001f18:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001f22:	2301      	movs	r3, #1
 8001f24:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001f26:	2300      	movs	r3, #0
 8001f28:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001f2e:	f107 030c 	add.w	r3, r7, #12
 8001f32:	4619      	mov	r1, r3
 8001f34:	480c      	ldr	r0, [pc, #48]	; (8001f68 <MX_TIM3_Init+0xa0>)
 8001f36:	f004 fd2e 	bl	8006996 <HAL_TIM_Encoder_Init>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d001      	beq.n	8001f44 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001f40:	f000 fa58 	bl	80023f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f44:	2300      	movs	r3, #0
 8001f46:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001f4c:	1d3b      	adds	r3, r7, #4
 8001f4e:	4619      	mov	r1, r3
 8001f50:	4805      	ldr	r0, [pc, #20]	; (8001f68 <MX_TIM3_Init+0xa0>)
 8001f52:	f005 fbab 	bl	80076ac <HAL_TIMEx_MasterConfigSynchronization>
 8001f56:	4603      	mov	r3, r0
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d001      	beq.n	8001f60 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001f5c:	f000 fa4a 	bl	80023f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001f60:	bf00      	nop
 8001f62:	3730      	adds	r7, #48	; 0x30
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	200156c0 	.word	0x200156c0
 8001f6c:	40000400 	.word	0x40000400

08001f70 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b08e      	sub	sp, #56	; 0x38
 8001f74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f76:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	601a      	str	r2, [r3, #0]
 8001f7e:	605a      	str	r2, [r3, #4]
 8001f80:	609a      	str	r2, [r3, #8]
 8001f82:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f84:	f107 0320 	add.w	r3, r7, #32
 8001f88:	2200      	movs	r2, #0
 8001f8a:	601a      	str	r2, [r3, #0]
 8001f8c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f8e:	1d3b      	adds	r3, r7, #4
 8001f90:	2200      	movs	r2, #0
 8001f92:	601a      	str	r2, [r3, #0]
 8001f94:	605a      	str	r2, [r3, #4]
 8001f96:	609a      	str	r2, [r3, #8]
 8001f98:	60da      	str	r2, [r3, #12]
 8001f9a:	611a      	str	r2, [r3, #16]
 8001f9c:	615a      	str	r2, [r3, #20]
 8001f9e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001fa0:	4b2b      	ldr	r3, [pc, #172]	; (8002050 <MX_TIM4_Init+0xe0>)
 8001fa2:	4a2c      	ldr	r2, [pc, #176]	; (8002054 <MX_TIM4_Init+0xe4>)
 8001fa4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 42-1;
 8001fa6:	4b2a      	ldr	r3, [pc, #168]	; (8002050 <MX_TIM4_Init+0xe0>)
 8001fa8:	2229      	movs	r2, #41	; 0x29
 8001faa:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fac:	4b28      	ldr	r3, [pc, #160]	; (8002050 <MX_TIM4_Init+0xe0>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 500;
 8001fb2:	4b27      	ldr	r3, [pc, #156]	; (8002050 <MX_TIM4_Init+0xe0>)
 8001fb4:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001fb8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fba:	4b25      	ldr	r3, [pc, #148]	; (8002050 <MX_TIM4_Init+0xe0>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fc0:	4b23      	ldr	r3, [pc, #140]	; (8002050 <MX_TIM4_Init+0xe0>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001fc6:	4822      	ldr	r0, [pc, #136]	; (8002050 <MX_TIM4_Init+0xe0>)
 8001fc8:	f004 fc36 	bl	8006838 <HAL_TIM_Base_Init>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d001      	beq.n	8001fd6 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001fd2:	f000 fa0f 	bl	80023f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fd6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fda:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001fdc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	481b      	ldr	r0, [pc, #108]	; (8002050 <MX_TIM4_Init+0xe0>)
 8001fe4:	f004 ff98 	bl	8006f18 <HAL_TIM_ConfigClockSource>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d001      	beq.n	8001ff2 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001fee:	f000 fa01 	bl	80023f4 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 8001ff2:	4817      	ldr	r0, [pc, #92]	; (8002050 <MX_TIM4_Init+0xe0>)
 8001ff4:	f004 fc6f 	bl	80068d6 <HAL_TIM_OC_Init>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d001      	beq.n	8002002 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001ffe:	f000 f9f9 	bl	80023f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002002:	2300      	movs	r3, #0
 8002004:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002006:	2300      	movs	r3, #0
 8002008:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800200a:	f107 0320 	add.w	r3, r7, #32
 800200e:	4619      	mov	r1, r3
 8002010:	480f      	ldr	r0, [pc, #60]	; (8002050 <MX_TIM4_Init+0xe0>)
 8002012:	f005 fb4b 	bl	80076ac <HAL_TIMEx_MasterConfigSynchronization>
 8002016:	4603      	mov	r3, r0
 8002018:	2b00      	cmp	r3, #0
 800201a:	d001      	beq.n	8002020 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 800201c:	f000 f9ea 	bl	80023f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8002020:	2300      	movs	r3, #0
 8002022:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002024:	2300      	movs	r3, #0
 8002026:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002028:	2300      	movs	r3, #0
 800202a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800202c:	2300      	movs	r3, #0
 800202e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002030:	1d3b      	adds	r3, r7, #4
 8002032:	2200      	movs	r2, #0
 8002034:	4619      	mov	r1, r3
 8002036:	4806      	ldr	r0, [pc, #24]	; (8002050 <MX_TIM4_Init+0xe0>)
 8002038:	f004 fe48 	bl	8006ccc <HAL_TIM_OC_ConfigChannel>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d001      	beq.n	8002046 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8002042:	f000 f9d7 	bl	80023f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002046:	bf00      	nop
 8002048:	3738      	adds	r7, #56	; 0x38
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	20015634 	.word	0x20015634
 8002054:	40000800 	.word	0x40000800

08002058 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b088      	sub	sp, #32
 800205c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800205e:	1d3b      	adds	r3, r7, #4
 8002060:	2200      	movs	r2, #0
 8002062:	601a      	str	r2, [r3, #0]
 8002064:	605a      	str	r2, [r3, #4]
 8002066:	609a      	str	r2, [r3, #8]
 8002068:	60da      	str	r2, [r3, #12]
 800206a:	611a      	str	r2, [r3, #16]
 800206c:	615a      	str	r2, [r3, #20]
 800206e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8002070:	4b18      	ldr	r3, [pc, #96]	; (80020d4 <MX_TIM9_Init+0x7c>)
 8002072:	4a19      	ldr	r2, [pc, #100]	; (80020d8 <MX_TIM9_Init+0x80>)
 8002074:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 168-1;
 8002076:	4b17      	ldr	r3, [pc, #92]	; (80020d4 <MX_TIM9_Init+0x7c>)
 8002078:	22a7      	movs	r2, #167	; 0xa7
 800207a:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 800207c:	4b15      	ldr	r3, [pc, #84]	; (80020d4 <MX_TIM9_Init+0x7c>)
 800207e:	2200      	movs	r2, #0
 8002080:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 50;
 8002082:	4b14      	ldr	r3, [pc, #80]	; (80020d4 <MX_TIM9_Init+0x7c>)
 8002084:	2232      	movs	r2, #50	; 0x32
 8002086:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002088:	4b12      	ldr	r3, [pc, #72]	; (80020d4 <MX_TIM9_Init+0x7c>)
 800208a:	2200      	movs	r2, #0
 800208c:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800208e:	4b11      	ldr	r3, [pc, #68]	; (80020d4 <MX_TIM9_Init+0x7c>)
 8002090:	2200      	movs	r2, #0
 8002092:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim9) != HAL_OK)
 8002094:	480f      	ldr	r0, [pc, #60]	; (80020d4 <MX_TIM9_Init+0x7c>)
 8002096:	f004 fc1e 	bl	80068d6 <HAL_TIM_OC_Init>
 800209a:	4603      	mov	r3, r0
 800209c:	2b00      	cmp	r3, #0
 800209e:	d001      	beq.n	80020a4 <MX_TIM9_Init+0x4c>
  {
    Error_Handler();
 80020a0:	f000 f9a8 	bl	80023f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80020a4:	2300      	movs	r3, #0
 80020a6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80020a8:	2300      	movs	r3, #0
 80020aa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80020ac:	2300      	movs	r3, #0
 80020ae:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80020b0:	2300      	movs	r3, #0
 80020b2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80020b4:	1d3b      	adds	r3, r7, #4
 80020b6:	2200      	movs	r2, #0
 80020b8:	4619      	mov	r1, r3
 80020ba:	4806      	ldr	r0, [pc, #24]	; (80020d4 <MX_TIM9_Init+0x7c>)
 80020bc:	f004 fe06 	bl	8006ccc <HAL_TIM_OC_ConfigChannel>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d001      	beq.n	80020ca <MX_TIM9_Init+0x72>
  {
    Error_Handler();
 80020c6:	f000 f995 	bl	80023f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 80020ca:	bf00      	nop
 80020cc:	3720      	adds	r7, #32
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	200157cc 	.word	0x200157cc
 80020d8:	40014000 	.word	0x40014000

080020dc <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b088      	sub	sp, #32
 80020e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80020e2:	1d3b      	adds	r3, r7, #4
 80020e4:	2200      	movs	r2, #0
 80020e6:	601a      	str	r2, [r3, #0]
 80020e8:	605a      	str	r2, [r3, #4]
 80020ea:	609a      	str	r2, [r3, #8]
 80020ec:	60da      	str	r2, [r3, #12]
 80020ee:	611a      	str	r2, [r3, #16]
 80020f0:	615a      	str	r2, [r3, #20]
 80020f2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 80020f4:	4b1e      	ldr	r3, [pc, #120]	; (8002170 <MX_TIM13_Init+0x94>)
 80020f6:	4a1f      	ldr	r2, [pc, #124]	; (8002174 <MX_TIM13_Init+0x98>)
 80020f8:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 0;
 80020fa:	4b1d      	ldr	r3, [pc, #116]	; (8002170 <MX_TIM13_Init+0x94>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002100:	4b1b      	ldr	r3, [pc, #108]	; (8002170 <MX_TIM13_Init+0x94>)
 8002102:	2200      	movs	r2, #0
 8002104:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 10000;
 8002106:	4b1a      	ldr	r3, [pc, #104]	; (8002170 <MX_TIM13_Init+0x94>)
 8002108:	f242 7210 	movw	r2, #10000	; 0x2710
 800210c:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800210e:	4b18      	ldr	r3, [pc, #96]	; (8002170 <MX_TIM13_Init+0x94>)
 8002110:	2200      	movs	r2, #0
 8002112:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002114:	4b16      	ldr	r3, [pc, #88]	; (8002170 <MX_TIM13_Init+0x94>)
 8002116:	2200      	movs	r2, #0
 8002118:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 800211a:	4815      	ldr	r0, [pc, #84]	; (8002170 <MX_TIM13_Init+0x94>)
 800211c:	f004 fb8c 	bl	8006838 <HAL_TIM_Base_Init>
 8002120:	4603      	mov	r3, r0
 8002122:	2b00      	cmp	r3, #0
 8002124:	d001      	beq.n	800212a <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8002126:	f000 f965 	bl	80023f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 800212a:	4811      	ldr	r0, [pc, #68]	; (8002170 <MX_TIM13_Init+0x94>)
 800212c:	f004 fbfe 	bl	800692c <HAL_TIM_PWM_Init>
 8002130:	4603      	mov	r3, r0
 8002132:	2b00      	cmp	r3, #0
 8002134:	d001      	beq.n	800213a <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8002136:	f000 f95d 	bl	80023f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800213a:	2360      	movs	r3, #96	; 0x60
 800213c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800213e:	2300      	movs	r3, #0
 8002140:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002142:	2300      	movs	r3, #0
 8002144:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002146:	2300      	movs	r3, #0
 8002148:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800214a:	1d3b      	adds	r3, r7, #4
 800214c:	2200      	movs	r2, #0
 800214e:	4619      	mov	r1, r3
 8002150:	4807      	ldr	r0, [pc, #28]	; (8002170 <MX_TIM13_Init+0x94>)
 8002152:	f004 fe1b 	bl	8006d8c <HAL_TIM_PWM_ConfigChannel>
 8002156:	4603      	mov	r3, r0
 8002158:	2b00      	cmp	r3, #0
 800215a:	d001      	beq.n	8002160 <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 800215c:	f000 f94a 	bl	80023f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8002160:	4803      	ldr	r0, [pc, #12]	; (8002170 <MX_TIM13_Init+0x94>)
 8002162:	f001 fd65 	bl	8003c30 <HAL_TIM_MspPostInit>

}
 8002166:	bf00      	nop
 8002168:	3720      	adds	r7, #32
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	2001574c 	.word	0x2001574c
 8002174:	40001c00 	.word	0x40001c00

08002178 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b088      	sub	sp, #32
 800217c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800217e:	1d3b      	adds	r3, r7, #4
 8002180:	2200      	movs	r2, #0
 8002182:	601a      	str	r2, [r3, #0]
 8002184:	605a      	str	r2, [r3, #4]
 8002186:	609a      	str	r2, [r3, #8]
 8002188:	60da      	str	r2, [r3, #12]
 800218a:	611a      	str	r2, [r3, #16]
 800218c:	615a      	str	r2, [r3, #20]
 800218e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8002190:	4b1e      	ldr	r3, [pc, #120]	; (800220c <MX_TIM14_Init+0x94>)
 8002192:	4a1f      	ldr	r2, [pc, #124]	; (8002210 <MX_TIM14_Init+0x98>)
 8002194:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 0;
 8002196:	4b1d      	ldr	r3, [pc, #116]	; (800220c <MX_TIM14_Init+0x94>)
 8002198:	2200      	movs	r2, #0
 800219a:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 800219c:	4b1b      	ldr	r3, [pc, #108]	; (800220c <MX_TIM14_Init+0x94>)
 800219e:	2200      	movs	r2, #0
 80021a0:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 10000;
 80021a2:	4b1a      	ldr	r3, [pc, #104]	; (800220c <MX_TIM14_Init+0x94>)
 80021a4:	f242 7210 	movw	r2, #10000	; 0x2710
 80021a8:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021aa:	4b18      	ldr	r3, [pc, #96]	; (800220c <MX_TIM14_Init+0x94>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021b0:	4b16      	ldr	r3, [pc, #88]	; (800220c <MX_TIM14_Init+0x94>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80021b6:	4815      	ldr	r0, [pc, #84]	; (800220c <MX_TIM14_Init+0x94>)
 80021b8:	f004 fb3e 	bl	8006838 <HAL_TIM_Base_Init>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d001      	beq.n	80021c6 <MX_TIM14_Init+0x4e>
  {
    Error_Handler();
 80021c2:	f000 f917 	bl	80023f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 80021c6:	4811      	ldr	r0, [pc, #68]	; (800220c <MX_TIM14_Init+0x94>)
 80021c8:	f004 fbb0 	bl	800692c <HAL_TIM_PWM_Init>
 80021cc:	4603      	mov	r3, r0
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d001      	beq.n	80021d6 <MX_TIM14_Init+0x5e>
  {
    Error_Handler();
 80021d2:	f000 f90f 	bl	80023f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021d6:	2360      	movs	r3, #96	; 0x60
 80021d8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80021da:	2300      	movs	r3, #0
 80021dc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021de:	2300      	movs	r3, #0
 80021e0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021e2:	2300      	movs	r3, #0
 80021e4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80021e6:	1d3b      	adds	r3, r7, #4
 80021e8:	2200      	movs	r2, #0
 80021ea:	4619      	mov	r1, r3
 80021ec:	4807      	ldr	r0, [pc, #28]	; (800220c <MX_TIM14_Init+0x94>)
 80021ee:	f004 fdcd 	bl	8006d8c <HAL_TIM_PWM_ConfigChannel>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d001      	beq.n	80021fc <MX_TIM14_Init+0x84>
  {
    Error_Handler();
 80021f8:	f000 f8fc 	bl	80023f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 80021fc:	4803      	ldr	r0, [pc, #12]	; (800220c <MX_TIM14_Init+0x94>)
 80021fe:	f001 fd17 	bl	8003c30 <HAL_TIM_MspPostInit>

}
 8002202:	bf00      	nop
 8002204:	3720      	adds	r7, #32
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	20015874 	.word	0x20015874
 8002210:	40002000 	.word	0x40002000

08002214 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b08a      	sub	sp, #40	; 0x28
 8002218:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800221a:	f107 0314 	add.w	r3, r7, #20
 800221e:	2200      	movs	r2, #0
 8002220:	601a      	str	r2, [r3, #0]
 8002222:	605a      	str	r2, [r3, #4]
 8002224:	609a      	str	r2, [r3, #8]
 8002226:	60da      	str	r2, [r3, #12]
 8002228:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800222a:	2300      	movs	r3, #0
 800222c:	613b      	str	r3, [r7, #16]
 800222e:	4b4a      	ldr	r3, [pc, #296]	; (8002358 <MX_GPIO_Init+0x144>)
 8002230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002232:	4a49      	ldr	r2, [pc, #292]	; (8002358 <MX_GPIO_Init+0x144>)
 8002234:	f043 0301 	orr.w	r3, r3, #1
 8002238:	6313      	str	r3, [r2, #48]	; 0x30
 800223a:	4b47      	ldr	r3, [pc, #284]	; (8002358 <MX_GPIO_Init+0x144>)
 800223c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800223e:	f003 0301 	and.w	r3, r3, #1
 8002242:	613b      	str	r3, [r7, #16]
 8002244:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002246:	2300      	movs	r3, #0
 8002248:	60fb      	str	r3, [r7, #12]
 800224a:	4b43      	ldr	r3, [pc, #268]	; (8002358 <MX_GPIO_Init+0x144>)
 800224c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800224e:	4a42      	ldr	r2, [pc, #264]	; (8002358 <MX_GPIO_Init+0x144>)
 8002250:	f043 0310 	orr.w	r3, r3, #16
 8002254:	6313      	str	r3, [r2, #48]	; 0x30
 8002256:	4b40      	ldr	r3, [pc, #256]	; (8002358 <MX_GPIO_Init+0x144>)
 8002258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800225a:	f003 0310 	and.w	r3, r3, #16
 800225e:	60fb      	str	r3, [r7, #12]
 8002260:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002262:	2300      	movs	r3, #0
 8002264:	60bb      	str	r3, [r7, #8]
 8002266:	4b3c      	ldr	r3, [pc, #240]	; (8002358 <MX_GPIO_Init+0x144>)
 8002268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800226a:	4a3b      	ldr	r2, [pc, #236]	; (8002358 <MX_GPIO_Init+0x144>)
 800226c:	f043 0302 	orr.w	r3, r3, #2
 8002270:	6313      	str	r3, [r2, #48]	; 0x30
 8002272:	4b39      	ldr	r3, [pc, #228]	; (8002358 <MX_GPIO_Init+0x144>)
 8002274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002276:	f003 0302 	and.w	r3, r3, #2
 800227a:	60bb      	str	r3, [r7, #8]
 800227c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800227e:	2300      	movs	r3, #0
 8002280:	607b      	str	r3, [r7, #4]
 8002282:	4b35      	ldr	r3, [pc, #212]	; (8002358 <MX_GPIO_Init+0x144>)
 8002284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002286:	4a34      	ldr	r2, [pc, #208]	; (8002358 <MX_GPIO_Init+0x144>)
 8002288:	f043 0308 	orr.w	r3, r3, #8
 800228c:	6313      	str	r3, [r2, #48]	; 0x30
 800228e:	4b32      	ldr	r3, [pc, #200]	; (8002358 <MX_GPIO_Init+0x144>)
 8002290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002292:	f003 0308 	and.w	r3, r3, #8
 8002296:	607b      	str	r3, [r7, #4]
 8002298:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800229a:	2300      	movs	r3, #0
 800229c:	603b      	str	r3, [r7, #0]
 800229e:	4b2e      	ldr	r3, [pc, #184]	; (8002358 <MX_GPIO_Init+0x144>)
 80022a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022a2:	4a2d      	ldr	r2, [pc, #180]	; (8002358 <MX_GPIO_Init+0x144>)
 80022a4:	f043 0304 	orr.w	r3, r3, #4
 80022a8:	6313      	str	r3, [r2, #48]	; 0x30
 80022aa:	4b2b      	ldr	r3, [pc, #172]	; (8002358 <MX_GPIO_Init+0x144>)
 80022ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ae:	f003 0304 	and.w	r3, r3, #4
 80022b2:	603b      	str	r3, [r7, #0]
 80022b4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80022b6:	2200      	movs	r2, #0
 80022b8:	2101      	movs	r1, #1
 80022ba:	4828      	ldr	r0, [pc, #160]	; (800235c <MX_GPIO_Init+0x148>)
 80022bc:	f003 fcc6 	bl	8005c4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN_RS_GPIO_Port, CAN_RS_Pin, GPIO_PIN_RESET);
 80022c0:	2200      	movs	r2, #0
 80022c2:	2104      	movs	r1, #4
 80022c4:	4826      	ldr	r0, [pc, #152]	; (8002360 <MX_GPIO_Init+0x14c>)
 80022c6:	f003 fcc1 	bl	8005c4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 80022ca:	2301      	movs	r3, #1
 80022cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022ce:	2301      	movs	r3, #1
 80022d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d2:	2300      	movs	r3, #0
 80022d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022d6:	2302      	movs	r3, #2
 80022d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 80022da:	f107 0314 	add.w	r3, r7, #20
 80022de:	4619      	mov	r1, r3
 80022e0:	481e      	ldr	r0, [pc, #120]	; (800235c <MX_GPIO_Init+0x148>)
 80022e2:	f003 fb01 	bl	80058e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : FL1_Pin */
  GPIO_InitStruct.Pin = FL1_Pin;
 80022e6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80022ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022ec:	2300      	movs	r3, #0
 80022ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80022f0:	2301      	movs	r3, #1
 80022f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(FL1_GPIO_Port, &GPIO_InitStruct);
 80022f4:	f107 0314 	add.w	r3, r7, #20
 80022f8:	4619      	mov	r1, r3
 80022fa:	481a      	ldr	r0, [pc, #104]	; (8002364 <MX_GPIO_Init+0x150>)
 80022fc:	f003 faf4 	bl	80058e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : INDEX3_Pin */
  GPIO_InitStruct.Pin = INDEX3_Pin;
 8002300:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002304:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002306:	2300      	movs	r3, #0
 8002308:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800230a:	2301      	movs	r3, #1
 800230c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INDEX3_GPIO_Port, &GPIO_InitStruct);
 800230e:	f107 0314 	add.w	r3, r7, #20
 8002312:	4619      	mov	r1, r3
 8002314:	4812      	ldr	r0, [pc, #72]	; (8002360 <MX_GPIO_Init+0x14c>)
 8002316:	f003 fae7 	bl	80058e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : INDEX2_Pin INDEX1_Pin */
  GPIO_InitStruct.Pin = INDEX2_Pin|INDEX1_Pin;
 800231a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800231e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002320:	2300      	movs	r3, #0
 8002322:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002324:	2301      	movs	r3, #1
 8002326:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002328:	f107 0314 	add.w	r3, r7, #20
 800232c:	4619      	mov	r1, r3
 800232e:	480e      	ldr	r0, [pc, #56]	; (8002368 <MX_GPIO_Init+0x154>)
 8002330:	f003 fada 	bl	80058e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : CAN_RS_Pin */
  GPIO_InitStruct.Pin = CAN_RS_Pin;
 8002334:	2304      	movs	r3, #4
 8002336:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002338:	2301      	movs	r3, #1
 800233a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800233c:	2300      	movs	r3, #0
 800233e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002340:	2300      	movs	r3, #0
 8002342:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CAN_RS_GPIO_Port, &GPIO_InitStruct);
 8002344:	f107 0314 	add.w	r3, r7, #20
 8002348:	4619      	mov	r1, r3
 800234a:	4805      	ldr	r0, [pc, #20]	; (8002360 <MX_GPIO_Init+0x14c>)
 800234c:	f003 facc 	bl	80058e8 <HAL_GPIO_Init>

}
 8002350:	bf00      	nop
 8002352:	3728      	adds	r7, #40	; 0x28
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}
 8002358:	40023800 	.word	0x40023800
 800235c:	40020000 	.word	0x40020000
 8002360:	40020c00 	.word	0x40020c00
 8002364:	40021000 	.word	0x40021000
 8002368:	40020800 	.word	0x40020800

0800236c <start_canbus_task>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_start_canbus_task */
void start_canbus_task(void const * argument)
{
 800236c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800236e:	b089      	sub	sp, #36	; 0x24
 8002370:	af06      	add	r7, sp, #24
 8002372:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  canbus_task_init(hcan1);
 8002374:	4e08      	ldr	r6, [pc, #32]	; (8002398 <start_canbus_task+0x2c>)
 8002376:	466d      	mov	r5, sp
 8002378:	f106 0410 	add.w	r4, r6, #16
 800237c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800237e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002380:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002384:	e885 0003 	stmia.w	r5, {r0, r1}
 8002388:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800238c:	f7fe fda0 	bl	8000ed0 <canbus_task_init>
  for(;;)
  {
	  canbus_task();
 8002390:	f7fe fe3e 	bl	8001010 <canbus_task>
 8002394:	e7fc      	b.n	8002390 <start_canbus_task+0x24>
 8002396:	bf00      	nop
 8002398:	2001584c 	.word	0x2001584c

0800239c <start_motor_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_start_motor_task */
void start_motor_task(void const * argument)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b082      	sub	sp, #8
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN start_motor_task */
  motor_task_init();
 80023a4:	f000 fcd0 	bl	8002d48 <motor_task_init>
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 80023a8:	2201      	movs	r2, #1
 80023aa:	2101      	movs	r1, #1
 80023ac:	4807      	ldr	r0, [pc, #28]	; (80023cc <start_motor_task+0x30>)
 80023ae:	f003 fc4d 	bl	8005c4c <HAL_GPIO_WritePin>
	  motor_task();
 80023b2:	f000 fecf 	bl	8003154 <motor_task>
	  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80023b6:	2200      	movs	r2, #0
 80023b8:	2101      	movs	r1, #1
 80023ba:	4804      	ldr	r0, [pc, #16]	; (80023cc <start_motor_task+0x30>)
 80023bc:	f003 fc46 	bl	8005c4c <HAL_GPIO_WritePin>
	  ulTaskNotifyTake( pdTRUE, portMAX_DELAY);
 80023c0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80023c4:	2001      	movs	r0, #1
 80023c6:	f006 ffa5 	bl	8009314 <ulTaskNotifyTake>
	  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 80023ca:	e7ed      	b.n	80023a8 <start_motor_task+0xc>
 80023cc:	40020000 	.word	0x40020000

080023d0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b082      	sub	sp, #8
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM8) {
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a04      	ldr	r2, [pc, #16]	; (80023f0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d101      	bne.n	80023e6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80023e2:	f001 fddf 	bl	8003fa4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80023e6:	bf00      	nop
 80023e8:	3708      	adds	r7, #8
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	40010400 	.word	0x40010400

080023f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80023f4:	b480      	push	{r7}
 80023f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80023f8:	bf00      	nop
 80023fa:	46bd      	mov	sp, r7
 80023fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002400:	4770      	bx	lr
	...

08002404 <drive_motor>:

 static impedance_control_params_t ic_params; // TODO different per motor?
 static leg_ik_t leg;

 static drive_motor(uint8_t index, float cmd)
{
 8002404:	b480      	push	{r7}
 8002406:	b083      	sub	sp, #12
 8002408:	af00      	add	r7, sp, #0
 800240a:	4603      	mov	r3, r0
 800240c:	ed87 0a00 	vstr	s0, [r7]
 8002410:	71fb      	strb	r3, [r7, #7]
	 motors[index].duty = (cmd / PWM_PERIOD);
 8002412:	79fa      	ldrb	r2, [r7, #7]
 8002414:	ed97 7a00 	vldr	s14, [r7]
 8002418:	eddf 6a67 	vldr	s13, [pc, #412]	; 80025b8 <drive_motor+0x1b4>
 800241c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002420:	4966      	ldr	r1, [pc, #408]	; (80025bc <drive_motor+0x1b8>)
 8002422:	4613      	mov	r3, r2
 8002424:	005b      	lsls	r3, r3, #1
 8002426:	4413      	add	r3, r2
 8002428:	011b      	lsls	r3, r3, #4
 800242a:	440b      	add	r3, r1
 800242c:	330c      	adds	r3, #12
 800242e:	edc3 7a00 	vstr	s15, [r3]
	 if(index == 0)
 8002432:	79fb      	ldrb	r3, [r7, #7]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d15e      	bne.n	80024f6 <drive_motor+0xf2>
	 {
		 // IN1 and IN2, TIM2_CH3/4
	 	 if(cmd > 0)
 8002438:	edd7 7a00 	vldr	s15, [r7]
 800243c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002440:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002444:	dd29      	ble.n	800249a <drive_motor+0x96>
	 	 {
	 		if(motors[index].reverse_direction)
 8002446:	79fa      	ldrb	r2, [r7, #7]
 8002448:	495c      	ldr	r1, [pc, #368]	; (80025bc <drive_motor+0x1b8>)
 800244a:	4613      	mov	r3, r2
 800244c:	005b      	lsls	r3, r3, #1
 800244e:	4413      	add	r3, r2
 8002450:	011b      	lsls	r3, r3, #4
 8002452:	440b      	add	r3, r1
 8002454:	332c      	adds	r3, #44	; 0x2c
 8002456:	781b      	ldrb	r3, [r3, #0]
 8002458:	b2db      	uxtb	r3, r3
 800245a:	2b00      	cmp	r3, #0
 800245c:	d00e      	beq.n	800247c <drive_motor+0x78>
	 		{
	 			TIM2->CCR4 = 0;
 800245e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002462:	2200      	movs	r2, #0
 8002464:	641a      	str	r2, [r3, #64]	; 0x40
	 			TIM2->CCR3 = (uint16_t) cmd;
 8002466:	edd7 7a00 	vldr	s15, [r7]
 800246a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800246e:	ee17 3a90 	vmov	r3, s15
 8002472:	b29a      	uxth	r2, r3
 8002474:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002478:	63da      	str	r2, [r3, #60]	; 0x3c
 800247a:	e095      	b.n	80025a8 <drive_motor+0x1a4>
	 		}
	 		else
	 		{
	 			TIM2->CCR4 = (uint16_t) cmd;
 800247c:	edd7 7a00 	vldr	s15, [r7]
 8002480:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002484:	ee17 3a90 	vmov	r3, s15
 8002488:	b29a      	uxth	r2, r3
 800248a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800248e:	641a      	str	r2, [r3, #64]	; 0x40
	 			TIM2->CCR3 = 0;
 8002490:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002494:	2200      	movs	r2, #0
 8002496:	63da      	str	r2, [r3, #60]	; 0x3c
 8002498:	e086      	b.n	80025a8 <drive_motor+0x1a4>
	 		}
	 	 }
	 	 else
	 	 {
	 		 if(motors[index].reverse_direction)
 800249a:	79fa      	ldrb	r2, [r7, #7]
 800249c:	4947      	ldr	r1, [pc, #284]	; (80025bc <drive_motor+0x1b8>)
 800249e:	4613      	mov	r3, r2
 80024a0:	005b      	lsls	r3, r3, #1
 80024a2:	4413      	add	r3, r2
 80024a4:	011b      	lsls	r3, r3, #4
 80024a6:	440b      	add	r3, r1
 80024a8:	332c      	adds	r3, #44	; 0x2c
 80024aa:	781b      	ldrb	r3, [r3, #0]
 80024ac:	b2db      	uxtb	r3, r3
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d010      	beq.n	80024d4 <drive_motor+0xd0>
	 		 {
	 		 	TIM2->CCR3 = 0;
 80024b2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80024b6:	2200      	movs	r2, #0
 80024b8:	63da      	str	r2, [r3, #60]	; 0x3c
	 		 	TIM2->CCR4 = (uint16_t) -cmd;
 80024ba:	edd7 7a00 	vldr	s15, [r7]
 80024be:	eef1 7a67 	vneg.f32	s15, s15
 80024c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024c6:	ee17 3a90 	vmov	r3, s15
 80024ca:	b29a      	uxth	r2, r3
 80024cc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80024d0:	641a      	str	r2, [r3, #64]	; 0x40
 80024d2:	e069      	b.n	80025a8 <drive_motor+0x1a4>
	 		 }
	 		 else
	 		 {
	 		 	TIM2->CCR3 = (uint16_t) -cmd;
 80024d4:	edd7 7a00 	vldr	s15, [r7]
 80024d8:	eef1 7a67 	vneg.f32	s15, s15
 80024dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024e0:	ee17 3a90 	vmov	r3, s15
 80024e4:	b29a      	uxth	r2, r3
 80024e6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80024ea:	63da      	str	r2, [r3, #60]	; 0x3c
	 		 	TIM2->CCR4 = 0;
 80024ec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80024f0:	2200      	movs	r2, #0
 80024f2:	641a      	str	r2, [r3, #64]	; 0x40
 80024f4:	e058      	b.n	80025a8 <drive_motor+0x1a4>
	 		 }
	 	 }
	  }
	 else if(index == 1)
 80024f6:	79fb      	ldrb	r3, [r7, #7]
 80024f8:	2b01      	cmp	r3, #1
 80024fa:	d155      	bne.n	80025a8 <drive_motor+0x1a4>
	 {
		 // IN3 - TIM13_CH1
		 // IN4 - TIM14_CH1
		 if(cmd > 0)
 80024fc:	edd7 7a00 	vldr	s15, [r7]
 8002500:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002504:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002508:	dd25      	ble.n	8002556 <drive_motor+0x152>
		 {
			 if(motors[index].reverse_direction)
 800250a:	79fa      	ldrb	r2, [r7, #7]
 800250c:	492b      	ldr	r1, [pc, #172]	; (80025bc <drive_motor+0x1b8>)
 800250e:	4613      	mov	r3, r2
 8002510:	005b      	lsls	r3, r3, #1
 8002512:	4413      	add	r3, r2
 8002514:	011b      	lsls	r3, r3, #4
 8002516:	440b      	add	r3, r1
 8002518:	332c      	adds	r3, #44	; 0x2c
 800251a:	781b      	ldrb	r3, [r3, #0]
 800251c:	b2db      	uxtb	r3, r3
 800251e:	2b00      	cmp	r3, #0
 8002520:	d00c      	beq.n	800253c <drive_motor+0x138>
		 	{
		 		TIM14->CCR1 = 0;
 8002522:	4b27      	ldr	r3, [pc, #156]	; (80025c0 <drive_motor+0x1bc>)
 8002524:	2200      	movs	r2, #0
 8002526:	635a      	str	r2, [r3, #52]	; 0x34
		 		TIM13->CCR1 = (uint16_t) cmd;
 8002528:	edd7 7a00 	vldr	s15, [r7]
 800252c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002530:	ee17 3a90 	vmov	r3, s15
 8002534:	b29a      	uxth	r2, r3
 8002536:	4b23      	ldr	r3, [pc, #140]	; (80025c4 <drive_motor+0x1c0>)
 8002538:	635a      	str	r2, [r3, #52]	; 0x34
 800253a:	e035      	b.n	80025a8 <drive_motor+0x1a4>
		 	}
		 	else
		 	{
		 		TIM14->CCR1 = (uint16_t) cmd;
 800253c:	edd7 7a00 	vldr	s15, [r7]
 8002540:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002544:	ee17 3a90 	vmov	r3, s15
 8002548:	b29a      	uxth	r2, r3
 800254a:	4b1d      	ldr	r3, [pc, #116]	; (80025c0 <drive_motor+0x1bc>)
 800254c:	635a      	str	r2, [r3, #52]	; 0x34
		 		TIM13->CCR1 = 0;
 800254e:	4b1d      	ldr	r3, [pc, #116]	; (80025c4 <drive_motor+0x1c0>)
 8002550:	2200      	movs	r2, #0
 8002552:	635a      	str	r2, [r3, #52]	; 0x34
 8002554:	e028      	b.n	80025a8 <drive_motor+0x1a4>
		 	}
		 }
		 else
		 {
		 	 if(motors[index].reverse_direction)
 8002556:	79fa      	ldrb	r2, [r7, #7]
 8002558:	4918      	ldr	r1, [pc, #96]	; (80025bc <drive_motor+0x1b8>)
 800255a:	4613      	mov	r3, r2
 800255c:	005b      	lsls	r3, r3, #1
 800255e:	4413      	add	r3, r2
 8002560:	011b      	lsls	r3, r3, #4
 8002562:	440b      	add	r3, r1
 8002564:	332c      	adds	r3, #44	; 0x2c
 8002566:	781b      	ldrb	r3, [r3, #0]
 8002568:	b2db      	uxtb	r3, r3
 800256a:	2b00      	cmp	r3, #0
 800256c:	d00e      	beq.n	800258c <drive_motor+0x188>
		 	 {
		 	 	TIM13->CCR1 = 0;
 800256e:	4b15      	ldr	r3, [pc, #84]	; (80025c4 <drive_motor+0x1c0>)
 8002570:	2200      	movs	r2, #0
 8002572:	635a      	str	r2, [r3, #52]	; 0x34
		 	 	TIM14->CCR1 = (uint16_t) -cmd;
 8002574:	edd7 7a00 	vldr	s15, [r7]
 8002578:	eef1 7a67 	vneg.f32	s15, s15
 800257c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002580:	ee17 3a90 	vmov	r3, s15
 8002584:	b29a      	uxth	r2, r3
 8002586:	4b0e      	ldr	r3, [pc, #56]	; (80025c0 <drive_motor+0x1bc>)
 8002588:	635a      	str	r2, [r3, #52]	; 0x34
 800258a:	e00d      	b.n	80025a8 <drive_motor+0x1a4>
		 	 }
		 	 else
		 	 {
		 	 	TIM13->CCR1 = (uint16_t) -cmd;
 800258c:	edd7 7a00 	vldr	s15, [r7]
 8002590:	eef1 7a67 	vneg.f32	s15, s15
 8002594:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002598:	ee17 3a90 	vmov	r3, s15
 800259c:	b29a      	uxth	r2, r3
 800259e:	4b09      	ldr	r3, [pc, #36]	; (80025c4 <drive_motor+0x1c0>)
 80025a0:	635a      	str	r2, [r3, #52]	; 0x34
		 	 	TIM14->CCR1 = 0;
 80025a2:	4b07      	ldr	r3, [pc, #28]	; (80025c0 <drive_motor+0x1bc>)
 80025a4:	2200      	movs	r2, #0
 80025a6:	635a      	str	r2, [r3, #52]	; 0x34
		 	 }
		 }
	 }
}
 80025a8:	bf00      	nop
 80025aa:	4618      	mov	r0, r3
 80025ac:	370c      	adds	r7, #12
 80025ae:	46bd      	mov	sp, r7
 80025b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b4:	4770      	bx	lr
 80025b6:	bf00      	nop
 80025b8:	461c4000 	.word	0x461c4000
 80025bc:	20000d8c 	.word	0x20000d8c
 80025c0:	40002000 	.word	0x40002000
 80025c4:	40001c00 	.word	0x40001c00

080025c8 <vMotorTelemetryTimerCallback>:

 static void vMotorTelemetryTimerCallback( TimerHandle_t xTimer )
  {
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b08c      	sub	sp, #48	; 0x30
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
 	 canbus_frame_t frame;
 	 can_message_id_t id_helper;

 	 id_helper.can_msg_type = CAN_MSG_TYPE_INFO;
 80025d0:	2301      	movs	r3, #1
 80025d2:	613b      	str	r3, [r7, #16]
 	 id_helper.can_class = CAN_MSG_CLASS_INFO_TELEMETRY;
 80025d4:	2300      	movs	r3, #0
 80025d6:	617b      	str	r3, [r7, #20]
 	 id_helper.can_device = get_device_index();
 80025d8:	f7ff f908 	bl	80017ec <get_device_index>
 80025dc:	4603      	mov	r3, r0
 80025de:	61fb      	str	r3, [r7, #28]


 	id_helper.can_index = CAN_MSG_INDEX_INFO_POSITION;
 80025e0:	2300      	movs	r3, #0
 80025e2:	61bb      	str	r3, [r7, #24]
 	pack_can_message(&id_helper);
 80025e4:	f107 030c 	add.w	r3, r7, #12
 80025e8:	4618      	mov	r0, r3
 80025ea:	f008 f8b4 	bl	800a756 <pack_can_message>

 	frame.id = id_helper.raw_id;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	623b      	str	r3, [r7, #32]
 	frame.length = 8;
 80025f2:	2308      	movs	r3, #8
 80025f4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 	memcpy(&frame.data[0], &motors[0].ticks_count, 4);
 80025f8:	4b46      	ldr	r3, [pc, #280]	; (8002714 <vMotorTelemetryTimerCallback+0x14c>)
 80025fa:	6a1b      	ldr	r3, [r3, #32]
 80025fc:	f8c7 3025 	str.w	r3, [r7, #37]	; 0x25
 	memcpy(&frame.data[4], &motors[1].ticks_count, 4);
 8002600:	4b44      	ldr	r3, [pc, #272]	; (8002714 <vMotorTelemetryTimerCallback+0x14c>)
 8002602:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002604:	f8c7 3029 	str.w	r3, [r7, #41]	; 0x29
 	add_can_frame_to_tx_queue(frame);
 8002608:	f107 0320 	add.w	r3, r7, #32
 800260c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800260e:	f7ff f919 	bl	8001844 <add_can_frame_to_tx_queue>

 	id_helper.can_index = CAN_MSG_INDEX_INFO_CURRENT;
 8002612:	2301      	movs	r3, #1
 8002614:	61bb      	str	r3, [r7, #24]
 	pack_can_message(&id_helper);
 8002616:	f107 030c 	add.w	r3, r7, #12
 800261a:	4618      	mov	r0, r3
 800261c:	f008 f89b 	bl	800a756 <pack_can_message>

 	frame.id = id_helper.raw_id;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	623b      	str	r3, [r7, #32]
 	frame.length = 8;
 8002624:	2308      	movs	r3, #8
 8002626:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 	memcpy(&frame.data[0], &motors[0].current_mA, 4);
 800262a:	4b3a      	ldr	r3, [pc, #232]	; (8002714 <vMotorTelemetryTimerCallback+0x14c>)
 800262c:	699b      	ldr	r3, [r3, #24]
 800262e:	f8c7 3025 	str.w	r3, [r7, #37]	; 0x25
 	memcpy(&frame.data[4], &motors[1].current_mA, 4);
 8002632:	4b38      	ldr	r3, [pc, #224]	; (8002714 <vMotorTelemetryTimerCallback+0x14c>)
 8002634:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002636:	f8c7 3029 	str.w	r3, [r7, #41]	; 0x29
 	add_can_frame_to_tx_queue(frame);
 800263a:	f107 0320 	add.w	r3, r7, #32
 800263e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002640:	f7ff f900 	bl	8001844 <add_can_frame_to_tx_queue>

 	id_helper.can_index = CAN_MSG_INDEX_INFO_SPEED;
 8002644:	2302      	movs	r3, #2
 8002646:	61bb      	str	r3, [r7, #24]
 	pack_can_message(&id_helper);
 8002648:	f107 030c 	add.w	r3, r7, #12
 800264c:	4618      	mov	r0, r3
 800264e:	f008 f882 	bl	800a756 <pack_can_message>

 	frame.id = id_helper.raw_id;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	623b      	str	r3, [r7, #32]
 	frame.length = 8;
 8002656:	2308      	movs	r3, #8
 8002658:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 	memcpy(&frame.data[0], &motors[0].speed, 4);
 800265c:	4b2d      	ldr	r3, [pc, #180]	; (8002714 <vMotorTelemetryTimerCallback+0x14c>)
 800265e:	691b      	ldr	r3, [r3, #16]
 8002660:	f8c7 3025 	str.w	r3, [r7, #37]	; 0x25
 	memcpy(&frame.data[4], &motors[1].speed, 4);
 8002664:	4b2b      	ldr	r3, [pc, #172]	; (8002714 <vMotorTelemetryTimerCallback+0x14c>)
 8002666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002668:	f8c7 3029 	str.w	r3, [r7, #41]	; 0x29
 	add_can_frame_to_tx_queue(frame);
 800266c:	f107 0320 	add.w	r3, r7, #32
 8002670:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002672:	f7ff f8e7 	bl	8001844 <add_can_frame_to_tx_queue>

 	id_helper.can_index = CAN_MSG_INDEX_INFO_POSITION_SETPOINT;
 8002676:	2303      	movs	r3, #3
 8002678:	61bb      	str	r3, [r7, #24]
 	pack_can_message(&id_helper);
 800267a:	f107 030c 	add.w	r3, r7, #12
 800267e:	4618      	mov	r0, r3
 8002680:	f008 f869 	bl	800a756 <pack_can_message>

 	frame.id = id_helper.raw_id;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	623b      	str	r3, [r7, #32]
 	frame.length = 8;
 8002688:	2308      	movs	r3, #8
 800268a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 	memcpy(&frame.data[0], &motors[0].ticks_setpoint, 4);
 800268e:	4b21      	ldr	r3, [pc, #132]	; (8002714 <vMotorTelemetryTimerCallback+0x14c>)
 8002690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002692:	f8c7 3025 	str.w	r3, [r7, #37]	; 0x25
 	memcpy(&frame.data[4], &motors[1].ticks_setpoint, 4);
 8002696:	4b1f      	ldr	r3, [pc, #124]	; (8002714 <vMotorTelemetryTimerCallback+0x14c>)
 8002698:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800269a:	f8c7 3029 	str.w	r3, [r7, #41]	; 0x29
 	add_can_frame_to_tx_queue(frame);
 800269e:	f107 0320 	add.w	r3, r7, #32
 80026a2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80026a4:	f7ff f8ce 	bl	8001844 <add_can_frame_to_tx_queue>

 	id_helper.can_index = CAN_MSG_INDEX_INFO_CURRENT_SETPOINT;
 80026a8:	2304      	movs	r3, #4
 80026aa:	61bb      	str	r3, [r7, #24]
 	pack_can_message(&id_helper);
 80026ac:	f107 030c 	add.w	r3, r7, #12
 80026b0:	4618      	mov	r0, r3
 80026b2:	f008 f850 	bl	800a756 <pack_can_message>

 	frame.id = id_helper.raw_id;
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	623b      	str	r3, [r7, #32]
 	frame.length = 8;
 80026ba:	2308      	movs	r3, #8
 80026bc:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 	memcpy(&frame.data[0], &motors[0].current_ma_setpoint, 4);
 80026c0:	4b14      	ldr	r3, [pc, #80]	; (8002714 <vMotorTelemetryTimerCallback+0x14c>)
 80026c2:	69db      	ldr	r3, [r3, #28]
 80026c4:	f8c7 3025 	str.w	r3, [r7, #37]	; 0x25
 	memcpy(&frame.data[4], &motors[1].current_ma_setpoint, 4);
 80026c8:	4b12      	ldr	r3, [pc, #72]	; (8002714 <vMotorTelemetryTimerCallback+0x14c>)
 80026ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026cc:	f8c7 3029 	str.w	r3, [r7, #41]	; 0x29
 	add_can_frame_to_tx_queue(frame);
 80026d0:	f107 0320 	add.w	r3, r7, #32
 80026d4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80026d6:	f7ff f8b5 	bl	8001844 <add_can_frame_to_tx_queue>

 	id_helper.can_index = CAN_MSG_INDEX_INFO_DUTY;
 80026da:	2307      	movs	r3, #7
 80026dc:	61bb      	str	r3, [r7, #24]
 	pack_can_message(&id_helper);
 80026de:	f107 030c 	add.w	r3, r7, #12
 80026e2:	4618      	mov	r0, r3
 80026e4:	f008 f837 	bl	800a756 <pack_can_message>

 	frame.id = id_helper.raw_id;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	623b      	str	r3, [r7, #32]
 	frame.length = 8;
 80026ec:	2308      	movs	r3, #8
 80026ee:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 	memcpy(&frame.data[0], &motors[0].duty, 4);
 80026f2:	4b08      	ldr	r3, [pc, #32]	; (8002714 <vMotorTelemetryTimerCallback+0x14c>)
 80026f4:	68db      	ldr	r3, [r3, #12]
 80026f6:	f8c7 3025 	str.w	r3, [r7, #37]	; 0x25
 	memcpy(&frame.data[4], &motors[1].duty, 4);
 80026fa:	4b06      	ldr	r3, [pc, #24]	; (8002714 <vMotorTelemetryTimerCallback+0x14c>)
 80026fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026fe:	f8c7 3029 	str.w	r3, [r7, #41]	; 0x29
 	add_can_frame_to_tx_queue(frame);
 8002702:	f107 0320 	add.w	r3, r7, #32
 8002706:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002708:	f7ff f89c 	bl	8001844 <add_can_frame_to_tx_queue>

 		// TODO other telemetry
  }
 800270c:	bf00      	nop
 800270e:	3730      	adds	r7, #48	; 0x30
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}
 8002714:	20000d8c 	.word	0x20000d8c

08002718 <vPrimitivesCalculation>:

 static void vPrimitivesCalculation(void)
  {
 8002718:	b590      	push	{r4, r7, lr}
 800271a:	b095      	sub	sp, #84	; 0x54
 800271c:	af04      	add	r7, sp, #16
	 static uint32_t prim_count = 0;
	int32_t i;
	// Only calculate if all primitive or current primitive
	for(i=0; i < NUMBER_MOTORS; i++)
 800271e:	2300      	movs	r3, #0
 8002720:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002722:	e011      	b.n	8002748 <vPrimitivesCalculation+0x30>
	{
		if(control_type[i] != PRIMITIVE && control_type[i] != PROPRIOCEPTIVE_PRIMITIVE)
 8002724:	4a8e      	ldr	r2, [pc, #568]	; (8002960 <vPrimitivesCalculation+0x248>)
 8002726:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002728:	4413      	add	r3, r2
 800272a:	781b      	ldrb	r3, [r3, #0]
 800272c:	b2db      	uxtb	r3, r3
 800272e:	2b04      	cmp	r3, #4
 8002730:	d007      	beq.n	8002742 <vPrimitivesCalculation+0x2a>
 8002732:	4a8b      	ldr	r2, [pc, #556]	; (8002960 <vPrimitivesCalculation+0x248>)
 8002734:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002736:	4413      	add	r3, r2
 8002738:	781b      	ldrb	r3, [r3, #0]
 800273a:	b2db      	uxtb	r3, r3
 800273c:	2b05      	cmp	r3, #5
 800273e:	f040 8102 	bne.w	8002946 <vPrimitivesCalculation+0x22e>
	for(i=0; i < NUMBER_MOTORS; i++)
 8002742:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002744:	3301      	adds	r3, #1
 8002746:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002748:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800274a:	2b01      	cmp	r3, #1
 800274c:	ddea      	ble.n	8002724 <vPrimitivesCalculation+0xc>
	}

	pos_cartesian_t cart_pos;
	pos_joint_space_t js_pos;

	if(get_motion_primitive() < NUMBER_LINEAR_PRIMITIVES)
 800274e:	f00a f9fd 	bl	800cb4c <get_motion_primitive>
 8002752:	4603      	mov	r3, r0
 8002754:	2b03      	cmp	r3, #3
 8002756:	d809      	bhi.n	800276c <vPrimitivesCalculation+0x54>
	{
		motion_primitive_get_position(&cart_pos.x, &cart_pos.y);
 8002758:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800275c:	1d1a      	adds	r2, r3, #4
 800275e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002762:	4611      	mov	r1, r2
 8002764:	4618      	mov	r0, r3
 8002766:	f009 fa37 	bl	800bbd8 <motion_primitive_get_position>
 800276a:	e008      	b.n	800277e <vPrimitivesCalculation+0x66>
	}
	else
	{
		motion_primitive_get_position_bezier_quadratic(&cart_pos.x, &cart_pos.y);
 800276c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002770:	1d1a      	adds	r2, r3, #4
 8002772:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002776:	4611      	mov	r1, r2
 8002778:	4618      	mov	r0, r3
 800277a:	f009 fd6d 	bl	800c258 <motion_primitive_get_position_bezier_quadratic>
	}

	prim_count++;
 800277e:	4b79      	ldr	r3, [pc, #484]	; (8002964 <vPrimitivesCalculation+0x24c>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	3301      	adds	r3, #1
 8002784:	4a77      	ldr	r2, [pc, #476]	; (8002964 <vPrimitivesCalculation+0x24c>)
 8002786:	6013      	str	r3, [r2, #0]

	if(prim_count % 20 == 0)
 8002788:	4b76      	ldr	r3, [pc, #472]	; (8002964 <vPrimitivesCalculation+0x24c>)
 800278a:	6819      	ldr	r1, [r3, #0]
 800278c:	4b76      	ldr	r3, [pc, #472]	; (8002968 <vPrimitivesCalculation+0x250>)
 800278e:	fba3 2301 	umull	r2, r3, r3, r1
 8002792:	091a      	lsrs	r2, r3, #4
 8002794:	4613      	mov	r3, r2
 8002796:	009b      	lsls	r3, r3, #2
 8002798:	4413      	add	r3, r2
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	1aca      	subs	r2, r1, r3
 800279e:	2a00      	cmp	r2, #0
 80027a0:	d11e      	bne.n	80027e0 <vPrimitivesCalculation+0xc8>
	{
		// 200 Hz output
		canbus_frame_t frame;
		can_message_id_t id_helper;

		id_helper.can_msg_type = CAN_MSG_TYPE_INFO;
 80027a2:	2301      	movs	r3, #1
 80027a4:	60fb      	str	r3, [r7, #12]
		id_helper.can_class = CAN_MSG_CLASS_INFO_TELEMETRY;
 80027a6:	2300      	movs	r3, #0
 80027a8:	613b      	str	r3, [r7, #16]
		id_helper.can_device = get_device_index();
 80027aa:	f7ff f81f 	bl	80017ec <get_device_index>
 80027ae:	4603      	mov	r3, r0
 80027b0:	61bb      	str	r3, [r7, #24]

		id_helper.can_index = CAN_MSG_INDEX_INFO_PRIMITIVE_SETPOINT;
 80027b2:	2305      	movs	r3, #5
 80027b4:	617b      	str	r3, [r7, #20]
		pack_can_message(&id_helper);
 80027b6:	f107 0308 	add.w	r3, r7, #8
 80027ba:	4618      	mov	r0, r3
 80027bc:	f007 ffcb 	bl	800a756 <pack_can_message>

		frame.id = id_helper.raw_id;
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	61fb      	str	r3, [r7, #28]
		frame.length = 8;
 80027c4:	2308      	movs	r3, #8
 80027c6:	f887 3020 	strb.w	r3, [r7, #32]
		memcpy(&frame.data[0], &cart_pos.x, 4);
 80027ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027cc:	f8c7 3021 	str.w	r3, [r7, #33]	; 0x21
		memcpy(&frame.data[4], &cart_pos.y, 4);
 80027d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027d2:	f8c7 3025 	str.w	r3, [r7, #37]	; 0x25
		add_can_frame_to_tx_queue(frame);
 80027d6:	f107 031c 	add.w	r3, r7, #28
 80027da:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80027dc:	f7ff f832 	bl	8001844 <add_can_frame_to_tx_queue>
	}

	if(control_type[0] == PRIMITIVE)
 80027e0:	4b5f      	ldr	r3, [pc, #380]	; (8002960 <vPrimitivesCalculation+0x248>)
 80027e2:	781b      	ldrb	r3, [r3, #0]
 80027e4:	b2db      	uxtb	r3, r3
 80027e6:	2b04      	cmp	r3, #4
 80027e8:	d149      	bne.n	800287e <vPrimitivesCalculation+0x166>
	{
		calculate_ik(&leg, &js_pos, cart_pos);
 80027ea:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 80027ee:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80027f2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80027f6:	eeb0 0a47 	vmov.f32	s0, s14
 80027fa:	eef0 0a67 	vmov.f32	s1, s15
 80027fe:	4619      	mov	r1, r3
 8002800:	485a      	ldr	r0, [pc, #360]	; (800296c <vPrimitivesCalculation+0x254>)
 8002802:	f008 fc81 	bl	800b108 <calculate_ik>

		if(motion_primitive_is_inverted())
 8002806:	f00a f939 	bl	800ca7c <motion_primitive_is_inverted>
 800280a:	4603      	mov	r3, r0
 800280c:	2b00      	cmp	r3, #0
 800280e:	d00b      	beq.n	8002828 <vPrimitivesCalculation+0x110>
		{
			js_pos.thigh_angle_rad = -js_pos.thigh_angle_rad;
 8002810:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002814:	eef1 7a67 	vneg.f32	s15, s15
 8002818:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
			js_pos.knee_angle_rad = -js_pos.knee_angle_rad;
 800281c:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002820:	eef1 7a67 	vneg.f32	s15, s15
 8002824:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
		}

		set_motor_position(RAD_TO_DEG * js_pos.thigh_angle_rad, 0);
 8002828:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800282a:	4618      	mov	r0, r3
 800282c:	f7fd fe34 	bl	8000498 <__aeabi_f2d>
 8002830:	a347      	add	r3, pc, #284	; (adr r3, 8002950 <vPrimitivesCalculation+0x238>)
 8002832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002836:	f7fd fe87 	bl	8000548 <__aeabi_dmul>
 800283a:	4603      	mov	r3, r0
 800283c:	460c      	mov	r4, r1
 800283e:	4618      	mov	r0, r3
 8002840:	4621      	mov	r1, r4
 8002842:	f7fe f959 	bl	8000af8 <__aeabi_d2f>
 8002846:	4603      	mov	r3, r0
 8002848:	2000      	movs	r0, #0
 800284a:	ee00 3a10 	vmov	s0, r3
 800284e:	f000 fc9f 	bl	8003190 <set_motor_position>
		set_motor_position(RAD_TO_DEG * js_pos.knee_angle_rad, 1);
 8002852:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002854:	4618      	mov	r0, r3
 8002856:	f7fd fe1f 	bl	8000498 <__aeabi_f2d>
 800285a:	a33d      	add	r3, pc, #244	; (adr r3, 8002950 <vPrimitivesCalculation+0x238>)
 800285c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002860:	f7fd fe72 	bl	8000548 <__aeabi_dmul>
 8002864:	4603      	mov	r3, r0
 8002866:	460c      	mov	r4, r1
 8002868:	4618      	mov	r0, r3
 800286a:	4621      	mov	r1, r4
 800286c:	f7fe f944 	bl	8000af8 <__aeabi_d2f>
 8002870:	4603      	mov	r3, r0
 8002872:	2001      	movs	r0, #1
 8002874:	ee00 3a10 	vmov	s0, r3
 8002878:	f000 fc8a 	bl	8003190 <set_motor_position>
 800287c:	e064      	b.n	8002948 <vPrimitivesCalculation+0x230>
	} else if(control_type[0] == PROPRIOCEPTIVE_PRIMITIVE)
 800287e:	4b38      	ldr	r3, [pc, #224]	; (8002960 <vPrimitivesCalculation+0x248>)
 8002880:	781b      	ldrb	r3, [r3, #0]
 8002882:	b2db      	uxtb	r3, r3
 8002884:	2b05      	cmp	r3, #5
 8002886:	d15f      	bne.n	8002948 <vPrimitivesCalculation+0x230>
	{
		impedance_control_cmds_t ic_cmds;
		js_pos.thigh_angle_rad = DEG_TO_RAD * get_motor_position(0);
 8002888:	2000      	movs	r0, #0
 800288a:	f000 fccd 	bl	8003228 <get_motor_position>
 800288e:	ee10 3a10 	vmov	r3, s0
 8002892:	4618      	mov	r0, r3
 8002894:	f7fd fe00 	bl	8000498 <__aeabi_f2d>
 8002898:	a32f      	add	r3, pc, #188	; (adr r3, 8002958 <vPrimitivesCalculation+0x240>)
 800289a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800289e:	f7fd fe53 	bl	8000548 <__aeabi_dmul>
 80028a2:	4603      	mov	r3, r0
 80028a4:	460c      	mov	r4, r1
 80028a6:	4618      	mov	r0, r3
 80028a8:	4621      	mov	r1, r4
 80028aa:	f7fe f925 	bl	8000af8 <__aeabi_d2f>
 80028ae:	4603      	mov	r3, r0
 80028b0:	62fb      	str	r3, [r7, #44]	; 0x2c
		js_pos.knee_angle_rad = DEG_TO_RAD * get_motor_position(1);
 80028b2:	2001      	movs	r0, #1
 80028b4:	f000 fcb8 	bl	8003228 <get_motor_position>
 80028b8:	ee10 3a10 	vmov	r3, s0
 80028bc:	4618      	mov	r0, r3
 80028be:	f7fd fdeb 	bl	8000498 <__aeabi_f2d>
 80028c2:	a325      	add	r3, pc, #148	; (adr r3, 8002958 <vPrimitivesCalculation+0x240>)
 80028c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028c8:	f7fd fe3e 	bl	8000548 <__aeabi_dmul>
 80028cc:	4603      	mov	r3, r0
 80028ce:	460c      	mov	r4, r1
 80028d0:	4618      	mov	r0, r3
 80028d2:	4621      	mov	r1, r4
 80028d4:	f7fe f910 	bl	8000af8 <__aeabi_d2f>
 80028d8:	4603      	mov	r3, r0
 80028da:	633b      	str	r3, [r7, #48]	; 0x30
		calculate_impedance_control(ic_params, leg, js_pos, cart_pos, &ic_cmds);
 80028dc:	ed97 4a0d 	vldr	s8, [r7, #52]	; 0x34
 80028e0:	edd7 4a0e 	vldr	s9, [r7, #56]	; 0x38
 80028e4:	ed97 5a0b 	vldr	s10, [r7, #44]	; 0x2c
 80028e8:	edd7 5a0c 	vldr	s11, [r7, #48]	; 0x30
 80028ec:	4b1f      	ldr	r3, [pc, #124]	; (800296c <vPrimitivesCalculation+0x254>)
 80028ee:	ed93 6a00 	vldr	s12, [r3]
 80028f2:	edd3 6a01 	vldr	s13, [r3, #4]
 80028f6:	ed93 7a02 	vldr	s14, [r3, #8]
 80028fa:	edd3 7a03 	vldr	s15, [r3, #12]
 80028fe:	4b1c      	ldr	r3, [pc, #112]	; (8002970 <vPrimitivesCalculation+0x258>)
 8002900:	463a      	mov	r2, r7
 8002902:	9202      	str	r2, [sp, #8]
 8002904:	466c      	mov	r4, sp
 8002906:	f103 0210 	add.w	r2, r3, #16
 800290a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800290e:	e884 0003 	stmia.w	r4, {r0, r1}
 8002912:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002914:	eeb0 3a44 	vmov.f32	s6, s8
 8002918:	eef0 3a64 	vmov.f32	s7, s9
 800291c:	eeb0 2a45 	vmov.f32	s4, s10
 8002920:	eef0 2a65 	vmov.f32	s5, s11
 8002924:	eeb0 0a46 	vmov.f32	s0, s12
 8002928:	eef0 0a66 	vmov.f32	s1, s13
 800292c:	eeb0 1a47 	vmov.f32	s2, s14
 8002930:	eef0 1a67 	vmov.f32	s3, s15
 8002934:	f008 f95c 	bl	800abf0 <calculate_impedance_control>
		motors[0].current_ma_setpoint = ic_cmds.hip_cmd_ma;
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	4a0e      	ldr	r2, [pc, #56]	; (8002974 <vPrimitivesCalculation+0x25c>)
 800293c:	61d3      	str	r3, [r2, #28]
		motors[1].current_ma_setpoint = ic_cmds.knee_cmd_ma;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	4a0c      	ldr	r2, [pc, #48]	; (8002974 <vPrimitivesCalculation+0x25c>)
 8002942:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002944:	e000      	b.n	8002948 <vPrimitivesCalculation+0x230>
			return;
 8002946:	bf00      	nop
	}
  }
 8002948:	3744      	adds	r7, #68	; 0x44
 800294a:	46bd      	mov	sp, r7
 800294c:	bd90      	pop	{r4, r7, pc}
 800294e:	bf00      	nop
 8002950:	c63f1412 	.word	0xc63f1412
 8002954:	404ca5dc 	.word	0x404ca5dc
 8002958:	22d4405f 	.word	0x22d4405f
 800295c:	3f91df47 	.word	0x3f91df47
 8002960:	20000d88 	.word	0x20000d88
 8002964:	20000f34 	.word	0x20000f34
 8002968:	cccccccd 	.word	0xcccccccd
 800296c:	20000f24 	.word	0x20000f24
 8002970:	20000f0c 	.word	0x20000f0c
 8002974:	20000d8c 	.word	0x20000d8c

08002978 <vControlTimerCallback>:

 static void vControlTimerCallback( void )
 {
 8002978:	b5b0      	push	{r4, r5, r7, lr}
 800297a:	b088      	sub	sp, #32
 800297c:	af00      	add	r7, sp, #0
	static uint32_t count = 0;
	static int32_t last_ticks_for_speed[NUMBER_MOTORS] = {0};

	int32_t i;
	vPrimitivesCalculation();
 800297e:	f7ff fecb 	bl	8002718 <vPrimitivesCalculation>

	// Update data
	for(i=0; i < NUMBER_MOTORS; i++)
 8002982:	2300      	movs	r3, #0
 8002984:	61fb      	str	r3, [r7, #28]
 8002986:	e1c8      	b.n	8002d1a <vControlTimerCallback+0x3a2>
	{
		// Speed is in deg/s
		if(count % 20 == 0)
 8002988:	4bc3      	ldr	r3, [pc, #780]	; (8002c98 <vControlTimerCallback+0x320>)
 800298a:	6819      	ldr	r1, [r3, #0]
 800298c:	4bc3      	ldr	r3, [pc, #780]	; (8002c9c <vControlTimerCallback+0x324>)
 800298e:	fba3 2301 	umull	r2, r3, r3, r1
 8002992:	091a      	lsrs	r2, r3, #4
 8002994:	4613      	mov	r3, r2
 8002996:	009b      	lsls	r3, r3, #2
 8002998:	4413      	add	r3, r2
 800299a:	009b      	lsls	r3, r3, #2
 800299c:	1aca      	subs	r2, r1, r3
 800299e:	2a00      	cmp	r2, #0
 80029a0:	d172      	bne.n	8002a88 <vControlTimerCallback+0x110>
		{
			// 25 Hz here
			int32_t ticks_per_40ms = (get_motor_encoder_ticks(i) - last_ticks_for_speed[i]);
 80029a2:	69fb      	ldr	r3, [r7, #28]
 80029a4:	b2db      	uxtb	r3, r3
 80029a6:	4618      	mov	r0, r3
 80029a8:	f007 ff04 	bl	800a7b4 <get_motor_encoder_ticks>
 80029ac:	4601      	mov	r1, r0
 80029ae:	4abc      	ldr	r2, [pc, #752]	; (8002ca0 <vControlTimerCallback+0x328>)
 80029b0:	69fb      	ldr	r3, [r7, #28]
 80029b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029b6:	1acb      	subs	r3, r1, r3
 80029b8:	61bb      	str	r3, [r7, #24]
			int32_t deg_p_s = 25 * ticks_per_40ms * (360.0 / motors[i].ticks_per_rev);
 80029ba:	69ba      	ldr	r2, [r7, #24]
 80029bc:	4613      	mov	r3, r2
 80029be:	009b      	lsls	r3, r3, #2
 80029c0:	4413      	add	r3, r2
 80029c2:	009a      	lsls	r2, r3, #2
 80029c4:	4413      	add	r3, r2
 80029c6:	4618      	mov	r0, r3
 80029c8:	f7fd fd54 	bl	8000474 <__aeabi_i2d>
 80029cc:	4604      	mov	r4, r0
 80029ce:	460d      	mov	r5, r1
 80029d0:	49b4      	ldr	r1, [pc, #720]	; (8002ca4 <vControlTimerCallback+0x32c>)
 80029d2:	69fa      	ldr	r2, [r7, #28]
 80029d4:	4613      	mov	r3, r2
 80029d6:	005b      	lsls	r3, r3, #1
 80029d8:	4413      	add	r3, r2
 80029da:	011b      	lsls	r3, r3, #4
 80029dc:	440b      	add	r3, r1
 80029de:	3328      	adds	r3, #40	; 0x28
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4618      	mov	r0, r3
 80029e4:	f7fd fd46 	bl	8000474 <__aeabi_i2d>
 80029e8:	4602      	mov	r2, r0
 80029ea:	460b      	mov	r3, r1
 80029ec:	f04f 0000 	mov.w	r0, #0
 80029f0:	49ad      	ldr	r1, [pc, #692]	; (8002ca8 <vControlTimerCallback+0x330>)
 80029f2:	f7fd fed3 	bl	800079c <__aeabi_ddiv>
 80029f6:	4602      	mov	r2, r0
 80029f8:	460b      	mov	r3, r1
 80029fa:	4620      	mov	r0, r4
 80029fc:	4629      	mov	r1, r5
 80029fe:	f7fd fda3 	bl	8000548 <__aeabi_dmul>
 8002a02:	4603      	mov	r3, r0
 8002a04:	460c      	mov	r4, r1
 8002a06:	4618      	mov	r0, r3
 8002a08:	4621      	mov	r1, r4
 8002a0a:	f7fe f84d 	bl	8000aa8 <__aeabi_d2iz>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	617b      	str	r3, [r7, #20]
			motors[i].speed = (int32_t) (0.7 * motors[i].speed) + (int32_t) (0.3 * deg_p_s); // TODO filter differently?
 8002a12:	49a4      	ldr	r1, [pc, #656]	; (8002ca4 <vControlTimerCallback+0x32c>)
 8002a14:	69fa      	ldr	r2, [r7, #28]
 8002a16:	4613      	mov	r3, r2
 8002a18:	005b      	lsls	r3, r3, #1
 8002a1a:	4413      	add	r3, r2
 8002a1c:	011b      	lsls	r3, r3, #4
 8002a1e:	440b      	add	r3, r1
 8002a20:	3310      	adds	r3, #16
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4618      	mov	r0, r3
 8002a26:	f7fd fd25 	bl	8000474 <__aeabi_i2d>
 8002a2a:	a397      	add	r3, pc, #604	; (adr r3, 8002c88 <vControlTimerCallback+0x310>)
 8002a2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a30:	f7fd fd8a 	bl	8000548 <__aeabi_dmul>
 8002a34:	4603      	mov	r3, r0
 8002a36:	460c      	mov	r4, r1
 8002a38:	4618      	mov	r0, r3
 8002a3a:	4621      	mov	r1, r4
 8002a3c:	f7fe f834 	bl	8000aa8 <__aeabi_d2iz>
 8002a40:	4604      	mov	r4, r0
 8002a42:	6978      	ldr	r0, [r7, #20]
 8002a44:	f7fd fd16 	bl	8000474 <__aeabi_i2d>
 8002a48:	a391      	add	r3, pc, #580	; (adr r3, 8002c90 <vControlTimerCallback+0x318>)
 8002a4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a4e:	f7fd fd7b 	bl	8000548 <__aeabi_dmul>
 8002a52:	4602      	mov	r2, r0
 8002a54:	460b      	mov	r3, r1
 8002a56:	4610      	mov	r0, r2
 8002a58:	4619      	mov	r1, r3
 8002a5a:	f7fe f825 	bl	8000aa8 <__aeabi_d2iz>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	18e1      	adds	r1, r4, r3
 8002a62:	4890      	ldr	r0, [pc, #576]	; (8002ca4 <vControlTimerCallback+0x32c>)
 8002a64:	69fa      	ldr	r2, [r7, #28]
 8002a66:	4613      	mov	r3, r2
 8002a68:	005b      	lsls	r3, r3, #1
 8002a6a:	4413      	add	r3, r2
 8002a6c:	011b      	lsls	r3, r3, #4
 8002a6e:	4403      	add	r3, r0
 8002a70:	3310      	adds	r3, #16
 8002a72:	6019      	str	r1, [r3, #0]

			last_ticks_for_speed[i] = get_motor_encoder_ticks(i);
 8002a74:	69fb      	ldr	r3, [r7, #28]
 8002a76:	b2db      	uxtb	r3, r3
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f007 fe9b 	bl	800a7b4 <get_motor_encoder_ticks>
 8002a7e:	4601      	mov	r1, r0
 8002a80:	4a87      	ldr	r2, [pc, #540]	; (8002ca0 <vControlTimerCallback+0x328>)
 8002a82:	69fb      	ldr	r3, [r7, #28]
 8002a84:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		}

		motors[i].ticks_count = get_motor_encoder_ticks(i);
 8002a88:	69fb      	ldr	r3, [r7, #28]
 8002a8a:	b2db      	uxtb	r3, r3
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f007 fe91 	bl	800a7b4 <get_motor_encoder_ticks>
 8002a92:	4984      	ldr	r1, [pc, #528]	; (8002ca4 <vControlTimerCallback+0x32c>)
 8002a94:	69fa      	ldr	r2, [r7, #28]
 8002a96:	4613      	mov	r3, r2
 8002a98:	005b      	lsls	r3, r3, #1
 8002a9a:	4413      	add	r3, r2
 8002a9c:	011b      	lsls	r3, r3, #4
 8002a9e:	440b      	add	r3, r1
 8002aa0:	3320      	adds	r3, #32
 8002aa2:	6018      	str	r0, [r3, #0]
		motors[i].current_mA = get_motor_current_ma(i);
 8002aa4:	69fb      	ldr	r3, [r7, #28]
 8002aa6:	b2db      	uxtb	r3, r3
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f007 fe01 	bl	800a6b0 <get_motor_current_ma>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	497c      	ldr	r1, [pc, #496]	; (8002ca4 <vControlTimerCallback+0x32c>)
 8002ab4:	69fa      	ldr	r2, [r7, #28]
 8002ab6:	4613      	mov	r3, r2
 8002ab8:	005b      	lsls	r3, r3, #1
 8002aba:	4413      	add	r3, r2
 8002abc:	011b      	lsls	r3, r3, #4
 8002abe:	440b      	add	r3, r1
 8002ac0:	3318      	adds	r3, #24
 8002ac2:	6018      	str	r0, [r3, #0]

		if(control_type[i] == POSITION || control_type[i] == PRIMITIVE)
 8002ac4:	4a79      	ldr	r2, [pc, #484]	; (8002cac <vControlTimerCallback+0x334>)
 8002ac6:	69fb      	ldr	r3, [r7, #28]
 8002ac8:	4413      	add	r3, r2
 8002aca:	781b      	ldrb	r3, [r3, #0]
 8002acc:	b2db      	uxtb	r3, r3
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d006      	beq.n	8002ae0 <vControlTimerCallback+0x168>
 8002ad2:	4a76      	ldr	r2, [pc, #472]	; (8002cac <vControlTimerCallback+0x334>)
 8002ad4:	69fb      	ldr	r3, [r7, #28]
 8002ad6:	4413      	add	r3, r2
 8002ad8:	781b      	ldrb	r3, [r3, #0]
 8002ada:	b2db      	uxtb	r3, r3
 8002adc:	2b04      	cmp	r3, #4
 8002ade:	d126      	bne.n	8002b2e <vControlTimerCallback+0x1b6>
		{
			float cmd = calculate_pid(&pos_params[i], motors[i].ticks_setpoint, motors[i].ticks_count);
 8002ae0:	69fa      	ldr	r2, [r7, #28]
 8002ae2:	4613      	mov	r3, r2
 8002ae4:	005b      	lsls	r3, r3, #1
 8002ae6:	4413      	add	r3, r2
 8002ae8:	011b      	lsls	r3, r3, #4
 8002aea:	4a71      	ldr	r2, [pc, #452]	; (8002cb0 <vControlTimerCallback+0x338>)
 8002aec:	1898      	adds	r0, r3, r2
 8002aee:	496d      	ldr	r1, [pc, #436]	; (8002ca4 <vControlTimerCallback+0x32c>)
 8002af0:	69fa      	ldr	r2, [r7, #28]
 8002af2:	4613      	mov	r3, r2
 8002af4:	005b      	lsls	r3, r3, #1
 8002af6:	4413      	add	r3, r2
 8002af8:	011b      	lsls	r3, r3, #4
 8002afa:	440b      	add	r3, r1
 8002afc:	3324      	adds	r3, #36	; 0x24
 8002afe:	681c      	ldr	r4, [r3, #0]
 8002b00:	4968      	ldr	r1, [pc, #416]	; (8002ca4 <vControlTimerCallback+0x32c>)
 8002b02:	69fa      	ldr	r2, [r7, #28]
 8002b04:	4613      	mov	r3, r2
 8002b06:	005b      	lsls	r3, r3, #1
 8002b08:	4413      	add	r3, r2
 8002b0a:	011b      	lsls	r3, r3, #4
 8002b0c:	440b      	add	r3, r1
 8002b0e:	3320      	adds	r3, #32
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	461a      	mov	r2, r3
 8002b14:	4621      	mov	r1, r4
 8002b16:	f00a f825 	bl	800cb64 <calculate_pid>
 8002b1a:	ed87 0a00 	vstr	s0, [r7]
			drive_motor(i, cmd);
 8002b1e:	69fb      	ldr	r3, [r7, #28]
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	ed97 0a00 	vldr	s0, [r7]
 8002b26:	4618      	mov	r0, r3
 8002b28:	f7ff fc6c 	bl	8002404 <drive_motor>
		{
 8002b2c:	e0f2      	b.n	8002d14 <vControlTimerCallback+0x39c>
		} else if(control_type[i] == SPEED)
 8002b2e:	4a5f      	ldr	r2, [pc, #380]	; (8002cac <vControlTimerCallback+0x334>)
 8002b30:	69fb      	ldr	r3, [r7, #28]
 8002b32:	4413      	add	r3, r2
 8002b34:	781b      	ldrb	r3, [r3, #0]
 8002b36:	b2db      	uxtb	r3, r3
 8002b38:	2b01      	cmp	r3, #1
 8002b3a:	d126      	bne.n	8002b8a <vControlTimerCallback+0x212>
		{
			float cmd = calculate_pid(&speed_params[i], motors[i].speed_setpoint, motors[i].speed);
 8002b3c:	69fa      	ldr	r2, [r7, #28]
 8002b3e:	4613      	mov	r3, r2
 8002b40:	005b      	lsls	r3, r3, #1
 8002b42:	4413      	add	r3, r2
 8002b44:	011b      	lsls	r3, r3, #4
 8002b46:	4a5b      	ldr	r2, [pc, #364]	; (8002cb4 <vControlTimerCallback+0x33c>)
 8002b48:	1898      	adds	r0, r3, r2
 8002b4a:	4956      	ldr	r1, [pc, #344]	; (8002ca4 <vControlTimerCallback+0x32c>)
 8002b4c:	69fa      	ldr	r2, [r7, #28]
 8002b4e:	4613      	mov	r3, r2
 8002b50:	005b      	lsls	r3, r3, #1
 8002b52:	4413      	add	r3, r2
 8002b54:	011b      	lsls	r3, r3, #4
 8002b56:	440b      	add	r3, r1
 8002b58:	3314      	adds	r3, #20
 8002b5a:	681c      	ldr	r4, [r3, #0]
 8002b5c:	4951      	ldr	r1, [pc, #324]	; (8002ca4 <vControlTimerCallback+0x32c>)
 8002b5e:	69fa      	ldr	r2, [r7, #28]
 8002b60:	4613      	mov	r3, r2
 8002b62:	005b      	lsls	r3, r3, #1
 8002b64:	4413      	add	r3, r2
 8002b66:	011b      	lsls	r3, r3, #4
 8002b68:	440b      	add	r3, r1
 8002b6a:	3310      	adds	r3, #16
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	461a      	mov	r2, r3
 8002b70:	4621      	mov	r1, r4
 8002b72:	f009 fff7 	bl	800cb64 <calculate_pid>
 8002b76:	ed87 0a01 	vstr	s0, [r7, #4]
			drive_motor(i, cmd);
 8002b7a:	69fb      	ldr	r3, [r7, #28]
 8002b7c:	b2db      	uxtb	r3, r3
 8002b7e:	ed97 0a01 	vldr	s0, [r7, #4]
 8002b82:	4618      	mov	r0, r3
 8002b84:	f7ff fc3e 	bl	8002404 <drive_motor>
 8002b88:	e0c4      	b.n	8002d14 <vControlTimerCallback+0x39c>
		} else if(control_type[i] == CURRENT || control_type[i] == PROPRIOCEPTIVE_PRIMITIVE)
 8002b8a:	4a48      	ldr	r2, [pc, #288]	; (8002cac <vControlTimerCallback+0x334>)
 8002b8c:	69fb      	ldr	r3, [r7, #28]
 8002b8e:	4413      	add	r3, r2
 8002b90:	781b      	ldrb	r3, [r3, #0]
 8002b92:	b2db      	uxtb	r3, r3
 8002b94:	2b02      	cmp	r3, #2
 8002b96:	d007      	beq.n	8002ba8 <vControlTimerCallback+0x230>
 8002b98:	4a44      	ldr	r2, [pc, #272]	; (8002cac <vControlTimerCallback+0x334>)
 8002b9a:	69fb      	ldr	r3, [r7, #28]
 8002b9c:	4413      	add	r3, r2
 8002b9e:	781b      	ldrb	r3, [r3, #0]
 8002ba0:	b2db      	uxtb	r3, r3
 8002ba2:	2b05      	cmp	r3, #5
 8002ba4:	f040 8098 	bne.w	8002cd8 <vControlTimerCallback+0x360>
		{
			if(motors[i].current_ma_setpoint >= 0)
 8002ba8:	493e      	ldr	r1, [pc, #248]	; (8002ca4 <vControlTimerCallback+0x32c>)
 8002baa:	69fa      	ldr	r2, [r7, #28]
 8002bac:	4613      	mov	r3, r2
 8002bae:	005b      	lsls	r3, r3, #1
 8002bb0:	4413      	add	r3, r2
 8002bb2:	011b      	lsls	r3, r3, #4
 8002bb4:	440b      	add	r3, r1
 8002bb6:	331c      	adds	r3, #28
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	db35      	blt.n	8002c2a <vControlTimerCallback+0x2b2>
			{
				float cmd = calculate_pid(&cur_params[i], motors[i].current_ma_setpoint, motors[i].current_mA);
 8002bbe:	69fa      	ldr	r2, [r7, #28]
 8002bc0:	4613      	mov	r3, r2
 8002bc2:	005b      	lsls	r3, r3, #1
 8002bc4:	4413      	add	r3, r2
 8002bc6:	011b      	lsls	r3, r3, #4
 8002bc8:	4a3b      	ldr	r2, [pc, #236]	; (8002cb8 <vControlTimerCallback+0x340>)
 8002bca:	1898      	adds	r0, r3, r2
 8002bcc:	4935      	ldr	r1, [pc, #212]	; (8002ca4 <vControlTimerCallback+0x32c>)
 8002bce:	69fa      	ldr	r2, [r7, #28]
 8002bd0:	4613      	mov	r3, r2
 8002bd2:	005b      	lsls	r3, r3, #1
 8002bd4:	4413      	add	r3, r2
 8002bd6:	011b      	lsls	r3, r3, #4
 8002bd8:	440b      	add	r3, r1
 8002bda:	331c      	adds	r3, #28
 8002bdc:	681c      	ldr	r4, [r3, #0]
 8002bde:	4931      	ldr	r1, [pc, #196]	; (8002ca4 <vControlTimerCallback+0x32c>)
 8002be0:	69fa      	ldr	r2, [r7, #28]
 8002be2:	4613      	mov	r3, r2
 8002be4:	005b      	lsls	r3, r3, #1
 8002be6:	4413      	add	r3, r2
 8002be8:	011b      	lsls	r3, r3, #4
 8002bea:	440b      	add	r3, r1
 8002bec:	3318      	adds	r3, #24
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	461a      	mov	r2, r3
 8002bf2:	4621      	mov	r1, r4
 8002bf4:	f009 ffb6 	bl	800cb64 <calculate_pid>
 8002bf8:	ed87 0a02 	vstr	s0, [r7, #8]
				// Only allow forward drive

				if(cmd > 0)
 8002bfc:	edd7 7a02 	vldr	s15, [r7, #8]
 8002c00:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c08:	dd07      	ble.n	8002c1a <vControlTimerCallback+0x2a2>
				{
					drive_motor(i, cmd);
 8002c0a:	69fb      	ldr	r3, [r7, #28]
 8002c0c:	b2db      	uxtb	r3, r3
 8002c0e:	ed97 0a02 	vldr	s0, [r7, #8]
 8002c12:	4618      	mov	r0, r3
 8002c14:	f7ff fbf6 	bl	8002404 <drive_motor>
			if(motors[i].current_ma_setpoint >= 0)
 8002c18:	e07c      	b.n	8002d14 <vControlTimerCallback+0x39c>
				}
				else
				{
					drive_motor(i, 0);
 8002c1a:	69fb      	ldr	r3, [r7, #28]
 8002c1c:	b2db      	uxtb	r3, r3
 8002c1e:	ed9f 0a27 	vldr	s0, [pc, #156]	; 8002cbc <vControlTimerCallback+0x344>
 8002c22:	4618      	mov	r0, r3
 8002c24:	f7ff fbee 	bl	8002404 <drive_motor>
			if(motors[i].current_ma_setpoint >= 0)
 8002c28:	e074      	b.n	8002d14 <vControlTimerCallback+0x39c>
				}
			}
			else
			{
				// Flip direction of control and direction of setpoint
				float cmd = calculate_pid(&cur_params[i], -motors[i].current_ma_setpoint, motors[i].current_mA);
 8002c2a:	69fa      	ldr	r2, [r7, #28]
 8002c2c:	4613      	mov	r3, r2
 8002c2e:	005b      	lsls	r3, r3, #1
 8002c30:	4413      	add	r3, r2
 8002c32:	011b      	lsls	r3, r3, #4
 8002c34:	4a20      	ldr	r2, [pc, #128]	; (8002cb8 <vControlTimerCallback+0x340>)
 8002c36:	1898      	adds	r0, r3, r2
 8002c38:	491a      	ldr	r1, [pc, #104]	; (8002ca4 <vControlTimerCallback+0x32c>)
 8002c3a:	69fa      	ldr	r2, [r7, #28]
 8002c3c:	4613      	mov	r3, r2
 8002c3e:	005b      	lsls	r3, r3, #1
 8002c40:	4413      	add	r3, r2
 8002c42:	011b      	lsls	r3, r3, #4
 8002c44:	440b      	add	r3, r1
 8002c46:	331c      	adds	r3, #28
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	425c      	negs	r4, r3
 8002c4c:	4915      	ldr	r1, [pc, #84]	; (8002ca4 <vControlTimerCallback+0x32c>)
 8002c4e:	69fa      	ldr	r2, [r7, #28]
 8002c50:	4613      	mov	r3, r2
 8002c52:	005b      	lsls	r3, r3, #1
 8002c54:	4413      	add	r3, r2
 8002c56:	011b      	lsls	r3, r3, #4
 8002c58:	440b      	add	r3, r1
 8002c5a:	3318      	adds	r3, #24
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	461a      	mov	r2, r3
 8002c60:	4621      	mov	r1, r4
 8002c62:	f009 ff7f 	bl	800cb64 <calculate_pid>
 8002c66:	ed87 0a03 	vstr	s0, [r7, #12]
				// Only allow reverse drive
				if(cmd < 0)
 8002c6a:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c6e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c76:	d523      	bpl.n	8002cc0 <vControlTimerCallback+0x348>
				{
					drive_motor(i, 0);
 8002c78:	69fb      	ldr	r3, [r7, #28]
 8002c7a:	b2db      	uxtb	r3, r3
 8002c7c:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 8002cbc <vControlTimerCallback+0x344>
 8002c80:	4618      	mov	r0, r3
 8002c82:	f7ff fbbf 	bl	8002404 <drive_motor>
			if(motors[i].current_ma_setpoint >= 0)
 8002c86:	e045      	b.n	8002d14 <vControlTimerCallback+0x39c>
 8002c88:	66666666 	.word	0x66666666
 8002c8c:	3fe66666 	.word	0x3fe66666
 8002c90:	33333333 	.word	0x33333333
 8002c94:	3fd33333 	.word	0x3fd33333
 8002c98:	20000f38 	.word	0x20000f38
 8002c9c:	cccccccd 	.word	0xcccccccd
 8002ca0:	20000f3c 	.word	0x20000f3c
 8002ca4:	20000d8c 	.word	0x20000d8c
 8002ca8:	40768000 	.word	0x40768000
 8002cac:	20000d88 	.word	0x20000d88
 8002cb0:	20000dec 	.word	0x20000dec
 8002cb4:	20000e4c 	.word	0x20000e4c
 8002cb8:	20000eac 	.word	0x20000eac
 8002cbc:	00000000 	.word	0x00000000
				}
				else
				{
					drive_motor(i, -cmd);
 8002cc0:	69fb      	ldr	r3, [r7, #28]
 8002cc2:	b2db      	uxtb	r3, r3
 8002cc4:	edd7 7a03 	vldr	s15, [r7, #12]
 8002cc8:	eef1 7a67 	vneg.f32	s15, s15
 8002ccc:	eeb0 0a67 	vmov.f32	s0, s15
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	f7ff fb97 	bl	8002404 <drive_motor>
			if(motors[i].current_ma_setpoint >= 0)
 8002cd6:	e01d      	b.n	8002d14 <vControlTimerCallback+0x39c>
				}
			}
		} else if (control_type[i] == DUTY)
 8002cd8:	4a16      	ldr	r2, [pc, #88]	; (8002d34 <vControlTimerCallback+0x3bc>)
 8002cda:	69fb      	ldr	r3, [r7, #28]
 8002cdc:	4413      	add	r3, r2
 8002cde:	781b      	ldrb	r3, [r3, #0]
 8002ce0:	b2db      	uxtb	r3, r3
 8002ce2:	2b03      	cmp	r3, #3
 8002ce4:	d116      	bne.n	8002d14 <vControlTimerCallback+0x39c>
		{
			float cmd = motors[i].duty * PWM_PERIOD;
 8002ce6:	4914      	ldr	r1, [pc, #80]	; (8002d38 <vControlTimerCallback+0x3c0>)
 8002ce8:	69fa      	ldr	r2, [r7, #28]
 8002cea:	4613      	mov	r3, r2
 8002cec:	005b      	lsls	r3, r3, #1
 8002cee:	4413      	add	r3, r2
 8002cf0:	011b      	lsls	r3, r3, #4
 8002cf2:	440b      	add	r3, r1
 8002cf4:	330c      	adds	r3, #12
 8002cf6:	edd3 7a00 	vldr	s15, [r3]
 8002cfa:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8002d3c <vControlTimerCallback+0x3c4>
 8002cfe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d02:	edc7 7a04 	vstr	s15, [r7, #16]
			drive_motor(i, cmd);
 8002d06:	69fb      	ldr	r3, [r7, #28]
 8002d08:	b2db      	uxtb	r3, r3
 8002d0a:	ed97 0a04 	vldr	s0, [r7, #16]
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f7ff fb78 	bl	8002404 <drive_motor>
	for(i=0; i < NUMBER_MOTORS; i++)
 8002d14:	69fb      	ldr	r3, [r7, #28]
 8002d16:	3301      	adds	r3, #1
 8002d18:	61fb      	str	r3, [r7, #28]
 8002d1a:	69fb      	ldr	r3, [r7, #28]
 8002d1c:	2b01      	cmp	r3, #1
 8002d1e:	f77f ae33 	ble.w	8002988 <vControlTimerCallback+0x10>
		}// control type
	} // Loop through motors

	count++;
 8002d22:	4b07      	ldr	r3, [pc, #28]	; (8002d40 <vControlTimerCallback+0x3c8>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	3301      	adds	r3, #1
 8002d28:	4a05      	ldr	r2, [pc, #20]	; (8002d40 <vControlTimerCallback+0x3c8>)
 8002d2a:	6013      	str	r3, [r2, #0]

 }
 8002d2c:	bf00      	nop
 8002d2e:	3720      	adds	r7, #32
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bdb0      	pop	{r4, r5, r7, pc}
 8002d34:	20000d88 	.word	0x20000d88
 8002d38:	20000d8c 	.word	0x20000d8c
 8002d3c:	461c4000 	.word	0x461c4000
 8002d40:	20000f38 	.word	0x20000f38
 8002d44:	00000000 	.word	0x00000000

08002d48 <motor_task_init>:

 void motor_task_init(void)
 {
 8002d48:	b5b0      	push	{r4, r5, r7, lr}
 8002d4a:	b082      	sub	sp, #8
 8002d4c:	af02      	add	r7, sp, #8
	 motion_primitive_init();
 8002d4e:	f008 fae1 	bl	800b314 <motion_primitive_init>
	 precalc_inverse_trig();
 8002d52:	f007 fdff 	bl	800a954 <precalc_inverse_trig>

	 control_type[0] = POSITION; // TODO default position
 8002d56:	4b98      	ldr	r3, [pc, #608]	; (8002fb8 <motor_task_init+0x270>)
 8002d58:	2200      	movs	r2, #0
 8002d5a:	701a      	strb	r2, [r3, #0]
	 control_type[1] = POSITION;
 8002d5c:	4b96      	ldr	r3, [pc, #600]	; (8002fb8 <motor_task_init+0x270>)
 8002d5e:	2200      	movs	r2, #0
 8002d60:	705a      	strb	r2, [r3, #1]

	 leg.thigh_length_m = 0.055;
 8002d62:	4b96      	ldr	r3, [pc, #600]	; (8002fbc <motor_task_init+0x274>)
 8002d64:	4a96      	ldr	r2, [pc, #600]	; (8002fc0 <motor_task_init+0x278>)
 8002d66:	601a      	str	r2, [r3, #0]
	 leg.calf_length_m = 0.065;
 8002d68:	4b94      	ldr	r3, [pc, #592]	; (8002fbc <motor_task_init+0x274>)
 8002d6a:	4a96      	ldr	r2, [pc, #600]	; (8002fc4 <motor_task_init+0x27c>)
 8002d6c:	605a      	str	r2, [r3, #4]
	 init_leg_precalcs(&leg);
 8002d6e:	4893      	ldr	r0, [pc, #588]	; (8002fbc <motor_task_init+0x274>)
 8002d70:	f008 f97e 	bl	800b070 <init_leg_precalcs>

	 ic_params.gain_current_per_torque = 15.0; // 1.5A stall at 0.196Nm torque
 8002d74:	4b94      	ldr	r3, [pc, #592]	; (8002fc8 <motor_task_init+0x280>)
 8002d76:	4a95      	ldr	r2, [pc, #596]	; (8002fcc <motor_task_init+0x284>)
 8002d78:	601a      	str	r2, [r3, #0]
	 ic_params.c_eff_x = -120.0;
 8002d7a:	4b93      	ldr	r3, [pc, #588]	; (8002fc8 <motor_task_init+0x280>)
 8002d7c:	4a94      	ldr	r2, [pc, #592]	; (8002fd0 <motor_task_init+0x288>)
 8002d7e:	609a      	str	r2, [r3, #8]
	 ic_params.k_eff_x = 3500.0; // 2 lbs/ 1.5cm = ~600N/m
 8002d80:	4b91      	ldr	r3, [pc, #580]	; (8002fc8 <motor_task_init+0x280>)
 8002d82:	4a94      	ldr	r2, [pc, #592]	; (8002fd4 <motor_task_init+0x28c>)
 8002d84:	605a      	str	r2, [r3, #4]
	 ic_params.c_eff_y = -120.0;
 8002d86:	4b90      	ldr	r3, [pc, #576]	; (8002fc8 <motor_task_init+0x280>)
 8002d88:	4a91      	ldr	r2, [pc, #580]	; (8002fd0 <motor_task_init+0x288>)
 8002d8a:	611a      	str	r2, [r3, #16]
	 ic_params.k_eff_y = 2600.0;
 8002d8c:	4b8e      	ldr	r3, [pc, #568]	; (8002fc8 <motor_task_init+0x280>)
 8002d8e:	4a92      	ldr	r2, [pc, #584]	; (8002fd8 <motor_task_init+0x290>)
 8002d90:	60da      	str	r2, [r3, #12]
	 ic_params.gear_ratio = 150.0;
 8002d92:	4b8d      	ldr	r3, [pc, #564]	; (8002fc8 <motor_task_init+0x280>)
 8002d94:	4a91      	ldr	r2, [pc, #580]	; (8002fdc <motor_task_init+0x294>)
 8002d96:	615a      	str	r2, [r3, #20]

	 // position control params
	 pos_params[0].kp = 250.0;
 8002d98:	4b91      	ldr	r3, [pc, #580]	; (8002fe0 <motor_task_init+0x298>)
 8002d9a:	4a92      	ldr	r2, [pc, #584]	; (8002fe4 <motor_task_init+0x29c>)
 8002d9c:	625a      	str	r2, [r3, #36]	; 0x24
	 pos_params[0].kd = -5000.0;
 8002d9e:	4b90      	ldr	r3, [pc, #576]	; (8002fe0 <motor_task_init+0x298>)
 8002da0:	4a91      	ldr	r2, [pc, #580]	; (8002fe8 <motor_task_init+0x2a0>)
 8002da2:	62da      	str	r2, [r3, #44]	; 0x2c
	 pos_params[0].cmd_max = 10000.0;
 8002da4:	4b8e      	ldr	r3, [pc, #568]	; (8002fe0 <motor_task_init+0x298>)
 8002da6:	4a91      	ldr	r2, [pc, #580]	; (8002fec <motor_task_init+0x2a4>)
 8002da8:	619a      	str	r2, [r3, #24]
	 pos_params[0].cmd_min = -10000.0;
 8002daa:	4b8d      	ldr	r3, [pc, #564]	; (8002fe0 <motor_task_init+0x298>)
 8002dac:	4a90      	ldr	r2, [pc, #576]	; (8002ff0 <motor_task_init+0x2a8>)
 8002dae:	61da      	str	r2, [r3, #28]
	 pos_params[0].speed_alpha = 0.98;
 8002db0:	4b8b      	ldr	r3, [pc, #556]	; (8002fe0 <motor_task_init+0x298>)
 8002db2:	4a90      	ldr	r2, [pc, #576]	; (8002ff4 <motor_task_init+0x2ac>)
 8002db4:	621a      	str	r2, [r3, #32]
	 pos_params[0].integral_max = 8.0e6; // Accumulates difference of ticks at 4kHz, must be big
 8002db6:	4b8a      	ldr	r3, [pc, #552]	; (8002fe0 <motor_task_init+0x298>)
 8002db8:	4a8f      	ldr	r2, [pc, #572]	; (8002ff8 <motor_task_init+0x2b0>)
 8002dba:	611a      	str	r2, [r3, #16]
	 pos_params[0].integral_min = -8.0e6; // Accumulates difference of ticks at 4kHz, must be big
 8002dbc:	4b88      	ldr	r3, [pc, #544]	; (8002fe0 <motor_task_init+0x298>)
 8002dbe:	4a8f      	ldr	r2, [pc, #572]	; (8002ffc <motor_task_init+0x2b4>)
 8002dc0:	615a      	str	r2, [r3, #20]
	 pos_params[0].ki = (0.4 * pos_params[0].cmd_max) / pos_params[0].integral_max; // Maximum is 40% of command
 8002dc2:	4b87      	ldr	r3, [pc, #540]	; (8002fe0 <motor_task_init+0x298>)
 8002dc4:	699b      	ldr	r3, [r3, #24]
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f7fd fb66 	bl	8000498 <__aeabi_f2d>
 8002dcc:	a376      	add	r3, pc, #472	; (adr r3, 8002fa8 <motor_task_init+0x260>)
 8002dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dd2:	f7fd fbb9 	bl	8000548 <__aeabi_dmul>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	460c      	mov	r4, r1
 8002dda:	4625      	mov	r5, r4
 8002ddc:	461c      	mov	r4, r3
 8002dde:	4b80      	ldr	r3, [pc, #512]	; (8002fe0 <motor_task_init+0x298>)
 8002de0:	691b      	ldr	r3, [r3, #16]
 8002de2:	4618      	mov	r0, r3
 8002de4:	f7fd fb58 	bl	8000498 <__aeabi_f2d>
 8002de8:	4602      	mov	r2, r0
 8002dea:	460b      	mov	r3, r1
 8002dec:	4620      	mov	r0, r4
 8002dee:	4629      	mov	r1, r5
 8002df0:	f7fd fcd4 	bl	800079c <__aeabi_ddiv>
 8002df4:	4603      	mov	r3, r0
 8002df6:	460c      	mov	r4, r1
 8002df8:	4618      	mov	r0, r3
 8002dfa:	4621      	mov	r1, r4
 8002dfc:	f7fd fe7c 	bl	8000af8 <__aeabi_d2f>
 8002e00:	4602      	mov	r2, r0
 8002e02:	4b77      	ldr	r3, [pc, #476]	; (8002fe0 <motor_task_init+0x298>)
 8002e04:	629a      	str	r2, [r3, #40]	; 0x28

	 pos_params[1].kp = 250.0;
 8002e06:	4b76      	ldr	r3, [pc, #472]	; (8002fe0 <motor_task_init+0x298>)
 8002e08:	4a76      	ldr	r2, [pc, #472]	; (8002fe4 <motor_task_init+0x29c>)
 8002e0a:	655a      	str	r2, [r3, #84]	; 0x54
	 pos_params[1].kd = -5000.0;
 8002e0c:	4b74      	ldr	r3, [pc, #464]	; (8002fe0 <motor_task_init+0x298>)
 8002e0e:	4a76      	ldr	r2, [pc, #472]	; (8002fe8 <motor_task_init+0x2a0>)
 8002e10:	65da      	str	r2, [r3, #92]	; 0x5c
	 pos_params[1].cmd_max = 10000.0;
 8002e12:	4b73      	ldr	r3, [pc, #460]	; (8002fe0 <motor_task_init+0x298>)
 8002e14:	4a75      	ldr	r2, [pc, #468]	; (8002fec <motor_task_init+0x2a4>)
 8002e16:	649a      	str	r2, [r3, #72]	; 0x48
	 pos_params[1].cmd_min = -10000.0;
 8002e18:	4b71      	ldr	r3, [pc, #452]	; (8002fe0 <motor_task_init+0x298>)
 8002e1a:	4a75      	ldr	r2, [pc, #468]	; (8002ff0 <motor_task_init+0x2a8>)
 8002e1c:	64da      	str	r2, [r3, #76]	; 0x4c
	 pos_params[1].speed_alpha = 0.98;
 8002e1e:	4b70      	ldr	r3, [pc, #448]	; (8002fe0 <motor_task_init+0x298>)
 8002e20:	4a74      	ldr	r2, [pc, #464]	; (8002ff4 <motor_task_init+0x2ac>)
 8002e22:	651a      	str	r2, [r3, #80]	; 0x50
	 pos_params[1].integral_max = 8.0e6; // Accumulates difference of ticks at 4kHz, must be big
 8002e24:	4b6e      	ldr	r3, [pc, #440]	; (8002fe0 <motor_task_init+0x298>)
 8002e26:	4a74      	ldr	r2, [pc, #464]	; (8002ff8 <motor_task_init+0x2b0>)
 8002e28:	641a      	str	r2, [r3, #64]	; 0x40
	 pos_params[1].integral_min = -8.0e6; // Accumulates difference of ticks at 4kHz, must be big
 8002e2a:	4b6d      	ldr	r3, [pc, #436]	; (8002fe0 <motor_task_init+0x298>)
 8002e2c:	4a73      	ldr	r2, [pc, #460]	; (8002ffc <motor_task_init+0x2b4>)
 8002e2e:	645a      	str	r2, [r3, #68]	; 0x44
	 pos_params[1].ki = (0.4 * pos_params[1].cmd_max) / pos_params[1].integral_max; // Maximum is 40% of command
 8002e30:	4b6b      	ldr	r3, [pc, #428]	; (8002fe0 <motor_task_init+0x298>)
 8002e32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e34:	4618      	mov	r0, r3
 8002e36:	f7fd fb2f 	bl	8000498 <__aeabi_f2d>
 8002e3a:	a35b      	add	r3, pc, #364	; (adr r3, 8002fa8 <motor_task_init+0x260>)
 8002e3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e40:	f7fd fb82 	bl	8000548 <__aeabi_dmul>
 8002e44:	4603      	mov	r3, r0
 8002e46:	460c      	mov	r4, r1
 8002e48:	4625      	mov	r5, r4
 8002e4a:	461c      	mov	r4, r3
 8002e4c:	4b64      	ldr	r3, [pc, #400]	; (8002fe0 <motor_task_init+0x298>)
 8002e4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e50:	4618      	mov	r0, r3
 8002e52:	f7fd fb21 	bl	8000498 <__aeabi_f2d>
 8002e56:	4602      	mov	r2, r0
 8002e58:	460b      	mov	r3, r1
 8002e5a:	4620      	mov	r0, r4
 8002e5c:	4629      	mov	r1, r5
 8002e5e:	f7fd fc9d 	bl	800079c <__aeabi_ddiv>
 8002e62:	4603      	mov	r3, r0
 8002e64:	460c      	mov	r4, r1
 8002e66:	4618      	mov	r0, r3
 8002e68:	4621      	mov	r1, r4
 8002e6a:	f7fd fe45 	bl	8000af8 <__aeabi_d2f>
 8002e6e:	4602      	mov	r2, r0
 8002e70:	4b5b      	ldr	r3, [pc, #364]	; (8002fe0 <motor_task_init+0x298>)
 8002e72:	659a      	str	r2, [r3, #88]	; 0x58

	 // speed control params
	 speed_params[0].kp = 50.0;
 8002e74:	4b62      	ldr	r3, [pc, #392]	; (8003000 <motor_task_init+0x2b8>)
 8002e76:	4a63      	ldr	r2, [pc, #396]	; (8003004 <motor_task_init+0x2bc>)
 8002e78:	625a      	str	r2, [r3, #36]	; 0x24
	 speed_params[0].kd = -100.0;
 8002e7a:	4b61      	ldr	r3, [pc, #388]	; (8003000 <motor_task_init+0x2b8>)
 8002e7c:	4a62      	ldr	r2, [pc, #392]	; (8003008 <motor_task_init+0x2c0>)
 8002e7e:	62da      	str	r2, [r3, #44]	; 0x2c
	 speed_params[0].cmd_max = 10000.0;
 8002e80:	4b5f      	ldr	r3, [pc, #380]	; (8003000 <motor_task_init+0x2b8>)
 8002e82:	4a5a      	ldr	r2, [pc, #360]	; (8002fec <motor_task_init+0x2a4>)
 8002e84:	619a      	str	r2, [r3, #24]
	 speed_params[0].cmd_min = -10000.0;
 8002e86:	4b5e      	ldr	r3, [pc, #376]	; (8003000 <motor_task_init+0x2b8>)
 8002e88:	4a59      	ldr	r2, [pc, #356]	; (8002ff0 <motor_task_init+0x2a8>)
 8002e8a:	61da      	str	r2, [r3, #28]
	 speed_params[0].speed_alpha = 0.95;
 8002e8c:	4b5c      	ldr	r3, [pc, #368]	; (8003000 <motor_task_init+0x2b8>)
 8002e8e:	4a5f      	ldr	r2, [pc, #380]	; (800300c <motor_task_init+0x2c4>)
 8002e90:	621a      	str	r2, [r3, #32]
	 speed_params[0].integral_max = 8.0e6; // Accumulates difference of ticks at 4kHz, must be big
 8002e92:	4b5b      	ldr	r3, [pc, #364]	; (8003000 <motor_task_init+0x2b8>)
 8002e94:	4a58      	ldr	r2, [pc, #352]	; (8002ff8 <motor_task_init+0x2b0>)
 8002e96:	611a      	str	r2, [r3, #16]
	 speed_params[0].integral_min = -8.0e6; // Accumulates difference of ticks at 4kHz, must be big
 8002e98:	4b59      	ldr	r3, [pc, #356]	; (8003000 <motor_task_init+0x2b8>)
 8002e9a:	4a58      	ldr	r2, [pc, #352]	; (8002ffc <motor_task_init+0x2b4>)
 8002e9c:	615a      	str	r2, [r3, #20]
	 speed_params[0].ki = 0.0;
 8002e9e:	4b58      	ldr	r3, [pc, #352]	; (8003000 <motor_task_init+0x2b8>)
 8002ea0:	f04f 0200 	mov.w	r2, #0
 8002ea4:	629a      	str	r2, [r3, #40]	; 0x28

 	 speed_params[1].kp = 50.0;
 8002ea6:	4b56      	ldr	r3, [pc, #344]	; (8003000 <motor_task_init+0x2b8>)
 8002ea8:	4a56      	ldr	r2, [pc, #344]	; (8003004 <motor_task_init+0x2bc>)
 8002eaa:	655a      	str	r2, [r3, #84]	; 0x54
	 speed_params[1].kd = -100.0;
 8002eac:	4b54      	ldr	r3, [pc, #336]	; (8003000 <motor_task_init+0x2b8>)
 8002eae:	4a56      	ldr	r2, [pc, #344]	; (8003008 <motor_task_init+0x2c0>)
 8002eb0:	65da      	str	r2, [r3, #92]	; 0x5c
	 speed_params[1].cmd_max = 10000.0;
 8002eb2:	4b53      	ldr	r3, [pc, #332]	; (8003000 <motor_task_init+0x2b8>)
 8002eb4:	4a4d      	ldr	r2, [pc, #308]	; (8002fec <motor_task_init+0x2a4>)
 8002eb6:	649a      	str	r2, [r3, #72]	; 0x48
	 speed_params[1].cmd_min = -10000.0;
 8002eb8:	4b51      	ldr	r3, [pc, #324]	; (8003000 <motor_task_init+0x2b8>)
 8002eba:	4a4d      	ldr	r2, [pc, #308]	; (8002ff0 <motor_task_init+0x2a8>)
 8002ebc:	64da      	str	r2, [r3, #76]	; 0x4c
	 speed_params[1].speed_alpha = 0.95;
 8002ebe:	4b50      	ldr	r3, [pc, #320]	; (8003000 <motor_task_init+0x2b8>)
 8002ec0:	4a52      	ldr	r2, [pc, #328]	; (800300c <motor_task_init+0x2c4>)
 8002ec2:	651a      	str	r2, [r3, #80]	; 0x50
	 speed_params[1].integral_max = 8.0e6; // Accumulates difference of ticks at 4kHz, must be big
 8002ec4:	4b4e      	ldr	r3, [pc, #312]	; (8003000 <motor_task_init+0x2b8>)
 8002ec6:	4a4c      	ldr	r2, [pc, #304]	; (8002ff8 <motor_task_init+0x2b0>)
 8002ec8:	641a      	str	r2, [r3, #64]	; 0x40
	 speed_params[1].integral_min = -8.0e6; // Accumulates difference of ticks at 4kHz, must be big
 8002eca:	4b4d      	ldr	r3, [pc, #308]	; (8003000 <motor_task_init+0x2b8>)
 8002ecc:	4a4b      	ldr	r2, [pc, #300]	; (8002ffc <motor_task_init+0x2b4>)
 8002ece:	645a      	str	r2, [r3, #68]	; 0x44
	 speed_params[1].ki = 0.0;
 8002ed0:	4b4b      	ldr	r3, [pc, #300]	; (8003000 <motor_task_init+0x2b8>)
 8002ed2:	f04f 0200 	mov.w	r2, #0
 8002ed6:	659a      	str	r2, [r3, #88]	; 0x58

	 // current control params
	 cur_params[0].kp = 3.0;
 8002ed8:	4b4d      	ldr	r3, [pc, #308]	; (8003010 <motor_task_init+0x2c8>)
 8002eda:	4a4e      	ldr	r2, [pc, #312]	; (8003014 <motor_task_init+0x2cc>)
 8002edc:	625a      	str	r2, [r3, #36]	; 0x24
	 cur_params[0].kd = 0.0;
 8002ede:	4b4c      	ldr	r3, [pc, #304]	; (8003010 <motor_task_init+0x2c8>)
 8002ee0:	f04f 0200 	mov.w	r2, #0
 8002ee4:	62da      	str	r2, [r3, #44]	; 0x2c
	 cur_params[0].cmd_max = 10000.0;
 8002ee6:	4b4a      	ldr	r3, [pc, #296]	; (8003010 <motor_task_init+0x2c8>)
 8002ee8:	4a40      	ldr	r2, [pc, #256]	; (8002fec <motor_task_init+0x2a4>)
 8002eea:	619a      	str	r2, [r3, #24]
	 cur_params[0].cmd_min = -10000.0;
 8002eec:	4b48      	ldr	r3, [pc, #288]	; (8003010 <motor_task_init+0x2c8>)
 8002eee:	4a40      	ldr	r2, [pc, #256]	; (8002ff0 <motor_task_init+0x2a8>)
 8002ef0:	61da      	str	r2, [r3, #28]
	 cur_params[0].speed_alpha = 0.98;
 8002ef2:	4b47      	ldr	r3, [pc, #284]	; (8003010 <motor_task_init+0x2c8>)
 8002ef4:	4a3f      	ldr	r2, [pc, #252]	; (8002ff4 <motor_task_init+0x2ac>)
 8002ef6:	621a      	str	r2, [r3, #32]
	 cur_params[0].integral_max = 10000.0; // Accumulates difference of ticks at 4kHz, must be big
 8002ef8:	4b45      	ldr	r3, [pc, #276]	; (8003010 <motor_task_init+0x2c8>)
 8002efa:	4a3c      	ldr	r2, [pc, #240]	; (8002fec <motor_task_init+0x2a4>)
 8002efc:	611a      	str	r2, [r3, #16]
	 cur_params[0].integral_min = -10000.0; // Accumulates difference of ticks at 4kHz, must be big
 8002efe:	4b44      	ldr	r3, [pc, #272]	; (8003010 <motor_task_init+0x2c8>)
 8002f00:	4a3b      	ldr	r2, [pc, #236]	; (8002ff0 <motor_task_init+0x2a8>)
 8002f02:	615a      	str	r2, [r3, #20]
	 cur_params[0].ki = (0.95 * cur_params[0].cmd_max) / cur_params[0].integral_max;
 8002f04:	4b42      	ldr	r3, [pc, #264]	; (8003010 <motor_task_init+0x2c8>)
 8002f06:	699b      	ldr	r3, [r3, #24]
 8002f08:	4618      	mov	r0, r3
 8002f0a:	f7fd fac5 	bl	8000498 <__aeabi_f2d>
 8002f0e:	a328      	add	r3, pc, #160	; (adr r3, 8002fb0 <motor_task_init+0x268>)
 8002f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f14:	f7fd fb18 	bl	8000548 <__aeabi_dmul>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	460c      	mov	r4, r1
 8002f1c:	4625      	mov	r5, r4
 8002f1e:	461c      	mov	r4, r3
 8002f20:	4b3b      	ldr	r3, [pc, #236]	; (8003010 <motor_task_init+0x2c8>)
 8002f22:	691b      	ldr	r3, [r3, #16]
 8002f24:	4618      	mov	r0, r3
 8002f26:	f7fd fab7 	bl	8000498 <__aeabi_f2d>
 8002f2a:	4602      	mov	r2, r0
 8002f2c:	460b      	mov	r3, r1
 8002f2e:	4620      	mov	r0, r4
 8002f30:	4629      	mov	r1, r5
 8002f32:	f7fd fc33 	bl	800079c <__aeabi_ddiv>
 8002f36:	4603      	mov	r3, r0
 8002f38:	460c      	mov	r4, r1
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	4621      	mov	r1, r4
 8002f3e:	f7fd fddb 	bl	8000af8 <__aeabi_d2f>
 8002f42:	4602      	mov	r2, r0
 8002f44:	4b32      	ldr	r3, [pc, #200]	; (8003010 <motor_task_init+0x2c8>)
 8002f46:	629a      	str	r2, [r3, #40]	; 0x28

	 cur_params[1].kp = cur_params[0].kp;
 8002f48:	4b31      	ldr	r3, [pc, #196]	; (8003010 <motor_task_init+0x2c8>)
 8002f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f4c:	4a30      	ldr	r2, [pc, #192]	; (8003010 <motor_task_init+0x2c8>)
 8002f4e:	6553      	str	r3, [r2, #84]	; 0x54
	 cur_params[1].kd = cur_params[0].kd;
 8002f50:	4b2f      	ldr	r3, [pc, #188]	; (8003010 <motor_task_init+0x2c8>)
 8002f52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f54:	4a2e      	ldr	r2, [pc, #184]	; (8003010 <motor_task_init+0x2c8>)
 8002f56:	65d3      	str	r3, [r2, #92]	; 0x5c
	 cur_params[1].cmd_max = cur_params[0].cmd_max;
 8002f58:	4b2d      	ldr	r3, [pc, #180]	; (8003010 <motor_task_init+0x2c8>)
 8002f5a:	699b      	ldr	r3, [r3, #24]
 8002f5c:	4a2c      	ldr	r2, [pc, #176]	; (8003010 <motor_task_init+0x2c8>)
 8002f5e:	6493      	str	r3, [r2, #72]	; 0x48
	 cur_params[1].cmd_min = cur_params[0].cmd_min;
 8002f60:	4b2b      	ldr	r3, [pc, #172]	; (8003010 <motor_task_init+0x2c8>)
 8002f62:	69db      	ldr	r3, [r3, #28]
 8002f64:	4a2a      	ldr	r2, [pc, #168]	; (8003010 <motor_task_init+0x2c8>)
 8002f66:	64d3      	str	r3, [r2, #76]	; 0x4c
	 cur_params[1].speed_alpha = cur_params[0].speed_alpha;
 8002f68:	4b29      	ldr	r3, [pc, #164]	; (8003010 <motor_task_init+0x2c8>)
 8002f6a:	6a1b      	ldr	r3, [r3, #32]
 8002f6c:	4a28      	ldr	r2, [pc, #160]	; (8003010 <motor_task_init+0x2c8>)
 8002f6e:	6513      	str	r3, [r2, #80]	; 0x50
	 cur_params[1].integral_max = cur_params[0].integral_max;
 8002f70:	4b27      	ldr	r3, [pc, #156]	; (8003010 <motor_task_init+0x2c8>)
 8002f72:	691b      	ldr	r3, [r3, #16]
 8002f74:	4a26      	ldr	r2, [pc, #152]	; (8003010 <motor_task_init+0x2c8>)
 8002f76:	6413      	str	r3, [r2, #64]	; 0x40
	 cur_params[1].integral_min = cur_params[0].integral_min;
 8002f78:	4b25      	ldr	r3, [pc, #148]	; (8003010 <motor_task_init+0x2c8>)
 8002f7a:	695b      	ldr	r3, [r3, #20]
 8002f7c:	4a24      	ldr	r2, [pc, #144]	; (8003010 <motor_task_init+0x2c8>)
 8002f7e:	6453      	str	r3, [r2, #68]	; 0x44
	 cur_params[1].ki = cur_params[0].ki;
 8002f80:	4b23      	ldr	r3, [pc, #140]	; (8003010 <motor_task_init+0x2c8>)
 8002f82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f84:	4a22      	ldr	r2, [pc, #136]	; (8003010 <motor_task_init+0x2c8>)
 8002f86:	6593      	str	r3, [r2, #88]	; 0x58

	 motors[0].reverse_direction = true;
 8002f88:	4b23      	ldr	r3, [pc, #140]	; (8003018 <motor_task_init+0x2d0>)
 8002f8a:	2201      	movs	r2, #1
 8002f8c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
	 motors[0].duty = 0.0;
 8002f90:	4b21      	ldr	r3, [pc, #132]	; (8003018 <motor_task_init+0x2d0>)
 8002f92:	f04f 0200 	mov.w	r2, #0
 8002f96:	60da      	str	r2, [r3, #12]
	 motors[0].ticks_per_rev = TICKS_PER_REVOLUTION_DEFAULT;
 8002f98:	4b1f      	ldr	r3, [pc, #124]	; (8003018 <motor_task_init+0x2d0>)
 8002f9a:	f241 0268 	movw	r2, #4200	; 0x1068
 8002f9e:	629a      	str	r2, [r3, #40]	; 0x28
 8002fa0:	e03c      	b.n	800301c <motor_task_init+0x2d4>
 8002fa2:	bf00      	nop
 8002fa4:	f3af 8000 	nop.w
 8002fa8:	9999999a 	.word	0x9999999a
 8002fac:	3fd99999 	.word	0x3fd99999
 8002fb0:	66666666 	.word	0x66666666
 8002fb4:	3fee6666 	.word	0x3fee6666
 8002fb8:	20000d88 	.word	0x20000d88
 8002fbc:	20000f24 	.word	0x20000f24
 8002fc0:	3d6147ae 	.word	0x3d6147ae
 8002fc4:	3d851eb8 	.word	0x3d851eb8
 8002fc8:	20000f0c 	.word	0x20000f0c
 8002fcc:	41700000 	.word	0x41700000
 8002fd0:	c2f00000 	.word	0xc2f00000
 8002fd4:	455ac000 	.word	0x455ac000
 8002fd8:	45228000 	.word	0x45228000
 8002fdc:	43160000 	.word	0x43160000
 8002fe0:	20000dec 	.word	0x20000dec
 8002fe4:	437a0000 	.word	0x437a0000
 8002fe8:	c59c4000 	.word	0xc59c4000
 8002fec:	461c4000 	.word	0x461c4000
 8002ff0:	c61c4000 	.word	0xc61c4000
 8002ff4:	3f7ae148 	.word	0x3f7ae148
 8002ff8:	4af42400 	.word	0x4af42400
 8002ffc:	caf42400 	.word	0xcaf42400
 8003000:	20000e4c 	.word	0x20000e4c
 8003004:	42480000 	.word	0x42480000
 8003008:	c2c80000 	.word	0xc2c80000
 800300c:	3f733333 	.word	0x3f733333
 8003010:	20000eac 	.word	0x20000eac
 8003014:	40400000 	.word	0x40400000
 8003018:	20000d8c 	.word	0x20000d8c
	 motors[1].reverse_direction = false;
 800301c:	4b43      	ldr	r3, [pc, #268]	; (800312c <motor_task_init+0x3e4>)
 800301e:	2200      	movs	r2, #0
 8003020:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
	 motors[1].duty = 0.0;
 8003024:	4b41      	ldr	r3, [pc, #260]	; (800312c <motor_task_init+0x3e4>)
 8003026:	f04f 0200 	mov.w	r2, #0
 800302a:	63da      	str	r2, [r3, #60]	; 0x3c
	 motors[1].ticks_per_rev = TICKS_PER_REVOLUTION_DEFAULT;
 800302c:	4b3f      	ldr	r3, [pc, #252]	; (800312c <motor_task_init+0x3e4>)
 800302e:	f241 0268 	movw	r2, #4200	; 0x1068
 8003032:	659a      	str	r2, [r3, #88]	; 0x58

	 motor_tele_timer_handle = xTimerCreate(
 8003034:	4b3e      	ldr	r3, [pc, #248]	; (8003130 <motor_task_init+0x3e8>)
 8003036:	9300      	str	r3, [sp, #0]
 8003038:	2300      	movs	r3, #0
 800303a:	2201      	movs	r2, #1
 800303c:	2114      	movs	r1, #20
 800303e:	483d      	ldr	r0, [pc, #244]	; (8003134 <motor_task_init+0x3ec>)
 8003040:	f006 faec 	bl	800961c <xTimerCreate>
 8003044:	4602      	mov	r2, r0
 8003046:	4b3c      	ldr	r3, [pc, #240]	; (8003138 <motor_task_init+0x3f0>)
 8003048:	601a      	str	r2, [r3, #0]
	 		 pdMS_TO_TICKS(20),
	 		 pdTRUE,
	 		 NULL,
	 		 vMotorTelemetryTimerCallback);

	 if(motor_tele_timer_handle)
 800304a:	4b3b      	ldr	r3, [pc, #236]	; (8003138 <motor_task_init+0x3f0>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d00b      	beq.n	800306a <motor_task_init+0x322>
	 {
	 	 xTimerStart(motor_tele_timer_handle, 10);
 8003052:	4b39      	ldr	r3, [pc, #228]	; (8003138 <motor_task_init+0x3f0>)
 8003054:	681c      	ldr	r4, [r3, #0]
 8003056:	f005 fd95 	bl	8008b84 <xTaskGetTickCount>
 800305a:	4602      	mov	r2, r0
 800305c:	230a      	movs	r3, #10
 800305e:	9300      	str	r3, [sp, #0]
 8003060:	2300      	movs	r3, #0
 8003062:	2101      	movs	r1, #1
 8003064:	4620      	mov	r0, r4
 8003066:	f006 fb35 	bl	80096d4 <xTimerGenericCommand>
	 }

	 // Enable PWM channels for lights and motor driving
	 TIM2->CR1 |= TIM_CR1_CEN;
 800306a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003074:	f043 0301 	orr.w	r3, r3, #1
 8003078:	6013      	str	r3, [r2, #0]
	 TIM13->CR1 |= TIM_CR1_CEN;
 800307a:	4b30      	ldr	r3, [pc, #192]	; (800313c <motor_task_init+0x3f4>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a2f      	ldr	r2, [pc, #188]	; (800313c <motor_task_init+0x3f4>)
 8003080:	f043 0301 	orr.w	r3, r3, #1
 8003084:	6013      	str	r3, [r2, #0]
	 TIM14->CR1 |= TIM_CR1_CEN;
 8003086:	4b2e      	ldr	r3, [pc, #184]	; (8003140 <motor_task_init+0x3f8>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4a2d      	ldr	r2, [pc, #180]	; (8003140 <motor_task_init+0x3f8>)
 800308c:	f043 0301 	orr.w	r3, r3, #1
 8003090:	6013      	str	r3, [r2, #0]
	 TIM4->CR1 |= TIM_CR1_CEN; // Control loop timer
 8003092:	4b2c      	ldr	r3, [pc, #176]	; (8003144 <motor_task_init+0x3fc>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a2b      	ldr	r2, [pc, #172]	; (8003144 <motor_task_init+0x3fc>)
 8003098:	f043 0301 	orr.w	r3, r3, #1
 800309c:	6013      	str	r3, [r2, #0]
	 TIM9->CR1 |= TIM_CR1_CEN; // ADC sample loop timer
 800309e:	4b2a      	ldr	r3, [pc, #168]	; (8003148 <motor_task_init+0x400>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4a29      	ldr	r2, [pc, #164]	; (8003148 <motor_task_init+0x400>)
 80030a4:	f043 0301 	orr.w	r3, r3, #1
 80030a8:	6013      	str	r3, [r2, #0]

	 TIM2->CCER |= (TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E);
 80030aa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80030ae:	6a1b      	ldr	r3, [r3, #32]
 80030b0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80030b4:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
 80030b8:	f043 0311 	orr.w	r3, r3, #17
 80030bc:	6213      	str	r3, [r2, #32]
	 TIM13->CCER |= (TIM_CCER_CC1E);
 80030be:	4b1f      	ldr	r3, [pc, #124]	; (800313c <motor_task_init+0x3f4>)
 80030c0:	6a1b      	ldr	r3, [r3, #32]
 80030c2:	4a1e      	ldr	r2, [pc, #120]	; (800313c <motor_task_init+0x3f4>)
 80030c4:	f043 0301 	orr.w	r3, r3, #1
 80030c8:	6213      	str	r3, [r2, #32]
	 TIM14->CCER |= (TIM_CCER_CC1E);
 80030ca:	4b1d      	ldr	r3, [pc, #116]	; (8003140 <motor_task_init+0x3f8>)
 80030cc:	6a1b      	ldr	r3, [r3, #32]
 80030ce:	4a1c      	ldr	r2, [pc, #112]	; (8003140 <motor_task_init+0x3f8>)
 80030d0:	f043 0301 	orr.w	r3, r3, #1
 80030d4:	6213      	str	r3, [r2, #32]
	 TIM4->CCER |= (TIM_CCER_CC1E);
 80030d6:	4b1b      	ldr	r3, [pc, #108]	; (8003144 <motor_task_init+0x3fc>)
 80030d8:	6a1b      	ldr	r3, [r3, #32]
 80030da:	4a1a      	ldr	r2, [pc, #104]	; (8003144 <motor_task_init+0x3fc>)
 80030dc:	f043 0301 	orr.w	r3, r3, #1
 80030e0:	6213      	str	r3, [r2, #32]
	 TIM9->CCER |= (TIM_CCER_CC1E);
 80030e2:	4b19      	ldr	r3, [pc, #100]	; (8003148 <motor_task_init+0x400>)
 80030e4:	6a1b      	ldr	r3, [r3, #32]
 80030e6:	4a18      	ldr	r2, [pc, #96]	; (8003148 <motor_task_init+0x400>)
 80030e8:	f043 0301 	orr.w	r3, r3, #1
 80030ec:	6213      	str	r3, [r2, #32]

	 TIM4->DIER |= (TIM_DIER_CC1IE);
 80030ee:	4b15      	ldr	r3, [pc, #84]	; (8003144 <motor_task_init+0x3fc>)
 80030f0:	68db      	ldr	r3, [r3, #12]
 80030f2:	4a14      	ldr	r2, [pc, #80]	; (8003144 <motor_task_init+0x3fc>)
 80030f4:	f043 0302 	orr.w	r3, r3, #2
 80030f8:	60d3      	str	r3, [r2, #12]
	 TIM9->DIER |= (TIM_DIER_CC1IE);
 80030fa:	4b13      	ldr	r3, [pc, #76]	; (8003148 <motor_task_init+0x400>)
 80030fc:	68db      	ldr	r3, [r3, #12]
 80030fe:	4a12      	ldr	r2, [pc, #72]	; (8003148 <motor_task_init+0x400>)
 8003100:	f043 0302 	orr.w	r3, r3, #2
 8003104:	60d3      	str	r3, [r2, #12]

	 // Enable encoder timers
	 TIM1->CR1 |= TIM_CR1_CEN;
 8003106:	4b11      	ldr	r3, [pc, #68]	; (800314c <motor_task_init+0x404>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4a10      	ldr	r2, [pc, #64]	; (800314c <motor_task_init+0x404>)
 800310c:	f043 0301 	orr.w	r3, r3, #1
 8003110:	6013      	str	r3, [r2, #0]
	 TIM3->CR1 |= TIM_CR1_CEN;
 8003112:	4b0f      	ldr	r3, [pc, #60]	; (8003150 <motor_task_init+0x408>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a0e      	ldr	r2, [pc, #56]	; (8003150 <motor_task_init+0x408>)
 8003118:	f043 0301 	orr.w	r3, r3, #1
 800311c:	6013      	str	r3, [r2, #0]

	  vTaskDelay(pdMS_TO_TICKS(2500));
 800311e:	f640 10c4 	movw	r0, #2500	; 0x9c4
 8003122:	f005 fbed 	bl	8008900 <vTaskDelay>
 }
 8003126:	bf00      	nop
 8003128:	46bd      	mov	sp, r7
 800312a:	bdb0      	pop	{r4, r5, r7, pc}
 800312c:	20000d8c 	.word	0x20000d8c
 8003130:	080025c9 	.word	0x080025c9
 8003134:	0800dbe8 	.word	0x0800dbe8
 8003138:	20000d84 	.word	0x20000d84
 800313c:	40001c00 	.word	0x40001c00
 8003140:	40002000 	.word	0x40002000
 8003144:	40000800 	.word	0x40000800
 8003148:	40014000 	.word	0x40014000
 800314c:	40010000 	.word	0x40010000
 8003150:	40000400 	.word	0x40000400

08003154 <motor_task>:

 void motor_task(void)
 {
 8003154:	b580      	push	{r7, lr}
 8003156:	af00      	add	r7, sp, #0
	 vControlTimerCallback();
 8003158:	f7ff fc0e 	bl	8002978 <vControlTimerCallback>
 }
 800315c:	bf00      	nop
 800315e:	bd80      	pop	{r7, pc}

08003160 <set_control_mode>:
 *
 *	\param mode The controller mode
 *	\param index The motor index
 */
 void set_control_mode(CONTROL_TYPE mode, uint8_t index)
 {
 8003160:	b480      	push	{r7}
 8003162:	b083      	sub	sp, #12
 8003164:	af00      	add	r7, sp, #0
 8003166:	4603      	mov	r3, r0
 8003168:	460a      	mov	r2, r1
 800316a:	71fb      	strb	r3, [r7, #7]
 800316c:	4613      	mov	r3, r2
 800316e:	71bb      	strb	r3, [r7, #6]
	if(index >= NUMBER_MOTORS)
 8003170:	79bb      	ldrb	r3, [r7, #6]
 8003172:	2b01      	cmp	r3, #1
 8003174:	d804      	bhi.n	8003180 <set_control_mode+0x20>
	{
		return;
	}
	control_type[index] = mode;
 8003176:	79bb      	ldrb	r3, [r7, #6]
 8003178:	4904      	ldr	r1, [pc, #16]	; (800318c <set_control_mode+0x2c>)
 800317a:	79fa      	ldrb	r2, [r7, #7]
 800317c:	54ca      	strb	r2, [r1, r3]
 800317e:	e000      	b.n	8003182 <set_control_mode+0x22>
		return;
 8003180:	bf00      	nop
 }
 8003182:	370c      	adds	r7, #12
 8003184:	46bd      	mov	sp, r7
 8003186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318a:	4770      	bx	lr
 800318c:	20000d88 	.word	0x20000d88

08003190 <set_motor_position>:
 *
 *	\param rotations_deg The desired position
 *	\param index The motor index
 */
 void set_motor_position(float rotations_deg, uint8_t index)
 {
 8003190:	b5b0      	push	{r4, r5, r7, lr}
 8003192:	b082      	sub	sp, #8
 8003194:	af00      	add	r7, sp, #0
 8003196:	ed87 0a01 	vstr	s0, [r7, #4]
 800319a:	4603      	mov	r3, r0
 800319c:	70fb      	strb	r3, [r7, #3]
	if(index >= NUMBER_MOTORS)
 800319e:	78fb      	ldrb	r3, [r7, #3]
 80031a0:	2b01      	cmp	r3, #1
 80031a2:	d838      	bhi.n	8003216 <set_motor_position+0x86>
	{
		return;
	}
	motors[index].desired_position_deg = rotations_deg;
 80031a4:	78fa      	ldrb	r2, [r7, #3]
 80031a6:	491e      	ldr	r1, [pc, #120]	; (8003220 <set_motor_position+0x90>)
 80031a8:	4613      	mov	r3, r2
 80031aa:	005b      	lsls	r3, r3, #1
 80031ac:	4413      	add	r3, r2
 80031ae:	011b      	lsls	r3, r3, #4
 80031b0:	440b      	add	r3, r1
 80031b2:	3304      	adds	r3, #4
 80031b4:	687a      	ldr	r2, [r7, #4]
 80031b6:	601a      	str	r2, [r3, #0]
	motors[index].ticks_setpoint = (int32_t) (motors[index].ticks_per_rev) * (rotations_deg / 360.0);
 80031b8:	78fa      	ldrb	r2, [r7, #3]
 80031ba:	4919      	ldr	r1, [pc, #100]	; (8003220 <set_motor_position+0x90>)
 80031bc:	4613      	mov	r3, r2
 80031be:	005b      	lsls	r3, r3, #1
 80031c0:	4413      	add	r3, r2
 80031c2:	011b      	lsls	r3, r3, #4
 80031c4:	440b      	add	r3, r1
 80031c6:	3328      	adds	r3, #40	; 0x28
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4618      	mov	r0, r3
 80031cc:	f7fd f952 	bl	8000474 <__aeabi_i2d>
 80031d0:	4604      	mov	r4, r0
 80031d2:	460d      	mov	r5, r1
 80031d4:	6878      	ldr	r0, [r7, #4]
 80031d6:	f7fd f95f 	bl	8000498 <__aeabi_f2d>
 80031da:	f04f 0200 	mov.w	r2, #0
 80031de:	4b11      	ldr	r3, [pc, #68]	; (8003224 <set_motor_position+0x94>)
 80031e0:	f7fd fadc 	bl	800079c <__aeabi_ddiv>
 80031e4:	4602      	mov	r2, r0
 80031e6:	460b      	mov	r3, r1
 80031e8:	4620      	mov	r0, r4
 80031ea:	4629      	mov	r1, r5
 80031ec:	f7fd f9ac 	bl	8000548 <__aeabi_dmul>
 80031f0:	4603      	mov	r3, r0
 80031f2:	460c      	mov	r4, r1
 80031f4:	461a      	mov	r2, r3
 80031f6:	4623      	mov	r3, r4
 80031f8:	78fc      	ldrb	r4, [r7, #3]
 80031fa:	4610      	mov	r0, r2
 80031fc:	4619      	mov	r1, r3
 80031fe:	f7fd fc53 	bl	8000aa8 <__aeabi_d2iz>
 8003202:	4601      	mov	r1, r0
 8003204:	4a06      	ldr	r2, [pc, #24]	; (8003220 <set_motor_position+0x90>)
 8003206:	4623      	mov	r3, r4
 8003208:	005b      	lsls	r3, r3, #1
 800320a:	4423      	add	r3, r4
 800320c:	011b      	lsls	r3, r3, #4
 800320e:	4413      	add	r3, r2
 8003210:	3324      	adds	r3, #36	; 0x24
 8003212:	6019      	str	r1, [r3, #0]
 8003214:	e000      	b.n	8003218 <set_motor_position+0x88>
		return;
 8003216:	bf00      	nop
 }
 8003218:	3708      	adds	r7, #8
 800321a:	46bd      	mov	sp, r7
 800321c:	bdb0      	pop	{r4, r5, r7, pc}
 800321e:	bf00      	nop
 8003220:	20000d8c 	.word	0x20000d8c
 8003224:	40768000 	.word	0x40768000

08003228 <get_motor_position>:
 *	\brief Gets the motor current position
 *
 *	\param index The motor index
 */
 float get_motor_position(uint8_t index)
 {
 8003228:	b480      	push	{r7}
 800322a:	b083      	sub	sp, #12
 800322c:	af00      	add	r7, sp, #0
 800322e:	4603      	mov	r3, r0
 8003230:	71fb      	strb	r3, [r7, #7]
	if(index >= NUMBER_MOTORS)
 8003232:	79fb      	ldrb	r3, [r7, #7]
 8003234:	2b01      	cmp	r3, #1
 8003236:	d902      	bls.n	800323e <get_motor_position+0x16>
	{
		return 0.0;
 8003238:	f04f 0300 	mov.w	r3, #0
 800323c:	e030      	b.n	80032a0 <get_motor_position+0x78>
	}
	motors[index].current_position_deg = ((float) motors[index].ticks_count / (float) motors[index].ticks_per_rev) * 360.0;
 800323e:	79fa      	ldrb	r2, [r7, #7]
 8003240:	491c      	ldr	r1, [pc, #112]	; (80032b4 <get_motor_position+0x8c>)
 8003242:	4613      	mov	r3, r2
 8003244:	005b      	lsls	r3, r3, #1
 8003246:	4413      	add	r3, r2
 8003248:	011b      	lsls	r3, r3, #4
 800324a:	440b      	add	r3, r1
 800324c:	3320      	adds	r3, #32
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	ee07 3a90 	vmov	s15, r3
 8003254:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003258:	79fa      	ldrb	r2, [r7, #7]
 800325a:	4916      	ldr	r1, [pc, #88]	; (80032b4 <get_motor_position+0x8c>)
 800325c:	4613      	mov	r3, r2
 800325e:	005b      	lsls	r3, r3, #1
 8003260:	4413      	add	r3, r2
 8003262:	011b      	lsls	r3, r3, #4
 8003264:	440b      	add	r3, r1
 8003266:	3328      	adds	r3, #40	; 0x28
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	ee07 3a90 	vmov	s15, r3
 800326e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003272:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003276:	79fa      	ldrb	r2, [r7, #7]
 8003278:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 80032b8 <get_motor_position+0x90>
 800327c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003280:	490c      	ldr	r1, [pc, #48]	; (80032b4 <get_motor_position+0x8c>)
 8003282:	4613      	mov	r3, r2
 8003284:	005b      	lsls	r3, r3, #1
 8003286:	4413      	add	r3, r2
 8003288:	011b      	lsls	r3, r3, #4
 800328a:	440b      	add	r3, r1
 800328c:	edc3 7a00 	vstr	s15, [r3]
	return motors[index].current_position_deg;
 8003290:	79fa      	ldrb	r2, [r7, #7]
 8003292:	4908      	ldr	r1, [pc, #32]	; (80032b4 <get_motor_position+0x8c>)
 8003294:	4613      	mov	r3, r2
 8003296:	005b      	lsls	r3, r3, #1
 8003298:	4413      	add	r3, r2
 800329a:	011b      	lsls	r3, r3, #4
 800329c:	440b      	add	r3, r1
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	ee07 3a90 	vmov	s15, r3
 }
 80032a4:	eeb0 0a67 	vmov.f32	s0, s15
 80032a8:	370c      	adds	r7, #12
 80032aa:	46bd      	mov	sp, r7
 80032ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b0:	4770      	bx	lr
 80032b2:	bf00      	nop
 80032b4:	20000d8c 	.word	0x20000d8c
 80032b8:	43b40000 	.word	0x43b40000

080032bc <set_motor_speed>:
 *
 *	\param speed The desired speed TODO units?
 *	\param index The motor index
 */
 void set_motor_speed(int32_t speed, uint8_t index)
 {
 80032bc:	b480      	push	{r7}
 80032be:	b083      	sub	sp, #12
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
 80032c4:	460b      	mov	r3, r1
 80032c6:	70fb      	strb	r3, [r7, #3]
	if(index >= NUMBER_MOTORS)
 80032c8:	78fb      	ldrb	r3, [r7, #3]
 80032ca:	2b01      	cmp	r3, #1
 80032cc:	d80a      	bhi.n	80032e4 <set_motor_speed+0x28>
	{
		return;
	}
	motors[index].speed_setpoint = speed;
 80032ce:	78fa      	ldrb	r2, [r7, #3]
 80032d0:	4907      	ldr	r1, [pc, #28]	; (80032f0 <set_motor_speed+0x34>)
 80032d2:	4613      	mov	r3, r2
 80032d4:	005b      	lsls	r3, r3, #1
 80032d6:	4413      	add	r3, r2
 80032d8:	011b      	lsls	r3, r3, #4
 80032da:	440b      	add	r3, r1
 80032dc:	3314      	adds	r3, #20
 80032de:	687a      	ldr	r2, [r7, #4]
 80032e0:	601a      	str	r2, [r3, #0]
 80032e2:	e000      	b.n	80032e6 <set_motor_speed+0x2a>
		return;
 80032e4:	bf00      	nop
 }
 80032e6:	370c      	adds	r7, #12
 80032e8:	46bd      	mov	sp, r7
 80032ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ee:	4770      	bx	lr
 80032f0:	20000d8c 	.word	0x20000d8c

080032f4 <set_motor_duty>:
 *
 *	\param speed The duty [-1,1]
 *	\param index The motor index
 */
 void set_motor_duty(float duty, uint8_t index)
 {
 80032f4:	b480      	push	{r7}
 80032f6:	b083      	sub	sp, #12
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	ed87 0a01 	vstr	s0, [r7, #4]
 80032fe:	4603      	mov	r3, r0
 8003300:	70fb      	strb	r3, [r7, #3]
	if(index >= NUMBER_MOTORS)
 8003302:	78fb      	ldrb	r3, [r7, #3]
 8003304:	2b01      	cmp	r3, #1
 8003306:	d821      	bhi.n	800334c <set_motor_duty+0x58>
	{
		return;
	}
	if(duty > 1.0){duty = 1.0;}
 8003308:	edd7 7a01 	vldr	s15, [r7, #4]
 800330c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003310:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003314:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003318:	dd02      	ble.n	8003320 <set_motor_duty+0x2c>
 800331a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800331e:	607b      	str	r3, [r7, #4]
	if(duty < -1.0){duty = -1.0;}
 8003320:	edd7 7a01 	vldr	s15, [r7, #4]
 8003324:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8003328:	eef4 7ac7 	vcmpe.f32	s15, s14
 800332c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003330:	d501      	bpl.n	8003336 <set_motor_duty+0x42>
 8003332:	4b09      	ldr	r3, [pc, #36]	; (8003358 <set_motor_duty+0x64>)
 8003334:	607b      	str	r3, [r7, #4]

	motors[index].duty = duty;
 8003336:	78fa      	ldrb	r2, [r7, #3]
 8003338:	4908      	ldr	r1, [pc, #32]	; (800335c <set_motor_duty+0x68>)
 800333a:	4613      	mov	r3, r2
 800333c:	005b      	lsls	r3, r3, #1
 800333e:	4413      	add	r3, r2
 8003340:	011b      	lsls	r3, r3, #4
 8003342:	440b      	add	r3, r1
 8003344:	330c      	adds	r3, #12
 8003346:	687a      	ldr	r2, [r7, #4]
 8003348:	601a      	str	r2, [r3, #0]
 800334a:	e000      	b.n	800334e <set_motor_duty+0x5a>
		return;
 800334c:	bf00      	nop
 }
 800334e:	370c      	adds	r7, #12
 8003350:	46bd      	mov	sp, r7
 8003352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003356:	4770      	bx	lr
 8003358:	bf800000 	.word	0xbf800000
 800335c:	20000d8c 	.word	0x20000d8c

08003360 <set_control_params_kp_min_max>:
 *  \param alpha The speed filter parameter
 *  \param cmd_min The minimum command scaled to [0-1] of pwm period
 *  \param cmd_max The maximum command scaled to [0-1] of pwm period
 */
 void set_control_params_kp_min_max(uint8_t index, uint8_t ctrl_index, float kp, float kd, float alpha, float cmd_min, float cmd_max)
 {
 8003360:	b480      	push	{r7}
 8003362:	b087      	sub	sp, #28
 8003364:	af00      	add	r7, sp, #0
 8003366:	4603      	mov	r3, r0
 8003368:	460a      	mov	r2, r1
 800336a:	ed87 0a04 	vstr	s0, [r7, #16]
 800336e:	edc7 0a03 	vstr	s1, [r7, #12]
 8003372:	ed87 1a02 	vstr	s2, [r7, #8]
 8003376:	edc7 1a01 	vstr	s3, [r7, #4]
 800337a:	ed87 2a00 	vstr	s4, [r7]
 800337e:	75fb      	strb	r3, [r7, #23]
 8003380:	4613      	mov	r3, r2
 8003382:	75bb      	strb	r3, [r7, #22]
	if(index >= NUMBER_MOTORS)
 8003384:	7dfb      	ldrb	r3, [r7, #23]
 8003386:	2b01      	cmp	r3, #1
 8003388:	f200 80d0 	bhi.w	800352c <set_control_params_kp_min_max+0x1cc>
	{
		return;
	}
	if(ctrl_index > 2)
 800338c:	7dbb      	ldrb	r3, [r7, #22]
 800338e:	2b02      	cmp	r3, #2
 8003390:	f200 80ce 	bhi.w	8003530 <set_control_params_kp_min_max+0x1d0>
	{
		return;
	}

	if(ctrl_index == 0)
 8003394:	7dbb      	ldrb	r3, [r7, #22]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d140      	bne.n	800341c <set_control_params_kp_min_max+0xbc>
	{
		pos_params[index].kp = kp;
 800339a:	7dfa      	ldrb	r2, [r7, #23]
 800339c:	4967      	ldr	r1, [pc, #412]	; (800353c <set_control_params_kp_min_max+0x1dc>)
 800339e:	4613      	mov	r3, r2
 80033a0:	005b      	lsls	r3, r3, #1
 80033a2:	4413      	add	r3, r2
 80033a4:	011b      	lsls	r3, r3, #4
 80033a6:	440b      	add	r3, r1
 80033a8:	3324      	adds	r3, #36	; 0x24
 80033aa:	693a      	ldr	r2, [r7, #16]
 80033ac:	601a      	str	r2, [r3, #0]
		pos_params[index].kd = kd;
 80033ae:	7dfa      	ldrb	r2, [r7, #23]
 80033b0:	4962      	ldr	r1, [pc, #392]	; (800353c <set_control_params_kp_min_max+0x1dc>)
 80033b2:	4613      	mov	r3, r2
 80033b4:	005b      	lsls	r3, r3, #1
 80033b6:	4413      	add	r3, r2
 80033b8:	011b      	lsls	r3, r3, #4
 80033ba:	440b      	add	r3, r1
 80033bc:	332c      	adds	r3, #44	; 0x2c
 80033be:	68fa      	ldr	r2, [r7, #12]
 80033c0:	601a      	str	r2, [r3, #0]
		pos_params[index].cmd_max = cmd_max * PWM_PERIOD;
 80033c2:	7dfa      	ldrb	r2, [r7, #23]
 80033c4:	edd7 7a00 	vldr	s15, [r7]
 80033c8:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 8003540 <set_control_params_kp_min_max+0x1e0>
 80033cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033d0:	495a      	ldr	r1, [pc, #360]	; (800353c <set_control_params_kp_min_max+0x1dc>)
 80033d2:	4613      	mov	r3, r2
 80033d4:	005b      	lsls	r3, r3, #1
 80033d6:	4413      	add	r3, r2
 80033d8:	011b      	lsls	r3, r3, #4
 80033da:	440b      	add	r3, r1
 80033dc:	3318      	adds	r3, #24
 80033de:	edc3 7a00 	vstr	s15, [r3]
		pos_params[index].cmd_min = -cmd_min * PWM_PERIOD;
 80033e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80033e6:	eef1 7a67 	vneg.f32	s15, s15
 80033ea:	7dfa      	ldrb	r2, [r7, #23]
 80033ec:	ed9f 7a54 	vldr	s14, [pc, #336]	; 8003540 <set_control_params_kp_min_max+0x1e0>
 80033f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033f4:	4951      	ldr	r1, [pc, #324]	; (800353c <set_control_params_kp_min_max+0x1dc>)
 80033f6:	4613      	mov	r3, r2
 80033f8:	005b      	lsls	r3, r3, #1
 80033fa:	4413      	add	r3, r2
 80033fc:	011b      	lsls	r3, r3, #4
 80033fe:	440b      	add	r3, r1
 8003400:	331c      	adds	r3, #28
 8003402:	edc3 7a00 	vstr	s15, [r3]
		pos_params[index].speed_alpha = alpha;
 8003406:	7dfa      	ldrb	r2, [r7, #23]
 8003408:	494c      	ldr	r1, [pc, #304]	; (800353c <set_control_params_kp_min_max+0x1dc>)
 800340a:	4613      	mov	r3, r2
 800340c:	005b      	lsls	r3, r3, #1
 800340e:	4413      	add	r3, r2
 8003410:	011b      	lsls	r3, r3, #4
 8003412:	440b      	add	r3, r1
 8003414:	3320      	adds	r3, #32
 8003416:	68ba      	ldr	r2, [r7, #8]
 8003418:	601a      	str	r2, [r3, #0]
 800341a:	e08a      	b.n	8003532 <set_control_params_kp_min_max+0x1d2>
	} else if(ctrl_index == 1)
 800341c:	7dbb      	ldrb	r3, [r7, #22]
 800341e:	2b01      	cmp	r3, #1
 8003420:	d140      	bne.n	80034a4 <set_control_params_kp_min_max+0x144>
	{
		speed_params[index].kp = kp;
 8003422:	7dfa      	ldrb	r2, [r7, #23]
 8003424:	4947      	ldr	r1, [pc, #284]	; (8003544 <set_control_params_kp_min_max+0x1e4>)
 8003426:	4613      	mov	r3, r2
 8003428:	005b      	lsls	r3, r3, #1
 800342a:	4413      	add	r3, r2
 800342c:	011b      	lsls	r3, r3, #4
 800342e:	440b      	add	r3, r1
 8003430:	3324      	adds	r3, #36	; 0x24
 8003432:	693a      	ldr	r2, [r7, #16]
 8003434:	601a      	str	r2, [r3, #0]
		speed_params[index].kd = kd;
 8003436:	7dfa      	ldrb	r2, [r7, #23]
 8003438:	4942      	ldr	r1, [pc, #264]	; (8003544 <set_control_params_kp_min_max+0x1e4>)
 800343a:	4613      	mov	r3, r2
 800343c:	005b      	lsls	r3, r3, #1
 800343e:	4413      	add	r3, r2
 8003440:	011b      	lsls	r3, r3, #4
 8003442:	440b      	add	r3, r1
 8003444:	332c      	adds	r3, #44	; 0x2c
 8003446:	68fa      	ldr	r2, [r7, #12]
 8003448:	601a      	str	r2, [r3, #0]
		speed_params[index].cmd_max = cmd_max * PWM_PERIOD;
 800344a:	7dfa      	ldrb	r2, [r7, #23]
 800344c:	edd7 7a00 	vldr	s15, [r7]
 8003450:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8003540 <set_control_params_kp_min_max+0x1e0>
 8003454:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003458:	493a      	ldr	r1, [pc, #232]	; (8003544 <set_control_params_kp_min_max+0x1e4>)
 800345a:	4613      	mov	r3, r2
 800345c:	005b      	lsls	r3, r3, #1
 800345e:	4413      	add	r3, r2
 8003460:	011b      	lsls	r3, r3, #4
 8003462:	440b      	add	r3, r1
 8003464:	3318      	adds	r3, #24
 8003466:	edc3 7a00 	vstr	s15, [r3]
		speed_params[index].cmd_min = -cmd_min * PWM_PERIOD;
 800346a:	edd7 7a01 	vldr	s15, [r7, #4]
 800346e:	eef1 7a67 	vneg.f32	s15, s15
 8003472:	7dfa      	ldrb	r2, [r7, #23]
 8003474:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8003540 <set_control_params_kp_min_max+0x1e0>
 8003478:	ee67 7a87 	vmul.f32	s15, s15, s14
 800347c:	4931      	ldr	r1, [pc, #196]	; (8003544 <set_control_params_kp_min_max+0x1e4>)
 800347e:	4613      	mov	r3, r2
 8003480:	005b      	lsls	r3, r3, #1
 8003482:	4413      	add	r3, r2
 8003484:	011b      	lsls	r3, r3, #4
 8003486:	440b      	add	r3, r1
 8003488:	331c      	adds	r3, #28
 800348a:	edc3 7a00 	vstr	s15, [r3]
		speed_params[index].speed_alpha = alpha;
 800348e:	7dfa      	ldrb	r2, [r7, #23]
 8003490:	492c      	ldr	r1, [pc, #176]	; (8003544 <set_control_params_kp_min_max+0x1e4>)
 8003492:	4613      	mov	r3, r2
 8003494:	005b      	lsls	r3, r3, #1
 8003496:	4413      	add	r3, r2
 8003498:	011b      	lsls	r3, r3, #4
 800349a:	440b      	add	r3, r1
 800349c:	3320      	adds	r3, #32
 800349e:	68ba      	ldr	r2, [r7, #8]
 80034a0:	601a      	str	r2, [r3, #0]
 80034a2:	e046      	b.n	8003532 <set_control_params_kp_min_max+0x1d2>
	} else if(ctrl_index == 2)
 80034a4:	7dbb      	ldrb	r3, [r7, #22]
 80034a6:	2b02      	cmp	r3, #2
 80034a8:	d143      	bne.n	8003532 <set_control_params_kp_min_max+0x1d2>
	{
		cur_params[index].kp = kp;
 80034aa:	7dfa      	ldrb	r2, [r7, #23]
 80034ac:	4926      	ldr	r1, [pc, #152]	; (8003548 <set_control_params_kp_min_max+0x1e8>)
 80034ae:	4613      	mov	r3, r2
 80034b0:	005b      	lsls	r3, r3, #1
 80034b2:	4413      	add	r3, r2
 80034b4:	011b      	lsls	r3, r3, #4
 80034b6:	440b      	add	r3, r1
 80034b8:	3324      	adds	r3, #36	; 0x24
 80034ba:	693a      	ldr	r2, [r7, #16]
 80034bc:	601a      	str	r2, [r3, #0]
		cur_params[index].kd = kd;
 80034be:	7dfa      	ldrb	r2, [r7, #23]
 80034c0:	4921      	ldr	r1, [pc, #132]	; (8003548 <set_control_params_kp_min_max+0x1e8>)
 80034c2:	4613      	mov	r3, r2
 80034c4:	005b      	lsls	r3, r3, #1
 80034c6:	4413      	add	r3, r2
 80034c8:	011b      	lsls	r3, r3, #4
 80034ca:	440b      	add	r3, r1
 80034cc:	332c      	adds	r3, #44	; 0x2c
 80034ce:	68fa      	ldr	r2, [r7, #12]
 80034d0:	601a      	str	r2, [r3, #0]
		cur_params[index].cmd_max = cmd_max * PWM_PERIOD;
 80034d2:	7dfa      	ldrb	r2, [r7, #23]
 80034d4:	edd7 7a00 	vldr	s15, [r7]
 80034d8:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8003540 <set_control_params_kp_min_max+0x1e0>
 80034dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034e0:	4919      	ldr	r1, [pc, #100]	; (8003548 <set_control_params_kp_min_max+0x1e8>)
 80034e2:	4613      	mov	r3, r2
 80034e4:	005b      	lsls	r3, r3, #1
 80034e6:	4413      	add	r3, r2
 80034e8:	011b      	lsls	r3, r3, #4
 80034ea:	440b      	add	r3, r1
 80034ec:	3318      	adds	r3, #24
 80034ee:	edc3 7a00 	vstr	s15, [r3]
		cur_params[index].cmd_min = -cmd_min * PWM_PERIOD;
 80034f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80034f6:	eef1 7a67 	vneg.f32	s15, s15
 80034fa:	7dfa      	ldrb	r2, [r7, #23]
 80034fc:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8003540 <set_control_params_kp_min_max+0x1e0>
 8003500:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003504:	4910      	ldr	r1, [pc, #64]	; (8003548 <set_control_params_kp_min_max+0x1e8>)
 8003506:	4613      	mov	r3, r2
 8003508:	005b      	lsls	r3, r3, #1
 800350a:	4413      	add	r3, r2
 800350c:	011b      	lsls	r3, r3, #4
 800350e:	440b      	add	r3, r1
 8003510:	331c      	adds	r3, #28
 8003512:	edc3 7a00 	vstr	s15, [r3]
		cur_params[index].speed_alpha = alpha;
 8003516:	7dfa      	ldrb	r2, [r7, #23]
 8003518:	490b      	ldr	r1, [pc, #44]	; (8003548 <set_control_params_kp_min_max+0x1e8>)
 800351a:	4613      	mov	r3, r2
 800351c:	005b      	lsls	r3, r3, #1
 800351e:	4413      	add	r3, r2
 8003520:	011b      	lsls	r3, r3, #4
 8003522:	440b      	add	r3, r1
 8003524:	3320      	adds	r3, #32
 8003526:	68ba      	ldr	r2, [r7, #8]
 8003528:	601a      	str	r2, [r3, #0]
 800352a:	e002      	b.n	8003532 <set_control_params_kp_min_max+0x1d2>
		return;
 800352c:	bf00      	nop
 800352e:	e000      	b.n	8003532 <set_control_params_kp_min_max+0x1d2>
		return;
 8003530:	bf00      	nop
	}
 }
 8003532:	371c      	adds	r7, #28
 8003534:	46bd      	mov	sp, r7
 8003536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353a:	4770      	bx	lr
 800353c:	20000dec 	.word	0x20000dec
 8003540:	461c4000 	.word	0x461c4000
 8003544:	20000e4c 	.word	0x20000e4c
 8003548:	20000eac 	.word	0x20000eac

0800354c <set_control_params_ki>:
 *	\param index The motor index
 *  \param ctrl_index Which controller to set, 0-position, 1-speed, 2-current
 *  \param ki The integral gain
 */
 void set_control_params_ki(uint8_t index, uint8_t ctrl_index, float ki)
 {
 800354c:	b480      	push	{r7}
 800354e:	b083      	sub	sp, #12
 8003550:	af00      	add	r7, sp, #0
 8003552:	4603      	mov	r3, r0
 8003554:	460a      	mov	r2, r1
 8003556:	ed87 0a00 	vstr	s0, [r7]
 800355a:	71fb      	strb	r3, [r7, #7]
 800355c:	4613      	mov	r3, r2
 800355e:	71bb      	strb	r3, [r7, #6]
	if(index >= NUMBER_MOTORS)
 8003560:	79fb      	ldrb	r3, [r7, #7]
 8003562:	2b01      	cmp	r3, #1
 8003564:	d82c      	bhi.n	80035c0 <set_control_params_ki+0x74>
	{
		return;
	}
	if(ctrl_index > 2)
 8003566:	79bb      	ldrb	r3, [r7, #6]
 8003568:	2b02      	cmp	r3, #2
 800356a:	d82b      	bhi.n	80035c4 <set_control_params_ki+0x78>
	{
		return;
	}

	if(ctrl_index == 0)
 800356c:	79bb      	ldrb	r3, [r7, #6]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d10a      	bne.n	8003588 <set_control_params_ki+0x3c>
	{
		pos_params[index].ki = ki;
 8003572:	79fa      	ldrb	r2, [r7, #7]
 8003574:	4916      	ldr	r1, [pc, #88]	; (80035d0 <set_control_params_ki+0x84>)
 8003576:	4613      	mov	r3, r2
 8003578:	005b      	lsls	r3, r3, #1
 800357a:	4413      	add	r3, r2
 800357c:	011b      	lsls	r3, r3, #4
 800357e:	440b      	add	r3, r1
 8003580:	3328      	adds	r3, #40	; 0x28
 8003582:	683a      	ldr	r2, [r7, #0]
 8003584:	601a      	str	r2, [r3, #0]
 8003586:	e01e      	b.n	80035c6 <set_control_params_ki+0x7a>
	} else if(ctrl_index == 1)
 8003588:	79bb      	ldrb	r3, [r7, #6]
 800358a:	2b01      	cmp	r3, #1
 800358c:	d10a      	bne.n	80035a4 <set_control_params_ki+0x58>
	{
		speed_params[index].ki = ki;
 800358e:	79fa      	ldrb	r2, [r7, #7]
 8003590:	4910      	ldr	r1, [pc, #64]	; (80035d4 <set_control_params_ki+0x88>)
 8003592:	4613      	mov	r3, r2
 8003594:	005b      	lsls	r3, r3, #1
 8003596:	4413      	add	r3, r2
 8003598:	011b      	lsls	r3, r3, #4
 800359a:	440b      	add	r3, r1
 800359c:	3328      	adds	r3, #40	; 0x28
 800359e:	683a      	ldr	r2, [r7, #0]
 80035a0:	601a      	str	r2, [r3, #0]
 80035a2:	e010      	b.n	80035c6 <set_control_params_ki+0x7a>
	} else if(ctrl_index == 2)
 80035a4:	79bb      	ldrb	r3, [r7, #6]
 80035a6:	2b02      	cmp	r3, #2
 80035a8:	d10d      	bne.n	80035c6 <set_control_params_ki+0x7a>
	{
		cur_params[index].ki = ki;
 80035aa:	79fa      	ldrb	r2, [r7, #7]
 80035ac:	490a      	ldr	r1, [pc, #40]	; (80035d8 <set_control_params_ki+0x8c>)
 80035ae:	4613      	mov	r3, r2
 80035b0:	005b      	lsls	r3, r3, #1
 80035b2:	4413      	add	r3, r2
 80035b4:	011b      	lsls	r3, r3, #4
 80035b6:	440b      	add	r3, r1
 80035b8:	3328      	adds	r3, #40	; 0x28
 80035ba:	683a      	ldr	r2, [r7, #0]
 80035bc:	601a      	str	r2, [r3, #0]
 80035be:	e002      	b.n	80035c6 <set_control_params_ki+0x7a>
		return;
 80035c0:	bf00      	nop
 80035c2:	e000      	b.n	80035c6 <set_control_params_ki+0x7a>
		return;
 80035c4:	bf00      	nop
	}
 }
 80035c6:	370c      	adds	r7, #12
 80035c8:	46bd      	mov	sp, r7
 80035ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ce:	4770      	bx	lr
 80035d0:	20000dec 	.word	0x20000dec
 80035d4:	20000e4c 	.word	0x20000e4c
 80035d8:	20000eac 	.word	0x20000eac

080035dc <set_control_params_int_max>:
 *	\param index The motor index
 *  \param ctrl_index Which controller to set, 0-position, 1-speed, 2-current
 *  \param int_max The maximum integral windup
 */
 void set_control_params_int_max(uint8_t index, uint8_t ctrl_index, float int_max)
 {
 80035dc:	b480      	push	{r7}
 80035de:	b083      	sub	sp, #12
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	4603      	mov	r3, r0
 80035e4:	460a      	mov	r2, r1
 80035e6:	ed87 0a00 	vstr	s0, [r7]
 80035ea:	71fb      	strb	r3, [r7, #7]
 80035ec:	4613      	mov	r3, r2
 80035ee:	71bb      	strb	r3, [r7, #6]
	if(index >= NUMBER_MOTORS)
 80035f0:	79fb      	ldrb	r3, [r7, #7]
 80035f2:	2b01      	cmp	r3, #1
 80035f4:	d82c      	bhi.n	8003650 <set_control_params_int_max+0x74>
	{
		return;
	}
	if(ctrl_index > 2)
 80035f6:	79bb      	ldrb	r3, [r7, #6]
 80035f8:	2b02      	cmp	r3, #2
 80035fa:	d82b      	bhi.n	8003654 <set_control_params_int_max+0x78>
	{
		return;
	}

	if(ctrl_index == 0)
 80035fc:	79bb      	ldrb	r3, [r7, #6]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d10a      	bne.n	8003618 <set_control_params_int_max+0x3c>
	{
		pos_params[index].integral_max = int_max;
 8003602:	79fa      	ldrb	r2, [r7, #7]
 8003604:	4916      	ldr	r1, [pc, #88]	; (8003660 <set_control_params_int_max+0x84>)
 8003606:	4613      	mov	r3, r2
 8003608:	005b      	lsls	r3, r3, #1
 800360a:	4413      	add	r3, r2
 800360c:	011b      	lsls	r3, r3, #4
 800360e:	440b      	add	r3, r1
 8003610:	3310      	adds	r3, #16
 8003612:	683a      	ldr	r2, [r7, #0]
 8003614:	601a      	str	r2, [r3, #0]
 8003616:	e01e      	b.n	8003656 <set_control_params_int_max+0x7a>
	} else if(ctrl_index == 1)
 8003618:	79bb      	ldrb	r3, [r7, #6]
 800361a:	2b01      	cmp	r3, #1
 800361c:	d10a      	bne.n	8003634 <set_control_params_int_max+0x58>
	{
		speed_params[index].integral_max = int_max;
 800361e:	79fa      	ldrb	r2, [r7, #7]
 8003620:	4910      	ldr	r1, [pc, #64]	; (8003664 <set_control_params_int_max+0x88>)
 8003622:	4613      	mov	r3, r2
 8003624:	005b      	lsls	r3, r3, #1
 8003626:	4413      	add	r3, r2
 8003628:	011b      	lsls	r3, r3, #4
 800362a:	440b      	add	r3, r1
 800362c:	3310      	adds	r3, #16
 800362e:	683a      	ldr	r2, [r7, #0]
 8003630:	601a      	str	r2, [r3, #0]
 8003632:	e010      	b.n	8003656 <set_control_params_int_max+0x7a>
	} else if(ctrl_index == 2)
 8003634:	79bb      	ldrb	r3, [r7, #6]
 8003636:	2b02      	cmp	r3, #2
 8003638:	d10d      	bne.n	8003656 <set_control_params_int_max+0x7a>
	{
		cur_params[index].integral_max = int_max;
 800363a:	79fa      	ldrb	r2, [r7, #7]
 800363c:	490a      	ldr	r1, [pc, #40]	; (8003668 <set_control_params_int_max+0x8c>)
 800363e:	4613      	mov	r3, r2
 8003640:	005b      	lsls	r3, r3, #1
 8003642:	4413      	add	r3, r2
 8003644:	011b      	lsls	r3, r3, #4
 8003646:	440b      	add	r3, r1
 8003648:	3310      	adds	r3, #16
 800364a:	683a      	ldr	r2, [r7, #0]
 800364c:	601a      	str	r2, [r3, #0]
 800364e:	e002      	b.n	8003656 <set_control_params_int_max+0x7a>
		return;
 8003650:	bf00      	nop
 8003652:	e000      	b.n	8003656 <set_control_params_int_max+0x7a>
		return;
 8003654:	bf00      	nop
	}
 }
 8003656:	370c      	adds	r7, #12
 8003658:	46bd      	mov	sp, r7
 800365a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365e:	4770      	bx	lr
 8003660:	20000dec 	.word	0x20000dec
 8003664:	20000e4c 	.word	0x20000e4c
 8003668:	20000eac 	.word	0x20000eac

0800366c <set_control_params_int_min>:
 *	\param index The motor index
 *  \param ctrl_index Which controller to set, 0-position, 1-speed, 2-current
 *  \param int_min The minimum integral windup
 */
 void set_control_params_int_min(uint8_t index, uint8_t ctrl_index, float int_min)
 {
 800366c:	b480      	push	{r7}
 800366e:	b083      	sub	sp, #12
 8003670:	af00      	add	r7, sp, #0
 8003672:	4603      	mov	r3, r0
 8003674:	460a      	mov	r2, r1
 8003676:	ed87 0a00 	vstr	s0, [r7]
 800367a:	71fb      	strb	r3, [r7, #7]
 800367c:	4613      	mov	r3, r2
 800367e:	71bb      	strb	r3, [r7, #6]
	if(index >= NUMBER_MOTORS)
 8003680:	79fb      	ldrb	r3, [r7, #7]
 8003682:	2b01      	cmp	r3, #1
 8003684:	d82c      	bhi.n	80036e0 <set_control_params_int_min+0x74>
	{
		return;
	}
	if(ctrl_index > 2)
 8003686:	79bb      	ldrb	r3, [r7, #6]
 8003688:	2b02      	cmp	r3, #2
 800368a:	d82b      	bhi.n	80036e4 <set_control_params_int_min+0x78>
	{
		return;
	}

	if(ctrl_index == 0)
 800368c:	79bb      	ldrb	r3, [r7, #6]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d10a      	bne.n	80036a8 <set_control_params_int_min+0x3c>
	{
		pos_params[index].integral_min = int_min;
 8003692:	79fa      	ldrb	r2, [r7, #7]
 8003694:	4916      	ldr	r1, [pc, #88]	; (80036f0 <set_control_params_int_min+0x84>)
 8003696:	4613      	mov	r3, r2
 8003698:	005b      	lsls	r3, r3, #1
 800369a:	4413      	add	r3, r2
 800369c:	011b      	lsls	r3, r3, #4
 800369e:	440b      	add	r3, r1
 80036a0:	3314      	adds	r3, #20
 80036a2:	683a      	ldr	r2, [r7, #0]
 80036a4:	601a      	str	r2, [r3, #0]
 80036a6:	e01e      	b.n	80036e6 <set_control_params_int_min+0x7a>
	} else if(ctrl_index == 1)
 80036a8:	79bb      	ldrb	r3, [r7, #6]
 80036aa:	2b01      	cmp	r3, #1
 80036ac:	d10a      	bne.n	80036c4 <set_control_params_int_min+0x58>
	{
		speed_params[index].integral_min = int_min;
 80036ae:	79fa      	ldrb	r2, [r7, #7]
 80036b0:	4910      	ldr	r1, [pc, #64]	; (80036f4 <set_control_params_int_min+0x88>)
 80036b2:	4613      	mov	r3, r2
 80036b4:	005b      	lsls	r3, r3, #1
 80036b6:	4413      	add	r3, r2
 80036b8:	011b      	lsls	r3, r3, #4
 80036ba:	440b      	add	r3, r1
 80036bc:	3314      	adds	r3, #20
 80036be:	683a      	ldr	r2, [r7, #0]
 80036c0:	601a      	str	r2, [r3, #0]
 80036c2:	e010      	b.n	80036e6 <set_control_params_int_min+0x7a>
	} else if(ctrl_index == 2)
 80036c4:	79bb      	ldrb	r3, [r7, #6]
 80036c6:	2b02      	cmp	r3, #2
 80036c8:	d10d      	bne.n	80036e6 <set_control_params_int_min+0x7a>
	{
		cur_params[index].integral_min = int_min;
 80036ca:	79fa      	ldrb	r2, [r7, #7]
 80036cc:	490a      	ldr	r1, [pc, #40]	; (80036f8 <set_control_params_int_min+0x8c>)
 80036ce:	4613      	mov	r3, r2
 80036d0:	005b      	lsls	r3, r3, #1
 80036d2:	4413      	add	r3, r2
 80036d4:	011b      	lsls	r3, r3, #4
 80036d6:	440b      	add	r3, r1
 80036d8:	3314      	adds	r3, #20
 80036da:	683a      	ldr	r2, [r7, #0]
 80036dc:	601a      	str	r2, [r3, #0]
 80036de:	e002      	b.n	80036e6 <set_control_params_int_min+0x7a>
		return;
 80036e0:	bf00      	nop
 80036e2:	e000      	b.n	80036e6 <set_control_params_int_min+0x7a>
		return;
 80036e4:	bf00      	nop
	}
 }
 80036e6:	370c      	adds	r7, #12
 80036e8:	46bd      	mov	sp, r7
 80036ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ee:	4770      	bx	lr
 80036f0:	20000dec 	.word	0x20000dec
 80036f4:	20000e4c 	.word	0x20000e4c
 80036f8:	20000eac 	.word	0x20000eac

080036fc <set_motor_ticks_per_rev>:
 *
 *	\param ticks_per_rev The number of quadrature counts per output shaft rotation
  *	\param index The motor index
 */
 void set_motor_ticks_per_rev(int32_t ticks_per_rev, uint8_t index)
 {
 80036fc:	b480      	push	{r7}
 80036fe:	b083      	sub	sp, #12
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
 8003704:	460b      	mov	r3, r1
 8003706:	70fb      	strb	r3, [r7, #3]
	if(index >= NUMBER_MOTORS)
 8003708:	78fb      	ldrb	r3, [r7, #3]
 800370a:	2b01      	cmp	r3, #1
 800370c:	d80a      	bhi.n	8003724 <set_motor_ticks_per_rev+0x28>
	{
		return;
	}
	motors[index].ticks_per_rev = ticks_per_rev;
 800370e:	78fa      	ldrb	r2, [r7, #3]
 8003710:	4907      	ldr	r1, [pc, #28]	; (8003730 <set_motor_ticks_per_rev+0x34>)
 8003712:	4613      	mov	r3, r2
 8003714:	005b      	lsls	r3, r3, #1
 8003716:	4413      	add	r3, r2
 8003718:	011b      	lsls	r3, r3, #4
 800371a:	440b      	add	r3, r1
 800371c:	3328      	adds	r3, #40	; 0x28
 800371e:	687a      	ldr	r2, [r7, #4]
 8003720:	601a      	str	r2, [r3, #0]
 8003722:	e000      	b.n	8003726 <set_motor_ticks_per_rev+0x2a>
		return;
 8003724:	bf00      	nop
 }
 8003726:	370c      	adds	r7, #12
 8003728:	46bd      	mov	sp, r7
 800372a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372e:	4770      	bx	lr
 8003730:	20000d8c 	.word	0x20000d8c

08003734 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b082      	sub	sp, #8
 8003738:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800373a:	2300      	movs	r3, #0
 800373c:	607b      	str	r3, [r7, #4]
 800373e:	4b12      	ldr	r3, [pc, #72]	; (8003788 <HAL_MspInit+0x54>)
 8003740:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003742:	4a11      	ldr	r2, [pc, #68]	; (8003788 <HAL_MspInit+0x54>)
 8003744:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003748:	6453      	str	r3, [r2, #68]	; 0x44
 800374a:	4b0f      	ldr	r3, [pc, #60]	; (8003788 <HAL_MspInit+0x54>)
 800374c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800374e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003752:	607b      	str	r3, [r7, #4]
 8003754:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003756:	2300      	movs	r3, #0
 8003758:	603b      	str	r3, [r7, #0]
 800375a:	4b0b      	ldr	r3, [pc, #44]	; (8003788 <HAL_MspInit+0x54>)
 800375c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800375e:	4a0a      	ldr	r2, [pc, #40]	; (8003788 <HAL_MspInit+0x54>)
 8003760:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003764:	6413      	str	r3, [r2, #64]	; 0x40
 8003766:	4b08      	ldr	r3, [pc, #32]	; (8003788 <HAL_MspInit+0x54>)
 8003768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800376a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800376e:	603b      	str	r3, [r7, #0]
 8003770:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003772:	2200      	movs	r2, #0
 8003774:	210f      	movs	r1, #15
 8003776:	f06f 0001 	mvn.w	r0, #1
 800377a:	f002 f869 	bl	8005850 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800377e:	bf00      	nop
 8003780:	3708      	adds	r7, #8
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}
 8003786:	bf00      	nop
 8003788:	40023800 	.word	0x40023800

0800378c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b08c      	sub	sp, #48	; 0x30
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003794:	f107 031c 	add.w	r3, r7, #28
 8003798:	2200      	movs	r2, #0
 800379a:	601a      	str	r2, [r3, #0]
 800379c:	605a      	str	r2, [r3, #4]
 800379e:	609a      	str	r2, [r3, #8]
 80037a0:	60da      	str	r2, [r3, #12]
 80037a2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a36      	ldr	r2, [pc, #216]	; (8003884 <HAL_ADC_MspInit+0xf8>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d130      	bne.n	8003810 <HAL_ADC_MspInit+0x84>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80037ae:	2300      	movs	r3, #0
 80037b0:	61bb      	str	r3, [r7, #24]
 80037b2:	4b35      	ldr	r3, [pc, #212]	; (8003888 <HAL_ADC_MspInit+0xfc>)
 80037b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037b6:	4a34      	ldr	r2, [pc, #208]	; (8003888 <HAL_ADC_MspInit+0xfc>)
 80037b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037bc:	6453      	str	r3, [r2, #68]	; 0x44
 80037be:	4b32      	ldr	r3, [pc, #200]	; (8003888 <HAL_ADC_MspInit+0xfc>)
 80037c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037c6:	61bb      	str	r3, [r7, #24]
 80037c8:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037ca:	2300      	movs	r3, #0
 80037cc:	617b      	str	r3, [r7, #20]
 80037ce:	4b2e      	ldr	r3, [pc, #184]	; (8003888 <HAL_ADC_MspInit+0xfc>)
 80037d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037d2:	4a2d      	ldr	r2, [pc, #180]	; (8003888 <HAL_ADC_MspInit+0xfc>)
 80037d4:	f043 0301 	orr.w	r3, r3, #1
 80037d8:	6313      	str	r3, [r2, #48]	; 0x30
 80037da:	4b2b      	ldr	r3, [pc, #172]	; (8003888 <HAL_ADC_MspInit+0xfc>)
 80037dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037de:	f003 0301 	and.w	r3, r3, #1
 80037e2:	617b      	str	r3, [r7, #20]
 80037e4:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration    
    PA4     ------> ADC1_IN4 
    */
    GPIO_InitStruct.Pin = SNS1_Pin;
 80037e6:	2310      	movs	r3, #16
 80037e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80037ea:	2303      	movs	r3, #3
 80037ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037ee:	2300      	movs	r3, #0
 80037f0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SNS1_GPIO_Port, &GPIO_InitStruct);
 80037f2:	f107 031c 	add.w	r3, r7, #28
 80037f6:	4619      	mov	r1, r3
 80037f8:	4824      	ldr	r0, [pc, #144]	; (800388c <HAL_ADC_MspInit+0x100>)
 80037fa:	f002 f875 	bl	80058e8 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 80037fe:	2200      	movs	r2, #0
 8003800:	2105      	movs	r1, #5
 8003802:	2012      	movs	r0, #18
 8003804:	f002 f824 	bl	8005850 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8003808:	2012      	movs	r0, #18
 800380a:	f002 f83d 	bl	8005888 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800380e:	e034      	b.n	800387a <HAL_ADC_MspInit+0xee>
  else if(hadc->Instance==ADC2)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a1e      	ldr	r2, [pc, #120]	; (8003890 <HAL_ADC_MspInit+0x104>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d12f      	bne.n	800387a <HAL_ADC_MspInit+0xee>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800381a:	2300      	movs	r3, #0
 800381c:	613b      	str	r3, [r7, #16]
 800381e:	4b1a      	ldr	r3, [pc, #104]	; (8003888 <HAL_ADC_MspInit+0xfc>)
 8003820:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003822:	4a19      	ldr	r2, [pc, #100]	; (8003888 <HAL_ADC_MspInit+0xfc>)
 8003824:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003828:	6453      	str	r3, [r2, #68]	; 0x44
 800382a:	4b17      	ldr	r3, [pc, #92]	; (8003888 <HAL_ADC_MspInit+0xfc>)
 800382c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800382e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003832:	613b      	str	r3, [r7, #16]
 8003834:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003836:	2300      	movs	r3, #0
 8003838:	60fb      	str	r3, [r7, #12]
 800383a:	4b13      	ldr	r3, [pc, #76]	; (8003888 <HAL_ADC_MspInit+0xfc>)
 800383c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800383e:	4a12      	ldr	r2, [pc, #72]	; (8003888 <HAL_ADC_MspInit+0xfc>)
 8003840:	f043 0301 	orr.w	r3, r3, #1
 8003844:	6313      	str	r3, [r2, #48]	; 0x30
 8003846:	4b10      	ldr	r3, [pc, #64]	; (8003888 <HAL_ADC_MspInit+0xfc>)
 8003848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800384a:	f003 0301 	and.w	r3, r3, #1
 800384e:	60fb      	str	r3, [r7, #12]
 8003850:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SNS2_Pin;
 8003852:	2320      	movs	r3, #32
 8003854:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003856:	2303      	movs	r3, #3
 8003858:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800385a:	2300      	movs	r3, #0
 800385c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SNS2_GPIO_Port, &GPIO_InitStruct);
 800385e:	f107 031c 	add.w	r3, r7, #28
 8003862:	4619      	mov	r1, r3
 8003864:	4809      	ldr	r0, [pc, #36]	; (800388c <HAL_ADC_MspInit+0x100>)
 8003866:	f002 f83f 	bl	80058e8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 800386a:	2200      	movs	r2, #0
 800386c:	2105      	movs	r1, #5
 800386e:	2012      	movs	r0, #18
 8003870:	f001 ffee 	bl	8005850 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8003874:	2012      	movs	r0, #18
 8003876:	f002 f807 	bl	8005888 <HAL_NVIC_EnableIRQ>
}
 800387a:	bf00      	nop
 800387c:	3730      	adds	r7, #48	; 0x30
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}
 8003882:	bf00      	nop
 8003884:	40012000 	.word	0x40012000
 8003888:	40023800 	.word	0x40023800
 800388c:	40020000 	.word	0x40020000
 8003890:	40012100 	.word	0x40012100

08003894 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b08a      	sub	sp, #40	; 0x28
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800389c:	f107 0314 	add.w	r3, r7, #20
 80038a0:	2200      	movs	r2, #0
 80038a2:	601a      	str	r2, [r3, #0]
 80038a4:	605a      	str	r2, [r3, #4]
 80038a6:	609a      	str	r2, [r3, #8]
 80038a8:	60da      	str	r2, [r3, #12]
 80038aa:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a25      	ldr	r2, [pc, #148]	; (8003948 <HAL_CAN_MspInit+0xb4>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d143      	bne.n	800393e <HAL_CAN_MspInit+0xaa>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80038b6:	2300      	movs	r3, #0
 80038b8:	613b      	str	r3, [r7, #16]
 80038ba:	4b24      	ldr	r3, [pc, #144]	; (800394c <HAL_CAN_MspInit+0xb8>)
 80038bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038be:	4a23      	ldr	r2, [pc, #140]	; (800394c <HAL_CAN_MspInit+0xb8>)
 80038c0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80038c4:	6413      	str	r3, [r2, #64]	; 0x40
 80038c6:	4b21      	ldr	r3, [pc, #132]	; (800394c <HAL_CAN_MspInit+0xb8>)
 80038c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038ce:	613b      	str	r3, [r7, #16]
 80038d0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80038d2:	2300      	movs	r3, #0
 80038d4:	60fb      	str	r3, [r7, #12]
 80038d6:	4b1d      	ldr	r3, [pc, #116]	; (800394c <HAL_CAN_MspInit+0xb8>)
 80038d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038da:	4a1c      	ldr	r2, [pc, #112]	; (800394c <HAL_CAN_MspInit+0xb8>)
 80038dc:	f043 0308 	orr.w	r3, r3, #8
 80038e0:	6313      	str	r3, [r2, #48]	; 0x30
 80038e2:	4b1a      	ldr	r3, [pc, #104]	; (800394c <HAL_CAN_MspInit+0xb8>)
 80038e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038e6:	f003 0308 	and.w	r3, r3, #8
 80038ea:	60fb      	str	r3, [r7, #12]
 80038ec:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration    
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX 
    */
    GPIO_InitStruct.Pin = CAN_RX_Pin|CAN_TX_Pin;
 80038ee:	2303      	movs	r3, #3
 80038f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038f2:	2302      	movs	r3, #2
 80038f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038f6:	2300      	movs	r3, #0
 80038f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038fa:	2303      	movs	r3, #3
 80038fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80038fe:	2309      	movs	r3, #9
 8003900:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003902:	f107 0314 	add.w	r3, r7, #20
 8003906:	4619      	mov	r1, r3
 8003908:	4811      	ldr	r0, [pc, #68]	; (8003950 <HAL_CAN_MspInit+0xbc>)
 800390a:	f001 ffed 	bl	80058e8 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 800390e:	2200      	movs	r2, #0
 8003910:	2105      	movs	r1, #5
 8003912:	2013      	movs	r0, #19
 8003914:	f001 ff9c 	bl	8005850 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8003918:	2013      	movs	r0, #19
 800391a:	f001 ffb5 	bl	8005888 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 800391e:	2200      	movs	r2, #0
 8003920:	2105      	movs	r1, #5
 8003922:	2014      	movs	r0, #20
 8003924:	f001 ff94 	bl	8005850 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8003928:	2014      	movs	r0, #20
 800392a:	f001 ffad 	bl	8005888 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 5, 0);
 800392e:	2200      	movs	r2, #0
 8003930:	2105      	movs	r1, #5
 8003932:	2015      	movs	r0, #21
 8003934:	f001 ff8c 	bl	8005850 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8003938:	2015      	movs	r0, #21
 800393a:	f001 ffa5 	bl	8005888 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 800393e:	bf00      	nop
 8003940:	3728      	adds	r7, #40	; 0x28
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}
 8003946:	bf00      	nop
 8003948:	40006400 	.word	0x40006400
 800394c:	40023800 	.word	0x40023800
 8003950:	40020c00 	.word	0x40020c00

08003954 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b08a      	sub	sp, #40	; 0x28
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800395c:	f107 0314 	add.w	r3, r7, #20
 8003960:	2200      	movs	r2, #0
 8003962:	601a      	str	r2, [r3, #0]
 8003964:	605a      	str	r2, [r3, #4]
 8003966:	609a      	str	r2, [r3, #8]
 8003968:	60da      	str	r2, [r3, #12]
 800396a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a1d      	ldr	r2, [pc, #116]	; (80039e8 <HAL_SPI_MspInit+0x94>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d134      	bne.n	80039e0 <HAL_SPI_MspInit+0x8c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003976:	2300      	movs	r3, #0
 8003978:	613b      	str	r3, [r7, #16]
 800397a:	4b1c      	ldr	r3, [pc, #112]	; (80039ec <HAL_SPI_MspInit+0x98>)
 800397c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800397e:	4a1b      	ldr	r2, [pc, #108]	; (80039ec <HAL_SPI_MspInit+0x98>)
 8003980:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003984:	6413      	str	r3, [r2, #64]	; 0x40
 8003986:	4b19      	ldr	r3, [pc, #100]	; (80039ec <HAL_SPI_MspInit+0x98>)
 8003988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800398a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800398e:	613b      	str	r3, [r7, #16]
 8003990:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003992:	2300      	movs	r3, #0
 8003994:	60fb      	str	r3, [r7, #12]
 8003996:	4b15      	ldr	r3, [pc, #84]	; (80039ec <HAL_SPI_MspInit+0x98>)
 8003998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800399a:	4a14      	ldr	r2, [pc, #80]	; (80039ec <HAL_SPI_MspInit+0x98>)
 800399c:	f043 0302 	orr.w	r3, r3, #2
 80039a0:	6313      	str	r3, [r2, #48]	; 0x30
 80039a2:	4b12      	ldr	r3, [pc, #72]	; (80039ec <HAL_SPI_MspInit+0x98>)
 80039a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039a6:	f003 0302 	and.w	r3, r3, #2
 80039aa:	60fb      	str	r3, [r7, #12]
 80039ac:	68fb      	ldr	r3, [r7, #12]
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = FRAM_CS_Pin|SCK_Pin|MISO_Pin|MOSI_Pin;
 80039ae:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80039b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039b4:	2302      	movs	r3, #2
 80039b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039b8:	2300      	movs	r3, #0
 80039ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039bc:	2303      	movs	r3, #3
 80039be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80039c0:	2305      	movs	r3, #5
 80039c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039c4:	f107 0314 	add.w	r3, r7, #20
 80039c8:	4619      	mov	r1, r3
 80039ca:	4809      	ldr	r0, [pc, #36]	; (80039f0 <HAL_SPI_MspInit+0x9c>)
 80039cc:	f001 ff8c 	bl	80058e8 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 80039d0:	2200      	movs	r2, #0
 80039d2:	2105      	movs	r1, #5
 80039d4:	2024      	movs	r0, #36	; 0x24
 80039d6:	f001 ff3b 	bl	8005850 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80039da:	2024      	movs	r0, #36	; 0x24
 80039dc:	f001 ff54 	bl	8005888 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80039e0:	bf00      	nop
 80039e2:	3728      	adds	r7, #40	; 0x28
 80039e4:	46bd      	mov	sp, r7
 80039e6:	bd80      	pop	{r7, pc}
 80039e8:	40003800 	.word	0x40003800
 80039ec:	40023800 	.word	0x40023800
 80039f0:	40020400 	.word	0x40020400

080039f4 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b08c      	sub	sp, #48	; 0x30
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039fc:	f107 031c 	add.w	r3, r7, #28
 8003a00:	2200      	movs	r2, #0
 8003a02:	601a      	str	r2, [r3, #0]
 8003a04:	605a      	str	r2, [r3, #4]
 8003a06:	609a      	str	r2, [r3, #8]
 8003a08:	60da      	str	r2, [r3, #12]
 8003a0a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a36      	ldr	r2, [pc, #216]	; (8003aec <HAL_TIM_Encoder_MspInit+0xf8>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d135      	bne.n	8003a82 <HAL_TIM_Encoder_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003a16:	2300      	movs	r3, #0
 8003a18:	61bb      	str	r3, [r7, #24]
 8003a1a:	4b35      	ldr	r3, [pc, #212]	; (8003af0 <HAL_TIM_Encoder_MspInit+0xfc>)
 8003a1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a1e:	4a34      	ldr	r2, [pc, #208]	; (8003af0 <HAL_TIM_Encoder_MspInit+0xfc>)
 8003a20:	f043 0301 	orr.w	r3, r3, #1
 8003a24:	6453      	str	r3, [r2, #68]	; 0x44
 8003a26:	4b32      	ldr	r3, [pc, #200]	; (8003af0 <HAL_TIM_Encoder_MspInit+0xfc>)
 8003a28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a2a:	f003 0301 	and.w	r3, r3, #1
 8003a2e:	61bb      	str	r3, [r7, #24]
 8003a30:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a32:	2300      	movs	r3, #0
 8003a34:	617b      	str	r3, [r7, #20]
 8003a36:	4b2e      	ldr	r3, [pc, #184]	; (8003af0 <HAL_TIM_Encoder_MspInit+0xfc>)
 8003a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a3a:	4a2d      	ldr	r2, [pc, #180]	; (8003af0 <HAL_TIM_Encoder_MspInit+0xfc>)
 8003a3c:	f043 0301 	orr.w	r3, r3, #1
 8003a40:	6313      	str	r3, [r2, #48]	; 0x30
 8003a42:	4b2b      	ldr	r3, [pc, #172]	; (8003af0 <HAL_TIM_Encoder_MspInit+0xfc>)
 8003a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a46:	f003 0301 	and.w	r3, r3, #1
 8003a4a:	617b      	str	r3, [r7, #20]
 8003a4c:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = M2IN1_Pin|M2IN2_Pin;
 8003a4e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003a52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003a54:	2312      	movs	r3, #18
 8003a56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003a58:	2301      	movs	r3, #1
 8003a5a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003a60:	2301      	movs	r3, #1
 8003a62:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a64:	f107 031c 	add.w	r3, r7, #28
 8003a68:	4619      	mov	r1, r3
 8003a6a:	4822      	ldr	r0, [pc, #136]	; (8003af4 <HAL_TIM_Encoder_MspInit+0x100>)
 8003a6c:	f001 ff3c 	bl	80058e8 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 5, 0);
 8003a70:	2200      	movs	r2, #0
 8003a72:	2105      	movs	r1, #5
 8003a74:	2018      	movs	r0, #24
 8003a76:	f001 feeb 	bl	8005850 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8003a7a:	2018      	movs	r0, #24
 8003a7c:	f001 ff04 	bl	8005888 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003a80:	e030      	b.n	8003ae4 <HAL_TIM_Encoder_MspInit+0xf0>
  else if(htim_encoder->Instance==TIM3)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a1c      	ldr	r2, [pc, #112]	; (8003af8 <HAL_TIM_Encoder_MspInit+0x104>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d12b      	bne.n	8003ae4 <HAL_TIM_Encoder_MspInit+0xf0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	613b      	str	r3, [r7, #16]
 8003a90:	4b17      	ldr	r3, [pc, #92]	; (8003af0 <HAL_TIM_Encoder_MspInit+0xfc>)
 8003a92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a94:	4a16      	ldr	r2, [pc, #88]	; (8003af0 <HAL_TIM_Encoder_MspInit+0xfc>)
 8003a96:	f043 0302 	orr.w	r3, r3, #2
 8003a9a:	6413      	str	r3, [r2, #64]	; 0x40
 8003a9c:	4b14      	ldr	r3, [pc, #80]	; (8003af0 <HAL_TIM_Encoder_MspInit+0xfc>)
 8003a9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa0:	f003 0302 	and.w	r3, r3, #2
 8003aa4:	613b      	str	r3, [r7, #16]
 8003aa6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	60fb      	str	r3, [r7, #12]
 8003aac:	4b10      	ldr	r3, [pc, #64]	; (8003af0 <HAL_TIM_Encoder_MspInit+0xfc>)
 8003aae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ab0:	4a0f      	ldr	r2, [pc, #60]	; (8003af0 <HAL_TIM_Encoder_MspInit+0xfc>)
 8003ab2:	f043 0304 	orr.w	r3, r3, #4
 8003ab6:	6313      	str	r3, [r2, #48]	; 0x30
 8003ab8:	4b0d      	ldr	r3, [pc, #52]	; (8003af0 <HAL_TIM_Encoder_MspInit+0xfc>)
 8003aba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003abc:	f003 0304 	and.w	r3, r3, #4
 8003ac0:	60fb      	str	r3, [r7, #12]
 8003ac2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = M1IN1_Pin|M1IN2_Pin;
 8003ac4:	23c0      	movs	r3, #192	; 0xc0
 8003ac6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003ac8:	2312      	movs	r3, #18
 8003aca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003acc:	2301      	movs	r3, #1
 8003ace:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003ad4:	2302      	movs	r3, #2
 8003ad6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ad8:	f107 031c 	add.w	r3, r7, #28
 8003adc:	4619      	mov	r1, r3
 8003ade:	4807      	ldr	r0, [pc, #28]	; (8003afc <HAL_TIM_Encoder_MspInit+0x108>)
 8003ae0:	f001 ff02 	bl	80058e8 <HAL_GPIO_Init>
}
 8003ae4:	bf00      	nop
 8003ae6:	3730      	adds	r7, #48	; 0x30
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bd80      	pop	{r7, pc}
 8003aec:	40010000 	.word	0x40010000
 8003af0:	40023800 	.word	0x40023800
 8003af4:	40020000 	.word	0x40020000
 8003af8:	40000400 	.word	0x40000400
 8003afc:	40020800 	.word	0x40020800

08003b00 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b086      	sub	sp, #24
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b10:	d10e      	bne.n	8003b30 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003b12:	2300      	movs	r3, #0
 8003b14:	617b      	str	r3, [r7, #20]
 8003b16:	4b2e      	ldr	r3, [pc, #184]	; (8003bd0 <HAL_TIM_Base_MspInit+0xd0>)
 8003b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b1a:	4a2d      	ldr	r2, [pc, #180]	; (8003bd0 <HAL_TIM_Base_MspInit+0xd0>)
 8003b1c:	f043 0301 	orr.w	r3, r3, #1
 8003b20:	6413      	str	r3, [r2, #64]	; 0x40
 8003b22:	4b2b      	ldr	r3, [pc, #172]	; (8003bd0 <HAL_TIM_Base_MspInit+0xd0>)
 8003b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b26:	f003 0301 	and.w	r3, r3, #1
 8003b2a:	617b      	str	r3, [r7, #20]
 8003b2c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8003b2e:	e04a      	b.n	8003bc6 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM4)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a27      	ldr	r2, [pc, #156]	; (8003bd4 <HAL_TIM_Base_MspInit+0xd4>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d116      	bne.n	8003b68 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	613b      	str	r3, [r7, #16]
 8003b3e:	4b24      	ldr	r3, [pc, #144]	; (8003bd0 <HAL_TIM_Base_MspInit+0xd0>)
 8003b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b42:	4a23      	ldr	r2, [pc, #140]	; (8003bd0 <HAL_TIM_Base_MspInit+0xd0>)
 8003b44:	f043 0304 	orr.w	r3, r3, #4
 8003b48:	6413      	str	r3, [r2, #64]	; 0x40
 8003b4a:	4b21      	ldr	r3, [pc, #132]	; (8003bd0 <HAL_TIM_Base_MspInit+0xd0>)
 8003b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b4e:	f003 0304 	and.w	r3, r3, #4
 8003b52:	613b      	str	r3, [r7, #16]
 8003b54:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8003b56:	2200      	movs	r2, #0
 8003b58:	2105      	movs	r1, #5
 8003b5a:	201e      	movs	r0, #30
 8003b5c:	f001 fe78 	bl	8005850 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003b60:	201e      	movs	r0, #30
 8003b62:	f001 fe91 	bl	8005888 <HAL_NVIC_EnableIRQ>
}
 8003b66:	e02e      	b.n	8003bc6 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM13)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4a1a      	ldr	r2, [pc, #104]	; (8003bd8 <HAL_TIM_Base_MspInit+0xd8>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d116      	bne.n	8003ba0 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8003b72:	2300      	movs	r3, #0
 8003b74:	60fb      	str	r3, [r7, #12]
 8003b76:	4b16      	ldr	r3, [pc, #88]	; (8003bd0 <HAL_TIM_Base_MspInit+0xd0>)
 8003b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b7a:	4a15      	ldr	r2, [pc, #84]	; (8003bd0 <HAL_TIM_Base_MspInit+0xd0>)
 8003b7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b80:	6413      	str	r3, [r2, #64]	; 0x40
 8003b82:	4b13      	ldr	r3, [pc, #76]	; (8003bd0 <HAL_TIM_Base_MspInit+0xd0>)
 8003b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b8a:	60fb      	str	r3, [r7, #12]
 8003b8c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8003b8e:	2200      	movs	r2, #0
 8003b90:	2100      	movs	r1, #0
 8003b92:	202c      	movs	r0, #44	; 0x2c
 8003b94:	f001 fe5c 	bl	8005850 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8003b98:	202c      	movs	r0, #44	; 0x2c
 8003b9a:	f001 fe75 	bl	8005888 <HAL_NVIC_EnableIRQ>
}
 8003b9e:	e012      	b.n	8003bc6 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM14)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a0d      	ldr	r2, [pc, #52]	; (8003bdc <HAL_TIM_Base_MspInit+0xdc>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d10d      	bne.n	8003bc6 <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8003baa:	2300      	movs	r3, #0
 8003bac:	60bb      	str	r3, [r7, #8]
 8003bae:	4b08      	ldr	r3, [pc, #32]	; (8003bd0 <HAL_TIM_Base_MspInit+0xd0>)
 8003bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb2:	4a07      	ldr	r2, [pc, #28]	; (8003bd0 <HAL_TIM_Base_MspInit+0xd0>)
 8003bb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bb8:	6413      	str	r3, [r2, #64]	; 0x40
 8003bba:	4b05      	ldr	r3, [pc, #20]	; (8003bd0 <HAL_TIM_Base_MspInit+0xd0>)
 8003bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bc2:	60bb      	str	r3, [r7, #8]
 8003bc4:	68bb      	ldr	r3, [r7, #8]
}
 8003bc6:	bf00      	nop
 8003bc8:	3718      	adds	r7, #24
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bd80      	pop	{r7, pc}
 8003bce:	bf00      	nop
 8003bd0:	40023800 	.word	0x40023800
 8003bd4:	40000800 	.word	0x40000800
 8003bd8:	40001c00 	.word	0x40001c00
 8003bdc:	40002000 	.word	0x40002000

08003be0 <HAL_TIM_OC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b084      	sub	sp, #16
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM9)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a0e      	ldr	r2, [pc, #56]	; (8003c28 <HAL_TIM_OC_MspInit+0x48>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d115      	bne.n	8003c1e <HAL_TIM_OC_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM9_MspInit 0 */

  /* USER CODE END TIM9_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM9_CLK_ENABLE();
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	60fb      	str	r3, [r7, #12]
 8003bf6:	4b0d      	ldr	r3, [pc, #52]	; (8003c2c <HAL_TIM_OC_MspInit+0x4c>)
 8003bf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bfa:	4a0c      	ldr	r2, [pc, #48]	; (8003c2c <HAL_TIM_OC_MspInit+0x4c>)
 8003bfc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c00:	6453      	str	r3, [r2, #68]	; 0x44
 8003c02:	4b0a      	ldr	r3, [pc, #40]	; (8003c2c <HAL_TIM_OC_MspInit+0x4c>)
 8003c04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c0a:	60fb      	str	r3, [r7, #12]
 8003c0c:	68fb      	ldr	r3, [r7, #12]
    /* TIM9 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 5, 0);
 8003c0e:	2200      	movs	r2, #0
 8003c10:	2105      	movs	r1, #5
 8003c12:	2018      	movs	r0, #24
 8003c14:	f001 fe1c 	bl	8005850 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8003c18:	2018      	movs	r0, #24
 8003c1a:	f001 fe35 	bl	8005888 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 8003c1e:	bf00      	nop
 8003c20:	3710      	adds	r7, #16
 8003c22:	46bd      	mov	sp, r7
 8003c24:	bd80      	pop	{r7, pc}
 8003c26:	bf00      	nop
 8003c28:	40014000 	.word	0x40014000
 8003c2c:	40023800 	.word	0x40023800

08003c30 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b08a      	sub	sp, #40	; 0x28
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c38:	f107 0314 	add.w	r3, r7, #20
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	601a      	str	r2, [r3, #0]
 8003c40:	605a      	str	r2, [r3, #4]
 8003c42:	609a      	str	r2, [r3, #8]
 8003c44:	60da      	str	r2, [r3, #12]
 8003c46:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c50:	d11e      	bne.n	8003c90 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c52:	2300      	movs	r3, #0
 8003c54:	613b      	str	r3, [r7, #16]
 8003c56:	4b34      	ldr	r3, [pc, #208]	; (8003d28 <HAL_TIM_MspPostInit+0xf8>)
 8003c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c5a:	4a33      	ldr	r2, [pc, #204]	; (8003d28 <HAL_TIM_MspPostInit+0xf8>)
 8003c5c:	f043 0301 	orr.w	r3, r3, #1
 8003c60:	6313      	str	r3, [r2, #48]	; 0x30
 8003c62:	4b31      	ldr	r3, [pc, #196]	; (8003d28 <HAL_TIM_MspPostInit+0xf8>)
 8003c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c66:	f003 0301 	and.w	r3, r3, #1
 8003c6a:	613b      	str	r3, [r7, #16]
 8003c6c:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration    
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4 
    */
    GPIO_InitStruct.Pin = LED2_Pin|IN1_Pin|IN2_Pin;
 8003c6e:	230e      	movs	r3, #14
 8003c70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c72:	2302      	movs	r3, #2
 8003c74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c76:	2300      	movs	r3, #0
 8003c78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c82:	f107 0314 	add.w	r3, r7, #20
 8003c86:	4619      	mov	r1, r3
 8003c88:	4828      	ldr	r0, [pc, #160]	; (8003d2c <HAL_TIM_MspPostInit+0xfc>)
 8003c8a:	f001 fe2d 	bl	80058e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 8003c8e:	e046      	b.n	8003d1e <HAL_TIM_MspPostInit+0xee>
  else if(htim->Instance==TIM13)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a26      	ldr	r2, [pc, #152]	; (8003d30 <HAL_TIM_MspPostInit+0x100>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d11e      	bne.n	8003cd8 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	60fb      	str	r3, [r7, #12]
 8003c9e:	4b22      	ldr	r3, [pc, #136]	; (8003d28 <HAL_TIM_MspPostInit+0xf8>)
 8003ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ca2:	4a21      	ldr	r2, [pc, #132]	; (8003d28 <HAL_TIM_MspPostInit+0xf8>)
 8003ca4:	f043 0301 	orr.w	r3, r3, #1
 8003ca8:	6313      	str	r3, [r2, #48]	; 0x30
 8003caa:	4b1f      	ldr	r3, [pc, #124]	; (8003d28 <HAL_TIM_MspPostInit+0xf8>)
 8003cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cae:	f003 0301 	and.w	r3, r3, #1
 8003cb2:	60fb      	str	r3, [r7, #12]
 8003cb4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = IN3_Pin;
 8003cb6:	2340      	movs	r3, #64	; 0x40
 8003cb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cba:	2302      	movs	r3, #2
 8003cbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8003cc6:	2309      	movs	r3, #9
 8003cc8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(IN3_GPIO_Port, &GPIO_InitStruct);
 8003cca:	f107 0314 	add.w	r3, r7, #20
 8003cce:	4619      	mov	r1, r3
 8003cd0:	4816      	ldr	r0, [pc, #88]	; (8003d2c <HAL_TIM_MspPostInit+0xfc>)
 8003cd2:	f001 fe09 	bl	80058e8 <HAL_GPIO_Init>
}
 8003cd6:	e022      	b.n	8003d1e <HAL_TIM_MspPostInit+0xee>
  else if(htim->Instance==TIM14)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a15      	ldr	r2, [pc, #84]	; (8003d34 <HAL_TIM_MspPostInit+0x104>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d11d      	bne.n	8003d1e <HAL_TIM_MspPostInit+0xee>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	60bb      	str	r3, [r7, #8]
 8003ce6:	4b10      	ldr	r3, [pc, #64]	; (8003d28 <HAL_TIM_MspPostInit+0xf8>)
 8003ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cea:	4a0f      	ldr	r2, [pc, #60]	; (8003d28 <HAL_TIM_MspPostInit+0xf8>)
 8003cec:	f043 0301 	orr.w	r3, r3, #1
 8003cf0:	6313      	str	r3, [r2, #48]	; 0x30
 8003cf2:	4b0d      	ldr	r3, [pc, #52]	; (8003d28 <HAL_TIM_MspPostInit+0xf8>)
 8003cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cf6:	f003 0301 	and.w	r3, r3, #1
 8003cfa:	60bb      	str	r3, [r7, #8]
 8003cfc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = IN4_Pin;
 8003cfe:	2380      	movs	r3, #128	; 0x80
 8003d00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d02:	2302      	movs	r3, #2
 8003d04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d06:	2300      	movs	r3, #0
 8003d08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 8003d0e:	2309      	movs	r3, #9
 8003d10:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(IN4_GPIO_Port, &GPIO_InitStruct);
 8003d12:	f107 0314 	add.w	r3, r7, #20
 8003d16:	4619      	mov	r1, r3
 8003d18:	4804      	ldr	r0, [pc, #16]	; (8003d2c <HAL_TIM_MspPostInit+0xfc>)
 8003d1a:	f001 fde5 	bl	80058e8 <HAL_GPIO_Init>
}
 8003d1e:	bf00      	nop
 8003d20:	3728      	adds	r7, #40	; 0x28
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bd80      	pop	{r7, pc}
 8003d26:	bf00      	nop
 8003d28:	40023800 	.word	0x40023800
 8003d2c:	40020000 	.word	0x40020000
 8003d30:	40001c00 	.word	0x40001c00
 8003d34:	40002000 	.word	0x40002000

08003d38 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b08c      	sub	sp, #48	; 0x30
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8003d40:	2300      	movs	r3, #0
 8003d42:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8003d44:	2300      	movs	r3, #0
 8003d46:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM8 IRQ priority */
  HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, TickPriority ,0); 
 8003d48:	2200      	movs	r2, #0
 8003d4a:	6879      	ldr	r1, [r7, #4]
 8003d4c:	202c      	movs	r0, #44	; 0x2c
 8003d4e:	f001 fd7f 	bl	8005850 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM8 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn); 
 8003d52:	202c      	movs	r0, #44	; 0x2c
 8003d54:	f001 fd98 	bl	8005888 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM8 clock */
  __HAL_RCC_TIM8_CLK_ENABLE();
 8003d58:	2300      	movs	r3, #0
 8003d5a:	60fb      	str	r3, [r7, #12]
 8003d5c:	4b1f      	ldr	r3, [pc, #124]	; (8003ddc <HAL_InitTick+0xa4>)
 8003d5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d60:	4a1e      	ldr	r2, [pc, #120]	; (8003ddc <HAL_InitTick+0xa4>)
 8003d62:	f043 0302 	orr.w	r3, r3, #2
 8003d66:	6453      	str	r3, [r2, #68]	; 0x44
 8003d68:	4b1c      	ldr	r3, [pc, #112]	; (8003ddc <HAL_InitTick+0xa4>)
 8003d6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d6c:	f003 0302 	and.w	r3, r3, #2
 8003d70:	60fb      	str	r3, [r7, #12]
 8003d72:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003d74:	f107 0210 	add.w	r2, r7, #16
 8003d78:	f107 0314 	add.w	r3, r7, #20
 8003d7c:	4611      	mov	r1, r2
 8003d7e:	4618      	mov	r0, r3
 8003d80:	f002 fba6 	bl	80064d0 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM8 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8003d84:	f002 fb90 	bl	80064a8 <HAL_RCC_GetPCLK2Freq>
 8003d88:	4603      	mov	r3, r0
 8003d8a:	005b      	lsls	r3, r3, #1
 8003d8c:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM8 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8003d8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d90:	4a13      	ldr	r2, [pc, #76]	; (8003de0 <HAL_InitTick+0xa8>)
 8003d92:	fba2 2303 	umull	r2, r3, r2, r3
 8003d96:	0c9b      	lsrs	r3, r3, #18
 8003d98:	3b01      	subs	r3, #1
 8003d9a:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM8 */
  htim8.Instance = TIM8;
 8003d9c:	4b11      	ldr	r3, [pc, #68]	; (8003de4 <HAL_InitTick+0xac>)
 8003d9e:	4a12      	ldr	r2, [pc, #72]	; (8003de8 <HAL_InitTick+0xb0>)
 8003da0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM8CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim8.Init.Period = (1000000 / 1000) - 1;
 8003da2:	4b10      	ldr	r3, [pc, #64]	; (8003de4 <HAL_InitTick+0xac>)
 8003da4:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003da8:	60da      	str	r2, [r3, #12]
  htim8.Init.Prescaler = uwPrescalerValue;
 8003daa:	4a0e      	ldr	r2, [pc, #56]	; (8003de4 <HAL_InitTick+0xac>)
 8003dac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dae:	6053      	str	r3, [r2, #4]
  htim8.Init.ClockDivision = 0;
 8003db0:	4b0c      	ldr	r3, [pc, #48]	; (8003de4 <HAL_InitTick+0xac>)
 8003db2:	2200      	movs	r2, #0
 8003db4:	611a      	str	r2, [r3, #16]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003db6:	4b0b      	ldr	r3, [pc, #44]	; (8003de4 <HAL_InitTick+0xac>)
 8003db8:	2200      	movs	r2, #0
 8003dba:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim8) == HAL_OK)
 8003dbc:	4809      	ldr	r0, [pc, #36]	; (8003de4 <HAL_InitTick+0xac>)
 8003dbe:	f002 fd3b 	bl	8006838 <HAL_TIM_Base_Init>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d104      	bne.n	8003dd2 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim8);
 8003dc8:	4806      	ldr	r0, [pc, #24]	; (8003de4 <HAL_InitTick+0xac>)
 8003dca:	f002 fd60 	bl	800688e <HAL_TIM_Base_Start_IT>
 8003dce:	4603      	mov	r3, r0
 8003dd0:	e000      	b.n	8003dd4 <HAL_InitTick+0x9c>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8003dd2:	2301      	movs	r3, #1
}
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	3730      	adds	r7, #48	; 0x30
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}
 8003ddc:	40023800 	.word	0x40023800
 8003de0:	431bde83 	.word	0x431bde83
 8003de4:	200158b4 	.word	0x200158b4
 8003de8:	40010400 	.word	0x40010400

08003dec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003dec:	b480      	push	{r7}
 8003dee:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003df0:	bf00      	nop
 8003df2:	46bd      	mov	sp, r7
 8003df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df8:	4770      	bx	lr

08003dfa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003dfa:	b480      	push	{r7}
 8003dfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003dfe:	e7fe      	b.n	8003dfe <HardFault_Handler+0x4>

08003e00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003e00:	b480      	push	{r7}
 8003e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003e04:	e7fe      	b.n	8003e04 <MemManage_Handler+0x4>

08003e06 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003e06:	b480      	push	{r7}
 8003e08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003e0a:	e7fe      	b.n	8003e0a <BusFault_Handler+0x4>

08003e0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003e10:	e7fe      	b.n	8003e10 <UsageFault_Handler+0x4>

08003e12 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003e12:	b480      	push	{r7}
 8003e14:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003e16:	bf00      	nop
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1e:	4770      	bx	lr

08003e20 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003e24:	4803      	ldr	r0, [pc, #12]	; (8003e34 <ADC_IRQHandler+0x14>)
 8003e26:	f000 fa6b 	bl	8004300 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8003e2a:	4803      	ldr	r0, [pc, #12]	; (8003e38 <ADC_IRQHandler+0x18>)
 8003e2c:	f000 fa68 	bl	8004300 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8003e30:	bf00      	nop
 8003e32:	bd80      	pop	{r7, pc}
 8003e34:	20015704 	.word	0x20015704
 8003e38:	20015674 	.word	0x20015674

08003e3c <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003e40:	4802      	ldr	r0, [pc, #8]	; (8003e4c <CAN1_TX_IRQHandler+0x10>)
 8003e42:	f001 fa24 	bl	800528e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8003e46:	bf00      	nop
 8003e48:	bd80      	pop	{r7, pc}
 8003e4a:	bf00      	nop
 8003e4c:	2001584c 	.word	0x2001584c

08003e50 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003e54:	4802      	ldr	r0, [pc, #8]	; (8003e60 <CAN1_RX0_IRQHandler+0x10>)
 8003e56:	f001 fa1a 	bl	800528e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8003e5a:	bf00      	nop
 8003e5c:	bd80      	pop	{r7, pc}
 8003e5e:	bf00      	nop
 8003e60:	2001584c 	.word	0x2001584c

08003e64 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003e68:	4802      	ldr	r0, [pc, #8]	; (8003e74 <CAN1_RX1_IRQHandler+0x10>)
 8003e6a:	f001 fa10 	bl	800528e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8003e6e:	bf00      	nop
 8003e70:	bd80      	pop	{r7, pc}
 8003e72:	bf00      	nop
 8003e74:	2001584c 	.word	0x2001584c

08003e78 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */
  sample_filter_adc();
 8003e7c:	f006 fb50 	bl	800a520 <sample_filter_adc>
  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003e80:	4803      	ldr	r0, [pc, #12]	; (8003e90 <TIM1_BRK_TIM9_IRQHandler+0x18>)
 8003e82:	f002 fe1a 	bl	8006aba <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 8003e86:	4803      	ldr	r0, [pc, #12]	; (8003e94 <TIM1_BRK_TIM9_IRQHandler+0x1c>)
 8003e88:	f002 fe17 	bl	8006aba <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8003e8c:	bf00      	nop
 8003e8e:	bd80      	pop	{r7, pc}
 8003e90:	2001578c 	.word	0x2001578c
 8003e94:	200157cc 	.word	0x200157cc

08003e98 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */
	enable_motor_task_from_isr();
 8003e9c:	f7fd fd26 	bl	80018ec <enable_motor_task_from_isr>
  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003ea0:	4802      	ldr	r0, [pc, #8]	; (8003eac <TIM4_IRQHandler+0x14>)
 8003ea2:	f002 fe0a 	bl	8006aba <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003ea6:	bf00      	nop
 8003ea8:	bd80      	pop	{r7, pc}
 8003eaa:	bf00      	nop
 8003eac:	20015634 	.word	0x20015634

08003eb0 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8003eb4:	4802      	ldr	r0, [pc, #8]	; (8003ec0 <SPI2_IRQHandler+0x10>)
 8003eb6:	f002 fba1 	bl	80065fc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8003eba:	bf00      	nop
 8003ebc:	bd80      	pop	{r7, pc}
 8003ebe:	bf00      	nop
 8003ec0:	200155dc 	.word	0x200155dc

08003ec4 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8003ec8:	4803      	ldr	r0, [pc, #12]	; (8003ed8 <TIM8_UP_TIM13_IRQHandler+0x14>)
 8003eca:	f002 fdf6 	bl	8006aba <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim13);
 8003ece:	4803      	ldr	r0, [pc, #12]	; (8003edc <TIM8_UP_TIM13_IRQHandler+0x18>)
 8003ed0:	f002 fdf3 	bl	8006aba <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8003ed4:	bf00      	nop
 8003ed6:	bd80      	pop	{r7, pc}
 8003ed8:	200158b4 	.word	0x200158b4
 8003edc:	2001574c 	.word	0x2001574c

08003ee0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003ee4:	4b08      	ldr	r3, [pc, #32]	; (8003f08 <SystemInit+0x28>)
 8003ee6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003eea:	4a07      	ldr	r2, [pc, #28]	; (8003f08 <SystemInit+0x28>)
 8003eec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003ef0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003ef4:	4b04      	ldr	r3, [pc, #16]	; (8003f08 <SystemInit+0x28>)
 8003ef6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003efa:	609a      	str	r2, [r3, #8]
#endif
}
 8003efc:	bf00      	nop
 8003efe:	46bd      	mov	sp, r7
 8003f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f04:	4770      	bx	lr
 8003f06:	bf00      	nop
 8003f08:	e000ed00 	.word	0xe000ed00

08003f0c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003f0c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003f44 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003f10:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003f12:	e003      	b.n	8003f1c <LoopCopyDataInit>

08003f14 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003f14:	4b0c      	ldr	r3, [pc, #48]	; (8003f48 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003f16:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003f18:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003f1a:	3104      	adds	r1, #4

08003f1c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003f1c:	480b      	ldr	r0, [pc, #44]	; (8003f4c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003f1e:	4b0c      	ldr	r3, [pc, #48]	; (8003f50 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003f20:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003f22:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003f24:	d3f6      	bcc.n	8003f14 <CopyDataInit>
  ldr  r2, =_sbss
 8003f26:	4a0b      	ldr	r2, [pc, #44]	; (8003f54 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003f28:	e002      	b.n	8003f30 <LoopFillZerobss>

08003f2a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003f2a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003f2c:	f842 3b04 	str.w	r3, [r2], #4

08003f30 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003f30:	4b09      	ldr	r3, [pc, #36]	; (8003f58 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003f32:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003f34:	d3f9      	bcc.n	8003f2a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003f36:	f7ff ffd3 	bl	8003ee0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003f3a:	f008 ff59 	bl	800cdf0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003f3e:	f7fd fcf9 	bl	8001934 <main>
  bx  lr    
 8003f42:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003f44:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003f48:	0800e498 	.word	0x0800e498
  ldr  r0, =_sdata
 8003f4c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003f50:	2000008c 	.word	0x2000008c
  ldr  r2, =_sbss
 8003f54:	2000008c 	.word	0x2000008c
  ldr  r3, = _ebss
 8003f58:	20015938 	.word	0x20015938

08003f5c <CAN1_SCE_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003f5c:	e7fe      	b.n	8003f5c <CAN1_SCE_IRQHandler>
	...

08003f60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003f64:	4b0e      	ldr	r3, [pc, #56]	; (8003fa0 <HAL_Init+0x40>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4a0d      	ldr	r2, [pc, #52]	; (8003fa0 <HAL_Init+0x40>)
 8003f6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003f6e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003f70:	4b0b      	ldr	r3, [pc, #44]	; (8003fa0 <HAL_Init+0x40>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a0a      	ldr	r2, [pc, #40]	; (8003fa0 <HAL_Init+0x40>)
 8003f76:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003f7a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003f7c:	4b08      	ldr	r3, [pc, #32]	; (8003fa0 <HAL_Init+0x40>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a07      	ldr	r2, [pc, #28]	; (8003fa0 <HAL_Init+0x40>)
 8003f82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f86:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003f88:	2003      	movs	r0, #3
 8003f8a:	f001 fc56 	bl	800583a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003f8e:	2000      	movs	r0, #0
 8003f90:	f7ff fed2 	bl	8003d38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003f94:	f7ff fbce 	bl	8003734 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003f98:	2300      	movs	r3, #0
}
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	bd80      	pop	{r7, pc}
 8003f9e:	bf00      	nop
 8003fa0:	40023c00 	.word	0x40023c00

08003fa4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003fa8:	4b06      	ldr	r3, [pc, #24]	; (8003fc4 <HAL_IncTick+0x20>)
 8003faa:	781b      	ldrb	r3, [r3, #0]
 8003fac:	461a      	mov	r2, r3
 8003fae:	4b06      	ldr	r3, [pc, #24]	; (8003fc8 <HAL_IncTick+0x24>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4413      	add	r3, r2
 8003fb4:	4a04      	ldr	r2, [pc, #16]	; (8003fc8 <HAL_IncTick+0x24>)
 8003fb6:	6013      	str	r3, [r2, #0]
}
 8003fb8:	bf00      	nop
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc0:	4770      	bx	lr
 8003fc2:	bf00      	nop
 8003fc4:	2000000c 	.word	0x2000000c
 8003fc8:	200158f4 	.word	0x200158f4

08003fcc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	af00      	add	r7, sp, #0
  return uwTick;
 8003fd0:	4b03      	ldr	r3, [pc, #12]	; (8003fe0 <HAL_GetTick+0x14>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
}
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fdc:	4770      	bx	lr
 8003fde:	bf00      	nop
 8003fe0:	200158f4 	.word	0x200158f4

08003fe4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b084      	sub	sp, #16
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003fec:	2300      	movs	r3, #0
 8003fee:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d101      	bne.n	8003ffa <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	e033      	b.n	8004062 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d109      	bne.n	8004016 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004002:	6878      	ldr	r0, [r7, #4]
 8004004:	f7ff fbc2 	bl	800378c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2200      	movs	r2, #0
 800400c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2200      	movs	r2, #0
 8004012:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800401a:	f003 0310 	and.w	r3, r3, #16
 800401e:	2b00      	cmp	r3, #0
 8004020:	d118      	bne.n	8004054 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004026:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800402a:	f023 0302 	bic.w	r3, r3, #2
 800402e:	f043 0202 	orr.w	r2, r3, #2
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004036:	6878      	ldr	r0, [r7, #4]
 8004038:	f000 fbf0 	bl	800481c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2200      	movs	r2, #0
 8004040:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004046:	f023 0303 	bic.w	r3, r3, #3
 800404a:	f043 0201 	orr.w	r2, r3, #1
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	641a      	str	r2, [r3, #64]	; 0x40
 8004052:	e001      	b.n	8004058 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004054:	2301      	movs	r3, #1
 8004056:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2200      	movs	r2, #0
 800405c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004060:	7bfb      	ldrb	r3, [r7, #15]
}
 8004062:	4618      	mov	r0, r3
 8004064:	3710      	adds	r7, #16
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}
	...

0800406c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800406c:	b480      	push	{r7}
 800406e:	b085      	sub	sp, #20
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8004074:	2300      	movs	r3, #0
 8004076:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800407e:	2b01      	cmp	r3, #1
 8004080:	d101      	bne.n	8004086 <HAL_ADC_Start+0x1a>
 8004082:	2302      	movs	r3, #2
 8004084:	e0a5      	b.n	80041d2 <HAL_ADC_Start+0x166>
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2201      	movs	r2, #1
 800408a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	689b      	ldr	r3, [r3, #8]
 8004094:	f003 0301 	and.w	r3, r3, #1
 8004098:	2b01      	cmp	r3, #1
 800409a:	d018      	beq.n	80040ce <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	689a      	ldr	r2, [r3, #8]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f042 0201 	orr.w	r2, r2, #1
 80040aa:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80040ac:	4b4c      	ldr	r3, [pc, #304]	; (80041e0 <HAL_ADC_Start+0x174>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a4c      	ldr	r2, [pc, #304]	; (80041e4 <HAL_ADC_Start+0x178>)
 80040b2:	fba2 2303 	umull	r2, r3, r2, r3
 80040b6:	0c9a      	lsrs	r2, r3, #18
 80040b8:	4613      	mov	r3, r2
 80040ba:	005b      	lsls	r3, r3, #1
 80040bc:	4413      	add	r3, r2
 80040be:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80040c0:	e002      	b.n	80040c8 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80040c2:	68bb      	ldr	r3, [r7, #8]
 80040c4:	3b01      	subs	r3, #1
 80040c6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80040c8:	68bb      	ldr	r3, [r7, #8]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d1f9      	bne.n	80040c2 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	689b      	ldr	r3, [r3, #8]
 80040d4:	f003 0301 	and.w	r3, r3, #1
 80040d8:	2b01      	cmp	r3, #1
 80040da:	d179      	bne.n	80041d0 <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80040e4:	f023 0301 	bic.w	r3, r3, #1
 80040e8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d007      	beq.n	800410e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004102:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004106:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004112:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004116:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800411a:	d106      	bne.n	800412a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004120:	f023 0206 	bic.w	r2, r3, #6
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	645a      	str	r2, [r3, #68]	; 0x44
 8004128:	e002      	b.n	8004130 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2200      	movs	r2, #0
 800412e:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2200      	movs	r2, #0
 8004134:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004138:	4b2b      	ldr	r3, [pc, #172]	; (80041e8 <HAL_ADC_Start+0x17c>)
 800413a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004144:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	f003 031f 	and.w	r3, r3, #31
 800414e:	2b00      	cmp	r3, #0
 8004150:	d12a      	bne.n	80041a8 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4a25      	ldr	r2, [pc, #148]	; (80041ec <HAL_ADC_Start+0x180>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d015      	beq.n	8004188 <HAL_ADC_Start+0x11c>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a23      	ldr	r2, [pc, #140]	; (80041f0 <HAL_ADC_Start+0x184>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d105      	bne.n	8004172 <HAL_ADC_Start+0x106>
 8004166:	4b20      	ldr	r3, [pc, #128]	; (80041e8 <HAL_ADC_Start+0x17c>)
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	f003 031f 	and.w	r3, r3, #31
 800416e:	2b00      	cmp	r3, #0
 8004170:	d00a      	beq.n	8004188 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	4a1f      	ldr	r2, [pc, #124]	; (80041f4 <HAL_ADC_Start+0x188>)
 8004178:	4293      	cmp	r3, r2
 800417a:	d129      	bne.n	80041d0 <HAL_ADC_Start+0x164>
 800417c:	4b1a      	ldr	r3, [pc, #104]	; (80041e8 <HAL_ADC_Start+0x17c>)
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	f003 031f 	and.w	r3, r3, #31
 8004184:	2b0f      	cmp	r3, #15
 8004186:	d823      	bhi.n	80041d0 <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	689b      	ldr	r3, [r3, #8]
 800418e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004192:	2b00      	cmp	r3, #0
 8004194:	d11c      	bne.n	80041d0 <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	689a      	ldr	r2, [r3, #8]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80041a4:	609a      	str	r2, [r3, #8]
 80041a6:	e013      	b.n	80041d0 <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4a0f      	ldr	r2, [pc, #60]	; (80041ec <HAL_ADC_Start+0x180>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d10e      	bne.n	80041d0 <HAL_ADC_Start+0x164>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	689b      	ldr	r3, [r3, #8]
 80041b8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d107      	bne.n	80041d0 <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	689a      	ldr	r2, [r3, #8]
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80041ce:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80041d0:	2300      	movs	r3, #0
}
 80041d2:	4618      	mov	r0, r3
 80041d4:	3714      	adds	r7, #20
 80041d6:	46bd      	mov	sp, r7
 80041d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041dc:	4770      	bx	lr
 80041de:	bf00      	nop
 80041e0:	20000004 	.word	0x20000004
 80041e4:	431bde83 	.word	0x431bde83
 80041e8:	40012300 	.word	0x40012300
 80041ec:	40012000 	.word	0x40012000
 80041f0:	40012100 	.word	0x40012100
 80041f4:	40012200 	.word	0x40012200

080041f8 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b084      	sub	sp, #16
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
 8004200:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004202:	2300      	movs	r3, #0
 8004204:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	689b      	ldr	r3, [r3, #8]
 800420c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004210:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004214:	d113      	bne.n	800423e <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	689b      	ldr	r3, [r3, #8]
 800421c:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004220:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004224:	d10b      	bne.n	800423e <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800422a:	f043 0220 	orr.w	r2, r3, #32
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2200      	movs	r2, #0
 8004236:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 800423a:	2301      	movs	r3, #1
 800423c:	e05c      	b.n	80042f8 <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800423e:	f7ff fec5 	bl	8003fcc <HAL_GetTick>
 8004242:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004244:	e01a      	b.n	800427c <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800424c:	d016      	beq.n	800427c <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d007      	beq.n	8004264 <HAL_ADC_PollForConversion+0x6c>
 8004254:	f7ff feba 	bl	8003fcc <HAL_GetTick>
 8004258:	4602      	mov	r2, r0
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	1ad3      	subs	r3, r2, r3
 800425e:	683a      	ldr	r2, [r7, #0]
 8004260:	429a      	cmp	r2, r3
 8004262:	d20b      	bcs.n	800427c <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004268:	f043 0204 	orr.w	r2, r3, #4
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2200      	movs	r2, #0
 8004274:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8004278:	2303      	movs	r3, #3
 800427a:	e03d      	b.n	80042f8 <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f003 0302 	and.w	r3, r3, #2
 8004286:	2b02      	cmp	r3, #2
 8004288:	d1dd      	bne.n	8004246 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f06f 0212 	mvn.w	r2, #18
 8004292:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004298:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	689b      	ldr	r3, [r3, #8]
 80042a6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d123      	bne.n	80042f6 <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d11f      	bne.n	80042f6 <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042bc:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d006      	beq.n	80042d2 <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	689b      	ldr	r3, [r3, #8]
 80042ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d111      	bne.n	80042f6 <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042d6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042e2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d105      	bne.n	80042f6 <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ee:	f043 0201 	orr.w	r2, r3, #1
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80042f6:	2300      	movs	r3, #0
}
 80042f8:	4618      	mov	r0, r3
 80042fa:	3710      	adds	r7, #16
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bd80      	pop	{r7, pc}

08004300 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b084      	sub	sp, #16
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8004308:	2300      	movs	r3, #0
 800430a:	60fb      	str	r3, [r7, #12]
 800430c:	2300      	movs	r3, #0
 800430e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f003 0302 	and.w	r3, r3, #2
 800431a:	2b02      	cmp	r3, #2
 800431c:	bf0c      	ite	eq
 800431e:	2301      	moveq	r3, #1
 8004320:	2300      	movne	r3, #0
 8004322:	b2db      	uxtb	r3, r3
 8004324:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	f003 0320 	and.w	r3, r3, #32
 8004330:	2b20      	cmp	r3, #32
 8004332:	bf0c      	ite	eq
 8004334:	2301      	moveq	r3, #1
 8004336:	2300      	movne	r3, #0
 8004338:	b2db      	uxtb	r3, r3
 800433a:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d049      	beq.n	80043d6 <HAL_ADC_IRQHandler+0xd6>
 8004342:	68bb      	ldr	r3, [r7, #8]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d046      	beq.n	80043d6 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800434c:	f003 0310 	and.w	r3, r3, #16
 8004350:	2b00      	cmp	r3, #0
 8004352:	d105      	bne.n	8004360 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004358:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800436a:	2b00      	cmp	r3, #0
 800436c:	d12b      	bne.n	80043c6 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004372:	2b00      	cmp	r3, #0
 8004374:	d127      	bne.n	80043c6 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800437c:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004380:	2b00      	cmp	r3, #0
 8004382:	d006      	beq.n	8004392 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	689b      	ldr	r3, [r3, #8]
 800438a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800438e:	2b00      	cmp	r3, #0
 8004390:	d119      	bne.n	80043c6 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	685a      	ldr	r2, [r3, #4]
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f022 0220 	bic.w	r2, r2, #32
 80043a0:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d105      	bne.n	80043c6 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043be:	f043 0201 	orr.w	r2, r3, #1
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80043c6:	6878      	ldr	r0, [r7, #4]
 80043c8:	f000 f8e8 	bl	800459c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f06f 0212 	mvn.w	r2, #18
 80043d4:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f003 0304 	and.w	r3, r3, #4
 80043e0:	2b04      	cmp	r3, #4
 80043e2:	bf0c      	ite	eq
 80043e4:	2301      	moveq	r3, #1
 80043e6:	2300      	movne	r3, #0
 80043e8:	b2db      	uxtb	r3, r3
 80043ea:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043f6:	2b80      	cmp	r3, #128	; 0x80
 80043f8:	bf0c      	ite	eq
 80043fa:	2301      	moveq	r3, #1
 80043fc:	2300      	movne	r3, #0
 80043fe:	b2db      	uxtb	r3, r3
 8004400:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d057      	beq.n	80044b8 <HAL_ADC_IRQHandler+0x1b8>
 8004408:	68bb      	ldr	r3, [r7, #8]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d054      	beq.n	80044b8 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004412:	f003 0310 	and.w	r3, r3, #16
 8004416:	2b00      	cmp	r3, #0
 8004418:	d105      	bne.n	8004426 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800441e:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	689b      	ldr	r3, [r3, #8]
 800442c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8004430:	2b00      	cmp	r3, #0
 8004432:	d139      	bne.n	80044a8 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800443a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800443e:	2b00      	cmp	r3, #0
 8004440:	d006      	beq.n	8004450 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	689b      	ldr	r3, [r3, #8]
 8004448:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800444c:	2b00      	cmp	r3, #0
 800444e:	d12b      	bne.n	80044a8 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800445a:	2b00      	cmp	r3, #0
 800445c:	d124      	bne.n	80044a8 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8004468:	2b00      	cmp	r3, #0
 800446a:	d11d      	bne.n	80044a8 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8004470:	2b00      	cmp	r3, #0
 8004472:	d119      	bne.n	80044a8 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	685a      	ldr	r2, [r3, #4]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004482:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004488:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004494:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004498:	2b00      	cmp	r3, #0
 800449a:	d105      	bne.n	80044a8 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044a0:	f043 0201 	orr.w	r2, r3, #1
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80044a8:	6878      	ldr	r0, [r7, #4]
 80044aa:	f000 fab3 	bl	8004a14 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f06f 020c 	mvn.w	r2, #12
 80044b6:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f003 0301 	and.w	r3, r3, #1
 80044c2:	2b01      	cmp	r3, #1
 80044c4:	bf0c      	ite	eq
 80044c6:	2301      	moveq	r3, #1
 80044c8:	2300      	movne	r3, #0
 80044ca:	b2db      	uxtb	r3, r3
 80044cc:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044d8:	2b40      	cmp	r3, #64	; 0x40
 80044da:	bf0c      	ite	eq
 80044dc:	2301      	moveq	r3, #1
 80044de:	2300      	movne	r3, #0
 80044e0:	b2db      	uxtb	r3, r3
 80044e2:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d017      	beq.n	800451a <HAL_ADC_IRQHandler+0x21a>
 80044ea:	68bb      	ldr	r3, [r7, #8]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d014      	beq.n	800451a <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f003 0301 	and.w	r3, r3, #1
 80044fa:	2b01      	cmp	r3, #1
 80044fc:	d10d      	bne.n	800451a <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004502:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800450a:	6878      	ldr	r0, [r7, #4]
 800450c:	f000 f850 	bl	80045b0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f06f 0201 	mvn.w	r2, #1
 8004518:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f003 0320 	and.w	r3, r3, #32
 8004524:	2b20      	cmp	r3, #32
 8004526:	bf0c      	ite	eq
 8004528:	2301      	moveq	r3, #1
 800452a:	2300      	movne	r3, #0
 800452c:	b2db      	uxtb	r3, r3
 800452e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	685b      	ldr	r3, [r3, #4]
 8004536:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800453a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800453e:	bf0c      	ite	eq
 8004540:	2301      	moveq	r3, #1
 8004542:	2300      	movne	r3, #0
 8004544:	b2db      	uxtb	r3, r3
 8004546:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	2b00      	cmp	r3, #0
 800454c:	d015      	beq.n	800457a <HAL_ADC_IRQHandler+0x27a>
 800454e:	68bb      	ldr	r3, [r7, #8]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d012      	beq.n	800457a <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004558:	f043 0202 	orr.w	r2, r3, #2
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f06f 0220 	mvn.w	r2, #32
 8004568:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800456a:	6878      	ldr	r0, [r7, #4]
 800456c:	f000 f82a 	bl	80045c4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f06f 0220 	mvn.w	r2, #32
 8004578:	601a      	str	r2, [r3, #0]
  }
}
 800457a:	bf00      	nop
 800457c:	3710      	adds	r7, #16
 800457e:	46bd      	mov	sp, r7
 8004580:	bd80      	pop	{r7, pc}

08004582 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8004582:	b480      	push	{r7}
 8004584:	b083      	sub	sp, #12
 8004586:	af00      	add	r7, sp, #0
 8004588:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8004590:	4618      	mov	r0, r3
 8004592:	370c      	adds	r7, #12
 8004594:	46bd      	mov	sp, r7
 8004596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459a:	4770      	bx	lr

0800459c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800459c:	b480      	push	{r7}
 800459e:	b083      	sub	sp, #12
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80045a4:	bf00      	nop
 80045a6:	370c      	adds	r7, #12
 80045a8:	46bd      	mov	sp, r7
 80045aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ae:	4770      	bx	lr

080045b0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80045b0:	b480      	push	{r7}
 80045b2:	b083      	sub	sp, #12
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80045b8:	bf00      	nop
 80045ba:	370c      	adds	r7, #12
 80045bc:	46bd      	mov	sp, r7
 80045be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c2:	4770      	bx	lr

080045c4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b083      	sub	sp, #12
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80045cc:	bf00      	nop
 80045ce:	370c      	adds	r7, #12
 80045d0:	46bd      	mov	sp, r7
 80045d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d6:	4770      	bx	lr

080045d8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80045d8:	b480      	push	{r7}
 80045da:	b085      	sub	sp, #20
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
 80045e0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80045e2:	2300      	movs	r3, #0
 80045e4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045ec:	2b01      	cmp	r3, #1
 80045ee:	d101      	bne.n	80045f4 <HAL_ADC_ConfigChannel+0x1c>
 80045f0:	2302      	movs	r3, #2
 80045f2:	e105      	b.n	8004800 <HAL_ADC_ConfigChannel+0x228>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2201      	movs	r2, #1
 80045f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	2b09      	cmp	r3, #9
 8004602:	d925      	bls.n	8004650 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	68d9      	ldr	r1, [r3, #12]
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	b29b      	uxth	r3, r3
 8004610:	461a      	mov	r2, r3
 8004612:	4613      	mov	r3, r2
 8004614:	005b      	lsls	r3, r3, #1
 8004616:	4413      	add	r3, r2
 8004618:	3b1e      	subs	r3, #30
 800461a:	2207      	movs	r2, #7
 800461c:	fa02 f303 	lsl.w	r3, r2, r3
 8004620:	43da      	mvns	r2, r3
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	400a      	ands	r2, r1
 8004628:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	68d9      	ldr	r1, [r3, #12]
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	689a      	ldr	r2, [r3, #8]
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	b29b      	uxth	r3, r3
 800463a:	4618      	mov	r0, r3
 800463c:	4603      	mov	r3, r0
 800463e:	005b      	lsls	r3, r3, #1
 8004640:	4403      	add	r3, r0
 8004642:	3b1e      	subs	r3, #30
 8004644:	409a      	lsls	r2, r3
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	430a      	orrs	r2, r1
 800464c:	60da      	str	r2, [r3, #12]
 800464e:	e022      	b.n	8004696 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	6919      	ldr	r1, [r3, #16]
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	b29b      	uxth	r3, r3
 800465c:	461a      	mov	r2, r3
 800465e:	4613      	mov	r3, r2
 8004660:	005b      	lsls	r3, r3, #1
 8004662:	4413      	add	r3, r2
 8004664:	2207      	movs	r2, #7
 8004666:	fa02 f303 	lsl.w	r3, r2, r3
 800466a:	43da      	mvns	r2, r3
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	400a      	ands	r2, r1
 8004672:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	6919      	ldr	r1, [r3, #16]
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	689a      	ldr	r2, [r3, #8]
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	b29b      	uxth	r3, r3
 8004684:	4618      	mov	r0, r3
 8004686:	4603      	mov	r3, r0
 8004688:	005b      	lsls	r3, r3, #1
 800468a:	4403      	add	r3, r0
 800468c:	409a      	lsls	r2, r3
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	430a      	orrs	r2, r1
 8004694:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	685b      	ldr	r3, [r3, #4]
 800469a:	2b06      	cmp	r3, #6
 800469c:	d824      	bhi.n	80046e8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	685a      	ldr	r2, [r3, #4]
 80046a8:	4613      	mov	r3, r2
 80046aa:	009b      	lsls	r3, r3, #2
 80046ac:	4413      	add	r3, r2
 80046ae:	3b05      	subs	r3, #5
 80046b0:	221f      	movs	r2, #31
 80046b2:	fa02 f303 	lsl.w	r3, r2, r3
 80046b6:	43da      	mvns	r2, r3
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	400a      	ands	r2, r1
 80046be:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	b29b      	uxth	r3, r3
 80046cc:	4618      	mov	r0, r3
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	685a      	ldr	r2, [r3, #4]
 80046d2:	4613      	mov	r3, r2
 80046d4:	009b      	lsls	r3, r3, #2
 80046d6:	4413      	add	r3, r2
 80046d8:	3b05      	subs	r3, #5
 80046da:	fa00 f203 	lsl.w	r2, r0, r3
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	430a      	orrs	r2, r1
 80046e4:	635a      	str	r2, [r3, #52]	; 0x34
 80046e6:	e04c      	b.n	8004782 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	2b0c      	cmp	r3, #12
 80046ee:	d824      	bhi.n	800473a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	685a      	ldr	r2, [r3, #4]
 80046fa:	4613      	mov	r3, r2
 80046fc:	009b      	lsls	r3, r3, #2
 80046fe:	4413      	add	r3, r2
 8004700:	3b23      	subs	r3, #35	; 0x23
 8004702:	221f      	movs	r2, #31
 8004704:	fa02 f303 	lsl.w	r3, r2, r3
 8004708:	43da      	mvns	r2, r3
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	400a      	ands	r2, r1
 8004710:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	b29b      	uxth	r3, r3
 800471e:	4618      	mov	r0, r3
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	685a      	ldr	r2, [r3, #4]
 8004724:	4613      	mov	r3, r2
 8004726:	009b      	lsls	r3, r3, #2
 8004728:	4413      	add	r3, r2
 800472a:	3b23      	subs	r3, #35	; 0x23
 800472c:	fa00 f203 	lsl.w	r2, r0, r3
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	430a      	orrs	r2, r1
 8004736:	631a      	str	r2, [r3, #48]	; 0x30
 8004738:	e023      	b.n	8004782 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	685a      	ldr	r2, [r3, #4]
 8004744:	4613      	mov	r3, r2
 8004746:	009b      	lsls	r3, r3, #2
 8004748:	4413      	add	r3, r2
 800474a:	3b41      	subs	r3, #65	; 0x41
 800474c:	221f      	movs	r2, #31
 800474e:	fa02 f303 	lsl.w	r3, r2, r3
 8004752:	43da      	mvns	r2, r3
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	400a      	ands	r2, r1
 800475a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	b29b      	uxth	r3, r3
 8004768:	4618      	mov	r0, r3
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	685a      	ldr	r2, [r3, #4]
 800476e:	4613      	mov	r3, r2
 8004770:	009b      	lsls	r3, r3, #2
 8004772:	4413      	add	r3, r2
 8004774:	3b41      	subs	r3, #65	; 0x41
 8004776:	fa00 f203 	lsl.w	r2, r0, r3
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	430a      	orrs	r2, r1
 8004780:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004782:	4b22      	ldr	r3, [pc, #136]	; (800480c <HAL_ADC_ConfigChannel+0x234>)
 8004784:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4a21      	ldr	r2, [pc, #132]	; (8004810 <HAL_ADC_ConfigChannel+0x238>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d109      	bne.n	80047a4 <HAL_ADC_ConfigChannel+0x1cc>
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	2b12      	cmp	r3, #18
 8004796:	d105      	bne.n	80047a4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a19      	ldr	r2, [pc, #100]	; (8004810 <HAL_ADC_ConfigChannel+0x238>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d123      	bne.n	80047f6 <HAL_ADC_ConfigChannel+0x21e>
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	2b10      	cmp	r3, #16
 80047b4:	d003      	beq.n	80047be <HAL_ADC_ConfigChannel+0x1e6>
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	2b11      	cmp	r3, #17
 80047bc:	d11b      	bne.n	80047f6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	2b10      	cmp	r3, #16
 80047d0:	d111      	bne.n	80047f6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80047d2:	4b10      	ldr	r3, [pc, #64]	; (8004814 <HAL_ADC_ConfigChannel+0x23c>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	4a10      	ldr	r2, [pc, #64]	; (8004818 <HAL_ADC_ConfigChannel+0x240>)
 80047d8:	fba2 2303 	umull	r2, r3, r2, r3
 80047dc:	0c9a      	lsrs	r2, r3, #18
 80047de:	4613      	mov	r3, r2
 80047e0:	009b      	lsls	r3, r3, #2
 80047e2:	4413      	add	r3, r2
 80047e4:	005b      	lsls	r3, r3, #1
 80047e6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80047e8:	e002      	b.n	80047f0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80047ea:	68bb      	ldr	r3, [r7, #8]
 80047ec:	3b01      	subs	r3, #1
 80047ee:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80047f0:	68bb      	ldr	r3, [r7, #8]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d1f9      	bne.n	80047ea <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	2200      	movs	r2, #0
 80047fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80047fe:	2300      	movs	r3, #0
}
 8004800:	4618      	mov	r0, r3
 8004802:	3714      	adds	r7, #20
 8004804:	46bd      	mov	sp, r7
 8004806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480a:	4770      	bx	lr
 800480c:	40012300 	.word	0x40012300
 8004810:	40012000 	.word	0x40012000
 8004814:	20000004 	.word	0x20000004
 8004818:	431bde83 	.word	0x431bde83

0800481c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800481c:	b480      	push	{r7}
 800481e:	b085      	sub	sp, #20
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004824:	4b79      	ldr	r3, [pc, #484]	; (8004a0c <ADC_Init+0x1f0>)
 8004826:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	685a      	ldr	r2, [r3, #4]
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	431a      	orrs	r2, r3
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	685a      	ldr	r2, [r3, #4]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004850:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	6859      	ldr	r1, [r3, #4]
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	691b      	ldr	r3, [r3, #16]
 800485c:	021a      	lsls	r2, r3, #8
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	430a      	orrs	r2, r1
 8004864:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	685a      	ldr	r2, [r3, #4]
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004874:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	6859      	ldr	r1, [r3, #4]
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	689a      	ldr	r2, [r3, #8]
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	430a      	orrs	r2, r1
 8004886:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	689a      	ldr	r2, [r3, #8]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004896:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	6899      	ldr	r1, [r3, #8]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	68da      	ldr	r2, [r3, #12]
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	430a      	orrs	r2, r1
 80048a8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048ae:	4a58      	ldr	r2, [pc, #352]	; (8004a10 <ADC_Init+0x1f4>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d022      	beq.n	80048fa <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	689a      	ldr	r2, [r3, #8]
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80048c2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	6899      	ldr	r1, [r3, #8]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	430a      	orrs	r2, r1
 80048d4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	689a      	ldr	r2, [r3, #8]
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80048e4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	6899      	ldr	r1, [r3, #8]
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	430a      	orrs	r2, r1
 80048f6:	609a      	str	r2, [r3, #8]
 80048f8:	e00f      	b.n	800491a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	689a      	ldr	r2, [r3, #8]
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004908:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	689a      	ldr	r2, [r3, #8]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004918:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	689a      	ldr	r2, [r3, #8]
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f022 0202 	bic.w	r2, r2, #2
 8004928:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	6899      	ldr	r1, [r3, #8]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	7e1b      	ldrb	r3, [r3, #24]
 8004934:	005a      	lsls	r2, r3, #1
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	430a      	orrs	r2, r1
 800493c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d01b      	beq.n	8004980 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	685a      	ldr	r2, [r3, #4]
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004956:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	685a      	ldr	r2, [r3, #4]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004966:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	6859      	ldr	r1, [r3, #4]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004972:	3b01      	subs	r3, #1
 8004974:	035a      	lsls	r2, r3, #13
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	430a      	orrs	r2, r1
 800497c:	605a      	str	r2, [r3, #4]
 800497e:	e007      	b.n	8004990 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	685a      	ldr	r2, [r3, #4]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800498e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800499e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	69db      	ldr	r3, [r3, #28]
 80049aa:	3b01      	subs	r3, #1
 80049ac:	051a      	lsls	r2, r3, #20
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	430a      	orrs	r2, r1
 80049b4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	689a      	ldr	r2, [r3, #8]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80049c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	6899      	ldr	r1, [r3, #8]
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80049d2:	025a      	lsls	r2, r3, #9
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	430a      	orrs	r2, r1
 80049da:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	689a      	ldr	r2, [r3, #8]
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80049ea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	6899      	ldr	r1, [r3, #8]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	695b      	ldr	r3, [r3, #20]
 80049f6:	029a      	lsls	r2, r3, #10
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	430a      	orrs	r2, r1
 80049fe:	609a      	str	r2, [r3, #8]
}
 8004a00:	bf00      	nop
 8004a02:	3714      	adds	r7, #20
 8004a04:	46bd      	mov	sp, r7
 8004a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0a:	4770      	bx	lr
 8004a0c:	40012300 	.word	0x40012300
 8004a10:	0f000001 	.word	0x0f000001

08004a14 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004a14:	b480      	push	{r7}
 8004a16:	b083      	sub	sp, #12
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8004a1c:	bf00      	nop
 8004a1e:	370c      	adds	r7, #12
 8004a20:	46bd      	mov	sp, r7
 8004a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a26:	4770      	bx	lr

08004a28 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b084      	sub	sp, #16
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d101      	bne.n	8004a3a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8004a36:	2301      	movs	r3, #1
 8004a38:	e0ed      	b.n	8004c16 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004a40:	b2db      	uxtb	r3, r3
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d102      	bne.n	8004a4c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8004a46:	6878      	ldr	r0, [r7, #4]
 8004a48:	f7fe ff24 	bl	8003894 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	681a      	ldr	r2, [r3, #0]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f022 0202 	bic.w	r2, r2, #2
 8004a5a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004a5c:	f7ff fab6 	bl	8003fcc <HAL_GetTick>
 8004a60:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004a62:	e012      	b.n	8004a8a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004a64:	f7ff fab2 	bl	8003fcc <HAL_GetTick>
 8004a68:	4602      	mov	r2, r0
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	1ad3      	subs	r3, r2, r3
 8004a6e:	2b0a      	cmp	r3, #10
 8004a70:	d90b      	bls.n	8004a8a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a76:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2205      	movs	r2, #5
 8004a82:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004a86:	2301      	movs	r3, #1
 8004a88:	e0c5      	b.n	8004c16 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	f003 0302 	and.w	r3, r3, #2
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d1e5      	bne.n	8004a64 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	681a      	ldr	r2, [r3, #0]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f042 0201 	orr.w	r2, r2, #1
 8004aa6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004aa8:	f7ff fa90 	bl	8003fcc <HAL_GetTick>
 8004aac:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004aae:	e012      	b.n	8004ad6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004ab0:	f7ff fa8c 	bl	8003fcc <HAL_GetTick>
 8004ab4:	4602      	mov	r2, r0
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	1ad3      	subs	r3, r2, r3
 8004aba:	2b0a      	cmp	r3, #10
 8004abc:	d90b      	bls.n	8004ad6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ac2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2205      	movs	r2, #5
 8004ace:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	e09f      	b.n	8004c16 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	f003 0301 	and.w	r3, r3, #1
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d0e5      	beq.n	8004ab0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	7e1b      	ldrb	r3, [r3, #24]
 8004ae8:	2b01      	cmp	r3, #1
 8004aea:	d108      	bne.n	8004afe <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	681a      	ldr	r2, [r3, #0]
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004afa:	601a      	str	r2, [r3, #0]
 8004afc:	e007      	b.n	8004b0e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	681a      	ldr	r2, [r3, #0]
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004b0c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	7e5b      	ldrb	r3, [r3, #25]
 8004b12:	2b01      	cmp	r3, #1
 8004b14:	d108      	bne.n	8004b28 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	681a      	ldr	r2, [r3, #0]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004b24:	601a      	str	r2, [r3, #0]
 8004b26:	e007      	b.n	8004b38 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	681a      	ldr	r2, [r3, #0]
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b36:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	7e9b      	ldrb	r3, [r3, #26]
 8004b3c:	2b01      	cmp	r3, #1
 8004b3e:	d108      	bne.n	8004b52 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	681a      	ldr	r2, [r3, #0]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f042 0220 	orr.w	r2, r2, #32
 8004b4e:	601a      	str	r2, [r3, #0]
 8004b50:	e007      	b.n	8004b62 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	681a      	ldr	r2, [r3, #0]
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f022 0220 	bic.w	r2, r2, #32
 8004b60:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	7edb      	ldrb	r3, [r3, #27]
 8004b66:	2b01      	cmp	r3, #1
 8004b68:	d108      	bne.n	8004b7c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	681a      	ldr	r2, [r3, #0]
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f022 0210 	bic.w	r2, r2, #16
 8004b78:	601a      	str	r2, [r3, #0]
 8004b7a:	e007      	b.n	8004b8c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	681a      	ldr	r2, [r3, #0]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f042 0210 	orr.w	r2, r2, #16
 8004b8a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	7f1b      	ldrb	r3, [r3, #28]
 8004b90:	2b01      	cmp	r3, #1
 8004b92:	d108      	bne.n	8004ba6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	681a      	ldr	r2, [r3, #0]
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f042 0208 	orr.w	r2, r2, #8
 8004ba2:	601a      	str	r2, [r3, #0]
 8004ba4:	e007      	b.n	8004bb6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	681a      	ldr	r2, [r3, #0]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f022 0208 	bic.w	r2, r2, #8
 8004bb4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	7f5b      	ldrb	r3, [r3, #29]
 8004bba:	2b01      	cmp	r3, #1
 8004bbc:	d108      	bne.n	8004bd0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	681a      	ldr	r2, [r3, #0]
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f042 0204 	orr.w	r2, r2, #4
 8004bcc:	601a      	str	r2, [r3, #0]
 8004bce:	e007      	b.n	8004be0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	681a      	ldr	r2, [r3, #0]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f022 0204 	bic.w	r2, r2, #4
 8004bde:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	689a      	ldr	r2, [r3, #8]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	68db      	ldr	r3, [r3, #12]
 8004be8:	431a      	orrs	r2, r3
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	691b      	ldr	r3, [r3, #16]
 8004bee:	431a      	orrs	r2, r3
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	695b      	ldr	r3, [r3, #20]
 8004bf4:	ea42 0103 	orr.w	r1, r2, r3
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	685b      	ldr	r3, [r3, #4]
 8004bfc:	1e5a      	subs	r2, r3, #1
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	430a      	orrs	r2, r1
 8004c04:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2201      	movs	r2, #1
 8004c10:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8004c14:	2300      	movs	r3, #0
}
 8004c16:	4618      	mov	r0, r3
 8004c18:	3710      	adds	r7, #16
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}
	...

08004c20 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8004c20:	b480      	push	{r7}
 8004c22:	b087      	sub	sp, #28
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
 8004c28:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004c36:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8004c38:	7cfb      	ldrb	r3, [r7, #19]
 8004c3a:	2b01      	cmp	r3, #1
 8004c3c:	d003      	beq.n	8004c46 <HAL_CAN_ConfigFilter+0x26>
 8004c3e:	7cfb      	ldrb	r3, [r7, #19]
 8004c40:	2b02      	cmp	r3, #2
 8004c42:	f040 80be 	bne.w	8004dc2 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8004c46:	4b65      	ldr	r3, [pc, #404]	; (8004ddc <HAL_CAN_ConfigFilter+0x1bc>)
 8004c48:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004c4a:	697b      	ldr	r3, [r7, #20]
 8004c4c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004c50:	f043 0201 	orr.w	r2, r3, #1
 8004c54:	697b      	ldr	r3, [r7, #20]
 8004c56:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8004c5a:	697b      	ldr	r3, [r7, #20]
 8004c5c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004c60:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8004c64:	697b      	ldr	r3, [r7, #20]
 8004c66:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8004c6a:	697b      	ldr	r3, [r7, #20]
 8004c6c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c74:	021b      	lsls	r3, r3, #8
 8004c76:	431a      	orrs	r2, r3
 8004c78:	697b      	ldr	r3, [r7, #20]
 8004c7a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	695b      	ldr	r3, [r3, #20]
 8004c82:	f003 031f 	and.w	r3, r3, #31
 8004c86:	2201      	movs	r2, #1
 8004c88:	fa02 f303 	lsl.w	r3, r2, r3
 8004c8c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8004c8e:	697b      	ldr	r3, [r7, #20]
 8004c90:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	43db      	mvns	r3, r3
 8004c98:	401a      	ands	r2, r3
 8004c9a:	697b      	ldr	r3, [r7, #20]
 8004c9c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	69db      	ldr	r3, [r3, #28]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d123      	bne.n	8004cf0 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8004ca8:	697b      	ldr	r3, [r7, #20]
 8004caa:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	43db      	mvns	r3, r3
 8004cb2:	401a      	ands	r2, r3
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	68db      	ldr	r3, [r3, #12]
 8004cbe:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	685b      	ldr	r3, [r3, #4]
 8004cc4:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004cc6:	683a      	ldr	r2, [r7, #0]
 8004cc8:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004cca:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	3248      	adds	r2, #72	; 0x48
 8004cd0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	689b      	ldr	r3, [r3, #8]
 8004cd8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004ce4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004ce6:	6979      	ldr	r1, [r7, #20]
 8004ce8:	3348      	adds	r3, #72	; 0x48
 8004cea:	00db      	lsls	r3, r3, #3
 8004cec:	440b      	add	r3, r1
 8004cee:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	69db      	ldr	r3, [r3, #28]
 8004cf4:	2b01      	cmp	r3, #1
 8004cf6:	d122      	bne.n	8004d3e <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8004cf8:	697b      	ldr	r3, [r7, #20]
 8004cfa:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	431a      	orrs	r2, r3
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004d14:	683a      	ldr	r2, [r7, #0]
 8004d16:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004d18:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004d1a:	697b      	ldr	r3, [r7, #20]
 8004d1c:	3248      	adds	r2, #72	; 0x48
 8004d1e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	689b      	ldr	r3, [r3, #8]
 8004d26:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	68db      	ldr	r3, [r3, #12]
 8004d2c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004d32:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004d34:	6979      	ldr	r1, [r7, #20]
 8004d36:	3348      	adds	r3, #72	; 0x48
 8004d38:	00db      	lsls	r3, r3, #3
 8004d3a:	440b      	add	r3, r1
 8004d3c:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	699b      	ldr	r3, [r3, #24]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d109      	bne.n	8004d5a <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	43db      	mvns	r3, r3
 8004d50:	401a      	ands	r2, r3
 8004d52:	697b      	ldr	r3, [r7, #20]
 8004d54:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8004d58:	e007      	b.n	8004d6a <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8004d5a:	697b      	ldr	r3, [r7, #20]
 8004d5c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	431a      	orrs	r2, r3
 8004d64:	697b      	ldr	r3, [r7, #20]
 8004d66:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	691b      	ldr	r3, [r3, #16]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d109      	bne.n	8004d86 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	43db      	mvns	r3, r3
 8004d7c:	401a      	ands	r2, r3
 8004d7e:	697b      	ldr	r3, [r7, #20]
 8004d80:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8004d84:	e007      	b.n	8004d96 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8004d86:	697b      	ldr	r3, [r7, #20]
 8004d88:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	431a      	orrs	r2, r3
 8004d90:	697b      	ldr	r3, [r7, #20]
 8004d92:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	6a1b      	ldr	r3, [r3, #32]
 8004d9a:	2b01      	cmp	r3, #1
 8004d9c:	d107      	bne.n	8004dae <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8004d9e:	697b      	ldr	r3, [r7, #20]
 8004da0:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	431a      	orrs	r2, r3
 8004da8:	697b      	ldr	r3, [r7, #20]
 8004daa:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004dae:	697b      	ldr	r3, [r7, #20]
 8004db0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004db4:	f023 0201 	bic.w	r2, r3, #1
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	e006      	b.n	8004dd0 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dc6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004dce:	2301      	movs	r3, #1
  }
}
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	371c      	adds	r7, #28
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dda:	4770      	bx	lr
 8004ddc:	40006400 	.word	0x40006400

08004de0 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b084      	sub	sp, #16
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004dee:	b2db      	uxtb	r3, r3
 8004df0:	2b01      	cmp	r3, #1
 8004df2:	d12e      	bne.n	8004e52 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2202      	movs	r2, #2
 8004df8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	681a      	ldr	r2, [r3, #0]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f022 0201 	bic.w	r2, r2, #1
 8004e0a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004e0c:	f7ff f8de 	bl	8003fcc <HAL_GetTick>
 8004e10:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004e12:	e012      	b.n	8004e3a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004e14:	f7ff f8da 	bl	8003fcc <HAL_GetTick>
 8004e18:	4602      	mov	r2, r0
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	1ad3      	subs	r3, r2, r3
 8004e1e:	2b0a      	cmp	r3, #10
 8004e20:	d90b      	bls.n	8004e3a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e26:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2205      	movs	r2, #5
 8004e32:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8004e36:	2301      	movs	r3, #1
 8004e38:	e012      	b.n	8004e60 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	685b      	ldr	r3, [r3, #4]
 8004e40:	f003 0301 	and.w	r3, r3, #1
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d1e5      	bne.n	8004e14 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8004e4e:	2300      	movs	r3, #0
 8004e50:	e006      	b.n	8004e60 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e56:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004e5e:	2301      	movs	r3, #1
  }
}
 8004e60:	4618      	mov	r0, r3
 8004e62:	3710      	adds	r7, #16
 8004e64:	46bd      	mov	sp, r7
 8004e66:	bd80      	pop	{r7, pc}

08004e68 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b089      	sub	sp, #36	; 0x24
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	60f8      	str	r0, [r7, #12]
 8004e70:	60b9      	str	r1, [r7, #8]
 8004e72:	607a      	str	r2, [r7, #4]
 8004e74:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004e7c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	689b      	ldr	r3, [r3, #8]
 8004e84:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8004e86:	7ffb      	ldrb	r3, [r7, #31]
 8004e88:	2b01      	cmp	r3, #1
 8004e8a:	d003      	beq.n	8004e94 <HAL_CAN_AddTxMessage+0x2c>
 8004e8c:	7ffb      	ldrb	r3, [r7, #31]
 8004e8e:	2b02      	cmp	r3, #2
 8004e90:	f040 80b8 	bne.w	8005004 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004e94:	69bb      	ldr	r3, [r7, #24]
 8004e96:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d10a      	bne.n	8004eb4 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004e9e:	69bb      	ldr	r3, [r7, #24]
 8004ea0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d105      	bne.n	8004eb4 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8004ea8:	69bb      	ldr	r3, [r7, #24]
 8004eaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	f000 80a0 	beq.w	8004ff4 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8004eb4:	69bb      	ldr	r3, [r7, #24]
 8004eb6:	0e1b      	lsrs	r3, r3, #24
 8004eb8:	f003 0303 	and.w	r3, r3, #3
 8004ebc:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8004ebe:	697b      	ldr	r3, [r7, #20]
 8004ec0:	2b02      	cmp	r3, #2
 8004ec2:	d907      	bls.n	8004ed4 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ec8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	e09e      	b.n	8005012 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8004ed4:	2201      	movs	r2, #1
 8004ed6:	697b      	ldr	r3, [r7, #20]
 8004ed8:	409a      	lsls	r2, r3
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8004ede:	68bb      	ldr	r3, [r7, #8]
 8004ee0:	689b      	ldr	r3, [r3, #8]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d10d      	bne.n	8004f02 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004ee6:	68bb      	ldr	r3, [r7, #8]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8004eec:	68bb      	ldr	r3, [r7, #8]
 8004eee:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004ef0:	68f9      	ldr	r1, [r7, #12]
 8004ef2:	6809      	ldr	r1, [r1, #0]
 8004ef4:	431a      	orrs	r2, r3
 8004ef6:	697b      	ldr	r3, [r7, #20]
 8004ef8:	3318      	adds	r3, #24
 8004efa:	011b      	lsls	r3, r3, #4
 8004efc:	440b      	add	r3, r1
 8004efe:	601a      	str	r2, [r3, #0]
 8004f00:	e00f      	b.n	8004f22 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004f0c:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004f12:	68f9      	ldr	r1, [r7, #12]
 8004f14:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8004f16:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	3318      	adds	r3, #24
 8004f1c:	011b      	lsls	r3, r3, #4
 8004f1e:	440b      	add	r3, r1
 8004f20:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	6819      	ldr	r1, [r3, #0]
 8004f26:	68bb      	ldr	r3, [r7, #8]
 8004f28:	691a      	ldr	r2, [r3, #16]
 8004f2a:	697b      	ldr	r3, [r7, #20]
 8004f2c:	3318      	adds	r3, #24
 8004f2e:	011b      	lsls	r3, r3, #4
 8004f30:	440b      	add	r3, r1
 8004f32:	3304      	adds	r3, #4
 8004f34:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8004f36:	68bb      	ldr	r3, [r7, #8]
 8004f38:	7d1b      	ldrb	r3, [r3, #20]
 8004f3a:	2b01      	cmp	r3, #1
 8004f3c:	d111      	bne.n	8004f62 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681a      	ldr	r2, [r3, #0]
 8004f42:	697b      	ldr	r3, [r7, #20]
 8004f44:	3318      	adds	r3, #24
 8004f46:	011b      	lsls	r3, r3, #4
 8004f48:	4413      	add	r3, r2
 8004f4a:	3304      	adds	r3, #4
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	68fa      	ldr	r2, [r7, #12]
 8004f50:	6811      	ldr	r1, [r2, #0]
 8004f52:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004f56:	697b      	ldr	r3, [r7, #20]
 8004f58:	3318      	adds	r3, #24
 8004f5a:	011b      	lsls	r3, r3, #4
 8004f5c:	440b      	add	r3, r1
 8004f5e:	3304      	adds	r3, #4
 8004f60:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	3307      	adds	r3, #7
 8004f66:	781b      	ldrb	r3, [r3, #0]
 8004f68:	061a      	lsls	r2, r3, #24
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	3306      	adds	r3, #6
 8004f6e:	781b      	ldrb	r3, [r3, #0]
 8004f70:	041b      	lsls	r3, r3, #16
 8004f72:	431a      	orrs	r2, r3
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	3305      	adds	r3, #5
 8004f78:	781b      	ldrb	r3, [r3, #0]
 8004f7a:	021b      	lsls	r3, r3, #8
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	687a      	ldr	r2, [r7, #4]
 8004f80:	3204      	adds	r2, #4
 8004f82:	7812      	ldrb	r2, [r2, #0]
 8004f84:	4610      	mov	r0, r2
 8004f86:	68fa      	ldr	r2, [r7, #12]
 8004f88:	6811      	ldr	r1, [r2, #0]
 8004f8a:	ea43 0200 	orr.w	r2, r3, r0
 8004f8e:	697b      	ldr	r3, [r7, #20]
 8004f90:	011b      	lsls	r3, r3, #4
 8004f92:	440b      	add	r3, r1
 8004f94:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8004f98:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	3303      	adds	r3, #3
 8004f9e:	781b      	ldrb	r3, [r3, #0]
 8004fa0:	061a      	lsls	r2, r3, #24
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	3302      	adds	r3, #2
 8004fa6:	781b      	ldrb	r3, [r3, #0]
 8004fa8:	041b      	lsls	r3, r3, #16
 8004faa:	431a      	orrs	r2, r3
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	3301      	adds	r3, #1
 8004fb0:	781b      	ldrb	r3, [r3, #0]
 8004fb2:	021b      	lsls	r3, r3, #8
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	687a      	ldr	r2, [r7, #4]
 8004fb8:	7812      	ldrb	r2, [r2, #0]
 8004fba:	4610      	mov	r0, r2
 8004fbc:	68fa      	ldr	r2, [r7, #12]
 8004fbe:	6811      	ldr	r1, [r2, #0]
 8004fc0:	ea43 0200 	orr.w	r2, r3, r0
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	011b      	lsls	r3, r3, #4
 8004fc8:	440b      	add	r3, r1
 8004fca:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8004fce:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681a      	ldr	r2, [r3, #0]
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	3318      	adds	r3, #24
 8004fd8:	011b      	lsls	r3, r3, #4
 8004fda:	4413      	add	r3, r2
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	68fa      	ldr	r2, [r7, #12]
 8004fe0:	6811      	ldr	r1, [r2, #0]
 8004fe2:	f043 0201 	orr.w	r2, r3, #1
 8004fe6:	697b      	ldr	r3, [r7, #20]
 8004fe8:	3318      	adds	r3, #24
 8004fea:	011b      	lsls	r3, r3, #4
 8004fec:	440b      	add	r3, r1
 8004fee:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	e00e      	b.n	8005012 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ff8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8005000:	2301      	movs	r3, #1
 8005002:	e006      	b.n	8005012 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005008:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005010:	2301      	movs	r3, #1
  }
}
 8005012:	4618      	mov	r0, r3
 8005014:	3724      	adds	r7, #36	; 0x24
 8005016:	46bd      	mov	sp, r7
 8005018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501c:	4770      	bx	lr

0800501e <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800501e:	b480      	push	{r7}
 8005020:	b087      	sub	sp, #28
 8005022:	af00      	add	r7, sp, #0
 8005024:	60f8      	str	r0, [r7, #12]
 8005026:	60b9      	str	r1, [r7, #8]
 8005028:	607a      	str	r2, [r7, #4]
 800502a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005032:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8005034:	7dfb      	ldrb	r3, [r7, #23]
 8005036:	2b01      	cmp	r3, #1
 8005038:	d003      	beq.n	8005042 <HAL_CAN_GetRxMessage+0x24>
 800503a:	7dfb      	ldrb	r3, [r7, #23]
 800503c:	2b02      	cmp	r3, #2
 800503e:	f040 80f3 	bne.w	8005228 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005042:	68bb      	ldr	r3, [r7, #8]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d10e      	bne.n	8005066 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	68db      	ldr	r3, [r3, #12]
 800504e:	f003 0303 	and.w	r3, r3, #3
 8005052:	2b00      	cmp	r3, #0
 8005054:	d116      	bne.n	8005084 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800505a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005062:	2301      	movs	r3, #1
 8005064:	e0e7      	b.n	8005236 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	691b      	ldr	r3, [r3, #16]
 800506c:	f003 0303 	and.w	r3, r3, #3
 8005070:	2b00      	cmp	r3, #0
 8005072:	d107      	bne.n	8005084 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005078:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005080:	2301      	movs	r3, #1
 8005082:	e0d8      	b.n	8005236 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681a      	ldr	r2, [r3, #0]
 8005088:	68bb      	ldr	r3, [r7, #8]
 800508a:	331b      	adds	r3, #27
 800508c:	011b      	lsls	r3, r3, #4
 800508e:	4413      	add	r3, r2
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f003 0204 	and.w	r2, r3, #4
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	689b      	ldr	r3, [r3, #8]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d10c      	bne.n	80050bc <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681a      	ldr	r2, [r3, #0]
 80050a6:	68bb      	ldr	r3, [r7, #8]
 80050a8:	331b      	adds	r3, #27
 80050aa:	011b      	lsls	r3, r3, #4
 80050ac:	4413      	add	r3, r2
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	0d5b      	lsrs	r3, r3, #21
 80050b2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	601a      	str	r2, [r3, #0]
 80050ba:	e00b      	b.n	80050d4 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681a      	ldr	r2, [r3, #0]
 80050c0:	68bb      	ldr	r3, [r7, #8]
 80050c2:	331b      	adds	r3, #27
 80050c4:	011b      	lsls	r3, r3, #4
 80050c6:	4413      	add	r3, r2
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	08db      	lsrs	r3, r3, #3
 80050cc:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	68bb      	ldr	r3, [r7, #8]
 80050da:	331b      	adds	r3, #27
 80050dc:	011b      	lsls	r3, r3, #4
 80050de:	4413      	add	r3, r2
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f003 0202 	and.w	r2, r3, #2
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681a      	ldr	r2, [r3, #0]
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	331b      	adds	r3, #27
 80050f2:	011b      	lsls	r3, r3, #4
 80050f4:	4413      	add	r3, r2
 80050f6:	3304      	adds	r3, #4
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f003 020f 	and.w	r2, r3, #15
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681a      	ldr	r2, [r3, #0]
 8005106:	68bb      	ldr	r3, [r7, #8]
 8005108:	331b      	adds	r3, #27
 800510a:	011b      	lsls	r3, r3, #4
 800510c:	4413      	add	r3, r2
 800510e:	3304      	adds	r3, #4
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	0a1b      	lsrs	r3, r3, #8
 8005114:	b2da      	uxtb	r2, r3
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681a      	ldr	r2, [r3, #0]
 800511e:	68bb      	ldr	r3, [r7, #8]
 8005120:	331b      	adds	r3, #27
 8005122:	011b      	lsls	r3, r3, #4
 8005124:	4413      	add	r3, r2
 8005126:	3304      	adds	r3, #4
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	0c1b      	lsrs	r3, r3, #16
 800512c:	b29a      	uxth	r2, r3
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681a      	ldr	r2, [r3, #0]
 8005136:	68bb      	ldr	r3, [r7, #8]
 8005138:	011b      	lsls	r3, r3, #4
 800513a:	4413      	add	r3, r2
 800513c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	b2da      	uxtb	r2, r3
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681a      	ldr	r2, [r3, #0]
 800514c:	68bb      	ldr	r3, [r7, #8]
 800514e:	011b      	lsls	r3, r3, #4
 8005150:	4413      	add	r3, r2
 8005152:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	0a1a      	lsrs	r2, r3, #8
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	3301      	adds	r3, #1
 800515e:	b2d2      	uxtb	r2, r2
 8005160:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681a      	ldr	r2, [r3, #0]
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	011b      	lsls	r3, r3, #4
 800516a:	4413      	add	r3, r2
 800516c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	0c1a      	lsrs	r2, r3, #16
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	3302      	adds	r3, #2
 8005178:	b2d2      	uxtb	r2, r2
 800517a:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681a      	ldr	r2, [r3, #0]
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	011b      	lsls	r3, r3, #4
 8005184:	4413      	add	r3, r2
 8005186:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	0e1a      	lsrs	r2, r3, #24
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	3303      	adds	r3, #3
 8005192:	b2d2      	uxtb	r2, r2
 8005194:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681a      	ldr	r2, [r3, #0]
 800519a:	68bb      	ldr	r3, [r7, #8]
 800519c:	011b      	lsls	r3, r3, #4
 800519e:	4413      	add	r3, r2
 80051a0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80051a4:	681a      	ldr	r2, [r3, #0]
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	3304      	adds	r3, #4
 80051aa:	b2d2      	uxtb	r2, r2
 80051ac:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681a      	ldr	r2, [r3, #0]
 80051b2:	68bb      	ldr	r3, [r7, #8]
 80051b4:	011b      	lsls	r3, r3, #4
 80051b6:	4413      	add	r3, r2
 80051b8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	0a1a      	lsrs	r2, r3, #8
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	3305      	adds	r3, #5
 80051c4:	b2d2      	uxtb	r2, r2
 80051c6:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681a      	ldr	r2, [r3, #0]
 80051cc:	68bb      	ldr	r3, [r7, #8]
 80051ce:	011b      	lsls	r3, r3, #4
 80051d0:	4413      	add	r3, r2
 80051d2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	0c1a      	lsrs	r2, r3, #16
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	3306      	adds	r3, #6
 80051de:	b2d2      	uxtb	r2, r2
 80051e0:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681a      	ldr	r2, [r3, #0]
 80051e6:	68bb      	ldr	r3, [r7, #8]
 80051e8:	011b      	lsls	r3, r3, #4
 80051ea:	4413      	add	r3, r2
 80051ec:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	0e1a      	lsrs	r2, r3, #24
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	3307      	adds	r3, #7
 80051f8:	b2d2      	uxtb	r2, r2
 80051fa:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80051fc:	68bb      	ldr	r3, [r7, #8]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d108      	bne.n	8005214 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	68da      	ldr	r2, [r3, #12]
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f042 0220 	orr.w	r2, r2, #32
 8005210:	60da      	str	r2, [r3, #12]
 8005212:	e007      	b.n	8005224 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	691a      	ldr	r2, [r3, #16]
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f042 0220 	orr.w	r2, r2, #32
 8005222:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8005224:	2300      	movs	r3, #0
 8005226:	e006      	b.n	8005236 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800522c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005234:	2301      	movs	r3, #1
  }
}
 8005236:	4618      	mov	r0, r3
 8005238:	371c      	adds	r7, #28
 800523a:	46bd      	mov	sp, r7
 800523c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005240:	4770      	bx	lr

08005242 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8005242:	b480      	push	{r7}
 8005244:	b085      	sub	sp, #20
 8005246:	af00      	add	r7, sp, #0
 8005248:	6078      	str	r0, [r7, #4]
 800524a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005252:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8005254:	7bfb      	ldrb	r3, [r7, #15]
 8005256:	2b01      	cmp	r3, #1
 8005258:	d002      	beq.n	8005260 <HAL_CAN_ActivateNotification+0x1e>
 800525a:	7bfb      	ldrb	r3, [r7, #15]
 800525c:	2b02      	cmp	r3, #2
 800525e:	d109      	bne.n	8005274 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	6959      	ldr	r1, [r3, #20]
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	683a      	ldr	r2, [r7, #0]
 800526c:	430a      	orrs	r2, r1
 800526e:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8005270:	2300      	movs	r3, #0
 8005272:	e006      	b.n	8005282 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005278:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005280:	2301      	movs	r3, #1
  }
}
 8005282:	4618      	mov	r0, r3
 8005284:	3714      	adds	r7, #20
 8005286:	46bd      	mov	sp, r7
 8005288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528c:	4770      	bx	lr

0800528e <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800528e:	b580      	push	{r7, lr}
 8005290:	b08a      	sub	sp, #40	; 0x28
 8005292:	af00      	add	r7, sp, #0
 8005294:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8005296:	2300      	movs	r3, #0
 8005298:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	695b      	ldr	r3, [r3, #20]
 80052a0:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	685b      	ldr	r3, [r3, #4]
 80052a8:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	689b      	ldr	r3, [r3, #8]
 80052b0:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	68db      	ldr	r3, [r3, #12]
 80052b8:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	691b      	ldr	r3, [r3, #16]
 80052c0:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	699b      	ldr	r3, [r3, #24]
 80052c8:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80052ca:	6a3b      	ldr	r3, [r7, #32]
 80052cc:	f003 0301 	and.w	r3, r3, #1
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d07c      	beq.n	80053ce <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80052d4:	69bb      	ldr	r3, [r7, #24]
 80052d6:	f003 0301 	and.w	r3, r3, #1
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d023      	beq.n	8005326 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	2201      	movs	r2, #1
 80052e4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80052e6:	69bb      	ldr	r3, [r7, #24]
 80052e8:	f003 0302 	and.w	r3, r3, #2
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d003      	beq.n	80052f8 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80052f0:	6878      	ldr	r0, [r7, #4]
 80052f2:	f000 f97d 	bl	80055f0 <HAL_CAN_TxMailbox0CompleteCallback>
 80052f6:	e016      	b.n	8005326 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80052f8:	69bb      	ldr	r3, [r7, #24]
 80052fa:	f003 0304 	and.w	r3, r3, #4
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d004      	beq.n	800530c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8005302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005304:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005308:	627b      	str	r3, [r7, #36]	; 0x24
 800530a:	e00c      	b.n	8005326 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800530c:	69bb      	ldr	r3, [r7, #24]
 800530e:	f003 0308 	and.w	r3, r3, #8
 8005312:	2b00      	cmp	r3, #0
 8005314:	d004      	beq.n	8005320 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8005316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005318:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800531c:	627b      	str	r3, [r7, #36]	; 0x24
 800531e:	e002      	b.n	8005326 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8005320:	6878      	ldr	r0, [r7, #4]
 8005322:	f000 f983 	bl	800562c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8005326:	69bb      	ldr	r3, [r7, #24]
 8005328:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800532c:	2b00      	cmp	r3, #0
 800532e:	d024      	beq.n	800537a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005338:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800533a:	69bb      	ldr	r3, [r7, #24]
 800533c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005340:	2b00      	cmp	r3, #0
 8005342:	d003      	beq.n	800534c <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8005344:	6878      	ldr	r0, [r7, #4]
 8005346:	f000 f95d 	bl	8005604 <HAL_CAN_TxMailbox1CompleteCallback>
 800534a:	e016      	b.n	800537a <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800534c:	69bb      	ldr	r3, [r7, #24]
 800534e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005352:	2b00      	cmp	r3, #0
 8005354:	d004      	beq.n	8005360 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8005356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005358:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800535c:	627b      	str	r3, [r7, #36]	; 0x24
 800535e:	e00c      	b.n	800537a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8005360:	69bb      	ldr	r3, [r7, #24]
 8005362:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005366:	2b00      	cmp	r3, #0
 8005368:	d004      	beq.n	8005374 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800536a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800536c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005370:	627b      	str	r3, [r7, #36]	; 0x24
 8005372:	e002      	b.n	800537a <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8005374:	6878      	ldr	r0, [r7, #4]
 8005376:	f000 f963 	bl	8005640 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800537a:	69bb      	ldr	r3, [r7, #24]
 800537c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005380:	2b00      	cmp	r3, #0
 8005382:	d024      	beq.n	80053ce <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800538c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800538e:	69bb      	ldr	r3, [r7, #24]
 8005390:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005394:	2b00      	cmp	r3, #0
 8005396:	d003      	beq.n	80053a0 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8005398:	6878      	ldr	r0, [r7, #4]
 800539a:	f000 f93d 	bl	8005618 <HAL_CAN_TxMailbox2CompleteCallback>
 800539e:	e016      	b.n	80053ce <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80053a0:	69bb      	ldr	r3, [r7, #24]
 80053a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d004      	beq.n	80053b4 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80053aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80053b0:	627b      	str	r3, [r7, #36]	; 0x24
 80053b2:	e00c      	b.n	80053ce <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80053b4:	69bb      	ldr	r3, [r7, #24]
 80053b6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d004      	beq.n	80053c8 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80053be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80053c4:	627b      	str	r3, [r7, #36]	; 0x24
 80053c6:	e002      	b.n	80053ce <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80053c8:	6878      	ldr	r0, [r7, #4]
 80053ca:	f000 f943 	bl	8005654 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80053ce:	6a3b      	ldr	r3, [r7, #32]
 80053d0:	f003 0308 	and.w	r3, r3, #8
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d00c      	beq.n	80053f2 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80053d8:	697b      	ldr	r3, [r7, #20]
 80053da:	f003 0310 	and.w	r3, r3, #16
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d007      	beq.n	80053f2 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80053e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053e4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80053e8:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	2210      	movs	r2, #16
 80053f0:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80053f2:	6a3b      	ldr	r3, [r7, #32]
 80053f4:	f003 0304 	and.w	r3, r3, #4
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d00b      	beq.n	8005414 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80053fc:	697b      	ldr	r3, [r7, #20]
 80053fe:	f003 0308 	and.w	r3, r3, #8
 8005402:	2b00      	cmp	r3, #0
 8005404:	d006      	beq.n	8005414 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	2208      	movs	r2, #8
 800540c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800540e:	6878      	ldr	r0, [r7, #4]
 8005410:	f000 f92a 	bl	8005668 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8005414:	6a3b      	ldr	r3, [r7, #32]
 8005416:	f003 0302 	and.w	r3, r3, #2
 800541a:	2b00      	cmp	r3, #0
 800541c:	d009      	beq.n	8005432 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	68db      	ldr	r3, [r3, #12]
 8005424:	f003 0303 	and.w	r3, r3, #3
 8005428:	2b00      	cmp	r3, #0
 800542a:	d002      	beq.n	8005432 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800542c:	6878      	ldr	r0, [r7, #4]
 800542e:	f7fb fd33 	bl	8000e98 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8005432:	6a3b      	ldr	r3, [r7, #32]
 8005434:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005438:	2b00      	cmp	r3, #0
 800543a:	d00c      	beq.n	8005456 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800543c:	693b      	ldr	r3, [r7, #16]
 800543e:	f003 0310 	and.w	r3, r3, #16
 8005442:	2b00      	cmp	r3, #0
 8005444:	d007      	beq.n	8005456 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8005446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005448:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800544c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	2210      	movs	r2, #16
 8005454:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8005456:	6a3b      	ldr	r3, [r7, #32]
 8005458:	f003 0320 	and.w	r3, r3, #32
 800545c:	2b00      	cmp	r3, #0
 800545e:	d00b      	beq.n	8005478 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8005460:	693b      	ldr	r3, [r7, #16]
 8005462:	f003 0308 	and.w	r3, r3, #8
 8005466:	2b00      	cmp	r3, #0
 8005468:	d006      	beq.n	8005478 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	2208      	movs	r2, #8
 8005470:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8005472:	6878      	ldr	r0, [r7, #4]
 8005474:	f000 f90c 	bl	8005690 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8005478:	6a3b      	ldr	r3, [r7, #32]
 800547a:	f003 0310 	and.w	r3, r3, #16
 800547e:	2b00      	cmp	r3, #0
 8005480:	d009      	beq.n	8005496 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	691b      	ldr	r3, [r3, #16]
 8005488:	f003 0303 	and.w	r3, r3, #3
 800548c:	2b00      	cmp	r3, #0
 800548e:	d002      	beq.n	8005496 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8005490:	6878      	ldr	r0, [r7, #4]
 8005492:	f000 f8f3 	bl	800567c <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8005496:	6a3b      	ldr	r3, [r7, #32]
 8005498:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800549c:	2b00      	cmp	r3, #0
 800549e:	d00b      	beq.n	80054b8 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80054a0:	69fb      	ldr	r3, [r7, #28]
 80054a2:	f003 0310 	and.w	r3, r3, #16
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d006      	beq.n	80054b8 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	2210      	movs	r2, #16
 80054b0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80054b2:	6878      	ldr	r0, [r7, #4]
 80054b4:	f000 f8f6 	bl	80056a4 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80054b8:	6a3b      	ldr	r3, [r7, #32]
 80054ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d00b      	beq.n	80054da <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80054c2:	69fb      	ldr	r3, [r7, #28]
 80054c4:	f003 0308 	and.w	r3, r3, #8
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d006      	beq.n	80054da <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	2208      	movs	r2, #8
 80054d2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80054d4:	6878      	ldr	r0, [r7, #4]
 80054d6:	f000 f8ef 	bl	80056b8 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80054da:	6a3b      	ldr	r3, [r7, #32]
 80054dc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d075      	beq.n	80055d0 <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80054e4:	69fb      	ldr	r3, [r7, #28]
 80054e6:	f003 0304 	and.w	r3, r3, #4
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d06c      	beq.n	80055c8 <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80054ee:	6a3b      	ldr	r3, [r7, #32]
 80054f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d008      	beq.n	800550a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d003      	beq.n	800550a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8005502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005504:	f043 0301 	orr.w	r3, r3, #1
 8005508:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800550a:	6a3b      	ldr	r3, [r7, #32]
 800550c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005510:	2b00      	cmp	r3, #0
 8005512:	d008      	beq.n	8005526 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800551a:	2b00      	cmp	r3, #0
 800551c:	d003      	beq.n	8005526 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800551e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005520:	f043 0302 	orr.w	r3, r3, #2
 8005524:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005526:	6a3b      	ldr	r3, [r7, #32]
 8005528:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800552c:	2b00      	cmp	r3, #0
 800552e:	d008      	beq.n	8005542 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005536:	2b00      	cmp	r3, #0
 8005538:	d003      	beq.n	8005542 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800553a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800553c:	f043 0304 	orr.w	r3, r3, #4
 8005540:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8005542:	6a3b      	ldr	r3, [r7, #32]
 8005544:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005548:	2b00      	cmp	r3, #0
 800554a:	d03d      	beq.n	80055c8 <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8005552:	2b00      	cmp	r3, #0
 8005554:	d038      	beq.n	80055c8 <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800555c:	2b30      	cmp	r3, #48	; 0x30
 800555e:	d017      	beq.n	8005590 <HAL_CAN_IRQHandler+0x302>
 8005560:	2b30      	cmp	r3, #48	; 0x30
 8005562:	d804      	bhi.n	800556e <HAL_CAN_IRQHandler+0x2e0>
 8005564:	2b10      	cmp	r3, #16
 8005566:	d009      	beq.n	800557c <HAL_CAN_IRQHandler+0x2ee>
 8005568:	2b20      	cmp	r3, #32
 800556a:	d00c      	beq.n	8005586 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800556c:	e024      	b.n	80055b8 <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 800556e:	2b50      	cmp	r3, #80	; 0x50
 8005570:	d018      	beq.n	80055a4 <HAL_CAN_IRQHandler+0x316>
 8005572:	2b60      	cmp	r3, #96	; 0x60
 8005574:	d01b      	beq.n	80055ae <HAL_CAN_IRQHandler+0x320>
 8005576:	2b40      	cmp	r3, #64	; 0x40
 8005578:	d00f      	beq.n	800559a <HAL_CAN_IRQHandler+0x30c>
            break;
 800557a:	e01d      	b.n	80055b8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 800557c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800557e:	f043 0308 	orr.w	r3, r3, #8
 8005582:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005584:	e018      	b.n	80055b8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8005586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005588:	f043 0310 	orr.w	r3, r3, #16
 800558c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800558e:	e013      	b.n	80055b8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8005590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005592:	f043 0320 	orr.w	r3, r3, #32
 8005596:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005598:	e00e      	b.n	80055b8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 800559a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800559c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80055a0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80055a2:	e009      	b.n	80055b8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 80055a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80055aa:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80055ac:	e004      	b.n	80055b8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 80055ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80055b4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80055b6:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	699a      	ldr	r2, [r3, #24]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80055c6:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	2204      	movs	r2, #4
 80055ce:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80055d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d008      	beq.n	80055e8 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80055da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055dc:	431a      	orrs	r2, r3
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80055e2:	6878      	ldr	r0, [r7, #4]
 80055e4:	f000 f872 	bl	80056cc <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80055e8:	bf00      	nop
 80055ea:	3728      	adds	r7, #40	; 0x28
 80055ec:	46bd      	mov	sp, r7
 80055ee:	bd80      	pop	{r7, pc}

080055f0 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80055f0:	b480      	push	{r7}
 80055f2:	b083      	sub	sp, #12
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80055f8:	bf00      	nop
 80055fa:	370c      	adds	r7, #12
 80055fc:	46bd      	mov	sp, r7
 80055fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005602:	4770      	bx	lr

08005604 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005604:	b480      	push	{r7}
 8005606:	b083      	sub	sp, #12
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800560c:	bf00      	nop
 800560e:	370c      	adds	r7, #12
 8005610:	46bd      	mov	sp, r7
 8005612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005616:	4770      	bx	lr

08005618 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005618:	b480      	push	{r7}
 800561a:	b083      	sub	sp, #12
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8005620:	bf00      	nop
 8005622:	370c      	adds	r7, #12
 8005624:	46bd      	mov	sp, r7
 8005626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562a:	4770      	bx	lr

0800562c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800562c:	b480      	push	{r7}
 800562e:	b083      	sub	sp, #12
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8005634:	bf00      	nop
 8005636:	370c      	adds	r7, #12
 8005638:	46bd      	mov	sp, r7
 800563a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563e:	4770      	bx	lr

08005640 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005640:	b480      	push	{r7}
 8005642:	b083      	sub	sp, #12
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8005648:	bf00      	nop
 800564a:	370c      	adds	r7, #12
 800564c:	46bd      	mov	sp, r7
 800564e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005652:	4770      	bx	lr

08005654 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005654:	b480      	push	{r7}
 8005656:	b083      	sub	sp, #12
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800565c:	bf00      	nop
 800565e:	370c      	adds	r7, #12
 8005660:	46bd      	mov	sp, r7
 8005662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005666:	4770      	bx	lr

08005668 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8005668:	b480      	push	{r7}
 800566a:	b083      	sub	sp, #12
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8005670:	bf00      	nop
 8005672:	370c      	adds	r7, #12
 8005674:	46bd      	mov	sp, r7
 8005676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567a:	4770      	bx	lr

0800567c <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800567c:	b480      	push	{r7}
 800567e:	b083      	sub	sp, #12
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8005684:	bf00      	nop
 8005686:	370c      	adds	r7, #12
 8005688:	46bd      	mov	sp, r7
 800568a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568e:	4770      	bx	lr

08005690 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8005690:	b480      	push	{r7}
 8005692:	b083      	sub	sp, #12
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8005698:	bf00      	nop
 800569a:	370c      	adds	r7, #12
 800569c:	46bd      	mov	sp, r7
 800569e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a2:	4770      	bx	lr

080056a4 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80056a4:	b480      	push	{r7}
 80056a6:	b083      	sub	sp, #12
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80056ac:	bf00      	nop
 80056ae:	370c      	adds	r7, #12
 80056b0:	46bd      	mov	sp, r7
 80056b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b6:	4770      	bx	lr

080056b8 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80056b8:	b480      	push	{r7}
 80056ba:	b083      	sub	sp, #12
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80056c0:	bf00      	nop
 80056c2:	370c      	adds	r7, #12
 80056c4:	46bd      	mov	sp, r7
 80056c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ca:	4770      	bx	lr

080056cc <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b083      	sub	sp, #12
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80056d4:	bf00      	nop
 80056d6:	370c      	adds	r7, #12
 80056d8:	46bd      	mov	sp, r7
 80056da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056de:	4770      	bx	lr

080056e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80056e0:	b480      	push	{r7}
 80056e2:	b085      	sub	sp, #20
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	f003 0307 	and.w	r3, r3, #7
 80056ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80056f0:	4b0c      	ldr	r3, [pc, #48]	; (8005724 <__NVIC_SetPriorityGrouping+0x44>)
 80056f2:	68db      	ldr	r3, [r3, #12]
 80056f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80056f6:	68ba      	ldr	r2, [r7, #8]
 80056f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80056fc:	4013      	ands	r3, r2
 80056fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005708:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800570c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005710:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005712:	4a04      	ldr	r2, [pc, #16]	; (8005724 <__NVIC_SetPriorityGrouping+0x44>)
 8005714:	68bb      	ldr	r3, [r7, #8]
 8005716:	60d3      	str	r3, [r2, #12]
}
 8005718:	bf00      	nop
 800571a:	3714      	adds	r7, #20
 800571c:	46bd      	mov	sp, r7
 800571e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005722:	4770      	bx	lr
 8005724:	e000ed00 	.word	0xe000ed00

08005728 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005728:	b480      	push	{r7}
 800572a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800572c:	4b04      	ldr	r3, [pc, #16]	; (8005740 <__NVIC_GetPriorityGrouping+0x18>)
 800572e:	68db      	ldr	r3, [r3, #12]
 8005730:	0a1b      	lsrs	r3, r3, #8
 8005732:	f003 0307 	and.w	r3, r3, #7
}
 8005736:	4618      	mov	r0, r3
 8005738:	46bd      	mov	sp, r7
 800573a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573e:	4770      	bx	lr
 8005740:	e000ed00 	.word	0xe000ed00

08005744 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005744:	b480      	push	{r7}
 8005746:	b083      	sub	sp, #12
 8005748:	af00      	add	r7, sp, #0
 800574a:	4603      	mov	r3, r0
 800574c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800574e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005752:	2b00      	cmp	r3, #0
 8005754:	db0b      	blt.n	800576e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005756:	79fb      	ldrb	r3, [r7, #7]
 8005758:	f003 021f 	and.w	r2, r3, #31
 800575c:	4907      	ldr	r1, [pc, #28]	; (800577c <__NVIC_EnableIRQ+0x38>)
 800575e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005762:	095b      	lsrs	r3, r3, #5
 8005764:	2001      	movs	r0, #1
 8005766:	fa00 f202 	lsl.w	r2, r0, r2
 800576a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800576e:	bf00      	nop
 8005770:	370c      	adds	r7, #12
 8005772:	46bd      	mov	sp, r7
 8005774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005778:	4770      	bx	lr
 800577a:	bf00      	nop
 800577c:	e000e100 	.word	0xe000e100

08005780 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005780:	b480      	push	{r7}
 8005782:	b083      	sub	sp, #12
 8005784:	af00      	add	r7, sp, #0
 8005786:	4603      	mov	r3, r0
 8005788:	6039      	str	r1, [r7, #0]
 800578a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800578c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005790:	2b00      	cmp	r3, #0
 8005792:	db0a      	blt.n	80057aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	b2da      	uxtb	r2, r3
 8005798:	490c      	ldr	r1, [pc, #48]	; (80057cc <__NVIC_SetPriority+0x4c>)
 800579a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800579e:	0112      	lsls	r2, r2, #4
 80057a0:	b2d2      	uxtb	r2, r2
 80057a2:	440b      	add	r3, r1
 80057a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80057a8:	e00a      	b.n	80057c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	b2da      	uxtb	r2, r3
 80057ae:	4908      	ldr	r1, [pc, #32]	; (80057d0 <__NVIC_SetPriority+0x50>)
 80057b0:	79fb      	ldrb	r3, [r7, #7]
 80057b2:	f003 030f 	and.w	r3, r3, #15
 80057b6:	3b04      	subs	r3, #4
 80057b8:	0112      	lsls	r2, r2, #4
 80057ba:	b2d2      	uxtb	r2, r2
 80057bc:	440b      	add	r3, r1
 80057be:	761a      	strb	r2, [r3, #24]
}
 80057c0:	bf00      	nop
 80057c2:	370c      	adds	r7, #12
 80057c4:	46bd      	mov	sp, r7
 80057c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ca:	4770      	bx	lr
 80057cc:	e000e100 	.word	0xe000e100
 80057d0:	e000ed00 	.word	0xe000ed00

080057d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80057d4:	b480      	push	{r7}
 80057d6:	b089      	sub	sp, #36	; 0x24
 80057d8:	af00      	add	r7, sp, #0
 80057da:	60f8      	str	r0, [r7, #12]
 80057dc:	60b9      	str	r1, [r7, #8]
 80057de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	f003 0307 	and.w	r3, r3, #7
 80057e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80057e8:	69fb      	ldr	r3, [r7, #28]
 80057ea:	f1c3 0307 	rsb	r3, r3, #7
 80057ee:	2b04      	cmp	r3, #4
 80057f0:	bf28      	it	cs
 80057f2:	2304      	movcs	r3, #4
 80057f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80057f6:	69fb      	ldr	r3, [r7, #28]
 80057f8:	3304      	adds	r3, #4
 80057fa:	2b06      	cmp	r3, #6
 80057fc:	d902      	bls.n	8005804 <NVIC_EncodePriority+0x30>
 80057fe:	69fb      	ldr	r3, [r7, #28]
 8005800:	3b03      	subs	r3, #3
 8005802:	e000      	b.n	8005806 <NVIC_EncodePriority+0x32>
 8005804:	2300      	movs	r3, #0
 8005806:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005808:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800580c:	69bb      	ldr	r3, [r7, #24]
 800580e:	fa02 f303 	lsl.w	r3, r2, r3
 8005812:	43da      	mvns	r2, r3
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	401a      	ands	r2, r3
 8005818:	697b      	ldr	r3, [r7, #20]
 800581a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800581c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005820:	697b      	ldr	r3, [r7, #20]
 8005822:	fa01 f303 	lsl.w	r3, r1, r3
 8005826:	43d9      	mvns	r1, r3
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800582c:	4313      	orrs	r3, r2
         );
}
 800582e:	4618      	mov	r0, r3
 8005830:	3724      	adds	r7, #36	; 0x24
 8005832:	46bd      	mov	sp, r7
 8005834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005838:	4770      	bx	lr

0800583a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800583a:	b580      	push	{r7, lr}
 800583c:	b082      	sub	sp, #8
 800583e:	af00      	add	r7, sp, #0
 8005840:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f7ff ff4c 	bl	80056e0 <__NVIC_SetPriorityGrouping>
}
 8005848:	bf00      	nop
 800584a:	3708      	adds	r7, #8
 800584c:	46bd      	mov	sp, r7
 800584e:	bd80      	pop	{r7, pc}

08005850 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005850:	b580      	push	{r7, lr}
 8005852:	b086      	sub	sp, #24
 8005854:	af00      	add	r7, sp, #0
 8005856:	4603      	mov	r3, r0
 8005858:	60b9      	str	r1, [r7, #8]
 800585a:	607a      	str	r2, [r7, #4]
 800585c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800585e:	2300      	movs	r3, #0
 8005860:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005862:	f7ff ff61 	bl	8005728 <__NVIC_GetPriorityGrouping>
 8005866:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005868:	687a      	ldr	r2, [r7, #4]
 800586a:	68b9      	ldr	r1, [r7, #8]
 800586c:	6978      	ldr	r0, [r7, #20]
 800586e:	f7ff ffb1 	bl	80057d4 <NVIC_EncodePriority>
 8005872:	4602      	mov	r2, r0
 8005874:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005878:	4611      	mov	r1, r2
 800587a:	4618      	mov	r0, r3
 800587c:	f7ff ff80 	bl	8005780 <__NVIC_SetPriority>
}
 8005880:	bf00      	nop
 8005882:	3718      	adds	r7, #24
 8005884:	46bd      	mov	sp, r7
 8005886:	bd80      	pop	{r7, pc}

08005888 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b082      	sub	sp, #8
 800588c:	af00      	add	r7, sp, #0
 800588e:	4603      	mov	r3, r0
 8005890:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005892:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005896:	4618      	mov	r0, r3
 8005898:	f7ff ff54 	bl	8005744 <__NVIC_EnableIRQ>
}
 800589c:	bf00      	nop
 800589e:	3708      	adds	r7, #8
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bd80      	pop	{r7, pc}

080058a4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80058a4:	b480      	push	{r7}
 80058a6:	b083      	sub	sp, #12
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80058b2:	b2db      	uxtb	r3, r3
 80058b4:	2b02      	cmp	r3, #2
 80058b6:	d004      	beq.n	80058c2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2280      	movs	r2, #128	; 0x80
 80058bc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80058be:	2301      	movs	r3, #1
 80058c0:	e00c      	b.n	80058dc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2205      	movs	r2, #5
 80058c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	681a      	ldr	r2, [r3, #0]
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f022 0201 	bic.w	r2, r2, #1
 80058d8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80058da:	2300      	movs	r3, #0
}
 80058dc:	4618      	mov	r0, r3
 80058de:	370c      	adds	r7, #12
 80058e0:	46bd      	mov	sp, r7
 80058e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e6:	4770      	bx	lr

080058e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80058e8:	b480      	push	{r7}
 80058ea:	b089      	sub	sp, #36	; 0x24
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
 80058f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80058f2:	2300      	movs	r3, #0
 80058f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80058f6:	2300      	movs	r3, #0
 80058f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80058fa:	2300      	movs	r3, #0
 80058fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80058fe:	2300      	movs	r3, #0
 8005900:	61fb      	str	r3, [r7, #28]
 8005902:	e16b      	b.n	8005bdc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005904:	2201      	movs	r2, #1
 8005906:	69fb      	ldr	r3, [r7, #28]
 8005908:	fa02 f303 	lsl.w	r3, r2, r3
 800590c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	697a      	ldr	r2, [r7, #20]
 8005914:	4013      	ands	r3, r2
 8005916:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005918:	693a      	ldr	r2, [r7, #16]
 800591a:	697b      	ldr	r3, [r7, #20]
 800591c:	429a      	cmp	r2, r3
 800591e:	f040 815a 	bne.w	8005bd6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	685b      	ldr	r3, [r3, #4]
 8005926:	2b01      	cmp	r3, #1
 8005928:	d00b      	beq.n	8005942 <HAL_GPIO_Init+0x5a>
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	685b      	ldr	r3, [r3, #4]
 800592e:	2b02      	cmp	r3, #2
 8005930:	d007      	beq.n	8005942 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005936:	2b11      	cmp	r3, #17
 8005938:	d003      	beq.n	8005942 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	2b12      	cmp	r3, #18
 8005940:	d130      	bne.n	80059a4 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	689b      	ldr	r3, [r3, #8]
 8005946:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005948:	69fb      	ldr	r3, [r7, #28]
 800594a:	005b      	lsls	r3, r3, #1
 800594c:	2203      	movs	r2, #3
 800594e:	fa02 f303 	lsl.w	r3, r2, r3
 8005952:	43db      	mvns	r3, r3
 8005954:	69ba      	ldr	r2, [r7, #24]
 8005956:	4013      	ands	r3, r2
 8005958:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	68da      	ldr	r2, [r3, #12]
 800595e:	69fb      	ldr	r3, [r7, #28]
 8005960:	005b      	lsls	r3, r3, #1
 8005962:	fa02 f303 	lsl.w	r3, r2, r3
 8005966:	69ba      	ldr	r2, [r7, #24]
 8005968:	4313      	orrs	r3, r2
 800596a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	69ba      	ldr	r2, [r7, #24]
 8005970:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	685b      	ldr	r3, [r3, #4]
 8005976:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005978:	2201      	movs	r2, #1
 800597a:	69fb      	ldr	r3, [r7, #28]
 800597c:	fa02 f303 	lsl.w	r3, r2, r3
 8005980:	43db      	mvns	r3, r3
 8005982:	69ba      	ldr	r2, [r7, #24]
 8005984:	4013      	ands	r3, r2
 8005986:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	685b      	ldr	r3, [r3, #4]
 800598c:	091b      	lsrs	r3, r3, #4
 800598e:	f003 0201 	and.w	r2, r3, #1
 8005992:	69fb      	ldr	r3, [r7, #28]
 8005994:	fa02 f303 	lsl.w	r3, r2, r3
 8005998:	69ba      	ldr	r2, [r7, #24]
 800599a:	4313      	orrs	r3, r2
 800599c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	69ba      	ldr	r2, [r7, #24]
 80059a2:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	68db      	ldr	r3, [r3, #12]
 80059a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80059aa:	69fb      	ldr	r3, [r7, #28]
 80059ac:	005b      	lsls	r3, r3, #1
 80059ae:	2203      	movs	r2, #3
 80059b0:	fa02 f303 	lsl.w	r3, r2, r3
 80059b4:	43db      	mvns	r3, r3
 80059b6:	69ba      	ldr	r2, [r7, #24]
 80059b8:	4013      	ands	r3, r2
 80059ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	689a      	ldr	r2, [r3, #8]
 80059c0:	69fb      	ldr	r3, [r7, #28]
 80059c2:	005b      	lsls	r3, r3, #1
 80059c4:	fa02 f303 	lsl.w	r3, r2, r3
 80059c8:	69ba      	ldr	r2, [r7, #24]
 80059ca:	4313      	orrs	r3, r2
 80059cc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	69ba      	ldr	r2, [r7, #24]
 80059d2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	685b      	ldr	r3, [r3, #4]
 80059d8:	2b02      	cmp	r3, #2
 80059da:	d003      	beq.n	80059e4 <HAL_GPIO_Init+0xfc>
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	685b      	ldr	r3, [r3, #4]
 80059e0:	2b12      	cmp	r3, #18
 80059e2:	d123      	bne.n	8005a2c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80059e4:	69fb      	ldr	r3, [r7, #28]
 80059e6:	08da      	lsrs	r2, r3, #3
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	3208      	adds	r2, #8
 80059ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80059f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80059f2:	69fb      	ldr	r3, [r7, #28]
 80059f4:	f003 0307 	and.w	r3, r3, #7
 80059f8:	009b      	lsls	r3, r3, #2
 80059fa:	220f      	movs	r2, #15
 80059fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005a00:	43db      	mvns	r3, r3
 8005a02:	69ba      	ldr	r2, [r7, #24]
 8005a04:	4013      	ands	r3, r2
 8005a06:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	691a      	ldr	r2, [r3, #16]
 8005a0c:	69fb      	ldr	r3, [r7, #28]
 8005a0e:	f003 0307 	and.w	r3, r3, #7
 8005a12:	009b      	lsls	r3, r3, #2
 8005a14:	fa02 f303 	lsl.w	r3, r2, r3
 8005a18:	69ba      	ldr	r2, [r7, #24]
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005a1e:	69fb      	ldr	r3, [r7, #28]
 8005a20:	08da      	lsrs	r2, r3, #3
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	3208      	adds	r2, #8
 8005a26:	69b9      	ldr	r1, [r7, #24]
 8005a28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005a32:	69fb      	ldr	r3, [r7, #28]
 8005a34:	005b      	lsls	r3, r3, #1
 8005a36:	2203      	movs	r2, #3
 8005a38:	fa02 f303 	lsl.w	r3, r2, r3
 8005a3c:	43db      	mvns	r3, r3
 8005a3e:	69ba      	ldr	r2, [r7, #24]
 8005a40:	4013      	ands	r3, r2
 8005a42:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	685b      	ldr	r3, [r3, #4]
 8005a48:	f003 0203 	and.w	r2, r3, #3
 8005a4c:	69fb      	ldr	r3, [r7, #28]
 8005a4e:	005b      	lsls	r3, r3, #1
 8005a50:	fa02 f303 	lsl.w	r3, r2, r3
 8005a54:	69ba      	ldr	r2, [r7, #24]
 8005a56:	4313      	orrs	r3, r2
 8005a58:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	69ba      	ldr	r2, [r7, #24]
 8005a5e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	685b      	ldr	r3, [r3, #4]
 8005a64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	f000 80b4 	beq.w	8005bd6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005a6e:	2300      	movs	r3, #0
 8005a70:	60fb      	str	r3, [r7, #12]
 8005a72:	4b5f      	ldr	r3, [pc, #380]	; (8005bf0 <HAL_GPIO_Init+0x308>)
 8005a74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a76:	4a5e      	ldr	r2, [pc, #376]	; (8005bf0 <HAL_GPIO_Init+0x308>)
 8005a78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005a7c:	6453      	str	r3, [r2, #68]	; 0x44
 8005a7e:	4b5c      	ldr	r3, [pc, #368]	; (8005bf0 <HAL_GPIO_Init+0x308>)
 8005a80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005a86:	60fb      	str	r3, [r7, #12]
 8005a88:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005a8a:	4a5a      	ldr	r2, [pc, #360]	; (8005bf4 <HAL_GPIO_Init+0x30c>)
 8005a8c:	69fb      	ldr	r3, [r7, #28]
 8005a8e:	089b      	lsrs	r3, r3, #2
 8005a90:	3302      	adds	r3, #2
 8005a92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a96:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005a98:	69fb      	ldr	r3, [r7, #28]
 8005a9a:	f003 0303 	and.w	r3, r3, #3
 8005a9e:	009b      	lsls	r3, r3, #2
 8005aa0:	220f      	movs	r2, #15
 8005aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8005aa6:	43db      	mvns	r3, r3
 8005aa8:	69ba      	ldr	r2, [r7, #24]
 8005aaa:	4013      	ands	r3, r2
 8005aac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	4a51      	ldr	r2, [pc, #324]	; (8005bf8 <HAL_GPIO_Init+0x310>)
 8005ab2:	4293      	cmp	r3, r2
 8005ab4:	d02b      	beq.n	8005b0e <HAL_GPIO_Init+0x226>
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	4a50      	ldr	r2, [pc, #320]	; (8005bfc <HAL_GPIO_Init+0x314>)
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d025      	beq.n	8005b0a <HAL_GPIO_Init+0x222>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	4a4f      	ldr	r2, [pc, #316]	; (8005c00 <HAL_GPIO_Init+0x318>)
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d01f      	beq.n	8005b06 <HAL_GPIO_Init+0x21e>
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	4a4e      	ldr	r2, [pc, #312]	; (8005c04 <HAL_GPIO_Init+0x31c>)
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d019      	beq.n	8005b02 <HAL_GPIO_Init+0x21a>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	4a4d      	ldr	r2, [pc, #308]	; (8005c08 <HAL_GPIO_Init+0x320>)
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d013      	beq.n	8005afe <HAL_GPIO_Init+0x216>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	4a4c      	ldr	r2, [pc, #304]	; (8005c0c <HAL_GPIO_Init+0x324>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d00d      	beq.n	8005afa <HAL_GPIO_Init+0x212>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	4a4b      	ldr	r2, [pc, #300]	; (8005c10 <HAL_GPIO_Init+0x328>)
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d007      	beq.n	8005af6 <HAL_GPIO_Init+0x20e>
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	4a4a      	ldr	r2, [pc, #296]	; (8005c14 <HAL_GPIO_Init+0x32c>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d101      	bne.n	8005af2 <HAL_GPIO_Init+0x20a>
 8005aee:	2307      	movs	r3, #7
 8005af0:	e00e      	b.n	8005b10 <HAL_GPIO_Init+0x228>
 8005af2:	2308      	movs	r3, #8
 8005af4:	e00c      	b.n	8005b10 <HAL_GPIO_Init+0x228>
 8005af6:	2306      	movs	r3, #6
 8005af8:	e00a      	b.n	8005b10 <HAL_GPIO_Init+0x228>
 8005afa:	2305      	movs	r3, #5
 8005afc:	e008      	b.n	8005b10 <HAL_GPIO_Init+0x228>
 8005afe:	2304      	movs	r3, #4
 8005b00:	e006      	b.n	8005b10 <HAL_GPIO_Init+0x228>
 8005b02:	2303      	movs	r3, #3
 8005b04:	e004      	b.n	8005b10 <HAL_GPIO_Init+0x228>
 8005b06:	2302      	movs	r3, #2
 8005b08:	e002      	b.n	8005b10 <HAL_GPIO_Init+0x228>
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	e000      	b.n	8005b10 <HAL_GPIO_Init+0x228>
 8005b0e:	2300      	movs	r3, #0
 8005b10:	69fa      	ldr	r2, [r7, #28]
 8005b12:	f002 0203 	and.w	r2, r2, #3
 8005b16:	0092      	lsls	r2, r2, #2
 8005b18:	4093      	lsls	r3, r2
 8005b1a:	69ba      	ldr	r2, [r7, #24]
 8005b1c:	4313      	orrs	r3, r2
 8005b1e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005b20:	4934      	ldr	r1, [pc, #208]	; (8005bf4 <HAL_GPIO_Init+0x30c>)
 8005b22:	69fb      	ldr	r3, [r7, #28]
 8005b24:	089b      	lsrs	r3, r3, #2
 8005b26:	3302      	adds	r3, #2
 8005b28:	69ba      	ldr	r2, [r7, #24]
 8005b2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005b2e:	4b3a      	ldr	r3, [pc, #232]	; (8005c18 <HAL_GPIO_Init+0x330>)
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b34:	693b      	ldr	r3, [r7, #16]
 8005b36:	43db      	mvns	r3, r3
 8005b38:	69ba      	ldr	r2, [r7, #24]
 8005b3a:	4013      	ands	r3, r2
 8005b3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	685b      	ldr	r3, [r3, #4]
 8005b42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d003      	beq.n	8005b52 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005b4a:	69ba      	ldr	r2, [r7, #24]
 8005b4c:	693b      	ldr	r3, [r7, #16]
 8005b4e:	4313      	orrs	r3, r2
 8005b50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005b52:	4a31      	ldr	r2, [pc, #196]	; (8005c18 <HAL_GPIO_Init+0x330>)
 8005b54:	69bb      	ldr	r3, [r7, #24]
 8005b56:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005b58:	4b2f      	ldr	r3, [pc, #188]	; (8005c18 <HAL_GPIO_Init+0x330>)
 8005b5a:	685b      	ldr	r3, [r3, #4]
 8005b5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b5e:	693b      	ldr	r3, [r7, #16]
 8005b60:	43db      	mvns	r3, r3
 8005b62:	69ba      	ldr	r2, [r7, #24]
 8005b64:	4013      	ands	r3, r2
 8005b66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	685b      	ldr	r3, [r3, #4]
 8005b6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d003      	beq.n	8005b7c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005b74:	69ba      	ldr	r2, [r7, #24]
 8005b76:	693b      	ldr	r3, [r7, #16]
 8005b78:	4313      	orrs	r3, r2
 8005b7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005b7c:	4a26      	ldr	r2, [pc, #152]	; (8005c18 <HAL_GPIO_Init+0x330>)
 8005b7e:	69bb      	ldr	r3, [r7, #24]
 8005b80:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005b82:	4b25      	ldr	r3, [pc, #148]	; (8005c18 <HAL_GPIO_Init+0x330>)
 8005b84:	689b      	ldr	r3, [r3, #8]
 8005b86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b88:	693b      	ldr	r3, [r7, #16]
 8005b8a:	43db      	mvns	r3, r3
 8005b8c:	69ba      	ldr	r2, [r7, #24]
 8005b8e:	4013      	ands	r3, r2
 8005b90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	685b      	ldr	r3, [r3, #4]
 8005b96:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d003      	beq.n	8005ba6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005b9e:	69ba      	ldr	r2, [r7, #24]
 8005ba0:	693b      	ldr	r3, [r7, #16]
 8005ba2:	4313      	orrs	r3, r2
 8005ba4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005ba6:	4a1c      	ldr	r2, [pc, #112]	; (8005c18 <HAL_GPIO_Init+0x330>)
 8005ba8:	69bb      	ldr	r3, [r7, #24]
 8005baa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005bac:	4b1a      	ldr	r3, [pc, #104]	; (8005c18 <HAL_GPIO_Init+0x330>)
 8005bae:	68db      	ldr	r3, [r3, #12]
 8005bb0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005bb2:	693b      	ldr	r3, [r7, #16]
 8005bb4:	43db      	mvns	r3, r3
 8005bb6:	69ba      	ldr	r2, [r7, #24]
 8005bb8:	4013      	ands	r3, r2
 8005bba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	685b      	ldr	r3, [r3, #4]
 8005bc0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d003      	beq.n	8005bd0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005bc8:	69ba      	ldr	r2, [r7, #24]
 8005bca:	693b      	ldr	r3, [r7, #16]
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005bd0:	4a11      	ldr	r2, [pc, #68]	; (8005c18 <HAL_GPIO_Init+0x330>)
 8005bd2:	69bb      	ldr	r3, [r7, #24]
 8005bd4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005bd6:	69fb      	ldr	r3, [r7, #28]
 8005bd8:	3301      	adds	r3, #1
 8005bda:	61fb      	str	r3, [r7, #28]
 8005bdc:	69fb      	ldr	r3, [r7, #28]
 8005bde:	2b0f      	cmp	r3, #15
 8005be0:	f67f ae90 	bls.w	8005904 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005be4:	bf00      	nop
 8005be6:	3724      	adds	r7, #36	; 0x24
 8005be8:	46bd      	mov	sp, r7
 8005bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bee:	4770      	bx	lr
 8005bf0:	40023800 	.word	0x40023800
 8005bf4:	40013800 	.word	0x40013800
 8005bf8:	40020000 	.word	0x40020000
 8005bfc:	40020400 	.word	0x40020400
 8005c00:	40020800 	.word	0x40020800
 8005c04:	40020c00 	.word	0x40020c00
 8005c08:	40021000 	.word	0x40021000
 8005c0c:	40021400 	.word	0x40021400
 8005c10:	40021800 	.word	0x40021800
 8005c14:	40021c00 	.word	0x40021c00
 8005c18:	40013c00 	.word	0x40013c00

08005c1c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b085      	sub	sp, #20
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
 8005c24:	460b      	mov	r3, r1
 8005c26:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	691a      	ldr	r2, [r3, #16]
 8005c2c:	887b      	ldrh	r3, [r7, #2]
 8005c2e:	4013      	ands	r3, r2
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d002      	beq.n	8005c3a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005c34:	2301      	movs	r3, #1
 8005c36:	73fb      	strb	r3, [r7, #15]
 8005c38:	e001      	b.n	8005c3e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005c3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c40:	4618      	mov	r0, r3
 8005c42:	3714      	adds	r7, #20
 8005c44:	46bd      	mov	sp, r7
 8005c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4a:	4770      	bx	lr

08005c4c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	b083      	sub	sp, #12
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
 8005c54:	460b      	mov	r3, r1
 8005c56:	807b      	strh	r3, [r7, #2]
 8005c58:	4613      	mov	r3, r2
 8005c5a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005c5c:	787b      	ldrb	r3, [r7, #1]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d003      	beq.n	8005c6a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005c62:	887a      	ldrh	r2, [r7, #2]
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005c68:	e003      	b.n	8005c72 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005c6a:	887b      	ldrh	r3, [r7, #2]
 8005c6c:	041a      	lsls	r2, r3, #16
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	619a      	str	r2, [r3, #24]
}
 8005c72:	bf00      	nop
 8005c74:	370c      	adds	r7, #12
 8005c76:	46bd      	mov	sp, r7
 8005c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7c:	4770      	bx	lr
	...

08005c80 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b086      	sub	sp, #24
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d101      	bne.n	8005c92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005c8e:	2301      	movs	r3, #1
 8005c90:	e25b      	b.n	800614a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f003 0301 	and.w	r3, r3, #1
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d075      	beq.n	8005d8a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005c9e:	4ba3      	ldr	r3, [pc, #652]	; (8005f2c <HAL_RCC_OscConfig+0x2ac>)
 8005ca0:	689b      	ldr	r3, [r3, #8]
 8005ca2:	f003 030c 	and.w	r3, r3, #12
 8005ca6:	2b04      	cmp	r3, #4
 8005ca8:	d00c      	beq.n	8005cc4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005caa:	4ba0      	ldr	r3, [pc, #640]	; (8005f2c <HAL_RCC_OscConfig+0x2ac>)
 8005cac:	689b      	ldr	r3, [r3, #8]
 8005cae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005cb2:	2b08      	cmp	r3, #8
 8005cb4:	d112      	bne.n	8005cdc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005cb6:	4b9d      	ldr	r3, [pc, #628]	; (8005f2c <HAL_RCC_OscConfig+0x2ac>)
 8005cb8:	685b      	ldr	r3, [r3, #4]
 8005cba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005cbe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005cc2:	d10b      	bne.n	8005cdc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005cc4:	4b99      	ldr	r3, [pc, #612]	; (8005f2c <HAL_RCC_OscConfig+0x2ac>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d05b      	beq.n	8005d88 <HAL_RCC_OscConfig+0x108>
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	685b      	ldr	r3, [r3, #4]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d157      	bne.n	8005d88 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005cd8:	2301      	movs	r3, #1
 8005cda:	e236      	b.n	800614a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	685b      	ldr	r3, [r3, #4]
 8005ce0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ce4:	d106      	bne.n	8005cf4 <HAL_RCC_OscConfig+0x74>
 8005ce6:	4b91      	ldr	r3, [pc, #580]	; (8005f2c <HAL_RCC_OscConfig+0x2ac>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	4a90      	ldr	r2, [pc, #576]	; (8005f2c <HAL_RCC_OscConfig+0x2ac>)
 8005cec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005cf0:	6013      	str	r3, [r2, #0]
 8005cf2:	e01d      	b.n	8005d30 <HAL_RCC_OscConfig+0xb0>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005cfc:	d10c      	bne.n	8005d18 <HAL_RCC_OscConfig+0x98>
 8005cfe:	4b8b      	ldr	r3, [pc, #556]	; (8005f2c <HAL_RCC_OscConfig+0x2ac>)
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	4a8a      	ldr	r2, [pc, #552]	; (8005f2c <HAL_RCC_OscConfig+0x2ac>)
 8005d04:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005d08:	6013      	str	r3, [r2, #0]
 8005d0a:	4b88      	ldr	r3, [pc, #544]	; (8005f2c <HAL_RCC_OscConfig+0x2ac>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	4a87      	ldr	r2, [pc, #540]	; (8005f2c <HAL_RCC_OscConfig+0x2ac>)
 8005d10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d14:	6013      	str	r3, [r2, #0]
 8005d16:	e00b      	b.n	8005d30 <HAL_RCC_OscConfig+0xb0>
 8005d18:	4b84      	ldr	r3, [pc, #528]	; (8005f2c <HAL_RCC_OscConfig+0x2ac>)
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	4a83      	ldr	r2, [pc, #524]	; (8005f2c <HAL_RCC_OscConfig+0x2ac>)
 8005d1e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d22:	6013      	str	r3, [r2, #0]
 8005d24:	4b81      	ldr	r3, [pc, #516]	; (8005f2c <HAL_RCC_OscConfig+0x2ac>)
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	4a80      	ldr	r2, [pc, #512]	; (8005f2c <HAL_RCC_OscConfig+0x2ac>)
 8005d2a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005d2e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	685b      	ldr	r3, [r3, #4]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d013      	beq.n	8005d60 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d38:	f7fe f948 	bl	8003fcc <HAL_GetTick>
 8005d3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d3e:	e008      	b.n	8005d52 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005d40:	f7fe f944 	bl	8003fcc <HAL_GetTick>
 8005d44:	4602      	mov	r2, r0
 8005d46:	693b      	ldr	r3, [r7, #16]
 8005d48:	1ad3      	subs	r3, r2, r3
 8005d4a:	2b64      	cmp	r3, #100	; 0x64
 8005d4c:	d901      	bls.n	8005d52 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005d4e:	2303      	movs	r3, #3
 8005d50:	e1fb      	b.n	800614a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d52:	4b76      	ldr	r3, [pc, #472]	; (8005f2c <HAL_RCC_OscConfig+0x2ac>)
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d0f0      	beq.n	8005d40 <HAL_RCC_OscConfig+0xc0>
 8005d5e:	e014      	b.n	8005d8a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d60:	f7fe f934 	bl	8003fcc <HAL_GetTick>
 8005d64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d66:	e008      	b.n	8005d7a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005d68:	f7fe f930 	bl	8003fcc <HAL_GetTick>
 8005d6c:	4602      	mov	r2, r0
 8005d6e:	693b      	ldr	r3, [r7, #16]
 8005d70:	1ad3      	subs	r3, r2, r3
 8005d72:	2b64      	cmp	r3, #100	; 0x64
 8005d74:	d901      	bls.n	8005d7a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005d76:	2303      	movs	r3, #3
 8005d78:	e1e7      	b.n	800614a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d7a:	4b6c      	ldr	r3, [pc, #432]	; (8005f2c <HAL_RCC_OscConfig+0x2ac>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d1f0      	bne.n	8005d68 <HAL_RCC_OscConfig+0xe8>
 8005d86:	e000      	b.n	8005d8a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f003 0302 	and.w	r3, r3, #2
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d063      	beq.n	8005e5e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005d96:	4b65      	ldr	r3, [pc, #404]	; (8005f2c <HAL_RCC_OscConfig+0x2ac>)
 8005d98:	689b      	ldr	r3, [r3, #8]
 8005d9a:	f003 030c 	and.w	r3, r3, #12
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d00b      	beq.n	8005dba <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005da2:	4b62      	ldr	r3, [pc, #392]	; (8005f2c <HAL_RCC_OscConfig+0x2ac>)
 8005da4:	689b      	ldr	r3, [r3, #8]
 8005da6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005daa:	2b08      	cmp	r3, #8
 8005dac:	d11c      	bne.n	8005de8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005dae:	4b5f      	ldr	r3, [pc, #380]	; (8005f2c <HAL_RCC_OscConfig+0x2ac>)
 8005db0:	685b      	ldr	r3, [r3, #4]
 8005db2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d116      	bne.n	8005de8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005dba:	4b5c      	ldr	r3, [pc, #368]	; (8005f2c <HAL_RCC_OscConfig+0x2ac>)
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f003 0302 	and.w	r3, r3, #2
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d005      	beq.n	8005dd2 <HAL_RCC_OscConfig+0x152>
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	68db      	ldr	r3, [r3, #12]
 8005dca:	2b01      	cmp	r3, #1
 8005dcc:	d001      	beq.n	8005dd2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005dce:	2301      	movs	r3, #1
 8005dd0:	e1bb      	b.n	800614a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005dd2:	4b56      	ldr	r3, [pc, #344]	; (8005f2c <HAL_RCC_OscConfig+0x2ac>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	691b      	ldr	r3, [r3, #16]
 8005dde:	00db      	lsls	r3, r3, #3
 8005de0:	4952      	ldr	r1, [pc, #328]	; (8005f2c <HAL_RCC_OscConfig+0x2ac>)
 8005de2:	4313      	orrs	r3, r2
 8005de4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005de6:	e03a      	b.n	8005e5e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	68db      	ldr	r3, [r3, #12]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d020      	beq.n	8005e32 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005df0:	4b4f      	ldr	r3, [pc, #316]	; (8005f30 <HAL_RCC_OscConfig+0x2b0>)
 8005df2:	2201      	movs	r2, #1
 8005df4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005df6:	f7fe f8e9 	bl	8003fcc <HAL_GetTick>
 8005dfa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005dfc:	e008      	b.n	8005e10 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005dfe:	f7fe f8e5 	bl	8003fcc <HAL_GetTick>
 8005e02:	4602      	mov	r2, r0
 8005e04:	693b      	ldr	r3, [r7, #16]
 8005e06:	1ad3      	subs	r3, r2, r3
 8005e08:	2b02      	cmp	r3, #2
 8005e0a:	d901      	bls.n	8005e10 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005e0c:	2303      	movs	r3, #3
 8005e0e:	e19c      	b.n	800614a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e10:	4b46      	ldr	r3, [pc, #280]	; (8005f2c <HAL_RCC_OscConfig+0x2ac>)
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f003 0302 	and.w	r3, r3, #2
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d0f0      	beq.n	8005dfe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e1c:	4b43      	ldr	r3, [pc, #268]	; (8005f2c <HAL_RCC_OscConfig+0x2ac>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	691b      	ldr	r3, [r3, #16]
 8005e28:	00db      	lsls	r3, r3, #3
 8005e2a:	4940      	ldr	r1, [pc, #256]	; (8005f2c <HAL_RCC_OscConfig+0x2ac>)
 8005e2c:	4313      	orrs	r3, r2
 8005e2e:	600b      	str	r3, [r1, #0]
 8005e30:	e015      	b.n	8005e5e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005e32:	4b3f      	ldr	r3, [pc, #252]	; (8005f30 <HAL_RCC_OscConfig+0x2b0>)
 8005e34:	2200      	movs	r2, #0
 8005e36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e38:	f7fe f8c8 	bl	8003fcc <HAL_GetTick>
 8005e3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e3e:	e008      	b.n	8005e52 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005e40:	f7fe f8c4 	bl	8003fcc <HAL_GetTick>
 8005e44:	4602      	mov	r2, r0
 8005e46:	693b      	ldr	r3, [r7, #16]
 8005e48:	1ad3      	subs	r3, r2, r3
 8005e4a:	2b02      	cmp	r3, #2
 8005e4c:	d901      	bls.n	8005e52 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005e4e:	2303      	movs	r3, #3
 8005e50:	e17b      	b.n	800614a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e52:	4b36      	ldr	r3, [pc, #216]	; (8005f2c <HAL_RCC_OscConfig+0x2ac>)
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f003 0302 	and.w	r3, r3, #2
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d1f0      	bne.n	8005e40 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f003 0308 	and.w	r3, r3, #8
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d030      	beq.n	8005ecc <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	695b      	ldr	r3, [r3, #20]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d016      	beq.n	8005ea0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005e72:	4b30      	ldr	r3, [pc, #192]	; (8005f34 <HAL_RCC_OscConfig+0x2b4>)
 8005e74:	2201      	movs	r2, #1
 8005e76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e78:	f7fe f8a8 	bl	8003fcc <HAL_GetTick>
 8005e7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e7e:	e008      	b.n	8005e92 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005e80:	f7fe f8a4 	bl	8003fcc <HAL_GetTick>
 8005e84:	4602      	mov	r2, r0
 8005e86:	693b      	ldr	r3, [r7, #16]
 8005e88:	1ad3      	subs	r3, r2, r3
 8005e8a:	2b02      	cmp	r3, #2
 8005e8c:	d901      	bls.n	8005e92 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005e8e:	2303      	movs	r3, #3
 8005e90:	e15b      	b.n	800614a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e92:	4b26      	ldr	r3, [pc, #152]	; (8005f2c <HAL_RCC_OscConfig+0x2ac>)
 8005e94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005e96:	f003 0302 	and.w	r3, r3, #2
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d0f0      	beq.n	8005e80 <HAL_RCC_OscConfig+0x200>
 8005e9e:	e015      	b.n	8005ecc <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ea0:	4b24      	ldr	r3, [pc, #144]	; (8005f34 <HAL_RCC_OscConfig+0x2b4>)
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ea6:	f7fe f891 	bl	8003fcc <HAL_GetTick>
 8005eaa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005eac:	e008      	b.n	8005ec0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005eae:	f7fe f88d 	bl	8003fcc <HAL_GetTick>
 8005eb2:	4602      	mov	r2, r0
 8005eb4:	693b      	ldr	r3, [r7, #16]
 8005eb6:	1ad3      	subs	r3, r2, r3
 8005eb8:	2b02      	cmp	r3, #2
 8005eba:	d901      	bls.n	8005ec0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005ebc:	2303      	movs	r3, #3
 8005ebe:	e144      	b.n	800614a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ec0:	4b1a      	ldr	r3, [pc, #104]	; (8005f2c <HAL_RCC_OscConfig+0x2ac>)
 8005ec2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ec4:	f003 0302 	and.w	r3, r3, #2
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d1f0      	bne.n	8005eae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f003 0304 	and.w	r3, r3, #4
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	f000 80a0 	beq.w	800601a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005eda:	2300      	movs	r3, #0
 8005edc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005ede:	4b13      	ldr	r3, [pc, #76]	; (8005f2c <HAL_RCC_OscConfig+0x2ac>)
 8005ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ee2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d10f      	bne.n	8005f0a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005eea:	2300      	movs	r3, #0
 8005eec:	60bb      	str	r3, [r7, #8]
 8005eee:	4b0f      	ldr	r3, [pc, #60]	; (8005f2c <HAL_RCC_OscConfig+0x2ac>)
 8005ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ef2:	4a0e      	ldr	r2, [pc, #56]	; (8005f2c <HAL_RCC_OscConfig+0x2ac>)
 8005ef4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ef8:	6413      	str	r3, [r2, #64]	; 0x40
 8005efa:	4b0c      	ldr	r3, [pc, #48]	; (8005f2c <HAL_RCC_OscConfig+0x2ac>)
 8005efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005efe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f02:	60bb      	str	r3, [r7, #8]
 8005f04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005f06:	2301      	movs	r3, #1
 8005f08:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f0a:	4b0b      	ldr	r3, [pc, #44]	; (8005f38 <HAL_RCC_OscConfig+0x2b8>)
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d121      	bne.n	8005f5a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005f16:	4b08      	ldr	r3, [pc, #32]	; (8005f38 <HAL_RCC_OscConfig+0x2b8>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	4a07      	ldr	r2, [pc, #28]	; (8005f38 <HAL_RCC_OscConfig+0x2b8>)
 8005f1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005f22:	f7fe f853 	bl	8003fcc <HAL_GetTick>
 8005f26:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f28:	e011      	b.n	8005f4e <HAL_RCC_OscConfig+0x2ce>
 8005f2a:	bf00      	nop
 8005f2c:	40023800 	.word	0x40023800
 8005f30:	42470000 	.word	0x42470000
 8005f34:	42470e80 	.word	0x42470e80
 8005f38:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f3c:	f7fe f846 	bl	8003fcc <HAL_GetTick>
 8005f40:	4602      	mov	r2, r0
 8005f42:	693b      	ldr	r3, [r7, #16]
 8005f44:	1ad3      	subs	r3, r2, r3
 8005f46:	2b02      	cmp	r3, #2
 8005f48:	d901      	bls.n	8005f4e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005f4a:	2303      	movs	r3, #3
 8005f4c:	e0fd      	b.n	800614a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f4e:	4b81      	ldr	r3, [pc, #516]	; (8006154 <HAL_RCC_OscConfig+0x4d4>)
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d0f0      	beq.n	8005f3c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	689b      	ldr	r3, [r3, #8]
 8005f5e:	2b01      	cmp	r3, #1
 8005f60:	d106      	bne.n	8005f70 <HAL_RCC_OscConfig+0x2f0>
 8005f62:	4b7d      	ldr	r3, [pc, #500]	; (8006158 <HAL_RCC_OscConfig+0x4d8>)
 8005f64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f66:	4a7c      	ldr	r2, [pc, #496]	; (8006158 <HAL_RCC_OscConfig+0x4d8>)
 8005f68:	f043 0301 	orr.w	r3, r3, #1
 8005f6c:	6713      	str	r3, [r2, #112]	; 0x70
 8005f6e:	e01c      	b.n	8005faa <HAL_RCC_OscConfig+0x32a>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	689b      	ldr	r3, [r3, #8]
 8005f74:	2b05      	cmp	r3, #5
 8005f76:	d10c      	bne.n	8005f92 <HAL_RCC_OscConfig+0x312>
 8005f78:	4b77      	ldr	r3, [pc, #476]	; (8006158 <HAL_RCC_OscConfig+0x4d8>)
 8005f7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f7c:	4a76      	ldr	r2, [pc, #472]	; (8006158 <HAL_RCC_OscConfig+0x4d8>)
 8005f7e:	f043 0304 	orr.w	r3, r3, #4
 8005f82:	6713      	str	r3, [r2, #112]	; 0x70
 8005f84:	4b74      	ldr	r3, [pc, #464]	; (8006158 <HAL_RCC_OscConfig+0x4d8>)
 8005f86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f88:	4a73      	ldr	r2, [pc, #460]	; (8006158 <HAL_RCC_OscConfig+0x4d8>)
 8005f8a:	f043 0301 	orr.w	r3, r3, #1
 8005f8e:	6713      	str	r3, [r2, #112]	; 0x70
 8005f90:	e00b      	b.n	8005faa <HAL_RCC_OscConfig+0x32a>
 8005f92:	4b71      	ldr	r3, [pc, #452]	; (8006158 <HAL_RCC_OscConfig+0x4d8>)
 8005f94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f96:	4a70      	ldr	r2, [pc, #448]	; (8006158 <HAL_RCC_OscConfig+0x4d8>)
 8005f98:	f023 0301 	bic.w	r3, r3, #1
 8005f9c:	6713      	str	r3, [r2, #112]	; 0x70
 8005f9e:	4b6e      	ldr	r3, [pc, #440]	; (8006158 <HAL_RCC_OscConfig+0x4d8>)
 8005fa0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fa2:	4a6d      	ldr	r2, [pc, #436]	; (8006158 <HAL_RCC_OscConfig+0x4d8>)
 8005fa4:	f023 0304 	bic.w	r3, r3, #4
 8005fa8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	689b      	ldr	r3, [r3, #8]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d015      	beq.n	8005fde <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fb2:	f7fe f80b 	bl	8003fcc <HAL_GetTick>
 8005fb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005fb8:	e00a      	b.n	8005fd0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005fba:	f7fe f807 	bl	8003fcc <HAL_GetTick>
 8005fbe:	4602      	mov	r2, r0
 8005fc0:	693b      	ldr	r3, [r7, #16]
 8005fc2:	1ad3      	subs	r3, r2, r3
 8005fc4:	f241 3288 	movw	r2, #5000	; 0x1388
 8005fc8:	4293      	cmp	r3, r2
 8005fca:	d901      	bls.n	8005fd0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005fcc:	2303      	movs	r3, #3
 8005fce:	e0bc      	b.n	800614a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005fd0:	4b61      	ldr	r3, [pc, #388]	; (8006158 <HAL_RCC_OscConfig+0x4d8>)
 8005fd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fd4:	f003 0302 	and.w	r3, r3, #2
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d0ee      	beq.n	8005fba <HAL_RCC_OscConfig+0x33a>
 8005fdc:	e014      	b.n	8006008 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005fde:	f7fd fff5 	bl	8003fcc <HAL_GetTick>
 8005fe2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005fe4:	e00a      	b.n	8005ffc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005fe6:	f7fd fff1 	bl	8003fcc <HAL_GetTick>
 8005fea:	4602      	mov	r2, r0
 8005fec:	693b      	ldr	r3, [r7, #16]
 8005fee:	1ad3      	subs	r3, r2, r3
 8005ff0:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d901      	bls.n	8005ffc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005ff8:	2303      	movs	r3, #3
 8005ffa:	e0a6      	b.n	800614a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005ffc:	4b56      	ldr	r3, [pc, #344]	; (8006158 <HAL_RCC_OscConfig+0x4d8>)
 8005ffe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006000:	f003 0302 	and.w	r3, r3, #2
 8006004:	2b00      	cmp	r3, #0
 8006006:	d1ee      	bne.n	8005fe6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006008:	7dfb      	ldrb	r3, [r7, #23]
 800600a:	2b01      	cmp	r3, #1
 800600c:	d105      	bne.n	800601a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800600e:	4b52      	ldr	r3, [pc, #328]	; (8006158 <HAL_RCC_OscConfig+0x4d8>)
 8006010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006012:	4a51      	ldr	r2, [pc, #324]	; (8006158 <HAL_RCC_OscConfig+0x4d8>)
 8006014:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006018:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	699b      	ldr	r3, [r3, #24]
 800601e:	2b00      	cmp	r3, #0
 8006020:	f000 8092 	beq.w	8006148 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006024:	4b4c      	ldr	r3, [pc, #304]	; (8006158 <HAL_RCC_OscConfig+0x4d8>)
 8006026:	689b      	ldr	r3, [r3, #8]
 8006028:	f003 030c 	and.w	r3, r3, #12
 800602c:	2b08      	cmp	r3, #8
 800602e:	d05c      	beq.n	80060ea <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	699b      	ldr	r3, [r3, #24]
 8006034:	2b02      	cmp	r3, #2
 8006036:	d141      	bne.n	80060bc <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006038:	4b48      	ldr	r3, [pc, #288]	; (800615c <HAL_RCC_OscConfig+0x4dc>)
 800603a:	2200      	movs	r2, #0
 800603c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800603e:	f7fd ffc5 	bl	8003fcc <HAL_GetTick>
 8006042:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006044:	e008      	b.n	8006058 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006046:	f7fd ffc1 	bl	8003fcc <HAL_GetTick>
 800604a:	4602      	mov	r2, r0
 800604c:	693b      	ldr	r3, [r7, #16]
 800604e:	1ad3      	subs	r3, r2, r3
 8006050:	2b02      	cmp	r3, #2
 8006052:	d901      	bls.n	8006058 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8006054:	2303      	movs	r3, #3
 8006056:	e078      	b.n	800614a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006058:	4b3f      	ldr	r3, [pc, #252]	; (8006158 <HAL_RCC_OscConfig+0x4d8>)
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006060:	2b00      	cmp	r3, #0
 8006062:	d1f0      	bne.n	8006046 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	69da      	ldr	r2, [r3, #28]
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6a1b      	ldr	r3, [r3, #32]
 800606c:	431a      	orrs	r2, r3
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006072:	019b      	lsls	r3, r3, #6
 8006074:	431a      	orrs	r2, r3
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800607a:	085b      	lsrs	r3, r3, #1
 800607c:	3b01      	subs	r3, #1
 800607e:	041b      	lsls	r3, r3, #16
 8006080:	431a      	orrs	r2, r3
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006086:	061b      	lsls	r3, r3, #24
 8006088:	4933      	ldr	r1, [pc, #204]	; (8006158 <HAL_RCC_OscConfig+0x4d8>)
 800608a:	4313      	orrs	r3, r2
 800608c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800608e:	4b33      	ldr	r3, [pc, #204]	; (800615c <HAL_RCC_OscConfig+0x4dc>)
 8006090:	2201      	movs	r2, #1
 8006092:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006094:	f7fd ff9a 	bl	8003fcc <HAL_GetTick>
 8006098:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800609a:	e008      	b.n	80060ae <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800609c:	f7fd ff96 	bl	8003fcc <HAL_GetTick>
 80060a0:	4602      	mov	r2, r0
 80060a2:	693b      	ldr	r3, [r7, #16]
 80060a4:	1ad3      	subs	r3, r2, r3
 80060a6:	2b02      	cmp	r3, #2
 80060a8:	d901      	bls.n	80060ae <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80060aa:	2303      	movs	r3, #3
 80060ac:	e04d      	b.n	800614a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80060ae:	4b2a      	ldr	r3, [pc, #168]	; (8006158 <HAL_RCC_OscConfig+0x4d8>)
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d0f0      	beq.n	800609c <HAL_RCC_OscConfig+0x41c>
 80060ba:	e045      	b.n	8006148 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80060bc:	4b27      	ldr	r3, [pc, #156]	; (800615c <HAL_RCC_OscConfig+0x4dc>)
 80060be:	2200      	movs	r2, #0
 80060c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060c2:	f7fd ff83 	bl	8003fcc <HAL_GetTick>
 80060c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060c8:	e008      	b.n	80060dc <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80060ca:	f7fd ff7f 	bl	8003fcc <HAL_GetTick>
 80060ce:	4602      	mov	r2, r0
 80060d0:	693b      	ldr	r3, [r7, #16]
 80060d2:	1ad3      	subs	r3, r2, r3
 80060d4:	2b02      	cmp	r3, #2
 80060d6:	d901      	bls.n	80060dc <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80060d8:	2303      	movs	r3, #3
 80060da:	e036      	b.n	800614a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060dc:	4b1e      	ldr	r3, [pc, #120]	; (8006158 <HAL_RCC_OscConfig+0x4d8>)
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d1f0      	bne.n	80060ca <HAL_RCC_OscConfig+0x44a>
 80060e8:	e02e      	b.n	8006148 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	699b      	ldr	r3, [r3, #24]
 80060ee:	2b01      	cmp	r3, #1
 80060f0:	d101      	bne.n	80060f6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80060f2:	2301      	movs	r3, #1
 80060f4:	e029      	b.n	800614a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80060f6:	4b18      	ldr	r3, [pc, #96]	; (8006158 <HAL_RCC_OscConfig+0x4d8>)
 80060f8:	685b      	ldr	r3, [r3, #4]
 80060fa:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	69db      	ldr	r3, [r3, #28]
 8006106:	429a      	cmp	r2, r3
 8006108:	d11c      	bne.n	8006144 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006114:	429a      	cmp	r2, r3
 8006116:	d115      	bne.n	8006144 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006118:	68fa      	ldr	r2, [r7, #12]
 800611a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800611e:	4013      	ands	r3, r2
 8006120:	687a      	ldr	r2, [r7, #4]
 8006122:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006124:	4293      	cmp	r3, r2
 8006126:	d10d      	bne.n	8006144 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006132:	429a      	cmp	r2, r3
 8006134:	d106      	bne.n	8006144 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006140:	429a      	cmp	r2, r3
 8006142:	d001      	beq.n	8006148 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8006144:	2301      	movs	r3, #1
 8006146:	e000      	b.n	800614a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8006148:	2300      	movs	r3, #0
}
 800614a:	4618      	mov	r0, r3
 800614c:	3718      	adds	r7, #24
 800614e:	46bd      	mov	sp, r7
 8006150:	bd80      	pop	{r7, pc}
 8006152:	bf00      	nop
 8006154:	40007000 	.word	0x40007000
 8006158:	40023800 	.word	0x40023800
 800615c:	42470060 	.word	0x42470060

08006160 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b084      	sub	sp, #16
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
 8006168:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d101      	bne.n	8006174 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006170:	2301      	movs	r3, #1
 8006172:	e0cc      	b.n	800630e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006174:	4b68      	ldr	r3, [pc, #416]	; (8006318 <HAL_RCC_ClockConfig+0x1b8>)
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f003 030f 	and.w	r3, r3, #15
 800617c:	683a      	ldr	r2, [r7, #0]
 800617e:	429a      	cmp	r2, r3
 8006180:	d90c      	bls.n	800619c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006182:	4b65      	ldr	r3, [pc, #404]	; (8006318 <HAL_RCC_ClockConfig+0x1b8>)
 8006184:	683a      	ldr	r2, [r7, #0]
 8006186:	b2d2      	uxtb	r2, r2
 8006188:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800618a:	4b63      	ldr	r3, [pc, #396]	; (8006318 <HAL_RCC_ClockConfig+0x1b8>)
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f003 030f 	and.w	r3, r3, #15
 8006192:	683a      	ldr	r2, [r7, #0]
 8006194:	429a      	cmp	r2, r3
 8006196:	d001      	beq.n	800619c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006198:	2301      	movs	r3, #1
 800619a:	e0b8      	b.n	800630e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f003 0302 	and.w	r3, r3, #2
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d020      	beq.n	80061ea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f003 0304 	and.w	r3, r3, #4
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d005      	beq.n	80061c0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80061b4:	4b59      	ldr	r3, [pc, #356]	; (800631c <HAL_RCC_ClockConfig+0x1bc>)
 80061b6:	689b      	ldr	r3, [r3, #8]
 80061b8:	4a58      	ldr	r2, [pc, #352]	; (800631c <HAL_RCC_ClockConfig+0x1bc>)
 80061ba:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80061be:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f003 0308 	and.w	r3, r3, #8
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d005      	beq.n	80061d8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80061cc:	4b53      	ldr	r3, [pc, #332]	; (800631c <HAL_RCC_ClockConfig+0x1bc>)
 80061ce:	689b      	ldr	r3, [r3, #8]
 80061d0:	4a52      	ldr	r2, [pc, #328]	; (800631c <HAL_RCC_ClockConfig+0x1bc>)
 80061d2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80061d6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80061d8:	4b50      	ldr	r3, [pc, #320]	; (800631c <HAL_RCC_ClockConfig+0x1bc>)
 80061da:	689b      	ldr	r3, [r3, #8]
 80061dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	689b      	ldr	r3, [r3, #8]
 80061e4:	494d      	ldr	r1, [pc, #308]	; (800631c <HAL_RCC_ClockConfig+0x1bc>)
 80061e6:	4313      	orrs	r3, r2
 80061e8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f003 0301 	and.w	r3, r3, #1
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d044      	beq.n	8006280 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	685b      	ldr	r3, [r3, #4]
 80061fa:	2b01      	cmp	r3, #1
 80061fc:	d107      	bne.n	800620e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80061fe:	4b47      	ldr	r3, [pc, #284]	; (800631c <HAL_RCC_ClockConfig+0x1bc>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006206:	2b00      	cmp	r3, #0
 8006208:	d119      	bne.n	800623e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800620a:	2301      	movs	r3, #1
 800620c:	e07f      	b.n	800630e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	685b      	ldr	r3, [r3, #4]
 8006212:	2b02      	cmp	r3, #2
 8006214:	d003      	beq.n	800621e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800621a:	2b03      	cmp	r3, #3
 800621c:	d107      	bne.n	800622e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800621e:	4b3f      	ldr	r3, [pc, #252]	; (800631c <HAL_RCC_ClockConfig+0x1bc>)
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006226:	2b00      	cmp	r3, #0
 8006228:	d109      	bne.n	800623e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800622a:	2301      	movs	r3, #1
 800622c:	e06f      	b.n	800630e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800622e:	4b3b      	ldr	r3, [pc, #236]	; (800631c <HAL_RCC_ClockConfig+0x1bc>)
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f003 0302 	and.w	r3, r3, #2
 8006236:	2b00      	cmp	r3, #0
 8006238:	d101      	bne.n	800623e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800623a:	2301      	movs	r3, #1
 800623c:	e067      	b.n	800630e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800623e:	4b37      	ldr	r3, [pc, #220]	; (800631c <HAL_RCC_ClockConfig+0x1bc>)
 8006240:	689b      	ldr	r3, [r3, #8]
 8006242:	f023 0203 	bic.w	r2, r3, #3
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	685b      	ldr	r3, [r3, #4]
 800624a:	4934      	ldr	r1, [pc, #208]	; (800631c <HAL_RCC_ClockConfig+0x1bc>)
 800624c:	4313      	orrs	r3, r2
 800624e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006250:	f7fd febc 	bl	8003fcc <HAL_GetTick>
 8006254:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006256:	e00a      	b.n	800626e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006258:	f7fd feb8 	bl	8003fcc <HAL_GetTick>
 800625c:	4602      	mov	r2, r0
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	1ad3      	subs	r3, r2, r3
 8006262:	f241 3288 	movw	r2, #5000	; 0x1388
 8006266:	4293      	cmp	r3, r2
 8006268:	d901      	bls.n	800626e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800626a:	2303      	movs	r3, #3
 800626c:	e04f      	b.n	800630e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800626e:	4b2b      	ldr	r3, [pc, #172]	; (800631c <HAL_RCC_ClockConfig+0x1bc>)
 8006270:	689b      	ldr	r3, [r3, #8]
 8006272:	f003 020c 	and.w	r2, r3, #12
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	685b      	ldr	r3, [r3, #4]
 800627a:	009b      	lsls	r3, r3, #2
 800627c:	429a      	cmp	r2, r3
 800627e:	d1eb      	bne.n	8006258 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006280:	4b25      	ldr	r3, [pc, #148]	; (8006318 <HAL_RCC_ClockConfig+0x1b8>)
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f003 030f 	and.w	r3, r3, #15
 8006288:	683a      	ldr	r2, [r7, #0]
 800628a:	429a      	cmp	r2, r3
 800628c:	d20c      	bcs.n	80062a8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800628e:	4b22      	ldr	r3, [pc, #136]	; (8006318 <HAL_RCC_ClockConfig+0x1b8>)
 8006290:	683a      	ldr	r2, [r7, #0]
 8006292:	b2d2      	uxtb	r2, r2
 8006294:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006296:	4b20      	ldr	r3, [pc, #128]	; (8006318 <HAL_RCC_ClockConfig+0x1b8>)
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f003 030f 	and.w	r3, r3, #15
 800629e:	683a      	ldr	r2, [r7, #0]
 80062a0:	429a      	cmp	r2, r3
 80062a2:	d001      	beq.n	80062a8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80062a4:	2301      	movs	r3, #1
 80062a6:	e032      	b.n	800630e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f003 0304 	and.w	r3, r3, #4
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d008      	beq.n	80062c6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80062b4:	4b19      	ldr	r3, [pc, #100]	; (800631c <HAL_RCC_ClockConfig+0x1bc>)
 80062b6:	689b      	ldr	r3, [r3, #8]
 80062b8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	68db      	ldr	r3, [r3, #12]
 80062c0:	4916      	ldr	r1, [pc, #88]	; (800631c <HAL_RCC_ClockConfig+0x1bc>)
 80062c2:	4313      	orrs	r3, r2
 80062c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	f003 0308 	and.w	r3, r3, #8
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d009      	beq.n	80062e6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80062d2:	4b12      	ldr	r3, [pc, #72]	; (800631c <HAL_RCC_ClockConfig+0x1bc>)
 80062d4:	689b      	ldr	r3, [r3, #8]
 80062d6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	691b      	ldr	r3, [r3, #16]
 80062de:	00db      	lsls	r3, r3, #3
 80062e0:	490e      	ldr	r1, [pc, #56]	; (800631c <HAL_RCC_ClockConfig+0x1bc>)
 80062e2:	4313      	orrs	r3, r2
 80062e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80062e6:	f000 f821 	bl	800632c <HAL_RCC_GetSysClockFreq>
 80062ea:	4601      	mov	r1, r0
 80062ec:	4b0b      	ldr	r3, [pc, #44]	; (800631c <HAL_RCC_ClockConfig+0x1bc>)
 80062ee:	689b      	ldr	r3, [r3, #8]
 80062f0:	091b      	lsrs	r3, r3, #4
 80062f2:	f003 030f 	and.w	r3, r3, #15
 80062f6:	4a0a      	ldr	r2, [pc, #40]	; (8006320 <HAL_RCC_ClockConfig+0x1c0>)
 80062f8:	5cd3      	ldrb	r3, [r2, r3]
 80062fa:	fa21 f303 	lsr.w	r3, r1, r3
 80062fe:	4a09      	ldr	r2, [pc, #36]	; (8006324 <HAL_RCC_ClockConfig+0x1c4>)
 8006300:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006302:	4b09      	ldr	r3, [pc, #36]	; (8006328 <HAL_RCC_ClockConfig+0x1c8>)
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	4618      	mov	r0, r3
 8006308:	f7fd fd16 	bl	8003d38 <HAL_InitTick>

  return HAL_OK;
 800630c:	2300      	movs	r3, #0
}
 800630e:	4618      	mov	r0, r3
 8006310:	3710      	adds	r7, #16
 8006312:	46bd      	mov	sp, r7
 8006314:	bd80      	pop	{r7, pc}
 8006316:	bf00      	nop
 8006318:	40023c00 	.word	0x40023c00
 800631c:	40023800 	.word	0x40023800
 8006320:	0800dc08 	.word	0x0800dc08
 8006324:	20000004 	.word	0x20000004
 8006328:	20000008 	.word	0x20000008

0800632c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800632c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800632e:	b085      	sub	sp, #20
 8006330:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006332:	2300      	movs	r3, #0
 8006334:	607b      	str	r3, [r7, #4]
 8006336:	2300      	movs	r3, #0
 8006338:	60fb      	str	r3, [r7, #12]
 800633a:	2300      	movs	r3, #0
 800633c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800633e:	2300      	movs	r3, #0
 8006340:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006342:	4b50      	ldr	r3, [pc, #320]	; (8006484 <HAL_RCC_GetSysClockFreq+0x158>)
 8006344:	689b      	ldr	r3, [r3, #8]
 8006346:	f003 030c 	and.w	r3, r3, #12
 800634a:	2b04      	cmp	r3, #4
 800634c:	d007      	beq.n	800635e <HAL_RCC_GetSysClockFreq+0x32>
 800634e:	2b08      	cmp	r3, #8
 8006350:	d008      	beq.n	8006364 <HAL_RCC_GetSysClockFreq+0x38>
 8006352:	2b00      	cmp	r3, #0
 8006354:	f040 808d 	bne.w	8006472 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006358:	4b4b      	ldr	r3, [pc, #300]	; (8006488 <HAL_RCC_GetSysClockFreq+0x15c>)
 800635a:	60bb      	str	r3, [r7, #8]
       break;
 800635c:	e08c      	b.n	8006478 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800635e:	4b4b      	ldr	r3, [pc, #300]	; (800648c <HAL_RCC_GetSysClockFreq+0x160>)
 8006360:	60bb      	str	r3, [r7, #8]
      break;
 8006362:	e089      	b.n	8006478 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006364:	4b47      	ldr	r3, [pc, #284]	; (8006484 <HAL_RCC_GetSysClockFreq+0x158>)
 8006366:	685b      	ldr	r3, [r3, #4]
 8006368:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800636c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800636e:	4b45      	ldr	r3, [pc, #276]	; (8006484 <HAL_RCC_GetSysClockFreq+0x158>)
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006376:	2b00      	cmp	r3, #0
 8006378:	d023      	beq.n	80063c2 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800637a:	4b42      	ldr	r3, [pc, #264]	; (8006484 <HAL_RCC_GetSysClockFreq+0x158>)
 800637c:	685b      	ldr	r3, [r3, #4]
 800637e:	099b      	lsrs	r3, r3, #6
 8006380:	f04f 0400 	mov.w	r4, #0
 8006384:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006388:	f04f 0200 	mov.w	r2, #0
 800638c:	ea03 0501 	and.w	r5, r3, r1
 8006390:	ea04 0602 	and.w	r6, r4, r2
 8006394:	4a3d      	ldr	r2, [pc, #244]	; (800648c <HAL_RCC_GetSysClockFreq+0x160>)
 8006396:	fb02 f106 	mul.w	r1, r2, r6
 800639a:	2200      	movs	r2, #0
 800639c:	fb02 f205 	mul.w	r2, r2, r5
 80063a0:	440a      	add	r2, r1
 80063a2:	493a      	ldr	r1, [pc, #232]	; (800648c <HAL_RCC_GetSysClockFreq+0x160>)
 80063a4:	fba5 0101 	umull	r0, r1, r5, r1
 80063a8:	1853      	adds	r3, r2, r1
 80063aa:	4619      	mov	r1, r3
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	f04f 0400 	mov.w	r4, #0
 80063b2:	461a      	mov	r2, r3
 80063b4:	4623      	mov	r3, r4
 80063b6:	f7fa fbef 	bl	8000b98 <__aeabi_uldivmod>
 80063ba:	4603      	mov	r3, r0
 80063bc:	460c      	mov	r4, r1
 80063be:	60fb      	str	r3, [r7, #12]
 80063c0:	e049      	b.n	8006456 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80063c2:	4b30      	ldr	r3, [pc, #192]	; (8006484 <HAL_RCC_GetSysClockFreq+0x158>)
 80063c4:	685b      	ldr	r3, [r3, #4]
 80063c6:	099b      	lsrs	r3, r3, #6
 80063c8:	f04f 0400 	mov.w	r4, #0
 80063cc:	f240 11ff 	movw	r1, #511	; 0x1ff
 80063d0:	f04f 0200 	mov.w	r2, #0
 80063d4:	ea03 0501 	and.w	r5, r3, r1
 80063d8:	ea04 0602 	and.w	r6, r4, r2
 80063dc:	4629      	mov	r1, r5
 80063de:	4632      	mov	r2, r6
 80063e0:	f04f 0300 	mov.w	r3, #0
 80063e4:	f04f 0400 	mov.w	r4, #0
 80063e8:	0154      	lsls	r4, r2, #5
 80063ea:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80063ee:	014b      	lsls	r3, r1, #5
 80063f0:	4619      	mov	r1, r3
 80063f2:	4622      	mov	r2, r4
 80063f4:	1b49      	subs	r1, r1, r5
 80063f6:	eb62 0206 	sbc.w	r2, r2, r6
 80063fa:	f04f 0300 	mov.w	r3, #0
 80063fe:	f04f 0400 	mov.w	r4, #0
 8006402:	0194      	lsls	r4, r2, #6
 8006404:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006408:	018b      	lsls	r3, r1, #6
 800640a:	1a5b      	subs	r3, r3, r1
 800640c:	eb64 0402 	sbc.w	r4, r4, r2
 8006410:	f04f 0100 	mov.w	r1, #0
 8006414:	f04f 0200 	mov.w	r2, #0
 8006418:	00e2      	lsls	r2, r4, #3
 800641a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800641e:	00d9      	lsls	r1, r3, #3
 8006420:	460b      	mov	r3, r1
 8006422:	4614      	mov	r4, r2
 8006424:	195b      	adds	r3, r3, r5
 8006426:	eb44 0406 	adc.w	r4, r4, r6
 800642a:	f04f 0100 	mov.w	r1, #0
 800642e:	f04f 0200 	mov.w	r2, #0
 8006432:	02a2      	lsls	r2, r4, #10
 8006434:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8006438:	0299      	lsls	r1, r3, #10
 800643a:	460b      	mov	r3, r1
 800643c:	4614      	mov	r4, r2
 800643e:	4618      	mov	r0, r3
 8006440:	4621      	mov	r1, r4
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	f04f 0400 	mov.w	r4, #0
 8006448:	461a      	mov	r2, r3
 800644a:	4623      	mov	r3, r4
 800644c:	f7fa fba4 	bl	8000b98 <__aeabi_uldivmod>
 8006450:	4603      	mov	r3, r0
 8006452:	460c      	mov	r4, r1
 8006454:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006456:	4b0b      	ldr	r3, [pc, #44]	; (8006484 <HAL_RCC_GetSysClockFreq+0x158>)
 8006458:	685b      	ldr	r3, [r3, #4]
 800645a:	0c1b      	lsrs	r3, r3, #16
 800645c:	f003 0303 	and.w	r3, r3, #3
 8006460:	3301      	adds	r3, #1
 8006462:	005b      	lsls	r3, r3, #1
 8006464:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006466:	68fa      	ldr	r2, [r7, #12]
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	fbb2 f3f3 	udiv	r3, r2, r3
 800646e:	60bb      	str	r3, [r7, #8]
      break;
 8006470:	e002      	b.n	8006478 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006472:	4b05      	ldr	r3, [pc, #20]	; (8006488 <HAL_RCC_GetSysClockFreq+0x15c>)
 8006474:	60bb      	str	r3, [r7, #8]
      break;
 8006476:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006478:	68bb      	ldr	r3, [r7, #8]
}
 800647a:	4618      	mov	r0, r3
 800647c:	3714      	adds	r7, #20
 800647e:	46bd      	mov	sp, r7
 8006480:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006482:	bf00      	nop
 8006484:	40023800 	.word	0x40023800
 8006488:	00f42400 	.word	0x00f42400
 800648c:	017d7840 	.word	0x017d7840

08006490 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006490:	b480      	push	{r7}
 8006492:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006494:	4b03      	ldr	r3, [pc, #12]	; (80064a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8006496:	681b      	ldr	r3, [r3, #0]
}
 8006498:	4618      	mov	r0, r3
 800649a:	46bd      	mov	sp, r7
 800649c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a0:	4770      	bx	lr
 80064a2:	bf00      	nop
 80064a4:	20000004 	.word	0x20000004

080064a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80064ac:	f7ff fff0 	bl	8006490 <HAL_RCC_GetHCLKFreq>
 80064b0:	4601      	mov	r1, r0
 80064b2:	4b05      	ldr	r3, [pc, #20]	; (80064c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80064b4:	689b      	ldr	r3, [r3, #8]
 80064b6:	0b5b      	lsrs	r3, r3, #13
 80064b8:	f003 0307 	and.w	r3, r3, #7
 80064bc:	4a03      	ldr	r2, [pc, #12]	; (80064cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80064be:	5cd3      	ldrb	r3, [r2, r3]
 80064c0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80064c4:	4618      	mov	r0, r3
 80064c6:	bd80      	pop	{r7, pc}
 80064c8:	40023800 	.word	0x40023800
 80064cc:	0800dc18 	.word	0x0800dc18

080064d0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80064d0:	b480      	push	{r7}
 80064d2:	b083      	sub	sp, #12
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
 80064d8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	220f      	movs	r2, #15
 80064de:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80064e0:	4b12      	ldr	r3, [pc, #72]	; (800652c <HAL_RCC_GetClockConfig+0x5c>)
 80064e2:	689b      	ldr	r3, [r3, #8]
 80064e4:	f003 0203 	and.w	r2, r3, #3
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80064ec:	4b0f      	ldr	r3, [pc, #60]	; (800652c <HAL_RCC_GetClockConfig+0x5c>)
 80064ee:	689b      	ldr	r3, [r3, #8]
 80064f0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80064f8:	4b0c      	ldr	r3, [pc, #48]	; (800652c <HAL_RCC_GetClockConfig+0x5c>)
 80064fa:	689b      	ldr	r3, [r3, #8]
 80064fc:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006504:	4b09      	ldr	r3, [pc, #36]	; (800652c <HAL_RCC_GetClockConfig+0x5c>)
 8006506:	689b      	ldr	r3, [r3, #8]
 8006508:	08db      	lsrs	r3, r3, #3
 800650a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006512:	4b07      	ldr	r3, [pc, #28]	; (8006530 <HAL_RCC_GetClockConfig+0x60>)
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f003 020f 	and.w	r2, r3, #15
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	601a      	str	r2, [r3, #0]
}
 800651e:	bf00      	nop
 8006520:	370c      	adds	r7, #12
 8006522:	46bd      	mov	sp, r7
 8006524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006528:	4770      	bx	lr
 800652a:	bf00      	nop
 800652c:	40023800 	.word	0x40023800
 8006530:	40023c00 	.word	0x40023c00

08006534 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b082      	sub	sp, #8
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d101      	bne.n	8006546 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006542:	2301      	movs	r3, #1
 8006544:	e056      	b.n	80065f4 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2200      	movs	r2, #0
 800654a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006552:	b2db      	uxtb	r3, r3
 8006554:	2b00      	cmp	r3, #0
 8006556:	d106      	bne.n	8006566 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2200      	movs	r2, #0
 800655c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006560:	6878      	ldr	r0, [r7, #4]
 8006562:	f7fd f9f7 	bl	8003954 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	2202      	movs	r2, #2
 800656a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	681a      	ldr	r2, [r3, #0]
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800657c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	685a      	ldr	r2, [r3, #4]
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	689b      	ldr	r3, [r3, #8]
 8006586:	431a      	orrs	r2, r3
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	68db      	ldr	r3, [r3, #12]
 800658c:	431a      	orrs	r2, r3
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	691b      	ldr	r3, [r3, #16]
 8006592:	431a      	orrs	r2, r3
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	695b      	ldr	r3, [r3, #20]
 8006598:	431a      	orrs	r2, r3
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	699b      	ldr	r3, [r3, #24]
 800659e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80065a2:	431a      	orrs	r2, r3
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	69db      	ldr	r3, [r3, #28]
 80065a8:	431a      	orrs	r2, r3
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6a1b      	ldr	r3, [r3, #32]
 80065ae:	ea42 0103 	orr.w	r1, r2, r3
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	430a      	orrs	r2, r1
 80065bc:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	699b      	ldr	r3, [r3, #24]
 80065c2:	0c1b      	lsrs	r3, r3, #16
 80065c4:	f003 0104 	and.w	r1, r3, #4
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	430a      	orrs	r2, r1
 80065d2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	69da      	ldr	r2, [r3, #28]
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80065e2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2200      	movs	r2, #0
 80065e8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	2201      	movs	r2, #1
 80065ee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80065f2:	2300      	movs	r3, #0
}
 80065f4:	4618      	mov	r0, r3
 80065f6:	3708      	adds	r7, #8
 80065f8:	46bd      	mov	sp, r7
 80065fa:	bd80      	pop	{r7, pc}

080065fc <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b088      	sub	sp, #32
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	685b      	ldr	r3, [r3, #4]
 800660a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	689b      	ldr	r3, [r3, #8]
 8006612:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006614:	69bb      	ldr	r3, [r7, #24]
 8006616:	099b      	lsrs	r3, r3, #6
 8006618:	f003 0301 	and.w	r3, r3, #1
 800661c:	2b00      	cmp	r3, #0
 800661e:	d10f      	bne.n	8006640 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006620:	69bb      	ldr	r3, [r7, #24]
 8006622:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006626:	2b00      	cmp	r3, #0
 8006628:	d00a      	beq.n	8006640 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800662a:	69fb      	ldr	r3, [r7, #28]
 800662c:	099b      	lsrs	r3, r3, #6
 800662e:	f003 0301 	and.w	r3, r3, #1
 8006632:	2b00      	cmp	r3, #0
 8006634:	d004      	beq.n	8006640 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800663a:	6878      	ldr	r0, [r7, #4]
 800663c:	4798      	blx	r3
    return;
 800663e:	e0d8      	b.n	80067f2 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006640:	69bb      	ldr	r3, [r7, #24]
 8006642:	085b      	lsrs	r3, r3, #1
 8006644:	f003 0301 	and.w	r3, r3, #1
 8006648:	2b00      	cmp	r3, #0
 800664a:	d00a      	beq.n	8006662 <HAL_SPI_IRQHandler+0x66>
 800664c:	69fb      	ldr	r3, [r7, #28]
 800664e:	09db      	lsrs	r3, r3, #7
 8006650:	f003 0301 	and.w	r3, r3, #1
 8006654:	2b00      	cmp	r3, #0
 8006656:	d004      	beq.n	8006662 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800665c:	6878      	ldr	r0, [r7, #4]
 800665e:	4798      	blx	r3
    return;
 8006660:	e0c7      	b.n	80067f2 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006662:	69bb      	ldr	r3, [r7, #24]
 8006664:	095b      	lsrs	r3, r3, #5
 8006666:	f003 0301 	and.w	r3, r3, #1
 800666a:	2b00      	cmp	r3, #0
 800666c:	d10c      	bne.n	8006688 <HAL_SPI_IRQHandler+0x8c>
 800666e:	69bb      	ldr	r3, [r7, #24]
 8006670:	099b      	lsrs	r3, r3, #6
 8006672:	f003 0301 	and.w	r3, r3, #1
 8006676:	2b00      	cmp	r3, #0
 8006678:	d106      	bne.n	8006688 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800667a:	69bb      	ldr	r3, [r7, #24]
 800667c:	0a1b      	lsrs	r3, r3, #8
 800667e:	f003 0301 	and.w	r3, r3, #1
 8006682:	2b00      	cmp	r3, #0
 8006684:	f000 80b5 	beq.w	80067f2 <HAL_SPI_IRQHandler+0x1f6>
 8006688:	69fb      	ldr	r3, [r7, #28]
 800668a:	095b      	lsrs	r3, r3, #5
 800668c:	f003 0301 	and.w	r3, r3, #1
 8006690:	2b00      	cmp	r3, #0
 8006692:	f000 80ae 	beq.w	80067f2 <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006696:	69bb      	ldr	r3, [r7, #24]
 8006698:	099b      	lsrs	r3, r3, #6
 800669a:	f003 0301 	and.w	r3, r3, #1
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d023      	beq.n	80066ea <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80066a8:	b2db      	uxtb	r3, r3
 80066aa:	2b03      	cmp	r3, #3
 80066ac:	d011      	beq.n	80066d2 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066b2:	f043 0204 	orr.w	r2, r3, #4
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80066ba:	2300      	movs	r3, #0
 80066bc:	617b      	str	r3, [r7, #20]
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	68db      	ldr	r3, [r3, #12]
 80066c4:	617b      	str	r3, [r7, #20]
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	689b      	ldr	r3, [r3, #8]
 80066cc:	617b      	str	r3, [r7, #20]
 80066ce:	697b      	ldr	r3, [r7, #20]
 80066d0:	e00b      	b.n	80066ea <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80066d2:	2300      	movs	r3, #0
 80066d4:	613b      	str	r3, [r7, #16]
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	68db      	ldr	r3, [r3, #12]
 80066dc:	613b      	str	r3, [r7, #16]
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	689b      	ldr	r3, [r3, #8]
 80066e4:	613b      	str	r3, [r7, #16]
 80066e6:	693b      	ldr	r3, [r7, #16]
        return;
 80066e8:	e083      	b.n	80067f2 <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80066ea:	69bb      	ldr	r3, [r7, #24]
 80066ec:	095b      	lsrs	r3, r3, #5
 80066ee:	f003 0301 	and.w	r3, r3, #1
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d014      	beq.n	8006720 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066fa:	f043 0201 	orr.w	r2, r3, #1
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006702:	2300      	movs	r3, #0
 8006704:	60fb      	str	r3, [r7, #12]
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	689b      	ldr	r3, [r3, #8]
 800670c:	60fb      	str	r3, [r7, #12]
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	681a      	ldr	r2, [r3, #0]
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800671c:	601a      	str	r2, [r3, #0]
 800671e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006720:	69bb      	ldr	r3, [r7, #24]
 8006722:	0a1b      	lsrs	r3, r3, #8
 8006724:	f003 0301 	and.w	r3, r3, #1
 8006728:	2b00      	cmp	r3, #0
 800672a:	d00c      	beq.n	8006746 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006730:	f043 0208 	orr.w	r2, r3, #8
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006738:	2300      	movs	r3, #0
 800673a:	60bb      	str	r3, [r7, #8]
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	689b      	ldr	r3, [r3, #8]
 8006742:	60bb      	str	r3, [r7, #8]
 8006744:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800674a:	2b00      	cmp	r3, #0
 800674c:	d050      	beq.n	80067f0 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	685a      	ldr	r2, [r3, #4]
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800675c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2201      	movs	r2, #1
 8006762:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006766:	69fb      	ldr	r3, [r7, #28]
 8006768:	f003 0302 	and.w	r3, r3, #2
 800676c:	2b00      	cmp	r3, #0
 800676e:	d104      	bne.n	800677a <HAL_SPI_IRQHandler+0x17e>
 8006770:	69fb      	ldr	r3, [r7, #28]
 8006772:	f003 0301 	and.w	r3, r3, #1
 8006776:	2b00      	cmp	r3, #0
 8006778:	d034      	beq.n	80067e4 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	685a      	ldr	r2, [r3, #4]
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	f022 0203 	bic.w	r2, r2, #3
 8006788:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800678e:	2b00      	cmp	r3, #0
 8006790:	d011      	beq.n	80067b6 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006796:	4a18      	ldr	r2, [pc, #96]	; (80067f8 <HAL_SPI_IRQHandler+0x1fc>)
 8006798:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800679e:	4618      	mov	r0, r3
 80067a0:	f7ff f880 	bl	80058a4 <HAL_DMA_Abort_IT>
 80067a4:	4603      	mov	r3, r0
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d005      	beq.n	80067b6 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067ae:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d016      	beq.n	80067ec <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80067c2:	4a0d      	ldr	r2, [pc, #52]	; (80067f8 <HAL_SPI_IRQHandler+0x1fc>)
 80067c4:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80067ca:	4618      	mov	r0, r3
 80067cc:	f7ff f86a 	bl	80058a4 <HAL_DMA_Abort_IT>
 80067d0:	4603      	mov	r3, r0
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d00a      	beq.n	80067ec <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067da:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80067e2:	e003      	b.n	80067ec <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80067e4:	6878      	ldr	r0, [r7, #4]
 80067e6:	f000 f809 	bl	80067fc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80067ea:	e000      	b.n	80067ee <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80067ec:	bf00      	nop
    return;
 80067ee:	bf00      	nop
 80067f0:	bf00      	nop
  }
}
 80067f2:	3720      	adds	r7, #32
 80067f4:	46bd      	mov	sp, r7
 80067f6:	bd80      	pop	{r7, pc}
 80067f8:	08006811 	.word	0x08006811

080067fc <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80067fc:	b480      	push	{r7}
 80067fe:	b083      	sub	sp, #12
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006804:	bf00      	nop
 8006806:	370c      	adds	r7, #12
 8006808:	46bd      	mov	sp, r7
 800680a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680e:	4770      	bx	lr

08006810 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006810:	b580      	push	{r7, lr}
 8006812:	b084      	sub	sp, #16
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800681c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	2200      	movs	r2, #0
 8006822:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	2200      	movs	r2, #0
 8006828:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800682a:	68f8      	ldr	r0, [r7, #12]
 800682c:	f7ff ffe6 	bl	80067fc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006830:	bf00      	nop
 8006832:	3710      	adds	r7, #16
 8006834:	46bd      	mov	sp, r7
 8006836:	bd80      	pop	{r7, pc}

08006838 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006838:	b580      	push	{r7, lr}
 800683a:	b082      	sub	sp, #8
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d101      	bne.n	800684a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006846:	2301      	movs	r3, #1
 8006848:	e01d      	b.n	8006886 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006850:	b2db      	uxtb	r3, r3
 8006852:	2b00      	cmp	r3, #0
 8006854:	d106      	bne.n	8006864 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2200      	movs	r2, #0
 800685a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800685e:	6878      	ldr	r0, [r7, #4]
 8006860:	f7fd f94e 	bl	8003b00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2202      	movs	r2, #2
 8006868:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681a      	ldr	r2, [r3, #0]
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	3304      	adds	r3, #4
 8006874:	4619      	mov	r1, r3
 8006876:	4610      	mov	r0, r2
 8006878:	f000 fc2e 	bl	80070d8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2201      	movs	r2, #1
 8006880:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006884:	2300      	movs	r3, #0
}
 8006886:	4618      	mov	r0, r3
 8006888:	3708      	adds	r7, #8
 800688a:	46bd      	mov	sp, r7
 800688c:	bd80      	pop	{r7, pc}

0800688e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800688e:	b480      	push	{r7}
 8006890:	b085      	sub	sp, #20
 8006892:	af00      	add	r7, sp, #0
 8006894:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	68da      	ldr	r2, [r3, #12]
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f042 0201 	orr.w	r2, r2, #1
 80068a4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	689b      	ldr	r3, [r3, #8]
 80068ac:	f003 0307 	and.w	r3, r3, #7
 80068b0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	2b06      	cmp	r3, #6
 80068b6:	d007      	beq.n	80068c8 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	681a      	ldr	r2, [r3, #0]
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f042 0201 	orr.w	r2, r2, #1
 80068c6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80068c8:	2300      	movs	r3, #0
}
 80068ca:	4618      	mov	r0, r3
 80068cc:	3714      	adds	r7, #20
 80068ce:	46bd      	mov	sp, r7
 80068d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d4:	4770      	bx	lr

080068d6 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80068d6:	b580      	push	{r7, lr}
 80068d8:	b082      	sub	sp, #8
 80068da:	af00      	add	r7, sp, #0
 80068dc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d101      	bne.n	80068e8 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80068e4:	2301      	movs	r3, #1
 80068e6:	e01d      	b.n	8006924 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068ee:	b2db      	uxtb	r3, r3
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d106      	bne.n	8006902 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2200      	movs	r2, #0
 80068f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80068fc:	6878      	ldr	r0, [r7, #4]
 80068fe:	f7fd f96f 	bl	8003be0 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2202      	movs	r2, #2
 8006906:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681a      	ldr	r2, [r3, #0]
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	3304      	adds	r3, #4
 8006912:	4619      	mov	r1, r3
 8006914:	4610      	mov	r0, r2
 8006916:	f000 fbdf 	bl	80070d8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2201      	movs	r2, #1
 800691e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006922:	2300      	movs	r3, #0
}
 8006924:	4618      	mov	r0, r3
 8006926:	3708      	adds	r7, #8
 8006928:	46bd      	mov	sp, r7
 800692a:	bd80      	pop	{r7, pc}

0800692c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b082      	sub	sp, #8
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2b00      	cmp	r3, #0
 8006938:	d101      	bne.n	800693e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800693a:	2301      	movs	r3, #1
 800693c:	e01d      	b.n	800697a <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006944:	b2db      	uxtb	r3, r3
 8006946:	2b00      	cmp	r3, #0
 8006948:	d106      	bne.n	8006958 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2200      	movs	r2, #0
 800694e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006952:	6878      	ldr	r0, [r7, #4]
 8006954:	f000 f815 	bl	8006982 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2202      	movs	r2, #2
 800695c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681a      	ldr	r2, [r3, #0]
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	3304      	adds	r3, #4
 8006968:	4619      	mov	r1, r3
 800696a:	4610      	mov	r0, r2
 800696c:	f000 fbb4 	bl	80070d8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2201      	movs	r2, #1
 8006974:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006978:	2300      	movs	r3, #0
}
 800697a:	4618      	mov	r0, r3
 800697c:	3708      	adds	r7, #8
 800697e:	46bd      	mov	sp, r7
 8006980:	bd80      	pop	{r7, pc}

08006982 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006982:	b480      	push	{r7}
 8006984:	b083      	sub	sp, #12
 8006986:	af00      	add	r7, sp, #0
 8006988:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800698a:	bf00      	nop
 800698c:	370c      	adds	r7, #12
 800698e:	46bd      	mov	sp, r7
 8006990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006994:	4770      	bx	lr

08006996 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8006996:	b580      	push	{r7, lr}
 8006998:	b086      	sub	sp, #24
 800699a:	af00      	add	r7, sp, #0
 800699c:	6078      	str	r0, [r7, #4]
 800699e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d101      	bne.n	80069aa <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80069a6:	2301      	movs	r3, #1
 80069a8:	e083      	b.n	8006ab2 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069b0:	b2db      	uxtb	r3, r3
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d106      	bne.n	80069c4 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2200      	movs	r2, #0
 80069ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80069be:	6878      	ldr	r0, [r7, #4]
 80069c0:	f7fd f818 	bl	80039f4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2202      	movs	r2, #2
 80069c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	689b      	ldr	r3, [r3, #8]
 80069d2:	687a      	ldr	r2, [r7, #4]
 80069d4:	6812      	ldr	r2, [r2, #0]
 80069d6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80069da:	f023 0307 	bic.w	r3, r3, #7
 80069de:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681a      	ldr	r2, [r3, #0]
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	3304      	adds	r3, #4
 80069e8:	4619      	mov	r1, r3
 80069ea:	4610      	mov	r0, r2
 80069ec:	f000 fb74 	bl	80070d8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	689b      	ldr	r3, [r3, #8]
 80069f6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	699b      	ldr	r3, [r3, #24]
 80069fe:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	6a1b      	ldr	r3, [r3, #32]
 8006a06:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	697a      	ldr	r2, [r7, #20]
 8006a0e:	4313      	orrs	r3, r2
 8006a10:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006a12:	693b      	ldr	r3, [r7, #16]
 8006a14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a18:	f023 0303 	bic.w	r3, r3, #3
 8006a1c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	689a      	ldr	r2, [r3, #8]
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	699b      	ldr	r3, [r3, #24]
 8006a26:	021b      	lsls	r3, r3, #8
 8006a28:	4313      	orrs	r3, r2
 8006a2a:	693a      	ldr	r2, [r7, #16]
 8006a2c:	4313      	orrs	r3, r2
 8006a2e:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006a30:	693b      	ldr	r3, [r7, #16]
 8006a32:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006a36:	f023 030c 	bic.w	r3, r3, #12
 8006a3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006a3c:	693b      	ldr	r3, [r7, #16]
 8006a3e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006a42:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006a46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	68da      	ldr	r2, [r3, #12]
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	69db      	ldr	r3, [r3, #28]
 8006a50:	021b      	lsls	r3, r3, #8
 8006a52:	4313      	orrs	r3, r2
 8006a54:	693a      	ldr	r2, [r7, #16]
 8006a56:	4313      	orrs	r3, r2
 8006a58:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	691b      	ldr	r3, [r3, #16]
 8006a5e:	011a      	lsls	r2, r3, #4
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	6a1b      	ldr	r3, [r3, #32]
 8006a64:	031b      	lsls	r3, r3, #12
 8006a66:	4313      	orrs	r3, r2
 8006a68:	693a      	ldr	r2, [r7, #16]
 8006a6a:	4313      	orrs	r3, r2
 8006a6c:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8006a74:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8006a7c:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	685a      	ldr	r2, [r3, #4]
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	695b      	ldr	r3, [r3, #20]
 8006a86:	011b      	lsls	r3, r3, #4
 8006a88:	4313      	orrs	r3, r2
 8006a8a:	68fa      	ldr	r2, [r7, #12]
 8006a8c:	4313      	orrs	r3, r2
 8006a8e:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	697a      	ldr	r2, [r7, #20]
 8006a96:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	693a      	ldr	r2, [r7, #16]
 8006a9e:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	68fa      	ldr	r2, [r7, #12]
 8006aa6:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2201      	movs	r2, #1
 8006aac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006ab0:	2300      	movs	r3, #0
}
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	3718      	adds	r7, #24
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	bd80      	pop	{r7, pc}

08006aba <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006aba:	b580      	push	{r7, lr}
 8006abc:	b082      	sub	sp, #8
 8006abe:	af00      	add	r7, sp, #0
 8006ac0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	691b      	ldr	r3, [r3, #16]
 8006ac8:	f003 0302 	and.w	r3, r3, #2
 8006acc:	2b02      	cmp	r3, #2
 8006ace:	d122      	bne.n	8006b16 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	68db      	ldr	r3, [r3, #12]
 8006ad6:	f003 0302 	and.w	r3, r3, #2
 8006ada:	2b02      	cmp	r3, #2
 8006adc:	d11b      	bne.n	8006b16 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	f06f 0202 	mvn.w	r2, #2
 8006ae6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2201      	movs	r2, #1
 8006aec:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	699b      	ldr	r3, [r3, #24]
 8006af4:	f003 0303 	and.w	r3, r3, #3
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d003      	beq.n	8006b04 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006afc:	6878      	ldr	r0, [r7, #4]
 8006afe:	f000 facc 	bl	800709a <HAL_TIM_IC_CaptureCallback>
 8006b02:	e005      	b.n	8006b10 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b04:	6878      	ldr	r0, [r7, #4]
 8006b06:	f000 fabe 	bl	8007086 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b0a:	6878      	ldr	r0, [r7, #4]
 8006b0c:	f000 facf 	bl	80070ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2200      	movs	r2, #0
 8006b14:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	691b      	ldr	r3, [r3, #16]
 8006b1c:	f003 0304 	and.w	r3, r3, #4
 8006b20:	2b04      	cmp	r3, #4
 8006b22:	d122      	bne.n	8006b6a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	68db      	ldr	r3, [r3, #12]
 8006b2a:	f003 0304 	and.w	r3, r3, #4
 8006b2e:	2b04      	cmp	r3, #4
 8006b30:	d11b      	bne.n	8006b6a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f06f 0204 	mvn.w	r2, #4
 8006b3a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	2202      	movs	r2, #2
 8006b40:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	699b      	ldr	r3, [r3, #24]
 8006b48:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d003      	beq.n	8006b58 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b50:	6878      	ldr	r0, [r7, #4]
 8006b52:	f000 faa2 	bl	800709a <HAL_TIM_IC_CaptureCallback>
 8006b56:	e005      	b.n	8006b64 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b58:	6878      	ldr	r0, [r7, #4]
 8006b5a:	f000 fa94 	bl	8007086 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b5e:	6878      	ldr	r0, [r7, #4]
 8006b60:	f000 faa5 	bl	80070ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2200      	movs	r2, #0
 8006b68:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	691b      	ldr	r3, [r3, #16]
 8006b70:	f003 0308 	and.w	r3, r3, #8
 8006b74:	2b08      	cmp	r3, #8
 8006b76:	d122      	bne.n	8006bbe <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	68db      	ldr	r3, [r3, #12]
 8006b7e:	f003 0308 	and.w	r3, r3, #8
 8006b82:	2b08      	cmp	r3, #8
 8006b84:	d11b      	bne.n	8006bbe <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	f06f 0208 	mvn.w	r2, #8
 8006b8e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2204      	movs	r2, #4
 8006b94:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	69db      	ldr	r3, [r3, #28]
 8006b9c:	f003 0303 	and.w	r3, r3, #3
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d003      	beq.n	8006bac <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ba4:	6878      	ldr	r0, [r7, #4]
 8006ba6:	f000 fa78 	bl	800709a <HAL_TIM_IC_CaptureCallback>
 8006baa:	e005      	b.n	8006bb8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006bac:	6878      	ldr	r0, [r7, #4]
 8006bae:	f000 fa6a 	bl	8007086 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006bb2:	6878      	ldr	r0, [r7, #4]
 8006bb4:	f000 fa7b 	bl	80070ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2200      	movs	r2, #0
 8006bbc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	691b      	ldr	r3, [r3, #16]
 8006bc4:	f003 0310 	and.w	r3, r3, #16
 8006bc8:	2b10      	cmp	r3, #16
 8006bca:	d122      	bne.n	8006c12 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	68db      	ldr	r3, [r3, #12]
 8006bd2:	f003 0310 	and.w	r3, r3, #16
 8006bd6:	2b10      	cmp	r3, #16
 8006bd8:	d11b      	bne.n	8006c12 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	f06f 0210 	mvn.w	r2, #16
 8006be2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2208      	movs	r2, #8
 8006be8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	69db      	ldr	r3, [r3, #28]
 8006bf0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d003      	beq.n	8006c00 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006bf8:	6878      	ldr	r0, [r7, #4]
 8006bfa:	f000 fa4e 	bl	800709a <HAL_TIM_IC_CaptureCallback>
 8006bfe:	e005      	b.n	8006c0c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c00:	6878      	ldr	r0, [r7, #4]
 8006c02:	f000 fa40 	bl	8007086 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c06:	6878      	ldr	r0, [r7, #4]
 8006c08:	f000 fa51 	bl	80070ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2200      	movs	r2, #0
 8006c10:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	691b      	ldr	r3, [r3, #16]
 8006c18:	f003 0301 	and.w	r3, r3, #1
 8006c1c:	2b01      	cmp	r3, #1
 8006c1e:	d10e      	bne.n	8006c3e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	68db      	ldr	r3, [r3, #12]
 8006c26:	f003 0301 	and.w	r3, r3, #1
 8006c2a:	2b01      	cmp	r3, #1
 8006c2c:	d107      	bne.n	8006c3e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f06f 0201 	mvn.w	r2, #1
 8006c36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006c38:	6878      	ldr	r0, [r7, #4]
 8006c3a:	f7fb fbc9 	bl	80023d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	691b      	ldr	r3, [r3, #16]
 8006c44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c48:	2b80      	cmp	r3, #128	; 0x80
 8006c4a:	d10e      	bne.n	8006c6a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	68db      	ldr	r3, [r3, #12]
 8006c52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c56:	2b80      	cmp	r3, #128	; 0x80
 8006c58:	d107      	bne.n	8006c6a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006c62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006c64:	6878      	ldr	r0, [r7, #4]
 8006c66:	f000 fda7 	bl	80077b8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	691b      	ldr	r3, [r3, #16]
 8006c70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c74:	2b40      	cmp	r3, #64	; 0x40
 8006c76:	d10e      	bne.n	8006c96 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	68db      	ldr	r3, [r3, #12]
 8006c7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c82:	2b40      	cmp	r3, #64	; 0x40
 8006c84:	d107      	bne.n	8006c96 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006c8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006c90:	6878      	ldr	r0, [r7, #4]
 8006c92:	f000 fa16 	bl	80070c2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	691b      	ldr	r3, [r3, #16]
 8006c9c:	f003 0320 	and.w	r3, r3, #32
 8006ca0:	2b20      	cmp	r3, #32
 8006ca2:	d10e      	bne.n	8006cc2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	68db      	ldr	r3, [r3, #12]
 8006caa:	f003 0320 	and.w	r3, r3, #32
 8006cae:	2b20      	cmp	r3, #32
 8006cb0:	d107      	bne.n	8006cc2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f06f 0220 	mvn.w	r2, #32
 8006cba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006cbc:	6878      	ldr	r0, [r7, #4]
 8006cbe:	f000 fd71 	bl	80077a4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006cc2:	bf00      	nop
 8006cc4:	3708      	adds	r7, #8
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	bd80      	pop	{r7, pc}
	...

08006ccc <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b084      	sub	sp, #16
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	60f8      	str	r0, [r7, #12]
 8006cd4:	60b9      	str	r1, [r7, #8]
 8006cd6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006cde:	2b01      	cmp	r3, #1
 8006ce0:	d101      	bne.n	8006ce6 <HAL_TIM_OC_ConfigChannel+0x1a>
 8006ce2:	2302      	movs	r3, #2
 8006ce4:	e04e      	b.n	8006d84 <HAL_TIM_OC_ConfigChannel+0xb8>
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	2201      	movs	r2, #1
 8006cea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	2202      	movs	r2, #2
 8006cf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	2b0c      	cmp	r3, #12
 8006cfa:	d839      	bhi.n	8006d70 <HAL_TIM_OC_ConfigChannel+0xa4>
 8006cfc:	a201      	add	r2, pc, #4	; (adr r2, 8006d04 <HAL_TIM_OC_ConfigChannel+0x38>)
 8006cfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d02:	bf00      	nop
 8006d04:	08006d39 	.word	0x08006d39
 8006d08:	08006d71 	.word	0x08006d71
 8006d0c:	08006d71 	.word	0x08006d71
 8006d10:	08006d71 	.word	0x08006d71
 8006d14:	08006d47 	.word	0x08006d47
 8006d18:	08006d71 	.word	0x08006d71
 8006d1c:	08006d71 	.word	0x08006d71
 8006d20:	08006d71 	.word	0x08006d71
 8006d24:	08006d55 	.word	0x08006d55
 8006d28:	08006d71 	.word	0x08006d71
 8006d2c:	08006d71 	.word	0x08006d71
 8006d30:	08006d71 	.word	0x08006d71
 8006d34:	08006d63 	.word	0x08006d63
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	68b9      	ldr	r1, [r7, #8]
 8006d3e:	4618      	mov	r0, r3
 8006d40:	f000 fa6a 	bl	8007218 <TIM_OC1_SetConfig>
      break;
 8006d44:	e015      	b.n	8006d72 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	68b9      	ldr	r1, [r7, #8]
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	f000 fad3 	bl	80072f8 <TIM_OC2_SetConfig>
      break;
 8006d52:	e00e      	b.n	8006d72 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	68b9      	ldr	r1, [r7, #8]
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	f000 fb42 	bl	80073e4 <TIM_OC3_SetConfig>
      break;
 8006d60:	e007      	b.n	8006d72 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	68b9      	ldr	r1, [r7, #8]
 8006d68:	4618      	mov	r0, r3
 8006d6a:	f000 fbaf 	bl	80074cc <TIM_OC4_SetConfig>
      break;
 8006d6e:	e000      	b.n	8006d72 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 8006d70:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	2201      	movs	r2, #1
 8006d76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006d82:	2300      	movs	r3, #0
}
 8006d84:	4618      	mov	r0, r3
 8006d86:	3710      	adds	r7, #16
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	bd80      	pop	{r7, pc}

08006d8c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b084      	sub	sp, #16
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	60f8      	str	r0, [r7, #12]
 8006d94:	60b9      	str	r1, [r7, #8]
 8006d96:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d9e:	2b01      	cmp	r3, #1
 8006da0:	d101      	bne.n	8006da6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006da2:	2302      	movs	r3, #2
 8006da4:	e0b4      	b.n	8006f10 <HAL_TIM_PWM_ConfigChannel+0x184>
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	2201      	movs	r2, #1
 8006daa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	2202      	movs	r2, #2
 8006db2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2b0c      	cmp	r3, #12
 8006dba:	f200 809f 	bhi.w	8006efc <HAL_TIM_PWM_ConfigChannel+0x170>
 8006dbe:	a201      	add	r2, pc, #4	; (adr r2, 8006dc4 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8006dc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dc4:	08006df9 	.word	0x08006df9
 8006dc8:	08006efd 	.word	0x08006efd
 8006dcc:	08006efd 	.word	0x08006efd
 8006dd0:	08006efd 	.word	0x08006efd
 8006dd4:	08006e39 	.word	0x08006e39
 8006dd8:	08006efd 	.word	0x08006efd
 8006ddc:	08006efd 	.word	0x08006efd
 8006de0:	08006efd 	.word	0x08006efd
 8006de4:	08006e7b 	.word	0x08006e7b
 8006de8:	08006efd 	.word	0x08006efd
 8006dec:	08006efd 	.word	0x08006efd
 8006df0:	08006efd 	.word	0x08006efd
 8006df4:	08006ebb 	.word	0x08006ebb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	68b9      	ldr	r1, [r7, #8]
 8006dfe:	4618      	mov	r0, r3
 8006e00:	f000 fa0a 	bl	8007218 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	699a      	ldr	r2, [r3, #24]
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f042 0208 	orr.w	r2, r2, #8
 8006e12:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	699a      	ldr	r2, [r3, #24]
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f022 0204 	bic.w	r2, r2, #4
 8006e22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	6999      	ldr	r1, [r3, #24]
 8006e2a:	68bb      	ldr	r3, [r7, #8]
 8006e2c:	691a      	ldr	r2, [r3, #16]
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	430a      	orrs	r2, r1
 8006e34:	619a      	str	r2, [r3, #24]
      break;
 8006e36:	e062      	b.n	8006efe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	68b9      	ldr	r1, [r7, #8]
 8006e3e:	4618      	mov	r0, r3
 8006e40:	f000 fa5a 	bl	80072f8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	699a      	ldr	r2, [r3, #24]
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006e52:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	699a      	ldr	r2, [r3, #24]
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e62:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	6999      	ldr	r1, [r3, #24]
 8006e6a:	68bb      	ldr	r3, [r7, #8]
 8006e6c:	691b      	ldr	r3, [r3, #16]
 8006e6e:	021a      	lsls	r2, r3, #8
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	430a      	orrs	r2, r1
 8006e76:	619a      	str	r2, [r3, #24]
      break;
 8006e78:	e041      	b.n	8006efe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	68b9      	ldr	r1, [r7, #8]
 8006e80:	4618      	mov	r0, r3
 8006e82:	f000 faaf 	bl	80073e4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	69da      	ldr	r2, [r3, #28]
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f042 0208 	orr.w	r2, r2, #8
 8006e94:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	69da      	ldr	r2, [r3, #28]
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	f022 0204 	bic.w	r2, r2, #4
 8006ea4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	69d9      	ldr	r1, [r3, #28]
 8006eac:	68bb      	ldr	r3, [r7, #8]
 8006eae:	691a      	ldr	r2, [r3, #16]
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	430a      	orrs	r2, r1
 8006eb6:	61da      	str	r2, [r3, #28]
      break;
 8006eb8:	e021      	b.n	8006efe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	68b9      	ldr	r1, [r7, #8]
 8006ec0:	4618      	mov	r0, r3
 8006ec2:	f000 fb03 	bl	80074cc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	69da      	ldr	r2, [r3, #28]
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006ed4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	69da      	ldr	r2, [r3, #28]
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ee4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	69d9      	ldr	r1, [r3, #28]
 8006eec:	68bb      	ldr	r3, [r7, #8]
 8006eee:	691b      	ldr	r3, [r3, #16]
 8006ef0:	021a      	lsls	r2, r3, #8
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	430a      	orrs	r2, r1
 8006ef8:	61da      	str	r2, [r3, #28]
      break;
 8006efa:	e000      	b.n	8006efe <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8006efc:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	2201      	movs	r2, #1
 8006f02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	2200      	movs	r2, #0
 8006f0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006f0e:	2300      	movs	r3, #0
}
 8006f10:	4618      	mov	r0, r3
 8006f12:	3710      	adds	r7, #16
 8006f14:	46bd      	mov	sp, r7
 8006f16:	bd80      	pop	{r7, pc}

08006f18 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b084      	sub	sp, #16
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
 8006f20:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f28:	2b01      	cmp	r3, #1
 8006f2a:	d101      	bne.n	8006f30 <HAL_TIM_ConfigClockSource+0x18>
 8006f2c:	2302      	movs	r3, #2
 8006f2e:	e0a6      	b.n	800707e <HAL_TIM_ConfigClockSource+0x166>
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2201      	movs	r2, #1
 8006f34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2202      	movs	r2, #2
 8006f3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	689b      	ldr	r3, [r3, #8]
 8006f46:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006f4e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006f56:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	68fa      	ldr	r2, [r7, #12]
 8006f5e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006f60:	683b      	ldr	r3, [r7, #0]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	2b40      	cmp	r3, #64	; 0x40
 8006f66:	d067      	beq.n	8007038 <HAL_TIM_ConfigClockSource+0x120>
 8006f68:	2b40      	cmp	r3, #64	; 0x40
 8006f6a:	d80b      	bhi.n	8006f84 <HAL_TIM_ConfigClockSource+0x6c>
 8006f6c:	2b10      	cmp	r3, #16
 8006f6e:	d073      	beq.n	8007058 <HAL_TIM_ConfigClockSource+0x140>
 8006f70:	2b10      	cmp	r3, #16
 8006f72:	d802      	bhi.n	8006f7a <HAL_TIM_ConfigClockSource+0x62>
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d06f      	beq.n	8007058 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8006f78:	e078      	b.n	800706c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006f7a:	2b20      	cmp	r3, #32
 8006f7c:	d06c      	beq.n	8007058 <HAL_TIM_ConfigClockSource+0x140>
 8006f7e:	2b30      	cmp	r3, #48	; 0x30
 8006f80:	d06a      	beq.n	8007058 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8006f82:	e073      	b.n	800706c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006f84:	2b70      	cmp	r3, #112	; 0x70
 8006f86:	d00d      	beq.n	8006fa4 <HAL_TIM_ConfigClockSource+0x8c>
 8006f88:	2b70      	cmp	r3, #112	; 0x70
 8006f8a:	d804      	bhi.n	8006f96 <HAL_TIM_ConfigClockSource+0x7e>
 8006f8c:	2b50      	cmp	r3, #80	; 0x50
 8006f8e:	d033      	beq.n	8006ff8 <HAL_TIM_ConfigClockSource+0xe0>
 8006f90:	2b60      	cmp	r3, #96	; 0x60
 8006f92:	d041      	beq.n	8007018 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8006f94:	e06a      	b.n	800706c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006f96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f9a:	d066      	beq.n	800706a <HAL_TIM_ConfigClockSource+0x152>
 8006f9c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006fa0:	d017      	beq.n	8006fd2 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8006fa2:	e063      	b.n	800706c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	6818      	ldr	r0, [r3, #0]
 8006fa8:	683b      	ldr	r3, [r7, #0]
 8006faa:	6899      	ldr	r1, [r3, #8]
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	685a      	ldr	r2, [r3, #4]
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	68db      	ldr	r3, [r3, #12]
 8006fb4:	f000 fb5a 	bl	800766c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	689b      	ldr	r3, [r3, #8]
 8006fbe:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006fc6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	68fa      	ldr	r2, [r7, #12]
 8006fce:	609a      	str	r2, [r3, #8]
      break;
 8006fd0:	e04c      	b.n	800706c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	6818      	ldr	r0, [r3, #0]
 8006fd6:	683b      	ldr	r3, [r7, #0]
 8006fd8:	6899      	ldr	r1, [r3, #8]
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	685a      	ldr	r2, [r3, #4]
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	68db      	ldr	r3, [r3, #12]
 8006fe2:	f000 fb43 	bl	800766c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	689a      	ldr	r2, [r3, #8]
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006ff4:	609a      	str	r2, [r3, #8]
      break;
 8006ff6:	e039      	b.n	800706c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	6818      	ldr	r0, [r3, #0]
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	6859      	ldr	r1, [r3, #4]
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	68db      	ldr	r3, [r3, #12]
 8007004:	461a      	mov	r2, r3
 8007006:	f000 fab7 	bl	8007578 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	2150      	movs	r1, #80	; 0x50
 8007010:	4618      	mov	r0, r3
 8007012:	f000 fb10 	bl	8007636 <TIM_ITRx_SetConfig>
      break;
 8007016:	e029      	b.n	800706c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	6818      	ldr	r0, [r3, #0]
 800701c:	683b      	ldr	r3, [r7, #0]
 800701e:	6859      	ldr	r1, [r3, #4]
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	68db      	ldr	r3, [r3, #12]
 8007024:	461a      	mov	r2, r3
 8007026:	f000 fad6 	bl	80075d6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	2160      	movs	r1, #96	; 0x60
 8007030:	4618      	mov	r0, r3
 8007032:	f000 fb00 	bl	8007636 <TIM_ITRx_SetConfig>
      break;
 8007036:	e019      	b.n	800706c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	6818      	ldr	r0, [r3, #0]
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	6859      	ldr	r1, [r3, #4]
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	68db      	ldr	r3, [r3, #12]
 8007044:	461a      	mov	r2, r3
 8007046:	f000 fa97 	bl	8007578 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	2140      	movs	r1, #64	; 0x40
 8007050:	4618      	mov	r0, r3
 8007052:	f000 faf0 	bl	8007636 <TIM_ITRx_SetConfig>
      break;
 8007056:	e009      	b.n	800706c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681a      	ldr	r2, [r3, #0]
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	4619      	mov	r1, r3
 8007062:	4610      	mov	r0, r2
 8007064:	f000 fae7 	bl	8007636 <TIM_ITRx_SetConfig>
      break;
 8007068:	e000      	b.n	800706c <HAL_TIM_ConfigClockSource+0x154>
      break;
 800706a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2201      	movs	r2, #1
 8007070:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2200      	movs	r2, #0
 8007078:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800707c:	2300      	movs	r3, #0
}
 800707e:	4618      	mov	r0, r3
 8007080:	3710      	adds	r7, #16
 8007082:	46bd      	mov	sp, r7
 8007084:	bd80      	pop	{r7, pc}

08007086 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007086:	b480      	push	{r7}
 8007088:	b083      	sub	sp, #12
 800708a:	af00      	add	r7, sp, #0
 800708c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800708e:	bf00      	nop
 8007090:	370c      	adds	r7, #12
 8007092:	46bd      	mov	sp, r7
 8007094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007098:	4770      	bx	lr

0800709a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800709a:	b480      	push	{r7}
 800709c:	b083      	sub	sp, #12
 800709e:	af00      	add	r7, sp, #0
 80070a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80070a2:	bf00      	nop
 80070a4:	370c      	adds	r7, #12
 80070a6:	46bd      	mov	sp, r7
 80070a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ac:	4770      	bx	lr

080070ae <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80070ae:	b480      	push	{r7}
 80070b0:	b083      	sub	sp, #12
 80070b2:	af00      	add	r7, sp, #0
 80070b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80070b6:	bf00      	nop
 80070b8:	370c      	adds	r7, #12
 80070ba:	46bd      	mov	sp, r7
 80070bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c0:	4770      	bx	lr

080070c2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80070c2:	b480      	push	{r7}
 80070c4:	b083      	sub	sp, #12
 80070c6:	af00      	add	r7, sp, #0
 80070c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80070ca:	bf00      	nop
 80070cc:	370c      	adds	r7, #12
 80070ce:	46bd      	mov	sp, r7
 80070d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d4:	4770      	bx	lr
	...

080070d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80070d8:	b480      	push	{r7}
 80070da:	b085      	sub	sp, #20
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
 80070e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	4a40      	ldr	r2, [pc, #256]	; (80071ec <TIM_Base_SetConfig+0x114>)
 80070ec:	4293      	cmp	r3, r2
 80070ee:	d013      	beq.n	8007118 <TIM_Base_SetConfig+0x40>
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070f6:	d00f      	beq.n	8007118 <TIM_Base_SetConfig+0x40>
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	4a3d      	ldr	r2, [pc, #244]	; (80071f0 <TIM_Base_SetConfig+0x118>)
 80070fc:	4293      	cmp	r3, r2
 80070fe:	d00b      	beq.n	8007118 <TIM_Base_SetConfig+0x40>
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	4a3c      	ldr	r2, [pc, #240]	; (80071f4 <TIM_Base_SetConfig+0x11c>)
 8007104:	4293      	cmp	r3, r2
 8007106:	d007      	beq.n	8007118 <TIM_Base_SetConfig+0x40>
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	4a3b      	ldr	r2, [pc, #236]	; (80071f8 <TIM_Base_SetConfig+0x120>)
 800710c:	4293      	cmp	r3, r2
 800710e:	d003      	beq.n	8007118 <TIM_Base_SetConfig+0x40>
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	4a3a      	ldr	r2, [pc, #232]	; (80071fc <TIM_Base_SetConfig+0x124>)
 8007114:	4293      	cmp	r3, r2
 8007116:	d108      	bne.n	800712a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800711e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	685b      	ldr	r3, [r3, #4]
 8007124:	68fa      	ldr	r2, [r7, #12]
 8007126:	4313      	orrs	r3, r2
 8007128:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	4a2f      	ldr	r2, [pc, #188]	; (80071ec <TIM_Base_SetConfig+0x114>)
 800712e:	4293      	cmp	r3, r2
 8007130:	d02b      	beq.n	800718a <TIM_Base_SetConfig+0xb2>
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007138:	d027      	beq.n	800718a <TIM_Base_SetConfig+0xb2>
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	4a2c      	ldr	r2, [pc, #176]	; (80071f0 <TIM_Base_SetConfig+0x118>)
 800713e:	4293      	cmp	r3, r2
 8007140:	d023      	beq.n	800718a <TIM_Base_SetConfig+0xb2>
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	4a2b      	ldr	r2, [pc, #172]	; (80071f4 <TIM_Base_SetConfig+0x11c>)
 8007146:	4293      	cmp	r3, r2
 8007148:	d01f      	beq.n	800718a <TIM_Base_SetConfig+0xb2>
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	4a2a      	ldr	r2, [pc, #168]	; (80071f8 <TIM_Base_SetConfig+0x120>)
 800714e:	4293      	cmp	r3, r2
 8007150:	d01b      	beq.n	800718a <TIM_Base_SetConfig+0xb2>
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	4a29      	ldr	r2, [pc, #164]	; (80071fc <TIM_Base_SetConfig+0x124>)
 8007156:	4293      	cmp	r3, r2
 8007158:	d017      	beq.n	800718a <TIM_Base_SetConfig+0xb2>
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	4a28      	ldr	r2, [pc, #160]	; (8007200 <TIM_Base_SetConfig+0x128>)
 800715e:	4293      	cmp	r3, r2
 8007160:	d013      	beq.n	800718a <TIM_Base_SetConfig+0xb2>
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	4a27      	ldr	r2, [pc, #156]	; (8007204 <TIM_Base_SetConfig+0x12c>)
 8007166:	4293      	cmp	r3, r2
 8007168:	d00f      	beq.n	800718a <TIM_Base_SetConfig+0xb2>
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	4a26      	ldr	r2, [pc, #152]	; (8007208 <TIM_Base_SetConfig+0x130>)
 800716e:	4293      	cmp	r3, r2
 8007170:	d00b      	beq.n	800718a <TIM_Base_SetConfig+0xb2>
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	4a25      	ldr	r2, [pc, #148]	; (800720c <TIM_Base_SetConfig+0x134>)
 8007176:	4293      	cmp	r3, r2
 8007178:	d007      	beq.n	800718a <TIM_Base_SetConfig+0xb2>
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	4a24      	ldr	r2, [pc, #144]	; (8007210 <TIM_Base_SetConfig+0x138>)
 800717e:	4293      	cmp	r3, r2
 8007180:	d003      	beq.n	800718a <TIM_Base_SetConfig+0xb2>
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	4a23      	ldr	r2, [pc, #140]	; (8007214 <TIM_Base_SetConfig+0x13c>)
 8007186:	4293      	cmp	r3, r2
 8007188:	d108      	bne.n	800719c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007190:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007192:	683b      	ldr	r3, [r7, #0]
 8007194:	68db      	ldr	r3, [r3, #12]
 8007196:	68fa      	ldr	r2, [r7, #12]
 8007198:	4313      	orrs	r3, r2
 800719a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80071a2:	683b      	ldr	r3, [r7, #0]
 80071a4:	695b      	ldr	r3, [r3, #20]
 80071a6:	4313      	orrs	r3, r2
 80071a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	68fa      	ldr	r2, [r7, #12]
 80071ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80071b0:	683b      	ldr	r3, [r7, #0]
 80071b2:	689a      	ldr	r2, [r3, #8]
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	681a      	ldr	r2, [r3, #0]
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	4a0a      	ldr	r2, [pc, #40]	; (80071ec <TIM_Base_SetConfig+0x114>)
 80071c4:	4293      	cmp	r3, r2
 80071c6:	d003      	beq.n	80071d0 <TIM_Base_SetConfig+0xf8>
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	4a0c      	ldr	r2, [pc, #48]	; (80071fc <TIM_Base_SetConfig+0x124>)
 80071cc:	4293      	cmp	r3, r2
 80071ce:	d103      	bne.n	80071d8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80071d0:	683b      	ldr	r3, [r7, #0]
 80071d2:	691a      	ldr	r2, [r3, #16]
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2201      	movs	r2, #1
 80071dc:	615a      	str	r2, [r3, #20]
}
 80071de:	bf00      	nop
 80071e0:	3714      	adds	r7, #20
 80071e2:	46bd      	mov	sp, r7
 80071e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e8:	4770      	bx	lr
 80071ea:	bf00      	nop
 80071ec:	40010000 	.word	0x40010000
 80071f0:	40000400 	.word	0x40000400
 80071f4:	40000800 	.word	0x40000800
 80071f8:	40000c00 	.word	0x40000c00
 80071fc:	40010400 	.word	0x40010400
 8007200:	40014000 	.word	0x40014000
 8007204:	40014400 	.word	0x40014400
 8007208:	40014800 	.word	0x40014800
 800720c:	40001800 	.word	0x40001800
 8007210:	40001c00 	.word	0x40001c00
 8007214:	40002000 	.word	0x40002000

08007218 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007218:	b480      	push	{r7}
 800721a:	b087      	sub	sp, #28
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
 8007220:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	6a1b      	ldr	r3, [r3, #32]
 8007226:	f023 0201 	bic.w	r2, r3, #1
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	6a1b      	ldr	r3, [r3, #32]
 8007232:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	685b      	ldr	r3, [r3, #4]
 8007238:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	699b      	ldr	r3, [r3, #24]
 800723e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007246:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	f023 0303 	bic.w	r3, r3, #3
 800724e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007250:	683b      	ldr	r3, [r7, #0]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	68fa      	ldr	r2, [r7, #12]
 8007256:	4313      	orrs	r3, r2
 8007258:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800725a:	697b      	ldr	r3, [r7, #20]
 800725c:	f023 0302 	bic.w	r3, r3, #2
 8007260:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	689b      	ldr	r3, [r3, #8]
 8007266:	697a      	ldr	r2, [r7, #20]
 8007268:	4313      	orrs	r3, r2
 800726a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	4a20      	ldr	r2, [pc, #128]	; (80072f0 <TIM_OC1_SetConfig+0xd8>)
 8007270:	4293      	cmp	r3, r2
 8007272:	d003      	beq.n	800727c <TIM_OC1_SetConfig+0x64>
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	4a1f      	ldr	r2, [pc, #124]	; (80072f4 <TIM_OC1_SetConfig+0xdc>)
 8007278:	4293      	cmp	r3, r2
 800727a:	d10c      	bne.n	8007296 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800727c:	697b      	ldr	r3, [r7, #20]
 800727e:	f023 0308 	bic.w	r3, r3, #8
 8007282:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007284:	683b      	ldr	r3, [r7, #0]
 8007286:	68db      	ldr	r3, [r3, #12]
 8007288:	697a      	ldr	r2, [r7, #20]
 800728a:	4313      	orrs	r3, r2
 800728c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800728e:	697b      	ldr	r3, [r7, #20]
 8007290:	f023 0304 	bic.w	r3, r3, #4
 8007294:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	4a15      	ldr	r2, [pc, #84]	; (80072f0 <TIM_OC1_SetConfig+0xd8>)
 800729a:	4293      	cmp	r3, r2
 800729c:	d003      	beq.n	80072a6 <TIM_OC1_SetConfig+0x8e>
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	4a14      	ldr	r2, [pc, #80]	; (80072f4 <TIM_OC1_SetConfig+0xdc>)
 80072a2:	4293      	cmp	r3, r2
 80072a4:	d111      	bne.n	80072ca <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80072a6:	693b      	ldr	r3, [r7, #16]
 80072a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80072ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80072ae:	693b      	ldr	r3, [r7, #16]
 80072b0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80072b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80072b6:	683b      	ldr	r3, [r7, #0]
 80072b8:	695b      	ldr	r3, [r3, #20]
 80072ba:	693a      	ldr	r2, [r7, #16]
 80072bc:	4313      	orrs	r3, r2
 80072be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80072c0:	683b      	ldr	r3, [r7, #0]
 80072c2:	699b      	ldr	r3, [r3, #24]
 80072c4:	693a      	ldr	r2, [r7, #16]
 80072c6:	4313      	orrs	r3, r2
 80072c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	693a      	ldr	r2, [r7, #16]
 80072ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	68fa      	ldr	r2, [r7, #12]
 80072d4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80072d6:	683b      	ldr	r3, [r7, #0]
 80072d8:	685a      	ldr	r2, [r3, #4]
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	697a      	ldr	r2, [r7, #20]
 80072e2:	621a      	str	r2, [r3, #32]
}
 80072e4:	bf00      	nop
 80072e6:	371c      	adds	r7, #28
 80072e8:	46bd      	mov	sp, r7
 80072ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ee:	4770      	bx	lr
 80072f0:	40010000 	.word	0x40010000
 80072f4:	40010400 	.word	0x40010400

080072f8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80072f8:	b480      	push	{r7}
 80072fa:	b087      	sub	sp, #28
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	6078      	str	r0, [r7, #4]
 8007300:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	6a1b      	ldr	r3, [r3, #32]
 8007306:	f023 0210 	bic.w	r2, r3, #16
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6a1b      	ldr	r3, [r3, #32]
 8007312:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	685b      	ldr	r3, [r3, #4]
 8007318:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	699b      	ldr	r3, [r3, #24]
 800731e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007326:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800732e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007330:	683b      	ldr	r3, [r7, #0]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	021b      	lsls	r3, r3, #8
 8007336:	68fa      	ldr	r2, [r7, #12]
 8007338:	4313      	orrs	r3, r2
 800733a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800733c:	697b      	ldr	r3, [r7, #20]
 800733e:	f023 0320 	bic.w	r3, r3, #32
 8007342:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007344:	683b      	ldr	r3, [r7, #0]
 8007346:	689b      	ldr	r3, [r3, #8]
 8007348:	011b      	lsls	r3, r3, #4
 800734a:	697a      	ldr	r2, [r7, #20]
 800734c:	4313      	orrs	r3, r2
 800734e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	4a22      	ldr	r2, [pc, #136]	; (80073dc <TIM_OC2_SetConfig+0xe4>)
 8007354:	4293      	cmp	r3, r2
 8007356:	d003      	beq.n	8007360 <TIM_OC2_SetConfig+0x68>
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	4a21      	ldr	r2, [pc, #132]	; (80073e0 <TIM_OC2_SetConfig+0xe8>)
 800735c:	4293      	cmp	r3, r2
 800735e:	d10d      	bne.n	800737c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007360:	697b      	ldr	r3, [r7, #20]
 8007362:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007366:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007368:	683b      	ldr	r3, [r7, #0]
 800736a:	68db      	ldr	r3, [r3, #12]
 800736c:	011b      	lsls	r3, r3, #4
 800736e:	697a      	ldr	r2, [r7, #20]
 8007370:	4313      	orrs	r3, r2
 8007372:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007374:	697b      	ldr	r3, [r7, #20]
 8007376:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800737a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	4a17      	ldr	r2, [pc, #92]	; (80073dc <TIM_OC2_SetConfig+0xe4>)
 8007380:	4293      	cmp	r3, r2
 8007382:	d003      	beq.n	800738c <TIM_OC2_SetConfig+0x94>
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	4a16      	ldr	r2, [pc, #88]	; (80073e0 <TIM_OC2_SetConfig+0xe8>)
 8007388:	4293      	cmp	r3, r2
 800738a:	d113      	bne.n	80073b4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800738c:	693b      	ldr	r3, [r7, #16]
 800738e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007392:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007394:	693b      	ldr	r3, [r7, #16]
 8007396:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800739a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	695b      	ldr	r3, [r3, #20]
 80073a0:	009b      	lsls	r3, r3, #2
 80073a2:	693a      	ldr	r2, [r7, #16]
 80073a4:	4313      	orrs	r3, r2
 80073a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	699b      	ldr	r3, [r3, #24]
 80073ac:	009b      	lsls	r3, r3, #2
 80073ae:	693a      	ldr	r2, [r7, #16]
 80073b0:	4313      	orrs	r3, r2
 80073b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	693a      	ldr	r2, [r7, #16]
 80073b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	68fa      	ldr	r2, [r7, #12]
 80073be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	685a      	ldr	r2, [r3, #4]
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	697a      	ldr	r2, [r7, #20]
 80073cc:	621a      	str	r2, [r3, #32]
}
 80073ce:	bf00      	nop
 80073d0:	371c      	adds	r7, #28
 80073d2:	46bd      	mov	sp, r7
 80073d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d8:	4770      	bx	lr
 80073da:	bf00      	nop
 80073dc:	40010000 	.word	0x40010000
 80073e0:	40010400 	.word	0x40010400

080073e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80073e4:	b480      	push	{r7}
 80073e6:	b087      	sub	sp, #28
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
 80073ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6a1b      	ldr	r3, [r3, #32]
 80073f2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	6a1b      	ldr	r3, [r3, #32]
 80073fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	685b      	ldr	r3, [r3, #4]
 8007404:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	69db      	ldr	r3, [r3, #28]
 800740a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007412:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	f023 0303 	bic.w	r3, r3, #3
 800741a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800741c:	683b      	ldr	r3, [r7, #0]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	68fa      	ldr	r2, [r7, #12]
 8007422:	4313      	orrs	r3, r2
 8007424:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007426:	697b      	ldr	r3, [r7, #20]
 8007428:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800742c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	689b      	ldr	r3, [r3, #8]
 8007432:	021b      	lsls	r3, r3, #8
 8007434:	697a      	ldr	r2, [r7, #20]
 8007436:	4313      	orrs	r3, r2
 8007438:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	4a21      	ldr	r2, [pc, #132]	; (80074c4 <TIM_OC3_SetConfig+0xe0>)
 800743e:	4293      	cmp	r3, r2
 8007440:	d003      	beq.n	800744a <TIM_OC3_SetConfig+0x66>
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	4a20      	ldr	r2, [pc, #128]	; (80074c8 <TIM_OC3_SetConfig+0xe4>)
 8007446:	4293      	cmp	r3, r2
 8007448:	d10d      	bne.n	8007466 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800744a:	697b      	ldr	r3, [r7, #20]
 800744c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007450:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007452:	683b      	ldr	r3, [r7, #0]
 8007454:	68db      	ldr	r3, [r3, #12]
 8007456:	021b      	lsls	r3, r3, #8
 8007458:	697a      	ldr	r2, [r7, #20]
 800745a:	4313      	orrs	r3, r2
 800745c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800745e:	697b      	ldr	r3, [r7, #20]
 8007460:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007464:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	4a16      	ldr	r2, [pc, #88]	; (80074c4 <TIM_OC3_SetConfig+0xe0>)
 800746a:	4293      	cmp	r3, r2
 800746c:	d003      	beq.n	8007476 <TIM_OC3_SetConfig+0x92>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	4a15      	ldr	r2, [pc, #84]	; (80074c8 <TIM_OC3_SetConfig+0xe4>)
 8007472:	4293      	cmp	r3, r2
 8007474:	d113      	bne.n	800749e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007476:	693b      	ldr	r3, [r7, #16]
 8007478:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800747c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800747e:	693b      	ldr	r3, [r7, #16]
 8007480:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007484:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	695b      	ldr	r3, [r3, #20]
 800748a:	011b      	lsls	r3, r3, #4
 800748c:	693a      	ldr	r2, [r7, #16]
 800748e:	4313      	orrs	r3, r2
 8007490:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	699b      	ldr	r3, [r3, #24]
 8007496:	011b      	lsls	r3, r3, #4
 8007498:	693a      	ldr	r2, [r7, #16]
 800749a:	4313      	orrs	r3, r2
 800749c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	693a      	ldr	r2, [r7, #16]
 80074a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	68fa      	ldr	r2, [r7, #12]
 80074a8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80074aa:	683b      	ldr	r3, [r7, #0]
 80074ac:	685a      	ldr	r2, [r3, #4]
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	697a      	ldr	r2, [r7, #20]
 80074b6:	621a      	str	r2, [r3, #32]
}
 80074b8:	bf00      	nop
 80074ba:	371c      	adds	r7, #28
 80074bc:	46bd      	mov	sp, r7
 80074be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c2:	4770      	bx	lr
 80074c4:	40010000 	.word	0x40010000
 80074c8:	40010400 	.word	0x40010400

080074cc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80074cc:	b480      	push	{r7}
 80074ce:	b087      	sub	sp, #28
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	6078      	str	r0, [r7, #4]
 80074d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	6a1b      	ldr	r3, [r3, #32]
 80074da:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6a1b      	ldr	r3, [r3, #32]
 80074e6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	685b      	ldr	r3, [r3, #4]
 80074ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	69db      	ldr	r3, [r3, #28]
 80074f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80074fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007502:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	021b      	lsls	r3, r3, #8
 800750a:	68fa      	ldr	r2, [r7, #12]
 800750c:	4313      	orrs	r3, r2
 800750e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007510:	693b      	ldr	r3, [r7, #16]
 8007512:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007516:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	689b      	ldr	r3, [r3, #8]
 800751c:	031b      	lsls	r3, r3, #12
 800751e:	693a      	ldr	r2, [r7, #16]
 8007520:	4313      	orrs	r3, r2
 8007522:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	4a12      	ldr	r2, [pc, #72]	; (8007570 <TIM_OC4_SetConfig+0xa4>)
 8007528:	4293      	cmp	r3, r2
 800752a:	d003      	beq.n	8007534 <TIM_OC4_SetConfig+0x68>
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	4a11      	ldr	r2, [pc, #68]	; (8007574 <TIM_OC4_SetConfig+0xa8>)
 8007530:	4293      	cmp	r3, r2
 8007532:	d109      	bne.n	8007548 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007534:	697b      	ldr	r3, [r7, #20]
 8007536:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800753a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800753c:	683b      	ldr	r3, [r7, #0]
 800753e:	695b      	ldr	r3, [r3, #20]
 8007540:	019b      	lsls	r3, r3, #6
 8007542:	697a      	ldr	r2, [r7, #20]
 8007544:	4313      	orrs	r3, r2
 8007546:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	697a      	ldr	r2, [r7, #20]
 800754c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	68fa      	ldr	r2, [r7, #12]
 8007552:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007554:	683b      	ldr	r3, [r7, #0]
 8007556:	685a      	ldr	r2, [r3, #4]
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	693a      	ldr	r2, [r7, #16]
 8007560:	621a      	str	r2, [r3, #32]
}
 8007562:	bf00      	nop
 8007564:	371c      	adds	r7, #28
 8007566:	46bd      	mov	sp, r7
 8007568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756c:	4770      	bx	lr
 800756e:	bf00      	nop
 8007570:	40010000 	.word	0x40010000
 8007574:	40010400 	.word	0x40010400

08007578 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007578:	b480      	push	{r7}
 800757a:	b087      	sub	sp, #28
 800757c:	af00      	add	r7, sp, #0
 800757e:	60f8      	str	r0, [r7, #12]
 8007580:	60b9      	str	r1, [r7, #8]
 8007582:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	6a1b      	ldr	r3, [r3, #32]
 8007588:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	6a1b      	ldr	r3, [r3, #32]
 800758e:	f023 0201 	bic.w	r2, r3, #1
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	699b      	ldr	r3, [r3, #24]
 800759a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800759c:	693b      	ldr	r3, [r7, #16]
 800759e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80075a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	011b      	lsls	r3, r3, #4
 80075a8:	693a      	ldr	r2, [r7, #16]
 80075aa:	4313      	orrs	r3, r2
 80075ac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80075ae:	697b      	ldr	r3, [r7, #20]
 80075b0:	f023 030a 	bic.w	r3, r3, #10
 80075b4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80075b6:	697a      	ldr	r2, [r7, #20]
 80075b8:	68bb      	ldr	r3, [r7, #8]
 80075ba:	4313      	orrs	r3, r2
 80075bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	693a      	ldr	r2, [r7, #16]
 80075c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	697a      	ldr	r2, [r7, #20]
 80075c8:	621a      	str	r2, [r3, #32]
}
 80075ca:	bf00      	nop
 80075cc:	371c      	adds	r7, #28
 80075ce:	46bd      	mov	sp, r7
 80075d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d4:	4770      	bx	lr

080075d6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80075d6:	b480      	push	{r7}
 80075d8:	b087      	sub	sp, #28
 80075da:	af00      	add	r7, sp, #0
 80075dc:	60f8      	str	r0, [r7, #12]
 80075de:	60b9      	str	r1, [r7, #8]
 80075e0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	6a1b      	ldr	r3, [r3, #32]
 80075e6:	f023 0210 	bic.w	r2, r3, #16
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	699b      	ldr	r3, [r3, #24]
 80075f2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	6a1b      	ldr	r3, [r3, #32]
 80075f8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80075fa:	697b      	ldr	r3, [r7, #20]
 80075fc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007600:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	031b      	lsls	r3, r3, #12
 8007606:	697a      	ldr	r2, [r7, #20]
 8007608:	4313      	orrs	r3, r2
 800760a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800760c:	693b      	ldr	r3, [r7, #16]
 800760e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007612:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007614:	68bb      	ldr	r3, [r7, #8]
 8007616:	011b      	lsls	r3, r3, #4
 8007618:	693a      	ldr	r2, [r7, #16]
 800761a:	4313      	orrs	r3, r2
 800761c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	697a      	ldr	r2, [r7, #20]
 8007622:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	693a      	ldr	r2, [r7, #16]
 8007628:	621a      	str	r2, [r3, #32]
}
 800762a:	bf00      	nop
 800762c:	371c      	adds	r7, #28
 800762e:	46bd      	mov	sp, r7
 8007630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007634:	4770      	bx	lr

08007636 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007636:	b480      	push	{r7}
 8007638:	b085      	sub	sp, #20
 800763a:	af00      	add	r7, sp, #0
 800763c:	6078      	str	r0, [r7, #4]
 800763e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	689b      	ldr	r3, [r3, #8]
 8007644:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800764c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800764e:	683a      	ldr	r2, [r7, #0]
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	4313      	orrs	r3, r2
 8007654:	f043 0307 	orr.w	r3, r3, #7
 8007658:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	68fa      	ldr	r2, [r7, #12]
 800765e:	609a      	str	r2, [r3, #8]
}
 8007660:	bf00      	nop
 8007662:	3714      	adds	r7, #20
 8007664:	46bd      	mov	sp, r7
 8007666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766a:	4770      	bx	lr

0800766c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800766c:	b480      	push	{r7}
 800766e:	b087      	sub	sp, #28
 8007670:	af00      	add	r7, sp, #0
 8007672:	60f8      	str	r0, [r7, #12]
 8007674:	60b9      	str	r1, [r7, #8]
 8007676:	607a      	str	r2, [r7, #4]
 8007678:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	689b      	ldr	r3, [r3, #8]
 800767e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007680:	697b      	ldr	r3, [r7, #20]
 8007682:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007686:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007688:	683b      	ldr	r3, [r7, #0]
 800768a:	021a      	lsls	r2, r3, #8
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	431a      	orrs	r2, r3
 8007690:	68bb      	ldr	r3, [r7, #8]
 8007692:	4313      	orrs	r3, r2
 8007694:	697a      	ldr	r2, [r7, #20]
 8007696:	4313      	orrs	r3, r2
 8007698:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	697a      	ldr	r2, [r7, #20]
 800769e:	609a      	str	r2, [r3, #8]
}
 80076a0:	bf00      	nop
 80076a2:	371c      	adds	r7, #28
 80076a4:	46bd      	mov	sp, r7
 80076a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076aa:	4770      	bx	lr

080076ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80076ac:	b480      	push	{r7}
 80076ae:	b085      	sub	sp, #20
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
 80076b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80076bc:	2b01      	cmp	r3, #1
 80076be:	d101      	bne.n	80076c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80076c0:	2302      	movs	r3, #2
 80076c2:	e05a      	b.n	800777a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2201      	movs	r2, #1
 80076c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2202      	movs	r2, #2
 80076d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	685b      	ldr	r3, [r3, #4]
 80076da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	689b      	ldr	r3, [r3, #8]
 80076e2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80076ec:	683b      	ldr	r3, [r7, #0]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	68fa      	ldr	r2, [r7, #12]
 80076f2:	4313      	orrs	r3, r2
 80076f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	68fa      	ldr	r2, [r7, #12]
 80076fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	4a21      	ldr	r2, [pc, #132]	; (8007788 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007704:	4293      	cmp	r3, r2
 8007706:	d022      	beq.n	800774e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007710:	d01d      	beq.n	800774e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	4a1d      	ldr	r2, [pc, #116]	; (800778c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007718:	4293      	cmp	r3, r2
 800771a:	d018      	beq.n	800774e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	4a1b      	ldr	r2, [pc, #108]	; (8007790 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007722:	4293      	cmp	r3, r2
 8007724:	d013      	beq.n	800774e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	4a1a      	ldr	r2, [pc, #104]	; (8007794 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800772c:	4293      	cmp	r3, r2
 800772e:	d00e      	beq.n	800774e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	4a18      	ldr	r2, [pc, #96]	; (8007798 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007736:	4293      	cmp	r3, r2
 8007738:	d009      	beq.n	800774e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	4a17      	ldr	r2, [pc, #92]	; (800779c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007740:	4293      	cmp	r3, r2
 8007742:	d004      	beq.n	800774e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	4a15      	ldr	r2, [pc, #84]	; (80077a0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800774a:	4293      	cmp	r3, r2
 800774c:	d10c      	bne.n	8007768 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800774e:	68bb      	ldr	r3, [r7, #8]
 8007750:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007754:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007756:	683b      	ldr	r3, [r7, #0]
 8007758:	685b      	ldr	r3, [r3, #4]
 800775a:	68ba      	ldr	r2, [r7, #8]
 800775c:	4313      	orrs	r3, r2
 800775e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	68ba      	ldr	r2, [r7, #8]
 8007766:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2201      	movs	r2, #1
 800776c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2200      	movs	r2, #0
 8007774:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007778:	2300      	movs	r3, #0
}
 800777a:	4618      	mov	r0, r3
 800777c:	3714      	adds	r7, #20
 800777e:	46bd      	mov	sp, r7
 8007780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007784:	4770      	bx	lr
 8007786:	bf00      	nop
 8007788:	40010000 	.word	0x40010000
 800778c:	40000400 	.word	0x40000400
 8007790:	40000800 	.word	0x40000800
 8007794:	40000c00 	.word	0x40000c00
 8007798:	40010400 	.word	0x40010400
 800779c:	40014000 	.word	0x40014000
 80077a0:	40001800 	.word	0x40001800

080077a4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80077a4:	b480      	push	{r7}
 80077a6:	b083      	sub	sp, #12
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80077ac:	bf00      	nop
 80077ae:	370c      	adds	r7, #12
 80077b0:	46bd      	mov	sp, r7
 80077b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b6:	4770      	bx	lr

080077b8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80077b8:	b480      	push	{r7}
 80077ba:	b083      	sub	sp, #12
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80077c0:	bf00      	nop
 80077c2:	370c      	adds	r7, #12
 80077c4:	46bd      	mov	sp, r7
 80077c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ca:	4770      	bx	lr

080077cc <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80077cc:	b480      	push	{r7}
 80077ce:	b085      	sub	sp, #20
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	4603      	mov	r3, r0
 80077d4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80077d6:	2300      	movs	r3, #0
 80077d8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80077da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80077de:	2b84      	cmp	r3, #132	; 0x84
 80077e0:	d005      	beq.n	80077ee <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80077e2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	4413      	add	r3, r2
 80077ea:	3303      	adds	r3, #3
 80077ec:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80077ee:	68fb      	ldr	r3, [r7, #12]
}
 80077f0:	4618      	mov	r0, r3
 80077f2:	3714      	adds	r7, #20
 80077f4:	46bd      	mov	sp, r7
 80077f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fa:	4770      	bx	lr

080077fc <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8007800:	f001 f8b2 	bl	8008968 <vTaskStartScheduler>
  
  return osOK;
 8007804:	2300      	movs	r3, #0
}
 8007806:	4618      	mov	r0, r3
 8007808:	bd80      	pop	{r7, pc}

0800780a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800780a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800780c:	b089      	sub	sp, #36	; 0x24
 800780e:	af04      	add	r7, sp, #16
 8007810:	6078      	str	r0, [r7, #4]
 8007812:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	695b      	ldr	r3, [r3, #20]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d020      	beq.n	800785e <osThreadCreate+0x54>
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	699b      	ldr	r3, [r3, #24]
 8007820:	2b00      	cmp	r3, #0
 8007822:	d01c      	beq.n	800785e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	685c      	ldr	r4, [r3, #4]
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681d      	ldr	r5, [r3, #0]
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	691e      	ldr	r6, [r3, #16]
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8007836:	4618      	mov	r0, r3
 8007838:	f7ff ffc8 	bl	80077cc <makeFreeRtosPriority>
 800783c:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	695b      	ldr	r3, [r3, #20]
 8007842:	687a      	ldr	r2, [r7, #4]
 8007844:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007846:	9202      	str	r2, [sp, #8]
 8007848:	9301      	str	r3, [sp, #4]
 800784a:	9100      	str	r1, [sp, #0]
 800784c:	683b      	ldr	r3, [r7, #0]
 800784e:	4632      	mov	r2, r6
 8007850:	4629      	mov	r1, r5
 8007852:	4620      	mov	r0, r4
 8007854:	f000 fec5 	bl	80085e2 <xTaskCreateStatic>
 8007858:	4603      	mov	r3, r0
 800785a:	60fb      	str	r3, [r7, #12]
 800785c:	e01c      	b.n	8007898 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	685c      	ldr	r4, [r3, #4]
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800786a:	b29e      	uxth	r6, r3
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8007872:	4618      	mov	r0, r3
 8007874:	f7ff ffaa 	bl	80077cc <makeFreeRtosPriority>
 8007878:	4602      	mov	r2, r0
 800787a:	f107 030c 	add.w	r3, r7, #12
 800787e:	9301      	str	r3, [sp, #4]
 8007880:	9200      	str	r2, [sp, #0]
 8007882:	683b      	ldr	r3, [r7, #0]
 8007884:	4632      	mov	r2, r6
 8007886:	4629      	mov	r1, r5
 8007888:	4620      	mov	r0, r4
 800788a:	f000 ff04 	bl	8008696 <xTaskCreate>
 800788e:	4603      	mov	r3, r0
 8007890:	2b01      	cmp	r3, #1
 8007892:	d001      	beq.n	8007898 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8007894:	2300      	movs	r3, #0
 8007896:	e000      	b.n	800789a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8007898:	68fb      	ldr	r3, [r7, #12]
}
 800789a:	4618      	mov	r0, r3
 800789c:	3714      	adds	r7, #20
 800789e:	46bd      	mov	sp, r7
 80078a0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080078a2 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80078a2:	b480      	push	{r7}
 80078a4:	b083      	sub	sp, #12
 80078a6:	af00      	add	r7, sp, #0
 80078a8:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	f103 0208 	add.w	r2, r3, #8
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80078ba:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	f103 0208 	add.w	r2, r3, #8
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	f103 0208 	add.w	r2, r3, #8
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	2200      	movs	r2, #0
 80078d4:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80078d6:	bf00      	nop
 80078d8:	370c      	adds	r7, #12
 80078da:	46bd      	mov	sp, r7
 80078dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e0:	4770      	bx	lr

080078e2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80078e2:	b480      	push	{r7}
 80078e4:	b083      	sub	sp, #12
 80078e6:	af00      	add	r7, sp, #0
 80078e8:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	2200      	movs	r2, #0
 80078ee:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80078f0:	bf00      	nop
 80078f2:	370c      	adds	r7, #12
 80078f4:	46bd      	mov	sp, r7
 80078f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fa:	4770      	bx	lr

080078fc <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80078fc:	b480      	push	{r7}
 80078fe:	b085      	sub	sp, #20
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
 8007904:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	685b      	ldr	r3, [r3, #4]
 800790a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800790c:	683b      	ldr	r3, [r7, #0]
 800790e:	68fa      	ldr	r2, [r7, #12]
 8007910:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	689a      	ldr	r2, [r3, #8]
 8007916:	683b      	ldr	r3, [r7, #0]
 8007918:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	689b      	ldr	r3, [r3, #8]
 800791e:	683a      	ldr	r2, [r7, #0]
 8007920:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	683a      	ldr	r2, [r7, #0]
 8007926:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007928:	683b      	ldr	r3, [r7, #0]
 800792a:	687a      	ldr	r2, [r7, #4]
 800792c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	1c5a      	adds	r2, r3, #1
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	601a      	str	r2, [r3, #0]
}
 8007938:	bf00      	nop
 800793a:	3714      	adds	r7, #20
 800793c:	46bd      	mov	sp, r7
 800793e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007942:	4770      	bx	lr

08007944 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007944:	b480      	push	{r7}
 8007946:	b085      	sub	sp, #20
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
 800794c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800794e:	683b      	ldr	r3, [r7, #0]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007954:	68bb      	ldr	r3, [r7, #8]
 8007956:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800795a:	d103      	bne.n	8007964 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	691b      	ldr	r3, [r3, #16]
 8007960:	60fb      	str	r3, [r7, #12]
 8007962:	e00c      	b.n	800797e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	3308      	adds	r3, #8
 8007968:	60fb      	str	r3, [r7, #12]
 800796a:	e002      	b.n	8007972 <vListInsert+0x2e>
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	685b      	ldr	r3, [r3, #4]
 8007970:	60fb      	str	r3, [r7, #12]
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	685b      	ldr	r3, [r3, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	68ba      	ldr	r2, [r7, #8]
 800797a:	429a      	cmp	r2, r3
 800797c:	d2f6      	bcs.n	800796c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	685a      	ldr	r2, [r3, #4]
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	685b      	ldr	r3, [r3, #4]
 800798a:	683a      	ldr	r2, [r7, #0]
 800798c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800798e:	683b      	ldr	r3, [r7, #0]
 8007990:	68fa      	ldr	r2, [r7, #12]
 8007992:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	683a      	ldr	r2, [r7, #0]
 8007998:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800799a:	683b      	ldr	r3, [r7, #0]
 800799c:	687a      	ldr	r2, [r7, #4]
 800799e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	1c5a      	adds	r2, r3, #1
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	601a      	str	r2, [r3, #0]
}
 80079aa:	bf00      	nop
 80079ac:	3714      	adds	r7, #20
 80079ae:	46bd      	mov	sp, r7
 80079b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b4:	4770      	bx	lr

080079b6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80079b6:	b480      	push	{r7}
 80079b8:	b085      	sub	sp, #20
 80079ba:	af00      	add	r7, sp, #0
 80079bc:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	691b      	ldr	r3, [r3, #16]
 80079c2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	685b      	ldr	r3, [r3, #4]
 80079c8:	687a      	ldr	r2, [r7, #4]
 80079ca:	6892      	ldr	r2, [r2, #8]
 80079cc:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	689b      	ldr	r3, [r3, #8]
 80079d2:	687a      	ldr	r2, [r7, #4]
 80079d4:	6852      	ldr	r2, [r2, #4]
 80079d6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	685b      	ldr	r3, [r3, #4]
 80079dc:	687a      	ldr	r2, [r7, #4]
 80079de:	429a      	cmp	r2, r3
 80079e0:	d103      	bne.n	80079ea <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	689a      	ldr	r2, [r3, #8]
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	2200      	movs	r2, #0
 80079ee:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	1e5a      	subs	r2, r3, #1
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	681b      	ldr	r3, [r3, #0]
}
 80079fe:	4618      	mov	r0, r3
 8007a00:	3714      	adds	r7, #20
 8007a02:	46bd      	mov	sp, r7
 8007a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a08:	4770      	bx	lr
	...

08007a0c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007a0c:	b580      	push	{r7, lr}
 8007a0e:	b084      	sub	sp, #16
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	6078      	str	r0, [r7, #4]
 8007a14:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d109      	bne.n	8007a34 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007a20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a24:	f383 8811 	msr	BASEPRI, r3
 8007a28:	f3bf 8f6f 	isb	sy
 8007a2c:	f3bf 8f4f 	dsb	sy
 8007a30:	60bb      	str	r3, [r7, #8]
 8007a32:	e7fe      	b.n	8007a32 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8007a34:	f002 fa5a 	bl	8009eec <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	681a      	ldr	r2, [r3, #0]
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a40:	68f9      	ldr	r1, [r7, #12]
 8007a42:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007a44:	fb01 f303 	mul.w	r3, r1, r3
 8007a48:	441a      	add	r2, r3
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	2200      	movs	r2, #0
 8007a52:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	681a      	ldr	r2, [r3, #0]
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	681a      	ldr	r2, [r3, #0]
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a64:	3b01      	subs	r3, #1
 8007a66:	68f9      	ldr	r1, [r7, #12]
 8007a68:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007a6a:	fb01 f303 	mul.w	r3, r1, r3
 8007a6e:	441a      	add	r2, r3
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	22ff      	movs	r2, #255	; 0xff
 8007a78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	22ff      	movs	r2, #255	; 0xff
 8007a80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8007a84:	683b      	ldr	r3, [r7, #0]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d114      	bne.n	8007ab4 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	691b      	ldr	r3, [r3, #16]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d01a      	beq.n	8007ac8 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	3310      	adds	r3, #16
 8007a96:	4618      	mov	r0, r3
 8007a98:	f001 f9e4 	bl	8008e64 <xTaskRemoveFromEventList>
 8007a9c:	4603      	mov	r3, r0
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d012      	beq.n	8007ac8 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007aa2:	4b0d      	ldr	r3, [pc, #52]	; (8007ad8 <xQueueGenericReset+0xcc>)
 8007aa4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007aa8:	601a      	str	r2, [r3, #0]
 8007aaa:	f3bf 8f4f 	dsb	sy
 8007aae:	f3bf 8f6f 	isb	sy
 8007ab2:	e009      	b.n	8007ac8 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	3310      	adds	r3, #16
 8007ab8:	4618      	mov	r0, r3
 8007aba:	f7ff fef2 	bl	80078a2 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	3324      	adds	r3, #36	; 0x24
 8007ac2:	4618      	mov	r0, r3
 8007ac4:	f7ff feed 	bl	80078a2 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007ac8:	f002 fa3e 	bl	8009f48 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007acc:	2301      	movs	r3, #1
}
 8007ace:	4618      	mov	r0, r3
 8007ad0:	3710      	adds	r7, #16
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	bd80      	pop	{r7, pc}
 8007ad6:	bf00      	nop
 8007ad8:	e000ed04 	.word	0xe000ed04

08007adc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007adc:	b580      	push	{r7, lr}
 8007ade:	b08e      	sub	sp, #56	; 0x38
 8007ae0:	af02      	add	r7, sp, #8
 8007ae2:	60f8      	str	r0, [r7, #12]
 8007ae4:	60b9      	str	r1, [r7, #8]
 8007ae6:	607a      	str	r2, [r7, #4]
 8007ae8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d109      	bne.n	8007b04 <xQueueGenericCreateStatic+0x28>
 8007af0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007af4:	f383 8811 	msr	BASEPRI, r3
 8007af8:	f3bf 8f6f 	isb	sy
 8007afc:	f3bf 8f4f 	dsb	sy
 8007b00:	62bb      	str	r3, [r7, #40]	; 0x28
 8007b02:	e7fe      	b.n	8007b02 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d109      	bne.n	8007b1e <xQueueGenericCreateStatic+0x42>
 8007b0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b0e:	f383 8811 	msr	BASEPRI, r3
 8007b12:	f3bf 8f6f 	isb	sy
 8007b16:	f3bf 8f4f 	dsb	sy
 8007b1a:	627b      	str	r3, [r7, #36]	; 0x24
 8007b1c:	e7fe      	b.n	8007b1c <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d002      	beq.n	8007b2a <xQueueGenericCreateStatic+0x4e>
 8007b24:	68bb      	ldr	r3, [r7, #8]
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d001      	beq.n	8007b2e <xQueueGenericCreateStatic+0x52>
 8007b2a:	2301      	movs	r3, #1
 8007b2c:	e000      	b.n	8007b30 <xQueueGenericCreateStatic+0x54>
 8007b2e:	2300      	movs	r3, #0
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d109      	bne.n	8007b48 <xQueueGenericCreateStatic+0x6c>
 8007b34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b38:	f383 8811 	msr	BASEPRI, r3
 8007b3c:	f3bf 8f6f 	isb	sy
 8007b40:	f3bf 8f4f 	dsb	sy
 8007b44:	623b      	str	r3, [r7, #32]
 8007b46:	e7fe      	b.n	8007b46 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d102      	bne.n	8007b54 <xQueueGenericCreateStatic+0x78>
 8007b4e:	68bb      	ldr	r3, [r7, #8]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d101      	bne.n	8007b58 <xQueueGenericCreateStatic+0x7c>
 8007b54:	2301      	movs	r3, #1
 8007b56:	e000      	b.n	8007b5a <xQueueGenericCreateStatic+0x7e>
 8007b58:	2300      	movs	r3, #0
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d109      	bne.n	8007b72 <xQueueGenericCreateStatic+0x96>
 8007b5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b62:	f383 8811 	msr	BASEPRI, r3
 8007b66:	f3bf 8f6f 	isb	sy
 8007b6a:	f3bf 8f4f 	dsb	sy
 8007b6e:	61fb      	str	r3, [r7, #28]
 8007b70:	e7fe      	b.n	8007b70 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007b72:	234c      	movs	r3, #76	; 0x4c
 8007b74:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007b76:	697b      	ldr	r3, [r7, #20]
 8007b78:	2b4c      	cmp	r3, #76	; 0x4c
 8007b7a:	d009      	beq.n	8007b90 <xQueueGenericCreateStatic+0xb4>
 8007b7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b80:	f383 8811 	msr	BASEPRI, r3
 8007b84:	f3bf 8f6f 	isb	sy
 8007b88:	f3bf 8f4f 	dsb	sy
 8007b8c:	61bb      	str	r3, [r7, #24]
 8007b8e:	e7fe      	b.n	8007b8e <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007b90:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007b92:	683b      	ldr	r3, [r7, #0]
 8007b94:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8007b96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d00d      	beq.n	8007bb8 <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007b9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b9e:	2201      	movs	r2, #1
 8007ba0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007ba4:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8007ba8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007baa:	9300      	str	r3, [sp, #0]
 8007bac:	4613      	mov	r3, r2
 8007bae:	687a      	ldr	r2, [r7, #4]
 8007bb0:	68b9      	ldr	r1, [r7, #8]
 8007bb2:	68f8      	ldr	r0, [r7, #12]
 8007bb4:	f000 f844 	bl	8007c40 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007bb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8007bba:	4618      	mov	r0, r3
 8007bbc:	3730      	adds	r7, #48	; 0x30
 8007bbe:	46bd      	mov	sp, r7
 8007bc0:	bd80      	pop	{r7, pc}

08007bc2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007bc2:	b580      	push	{r7, lr}
 8007bc4:	b08a      	sub	sp, #40	; 0x28
 8007bc6:	af02      	add	r7, sp, #8
 8007bc8:	60f8      	str	r0, [r7, #12]
 8007bca:	60b9      	str	r1, [r7, #8]
 8007bcc:	4613      	mov	r3, r2
 8007bce:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d109      	bne.n	8007bea <xQueueGenericCreate+0x28>
 8007bd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bda:	f383 8811 	msr	BASEPRI, r3
 8007bde:	f3bf 8f6f 	isb	sy
 8007be2:	f3bf 8f4f 	dsb	sy
 8007be6:	613b      	str	r3, [r7, #16]
 8007be8:	e7fe      	b.n	8007be8 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8007bea:	68bb      	ldr	r3, [r7, #8]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d102      	bne.n	8007bf6 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	61fb      	str	r3, [r7, #28]
 8007bf4:	e004      	b.n	8007c00 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	68ba      	ldr	r2, [r7, #8]
 8007bfa:	fb02 f303 	mul.w	r3, r2, r3
 8007bfe:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007c00:	69fb      	ldr	r3, [r7, #28]
 8007c02:	334c      	adds	r3, #76	; 0x4c
 8007c04:	4618      	mov	r0, r3
 8007c06:	f002 fa8b 	bl	800a120 <pvPortMalloc>
 8007c0a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007c0c:	69bb      	ldr	r3, [r7, #24]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d011      	beq.n	8007c36 <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007c12:	69bb      	ldr	r3, [r7, #24]
 8007c14:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007c16:	697b      	ldr	r3, [r7, #20]
 8007c18:	334c      	adds	r3, #76	; 0x4c
 8007c1a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007c1c:	69bb      	ldr	r3, [r7, #24]
 8007c1e:	2200      	movs	r2, #0
 8007c20:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007c24:	79fa      	ldrb	r2, [r7, #7]
 8007c26:	69bb      	ldr	r3, [r7, #24]
 8007c28:	9300      	str	r3, [sp, #0]
 8007c2a:	4613      	mov	r3, r2
 8007c2c:	697a      	ldr	r2, [r7, #20]
 8007c2e:	68b9      	ldr	r1, [r7, #8]
 8007c30:	68f8      	ldr	r0, [r7, #12]
 8007c32:	f000 f805 	bl	8007c40 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007c36:	69bb      	ldr	r3, [r7, #24]
	}
 8007c38:	4618      	mov	r0, r3
 8007c3a:	3720      	adds	r7, #32
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	bd80      	pop	{r7, pc}

08007c40 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b084      	sub	sp, #16
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	60f8      	str	r0, [r7, #12]
 8007c48:	60b9      	str	r1, [r7, #8]
 8007c4a:	607a      	str	r2, [r7, #4]
 8007c4c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007c4e:	68bb      	ldr	r3, [r7, #8]
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d103      	bne.n	8007c5c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007c54:	69bb      	ldr	r3, [r7, #24]
 8007c56:	69ba      	ldr	r2, [r7, #24]
 8007c58:	601a      	str	r2, [r3, #0]
 8007c5a:	e002      	b.n	8007c62 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007c5c:	69bb      	ldr	r3, [r7, #24]
 8007c5e:	687a      	ldr	r2, [r7, #4]
 8007c60:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007c62:	69bb      	ldr	r3, [r7, #24]
 8007c64:	68fa      	ldr	r2, [r7, #12]
 8007c66:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007c68:	69bb      	ldr	r3, [r7, #24]
 8007c6a:	68ba      	ldr	r2, [r7, #8]
 8007c6c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007c6e:	2101      	movs	r1, #1
 8007c70:	69b8      	ldr	r0, [r7, #24]
 8007c72:	f7ff fecb 	bl	8007a0c <xQueueGenericReset>
	}
	#endif /* configUSE_TRACE_FACILITY */

	#if( configUSE_QUEUE_SETS == 1 )
	{
		pxNewQueue->pxQueueSetContainer = NULL;
 8007c76:	69bb      	ldr	r3, [r7, #24]
 8007c78:	2200      	movs	r2, #0
 8007c7a:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007c7c:	bf00      	nop
 8007c7e:	3710      	adds	r7, #16
 8007c80:	46bd      	mov	sp, r7
 8007c82:	bd80      	pop	{r7, pc}

08007c84 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007c84:	b580      	push	{r7, lr}
 8007c86:	b08e      	sub	sp, #56	; 0x38
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	60f8      	str	r0, [r7, #12]
 8007c8c:	60b9      	str	r1, [r7, #8]
 8007c8e:	607a      	str	r2, [r7, #4]
 8007c90:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007c92:	2300      	movs	r3, #0
 8007c94:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007c9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d109      	bne.n	8007cb4 <xQueueGenericSend+0x30>
 8007ca0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ca4:	f383 8811 	msr	BASEPRI, r3
 8007ca8:	f3bf 8f6f 	isb	sy
 8007cac:	f3bf 8f4f 	dsb	sy
 8007cb0:	627b      	str	r3, [r7, #36]	; 0x24
 8007cb2:	e7fe      	b.n	8007cb2 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007cb4:	68bb      	ldr	r3, [r7, #8]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d103      	bne.n	8007cc2 <xQueueGenericSend+0x3e>
 8007cba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d101      	bne.n	8007cc6 <xQueueGenericSend+0x42>
 8007cc2:	2301      	movs	r3, #1
 8007cc4:	e000      	b.n	8007cc8 <xQueueGenericSend+0x44>
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d109      	bne.n	8007ce0 <xQueueGenericSend+0x5c>
 8007ccc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cd0:	f383 8811 	msr	BASEPRI, r3
 8007cd4:	f3bf 8f6f 	isb	sy
 8007cd8:	f3bf 8f4f 	dsb	sy
 8007cdc:	623b      	str	r3, [r7, #32]
 8007cde:	e7fe      	b.n	8007cde <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007ce0:	683b      	ldr	r3, [r7, #0]
 8007ce2:	2b02      	cmp	r3, #2
 8007ce4:	d103      	bne.n	8007cee <xQueueGenericSend+0x6a>
 8007ce6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ce8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007cea:	2b01      	cmp	r3, #1
 8007cec:	d101      	bne.n	8007cf2 <xQueueGenericSend+0x6e>
 8007cee:	2301      	movs	r3, #1
 8007cf0:	e000      	b.n	8007cf4 <xQueueGenericSend+0x70>
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d109      	bne.n	8007d0c <xQueueGenericSend+0x88>
 8007cf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cfc:	f383 8811 	msr	BASEPRI, r3
 8007d00:	f3bf 8f6f 	isb	sy
 8007d04:	f3bf 8f4f 	dsb	sy
 8007d08:	61fb      	str	r3, [r7, #28]
 8007d0a:	e7fe      	b.n	8007d0a <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007d0c:	f001 fa60 	bl	80091d0 <xTaskGetSchedulerState>
 8007d10:	4603      	mov	r3, r0
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d102      	bne.n	8007d1c <xQueueGenericSend+0x98>
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d101      	bne.n	8007d20 <xQueueGenericSend+0x9c>
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	e000      	b.n	8007d22 <xQueueGenericSend+0x9e>
 8007d20:	2300      	movs	r3, #0
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d109      	bne.n	8007d3a <xQueueGenericSend+0xb6>
 8007d26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d2a:	f383 8811 	msr	BASEPRI, r3
 8007d2e:	f3bf 8f6f 	isb	sy
 8007d32:	f3bf 8f4f 	dsb	sy
 8007d36:	61bb      	str	r3, [r7, #24]
 8007d38:	e7fe      	b.n	8007d38 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007d3a:	f002 f8d7 	bl	8009eec <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007d3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007d42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d46:	429a      	cmp	r2, r3
 8007d48:	d302      	bcc.n	8007d50 <xQueueGenericSend+0xcc>
 8007d4a:	683b      	ldr	r3, [r7, #0]
 8007d4c:	2b02      	cmp	r3, #2
 8007d4e:	d146      	bne.n	8007dde <xQueueGenericSend+0x15a>
			{
				traceQUEUE_SEND( pxQueue );

				#if ( configUSE_QUEUE_SETS == 1 )
				{
				UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007d50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d54:	62fb      	str	r3, [r7, #44]	; 0x2c

					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007d56:	683a      	ldr	r2, [r7, #0]
 8007d58:	68b9      	ldr	r1, [r7, #8]
 8007d5a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007d5c:	f000 fa2c 	bl	80081b8 <prvCopyDataToQueue>
 8007d60:	62b8      	str	r0, [r7, #40]	; 0x28

					if( pxQueue->pxQueueSetContainer != NULL )
 8007d62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d015      	beq.n	8007d96 <xQueueGenericSend+0x112>
					{
						if( ( xCopyPosition == queueOVERWRITE ) && ( uxPreviousMessagesWaiting != ( UBaseType_t ) 0 ) )
 8007d6a:	683b      	ldr	r3, [r7, #0]
 8007d6c:	2b02      	cmp	r3, #2
 8007d6e:	d102      	bne.n	8007d76 <xQueueGenericSend+0xf2>
 8007d70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d12f      	bne.n	8007dd6 <xQueueGenericSend+0x152>
							/* Do not notify the queue set as an existing item
							was overwritten in the queue so the number of items
							in the queue has not changed. */
							mtCOVERAGE_TEST_MARKER();
						}
						else if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
 8007d76:	6839      	ldr	r1, [r7, #0]
 8007d78:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007d7a:	f000 fbda 	bl	8008532 <prvNotifyQueueSetContainer>
 8007d7e:	4603      	mov	r3, r0
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d028      	beq.n	8007dd6 <xQueueGenericSend+0x152>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock. A context switch is required. */
							queueYIELD_IF_USING_PREEMPTION();
 8007d84:	4b4a      	ldr	r3, [pc, #296]	; (8007eb0 <xQueueGenericSend+0x22c>)
 8007d86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d8a:	601a      	str	r2, [r3, #0]
 8007d8c:	f3bf 8f4f 	dsb	sy
 8007d90:	f3bf 8f6f 	isb	sy
 8007d94:	e01f      	b.n	8007dd6 <xQueueGenericSend+0x152>
					}
					else
					{
						/* If there was a task waiting for data to arrive on the
						queue then unblock it now. */
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007d96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d010      	beq.n	8007dc0 <xQueueGenericSend+0x13c>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007d9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007da0:	3324      	adds	r3, #36	; 0x24
 8007da2:	4618      	mov	r0, r3
 8007da4:	f001 f85e 	bl	8008e64 <xTaskRemoveFromEventList>
 8007da8:	4603      	mov	r3, r0
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d013      	beq.n	8007dd6 <xQueueGenericSend+0x152>
							{
								/* The unblocked task has a priority higher than
								our own so yield immediately.  Yes it is ok to
								do this from within the critical section - the
								kernel takes care of that. */
								queueYIELD_IF_USING_PREEMPTION();
 8007dae:	4b40      	ldr	r3, [pc, #256]	; (8007eb0 <xQueueGenericSend+0x22c>)
 8007db0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007db4:	601a      	str	r2, [r3, #0]
 8007db6:	f3bf 8f4f 	dsb	sy
 8007dba:	f3bf 8f6f 	isb	sy
 8007dbe:	e00a      	b.n	8007dd6 <xQueueGenericSend+0x152>
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
						}
						else if( xYieldRequired != pdFALSE )
 8007dc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d007      	beq.n	8007dd6 <xQueueGenericSend+0x152>
						{
							/* This path is a special case that will only get
							executed if the task was holding multiple mutexes
							and the mutexes were given back in an order that is
							different to that in which they were taken. */
							queueYIELD_IF_USING_PREEMPTION();
 8007dc6:	4b3a      	ldr	r3, [pc, #232]	; (8007eb0 <xQueueGenericSend+0x22c>)
 8007dc8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007dcc:	601a      	str	r2, [r3, #0]
 8007dce:	f3bf 8f4f 	dsb	sy
 8007dd2:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007dd6:	f002 f8b7 	bl	8009f48 <vPortExitCritical>
				return pdPASS;
 8007dda:	2301      	movs	r3, #1
 8007ddc:	e063      	b.n	8007ea6 <xQueueGenericSend+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d103      	bne.n	8007dec <xQueueGenericSend+0x168>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007de4:	f002 f8b0 	bl	8009f48 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007de8:	2300      	movs	r3, #0
 8007dea:	e05c      	b.n	8007ea6 <xQueueGenericSend+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007dec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d106      	bne.n	8007e00 <xQueueGenericSend+0x17c>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007df2:	f107 0310 	add.w	r3, r7, #16
 8007df6:	4618      	mov	r0, r3
 8007df8:	f001 f896 	bl	8008f28 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007dfc:	2301      	movs	r3, #1
 8007dfe:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007e00:	f002 f8a2 	bl	8009f48 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007e04:	f000 fe14 	bl	8008a30 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007e08:	f002 f870 	bl	8009eec <vPortEnterCritical>
 8007e0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e0e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007e12:	b25b      	sxtb	r3, r3
 8007e14:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007e18:	d103      	bne.n	8007e22 <xQueueGenericSend+0x19e>
 8007e1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007e22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e24:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007e28:	b25b      	sxtb	r3, r3
 8007e2a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007e2e:	d103      	bne.n	8007e38 <xQueueGenericSend+0x1b4>
 8007e30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e32:	2200      	movs	r2, #0
 8007e34:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007e38:	f002 f886 	bl	8009f48 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007e3c:	1d3a      	adds	r2, r7, #4
 8007e3e:	f107 0310 	add.w	r3, r7, #16
 8007e42:	4611      	mov	r1, r2
 8007e44:	4618      	mov	r0, r3
 8007e46:	f001 f885 	bl	8008f54 <xTaskCheckForTimeOut>
 8007e4a:	4603      	mov	r3, r0
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d124      	bne.n	8007e9a <xQueueGenericSend+0x216>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007e50:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e52:	f000 fab7 	bl	80083c4 <prvIsQueueFull>
 8007e56:	4603      	mov	r3, r0
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d018      	beq.n	8007e8e <xQueueGenericSend+0x20a>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007e5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e5e:	3310      	adds	r3, #16
 8007e60:	687a      	ldr	r2, [r7, #4]
 8007e62:	4611      	mov	r1, r2
 8007e64:	4618      	mov	r0, r3
 8007e66:	f000 ffaf 	bl	8008dc8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007e6a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e6c:	f000 fa34 	bl	80082d8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007e70:	f000 fdec 	bl	8008a4c <xTaskResumeAll>
 8007e74:	4603      	mov	r3, r0
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	f47f af5f 	bne.w	8007d3a <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8007e7c:	4b0c      	ldr	r3, [pc, #48]	; (8007eb0 <xQueueGenericSend+0x22c>)
 8007e7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e82:	601a      	str	r2, [r3, #0]
 8007e84:	f3bf 8f4f 	dsb	sy
 8007e88:	f3bf 8f6f 	isb	sy
 8007e8c:	e755      	b.n	8007d3a <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007e8e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e90:	f000 fa22 	bl	80082d8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007e94:	f000 fdda 	bl	8008a4c <xTaskResumeAll>
 8007e98:	e74f      	b.n	8007d3a <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007e9a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e9c:	f000 fa1c 	bl	80082d8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007ea0:	f000 fdd4 	bl	8008a4c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007ea4:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007ea6:	4618      	mov	r0, r3
 8007ea8:	3738      	adds	r7, #56	; 0x38
 8007eaa:	46bd      	mov	sp, r7
 8007eac:	bd80      	pop	{r7, pc}
 8007eae:	bf00      	nop
 8007eb0:	e000ed04 	.word	0xe000ed04

08007eb4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b08e      	sub	sp, #56	; 0x38
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	60f8      	str	r0, [r7, #12]
 8007ebc:	60b9      	str	r1, [r7, #8]
 8007ebe:	607a      	str	r2, [r7, #4]
 8007ec0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007ec6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d109      	bne.n	8007ee0 <xQueueGenericSendFromISR+0x2c>
 8007ecc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ed0:	f383 8811 	msr	BASEPRI, r3
 8007ed4:	f3bf 8f6f 	isb	sy
 8007ed8:	f3bf 8f4f 	dsb	sy
 8007edc:	627b      	str	r3, [r7, #36]	; 0x24
 8007ede:	e7fe      	b.n	8007ede <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007ee0:	68bb      	ldr	r3, [r7, #8]
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d103      	bne.n	8007eee <xQueueGenericSendFromISR+0x3a>
 8007ee6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d101      	bne.n	8007ef2 <xQueueGenericSendFromISR+0x3e>
 8007eee:	2301      	movs	r3, #1
 8007ef0:	e000      	b.n	8007ef4 <xQueueGenericSendFromISR+0x40>
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d109      	bne.n	8007f0c <xQueueGenericSendFromISR+0x58>
 8007ef8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007efc:	f383 8811 	msr	BASEPRI, r3
 8007f00:	f3bf 8f6f 	isb	sy
 8007f04:	f3bf 8f4f 	dsb	sy
 8007f08:	623b      	str	r3, [r7, #32]
 8007f0a:	e7fe      	b.n	8007f0a <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007f0c:	683b      	ldr	r3, [r7, #0]
 8007f0e:	2b02      	cmp	r3, #2
 8007f10:	d103      	bne.n	8007f1a <xQueueGenericSendFromISR+0x66>
 8007f12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f16:	2b01      	cmp	r3, #1
 8007f18:	d101      	bne.n	8007f1e <xQueueGenericSendFromISR+0x6a>
 8007f1a:	2301      	movs	r3, #1
 8007f1c:	e000      	b.n	8007f20 <xQueueGenericSendFromISR+0x6c>
 8007f1e:	2300      	movs	r3, #0
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d109      	bne.n	8007f38 <xQueueGenericSendFromISR+0x84>
 8007f24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f28:	f383 8811 	msr	BASEPRI, r3
 8007f2c:	f3bf 8f6f 	isb	sy
 8007f30:	f3bf 8f4f 	dsb	sy
 8007f34:	61fb      	str	r3, [r7, #28]
 8007f36:	e7fe      	b.n	8007f36 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007f38:	f002 f8b4 	bl	800a0a4 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007f3c:	f3ef 8211 	mrs	r2, BASEPRI
 8007f40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f44:	f383 8811 	msr	BASEPRI, r3
 8007f48:	f3bf 8f6f 	isb	sy
 8007f4c:	f3bf 8f4f 	dsb	sy
 8007f50:	61ba      	str	r2, [r7, #24]
 8007f52:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007f54:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007f56:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007f58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f5a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007f5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f60:	429a      	cmp	r2, r3
 8007f62:	d302      	bcc.n	8007f6a <xQueueGenericSendFromISR+0xb6>
 8007f64:	683b      	ldr	r3, [r7, #0]
 8007f66:	2b02      	cmp	r3, #2
 8007f68:	d13e      	bne.n	8007fe8 <xQueueGenericSendFromISR+0x134>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007f6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f6c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007f70:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007f74:	683a      	ldr	r2, [r7, #0]
 8007f76:	68b9      	ldr	r1, [r7, #8]
 8007f78:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007f7a:	f000 f91d 	bl	80081b8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007f7e:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8007f82:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007f86:	d124      	bne.n	8007fd2 <xQueueGenericSendFromISR+0x11e>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
 8007f88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d00d      	beq.n	8007fac <xQueueGenericSendFromISR+0xf8>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
 8007f90:	6839      	ldr	r1, [r7, #0]
 8007f92:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007f94:	f000 facd 	bl	8008532 <prvNotifyQueueSetContainer>
 8007f98:	4603      	mov	r3, r0
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d021      	beq.n	8007fe2 <xQueueGenericSendFromISR+0x12e>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d01e      	beq.n	8007fe2 <xQueueGenericSendFromISR+0x12e>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2201      	movs	r2, #1
 8007fa8:	601a      	str	r2, [r3, #0]
 8007faa:	e01a      	b.n	8007fe2 <xQueueGenericSendFromISR+0x12e>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007fac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d016      	beq.n	8007fe2 <xQueueGenericSendFromISR+0x12e>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007fb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fb6:	3324      	adds	r3, #36	; 0x24
 8007fb8:	4618      	mov	r0, r3
 8007fba:	f000 ff53 	bl	8008e64 <xTaskRemoveFromEventList>
 8007fbe:	4603      	mov	r3, r0
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d00e      	beq.n	8007fe2 <xQueueGenericSendFromISR+0x12e>
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d00b      	beq.n	8007fe2 <xQueueGenericSendFromISR+0x12e>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	2201      	movs	r2, #1
 8007fce:	601a      	str	r2, [r3, #0]
 8007fd0:	e007      	b.n	8007fe2 <xQueueGenericSendFromISR+0x12e>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007fd2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007fd6:	3301      	adds	r3, #1
 8007fd8:	b2db      	uxtb	r3, r3
 8007fda:	b25a      	sxtb	r2, r3
 8007fdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fde:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007fe2:	2301      	movs	r3, #1
 8007fe4:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8007fe6:	e001      	b.n	8007fec <xQueueGenericSendFromISR+0x138>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007fe8:	2300      	movs	r3, #0
 8007fea:	637b      	str	r3, [r7, #52]	; 0x34
 8007fec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fee:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007ff0:	693b      	ldr	r3, [r7, #16]
 8007ff2:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007ff6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	3738      	adds	r7, #56	; 0x38
 8007ffc:	46bd      	mov	sp, r7
 8007ffe:	bd80      	pop	{r7, pc}

08008000 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008000:	b580      	push	{r7, lr}
 8008002:	b08c      	sub	sp, #48	; 0x30
 8008004:	af00      	add	r7, sp, #0
 8008006:	60f8      	str	r0, [r7, #12]
 8008008:	60b9      	str	r1, [r7, #8]
 800800a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800800c:	2300      	movs	r3, #0
 800800e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008014:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008016:	2b00      	cmp	r3, #0
 8008018:	d109      	bne.n	800802e <xQueueReceive+0x2e>
	__asm volatile
 800801a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800801e:	f383 8811 	msr	BASEPRI, r3
 8008022:	f3bf 8f6f 	isb	sy
 8008026:	f3bf 8f4f 	dsb	sy
 800802a:	623b      	str	r3, [r7, #32]
 800802c:	e7fe      	b.n	800802c <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800802e:	68bb      	ldr	r3, [r7, #8]
 8008030:	2b00      	cmp	r3, #0
 8008032:	d103      	bne.n	800803c <xQueueReceive+0x3c>
 8008034:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008038:	2b00      	cmp	r3, #0
 800803a:	d101      	bne.n	8008040 <xQueueReceive+0x40>
 800803c:	2301      	movs	r3, #1
 800803e:	e000      	b.n	8008042 <xQueueReceive+0x42>
 8008040:	2300      	movs	r3, #0
 8008042:	2b00      	cmp	r3, #0
 8008044:	d109      	bne.n	800805a <xQueueReceive+0x5a>
 8008046:	f04f 0350 	mov.w	r3, #80	; 0x50
 800804a:	f383 8811 	msr	BASEPRI, r3
 800804e:	f3bf 8f6f 	isb	sy
 8008052:	f3bf 8f4f 	dsb	sy
 8008056:	61fb      	str	r3, [r7, #28]
 8008058:	e7fe      	b.n	8008058 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800805a:	f001 f8b9 	bl	80091d0 <xTaskGetSchedulerState>
 800805e:	4603      	mov	r3, r0
 8008060:	2b00      	cmp	r3, #0
 8008062:	d102      	bne.n	800806a <xQueueReceive+0x6a>
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2b00      	cmp	r3, #0
 8008068:	d101      	bne.n	800806e <xQueueReceive+0x6e>
 800806a:	2301      	movs	r3, #1
 800806c:	e000      	b.n	8008070 <xQueueReceive+0x70>
 800806e:	2300      	movs	r3, #0
 8008070:	2b00      	cmp	r3, #0
 8008072:	d109      	bne.n	8008088 <xQueueReceive+0x88>
 8008074:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008078:	f383 8811 	msr	BASEPRI, r3
 800807c:	f3bf 8f6f 	isb	sy
 8008080:	f3bf 8f4f 	dsb	sy
 8008084:	61bb      	str	r3, [r7, #24]
 8008086:	e7fe      	b.n	8008086 <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008088:	f001 ff30 	bl	8009eec <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800808c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800808e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008090:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008094:	2b00      	cmp	r3, #0
 8008096:	d01f      	beq.n	80080d8 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008098:	68b9      	ldr	r1, [r7, #8]
 800809a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800809c:	f000 f8f6 	bl	800828c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80080a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080a2:	1e5a      	subs	r2, r3, #1
 80080a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080a6:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80080a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080aa:	691b      	ldr	r3, [r3, #16]
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d00f      	beq.n	80080d0 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80080b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080b2:	3310      	adds	r3, #16
 80080b4:	4618      	mov	r0, r3
 80080b6:	f000 fed5 	bl	8008e64 <xTaskRemoveFromEventList>
 80080ba:	4603      	mov	r3, r0
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d007      	beq.n	80080d0 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80080c0:	4b3c      	ldr	r3, [pc, #240]	; (80081b4 <xQueueReceive+0x1b4>)
 80080c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80080c6:	601a      	str	r2, [r3, #0]
 80080c8:	f3bf 8f4f 	dsb	sy
 80080cc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80080d0:	f001 ff3a 	bl	8009f48 <vPortExitCritical>
				return pdPASS;
 80080d4:	2301      	movs	r3, #1
 80080d6:	e069      	b.n	80081ac <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d103      	bne.n	80080e6 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80080de:	f001 ff33 	bl	8009f48 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80080e2:	2300      	movs	r3, #0
 80080e4:	e062      	b.n	80081ac <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 80080e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d106      	bne.n	80080fa <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80080ec:	f107 0310 	add.w	r3, r7, #16
 80080f0:	4618      	mov	r0, r3
 80080f2:	f000 ff19 	bl	8008f28 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80080f6:	2301      	movs	r3, #1
 80080f8:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80080fa:	f001 ff25 	bl	8009f48 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80080fe:	f000 fc97 	bl	8008a30 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008102:	f001 fef3 	bl	8009eec <vPortEnterCritical>
 8008106:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008108:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800810c:	b25b      	sxtb	r3, r3
 800810e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008112:	d103      	bne.n	800811c <xQueueReceive+0x11c>
 8008114:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008116:	2200      	movs	r2, #0
 8008118:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800811c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800811e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008122:	b25b      	sxtb	r3, r3
 8008124:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008128:	d103      	bne.n	8008132 <xQueueReceive+0x132>
 800812a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800812c:	2200      	movs	r2, #0
 800812e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008132:	f001 ff09 	bl	8009f48 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008136:	1d3a      	adds	r2, r7, #4
 8008138:	f107 0310 	add.w	r3, r7, #16
 800813c:	4611      	mov	r1, r2
 800813e:	4618      	mov	r0, r3
 8008140:	f000 ff08 	bl	8008f54 <xTaskCheckForTimeOut>
 8008144:	4603      	mov	r3, r0
 8008146:	2b00      	cmp	r3, #0
 8008148:	d123      	bne.n	8008192 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800814a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800814c:	f000 f924 	bl	8008398 <prvIsQueueEmpty>
 8008150:	4603      	mov	r3, r0
 8008152:	2b00      	cmp	r3, #0
 8008154:	d017      	beq.n	8008186 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008156:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008158:	3324      	adds	r3, #36	; 0x24
 800815a:	687a      	ldr	r2, [r7, #4]
 800815c:	4611      	mov	r1, r2
 800815e:	4618      	mov	r0, r3
 8008160:	f000 fe32 	bl	8008dc8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008164:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008166:	f000 f8b7 	bl	80082d8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800816a:	f000 fc6f 	bl	8008a4c <xTaskResumeAll>
 800816e:	4603      	mov	r3, r0
 8008170:	2b00      	cmp	r3, #0
 8008172:	d189      	bne.n	8008088 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8008174:	4b0f      	ldr	r3, [pc, #60]	; (80081b4 <xQueueReceive+0x1b4>)
 8008176:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800817a:	601a      	str	r2, [r3, #0]
 800817c:	f3bf 8f4f 	dsb	sy
 8008180:	f3bf 8f6f 	isb	sy
 8008184:	e780      	b.n	8008088 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008186:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008188:	f000 f8a6 	bl	80082d8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800818c:	f000 fc5e 	bl	8008a4c <xTaskResumeAll>
 8008190:	e77a      	b.n	8008088 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008192:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008194:	f000 f8a0 	bl	80082d8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008198:	f000 fc58 	bl	8008a4c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800819c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800819e:	f000 f8fb 	bl	8008398 <prvIsQueueEmpty>
 80081a2:	4603      	mov	r3, r0
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	f43f af6f 	beq.w	8008088 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80081aa:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80081ac:	4618      	mov	r0, r3
 80081ae:	3730      	adds	r7, #48	; 0x30
 80081b0:	46bd      	mov	sp, r7
 80081b2:	bd80      	pop	{r7, pc}
 80081b4:	e000ed04 	.word	0xe000ed04

080081b8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b086      	sub	sp, #24
 80081bc:	af00      	add	r7, sp, #0
 80081be:	60f8      	str	r0, [r7, #12]
 80081c0:	60b9      	str	r1, [r7, #8]
 80081c2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80081c4:	2300      	movs	r3, #0
 80081c6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081cc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d10d      	bne.n	80081f2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d14d      	bne.n	800827a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	689b      	ldr	r3, [r3, #8]
 80081e2:	4618      	mov	r0, r3
 80081e4:	f001 f812 	bl	800920c <xTaskPriorityDisinherit>
 80081e8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	2200      	movs	r2, #0
 80081ee:	609a      	str	r2, [r3, #8]
 80081f0:	e043      	b.n	800827a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d119      	bne.n	800822c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	6858      	ldr	r0, [r3, #4]
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008200:	461a      	mov	r2, r3
 8008202:	68b9      	ldr	r1, [r7, #8]
 8008204:	f004 fe18 	bl	800ce38 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	685a      	ldr	r2, [r3, #4]
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008210:	441a      	add	r2, r3
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	685a      	ldr	r2, [r3, #4]
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	689b      	ldr	r3, [r3, #8]
 800821e:	429a      	cmp	r2, r3
 8008220:	d32b      	bcc.n	800827a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	681a      	ldr	r2, [r3, #0]
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	605a      	str	r2, [r3, #4]
 800822a:	e026      	b.n	800827a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	68d8      	ldr	r0, [r3, #12]
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008234:	461a      	mov	r2, r3
 8008236:	68b9      	ldr	r1, [r7, #8]
 8008238:	f004 fdfe 	bl	800ce38 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	68da      	ldr	r2, [r3, #12]
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008244:	425b      	negs	r3, r3
 8008246:	441a      	add	r2, r3
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	68da      	ldr	r2, [r3, #12]
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	429a      	cmp	r2, r3
 8008256:	d207      	bcs.n	8008268 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	689a      	ldr	r2, [r3, #8]
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008260:	425b      	negs	r3, r3
 8008262:	441a      	add	r2, r3
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2b02      	cmp	r3, #2
 800826c:	d105      	bne.n	800827a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800826e:	693b      	ldr	r3, [r7, #16]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d002      	beq.n	800827a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008274:	693b      	ldr	r3, [r7, #16]
 8008276:	3b01      	subs	r3, #1
 8008278:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800827a:	693b      	ldr	r3, [r7, #16]
 800827c:	1c5a      	adds	r2, r3, #1
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8008282:	697b      	ldr	r3, [r7, #20]
}
 8008284:	4618      	mov	r0, r3
 8008286:	3718      	adds	r7, #24
 8008288:	46bd      	mov	sp, r7
 800828a:	bd80      	pop	{r7, pc}

0800828c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800828c:	b580      	push	{r7, lr}
 800828e:	b082      	sub	sp, #8
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
 8008294:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800829a:	2b00      	cmp	r3, #0
 800829c:	d018      	beq.n	80082d0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	68da      	ldr	r2, [r3, #12]
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082a6:	441a      	add	r2, r3
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	68da      	ldr	r2, [r3, #12]
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	689b      	ldr	r3, [r3, #8]
 80082b4:	429a      	cmp	r2, r3
 80082b6:	d303      	bcc.n	80082c0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681a      	ldr	r2, [r3, #0]
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	68d9      	ldr	r1, [r3, #12]
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082c8:	461a      	mov	r2, r3
 80082ca:	6838      	ldr	r0, [r7, #0]
 80082cc:	f004 fdb4 	bl	800ce38 <memcpy>
	}
}
 80082d0:	bf00      	nop
 80082d2:	3708      	adds	r7, #8
 80082d4:	46bd      	mov	sp, r7
 80082d6:	bd80      	pop	{r7, pc}

080082d8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80082d8:	b580      	push	{r7, lr}
 80082da:	b084      	sub	sp, #16
 80082dc:	af00      	add	r7, sp, #0
 80082de:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80082e0:	f001 fe04 	bl	8009eec <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80082ea:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80082ec:	e01f      	b.n	800832e <prvUnlockQueue+0x56>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d009      	beq.n	800830a <prvUnlockQueue+0x32>
				{
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
 80082f6:	2100      	movs	r1, #0
 80082f8:	6878      	ldr	r0, [r7, #4]
 80082fa:	f000 f91a 	bl	8008532 <prvNotifyQueueSetContainer>
 80082fe:	4603      	mov	r3, r0
 8008300:	2b00      	cmp	r3, #0
 8008302:	d010      	beq.n	8008326 <prvUnlockQueue+0x4e>
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
 8008304:	f000 fe86 	bl	8009014 <vTaskMissedYield>
 8008308:	e00d      	b.n	8008326 <prvUnlockQueue+0x4e>
				else
				{
					/* Tasks that are removed from the event list will get
					added to the pending ready list as the scheduler is still
					suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800830e:	2b00      	cmp	r3, #0
 8008310:	d012      	beq.n	8008338 <prvUnlockQueue+0x60>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	3324      	adds	r3, #36	; 0x24
 8008316:	4618      	mov	r0, r3
 8008318:	f000 fda4 	bl	8008e64 <xTaskRemoveFromEventList>
 800831c:	4603      	mov	r3, r0
 800831e:	2b00      	cmp	r3, #0
 8008320:	d001      	beq.n	8008326 <prvUnlockQueue+0x4e>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							vTaskMissedYield();
 8008322:	f000 fe77 	bl	8009014 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008326:	7bfb      	ldrb	r3, [r7, #15]
 8008328:	3b01      	subs	r3, #1
 800832a:	b2db      	uxtb	r3, r3
 800832c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800832e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008332:	2b00      	cmp	r3, #0
 8008334:	dcdb      	bgt.n	80082ee <prvUnlockQueue+0x16>
 8008336:	e000      	b.n	800833a <prvUnlockQueue+0x62>
						break;
 8008338:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	22ff      	movs	r2, #255	; 0xff
 800833e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8008342:	f001 fe01 	bl	8009f48 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008346:	f001 fdd1 	bl	8009eec <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008350:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008352:	e011      	b.n	8008378 <prvUnlockQueue+0xa0>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	691b      	ldr	r3, [r3, #16]
 8008358:	2b00      	cmp	r3, #0
 800835a:	d012      	beq.n	8008382 <prvUnlockQueue+0xaa>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	3310      	adds	r3, #16
 8008360:	4618      	mov	r0, r3
 8008362:	f000 fd7f 	bl	8008e64 <xTaskRemoveFromEventList>
 8008366:	4603      	mov	r3, r0
 8008368:	2b00      	cmp	r3, #0
 800836a:	d001      	beq.n	8008370 <prvUnlockQueue+0x98>
				{
					vTaskMissedYield();
 800836c:	f000 fe52 	bl	8009014 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008370:	7bbb      	ldrb	r3, [r7, #14]
 8008372:	3b01      	subs	r3, #1
 8008374:	b2db      	uxtb	r3, r3
 8008376:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008378:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800837c:	2b00      	cmp	r3, #0
 800837e:	dce9      	bgt.n	8008354 <prvUnlockQueue+0x7c>
 8008380:	e000      	b.n	8008384 <prvUnlockQueue+0xac>
			}
			else
			{
				break;
 8008382:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	22ff      	movs	r2, #255	; 0xff
 8008388:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800838c:	f001 fddc 	bl	8009f48 <vPortExitCritical>
}
 8008390:	bf00      	nop
 8008392:	3710      	adds	r7, #16
 8008394:	46bd      	mov	sp, r7
 8008396:	bd80      	pop	{r7, pc}

08008398 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008398:	b580      	push	{r7, lr}
 800839a:	b084      	sub	sp, #16
 800839c:	af00      	add	r7, sp, #0
 800839e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80083a0:	f001 fda4 	bl	8009eec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d102      	bne.n	80083b2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80083ac:	2301      	movs	r3, #1
 80083ae:	60fb      	str	r3, [r7, #12]
 80083b0:	e001      	b.n	80083b6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80083b2:	2300      	movs	r3, #0
 80083b4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80083b6:	f001 fdc7 	bl	8009f48 <vPortExitCritical>

	return xReturn;
 80083ba:	68fb      	ldr	r3, [r7, #12]
}
 80083bc:	4618      	mov	r0, r3
 80083be:	3710      	adds	r7, #16
 80083c0:	46bd      	mov	sp, r7
 80083c2:	bd80      	pop	{r7, pc}

080083c4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80083c4:	b580      	push	{r7, lr}
 80083c6:	b084      	sub	sp, #16
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80083cc:	f001 fd8e 	bl	8009eec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083d8:	429a      	cmp	r2, r3
 80083da:	d102      	bne.n	80083e2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80083dc:	2301      	movs	r3, #1
 80083de:	60fb      	str	r3, [r7, #12]
 80083e0:	e001      	b.n	80083e6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80083e2:	2300      	movs	r3, #0
 80083e4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80083e6:	f001 fdaf 	bl	8009f48 <vPortExitCritical>

	return xReturn;
 80083ea:	68fb      	ldr	r3, [r7, #12]
}
 80083ec:	4618      	mov	r0, r3
 80083ee:	3710      	adds	r7, #16
 80083f0:	46bd      	mov	sp, r7
 80083f2:	bd80      	pop	{r7, pc}

080083f4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80083f4:	b480      	push	{r7}
 80083f6:	b085      	sub	sp, #20
 80083f8:	af00      	add	r7, sp, #0
 80083fa:	6078      	str	r0, [r7, #4]
 80083fc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80083fe:	2300      	movs	r3, #0
 8008400:	60fb      	str	r3, [r7, #12]
 8008402:	e014      	b.n	800842e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008404:	4a0e      	ldr	r2, [pc, #56]	; (8008440 <vQueueAddToRegistry+0x4c>)
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800840c:	2b00      	cmp	r3, #0
 800840e:	d10b      	bne.n	8008428 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008410:	490b      	ldr	r1, [pc, #44]	; (8008440 <vQueueAddToRegistry+0x4c>)
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	683a      	ldr	r2, [r7, #0]
 8008416:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800841a:	4a09      	ldr	r2, [pc, #36]	; (8008440 <vQueueAddToRegistry+0x4c>)
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	00db      	lsls	r3, r3, #3
 8008420:	4413      	add	r3, r2
 8008422:	687a      	ldr	r2, [r7, #4]
 8008424:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008426:	e005      	b.n	8008434 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	3301      	adds	r3, #1
 800842c:	60fb      	str	r3, [r7, #12]
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	2b07      	cmp	r3, #7
 8008432:	d9e7      	bls.n	8008404 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008434:	bf00      	nop
 8008436:	3714      	adds	r7, #20
 8008438:	46bd      	mov	sp, r7
 800843a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843e:	4770      	bx	lr
 8008440:	200158f8 	.word	0x200158f8

08008444 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008444:	b580      	push	{r7, lr}
 8008446:	b086      	sub	sp, #24
 8008448:	af00      	add	r7, sp, #0
 800844a:	60f8      	str	r0, [r7, #12]
 800844c:	60b9      	str	r1, [r7, #8]
 800844e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008454:	f001 fd4a 	bl	8009eec <vPortEnterCritical>
 8008458:	697b      	ldr	r3, [r7, #20]
 800845a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800845e:	b25b      	sxtb	r3, r3
 8008460:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008464:	d103      	bne.n	800846e <vQueueWaitForMessageRestricted+0x2a>
 8008466:	697b      	ldr	r3, [r7, #20]
 8008468:	2200      	movs	r2, #0
 800846a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800846e:	697b      	ldr	r3, [r7, #20]
 8008470:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008474:	b25b      	sxtb	r3, r3
 8008476:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800847a:	d103      	bne.n	8008484 <vQueueWaitForMessageRestricted+0x40>
 800847c:	697b      	ldr	r3, [r7, #20]
 800847e:	2200      	movs	r2, #0
 8008480:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008484:	f001 fd60 	bl	8009f48 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008488:	697b      	ldr	r3, [r7, #20]
 800848a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800848c:	2b00      	cmp	r3, #0
 800848e:	d106      	bne.n	800849e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008490:	697b      	ldr	r3, [r7, #20]
 8008492:	3324      	adds	r3, #36	; 0x24
 8008494:	687a      	ldr	r2, [r7, #4]
 8008496:	68b9      	ldr	r1, [r7, #8]
 8008498:	4618      	mov	r0, r3
 800849a:	f000 fcb9 	bl	8008e10 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800849e:	6978      	ldr	r0, [r7, #20]
 80084a0:	f7ff ff1a 	bl	80082d8 <prvUnlockQueue>
	}
 80084a4:	bf00      	nop
 80084a6:	3718      	adds	r7, #24
 80084a8:	46bd      	mov	sp, r7
 80084aa:	bd80      	pop	{r7, pc}

080084ac <xQueueCreateSet>:
/*-----------------------------------------------------------*/

#if( ( configUSE_QUEUE_SETS == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueSetHandle_t xQueueCreateSet( const UBaseType_t uxEventQueueLength )
	{
 80084ac:	b580      	push	{r7, lr}
 80084ae:	b084      	sub	sp, #16
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	6078      	str	r0, [r7, #4]
	QueueSetHandle_t pxQueue;

		pxQueue = xQueueGenericCreate( uxEventQueueLength, ( UBaseType_t ) sizeof( Queue_t * ), queueQUEUE_TYPE_SET );
 80084b4:	2200      	movs	r2, #0
 80084b6:	2104      	movs	r1, #4
 80084b8:	6878      	ldr	r0, [r7, #4]
 80084ba:	f7ff fb82 	bl	8007bc2 <xQueueGenericCreate>
 80084be:	60f8      	str	r0, [r7, #12]

		return pxQueue;
 80084c0:	68fb      	ldr	r3, [r7, #12]
	}
 80084c2:	4618      	mov	r0, r3
 80084c4:	3710      	adds	r7, #16
 80084c6:	46bd      	mov	sp, r7
 80084c8:	bd80      	pop	{r7, pc}

080084ca <xQueueAddToSet>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	BaseType_t xQueueAddToSet( QueueSetMemberHandle_t xQueueOrSemaphore, QueueSetHandle_t xQueueSet )
	{
 80084ca:	b580      	push	{r7, lr}
 80084cc:	b084      	sub	sp, #16
 80084ce:	af00      	add	r7, sp, #0
 80084d0:	6078      	str	r0, [r7, #4]
 80084d2:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 80084d4:	f001 fd0a 	bl	8009eec <vPortEnterCritical>
		{
			if( ( ( Queue_t * ) xQueueOrSemaphore )->pxQueueSetContainer != NULL )
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d002      	beq.n	80084e6 <xQueueAddToSet+0x1c>
			{
				/* Cannot add a queue/semaphore to more than one queue set. */
				xReturn = pdFAIL;
 80084e0:	2300      	movs	r3, #0
 80084e2:	60fb      	str	r3, [r7, #12]
 80084e4:	e00b      	b.n	80084fe <xQueueAddToSet+0x34>
			}
			else if( ( ( Queue_t * ) xQueueOrSemaphore )->uxMessagesWaiting != ( UBaseType_t ) 0 )
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d002      	beq.n	80084f4 <xQueueAddToSet+0x2a>
			{
				/* Cannot add a queue/semaphore to a queue set if there are already
				items in the queue/semaphore. */
				xReturn = pdFAIL;
 80084ee:	2300      	movs	r3, #0
 80084f0:	60fb      	str	r3, [r7, #12]
 80084f2:	e004      	b.n	80084fe <xQueueAddToSet+0x34>
			}
			else
			{
				( ( Queue_t * ) xQueueOrSemaphore )->pxQueueSetContainer = xQueueSet;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	683a      	ldr	r2, [r7, #0]
 80084f8:	649a      	str	r2, [r3, #72]	; 0x48
				xReturn = pdPASS;
 80084fa:	2301      	movs	r3, #1
 80084fc:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
 80084fe:	f001 fd23 	bl	8009f48 <vPortExitCritical>

		return xReturn;
 8008502:	68fb      	ldr	r3, [r7, #12]
	}
 8008504:	4618      	mov	r0, r3
 8008506:	3710      	adds	r7, #16
 8008508:	46bd      	mov	sp, r7
 800850a:	bd80      	pop	{r7, pc}

0800850c <xQueueSelectFromSet>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	QueueSetMemberHandle_t xQueueSelectFromSet( QueueSetHandle_t xQueueSet, TickType_t const xTicksToWait )
	{
 800850c:	b580      	push	{r7, lr}
 800850e:	b084      	sub	sp, #16
 8008510:	af00      	add	r7, sp, #0
 8008512:	6078      	str	r0, [r7, #4]
 8008514:	6039      	str	r1, [r7, #0]
	QueueSetMemberHandle_t xReturn = NULL;
 8008516:	2300      	movs	r3, #0
 8008518:	60fb      	str	r3, [r7, #12]

		( void ) xQueueReceive( ( QueueHandle_t ) xQueueSet, &xReturn, xTicksToWait ); /*lint !e961 Casting from one typedef to another is not redundant. */
 800851a:	f107 030c 	add.w	r3, r7, #12
 800851e:	683a      	ldr	r2, [r7, #0]
 8008520:	4619      	mov	r1, r3
 8008522:	6878      	ldr	r0, [r7, #4]
 8008524:	f7ff fd6c 	bl	8008000 <xQueueReceive>
		return xReturn;
 8008528:	68fb      	ldr	r3, [r7, #12]
	}
 800852a:	4618      	mov	r0, r3
 800852c:	3710      	adds	r7, #16
 800852e:	46bd      	mov	sp, r7
 8008530:	bd80      	pop	{r7, pc}

08008532 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
 8008532:	b580      	push	{r7, lr}
 8008534:	b088      	sub	sp, #32
 8008536:	af00      	add	r7, sp, #0
 8008538:	6078      	str	r0, [r7, #4]
 800853a:	6039      	str	r1, [r7, #0]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008540:	61bb      	str	r3, [r7, #24]
	BaseType_t xReturn = pdFALSE;
 8008542:	2300      	movs	r3, #0
 8008544:	61fb      	str	r3, [r7, #28]

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
 8008546:	69bb      	ldr	r3, [r7, #24]
 8008548:	2b00      	cmp	r3, #0
 800854a:	d109      	bne.n	8008560 <prvNotifyQueueSetContainer+0x2e>
 800854c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008550:	f383 8811 	msr	BASEPRI, r3
 8008554:	f3bf 8f6f 	isb	sy
 8008558:	f3bf 8f4f 	dsb	sy
 800855c:	613b      	str	r3, [r7, #16]
 800855e:	e7fe      	b.n	800855e <prvNotifyQueueSetContainer+0x2c>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
 8008560:	69bb      	ldr	r3, [r7, #24]
 8008562:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008564:	69bb      	ldr	r3, [r7, #24]
 8008566:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008568:	429a      	cmp	r2, r3
 800856a:	d309      	bcc.n	8008580 <prvNotifyQueueSetContainer+0x4e>
 800856c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008570:	f383 8811 	msr	BASEPRI, r3
 8008574:	f3bf 8f6f 	isb	sy
 8008578:	f3bf 8f4f 	dsb	sy
 800857c:	60fb      	str	r3, [r7, #12]
 800857e:	e7fe      	b.n	800857e <prvNotifyQueueSetContainer+0x4c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
 8008580:	69bb      	ldr	r3, [r7, #24]
 8008582:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008584:	69bb      	ldr	r3, [r7, #24]
 8008586:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008588:	429a      	cmp	r2, r3
 800858a:	d225      	bcs.n	80085d8 <prvNotifyQueueSetContainer+0xa6>
		{
			const int8_t cTxLock = pxQueueSetContainer->cTxLock;
 800858c:	69bb      	ldr	r3, [r7, #24]
 800858e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008592:	75fb      	strb	r3, [r7, #23]

			traceQUEUE_SEND( pxQueueSetContainer );

			/* The data copied is the handle of the queue that contains data. */
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
 8008594:	1d3b      	adds	r3, r7, #4
 8008596:	683a      	ldr	r2, [r7, #0]
 8008598:	4619      	mov	r1, r3
 800859a:	69b8      	ldr	r0, [r7, #24]
 800859c:	f7ff fe0c 	bl	80081b8 <prvCopyDataToQueue>
 80085a0:	61f8      	str	r0, [r7, #28]

			if( cTxLock == queueUNLOCKED )
 80085a2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80085a6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80085aa:	d10e      	bne.n	80085ca <prvNotifyQueueSetContainer+0x98>
			{
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
 80085ac:	69bb      	ldr	r3, [r7, #24]
 80085ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d011      	beq.n	80085d8 <prvNotifyQueueSetContainer+0xa6>
				{
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
 80085b4:	69bb      	ldr	r3, [r7, #24]
 80085b6:	3324      	adds	r3, #36	; 0x24
 80085b8:	4618      	mov	r0, r3
 80085ba:	f000 fc53 	bl	8008e64 <xTaskRemoveFromEventList>
 80085be:	4603      	mov	r3, r0
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d009      	beq.n	80085d8 <prvNotifyQueueSetContainer+0xa6>
					{
						/* The task waiting has a higher priority. */
						xReturn = pdTRUE;
 80085c4:	2301      	movs	r3, #1
 80085c6:	61fb      	str	r3, [r7, #28]
 80085c8:	e006      	b.n	80085d8 <prvNotifyQueueSetContainer+0xa6>
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else
			{
				pxQueueSetContainer->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80085ca:	7dfb      	ldrb	r3, [r7, #23]
 80085cc:	3301      	adds	r3, #1
 80085ce:	b2db      	uxtb	r3, r3
 80085d0:	b25a      	sxtb	r2, r3
 80085d2:	69bb      	ldr	r3, [r7, #24]
 80085d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80085d8:	69fb      	ldr	r3, [r7, #28]
	}
 80085da:	4618      	mov	r0, r3
 80085dc:	3720      	adds	r7, #32
 80085de:	46bd      	mov	sp, r7
 80085e0:	bd80      	pop	{r7, pc}

080085e2 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80085e2:	b580      	push	{r7, lr}
 80085e4:	b08e      	sub	sp, #56	; 0x38
 80085e6:	af04      	add	r7, sp, #16
 80085e8:	60f8      	str	r0, [r7, #12]
 80085ea:	60b9      	str	r1, [r7, #8]
 80085ec:	607a      	str	r2, [r7, #4]
 80085ee:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80085f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d109      	bne.n	800860a <xTaskCreateStatic+0x28>
 80085f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085fa:	f383 8811 	msr	BASEPRI, r3
 80085fe:	f3bf 8f6f 	isb	sy
 8008602:	f3bf 8f4f 	dsb	sy
 8008606:	623b      	str	r3, [r7, #32]
 8008608:	e7fe      	b.n	8008608 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800860a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800860c:	2b00      	cmp	r3, #0
 800860e:	d109      	bne.n	8008624 <xTaskCreateStatic+0x42>
 8008610:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008614:	f383 8811 	msr	BASEPRI, r3
 8008618:	f3bf 8f6f 	isb	sy
 800861c:	f3bf 8f4f 	dsb	sy
 8008620:	61fb      	str	r3, [r7, #28]
 8008622:	e7fe      	b.n	8008622 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008624:	2354      	movs	r3, #84	; 0x54
 8008626:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008628:	693b      	ldr	r3, [r7, #16]
 800862a:	2b54      	cmp	r3, #84	; 0x54
 800862c:	d009      	beq.n	8008642 <xTaskCreateStatic+0x60>
 800862e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008632:	f383 8811 	msr	BASEPRI, r3
 8008636:	f3bf 8f6f 	isb	sy
 800863a:	f3bf 8f4f 	dsb	sy
 800863e:	61bb      	str	r3, [r7, #24]
 8008640:	e7fe      	b.n	8008640 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008642:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008644:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008646:	2b00      	cmp	r3, #0
 8008648:	d01e      	beq.n	8008688 <xTaskCreateStatic+0xa6>
 800864a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800864c:	2b00      	cmp	r3, #0
 800864e:	d01b      	beq.n	8008688 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008650:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008652:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008656:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008658:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800865a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800865c:	2202      	movs	r2, #2
 800865e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008662:	2300      	movs	r3, #0
 8008664:	9303      	str	r3, [sp, #12]
 8008666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008668:	9302      	str	r3, [sp, #8]
 800866a:	f107 0314 	add.w	r3, r7, #20
 800866e:	9301      	str	r3, [sp, #4]
 8008670:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008672:	9300      	str	r3, [sp, #0]
 8008674:	683b      	ldr	r3, [r7, #0]
 8008676:	687a      	ldr	r2, [r7, #4]
 8008678:	68b9      	ldr	r1, [r7, #8]
 800867a:	68f8      	ldr	r0, [r7, #12]
 800867c:	f000 f850 	bl	8008720 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008680:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008682:	f000 f8d3 	bl	800882c <prvAddNewTaskToReadyList>
 8008686:	e001      	b.n	800868c <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 8008688:	2300      	movs	r3, #0
 800868a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800868c:	697b      	ldr	r3, [r7, #20]
	}
 800868e:	4618      	mov	r0, r3
 8008690:	3728      	adds	r7, #40	; 0x28
 8008692:	46bd      	mov	sp, r7
 8008694:	bd80      	pop	{r7, pc}

08008696 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008696:	b580      	push	{r7, lr}
 8008698:	b08c      	sub	sp, #48	; 0x30
 800869a:	af04      	add	r7, sp, #16
 800869c:	60f8      	str	r0, [r7, #12]
 800869e:	60b9      	str	r1, [r7, #8]
 80086a0:	603b      	str	r3, [r7, #0]
 80086a2:	4613      	mov	r3, r2
 80086a4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80086a6:	88fb      	ldrh	r3, [r7, #6]
 80086a8:	009b      	lsls	r3, r3, #2
 80086aa:	4618      	mov	r0, r3
 80086ac:	f001 fd38 	bl	800a120 <pvPortMalloc>
 80086b0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80086b2:	697b      	ldr	r3, [r7, #20]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d00e      	beq.n	80086d6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80086b8:	2054      	movs	r0, #84	; 0x54
 80086ba:	f001 fd31 	bl	800a120 <pvPortMalloc>
 80086be:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80086c0:	69fb      	ldr	r3, [r7, #28]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d003      	beq.n	80086ce <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80086c6:	69fb      	ldr	r3, [r7, #28]
 80086c8:	697a      	ldr	r2, [r7, #20]
 80086ca:	631a      	str	r2, [r3, #48]	; 0x30
 80086cc:	e005      	b.n	80086da <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80086ce:	6978      	ldr	r0, [r7, #20]
 80086d0:	f001 fde8 	bl	800a2a4 <vPortFree>
 80086d4:	e001      	b.n	80086da <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80086d6:	2300      	movs	r3, #0
 80086d8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80086da:	69fb      	ldr	r3, [r7, #28]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d017      	beq.n	8008710 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80086e0:	69fb      	ldr	r3, [r7, #28]
 80086e2:	2200      	movs	r2, #0
 80086e4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80086e8:	88fa      	ldrh	r2, [r7, #6]
 80086ea:	2300      	movs	r3, #0
 80086ec:	9303      	str	r3, [sp, #12]
 80086ee:	69fb      	ldr	r3, [r7, #28]
 80086f0:	9302      	str	r3, [sp, #8]
 80086f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086f4:	9301      	str	r3, [sp, #4]
 80086f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086f8:	9300      	str	r3, [sp, #0]
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	68b9      	ldr	r1, [r7, #8]
 80086fe:	68f8      	ldr	r0, [r7, #12]
 8008700:	f000 f80e 	bl	8008720 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008704:	69f8      	ldr	r0, [r7, #28]
 8008706:	f000 f891 	bl	800882c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800870a:	2301      	movs	r3, #1
 800870c:	61bb      	str	r3, [r7, #24]
 800870e:	e002      	b.n	8008716 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008710:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008714:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008716:	69bb      	ldr	r3, [r7, #24]
	}
 8008718:	4618      	mov	r0, r3
 800871a:	3720      	adds	r7, #32
 800871c:	46bd      	mov	sp, r7
 800871e:	bd80      	pop	{r7, pc}

08008720 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008720:	b580      	push	{r7, lr}
 8008722:	b088      	sub	sp, #32
 8008724:	af00      	add	r7, sp, #0
 8008726:	60f8      	str	r0, [r7, #12]
 8008728:	60b9      	str	r1, [r7, #8]
 800872a:	607a      	str	r2, [r7, #4]
 800872c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800872e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008730:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008738:	3b01      	subs	r3, #1
 800873a:	009b      	lsls	r3, r3, #2
 800873c:	4413      	add	r3, r2
 800873e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008740:	69bb      	ldr	r3, [r7, #24]
 8008742:	f023 0307 	bic.w	r3, r3, #7
 8008746:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008748:	69bb      	ldr	r3, [r7, #24]
 800874a:	f003 0307 	and.w	r3, r3, #7
 800874e:	2b00      	cmp	r3, #0
 8008750:	d009      	beq.n	8008766 <prvInitialiseNewTask+0x46>
 8008752:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008756:	f383 8811 	msr	BASEPRI, r3
 800875a:	f3bf 8f6f 	isb	sy
 800875e:	f3bf 8f4f 	dsb	sy
 8008762:	617b      	str	r3, [r7, #20]
 8008764:	e7fe      	b.n	8008764 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008766:	68bb      	ldr	r3, [r7, #8]
 8008768:	2b00      	cmp	r3, #0
 800876a:	d01f      	beq.n	80087ac <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800876c:	2300      	movs	r3, #0
 800876e:	61fb      	str	r3, [r7, #28]
 8008770:	e012      	b.n	8008798 <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008772:	68ba      	ldr	r2, [r7, #8]
 8008774:	69fb      	ldr	r3, [r7, #28]
 8008776:	4413      	add	r3, r2
 8008778:	7819      	ldrb	r1, [r3, #0]
 800877a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800877c:	69fb      	ldr	r3, [r7, #28]
 800877e:	4413      	add	r3, r2
 8008780:	3334      	adds	r3, #52	; 0x34
 8008782:	460a      	mov	r2, r1
 8008784:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008786:	68ba      	ldr	r2, [r7, #8]
 8008788:	69fb      	ldr	r3, [r7, #28]
 800878a:	4413      	add	r3, r2
 800878c:	781b      	ldrb	r3, [r3, #0]
 800878e:	2b00      	cmp	r3, #0
 8008790:	d006      	beq.n	80087a0 <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008792:	69fb      	ldr	r3, [r7, #28]
 8008794:	3301      	adds	r3, #1
 8008796:	61fb      	str	r3, [r7, #28]
 8008798:	69fb      	ldr	r3, [r7, #28]
 800879a:	2b0f      	cmp	r3, #15
 800879c:	d9e9      	bls.n	8008772 <prvInitialiseNewTask+0x52>
 800879e:	e000      	b.n	80087a2 <prvInitialiseNewTask+0x82>
			{
				break;
 80087a0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80087a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087a4:	2200      	movs	r2, #0
 80087a6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80087aa:	e003      	b.n	80087b4 <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80087ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087ae:	2200      	movs	r2, #0
 80087b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80087b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087b6:	2b06      	cmp	r3, #6
 80087b8:	d901      	bls.n	80087be <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80087ba:	2306      	movs	r3, #6
 80087bc:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80087be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087c0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80087c2:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80087c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80087c8:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80087ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087cc:	2200      	movs	r2, #0
 80087ce:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80087d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087d2:	3304      	adds	r3, #4
 80087d4:	4618      	mov	r0, r3
 80087d6:	f7ff f884 	bl	80078e2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80087da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087dc:	3318      	adds	r3, #24
 80087de:	4618      	mov	r0, r3
 80087e0:	f7ff f87f 	bl	80078e2 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80087e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80087e8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80087ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087ec:	f1c3 0207 	rsb	r2, r3, #7
 80087f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087f2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80087f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80087f8:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80087fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087fc:	2200      	movs	r2, #0
 80087fe:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008800:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008802:	2200      	movs	r2, #0
 8008804:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008808:	683a      	ldr	r2, [r7, #0]
 800880a:	68f9      	ldr	r1, [r7, #12]
 800880c:	69b8      	ldr	r0, [r7, #24]
 800880e:	f001 fa47 	bl	8009ca0 <pxPortInitialiseStack>
 8008812:	4602      	mov	r2, r0
 8008814:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008816:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008818:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800881a:	2b00      	cmp	r3, #0
 800881c:	d002      	beq.n	8008824 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800881e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008820:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008822:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008824:	bf00      	nop
 8008826:	3720      	adds	r7, #32
 8008828:	46bd      	mov	sp, r7
 800882a:	bd80      	pop	{r7, pc}

0800882c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800882c:	b580      	push	{r7, lr}
 800882e:	b082      	sub	sp, #8
 8008830:	af00      	add	r7, sp, #0
 8008832:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008834:	f001 fb5a 	bl	8009eec <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008838:	4b2a      	ldr	r3, [pc, #168]	; (80088e4 <prvAddNewTaskToReadyList+0xb8>)
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	3301      	adds	r3, #1
 800883e:	4a29      	ldr	r2, [pc, #164]	; (80088e4 <prvAddNewTaskToReadyList+0xb8>)
 8008840:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008842:	4b29      	ldr	r3, [pc, #164]	; (80088e8 <prvAddNewTaskToReadyList+0xbc>)
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	2b00      	cmp	r3, #0
 8008848:	d109      	bne.n	800885e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800884a:	4a27      	ldr	r2, [pc, #156]	; (80088e8 <prvAddNewTaskToReadyList+0xbc>)
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008850:	4b24      	ldr	r3, [pc, #144]	; (80088e4 <prvAddNewTaskToReadyList+0xb8>)
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	2b01      	cmp	r3, #1
 8008856:	d110      	bne.n	800887a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008858:	f000 fc00 	bl	800905c <prvInitialiseTaskLists>
 800885c:	e00d      	b.n	800887a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800885e:	4b23      	ldr	r3, [pc, #140]	; (80088ec <prvAddNewTaskToReadyList+0xc0>)
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	2b00      	cmp	r3, #0
 8008864:	d109      	bne.n	800887a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008866:	4b20      	ldr	r3, [pc, #128]	; (80088e8 <prvAddNewTaskToReadyList+0xbc>)
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008870:	429a      	cmp	r2, r3
 8008872:	d802      	bhi.n	800887a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008874:	4a1c      	ldr	r2, [pc, #112]	; (80088e8 <prvAddNewTaskToReadyList+0xbc>)
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800887a:	4b1d      	ldr	r3, [pc, #116]	; (80088f0 <prvAddNewTaskToReadyList+0xc4>)
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	3301      	adds	r3, #1
 8008880:	4a1b      	ldr	r2, [pc, #108]	; (80088f0 <prvAddNewTaskToReadyList+0xc4>)
 8008882:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008888:	2201      	movs	r2, #1
 800888a:	409a      	lsls	r2, r3
 800888c:	4b19      	ldr	r3, [pc, #100]	; (80088f4 <prvAddNewTaskToReadyList+0xc8>)
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	4313      	orrs	r3, r2
 8008892:	4a18      	ldr	r2, [pc, #96]	; (80088f4 <prvAddNewTaskToReadyList+0xc8>)
 8008894:	6013      	str	r3, [r2, #0]
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800889a:	4613      	mov	r3, r2
 800889c:	009b      	lsls	r3, r3, #2
 800889e:	4413      	add	r3, r2
 80088a0:	009b      	lsls	r3, r3, #2
 80088a2:	4a15      	ldr	r2, [pc, #84]	; (80088f8 <prvAddNewTaskToReadyList+0xcc>)
 80088a4:	441a      	add	r2, r3
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	3304      	adds	r3, #4
 80088aa:	4619      	mov	r1, r3
 80088ac:	4610      	mov	r0, r2
 80088ae:	f7ff f825 	bl	80078fc <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80088b2:	f001 fb49 	bl	8009f48 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80088b6:	4b0d      	ldr	r3, [pc, #52]	; (80088ec <prvAddNewTaskToReadyList+0xc0>)
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d00e      	beq.n	80088dc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80088be:	4b0a      	ldr	r3, [pc, #40]	; (80088e8 <prvAddNewTaskToReadyList+0xbc>)
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088c8:	429a      	cmp	r2, r3
 80088ca:	d207      	bcs.n	80088dc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80088cc:	4b0b      	ldr	r3, [pc, #44]	; (80088fc <prvAddNewTaskToReadyList+0xd0>)
 80088ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80088d2:	601a      	str	r2, [r3, #0]
 80088d4:	f3bf 8f4f 	dsb	sy
 80088d8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80088dc:	bf00      	nop
 80088de:	3708      	adds	r7, #8
 80088e0:	46bd      	mov	sp, r7
 80088e2:	bd80      	pop	{r7, pc}
 80088e4:	20001044 	.word	0x20001044
 80088e8:	20000f44 	.word	0x20000f44
 80088ec:	20001050 	.word	0x20001050
 80088f0:	20001060 	.word	0x20001060
 80088f4:	2000104c 	.word	0x2000104c
 80088f8:	20000f48 	.word	0x20000f48
 80088fc:	e000ed04 	.word	0xe000ed04

08008900 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008900:	b580      	push	{r7, lr}
 8008902:	b084      	sub	sp, #16
 8008904:	af00      	add	r7, sp, #0
 8008906:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008908:	2300      	movs	r3, #0
 800890a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	2b00      	cmp	r3, #0
 8008910:	d016      	beq.n	8008940 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008912:	4b13      	ldr	r3, [pc, #76]	; (8008960 <vTaskDelay+0x60>)
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	2b00      	cmp	r3, #0
 8008918:	d009      	beq.n	800892e <vTaskDelay+0x2e>
 800891a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800891e:	f383 8811 	msr	BASEPRI, r3
 8008922:	f3bf 8f6f 	isb	sy
 8008926:	f3bf 8f4f 	dsb	sy
 800892a:	60bb      	str	r3, [r7, #8]
 800892c:	e7fe      	b.n	800892c <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800892e:	f000 f87f 	bl	8008a30 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008932:	2100      	movs	r1, #0
 8008934:	6878      	ldr	r0, [r7, #4]
 8008936:	f000 fdc3 	bl	80094c0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800893a:	f000 f887 	bl	8008a4c <xTaskResumeAll>
 800893e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	2b00      	cmp	r3, #0
 8008944:	d107      	bne.n	8008956 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8008946:	4b07      	ldr	r3, [pc, #28]	; (8008964 <vTaskDelay+0x64>)
 8008948:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800894c:	601a      	str	r2, [r3, #0]
 800894e:	f3bf 8f4f 	dsb	sy
 8008952:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008956:	bf00      	nop
 8008958:	3710      	adds	r7, #16
 800895a:	46bd      	mov	sp, r7
 800895c:	bd80      	pop	{r7, pc}
 800895e:	bf00      	nop
 8008960:	2000106c 	.word	0x2000106c
 8008964:	e000ed04 	.word	0xe000ed04

08008968 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008968:	b580      	push	{r7, lr}
 800896a:	b08a      	sub	sp, #40	; 0x28
 800896c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800896e:	2300      	movs	r3, #0
 8008970:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008972:	2300      	movs	r3, #0
 8008974:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008976:	463a      	mov	r2, r7
 8008978:	1d39      	adds	r1, r7, #4
 800897a:	f107 0308 	add.w	r3, r7, #8
 800897e:	4618      	mov	r0, r3
 8008980:	f7f8 ff80 	bl	8001884 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008984:	6839      	ldr	r1, [r7, #0]
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	68ba      	ldr	r2, [r7, #8]
 800898a:	9202      	str	r2, [sp, #8]
 800898c:	9301      	str	r3, [sp, #4]
 800898e:	2300      	movs	r3, #0
 8008990:	9300      	str	r3, [sp, #0]
 8008992:	2300      	movs	r3, #0
 8008994:	460a      	mov	r2, r1
 8008996:	4920      	ldr	r1, [pc, #128]	; (8008a18 <vTaskStartScheduler+0xb0>)
 8008998:	4820      	ldr	r0, [pc, #128]	; (8008a1c <vTaskStartScheduler+0xb4>)
 800899a:	f7ff fe22 	bl	80085e2 <xTaskCreateStatic>
 800899e:	4602      	mov	r2, r0
 80089a0:	4b1f      	ldr	r3, [pc, #124]	; (8008a20 <vTaskStartScheduler+0xb8>)
 80089a2:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80089a4:	4b1e      	ldr	r3, [pc, #120]	; (8008a20 <vTaskStartScheduler+0xb8>)
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d002      	beq.n	80089b2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80089ac:	2301      	movs	r3, #1
 80089ae:	617b      	str	r3, [r7, #20]
 80089b0:	e001      	b.n	80089b6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80089b2:	2300      	movs	r3, #0
 80089b4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80089b6:	697b      	ldr	r3, [r7, #20]
 80089b8:	2b01      	cmp	r3, #1
 80089ba:	d102      	bne.n	80089c2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80089bc:	f000 fde6 	bl	800958c <xTimerCreateTimerTask>
 80089c0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80089c2:	697b      	ldr	r3, [r7, #20]
 80089c4:	2b01      	cmp	r3, #1
 80089c6:	d115      	bne.n	80089f4 <vTaskStartScheduler+0x8c>
 80089c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089cc:	f383 8811 	msr	BASEPRI, r3
 80089d0:	f3bf 8f6f 	isb	sy
 80089d4:	f3bf 8f4f 	dsb	sy
 80089d8:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80089da:	4b12      	ldr	r3, [pc, #72]	; (8008a24 <vTaskStartScheduler+0xbc>)
 80089dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80089e0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80089e2:	4b11      	ldr	r3, [pc, #68]	; (8008a28 <vTaskStartScheduler+0xc0>)
 80089e4:	2201      	movs	r2, #1
 80089e6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80089e8:	4b10      	ldr	r3, [pc, #64]	; (8008a2c <vTaskStartScheduler+0xc4>)
 80089ea:	2200      	movs	r2, #0
 80089ec:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80089ee:	f001 f9df 	bl	8009db0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80089f2:	e00d      	b.n	8008a10 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80089f4:	697b      	ldr	r3, [r7, #20]
 80089f6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80089fa:	d109      	bne.n	8008a10 <vTaskStartScheduler+0xa8>
 80089fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a00:	f383 8811 	msr	BASEPRI, r3
 8008a04:	f3bf 8f6f 	isb	sy
 8008a08:	f3bf 8f4f 	dsb	sy
 8008a0c:	60fb      	str	r3, [r7, #12]
 8008a0e:	e7fe      	b.n	8008a0e <vTaskStartScheduler+0xa6>
}
 8008a10:	bf00      	nop
 8008a12:	3718      	adds	r7, #24
 8008a14:	46bd      	mov	sp, r7
 8008a16:	bd80      	pop	{r7, pc}
 8008a18:	0800dbf0 	.word	0x0800dbf0
 8008a1c:	0800902d 	.word	0x0800902d
 8008a20:	20001068 	.word	0x20001068
 8008a24:	20001064 	.word	0x20001064
 8008a28:	20001050 	.word	0x20001050
 8008a2c:	20001048 	.word	0x20001048

08008a30 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008a30:	b480      	push	{r7}
 8008a32:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8008a34:	4b04      	ldr	r3, [pc, #16]	; (8008a48 <vTaskSuspendAll+0x18>)
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	3301      	adds	r3, #1
 8008a3a:	4a03      	ldr	r2, [pc, #12]	; (8008a48 <vTaskSuspendAll+0x18>)
 8008a3c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8008a3e:	bf00      	nop
 8008a40:	46bd      	mov	sp, r7
 8008a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a46:	4770      	bx	lr
 8008a48:	2000106c 	.word	0x2000106c

08008a4c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008a4c:	b580      	push	{r7, lr}
 8008a4e:	b084      	sub	sp, #16
 8008a50:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008a52:	2300      	movs	r3, #0
 8008a54:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008a56:	2300      	movs	r3, #0
 8008a58:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008a5a:	4b41      	ldr	r3, [pc, #260]	; (8008b60 <xTaskResumeAll+0x114>)
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d109      	bne.n	8008a76 <xTaskResumeAll+0x2a>
 8008a62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a66:	f383 8811 	msr	BASEPRI, r3
 8008a6a:	f3bf 8f6f 	isb	sy
 8008a6e:	f3bf 8f4f 	dsb	sy
 8008a72:	603b      	str	r3, [r7, #0]
 8008a74:	e7fe      	b.n	8008a74 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008a76:	f001 fa39 	bl	8009eec <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008a7a:	4b39      	ldr	r3, [pc, #228]	; (8008b60 <xTaskResumeAll+0x114>)
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	3b01      	subs	r3, #1
 8008a80:	4a37      	ldr	r2, [pc, #220]	; (8008b60 <xTaskResumeAll+0x114>)
 8008a82:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008a84:	4b36      	ldr	r3, [pc, #216]	; (8008b60 <xTaskResumeAll+0x114>)
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d161      	bne.n	8008b50 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008a8c:	4b35      	ldr	r3, [pc, #212]	; (8008b64 <xTaskResumeAll+0x118>)
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d05d      	beq.n	8008b50 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008a94:	e02e      	b.n	8008af4 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008a96:	4b34      	ldr	r3, [pc, #208]	; (8008b68 <xTaskResumeAll+0x11c>)
 8008a98:	68db      	ldr	r3, [r3, #12]
 8008a9a:	68db      	ldr	r3, [r3, #12]
 8008a9c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	3318      	adds	r3, #24
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	f7fe ff87 	bl	80079b6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	3304      	adds	r3, #4
 8008aac:	4618      	mov	r0, r3
 8008aae:	f7fe ff82 	bl	80079b6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ab6:	2201      	movs	r2, #1
 8008ab8:	409a      	lsls	r2, r3
 8008aba:	4b2c      	ldr	r3, [pc, #176]	; (8008b6c <xTaskResumeAll+0x120>)
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	4313      	orrs	r3, r2
 8008ac0:	4a2a      	ldr	r2, [pc, #168]	; (8008b6c <xTaskResumeAll+0x120>)
 8008ac2:	6013      	str	r3, [r2, #0]
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ac8:	4613      	mov	r3, r2
 8008aca:	009b      	lsls	r3, r3, #2
 8008acc:	4413      	add	r3, r2
 8008ace:	009b      	lsls	r3, r3, #2
 8008ad0:	4a27      	ldr	r2, [pc, #156]	; (8008b70 <xTaskResumeAll+0x124>)
 8008ad2:	441a      	add	r2, r3
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	3304      	adds	r3, #4
 8008ad8:	4619      	mov	r1, r3
 8008ada:	4610      	mov	r0, r2
 8008adc:	f7fe ff0e 	bl	80078fc <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ae4:	4b23      	ldr	r3, [pc, #140]	; (8008b74 <xTaskResumeAll+0x128>)
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008aea:	429a      	cmp	r2, r3
 8008aec:	d302      	bcc.n	8008af4 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8008aee:	4b22      	ldr	r3, [pc, #136]	; (8008b78 <xTaskResumeAll+0x12c>)
 8008af0:	2201      	movs	r2, #1
 8008af2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008af4:	4b1c      	ldr	r3, [pc, #112]	; (8008b68 <xTaskResumeAll+0x11c>)
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d1cc      	bne.n	8008a96 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d001      	beq.n	8008b06 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008b02:	f000 fb45 	bl	8009190 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8008b06:	4b1d      	ldr	r3, [pc, #116]	; (8008b7c <xTaskResumeAll+0x130>)
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d010      	beq.n	8008b34 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008b12:	f000 f847 	bl	8008ba4 <xTaskIncrementTick>
 8008b16:	4603      	mov	r3, r0
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d002      	beq.n	8008b22 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8008b1c:	4b16      	ldr	r3, [pc, #88]	; (8008b78 <xTaskResumeAll+0x12c>)
 8008b1e:	2201      	movs	r2, #1
 8008b20:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	3b01      	subs	r3, #1
 8008b26:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d1f1      	bne.n	8008b12 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8008b2e:	4b13      	ldr	r3, [pc, #76]	; (8008b7c <xTaskResumeAll+0x130>)
 8008b30:	2200      	movs	r2, #0
 8008b32:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008b34:	4b10      	ldr	r3, [pc, #64]	; (8008b78 <xTaskResumeAll+0x12c>)
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d009      	beq.n	8008b50 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008b3c:	2301      	movs	r3, #1
 8008b3e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008b40:	4b0f      	ldr	r3, [pc, #60]	; (8008b80 <xTaskResumeAll+0x134>)
 8008b42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008b46:	601a      	str	r2, [r3, #0]
 8008b48:	f3bf 8f4f 	dsb	sy
 8008b4c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008b50:	f001 f9fa 	bl	8009f48 <vPortExitCritical>

	return xAlreadyYielded;
 8008b54:	68bb      	ldr	r3, [r7, #8]
}
 8008b56:	4618      	mov	r0, r3
 8008b58:	3710      	adds	r7, #16
 8008b5a:	46bd      	mov	sp, r7
 8008b5c:	bd80      	pop	{r7, pc}
 8008b5e:	bf00      	nop
 8008b60:	2000106c 	.word	0x2000106c
 8008b64:	20001044 	.word	0x20001044
 8008b68:	20001004 	.word	0x20001004
 8008b6c:	2000104c 	.word	0x2000104c
 8008b70:	20000f48 	.word	0x20000f48
 8008b74:	20000f44 	.word	0x20000f44
 8008b78:	20001058 	.word	0x20001058
 8008b7c:	20001054 	.word	0x20001054
 8008b80:	e000ed04 	.word	0xe000ed04

08008b84 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008b84:	b480      	push	{r7}
 8008b86:	b083      	sub	sp, #12
 8008b88:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008b8a:	4b05      	ldr	r3, [pc, #20]	; (8008ba0 <xTaskGetTickCount+0x1c>)
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008b90:	687b      	ldr	r3, [r7, #4]
}
 8008b92:	4618      	mov	r0, r3
 8008b94:	370c      	adds	r7, #12
 8008b96:	46bd      	mov	sp, r7
 8008b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9c:	4770      	bx	lr
 8008b9e:	bf00      	nop
 8008ba0:	20001048 	.word	0x20001048

08008ba4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008ba4:	b580      	push	{r7, lr}
 8008ba6:	b086      	sub	sp, #24
 8008ba8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008baa:	2300      	movs	r3, #0
 8008bac:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008bae:	4b4e      	ldr	r3, [pc, #312]	; (8008ce8 <xTaskIncrementTick+0x144>)
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	f040 8087 	bne.w	8008cc6 <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008bb8:	4b4c      	ldr	r3, [pc, #304]	; (8008cec <xTaskIncrementTick+0x148>)
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	3301      	adds	r3, #1
 8008bbe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008bc0:	4a4a      	ldr	r2, [pc, #296]	; (8008cec <xTaskIncrementTick+0x148>)
 8008bc2:	693b      	ldr	r3, [r7, #16]
 8008bc4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008bc6:	693b      	ldr	r3, [r7, #16]
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d11f      	bne.n	8008c0c <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8008bcc:	4b48      	ldr	r3, [pc, #288]	; (8008cf0 <xTaskIncrementTick+0x14c>)
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d009      	beq.n	8008bea <xTaskIncrementTick+0x46>
 8008bd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bda:	f383 8811 	msr	BASEPRI, r3
 8008bde:	f3bf 8f6f 	isb	sy
 8008be2:	f3bf 8f4f 	dsb	sy
 8008be6:	603b      	str	r3, [r7, #0]
 8008be8:	e7fe      	b.n	8008be8 <xTaskIncrementTick+0x44>
 8008bea:	4b41      	ldr	r3, [pc, #260]	; (8008cf0 <xTaskIncrementTick+0x14c>)
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	60fb      	str	r3, [r7, #12]
 8008bf0:	4b40      	ldr	r3, [pc, #256]	; (8008cf4 <xTaskIncrementTick+0x150>)
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	4a3e      	ldr	r2, [pc, #248]	; (8008cf0 <xTaskIncrementTick+0x14c>)
 8008bf6:	6013      	str	r3, [r2, #0]
 8008bf8:	4a3e      	ldr	r2, [pc, #248]	; (8008cf4 <xTaskIncrementTick+0x150>)
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	6013      	str	r3, [r2, #0]
 8008bfe:	4b3e      	ldr	r3, [pc, #248]	; (8008cf8 <xTaskIncrementTick+0x154>)
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	3301      	adds	r3, #1
 8008c04:	4a3c      	ldr	r2, [pc, #240]	; (8008cf8 <xTaskIncrementTick+0x154>)
 8008c06:	6013      	str	r3, [r2, #0]
 8008c08:	f000 fac2 	bl	8009190 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008c0c:	4b3b      	ldr	r3, [pc, #236]	; (8008cfc <xTaskIncrementTick+0x158>)
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	693a      	ldr	r2, [r7, #16]
 8008c12:	429a      	cmp	r2, r3
 8008c14:	d348      	bcc.n	8008ca8 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008c16:	4b36      	ldr	r3, [pc, #216]	; (8008cf0 <xTaskIncrementTick+0x14c>)
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d104      	bne.n	8008c2a <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c20:	4b36      	ldr	r3, [pc, #216]	; (8008cfc <xTaskIncrementTick+0x158>)
 8008c22:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008c26:	601a      	str	r2, [r3, #0]
					break;
 8008c28:	e03e      	b.n	8008ca8 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c2a:	4b31      	ldr	r3, [pc, #196]	; (8008cf0 <xTaskIncrementTick+0x14c>)
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	68db      	ldr	r3, [r3, #12]
 8008c30:	68db      	ldr	r3, [r3, #12]
 8008c32:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008c34:	68bb      	ldr	r3, [r7, #8]
 8008c36:	685b      	ldr	r3, [r3, #4]
 8008c38:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008c3a:	693a      	ldr	r2, [r7, #16]
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	429a      	cmp	r2, r3
 8008c40:	d203      	bcs.n	8008c4a <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008c42:	4a2e      	ldr	r2, [pc, #184]	; (8008cfc <xTaskIncrementTick+0x158>)
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008c48:	e02e      	b.n	8008ca8 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008c4a:	68bb      	ldr	r3, [r7, #8]
 8008c4c:	3304      	adds	r3, #4
 8008c4e:	4618      	mov	r0, r3
 8008c50:	f7fe feb1 	bl	80079b6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008c54:	68bb      	ldr	r3, [r7, #8]
 8008c56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d004      	beq.n	8008c66 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008c5c:	68bb      	ldr	r3, [r7, #8]
 8008c5e:	3318      	adds	r3, #24
 8008c60:	4618      	mov	r0, r3
 8008c62:	f7fe fea8 	bl	80079b6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008c66:	68bb      	ldr	r3, [r7, #8]
 8008c68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c6a:	2201      	movs	r2, #1
 8008c6c:	409a      	lsls	r2, r3
 8008c6e:	4b24      	ldr	r3, [pc, #144]	; (8008d00 <xTaskIncrementTick+0x15c>)
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	4313      	orrs	r3, r2
 8008c74:	4a22      	ldr	r2, [pc, #136]	; (8008d00 <xTaskIncrementTick+0x15c>)
 8008c76:	6013      	str	r3, [r2, #0]
 8008c78:	68bb      	ldr	r3, [r7, #8]
 8008c7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c7c:	4613      	mov	r3, r2
 8008c7e:	009b      	lsls	r3, r3, #2
 8008c80:	4413      	add	r3, r2
 8008c82:	009b      	lsls	r3, r3, #2
 8008c84:	4a1f      	ldr	r2, [pc, #124]	; (8008d04 <xTaskIncrementTick+0x160>)
 8008c86:	441a      	add	r2, r3
 8008c88:	68bb      	ldr	r3, [r7, #8]
 8008c8a:	3304      	adds	r3, #4
 8008c8c:	4619      	mov	r1, r3
 8008c8e:	4610      	mov	r0, r2
 8008c90:	f7fe fe34 	bl	80078fc <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008c94:	68bb      	ldr	r3, [r7, #8]
 8008c96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c98:	4b1b      	ldr	r3, [pc, #108]	; (8008d08 <xTaskIncrementTick+0x164>)
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c9e:	429a      	cmp	r2, r3
 8008ca0:	d3b9      	bcc.n	8008c16 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8008ca2:	2301      	movs	r3, #1
 8008ca4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008ca6:	e7b6      	b.n	8008c16 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008ca8:	4b17      	ldr	r3, [pc, #92]	; (8008d08 <xTaskIncrementTick+0x164>)
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008cae:	4915      	ldr	r1, [pc, #84]	; (8008d04 <xTaskIncrementTick+0x160>)
 8008cb0:	4613      	mov	r3, r2
 8008cb2:	009b      	lsls	r3, r3, #2
 8008cb4:	4413      	add	r3, r2
 8008cb6:	009b      	lsls	r3, r3, #2
 8008cb8:	440b      	add	r3, r1
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	2b01      	cmp	r3, #1
 8008cbe:	d907      	bls.n	8008cd0 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 8008cc0:	2301      	movs	r3, #1
 8008cc2:	617b      	str	r3, [r7, #20]
 8008cc4:	e004      	b.n	8008cd0 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8008cc6:	4b11      	ldr	r3, [pc, #68]	; (8008d0c <xTaskIncrementTick+0x168>)
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	3301      	adds	r3, #1
 8008ccc:	4a0f      	ldr	r2, [pc, #60]	; (8008d0c <xTaskIncrementTick+0x168>)
 8008cce:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8008cd0:	4b0f      	ldr	r3, [pc, #60]	; (8008d10 <xTaskIncrementTick+0x16c>)
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d001      	beq.n	8008cdc <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 8008cd8:	2301      	movs	r3, #1
 8008cda:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8008cdc:	697b      	ldr	r3, [r7, #20]
}
 8008cde:	4618      	mov	r0, r3
 8008ce0:	3718      	adds	r7, #24
 8008ce2:	46bd      	mov	sp, r7
 8008ce4:	bd80      	pop	{r7, pc}
 8008ce6:	bf00      	nop
 8008ce8:	2000106c 	.word	0x2000106c
 8008cec:	20001048 	.word	0x20001048
 8008cf0:	20000ffc 	.word	0x20000ffc
 8008cf4:	20001000 	.word	0x20001000
 8008cf8:	2000105c 	.word	0x2000105c
 8008cfc:	20001064 	.word	0x20001064
 8008d00:	2000104c 	.word	0x2000104c
 8008d04:	20000f48 	.word	0x20000f48
 8008d08:	20000f44 	.word	0x20000f44
 8008d0c:	20001054 	.word	0x20001054
 8008d10:	20001058 	.word	0x20001058

08008d14 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008d14:	b480      	push	{r7}
 8008d16:	b087      	sub	sp, #28
 8008d18:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008d1a:	4b26      	ldr	r3, [pc, #152]	; (8008db4 <vTaskSwitchContext+0xa0>)
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d003      	beq.n	8008d2a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008d22:	4b25      	ldr	r3, [pc, #148]	; (8008db8 <vTaskSwitchContext+0xa4>)
 8008d24:	2201      	movs	r2, #1
 8008d26:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008d28:	e03e      	b.n	8008da8 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8008d2a:	4b23      	ldr	r3, [pc, #140]	; (8008db8 <vTaskSwitchContext+0xa4>)
 8008d2c:	2200      	movs	r2, #0
 8008d2e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008d30:	4b22      	ldr	r3, [pc, #136]	; (8008dbc <vTaskSwitchContext+0xa8>)
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	fab3 f383 	clz	r3, r3
 8008d3c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8008d3e:	7afb      	ldrb	r3, [r7, #11]
 8008d40:	f1c3 031f 	rsb	r3, r3, #31
 8008d44:	617b      	str	r3, [r7, #20]
 8008d46:	491e      	ldr	r1, [pc, #120]	; (8008dc0 <vTaskSwitchContext+0xac>)
 8008d48:	697a      	ldr	r2, [r7, #20]
 8008d4a:	4613      	mov	r3, r2
 8008d4c:	009b      	lsls	r3, r3, #2
 8008d4e:	4413      	add	r3, r2
 8008d50:	009b      	lsls	r3, r3, #2
 8008d52:	440b      	add	r3, r1
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d109      	bne.n	8008d6e <vTaskSwitchContext+0x5a>
	__asm volatile
 8008d5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d5e:	f383 8811 	msr	BASEPRI, r3
 8008d62:	f3bf 8f6f 	isb	sy
 8008d66:	f3bf 8f4f 	dsb	sy
 8008d6a:	607b      	str	r3, [r7, #4]
 8008d6c:	e7fe      	b.n	8008d6c <vTaskSwitchContext+0x58>
 8008d6e:	697a      	ldr	r2, [r7, #20]
 8008d70:	4613      	mov	r3, r2
 8008d72:	009b      	lsls	r3, r3, #2
 8008d74:	4413      	add	r3, r2
 8008d76:	009b      	lsls	r3, r3, #2
 8008d78:	4a11      	ldr	r2, [pc, #68]	; (8008dc0 <vTaskSwitchContext+0xac>)
 8008d7a:	4413      	add	r3, r2
 8008d7c:	613b      	str	r3, [r7, #16]
 8008d7e:	693b      	ldr	r3, [r7, #16]
 8008d80:	685b      	ldr	r3, [r3, #4]
 8008d82:	685a      	ldr	r2, [r3, #4]
 8008d84:	693b      	ldr	r3, [r7, #16]
 8008d86:	605a      	str	r2, [r3, #4]
 8008d88:	693b      	ldr	r3, [r7, #16]
 8008d8a:	685a      	ldr	r2, [r3, #4]
 8008d8c:	693b      	ldr	r3, [r7, #16]
 8008d8e:	3308      	adds	r3, #8
 8008d90:	429a      	cmp	r2, r3
 8008d92:	d104      	bne.n	8008d9e <vTaskSwitchContext+0x8a>
 8008d94:	693b      	ldr	r3, [r7, #16]
 8008d96:	685b      	ldr	r3, [r3, #4]
 8008d98:	685a      	ldr	r2, [r3, #4]
 8008d9a:	693b      	ldr	r3, [r7, #16]
 8008d9c:	605a      	str	r2, [r3, #4]
 8008d9e:	693b      	ldr	r3, [r7, #16]
 8008da0:	685b      	ldr	r3, [r3, #4]
 8008da2:	68db      	ldr	r3, [r3, #12]
 8008da4:	4a07      	ldr	r2, [pc, #28]	; (8008dc4 <vTaskSwitchContext+0xb0>)
 8008da6:	6013      	str	r3, [r2, #0]
}
 8008da8:	bf00      	nop
 8008daa:	371c      	adds	r7, #28
 8008dac:	46bd      	mov	sp, r7
 8008dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db2:	4770      	bx	lr
 8008db4:	2000106c 	.word	0x2000106c
 8008db8:	20001058 	.word	0x20001058
 8008dbc:	2000104c 	.word	0x2000104c
 8008dc0:	20000f48 	.word	0x20000f48
 8008dc4:	20000f44 	.word	0x20000f44

08008dc8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008dc8:	b580      	push	{r7, lr}
 8008dca:	b084      	sub	sp, #16
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	6078      	str	r0, [r7, #4]
 8008dd0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d109      	bne.n	8008dec <vTaskPlaceOnEventList+0x24>
 8008dd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ddc:	f383 8811 	msr	BASEPRI, r3
 8008de0:	f3bf 8f6f 	isb	sy
 8008de4:	f3bf 8f4f 	dsb	sy
 8008de8:	60fb      	str	r3, [r7, #12]
 8008dea:	e7fe      	b.n	8008dea <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008dec:	4b07      	ldr	r3, [pc, #28]	; (8008e0c <vTaskPlaceOnEventList+0x44>)
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	3318      	adds	r3, #24
 8008df2:	4619      	mov	r1, r3
 8008df4:	6878      	ldr	r0, [r7, #4]
 8008df6:	f7fe fda5 	bl	8007944 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008dfa:	2101      	movs	r1, #1
 8008dfc:	6838      	ldr	r0, [r7, #0]
 8008dfe:	f000 fb5f 	bl	80094c0 <prvAddCurrentTaskToDelayedList>
}
 8008e02:	bf00      	nop
 8008e04:	3710      	adds	r7, #16
 8008e06:	46bd      	mov	sp, r7
 8008e08:	bd80      	pop	{r7, pc}
 8008e0a:	bf00      	nop
 8008e0c:	20000f44 	.word	0x20000f44

08008e10 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008e10:	b580      	push	{r7, lr}
 8008e12:	b086      	sub	sp, #24
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	60f8      	str	r0, [r7, #12]
 8008e18:	60b9      	str	r1, [r7, #8]
 8008e1a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d109      	bne.n	8008e36 <vTaskPlaceOnEventListRestricted+0x26>
 8008e22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e26:	f383 8811 	msr	BASEPRI, r3
 8008e2a:	f3bf 8f6f 	isb	sy
 8008e2e:	f3bf 8f4f 	dsb	sy
 8008e32:	617b      	str	r3, [r7, #20]
 8008e34:	e7fe      	b.n	8008e34 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008e36:	4b0a      	ldr	r3, [pc, #40]	; (8008e60 <vTaskPlaceOnEventListRestricted+0x50>)
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	3318      	adds	r3, #24
 8008e3c:	4619      	mov	r1, r3
 8008e3e:	68f8      	ldr	r0, [r7, #12]
 8008e40:	f7fe fd5c 	bl	80078fc <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d002      	beq.n	8008e50 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8008e4a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008e4e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008e50:	6879      	ldr	r1, [r7, #4]
 8008e52:	68b8      	ldr	r0, [r7, #8]
 8008e54:	f000 fb34 	bl	80094c0 <prvAddCurrentTaskToDelayedList>
	}
 8008e58:	bf00      	nop
 8008e5a:	3718      	adds	r7, #24
 8008e5c:	46bd      	mov	sp, r7
 8008e5e:	bd80      	pop	{r7, pc}
 8008e60:	20000f44 	.word	0x20000f44

08008e64 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008e64:	b580      	push	{r7, lr}
 8008e66:	b086      	sub	sp, #24
 8008e68:	af00      	add	r7, sp, #0
 8008e6a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	68db      	ldr	r3, [r3, #12]
 8008e70:	68db      	ldr	r3, [r3, #12]
 8008e72:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008e74:	693b      	ldr	r3, [r7, #16]
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d109      	bne.n	8008e8e <xTaskRemoveFromEventList+0x2a>
 8008e7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e7e:	f383 8811 	msr	BASEPRI, r3
 8008e82:	f3bf 8f6f 	isb	sy
 8008e86:	f3bf 8f4f 	dsb	sy
 8008e8a:	60fb      	str	r3, [r7, #12]
 8008e8c:	e7fe      	b.n	8008e8c <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008e8e:	693b      	ldr	r3, [r7, #16]
 8008e90:	3318      	adds	r3, #24
 8008e92:	4618      	mov	r0, r3
 8008e94:	f7fe fd8f 	bl	80079b6 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008e98:	4b1d      	ldr	r3, [pc, #116]	; (8008f10 <xTaskRemoveFromEventList+0xac>)
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d11c      	bne.n	8008eda <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008ea0:	693b      	ldr	r3, [r7, #16]
 8008ea2:	3304      	adds	r3, #4
 8008ea4:	4618      	mov	r0, r3
 8008ea6:	f7fe fd86 	bl	80079b6 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008eaa:	693b      	ldr	r3, [r7, #16]
 8008eac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008eae:	2201      	movs	r2, #1
 8008eb0:	409a      	lsls	r2, r3
 8008eb2:	4b18      	ldr	r3, [pc, #96]	; (8008f14 <xTaskRemoveFromEventList+0xb0>)
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	4313      	orrs	r3, r2
 8008eb8:	4a16      	ldr	r2, [pc, #88]	; (8008f14 <xTaskRemoveFromEventList+0xb0>)
 8008eba:	6013      	str	r3, [r2, #0]
 8008ebc:	693b      	ldr	r3, [r7, #16]
 8008ebe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ec0:	4613      	mov	r3, r2
 8008ec2:	009b      	lsls	r3, r3, #2
 8008ec4:	4413      	add	r3, r2
 8008ec6:	009b      	lsls	r3, r3, #2
 8008ec8:	4a13      	ldr	r2, [pc, #76]	; (8008f18 <xTaskRemoveFromEventList+0xb4>)
 8008eca:	441a      	add	r2, r3
 8008ecc:	693b      	ldr	r3, [r7, #16]
 8008ece:	3304      	adds	r3, #4
 8008ed0:	4619      	mov	r1, r3
 8008ed2:	4610      	mov	r0, r2
 8008ed4:	f7fe fd12 	bl	80078fc <vListInsertEnd>
 8008ed8:	e005      	b.n	8008ee6 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008eda:	693b      	ldr	r3, [r7, #16]
 8008edc:	3318      	adds	r3, #24
 8008ede:	4619      	mov	r1, r3
 8008ee0:	480e      	ldr	r0, [pc, #56]	; (8008f1c <xTaskRemoveFromEventList+0xb8>)
 8008ee2:	f7fe fd0b 	bl	80078fc <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008ee6:	693b      	ldr	r3, [r7, #16]
 8008ee8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008eea:	4b0d      	ldr	r3, [pc, #52]	; (8008f20 <xTaskRemoveFromEventList+0xbc>)
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ef0:	429a      	cmp	r2, r3
 8008ef2:	d905      	bls.n	8008f00 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008ef4:	2301      	movs	r3, #1
 8008ef6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008ef8:	4b0a      	ldr	r3, [pc, #40]	; (8008f24 <xTaskRemoveFromEventList+0xc0>)
 8008efa:	2201      	movs	r2, #1
 8008efc:	601a      	str	r2, [r3, #0]
 8008efe:	e001      	b.n	8008f04 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 8008f00:	2300      	movs	r3, #0
 8008f02:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008f04:	697b      	ldr	r3, [r7, #20]
}
 8008f06:	4618      	mov	r0, r3
 8008f08:	3718      	adds	r7, #24
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	bd80      	pop	{r7, pc}
 8008f0e:	bf00      	nop
 8008f10:	2000106c 	.word	0x2000106c
 8008f14:	2000104c 	.word	0x2000104c
 8008f18:	20000f48 	.word	0x20000f48
 8008f1c:	20001004 	.word	0x20001004
 8008f20:	20000f44 	.word	0x20000f44
 8008f24:	20001058 	.word	0x20001058

08008f28 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008f28:	b480      	push	{r7}
 8008f2a:	b083      	sub	sp, #12
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008f30:	4b06      	ldr	r3, [pc, #24]	; (8008f4c <vTaskInternalSetTimeOutState+0x24>)
 8008f32:	681a      	ldr	r2, [r3, #0]
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008f38:	4b05      	ldr	r3, [pc, #20]	; (8008f50 <vTaskInternalSetTimeOutState+0x28>)
 8008f3a:	681a      	ldr	r2, [r3, #0]
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	605a      	str	r2, [r3, #4]
}
 8008f40:	bf00      	nop
 8008f42:	370c      	adds	r7, #12
 8008f44:	46bd      	mov	sp, r7
 8008f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4a:	4770      	bx	lr
 8008f4c:	2000105c 	.word	0x2000105c
 8008f50:	20001048 	.word	0x20001048

08008f54 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008f54:	b580      	push	{r7, lr}
 8008f56:	b088      	sub	sp, #32
 8008f58:	af00      	add	r7, sp, #0
 8008f5a:	6078      	str	r0, [r7, #4]
 8008f5c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d109      	bne.n	8008f78 <xTaskCheckForTimeOut+0x24>
 8008f64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f68:	f383 8811 	msr	BASEPRI, r3
 8008f6c:	f3bf 8f6f 	isb	sy
 8008f70:	f3bf 8f4f 	dsb	sy
 8008f74:	613b      	str	r3, [r7, #16]
 8008f76:	e7fe      	b.n	8008f76 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8008f78:	683b      	ldr	r3, [r7, #0]
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d109      	bne.n	8008f92 <xTaskCheckForTimeOut+0x3e>
 8008f7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f82:	f383 8811 	msr	BASEPRI, r3
 8008f86:	f3bf 8f6f 	isb	sy
 8008f8a:	f3bf 8f4f 	dsb	sy
 8008f8e:	60fb      	str	r3, [r7, #12]
 8008f90:	e7fe      	b.n	8008f90 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8008f92:	f000 ffab 	bl	8009eec <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008f96:	4b1d      	ldr	r3, [pc, #116]	; (800900c <xTaskCheckForTimeOut+0xb8>)
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	685b      	ldr	r3, [r3, #4]
 8008fa0:	69ba      	ldr	r2, [r7, #24]
 8008fa2:	1ad3      	subs	r3, r2, r3
 8008fa4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008fa6:	683b      	ldr	r3, [r7, #0]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008fae:	d102      	bne.n	8008fb6 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	61fb      	str	r3, [r7, #28]
 8008fb4:	e023      	b.n	8008ffe <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681a      	ldr	r2, [r3, #0]
 8008fba:	4b15      	ldr	r3, [pc, #84]	; (8009010 <xTaskCheckForTimeOut+0xbc>)
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	429a      	cmp	r2, r3
 8008fc0:	d007      	beq.n	8008fd2 <xTaskCheckForTimeOut+0x7e>
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	685b      	ldr	r3, [r3, #4]
 8008fc6:	69ba      	ldr	r2, [r7, #24]
 8008fc8:	429a      	cmp	r2, r3
 8008fca:	d302      	bcc.n	8008fd2 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008fcc:	2301      	movs	r3, #1
 8008fce:	61fb      	str	r3, [r7, #28]
 8008fd0:	e015      	b.n	8008ffe <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008fd2:	683b      	ldr	r3, [r7, #0]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	697a      	ldr	r2, [r7, #20]
 8008fd8:	429a      	cmp	r2, r3
 8008fda:	d20b      	bcs.n	8008ff4 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008fdc:	683b      	ldr	r3, [r7, #0]
 8008fde:	681a      	ldr	r2, [r3, #0]
 8008fe0:	697b      	ldr	r3, [r7, #20]
 8008fe2:	1ad2      	subs	r2, r2, r3
 8008fe4:	683b      	ldr	r3, [r7, #0]
 8008fe6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008fe8:	6878      	ldr	r0, [r7, #4]
 8008fea:	f7ff ff9d 	bl	8008f28 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008fee:	2300      	movs	r3, #0
 8008ff0:	61fb      	str	r3, [r7, #28]
 8008ff2:	e004      	b.n	8008ffe <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8008ff4:	683b      	ldr	r3, [r7, #0]
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008ffa:	2301      	movs	r3, #1
 8008ffc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008ffe:	f000 ffa3 	bl	8009f48 <vPortExitCritical>

	return xReturn;
 8009002:	69fb      	ldr	r3, [r7, #28]
}
 8009004:	4618      	mov	r0, r3
 8009006:	3720      	adds	r7, #32
 8009008:	46bd      	mov	sp, r7
 800900a:	bd80      	pop	{r7, pc}
 800900c:	20001048 	.word	0x20001048
 8009010:	2000105c 	.word	0x2000105c

08009014 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009014:	b480      	push	{r7}
 8009016:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009018:	4b03      	ldr	r3, [pc, #12]	; (8009028 <vTaskMissedYield+0x14>)
 800901a:	2201      	movs	r2, #1
 800901c:	601a      	str	r2, [r3, #0]
}
 800901e:	bf00      	nop
 8009020:	46bd      	mov	sp, r7
 8009022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009026:	4770      	bx	lr
 8009028:	20001058 	.word	0x20001058

0800902c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800902c:	b580      	push	{r7, lr}
 800902e:	b082      	sub	sp, #8
 8009030:	af00      	add	r7, sp, #0
 8009032:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009034:	f000 f852 	bl	80090dc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009038:	4b06      	ldr	r3, [pc, #24]	; (8009054 <prvIdleTask+0x28>)
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	2b01      	cmp	r3, #1
 800903e:	d9f9      	bls.n	8009034 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009040:	4b05      	ldr	r3, [pc, #20]	; (8009058 <prvIdleTask+0x2c>)
 8009042:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009046:	601a      	str	r2, [r3, #0]
 8009048:	f3bf 8f4f 	dsb	sy
 800904c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009050:	e7f0      	b.n	8009034 <prvIdleTask+0x8>
 8009052:	bf00      	nop
 8009054:	20000f48 	.word	0x20000f48
 8009058:	e000ed04 	.word	0xe000ed04

0800905c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800905c:	b580      	push	{r7, lr}
 800905e:	b082      	sub	sp, #8
 8009060:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009062:	2300      	movs	r3, #0
 8009064:	607b      	str	r3, [r7, #4]
 8009066:	e00c      	b.n	8009082 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009068:	687a      	ldr	r2, [r7, #4]
 800906a:	4613      	mov	r3, r2
 800906c:	009b      	lsls	r3, r3, #2
 800906e:	4413      	add	r3, r2
 8009070:	009b      	lsls	r3, r3, #2
 8009072:	4a12      	ldr	r2, [pc, #72]	; (80090bc <prvInitialiseTaskLists+0x60>)
 8009074:	4413      	add	r3, r2
 8009076:	4618      	mov	r0, r3
 8009078:	f7fe fc13 	bl	80078a2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	3301      	adds	r3, #1
 8009080:	607b      	str	r3, [r7, #4]
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	2b06      	cmp	r3, #6
 8009086:	d9ef      	bls.n	8009068 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009088:	480d      	ldr	r0, [pc, #52]	; (80090c0 <prvInitialiseTaskLists+0x64>)
 800908a:	f7fe fc0a 	bl	80078a2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800908e:	480d      	ldr	r0, [pc, #52]	; (80090c4 <prvInitialiseTaskLists+0x68>)
 8009090:	f7fe fc07 	bl	80078a2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009094:	480c      	ldr	r0, [pc, #48]	; (80090c8 <prvInitialiseTaskLists+0x6c>)
 8009096:	f7fe fc04 	bl	80078a2 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800909a:	480c      	ldr	r0, [pc, #48]	; (80090cc <prvInitialiseTaskLists+0x70>)
 800909c:	f7fe fc01 	bl	80078a2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80090a0:	480b      	ldr	r0, [pc, #44]	; (80090d0 <prvInitialiseTaskLists+0x74>)
 80090a2:	f7fe fbfe 	bl	80078a2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80090a6:	4b0b      	ldr	r3, [pc, #44]	; (80090d4 <prvInitialiseTaskLists+0x78>)
 80090a8:	4a05      	ldr	r2, [pc, #20]	; (80090c0 <prvInitialiseTaskLists+0x64>)
 80090aa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80090ac:	4b0a      	ldr	r3, [pc, #40]	; (80090d8 <prvInitialiseTaskLists+0x7c>)
 80090ae:	4a05      	ldr	r2, [pc, #20]	; (80090c4 <prvInitialiseTaskLists+0x68>)
 80090b0:	601a      	str	r2, [r3, #0]
}
 80090b2:	bf00      	nop
 80090b4:	3708      	adds	r7, #8
 80090b6:	46bd      	mov	sp, r7
 80090b8:	bd80      	pop	{r7, pc}
 80090ba:	bf00      	nop
 80090bc:	20000f48 	.word	0x20000f48
 80090c0:	20000fd4 	.word	0x20000fd4
 80090c4:	20000fe8 	.word	0x20000fe8
 80090c8:	20001004 	.word	0x20001004
 80090cc:	20001018 	.word	0x20001018
 80090d0:	20001030 	.word	0x20001030
 80090d4:	20000ffc 	.word	0x20000ffc
 80090d8:	20001000 	.word	0x20001000

080090dc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80090dc:	b580      	push	{r7, lr}
 80090de:	b082      	sub	sp, #8
 80090e0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80090e2:	e019      	b.n	8009118 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80090e4:	f000 ff02 	bl	8009eec <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80090e8:	4b0f      	ldr	r3, [pc, #60]	; (8009128 <prvCheckTasksWaitingTermination+0x4c>)
 80090ea:	68db      	ldr	r3, [r3, #12]
 80090ec:	68db      	ldr	r3, [r3, #12]
 80090ee:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	3304      	adds	r3, #4
 80090f4:	4618      	mov	r0, r3
 80090f6:	f7fe fc5e 	bl	80079b6 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80090fa:	4b0c      	ldr	r3, [pc, #48]	; (800912c <prvCheckTasksWaitingTermination+0x50>)
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	3b01      	subs	r3, #1
 8009100:	4a0a      	ldr	r2, [pc, #40]	; (800912c <prvCheckTasksWaitingTermination+0x50>)
 8009102:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009104:	4b0a      	ldr	r3, [pc, #40]	; (8009130 <prvCheckTasksWaitingTermination+0x54>)
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	3b01      	subs	r3, #1
 800910a:	4a09      	ldr	r2, [pc, #36]	; (8009130 <prvCheckTasksWaitingTermination+0x54>)
 800910c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800910e:	f000 ff1b 	bl	8009f48 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009112:	6878      	ldr	r0, [r7, #4]
 8009114:	f000 f80e 	bl	8009134 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009118:	4b05      	ldr	r3, [pc, #20]	; (8009130 <prvCheckTasksWaitingTermination+0x54>)
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	2b00      	cmp	r3, #0
 800911e:	d1e1      	bne.n	80090e4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009120:	bf00      	nop
 8009122:	3708      	adds	r7, #8
 8009124:	46bd      	mov	sp, r7
 8009126:	bd80      	pop	{r7, pc}
 8009128:	20001018 	.word	0x20001018
 800912c:	20001044 	.word	0x20001044
 8009130:	2000102c 	.word	0x2000102c

08009134 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009134:	b580      	push	{r7, lr}
 8009136:	b084      	sub	sp, #16
 8009138:	af00      	add	r7, sp, #0
 800913a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009142:	2b00      	cmp	r3, #0
 8009144:	d108      	bne.n	8009158 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800914a:	4618      	mov	r0, r3
 800914c:	f001 f8aa 	bl	800a2a4 <vPortFree>
				vPortFree( pxTCB );
 8009150:	6878      	ldr	r0, [r7, #4]
 8009152:	f001 f8a7 	bl	800a2a4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009156:	e017      	b.n	8009188 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800915e:	2b01      	cmp	r3, #1
 8009160:	d103      	bne.n	800916a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8009162:	6878      	ldr	r0, [r7, #4]
 8009164:	f001 f89e 	bl	800a2a4 <vPortFree>
	}
 8009168:	e00e      	b.n	8009188 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009170:	2b02      	cmp	r3, #2
 8009172:	d009      	beq.n	8009188 <prvDeleteTCB+0x54>
 8009174:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009178:	f383 8811 	msr	BASEPRI, r3
 800917c:	f3bf 8f6f 	isb	sy
 8009180:	f3bf 8f4f 	dsb	sy
 8009184:	60fb      	str	r3, [r7, #12]
 8009186:	e7fe      	b.n	8009186 <prvDeleteTCB+0x52>
	}
 8009188:	bf00      	nop
 800918a:	3710      	adds	r7, #16
 800918c:	46bd      	mov	sp, r7
 800918e:	bd80      	pop	{r7, pc}

08009190 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009190:	b480      	push	{r7}
 8009192:	b083      	sub	sp, #12
 8009194:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009196:	4b0c      	ldr	r3, [pc, #48]	; (80091c8 <prvResetNextTaskUnblockTime+0x38>)
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	2b00      	cmp	r3, #0
 800919e:	d104      	bne.n	80091aa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80091a0:	4b0a      	ldr	r3, [pc, #40]	; (80091cc <prvResetNextTaskUnblockTime+0x3c>)
 80091a2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80091a6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80091a8:	e008      	b.n	80091bc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80091aa:	4b07      	ldr	r3, [pc, #28]	; (80091c8 <prvResetNextTaskUnblockTime+0x38>)
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	68db      	ldr	r3, [r3, #12]
 80091b0:	68db      	ldr	r3, [r3, #12]
 80091b2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	685b      	ldr	r3, [r3, #4]
 80091b8:	4a04      	ldr	r2, [pc, #16]	; (80091cc <prvResetNextTaskUnblockTime+0x3c>)
 80091ba:	6013      	str	r3, [r2, #0]
}
 80091bc:	bf00      	nop
 80091be:	370c      	adds	r7, #12
 80091c0:	46bd      	mov	sp, r7
 80091c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c6:	4770      	bx	lr
 80091c8:	20000ffc 	.word	0x20000ffc
 80091cc:	20001064 	.word	0x20001064

080091d0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80091d0:	b480      	push	{r7}
 80091d2:	b083      	sub	sp, #12
 80091d4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80091d6:	4b0b      	ldr	r3, [pc, #44]	; (8009204 <xTaskGetSchedulerState+0x34>)
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d102      	bne.n	80091e4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80091de:	2301      	movs	r3, #1
 80091e0:	607b      	str	r3, [r7, #4]
 80091e2:	e008      	b.n	80091f6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80091e4:	4b08      	ldr	r3, [pc, #32]	; (8009208 <xTaskGetSchedulerState+0x38>)
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d102      	bne.n	80091f2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80091ec:	2302      	movs	r3, #2
 80091ee:	607b      	str	r3, [r7, #4]
 80091f0:	e001      	b.n	80091f6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80091f2:	2300      	movs	r3, #0
 80091f4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80091f6:	687b      	ldr	r3, [r7, #4]
	}
 80091f8:	4618      	mov	r0, r3
 80091fa:	370c      	adds	r7, #12
 80091fc:	46bd      	mov	sp, r7
 80091fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009202:	4770      	bx	lr
 8009204:	20001050 	.word	0x20001050
 8009208:	2000106c 	.word	0x2000106c

0800920c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800920c:	b580      	push	{r7, lr}
 800920e:	b086      	sub	sp, #24
 8009210:	af00      	add	r7, sp, #0
 8009212:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009218:	2300      	movs	r3, #0
 800921a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	2b00      	cmp	r3, #0
 8009220:	d06c      	beq.n	80092fc <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009222:	4b39      	ldr	r3, [pc, #228]	; (8009308 <xTaskPriorityDisinherit+0xfc>)
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	693a      	ldr	r2, [r7, #16]
 8009228:	429a      	cmp	r2, r3
 800922a:	d009      	beq.n	8009240 <xTaskPriorityDisinherit+0x34>
 800922c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009230:	f383 8811 	msr	BASEPRI, r3
 8009234:	f3bf 8f6f 	isb	sy
 8009238:	f3bf 8f4f 	dsb	sy
 800923c:	60fb      	str	r3, [r7, #12]
 800923e:	e7fe      	b.n	800923e <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8009240:	693b      	ldr	r3, [r7, #16]
 8009242:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009244:	2b00      	cmp	r3, #0
 8009246:	d109      	bne.n	800925c <xTaskPriorityDisinherit+0x50>
 8009248:	f04f 0350 	mov.w	r3, #80	; 0x50
 800924c:	f383 8811 	msr	BASEPRI, r3
 8009250:	f3bf 8f6f 	isb	sy
 8009254:	f3bf 8f4f 	dsb	sy
 8009258:	60bb      	str	r3, [r7, #8]
 800925a:	e7fe      	b.n	800925a <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 800925c:	693b      	ldr	r3, [r7, #16]
 800925e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009260:	1e5a      	subs	r2, r3, #1
 8009262:	693b      	ldr	r3, [r7, #16]
 8009264:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009266:	693b      	ldr	r3, [r7, #16]
 8009268:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800926a:	693b      	ldr	r3, [r7, #16]
 800926c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800926e:	429a      	cmp	r2, r3
 8009270:	d044      	beq.n	80092fc <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009272:	693b      	ldr	r3, [r7, #16]
 8009274:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009276:	2b00      	cmp	r3, #0
 8009278:	d140      	bne.n	80092fc <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800927a:	693b      	ldr	r3, [r7, #16]
 800927c:	3304      	adds	r3, #4
 800927e:	4618      	mov	r0, r3
 8009280:	f7fe fb99 	bl	80079b6 <uxListRemove>
 8009284:	4603      	mov	r3, r0
 8009286:	2b00      	cmp	r3, #0
 8009288:	d115      	bne.n	80092b6 <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800928a:	693b      	ldr	r3, [r7, #16]
 800928c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800928e:	491f      	ldr	r1, [pc, #124]	; (800930c <xTaskPriorityDisinherit+0x100>)
 8009290:	4613      	mov	r3, r2
 8009292:	009b      	lsls	r3, r3, #2
 8009294:	4413      	add	r3, r2
 8009296:	009b      	lsls	r3, r3, #2
 8009298:	440b      	add	r3, r1
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	2b00      	cmp	r3, #0
 800929e:	d10a      	bne.n	80092b6 <xTaskPriorityDisinherit+0xaa>
 80092a0:	693b      	ldr	r3, [r7, #16]
 80092a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092a4:	2201      	movs	r2, #1
 80092a6:	fa02 f303 	lsl.w	r3, r2, r3
 80092aa:	43da      	mvns	r2, r3
 80092ac:	4b18      	ldr	r3, [pc, #96]	; (8009310 <xTaskPriorityDisinherit+0x104>)
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	4013      	ands	r3, r2
 80092b2:	4a17      	ldr	r2, [pc, #92]	; (8009310 <xTaskPriorityDisinherit+0x104>)
 80092b4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80092b6:	693b      	ldr	r3, [r7, #16]
 80092b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80092ba:	693b      	ldr	r3, [r7, #16]
 80092bc:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80092be:	693b      	ldr	r3, [r7, #16]
 80092c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092c2:	f1c3 0207 	rsb	r2, r3, #7
 80092c6:	693b      	ldr	r3, [r7, #16]
 80092c8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80092ca:	693b      	ldr	r3, [r7, #16]
 80092cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092ce:	2201      	movs	r2, #1
 80092d0:	409a      	lsls	r2, r3
 80092d2:	4b0f      	ldr	r3, [pc, #60]	; (8009310 <xTaskPriorityDisinherit+0x104>)
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	4313      	orrs	r3, r2
 80092d8:	4a0d      	ldr	r2, [pc, #52]	; (8009310 <xTaskPriorityDisinherit+0x104>)
 80092da:	6013      	str	r3, [r2, #0]
 80092dc:	693b      	ldr	r3, [r7, #16]
 80092de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092e0:	4613      	mov	r3, r2
 80092e2:	009b      	lsls	r3, r3, #2
 80092e4:	4413      	add	r3, r2
 80092e6:	009b      	lsls	r3, r3, #2
 80092e8:	4a08      	ldr	r2, [pc, #32]	; (800930c <xTaskPriorityDisinherit+0x100>)
 80092ea:	441a      	add	r2, r3
 80092ec:	693b      	ldr	r3, [r7, #16]
 80092ee:	3304      	adds	r3, #4
 80092f0:	4619      	mov	r1, r3
 80092f2:	4610      	mov	r0, r2
 80092f4:	f7fe fb02 	bl	80078fc <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80092f8:	2301      	movs	r3, #1
 80092fa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80092fc:	697b      	ldr	r3, [r7, #20]
	}
 80092fe:	4618      	mov	r0, r3
 8009300:	3718      	adds	r7, #24
 8009302:	46bd      	mov	sp, r7
 8009304:	bd80      	pop	{r7, pc}
 8009306:	bf00      	nop
 8009308:	20000f44 	.word	0x20000f44
 800930c:	20000f48 	.word	0x20000f48
 8009310:	2000104c 	.word	0x2000104c

08009314 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8009314:	b580      	push	{r7, lr}
 8009316:	b084      	sub	sp, #16
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]
 800931c:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 800931e:	f000 fde5 	bl	8009eec <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8009322:	4b1e      	ldr	r3, [pc, #120]	; (800939c <ulTaskNotifyTake+0x88>)
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009328:	2b00      	cmp	r3, #0
 800932a:	d113      	bne.n	8009354 <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800932c:	4b1b      	ldr	r3, [pc, #108]	; (800939c <ulTaskNotifyTake+0x88>)
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	2201      	movs	r2, #1
 8009332:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

				if( xTicksToWait > ( TickType_t ) 0 )
 8009336:	683b      	ldr	r3, [r7, #0]
 8009338:	2b00      	cmp	r3, #0
 800933a:	d00b      	beq.n	8009354 <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800933c:	2101      	movs	r1, #1
 800933e:	6838      	ldr	r0, [r7, #0]
 8009340:	f000 f8be 	bl	80094c0 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8009344:	4b16      	ldr	r3, [pc, #88]	; (80093a0 <ulTaskNotifyTake+0x8c>)
 8009346:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800934a:	601a      	str	r2, [r3, #0]
 800934c:	f3bf 8f4f 	dsb	sy
 8009350:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8009354:	f000 fdf8 	bl	8009f48 <vPortExitCritical>

		taskENTER_CRITICAL();
 8009358:	f000 fdc8 	bl	8009eec <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 800935c:	4b0f      	ldr	r3, [pc, #60]	; (800939c <ulTaskNotifyTake+0x88>)
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009362:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	2b00      	cmp	r3, #0
 8009368:	d00c      	beq.n	8009384 <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	2b00      	cmp	r3, #0
 800936e:	d004      	beq.n	800937a <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8009370:	4b0a      	ldr	r3, [pc, #40]	; (800939c <ulTaskNotifyTake+0x88>)
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	2200      	movs	r2, #0
 8009376:	64da      	str	r2, [r3, #76]	; 0x4c
 8009378:	e004      	b.n	8009384 <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 800937a:	4b08      	ldr	r3, [pc, #32]	; (800939c <ulTaskNotifyTake+0x88>)
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	68fa      	ldr	r2, [r7, #12]
 8009380:	3a01      	subs	r2, #1
 8009382:	64da      	str	r2, [r3, #76]	; 0x4c
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009384:	4b05      	ldr	r3, [pc, #20]	; (800939c <ulTaskNotifyTake+0x88>)
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	2200      	movs	r2, #0
 800938a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		}
		taskEXIT_CRITICAL();
 800938e:	f000 fddb 	bl	8009f48 <vPortExitCritical>

		return ulReturn;
 8009392:	68fb      	ldr	r3, [r7, #12]
	}
 8009394:	4618      	mov	r0, r3
 8009396:	3710      	adds	r7, #16
 8009398:	46bd      	mov	sp, r7
 800939a:	bd80      	pop	{r7, pc}
 800939c:	20000f44 	.word	0x20000f44
 80093a0:	e000ed04 	.word	0xe000ed04

080093a4 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80093a4:	b580      	push	{r7, lr}
 80093a6:	b08a      	sub	sp, #40	; 0x28
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	6078      	str	r0, [r7, #4]
 80093ac:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d109      	bne.n	80093c8 <vTaskNotifyGiveFromISR+0x24>
 80093b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093b8:	f383 8811 	msr	BASEPRI, r3
 80093bc:	f3bf 8f6f 	isb	sy
 80093c0:	f3bf 8f4f 	dsb	sy
 80093c4:	61bb      	str	r3, [r7, #24]
 80093c6:	e7fe      	b.n	80093c6 <vTaskNotifyGiveFromISR+0x22>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80093c8:	f000 fe6c 	bl	800a0a4 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	627b      	str	r3, [r7, #36]	; 0x24
	__asm volatile
 80093d0:	f3ef 8211 	mrs	r2, BASEPRI
 80093d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093d8:	f383 8811 	msr	BASEPRI, r3
 80093dc:	f3bf 8f6f 	isb	sy
 80093e0:	f3bf 8f4f 	dsb	sy
 80093e4:	617a      	str	r2, [r7, #20]
 80093e6:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80093e8:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80093ea:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80093ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093ee:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80093f2:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80093f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093f6:	2202      	movs	r2, #2
 80093f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 80093fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009400:	1c5a      	adds	r2, r3, #1
 8009402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009404:	64da      	str	r2, [r3, #76]	; 0x4c

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8009406:	7ffb      	ldrb	r3, [r7, #31]
 8009408:	2b01      	cmp	r3, #1
 800940a:	d144      	bne.n	8009496 <vTaskNotifyGiveFromISR+0xf2>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800940c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800940e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009410:	2b00      	cmp	r3, #0
 8009412:	d009      	beq.n	8009428 <vTaskNotifyGiveFromISR+0x84>
	__asm volatile
 8009414:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009418:	f383 8811 	msr	BASEPRI, r3
 800941c:	f3bf 8f6f 	isb	sy
 8009420:	f3bf 8f4f 	dsb	sy
 8009424:	60fb      	str	r3, [r7, #12]
 8009426:	e7fe      	b.n	8009426 <vTaskNotifyGiveFromISR+0x82>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009428:	4b1f      	ldr	r3, [pc, #124]	; (80094a8 <vTaskNotifyGiveFromISR+0x104>)
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	2b00      	cmp	r3, #0
 800942e:	d11c      	bne.n	800946a <vTaskNotifyGiveFromISR+0xc6>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009432:	3304      	adds	r3, #4
 8009434:	4618      	mov	r0, r3
 8009436:	f7fe fabe 	bl	80079b6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800943a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800943c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800943e:	2201      	movs	r2, #1
 8009440:	409a      	lsls	r2, r3
 8009442:	4b1a      	ldr	r3, [pc, #104]	; (80094ac <vTaskNotifyGiveFromISR+0x108>)
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	4313      	orrs	r3, r2
 8009448:	4a18      	ldr	r2, [pc, #96]	; (80094ac <vTaskNotifyGiveFromISR+0x108>)
 800944a:	6013      	str	r3, [r2, #0]
 800944c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800944e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009450:	4613      	mov	r3, r2
 8009452:	009b      	lsls	r3, r3, #2
 8009454:	4413      	add	r3, r2
 8009456:	009b      	lsls	r3, r3, #2
 8009458:	4a15      	ldr	r2, [pc, #84]	; (80094b0 <vTaskNotifyGiveFromISR+0x10c>)
 800945a:	441a      	add	r2, r3
 800945c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800945e:	3304      	adds	r3, #4
 8009460:	4619      	mov	r1, r3
 8009462:	4610      	mov	r0, r2
 8009464:	f7fe fa4a 	bl	80078fc <vListInsertEnd>
 8009468:	e005      	b.n	8009476 <vTaskNotifyGiveFromISR+0xd2>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800946a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800946c:	3318      	adds	r3, #24
 800946e:	4619      	mov	r1, r3
 8009470:	4810      	ldr	r0, [pc, #64]	; (80094b4 <vTaskNotifyGiveFromISR+0x110>)
 8009472:	f7fe fa43 	bl	80078fc <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009478:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800947a:	4b0f      	ldr	r3, [pc, #60]	; (80094b8 <vTaskNotifyGiveFromISR+0x114>)
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009480:	429a      	cmp	r2, r3
 8009482:	d908      	bls.n	8009496 <vTaskNotifyGiveFromISR+0xf2>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8009484:	683b      	ldr	r3, [r7, #0]
 8009486:	2b00      	cmp	r3, #0
 8009488:	d002      	beq.n	8009490 <vTaskNotifyGiveFromISR+0xec>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800948a:	683b      	ldr	r3, [r7, #0]
 800948c:	2201      	movs	r2, #1
 800948e:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8009490:	4b0a      	ldr	r3, [pc, #40]	; (80094bc <vTaskNotifyGiveFromISR+0x118>)
 8009492:	2201      	movs	r2, #1
 8009494:	601a      	str	r2, [r3, #0]
 8009496:	6a3b      	ldr	r3, [r7, #32]
 8009498:	60bb      	str	r3, [r7, #8]
	__asm volatile
 800949a:	68bb      	ldr	r3, [r7, #8]
 800949c:	f383 8811 	msr	BASEPRI, r3
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 80094a0:	bf00      	nop
 80094a2:	3728      	adds	r7, #40	; 0x28
 80094a4:	46bd      	mov	sp, r7
 80094a6:	bd80      	pop	{r7, pc}
 80094a8:	2000106c 	.word	0x2000106c
 80094ac:	2000104c 	.word	0x2000104c
 80094b0:	20000f48 	.word	0x20000f48
 80094b4:	20001004 	.word	0x20001004
 80094b8:	20000f44 	.word	0x20000f44
 80094bc:	20001058 	.word	0x20001058

080094c0 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80094c0:	b580      	push	{r7, lr}
 80094c2:	b084      	sub	sp, #16
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	6078      	str	r0, [r7, #4]
 80094c8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80094ca:	4b29      	ldr	r3, [pc, #164]	; (8009570 <prvAddCurrentTaskToDelayedList+0xb0>)
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80094d0:	4b28      	ldr	r3, [pc, #160]	; (8009574 <prvAddCurrentTaskToDelayedList+0xb4>)
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	3304      	adds	r3, #4
 80094d6:	4618      	mov	r0, r3
 80094d8:	f7fe fa6d 	bl	80079b6 <uxListRemove>
 80094dc:	4603      	mov	r3, r0
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d10b      	bne.n	80094fa <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80094e2:	4b24      	ldr	r3, [pc, #144]	; (8009574 <prvAddCurrentTaskToDelayedList+0xb4>)
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094e8:	2201      	movs	r2, #1
 80094ea:	fa02 f303 	lsl.w	r3, r2, r3
 80094ee:	43da      	mvns	r2, r3
 80094f0:	4b21      	ldr	r3, [pc, #132]	; (8009578 <prvAddCurrentTaskToDelayedList+0xb8>)
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	4013      	ands	r3, r2
 80094f6:	4a20      	ldr	r2, [pc, #128]	; (8009578 <prvAddCurrentTaskToDelayedList+0xb8>)
 80094f8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009500:	d10a      	bne.n	8009518 <prvAddCurrentTaskToDelayedList+0x58>
 8009502:	683b      	ldr	r3, [r7, #0]
 8009504:	2b00      	cmp	r3, #0
 8009506:	d007      	beq.n	8009518 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009508:	4b1a      	ldr	r3, [pc, #104]	; (8009574 <prvAddCurrentTaskToDelayedList+0xb4>)
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	3304      	adds	r3, #4
 800950e:	4619      	mov	r1, r3
 8009510:	481a      	ldr	r0, [pc, #104]	; (800957c <prvAddCurrentTaskToDelayedList+0xbc>)
 8009512:	f7fe f9f3 	bl	80078fc <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009516:	e026      	b.n	8009566 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009518:	68fa      	ldr	r2, [r7, #12]
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	4413      	add	r3, r2
 800951e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009520:	4b14      	ldr	r3, [pc, #80]	; (8009574 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	68ba      	ldr	r2, [r7, #8]
 8009526:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009528:	68ba      	ldr	r2, [r7, #8]
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	429a      	cmp	r2, r3
 800952e:	d209      	bcs.n	8009544 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009530:	4b13      	ldr	r3, [pc, #76]	; (8009580 <prvAddCurrentTaskToDelayedList+0xc0>)
 8009532:	681a      	ldr	r2, [r3, #0]
 8009534:	4b0f      	ldr	r3, [pc, #60]	; (8009574 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	3304      	adds	r3, #4
 800953a:	4619      	mov	r1, r3
 800953c:	4610      	mov	r0, r2
 800953e:	f7fe fa01 	bl	8007944 <vListInsert>
}
 8009542:	e010      	b.n	8009566 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009544:	4b0f      	ldr	r3, [pc, #60]	; (8009584 <prvAddCurrentTaskToDelayedList+0xc4>)
 8009546:	681a      	ldr	r2, [r3, #0]
 8009548:	4b0a      	ldr	r3, [pc, #40]	; (8009574 <prvAddCurrentTaskToDelayedList+0xb4>)
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	3304      	adds	r3, #4
 800954e:	4619      	mov	r1, r3
 8009550:	4610      	mov	r0, r2
 8009552:	f7fe f9f7 	bl	8007944 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009556:	4b0c      	ldr	r3, [pc, #48]	; (8009588 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	68ba      	ldr	r2, [r7, #8]
 800955c:	429a      	cmp	r2, r3
 800955e:	d202      	bcs.n	8009566 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8009560:	4a09      	ldr	r2, [pc, #36]	; (8009588 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009562:	68bb      	ldr	r3, [r7, #8]
 8009564:	6013      	str	r3, [r2, #0]
}
 8009566:	bf00      	nop
 8009568:	3710      	adds	r7, #16
 800956a:	46bd      	mov	sp, r7
 800956c:	bd80      	pop	{r7, pc}
 800956e:	bf00      	nop
 8009570:	20001048 	.word	0x20001048
 8009574:	20000f44 	.word	0x20000f44
 8009578:	2000104c 	.word	0x2000104c
 800957c:	20001030 	.word	0x20001030
 8009580:	20001000 	.word	0x20001000
 8009584:	20000ffc 	.word	0x20000ffc
 8009588:	20001064 	.word	0x20001064

0800958c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800958c:	b580      	push	{r7, lr}
 800958e:	b08a      	sub	sp, #40	; 0x28
 8009590:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009592:	2300      	movs	r3, #0
 8009594:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009596:	f000 fb43 	bl	8009c20 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800959a:	4b1c      	ldr	r3, [pc, #112]	; (800960c <xTimerCreateTimerTask+0x80>)
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d021      	beq.n	80095e6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80095a2:	2300      	movs	r3, #0
 80095a4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80095a6:	2300      	movs	r3, #0
 80095a8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80095aa:	1d3a      	adds	r2, r7, #4
 80095ac:	f107 0108 	add.w	r1, r7, #8
 80095b0:	f107 030c 	add.w	r3, r7, #12
 80095b4:	4618      	mov	r0, r3
 80095b6:	f7f8 f97f 	bl	80018b8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80095ba:	6879      	ldr	r1, [r7, #4]
 80095bc:	68bb      	ldr	r3, [r7, #8]
 80095be:	68fa      	ldr	r2, [r7, #12]
 80095c0:	9202      	str	r2, [sp, #8]
 80095c2:	9301      	str	r3, [sp, #4]
 80095c4:	2302      	movs	r3, #2
 80095c6:	9300      	str	r3, [sp, #0]
 80095c8:	2300      	movs	r3, #0
 80095ca:	460a      	mov	r2, r1
 80095cc:	4910      	ldr	r1, [pc, #64]	; (8009610 <xTimerCreateTimerTask+0x84>)
 80095ce:	4811      	ldr	r0, [pc, #68]	; (8009614 <xTimerCreateTimerTask+0x88>)
 80095d0:	f7ff f807 	bl	80085e2 <xTaskCreateStatic>
 80095d4:	4602      	mov	r2, r0
 80095d6:	4b10      	ldr	r3, [pc, #64]	; (8009618 <xTimerCreateTimerTask+0x8c>)
 80095d8:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80095da:	4b0f      	ldr	r3, [pc, #60]	; (8009618 <xTimerCreateTimerTask+0x8c>)
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d001      	beq.n	80095e6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80095e2:	2301      	movs	r3, #1
 80095e4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80095e6:	697b      	ldr	r3, [r7, #20]
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d109      	bne.n	8009600 <xTimerCreateTimerTask+0x74>
	__asm volatile
 80095ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095f0:	f383 8811 	msr	BASEPRI, r3
 80095f4:	f3bf 8f6f 	isb	sy
 80095f8:	f3bf 8f4f 	dsb	sy
 80095fc:	613b      	str	r3, [r7, #16]
 80095fe:	e7fe      	b.n	80095fe <xTimerCreateTimerTask+0x72>
	return xReturn;
 8009600:	697b      	ldr	r3, [r7, #20]
}
 8009602:	4618      	mov	r0, r3
 8009604:	3718      	adds	r7, #24
 8009606:	46bd      	mov	sp, r7
 8009608:	bd80      	pop	{r7, pc}
 800960a:	bf00      	nop
 800960c:	200010a0 	.word	0x200010a0
 8009610:	0800dbf8 	.word	0x0800dbf8
 8009614:	08009805 	.word	0x08009805
 8009618:	200010a4 	.word	0x200010a4

0800961c <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800961c:	b580      	push	{r7, lr}
 800961e:	b088      	sub	sp, #32
 8009620:	af02      	add	r7, sp, #8
 8009622:	60f8      	str	r0, [r7, #12]
 8009624:	60b9      	str	r1, [r7, #8]
 8009626:	607a      	str	r2, [r7, #4]
 8009628:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800962a:	2028      	movs	r0, #40	; 0x28
 800962c:	f000 fd78 	bl	800a120 <pvPortMalloc>
 8009630:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8009632:	697b      	ldr	r3, [r7, #20]
 8009634:	2b00      	cmp	r3, #0
 8009636:	d00d      	beq.n	8009654 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The autoreload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8009638:	697b      	ldr	r3, [r7, #20]
 800963a:	2200      	movs	r2, #0
 800963c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8009640:	697b      	ldr	r3, [r7, #20]
 8009642:	9301      	str	r3, [sp, #4]
 8009644:	6a3b      	ldr	r3, [r7, #32]
 8009646:	9300      	str	r3, [sp, #0]
 8009648:	683b      	ldr	r3, [r7, #0]
 800964a:	687a      	ldr	r2, [r7, #4]
 800964c:	68b9      	ldr	r1, [r7, #8]
 800964e:	68f8      	ldr	r0, [r7, #12]
 8009650:	f000 f805 	bl	800965e <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8009654:	697b      	ldr	r3, [r7, #20]
	}
 8009656:	4618      	mov	r0, r3
 8009658:	3718      	adds	r7, #24
 800965a:	46bd      	mov	sp, r7
 800965c:	bd80      	pop	{r7, pc}

0800965e <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800965e:	b580      	push	{r7, lr}
 8009660:	b086      	sub	sp, #24
 8009662:	af00      	add	r7, sp, #0
 8009664:	60f8      	str	r0, [r7, #12]
 8009666:	60b9      	str	r1, [r7, #8]
 8009668:	607a      	str	r2, [r7, #4]
 800966a:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800966c:	68bb      	ldr	r3, [r7, #8]
 800966e:	2b00      	cmp	r3, #0
 8009670:	d109      	bne.n	8009686 <prvInitialiseNewTimer+0x28>
 8009672:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009676:	f383 8811 	msr	BASEPRI, r3
 800967a:	f3bf 8f6f 	isb	sy
 800967e:	f3bf 8f4f 	dsb	sy
 8009682:	617b      	str	r3, [r7, #20]
 8009684:	e7fe      	b.n	8009684 <prvInitialiseNewTimer+0x26>

	if( pxNewTimer != NULL )
 8009686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009688:	2b00      	cmp	r3, #0
 800968a:	d01e      	beq.n	80096ca <prvInitialiseNewTimer+0x6c>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800968c:	f000 fac8 	bl	8009c20 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8009690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009692:	68fa      	ldr	r2, [r7, #12]
 8009694:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8009696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009698:	68ba      	ldr	r2, [r7, #8]
 800969a:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800969c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800969e:	683a      	ldr	r2, [r7, #0]
 80096a0:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 80096a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096a4:	6a3a      	ldr	r2, [r7, #32]
 80096a6:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 80096a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096aa:	3304      	adds	r3, #4
 80096ac:	4618      	mov	r0, r3
 80096ae:	f7fe f918 	bl	80078e2 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d008      	beq.n	80096ca <prvInitialiseNewTimer+0x6c>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 80096b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096ba:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80096be:	f043 0304 	orr.w	r3, r3, #4
 80096c2:	b2da      	uxtb	r2, r3
 80096c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096c6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 80096ca:	bf00      	nop
 80096cc:	3718      	adds	r7, #24
 80096ce:	46bd      	mov	sp, r7
 80096d0:	bd80      	pop	{r7, pc}
	...

080096d4 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80096d4:	b580      	push	{r7, lr}
 80096d6:	b08a      	sub	sp, #40	; 0x28
 80096d8:	af00      	add	r7, sp, #0
 80096da:	60f8      	str	r0, [r7, #12]
 80096dc:	60b9      	str	r1, [r7, #8]
 80096de:	607a      	str	r2, [r7, #4]
 80096e0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80096e2:	2300      	movs	r3, #0
 80096e4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d109      	bne.n	8009700 <xTimerGenericCommand+0x2c>
 80096ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096f0:	f383 8811 	msr	BASEPRI, r3
 80096f4:	f3bf 8f6f 	isb	sy
 80096f8:	f3bf 8f4f 	dsb	sy
 80096fc:	623b      	str	r3, [r7, #32]
 80096fe:	e7fe      	b.n	80096fe <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009700:	4b19      	ldr	r3, [pc, #100]	; (8009768 <xTimerGenericCommand+0x94>)
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	2b00      	cmp	r3, #0
 8009706:	d02a      	beq.n	800975e <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009708:	68bb      	ldr	r3, [r7, #8]
 800970a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009714:	68bb      	ldr	r3, [r7, #8]
 8009716:	2b05      	cmp	r3, #5
 8009718:	dc18      	bgt.n	800974c <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800971a:	f7ff fd59 	bl	80091d0 <xTaskGetSchedulerState>
 800971e:	4603      	mov	r3, r0
 8009720:	2b02      	cmp	r3, #2
 8009722:	d109      	bne.n	8009738 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009724:	4b10      	ldr	r3, [pc, #64]	; (8009768 <xTimerGenericCommand+0x94>)
 8009726:	6818      	ldr	r0, [r3, #0]
 8009728:	f107 0114 	add.w	r1, r7, #20
 800972c:	2300      	movs	r3, #0
 800972e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009730:	f7fe faa8 	bl	8007c84 <xQueueGenericSend>
 8009734:	6278      	str	r0, [r7, #36]	; 0x24
 8009736:	e012      	b.n	800975e <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009738:	4b0b      	ldr	r3, [pc, #44]	; (8009768 <xTimerGenericCommand+0x94>)
 800973a:	6818      	ldr	r0, [r3, #0]
 800973c:	f107 0114 	add.w	r1, r7, #20
 8009740:	2300      	movs	r3, #0
 8009742:	2200      	movs	r2, #0
 8009744:	f7fe fa9e 	bl	8007c84 <xQueueGenericSend>
 8009748:	6278      	str	r0, [r7, #36]	; 0x24
 800974a:	e008      	b.n	800975e <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800974c:	4b06      	ldr	r3, [pc, #24]	; (8009768 <xTimerGenericCommand+0x94>)
 800974e:	6818      	ldr	r0, [r3, #0]
 8009750:	f107 0114 	add.w	r1, r7, #20
 8009754:	2300      	movs	r3, #0
 8009756:	683a      	ldr	r2, [r7, #0]
 8009758:	f7fe fbac 	bl	8007eb4 <xQueueGenericSendFromISR>
 800975c:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800975e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009760:	4618      	mov	r0, r3
 8009762:	3728      	adds	r7, #40	; 0x28
 8009764:	46bd      	mov	sp, r7
 8009766:	bd80      	pop	{r7, pc}
 8009768:	200010a0 	.word	0x200010a0

0800976c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800976c:	b580      	push	{r7, lr}
 800976e:	b088      	sub	sp, #32
 8009770:	af02      	add	r7, sp, #8
 8009772:	6078      	str	r0, [r7, #4]
 8009774:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009776:	4b22      	ldr	r3, [pc, #136]	; (8009800 <prvProcessExpiredTimer+0x94>)
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	68db      	ldr	r3, [r3, #12]
 800977c:	68db      	ldr	r3, [r3, #12]
 800977e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009780:	697b      	ldr	r3, [r7, #20]
 8009782:	3304      	adds	r3, #4
 8009784:	4618      	mov	r0, r3
 8009786:	f7fe f916 	bl	80079b6 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800978a:	697b      	ldr	r3, [r7, #20]
 800978c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009790:	f003 0304 	and.w	r3, r3, #4
 8009794:	2b00      	cmp	r3, #0
 8009796:	d021      	beq.n	80097dc <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009798:	697b      	ldr	r3, [r7, #20]
 800979a:	699a      	ldr	r2, [r3, #24]
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	18d1      	adds	r1, r2, r3
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	683a      	ldr	r2, [r7, #0]
 80097a4:	6978      	ldr	r0, [r7, #20]
 80097a6:	f000 f8d1 	bl	800994c <prvInsertTimerInActiveList>
 80097aa:	4603      	mov	r3, r0
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d01e      	beq.n	80097ee <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80097b0:	2300      	movs	r3, #0
 80097b2:	9300      	str	r3, [sp, #0]
 80097b4:	2300      	movs	r3, #0
 80097b6:	687a      	ldr	r2, [r7, #4]
 80097b8:	2100      	movs	r1, #0
 80097ba:	6978      	ldr	r0, [r7, #20]
 80097bc:	f7ff ff8a 	bl	80096d4 <xTimerGenericCommand>
 80097c0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80097c2:	693b      	ldr	r3, [r7, #16]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d112      	bne.n	80097ee <prvProcessExpiredTimer+0x82>
 80097c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097cc:	f383 8811 	msr	BASEPRI, r3
 80097d0:	f3bf 8f6f 	isb	sy
 80097d4:	f3bf 8f4f 	dsb	sy
 80097d8:	60fb      	str	r3, [r7, #12]
 80097da:	e7fe      	b.n	80097da <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80097dc:	697b      	ldr	r3, [r7, #20]
 80097de:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80097e2:	f023 0301 	bic.w	r3, r3, #1
 80097e6:	b2da      	uxtb	r2, r3
 80097e8:	697b      	ldr	r3, [r7, #20]
 80097ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80097ee:	697b      	ldr	r3, [r7, #20]
 80097f0:	6a1b      	ldr	r3, [r3, #32]
 80097f2:	6978      	ldr	r0, [r7, #20]
 80097f4:	4798      	blx	r3
}
 80097f6:	bf00      	nop
 80097f8:	3718      	adds	r7, #24
 80097fa:	46bd      	mov	sp, r7
 80097fc:	bd80      	pop	{r7, pc}
 80097fe:	bf00      	nop
 8009800:	20001098 	.word	0x20001098

08009804 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009804:	b580      	push	{r7, lr}
 8009806:	b084      	sub	sp, #16
 8009808:	af00      	add	r7, sp, #0
 800980a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800980c:	f107 0308 	add.w	r3, r7, #8
 8009810:	4618      	mov	r0, r3
 8009812:	f000 f857 	bl	80098c4 <prvGetNextExpireTime>
 8009816:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009818:	68bb      	ldr	r3, [r7, #8]
 800981a:	4619      	mov	r1, r3
 800981c:	68f8      	ldr	r0, [r7, #12]
 800981e:	f000 f803 	bl	8009828 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009822:	f000 f8d5 	bl	80099d0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009826:	e7f1      	b.n	800980c <prvTimerTask+0x8>

08009828 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009828:	b580      	push	{r7, lr}
 800982a:	b084      	sub	sp, #16
 800982c:	af00      	add	r7, sp, #0
 800982e:	6078      	str	r0, [r7, #4]
 8009830:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009832:	f7ff f8fd 	bl	8008a30 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009836:	f107 0308 	add.w	r3, r7, #8
 800983a:	4618      	mov	r0, r3
 800983c:	f000 f866 	bl	800990c <prvSampleTimeNow>
 8009840:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009842:	68bb      	ldr	r3, [r7, #8]
 8009844:	2b00      	cmp	r3, #0
 8009846:	d130      	bne.n	80098aa <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009848:	683b      	ldr	r3, [r7, #0]
 800984a:	2b00      	cmp	r3, #0
 800984c:	d10a      	bne.n	8009864 <prvProcessTimerOrBlockTask+0x3c>
 800984e:	687a      	ldr	r2, [r7, #4]
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	429a      	cmp	r2, r3
 8009854:	d806      	bhi.n	8009864 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009856:	f7ff f8f9 	bl	8008a4c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800985a:	68f9      	ldr	r1, [r7, #12]
 800985c:	6878      	ldr	r0, [r7, #4]
 800985e:	f7ff ff85 	bl	800976c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009862:	e024      	b.n	80098ae <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009864:	683b      	ldr	r3, [r7, #0]
 8009866:	2b00      	cmp	r3, #0
 8009868:	d008      	beq.n	800987c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800986a:	4b13      	ldr	r3, [pc, #76]	; (80098b8 <prvProcessTimerOrBlockTask+0x90>)
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	2b00      	cmp	r3, #0
 8009872:	d101      	bne.n	8009878 <prvProcessTimerOrBlockTask+0x50>
 8009874:	2301      	movs	r3, #1
 8009876:	e000      	b.n	800987a <prvProcessTimerOrBlockTask+0x52>
 8009878:	2300      	movs	r3, #0
 800987a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800987c:	4b0f      	ldr	r3, [pc, #60]	; (80098bc <prvProcessTimerOrBlockTask+0x94>)
 800987e:	6818      	ldr	r0, [r3, #0]
 8009880:	687a      	ldr	r2, [r7, #4]
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	1ad3      	subs	r3, r2, r3
 8009886:	683a      	ldr	r2, [r7, #0]
 8009888:	4619      	mov	r1, r3
 800988a:	f7fe fddb 	bl	8008444 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800988e:	f7ff f8dd 	bl	8008a4c <xTaskResumeAll>
 8009892:	4603      	mov	r3, r0
 8009894:	2b00      	cmp	r3, #0
 8009896:	d10a      	bne.n	80098ae <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009898:	4b09      	ldr	r3, [pc, #36]	; (80098c0 <prvProcessTimerOrBlockTask+0x98>)
 800989a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800989e:	601a      	str	r2, [r3, #0]
 80098a0:	f3bf 8f4f 	dsb	sy
 80098a4:	f3bf 8f6f 	isb	sy
}
 80098a8:	e001      	b.n	80098ae <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80098aa:	f7ff f8cf 	bl	8008a4c <xTaskResumeAll>
}
 80098ae:	bf00      	nop
 80098b0:	3710      	adds	r7, #16
 80098b2:	46bd      	mov	sp, r7
 80098b4:	bd80      	pop	{r7, pc}
 80098b6:	bf00      	nop
 80098b8:	2000109c 	.word	0x2000109c
 80098bc:	200010a0 	.word	0x200010a0
 80098c0:	e000ed04 	.word	0xe000ed04

080098c4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80098c4:	b480      	push	{r7}
 80098c6:	b085      	sub	sp, #20
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80098cc:	4b0e      	ldr	r3, [pc, #56]	; (8009908 <prvGetNextExpireTime+0x44>)
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d101      	bne.n	80098da <prvGetNextExpireTime+0x16>
 80098d6:	2201      	movs	r2, #1
 80098d8:	e000      	b.n	80098dc <prvGetNextExpireTime+0x18>
 80098da:	2200      	movs	r2, #0
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d105      	bne.n	80098f4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80098e8:	4b07      	ldr	r3, [pc, #28]	; (8009908 <prvGetNextExpireTime+0x44>)
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	68db      	ldr	r3, [r3, #12]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	60fb      	str	r3, [r7, #12]
 80098f2:	e001      	b.n	80098f8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80098f4:	2300      	movs	r3, #0
 80098f6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80098f8:	68fb      	ldr	r3, [r7, #12]
}
 80098fa:	4618      	mov	r0, r3
 80098fc:	3714      	adds	r7, #20
 80098fe:	46bd      	mov	sp, r7
 8009900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009904:	4770      	bx	lr
 8009906:	bf00      	nop
 8009908:	20001098 	.word	0x20001098

0800990c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800990c:	b580      	push	{r7, lr}
 800990e:	b084      	sub	sp, #16
 8009910:	af00      	add	r7, sp, #0
 8009912:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009914:	f7ff f936 	bl	8008b84 <xTaskGetTickCount>
 8009918:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800991a:	4b0b      	ldr	r3, [pc, #44]	; (8009948 <prvSampleTimeNow+0x3c>)
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	68fa      	ldr	r2, [r7, #12]
 8009920:	429a      	cmp	r2, r3
 8009922:	d205      	bcs.n	8009930 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009924:	f000 f918 	bl	8009b58 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	2201      	movs	r2, #1
 800992c:	601a      	str	r2, [r3, #0]
 800992e:	e002      	b.n	8009936 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	2200      	movs	r2, #0
 8009934:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009936:	4a04      	ldr	r2, [pc, #16]	; (8009948 <prvSampleTimeNow+0x3c>)
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800993c:	68fb      	ldr	r3, [r7, #12]
}
 800993e:	4618      	mov	r0, r3
 8009940:	3710      	adds	r7, #16
 8009942:	46bd      	mov	sp, r7
 8009944:	bd80      	pop	{r7, pc}
 8009946:	bf00      	nop
 8009948:	200010a8 	.word	0x200010a8

0800994c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800994c:	b580      	push	{r7, lr}
 800994e:	b086      	sub	sp, #24
 8009950:	af00      	add	r7, sp, #0
 8009952:	60f8      	str	r0, [r7, #12]
 8009954:	60b9      	str	r1, [r7, #8]
 8009956:	607a      	str	r2, [r7, #4]
 8009958:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800995a:	2300      	movs	r3, #0
 800995c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	68ba      	ldr	r2, [r7, #8]
 8009962:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	68fa      	ldr	r2, [r7, #12]
 8009968:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800996a:	68ba      	ldr	r2, [r7, #8]
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	429a      	cmp	r2, r3
 8009970:	d812      	bhi.n	8009998 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009972:	687a      	ldr	r2, [r7, #4]
 8009974:	683b      	ldr	r3, [r7, #0]
 8009976:	1ad2      	subs	r2, r2, r3
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	699b      	ldr	r3, [r3, #24]
 800997c:	429a      	cmp	r2, r3
 800997e:	d302      	bcc.n	8009986 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009980:	2301      	movs	r3, #1
 8009982:	617b      	str	r3, [r7, #20]
 8009984:	e01b      	b.n	80099be <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009986:	4b10      	ldr	r3, [pc, #64]	; (80099c8 <prvInsertTimerInActiveList+0x7c>)
 8009988:	681a      	ldr	r2, [r3, #0]
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	3304      	adds	r3, #4
 800998e:	4619      	mov	r1, r3
 8009990:	4610      	mov	r0, r2
 8009992:	f7fd ffd7 	bl	8007944 <vListInsert>
 8009996:	e012      	b.n	80099be <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009998:	687a      	ldr	r2, [r7, #4]
 800999a:	683b      	ldr	r3, [r7, #0]
 800999c:	429a      	cmp	r2, r3
 800999e:	d206      	bcs.n	80099ae <prvInsertTimerInActiveList+0x62>
 80099a0:	68ba      	ldr	r2, [r7, #8]
 80099a2:	683b      	ldr	r3, [r7, #0]
 80099a4:	429a      	cmp	r2, r3
 80099a6:	d302      	bcc.n	80099ae <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80099a8:	2301      	movs	r3, #1
 80099aa:	617b      	str	r3, [r7, #20]
 80099ac:	e007      	b.n	80099be <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80099ae:	4b07      	ldr	r3, [pc, #28]	; (80099cc <prvInsertTimerInActiveList+0x80>)
 80099b0:	681a      	ldr	r2, [r3, #0]
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	3304      	adds	r3, #4
 80099b6:	4619      	mov	r1, r3
 80099b8:	4610      	mov	r0, r2
 80099ba:	f7fd ffc3 	bl	8007944 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80099be:	697b      	ldr	r3, [r7, #20]
}
 80099c0:	4618      	mov	r0, r3
 80099c2:	3718      	adds	r7, #24
 80099c4:	46bd      	mov	sp, r7
 80099c6:	bd80      	pop	{r7, pc}
 80099c8:	2000109c 	.word	0x2000109c
 80099cc:	20001098 	.word	0x20001098

080099d0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80099d0:	b580      	push	{r7, lr}
 80099d2:	b08c      	sub	sp, #48	; 0x30
 80099d4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80099d6:	e0ac      	b.n	8009b32 <prvProcessReceivedCommands+0x162>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80099d8:	68bb      	ldr	r3, [r7, #8]
 80099da:	2b00      	cmp	r3, #0
 80099dc:	f2c0 80a8 	blt.w	8009b30 <prvProcessReceivedCommands+0x160>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80099e0:	693b      	ldr	r3, [r7, #16]
 80099e2:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80099e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099e6:	695b      	ldr	r3, [r3, #20]
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d004      	beq.n	80099f6 <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80099ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099ee:	3304      	adds	r3, #4
 80099f0:	4618      	mov	r0, r3
 80099f2:	f7fd ffe0 	bl	80079b6 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80099f6:	1d3b      	adds	r3, r7, #4
 80099f8:	4618      	mov	r0, r3
 80099fa:	f7ff ff87 	bl	800990c <prvSampleTimeNow>
 80099fe:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 8009a00:	68bb      	ldr	r3, [r7, #8]
 8009a02:	2b09      	cmp	r3, #9
 8009a04:	f200 8095 	bhi.w	8009b32 <prvProcessReceivedCommands+0x162>
 8009a08:	a201      	add	r2, pc, #4	; (adr r2, 8009a10 <prvProcessReceivedCommands+0x40>)
 8009a0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a0e:	bf00      	nop
 8009a10:	08009a39 	.word	0x08009a39
 8009a14:	08009a39 	.word	0x08009a39
 8009a18:	08009a39 	.word	0x08009a39
 8009a1c:	08009aab 	.word	0x08009aab
 8009a20:	08009abf 	.word	0x08009abf
 8009a24:	08009b07 	.word	0x08009b07
 8009a28:	08009a39 	.word	0x08009a39
 8009a2c:	08009a39 	.word	0x08009a39
 8009a30:	08009aab 	.word	0x08009aab
 8009a34:	08009abf 	.word	0x08009abf
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a3a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009a3e:	f043 0301 	orr.w	r3, r3, #1
 8009a42:	b2da      	uxtb	r2, r3
 8009a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a46:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009a4a:	68fa      	ldr	r2, [r7, #12]
 8009a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a4e:	699b      	ldr	r3, [r3, #24]
 8009a50:	18d1      	adds	r1, r2, r3
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	6a3a      	ldr	r2, [r7, #32]
 8009a56:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009a58:	f7ff ff78 	bl	800994c <prvInsertTimerInActiveList>
 8009a5c:	4603      	mov	r3, r0
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d067      	beq.n	8009b32 <prvProcessReceivedCommands+0x162>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a64:	6a1b      	ldr	r3, [r3, #32]
 8009a66:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009a68:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a6c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009a70:	f003 0304 	and.w	r3, r3, #4
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d05c      	beq.n	8009b32 <prvProcessReceivedCommands+0x162>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009a78:	68fa      	ldr	r2, [r7, #12]
 8009a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a7c:	699b      	ldr	r3, [r3, #24]
 8009a7e:	441a      	add	r2, r3
 8009a80:	2300      	movs	r3, #0
 8009a82:	9300      	str	r3, [sp, #0]
 8009a84:	2300      	movs	r3, #0
 8009a86:	2100      	movs	r1, #0
 8009a88:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009a8a:	f7ff fe23 	bl	80096d4 <xTimerGenericCommand>
 8009a8e:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 8009a90:	69fb      	ldr	r3, [r7, #28]
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d14d      	bne.n	8009b32 <prvProcessReceivedCommands+0x162>
 8009a96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a9a:	f383 8811 	msr	BASEPRI, r3
 8009a9e:	f3bf 8f6f 	isb	sy
 8009aa2:	f3bf 8f4f 	dsb	sy
 8009aa6:	61bb      	str	r3, [r7, #24]
 8009aa8:	e7fe      	b.n	8009aa8 <prvProcessReceivedCommands+0xd8>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009aac:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009ab0:	f023 0301 	bic.w	r3, r3, #1
 8009ab4:	b2da      	uxtb	r2, r3
 8009ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ab8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					break;
 8009abc:	e039      	b.n	8009b32 <prvProcessReceivedCommands+0x162>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ac0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009ac4:	f043 0301 	orr.w	r3, r3, #1
 8009ac8:	b2da      	uxtb	r2, r3
 8009aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009acc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009ad0:	68fa      	ldr	r2, [r7, #12]
 8009ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ad4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ad8:	699b      	ldr	r3, [r3, #24]
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d109      	bne.n	8009af2 <prvProcessReceivedCommands+0x122>
 8009ade:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ae2:	f383 8811 	msr	BASEPRI, r3
 8009ae6:	f3bf 8f6f 	isb	sy
 8009aea:	f3bf 8f4f 	dsb	sy
 8009aee:	617b      	str	r3, [r7, #20]
 8009af0:	e7fe      	b.n	8009af0 <prvProcessReceivedCommands+0x120>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009af4:	699a      	ldr	r2, [r3, #24]
 8009af6:	6a3b      	ldr	r3, [r7, #32]
 8009af8:	18d1      	adds	r1, r2, r3
 8009afa:	6a3b      	ldr	r3, [r7, #32]
 8009afc:	6a3a      	ldr	r2, [r7, #32]
 8009afe:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009b00:	f7ff ff24 	bl	800994c <prvInsertTimerInActiveList>
					break;
 8009b04:	e015      	b.n	8009b32 <prvProcessReceivedCommands+0x162>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b08:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009b0c:	f003 0302 	and.w	r3, r3, #2
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d103      	bne.n	8009b1c <prvProcessReceivedCommands+0x14c>
						{
							vPortFree( pxTimer );
 8009b14:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009b16:	f000 fbc5 	bl	800a2a4 <vPortFree>
 8009b1a:	e00a      	b.n	8009b32 <prvProcessReceivedCommands+0x162>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b1e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009b22:	f023 0301 	bic.w	r3, r3, #1
 8009b26:	b2da      	uxtb	r2, r3
 8009b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b2a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009b2e:	e000      	b.n	8009b32 <prvProcessReceivedCommands+0x162>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8009b30:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009b32:	4b08      	ldr	r3, [pc, #32]	; (8009b54 <prvProcessReceivedCommands+0x184>)
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	f107 0108 	add.w	r1, r7, #8
 8009b3a:	2200      	movs	r2, #0
 8009b3c:	4618      	mov	r0, r3
 8009b3e:	f7fe fa5f 	bl	8008000 <xQueueReceive>
 8009b42:	4603      	mov	r3, r0
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	f47f af47 	bne.w	80099d8 <prvProcessReceivedCommands+0x8>
	}
}
 8009b4a:	bf00      	nop
 8009b4c:	3728      	adds	r7, #40	; 0x28
 8009b4e:	46bd      	mov	sp, r7
 8009b50:	bd80      	pop	{r7, pc}
 8009b52:	bf00      	nop
 8009b54:	200010a0 	.word	0x200010a0

08009b58 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009b58:	b580      	push	{r7, lr}
 8009b5a:	b088      	sub	sp, #32
 8009b5c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009b5e:	e047      	b.n	8009bf0 <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009b60:	4b2d      	ldr	r3, [pc, #180]	; (8009c18 <prvSwitchTimerLists+0xc0>)
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	68db      	ldr	r3, [r3, #12]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b6a:	4b2b      	ldr	r3, [pc, #172]	; (8009c18 <prvSwitchTimerLists+0xc0>)
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	68db      	ldr	r3, [r3, #12]
 8009b70:	68db      	ldr	r3, [r3, #12]
 8009b72:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	3304      	adds	r3, #4
 8009b78:	4618      	mov	r0, r3
 8009b7a:	f7fd ff1c 	bl	80079b6 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	6a1b      	ldr	r3, [r3, #32]
 8009b82:	68f8      	ldr	r0, [r7, #12]
 8009b84:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009b8c:	f003 0304 	and.w	r3, r3, #4
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d02d      	beq.n	8009bf0 <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	699b      	ldr	r3, [r3, #24]
 8009b98:	693a      	ldr	r2, [r7, #16]
 8009b9a:	4413      	add	r3, r2
 8009b9c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009b9e:	68ba      	ldr	r2, [r7, #8]
 8009ba0:	693b      	ldr	r3, [r7, #16]
 8009ba2:	429a      	cmp	r2, r3
 8009ba4:	d90e      	bls.n	8009bc4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	68ba      	ldr	r2, [r7, #8]
 8009baa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	68fa      	ldr	r2, [r7, #12]
 8009bb0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009bb2:	4b19      	ldr	r3, [pc, #100]	; (8009c18 <prvSwitchTimerLists+0xc0>)
 8009bb4:	681a      	ldr	r2, [r3, #0]
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	3304      	adds	r3, #4
 8009bba:	4619      	mov	r1, r3
 8009bbc:	4610      	mov	r0, r2
 8009bbe:	f7fd fec1 	bl	8007944 <vListInsert>
 8009bc2:	e015      	b.n	8009bf0 <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009bc4:	2300      	movs	r3, #0
 8009bc6:	9300      	str	r3, [sp, #0]
 8009bc8:	2300      	movs	r3, #0
 8009bca:	693a      	ldr	r2, [r7, #16]
 8009bcc:	2100      	movs	r1, #0
 8009bce:	68f8      	ldr	r0, [r7, #12]
 8009bd0:	f7ff fd80 	bl	80096d4 <xTimerGenericCommand>
 8009bd4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d109      	bne.n	8009bf0 <prvSwitchTimerLists+0x98>
 8009bdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009be0:	f383 8811 	msr	BASEPRI, r3
 8009be4:	f3bf 8f6f 	isb	sy
 8009be8:	f3bf 8f4f 	dsb	sy
 8009bec:	603b      	str	r3, [r7, #0]
 8009bee:	e7fe      	b.n	8009bee <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009bf0:	4b09      	ldr	r3, [pc, #36]	; (8009c18 <prvSwitchTimerLists+0xc0>)
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d1b2      	bne.n	8009b60 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009bfa:	4b07      	ldr	r3, [pc, #28]	; (8009c18 <prvSwitchTimerLists+0xc0>)
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009c00:	4b06      	ldr	r3, [pc, #24]	; (8009c1c <prvSwitchTimerLists+0xc4>)
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	4a04      	ldr	r2, [pc, #16]	; (8009c18 <prvSwitchTimerLists+0xc0>)
 8009c06:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009c08:	4a04      	ldr	r2, [pc, #16]	; (8009c1c <prvSwitchTimerLists+0xc4>)
 8009c0a:	697b      	ldr	r3, [r7, #20]
 8009c0c:	6013      	str	r3, [r2, #0]
}
 8009c0e:	bf00      	nop
 8009c10:	3718      	adds	r7, #24
 8009c12:	46bd      	mov	sp, r7
 8009c14:	bd80      	pop	{r7, pc}
 8009c16:	bf00      	nop
 8009c18:	20001098 	.word	0x20001098
 8009c1c:	2000109c 	.word	0x2000109c

08009c20 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009c20:	b580      	push	{r7, lr}
 8009c22:	b082      	sub	sp, #8
 8009c24:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009c26:	f000 f961 	bl	8009eec <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009c2a:	4b15      	ldr	r3, [pc, #84]	; (8009c80 <prvCheckForValidListAndQueue+0x60>)
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d120      	bne.n	8009c74 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009c32:	4814      	ldr	r0, [pc, #80]	; (8009c84 <prvCheckForValidListAndQueue+0x64>)
 8009c34:	f7fd fe35 	bl	80078a2 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009c38:	4813      	ldr	r0, [pc, #76]	; (8009c88 <prvCheckForValidListAndQueue+0x68>)
 8009c3a:	f7fd fe32 	bl	80078a2 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009c3e:	4b13      	ldr	r3, [pc, #76]	; (8009c8c <prvCheckForValidListAndQueue+0x6c>)
 8009c40:	4a10      	ldr	r2, [pc, #64]	; (8009c84 <prvCheckForValidListAndQueue+0x64>)
 8009c42:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009c44:	4b12      	ldr	r3, [pc, #72]	; (8009c90 <prvCheckForValidListAndQueue+0x70>)
 8009c46:	4a10      	ldr	r2, [pc, #64]	; (8009c88 <prvCheckForValidListAndQueue+0x68>)
 8009c48:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	9300      	str	r3, [sp, #0]
 8009c4e:	4b11      	ldr	r3, [pc, #68]	; (8009c94 <prvCheckForValidListAndQueue+0x74>)
 8009c50:	4a11      	ldr	r2, [pc, #68]	; (8009c98 <prvCheckForValidListAndQueue+0x78>)
 8009c52:	210c      	movs	r1, #12
 8009c54:	200a      	movs	r0, #10
 8009c56:	f7fd ff41 	bl	8007adc <xQueueGenericCreateStatic>
 8009c5a:	4602      	mov	r2, r0
 8009c5c:	4b08      	ldr	r3, [pc, #32]	; (8009c80 <prvCheckForValidListAndQueue+0x60>)
 8009c5e:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009c60:	4b07      	ldr	r3, [pc, #28]	; (8009c80 <prvCheckForValidListAndQueue+0x60>)
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d005      	beq.n	8009c74 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009c68:	4b05      	ldr	r3, [pc, #20]	; (8009c80 <prvCheckForValidListAndQueue+0x60>)
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	490b      	ldr	r1, [pc, #44]	; (8009c9c <prvCheckForValidListAndQueue+0x7c>)
 8009c6e:	4618      	mov	r0, r3
 8009c70:	f7fe fbc0 	bl	80083f4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009c74:	f000 f968 	bl	8009f48 <vPortExitCritical>
}
 8009c78:	bf00      	nop
 8009c7a:	46bd      	mov	sp, r7
 8009c7c:	bd80      	pop	{r7, pc}
 8009c7e:	bf00      	nop
 8009c80:	200010a0 	.word	0x200010a0
 8009c84:	20001070 	.word	0x20001070
 8009c88:	20001084 	.word	0x20001084
 8009c8c:	20001098 	.word	0x20001098
 8009c90:	2000109c 	.word	0x2000109c
 8009c94:	20001124 	.word	0x20001124
 8009c98:	200010ac 	.word	0x200010ac
 8009c9c:	0800dc00 	.word	0x0800dc00

08009ca0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009ca0:	b480      	push	{r7}
 8009ca2:	b085      	sub	sp, #20
 8009ca4:	af00      	add	r7, sp, #0
 8009ca6:	60f8      	str	r0, [r7, #12]
 8009ca8:	60b9      	str	r1, [r7, #8]
 8009caa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	3b04      	subs	r3, #4
 8009cb0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009cb8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	3b04      	subs	r3, #4
 8009cbe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009cc0:	68bb      	ldr	r3, [r7, #8]
 8009cc2:	f023 0201 	bic.w	r2, r3, #1
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	3b04      	subs	r3, #4
 8009cce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009cd0:	4a0c      	ldr	r2, [pc, #48]	; (8009d04 <pxPortInitialiseStack+0x64>)
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	3b14      	subs	r3, #20
 8009cda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009cdc:	687a      	ldr	r2, [r7, #4]
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	3b04      	subs	r3, #4
 8009ce6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	f06f 0202 	mvn.w	r2, #2
 8009cee:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	3b20      	subs	r3, #32
 8009cf4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009cf6:	68fb      	ldr	r3, [r7, #12]
}
 8009cf8:	4618      	mov	r0, r3
 8009cfa:	3714      	adds	r7, #20
 8009cfc:	46bd      	mov	sp, r7
 8009cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d02:	4770      	bx	lr
 8009d04:	08009d09 	.word	0x08009d09

08009d08 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009d08:	b480      	push	{r7}
 8009d0a:	b085      	sub	sp, #20
 8009d0c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009d0e:	2300      	movs	r3, #0
 8009d10:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009d12:	4b11      	ldr	r3, [pc, #68]	; (8009d58 <prvTaskExitError+0x50>)
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009d1a:	d009      	beq.n	8009d30 <prvTaskExitError+0x28>
 8009d1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d20:	f383 8811 	msr	BASEPRI, r3
 8009d24:	f3bf 8f6f 	isb	sy
 8009d28:	f3bf 8f4f 	dsb	sy
 8009d2c:	60fb      	str	r3, [r7, #12]
 8009d2e:	e7fe      	b.n	8009d2e <prvTaskExitError+0x26>
 8009d30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d34:	f383 8811 	msr	BASEPRI, r3
 8009d38:	f3bf 8f6f 	isb	sy
 8009d3c:	f3bf 8f4f 	dsb	sy
 8009d40:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009d42:	bf00      	nop
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d0fc      	beq.n	8009d44 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009d4a:	bf00      	nop
 8009d4c:	3714      	adds	r7, #20
 8009d4e:	46bd      	mov	sp, r7
 8009d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d54:	4770      	bx	lr
 8009d56:	bf00      	nop
 8009d58:	20000010 	.word	0x20000010
 8009d5c:	00000000 	.word	0x00000000

08009d60 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009d60:	4b07      	ldr	r3, [pc, #28]	; (8009d80 <pxCurrentTCBConst2>)
 8009d62:	6819      	ldr	r1, [r3, #0]
 8009d64:	6808      	ldr	r0, [r1, #0]
 8009d66:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d6a:	f380 8809 	msr	PSP, r0
 8009d6e:	f3bf 8f6f 	isb	sy
 8009d72:	f04f 0000 	mov.w	r0, #0
 8009d76:	f380 8811 	msr	BASEPRI, r0
 8009d7a:	4770      	bx	lr
 8009d7c:	f3af 8000 	nop.w

08009d80 <pxCurrentTCBConst2>:
 8009d80:	20000f44 	.word	0x20000f44
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009d84:	bf00      	nop
 8009d86:	bf00      	nop

08009d88 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009d88:	4808      	ldr	r0, [pc, #32]	; (8009dac <prvPortStartFirstTask+0x24>)
 8009d8a:	6800      	ldr	r0, [r0, #0]
 8009d8c:	6800      	ldr	r0, [r0, #0]
 8009d8e:	f380 8808 	msr	MSP, r0
 8009d92:	f04f 0000 	mov.w	r0, #0
 8009d96:	f380 8814 	msr	CONTROL, r0
 8009d9a:	b662      	cpsie	i
 8009d9c:	b661      	cpsie	f
 8009d9e:	f3bf 8f4f 	dsb	sy
 8009da2:	f3bf 8f6f 	isb	sy
 8009da6:	df00      	svc	0
 8009da8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009daa:	bf00      	nop
 8009dac:	e000ed08 	.word	0xe000ed08

08009db0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009db0:	b580      	push	{r7, lr}
 8009db2:	b086      	sub	sp, #24
 8009db4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009db6:	4b44      	ldr	r3, [pc, #272]	; (8009ec8 <xPortStartScheduler+0x118>)
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	4a44      	ldr	r2, [pc, #272]	; (8009ecc <xPortStartScheduler+0x11c>)
 8009dbc:	4293      	cmp	r3, r2
 8009dbe:	d109      	bne.n	8009dd4 <xPortStartScheduler+0x24>
 8009dc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dc4:	f383 8811 	msr	BASEPRI, r3
 8009dc8:	f3bf 8f6f 	isb	sy
 8009dcc:	f3bf 8f4f 	dsb	sy
 8009dd0:	613b      	str	r3, [r7, #16]
 8009dd2:	e7fe      	b.n	8009dd2 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009dd4:	4b3c      	ldr	r3, [pc, #240]	; (8009ec8 <xPortStartScheduler+0x118>)
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	4a3d      	ldr	r2, [pc, #244]	; (8009ed0 <xPortStartScheduler+0x120>)
 8009dda:	4293      	cmp	r3, r2
 8009ddc:	d109      	bne.n	8009df2 <xPortStartScheduler+0x42>
 8009dde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009de2:	f383 8811 	msr	BASEPRI, r3
 8009de6:	f3bf 8f6f 	isb	sy
 8009dea:	f3bf 8f4f 	dsb	sy
 8009dee:	60fb      	str	r3, [r7, #12]
 8009df0:	e7fe      	b.n	8009df0 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009df2:	4b38      	ldr	r3, [pc, #224]	; (8009ed4 <xPortStartScheduler+0x124>)
 8009df4:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009df6:	697b      	ldr	r3, [r7, #20]
 8009df8:	781b      	ldrb	r3, [r3, #0]
 8009dfa:	b2db      	uxtb	r3, r3
 8009dfc:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009dfe:	697b      	ldr	r3, [r7, #20]
 8009e00:	22ff      	movs	r2, #255	; 0xff
 8009e02:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009e04:	697b      	ldr	r3, [r7, #20]
 8009e06:	781b      	ldrb	r3, [r3, #0]
 8009e08:	b2db      	uxtb	r3, r3
 8009e0a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009e0c:	78fb      	ldrb	r3, [r7, #3]
 8009e0e:	b2db      	uxtb	r3, r3
 8009e10:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009e14:	b2da      	uxtb	r2, r3
 8009e16:	4b30      	ldr	r3, [pc, #192]	; (8009ed8 <xPortStartScheduler+0x128>)
 8009e18:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009e1a:	4b30      	ldr	r3, [pc, #192]	; (8009edc <xPortStartScheduler+0x12c>)
 8009e1c:	2207      	movs	r2, #7
 8009e1e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009e20:	e009      	b.n	8009e36 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8009e22:	4b2e      	ldr	r3, [pc, #184]	; (8009edc <xPortStartScheduler+0x12c>)
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	3b01      	subs	r3, #1
 8009e28:	4a2c      	ldr	r2, [pc, #176]	; (8009edc <xPortStartScheduler+0x12c>)
 8009e2a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009e2c:	78fb      	ldrb	r3, [r7, #3]
 8009e2e:	b2db      	uxtb	r3, r3
 8009e30:	005b      	lsls	r3, r3, #1
 8009e32:	b2db      	uxtb	r3, r3
 8009e34:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009e36:	78fb      	ldrb	r3, [r7, #3]
 8009e38:	b2db      	uxtb	r3, r3
 8009e3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e3e:	2b80      	cmp	r3, #128	; 0x80
 8009e40:	d0ef      	beq.n	8009e22 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009e42:	4b26      	ldr	r3, [pc, #152]	; (8009edc <xPortStartScheduler+0x12c>)
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	f1c3 0307 	rsb	r3, r3, #7
 8009e4a:	2b04      	cmp	r3, #4
 8009e4c:	d009      	beq.n	8009e62 <xPortStartScheduler+0xb2>
 8009e4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e52:	f383 8811 	msr	BASEPRI, r3
 8009e56:	f3bf 8f6f 	isb	sy
 8009e5a:	f3bf 8f4f 	dsb	sy
 8009e5e:	60bb      	str	r3, [r7, #8]
 8009e60:	e7fe      	b.n	8009e60 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009e62:	4b1e      	ldr	r3, [pc, #120]	; (8009edc <xPortStartScheduler+0x12c>)
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	021b      	lsls	r3, r3, #8
 8009e68:	4a1c      	ldr	r2, [pc, #112]	; (8009edc <xPortStartScheduler+0x12c>)
 8009e6a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009e6c:	4b1b      	ldr	r3, [pc, #108]	; (8009edc <xPortStartScheduler+0x12c>)
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009e74:	4a19      	ldr	r2, [pc, #100]	; (8009edc <xPortStartScheduler+0x12c>)
 8009e76:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	b2da      	uxtb	r2, r3
 8009e7c:	697b      	ldr	r3, [r7, #20]
 8009e7e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009e80:	4b17      	ldr	r3, [pc, #92]	; (8009ee0 <xPortStartScheduler+0x130>)
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	4a16      	ldr	r2, [pc, #88]	; (8009ee0 <xPortStartScheduler+0x130>)
 8009e86:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009e8a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009e8c:	4b14      	ldr	r3, [pc, #80]	; (8009ee0 <xPortStartScheduler+0x130>)
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	4a13      	ldr	r2, [pc, #76]	; (8009ee0 <xPortStartScheduler+0x130>)
 8009e92:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8009e96:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009e98:	f000 f8d6 	bl	800a048 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009e9c:	4b11      	ldr	r3, [pc, #68]	; (8009ee4 <xPortStartScheduler+0x134>)
 8009e9e:	2200      	movs	r2, #0
 8009ea0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009ea2:	f000 f8f5 	bl	800a090 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009ea6:	4b10      	ldr	r3, [pc, #64]	; (8009ee8 <xPortStartScheduler+0x138>)
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	4a0f      	ldr	r2, [pc, #60]	; (8009ee8 <xPortStartScheduler+0x138>)
 8009eac:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8009eb0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009eb2:	f7ff ff69 	bl	8009d88 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009eb6:	f7fe ff2d 	bl	8008d14 <vTaskSwitchContext>
	prvTaskExitError();
 8009eba:	f7ff ff25 	bl	8009d08 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009ebe:	2300      	movs	r3, #0
}
 8009ec0:	4618      	mov	r0, r3
 8009ec2:	3718      	adds	r7, #24
 8009ec4:	46bd      	mov	sp, r7
 8009ec6:	bd80      	pop	{r7, pc}
 8009ec8:	e000ed00 	.word	0xe000ed00
 8009ecc:	410fc271 	.word	0x410fc271
 8009ed0:	410fc270 	.word	0x410fc270
 8009ed4:	e000e400 	.word	0xe000e400
 8009ed8:	20001170 	.word	0x20001170
 8009edc:	20001174 	.word	0x20001174
 8009ee0:	e000ed20 	.word	0xe000ed20
 8009ee4:	20000010 	.word	0x20000010
 8009ee8:	e000ef34 	.word	0xe000ef34

08009eec <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009eec:	b480      	push	{r7}
 8009eee:	b083      	sub	sp, #12
 8009ef0:	af00      	add	r7, sp, #0
 8009ef2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ef6:	f383 8811 	msr	BASEPRI, r3
 8009efa:	f3bf 8f6f 	isb	sy
 8009efe:	f3bf 8f4f 	dsb	sy
 8009f02:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009f04:	4b0e      	ldr	r3, [pc, #56]	; (8009f40 <vPortEnterCritical+0x54>)
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	3301      	adds	r3, #1
 8009f0a:	4a0d      	ldr	r2, [pc, #52]	; (8009f40 <vPortEnterCritical+0x54>)
 8009f0c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009f0e:	4b0c      	ldr	r3, [pc, #48]	; (8009f40 <vPortEnterCritical+0x54>)
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	2b01      	cmp	r3, #1
 8009f14:	d10e      	bne.n	8009f34 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009f16:	4b0b      	ldr	r3, [pc, #44]	; (8009f44 <vPortEnterCritical+0x58>)
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	b2db      	uxtb	r3, r3
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d009      	beq.n	8009f34 <vPortEnterCritical+0x48>
 8009f20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f24:	f383 8811 	msr	BASEPRI, r3
 8009f28:	f3bf 8f6f 	isb	sy
 8009f2c:	f3bf 8f4f 	dsb	sy
 8009f30:	603b      	str	r3, [r7, #0]
 8009f32:	e7fe      	b.n	8009f32 <vPortEnterCritical+0x46>
	}
}
 8009f34:	bf00      	nop
 8009f36:	370c      	adds	r7, #12
 8009f38:	46bd      	mov	sp, r7
 8009f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f3e:	4770      	bx	lr
 8009f40:	20000010 	.word	0x20000010
 8009f44:	e000ed04 	.word	0xe000ed04

08009f48 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009f48:	b480      	push	{r7}
 8009f4a:	b083      	sub	sp, #12
 8009f4c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009f4e:	4b11      	ldr	r3, [pc, #68]	; (8009f94 <vPortExitCritical+0x4c>)
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d109      	bne.n	8009f6a <vPortExitCritical+0x22>
 8009f56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f5a:	f383 8811 	msr	BASEPRI, r3
 8009f5e:	f3bf 8f6f 	isb	sy
 8009f62:	f3bf 8f4f 	dsb	sy
 8009f66:	607b      	str	r3, [r7, #4]
 8009f68:	e7fe      	b.n	8009f68 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8009f6a:	4b0a      	ldr	r3, [pc, #40]	; (8009f94 <vPortExitCritical+0x4c>)
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	3b01      	subs	r3, #1
 8009f70:	4a08      	ldr	r2, [pc, #32]	; (8009f94 <vPortExitCritical+0x4c>)
 8009f72:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009f74:	4b07      	ldr	r3, [pc, #28]	; (8009f94 <vPortExitCritical+0x4c>)
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d104      	bne.n	8009f86 <vPortExitCritical+0x3e>
 8009f7c:	2300      	movs	r3, #0
 8009f7e:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009f80:	683b      	ldr	r3, [r7, #0]
 8009f82:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8009f86:	bf00      	nop
 8009f88:	370c      	adds	r7, #12
 8009f8a:	46bd      	mov	sp, r7
 8009f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f90:	4770      	bx	lr
 8009f92:	bf00      	nop
 8009f94:	20000010 	.word	0x20000010
	...

08009fa0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009fa0:	f3ef 8009 	mrs	r0, PSP
 8009fa4:	f3bf 8f6f 	isb	sy
 8009fa8:	4b15      	ldr	r3, [pc, #84]	; (800a000 <pxCurrentTCBConst>)
 8009faa:	681a      	ldr	r2, [r3, #0]
 8009fac:	f01e 0f10 	tst.w	lr, #16
 8009fb0:	bf08      	it	eq
 8009fb2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009fb6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fba:	6010      	str	r0, [r2, #0]
 8009fbc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009fc0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009fc4:	f380 8811 	msr	BASEPRI, r0
 8009fc8:	f3bf 8f4f 	dsb	sy
 8009fcc:	f3bf 8f6f 	isb	sy
 8009fd0:	f7fe fea0 	bl	8008d14 <vTaskSwitchContext>
 8009fd4:	f04f 0000 	mov.w	r0, #0
 8009fd8:	f380 8811 	msr	BASEPRI, r0
 8009fdc:	bc09      	pop	{r0, r3}
 8009fde:	6819      	ldr	r1, [r3, #0]
 8009fe0:	6808      	ldr	r0, [r1, #0]
 8009fe2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fe6:	f01e 0f10 	tst.w	lr, #16
 8009fea:	bf08      	it	eq
 8009fec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009ff0:	f380 8809 	msr	PSP, r0
 8009ff4:	f3bf 8f6f 	isb	sy
 8009ff8:	4770      	bx	lr
 8009ffa:	bf00      	nop
 8009ffc:	f3af 8000 	nop.w

0800a000 <pxCurrentTCBConst>:
 800a000:	20000f44 	.word	0x20000f44
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a004:	bf00      	nop
 800a006:	bf00      	nop

0800a008 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a008:	b580      	push	{r7, lr}
 800a00a:	b082      	sub	sp, #8
 800a00c:	af00      	add	r7, sp, #0
	__asm volatile
 800a00e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a012:	f383 8811 	msr	BASEPRI, r3
 800a016:	f3bf 8f6f 	isb	sy
 800a01a:	f3bf 8f4f 	dsb	sy
 800a01e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a020:	f7fe fdc0 	bl	8008ba4 <xTaskIncrementTick>
 800a024:	4603      	mov	r3, r0
 800a026:	2b00      	cmp	r3, #0
 800a028:	d003      	beq.n	800a032 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a02a:	4b06      	ldr	r3, [pc, #24]	; (800a044 <SysTick_Handler+0x3c>)
 800a02c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a030:	601a      	str	r2, [r3, #0]
 800a032:	2300      	movs	r3, #0
 800a034:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a036:	683b      	ldr	r3, [r7, #0]
 800a038:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800a03c:	bf00      	nop
 800a03e:	3708      	adds	r7, #8
 800a040:	46bd      	mov	sp, r7
 800a042:	bd80      	pop	{r7, pc}
 800a044:	e000ed04 	.word	0xe000ed04

0800a048 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a048:	b480      	push	{r7}
 800a04a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a04c:	4b0b      	ldr	r3, [pc, #44]	; (800a07c <vPortSetupTimerInterrupt+0x34>)
 800a04e:	2200      	movs	r2, #0
 800a050:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a052:	4b0b      	ldr	r3, [pc, #44]	; (800a080 <vPortSetupTimerInterrupt+0x38>)
 800a054:	2200      	movs	r2, #0
 800a056:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a058:	4b0a      	ldr	r3, [pc, #40]	; (800a084 <vPortSetupTimerInterrupt+0x3c>)
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	4a0a      	ldr	r2, [pc, #40]	; (800a088 <vPortSetupTimerInterrupt+0x40>)
 800a05e:	fba2 2303 	umull	r2, r3, r2, r3
 800a062:	099b      	lsrs	r3, r3, #6
 800a064:	4a09      	ldr	r2, [pc, #36]	; (800a08c <vPortSetupTimerInterrupt+0x44>)
 800a066:	3b01      	subs	r3, #1
 800a068:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a06a:	4b04      	ldr	r3, [pc, #16]	; (800a07c <vPortSetupTimerInterrupt+0x34>)
 800a06c:	2207      	movs	r2, #7
 800a06e:	601a      	str	r2, [r3, #0]
}
 800a070:	bf00      	nop
 800a072:	46bd      	mov	sp, r7
 800a074:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a078:	4770      	bx	lr
 800a07a:	bf00      	nop
 800a07c:	e000e010 	.word	0xe000e010
 800a080:	e000e018 	.word	0xe000e018
 800a084:	20000004 	.word	0x20000004
 800a088:	10624dd3 	.word	0x10624dd3
 800a08c:	e000e014 	.word	0xe000e014

0800a090 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a090:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a0a0 <vPortEnableVFP+0x10>
 800a094:	6801      	ldr	r1, [r0, #0]
 800a096:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a09a:	6001      	str	r1, [r0, #0]
 800a09c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a09e:	bf00      	nop
 800a0a0:	e000ed88 	.word	0xe000ed88

0800a0a4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a0a4:	b480      	push	{r7}
 800a0a6:	b085      	sub	sp, #20
 800a0a8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a0aa:	f3ef 8305 	mrs	r3, IPSR
 800a0ae:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	2b0f      	cmp	r3, #15
 800a0b4:	d913      	bls.n	800a0de <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a0b6:	4a16      	ldr	r2, [pc, #88]	; (800a110 <vPortValidateInterruptPriority+0x6c>)
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	4413      	add	r3, r2
 800a0bc:	781b      	ldrb	r3, [r3, #0]
 800a0be:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a0c0:	4b14      	ldr	r3, [pc, #80]	; (800a114 <vPortValidateInterruptPriority+0x70>)
 800a0c2:	781b      	ldrb	r3, [r3, #0]
 800a0c4:	7afa      	ldrb	r2, [r7, #11]
 800a0c6:	429a      	cmp	r2, r3
 800a0c8:	d209      	bcs.n	800a0de <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800a0ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0ce:	f383 8811 	msr	BASEPRI, r3
 800a0d2:	f3bf 8f6f 	isb	sy
 800a0d6:	f3bf 8f4f 	dsb	sy
 800a0da:	607b      	str	r3, [r7, #4]
 800a0dc:	e7fe      	b.n	800a0dc <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a0de:	4b0e      	ldr	r3, [pc, #56]	; (800a118 <vPortValidateInterruptPriority+0x74>)
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a0e6:	4b0d      	ldr	r3, [pc, #52]	; (800a11c <vPortValidateInterruptPriority+0x78>)
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	429a      	cmp	r2, r3
 800a0ec:	d909      	bls.n	800a102 <vPortValidateInterruptPriority+0x5e>
 800a0ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0f2:	f383 8811 	msr	BASEPRI, r3
 800a0f6:	f3bf 8f6f 	isb	sy
 800a0fa:	f3bf 8f4f 	dsb	sy
 800a0fe:	603b      	str	r3, [r7, #0]
 800a100:	e7fe      	b.n	800a100 <vPortValidateInterruptPriority+0x5c>
	}
 800a102:	bf00      	nop
 800a104:	3714      	adds	r7, #20
 800a106:	46bd      	mov	sp, r7
 800a108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a10c:	4770      	bx	lr
 800a10e:	bf00      	nop
 800a110:	e000e3f0 	.word	0xe000e3f0
 800a114:	20001170 	.word	0x20001170
 800a118:	e000ed0c 	.word	0xe000ed0c
 800a11c:	20001174 	.word	0x20001174

0800a120 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a120:	b580      	push	{r7, lr}
 800a122:	b08a      	sub	sp, #40	; 0x28
 800a124:	af00      	add	r7, sp, #0
 800a126:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a128:	2300      	movs	r3, #0
 800a12a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a12c:	f7fe fc80 	bl	8008a30 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a130:	4b57      	ldr	r3, [pc, #348]	; (800a290 <pvPortMalloc+0x170>)
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	2b00      	cmp	r3, #0
 800a136:	d101      	bne.n	800a13c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a138:	f000 f90c 	bl	800a354 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a13c:	4b55      	ldr	r3, [pc, #340]	; (800a294 <pvPortMalloc+0x174>)
 800a13e:	681a      	ldr	r2, [r3, #0]
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	4013      	ands	r3, r2
 800a144:	2b00      	cmp	r3, #0
 800a146:	f040 808c 	bne.w	800a262 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d01c      	beq.n	800a18a <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800a150:	2208      	movs	r2, #8
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	4413      	add	r3, r2
 800a156:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	f003 0307 	and.w	r3, r3, #7
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d013      	beq.n	800a18a <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	f023 0307 	bic.w	r3, r3, #7
 800a168:	3308      	adds	r3, #8
 800a16a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	f003 0307 	and.w	r3, r3, #7
 800a172:	2b00      	cmp	r3, #0
 800a174:	d009      	beq.n	800a18a <pvPortMalloc+0x6a>
 800a176:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a17a:	f383 8811 	msr	BASEPRI, r3
 800a17e:	f3bf 8f6f 	isb	sy
 800a182:	f3bf 8f4f 	dsb	sy
 800a186:	617b      	str	r3, [r7, #20]
 800a188:	e7fe      	b.n	800a188 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d068      	beq.n	800a262 <pvPortMalloc+0x142>
 800a190:	4b41      	ldr	r3, [pc, #260]	; (800a298 <pvPortMalloc+0x178>)
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	687a      	ldr	r2, [r7, #4]
 800a196:	429a      	cmp	r2, r3
 800a198:	d863      	bhi.n	800a262 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a19a:	4b40      	ldr	r3, [pc, #256]	; (800a29c <pvPortMalloc+0x17c>)
 800a19c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a19e:	4b3f      	ldr	r3, [pc, #252]	; (800a29c <pvPortMalloc+0x17c>)
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a1a4:	e004      	b.n	800a1b0 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800a1a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1a8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a1aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a1b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1b2:	685b      	ldr	r3, [r3, #4]
 800a1b4:	687a      	ldr	r2, [r7, #4]
 800a1b6:	429a      	cmp	r2, r3
 800a1b8:	d903      	bls.n	800a1c2 <pvPortMalloc+0xa2>
 800a1ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d1f1      	bne.n	800a1a6 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a1c2:	4b33      	ldr	r3, [pc, #204]	; (800a290 <pvPortMalloc+0x170>)
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a1c8:	429a      	cmp	r2, r3
 800a1ca:	d04a      	beq.n	800a262 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a1cc:	6a3b      	ldr	r3, [r7, #32]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	2208      	movs	r2, #8
 800a1d2:	4413      	add	r3, r2
 800a1d4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a1d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1d8:	681a      	ldr	r2, [r3, #0]
 800a1da:	6a3b      	ldr	r3, [r7, #32]
 800a1dc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a1de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1e0:	685a      	ldr	r2, [r3, #4]
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	1ad2      	subs	r2, r2, r3
 800a1e6:	2308      	movs	r3, #8
 800a1e8:	005b      	lsls	r3, r3, #1
 800a1ea:	429a      	cmp	r2, r3
 800a1ec:	d91e      	bls.n	800a22c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a1ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	4413      	add	r3, r2
 800a1f4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a1f6:	69bb      	ldr	r3, [r7, #24]
 800a1f8:	f003 0307 	and.w	r3, r3, #7
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d009      	beq.n	800a214 <pvPortMalloc+0xf4>
 800a200:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a204:	f383 8811 	msr	BASEPRI, r3
 800a208:	f3bf 8f6f 	isb	sy
 800a20c:	f3bf 8f4f 	dsb	sy
 800a210:	613b      	str	r3, [r7, #16]
 800a212:	e7fe      	b.n	800a212 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a216:	685a      	ldr	r2, [r3, #4]
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	1ad2      	subs	r2, r2, r3
 800a21c:	69bb      	ldr	r3, [r7, #24]
 800a21e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a222:	687a      	ldr	r2, [r7, #4]
 800a224:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a226:	69b8      	ldr	r0, [r7, #24]
 800a228:	f000 f8f6 	bl	800a418 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a22c:	4b1a      	ldr	r3, [pc, #104]	; (800a298 <pvPortMalloc+0x178>)
 800a22e:	681a      	ldr	r2, [r3, #0]
 800a230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a232:	685b      	ldr	r3, [r3, #4]
 800a234:	1ad3      	subs	r3, r2, r3
 800a236:	4a18      	ldr	r2, [pc, #96]	; (800a298 <pvPortMalloc+0x178>)
 800a238:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a23a:	4b17      	ldr	r3, [pc, #92]	; (800a298 <pvPortMalloc+0x178>)
 800a23c:	681a      	ldr	r2, [r3, #0]
 800a23e:	4b18      	ldr	r3, [pc, #96]	; (800a2a0 <pvPortMalloc+0x180>)
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	429a      	cmp	r2, r3
 800a244:	d203      	bcs.n	800a24e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a246:	4b14      	ldr	r3, [pc, #80]	; (800a298 <pvPortMalloc+0x178>)
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	4a15      	ldr	r2, [pc, #84]	; (800a2a0 <pvPortMalloc+0x180>)
 800a24c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a24e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a250:	685a      	ldr	r2, [r3, #4]
 800a252:	4b10      	ldr	r3, [pc, #64]	; (800a294 <pvPortMalloc+0x174>)
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	431a      	orrs	r2, r3
 800a258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a25a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a25c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a25e:	2200      	movs	r2, #0
 800a260:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a262:	f7fe fbf3 	bl	8008a4c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a266:	69fb      	ldr	r3, [r7, #28]
 800a268:	f003 0307 	and.w	r3, r3, #7
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d009      	beq.n	800a284 <pvPortMalloc+0x164>
 800a270:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a274:	f383 8811 	msr	BASEPRI, r3
 800a278:	f3bf 8f6f 	isb	sy
 800a27c:	f3bf 8f4f 	dsb	sy
 800a280:	60fb      	str	r3, [r7, #12]
 800a282:	e7fe      	b.n	800a282 <pvPortMalloc+0x162>
	return pvReturn;
 800a284:	69fb      	ldr	r3, [r7, #28]
}
 800a286:	4618      	mov	r0, r3
 800a288:	3728      	adds	r7, #40	; 0x28
 800a28a:	46bd      	mov	sp, r7
 800a28c:	bd80      	pop	{r7, pc}
 800a28e:	bf00      	nop
 800a290:	2000d4d0 	.word	0x2000d4d0
 800a294:	2000d4dc 	.word	0x2000d4dc
 800a298:	2000d4d4 	.word	0x2000d4d4
 800a29c:	2000d4c8 	.word	0x2000d4c8
 800a2a0:	2000d4d8 	.word	0x2000d4d8

0800a2a4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a2a4:	b580      	push	{r7, lr}
 800a2a6:	b086      	sub	sp, #24
 800a2a8:	af00      	add	r7, sp, #0
 800a2aa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d046      	beq.n	800a344 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a2b6:	2308      	movs	r3, #8
 800a2b8:	425b      	negs	r3, r3
 800a2ba:	697a      	ldr	r2, [r7, #20]
 800a2bc:	4413      	add	r3, r2
 800a2be:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a2c0:	697b      	ldr	r3, [r7, #20]
 800a2c2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a2c4:	693b      	ldr	r3, [r7, #16]
 800a2c6:	685a      	ldr	r2, [r3, #4]
 800a2c8:	4b20      	ldr	r3, [pc, #128]	; (800a34c <vPortFree+0xa8>)
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	4013      	ands	r3, r2
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d109      	bne.n	800a2e6 <vPortFree+0x42>
 800a2d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2d6:	f383 8811 	msr	BASEPRI, r3
 800a2da:	f3bf 8f6f 	isb	sy
 800a2de:	f3bf 8f4f 	dsb	sy
 800a2e2:	60fb      	str	r3, [r7, #12]
 800a2e4:	e7fe      	b.n	800a2e4 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a2e6:	693b      	ldr	r3, [r7, #16]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d009      	beq.n	800a302 <vPortFree+0x5e>
 800a2ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2f2:	f383 8811 	msr	BASEPRI, r3
 800a2f6:	f3bf 8f6f 	isb	sy
 800a2fa:	f3bf 8f4f 	dsb	sy
 800a2fe:	60bb      	str	r3, [r7, #8]
 800a300:	e7fe      	b.n	800a300 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a302:	693b      	ldr	r3, [r7, #16]
 800a304:	685a      	ldr	r2, [r3, #4]
 800a306:	4b11      	ldr	r3, [pc, #68]	; (800a34c <vPortFree+0xa8>)
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	4013      	ands	r3, r2
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d019      	beq.n	800a344 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a310:	693b      	ldr	r3, [r7, #16]
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	2b00      	cmp	r3, #0
 800a316:	d115      	bne.n	800a344 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a318:	693b      	ldr	r3, [r7, #16]
 800a31a:	685a      	ldr	r2, [r3, #4]
 800a31c:	4b0b      	ldr	r3, [pc, #44]	; (800a34c <vPortFree+0xa8>)
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	43db      	mvns	r3, r3
 800a322:	401a      	ands	r2, r3
 800a324:	693b      	ldr	r3, [r7, #16]
 800a326:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a328:	f7fe fb82 	bl	8008a30 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a32c:	693b      	ldr	r3, [r7, #16]
 800a32e:	685a      	ldr	r2, [r3, #4]
 800a330:	4b07      	ldr	r3, [pc, #28]	; (800a350 <vPortFree+0xac>)
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	4413      	add	r3, r2
 800a336:	4a06      	ldr	r2, [pc, #24]	; (800a350 <vPortFree+0xac>)
 800a338:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a33a:	6938      	ldr	r0, [r7, #16]
 800a33c:	f000 f86c 	bl	800a418 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800a340:	f7fe fb84 	bl	8008a4c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a344:	bf00      	nop
 800a346:	3718      	adds	r7, #24
 800a348:	46bd      	mov	sp, r7
 800a34a:	bd80      	pop	{r7, pc}
 800a34c:	2000d4dc 	.word	0x2000d4dc
 800a350:	2000d4d4 	.word	0x2000d4d4

0800a354 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a354:	b480      	push	{r7}
 800a356:	b085      	sub	sp, #20
 800a358:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a35a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800a35e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a360:	4b27      	ldr	r3, [pc, #156]	; (800a400 <prvHeapInit+0xac>)
 800a362:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	f003 0307 	and.w	r3, r3, #7
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d00c      	beq.n	800a388 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	3307      	adds	r3, #7
 800a372:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	f023 0307 	bic.w	r3, r3, #7
 800a37a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a37c:	68ba      	ldr	r2, [r7, #8]
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	1ad3      	subs	r3, r2, r3
 800a382:	4a1f      	ldr	r2, [pc, #124]	; (800a400 <prvHeapInit+0xac>)
 800a384:	4413      	add	r3, r2
 800a386:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a38c:	4a1d      	ldr	r2, [pc, #116]	; (800a404 <prvHeapInit+0xb0>)
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a392:	4b1c      	ldr	r3, [pc, #112]	; (800a404 <prvHeapInit+0xb0>)
 800a394:	2200      	movs	r2, #0
 800a396:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	68ba      	ldr	r2, [r7, #8]
 800a39c:	4413      	add	r3, r2
 800a39e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a3a0:	2208      	movs	r2, #8
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	1a9b      	subs	r3, r3, r2
 800a3a6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	f023 0307 	bic.w	r3, r3, #7
 800a3ae:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	4a15      	ldr	r2, [pc, #84]	; (800a408 <prvHeapInit+0xb4>)
 800a3b4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a3b6:	4b14      	ldr	r3, [pc, #80]	; (800a408 <prvHeapInit+0xb4>)
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	2200      	movs	r2, #0
 800a3bc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a3be:	4b12      	ldr	r3, [pc, #72]	; (800a408 <prvHeapInit+0xb4>)
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	2200      	movs	r2, #0
 800a3c4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a3ca:	683b      	ldr	r3, [r7, #0]
 800a3cc:	68fa      	ldr	r2, [r7, #12]
 800a3ce:	1ad2      	subs	r2, r2, r3
 800a3d0:	683b      	ldr	r3, [r7, #0]
 800a3d2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a3d4:	4b0c      	ldr	r3, [pc, #48]	; (800a408 <prvHeapInit+0xb4>)
 800a3d6:	681a      	ldr	r2, [r3, #0]
 800a3d8:	683b      	ldr	r3, [r7, #0]
 800a3da:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a3dc:	683b      	ldr	r3, [r7, #0]
 800a3de:	685b      	ldr	r3, [r3, #4]
 800a3e0:	4a0a      	ldr	r2, [pc, #40]	; (800a40c <prvHeapInit+0xb8>)
 800a3e2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a3e4:	683b      	ldr	r3, [r7, #0]
 800a3e6:	685b      	ldr	r3, [r3, #4]
 800a3e8:	4a09      	ldr	r2, [pc, #36]	; (800a410 <prvHeapInit+0xbc>)
 800a3ea:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a3ec:	4b09      	ldr	r3, [pc, #36]	; (800a414 <prvHeapInit+0xc0>)
 800a3ee:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a3f2:	601a      	str	r2, [r3, #0]
}
 800a3f4:	bf00      	nop
 800a3f6:	3714      	adds	r7, #20
 800a3f8:	46bd      	mov	sp, r7
 800a3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3fe:	4770      	bx	lr
 800a400:	20001178 	.word	0x20001178
 800a404:	2000d4c8 	.word	0x2000d4c8
 800a408:	2000d4d0 	.word	0x2000d4d0
 800a40c:	2000d4d8 	.word	0x2000d4d8
 800a410:	2000d4d4 	.word	0x2000d4d4
 800a414:	2000d4dc 	.word	0x2000d4dc

0800a418 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a418:	b480      	push	{r7}
 800a41a:	b085      	sub	sp, #20
 800a41c:	af00      	add	r7, sp, #0
 800a41e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a420:	4b28      	ldr	r3, [pc, #160]	; (800a4c4 <prvInsertBlockIntoFreeList+0xac>)
 800a422:	60fb      	str	r3, [r7, #12]
 800a424:	e002      	b.n	800a42c <prvInsertBlockIntoFreeList+0x14>
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	60fb      	str	r3, [r7, #12]
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	687a      	ldr	r2, [r7, #4]
 800a432:	429a      	cmp	r2, r3
 800a434:	d8f7      	bhi.n	800a426 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	685b      	ldr	r3, [r3, #4]
 800a43e:	68ba      	ldr	r2, [r7, #8]
 800a440:	4413      	add	r3, r2
 800a442:	687a      	ldr	r2, [r7, #4]
 800a444:	429a      	cmp	r2, r3
 800a446:	d108      	bne.n	800a45a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	685a      	ldr	r2, [r3, #4]
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	685b      	ldr	r3, [r3, #4]
 800a450:	441a      	add	r2, r3
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	685b      	ldr	r3, [r3, #4]
 800a462:	68ba      	ldr	r2, [r7, #8]
 800a464:	441a      	add	r2, r3
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	429a      	cmp	r2, r3
 800a46c:	d118      	bne.n	800a4a0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	681a      	ldr	r2, [r3, #0]
 800a472:	4b15      	ldr	r3, [pc, #84]	; (800a4c8 <prvInsertBlockIntoFreeList+0xb0>)
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	429a      	cmp	r2, r3
 800a478:	d00d      	beq.n	800a496 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	685a      	ldr	r2, [r3, #4]
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	685b      	ldr	r3, [r3, #4]
 800a484:	441a      	add	r2, r3
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	681a      	ldr	r2, [r3, #0]
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	601a      	str	r2, [r3, #0]
 800a494:	e008      	b.n	800a4a8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a496:	4b0c      	ldr	r3, [pc, #48]	; (800a4c8 <prvInsertBlockIntoFreeList+0xb0>)
 800a498:	681a      	ldr	r2, [r3, #0]
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	601a      	str	r2, [r3, #0]
 800a49e:	e003      	b.n	800a4a8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	681a      	ldr	r2, [r3, #0]
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a4a8:	68fa      	ldr	r2, [r7, #12]
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	429a      	cmp	r2, r3
 800a4ae:	d002      	beq.n	800a4b6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	687a      	ldr	r2, [r7, #4]
 800a4b4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a4b6:	bf00      	nop
 800a4b8:	3714      	adds	r7, #20
 800a4ba:	46bd      	mov	sp, r7
 800a4bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4c0:	4770      	bx	lr
 800a4c2:	bf00      	nop
 800a4c4:	2000d4c8 	.word	0x2000d4c8
 800a4c8:	2000d4d0 	.word	0x2000d4d0

0800a4cc <adc_interface_init>:
static ADC_HandleTypeDef m2;
static float current_ma_filt[2];
static float alpha = 0.99;

void adc_interface_init(ADC_HandleTypeDef ch1, ADC_HandleTypeDef ch2)
{
 800a4cc:	b084      	sub	sp, #16
 800a4ce:	b580      	push	{r7, lr}
 800a4d0:	af00      	add	r7, sp, #0
 800a4d2:	f107 0c08 	add.w	ip, r7, #8
 800a4d6:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	m1 = ch1;
 800a4da:	4b0e      	ldr	r3, [pc, #56]	; (800a514 <adc_interface_init+0x48>)
 800a4dc:	4618      	mov	r0, r3
 800a4de:	f107 0108 	add.w	r1, r7, #8
 800a4e2:	2348      	movs	r3, #72	; 0x48
 800a4e4:	461a      	mov	r2, r3
 800a4e6:	f002 fca7 	bl	800ce38 <memcpy>
	m2 = ch2;
 800a4ea:	4b0b      	ldr	r3, [pc, #44]	; (800a518 <adc_interface_init+0x4c>)
 800a4ec:	4618      	mov	r0, r3
 800a4ee:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800a4f2:	2248      	movs	r2, #72	; 0x48
 800a4f4:	4619      	mov	r1, r3
 800a4f6:	f002 fc9f 	bl	800ce38 <memcpy>
	HAL_ADC_Start(&m1);
 800a4fa:	4806      	ldr	r0, [pc, #24]	; (800a514 <adc_interface_init+0x48>)
 800a4fc:	f7f9 fdb6 	bl	800406c <HAL_ADC_Start>
	HAL_ADC_Start(&m2);
 800a500:	4805      	ldr	r0, [pc, #20]	; (800a518 <adc_interface_init+0x4c>)
 800a502:	f7f9 fdb3 	bl	800406c <HAL_ADC_Start>
}
 800a506:	bf00      	nop
 800a508:	46bd      	mov	sp, r7
 800a50a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a50e:	b004      	add	sp, #16
 800a510:	4770      	bx	lr
 800a512:	bf00      	nop
 800a514:	2000d4e0 	.word	0x2000d4e0
 800a518:	2000d528 	.word	0x2000d528
 800a51c:	00000000 	.word	0x00000000

0800a520 <sample_filter_adc>:

void sample_filter_adc(void)
{
 800a520:	b590      	push	{r4, r7, lr}
 800a522:	b083      	sub	sp, #12
 800a524:	af00      	add	r7, sp, #0
	uint8_t channel = 0;
 800a526:	2300      	movs	r3, #0
 800a528:	71fb      	strb	r3, [r7, #7]
	HAL_ADC_PollForConversion(&m1, 5);
 800a52a:	2105      	movs	r1, #5
 800a52c:	485a      	ldr	r0, [pc, #360]	; (800a698 <sample_filter_adc+0x178>)
 800a52e:	f7f9 fe63 	bl	80041f8 <HAL_ADC_PollForConversion>
	uint16_t raw = HAL_ADC_GetValue(&m1);
 800a532:	4859      	ldr	r0, [pc, #356]	; (800a698 <sample_filter_adc+0x178>)
 800a534:	f7fa f825 	bl	8004582 <HAL_ADC_GetValue>
 800a538:	4603      	mov	r3, r0
 800a53a:	80bb      	strh	r3, [r7, #4]
	float current_ma_f = ((((raw / 4095.0) * 3.0)/2.15) * 1000.0);
 800a53c:	88bb      	ldrh	r3, [r7, #4]
 800a53e:	4618      	mov	r0, r3
 800a540:	f7f5 ff98 	bl	8000474 <__aeabi_i2d>
 800a544:	a350      	add	r3, pc, #320	; (adr r3, 800a688 <sample_filter_adc+0x168>)
 800a546:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a54a:	f7f6 f927 	bl	800079c <__aeabi_ddiv>
 800a54e:	4603      	mov	r3, r0
 800a550:	460c      	mov	r4, r1
 800a552:	4618      	mov	r0, r3
 800a554:	4621      	mov	r1, r4
 800a556:	f04f 0200 	mov.w	r2, #0
 800a55a:	4b50      	ldr	r3, [pc, #320]	; (800a69c <sample_filter_adc+0x17c>)
 800a55c:	f7f5 fff4 	bl	8000548 <__aeabi_dmul>
 800a560:	4603      	mov	r3, r0
 800a562:	460c      	mov	r4, r1
 800a564:	4618      	mov	r0, r3
 800a566:	4621      	mov	r1, r4
 800a568:	a349      	add	r3, pc, #292	; (adr r3, 800a690 <sample_filter_adc+0x170>)
 800a56a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a56e:	f7f6 f915 	bl	800079c <__aeabi_ddiv>
 800a572:	4603      	mov	r3, r0
 800a574:	460c      	mov	r4, r1
 800a576:	4618      	mov	r0, r3
 800a578:	4621      	mov	r1, r4
 800a57a:	f04f 0200 	mov.w	r2, #0
 800a57e:	4b48      	ldr	r3, [pc, #288]	; (800a6a0 <sample_filter_adc+0x180>)
 800a580:	f7f5 ffe2 	bl	8000548 <__aeabi_dmul>
 800a584:	4603      	mov	r3, r0
 800a586:	460c      	mov	r4, r1
 800a588:	4618      	mov	r0, r3
 800a58a:	4621      	mov	r1, r4
 800a58c:	f7f6 fab4 	bl	8000af8 <__aeabi_d2f>
 800a590:	4603      	mov	r3, r0
 800a592:	603b      	str	r3, [r7, #0]
	current_ma_filt[channel] = alpha * current_ma_filt[channel] + (1.0f-alpha) * current_ma_f;
 800a594:	79fb      	ldrb	r3, [r7, #7]
 800a596:	4a43      	ldr	r2, [pc, #268]	; (800a6a4 <sample_filter_adc+0x184>)
 800a598:	009b      	lsls	r3, r3, #2
 800a59a:	4413      	add	r3, r2
 800a59c:	ed93 7a00 	vldr	s14, [r3]
 800a5a0:	4b41      	ldr	r3, [pc, #260]	; (800a6a8 <sample_filter_adc+0x188>)
 800a5a2:	edd3 7a00 	vldr	s15, [r3]
 800a5a6:	ee27 7a27 	vmul.f32	s14, s14, s15
 800a5aa:	4b3f      	ldr	r3, [pc, #252]	; (800a6a8 <sample_filter_adc+0x188>)
 800a5ac:	edd3 7a00 	vldr	s15, [r3]
 800a5b0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a5b4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800a5b8:	edd7 7a00 	vldr	s15, [r7]
 800a5bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800a5c0:	79fb      	ldrb	r3, [r7, #7]
 800a5c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a5c6:	4a37      	ldr	r2, [pc, #220]	; (800a6a4 <sample_filter_adc+0x184>)
 800a5c8:	009b      	lsls	r3, r3, #2
 800a5ca:	4413      	add	r3, r2
 800a5cc:	edc3 7a00 	vstr	s15, [r3]

	channel = 1;
 800a5d0:	2301      	movs	r3, #1
 800a5d2:	71fb      	strb	r3, [r7, #7]
	HAL_ADC_PollForConversion(&m2, 5);
 800a5d4:	2105      	movs	r1, #5
 800a5d6:	4835      	ldr	r0, [pc, #212]	; (800a6ac <sample_filter_adc+0x18c>)
 800a5d8:	f7f9 fe0e 	bl	80041f8 <HAL_ADC_PollForConversion>
	raw = HAL_ADC_GetValue(&m2);
 800a5dc:	4833      	ldr	r0, [pc, #204]	; (800a6ac <sample_filter_adc+0x18c>)
 800a5de:	f7f9 ffd0 	bl	8004582 <HAL_ADC_GetValue>
 800a5e2:	4603      	mov	r3, r0
 800a5e4:	80bb      	strh	r3, [r7, #4]
	current_ma_f = ((((raw / 4095.0) * 3.0)/2.15) * 1000.0);
 800a5e6:	88bb      	ldrh	r3, [r7, #4]
 800a5e8:	4618      	mov	r0, r3
 800a5ea:	f7f5 ff43 	bl	8000474 <__aeabi_i2d>
 800a5ee:	a326      	add	r3, pc, #152	; (adr r3, 800a688 <sample_filter_adc+0x168>)
 800a5f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5f4:	f7f6 f8d2 	bl	800079c <__aeabi_ddiv>
 800a5f8:	4603      	mov	r3, r0
 800a5fa:	460c      	mov	r4, r1
 800a5fc:	4618      	mov	r0, r3
 800a5fe:	4621      	mov	r1, r4
 800a600:	f04f 0200 	mov.w	r2, #0
 800a604:	4b25      	ldr	r3, [pc, #148]	; (800a69c <sample_filter_adc+0x17c>)
 800a606:	f7f5 ff9f 	bl	8000548 <__aeabi_dmul>
 800a60a:	4603      	mov	r3, r0
 800a60c:	460c      	mov	r4, r1
 800a60e:	4618      	mov	r0, r3
 800a610:	4621      	mov	r1, r4
 800a612:	a31f      	add	r3, pc, #124	; (adr r3, 800a690 <sample_filter_adc+0x170>)
 800a614:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a618:	f7f6 f8c0 	bl	800079c <__aeabi_ddiv>
 800a61c:	4603      	mov	r3, r0
 800a61e:	460c      	mov	r4, r1
 800a620:	4618      	mov	r0, r3
 800a622:	4621      	mov	r1, r4
 800a624:	f04f 0200 	mov.w	r2, #0
 800a628:	4b1d      	ldr	r3, [pc, #116]	; (800a6a0 <sample_filter_adc+0x180>)
 800a62a:	f7f5 ff8d 	bl	8000548 <__aeabi_dmul>
 800a62e:	4603      	mov	r3, r0
 800a630:	460c      	mov	r4, r1
 800a632:	4618      	mov	r0, r3
 800a634:	4621      	mov	r1, r4
 800a636:	f7f6 fa5f 	bl	8000af8 <__aeabi_d2f>
 800a63a:	4603      	mov	r3, r0
 800a63c:	603b      	str	r3, [r7, #0]
	current_ma_filt[channel] = alpha * current_ma_filt[channel] + (1.0f-alpha) * current_ma_f;
 800a63e:	79fb      	ldrb	r3, [r7, #7]
 800a640:	4a18      	ldr	r2, [pc, #96]	; (800a6a4 <sample_filter_adc+0x184>)
 800a642:	009b      	lsls	r3, r3, #2
 800a644:	4413      	add	r3, r2
 800a646:	ed93 7a00 	vldr	s14, [r3]
 800a64a:	4b17      	ldr	r3, [pc, #92]	; (800a6a8 <sample_filter_adc+0x188>)
 800a64c:	edd3 7a00 	vldr	s15, [r3]
 800a650:	ee27 7a27 	vmul.f32	s14, s14, s15
 800a654:	4b14      	ldr	r3, [pc, #80]	; (800a6a8 <sample_filter_adc+0x188>)
 800a656:	edd3 7a00 	vldr	s15, [r3]
 800a65a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a65e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800a662:	edd7 7a00 	vldr	s15, [r7]
 800a666:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800a66a:	79fb      	ldrb	r3, [r7, #7]
 800a66c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a670:	4a0c      	ldr	r2, [pc, #48]	; (800a6a4 <sample_filter_adc+0x184>)
 800a672:	009b      	lsls	r3, r3, #2
 800a674:	4413      	add	r3, r2
 800a676:	edc3 7a00 	vstr	s15, [r3]
}
 800a67a:	bf00      	nop
 800a67c:	370c      	adds	r7, #12
 800a67e:	46bd      	mov	sp, r7
 800a680:	bd90      	pop	{r4, r7, pc}
 800a682:	bf00      	nop
 800a684:	f3af 8000 	nop.w
 800a688:	00000000 	.word	0x00000000
 800a68c:	40affe00 	.word	0x40affe00
 800a690:	33333333 	.word	0x33333333
 800a694:	40013333 	.word	0x40013333
 800a698:	2000d4e0 	.word	0x2000d4e0
 800a69c:	40080000 	.word	0x40080000
 800a6a0:	408f4000 	.word	0x408f4000
 800a6a4:	2000d570 	.word	0x2000d570
 800a6a8:	20000014 	.word	0x20000014
 800a6ac:	2000d528 	.word	0x2000d528

0800a6b0 <get_motor_current_ma>:

uint32_t get_motor_current_ma(uint8_t channel)
{
 800a6b0:	b480      	push	{r7}
 800a6b2:	b085      	sub	sp, #20
 800a6b4:	af00      	add	r7, sp, #0
 800a6b6:	4603      	mov	r3, r0
 800a6b8:	71fb      	strb	r3, [r7, #7]
	if(channel == 0)
 800a6ba:	79fb      	ldrb	r3, [r7, #7]
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d10c      	bne.n	800a6da <get_motor_current_ma+0x2a>
	{
		uint32_t current_ma = (uint32_t) current_ma_filt[channel];
 800a6c0:	79fb      	ldrb	r3, [r7, #7]
 800a6c2:	4a11      	ldr	r2, [pc, #68]	; (800a708 <get_motor_current_ma+0x58>)
 800a6c4:	009b      	lsls	r3, r3, #2
 800a6c6:	4413      	add	r3, r2
 800a6c8:	edd3 7a00 	vldr	s15, [r3]
 800a6cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a6d0:	ee17 3a90 	vmov	r3, s15
 800a6d4:	60bb      	str	r3, [r7, #8]
		return current_ma;
 800a6d6:	68bb      	ldr	r3, [r7, #8]
 800a6d8:	e010      	b.n	800a6fc <get_motor_current_ma+0x4c>
	}
	else if(channel == 1)
 800a6da:	79fb      	ldrb	r3, [r7, #7]
 800a6dc:	2b01      	cmp	r3, #1
 800a6de:	d10c      	bne.n	800a6fa <get_motor_current_ma+0x4a>
	{
		uint32_t current_ma = (uint32_t) current_ma_filt[channel];
 800a6e0:	79fb      	ldrb	r3, [r7, #7]
 800a6e2:	4a09      	ldr	r2, [pc, #36]	; (800a708 <get_motor_current_ma+0x58>)
 800a6e4:	009b      	lsls	r3, r3, #2
 800a6e6:	4413      	add	r3, r2
 800a6e8:	edd3 7a00 	vldr	s15, [r3]
 800a6ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a6f0:	ee17 3a90 	vmov	r3, s15
 800a6f4:	60fb      	str	r3, [r7, #12]
		return current_ma;
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	e000      	b.n	800a6fc <get_motor_current_ma+0x4c>
	}
	else
	{
		return 0;
 800a6fa:	2300      	movs	r3, #0
	}
}
 800a6fc:	4618      	mov	r0, r3
 800a6fe:	3714      	adds	r7, #20
 800a700:	46bd      	mov	sp, r7
 800a702:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a706:	4770      	bx	lr
 800a708:	2000d570 	.word	0x2000d570

0800a70c <unpack_can_message>:
 */

#include "can_messages.h"

 void unpack_can_message(can_message_id_t * msg)
 {
 800a70c:	b480      	push	{r7}
 800a70e:	b083      	sub	sp, #12
 800a710:	af00      	add	r7, sp, #0
 800a712:	6078      	str	r0, [r7, #4]
	msg->can_msg_type = ((msg->raw_id & CAN_MSG_TYPE_MASK) >> CAN_MSG_TYPE_SHIFT);
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	0a9b      	lsrs	r3, r3, #10
 800a71a:	f003 0201 	and.w	r2, r3, #1
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	605a      	str	r2, [r3, #4]
	msg->can_class = ((msg->raw_id & CAN_MSG_CLASS_MASK) >> CAN_MSG_CLASS_SHIFT);
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	09db      	lsrs	r3, r3, #7
 800a728:	f003 0207 	and.w	r2, r3, #7
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	609a      	str	r2, [r3, #8]
	msg->can_index = ((msg->raw_id & CAN_MSG_INDEX_MASK) >> CAN_MSG_INDEX_SHIFT);
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	091b      	lsrs	r3, r3, #4
 800a736:	f003 0207 	and.w	r2, r3, #7
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	60da      	str	r2, [r3, #12]
	msg->can_device = ((msg->raw_id & CAN_MSG_DEVICE_MASK) >> CAN_MSG_DEVICE_SHIFT);
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	f003 020f 	and.w	r2, r3, #15
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	611a      	str	r2, [r3, #16]
 }
 800a74a:	bf00      	nop
 800a74c:	370c      	adds	r7, #12
 800a74e:	46bd      	mov	sp, r7
 800a750:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a754:	4770      	bx	lr

0800a756 <pack_can_message>:

 void pack_can_message(can_message_id_t * msg)
 {
 800a756:	b480      	push	{r7}
 800a758:	b083      	sub	sp, #12
 800a75a:	af00      	add	r7, sp, #0
 800a75c:	6078      	str	r0, [r7, #4]
	msg->raw_id = ((msg->can_msg_type << CAN_MSG_TYPE_SHIFT) & CAN_MSG_TYPE_MASK);
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	685b      	ldr	r3, [r3, #4]
 800a762:	029b      	lsls	r3, r3, #10
 800a764:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	601a      	str	r2, [r3, #0]
	msg->raw_id |= ((msg->can_class << CAN_MSG_CLASS_SHIFT) & CAN_MSG_CLASS_MASK);
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	681a      	ldr	r2, [r3, #0]
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	689b      	ldr	r3, [r3, #8]
 800a774:	01db      	lsls	r3, r3, #7
 800a776:	f403 7360 	and.w	r3, r3, #896	; 0x380
 800a77a:	431a      	orrs	r2, r3
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	601a      	str	r2, [r3, #0]
	msg->raw_id |= ((msg->can_index << CAN_MSG_INDEX_SHIFT) & CAN_MSG_INDEX_MASK);
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681a      	ldr	r2, [r3, #0]
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	68db      	ldr	r3, [r3, #12]
 800a788:	011b      	lsls	r3, r3, #4
 800a78a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a78e:	431a      	orrs	r2, r3
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	601a      	str	r2, [r3, #0]
	msg->raw_id |= ((msg->can_device << CAN_MSG_DEVICE_SHIFT) & CAN_MSG_DEVICE_MASK);
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	681a      	ldr	r2, [r3, #0]
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	691b      	ldr	r3, [r3, #16]
 800a79c:	f003 030f 	and.w	r3, r3, #15
 800a7a0:	431a      	orrs	r2, r3
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	601a      	str	r2, [r3, #0]
 }
 800a7a6:	bf00      	nop
 800a7a8:	370c      	adds	r7, #12
 800a7aa:	46bd      	mov	sp, r7
 800a7ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7b0:	4770      	bx	lr
	...

0800a7b4 <get_motor_encoder_ticks>:
 static volatile int32_t ticks_offset[NUMBER_MOTORS] = {0};
 static volatile int32_t ticks_count[NUMBER_MOTORS] = {0};
 static volatile uint16_t last_cnt[NUMBER_MOTORS] = {0};

 int32_t get_motor_encoder_ticks(uint8_t channel)
 {
 800a7b4:	b480      	push	{r7}
 800a7b6:	b085      	sub	sp, #20
 800a7b8:	af00      	add	r7, sp, #0
 800a7ba:	4603      	mov	r3, r0
 800a7bc:	71fb      	strb	r3, [r7, #7]
	 if(channel == 0)
 800a7be:	79fb      	ldrb	r3, [r7, #7]
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d143      	bne.n	800a84c <get_motor_encoder_ticks+0x98>
	 {
		 uint16_t current_count =  TIM1->CNT;
 800a7c4:	4b4c      	ldr	r3, [pc, #304]	; (800a8f8 <get_motor_encoder_ticks+0x144>)
 800a7c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7c8:	81bb      	strh	r3, [r7, #12]
		 // Check for rollover
		 if(current_count < 5000 && last_cnt[channel] > 60000)
 800a7ca:	89bb      	ldrh	r3, [r7, #12]
 800a7cc:	f241 3287 	movw	r2, #4999	; 0x1387
 800a7d0:	4293      	cmp	r3, r2
 800a7d2:	d813      	bhi.n	800a7fc <get_motor_encoder_ticks+0x48>
 800a7d4:	79fb      	ldrb	r3, [r7, #7]
 800a7d6:	4a49      	ldr	r2, [pc, #292]	; (800a8fc <get_motor_encoder_ticks+0x148>)
 800a7d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a7dc:	b29b      	uxth	r3, r3
 800a7de:	f64e 2260 	movw	r2, #60000	; 0xea60
 800a7e2:	4293      	cmp	r3, r2
 800a7e4:	d90a      	bls.n	800a7fc <get_motor_encoder_ticks+0x48>
		 {
			 // Overflow
			 ticks_offset[channel] += 65536;
 800a7e6:	79fb      	ldrb	r3, [r7, #7]
 800a7e8:	4a45      	ldr	r2, [pc, #276]	; (800a900 <get_motor_encoder_ticks+0x14c>)
 800a7ea:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a7ee:	79fb      	ldrb	r3, [r7, #7]
 800a7f0:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800a7f4:	4942      	ldr	r1, [pc, #264]	; (800a900 <get_motor_encoder_ticks+0x14c>)
 800a7f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800a7fa:	e017      	b.n	800a82c <get_motor_encoder_ticks+0x78>
		 }
		 else if(current_count > 60000 && last_cnt[channel] < 5000)
 800a7fc:	89bb      	ldrh	r3, [r7, #12]
 800a7fe:	f64e 2260 	movw	r2, #60000	; 0xea60
 800a802:	4293      	cmp	r3, r2
 800a804:	d912      	bls.n	800a82c <get_motor_encoder_ticks+0x78>
 800a806:	79fb      	ldrb	r3, [r7, #7]
 800a808:	4a3c      	ldr	r2, [pc, #240]	; (800a8fc <get_motor_encoder_ticks+0x148>)
 800a80a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a80e:	b29b      	uxth	r3, r3
 800a810:	f241 3287 	movw	r2, #4999	; 0x1387
 800a814:	4293      	cmp	r3, r2
 800a816:	d809      	bhi.n	800a82c <get_motor_encoder_ticks+0x78>
		 {
			 // Underflow
			 ticks_offset[channel] -= 65536;
 800a818:	79fb      	ldrb	r3, [r7, #7]
 800a81a:	4a39      	ldr	r2, [pc, #228]	; (800a900 <get_motor_encoder_ticks+0x14c>)
 800a81c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a820:	79fb      	ldrb	r3, [r7, #7]
 800a822:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
 800a826:	4936      	ldr	r1, [pc, #216]	; (800a900 <get_motor_encoder_ticks+0x14c>)
 800a828:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		 }

		 last_cnt[channel] = current_count;
 800a82c:	79fb      	ldrb	r3, [r7, #7]
 800a82e:	4933      	ldr	r1, [pc, #204]	; (800a8fc <get_motor_encoder_ticks+0x148>)
 800a830:	89ba      	ldrh	r2, [r7, #12]
 800a832:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		 ticks_count[channel] = current_count + ticks_offset[channel];
 800a836:	89b9      	ldrh	r1, [r7, #12]
 800a838:	79fb      	ldrb	r3, [r7, #7]
 800a83a:	4a31      	ldr	r2, [pc, #196]	; (800a900 <get_motor_encoder_ticks+0x14c>)
 800a83c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a840:	79fb      	ldrb	r3, [r7, #7]
 800a842:	440a      	add	r2, r1
 800a844:	492f      	ldr	r1, [pc, #188]	; (800a904 <get_motor_encoder_ticks+0x150>)
 800a846:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800a84a:	e04b      	b.n	800a8e4 <get_motor_encoder_ticks+0x130>
	 }
	 else if(channel == 1)
 800a84c:	79fb      	ldrb	r3, [r7, #7]
 800a84e:	2b01      	cmp	r3, #1
 800a850:	d143      	bne.n	800a8da <get_motor_encoder_ticks+0x126>
	 {
		 uint16_t current_count =  TIM3->CNT;
 800a852:	4b2d      	ldr	r3, [pc, #180]	; (800a908 <get_motor_encoder_ticks+0x154>)
 800a854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a856:	81fb      	strh	r3, [r7, #14]
		 // Check for rollover
		 if(current_count < 5000 && last_cnt[channel] > 60000)
 800a858:	89fb      	ldrh	r3, [r7, #14]
 800a85a:	f241 3287 	movw	r2, #4999	; 0x1387
 800a85e:	4293      	cmp	r3, r2
 800a860:	d813      	bhi.n	800a88a <get_motor_encoder_ticks+0xd6>
 800a862:	79fb      	ldrb	r3, [r7, #7]
 800a864:	4a25      	ldr	r2, [pc, #148]	; (800a8fc <get_motor_encoder_ticks+0x148>)
 800a866:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a86a:	b29b      	uxth	r3, r3
 800a86c:	f64e 2260 	movw	r2, #60000	; 0xea60
 800a870:	4293      	cmp	r3, r2
 800a872:	d90a      	bls.n	800a88a <get_motor_encoder_ticks+0xd6>
		 {
			 // Overflow
			 ticks_offset[channel] += 65536;
 800a874:	79fb      	ldrb	r3, [r7, #7]
 800a876:	4a22      	ldr	r2, [pc, #136]	; (800a900 <get_motor_encoder_ticks+0x14c>)
 800a878:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a87c:	79fb      	ldrb	r3, [r7, #7]
 800a87e:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800a882:	491f      	ldr	r1, [pc, #124]	; (800a900 <get_motor_encoder_ticks+0x14c>)
 800a884:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800a888:	e017      	b.n	800a8ba <get_motor_encoder_ticks+0x106>
		 }
		 else if(current_count > 60000 && last_cnt[channel] < 5000)
 800a88a:	89fb      	ldrh	r3, [r7, #14]
 800a88c:	f64e 2260 	movw	r2, #60000	; 0xea60
 800a890:	4293      	cmp	r3, r2
 800a892:	d912      	bls.n	800a8ba <get_motor_encoder_ticks+0x106>
 800a894:	79fb      	ldrb	r3, [r7, #7]
 800a896:	4a19      	ldr	r2, [pc, #100]	; (800a8fc <get_motor_encoder_ticks+0x148>)
 800a898:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a89c:	b29b      	uxth	r3, r3
 800a89e:	f241 3287 	movw	r2, #4999	; 0x1387
 800a8a2:	4293      	cmp	r3, r2
 800a8a4:	d809      	bhi.n	800a8ba <get_motor_encoder_ticks+0x106>
		 {
			 // Underflow
			 ticks_offset[channel] -= 65536;
 800a8a6:	79fb      	ldrb	r3, [r7, #7]
 800a8a8:	4a15      	ldr	r2, [pc, #84]	; (800a900 <get_motor_encoder_ticks+0x14c>)
 800a8aa:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a8ae:	79fb      	ldrb	r3, [r7, #7]
 800a8b0:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
 800a8b4:	4912      	ldr	r1, [pc, #72]	; (800a900 <get_motor_encoder_ticks+0x14c>)
 800a8b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		 }

		 last_cnt[channel] = current_count;
 800a8ba:	79fb      	ldrb	r3, [r7, #7]
 800a8bc:	490f      	ldr	r1, [pc, #60]	; (800a8fc <get_motor_encoder_ticks+0x148>)
 800a8be:	89fa      	ldrh	r2, [r7, #14]
 800a8c0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		 ticks_count[channel] = current_count + ticks_offset[channel];
 800a8c4:	89f9      	ldrh	r1, [r7, #14]
 800a8c6:	79fb      	ldrb	r3, [r7, #7]
 800a8c8:	4a0d      	ldr	r2, [pc, #52]	; (800a900 <get_motor_encoder_ticks+0x14c>)
 800a8ca:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a8ce:	79fb      	ldrb	r3, [r7, #7]
 800a8d0:	440a      	add	r2, r1
 800a8d2:	490c      	ldr	r1, [pc, #48]	; (800a904 <get_motor_encoder_ticks+0x150>)
 800a8d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800a8d8:	e004      	b.n	800a8e4 <get_motor_encoder_ticks+0x130>
	 }
	 else if(channel >= NUMBER_MOTORS)
 800a8da:	79fb      	ldrb	r3, [r7, #7]
 800a8dc:	2b01      	cmp	r3, #1
 800a8de:	d901      	bls.n	800a8e4 <get_motor_encoder_ticks+0x130>
	 {
		return 0;
 800a8e0:	2300      	movs	r3, #0
 800a8e2:	e003      	b.n	800a8ec <get_motor_encoder_ticks+0x138>
	 }
	 return ticks_count[channel];
 800a8e4:	79fb      	ldrb	r3, [r7, #7]
 800a8e6:	4a07      	ldr	r2, [pc, #28]	; (800a904 <get_motor_encoder_ticks+0x150>)
 800a8e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 }
 800a8ec:	4618      	mov	r0, r3
 800a8ee:	3714      	adds	r7, #20
 800a8f0:	46bd      	mov	sp, r7
 800a8f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8f6:	4770      	bx	lr
 800a8f8:	40010000 	.word	0x40010000
 800a8fc:	2000d588 	.word	0x2000d588
 800a900:	2000d578 	.word	0x2000d578
 800a904:	2000d580 	.word	0x2000d580
 800a908:	40000400 	.word	0x40000400

0800a90c <set_motor_encoder_ticks>:

 void set_motor_encoder_ticks(uint8_t channel, int32_t ticks)
 {
 800a90c:	b480      	push	{r7}
 800a90e:	b083      	sub	sp, #12
 800a910:	af00      	add	r7, sp, #0
 800a912:	4603      	mov	r3, r0
 800a914:	6039      	str	r1, [r7, #0]
 800a916:	71fb      	strb	r3, [r7, #7]
	if(channel >= NUMBER_MOTORS)
 800a918:	79fb      	ldrb	r3, [r7, #7]
 800a91a:	2b01      	cmp	r3, #1
 800a91c:	d80f      	bhi.n	800a93e <set_motor_encoder_ticks+0x32>
	{
		return;
	}
	// TODO check this
	ticks_offset[channel] += (ticks - ticks_count[channel]);
 800a91e:	79fb      	ldrb	r3, [r7, #7]
 800a920:	4a0a      	ldr	r2, [pc, #40]	; (800a94c <set_motor_encoder_ticks+0x40>)
 800a922:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a926:	683a      	ldr	r2, [r7, #0]
 800a928:	1ad1      	subs	r1, r2, r3
 800a92a:	79fb      	ldrb	r3, [r7, #7]
 800a92c:	4a08      	ldr	r2, [pc, #32]	; (800a950 <set_motor_encoder_ticks+0x44>)
 800a92e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a932:	79fb      	ldrb	r3, [r7, #7]
 800a934:	440a      	add	r2, r1
 800a936:	4906      	ldr	r1, [pc, #24]	; (800a950 <set_motor_encoder_ticks+0x44>)
 800a938:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800a93c:	e000      	b.n	800a940 <set_motor_encoder_ticks+0x34>
		return;
 800a93e:	bf00      	nop
 }
 800a940:	370c      	adds	r7, #12
 800a942:	46bd      	mov	sp, r7
 800a944:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a948:	4770      	bx	lr
 800a94a:	bf00      	nop
 800a94c:	2000d580 	.word	0x2000d580
 800a950:	2000d578 	.word	0x2000d578

0800a954 <precalc_inverse_trig>:
static float acos_div = 0.1;
static float atan_div = 0.1;
int32_t half_range = 10;

void precalc_inverse_trig(void)
{
 800a954:	b590      	push	{r4, r7, lr}
 800a956:	b085      	sub	sp, #20
 800a958:	af00      	add	r7, sp, #0
	int32_t i;
	// acos domain from -1 to 1
	float darg = 2.0 / NUM_ELEMENTS_IT;
 800a95a:	4b42      	ldr	r3, [pc, #264]	; (800aa64 <precalc_inverse_trig+0x110>)
 800a95c:	60bb      	str	r3, [r7, #8]
	for(i = 0; i < NUM_ELEMENTS_IT; i++)
 800a95e:	2300      	movs	r3, #0
 800a960:	60fb      	str	r3, [r7, #12]
 800a962:	e031      	b.n	800a9c8 <precalc_inverse_trig+0x74>
	{
		float arg = -1.0 + i*darg;
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	ee07 3a90 	vmov	s15, r3
 800a96a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a96e:	edd7 7a02 	vldr	s15, [r7, #8]
 800a972:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a976:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a97a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a97e:	edc7 7a00 	vstr	s15, [r7]
		acos_arg_table[i] = arg;
 800a982:	4a39      	ldr	r2, [pc, #228]	; (800aa68 <precalc_inverse_trig+0x114>)
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	009b      	lsls	r3, r3, #2
 800a988:	4413      	add	r3, r2
 800a98a:	683a      	ldr	r2, [r7, #0]
 800a98c:	601a      	str	r2, [r3, #0]
		acos_out_table[i] = acos(acos_arg_table[i]);
 800a98e:	4a36      	ldr	r2, [pc, #216]	; (800aa68 <precalc_inverse_trig+0x114>)
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	009b      	lsls	r3, r3, #2
 800a994:	4413      	add	r3, r2
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	4618      	mov	r0, r3
 800a99a:	f7f5 fd7d 	bl	8000498 <__aeabi_f2d>
 800a99e:	4603      	mov	r3, r0
 800a9a0:	460c      	mov	r4, r1
 800a9a2:	ec44 3b10 	vmov	d0, r3, r4
 800a9a6:	f002 fc05 	bl	800d1b4 <acos>
 800a9aa:	ec54 3b10 	vmov	r3, r4, d0
 800a9ae:	4618      	mov	r0, r3
 800a9b0:	4621      	mov	r1, r4
 800a9b2:	f7f6 f8a1 	bl	8000af8 <__aeabi_d2f>
 800a9b6:	4601      	mov	r1, r0
 800a9b8:	4a2c      	ldr	r2, [pc, #176]	; (800aa6c <precalc_inverse_trig+0x118>)
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	009b      	lsls	r3, r3, #2
 800a9be:	4413      	add	r3, r2
 800a9c0:	6019      	str	r1, [r3, #0]
	for(i = 0; i < NUM_ELEMENTS_IT; i++)
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	3301      	adds	r3, #1
 800a9c6:	60fb      	str	r3, [r7, #12]
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800a9ce:	dbc9      	blt.n	800a964 <precalc_inverse_trig+0x10>
	}
	acos_div = 1.0f / (1.0f / (NUM_ELEMENTS_IT/2));
 800a9d0:	4b27      	ldr	r3, [pc, #156]	; (800aa70 <precalc_inverse_trig+0x11c>)
 800a9d2:	4a28      	ldr	r2, [pc, #160]	; (800aa74 <precalc_inverse_trig+0x120>)
 800a9d4:	601a      	str	r2, [r3, #0]
	half_range = NUM_ELEMENTS_IT / 2;
 800a9d6:	4b28      	ldr	r3, [pc, #160]	; (800aa78 <precalc_inverse_trig+0x124>)
 800a9d8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a9dc:	601a      	str	r2, [r3, #0]

	// atan domain all real numbers, but asymptotic to +-pi/2 outside of roughly +-20.0
	darg = (2.0 * ATAN_ARG_RANGE) / NUM_ELEMENTS_IT;
 800a9de:	4b27      	ldr	r3, [pc, #156]	; (800aa7c <precalc_inverse_trig+0x128>)
 800a9e0:	60bb      	str	r3, [r7, #8]
	for(i = 0; i < NUM_ELEMENTS_IT; i++)
 800a9e2:	2300      	movs	r3, #0
 800a9e4:	60fb      	str	r3, [r7, #12]
 800a9e6:	e031      	b.n	800aa4c <precalc_inverse_trig+0xf8>
	{
		float arg = -ATAN_ARG_RANGE + i*darg;
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	ee07 3a90 	vmov	s15, r3
 800a9ee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a9f2:	edd7 7a02 	vldr	s15, [r7, #8]
 800a9f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a9fa:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800a9fe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800aa02:	edc7 7a01 	vstr	s15, [r7, #4]
		atan_arg_table[i] = arg;
 800aa06:	4a1e      	ldr	r2, [pc, #120]	; (800aa80 <precalc_inverse_trig+0x12c>)
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	009b      	lsls	r3, r3, #2
 800aa0c:	4413      	add	r3, r2
 800aa0e:	687a      	ldr	r2, [r7, #4]
 800aa10:	601a      	str	r2, [r3, #0]
		atan_out_table[i] = atan(atan_arg_table[i]);
 800aa12:	4a1b      	ldr	r2, [pc, #108]	; (800aa80 <precalc_inverse_trig+0x12c>)
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	009b      	lsls	r3, r3, #2
 800aa18:	4413      	add	r3, r2
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	4618      	mov	r0, r3
 800aa1e:	f7f5 fd3b 	bl	8000498 <__aeabi_f2d>
 800aa22:	4603      	mov	r3, r0
 800aa24:	460c      	mov	r4, r1
 800aa26:	ec44 3b10 	vmov	d0, r3, r4
 800aa2a:	f002 fa19 	bl	800ce60 <atan>
 800aa2e:	ec54 3b10 	vmov	r3, r4, d0
 800aa32:	4618      	mov	r0, r3
 800aa34:	4621      	mov	r1, r4
 800aa36:	f7f6 f85f 	bl	8000af8 <__aeabi_d2f>
 800aa3a:	4601      	mov	r1, r0
 800aa3c:	4a11      	ldr	r2, [pc, #68]	; (800aa84 <precalc_inverse_trig+0x130>)
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	009b      	lsls	r3, r3, #2
 800aa42:	4413      	add	r3, r2
 800aa44:	6019      	str	r1, [r3, #0]
	for(i = 0; i < NUM_ELEMENTS_IT; i++)
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	3301      	adds	r3, #1
 800aa4a:	60fb      	str	r3, [r7, #12]
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800aa52:	dbc9      	blt.n	800a9e8 <precalc_inverse_trig+0x94>
	}
	atan_div = 1.0f / ((1.0f * ATAN_ARG_RANGE) / (NUM_ELEMENTS_IT/2));
 800aa54:	4b0c      	ldr	r3, [pc, #48]	; (800aa88 <precalc_inverse_trig+0x134>)
 800aa56:	4a0d      	ldr	r2, [pc, #52]	; (800aa8c <precalc_inverse_trig+0x138>)
 800aa58:	601a      	str	r2, [r3, #0]
}
 800aa5a:	bf00      	nop
 800aa5c:	3714      	adds	r7, #20
 800aa5e:	46bd      	mov	sp, r7
 800aa60:	bd90      	pop	{r4, r7, pc}
 800aa62:	bf00      	nop
 800aa64:	3a83126f 	.word	0x3a83126f
 800aa68:	2000d58c 	.word	0x2000d58c
 800aa6c:	2000f4cc 	.word	0x2000f4cc
 800aa70:	20000018 	.word	0x20000018
 800aa74:	4479ffff 	.word	0x4479ffff
 800aa78:	20000020 	.word	0x20000020
 800aa7c:	3c23d70a 	.word	0x3c23d70a
 800aa80:	2001140c 	.word	0x2001140c
 800aa84:	2001334c 	.word	0x2001334c
 800aa88:	2000001c 	.word	0x2000001c
 800aa8c:	42c80000 	.word	0x42c80000

0800aa90 <fast_acos>:

float fast_acos(float x)
{
 800aa90:	b590      	push	{r4, r7, lr}
 800aa92:	b087      	sub	sp, #28
 800aa94:	af00      	add	r7, sp, #0
 800aa96:	ed87 0a01 	vstr	s0, [r7, #4]
	// Wrap to +-1
	if(x > 1.0 || x < -1.0)
 800aa9a:	edd7 7a01 	vldr	s15, [r7, #4]
 800aa9e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800aaa2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800aaa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aaaa:	dc08      	bgt.n	800aabe <fast_acos+0x2e>
 800aaac:	edd7 7a01 	vldr	s15, [r7, #4]
 800aab0:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800aab4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800aab8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aabc:	d510      	bpl.n	800aae0 <fast_acos+0x50>
	{
		return acos(x); // TODO
 800aabe:	6878      	ldr	r0, [r7, #4]
 800aac0:	f7f5 fcea 	bl	8000498 <__aeabi_f2d>
 800aac4:	4603      	mov	r3, r0
 800aac6:	460c      	mov	r4, r1
 800aac8:	ec44 3b10 	vmov	d0, r3, r4
 800aacc:	f002 fb72 	bl	800d1b4 <acos>
 800aad0:	ec54 3b10 	vmov	r3, r4, d0
 800aad4:	4618      	mov	r0, r3
 800aad6:	4621      	mov	r1, r4
 800aad8:	f7f6 f80e 	bl	8000af8 <__aeabi_d2f>
 800aadc:	4603      	mov	r3, r0
 800aade:	e025      	b.n	800ab2c <fast_acos+0x9c>
	}
	// Fast search
	float temp = x * acos_div; // Divided by 1.0 / NUM_ELEMENTS/2. E.g. 0.5 /( 1.0/ 10 ) goes to 5, -0.5 goes to -5
 800aae0:	4b16      	ldr	r3, [pc, #88]	; (800ab3c <fast_acos+0xac>)
 800aae2:	edd3 7a00 	vldr	s15, [r3]
 800aae6:	ed97 7a01 	vldr	s14, [r7, #4]
 800aaea:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aaee:	edc7 7a04 	vstr	s15, [r7, #16]
	int32_t offset = half_range + (int32_t) temp;
 800aaf2:	edd7 7a04 	vldr	s15, [r7, #16]
 800aaf6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800aafa:	ee17 2a90 	vmov	r2, s15
 800aafe:	4b10      	ldr	r3, [pc, #64]	; (800ab40 <fast_acos+0xb0>)
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	4413      	add	r3, r2
 800ab04:	617b      	str	r3, [r7, #20]
	if(offset < 0){offset = 0;}
 800ab06:	697b      	ldr	r3, [r7, #20]
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	da01      	bge.n	800ab10 <fast_acos+0x80>
 800ab0c:	2300      	movs	r3, #0
 800ab0e:	617b      	str	r3, [r7, #20]
	if(offset >= NUM_ELEMENTS_IT){offset = NUM_ELEMENTS_IT-1;}
 800ab10:	697b      	ldr	r3, [r7, #20]
 800ab12:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800ab16:	db02      	blt.n	800ab1e <fast_acos+0x8e>
 800ab18:	f240 73cf 	movw	r3, #1999	; 0x7cf
 800ab1c:	617b      	str	r3, [r7, #20]
	float val = acos_out_table[offset];
 800ab1e:	4a09      	ldr	r2, [pc, #36]	; (800ab44 <fast_acos+0xb4>)
 800ab20:	697b      	ldr	r3, [r7, #20]
 800ab22:	009b      	lsls	r3, r3, #2
 800ab24:	4413      	add	r3, r2
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	60fb      	str	r3, [r7, #12]
	return val;
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	ee07 3a90 	vmov	s15, r3
}
 800ab30:	eeb0 0a67 	vmov.f32	s0, s15
 800ab34:	371c      	adds	r7, #28
 800ab36:	46bd      	mov	sp, r7
 800ab38:	bd90      	pop	{r4, r7, pc}
 800ab3a:	bf00      	nop
 800ab3c:	20000018 	.word	0x20000018
 800ab40:	20000020 	.word	0x20000020
 800ab44:	2000f4cc 	.word	0x2000f4cc

0800ab48 <fast_atan>:

float fast_atan(float x)
{
 800ab48:	b480      	push	{r7}
 800ab4a:	b087      	sub	sp, #28
 800ab4c:	af00      	add	r7, sp, #0
 800ab4e:	ed87 0a01 	vstr	s0, [r7, #4]
	if(x > ATAN_ARG_RANGE)
 800ab52:	edd7 7a01 	vldr	s15, [r7, #4]
 800ab56:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800ab5a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ab5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab62:	dd01      	ble.n	800ab68 <fast_atan+0x20>
	{
		return M_PI_2; // TODO interpolate?
 800ab64:	4b1d      	ldr	r3, [pc, #116]	; (800abdc <fast_atan+0x94>)
 800ab66:	e030      	b.n	800abca <fast_atan+0x82>
	}
	else if(x < -ATAN_ARG_RANGE)
 800ab68:	edd7 7a01 	vldr	s15, [r7, #4]
 800ab6c:	eeba 7a04 	vmov.f32	s14, #164	; 0xc1200000 -10.0
 800ab70:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ab74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab78:	d501      	bpl.n	800ab7e <fast_atan+0x36>
	{
		return -M_PI_2; // TODO interpolate?
 800ab7a:	4b19      	ldr	r3, [pc, #100]	; (800abe0 <fast_atan+0x98>)
 800ab7c:	e025      	b.n	800abca <fast_atan+0x82>
	}
	else
	{
		// Search through
		// Fast search
		float temp = x * atan_div; // Divided by RANGE / NUM_ELEMENTS/2. E.g. 10.0 /( 20.0/ 10 ) goes to 5, -10 goes to -5
 800ab7e:	4b19      	ldr	r3, [pc, #100]	; (800abe4 <fast_atan+0x9c>)
 800ab80:	edd3 7a00 	vldr	s15, [r3]
 800ab84:	ed97 7a01 	vldr	s14, [r7, #4]
 800ab88:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ab8c:	edc7 7a04 	vstr	s15, [r7, #16]
		int32_t offset = half_range + (int32_t) temp;
 800ab90:	edd7 7a04 	vldr	s15, [r7, #16]
 800ab94:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ab98:	ee17 2a90 	vmov	r2, s15
 800ab9c:	4b12      	ldr	r3, [pc, #72]	; (800abe8 <fast_atan+0xa0>)
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	4413      	add	r3, r2
 800aba2:	617b      	str	r3, [r7, #20]
		if(offset < 0){offset = 0;}
 800aba4:	697b      	ldr	r3, [r7, #20]
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	da01      	bge.n	800abae <fast_atan+0x66>
 800abaa:	2300      	movs	r3, #0
 800abac:	617b      	str	r3, [r7, #20]
		if(offset >= NUM_ELEMENTS_IT){offset = NUM_ELEMENTS_IT-1;}
 800abae:	697b      	ldr	r3, [r7, #20]
 800abb0:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800abb4:	db02      	blt.n	800abbc <fast_atan+0x74>
 800abb6:	f240 73cf 	movw	r3, #1999	; 0x7cf
 800abba:	617b      	str	r3, [r7, #20]
		float val = atan_out_table[offset];
 800abbc:	4a0b      	ldr	r2, [pc, #44]	; (800abec <fast_atan+0xa4>)
 800abbe:	697b      	ldr	r3, [r7, #20]
 800abc0:	009b      	lsls	r3, r3, #2
 800abc2:	4413      	add	r3, r2
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	60fb      	str	r3, [r7, #12]
		return val;
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	ee07 3a90 	vmov	s15, r3
	}
}
 800abce:	eeb0 0a67 	vmov.f32	s0, s15
 800abd2:	371c      	adds	r7, #28
 800abd4:	46bd      	mov	sp, r7
 800abd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abda:	4770      	bx	lr
 800abdc:	3fc90fdb 	.word	0x3fc90fdb
 800abe0:	bfc90fdb 	.word	0xbfc90fdb
 800abe4:	2000001c 	.word	0x2000001c
 800abe8:	20000020 	.word	0x20000020
 800abec:	2001334c 	.word	0x2001334c

0800abf0 <calculate_impedance_control>:
 #include "impedance_controller.h"

 static const float speed_alpha = 0.995;

 void calculate_impedance_control(const impedance_control_params_t params, const leg_ik_t leg, const pos_joint_space_t current_pos, const pos_cartesian_t desired_pos, impedance_control_cmds_t * cmds)
 {
 800abf0:	b084      	sub	sp, #16
 800abf2:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800abf6:	b0a0      	sub	sp, #128	; 0x80
 800abf8:	af00      	add	r7, sp, #0
 800abfa:	f107 0498 	add.w	r4, r7, #152	; 0x98
 800abfe:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800ac02:	eeb0 4a40 	vmov.f32	s8, s0
 800ac06:	eef0 4a60 	vmov.f32	s9, s1
 800ac0a:	eeb0 5a41 	vmov.f32	s10, s2
 800ac0e:	eef0 5a61 	vmov.f32	s11, s3
 800ac12:	eeb0 6a42 	vmov.f32	s12, s4
 800ac16:	eef0 6a62 	vmov.f32	s13, s5
 800ac1a:	eeb0 7a43 	vmov.f32	s14, s6
 800ac1e:	eef0 7a63 	vmov.f32	s15, s7
 800ac22:	ed87 4a04 	vstr	s8, [r7, #16]
 800ac26:	edc7 4a05 	vstr	s9, [r7, #20]
 800ac2a:	ed87 5a06 	vstr	s10, [r7, #24]
 800ac2e:	edc7 5a07 	vstr	s11, [r7, #28]
 800ac32:	ed87 6a02 	vstr	s12, [r7, #8]
 800ac36:	edc7 6a03 	vstr	s13, [r7, #12]
 800ac3a:	ed87 7a00 	vstr	s14, [r7]
 800ac3e:	edc7 7a01 	vstr	s15, [r7, #4]
	static pos_cartesian_t des_cart_speed_mps;
	static uint32_t cycle_count = 0;
	pos_cartesian_t current_pos_cart;
	jacobian_t jac;

	calculate_fk_and_jacobian(&leg, &current_pos_cart, current_pos, &jac);
 800ac42:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800ac46:	ed97 7a02 	vldr	s14, [r7, #8]
 800ac4a:	edd7 7a03 	vldr	s15, [r7, #12]
 800ac4e:	f107 0160 	add.w	r1, r7, #96	; 0x60
 800ac52:	f107 0310 	add.w	r3, r7, #16
 800ac56:	eeb0 0a47 	vmov.f32	s0, s14
 800ac5a:	eef0 0a67 	vmov.f32	s1, s15
 800ac5e:	4618      	mov	r0, r3
 800ac60:	f000 fac2 	bl	800b1e8 <calculate_fk_and_jacobian>

	// Calculate speed
	uint32_t current_time = xTaskGetTickCount();
 800ac64:	f7fd ff8e 	bl	8008b84 <xTaskGetTickCount>
 800ac68:	4603      	mov	r3, r0
 800ac6a:	67fb      	str	r3, [r7, #124]	; 0x7c
	float dt = 0.00025; // 4kHz loop
 800ac6c:	4bbe      	ldr	r3, [pc, #760]	; (800af68 <calculate_impedance_control+0x378>)
 800ac6e:	67bb      	str	r3, [r7, #120]	; 0x78
	act_cart_speed_mps.x = speed_alpha * act_cart_speed_mps.x + (1.0-speed_alpha) * ((current_pos_cart.x - last_pos_cart.x) / dt);
 800ac70:	4bbe      	ldr	r3, [pc, #760]	; (800af6c <calculate_impedance_control+0x37c>)
 800ac72:	edd3 7a00 	vldr	s15, [r3]
 800ac76:	ed9f 7abe 	vldr	s14, [pc, #760]	; 800af70 <calculate_impedance_control+0x380>
 800ac7a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ac7e:	ee17 0a90 	vmov	r0, s15
 800ac82:	f7f5 fc09 	bl	8000498 <__aeabi_f2d>
 800ac86:	4604      	mov	r4, r0
 800ac88:	460d      	mov	r5, r1
 800ac8a:	4bba      	ldr	r3, [pc, #744]	; (800af74 <calculate_impedance_control+0x384>)
 800ac8c:	4618      	mov	r0, r3
 800ac8e:	f7f5 fc03 	bl	8000498 <__aeabi_f2d>
 800ac92:	4602      	mov	r2, r0
 800ac94:	460b      	mov	r3, r1
 800ac96:	f04f 0000 	mov.w	r0, #0
 800ac9a:	49b7      	ldr	r1, [pc, #732]	; (800af78 <calculate_impedance_control+0x388>)
 800ac9c:	f7f5 fa9c 	bl	80001d8 <__aeabi_dsub>
 800aca0:	4602      	mov	r2, r0
 800aca2:	460b      	mov	r3, r1
 800aca4:	4690      	mov	r8, r2
 800aca6:	4699      	mov	r9, r3
 800aca8:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 800acac:	4bb3      	ldr	r3, [pc, #716]	; (800af7c <calculate_impedance_control+0x38c>)
 800acae:	edd3 7a00 	vldr	s15, [r3]
 800acb2:	ee37 7a67 	vsub.f32	s14, s14, s15
 800acb6:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 800acba:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800acbe:	ee16 0a90 	vmov	r0, s13
 800acc2:	f7f5 fbe9 	bl	8000498 <__aeabi_f2d>
 800acc6:	4602      	mov	r2, r0
 800acc8:	460b      	mov	r3, r1
 800acca:	4640      	mov	r0, r8
 800accc:	4649      	mov	r1, r9
 800acce:	f7f5 fc3b 	bl	8000548 <__aeabi_dmul>
 800acd2:	4602      	mov	r2, r0
 800acd4:	460b      	mov	r3, r1
 800acd6:	4620      	mov	r0, r4
 800acd8:	4629      	mov	r1, r5
 800acda:	f7f5 fa7f 	bl	80001dc <__adddf3>
 800acde:	4603      	mov	r3, r0
 800ace0:	460c      	mov	r4, r1
 800ace2:	4618      	mov	r0, r3
 800ace4:	4621      	mov	r1, r4
 800ace6:	f7f5 ff07 	bl	8000af8 <__aeabi_d2f>
 800acea:	4602      	mov	r2, r0
 800acec:	4b9f      	ldr	r3, [pc, #636]	; (800af6c <calculate_impedance_control+0x37c>)
 800acee:	601a      	str	r2, [r3, #0]
	act_cart_speed_mps.y = speed_alpha * act_cart_speed_mps.y + (1.0-speed_alpha) * ((current_pos_cart.y - last_pos_cart.y) / dt);
 800acf0:	4b9e      	ldr	r3, [pc, #632]	; (800af6c <calculate_impedance_control+0x37c>)
 800acf2:	edd3 7a01 	vldr	s15, [r3, #4]
 800acf6:	ed9f 7a9e 	vldr	s14, [pc, #632]	; 800af70 <calculate_impedance_control+0x380>
 800acfa:	ee67 7a87 	vmul.f32	s15, s15, s14
 800acfe:	ee17 0a90 	vmov	r0, s15
 800ad02:	f7f5 fbc9 	bl	8000498 <__aeabi_f2d>
 800ad06:	4604      	mov	r4, r0
 800ad08:	460d      	mov	r5, r1
 800ad0a:	4b9a      	ldr	r3, [pc, #616]	; (800af74 <calculate_impedance_control+0x384>)
 800ad0c:	4618      	mov	r0, r3
 800ad0e:	f7f5 fbc3 	bl	8000498 <__aeabi_f2d>
 800ad12:	4602      	mov	r2, r0
 800ad14:	460b      	mov	r3, r1
 800ad16:	f04f 0000 	mov.w	r0, #0
 800ad1a:	4997      	ldr	r1, [pc, #604]	; (800af78 <calculate_impedance_control+0x388>)
 800ad1c:	f7f5 fa5c 	bl	80001d8 <__aeabi_dsub>
 800ad20:	4602      	mov	r2, r0
 800ad22:	460b      	mov	r3, r1
 800ad24:	4690      	mov	r8, r2
 800ad26:	4699      	mov	r9, r3
 800ad28:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 800ad2c:	4b93      	ldr	r3, [pc, #588]	; (800af7c <calculate_impedance_control+0x38c>)
 800ad2e:	edd3 7a01 	vldr	s15, [r3, #4]
 800ad32:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ad36:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 800ad3a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800ad3e:	ee16 0a90 	vmov	r0, s13
 800ad42:	f7f5 fba9 	bl	8000498 <__aeabi_f2d>
 800ad46:	4602      	mov	r2, r0
 800ad48:	460b      	mov	r3, r1
 800ad4a:	4640      	mov	r0, r8
 800ad4c:	4649      	mov	r1, r9
 800ad4e:	f7f5 fbfb 	bl	8000548 <__aeabi_dmul>
 800ad52:	4602      	mov	r2, r0
 800ad54:	460b      	mov	r3, r1
 800ad56:	4620      	mov	r0, r4
 800ad58:	4629      	mov	r1, r5
 800ad5a:	f7f5 fa3f 	bl	80001dc <__adddf3>
 800ad5e:	4603      	mov	r3, r0
 800ad60:	460c      	mov	r4, r1
 800ad62:	4618      	mov	r0, r3
 800ad64:	4621      	mov	r1, r4
 800ad66:	f7f5 fec7 	bl	8000af8 <__aeabi_d2f>
 800ad6a:	4602      	mov	r2, r0
 800ad6c:	4b7f      	ldr	r3, [pc, #508]	; (800af6c <calculate_impedance_control+0x37c>)
 800ad6e:	605a      	str	r2, [r3, #4]

	des_cart_speed_mps.x = speed_alpha * des_cart_speed_mps.x + (1.0-speed_alpha) *((desired_pos.x - last_des_pos_cart.x) / dt);
 800ad70:	4b83      	ldr	r3, [pc, #524]	; (800af80 <calculate_impedance_control+0x390>)
 800ad72:	edd3 7a00 	vldr	s15, [r3]
 800ad76:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 800af70 <calculate_impedance_control+0x380>
 800ad7a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ad7e:	ee17 0a90 	vmov	r0, s15
 800ad82:	f7f5 fb89 	bl	8000498 <__aeabi_f2d>
 800ad86:	4604      	mov	r4, r0
 800ad88:	460d      	mov	r5, r1
 800ad8a:	4b7a      	ldr	r3, [pc, #488]	; (800af74 <calculate_impedance_control+0x384>)
 800ad8c:	4618      	mov	r0, r3
 800ad8e:	f7f5 fb83 	bl	8000498 <__aeabi_f2d>
 800ad92:	4602      	mov	r2, r0
 800ad94:	460b      	mov	r3, r1
 800ad96:	f04f 0000 	mov.w	r0, #0
 800ad9a:	4977      	ldr	r1, [pc, #476]	; (800af78 <calculate_impedance_control+0x388>)
 800ad9c:	f7f5 fa1c 	bl	80001d8 <__aeabi_dsub>
 800ada0:	4602      	mov	r2, r0
 800ada2:	460b      	mov	r3, r1
 800ada4:	4690      	mov	r8, r2
 800ada6:	4699      	mov	r9, r3
 800ada8:	ed97 7a00 	vldr	s14, [r7]
 800adac:	4b75      	ldr	r3, [pc, #468]	; (800af84 <calculate_impedance_control+0x394>)
 800adae:	edd3 7a00 	vldr	s15, [r3]
 800adb2:	ee37 7a67 	vsub.f32	s14, s14, s15
 800adb6:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 800adba:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800adbe:	ee16 0a90 	vmov	r0, s13
 800adc2:	f7f5 fb69 	bl	8000498 <__aeabi_f2d>
 800adc6:	4602      	mov	r2, r0
 800adc8:	460b      	mov	r3, r1
 800adca:	4640      	mov	r0, r8
 800adcc:	4649      	mov	r1, r9
 800adce:	f7f5 fbbb 	bl	8000548 <__aeabi_dmul>
 800add2:	4602      	mov	r2, r0
 800add4:	460b      	mov	r3, r1
 800add6:	4620      	mov	r0, r4
 800add8:	4629      	mov	r1, r5
 800adda:	f7f5 f9ff 	bl	80001dc <__adddf3>
 800adde:	4603      	mov	r3, r0
 800ade0:	460c      	mov	r4, r1
 800ade2:	4618      	mov	r0, r3
 800ade4:	4621      	mov	r1, r4
 800ade6:	f7f5 fe87 	bl	8000af8 <__aeabi_d2f>
 800adea:	4602      	mov	r2, r0
 800adec:	4b64      	ldr	r3, [pc, #400]	; (800af80 <calculate_impedance_control+0x390>)
 800adee:	601a      	str	r2, [r3, #0]
	des_cart_speed_mps.y = speed_alpha * des_cart_speed_mps.y + (1.0-speed_alpha) *((desired_pos.y - last_des_pos_cart.y) / dt);
 800adf0:	4b63      	ldr	r3, [pc, #396]	; (800af80 <calculate_impedance_control+0x390>)
 800adf2:	edd3 7a01 	vldr	s15, [r3, #4]
 800adf6:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 800af70 <calculate_impedance_control+0x380>
 800adfa:	ee67 7a87 	vmul.f32	s15, s15, s14
 800adfe:	ee17 0a90 	vmov	r0, s15
 800ae02:	f7f5 fb49 	bl	8000498 <__aeabi_f2d>
 800ae06:	4604      	mov	r4, r0
 800ae08:	460d      	mov	r5, r1
 800ae0a:	4b5a      	ldr	r3, [pc, #360]	; (800af74 <calculate_impedance_control+0x384>)
 800ae0c:	4618      	mov	r0, r3
 800ae0e:	f7f5 fb43 	bl	8000498 <__aeabi_f2d>
 800ae12:	4602      	mov	r2, r0
 800ae14:	460b      	mov	r3, r1
 800ae16:	f04f 0000 	mov.w	r0, #0
 800ae1a:	4957      	ldr	r1, [pc, #348]	; (800af78 <calculate_impedance_control+0x388>)
 800ae1c:	f7f5 f9dc 	bl	80001d8 <__aeabi_dsub>
 800ae20:	4602      	mov	r2, r0
 800ae22:	460b      	mov	r3, r1
 800ae24:	4690      	mov	r8, r2
 800ae26:	4699      	mov	r9, r3
 800ae28:	ed97 7a01 	vldr	s14, [r7, #4]
 800ae2c:	4b55      	ldr	r3, [pc, #340]	; (800af84 <calculate_impedance_control+0x394>)
 800ae2e:	edd3 7a01 	vldr	s15, [r3, #4]
 800ae32:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ae36:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 800ae3a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800ae3e:	ee16 0a90 	vmov	r0, s13
 800ae42:	f7f5 fb29 	bl	8000498 <__aeabi_f2d>
 800ae46:	4602      	mov	r2, r0
 800ae48:	460b      	mov	r3, r1
 800ae4a:	4640      	mov	r0, r8
 800ae4c:	4649      	mov	r1, r9
 800ae4e:	f7f5 fb7b 	bl	8000548 <__aeabi_dmul>
 800ae52:	4602      	mov	r2, r0
 800ae54:	460b      	mov	r3, r1
 800ae56:	4620      	mov	r0, r4
 800ae58:	4629      	mov	r1, r5
 800ae5a:	f7f5 f9bf 	bl	80001dc <__adddf3>
 800ae5e:	4603      	mov	r3, r0
 800ae60:	460c      	mov	r4, r1
 800ae62:	4618      	mov	r0, r3
 800ae64:	4621      	mov	r1, r4
 800ae66:	f7f5 fe47 	bl	8000af8 <__aeabi_d2f>
 800ae6a:	4602      	mov	r2, r0
 800ae6c:	4b44      	ldr	r3, [pc, #272]	; (800af80 <calculate_impedance_control+0x390>)
 800ae6e:	605a      	str	r2, [r3, #4]

	last_pos_cart.x = current_pos_cart.x;
 800ae70:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ae72:	4a42      	ldr	r2, [pc, #264]	; (800af7c <calculate_impedance_control+0x38c>)
 800ae74:	6013      	str	r3, [r2, #0]
	last_pos_cart.y = current_pos_cart.y;
 800ae76:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ae78:	4a40      	ldr	r2, [pc, #256]	; (800af7c <calculate_impedance_control+0x38c>)
 800ae7a:	6053      	str	r3, [r2, #4]
	last_des_pos_cart.x = desired_pos.x;
 800ae7c:	683b      	ldr	r3, [r7, #0]
 800ae7e:	4a41      	ldr	r2, [pc, #260]	; (800af84 <calculate_impedance_control+0x394>)
 800ae80:	6013      	str	r3, [r2, #0]
	last_des_pos_cart.y = desired_pos.y;
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	4a3f      	ldr	r2, [pc, #252]	; (800af84 <calculate_impedance_control+0x394>)
 800ae86:	6053      	str	r3, [r2, #4]
	last_time = current_time;
 800ae88:	4a3f      	ldr	r2, [pc, #252]	; (800af88 <calculate_impedance_control+0x398>)
 800ae8a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800ae8c:	6013      	str	r3, [r2, #0]

	// Calculate desired force from springs
	float fx = params.k_eff_x * (desired_pos.x - current_pos_cart.x); // In N
 800ae8e:	ed97 7a27 	vldr	s14, [r7, #156]	; 0x9c
 800ae92:	edd7 6a00 	vldr	s13, [r7]
 800ae96:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 800ae9a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800ae9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aea2:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
	float fy = params.k_eff_y * (desired_pos.y - current_pos_cart.y);
 800aea6:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 800aeaa:	edd7 6a01 	vldr	s13, [r7, #4]
 800aeae:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 800aeb2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800aeb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aeba:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
	// Damping
	fx += params.c_eff_x * (act_cart_speed_mps.x - des_cart_speed_mps.x); // TODO use relative
 800aebe:	ed97 7a28 	vldr	s14, [r7, #160]	; 0xa0
 800aec2:	4b2a      	ldr	r3, [pc, #168]	; (800af6c <calculate_impedance_control+0x37c>)
 800aec4:	edd3 6a00 	vldr	s13, [r3]
 800aec8:	4b2d      	ldr	r3, [pc, #180]	; (800af80 <calculate_impedance_control+0x390>)
 800aeca:	edd3 7a00 	vldr	s15, [r3]
 800aece:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800aed2:	ee27 7a27 	vmul.f32	s14, s14, s15
 800aed6:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800aeda:	ee77 7a27 	vadd.f32	s15, s14, s15
 800aede:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
	fy += params.c_eff_y * (act_cart_speed_mps.y - des_cart_speed_mps.y);
 800aee2:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 800aee6:	4b21      	ldr	r3, [pc, #132]	; (800af6c <calculate_impedance_control+0x37c>)
 800aee8:	edd3 6a01 	vldr	s13, [r3, #4]
 800aeec:	4b24      	ldr	r3, [pc, #144]	; (800af80 <calculate_impedance_control+0x390>)
 800aeee:	edd3 7a01 	vldr	s15, [r3, #4]
 800aef2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800aef6:	ee27 7a27 	vmul.f32	s14, s14, s15
 800aefa:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800aefe:	ee77 7a27 	vadd.f32	s15, s14, s15
 800af02:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

	if(cycle_count++ % 40)
 800af06:	4b21      	ldr	r3, [pc, #132]	; (800af8c <calculate_impedance_control+0x39c>)
 800af08:	6819      	ldr	r1, [r3, #0]
 800af0a:	1c4b      	adds	r3, r1, #1
 800af0c:	4a1f      	ldr	r2, [pc, #124]	; (800af8c <calculate_impedance_control+0x39c>)
 800af0e:	6013      	str	r3, [r2, #0]
 800af10:	4b1f      	ldr	r3, [pc, #124]	; (800af90 <calculate_impedance_control+0x3a0>)
 800af12:	fba3 2301 	umull	r2, r3, r3, r1
 800af16:	095a      	lsrs	r2, r3, #5
 800af18:	4613      	mov	r3, r2
 800af1a:	009b      	lsls	r3, r3, #2
 800af1c:	4413      	add	r3, r2
 800af1e:	00db      	lsls	r3, r3, #3
 800af20:	1aca      	subs	r2, r1, r3
 800af22:	2a00      	cmp	r2, #0
 800af24:	d036      	beq.n	800af94 <calculate_impedance_control+0x3a4>
	{
		canbus_frame_t frame;
		can_message_id_t id_helper;

		id_helper.can_msg_type = CAN_MSG_TYPE_INFO;
 800af26:	2301      	movs	r3, #1
 800af28:	62bb      	str	r3, [r7, #40]	; 0x28
		id_helper.can_class = CAN_MSG_CLASS_INFO_TELEMETRY;
 800af2a:	2300      	movs	r3, #0
 800af2c:	62fb      	str	r3, [r7, #44]	; 0x2c
		id_helper.can_device = get_device_index();
 800af2e:	f7f6 fc5d 	bl	80017ec <get_device_index>
 800af32:	4603      	mov	r3, r0
 800af34:	637b      	str	r3, [r7, #52]	; 0x34

		id_helper.can_index = CAN_MSG_INDEX_INFO_PROPRIO_FORCE;
 800af36:	2306      	movs	r3, #6
 800af38:	633b      	str	r3, [r7, #48]	; 0x30
		pack_can_message(&id_helper);
 800af3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800af3e:	4618      	mov	r0, r3
 800af40:	f7ff fc09 	bl	800a756 <pack_can_message>

		frame.id = id_helper.raw_id;
 800af44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af46:	63bb      	str	r3, [r7, #56]	; 0x38
		frame.length = 8;
 800af48:	2308      	movs	r3, #8
 800af4a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
		memcpy(&frame.data[0], &fx, 4);
 800af4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800af50:	f8c7 303d 	str.w	r3, [r7, #61]	; 0x3d
		memcpy(&frame.data[4], &fy, 4);
 800af54:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800af56:	f8c7 3041 	str.w	r3, [r7, #65]	; 0x41
		add_can_frame_to_tx_queue(frame);
 800af5a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800af5e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800af60:	f7f6 fc70 	bl	8001844 <add_can_frame_to_tx_queue>
 800af64:	e016      	b.n	800af94 <calculate_impedance_control+0x3a4>
 800af66:	bf00      	nop
 800af68:	3983126f 	.word	0x3983126f
 800af6c:	2001528c 	.word	0x2001528c
 800af70:	3f7eb852 	.word	0x3f7eb852
 800af74:	3f7eb852 	.word	0x3f7eb852
 800af78:	3ff00000 	.word	0x3ff00000
 800af7c:	20015294 	.word	0x20015294
 800af80:	2001529c 	.word	0x2001529c
 800af84:	200152a4 	.word	0x200152a4
 800af88:	200152ac 	.word	0x200152ac
 800af8c:	200152b0 	.word	0x200152b0
 800af90:	cccccccd 	.word	0xcccccccd
	}

	// Calculate desired torque, tau_d = J^T * f_d
	// In N * m
	float tau_hip = fx*jac.j_00 + fy*jac.j_10;
 800af94:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 800af98:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800af9c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800afa0:	edd7 6a16 	vldr	s13, [r7, #88]	; 0x58
 800afa4:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800afa8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800afac:	ee77 7a27 	vadd.f32	s15, s14, s15
 800afb0:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
	float tau_knee = fx*jac.j_01 + fy*jac.j_11;
 800afb4:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 800afb8:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800afbc:	ee27 7a27 	vmul.f32	s14, s14, s15
 800afc0:	edd7 6a17 	vldr	s13, [r7, #92]	; 0x5c
 800afc4:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800afc8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800afcc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800afd0:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70


	// Account for gear ratio
	tau_hip = tau_hip / params.gear_ratio;
 800afd4:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 800afd8:	edd7 6a1d 	vldr	s13, [r7, #116]	; 0x74
 800afdc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800afe0:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
	tau_knee = tau_knee / params.gear_ratio;
 800afe4:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 800afe8:	edd7 6a1c 	vldr	s13, [r7, #112]	; 0x70
 800afec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800aff0:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70

	// Calculate desired current to meet torque
	float current_hip = params.gain_current_per_torque * tau_hip;
 800aff4:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 800aff8:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 800affc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b000:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
	float current_knee = params.gain_current_per_torque * tau_knee;
 800b004:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 800b008:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 800b00c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b010:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68

	// Current controller outside of here
	cmds->hip_cmd_ma = current_hip * 1000.0;
 800b014:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800b016:	f7f5 fa3f 	bl	8000498 <__aeabi_f2d>
 800b01a:	f04f 0200 	mov.w	r2, #0
 800b01e:	4b13      	ldr	r3, [pc, #76]	; (800b06c <calculate_impedance_control+0x47c>)
 800b020:	f7f5 fa92 	bl	8000548 <__aeabi_dmul>
 800b024:	4603      	mov	r3, r0
 800b026:	460c      	mov	r4, r1
 800b028:	4618      	mov	r0, r3
 800b02a:	4621      	mov	r1, r4
 800b02c:	f7f5 fd3c 	bl	8000aa8 <__aeabi_d2iz>
 800b030:	4602      	mov	r2, r0
 800b032:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800b036:	601a      	str	r2, [r3, #0]
	cmds->knee_cmd_ma = current_knee * 1000.0;
 800b038:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800b03a:	f7f5 fa2d 	bl	8000498 <__aeabi_f2d>
 800b03e:	f04f 0200 	mov.w	r2, #0
 800b042:	4b0a      	ldr	r3, [pc, #40]	; (800b06c <calculate_impedance_control+0x47c>)
 800b044:	f7f5 fa80 	bl	8000548 <__aeabi_dmul>
 800b048:	4603      	mov	r3, r0
 800b04a:	460c      	mov	r4, r1
 800b04c:	4618      	mov	r0, r3
 800b04e:	4621      	mov	r1, r4
 800b050:	f7f5 fd2a 	bl	8000aa8 <__aeabi_d2iz>
 800b054:	4602      	mov	r2, r0
 800b056:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800b05a:	605a      	str	r2, [r3, #4]
 }
 800b05c:	bf00      	nop
 800b05e:	3780      	adds	r7, #128	; 0x80
 800b060:	46bd      	mov	sp, r7
 800b062:	e8bd 43b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, lr}
 800b066:	b004      	add	sp, #16
 800b068:	4770      	bx	lr
 800b06a:	bf00      	nop
 800b06c:	408f4000 	.word	0x408f4000

0800b070 <init_leg_precalcs>:
 #include <math.h>
 #include "fast_inverse_trig.h"
 #include "arm_math.h"

 void init_leg_precalcs(leg_ik_t * leg)
 {
 800b070:	b5b0      	push	{r4, r5, r7, lr}
 800b072:	b082      	sub	sp, #8
 800b074:	af00      	add	r7, sp, #0
 800b076:	6078      	str	r0, [r7, #4]
	leg->alpha_1 = -(leg->calf_length_m*leg->calf_length_m + leg->thigh_length_m*leg->thigh_length_m);
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	ed93 7a01 	vldr	s14, [r3, #4]
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	edd3 7a01 	vldr	s15, [r3, #4]
 800b084:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	edd3 6a00 	vldr	s13, [r3]
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	edd3 7a00 	vldr	s15, [r3]
 800b094:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b098:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b09c:	eef1 7a67 	vneg.f32	s15, s15
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	edc3 7a02 	vstr	s15, [r3, #8]
	leg->alpha_2 = 1.0 / (2.0 * leg->calf_length_m * leg->thigh_length_m);
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	685b      	ldr	r3, [r3, #4]
 800b0aa:	4618      	mov	r0, r3
 800b0ac:	f7f5 f9f4 	bl	8000498 <__aeabi_f2d>
 800b0b0:	4602      	mov	r2, r0
 800b0b2:	460b      	mov	r3, r1
 800b0b4:	f7f5 f892 	bl	80001dc <__adddf3>
 800b0b8:	4603      	mov	r3, r0
 800b0ba:	460c      	mov	r4, r1
 800b0bc:	4625      	mov	r5, r4
 800b0be:	461c      	mov	r4, r3
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	4618      	mov	r0, r3
 800b0c6:	f7f5 f9e7 	bl	8000498 <__aeabi_f2d>
 800b0ca:	4602      	mov	r2, r0
 800b0cc:	460b      	mov	r3, r1
 800b0ce:	4620      	mov	r0, r4
 800b0d0:	4629      	mov	r1, r5
 800b0d2:	f7f5 fa39 	bl	8000548 <__aeabi_dmul>
 800b0d6:	4603      	mov	r3, r0
 800b0d8:	460c      	mov	r4, r1
 800b0da:	461a      	mov	r2, r3
 800b0dc:	4623      	mov	r3, r4
 800b0de:	f04f 0000 	mov.w	r0, #0
 800b0e2:	4908      	ldr	r1, [pc, #32]	; (800b104 <init_leg_precalcs+0x94>)
 800b0e4:	f7f5 fb5a 	bl	800079c <__aeabi_ddiv>
 800b0e8:	4603      	mov	r3, r0
 800b0ea:	460c      	mov	r4, r1
 800b0ec:	4618      	mov	r0, r3
 800b0ee:	4621      	mov	r1, r4
 800b0f0:	f7f5 fd02 	bl	8000af8 <__aeabi_d2f>
 800b0f4:	4602      	mov	r2, r0
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	60da      	str	r2, [r3, #12]
 }
 800b0fa:	bf00      	nop
 800b0fc:	3708      	adds	r7, #8
 800b0fe:	46bd      	mov	sp, r7
 800b100:	bdb0      	pop	{r4, r5, r7, pc}
 800b102:	bf00      	nop
 800b104:	3ff00000 	.word	0x3ff00000

0800b108 <calculate_ik>:

 void calculate_ik(leg_ik_t * leg, pos_joint_space_t * joint_angles, const pos_cartesian_t pos)
 {
 800b108:	b580      	push	{r7, lr}
 800b10a:	ed2d 8b04 	vpush	{d8-d9}
 800b10e:	b084      	sub	sp, #16
 800b110:	af00      	add	r7, sp, #0
 800b112:	60f8      	str	r0, [r7, #12]
 800b114:	60b9      	str	r1, [r7, #8]
 800b116:	eeb0 7a40 	vmov.f32	s14, s0
 800b11a:	eef0 7a60 	vmov.f32	s15, s1
 800b11e:	ed87 7a00 	vstr	s14, [r7]
 800b122:	edc7 7a01 	vstr	s15, [r7, #4]
	joint_angles->knee_angle_rad = fast_acos(leg->alpha_2 * (pos.x*pos.x + pos.y*pos.y + leg->alpha_1) );
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	ed93 7a03 	vldr	s14, [r3, #12]
 800b12c:	edd7 6a00 	vldr	s13, [r7]
 800b130:	edd7 7a00 	vldr	s15, [r7]
 800b134:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800b138:	ed97 6a01 	vldr	s12, [r7, #4]
 800b13c:	edd7 7a01 	vldr	s15, [r7, #4]
 800b140:	ee66 7a27 	vmul.f32	s15, s12, s15
 800b144:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	edd3 7a02 	vldr	s15, [r3, #8]
 800b14e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b152:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b156:	eeb0 0a67 	vmov.f32	s0, s15
 800b15a:	f7ff fc99 	bl	800aa90 <fast_acos>
 800b15e:	eef0 7a40 	vmov.f32	s15, s0
 800b162:	68bb      	ldr	r3, [r7, #8]
 800b164:	edc3 7a01 	vstr	s15, [r3, #4]
	joint_angles->thigh_angle_rad = fast_atan( pos.y / pos.x ) - fast_atan( (leg->calf_length_m * arm_sin_f32(joint_angles->knee_angle_rad)) / (leg->thigh_length_m + leg->calf_length_m * arm_cos_f32(joint_angles->knee_angle_rad)) );
 800b168:	ed97 7a01 	vldr	s14, [r7, #4]
 800b16c:	edd7 7a00 	vldr	s15, [r7]
 800b170:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800b174:	eeb0 0a66 	vmov.f32	s0, s13
 800b178:	f7ff fce6 	bl	800ab48 <fast_atan>
 800b17c:	eef0 9a40 	vmov.f32	s19, s0
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	ed93 8a01 	vldr	s16, [r3, #4]
 800b186:	68bb      	ldr	r3, [r7, #8]
 800b188:	edd3 7a01 	vldr	s15, [r3, #4]
 800b18c:	eeb0 0a67 	vmov.f32	s0, s15
 800b190:	f001 fda4 	bl	800ccdc <arm_sin_f32>
 800b194:	eef0 7a40 	vmov.f32	s15, s0
 800b198:	ee28 8a27 	vmul.f32	s16, s16, s15
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	edd3 8a00 	vldr	s17, [r3]
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	ed93 9a01 	vldr	s18, [r3, #4]
 800b1a8:	68bb      	ldr	r3, [r7, #8]
 800b1aa:	edd3 7a01 	vldr	s15, [r3, #4]
 800b1ae:	eeb0 0a67 	vmov.f32	s0, s15
 800b1b2:	f001 fdd7 	bl	800cd64 <arm_cos_f32>
 800b1b6:	eef0 7a40 	vmov.f32	s15, s0
 800b1ba:	ee69 7a27 	vmul.f32	s15, s18, s15
 800b1be:	ee78 7aa7 	vadd.f32	s15, s17, s15
 800b1c2:	ee88 7a27 	vdiv.f32	s14, s16, s15
 800b1c6:	eeb0 0a47 	vmov.f32	s0, s14
 800b1ca:	f7ff fcbd 	bl	800ab48 <fast_atan>
 800b1ce:	eef0 7a40 	vmov.f32	s15, s0
 800b1d2:	ee79 7ae7 	vsub.f32	s15, s19, s15
 800b1d6:	68bb      	ldr	r3, [r7, #8]
 800b1d8:	edc3 7a00 	vstr	s15, [r3]
 }
 800b1dc:	bf00      	nop
 800b1de:	3710      	adds	r7, #16
 800b1e0:	46bd      	mov	sp, r7
 800b1e2:	ecbd 8b04 	vpop	{d8-d9}
 800b1e6:	bd80      	pop	{r7, pc}

0800b1e8 <calculate_fk_and_jacobian>:
	pos->x = leg->thigh_length_m * arm_cos_f32(joint_angles.thigh_angle_rad) + leg->calf_length_m * arm_cos_f32(joint_angles.thigh_angle_rad + joint_angles.knee_angle_rad);
	pos->y = leg->thigh_length_m * arm_sin_f32(joint_angles.thigh_angle_rad) + leg->calf_length_m * arm_sin_f32(joint_angles.thigh_angle_rad + joint_angles.knee_angle_rad);
 }

 void calculate_fk_and_jacobian(leg_ik_t * leg, pos_cartesian_t * pos, const pos_joint_space_t joint_angles, jacobian_t * j)
 {
 800b1e8:	b580      	push	{r7, lr}
 800b1ea:	b08a      	sub	sp, #40	; 0x28
 800b1ec:	af00      	add	r7, sp, #0
 800b1ee:	6178      	str	r0, [r7, #20]
 800b1f0:	6139      	str	r1, [r7, #16]
 800b1f2:	eeb0 7a40 	vmov.f32	s14, s0
 800b1f6:	eef0 7a60 	vmov.f32	s15, s1
 800b1fa:	607a      	str	r2, [r7, #4]
 800b1fc:	ed87 7a02 	vstr	s14, [r7, #8]
 800b200:	edc7 7a03 	vstr	s15, [r7, #12]
	// Optimization, avoid calculating sin and cos functions twice
	float ct = arm_cos_f32(joint_angles.thigh_angle_rad);
 800b204:	edd7 7a02 	vldr	s15, [r7, #8]
 800b208:	eeb0 0a67 	vmov.f32	s0, s15
 800b20c:	f001 fdaa 	bl	800cd64 <arm_cos_f32>
 800b210:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
	float st = arm_sin_f32(joint_angles.thigh_angle_rad);
 800b214:	edd7 7a02 	vldr	s15, [r7, #8]
 800b218:	eeb0 0a67 	vmov.f32	s0, s15
 800b21c:	f001 fd5e 	bl	800ccdc <arm_sin_f32>
 800b220:	ed87 0a08 	vstr	s0, [r7, #32]
	float ctk = arm_cos_f32(joint_angles.thigh_angle_rad + joint_angles.knee_angle_rad);
 800b224:	ed97 7a02 	vldr	s14, [r7, #8]
 800b228:	edd7 7a03 	vldr	s15, [r7, #12]
 800b22c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b230:	eeb0 0a67 	vmov.f32	s0, s15
 800b234:	f001 fd96 	bl	800cd64 <arm_cos_f32>
 800b238:	ed87 0a07 	vstr	s0, [r7, #28]
	float stk = arm_sin_f32(joint_angles.thigh_angle_rad + joint_angles.knee_angle_rad);
 800b23c:	ed97 7a02 	vldr	s14, [r7, #8]
 800b240:	edd7 7a03 	vldr	s15, [r7, #12]
 800b244:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b248:	eeb0 0a67 	vmov.f32	s0, s15
 800b24c:	f001 fd46 	bl	800ccdc <arm_sin_f32>
 800b250:	ed87 0a06 	vstr	s0, [r7, #24]

	pos->x = leg->thigh_length_m * ct + leg->calf_length_m * ctk;
 800b254:	697b      	ldr	r3, [r7, #20]
 800b256:	ed93 7a00 	vldr	s14, [r3]
 800b25a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800b25e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b262:	697b      	ldr	r3, [r7, #20]
 800b264:	edd3 6a01 	vldr	s13, [r3, #4]
 800b268:	edd7 7a07 	vldr	s15, [r7, #28]
 800b26c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b270:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b274:	693b      	ldr	r3, [r7, #16]
 800b276:	edc3 7a00 	vstr	s15, [r3]
	pos->y = leg->thigh_length_m * st + leg->calf_length_m * stk;
 800b27a:	697b      	ldr	r3, [r7, #20]
 800b27c:	ed93 7a00 	vldr	s14, [r3]
 800b280:	edd7 7a08 	vldr	s15, [r7, #32]
 800b284:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b288:	697b      	ldr	r3, [r7, #20]
 800b28a:	edd3 6a01 	vldr	s13, [r3, #4]
 800b28e:	edd7 7a06 	vldr	s15, [r7, #24]
 800b292:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b296:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b29a:	693b      	ldr	r3, [r7, #16]
 800b29c:	edc3 7a01 	vstr	s15, [r3, #4]

	j->j_01 = -leg->calf_length_m * stk;
 800b2a0:	697b      	ldr	r3, [r7, #20]
 800b2a2:	edd3 7a01 	vldr	s15, [r3, #4]
 800b2a6:	eeb1 7a67 	vneg.f32	s14, s15
 800b2aa:	edd7 7a06 	vldr	s15, [r7, #24]
 800b2ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	edc3 7a01 	vstr	s15, [r3, #4]
	j->j_00 = -leg->thigh_length_m * st + j->j_01;
 800b2b8:	697b      	ldr	r3, [r7, #20]
 800b2ba:	edd3 7a00 	vldr	s15, [r3]
 800b2be:	eeb1 7a67 	vneg.f32	s14, s15
 800b2c2:	edd7 7a08 	vldr	s15, [r7, #32]
 800b2c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	edd3 7a01 	vldr	s15, [r3, #4]
 800b2d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	edc3 7a00 	vstr	s15, [r3]
	j->j_11 = leg->calf_length_m * ctk;
 800b2da:	697b      	ldr	r3, [r7, #20]
 800b2dc:	ed93 7a01 	vldr	s14, [r3, #4]
 800b2e0:	edd7 7a07 	vldr	s15, [r7, #28]
 800b2e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	edc3 7a03 	vstr	s15, [r3, #12]
	j->j_10 = leg->thigh_length_m * ct + j->j_11;
 800b2ee:	697b      	ldr	r3, [r7, #20]
 800b2f0:	ed93 7a00 	vldr	s14, [r3]
 800b2f4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800b2f8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	edd3 7a03 	vldr	s15, [r3, #12]
 800b302:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	edc3 7a02 	vstr	s15, [r3, #8]

 }
 800b30c:	bf00      	nop
 800b30e:	3728      	adds	r7, #40	; 0x28
 800b310:	46bd      	mov	sp, r7
 800b312:	bd80      	pop	{r7, pc}

0800b314 <motion_primitive_init>:
 static volatile uint8_t primitive_index = 0;
 static uint32_t time_offset = 0;
 static primitive_t primitives[NUMBER_PRIMITIVES];

 void motion_primitive_init(void)
 {
 800b314:	b480      	push	{r7}
 800b316:	af00      	add	r7, sp, #0

	// t_part must be always increasing, never > 1.0. Must be a cyclical motion primitive

	// Slow trot walk
	// Triangular, 1Hz, roughly 3X longer on ground than in air, front slightly forward of hip
	primitives[0].num_keyframes = 3;
 800b318:	4bb6      	ldr	r3, [pc, #728]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b31a:	2203      	movs	r2, #3
 800b31c:	701a      	strb	r2, [r3, #0]
	primitives[0].tau = 2.0;
 800b31e:	4bb5      	ldr	r3, [pc, #724]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b320:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800b324:	615a      	str	r2, [r3, #20]
	primitives[0].t_offset = 0.0;
 800b326:	4bb3      	ldr	r3, [pc, #716]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b328:	f04f 0200 	mov.w	r2, #0
 800b32c:	619a      	str	r2, [r3, #24]
	primitives[0].invert = 0;
 800b32e:	4bb1      	ldr	r3, [pc, #708]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b330:	2200      	movs	r2, #0
 800b332:	705a      	strb	r2, [r3, #1]
	primitives[0].time_reverse = 0;
 800b334:	4baf      	ldr	r3, [pc, #700]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b336:	2200      	movs	r2, #0
 800b338:	709a      	strb	r2, [r3, #2]
	primitives[0].x_offset_m = 0;
 800b33a:	4bae      	ldr	r3, [pc, #696]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b33c:	f04f 0200 	mov.w	r2, #0
 800b340:	605a      	str	r2, [r3, #4]
	primitives[0].y_offset_m = 0;
 800b342:	4bac      	ldr	r3, [pc, #688]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b344:	f04f 0200 	mov.w	r2, #0
 800b348:	609a      	str	r2, [r3, #8]
	primitives[0].x_scale = 1.0;
 800b34a:	4baa      	ldr	r3, [pc, #680]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b34c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b350:	60da      	str	r2, [r3, #12]
	primitives[0].y_scale = 1.0;
 800b352:	4ba8      	ldr	r3, [pc, #672]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b354:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b358:	611a      	str	r2, [r3, #16]

	primitives[0].frames[0].t_part = 0.0;
 800b35a:	4ba6      	ldr	r3, [pc, #664]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b35c:	f04f 0200 	mov.w	r2, #0
 800b360:	625a      	str	r2, [r3, #36]	; 0x24
	primitives[0].frames[0].x = 0.105;
 800b362:	4ba4      	ldr	r3, [pc, #656]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b364:	4aa4      	ldr	r2, [pc, #656]	; (800b5f8 <motion_primitive_init+0x2e4>)
 800b366:	61da      	str	r2, [r3, #28]
	primitives[0].frames[0].y = 0.01;
 800b368:	4ba2      	ldr	r3, [pc, #648]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b36a:	4aa4      	ldr	r2, [pc, #656]	; (800b5fc <motion_primitive_init+0x2e8>)
 800b36c:	621a      	str	r2, [r3, #32]

	primitives[0].frames[1].t_part = 0.75;
 800b36e:	4ba1      	ldr	r3, [pc, #644]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b370:	f04f 527d 	mov.w	r2, #1061158912	; 0x3f400000
 800b374:	631a      	str	r2, [r3, #48]	; 0x30
	primitives[0].frames[1].x = 0.105;
 800b376:	4b9f      	ldr	r3, [pc, #636]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b378:	4a9f      	ldr	r2, [pc, #636]	; (800b5f8 <motion_primitive_init+0x2e4>)
 800b37a:	629a      	str	r2, [r3, #40]	; 0x28
	primitives[0].frames[1].y = -0.05;
 800b37c:	4b9d      	ldr	r3, [pc, #628]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b37e:	4aa0      	ldr	r2, [pc, #640]	; (800b600 <motion_primitive_init+0x2ec>)
 800b380:	62da      	str	r2, [r3, #44]	; 0x2c

	primitives[0].frames[2].t_part = 0.875;
 800b382:	4b9c      	ldr	r3, [pc, #624]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b384:	4a9f      	ldr	r2, [pc, #636]	; (800b604 <motion_primitive_init+0x2f0>)
 800b386:	63da      	str	r2, [r3, #60]	; 0x3c
	primitives[0].frames[2].x = 0.06;
 800b388:	4b9a      	ldr	r3, [pc, #616]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b38a:	4a9f      	ldr	r2, [pc, #636]	; (800b608 <motion_primitive_init+0x2f4>)
 800b38c:	635a      	str	r2, [r3, #52]	; 0x34
	primitives[0].frames[2].y = -0.02;
 800b38e:	4b99      	ldr	r3, [pc, #612]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b390:	4a9e      	ldr	r2, [pc, #632]	; (800b60c <motion_primitive_init+0x2f8>)
 800b392:	639a      	str	r2, [r3, #56]	; 0x38

	// Fast trot walk
	// Mostly triangular, in air roughly same as on ground, rear slightly backward of hip
	primitives[1].num_keyframes = 4;
 800b394:	4b97      	ldr	r3, [pc, #604]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b396:	2204      	movs	r2, #4
 800b398:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
	primitives[1].tau = 2.0;
 800b39c:	4b95      	ldr	r3, [pc, #596]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b39e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800b3a2:	679a      	str	r2, [r3, #120]	; 0x78
	primitives[1].t_offset = 0.0;
 800b3a4:	4b93      	ldr	r3, [pc, #588]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b3a6:	f04f 0200 	mov.w	r2, #0
 800b3aa:	67da      	str	r2, [r3, #124]	; 0x7c
	primitives[1].invert = 0;
 800b3ac:	4b91      	ldr	r3, [pc, #580]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b3ae:	2200      	movs	r2, #0
 800b3b0:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
	primitives[1].time_reverse = 0;
 800b3b4:	4b8f      	ldr	r3, [pc, #572]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b3b6:	2200      	movs	r2, #0
 800b3b8:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
	primitives[1].x_offset_m = 0;
 800b3bc:	4b8d      	ldr	r3, [pc, #564]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b3be:	f04f 0200 	mov.w	r2, #0
 800b3c2:	669a      	str	r2, [r3, #104]	; 0x68
	primitives[1].y_offset_m = 0;
 800b3c4:	4b8b      	ldr	r3, [pc, #556]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b3c6:	f04f 0200 	mov.w	r2, #0
 800b3ca:	66da      	str	r2, [r3, #108]	; 0x6c
	primitives[1].x_scale = 1.0;
 800b3cc:	4b89      	ldr	r3, [pc, #548]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b3ce:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b3d2:	671a      	str	r2, [r3, #112]	; 0x70
	primitives[1].y_scale = 1.0;
 800b3d4:	4b87      	ldr	r3, [pc, #540]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b3d6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b3da:	675a      	str	r2, [r3, #116]	; 0x74

	primitives[1].frames[0].t_part = 0.0;
 800b3dc:	4b85      	ldr	r3, [pc, #532]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b3de:	f04f 0200 	mov.w	r2, #0
 800b3e2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	primitives[1].frames[0].x = 0.09;
 800b3e6:	4b83      	ldr	r3, [pc, #524]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b3e8:	4a89      	ldr	r2, [pc, #548]	; (800b610 <motion_primitive_init+0x2fc>)
 800b3ea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	primitives[1].frames[0].y = 0.06;
 800b3ee:	4b81      	ldr	r3, [pc, #516]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b3f0:	4a85      	ldr	r2, [pc, #532]	; (800b608 <motion_primitive_init+0x2f4>)
 800b3f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

	primitives[1].frames[1].t_part = 0.5;
 800b3f6:	4b7f      	ldr	r3, [pc, #508]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b3f8:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 800b3fc:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	primitives[1].frames[1].x = 0.09;
 800b400:	4b7c      	ldr	r3, [pc, #496]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b402:	4a83      	ldr	r2, [pc, #524]	; (800b610 <motion_primitive_init+0x2fc>)
 800b404:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	primitives[1].frames[1].y = -0.01;
 800b408:	4b7a      	ldr	r3, [pc, #488]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b40a:	4a82      	ldr	r2, [pc, #520]	; (800b614 <motion_primitive_init+0x300>)
 800b40c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

	primitives[1].frames[2].t_part = 0.75;
 800b410:	4b78      	ldr	r3, [pc, #480]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b412:	f04f 527d 	mov.w	r2, #1061158912	; 0x3f400000
 800b416:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	primitives[1].frames[2].x = 0.05;
 800b41a:	4b76      	ldr	r3, [pc, #472]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b41c:	4a7e      	ldr	r2, [pc, #504]	; (800b618 <motion_primitive_init+0x304>)
 800b41e:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	primitives[1].frames[2].y = 0.02;
 800b422:	4b74      	ldr	r3, [pc, #464]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b424:	4a7d      	ldr	r2, [pc, #500]	; (800b61c <motion_primitive_init+0x308>)
 800b426:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

	primitives[1].frames[3].t_part = 0.95;
 800b42a:	4b72      	ldr	r3, [pc, #456]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b42c:	4a7c      	ldr	r2, [pc, #496]	; (800b620 <motion_primitive_init+0x30c>)
 800b42e:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
	primitives[1].frames[3].x = 0.08;
 800b432:	4b70      	ldr	r3, [pc, #448]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b434:	4a7b      	ldr	r2, [pc, #492]	; (800b624 <motion_primitive_init+0x310>)
 800b436:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	primitives[1].frames[3].y = 0.065;
 800b43a:	4b6e      	ldr	r3, [pc, #440]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b43c:	4a7a      	ldr	r2, [pc, #488]	; (800b628 <motion_primitive_init+0x314>)
 800b43e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

	// Bound
	// Mostly triangular, in air roughly same as on ground, centered on hip
	primitives[2].num_keyframes = 4;
 800b442:	4b6c      	ldr	r3, [pc, #432]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b444:	2204      	movs	r2, #4
 800b446:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
	primitives[2].tau = 2.0;
 800b44a:	4b6a      	ldr	r3, [pc, #424]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b44c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800b450:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
	primitives[2].t_offset = 0.0;
 800b454:	4b67      	ldr	r3, [pc, #412]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b456:	f04f 0200 	mov.w	r2, #0
 800b45a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
	primitives[2].invert = 0;
 800b45e:	4b65      	ldr	r3, [pc, #404]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b460:	2200      	movs	r2, #0
 800b462:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
	primitives[2].time_reverse = 0;
 800b466:	4b63      	ldr	r3, [pc, #396]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b468:	2200      	movs	r2, #0
 800b46a:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
	primitives[2].x_offset_m = 0;
 800b46e:	4b61      	ldr	r3, [pc, #388]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b470:	f04f 0200 	mov.w	r2, #0
 800b474:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	primitives[2].y_offset_m = 0;
 800b478:	4b5e      	ldr	r3, [pc, #376]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b47a:	f04f 0200 	mov.w	r2, #0
 800b47e:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	primitives[2].x_scale = 1.0;
 800b482:	4b5c      	ldr	r3, [pc, #368]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b484:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b488:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	primitives[2].y_scale = 1.0;
 800b48c:	4b59      	ldr	r3, [pc, #356]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b48e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b492:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8

	primitives[2].frames[0].t_part = 0.0;
 800b496:	4b57      	ldr	r3, [pc, #348]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b498:	f04f 0200 	mov.w	r2, #0
 800b49c:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
	primitives[2].frames[0].x = 0.105;
 800b4a0:	4b54      	ldr	r3, [pc, #336]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b4a2:	4a55      	ldr	r2, [pc, #340]	; (800b5f8 <motion_primitive_init+0x2e4>)
 800b4a4:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	primitives[2].frames[0].y = 0.03;
 800b4a8:	4b52      	ldr	r3, [pc, #328]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b4aa:	4a60      	ldr	r2, [pc, #384]	; (800b62c <motion_primitive_init+0x318>)
 800b4ac:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8

	primitives[2].frames[1].t_part = 0.5;
 800b4b0:	4b50      	ldr	r3, [pc, #320]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b4b2:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 800b4b6:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
	primitives[2].frames[1].x = 0.105;
 800b4ba:	4b4e      	ldr	r3, [pc, #312]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b4bc:	4a4e      	ldr	r2, [pc, #312]	; (800b5f8 <motion_primitive_init+0x2e4>)
 800b4be:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
	primitives[2].frames[1].y = -0.03;
 800b4c2:	4b4c      	ldr	r3, [pc, #304]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b4c4:	4a5a      	ldr	r2, [pc, #360]	; (800b630 <motion_primitive_init+0x31c>)
 800b4c6:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4

	primitives[2].frames[2].t_part = 0.7;
 800b4ca:	4b4a      	ldr	r3, [pc, #296]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b4cc:	4a59      	ldr	r2, [pc, #356]	; (800b634 <motion_primitive_init+0x320>)
 800b4ce:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	primitives[2].frames[2].x = 0.08;
 800b4d2:	4b48      	ldr	r3, [pc, #288]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b4d4:	4a53      	ldr	r2, [pc, #332]	; (800b624 <motion_primitive_init+0x310>)
 800b4d6:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
	primitives[2].frames[2].y = -0.015;
 800b4da:	4b46      	ldr	r3, [pc, #280]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b4dc:	4a56      	ldr	r2, [pc, #344]	; (800b638 <motion_primitive_init+0x324>)
 800b4de:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100

	primitives[2].frames[3].t_part = 0.9;
 800b4e2:	4b44      	ldr	r3, [pc, #272]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b4e4:	4a55      	ldr	r2, [pc, #340]	; (800b63c <motion_primitive_init+0x328>)
 800b4e6:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
	primitives[2].frames[3].x = 0.095;
 800b4ea:	4b42      	ldr	r3, [pc, #264]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b4ec:	4a54      	ldr	r2, [pc, #336]	; (800b640 <motion_primitive_init+0x32c>)
 800b4ee:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	primitives[2].frames[3].y = 0.04;
 800b4f2:	4b40      	ldr	r3, [pc, #256]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b4f4:	4a53      	ldr	r2, [pc, #332]	; (800b644 <motion_primitive_init+0x330>)
 800b4f6:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c

	// Pronk
	// Only vertical motion, slow down, fast down, fast up, fast to nominal
	primitives[3].num_keyframes = 5;
 800b4fa:	4b3e      	ldr	r3, [pc, #248]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b4fc:	2205      	movs	r2, #5
 800b4fe:	f883 212c 	strb.w	r2, [r3, #300]	; 0x12c
	primitives[3].tau = 2.0;
 800b502:	4b3c      	ldr	r3, [pc, #240]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b504:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800b508:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
	primitives[3].t_offset = 0.0;
 800b50c:	4b39      	ldr	r3, [pc, #228]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b50e:	f04f 0200 	mov.w	r2, #0
 800b512:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
	primitives[3].invert = 0;
 800b516:	4b37      	ldr	r3, [pc, #220]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b518:	2200      	movs	r2, #0
 800b51a:	f883 212d 	strb.w	r2, [r3, #301]	; 0x12d
	primitives[3].time_reverse = 0;
 800b51e:	4b35      	ldr	r3, [pc, #212]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b520:	2200      	movs	r2, #0
 800b522:	f883 212e 	strb.w	r2, [r3, #302]	; 0x12e
	primitives[3].x_offset_m = 0;
 800b526:	4b33      	ldr	r3, [pc, #204]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b528:	f04f 0200 	mov.w	r2, #0
 800b52c:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
	primitives[3].y_offset_m = 0;
 800b530:	4b30      	ldr	r3, [pc, #192]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b532:	f04f 0200 	mov.w	r2, #0
 800b536:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
	primitives[3].x_scale = 1.0;
 800b53a:	4b2e      	ldr	r3, [pc, #184]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b53c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b540:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
	primitives[3].y_scale = 1.0;
 800b544:	4b2b      	ldr	r3, [pc, #172]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b546:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b54a:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c

	primitives[3].frames[0].t_part = 0.0;
 800b54e:	4b29      	ldr	r3, [pc, #164]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b550:	f04f 0200 	mov.w	r2, #0
 800b554:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	primitives[3].frames[0].x = 0.07;
 800b558:	4b26      	ldr	r3, [pc, #152]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b55a:	4a3b      	ldr	r2, [pc, #236]	; (800b648 <motion_primitive_init+0x334>)
 800b55c:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
	primitives[3].frames[0].y = 0.0;
 800b560:	4b24      	ldr	r3, [pc, #144]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b562:	f04f 0200 	mov.w	r2, #0
 800b566:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c

	primitives[3].frames[1].t_part = 0.3;
 800b56a:	4b22      	ldr	r3, [pc, #136]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b56c:	4a37      	ldr	r2, [pc, #220]	; (800b64c <motion_primitive_init+0x338>)
 800b56e:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
	primitives[3].frames[1].x = 0.09;
 800b572:	4b20      	ldr	r3, [pc, #128]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b574:	4a26      	ldr	r2, [pc, #152]	; (800b610 <motion_primitive_init+0x2fc>)
 800b576:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
	primitives[3].frames[1].y = 0.0;
 800b57a:	4b1e      	ldr	r3, [pc, #120]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b57c:	f04f 0200 	mov.w	r2, #0
 800b580:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

	primitives[3].frames[2].t_part = 0.4;
 800b584:	4b1b      	ldr	r3, [pc, #108]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b586:	4a32      	ldr	r2, [pc, #200]	; (800b650 <motion_primitive_init+0x33c>)
 800b588:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
	primitives[3].frames[2].x = 0.105;
 800b58c:	4b19      	ldr	r3, [pc, #100]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b58e:	4a1a      	ldr	r2, [pc, #104]	; (800b5f8 <motion_primitive_init+0x2e4>)
 800b590:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
	primitives[3].frames[2].y = 0.0;
 800b594:	4b17      	ldr	r3, [pc, #92]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b596:	f04f 0200 	mov.w	r2, #0
 800b59a:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

	primitives[3].frames[3].t_part = 0.5;
 800b59e:	4b15      	ldr	r3, [pc, #84]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b5a0:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 800b5a4:	f8c3 2174 	str.w	r2, [r3, #372]	; 0x174
	primitives[3].frames[3].x = 0.05;
 800b5a8:	4b12      	ldr	r3, [pc, #72]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b5aa:	4a1b      	ldr	r2, [pc, #108]	; (800b618 <motion_primitive_init+0x304>)
 800b5ac:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
	primitives[3].frames[3].y = 0.0;
 800b5b0:	4b10      	ldr	r3, [pc, #64]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b5b2:	f04f 0200 	mov.w	r2, #0
 800b5b6:	f8c3 2170 	str.w	r2, [r3, #368]	; 0x170

	primitives[3].frames[4].t_part = 0.6;
 800b5ba:	4b0e      	ldr	r3, [pc, #56]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b5bc:	4a25      	ldr	r2, [pc, #148]	; (800b654 <motion_primitive_init+0x340>)
 800b5be:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	primitives[3].frames[4].x = 0.07;
 800b5c2:	4b0c      	ldr	r3, [pc, #48]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b5c4:	4a20      	ldr	r2, [pc, #128]	; (800b648 <motion_primitive_init+0x334>)
 800b5c6:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
	primitives[3].frames[4].y = 0.0;
 800b5ca:	4b0a      	ldr	r3, [pc, #40]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b5cc:	f04f 0200 	mov.w	r2, #0
 800b5d0:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c

	/*************  Bezier curves starting  **************************/

	// Slow trot walk with quadratic Bezier curve
	// Triangular, 1Hz, roughly 3X longer on ground than in air, front slightly forward of hip
	primitives[4].num_keyframes = 6;
 800b5d4:	4b07      	ldr	r3, [pc, #28]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b5d6:	2206      	movs	r2, #6
 800b5d8:	f883 2190 	strb.w	r2, [r3, #400]	; 0x190
	primitives[4].tau = 2.0;
 800b5dc:	4b05      	ldr	r3, [pc, #20]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b5de:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800b5e2:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4
	primitives[4].t_offset = 0.0;
 800b5e6:	4b03      	ldr	r3, [pc, #12]	; (800b5f4 <motion_primitive_init+0x2e0>)
 800b5e8:	f04f 0200 	mov.w	r2, #0
 800b5ec:	f8c3 21a8 	str.w	r2, [r3, #424]	; 0x1a8
 800b5f0:	e032      	b.n	800b658 <motion_primitive_init+0x344>
 800b5f2:	bf00      	nop
 800b5f4:	200152bc 	.word	0x200152bc
 800b5f8:	3dd70a3d 	.word	0x3dd70a3d
 800b5fc:	3c23d70a 	.word	0x3c23d70a
 800b600:	bd4ccccd 	.word	0xbd4ccccd
 800b604:	3f600000 	.word	0x3f600000
 800b608:	3d75c28f 	.word	0x3d75c28f
 800b60c:	bca3d70a 	.word	0xbca3d70a
 800b610:	3db851ec 	.word	0x3db851ec
 800b614:	bc23d70a 	.word	0xbc23d70a
 800b618:	3d4ccccd 	.word	0x3d4ccccd
 800b61c:	3ca3d70a 	.word	0x3ca3d70a
 800b620:	3f733333 	.word	0x3f733333
 800b624:	3da3d70a 	.word	0x3da3d70a
 800b628:	3d851eb8 	.word	0x3d851eb8
 800b62c:	3cf5c28f 	.word	0x3cf5c28f
 800b630:	bcf5c28f 	.word	0xbcf5c28f
 800b634:	3f333333 	.word	0x3f333333
 800b638:	bc75c28f 	.word	0xbc75c28f
 800b63c:	3f666666 	.word	0x3f666666
 800b640:	3dc28f5c 	.word	0x3dc28f5c
 800b644:	3d23d70a 	.word	0x3d23d70a
 800b648:	3d8f5c29 	.word	0x3d8f5c29
 800b64c:	3e99999a 	.word	0x3e99999a
 800b650:	3ecccccd 	.word	0x3ecccccd
 800b654:	3f19999a 	.word	0x3f19999a
	primitives[4].invert = 0;
 800b658:	4bbc      	ldr	r3, [pc, #752]	; (800b94c <motion_primitive_init+0x638>)
 800b65a:	2200      	movs	r2, #0
 800b65c:	f883 2191 	strb.w	r2, [r3, #401]	; 0x191
	primitives[4].time_reverse = 0;
 800b660:	4bba      	ldr	r3, [pc, #744]	; (800b94c <motion_primitive_init+0x638>)
 800b662:	2200      	movs	r2, #0
 800b664:	f883 2192 	strb.w	r2, [r3, #402]	; 0x192
	primitives[4].x_offset_m = 0;
 800b668:	4bb8      	ldr	r3, [pc, #736]	; (800b94c <motion_primitive_init+0x638>)
 800b66a:	f04f 0200 	mov.w	r2, #0
 800b66e:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
	primitives[4].y_offset_m = 0;
 800b672:	4bb6      	ldr	r3, [pc, #728]	; (800b94c <motion_primitive_init+0x638>)
 800b674:	f04f 0200 	mov.w	r2, #0
 800b678:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
	primitives[4].x_scale = 1.0;
 800b67c:	4bb3      	ldr	r3, [pc, #716]	; (800b94c <motion_primitive_init+0x638>)
 800b67e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b682:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
	primitives[4].y_scale = 1.0;
 800b686:	4bb1      	ldr	r3, [pc, #708]	; (800b94c <motion_primitive_init+0x638>)
 800b688:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b68c:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0

	primitives[4].frames[0].t_part = 0.0;
 800b690:	4bae      	ldr	r3, [pc, #696]	; (800b94c <motion_primitive_init+0x638>)
 800b692:	f04f 0200 	mov.w	r2, #0
 800b696:	f8c3 21b4 	str.w	r2, [r3, #436]	; 0x1b4
	primitives[4].frames[0].x = 0.105;
 800b69a:	4bac      	ldr	r3, [pc, #688]	; (800b94c <motion_primitive_init+0x638>)
 800b69c:	4aac      	ldr	r2, [pc, #688]	; (800b950 <motion_primitive_init+0x63c>)
 800b69e:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
	primitives[4].frames[0].y = 0.01;
 800b6a2:	4baa      	ldr	r3, [pc, #680]	; (800b94c <motion_primitive_init+0x638>)
 800b6a4:	4aab      	ldr	r2, [pc, #684]	; (800b954 <motion_primitive_init+0x640>)
 800b6a6:	f8c3 21b0 	str.w	r2, [r3, #432]	; 0x1b0

	primitives[4].frames[1].t_part = 0.375; // Time not used
 800b6aa:	4ba8      	ldr	r3, [pc, #672]	; (800b94c <motion_primitive_init+0x638>)
 800b6ac:	f04f 527b 	mov.w	r2, #1052770304	; 0x3ec00000
 800b6b0:	f8c3 21c0 	str.w	r2, [r3, #448]	; 0x1c0
	primitives[4].frames[1].x = 0.115;
 800b6b4:	4ba5      	ldr	r3, [pc, #660]	; (800b94c <motion_primitive_init+0x638>)
 800b6b6:	4aa8      	ldr	r2, [pc, #672]	; (800b958 <motion_primitive_init+0x644>)
 800b6b8:	f8c3 21b8 	str.w	r2, [r3, #440]	; 0x1b8
	primitives[4].frames[1].y = -0.02;
 800b6bc:	4ba3      	ldr	r3, [pc, #652]	; (800b94c <motion_primitive_init+0x638>)
 800b6be:	4aa7      	ldr	r2, [pc, #668]	; (800b95c <motion_primitive_init+0x648>)
 800b6c0:	f8c3 21bc 	str.w	r2, [r3, #444]	; 0x1bc

	primitives[4].frames[2].t_part = 0.75;
 800b6c4:	4ba1      	ldr	r3, [pc, #644]	; (800b94c <motion_primitive_init+0x638>)
 800b6c6:	f04f 527d 	mov.w	r2, #1061158912	; 0x3f400000
 800b6ca:	f8c3 21cc 	str.w	r2, [r3, #460]	; 0x1cc
	primitives[4].frames[2].x = 0.105;
 800b6ce:	4b9f      	ldr	r3, [pc, #636]	; (800b94c <motion_primitive_init+0x638>)
 800b6d0:	4a9f      	ldr	r2, [pc, #636]	; (800b950 <motion_primitive_init+0x63c>)
 800b6d2:	f8c3 21c4 	str.w	r2, [r3, #452]	; 0x1c4
	primitives[4].frames[2].y = -0.05;
 800b6d6:	4b9d      	ldr	r3, [pc, #628]	; (800b94c <motion_primitive_init+0x638>)
 800b6d8:	4aa1      	ldr	r2, [pc, #644]	; (800b960 <motion_primitive_init+0x64c>)
 800b6da:	f8c3 21c8 	str.w	r2, [r3, #456]	; 0x1c8

	primitives[4].frames[3].t_part = 0.8; // Time not used
 800b6de:	4b9b      	ldr	r3, [pc, #620]	; (800b94c <motion_primitive_init+0x638>)
 800b6e0:	4aa0      	ldr	r2, [pc, #640]	; (800b964 <motion_primitive_init+0x650>)
 800b6e2:	f8c3 21d8 	str.w	r2, [r3, #472]	; 0x1d8
	primitives[4].frames[3].x = 0.07;
 800b6e6:	4b99      	ldr	r3, [pc, #612]	; (800b94c <motion_primitive_init+0x638>)
 800b6e8:	4a9f      	ldr	r2, [pc, #636]	; (800b968 <motion_primitive_init+0x654>)
 800b6ea:	f8c3 21d0 	str.w	r2, [r3, #464]	; 0x1d0
	primitives[4].frames[3].y = -0.075;
 800b6ee:	4b97      	ldr	r3, [pc, #604]	; (800b94c <motion_primitive_init+0x638>)
 800b6f0:	4a9e      	ldr	r2, [pc, #632]	; (800b96c <motion_primitive_init+0x658>)
 800b6f2:	f8c3 21d4 	str.w	r2, [r3, #468]	; 0x1d4

	primitives[4].frames[4].t_part = 0.875;
 800b6f6:	4b95      	ldr	r3, [pc, #596]	; (800b94c <motion_primitive_init+0x638>)
 800b6f8:	4a9d      	ldr	r2, [pc, #628]	; (800b970 <motion_primitive_init+0x65c>)
 800b6fa:	f8c3 21e4 	str.w	r2, [r3, #484]	; 0x1e4
	primitives[4].frames[4].x = 0.06;
 800b6fe:	4b93      	ldr	r3, [pc, #588]	; (800b94c <motion_primitive_init+0x638>)
 800b700:	4a9c      	ldr	r2, [pc, #624]	; (800b974 <motion_primitive_init+0x660>)
 800b702:	f8c3 21dc 	str.w	r2, [r3, #476]	; 0x1dc
	primitives[4].frames[4].y = -0.02;
 800b706:	4b91      	ldr	r3, [pc, #580]	; (800b94c <motion_primitive_init+0x638>)
 800b708:	4a94      	ldr	r2, [pc, #592]	; (800b95c <motion_primitive_init+0x648>)
 800b70a:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0

	primitives[4].frames[5].t_part = 0.9; // Time not used
 800b70e:	4b8f      	ldr	r3, [pc, #572]	; (800b94c <motion_primitive_init+0x638>)
 800b710:	4a99      	ldr	r2, [pc, #612]	; (800b978 <motion_primitive_init+0x664>)
 800b712:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0
	primitives[4].frames[5].x = 0.07;
 800b716:	4b8d      	ldr	r3, [pc, #564]	; (800b94c <motion_primitive_init+0x638>)
 800b718:	4a93      	ldr	r2, [pc, #588]	; (800b968 <motion_primitive_init+0x654>)
 800b71a:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8
	primitives[4].frames[5].y = 0.035;
 800b71e:	4b8b      	ldr	r3, [pc, #556]	; (800b94c <motion_primitive_init+0x638>)
 800b720:	4a96      	ldr	r2, [pc, #600]	; (800b97c <motion_primitive_init+0x668>)
 800b722:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec

	// Fast trot walk
	// Mostly triangular, in air roughly same as on ground, rear slightly backward of hip
	primitives[5].num_keyframes = 6;
 800b726:	4b89      	ldr	r3, [pc, #548]	; (800b94c <motion_primitive_init+0x638>)
 800b728:	2206      	movs	r2, #6
 800b72a:	f883 21f4 	strb.w	r2, [r3, #500]	; 0x1f4
	primitives[5].tau = 2.0;
 800b72e:	4b87      	ldr	r3, [pc, #540]	; (800b94c <motion_primitive_init+0x638>)
 800b730:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800b734:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
	primitives[5].t_offset = 0.0;
 800b738:	4b84      	ldr	r3, [pc, #528]	; (800b94c <motion_primitive_init+0x638>)
 800b73a:	f04f 0200 	mov.w	r2, #0
 800b73e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	primitives[5].invert = 0;
 800b742:	4b82      	ldr	r3, [pc, #520]	; (800b94c <motion_primitive_init+0x638>)
 800b744:	2200      	movs	r2, #0
 800b746:	f883 21f5 	strb.w	r2, [r3, #501]	; 0x1f5
	primitives[5].time_reverse = 0;
 800b74a:	4b80      	ldr	r3, [pc, #512]	; (800b94c <motion_primitive_init+0x638>)
 800b74c:	2200      	movs	r2, #0
 800b74e:	f883 21f6 	strb.w	r2, [r3, #502]	; 0x1f6
	primitives[5].x_offset_m = 0;
 800b752:	4b7e      	ldr	r3, [pc, #504]	; (800b94c <motion_primitive_init+0x638>)
 800b754:	f04f 0200 	mov.w	r2, #0
 800b758:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
	primitives[5].y_offset_m = 0;
 800b75c:	4b7b      	ldr	r3, [pc, #492]	; (800b94c <motion_primitive_init+0x638>)
 800b75e:	f04f 0200 	mov.w	r2, #0
 800b762:	f8c3 21fc 	str.w	r2, [r3, #508]	; 0x1fc
	primitives[5].x_scale = 1.0;
 800b766:	4b79      	ldr	r3, [pc, #484]	; (800b94c <motion_primitive_init+0x638>)
 800b768:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b76c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
	primitives[5].y_scale = 1.0;
 800b770:	4b76      	ldr	r3, [pc, #472]	; (800b94c <motion_primitive_init+0x638>)
 800b772:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b776:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

	primitives[5].frames[0].t_part = 0.0;
 800b77a:	4b74      	ldr	r3, [pc, #464]	; (800b94c <motion_primitive_init+0x638>)
 800b77c:	f04f 0200 	mov.w	r2, #0
 800b780:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
	primitives[5].frames[0].x = 0.09;
 800b784:	4b71      	ldr	r3, [pc, #452]	; (800b94c <motion_primitive_init+0x638>)
 800b786:	4a7e      	ldr	r2, [pc, #504]	; (800b980 <motion_primitive_init+0x66c>)
 800b788:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
	primitives[5].frames[0].y = 0.06;
 800b78c:	4b6f      	ldr	r3, [pc, #444]	; (800b94c <motion_primitive_init+0x638>)
 800b78e:	4a79      	ldr	r2, [pc, #484]	; (800b974 <motion_primitive_init+0x660>)
 800b790:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	primitives[5].frames[1].t_part = 0.25; // Time not used
 800b794:	4b6d      	ldr	r3, [pc, #436]	; (800b94c <motion_primitive_init+0x638>)
 800b796:	f04f 527a 	mov.w	r2, #1048576000	; 0x3e800000
 800b79a:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
	primitives[5].frames[1].x = 0.105;
 800b79e:	4b6b      	ldr	r3, [pc, #428]	; (800b94c <motion_primitive_init+0x638>)
 800b7a0:	4a6b      	ldr	r2, [pc, #428]	; (800b950 <motion_primitive_init+0x63c>)
 800b7a2:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
	primitives[5].frames[1].y = 0.025;
 800b7a6:	4b69      	ldr	r3, [pc, #420]	; (800b94c <motion_primitive_init+0x638>)
 800b7a8:	4a76      	ldr	r2, [pc, #472]	; (800b984 <motion_primitive_init+0x670>)
 800b7aa:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220

	primitives[5].frames[2].t_part = 0.5;
 800b7ae:	4b67      	ldr	r3, [pc, #412]	; (800b94c <motion_primitive_init+0x638>)
 800b7b0:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 800b7b4:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
	primitives[5].frames[2].x = 0.09;
 800b7b8:	4b64      	ldr	r3, [pc, #400]	; (800b94c <motion_primitive_init+0x638>)
 800b7ba:	4a71      	ldr	r2, [pc, #452]	; (800b980 <motion_primitive_init+0x66c>)
 800b7bc:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
	primitives[5].frames[2].y = -0.01;
 800b7c0:	4b62      	ldr	r3, [pc, #392]	; (800b94c <motion_primitive_init+0x638>)
 800b7c2:	4a71      	ldr	r2, [pc, #452]	; (800b988 <motion_primitive_init+0x674>)
 800b7c4:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c

	primitives[5].frames[3].t_part = 0.6; // Time not used
 800b7c8:	4b60      	ldr	r3, [pc, #384]	; (800b94c <motion_primitive_init+0x638>)
 800b7ca:	4a70      	ldr	r2, [pc, #448]	; (800b98c <motion_primitive_init+0x678>)
 800b7cc:	f8c3 223c 	str.w	r2, [r3, #572]	; 0x23c
	primitives[5].frames[3].x = 0.06;
 800b7d0:	4b5e      	ldr	r3, [pc, #376]	; (800b94c <motion_primitive_init+0x638>)
 800b7d2:	4a68      	ldr	r2, [pc, #416]	; (800b974 <motion_primitive_init+0x660>)
 800b7d4:	f8c3 2234 	str.w	r2, [r3, #564]	; 0x234
	primitives[5].frames[3].y = -0.025;
 800b7d8:	4b5c      	ldr	r3, [pc, #368]	; (800b94c <motion_primitive_init+0x638>)
 800b7da:	4a6d      	ldr	r2, [pc, #436]	; (800b990 <motion_primitive_init+0x67c>)
 800b7dc:	f8c3 2238 	str.w	r2, [r3, #568]	; 0x238

	primitives[5].frames[4].t_part = 0.75;
 800b7e0:	4b5a      	ldr	r3, [pc, #360]	; (800b94c <motion_primitive_init+0x638>)
 800b7e2:	f04f 527d 	mov.w	r2, #1061158912	; 0x3f400000
 800b7e6:	f8c3 2248 	str.w	r2, [r3, #584]	; 0x248
	primitives[5].frames[4].x = 0.06;
 800b7ea:	4b58      	ldr	r3, [pc, #352]	; (800b94c <motion_primitive_init+0x638>)
 800b7ec:	4a61      	ldr	r2, [pc, #388]	; (800b974 <motion_primitive_init+0x660>)
 800b7ee:	f8c3 2240 	str.w	r2, [r3, #576]	; 0x240
	primitives[5].frames[4].y = 0.02;
 800b7f2:	4b56      	ldr	r3, [pc, #344]	; (800b94c <motion_primitive_init+0x638>)
 800b7f4:	4a67      	ldr	r2, [pc, #412]	; (800b994 <motion_primitive_init+0x680>)
 800b7f6:	f8c3 2244 	str.w	r2, [r3, #580]	; 0x244

	primitives[5].frames[5].t_part = 0.85; // Time not used
 800b7fa:	4b54      	ldr	r3, [pc, #336]	; (800b94c <motion_primitive_init+0x638>)
 800b7fc:	4a66      	ldr	r2, [pc, #408]	; (800b998 <motion_primitive_init+0x684>)
 800b7fe:	f8c3 2254 	str.w	r2, [r3, #596]	; 0x254
	primitives[5].frames[5].x = 0.06;
 800b802:	4b52      	ldr	r3, [pc, #328]	; (800b94c <motion_primitive_init+0x638>)
 800b804:	4a5b      	ldr	r2, [pc, #364]	; (800b974 <motion_primitive_init+0x660>)
 800b806:	f8c3 224c 	str.w	r2, [r3, #588]	; 0x24c
	primitives[5].frames[5].y = 0.08;
 800b80a:	4b50      	ldr	r3, [pc, #320]	; (800b94c <motion_primitive_init+0x638>)
 800b80c:	4a63      	ldr	r2, [pc, #396]	; (800b99c <motion_primitive_init+0x688>)
 800b80e:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250

	// Slow trot walk with quadratic Bezier curve, shifted nearer to hip, centered
	// Triangular, 1Hz, roughly 3X longer on ground than in air, front slightly forward of hip
	primitives[6].num_keyframes = 6;
 800b812:	4b4e      	ldr	r3, [pc, #312]	; (800b94c <motion_primitive_init+0x638>)
 800b814:	2206      	movs	r2, #6
 800b816:	f883 2258 	strb.w	r2, [r3, #600]	; 0x258
	primitives[6].tau = 2.0;
 800b81a:	4b4c      	ldr	r3, [pc, #304]	; (800b94c <motion_primitive_init+0x638>)
 800b81c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800b820:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
	primitives[6].t_offset = 0.0;
 800b824:	4b49      	ldr	r3, [pc, #292]	; (800b94c <motion_primitive_init+0x638>)
 800b826:	f04f 0200 	mov.w	r2, #0
 800b82a:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270
	primitives[6].invert = 0;
 800b82e:	4b47      	ldr	r3, [pc, #284]	; (800b94c <motion_primitive_init+0x638>)
 800b830:	2200      	movs	r2, #0
 800b832:	f883 2259 	strb.w	r2, [r3, #601]	; 0x259
	primitives[6].time_reverse = 0;
 800b836:	4b45      	ldr	r3, [pc, #276]	; (800b94c <motion_primitive_init+0x638>)
 800b838:	2200      	movs	r2, #0
 800b83a:	f883 225a 	strb.w	r2, [r3, #602]	; 0x25a
	primitives[6].x_offset_m = 0;
 800b83e:	4b43      	ldr	r3, [pc, #268]	; (800b94c <motion_primitive_init+0x638>)
 800b840:	f04f 0200 	mov.w	r2, #0
 800b844:	f8c3 225c 	str.w	r2, [r3, #604]	; 0x25c
	primitives[6].y_offset_m = 0;
 800b848:	4b40      	ldr	r3, [pc, #256]	; (800b94c <motion_primitive_init+0x638>)
 800b84a:	f04f 0200 	mov.w	r2, #0
 800b84e:	f8c3 2260 	str.w	r2, [r3, #608]	; 0x260
	primitives[6].x_scale = 1.0;
 800b852:	4b3e      	ldr	r3, [pc, #248]	; (800b94c <motion_primitive_init+0x638>)
 800b854:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b858:	f8c3 2264 	str.w	r2, [r3, #612]	; 0x264
	primitives[6].y_scale = 1.0;
 800b85c:	4b3b      	ldr	r3, [pc, #236]	; (800b94c <motion_primitive_init+0x638>)
 800b85e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b862:	f8c3 2268 	str.w	r2, [r3, #616]	; 0x268

	primitives[6].frames[0].t_part = 0.0;
 800b866:	4b39      	ldr	r3, [pc, #228]	; (800b94c <motion_primitive_init+0x638>)
 800b868:	f04f 0200 	mov.w	r2, #0
 800b86c:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c
	primitives[6].frames[0].x = 0.095;
 800b870:	4b36      	ldr	r3, [pc, #216]	; (800b94c <motion_primitive_init+0x638>)
 800b872:	4a4b      	ldr	r2, [pc, #300]	; (800b9a0 <motion_primitive_init+0x68c>)
 800b874:	f8c3 2274 	str.w	r2, [r3, #628]	; 0x274
	primitives[6].frames[0].y = 0.03;
 800b878:	4b34      	ldr	r3, [pc, #208]	; (800b94c <motion_primitive_init+0x638>)
 800b87a:	4a4a      	ldr	r2, [pc, #296]	; (800b9a4 <motion_primitive_init+0x690>)
 800b87c:	f8c3 2278 	str.w	r2, [r3, #632]	; 0x278

	primitives[6].frames[1].t_part = 0.375; // Time not used
 800b880:	4b32      	ldr	r3, [pc, #200]	; (800b94c <motion_primitive_init+0x638>)
 800b882:	f04f 527b 	mov.w	r2, #1052770304	; 0x3ec00000
 800b886:	f8c3 2288 	str.w	r2, [r3, #648]	; 0x288
	primitives[6].frames[1].x = 0.105;
 800b88a:	4b30      	ldr	r3, [pc, #192]	; (800b94c <motion_primitive_init+0x638>)
 800b88c:	4a30      	ldr	r2, [pc, #192]	; (800b950 <motion_primitive_init+0x63c>)
 800b88e:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280
	primitives[6].frames[1].y = 0.0;
 800b892:	4b2e      	ldr	r3, [pc, #184]	; (800b94c <motion_primitive_init+0x638>)
 800b894:	f04f 0200 	mov.w	r2, #0
 800b898:	f8c3 2284 	str.w	r2, [r3, #644]	; 0x284

	primitives[6].frames[2].t_part = 0.75;
 800b89c:	4b2b      	ldr	r3, [pc, #172]	; (800b94c <motion_primitive_init+0x638>)
 800b89e:	f04f 527d 	mov.w	r2, #1061158912	; 0x3f400000
 800b8a2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
	primitives[6].frames[2].x = 0.095;
 800b8a6:	4b29      	ldr	r3, [pc, #164]	; (800b94c <motion_primitive_init+0x638>)
 800b8a8:	4a3d      	ldr	r2, [pc, #244]	; (800b9a0 <motion_primitive_init+0x68c>)
 800b8aa:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
	primitives[6].frames[2].y = -0.03;
 800b8ae:	4b27      	ldr	r3, [pc, #156]	; (800b94c <motion_primitive_init+0x638>)
 800b8b0:	4a3d      	ldr	r2, [pc, #244]	; (800b9a8 <motion_primitive_init+0x694>)
 800b8b2:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290

	primitives[6].frames[3].t_part = 0.8; // Time not used
 800b8b6:	4b25      	ldr	r3, [pc, #148]	; (800b94c <motion_primitive_init+0x638>)
 800b8b8:	4a2a      	ldr	r2, [pc, #168]	; (800b964 <motion_primitive_init+0x650>)
 800b8ba:	f8c3 22a0 	str.w	r2, [r3, #672]	; 0x2a0
	primitives[6].frames[3].x = 0.06;
 800b8be:	4b23      	ldr	r3, [pc, #140]	; (800b94c <motion_primitive_init+0x638>)
 800b8c0:	4a2c      	ldr	r2, [pc, #176]	; (800b974 <motion_primitive_init+0x660>)
 800b8c2:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298
	primitives[6].frames[3].y = -0.045;
 800b8c6:	4b21      	ldr	r3, [pc, #132]	; (800b94c <motion_primitive_init+0x638>)
 800b8c8:	4a38      	ldr	r2, [pc, #224]	; (800b9ac <motion_primitive_init+0x698>)
 800b8ca:	f8c3 229c 	str.w	r2, [r3, #668]	; 0x29c

	primitives[6].frames[4].t_part = 0.875;
 800b8ce:	4b1f      	ldr	r3, [pc, #124]	; (800b94c <motion_primitive_init+0x638>)
 800b8d0:	4a27      	ldr	r2, [pc, #156]	; (800b970 <motion_primitive_init+0x65c>)
 800b8d2:	f8c3 22ac 	str.w	r2, [r3, #684]	; 0x2ac
	primitives[6].frames[4].x = 0.05;
 800b8d6:	4b1d      	ldr	r3, [pc, #116]	; (800b94c <motion_primitive_init+0x638>)
 800b8d8:	4a35      	ldr	r2, [pc, #212]	; (800b9b0 <motion_primitive_init+0x69c>)
 800b8da:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
	primitives[6].frames[4].y = 0.0;
 800b8de:	4b1b      	ldr	r3, [pc, #108]	; (800b94c <motion_primitive_init+0x638>)
 800b8e0:	f04f 0200 	mov.w	r2, #0
 800b8e4:	f8c3 22a8 	str.w	r2, [r3, #680]	; 0x2a8

	primitives[6].frames[5].t_part = 0.9; // Time not used
 800b8e8:	4b18      	ldr	r3, [pc, #96]	; (800b94c <motion_primitive_init+0x638>)
 800b8ea:	4a23      	ldr	r2, [pc, #140]	; (800b978 <motion_primitive_init+0x664>)
 800b8ec:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
	primitives[6].frames[5].x = 0.06;
 800b8f0:	4b16      	ldr	r3, [pc, #88]	; (800b94c <motion_primitive_init+0x638>)
 800b8f2:	4a20      	ldr	r2, [pc, #128]	; (800b974 <motion_primitive_init+0x660>)
 800b8f4:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
	primitives[6].frames[5].y = 0.045;
 800b8f8:	4b14      	ldr	r3, [pc, #80]	; (800b94c <motion_primitive_init+0x638>)
 800b8fa:	4a2e      	ldr	r2, [pc, #184]	; (800b9b4 <motion_primitive_init+0x6a0>)
 800b8fc:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4

	// Fast trot walk, shifted to help impedance control, high step
	// Mostly triangular, in air roughly same as on ground, rear slightly backward of hip
	primitives[7].num_keyframes = 6;
 800b900:	4b12      	ldr	r3, [pc, #72]	; (800b94c <motion_primitive_init+0x638>)
 800b902:	2206      	movs	r2, #6
 800b904:	f883 22bc 	strb.w	r2, [r3, #700]	; 0x2bc
	primitives[7].tau = 2.0;
 800b908:	4b10      	ldr	r3, [pc, #64]	; (800b94c <motion_primitive_init+0x638>)
 800b90a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800b90e:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
	primitives[7].t_offset = 0.0;
 800b912:	4b0e      	ldr	r3, [pc, #56]	; (800b94c <motion_primitive_init+0x638>)
 800b914:	f04f 0200 	mov.w	r2, #0
 800b918:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
	primitives[7].invert = 0;
 800b91c:	4b0b      	ldr	r3, [pc, #44]	; (800b94c <motion_primitive_init+0x638>)
 800b91e:	2200      	movs	r2, #0
 800b920:	f883 22bd 	strb.w	r2, [r3, #701]	; 0x2bd
	primitives[7].time_reverse = 0;
 800b924:	4b09      	ldr	r3, [pc, #36]	; (800b94c <motion_primitive_init+0x638>)
 800b926:	2200      	movs	r2, #0
 800b928:	f883 22be 	strb.w	r2, [r3, #702]	; 0x2be
	primitives[7].x_offset_m = 0;
 800b92c:	4b07      	ldr	r3, [pc, #28]	; (800b94c <motion_primitive_init+0x638>)
 800b92e:	f04f 0200 	mov.w	r2, #0
 800b932:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
	primitives[7].y_offset_m = 0;
 800b936:	4b05      	ldr	r3, [pc, #20]	; (800b94c <motion_primitive_init+0x638>)
 800b938:	f04f 0200 	mov.w	r2, #0
 800b93c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
	primitives[7].x_scale = 1.0;
 800b940:	4b02      	ldr	r3, [pc, #8]	; (800b94c <motion_primitive_init+0x638>)
 800b942:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b946:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8
 800b94a:	e035      	b.n	800b9b8 <motion_primitive_init+0x6a4>
 800b94c:	200152bc 	.word	0x200152bc
 800b950:	3dd70a3d 	.word	0x3dd70a3d
 800b954:	3c23d70a 	.word	0x3c23d70a
 800b958:	3deb851f 	.word	0x3deb851f
 800b95c:	bca3d70a 	.word	0xbca3d70a
 800b960:	bd4ccccd 	.word	0xbd4ccccd
 800b964:	3f4ccccd 	.word	0x3f4ccccd
 800b968:	3d8f5c29 	.word	0x3d8f5c29
 800b96c:	bd99999a 	.word	0xbd99999a
 800b970:	3f600000 	.word	0x3f600000
 800b974:	3d75c28f 	.word	0x3d75c28f
 800b978:	3f666666 	.word	0x3f666666
 800b97c:	3d0f5c29 	.word	0x3d0f5c29
 800b980:	3db851ec 	.word	0x3db851ec
 800b984:	3ccccccd 	.word	0x3ccccccd
 800b988:	bc23d70a 	.word	0xbc23d70a
 800b98c:	3f19999a 	.word	0x3f19999a
 800b990:	bccccccd 	.word	0xbccccccd
 800b994:	3ca3d70a 	.word	0x3ca3d70a
 800b998:	3f59999a 	.word	0x3f59999a
 800b99c:	3da3d70a 	.word	0x3da3d70a
 800b9a0:	3dc28f5c 	.word	0x3dc28f5c
 800b9a4:	3cf5c28f 	.word	0x3cf5c28f
 800b9a8:	bcf5c28f 	.word	0xbcf5c28f
 800b9ac:	bd3851ec 	.word	0xbd3851ec
 800b9b0:	3d4ccccd 	.word	0x3d4ccccd
 800b9b4:	3d3851ec 	.word	0x3d3851ec
	primitives[7].y_scale = 1.0;
 800b9b8:	4b2b      	ldr	r3, [pc, #172]	; (800ba68 <motion_primitive_init+0x754>)
 800b9ba:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b9be:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

	primitives[7].frames[0].t_part = 0.0;
 800b9c2:	4b29      	ldr	r3, [pc, #164]	; (800ba68 <motion_primitive_init+0x754>)
 800b9c4:	f04f 0200 	mov.w	r2, #0
 800b9c8:	f8c3 22e0 	str.w	r2, [r3, #736]	; 0x2e0
	primitives[7].frames[0].x = 0.095;
 800b9cc:	4b26      	ldr	r3, [pc, #152]	; (800ba68 <motion_primitive_init+0x754>)
 800b9ce:	4a27      	ldr	r2, [pc, #156]	; (800ba6c <motion_primitive_init+0x758>)
 800b9d0:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8
	primitives[7].frames[0].y = 0.015;
 800b9d4:	4b24      	ldr	r3, [pc, #144]	; (800ba68 <motion_primitive_init+0x754>)
 800b9d6:	4a26      	ldr	r2, [pc, #152]	; (800ba70 <motion_primitive_init+0x75c>)
 800b9d8:	f8c3 22dc 	str.w	r2, [r3, #732]	; 0x2dc

	primitives[7].frames[1].t_part = 0.25; // Time not used
 800b9dc:	4b22      	ldr	r3, [pc, #136]	; (800ba68 <motion_primitive_init+0x754>)
 800b9de:	f04f 527a 	mov.w	r2, #1048576000	; 0x3e800000
 800b9e2:	f8c3 22ec 	str.w	r2, [r3, #748]	; 0x2ec
	primitives[7].frames[1].x = 0.105;
 800b9e6:	4b20      	ldr	r3, [pc, #128]	; (800ba68 <motion_primitive_init+0x754>)
 800b9e8:	4a22      	ldr	r2, [pc, #136]	; (800ba74 <motion_primitive_init+0x760>)
 800b9ea:	f8c3 22e4 	str.w	r2, [r3, #740]	; 0x2e4
	primitives[7].frames[1].y = 0.0;
 800b9ee:	4b1e      	ldr	r3, [pc, #120]	; (800ba68 <motion_primitive_init+0x754>)
 800b9f0:	f04f 0200 	mov.w	r2, #0
 800b9f4:	f8c3 22e8 	str.w	r2, [r3, #744]	; 0x2e8

	primitives[7].frames[2].t_part = 0.5;
 800b9f8:	4b1b      	ldr	r3, [pc, #108]	; (800ba68 <motion_primitive_init+0x754>)
 800b9fa:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 800b9fe:	f8c3 22f8 	str.w	r2, [r3, #760]	; 0x2f8
	primitives[7].frames[2].x = 0.095;
 800ba02:	4b19      	ldr	r3, [pc, #100]	; (800ba68 <motion_primitive_init+0x754>)
 800ba04:	4a19      	ldr	r2, [pc, #100]	; (800ba6c <motion_primitive_init+0x758>)
 800ba06:	f8c3 22f0 	str.w	r2, [r3, #752]	; 0x2f0
	primitives[7].frames[2].y = -0.015;
 800ba0a:	4b17      	ldr	r3, [pc, #92]	; (800ba68 <motion_primitive_init+0x754>)
 800ba0c:	4a1a      	ldr	r2, [pc, #104]	; (800ba78 <motion_primitive_init+0x764>)
 800ba0e:	f8c3 22f4 	str.w	r2, [r3, #756]	; 0x2f4

	primitives[7].frames[3].t_part = 0.6; // Time not used
 800ba12:	4b15      	ldr	r3, [pc, #84]	; (800ba68 <motion_primitive_init+0x754>)
 800ba14:	4a19      	ldr	r2, [pc, #100]	; (800ba7c <motion_primitive_init+0x768>)
 800ba16:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
	primitives[7].frames[3].x = 0.07;
 800ba1a:	4b13      	ldr	r3, [pc, #76]	; (800ba68 <motion_primitive_init+0x754>)
 800ba1c:	4a18      	ldr	r2, [pc, #96]	; (800ba80 <motion_primitive_init+0x76c>)
 800ba1e:	f8c3 22fc 	str.w	r2, [r3, #764]	; 0x2fc
	primitives[7].frames[3].y = -0.03;
 800ba22:	4b11      	ldr	r3, [pc, #68]	; (800ba68 <motion_primitive_init+0x754>)
 800ba24:	4a17      	ldr	r2, [pc, #92]	; (800ba84 <motion_primitive_init+0x770>)
 800ba26:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300

	primitives[7].frames[4].t_part = 0.75;
 800ba2a:	4b0f      	ldr	r3, [pc, #60]	; (800ba68 <motion_primitive_init+0x754>)
 800ba2c:	f04f 527d 	mov.w	r2, #1061158912	; 0x3f400000
 800ba30:	f8c3 2310 	str.w	r2, [r3, #784]	; 0x310
	primitives[7].frames[4].x = 0.06;
 800ba34:	4b0c      	ldr	r3, [pc, #48]	; (800ba68 <motion_primitive_init+0x754>)
 800ba36:	4a14      	ldr	r2, [pc, #80]	; (800ba88 <motion_primitive_init+0x774>)
 800ba38:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	primitives[7].frames[4].y = 0.0;
 800ba3c:	4b0a      	ldr	r3, [pc, #40]	; (800ba68 <motion_primitive_init+0x754>)
 800ba3e:	f04f 0200 	mov.w	r2, #0
 800ba42:	f8c3 230c 	str.w	r2, [r3, #780]	; 0x30c

	primitives[7].frames[5].t_part = 0.85; // Time not used
 800ba46:	4b08      	ldr	r3, [pc, #32]	; (800ba68 <motion_primitive_init+0x754>)
 800ba48:	4a10      	ldr	r2, [pc, #64]	; (800ba8c <motion_primitive_init+0x778>)
 800ba4a:	f8c3 231c 	str.w	r2, [r3, #796]	; 0x31c
	primitives[7].frames[5].x = 0.07;
 800ba4e:	4b06      	ldr	r3, [pc, #24]	; (800ba68 <motion_primitive_init+0x754>)
 800ba50:	4a0b      	ldr	r2, [pc, #44]	; (800ba80 <motion_primitive_init+0x76c>)
 800ba52:	f8c3 2314 	str.w	r2, [r3, #788]	; 0x314
	primitives[7].frames[5].y = 0.035;
 800ba56:	4b04      	ldr	r3, [pc, #16]	; (800ba68 <motion_primitive_init+0x754>)
 800ba58:	4a0d      	ldr	r2, [pc, #52]	; (800ba90 <motion_primitive_init+0x77c>)
 800ba5a:	f8c3 2318 	str.w	r2, [r3, #792]	; 0x318
 }
 800ba5e:	bf00      	nop
 800ba60:	46bd      	mov	sp, r7
 800ba62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba66:	4770      	bx	lr
 800ba68:	200152bc 	.word	0x200152bc
 800ba6c:	3dc28f5c 	.word	0x3dc28f5c
 800ba70:	3c75c28f 	.word	0x3c75c28f
 800ba74:	3dd70a3d 	.word	0x3dd70a3d
 800ba78:	bc75c28f 	.word	0xbc75c28f
 800ba7c:	3f19999a 	.word	0x3f19999a
 800ba80:	3d8f5c29 	.word	0x3d8f5c29
 800ba84:	bcf5c28f 	.word	0xbcf5c28f
 800ba88:	3d75c28f 	.word	0x3d75c28f
 800ba8c:	3f59999a 	.word	0x3f59999a
 800ba90:	3d0f5c29 	.word	0x3d0f5c29

0800ba94 <motion_primitive_time_sync>:

 void motion_primitive_time_sync(uint32_t external_time)
 {
 800ba94:	b580      	push	{r7, lr}
 800ba96:	b082      	sub	sp, #8
 800ba98:	af00      	add	r7, sp, #0
 800ba9a:	6078      	str	r0, [r7, #4]
	time_offset = (xTaskGetTickCount() - external_time);
 800ba9c:	f7fd f872 	bl	8008b84 <xTaskGetTickCount>
 800baa0:	4603      	mov	r3, r0
 800baa2:	461a      	mov	r2, r3
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	1ad3      	subs	r3, r2, r3
 800baa8:	4a02      	ldr	r2, [pc, #8]	; (800bab4 <motion_primitive_time_sync+0x20>)
 800baaa:	6013      	str	r3, [r2, #0]
 }
 800baac:	bf00      	nop
 800baae:	3708      	adds	r7, #8
 800bab0:	46bd      	mov	sp, r7
 800bab2:	bd80      	pop	{r7, pc}
 800bab4:	200152b8 	.word	0x200152b8

0800bab8 <motion_primitive_set_index>:

 void motion_primitive_set_index(uint8_t index)
 {
 800bab8:	b480      	push	{r7}
 800baba:	b083      	sub	sp, #12
 800babc:	af00      	add	r7, sp, #0
 800babe:	4603      	mov	r3, r0
 800bac0:	71fb      	strb	r3, [r7, #7]
	if(index >= NUMBER_PRIMITIVES)
 800bac2:	79fb      	ldrb	r3, [r7, #7]
 800bac4:	2b07      	cmp	r3, #7
 800bac6:	d803      	bhi.n	800bad0 <motion_primitive_set_index+0x18>
	{
		return;
	}
	primitive_index = index;
 800bac8:	4a04      	ldr	r2, [pc, #16]	; (800badc <motion_primitive_set_index+0x24>)
 800baca:	79fb      	ldrb	r3, [r7, #7]
 800bacc:	7013      	strb	r3, [r2, #0]
 800bace:	e000      	b.n	800bad2 <motion_primitive_set_index+0x1a>
		return;
 800bad0:	bf00      	nop
 }
 800bad2:	370c      	adds	r7, #12
 800bad4:	46bd      	mov	sp, r7
 800bad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bada:	4770      	bx	lr
 800badc:	200152b4 	.word	0x200152b4

0800bae0 <motion_primitive_set_timing>:

 void motion_primitive_set_timing(uint8_t index, float tau, float t_offset, uint8_t invert, uint8_t time_reverse)
 {
 800bae0:	b480      	push	{r7}
 800bae2:	b085      	sub	sp, #20
 800bae4:	af00      	add	r7, sp, #0
 800bae6:	4603      	mov	r3, r0
 800bae8:	ed87 0a02 	vstr	s0, [r7, #8]
 800baec:	edc7 0a01 	vstr	s1, [r7, #4]
 800baf0:	73fb      	strb	r3, [r7, #15]
 800baf2:	460b      	mov	r3, r1
 800baf4:	73bb      	strb	r3, [r7, #14]
 800baf6:	4613      	mov	r3, r2
 800baf8:	737b      	strb	r3, [r7, #13]
	if(index >= NUMBER_PRIMITIVES)
 800bafa:	7bfb      	ldrb	r3, [r7, #15]
 800bafc:	2b07      	cmp	r3, #7
 800bafe:	d824      	bhi.n	800bb4a <motion_primitive_set_timing+0x6a>
	{
		return;
	}
	primitives[index].tau = tau;
 800bb00:	7bfb      	ldrb	r3, [r7, #15]
 800bb02:	4a15      	ldr	r2, [pc, #84]	; (800bb58 <motion_primitive_set_timing+0x78>)
 800bb04:	2164      	movs	r1, #100	; 0x64
 800bb06:	fb01 f303 	mul.w	r3, r1, r3
 800bb0a:	4413      	add	r3, r2
 800bb0c:	3314      	adds	r3, #20
 800bb0e:	68ba      	ldr	r2, [r7, #8]
 800bb10:	601a      	str	r2, [r3, #0]
	primitives[index].t_offset = t_offset;
 800bb12:	7bfb      	ldrb	r3, [r7, #15]
 800bb14:	4a10      	ldr	r2, [pc, #64]	; (800bb58 <motion_primitive_set_timing+0x78>)
 800bb16:	2164      	movs	r1, #100	; 0x64
 800bb18:	fb01 f303 	mul.w	r3, r1, r3
 800bb1c:	4413      	add	r3, r2
 800bb1e:	3318      	adds	r3, #24
 800bb20:	687a      	ldr	r2, [r7, #4]
 800bb22:	601a      	str	r2, [r3, #0]
	primitives[index].invert = invert;
 800bb24:	7bfb      	ldrb	r3, [r7, #15]
 800bb26:	4a0c      	ldr	r2, [pc, #48]	; (800bb58 <motion_primitive_set_timing+0x78>)
 800bb28:	2164      	movs	r1, #100	; 0x64
 800bb2a:	fb01 f303 	mul.w	r3, r1, r3
 800bb2e:	4413      	add	r3, r2
 800bb30:	3301      	adds	r3, #1
 800bb32:	7bba      	ldrb	r2, [r7, #14]
 800bb34:	701a      	strb	r2, [r3, #0]
	primitives[index].time_reverse = time_reverse;
 800bb36:	7bfb      	ldrb	r3, [r7, #15]
 800bb38:	4a07      	ldr	r2, [pc, #28]	; (800bb58 <motion_primitive_set_timing+0x78>)
 800bb3a:	2164      	movs	r1, #100	; 0x64
 800bb3c:	fb01 f303 	mul.w	r3, r1, r3
 800bb40:	4413      	add	r3, r2
 800bb42:	3302      	adds	r3, #2
 800bb44:	7b7a      	ldrb	r2, [r7, #13]
 800bb46:	701a      	strb	r2, [r3, #0]
 800bb48:	e000      	b.n	800bb4c <motion_primitive_set_timing+0x6c>
		return;
 800bb4a:	bf00      	nop
 }
 800bb4c:	3714      	adds	r7, #20
 800bb4e:	46bd      	mov	sp, r7
 800bb50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb54:	4770      	bx	lr
 800bb56:	bf00      	nop
 800bb58:	200152bc 	.word	0x200152bc

0800bb5c <motion_primitive_set_scaling>:

 void motion_primitive_set_scaling(uint8_t index, float x_offset, float y_offset, float x_scale, float y_scale)
 {
 800bb5c:	b480      	push	{r7}
 800bb5e:	b087      	sub	sp, #28
 800bb60:	af00      	add	r7, sp, #0
 800bb62:	4603      	mov	r3, r0
 800bb64:	ed87 0a04 	vstr	s0, [r7, #16]
 800bb68:	edc7 0a03 	vstr	s1, [r7, #12]
 800bb6c:	ed87 1a02 	vstr	s2, [r7, #8]
 800bb70:	edc7 1a01 	vstr	s3, [r7, #4]
 800bb74:	75fb      	strb	r3, [r7, #23]
	if(index >= NUMBER_PRIMITIVES)
 800bb76:	7dfb      	ldrb	r3, [r7, #23]
 800bb78:	2b07      	cmp	r3, #7
 800bb7a:	d824      	bhi.n	800bbc6 <motion_primitive_set_scaling+0x6a>
	{
		return;
	}
	primitives[index].x_offset_m = x_offset;
 800bb7c:	7dfb      	ldrb	r3, [r7, #23]
 800bb7e:	4a15      	ldr	r2, [pc, #84]	; (800bbd4 <motion_primitive_set_scaling+0x78>)
 800bb80:	2164      	movs	r1, #100	; 0x64
 800bb82:	fb01 f303 	mul.w	r3, r1, r3
 800bb86:	4413      	add	r3, r2
 800bb88:	3304      	adds	r3, #4
 800bb8a:	693a      	ldr	r2, [r7, #16]
 800bb8c:	601a      	str	r2, [r3, #0]
	primitives[index].y_offset_m = y_offset;
 800bb8e:	7dfb      	ldrb	r3, [r7, #23]
 800bb90:	4a10      	ldr	r2, [pc, #64]	; (800bbd4 <motion_primitive_set_scaling+0x78>)
 800bb92:	2164      	movs	r1, #100	; 0x64
 800bb94:	fb01 f303 	mul.w	r3, r1, r3
 800bb98:	4413      	add	r3, r2
 800bb9a:	3308      	adds	r3, #8
 800bb9c:	68fa      	ldr	r2, [r7, #12]
 800bb9e:	601a      	str	r2, [r3, #0]
	primitives[index].x_scale = x_scale;
 800bba0:	7dfb      	ldrb	r3, [r7, #23]
 800bba2:	4a0c      	ldr	r2, [pc, #48]	; (800bbd4 <motion_primitive_set_scaling+0x78>)
 800bba4:	2164      	movs	r1, #100	; 0x64
 800bba6:	fb01 f303 	mul.w	r3, r1, r3
 800bbaa:	4413      	add	r3, r2
 800bbac:	330c      	adds	r3, #12
 800bbae:	68ba      	ldr	r2, [r7, #8]
 800bbb0:	601a      	str	r2, [r3, #0]
	primitives[index].y_scale = y_scale;
 800bbb2:	7dfb      	ldrb	r3, [r7, #23]
 800bbb4:	4a07      	ldr	r2, [pc, #28]	; (800bbd4 <motion_primitive_set_scaling+0x78>)
 800bbb6:	2164      	movs	r1, #100	; 0x64
 800bbb8:	fb01 f303 	mul.w	r3, r1, r3
 800bbbc:	4413      	add	r3, r2
 800bbbe:	3310      	adds	r3, #16
 800bbc0:	687a      	ldr	r2, [r7, #4]
 800bbc2:	601a      	str	r2, [r3, #0]
 800bbc4:	e000      	b.n	800bbc8 <motion_primitive_set_scaling+0x6c>
		return;
 800bbc6:	bf00      	nop
 }
 800bbc8:	371c      	adds	r7, #28
 800bbca:	46bd      	mov	sp, r7
 800bbcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbd0:	4770      	bx	lr
 800bbd2:	bf00      	nop
 800bbd4:	200152bc 	.word	0x200152bc

0800bbd8 <motion_primitive_get_position>:

 void motion_primitive_get_position(float * x, float * y)
 {
 800bbd8:	b5b0      	push	{r4, r5, r7, lr}
 800bbda:	b08c      	sub	sp, #48	; 0x30
 800bbdc:	af00      	add	r7, sp, #0
 800bbde:	6078      	str	r0, [r7, #4]
 800bbe0:	6039      	str	r1, [r7, #0]
	// First find global time,taking into account time syncs and primitive local offsets
	float current_t = 0.001 * (xTaskGetTickCount() - time_offset) - primitives[primitive_index].t_offset;
 800bbe2:	f7fc ffcf 	bl	8008b84 <xTaskGetTickCount>
 800bbe6:	4603      	mov	r3, r0
 800bbe8:	461a      	mov	r2, r3
 800bbea:	4b3f      	ldr	r3, [pc, #252]	; (800bce8 <motion_primitive_get_position+0x110>)
 800bbec:	681b      	ldr	r3, [r3, #0]
 800bbee:	1ad3      	subs	r3, r2, r3
 800bbf0:	4618      	mov	r0, r3
 800bbf2:	f7f4 fc2f 	bl	8000454 <__aeabi_ui2d>
 800bbf6:	a33a      	add	r3, pc, #232	; (adr r3, 800bce0 <motion_primitive_get_position+0x108>)
 800bbf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbfc:	f7f4 fca4 	bl	8000548 <__aeabi_dmul>
 800bc00:	4603      	mov	r3, r0
 800bc02:	460c      	mov	r4, r1
 800bc04:	4625      	mov	r5, r4
 800bc06:	461c      	mov	r4, r3
 800bc08:	4b38      	ldr	r3, [pc, #224]	; (800bcec <motion_primitive_get_position+0x114>)
 800bc0a:	781b      	ldrb	r3, [r3, #0]
 800bc0c:	b2db      	uxtb	r3, r3
 800bc0e:	4619      	mov	r1, r3
 800bc10:	4a37      	ldr	r2, [pc, #220]	; (800bcf0 <motion_primitive_get_position+0x118>)
 800bc12:	2364      	movs	r3, #100	; 0x64
 800bc14:	fb03 f301 	mul.w	r3, r3, r1
 800bc18:	4413      	add	r3, r2
 800bc1a:	3318      	adds	r3, #24
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	4618      	mov	r0, r3
 800bc20:	f7f4 fc3a 	bl	8000498 <__aeabi_f2d>
 800bc24:	4602      	mov	r2, r0
 800bc26:	460b      	mov	r3, r1
 800bc28:	4620      	mov	r0, r4
 800bc2a:	4629      	mov	r1, r5
 800bc2c:	f7f4 fad4 	bl	80001d8 <__aeabi_dsub>
 800bc30:	4603      	mov	r3, r0
 800bc32:	460c      	mov	r4, r1
 800bc34:	4618      	mov	r0, r3
 800bc36:	4621      	mov	r1, r4
 800bc38:	f7f4 ff5e 	bl	8000af8 <__aeabi_d2f>
 800bc3c:	4603      	mov	r3, r0
 800bc3e:	627b      	str	r3, [r7, #36]	; 0x24

	float time_in_cycle = fmod(current_t, primitives[primitive_index].tau);
 800bc40:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800bc42:	f7f4 fc29 	bl	8000498 <__aeabi_f2d>
 800bc46:	4604      	mov	r4, r0
 800bc48:	460d      	mov	r5, r1
 800bc4a:	4b28      	ldr	r3, [pc, #160]	; (800bcec <motion_primitive_get_position+0x114>)
 800bc4c:	781b      	ldrb	r3, [r3, #0]
 800bc4e:	b2db      	uxtb	r3, r3
 800bc50:	4619      	mov	r1, r3
 800bc52:	4a27      	ldr	r2, [pc, #156]	; (800bcf0 <motion_primitive_get_position+0x118>)
 800bc54:	2364      	movs	r3, #100	; 0x64
 800bc56:	fb03 f301 	mul.w	r3, r3, r1
 800bc5a:	4413      	add	r3, r2
 800bc5c:	3314      	adds	r3, #20
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	4618      	mov	r0, r3
 800bc62:	f7f4 fc19 	bl	8000498 <__aeabi_f2d>
 800bc66:	4602      	mov	r2, r0
 800bc68:	460b      	mov	r3, r1
 800bc6a:	ec43 2b11 	vmov	d1, r2, r3
 800bc6e:	ec45 4b10 	vmov	d0, r4, r5
 800bc72:	f001 faf7 	bl	800d264 <fmod>
 800bc76:	ec54 3b10 	vmov	r3, r4, d0
 800bc7a:	4618      	mov	r0, r3
 800bc7c:	4621      	mov	r1, r4
 800bc7e:	f7f4 ff3b 	bl	8000af8 <__aeabi_d2f>
 800bc82:	4603      	mov	r3, r0
 800bc84:	623b      	str	r3, [r7, #32]
	float time_in_cycle_part = time_in_cycle / primitives[primitive_index].tau; // Prevent further mults
 800bc86:	4b19      	ldr	r3, [pc, #100]	; (800bcec <motion_primitive_get_position+0x114>)
 800bc88:	781b      	ldrb	r3, [r3, #0]
 800bc8a:	b2db      	uxtb	r3, r3
 800bc8c:	4619      	mov	r1, r3
 800bc8e:	4a18      	ldr	r2, [pc, #96]	; (800bcf0 <motion_primitive_get_position+0x118>)
 800bc90:	2364      	movs	r3, #100	; 0x64
 800bc92:	fb03 f301 	mul.w	r3, r3, r1
 800bc96:	4413      	add	r3, r2
 800bc98:	3314      	adds	r3, #20
 800bc9a:	ed93 7a00 	vldr	s14, [r3]
 800bc9e:	edd7 6a08 	vldr	s13, [r7, #32]
 800bca2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bca6:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c

	if(primitives[primitive_index].time_reverse > 0)
 800bcaa:	4b10      	ldr	r3, [pc, #64]	; (800bcec <motion_primitive_get_position+0x114>)
 800bcac:	781b      	ldrb	r3, [r3, #0]
 800bcae:	b2db      	uxtb	r3, r3
 800bcb0:	4619      	mov	r1, r3
 800bcb2:	4a0f      	ldr	r2, [pc, #60]	; (800bcf0 <motion_primitive_get_position+0x118>)
 800bcb4:	2364      	movs	r3, #100	; 0x64
 800bcb6:	fb03 f301 	mul.w	r3, r3, r1
 800bcba:	4413      	add	r3, r2
 800bcbc:	3302      	adds	r3, #2
 800bcbe:	781b      	ldrb	r3, [r3, #0]
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	d007      	beq.n	800bcd4 <motion_primitive_get_position+0xfc>
	{
		time_in_cycle_part = 1.0 - time_in_cycle_part;
 800bcc4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800bcc8:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800bccc:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bcd0:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	}

	// Now find where we are in the cycle and linearly interpolate
	int i;
	float x_cmd, y_cmd;
	for(i = 1; i < primitives[primitive_index].num_keyframes; i++)
 800bcd4:	2301      	movs	r3, #1
 800bcd6:	62bb      	str	r3, [r7, #40]	; 0x28
 800bcd8:	e2a3      	b.n	800c222 <motion_primitive_get_position+0x64a>
 800bcda:	bf00      	nop
 800bcdc:	f3af 8000 	nop.w
 800bce0:	d2f1a9fc 	.word	0xd2f1a9fc
 800bce4:	3f50624d 	.word	0x3f50624d
 800bce8:	200152b8 	.word	0x200152b8
 800bcec:	200152b4 	.word	0x200152b4
 800bcf0:	200152bc 	.word	0x200152bc
	{
		// Are we between keyframes?
		if(time_in_cycle_part >= primitives[primitive_index].frames[i-1].t_part && time_in_cycle_part < primitives[primitive_index].frames[i].t_part)
 800bcf4:	4baa      	ldr	r3, [pc, #680]	; (800bfa0 <motion_primitive_get_position+0x3c8>)
 800bcf6:	781b      	ldrb	r3, [r3, #0]
 800bcf8:	b2db      	uxtb	r3, r3
 800bcfa:	4618      	mov	r0, r3
 800bcfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcfe:	1e5a      	subs	r2, r3, #1
 800bd00:	49a8      	ldr	r1, [pc, #672]	; (800bfa4 <motion_primitive_get_position+0x3cc>)
 800bd02:	4613      	mov	r3, r2
 800bd04:	005b      	lsls	r3, r3, #1
 800bd06:	4413      	add	r3, r2
 800bd08:	009b      	lsls	r3, r3, #2
 800bd0a:	2264      	movs	r2, #100	; 0x64
 800bd0c:	fb02 f200 	mul.w	r2, r2, r0
 800bd10:	4413      	add	r3, r2
 800bd12:	440b      	add	r3, r1
 800bd14:	3324      	adds	r3, #36	; 0x24
 800bd16:	edd3 7a00 	vldr	s15, [r3]
 800bd1a:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800bd1e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800bd22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd26:	f2c0 813f 	blt.w	800bfa8 <motion_primitive_get_position+0x3d0>
 800bd2a:	4b9d      	ldr	r3, [pc, #628]	; (800bfa0 <motion_primitive_get_position+0x3c8>)
 800bd2c:	781b      	ldrb	r3, [r3, #0]
 800bd2e:	b2db      	uxtb	r3, r3
 800bd30:	4618      	mov	r0, r3
 800bd32:	499c      	ldr	r1, [pc, #624]	; (800bfa4 <motion_primitive_get_position+0x3cc>)
 800bd34:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bd36:	4613      	mov	r3, r2
 800bd38:	005b      	lsls	r3, r3, #1
 800bd3a:	4413      	add	r3, r2
 800bd3c:	009b      	lsls	r3, r3, #2
 800bd3e:	2264      	movs	r2, #100	; 0x64
 800bd40:	fb02 f200 	mul.w	r2, r2, r0
 800bd44:	4413      	add	r3, r2
 800bd46:	440b      	add	r3, r1
 800bd48:	3324      	adds	r3, #36	; 0x24
 800bd4a:	edd3 7a00 	vldr	s15, [r3]
 800bd4e:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800bd52:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800bd56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd5a:	f140 8125 	bpl.w	800bfa8 <motion_primitive_get_position+0x3d0>
		{
			// Last value plus section of new value
			float dt = (time_in_cycle_part - primitives[primitive_index].frames[i-1].t_part);
 800bd5e:	4b90      	ldr	r3, [pc, #576]	; (800bfa0 <motion_primitive_get_position+0x3c8>)
 800bd60:	781b      	ldrb	r3, [r3, #0]
 800bd62:	b2db      	uxtb	r3, r3
 800bd64:	4618      	mov	r0, r3
 800bd66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd68:	1e5a      	subs	r2, r3, #1
 800bd6a:	498e      	ldr	r1, [pc, #568]	; (800bfa4 <motion_primitive_get_position+0x3cc>)
 800bd6c:	4613      	mov	r3, r2
 800bd6e:	005b      	lsls	r3, r3, #1
 800bd70:	4413      	add	r3, r2
 800bd72:	009b      	lsls	r3, r3, #2
 800bd74:	2264      	movs	r2, #100	; 0x64
 800bd76:	fb02 f200 	mul.w	r2, r2, r0
 800bd7a:	4413      	add	r3, r2
 800bd7c:	440b      	add	r3, r1
 800bd7e:	3324      	adds	r3, #36	; 0x24
 800bd80:	edd3 7a00 	vldr	s15, [r3]
 800bd84:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800bd88:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bd8c:	edc7 7a07 	vstr	s15, [r7, #28]
			float d_section_dt = 1.0 / (primitives[primitive_index].frames[i].t_part - primitives[primitive_index].frames[i-1].t_part);
 800bd90:	4b83      	ldr	r3, [pc, #524]	; (800bfa0 <motion_primitive_get_position+0x3c8>)
 800bd92:	781b      	ldrb	r3, [r3, #0]
 800bd94:	b2db      	uxtb	r3, r3
 800bd96:	4618      	mov	r0, r3
 800bd98:	4982      	ldr	r1, [pc, #520]	; (800bfa4 <motion_primitive_get_position+0x3cc>)
 800bd9a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bd9c:	4613      	mov	r3, r2
 800bd9e:	005b      	lsls	r3, r3, #1
 800bda0:	4413      	add	r3, r2
 800bda2:	009b      	lsls	r3, r3, #2
 800bda4:	2264      	movs	r2, #100	; 0x64
 800bda6:	fb02 f200 	mul.w	r2, r2, r0
 800bdaa:	4413      	add	r3, r2
 800bdac:	440b      	add	r3, r1
 800bdae:	3324      	adds	r3, #36	; 0x24
 800bdb0:	ed93 7a00 	vldr	s14, [r3]
 800bdb4:	4b7a      	ldr	r3, [pc, #488]	; (800bfa0 <motion_primitive_get_position+0x3c8>)
 800bdb6:	781b      	ldrb	r3, [r3, #0]
 800bdb8:	b2db      	uxtb	r3, r3
 800bdba:	4618      	mov	r0, r3
 800bdbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdbe:	1e5a      	subs	r2, r3, #1
 800bdc0:	4978      	ldr	r1, [pc, #480]	; (800bfa4 <motion_primitive_get_position+0x3cc>)
 800bdc2:	4613      	mov	r3, r2
 800bdc4:	005b      	lsls	r3, r3, #1
 800bdc6:	4413      	add	r3, r2
 800bdc8:	009b      	lsls	r3, r3, #2
 800bdca:	2264      	movs	r2, #100	; 0x64
 800bdcc:	fb02 f200 	mul.w	r2, r2, r0
 800bdd0:	4413      	add	r3, r2
 800bdd2:	440b      	add	r3, r1
 800bdd4:	3324      	adds	r3, #36	; 0x24
 800bdd6:	edd3 7a00 	vldr	s15, [r3]
 800bdda:	ee37 7a67 	vsub.f32	s14, s14, s15
 800bdde:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800bde2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bde6:	edc7 7a06 	vstr	s15, [r7, #24]
			x_cmd = primitives[primitive_index].frames[i-1].x + (dt * (primitives[primitive_index].frames[i].x - primitives[primitive_index].frames[i-1].x) * d_section_dt);
 800bdea:	4b6d      	ldr	r3, [pc, #436]	; (800bfa0 <motion_primitive_get_position+0x3c8>)
 800bdec:	781b      	ldrb	r3, [r3, #0]
 800bdee:	b2db      	uxtb	r3, r3
 800bdf0:	4618      	mov	r0, r3
 800bdf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdf4:	1e5a      	subs	r2, r3, #1
 800bdf6:	496b      	ldr	r1, [pc, #428]	; (800bfa4 <motion_primitive_get_position+0x3cc>)
 800bdf8:	4613      	mov	r3, r2
 800bdfa:	005b      	lsls	r3, r3, #1
 800bdfc:	4413      	add	r3, r2
 800bdfe:	009b      	lsls	r3, r3, #2
 800be00:	2264      	movs	r2, #100	; 0x64
 800be02:	fb02 f200 	mul.w	r2, r2, r0
 800be06:	4413      	add	r3, r2
 800be08:	440b      	add	r3, r1
 800be0a:	331c      	adds	r3, #28
 800be0c:	ed93 7a00 	vldr	s14, [r3]
 800be10:	4b63      	ldr	r3, [pc, #396]	; (800bfa0 <motion_primitive_get_position+0x3c8>)
 800be12:	781b      	ldrb	r3, [r3, #0]
 800be14:	b2db      	uxtb	r3, r3
 800be16:	4618      	mov	r0, r3
 800be18:	4962      	ldr	r1, [pc, #392]	; (800bfa4 <motion_primitive_get_position+0x3cc>)
 800be1a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800be1c:	4613      	mov	r3, r2
 800be1e:	005b      	lsls	r3, r3, #1
 800be20:	4413      	add	r3, r2
 800be22:	009b      	lsls	r3, r3, #2
 800be24:	2264      	movs	r2, #100	; 0x64
 800be26:	fb02 f200 	mul.w	r2, r2, r0
 800be2a:	4413      	add	r3, r2
 800be2c:	440b      	add	r3, r1
 800be2e:	331c      	adds	r3, #28
 800be30:	edd3 6a00 	vldr	s13, [r3]
 800be34:	4b5a      	ldr	r3, [pc, #360]	; (800bfa0 <motion_primitive_get_position+0x3c8>)
 800be36:	781b      	ldrb	r3, [r3, #0]
 800be38:	b2db      	uxtb	r3, r3
 800be3a:	4618      	mov	r0, r3
 800be3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be3e:	1e5a      	subs	r2, r3, #1
 800be40:	4958      	ldr	r1, [pc, #352]	; (800bfa4 <motion_primitive_get_position+0x3cc>)
 800be42:	4613      	mov	r3, r2
 800be44:	005b      	lsls	r3, r3, #1
 800be46:	4413      	add	r3, r2
 800be48:	009b      	lsls	r3, r3, #2
 800be4a:	2264      	movs	r2, #100	; 0x64
 800be4c:	fb02 f200 	mul.w	r2, r2, r0
 800be50:	4413      	add	r3, r2
 800be52:	440b      	add	r3, r1
 800be54:	331c      	adds	r3, #28
 800be56:	edd3 7a00 	vldr	s15, [r3]
 800be5a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800be5e:	edd7 7a07 	vldr	s15, [r7, #28]
 800be62:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800be66:	edd7 7a06 	vldr	s15, [r7, #24]
 800be6a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800be6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800be72:	edc7 7a05 	vstr	s15, [r7, #20]
			y_cmd = primitives[primitive_index].frames[i-1].y + (dt * (primitives[primitive_index].frames[i].y - primitives[primitive_index].frames[i-1].y) * d_section_dt);
 800be76:	4b4a      	ldr	r3, [pc, #296]	; (800bfa0 <motion_primitive_get_position+0x3c8>)
 800be78:	781b      	ldrb	r3, [r3, #0]
 800be7a:	b2db      	uxtb	r3, r3
 800be7c:	4618      	mov	r0, r3
 800be7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be80:	1e5a      	subs	r2, r3, #1
 800be82:	4948      	ldr	r1, [pc, #288]	; (800bfa4 <motion_primitive_get_position+0x3cc>)
 800be84:	4613      	mov	r3, r2
 800be86:	005b      	lsls	r3, r3, #1
 800be88:	4413      	add	r3, r2
 800be8a:	009b      	lsls	r3, r3, #2
 800be8c:	2264      	movs	r2, #100	; 0x64
 800be8e:	fb02 f200 	mul.w	r2, r2, r0
 800be92:	4413      	add	r3, r2
 800be94:	440b      	add	r3, r1
 800be96:	3320      	adds	r3, #32
 800be98:	ed93 7a00 	vldr	s14, [r3]
 800be9c:	4b40      	ldr	r3, [pc, #256]	; (800bfa0 <motion_primitive_get_position+0x3c8>)
 800be9e:	781b      	ldrb	r3, [r3, #0]
 800bea0:	b2db      	uxtb	r3, r3
 800bea2:	4618      	mov	r0, r3
 800bea4:	493f      	ldr	r1, [pc, #252]	; (800bfa4 <motion_primitive_get_position+0x3cc>)
 800bea6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bea8:	4613      	mov	r3, r2
 800beaa:	005b      	lsls	r3, r3, #1
 800beac:	4413      	add	r3, r2
 800beae:	009b      	lsls	r3, r3, #2
 800beb0:	2264      	movs	r2, #100	; 0x64
 800beb2:	fb02 f200 	mul.w	r2, r2, r0
 800beb6:	4413      	add	r3, r2
 800beb8:	440b      	add	r3, r1
 800beba:	3320      	adds	r3, #32
 800bebc:	edd3 6a00 	vldr	s13, [r3]
 800bec0:	4b37      	ldr	r3, [pc, #220]	; (800bfa0 <motion_primitive_get_position+0x3c8>)
 800bec2:	781b      	ldrb	r3, [r3, #0]
 800bec4:	b2db      	uxtb	r3, r3
 800bec6:	4618      	mov	r0, r3
 800bec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800beca:	1e5a      	subs	r2, r3, #1
 800becc:	4935      	ldr	r1, [pc, #212]	; (800bfa4 <motion_primitive_get_position+0x3cc>)
 800bece:	4613      	mov	r3, r2
 800bed0:	005b      	lsls	r3, r3, #1
 800bed2:	4413      	add	r3, r2
 800bed4:	009b      	lsls	r3, r3, #2
 800bed6:	2264      	movs	r2, #100	; 0x64
 800bed8:	fb02 f200 	mul.w	r2, r2, r0
 800bedc:	4413      	add	r3, r2
 800bede:	440b      	add	r3, r1
 800bee0:	3320      	adds	r3, #32
 800bee2:	edd3 7a00 	vldr	s15, [r3]
 800bee6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800beea:	edd7 7a07 	vldr	s15, [r7, #28]
 800beee:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800bef2:	edd7 7a06 	vldr	s15, [r7, #24]
 800bef6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800befa:	ee77 7a27 	vadd.f32	s15, s14, s15
 800befe:	edc7 7a04 	vstr	s15, [r7, #16]
			// Apply offset, then scale it
			x_cmd += primitives[primitive_index].x_offset_m;
 800bf02:	4b27      	ldr	r3, [pc, #156]	; (800bfa0 <motion_primitive_get_position+0x3c8>)
 800bf04:	781b      	ldrb	r3, [r3, #0]
 800bf06:	b2db      	uxtb	r3, r3
 800bf08:	4619      	mov	r1, r3
 800bf0a:	4a26      	ldr	r2, [pc, #152]	; (800bfa4 <motion_primitive_get_position+0x3cc>)
 800bf0c:	2364      	movs	r3, #100	; 0x64
 800bf0e:	fb03 f301 	mul.w	r3, r3, r1
 800bf12:	4413      	add	r3, r2
 800bf14:	3304      	adds	r3, #4
 800bf16:	edd3 7a00 	vldr	s15, [r3]
 800bf1a:	ed97 7a05 	vldr	s14, [r7, #20]
 800bf1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800bf22:	edc7 7a05 	vstr	s15, [r7, #20]
			x_cmd *= primitives[primitive_index].x_scale;
 800bf26:	4b1e      	ldr	r3, [pc, #120]	; (800bfa0 <motion_primitive_get_position+0x3c8>)
 800bf28:	781b      	ldrb	r3, [r3, #0]
 800bf2a:	b2db      	uxtb	r3, r3
 800bf2c:	4619      	mov	r1, r3
 800bf2e:	4a1d      	ldr	r2, [pc, #116]	; (800bfa4 <motion_primitive_get_position+0x3cc>)
 800bf30:	2364      	movs	r3, #100	; 0x64
 800bf32:	fb03 f301 	mul.w	r3, r3, r1
 800bf36:	4413      	add	r3, r2
 800bf38:	330c      	adds	r3, #12
 800bf3a:	edd3 7a00 	vldr	s15, [r3]
 800bf3e:	ed97 7a05 	vldr	s14, [r7, #20]
 800bf42:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bf46:	edc7 7a05 	vstr	s15, [r7, #20]
			y_cmd += primitives[primitive_index].y_offset_m;
 800bf4a:	4b15      	ldr	r3, [pc, #84]	; (800bfa0 <motion_primitive_get_position+0x3c8>)
 800bf4c:	781b      	ldrb	r3, [r3, #0]
 800bf4e:	b2db      	uxtb	r3, r3
 800bf50:	4619      	mov	r1, r3
 800bf52:	4a14      	ldr	r2, [pc, #80]	; (800bfa4 <motion_primitive_get_position+0x3cc>)
 800bf54:	2364      	movs	r3, #100	; 0x64
 800bf56:	fb03 f301 	mul.w	r3, r3, r1
 800bf5a:	4413      	add	r3, r2
 800bf5c:	3308      	adds	r3, #8
 800bf5e:	edd3 7a00 	vldr	s15, [r3]
 800bf62:	ed97 7a04 	vldr	s14, [r7, #16]
 800bf66:	ee77 7a27 	vadd.f32	s15, s14, s15
 800bf6a:	edc7 7a04 	vstr	s15, [r7, #16]
			y_cmd *= primitives[primitive_index].y_scale;
 800bf6e:	4b0c      	ldr	r3, [pc, #48]	; (800bfa0 <motion_primitive_get_position+0x3c8>)
 800bf70:	781b      	ldrb	r3, [r3, #0]
 800bf72:	b2db      	uxtb	r3, r3
 800bf74:	4619      	mov	r1, r3
 800bf76:	4a0b      	ldr	r2, [pc, #44]	; (800bfa4 <motion_primitive_get_position+0x3cc>)
 800bf78:	2364      	movs	r3, #100	; 0x64
 800bf7a:	fb03 f301 	mul.w	r3, r3, r1
 800bf7e:	4413      	add	r3, r2
 800bf80:	3310      	adds	r3, #16
 800bf82:	edd3 7a00 	vldr	s15, [r3]
 800bf86:	ed97 7a04 	vldr	s14, [r7, #16]
 800bf8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bf8e:	edc7 7a04 	vstr	s15, [r7, #16]

			*x = x_cmd;
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	697a      	ldr	r2, [r7, #20]
 800bf96:	601a      	str	r2, [r3, #0]
			*y = y_cmd;
 800bf98:	683b      	ldr	r3, [r7, #0]
 800bf9a:	693a      	ldr	r2, [r7, #16]
 800bf9c:	601a      	str	r2, [r3, #0]
			return;
 800bf9e:	e14f      	b.n	800c240 <motion_primitive_get_position+0x668>
 800bfa0:	200152b4 	.word	0x200152b4
 800bfa4:	200152bc 	.word	0x200152bc
		}
		// Are we at the end, and after last keyframe
		if(i == (primitives[primitive_index].num_keyframes-1) && time_in_cycle_part >= primitives[primitive_index].frames[i].t_part)
 800bfa8:	4ba7      	ldr	r3, [pc, #668]	; (800c248 <motion_primitive_get_position+0x670>)
 800bfaa:	781b      	ldrb	r3, [r3, #0]
 800bfac:	b2db      	uxtb	r3, r3
 800bfae:	4619      	mov	r1, r3
 800bfb0:	4aa6      	ldr	r2, [pc, #664]	; (800c24c <motion_primitive_get_position+0x674>)
 800bfb2:	2364      	movs	r3, #100	; 0x64
 800bfb4:	fb03 f301 	mul.w	r3, r3, r1
 800bfb8:	4413      	add	r3, r2
 800bfba:	781b      	ldrb	r3, [r3, #0]
 800bfbc:	3b01      	subs	r3, #1
 800bfbe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bfc0:	429a      	cmp	r2, r3
 800bfc2:	f040 812b 	bne.w	800c21c <motion_primitive_get_position+0x644>
 800bfc6:	4ba0      	ldr	r3, [pc, #640]	; (800c248 <motion_primitive_get_position+0x670>)
 800bfc8:	781b      	ldrb	r3, [r3, #0]
 800bfca:	b2db      	uxtb	r3, r3
 800bfcc:	4618      	mov	r0, r3
 800bfce:	499f      	ldr	r1, [pc, #636]	; (800c24c <motion_primitive_get_position+0x674>)
 800bfd0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bfd2:	4613      	mov	r3, r2
 800bfd4:	005b      	lsls	r3, r3, #1
 800bfd6:	4413      	add	r3, r2
 800bfd8:	009b      	lsls	r3, r3, #2
 800bfda:	2264      	movs	r2, #100	; 0x64
 800bfdc:	fb02 f200 	mul.w	r2, r2, r0
 800bfe0:	4413      	add	r3, r2
 800bfe2:	440b      	add	r3, r1
 800bfe4:	3324      	adds	r3, #36	; 0x24
 800bfe6:	edd3 7a00 	vldr	s15, [r3]
 800bfea:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800bfee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800bff2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bff6:	f2c0 8111 	blt.w	800c21c <motion_primitive_get_position+0x644>
		{
			// Last value plus section of new value
			float dt = (time_in_cycle_part - primitives[primitive_index].frames[i].t_part);
 800bffa:	4b93      	ldr	r3, [pc, #588]	; (800c248 <motion_primitive_get_position+0x670>)
 800bffc:	781b      	ldrb	r3, [r3, #0]
 800bffe:	b2db      	uxtb	r3, r3
 800c000:	4618      	mov	r0, r3
 800c002:	4992      	ldr	r1, [pc, #584]	; (800c24c <motion_primitive_get_position+0x674>)
 800c004:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c006:	4613      	mov	r3, r2
 800c008:	005b      	lsls	r3, r3, #1
 800c00a:	4413      	add	r3, r2
 800c00c:	009b      	lsls	r3, r3, #2
 800c00e:	2264      	movs	r2, #100	; 0x64
 800c010:	fb02 f200 	mul.w	r2, r2, r0
 800c014:	4413      	add	r3, r2
 800c016:	440b      	add	r3, r1
 800c018:	3324      	adds	r3, #36	; 0x24
 800c01a:	edd3 7a00 	vldr	s15, [r3]
 800c01e:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800c022:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c026:	edc7 7a03 	vstr	s15, [r7, #12]
			float d_section_dt = 1.0 / (1.0 - primitives[primitive_index].frames[i].t_part);
 800c02a:	4b87      	ldr	r3, [pc, #540]	; (800c248 <motion_primitive_get_position+0x670>)
 800c02c:	781b      	ldrb	r3, [r3, #0]
 800c02e:	b2db      	uxtb	r3, r3
 800c030:	4618      	mov	r0, r3
 800c032:	4986      	ldr	r1, [pc, #536]	; (800c24c <motion_primitive_get_position+0x674>)
 800c034:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c036:	4613      	mov	r3, r2
 800c038:	005b      	lsls	r3, r3, #1
 800c03a:	4413      	add	r3, r2
 800c03c:	009b      	lsls	r3, r3, #2
 800c03e:	2264      	movs	r2, #100	; 0x64
 800c040:	fb02 f200 	mul.w	r2, r2, r0
 800c044:	4413      	add	r3, r2
 800c046:	440b      	add	r3, r1
 800c048:	3324      	adds	r3, #36	; 0x24
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	4618      	mov	r0, r3
 800c04e:	f7f4 fa23 	bl	8000498 <__aeabi_f2d>
 800c052:	4603      	mov	r3, r0
 800c054:	460c      	mov	r4, r1
 800c056:	461a      	mov	r2, r3
 800c058:	4623      	mov	r3, r4
 800c05a:	f04f 0000 	mov.w	r0, #0
 800c05e:	497c      	ldr	r1, [pc, #496]	; (800c250 <motion_primitive_get_position+0x678>)
 800c060:	f7f4 f8ba 	bl	80001d8 <__aeabi_dsub>
 800c064:	4603      	mov	r3, r0
 800c066:	460c      	mov	r4, r1
 800c068:	461a      	mov	r2, r3
 800c06a:	4623      	mov	r3, r4
 800c06c:	f04f 0000 	mov.w	r0, #0
 800c070:	4977      	ldr	r1, [pc, #476]	; (800c250 <motion_primitive_get_position+0x678>)
 800c072:	f7f4 fb93 	bl	800079c <__aeabi_ddiv>
 800c076:	4603      	mov	r3, r0
 800c078:	460c      	mov	r4, r1
 800c07a:	4618      	mov	r0, r3
 800c07c:	4621      	mov	r1, r4
 800c07e:	f7f4 fd3b 	bl	8000af8 <__aeabi_d2f>
 800c082:	4603      	mov	r3, r0
 800c084:	60bb      	str	r3, [r7, #8]
			x_cmd = primitives[primitive_index].frames[i].x + (dt * (primitives[primitive_index].frames[0].x - primitives[primitive_index].frames[i].x) * d_section_dt); // Cyclical, so zero index is next frame at end
 800c086:	4b70      	ldr	r3, [pc, #448]	; (800c248 <motion_primitive_get_position+0x670>)
 800c088:	781b      	ldrb	r3, [r3, #0]
 800c08a:	b2db      	uxtb	r3, r3
 800c08c:	4618      	mov	r0, r3
 800c08e:	496f      	ldr	r1, [pc, #444]	; (800c24c <motion_primitive_get_position+0x674>)
 800c090:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c092:	4613      	mov	r3, r2
 800c094:	005b      	lsls	r3, r3, #1
 800c096:	4413      	add	r3, r2
 800c098:	009b      	lsls	r3, r3, #2
 800c09a:	2264      	movs	r2, #100	; 0x64
 800c09c:	fb02 f200 	mul.w	r2, r2, r0
 800c0a0:	4413      	add	r3, r2
 800c0a2:	440b      	add	r3, r1
 800c0a4:	331c      	adds	r3, #28
 800c0a6:	ed93 7a00 	vldr	s14, [r3]
 800c0aa:	4b67      	ldr	r3, [pc, #412]	; (800c248 <motion_primitive_get_position+0x670>)
 800c0ac:	781b      	ldrb	r3, [r3, #0]
 800c0ae:	b2db      	uxtb	r3, r3
 800c0b0:	4619      	mov	r1, r3
 800c0b2:	4a66      	ldr	r2, [pc, #408]	; (800c24c <motion_primitive_get_position+0x674>)
 800c0b4:	2364      	movs	r3, #100	; 0x64
 800c0b6:	fb03 f301 	mul.w	r3, r3, r1
 800c0ba:	4413      	add	r3, r2
 800c0bc:	331c      	adds	r3, #28
 800c0be:	edd3 6a00 	vldr	s13, [r3]
 800c0c2:	4b61      	ldr	r3, [pc, #388]	; (800c248 <motion_primitive_get_position+0x670>)
 800c0c4:	781b      	ldrb	r3, [r3, #0]
 800c0c6:	b2db      	uxtb	r3, r3
 800c0c8:	4618      	mov	r0, r3
 800c0ca:	4960      	ldr	r1, [pc, #384]	; (800c24c <motion_primitive_get_position+0x674>)
 800c0cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c0ce:	4613      	mov	r3, r2
 800c0d0:	005b      	lsls	r3, r3, #1
 800c0d2:	4413      	add	r3, r2
 800c0d4:	009b      	lsls	r3, r3, #2
 800c0d6:	2264      	movs	r2, #100	; 0x64
 800c0d8:	fb02 f200 	mul.w	r2, r2, r0
 800c0dc:	4413      	add	r3, r2
 800c0de:	440b      	add	r3, r1
 800c0e0:	331c      	adds	r3, #28
 800c0e2:	edd3 7a00 	vldr	s15, [r3]
 800c0e6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800c0ea:	edd7 7a03 	vldr	s15, [r7, #12]
 800c0ee:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800c0f2:	edd7 7a02 	vldr	s15, [r7, #8]
 800c0f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c0fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c0fe:	edc7 7a05 	vstr	s15, [r7, #20]
			y_cmd = primitives[primitive_index].frames[i].y + (dt * (primitives[primitive_index].frames[0].y - primitives[primitive_index].frames[i].y) * d_section_dt);
 800c102:	4b51      	ldr	r3, [pc, #324]	; (800c248 <motion_primitive_get_position+0x670>)
 800c104:	781b      	ldrb	r3, [r3, #0]
 800c106:	b2db      	uxtb	r3, r3
 800c108:	4618      	mov	r0, r3
 800c10a:	4950      	ldr	r1, [pc, #320]	; (800c24c <motion_primitive_get_position+0x674>)
 800c10c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c10e:	4613      	mov	r3, r2
 800c110:	005b      	lsls	r3, r3, #1
 800c112:	4413      	add	r3, r2
 800c114:	009b      	lsls	r3, r3, #2
 800c116:	2264      	movs	r2, #100	; 0x64
 800c118:	fb02 f200 	mul.w	r2, r2, r0
 800c11c:	4413      	add	r3, r2
 800c11e:	440b      	add	r3, r1
 800c120:	3320      	adds	r3, #32
 800c122:	ed93 7a00 	vldr	s14, [r3]
 800c126:	4b48      	ldr	r3, [pc, #288]	; (800c248 <motion_primitive_get_position+0x670>)
 800c128:	781b      	ldrb	r3, [r3, #0]
 800c12a:	b2db      	uxtb	r3, r3
 800c12c:	4619      	mov	r1, r3
 800c12e:	4a47      	ldr	r2, [pc, #284]	; (800c24c <motion_primitive_get_position+0x674>)
 800c130:	2364      	movs	r3, #100	; 0x64
 800c132:	fb03 f301 	mul.w	r3, r3, r1
 800c136:	4413      	add	r3, r2
 800c138:	3320      	adds	r3, #32
 800c13a:	edd3 6a00 	vldr	s13, [r3]
 800c13e:	4b42      	ldr	r3, [pc, #264]	; (800c248 <motion_primitive_get_position+0x670>)
 800c140:	781b      	ldrb	r3, [r3, #0]
 800c142:	b2db      	uxtb	r3, r3
 800c144:	4618      	mov	r0, r3
 800c146:	4941      	ldr	r1, [pc, #260]	; (800c24c <motion_primitive_get_position+0x674>)
 800c148:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c14a:	4613      	mov	r3, r2
 800c14c:	005b      	lsls	r3, r3, #1
 800c14e:	4413      	add	r3, r2
 800c150:	009b      	lsls	r3, r3, #2
 800c152:	2264      	movs	r2, #100	; 0x64
 800c154:	fb02 f200 	mul.w	r2, r2, r0
 800c158:	4413      	add	r3, r2
 800c15a:	440b      	add	r3, r1
 800c15c:	3320      	adds	r3, #32
 800c15e:	edd3 7a00 	vldr	s15, [r3]
 800c162:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800c166:	edd7 7a03 	vldr	s15, [r7, #12]
 800c16a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800c16e:	edd7 7a02 	vldr	s15, [r7, #8]
 800c172:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c176:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c17a:	edc7 7a04 	vstr	s15, [r7, #16]
			// Apply offset, then scale it
			x_cmd += primitives[primitive_index].x_offset_m;
 800c17e:	4b32      	ldr	r3, [pc, #200]	; (800c248 <motion_primitive_get_position+0x670>)
 800c180:	781b      	ldrb	r3, [r3, #0]
 800c182:	b2db      	uxtb	r3, r3
 800c184:	4619      	mov	r1, r3
 800c186:	4a31      	ldr	r2, [pc, #196]	; (800c24c <motion_primitive_get_position+0x674>)
 800c188:	2364      	movs	r3, #100	; 0x64
 800c18a:	fb03 f301 	mul.w	r3, r3, r1
 800c18e:	4413      	add	r3, r2
 800c190:	3304      	adds	r3, #4
 800c192:	edd3 7a00 	vldr	s15, [r3]
 800c196:	ed97 7a05 	vldr	s14, [r7, #20]
 800c19a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c19e:	edc7 7a05 	vstr	s15, [r7, #20]
			x_cmd *= primitives[primitive_index].x_scale;
 800c1a2:	4b29      	ldr	r3, [pc, #164]	; (800c248 <motion_primitive_get_position+0x670>)
 800c1a4:	781b      	ldrb	r3, [r3, #0]
 800c1a6:	b2db      	uxtb	r3, r3
 800c1a8:	4619      	mov	r1, r3
 800c1aa:	4a28      	ldr	r2, [pc, #160]	; (800c24c <motion_primitive_get_position+0x674>)
 800c1ac:	2364      	movs	r3, #100	; 0x64
 800c1ae:	fb03 f301 	mul.w	r3, r3, r1
 800c1b2:	4413      	add	r3, r2
 800c1b4:	330c      	adds	r3, #12
 800c1b6:	edd3 7a00 	vldr	s15, [r3]
 800c1ba:	ed97 7a05 	vldr	s14, [r7, #20]
 800c1be:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c1c2:	edc7 7a05 	vstr	s15, [r7, #20]
			y_cmd += primitives[primitive_index].y_offset_m;
 800c1c6:	4b20      	ldr	r3, [pc, #128]	; (800c248 <motion_primitive_get_position+0x670>)
 800c1c8:	781b      	ldrb	r3, [r3, #0]
 800c1ca:	b2db      	uxtb	r3, r3
 800c1cc:	4619      	mov	r1, r3
 800c1ce:	4a1f      	ldr	r2, [pc, #124]	; (800c24c <motion_primitive_get_position+0x674>)
 800c1d0:	2364      	movs	r3, #100	; 0x64
 800c1d2:	fb03 f301 	mul.w	r3, r3, r1
 800c1d6:	4413      	add	r3, r2
 800c1d8:	3308      	adds	r3, #8
 800c1da:	edd3 7a00 	vldr	s15, [r3]
 800c1de:	ed97 7a04 	vldr	s14, [r7, #16]
 800c1e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c1e6:	edc7 7a04 	vstr	s15, [r7, #16]
			y_cmd *= primitives[primitive_index].y_scale;
 800c1ea:	4b17      	ldr	r3, [pc, #92]	; (800c248 <motion_primitive_get_position+0x670>)
 800c1ec:	781b      	ldrb	r3, [r3, #0]
 800c1ee:	b2db      	uxtb	r3, r3
 800c1f0:	4619      	mov	r1, r3
 800c1f2:	4a16      	ldr	r2, [pc, #88]	; (800c24c <motion_primitive_get_position+0x674>)
 800c1f4:	2364      	movs	r3, #100	; 0x64
 800c1f6:	fb03 f301 	mul.w	r3, r3, r1
 800c1fa:	4413      	add	r3, r2
 800c1fc:	3310      	adds	r3, #16
 800c1fe:	edd3 7a00 	vldr	s15, [r3]
 800c202:	ed97 7a04 	vldr	s14, [r7, #16]
 800c206:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c20a:	edc7 7a04 	vstr	s15, [r7, #16]

			*x = x_cmd;
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	697a      	ldr	r2, [r7, #20]
 800c212:	601a      	str	r2, [r3, #0]
			*y = y_cmd;
 800c214:	683b      	ldr	r3, [r7, #0]
 800c216:	693a      	ldr	r2, [r7, #16]
 800c218:	601a      	str	r2, [r3, #0]
			return;
 800c21a:	e011      	b.n	800c240 <motion_primitive_get_position+0x668>
	for(i = 1; i < primitives[primitive_index].num_keyframes; i++)
 800c21c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c21e:	3301      	adds	r3, #1
 800c220:	62bb      	str	r3, [r7, #40]	; 0x28
 800c222:	4b09      	ldr	r3, [pc, #36]	; (800c248 <motion_primitive_get_position+0x670>)
 800c224:	781b      	ldrb	r3, [r3, #0]
 800c226:	b2db      	uxtb	r3, r3
 800c228:	4619      	mov	r1, r3
 800c22a:	4a08      	ldr	r2, [pc, #32]	; (800c24c <motion_primitive_get_position+0x674>)
 800c22c:	2364      	movs	r3, #100	; 0x64
 800c22e:	fb03 f301 	mul.w	r3, r3, r1
 800c232:	4413      	add	r3, r2
 800c234:	781b      	ldrb	r3, [r3, #0]
 800c236:	461a      	mov	r2, r3
 800c238:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c23a:	4293      	cmp	r3, r2
 800c23c:	f6ff ad5a 	blt.w	800bcf4 <motion_primitive_get_position+0x11c>
		}
	}
 }
 800c240:	3730      	adds	r7, #48	; 0x30
 800c242:	46bd      	mov	sp, r7
 800c244:	bdb0      	pop	{r4, r5, r7, pc}
 800c246:	bf00      	nop
 800c248:	200152b4 	.word	0x200152b4
 800c24c:	200152bc 	.word	0x200152bc
 800c250:	3ff00000 	.word	0x3ff00000
 800c254:	00000000 	.word	0x00000000

0800c258 <motion_primitive_get_position_bezier_quadratic>:

 void motion_primitive_get_position_bezier_quadratic(float * x, float * y)
 {
 800c258:	b5b0      	push	{r4, r5, r7, lr}
 800c25a:	b08c      	sub	sp, #48	; 0x30
 800c25c:	af00      	add	r7, sp, #0
 800c25e:	6078      	str	r0, [r7, #4]
 800c260:	6039      	str	r1, [r7, #0]
	if( primitives[primitive_index].num_keyframes % 2 != 0)
 800c262:	4b55      	ldr	r3, [pc, #340]	; (800c3b8 <motion_primitive_get_position_bezier_quadratic+0x160>)
 800c264:	781b      	ldrb	r3, [r3, #0]
 800c266:	b2db      	uxtb	r3, r3
 800c268:	4619      	mov	r1, r3
 800c26a:	4a54      	ldr	r2, [pc, #336]	; (800c3bc <motion_primitive_get_position_bezier_quadratic+0x164>)
 800c26c:	2364      	movs	r3, #100	; 0x64
 800c26e:	fb03 f301 	mul.w	r3, r3, r1
 800c272:	4413      	add	r3, r2
 800c274:	781b      	ldrb	r3, [r3, #0]
 800c276:	f003 0301 	and.w	r3, r3, #1
 800c27a:	b2db      	uxtb	r3, r3
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	d019      	beq.n	800c2b4 <motion_primitive_get_position_bezier_quadratic+0x5c>
	{
		// Stay at first element, assume it is safe.
		// Bezier quadratic curve cycle must have even number of elements
		*x = primitives[primitive_index].frames[0].x;
 800c280:	4b4d      	ldr	r3, [pc, #308]	; (800c3b8 <motion_primitive_get_position_bezier_quadratic+0x160>)
 800c282:	781b      	ldrb	r3, [r3, #0]
 800c284:	b2db      	uxtb	r3, r3
 800c286:	4619      	mov	r1, r3
 800c288:	4a4c      	ldr	r2, [pc, #304]	; (800c3bc <motion_primitive_get_position_bezier_quadratic+0x164>)
 800c28a:	2364      	movs	r3, #100	; 0x64
 800c28c:	fb03 f301 	mul.w	r3, r3, r1
 800c290:	4413      	add	r3, r2
 800c292:	331c      	adds	r3, #28
 800c294:	681a      	ldr	r2, [r3, #0]
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	601a      	str	r2, [r3, #0]
		*y = primitives[primitive_index].frames[0].y;
 800c29a:	4b47      	ldr	r3, [pc, #284]	; (800c3b8 <motion_primitive_get_position_bezier_quadratic+0x160>)
 800c29c:	781b      	ldrb	r3, [r3, #0]
 800c29e:	b2db      	uxtb	r3, r3
 800c2a0:	4619      	mov	r1, r3
 800c2a2:	4a46      	ldr	r2, [pc, #280]	; (800c3bc <motion_primitive_get_position_bezier_quadratic+0x164>)
 800c2a4:	2364      	movs	r3, #100	; 0x64
 800c2a6:	fb03 f301 	mul.w	r3, r3, r1
 800c2aa:	4413      	add	r3, r2
 800c2ac:	3320      	adds	r3, #32
 800c2ae:	681a      	ldr	r2, [r3, #0]
 800c2b0:	683b      	ldr	r3, [r7, #0]
 800c2b2:	601a      	str	r2, [r3, #0]
	}
	// First find global time,taking into account time syncs and primitive local offsets
	float current_t = 0.001 * (xTaskGetTickCount() - time_offset) - primitives[primitive_index].t_offset;
 800c2b4:	f7fc fc66 	bl	8008b84 <xTaskGetTickCount>
 800c2b8:	4603      	mov	r3, r0
 800c2ba:	461a      	mov	r2, r3
 800c2bc:	4b40      	ldr	r3, [pc, #256]	; (800c3c0 <motion_primitive_get_position_bezier_quadratic+0x168>)
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	1ad3      	subs	r3, r2, r3
 800c2c2:	4618      	mov	r0, r3
 800c2c4:	f7f4 f8c6 	bl	8000454 <__aeabi_ui2d>
 800c2c8:	a339      	add	r3, pc, #228	; (adr r3, 800c3b0 <motion_primitive_get_position_bezier_quadratic+0x158>)
 800c2ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2ce:	f7f4 f93b 	bl	8000548 <__aeabi_dmul>
 800c2d2:	4603      	mov	r3, r0
 800c2d4:	460c      	mov	r4, r1
 800c2d6:	4625      	mov	r5, r4
 800c2d8:	461c      	mov	r4, r3
 800c2da:	4b37      	ldr	r3, [pc, #220]	; (800c3b8 <motion_primitive_get_position_bezier_quadratic+0x160>)
 800c2dc:	781b      	ldrb	r3, [r3, #0]
 800c2de:	b2db      	uxtb	r3, r3
 800c2e0:	4619      	mov	r1, r3
 800c2e2:	4a36      	ldr	r2, [pc, #216]	; (800c3bc <motion_primitive_get_position_bezier_quadratic+0x164>)
 800c2e4:	2364      	movs	r3, #100	; 0x64
 800c2e6:	fb03 f301 	mul.w	r3, r3, r1
 800c2ea:	4413      	add	r3, r2
 800c2ec:	3318      	adds	r3, #24
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	4618      	mov	r0, r3
 800c2f2:	f7f4 f8d1 	bl	8000498 <__aeabi_f2d>
 800c2f6:	4602      	mov	r2, r0
 800c2f8:	460b      	mov	r3, r1
 800c2fa:	4620      	mov	r0, r4
 800c2fc:	4629      	mov	r1, r5
 800c2fe:	f7f3 ff6b 	bl	80001d8 <__aeabi_dsub>
 800c302:	4603      	mov	r3, r0
 800c304:	460c      	mov	r4, r1
 800c306:	4618      	mov	r0, r3
 800c308:	4621      	mov	r1, r4
 800c30a:	f7f4 fbf5 	bl	8000af8 <__aeabi_d2f>
 800c30e:	4603      	mov	r3, r0
 800c310:	627b      	str	r3, [r7, #36]	; 0x24

	float time_in_cycle = fmod(current_t, primitives[primitive_index].tau);
 800c312:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c314:	f7f4 f8c0 	bl	8000498 <__aeabi_f2d>
 800c318:	4604      	mov	r4, r0
 800c31a:	460d      	mov	r5, r1
 800c31c:	4b26      	ldr	r3, [pc, #152]	; (800c3b8 <motion_primitive_get_position_bezier_quadratic+0x160>)
 800c31e:	781b      	ldrb	r3, [r3, #0]
 800c320:	b2db      	uxtb	r3, r3
 800c322:	4619      	mov	r1, r3
 800c324:	4a25      	ldr	r2, [pc, #148]	; (800c3bc <motion_primitive_get_position_bezier_quadratic+0x164>)
 800c326:	2364      	movs	r3, #100	; 0x64
 800c328:	fb03 f301 	mul.w	r3, r3, r1
 800c32c:	4413      	add	r3, r2
 800c32e:	3314      	adds	r3, #20
 800c330:	681b      	ldr	r3, [r3, #0]
 800c332:	4618      	mov	r0, r3
 800c334:	f7f4 f8b0 	bl	8000498 <__aeabi_f2d>
 800c338:	4602      	mov	r2, r0
 800c33a:	460b      	mov	r3, r1
 800c33c:	ec43 2b11 	vmov	d1, r2, r3
 800c340:	ec45 4b10 	vmov	d0, r4, r5
 800c344:	f000 ff8e 	bl	800d264 <fmod>
 800c348:	ec54 3b10 	vmov	r3, r4, d0
 800c34c:	4618      	mov	r0, r3
 800c34e:	4621      	mov	r1, r4
 800c350:	f7f4 fbd2 	bl	8000af8 <__aeabi_d2f>
 800c354:	4603      	mov	r3, r0
 800c356:	623b      	str	r3, [r7, #32]
	float time_in_cycle_part = time_in_cycle / primitives[primitive_index].tau; // Prevent further mults
 800c358:	4b17      	ldr	r3, [pc, #92]	; (800c3b8 <motion_primitive_get_position_bezier_quadratic+0x160>)
 800c35a:	781b      	ldrb	r3, [r3, #0]
 800c35c:	b2db      	uxtb	r3, r3
 800c35e:	4619      	mov	r1, r3
 800c360:	4a16      	ldr	r2, [pc, #88]	; (800c3bc <motion_primitive_get_position_bezier_quadratic+0x164>)
 800c362:	2364      	movs	r3, #100	; 0x64
 800c364:	fb03 f301 	mul.w	r3, r3, r1
 800c368:	4413      	add	r3, r2
 800c36a:	3314      	adds	r3, #20
 800c36c:	ed93 7a00 	vldr	s14, [r3]
 800c370:	edd7 6a08 	vldr	s13, [r7, #32]
 800c374:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c378:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c

	if(primitives[primitive_index].time_reverse > 0)
 800c37c:	4b0e      	ldr	r3, [pc, #56]	; (800c3b8 <motion_primitive_get_position_bezier_quadratic+0x160>)
 800c37e:	781b      	ldrb	r3, [r3, #0]
 800c380:	b2db      	uxtb	r3, r3
 800c382:	4619      	mov	r1, r3
 800c384:	4a0d      	ldr	r2, [pc, #52]	; (800c3bc <motion_primitive_get_position_bezier_quadratic+0x164>)
 800c386:	2364      	movs	r3, #100	; 0x64
 800c388:	fb03 f301 	mul.w	r3, r3, r1
 800c38c:	4413      	add	r3, r2
 800c38e:	3302      	adds	r3, #2
 800c390:	781b      	ldrb	r3, [r3, #0]
 800c392:	2b00      	cmp	r3, #0
 800c394:	d007      	beq.n	800c3a6 <motion_primitive_get_position_bezier_quadratic+0x14e>
	{
		time_in_cycle_part = 1.0 - time_in_cycle_part;
 800c396:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c39a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800c39e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c3a2:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c

	// Now find where we are in the cycle and Bezier quadratic interpolation
	// Every odd keyframe is a guide point. Path moves through even keyframes
	int i;
	float x_cmd, y_cmd;
	for(i = 1; i < primitives[primitive_index].num_keyframes/2; i++)
 800c3a6:	2301      	movs	r3, #1
 800c3a8:	62bb      	str	r3, [r7, #40]	; 0x28
 800c3aa:	e34d      	b.n	800ca48 <motion_primitive_get_position_bezier_quadratic+0x7f0>
 800c3ac:	f3af 8000 	nop.w
 800c3b0:	d2f1a9fc 	.word	0xd2f1a9fc
 800c3b4:	3f50624d 	.word	0x3f50624d
 800c3b8:	200152b4 	.word	0x200152b4
 800c3bc:	200152bc 	.word	0x200152bc
 800c3c0:	200152b8 	.word	0x200152b8
	{
		// find the keyframe, looking between every other, starting at index 0
		// e.g. for 6 keyframes, we look at 0, 2, 4, and consider "6" as 0 again
		if(time_in_cycle_part >= primitives[primitive_index].frames[2*i-2].t_part && time_in_cycle_part < primitives[primitive_index].frames[2*i].t_part)
 800c3c4:	4bd7      	ldr	r3, [pc, #860]	; (800c724 <motion_primitive_get_position_bezier_quadratic+0x4cc>)
 800c3c6:	781b      	ldrb	r3, [r3, #0]
 800c3c8:	b2db      	uxtb	r3, r3
 800c3ca:	4618      	mov	r0, r3
 800c3cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3ce:	3b01      	subs	r3, #1
 800c3d0:	005a      	lsls	r2, r3, #1
 800c3d2:	49d5      	ldr	r1, [pc, #852]	; (800c728 <motion_primitive_get_position_bezier_quadratic+0x4d0>)
 800c3d4:	4613      	mov	r3, r2
 800c3d6:	005b      	lsls	r3, r3, #1
 800c3d8:	4413      	add	r3, r2
 800c3da:	009b      	lsls	r3, r3, #2
 800c3dc:	2264      	movs	r2, #100	; 0x64
 800c3de:	fb02 f200 	mul.w	r2, r2, r0
 800c3e2:	4413      	add	r3, r2
 800c3e4:	440b      	add	r3, r1
 800c3e6:	3324      	adds	r3, #36	; 0x24
 800c3e8:	edd3 7a00 	vldr	s15, [r3]
 800c3ec:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800c3f0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c3f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c3f8:	f2c0 8198 	blt.w	800c72c <motion_primitive_get_position_bezier_quadratic+0x4d4>
 800c3fc:	4bc9      	ldr	r3, [pc, #804]	; (800c724 <motion_primitive_get_position_bezier_quadratic+0x4cc>)
 800c3fe:	781b      	ldrb	r3, [r3, #0]
 800c400:	b2db      	uxtb	r3, r3
 800c402:	4618      	mov	r0, r3
 800c404:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c406:	005a      	lsls	r2, r3, #1
 800c408:	49c7      	ldr	r1, [pc, #796]	; (800c728 <motion_primitive_get_position_bezier_quadratic+0x4d0>)
 800c40a:	4613      	mov	r3, r2
 800c40c:	005b      	lsls	r3, r3, #1
 800c40e:	4413      	add	r3, r2
 800c410:	009b      	lsls	r3, r3, #2
 800c412:	2264      	movs	r2, #100	; 0x64
 800c414:	fb02 f200 	mul.w	r2, r2, r0
 800c418:	4413      	add	r3, r2
 800c41a:	440b      	add	r3, r1
 800c41c:	3324      	adds	r3, #36	; 0x24
 800c41e:	edd3 7a00 	vldr	s15, [r3]
 800c422:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800c426:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c42a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c42e:	f140 817d 	bpl.w	800c72c <motion_primitive_get_position_bezier_quadratic+0x4d4>
		{
			// scale to something that varies 0 <= dt < 1 between the points
			float dt = (primitives[primitive_index].frames[2*i].t_part - time_in_cycle_part) / (primitives[primitive_index].frames[2*i].t_part - primitives[primitive_index].frames[2*i - 2].t_part);
 800c432:	4bbc      	ldr	r3, [pc, #752]	; (800c724 <motion_primitive_get_position_bezier_quadratic+0x4cc>)
 800c434:	781b      	ldrb	r3, [r3, #0]
 800c436:	b2db      	uxtb	r3, r3
 800c438:	4618      	mov	r0, r3
 800c43a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c43c:	005a      	lsls	r2, r3, #1
 800c43e:	49ba      	ldr	r1, [pc, #744]	; (800c728 <motion_primitive_get_position_bezier_quadratic+0x4d0>)
 800c440:	4613      	mov	r3, r2
 800c442:	005b      	lsls	r3, r3, #1
 800c444:	4413      	add	r3, r2
 800c446:	009b      	lsls	r3, r3, #2
 800c448:	2264      	movs	r2, #100	; 0x64
 800c44a:	fb02 f200 	mul.w	r2, r2, r0
 800c44e:	4413      	add	r3, r2
 800c450:	440b      	add	r3, r1
 800c452:	3324      	adds	r3, #36	; 0x24
 800c454:	ed93 7a00 	vldr	s14, [r3]
 800c458:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800c45c:	ee77 6a67 	vsub.f32	s13, s14, s15
 800c460:	4bb0      	ldr	r3, [pc, #704]	; (800c724 <motion_primitive_get_position_bezier_quadratic+0x4cc>)
 800c462:	781b      	ldrb	r3, [r3, #0]
 800c464:	b2db      	uxtb	r3, r3
 800c466:	4618      	mov	r0, r3
 800c468:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c46a:	005a      	lsls	r2, r3, #1
 800c46c:	49ae      	ldr	r1, [pc, #696]	; (800c728 <motion_primitive_get_position_bezier_quadratic+0x4d0>)
 800c46e:	4613      	mov	r3, r2
 800c470:	005b      	lsls	r3, r3, #1
 800c472:	4413      	add	r3, r2
 800c474:	009b      	lsls	r3, r3, #2
 800c476:	2264      	movs	r2, #100	; 0x64
 800c478:	fb02 f200 	mul.w	r2, r2, r0
 800c47c:	4413      	add	r3, r2
 800c47e:	440b      	add	r3, r1
 800c480:	3324      	adds	r3, #36	; 0x24
 800c482:	ed93 7a00 	vldr	s14, [r3]
 800c486:	4ba7      	ldr	r3, [pc, #668]	; (800c724 <motion_primitive_get_position_bezier_quadratic+0x4cc>)
 800c488:	781b      	ldrb	r3, [r3, #0]
 800c48a:	b2db      	uxtb	r3, r3
 800c48c:	4618      	mov	r0, r3
 800c48e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c490:	3b01      	subs	r3, #1
 800c492:	005a      	lsls	r2, r3, #1
 800c494:	49a4      	ldr	r1, [pc, #656]	; (800c728 <motion_primitive_get_position_bezier_quadratic+0x4d0>)
 800c496:	4613      	mov	r3, r2
 800c498:	005b      	lsls	r3, r3, #1
 800c49a:	4413      	add	r3, r2
 800c49c:	009b      	lsls	r3, r3, #2
 800c49e:	2264      	movs	r2, #100	; 0x64
 800c4a0:	fb02 f200 	mul.w	r2, r2, r0
 800c4a4:	4413      	add	r3, r2
 800c4a6:	440b      	add	r3, r1
 800c4a8:	3324      	adds	r3, #36	; 0x24
 800c4aa:	edd3 7a00 	vldr	s15, [r3]
 800c4ae:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c4b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c4b6:	edc7 7a07 	vstr	s15, [r7, #28]
			float one_min_dt = 1.0 - dt; // used many times
 800c4ba:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c4be:	edd7 7a07 	vldr	s15, [r7, #28]
 800c4c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c4c6:	edc7 7a06 	vstr	s15, [r7, #24]
			x_cmd = one_min_dt*(one_min_dt*primitives[primitive_index].frames[2*i].x + dt*primitives[primitive_index].frames[2*i-1].x) + dt * (one_min_dt * primitives[primitive_index].frames[2*i-1].x + dt * primitives[primitive_index].frames[2*i-2].x);
 800c4ca:	4b96      	ldr	r3, [pc, #600]	; (800c724 <motion_primitive_get_position_bezier_quadratic+0x4cc>)
 800c4cc:	781b      	ldrb	r3, [r3, #0]
 800c4ce:	b2db      	uxtb	r3, r3
 800c4d0:	4618      	mov	r0, r3
 800c4d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4d4:	005a      	lsls	r2, r3, #1
 800c4d6:	4994      	ldr	r1, [pc, #592]	; (800c728 <motion_primitive_get_position_bezier_quadratic+0x4d0>)
 800c4d8:	4613      	mov	r3, r2
 800c4da:	005b      	lsls	r3, r3, #1
 800c4dc:	4413      	add	r3, r2
 800c4de:	009b      	lsls	r3, r3, #2
 800c4e0:	2264      	movs	r2, #100	; 0x64
 800c4e2:	fb02 f200 	mul.w	r2, r2, r0
 800c4e6:	4413      	add	r3, r2
 800c4e8:	440b      	add	r3, r1
 800c4ea:	331c      	adds	r3, #28
 800c4ec:	ed93 7a00 	vldr	s14, [r3]
 800c4f0:	edd7 7a06 	vldr	s15, [r7, #24]
 800c4f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c4f8:	4b8a      	ldr	r3, [pc, #552]	; (800c724 <motion_primitive_get_position_bezier_quadratic+0x4cc>)
 800c4fa:	781b      	ldrb	r3, [r3, #0]
 800c4fc:	b2db      	uxtb	r3, r3
 800c4fe:	4618      	mov	r0, r3
 800c500:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c502:	005b      	lsls	r3, r3, #1
 800c504:	1e5a      	subs	r2, r3, #1
 800c506:	4988      	ldr	r1, [pc, #544]	; (800c728 <motion_primitive_get_position_bezier_quadratic+0x4d0>)
 800c508:	4613      	mov	r3, r2
 800c50a:	005b      	lsls	r3, r3, #1
 800c50c:	4413      	add	r3, r2
 800c50e:	009b      	lsls	r3, r3, #2
 800c510:	2264      	movs	r2, #100	; 0x64
 800c512:	fb02 f200 	mul.w	r2, r2, r0
 800c516:	4413      	add	r3, r2
 800c518:	440b      	add	r3, r1
 800c51a:	331c      	adds	r3, #28
 800c51c:	edd3 6a00 	vldr	s13, [r3]
 800c520:	edd7 7a07 	vldr	s15, [r7, #28]
 800c524:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c528:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c52c:	edd7 7a06 	vldr	s15, [r7, #24]
 800c530:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c534:	4b7b      	ldr	r3, [pc, #492]	; (800c724 <motion_primitive_get_position_bezier_quadratic+0x4cc>)
 800c536:	781b      	ldrb	r3, [r3, #0]
 800c538:	b2db      	uxtb	r3, r3
 800c53a:	4618      	mov	r0, r3
 800c53c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c53e:	005b      	lsls	r3, r3, #1
 800c540:	1e5a      	subs	r2, r3, #1
 800c542:	4979      	ldr	r1, [pc, #484]	; (800c728 <motion_primitive_get_position_bezier_quadratic+0x4d0>)
 800c544:	4613      	mov	r3, r2
 800c546:	005b      	lsls	r3, r3, #1
 800c548:	4413      	add	r3, r2
 800c54a:	009b      	lsls	r3, r3, #2
 800c54c:	2264      	movs	r2, #100	; 0x64
 800c54e:	fb02 f200 	mul.w	r2, r2, r0
 800c552:	4413      	add	r3, r2
 800c554:	440b      	add	r3, r1
 800c556:	331c      	adds	r3, #28
 800c558:	edd3 6a00 	vldr	s13, [r3]
 800c55c:	edd7 7a06 	vldr	s15, [r7, #24]
 800c560:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800c564:	4b6f      	ldr	r3, [pc, #444]	; (800c724 <motion_primitive_get_position_bezier_quadratic+0x4cc>)
 800c566:	781b      	ldrb	r3, [r3, #0]
 800c568:	b2db      	uxtb	r3, r3
 800c56a:	4618      	mov	r0, r3
 800c56c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c56e:	3b01      	subs	r3, #1
 800c570:	005a      	lsls	r2, r3, #1
 800c572:	496d      	ldr	r1, [pc, #436]	; (800c728 <motion_primitive_get_position_bezier_quadratic+0x4d0>)
 800c574:	4613      	mov	r3, r2
 800c576:	005b      	lsls	r3, r3, #1
 800c578:	4413      	add	r3, r2
 800c57a:	009b      	lsls	r3, r3, #2
 800c57c:	2264      	movs	r2, #100	; 0x64
 800c57e:	fb02 f200 	mul.w	r2, r2, r0
 800c582:	4413      	add	r3, r2
 800c584:	440b      	add	r3, r1
 800c586:	331c      	adds	r3, #28
 800c588:	ed93 6a00 	vldr	s12, [r3]
 800c58c:	edd7 7a07 	vldr	s15, [r7, #28]
 800c590:	ee66 7a27 	vmul.f32	s15, s12, s15
 800c594:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800c598:	edd7 7a07 	vldr	s15, [r7, #28]
 800c59c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c5a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c5a4:	edc7 7a05 	vstr	s15, [r7, #20]
			y_cmd = one_min_dt*(one_min_dt*primitives[primitive_index].frames[2*i].y + dt*primitives[primitive_index].frames[2*i-1].y) + dt * (one_min_dt * primitives[primitive_index].frames[2*i-1].y + dt * primitives[primitive_index].frames[2*i-2].y);
 800c5a8:	4b5e      	ldr	r3, [pc, #376]	; (800c724 <motion_primitive_get_position_bezier_quadratic+0x4cc>)
 800c5aa:	781b      	ldrb	r3, [r3, #0]
 800c5ac:	b2db      	uxtb	r3, r3
 800c5ae:	4618      	mov	r0, r3
 800c5b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5b2:	005a      	lsls	r2, r3, #1
 800c5b4:	495c      	ldr	r1, [pc, #368]	; (800c728 <motion_primitive_get_position_bezier_quadratic+0x4d0>)
 800c5b6:	4613      	mov	r3, r2
 800c5b8:	005b      	lsls	r3, r3, #1
 800c5ba:	4413      	add	r3, r2
 800c5bc:	009b      	lsls	r3, r3, #2
 800c5be:	2264      	movs	r2, #100	; 0x64
 800c5c0:	fb02 f200 	mul.w	r2, r2, r0
 800c5c4:	4413      	add	r3, r2
 800c5c6:	440b      	add	r3, r1
 800c5c8:	3320      	adds	r3, #32
 800c5ca:	ed93 7a00 	vldr	s14, [r3]
 800c5ce:	edd7 7a06 	vldr	s15, [r7, #24]
 800c5d2:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c5d6:	4b53      	ldr	r3, [pc, #332]	; (800c724 <motion_primitive_get_position_bezier_quadratic+0x4cc>)
 800c5d8:	781b      	ldrb	r3, [r3, #0]
 800c5da:	b2db      	uxtb	r3, r3
 800c5dc:	4618      	mov	r0, r3
 800c5de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5e0:	005b      	lsls	r3, r3, #1
 800c5e2:	1e5a      	subs	r2, r3, #1
 800c5e4:	4950      	ldr	r1, [pc, #320]	; (800c728 <motion_primitive_get_position_bezier_quadratic+0x4d0>)
 800c5e6:	4613      	mov	r3, r2
 800c5e8:	005b      	lsls	r3, r3, #1
 800c5ea:	4413      	add	r3, r2
 800c5ec:	009b      	lsls	r3, r3, #2
 800c5ee:	2264      	movs	r2, #100	; 0x64
 800c5f0:	fb02 f200 	mul.w	r2, r2, r0
 800c5f4:	4413      	add	r3, r2
 800c5f6:	440b      	add	r3, r1
 800c5f8:	3320      	adds	r3, #32
 800c5fa:	edd3 6a00 	vldr	s13, [r3]
 800c5fe:	edd7 7a07 	vldr	s15, [r7, #28]
 800c602:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c606:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c60a:	edd7 7a06 	vldr	s15, [r7, #24]
 800c60e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c612:	4b44      	ldr	r3, [pc, #272]	; (800c724 <motion_primitive_get_position_bezier_quadratic+0x4cc>)
 800c614:	781b      	ldrb	r3, [r3, #0]
 800c616:	b2db      	uxtb	r3, r3
 800c618:	4618      	mov	r0, r3
 800c61a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c61c:	005b      	lsls	r3, r3, #1
 800c61e:	1e5a      	subs	r2, r3, #1
 800c620:	4941      	ldr	r1, [pc, #260]	; (800c728 <motion_primitive_get_position_bezier_quadratic+0x4d0>)
 800c622:	4613      	mov	r3, r2
 800c624:	005b      	lsls	r3, r3, #1
 800c626:	4413      	add	r3, r2
 800c628:	009b      	lsls	r3, r3, #2
 800c62a:	2264      	movs	r2, #100	; 0x64
 800c62c:	fb02 f200 	mul.w	r2, r2, r0
 800c630:	4413      	add	r3, r2
 800c632:	440b      	add	r3, r1
 800c634:	3320      	adds	r3, #32
 800c636:	edd3 6a00 	vldr	s13, [r3]
 800c63a:	edd7 7a06 	vldr	s15, [r7, #24]
 800c63e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800c642:	4b38      	ldr	r3, [pc, #224]	; (800c724 <motion_primitive_get_position_bezier_quadratic+0x4cc>)
 800c644:	781b      	ldrb	r3, [r3, #0]
 800c646:	b2db      	uxtb	r3, r3
 800c648:	4618      	mov	r0, r3
 800c64a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c64c:	3b01      	subs	r3, #1
 800c64e:	005a      	lsls	r2, r3, #1
 800c650:	4935      	ldr	r1, [pc, #212]	; (800c728 <motion_primitive_get_position_bezier_quadratic+0x4d0>)
 800c652:	4613      	mov	r3, r2
 800c654:	005b      	lsls	r3, r3, #1
 800c656:	4413      	add	r3, r2
 800c658:	009b      	lsls	r3, r3, #2
 800c65a:	2264      	movs	r2, #100	; 0x64
 800c65c:	fb02 f200 	mul.w	r2, r2, r0
 800c660:	4413      	add	r3, r2
 800c662:	440b      	add	r3, r1
 800c664:	3320      	adds	r3, #32
 800c666:	ed93 6a00 	vldr	s12, [r3]
 800c66a:	edd7 7a07 	vldr	s15, [r7, #28]
 800c66e:	ee66 7a27 	vmul.f32	s15, s12, s15
 800c672:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800c676:	edd7 7a07 	vldr	s15, [r7, #28]
 800c67a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c67e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c682:	edc7 7a04 	vstr	s15, [r7, #16]
			// Apply offset, then scale it
			x_cmd += primitives[primitive_index].x_offset_m;
 800c686:	4b27      	ldr	r3, [pc, #156]	; (800c724 <motion_primitive_get_position_bezier_quadratic+0x4cc>)
 800c688:	781b      	ldrb	r3, [r3, #0]
 800c68a:	b2db      	uxtb	r3, r3
 800c68c:	4619      	mov	r1, r3
 800c68e:	4a26      	ldr	r2, [pc, #152]	; (800c728 <motion_primitive_get_position_bezier_quadratic+0x4d0>)
 800c690:	2364      	movs	r3, #100	; 0x64
 800c692:	fb03 f301 	mul.w	r3, r3, r1
 800c696:	4413      	add	r3, r2
 800c698:	3304      	adds	r3, #4
 800c69a:	edd3 7a00 	vldr	s15, [r3]
 800c69e:	ed97 7a05 	vldr	s14, [r7, #20]
 800c6a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c6a6:	edc7 7a05 	vstr	s15, [r7, #20]
			x_cmd *= primitives[primitive_index].x_scale;
 800c6aa:	4b1e      	ldr	r3, [pc, #120]	; (800c724 <motion_primitive_get_position_bezier_quadratic+0x4cc>)
 800c6ac:	781b      	ldrb	r3, [r3, #0]
 800c6ae:	b2db      	uxtb	r3, r3
 800c6b0:	4619      	mov	r1, r3
 800c6b2:	4a1d      	ldr	r2, [pc, #116]	; (800c728 <motion_primitive_get_position_bezier_quadratic+0x4d0>)
 800c6b4:	2364      	movs	r3, #100	; 0x64
 800c6b6:	fb03 f301 	mul.w	r3, r3, r1
 800c6ba:	4413      	add	r3, r2
 800c6bc:	330c      	adds	r3, #12
 800c6be:	edd3 7a00 	vldr	s15, [r3]
 800c6c2:	ed97 7a05 	vldr	s14, [r7, #20]
 800c6c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c6ca:	edc7 7a05 	vstr	s15, [r7, #20]
			y_cmd += primitives[primitive_index].y_offset_m;
 800c6ce:	4b15      	ldr	r3, [pc, #84]	; (800c724 <motion_primitive_get_position_bezier_quadratic+0x4cc>)
 800c6d0:	781b      	ldrb	r3, [r3, #0]
 800c6d2:	b2db      	uxtb	r3, r3
 800c6d4:	4619      	mov	r1, r3
 800c6d6:	4a14      	ldr	r2, [pc, #80]	; (800c728 <motion_primitive_get_position_bezier_quadratic+0x4d0>)
 800c6d8:	2364      	movs	r3, #100	; 0x64
 800c6da:	fb03 f301 	mul.w	r3, r3, r1
 800c6de:	4413      	add	r3, r2
 800c6e0:	3308      	adds	r3, #8
 800c6e2:	edd3 7a00 	vldr	s15, [r3]
 800c6e6:	ed97 7a04 	vldr	s14, [r7, #16]
 800c6ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c6ee:	edc7 7a04 	vstr	s15, [r7, #16]
			y_cmd *= primitives[primitive_index].y_scale;
 800c6f2:	4b0c      	ldr	r3, [pc, #48]	; (800c724 <motion_primitive_get_position_bezier_quadratic+0x4cc>)
 800c6f4:	781b      	ldrb	r3, [r3, #0]
 800c6f6:	b2db      	uxtb	r3, r3
 800c6f8:	4619      	mov	r1, r3
 800c6fa:	4a0b      	ldr	r2, [pc, #44]	; (800c728 <motion_primitive_get_position_bezier_quadratic+0x4d0>)
 800c6fc:	2364      	movs	r3, #100	; 0x64
 800c6fe:	fb03 f301 	mul.w	r3, r3, r1
 800c702:	4413      	add	r3, r2
 800c704:	3310      	adds	r3, #16
 800c706:	edd3 7a00 	vldr	s15, [r3]
 800c70a:	ed97 7a04 	vldr	s14, [r7, #16]
 800c70e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c712:	edc7 7a04 	vstr	s15, [r7, #16]

			*x = x_cmd;
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	697a      	ldr	r2, [r7, #20]
 800c71a:	601a      	str	r2, [r3, #0]
			*y = y_cmd;
 800c71c:	683b      	ldr	r3, [r7, #0]
 800c71e:	693a      	ldr	r2, [r7, #16]
 800c720:	601a      	str	r2, [r3, #0]
			return;
 800c722:	e1a2      	b.n	800ca6a <motion_primitive_get_position_bezier_quadratic+0x812>
 800c724:	200152b4 	.word	0x200152b4
 800c728:	200152bc 	.word	0x200152bc
		}
		// Are we at the end, and after last keyframe
		if(i == ((primitives[primitive_index].num_keyframes/2)-1) && time_in_cycle_part >= primitives[primitive_index].frames[2*i].t_part)
 800c72c:	4bd0      	ldr	r3, [pc, #832]	; (800ca70 <motion_primitive_get_position_bezier_quadratic+0x818>)
 800c72e:	781b      	ldrb	r3, [r3, #0]
 800c730:	b2db      	uxtb	r3, r3
 800c732:	4619      	mov	r1, r3
 800c734:	4acf      	ldr	r2, [pc, #828]	; (800ca74 <motion_primitive_get_position_bezier_quadratic+0x81c>)
 800c736:	2364      	movs	r3, #100	; 0x64
 800c738:	fb03 f301 	mul.w	r3, r3, r1
 800c73c:	4413      	add	r3, r2
 800c73e:	781b      	ldrb	r3, [r3, #0]
 800c740:	085b      	lsrs	r3, r3, #1
 800c742:	b2db      	uxtb	r3, r3
 800c744:	3b01      	subs	r3, #1
 800c746:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c748:	429a      	cmp	r2, r3
 800c74a:	f040 817a 	bne.w	800ca42 <motion_primitive_get_position_bezier_quadratic+0x7ea>
 800c74e:	4bc8      	ldr	r3, [pc, #800]	; (800ca70 <motion_primitive_get_position_bezier_quadratic+0x818>)
 800c750:	781b      	ldrb	r3, [r3, #0]
 800c752:	b2db      	uxtb	r3, r3
 800c754:	4618      	mov	r0, r3
 800c756:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c758:	005a      	lsls	r2, r3, #1
 800c75a:	49c6      	ldr	r1, [pc, #792]	; (800ca74 <motion_primitive_get_position_bezier_quadratic+0x81c>)
 800c75c:	4613      	mov	r3, r2
 800c75e:	005b      	lsls	r3, r3, #1
 800c760:	4413      	add	r3, r2
 800c762:	009b      	lsls	r3, r3, #2
 800c764:	2264      	movs	r2, #100	; 0x64
 800c766:	fb02 f200 	mul.w	r2, r2, r0
 800c76a:	4413      	add	r3, r2
 800c76c:	440b      	add	r3, r1
 800c76e:	3324      	adds	r3, #36	; 0x24
 800c770:	edd3 7a00 	vldr	s15, [r3]
 800c774:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800c778:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c77c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c780:	f2c0 815f 	blt.w	800ca42 <motion_primitive_get_position_bezier_quadratic+0x7ea>
		{
			// Cyclical, so zero index is last
			// scale to something that varies 0 <= dt < 1 between the points
			float dt = (1.0 - time_in_cycle_part) / (1.0 - primitives[primitive_index].frames[2*i].t_part);
 800c784:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c786:	f7f3 fe87 	bl	8000498 <__aeabi_f2d>
 800c78a:	4603      	mov	r3, r0
 800c78c:	460c      	mov	r4, r1
 800c78e:	461a      	mov	r2, r3
 800c790:	4623      	mov	r3, r4
 800c792:	f04f 0000 	mov.w	r0, #0
 800c796:	49b8      	ldr	r1, [pc, #736]	; (800ca78 <motion_primitive_get_position_bezier_quadratic+0x820>)
 800c798:	f7f3 fd1e 	bl	80001d8 <__aeabi_dsub>
 800c79c:	4603      	mov	r3, r0
 800c79e:	460c      	mov	r4, r1
 800c7a0:	4625      	mov	r5, r4
 800c7a2:	461c      	mov	r4, r3
 800c7a4:	4bb2      	ldr	r3, [pc, #712]	; (800ca70 <motion_primitive_get_position_bezier_quadratic+0x818>)
 800c7a6:	781b      	ldrb	r3, [r3, #0]
 800c7a8:	b2db      	uxtb	r3, r3
 800c7aa:	4618      	mov	r0, r3
 800c7ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7ae:	005a      	lsls	r2, r3, #1
 800c7b0:	49b0      	ldr	r1, [pc, #704]	; (800ca74 <motion_primitive_get_position_bezier_quadratic+0x81c>)
 800c7b2:	4613      	mov	r3, r2
 800c7b4:	005b      	lsls	r3, r3, #1
 800c7b6:	4413      	add	r3, r2
 800c7b8:	009b      	lsls	r3, r3, #2
 800c7ba:	2264      	movs	r2, #100	; 0x64
 800c7bc:	fb02 f200 	mul.w	r2, r2, r0
 800c7c0:	4413      	add	r3, r2
 800c7c2:	440b      	add	r3, r1
 800c7c4:	3324      	adds	r3, #36	; 0x24
 800c7c6:	681b      	ldr	r3, [r3, #0]
 800c7c8:	4618      	mov	r0, r3
 800c7ca:	f7f3 fe65 	bl	8000498 <__aeabi_f2d>
 800c7ce:	4602      	mov	r2, r0
 800c7d0:	460b      	mov	r3, r1
 800c7d2:	f04f 0000 	mov.w	r0, #0
 800c7d6:	49a8      	ldr	r1, [pc, #672]	; (800ca78 <motion_primitive_get_position_bezier_quadratic+0x820>)
 800c7d8:	f7f3 fcfe 	bl	80001d8 <__aeabi_dsub>
 800c7dc:	4602      	mov	r2, r0
 800c7de:	460b      	mov	r3, r1
 800c7e0:	4620      	mov	r0, r4
 800c7e2:	4629      	mov	r1, r5
 800c7e4:	f7f3 ffda 	bl	800079c <__aeabi_ddiv>
 800c7e8:	4603      	mov	r3, r0
 800c7ea:	460c      	mov	r4, r1
 800c7ec:	4618      	mov	r0, r3
 800c7ee:	4621      	mov	r1, r4
 800c7f0:	f7f4 f982 	bl	8000af8 <__aeabi_d2f>
 800c7f4:	4603      	mov	r3, r0
 800c7f6:	60fb      	str	r3, [r7, #12]
			float one_min_dt = 1.0 - dt; // used many times
 800c7f8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c7fc:	edd7 7a03 	vldr	s15, [r7, #12]
 800c800:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c804:	edc7 7a02 	vstr	s15, [r7, #8]
			x_cmd = one_min_dt*(one_min_dt*primitives[primitive_index].frames[0].x + dt*primitives[primitive_index].frames[2*i+1].x) + dt * (one_min_dt * primitives[primitive_index].frames[2*i+1].x + dt * primitives[primitive_index].frames[2*i].x);
 800c808:	4b99      	ldr	r3, [pc, #612]	; (800ca70 <motion_primitive_get_position_bezier_quadratic+0x818>)
 800c80a:	781b      	ldrb	r3, [r3, #0]
 800c80c:	b2db      	uxtb	r3, r3
 800c80e:	4619      	mov	r1, r3
 800c810:	4a98      	ldr	r2, [pc, #608]	; (800ca74 <motion_primitive_get_position_bezier_quadratic+0x81c>)
 800c812:	2364      	movs	r3, #100	; 0x64
 800c814:	fb03 f301 	mul.w	r3, r3, r1
 800c818:	4413      	add	r3, r2
 800c81a:	331c      	adds	r3, #28
 800c81c:	ed93 7a00 	vldr	s14, [r3]
 800c820:	edd7 7a02 	vldr	s15, [r7, #8]
 800c824:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c828:	4b91      	ldr	r3, [pc, #580]	; (800ca70 <motion_primitive_get_position_bezier_quadratic+0x818>)
 800c82a:	781b      	ldrb	r3, [r3, #0]
 800c82c:	b2db      	uxtb	r3, r3
 800c82e:	4618      	mov	r0, r3
 800c830:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c832:	005b      	lsls	r3, r3, #1
 800c834:	1c5a      	adds	r2, r3, #1
 800c836:	498f      	ldr	r1, [pc, #572]	; (800ca74 <motion_primitive_get_position_bezier_quadratic+0x81c>)
 800c838:	4613      	mov	r3, r2
 800c83a:	005b      	lsls	r3, r3, #1
 800c83c:	4413      	add	r3, r2
 800c83e:	009b      	lsls	r3, r3, #2
 800c840:	2264      	movs	r2, #100	; 0x64
 800c842:	fb02 f200 	mul.w	r2, r2, r0
 800c846:	4413      	add	r3, r2
 800c848:	440b      	add	r3, r1
 800c84a:	331c      	adds	r3, #28
 800c84c:	edd3 6a00 	vldr	s13, [r3]
 800c850:	edd7 7a03 	vldr	s15, [r7, #12]
 800c854:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c858:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c85c:	edd7 7a02 	vldr	s15, [r7, #8]
 800c860:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c864:	4b82      	ldr	r3, [pc, #520]	; (800ca70 <motion_primitive_get_position_bezier_quadratic+0x818>)
 800c866:	781b      	ldrb	r3, [r3, #0]
 800c868:	b2db      	uxtb	r3, r3
 800c86a:	4618      	mov	r0, r3
 800c86c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c86e:	005b      	lsls	r3, r3, #1
 800c870:	1c5a      	adds	r2, r3, #1
 800c872:	4980      	ldr	r1, [pc, #512]	; (800ca74 <motion_primitive_get_position_bezier_quadratic+0x81c>)
 800c874:	4613      	mov	r3, r2
 800c876:	005b      	lsls	r3, r3, #1
 800c878:	4413      	add	r3, r2
 800c87a:	009b      	lsls	r3, r3, #2
 800c87c:	2264      	movs	r2, #100	; 0x64
 800c87e:	fb02 f200 	mul.w	r2, r2, r0
 800c882:	4413      	add	r3, r2
 800c884:	440b      	add	r3, r1
 800c886:	331c      	adds	r3, #28
 800c888:	edd3 6a00 	vldr	s13, [r3]
 800c88c:	edd7 7a02 	vldr	s15, [r7, #8]
 800c890:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800c894:	4b76      	ldr	r3, [pc, #472]	; (800ca70 <motion_primitive_get_position_bezier_quadratic+0x818>)
 800c896:	781b      	ldrb	r3, [r3, #0]
 800c898:	b2db      	uxtb	r3, r3
 800c89a:	4618      	mov	r0, r3
 800c89c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c89e:	005a      	lsls	r2, r3, #1
 800c8a0:	4974      	ldr	r1, [pc, #464]	; (800ca74 <motion_primitive_get_position_bezier_quadratic+0x81c>)
 800c8a2:	4613      	mov	r3, r2
 800c8a4:	005b      	lsls	r3, r3, #1
 800c8a6:	4413      	add	r3, r2
 800c8a8:	009b      	lsls	r3, r3, #2
 800c8aa:	2264      	movs	r2, #100	; 0x64
 800c8ac:	fb02 f200 	mul.w	r2, r2, r0
 800c8b0:	4413      	add	r3, r2
 800c8b2:	440b      	add	r3, r1
 800c8b4:	331c      	adds	r3, #28
 800c8b6:	ed93 6a00 	vldr	s12, [r3]
 800c8ba:	edd7 7a03 	vldr	s15, [r7, #12]
 800c8be:	ee66 7a27 	vmul.f32	s15, s12, s15
 800c8c2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800c8c6:	edd7 7a03 	vldr	s15, [r7, #12]
 800c8ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c8ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c8d2:	edc7 7a05 	vstr	s15, [r7, #20]
			y_cmd = one_min_dt*(one_min_dt*primitives[primitive_index].frames[0].y + dt*primitives[primitive_index].frames[2*i+1].y) + dt * (one_min_dt * primitives[primitive_index].frames[2*i+1].y + dt * primitives[primitive_index].frames[2*i].y);
 800c8d6:	4b66      	ldr	r3, [pc, #408]	; (800ca70 <motion_primitive_get_position_bezier_quadratic+0x818>)
 800c8d8:	781b      	ldrb	r3, [r3, #0]
 800c8da:	b2db      	uxtb	r3, r3
 800c8dc:	4619      	mov	r1, r3
 800c8de:	4a65      	ldr	r2, [pc, #404]	; (800ca74 <motion_primitive_get_position_bezier_quadratic+0x81c>)
 800c8e0:	2364      	movs	r3, #100	; 0x64
 800c8e2:	fb03 f301 	mul.w	r3, r3, r1
 800c8e6:	4413      	add	r3, r2
 800c8e8:	3320      	adds	r3, #32
 800c8ea:	ed93 7a00 	vldr	s14, [r3]
 800c8ee:	edd7 7a02 	vldr	s15, [r7, #8]
 800c8f2:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c8f6:	4b5e      	ldr	r3, [pc, #376]	; (800ca70 <motion_primitive_get_position_bezier_quadratic+0x818>)
 800c8f8:	781b      	ldrb	r3, [r3, #0]
 800c8fa:	b2db      	uxtb	r3, r3
 800c8fc:	4618      	mov	r0, r3
 800c8fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c900:	005b      	lsls	r3, r3, #1
 800c902:	1c5a      	adds	r2, r3, #1
 800c904:	495b      	ldr	r1, [pc, #364]	; (800ca74 <motion_primitive_get_position_bezier_quadratic+0x81c>)
 800c906:	4613      	mov	r3, r2
 800c908:	005b      	lsls	r3, r3, #1
 800c90a:	4413      	add	r3, r2
 800c90c:	009b      	lsls	r3, r3, #2
 800c90e:	2264      	movs	r2, #100	; 0x64
 800c910:	fb02 f200 	mul.w	r2, r2, r0
 800c914:	4413      	add	r3, r2
 800c916:	440b      	add	r3, r1
 800c918:	3320      	adds	r3, #32
 800c91a:	edd3 6a00 	vldr	s13, [r3]
 800c91e:	edd7 7a03 	vldr	s15, [r7, #12]
 800c922:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c926:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c92a:	edd7 7a02 	vldr	s15, [r7, #8]
 800c92e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c932:	4b4f      	ldr	r3, [pc, #316]	; (800ca70 <motion_primitive_get_position_bezier_quadratic+0x818>)
 800c934:	781b      	ldrb	r3, [r3, #0]
 800c936:	b2db      	uxtb	r3, r3
 800c938:	4618      	mov	r0, r3
 800c93a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c93c:	005b      	lsls	r3, r3, #1
 800c93e:	1c5a      	adds	r2, r3, #1
 800c940:	494c      	ldr	r1, [pc, #304]	; (800ca74 <motion_primitive_get_position_bezier_quadratic+0x81c>)
 800c942:	4613      	mov	r3, r2
 800c944:	005b      	lsls	r3, r3, #1
 800c946:	4413      	add	r3, r2
 800c948:	009b      	lsls	r3, r3, #2
 800c94a:	2264      	movs	r2, #100	; 0x64
 800c94c:	fb02 f200 	mul.w	r2, r2, r0
 800c950:	4413      	add	r3, r2
 800c952:	440b      	add	r3, r1
 800c954:	3320      	adds	r3, #32
 800c956:	edd3 6a00 	vldr	s13, [r3]
 800c95a:	edd7 7a02 	vldr	s15, [r7, #8]
 800c95e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800c962:	4b43      	ldr	r3, [pc, #268]	; (800ca70 <motion_primitive_get_position_bezier_quadratic+0x818>)
 800c964:	781b      	ldrb	r3, [r3, #0]
 800c966:	b2db      	uxtb	r3, r3
 800c968:	4618      	mov	r0, r3
 800c96a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c96c:	005a      	lsls	r2, r3, #1
 800c96e:	4941      	ldr	r1, [pc, #260]	; (800ca74 <motion_primitive_get_position_bezier_quadratic+0x81c>)
 800c970:	4613      	mov	r3, r2
 800c972:	005b      	lsls	r3, r3, #1
 800c974:	4413      	add	r3, r2
 800c976:	009b      	lsls	r3, r3, #2
 800c978:	2264      	movs	r2, #100	; 0x64
 800c97a:	fb02 f200 	mul.w	r2, r2, r0
 800c97e:	4413      	add	r3, r2
 800c980:	440b      	add	r3, r1
 800c982:	3320      	adds	r3, #32
 800c984:	ed93 6a00 	vldr	s12, [r3]
 800c988:	edd7 7a03 	vldr	s15, [r7, #12]
 800c98c:	ee66 7a27 	vmul.f32	s15, s12, s15
 800c990:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800c994:	edd7 7a03 	vldr	s15, [r7, #12]
 800c998:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c99c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c9a0:	edc7 7a04 	vstr	s15, [r7, #16]
			// Apply offset, then scale it
			x_cmd += primitives[primitive_index].x_offset_m;
 800c9a4:	4b32      	ldr	r3, [pc, #200]	; (800ca70 <motion_primitive_get_position_bezier_quadratic+0x818>)
 800c9a6:	781b      	ldrb	r3, [r3, #0]
 800c9a8:	b2db      	uxtb	r3, r3
 800c9aa:	4619      	mov	r1, r3
 800c9ac:	4a31      	ldr	r2, [pc, #196]	; (800ca74 <motion_primitive_get_position_bezier_quadratic+0x81c>)
 800c9ae:	2364      	movs	r3, #100	; 0x64
 800c9b0:	fb03 f301 	mul.w	r3, r3, r1
 800c9b4:	4413      	add	r3, r2
 800c9b6:	3304      	adds	r3, #4
 800c9b8:	edd3 7a00 	vldr	s15, [r3]
 800c9bc:	ed97 7a05 	vldr	s14, [r7, #20]
 800c9c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c9c4:	edc7 7a05 	vstr	s15, [r7, #20]
			x_cmd *= primitives[primitive_index].x_scale;
 800c9c8:	4b29      	ldr	r3, [pc, #164]	; (800ca70 <motion_primitive_get_position_bezier_quadratic+0x818>)
 800c9ca:	781b      	ldrb	r3, [r3, #0]
 800c9cc:	b2db      	uxtb	r3, r3
 800c9ce:	4619      	mov	r1, r3
 800c9d0:	4a28      	ldr	r2, [pc, #160]	; (800ca74 <motion_primitive_get_position_bezier_quadratic+0x81c>)
 800c9d2:	2364      	movs	r3, #100	; 0x64
 800c9d4:	fb03 f301 	mul.w	r3, r3, r1
 800c9d8:	4413      	add	r3, r2
 800c9da:	330c      	adds	r3, #12
 800c9dc:	edd3 7a00 	vldr	s15, [r3]
 800c9e0:	ed97 7a05 	vldr	s14, [r7, #20]
 800c9e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c9e8:	edc7 7a05 	vstr	s15, [r7, #20]
			y_cmd += primitives[primitive_index].y_offset_m;
 800c9ec:	4b20      	ldr	r3, [pc, #128]	; (800ca70 <motion_primitive_get_position_bezier_quadratic+0x818>)
 800c9ee:	781b      	ldrb	r3, [r3, #0]
 800c9f0:	b2db      	uxtb	r3, r3
 800c9f2:	4619      	mov	r1, r3
 800c9f4:	4a1f      	ldr	r2, [pc, #124]	; (800ca74 <motion_primitive_get_position_bezier_quadratic+0x81c>)
 800c9f6:	2364      	movs	r3, #100	; 0x64
 800c9f8:	fb03 f301 	mul.w	r3, r3, r1
 800c9fc:	4413      	add	r3, r2
 800c9fe:	3308      	adds	r3, #8
 800ca00:	edd3 7a00 	vldr	s15, [r3]
 800ca04:	ed97 7a04 	vldr	s14, [r7, #16]
 800ca08:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ca0c:	edc7 7a04 	vstr	s15, [r7, #16]
			y_cmd *= primitives[primitive_index].y_scale;
 800ca10:	4b17      	ldr	r3, [pc, #92]	; (800ca70 <motion_primitive_get_position_bezier_quadratic+0x818>)
 800ca12:	781b      	ldrb	r3, [r3, #0]
 800ca14:	b2db      	uxtb	r3, r3
 800ca16:	4619      	mov	r1, r3
 800ca18:	4a16      	ldr	r2, [pc, #88]	; (800ca74 <motion_primitive_get_position_bezier_quadratic+0x81c>)
 800ca1a:	2364      	movs	r3, #100	; 0x64
 800ca1c:	fb03 f301 	mul.w	r3, r3, r1
 800ca20:	4413      	add	r3, r2
 800ca22:	3310      	adds	r3, #16
 800ca24:	edd3 7a00 	vldr	s15, [r3]
 800ca28:	ed97 7a04 	vldr	s14, [r7, #16]
 800ca2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ca30:	edc7 7a04 	vstr	s15, [r7, #16]

			*x = x_cmd;
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	697a      	ldr	r2, [r7, #20]
 800ca38:	601a      	str	r2, [r3, #0]
			*y = y_cmd;
 800ca3a:	683b      	ldr	r3, [r7, #0]
 800ca3c:	693a      	ldr	r2, [r7, #16]
 800ca3e:	601a      	str	r2, [r3, #0]
			return;
 800ca40:	e013      	b.n	800ca6a <motion_primitive_get_position_bezier_quadratic+0x812>
	for(i = 1; i < primitives[primitive_index].num_keyframes/2; i++)
 800ca42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca44:	3301      	adds	r3, #1
 800ca46:	62bb      	str	r3, [r7, #40]	; 0x28
 800ca48:	4b09      	ldr	r3, [pc, #36]	; (800ca70 <motion_primitive_get_position_bezier_quadratic+0x818>)
 800ca4a:	781b      	ldrb	r3, [r3, #0]
 800ca4c:	b2db      	uxtb	r3, r3
 800ca4e:	4619      	mov	r1, r3
 800ca50:	4a08      	ldr	r2, [pc, #32]	; (800ca74 <motion_primitive_get_position_bezier_quadratic+0x81c>)
 800ca52:	2364      	movs	r3, #100	; 0x64
 800ca54:	fb03 f301 	mul.w	r3, r3, r1
 800ca58:	4413      	add	r3, r2
 800ca5a:	781b      	ldrb	r3, [r3, #0]
 800ca5c:	085b      	lsrs	r3, r3, #1
 800ca5e:	b2db      	uxtb	r3, r3
 800ca60:	461a      	mov	r2, r3
 800ca62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca64:	4293      	cmp	r3, r2
 800ca66:	f6ff acad 	blt.w	800c3c4 <motion_primitive_get_position_bezier_quadratic+0x16c>
		}
	}
 }
 800ca6a:	3730      	adds	r7, #48	; 0x30
 800ca6c:	46bd      	mov	sp, r7
 800ca6e:	bdb0      	pop	{r4, r5, r7, pc}
 800ca70:	200152b4 	.word	0x200152b4
 800ca74:	200152bc 	.word	0x200152bc
 800ca78:	3ff00000 	.word	0x3ff00000

0800ca7c <motion_primitive_is_inverted>:

 bool motion_primitive_is_inverted(void)
 {
 800ca7c:	b480      	push	{r7}
 800ca7e:	af00      	add	r7, sp, #0
	return (primitives[primitive_index].invert > 0);
 800ca80:	4b0a      	ldr	r3, [pc, #40]	; (800caac <motion_primitive_is_inverted+0x30>)
 800ca82:	781b      	ldrb	r3, [r3, #0]
 800ca84:	b2db      	uxtb	r3, r3
 800ca86:	4619      	mov	r1, r3
 800ca88:	4a09      	ldr	r2, [pc, #36]	; (800cab0 <motion_primitive_is_inverted+0x34>)
 800ca8a:	2364      	movs	r3, #100	; 0x64
 800ca8c:	fb03 f301 	mul.w	r3, r3, r1
 800ca90:	4413      	add	r3, r2
 800ca92:	3301      	adds	r3, #1
 800ca94:	781b      	ldrb	r3, [r3, #0]
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	bf14      	ite	ne
 800ca9a:	2301      	movne	r3, #1
 800ca9c:	2300      	moveq	r3, #0
 800ca9e:	b2db      	uxtb	r3, r3
 }
 800caa0:	4618      	mov	r0, r3
 800caa2:	46bd      	mov	sp, r7
 800caa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caa8:	4770      	bx	lr
 800caaa:	bf00      	nop
 800caac:	200152b4 	.word	0x200152b4
 800cab0:	200152bc 	.word	0x200152bc

0800cab4 <motion_primitive_set_keyframe>:

 void motion_primitive_set_keyframe(uint8_t index, uint8_t keyframe_index, float x, float y, float t_part)
 {
 800cab4:	b480      	push	{r7}
 800cab6:	b085      	sub	sp, #20
 800cab8:	af00      	add	r7, sp, #0
 800caba:	4603      	mov	r3, r0
 800cabc:	460a      	mov	r2, r1
 800cabe:	ed87 0a02 	vstr	s0, [r7, #8]
 800cac2:	edc7 0a01 	vstr	s1, [r7, #4]
 800cac6:	ed87 1a00 	vstr	s2, [r7]
 800caca:	73fb      	strb	r3, [r7, #15]
 800cacc:	4613      	mov	r3, r2
 800cace:	73bb      	strb	r3, [r7, #14]
	if(index >= NUMBER_PRIMITIVES)
 800cad0:	7bfb      	ldrb	r3, [r7, #15]
 800cad2:	2b07      	cmp	r3, #7
 800cad4:	d830      	bhi.n	800cb38 <motion_primitive_set_keyframe+0x84>
	{
		return;
	}
	if(keyframe_index >= MAX_NUMBER_KEYFRAMES)
 800cad6:	7bbb      	ldrb	r3, [r7, #14]
 800cad8:	2b05      	cmp	r3, #5
 800cada:	d82f      	bhi.n	800cb3c <motion_primitive_set_keyframe+0x88>
	{
		return;
	}
	primitives[index].frames[keyframe_index].t_part = t_part;
 800cadc:	7bf9      	ldrb	r1, [r7, #15]
 800cade:	7bba      	ldrb	r2, [r7, #14]
 800cae0:	4819      	ldr	r0, [pc, #100]	; (800cb48 <motion_primitive_set_keyframe+0x94>)
 800cae2:	4613      	mov	r3, r2
 800cae4:	005b      	lsls	r3, r3, #1
 800cae6:	4413      	add	r3, r2
 800cae8:	009b      	lsls	r3, r3, #2
 800caea:	2264      	movs	r2, #100	; 0x64
 800caec:	fb02 f201 	mul.w	r2, r2, r1
 800caf0:	4413      	add	r3, r2
 800caf2:	4403      	add	r3, r0
 800caf4:	3324      	adds	r3, #36	; 0x24
 800caf6:	683a      	ldr	r2, [r7, #0]
 800caf8:	601a      	str	r2, [r3, #0]
	primitives[index].frames[keyframe_index].x = x;
 800cafa:	7bf9      	ldrb	r1, [r7, #15]
 800cafc:	7bba      	ldrb	r2, [r7, #14]
 800cafe:	4812      	ldr	r0, [pc, #72]	; (800cb48 <motion_primitive_set_keyframe+0x94>)
 800cb00:	4613      	mov	r3, r2
 800cb02:	005b      	lsls	r3, r3, #1
 800cb04:	4413      	add	r3, r2
 800cb06:	009b      	lsls	r3, r3, #2
 800cb08:	2264      	movs	r2, #100	; 0x64
 800cb0a:	fb02 f201 	mul.w	r2, r2, r1
 800cb0e:	4413      	add	r3, r2
 800cb10:	4403      	add	r3, r0
 800cb12:	331c      	adds	r3, #28
 800cb14:	68ba      	ldr	r2, [r7, #8]
 800cb16:	601a      	str	r2, [r3, #0]
	primitives[index].frames[keyframe_index].y = y;
 800cb18:	7bf9      	ldrb	r1, [r7, #15]
 800cb1a:	7bba      	ldrb	r2, [r7, #14]
 800cb1c:	480a      	ldr	r0, [pc, #40]	; (800cb48 <motion_primitive_set_keyframe+0x94>)
 800cb1e:	4613      	mov	r3, r2
 800cb20:	005b      	lsls	r3, r3, #1
 800cb22:	4413      	add	r3, r2
 800cb24:	009b      	lsls	r3, r3, #2
 800cb26:	2264      	movs	r2, #100	; 0x64
 800cb28:	fb02 f201 	mul.w	r2, r2, r1
 800cb2c:	4413      	add	r3, r2
 800cb2e:	4403      	add	r3, r0
 800cb30:	3320      	adds	r3, #32
 800cb32:	687a      	ldr	r2, [r7, #4]
 800cb34:	601a      	str	r2, [r3, #0]
 800cb36:	e002      	b.n	800cb3e <motion_primitive_set_keyframe+0x8a>
		return;
 800cb38:	bf00      	nop
 800cb3a:	e000      	b.n	800cb3e <motion_primitive_set_keyframe+0x8a>
		return;
 800cb3c:	bf00      	nop
 }
 800cb3e:	3714      	adds	r7, #20
 800cb40:	46bd      	mov	sp, r7
 800cb42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb46:	4770      	bx	lr
 800cb48:	200152bc 	.word	0x200152bc

0800cb4c <get_motion_primitive>:

 uint8_t get_motion_primitive(void)
 {
 800cb4c:	b480      	push	{r7}
 800cb4e:	af00      	add	r7, sp, #0
	return primitive_index;
 800cb50:	4b03      	ldr	r3, [pc, #12]	; (800cb60 <get_motion_primitive+0x14>)
 800cb52:	781b      	ldrb	r3, [r3, #0]
 800cb54:	b2db      	uxtb	r3, r3
 }
 800cb56:	4618      	mov	r0, r3
 800cb58:	46bd      	mov	sp, r7
 800cb5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb5e:	4770      	bx	lr
 800cb60:	200152b4 	.word	0x200152b4

0800cb64 <calculate_pid>:

 #include <stdint.h>
 #include "pid_controller.h"

 float calculate_pid(pid_control_t * pid, int32_t setpoint, int32_t current_position)
 {
 800cb64:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800cb68:	b086      	sub	sp, #24
 800cb6a:	af00      	add	r7, sp, #0
 800cb6c:	60f8      	str	r0, [r7, #12]
 800cb6e:	60b9      	str	r1, [r7, #8]
 800cb70:	607a      	str	r2, [r7, #4]
	float error = setpoint - current_position;
 800cb72:	68ba      	ldr	r2, [r7, #8]
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	1ad3      	subs	r3, r2, r3
 800cb78:	ee07 3a90 	vmov	s15, r3
 800cb7c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cb80:	edc7 7a04 	vstr	s15, [r7, #16]

	// Use current vs last position instead of error changes. This is the same if setpoint does not change, but setpoint jumps
	// can cause odd spikes in command otherwise
	pid->speed = (pid->speed_alpha)*pid->speed + (1.0-pid->speed_alpha)*(current_position - pid->last_position);
 800cb84:	68fb      	ldr	r3, [r7, #12]
 800cb86:	ed93 7a08 	vldr	s14, [r3, #32]
 800cb8a:	68fb      	ldr	r3, [r7, #12]
 800cb8c:	edd3 7a02 	vldr	s15, [r3, #8]
 800cb90:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cb94:	ee17 0a90 	vmov	r0, s15
 800cb98:	f7f3 fc7e 	bl	8000498 <__aeabi_f2d>
 800cb9c:	4604      	mov	r4, r0
 800cb9e:	460d      	mov	r5, r1
 800cba0:	68fb      	ldr	r3, [r7, #12]
 800cba2:	6a1b      	ldr	r3, [r3, #32]
 800cba4:	4618      	mov	r0, r3
 800cba6:	f7f3 fc77 	bl	8000498 <__aeabi_f2d>
 800cbaa:	4602      	mov	r2, r0
 800cbac:	460b      	mov	r3, r1
 800cbae:	f04f 0000 	mov.w	r0, #0
 800cbb2:	4949      	ldr	r1, [pc, #292]	; (800ccd8 <calculate_pid+0x174>)
 800cbb4:	f7f3 fb10 	bl	80001d8 <__aeabi_dsub>
 800cbb8:	4602      	mov	r2, r0
 800cbba:	460b      	mov	r3, r1
 800cbbc:	4690      	mov	r8, r2
 800cbbe:	4699      	mov	r9, r3
 800cbc0:	68fb      	ldr	r3, [r7, #12]
 800cbc2:	681b      	ldr	r3, [r3, #0]
 800cbc4:	687a      	ldr	r2, [r7, #4]
 800cbc6:	1ad3      	subs	r3, r2, r3
 800cbc8:	4618      	mov	r0, r3
 800cbca:	f7f3 fc53 	bl	8000474 <__aeabi_i2d>
 800cbce:	4602      	mov	r2, r0
 800cbd0:	460b      	mov	r3, r1
 800cbd2:	4640      	mov	r0, r8
 800cbd4:	4649      	mov	r1, r9
 800cbd6:	f7f3 fcb7 	bl	8000548 <__aeabi_dmul>
 800cbda:	4602      	mov	r2, r0
 800cbdc:	460b      	mov	r3, r1
 800cbde:	4620      	mov	r0, r4
 800cbe0:	4629      	mov	r1, r5
 800cbe2:	f7f3 fafb 	bl	80001dc <__adddf3>
 800cbe6:	4603      	mov	r3, r0
 800cbe8:	460c      	mov	r4, r1
 800cbea:	4618      	mov	r0, r3
 800cbec:	4621      	mov	r1, r4
 800cbee:	f7f3 ff83 	bl	8000af8 <__aeabi_d2f>
 800cbf2:	4602      	mov	r2, r0
 800cbf4:	68fb      	ldr	r3, [r7, #12]
 800cbf6:	609a      	str	r2, [r3, #8]

	pid->integral += error;
 800cbf8:	68fb      	ldr	r3, [r7, #12]
 800cbfa:	ed93 7a03 	vldr	s14, [r3, #12]
 800cbfe:	edd7 7a04 	vldr	s15, [r7, #16]
 800cc02:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cc06:	68fb      	ldr	r3, [r7, #12]
 800cc08:	edc3 7a03 	vstr	s15, [r3, #12]

	if(pid->integral > pid->integral_max)
 800cc0c:	68fb      	ldr	r3, [r7, #12]
 800cc0e:	ed93 7a03 	vldr	s14, [r3, #12]
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	edd3 7a04 	vldr	s15, [r3, #16]
 800cc18:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800cc1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc20:	dd04      	ble.n	800cc2c <calculate_pid+0xc8>
	{
		pid->integral = pid->integral_max;
 800cc22:	68fb      	ldr	r3, [r7, #12]
 800cc24:	691a      	ldr	r2, [r3, #16]
 800cc26:	68fb      	ldr	r3, [r7, #12]
 800cc28:	60da      	str	r2, [r3, #12]
 800cc2a:	e00e      	b.n	800cc4a <calculate_pid+0xe6>
	}
	else if(pid->integral < pid->integral_min)
 800cc2c:	68fb      	ldr	r3, [r7, #12]
 800cc2e:	ed93 7a03 	vldr	s14, [r3, #12]
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	edd3 7a05 	vldr	s15, [r3, #20]
 800cc38:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800cc3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc40:	d503      	bpl.n	800cc4a <calculate_pid+0xe6>
	{
		pid->integral = pid->integral_min;
 800cc42:	68fb      	ldr	r3, [r7, #12]
 800cc44:	695a      	ldr	r2, [r3, #20]
 800cc46:	68fb      	ldr	r3, [r7, #12]
 800cc48:	60da      	str	r2, [r3, #12]
	}

	float cmd = pid->kp * error + pid->kd * pid->speed + pid->ki * pid->integral;
 800cc4a:	68fb      	ldr	r3, [r7, #12]
 800cc4c:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800cc50:	edd7 7a04 	vldr	s15, [r7, #16]
 800cc54:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cc58:	68fb      	ldr	r3, [r7, #12]
 800cc5a:	edd3 6a0b 	vldr	s13, [r3, #44]	; 0x2c
 800cc5e:	68fb      	ldr	r3, [r7, #12]
 800cc60:	edd3 7a02 	vldr	s15, [r3, #8]
 800cc64:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cc68:	ee37 7a27 	vadd.f32	s14, s14, s15
 800cc6c:	68fb      	ldr	r3, [r7, #12]
 800cc6e:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 800cc72:	68fb      	ldr	r3, [r7, #12]
 800cc74:	edd3 7a03 	vldr	s15, [r3, #12]
 800cc78:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cc7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cc80:	edc7 7a05 	vstr	s15, [r7, #20]

	if(cmd > pid->cmd_max)
 800cc84:	68fb      	ldr	r3, [r7, #12]
 800cc86:	edd3 7a06 	vldr	s15, [r3, #24]
 800cc8a:	ed97 7a05 	vldr	s14, [r7, #20]
 800cc8e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800cc92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc96:	dd03      	ble.n	800cca0 <calculate_pid+0x13c>
	{
		cmd	= pid->cmd_max;
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	699b      	ldr	r3, [r3, #24]
 800cc9c:	617b      	str	r3, [r7, #20]
 800cc9e:	e00c      	b.n	800ccba <calculate_pid+0x156>
	}
	else if(cmd < pid->cmd_min)
 800cca0:	68fb      	ldr	r3, [r7, #12]
 800cca2:	edd3 7a07 	vldr	s15, [r3, #28]
 800cca6:	ed97 7a05 	vldr	s14, [r7, #20]
 800ccaa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ccae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ccb2:	d502      	bpl.n	800ccba <calculate_pid+0x156>
	{
		cmd = pid->cmd_min;
 800ccb4:	68fb      	ldr	r3, [r7, #12]
 800ccb6:	69db      	ldr	r3, [r3, #28]
 800ccb8:	617b      	str	r3, [r7, #20]
	}

	pid->last_error = error;
 800ccba:	68fb      	ldr	r3, [r7, #12]
 800ccbc:	693a      	ldr	r2, [r7, #16]
 800ccbe:	605a      	str	r2, [r3, #4]
	pid->last_position = current_position;
 800ccc0:	68fb      	ldr	r3, [r7, #12]
 800ccc2:	687a      	ldr	r2, [r7, #4]
 800ccc4:	601a      	str	r2, [r3, #0]
	return cmd;
 800ccc6:	697b      	ldr	r3, [r7, #20]
 800ccc8:	ee07 3a90 	vmov	s15, r3
 }
 800cccc:	eeb0 0a67 	vmov.f32	s0, s15
 800ccd0:	3718      	adds	r7, #24
 800ccd2:	46bd      	mov	sp, r7
 800ccd4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800ccd8:	3ff00000 	.word	0x3ff00000

0800ccdc <arm_sin_f32>:
 800ccdc:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 800cd58 <arm_sin_f32+0x7c>
 800cce0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800cce4:	ee20 7a07 	vmul.f32	s14, s0, s14
 800cce8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ccec:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 800ccf0:	d42c      	bmi.n	800cd4c <arm_sin_f32+0x70>
 800ccf2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ccf6:	eddf 6a19 	vldr	s13, [pc, #100]	; 800cd5c <arm_sin_f32+0x80>
 800ccfa:	4a19      	ldr	r2, [pc, #100]	; (800cd60 <arm_sin_f32+0x84>)
 800ccfc:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cd00:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800cd04:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800cd08:	eef4 7ae6 	vcmpe.f32	s15, s13
 800cd0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd10:	bfa8      	it	ge
 800cd12:	ee77 7ae6 	vsubge.f32	s15, s15, s13
 800cd16:	eebc 7ae7 	vcvt.u32.f32	s14, s15
 800cd1a:	ee17 3a10 	vmov	r3, s14
 800cd1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cd22:	ee07 3a10 	vmov	s14, r3
 800cd26:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800cd2a:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 800cd2e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cd32:	edd1 6a01 	vldr	s13, [r1, #4]
 800cd36:	ee30 7a67 	vsub.f32	s14, s0, s15
 800cd3a:	ed91 0a00 	vldr	s0, [r1]
 800cd3e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800cd42:	ee27 0a00 	vmul.f32	s0, s14, s0
 800cd46:	ee30 0a27 	vadd.f32	s0, s0, s15
 800cd4a:	4770      	bx	lr
 800cd4c:	ee17 3a90 	vmov	r3, s15
 800cd50:	3b01      	subs	r3, #1
 800cd52:	ee07 3a90 	vmov	s15, r3
 800cd56:	e7cc      	b.n	800ccf2 <arm_sin_f32+0x16>
 800cd58:	3e22f983 	.word	0x3e22f983
 800cd5c:	44000000 	.word	0x44000000
 800cd60:	0800dc20 	.word	0x0800dc20

0800cd64 <arm_cos_f32>:
 800cd64:	eddf 7a1c 	vldr	s15, [pc, #112]	; 800cdd8 <arm_cos_f32+0x74>
 800cd68:	ee20 0a27 	vmul.f32	s0, s0, s15
 800cd6c:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 800cd70:	ee30 0a27 	vadd.f32	s0, s0, s15
 800cd74:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800cd78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd7c:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800cd80:	d504      	bpl.n	800cd8c <arm_cos_f32+0x28>
 800cd82:	ee17 3a90 	vmov	r3, s15
 800cd86:	3b01      	subs	r3, #1
 800cd88:	ee07 3a90 	vmov	s15, r3
 800cd8c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cd90:	eddf 6a12 	vldr	s13, [pc, #72]	; 800cddc <arm_cos_f32+0x78>
 800cd94:	4a12      	ldr	r2, [pc, #72]	; (800cde0 <arm_cos_f32+0x7c>)
 800cd96:	ee30 0a67 	vsub.f32	s0, s0, s15
 800cd9a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cd9e:	ee20 0a26 	vmul.f32	s0, s0, s13
 800cda2:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 800cda6:	ee17 3a90 	vmov	r3, s15
 800cdaa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cdae:	ee07 3a90 	vmov	s15, r3
 800cdb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cdb6:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 800cdba:	ee70 7a67 	vsub.f32	s15, s0, s15
 800cdbe:	edd1 6a01 	vldr	s13, [r1, #4]
 800cdc2:	ed91 0a00 	vldr	s0, [r1]
 800cdc6:	ee37 7a67 	vsub.f32	s14, s14, s15
 800cdca:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800cdce:	ee27 0a00 	vmul.f32	s0, s14, s0
 800cdd2:	ee30 0a27 	vadd.f32	s0, s0, s15
 800cdd6:	4770      	bx	lr
 800cdd8:	3e22f983 	.word	0x3e22f983
 800cddc:	44000000 	.word	0x44000000
 800cde0:	0800dc20 	.word	0x0800dc20

0800cde4 <__errno>:
 800cde4:	4b01      	ldr	r3, [pc, #4]	; (800cdec <__errno+0x8>)
 800cde6:	6818      	ldr	r0, [r3, #0]
 800cde8:	4770      	bx	lr
 800cdea:	bf00      	nop
 800cdec:	20000024 	.word	0x20000024

0800cdf0 <__libc_init_array>:
 800cdf0:	b570      	push	{r4, r5, r6, lr}
 800cdf2:	4e0d      	ldr	r6, [pc, #52]	; (800ce28 <__libc_init_array+0x38>)
 800cdf4:	4c0d      	ldr	r4, [pc, #52]	; (800ce2c <__libc_init_array+0x3c>)
 800cdf6:	1ba4      	subs	r4, r4, r6
 800cdf8:	10a4      	asrs	r4, r4, #2
 800cdfa:	2500      	movs	r5, #0
 800cdfc:	42a5      	cmp	r5, r4
 800cdfe:	d109      	bne.n	800ce14 <__libc_init_array+0x24>
 800ce00:	4e0b      	ldr	r6, [pc, #44]	; (800ce30 <__libc_init_array+0x40>)
 800ce02:	4c0c      	ldr	r4, [pc, #48]	; (800ce34 <__libc_init_array+0x44>)
 800ce04:	f000 febc 	bl	800db80 <_init>
 800ce08:	1ba4      	subs	r4, r4, r6
 800ce0a:	10a4      	asrs	r4, r4, #2
 800ce0c:	2500      	movs	r5, #0
 800ce0e:	42a5      	cmp	r5, r4
 800ce10:	d105      	bne.n	800ce1e <__libc_init_array+0x2e>
 800ce12:	bd70      	pop	{r4, r5, r6, pc}
 800ce14:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ce18:	4798      	blx	r3
 800ce1a:	3501      	adds	r5, #1
 800ce1c:	e7ee      	b.n	800cdfc <__libc_init_array+0xc>
 800ce1e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ce22:	4798      	blx	r3
 800ce24:	3501      	adds	r5, #1
 800ce26:	e7f2      	b.n	800ce0e <__libc_init_array+0x1e>
 800ce28:	0800e490 	.word	0x0800e490
 800ce2c:	0800e490 	.word	0x0800e490
 800ce30:	0800e490 	.word	0x0800e490
 800ce34:	0800e494 	.word	0x0800e494

0800ce38 <memcpy>:
 800ce38:	b510      	push	{r4, lr}
 800ce3a:	1e43      	subs	r3, r0, #1
 800ce3c:	440a      	add	r2, r1
 800ce3e:	4291      	cmp	r1, r2
 800ce40:	d100      	bne.n	800ce44 <memcpy+0xc>
 800ce42:	bd10      	pop	{r4, pc}
 800ce44:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ce48:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ce4c:	e7f7      	b.n	800ce3e <memcpy+0x6>

0800ce4e <memset>:
 800ce4e:	4402      	add	r2, r0
 800ce50:	4603      	mov	r3, r0
 800ce52:	4293      	cmp	r3, r2
 800ce54:	d100      	bne.n	800ce58 <memset+0xa>
 800ce56:	4770      	bx	lr
 800ce58:	f803 1b01 	strb.w	r1, [r3], #1
 800ce5c:	e7f9      	b.n	800ce52 <memset+0x4>
	...

0800ce60 <atan>:
 800ce60:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce64:	ec55 4b10 	vmov	r4, r5, d0
 800ce68:	4bc3      	ldr	r3, [pc, #780]	; (800d178 <atan+0x318>)
 800ce6a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800ce6e:	429e      	cmp	r6, r3
 800ce70:	46ab      	mov	fp, r5
 800ce72:	dd18      	ble.n	800cea6 <atan+0x46>
 800ce74:	4bc1      	ldr	r3, [pc, #772]	; (800d17c <atan+0x31c>)
 800ce76:	429e      	cmp	r6, r3
 800ce78:	dc01      	bgt.n	800ce7e <atan+0x1e>
 800ce7a:	d109      	bne.n	800ce90 <atan+0x30>
 800ce7c:	b144      	cbz	r4, 800ce90 <atan+0x30>
 800ce7e:	4622      	mov	r2, r4
 800ce80:	462b      	mov	r3, r5
 800ce82:	4620      	mov	r0, r4
 800ce84:	4629      	mov	r1, r5
 800ce86:	f7f3 f9a9 	bl	80001dc <__adddf3>
 800ce8a:	4604      	mov	r4, r0
 800ce8c:	460d      	mov	r5, r1
 800ce8e:	e006      	b.n	800ce9e <atan+0x3e>
 800ce90:	f1bb 0f00 	cmp.w	fp, #0
 800ce94:	f340 8131 	ble.w	800d0fa <atan+0x29a>
 800ce98:	a59b      	add	r5, pc, #620	; (adr r5, 800d108 <atan+0x2a8>)
 800ce9a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ce9e:	ec45 4b10 	vmov	d0, r4, r5
 800cea2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cea6:	4bb6      	ldr	r3, [pc, #728]	; (800d180 <atan+0x320>)
 800cea8:	429e      	cmp	r6, r3
 800ceaa:	dc14      	bgt.n	800ced6 <atan+0x76>
 800ceac:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800ceb0:	429e      	cmp	r6, r3
 800ceb2:	dc0d      	bgt.n	800ced0 <atan+0x70>
 800ceb4:	a396      	add	r3, pc, #600	; (adr r3, 800d110 <atan+0x2b0>)
 800ceb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ceba:	ee10 0a10 	vmov	r0, s0
 800cebe:	4629      	mov	r1, r5
 800cec0:	f7f3 f98c 	bl	80001dc <__adddf3>
 800cec4:	2200      	movs	r2, #0
 800cec6:	4baf      	ldr	r3, [pc, #700]	; (800d184 <atan+0x324>)
 800cec8:	f7f3 fdce 	bl	8000a68 <__aeabi_dcmpgt>
 800cecc:	2800      	cmp	r0, #0
 800cece:	d1e6      	bne.n	800ce9e <atan+0x3e>
 800ced0:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800ced4:	e02b      	b.n	800cf2e <atan+0xce>
 800ced6:	f000 f963 	bl	800d1a0 <fabs>
 800ceda:	4bab      	ldr	r3, [pc, #684]	; (800d188 <atan+0x328>)
 800cedc:	429e      	cmp	r6, r3
 800cede:	ec55 4b10 	vmov	r4, r5, d0
 800cee2:	f300 80bf 	bgt.w	800d064 <atan+0x204>
 800cee6:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800ceea:	429e      	cmp	r6, r3
 800ceec:	f300 80a0 	bgt.w	800d030 <atan+0x1d0>
 800cef0:	ee10 2a10 	vmov	r2, s0
 800cef4:	ee10 0a10 	vmov	r0, s0
 800cef8:	462b      	mov	r3, r5
 800cefa:	4629      	mov	r1, r5
 800cefc:	f7f3 f96e 	bl	80001dc <__adddf3>
 800cf00:	2200      	movs	r2, #0
 800cf02:	4ba0      	ldr	r3, [pc, #640]	; (800d184 <atan+0x324>)
 800cf04:	f7f3 f968 	bl	80001d8 <__aeabi_dsub>
 800cf08:	2200      	movs	r2, #0
 800cf0a:	4606      	mov	r6, r0
 800cf0c:	460f      	mov	r7, r1
 800cf0e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800cf12:	4620      	mov	r0, r4
 800cf14:	4629      	mov	r1, r5
 800cf16:	f7f3 f961 	bl	80001dc <__adddf3>
 800cf1a:	4602      	mov	r2, r0
 800cf1c:	460b      	mov	r3, r1
 800cf1e:	4630      	mov	r0, r6
 800cf20:	4639      	mov	r1, r7
 800cf22:	f7f3 fc3b 	bl	800079c <__aeabi_ddiv>
 800cf26:	f04f 0a00 	mov.w	sl, #0
 800cf2a:	4604      	mov	r4, r0
 800cf2c:	460d      	mov	r5, r1
 800cf2e:	4622      	mov	r2, r4
 800cf30:	462b      	mov	r3, r5
 800cf32:	4620      	mov	r0, r4
 800cf34:	4629      	mov	r1, r5
 800cf36:	f7f3 fb07 	bl	8000548 <__aeabi_dmul>
 800cf3a:	4602      	mov	r2, r0
 800cf3c:	460b      	mov	r3, r1
 800cf3e:	4680      	mov	r8, r0
 800cf40:	4689      	mov	r9, r1
 800cf42:	f7f3 fb01 	bl	8000548 <__aeabi_dmul>
 800cf46:	a374      	add	r3, pc, #464	; (adr r3, 800d118 <atan+0x2b8>)
 800cf48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf4c:	4606      	mov	r6, r0
 800cf4e:	460f      	mov	r7, r1
 800cf50:	f7f3 fafa 	bl	8000548 <__aeabi_dmul>
 800cf54:	a372      	add	r3, pc, #456	; (adr r3, 800d120 <atan+0x2c0>)
 800cf56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf5a:	f7f3 f93f 	bl	80001dc <__adddf3>
 800cf5e:	4632      	mov	r2, r6
 800cf60:	463b      	mov	r3, r7
 800cf62:	f7f3 faf1 	bl	8000548 <__aeabi_dmul>
 800cf66:	a370      	add	r3, pc, #448	; (adr r3, 800d128 <atan+0x2c8>)
 800cf68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf6c:	f7f3 f936 	bl	80001dc <__adddf3>
 800cf70:	4632      	mov	r2, r6
 800cf72:	463b      	mov	r3, r7
 800cf74:	f7f3 fae8 	bl	8000548 <__aeabi_dmul>
 800cf78:	a36d      	add	r3, pc, #436	; (adr r3, 800d130 <atan+0x2d0>)
 800cf7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf7e:	f7f3 f92d 	bl	80001dc <__adddf3>
 800cf82:	4632      	mov	r2, r6
 800cf84:	463b      	mov	r3, r7
 800cf86:	f7f3 fadf 	bl	8000548 <__aeabi_dmul>
 800cf8a:	a36b      	add	r3, pc, #428	; (adr r3, 800d138 <atan+0x2d8>)
 800cf8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf90:	f7f3 f924 	bl	80001dc <__adddf3>
 800cf94:	4632      	mov	r2, r6
 800cf96:	463b      	mov	r3, r7
 800cf98:	f7f3 fad6 	bl	8000548 <__aeabi_dmul>
 800cf9c:	a368      	add	r3, pc, #416	; (adr r3, 800d140 <atan+0x2e0>)
 800cf9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfa2:	f7f3 f91b 	bl	80001dc <__adddf3>
 800cfa6:	4642      	mov	r2, r8
 800cfa8:	464b      	mov	r3, r9
 800cfaa:	f7f3 facd 	bl	8000548 <__aeabi_dmul>
 800cfae:	a366      	add	r3, pc, #408	; (adr r3, 800d148 <atan+0x2e8>)
 800cfb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfb4:	4680      	mov	r8, r0
 800cfb6:	4689      	mov	r9, r1
 800cfb8:	4630      	mov	r0, r6
 800cfba:	4639      	mov	r1, r7
 800cfbc:	f7f3 fac4 	bl	8000548 <__aeabi_dmul>
 800cfc0:	a363      	add	r3, pc, #396	; (adr r3, 800d150 <atan+0x2f0>)
 800cfc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfc6:	f7f3 f907 	bl	80001d8 <__aeabi_dsub>
 800cfca:	4632      	mov	r2, r6
 800cfcc:	463b      	mov	r3, r7
 800cfce:	f7f3 fabb 	bl	8000548 <__aeabi_dmul>
 800cfd2:	a361      	add	r3, pc, #388	; (adr r3, 800d158 <atan+0x2f8>)
 800cfd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfd8:	f7f3 f8fe 	bl	80001d8 <__aeabi_dsub>
 800cfdc:	4632      	mov	r2, r6
 800cfde:	463b      	mov	r3, r7
 800cfe0:	f7f3 fab2 	bl	8000548 <__aeabi_dmul>
 800cfe4:	a35e      	add	r3, pc, #376	; (adr r3, 800d160 <atan+0x300>)
 800cfe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfea:	f7f3 f8f5 	bl	80001d8 <__aeabi_dsub>
 800cfee:	4632      	mov	r2, r6
 800cff0:	463b      	mov	r3, r7
 800cff2:	f7f3 faa9 	bl	8000548 <__aeabi_dmul>
 800cff6:	a35c      	add	r3, pc, #368	; (adr r3, 800d168 <atan+0x308>)
 800cff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cffc:	f7f3 f8ec 	bl	80001d8 <__aeabi_dsub>
 800d000:	4632      	mov	r2, r6
 800d002:	463b      	mov	r3, r7
 800d004:	f7f3 faa0 	bl	8000548 <__aeabi_dmul>
 800d008:	4602      	mov	r2, r0
 800d00a:	460b      	mov	r3, r1
 800d00c:	4640      	mov	r0, r8
 800d00e:	4649      	mov	r1, r9
 800d010:	f7f3 f8e4 	bl	80001dc <__adddf3>
 800d014:	4622      	mov	r2, r4
 800d016:	462b      	mov	r3, r5
 800d018:	f7f3 fa96 	bl	8000548 <__aeabi_dmul>
 800d01c:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 800d020:	4602      	mov	r2, r0
 800d022:	460b      	mov	r3, r1
 800d024:	d14b      	bne.n	800d0be <atan+0x25e>
 800d026:	4620      	mov	r0, r4
 800d028:	4629      	mov	r1, r5
 800d02a:	f7f3 f8d5 	bl	80001d8 <__aeabi_dsub>
 800d02e:	e72c      	b.n	800ce8a <atan+0x2a>
 800d030:	ee10 0a10 	vmov	r0, s0
 800d034:	2200      	movs	r2, #0
 800d036:	4b53      	ldr	r3, [pc, #332]	; (800d184 <atan+0x324>)
 800d038:	4629      	mov	r1, r5
 800d03a:	f7f3 f8cd 	bl	80001d8 <__aeabi_dsub>
 800d03e:	2200      	movs	r2, #0
 800d040:	4606      	mov	r6, r0
 800d042:	460f      	mov	r7, r1
 800d044:	4b4f      	ldr	r3, [pc, #316]	; (800d184 <atan+0x324>)
 800d046:	4620      	mov	r0, r4
 800d048:	4629      	mov	r1, r5
 800d04a:	f7f3 f8c7 	bl	80001dc <__adddf3>
 800d04e:	4602      	mov	r2, r0
 800d050:	460b      	mov	r3, r1
 800d052:	4630      	mov	r0, r6
 800d054:	4639      	mov	r1, r7
 800d056:	f7f3 fba1 	bl	800079c <__aeabi_ddiv>
 800d05a:	f04f 0a01 	mov.w	sl, #1
 800d05e:	4604      	mov	r4, r0
 800d060:	460d      	mov	r5, r1
 800d062:	e764      	b.n	800cf2e <atan+0xce>
 800d064:	4b49      	ldr	r3, [pc, #292]	; (800d18c <atan+0x32c>)
 800d066:	429e      	cmp	r6, r3
 800d068:	dc1d      	bgt.n	800d0a6 <atan+0x246>
 800d06a:	ee10 0a10 	vmov	r0, s0
 800d06e:	2200      	movs	r2, #0
 800d070:	4b47      	ldr	r3, [pc, #284]	; (800d190 <atan+0x330>)
 800d072:	4629      	mov	r1, r5
 800d074:	f7f3 f8b0 	bl	80001d8 <__aeabi_dsub>
 800d078:	2200      	movs	r2, #0
 800d07a:	4606      	mov	r6, r0
 800d07c:	460f      	mov	r7, r1
 800d07e:	4b44      	ldr	r3, [pc, #272]	; (800d190 <atan+0x330>)
 800d080:	4620      	mov	r0, r4
 800d082:	4629      	mov	r1, r5
 800d084:	f7f3 fa60 	bl	8000548 <__aeabi_dmul>
 800d088:	2200      	movs	r2, #0
 800d08a:	4b3e      	ldr	r3, [pc, #248]	; (800d184 <atan+0x324>)
 800d08c:	f7f3 f8a6 	bl	80001dc <__adddf3>
 800d090:	4602      	mov	r2, r0
 800d092:	460b      	mov	r3, r1
 800d094:	4630      	mov	r0, r6
 800d096:	4639      	mov	r1, r7
 800d098:	f7f3 fb80 	bl	800079c <__aeabi_ddiv>
 800d09c:	f04f 0a02 	mov.w	sl, #2
 800d0a0:	4604      	mov	r4, r0
 800d0a2:	460d      	mov	r5, r1
 800d0a4:	e743      	b.n	800cf2e <atan+0xce>
 800d0a6:	462b      	mov	r3, r5
 800d0a8:	ee10 2a10 	vmov	r2, s0
 800d0ac:	2000      	movs	r0, #0
 800d0ae:	4939      	ldr	r1, [pc, #228]	; (800d194 <atan+0x334>)
 800d0b0:	f7f3 fb74 	bl	800079c <__aeabi_ddiv>
 800d0b4:	f04f 0a03 	mov.w	sl, #3
 800d0b8:	4604      	mov	r4, r0
 800d0ba:	460d      	mov	r5, r1
 800d0bc:	e737      	b.n	800cf2e <atan+0xce>
 800d0be:	4b36      	ldr	r3, [pc, #216]	; (800d198 <atan+0x338>)
 800d0c0:	4e36      	ldr	r6, [pc, #216]	; (800d19c <atan+0x33c>)
 800d0c2:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 800d0c6:	4456      	add	r6, sl
 800d0c8:	449a      	add	sl, r3
 800d0ca:	e9da 2300 	ldrd	r2, r3, [sl]
 800d0ce:	f7f3 f883 	bl	80001d8 <__aeabi_dsub>
 800d0d2:	4622      	mov	r2, r4
 800d0d4:	462b      	mov	r3, r5
 800d0d6:	f7f3 f87f 	bl	80001d8 <__aeabi_dsub>
 800d0da:	4602      	mov	r2, r0
 800d0dc:	460b      	mov	r3, r1
 800d0de:	e9d6 0100 	ldrd	r0, r1, [r6]
 800d0e2:	f7f3 f879 	bl	80001d8 <__aeabi_dsub>
 800d0e6:	f1bb 0f00 	cmp.w	fp, #0
 800d0ea:	4604      	mov	r4, r0
 800d0ec:	460d      	mov	r5, r1
 800d0ee:	f6bf aed6 	bge.w	800ce9e <atan+0x3e>
 800d0f2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d0f6:	461d      	mov	r5, r3
 800d0f8:	e6d1      	b.n	800ce9e <atan+0x3e>
 800d0fa:	a51d      	add	r5, pc, #116	; (adr r5, 800d170 <atan+0x310>)
 800d0fc:	e9d5 4500 	ldrd	r4, r5, [r5]
 800d100:	e6cd      	b.n	800ce9e <atan+0x3e>
 800d102:	bf00      	nop
 800d104:	f3af 8000 	nop.w
 800d108:	54442d18 	.word	0x54442d18
 800d10c:	3ff921fb 	.word	0x3ff921fb
 800d110:	8800759c 	.word	0x8800759c
 800d114:	7e37e43c 	.word	0x7e37e43c
 800d118:	e322da11 	.word	0xe322da11
 800d11c:	3f90ad3a 	.word	0x3f90ad3a
 800d120:	24760deb 	.word	0x24760deb
 800d124:	3fa97b4b 	.word	0x3fa97b4b
 800d128:	a0d03d51 	.word	0xa0d03d51
 800d12c:	3fb10d66 	.word	0x3fb10d66
 800d130:	c54c206e 	.word	0xc54c206e
 800d134:	3fb745cd 	.word	0x3fb745cd
 800d138:	920083ff 	.word	0x920083ff
 800d13c:	3fc24924 	.word	0x3fc24924
 800d140:	5555550d 	.word	0x5555550d
 800d144:	3fd55555 	.word	0x3fd55555
 800d148:	2c6a6c2f 	.word	0x2c6a6c2f
 800d14c:	bfa2b444 	.word	0xbfa2b444
 800d150:	52defd9a 	.word	0x52defd9a
 800d154:	3fadde2d 	.word	0x3fadde2d
 800d158:	af749a6d 	.word	0xaf749a6d
 800d15c:	3fb3b0f2 	.word	0x3fb3b0f2
 800d160:	fe231671 	.word	0xfe231671
 800d164:	3fbc71c6 	.word	0x3fbc71c6
 800d168:	9998ebc4 	.word	0x9998ebc4
 800d16c:	3fc99999 	.word	0x3fc99999
 800d170:	54442d18 	.word	0x54442d18
 800d174:	bff921fb 	.word	0xbff921fb
 800d178:	440fffff 	.word	0x440fffff
 800d17c:	7ff00000 	.word	0x7ff00000
 800d180:	3fdbffff 	.word	0x3fdbffff
 800d184:	3ff00000 	.word	0x3ff00000
 800d188:	3ff2ffff 	.word	0x3ff2ffff
 800d18c:	40037fff 	.word	0x40037fff
 800d190:	3ff80000 	.word	0x3ff80000
 800d194:	bff00000 	.word	0xbff00000
 800d198:	0800e448 	.word	0x0800e448
 800d19c:	0800e428 	.word	0x0800e428

0800d1a0 <fabs>:
 800d1a0:	ec51 0b10 	vmov	r0, r1, d0
 800d1a4:	ee10 2a10 	vmov	r2, s0
 800d1a8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d1ac:	ec43 2b10 	vmov	d0, r2, r3
 800d1b0:	4770      	bx	lr
	...

0800d1b4 <acos>:
 800d1b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d1b6:	ed2d 8b02 	vpush	{d8}
 800d1ba:	4e26      	ldr	r6, [pc, #152]	; (800d254 <acos+0xa0>)
 800d1bc:	b08b      	sub	sp, #44	; 0x2c
 800d1be:	ec55 4b10 	vmov	r4, r5, d0
 800d1c2:	f000 f8b5 	bl	800d330 <__ieee754_acos>
 800d1c6:	f996 3000 	ldrsb.w	r3, [r6]
 800d1ca:	eeb0 8a40 	vmov.f32	s16, s0
 800d1ce:	eef0 8a60 	vmov.f32	s17, s1
 800d1d2:	3301      	adds	r3, #1
 800d1d4:	d036      	beq.n	800d244 <acos+0x90>
 800d1d6:	4622      	mov	r2, r4
 800d1d8:	462b      	mov	r3, r5
 800d1da:	4620      	mov	r0, r4
 800d1dc:	4629      	mov	r1, r5
 800d1de:	f7f3 fc4d 	bl	8000a7c <__aeabi_dcmpun>
 800d1e2:	4607      	mov	r7, r0
 800d1e4:	bb70      	cbnz	r0, 800d244 <acos+0x90>
 800d1e6:	ec45 4b10 	vmov	d0, r4, r5
 800d1ea:	f7ff ffd9 	bl	800d1a0 <fabs>
 800d1ee:	2200      	movs	r2, #0
 800d1f0:	4b19      	ldr	r3, [pc, #100]	; (800d258 <acos+0xa4>)
 800d1f2:	ec51 0b10 	vmov	r0, r1, d0
 800d1f6:	f7f3 fc37 	bl	8000a68 <__aeabi_dcmpgt>
 800d1fa:	b318      	cbz	r0, 800d244 <acos+0x90>
 800d1fc:	2301      	movs	r3, #1
 800d1fe:	9300      	str	r3, [sp, #0]
 800d200:	4816      	ldr	r0, [pc, #88]	; (800d25c <acos+0xa8>)
 800d202:	4b17      	ldr	r3, [pc, #92]	; (800d260 <acos+0xac>)
 800d204:	9301      	str	r3, [sp, #4]
 800d206:	9708      	str	r7, [sp, #32]
 800d208:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800d20c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800d210:	f000 fcae 	bl	800db70 <nan>
 800d214:	f996 3000 	ldrsb.w	r3, [r6]
 800d218:	2b02      	cmp	r3, #2
 800d21a:	ed8d 0b06 	vstr	d0, [sp, #24]
 800d21e:	d104      	bne.n	800d22a <acos+0x76>
 800d220:	f7ff fde0 	bl	800cde4 <__errno>
 800d224:	2321      	movs	r3, #33	; 0x21
 800d226:	6003      	str	r3, [r0, #0]
 800d228:	e004      	b.n	800d234 <acos+0x80>
 800d22a:	4668      	mov	r0, sp
 800d22c:	f000 fc9e 	bl	800db6c <matherr>
 800d230:	2800      	cmp	r0, #0
 800d232:	d0f5      	beq.n	800d220 <acos+0x6c>
 800d234:	9b08      	ldr	r3, [sp, #32]
 800d236:	b11b      	cbz	r3, 800d240 <acos+0x8c>
 800d238:	f7ff fdd4 	bl	800cde4 <__errno>
 800d23c:	9b08      	ldr	r3, [sp, #32]
 800d23e:	6003      	str	r3, [r0, #0]
 800d240:	ed9d 8b06 	vldr	d8, [sp, #24]
 800d244:	eeb0 0a48 	vmov.f32	s0, s16
 800d248:	eef0 0a68 	vmov.f32	s1, s17
 800d24c:	b00b      	add	sp, #44	; 0x2c
 800d24e:	ecbd 8b02 	vpop	{d8}
 800d252:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d254:	20000088 	.word	0x20000088
 800d258:	3ff00000 	.word	0x3ff00000
 800d25c:	0800e471 	.word	0x0800e471
 800d260:	0800e468 	.word	0x0800e468

0800d264 <fmod>:
 800d264:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d268:	ed2d 8b02 	vpush	{d8}
 800d26c:	b08b      	sub	sp, #44	; 0x2c
 800d26e:	ec55 4b10 	vmov	r4, r5, d0
 800d272:	ec57 6b11 	vmov	r6, r7, d1
 800d276:	f000 fab7 	bl	800d7e8 <__ieee754_fmod>
 800d27a:	4b2a      	ldr	r3, [pc, #168]	; (800d324 <fmod+0xc0>)
 800d27c:	eeb0 8a40 	vmov.f32	s16, s0
 800d280:	eef0 8a60 	vmov.f32	s17, s1
 800d284:	f993 8000 	ldrsb.w	r8, [r3]
 800d288:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 800d28c:	d030      	beq.n	800d2f0 <fmod+0x8c>
 800d28e:	4632      	mov	r2, r6
 800d290:	463b      	mov	r3, r7
 800d292:	4630      	mov	r0, r6
 800d294:	4639      	mov	r1, r7
 800d296:	f7f3 fbf1 	bl	8000a7c <__aeabi_dcmpun>
 800d29a:	bb48      	cbnz	r0, 800d2f0 <fmod+0x8c>
 800d29c:	4622      	mov	r2, r4
 800d29e:	462b      	mov	r3, r5
 800d2a0:	4620      	mov	r0, r4
 800d2a2:	4629      	mov	r1, r5
 800d2a4:	f7f3 fbea 	bl	8000a7c <__aeabi_dcmpun>
 800d2a8:	4681      	mov	r9, r0
 800d2aa:	bb08      	cbnz	r0, 800d2f0 <fmod+0x8c>
 800d2ac:	2200      	movs	r2, #0
 800d2ae:	2300      	movs	r3, #0
 800d2b0:	4630      	mov	r0, r6
 800d2b2:	4639      	mov	r1, r7
 800d2b4:	f7f3 fbb0 	bl	8000a18 <__aeabi_dcmpeq>
 800d2b8:	b1d0      	cbz	r0, 800d2f0 <fmod+0x8c>
 800d2ba:	2301      	movs	r3, #1
 800d2bc:	9300      	str	r3, [sp, #0]
 800d2be:	4b1a      	ldr	r3, [pc, #104]	; (800d328 <fmod+0xc4>)
 800d2c0:	9301      	str	r3, [sp, #4]
 800d2c2:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800d2c6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800d2ca:	f8cd 9020 	str.w	r9, [sp, #32]
 800d2ce:	f1b8 0f00 	cmp.w	r8, #0
 800d2d2:	d116      	bne.n	800d302 <fmod+0x9e>
 800d2d4:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800d2d8:	4668      	mov	r0, sp
 800d2da:	f000 fc47 	bl	800db6c <matherr>
 800d2de:	b1d8      	cbz	r0, 800d318 <fmod+0xb4>
 800d2e0:	9b08      	ldr	r3, [sp, #32]
 800d2e2:	b11b      	cbz	r3, 800d2ec <fmod+0x88>
 800d2e4:	f7ff fd7e 	bl	800cde4 <__errno>
 800d2e8:	9b08      	ldr	r3, [sp, #32]
 800d2ea:	6003      	str	r3, [r0, #0]
 800d2ec:	ed9d 8b06 	vldr	d8, [sp, #24]
 800d2f0:	eeb0 0a48 	vmov.f32	s0, s16
 800d2f4:	eef0 0a68 	vmov.f32	s1, s17
 800d2f8:	b00b      	add	sp, #44	; 0x2c
 800d2fa:	ecbd 8b02 	vpop	{d8}
 800d2fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d302:	2200      	movs	r2, #0
 800d304:	2300      	movs	r3, #0
 800d306:	4610      	mov	r0, r2
 800d308:	4619      	mov	r1, r3
 800d30a:	f7f3 fa47 	bl	800079c <__aeabi_ddiv>
 800d30e:	f1b8 0f02 	cmp.w	r8, #2
 800d312:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d316:	d1df      	bne.n	800d2d8 <fmod+0x74>
 800d318:	f7ff fd64 	bl	800cde4 <__errno>
 800d31c:	2321      	movs	r3, #33	; 0x21
 800d31e:	6003      	str	r3, [r0, #0]
 800d320:	e7de      	b.n	800d2e0 <fmod+0x7c>
 800d322:	bf00      	nop
 800d324:	20000088 	.word	0x20000088
 800d328:	0800e46d 	.word	0x0800e46d
 800d32c:	00000000 	.word	0x00000000

0800d330 <__ieee754_acos>:
 800d330:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d334:	ec55 4b10 	vmov	r4, r5, d0
 800d338:	49b7      	ldr	r1, [pc, #732]	; (800d618 <__ieee754_acos+0x2e8>)
 800d33a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800d33e:	428b      	cmp	r3, r1
 800d340:	dd1b      	ble.n	800d37a <__ieee754_acos+0x4a>
 800d342:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 800d346:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800d34a:	4323      	orrs	r3, r4
 800d34c:	d109      	bne.n	800d362 <__ieee754_acos+0x32>
 800d34e:	2d00      	cmp	r5, #0
 800d350:	f300 8211 	bgt.w	800d776 <__ieee754_acos+0x446>
 800d354:	a196      	add	r1, pc, #600	; (adr r1, 800d5b0 <__ieee754_acos+0x280>)
 800d356:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d35a:	ec41 0b10 	vmov	d0, r0, r1
 800d35e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d362:	ee10 2a10 	vmov	r2, s0
 800d366:	462b      	mov	r3, r5
 800d368:	4620      	mov	r0, r4
 800d36a:	4629      	mov	r1, r5
 800d36c:	f7f2 ff34 	bl	80001d8 <__aeabi_dsub>
 800d370:	4602      	mov	r2, r0
 800d372:	460b      	mov	r3, r1
 800d374:	f7f3 fa12 	bl	800079c <__aeabi_ddiv>
 800d378:	e7ef      	b.n	800d35a <__ieee754_acos+0x2a>
 800d37a:	49a8      	ldr	r1, [pc, #672]	; (800d61c <__ieee754_acos+0x2ec>)
 800d37c:	428b      	cmp	r3, r1
 800d37e:	f300 8087 	bgt.w	800d490 <__ieee754_acos+0x160>
 800d382:	4aa7      	ldr	r2, [pc, #668]	; (800d620 <__ieee754_acos+0x2f0>)
 800d384:	4293      	cmp	r3, r2
 800d386:	f340 81f9 	ble.w	800d77c <__ieee754_acos+0x44c>
 800d38a:	ee10 2a10 	vmov	r2, s0
 800d38e:	ee10 0a10 	vmov	r0, s0
 800d392:	462b      	mov	r3, r5
 800d394:	4629      	mov	r1, r5
 800d396:	f7f3 f8d7 	bl	8000548 <__aeabi_dmul>
 800d39a:	a387      	add	r3, pc, #540	; (adr r3, 800d5b8 <__ieee754_acos+0x288>)
 800d39c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3a0:	4606      	mov	r6, r0
 800d3a2:	460f      	mov	r7, r1
 800d3a4:	f7f3 f8d0 	bl	8000548 <__aeabi_dmul>
 800d3a8:	a385      	add	r3, pc, #532	; (adr r3, 800d5c0 <__ieee754_acos+0x290>)
 800d3aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3ae:	f7f2 ff15 	bl	80001dc <__adddf3>
 800d3b2:	4632      	mov	r2, r6
 800d3b4:	463b      	mov	r3, r7
 800d3b6:	f7f3 f8c7 	bl	8000548 <__aeabi_dmul>
 800d3ba:	a383      	add	r3, pc, #524	; (adr r3, 800d5c8 <__ieee754_acos+0x298>)
 800d3bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3c0:	f7f2 ff0a 	bl	80001d8 <__aeabi_dsub>
 800d3c4:	4632      	mov	r2, r6
 800d3c6:	463b      	mov	r3, r7
 800d3c8:	f7f3 f8be 	bl	8000548 <__aeabi_dmul>
 800d3cc:	a380      	add	r3, pc, #512	; (adr r3, 800d5d0 <__ieee754_acos+0x2a0>)
 800d3ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3d2:	f7f2 ff03 	bl	80001dc <__adddf3>
 800d3d6:	4632      	mov	r2, r6
 800d3d8:	463b      	mov	r3, r7
 800d3da:	f7f3 f8b5 	bl	8000548 <__aeabi_dmul>
 800d3de:	a37e      	add	r3, pc, #504	; (adr r3, 800d5d8 <__ieee754_acos+0x2a8>)
 800d3e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3e4:	f7f2 fef8 	bl	80001d8 <__aeabi_dsub>
 800d3e8:	4632      	mov	r2, r6
 800d3ea:	463b      	mov	r3, r7
 800d3ec:	f7f3 f8ac 	bl	8000548 <__aeabi_dmul>
 800d3f0:	a37b      	add	r3, pc, #492	; (adr r3, 800d5e0 <__ieee754_acos+0x2b0>)
 800d3f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3f6:	f7f2 fef1 	bl	80001dc <__adddf3>
 800d3fa:	4632      	mov	r2, r6
 800d3fc:	463b      	mov	r3, r7
 800d3fe:	f7f3 f8a3 	bl	8000548 <__aeabi_dmul>
 800d402:	a379      	add	r3, pc, #484	; (adr r3, 800d5e8 <__ieee754_acos+0x2b8>)
 800d404:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d408:	4680      	mov	r8, r0
 800d40a:	4689      	mov	r9, r1
 800d40c:	4630      	mov	r0, r6
 800d40e:	4639      	mov	r1, r7
 800d410:	f7f3 f89a 	bl	8000548 <__aeabi_dmul>
 800d414:	a376      	add	r3, pc, #472	; (adr r3, 800d5f0 <__ieee754_acos+0x2c0>)
 800d416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d41a:	f7f2 fedd 	bl	80001d8 <__aeabi_dsub>
 800d41e:	4632      	mov	r2, r6
 800d420:	463b      	mov	r3, r7
 800d422:	f7f3 f891 	bl	8000548 <__aeabi_dmul>
 800d426:	a374      	add	r3, pc, #464	; (adr r3, 800d5f8 <__ieee754_acos+0x2c8>)
 800d428:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d42c:	f7f2 fed6 	bl	80001dc <__adddf3>
 800d430:	4632      	mov	r2, r6
 800d432:	463b      	mov	r3, r7
 800d434:	f7f3 f888 	bl	8000548 <__aeabi_dmul>
 800d438:	a371      	add	r3, pc, #452	; (adr r3, 800d600 <__ieee754_acos+0x2d0>)
 800d43a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d43e:	f7f2 fecb 	bl	80001d8 <__aeabi_dsub>
 800d442:	4632      	mov	r2, r6
 800d444:	463b      	mov	r3, r7
 800d446:	f7f3 f87f 	bl	8000548 <__aeabi_dmul>
 800d44a:	2200      	movs	r2, #0
 800d44c:	4b75      	ldr	r3, [pc, #468]	; (800d624 <__ieee754_acos+0x2f4>)
 800d44e:	f7f2 fec5 	bl	80001dc <__adddf3>
 800d452:	4602      	mov	r2, r0
 800d454:	460b      	mov	r3, r1
 800d456:	4640      	mov	r0, r8
 800d458:	4649      	mov	r1, r9
 800d45a:	f7f3 f99f 	bl	800079c <__aeabi_ddiv>
 800d45e:	4622      	mov	r2, r4
 800d460:	462b      	mov	r3, r5
 800d462:	f7f3 f871 	bl	8000548 <__aeabi_dmul>
 800d466:	4602      	mov	r2, r0
 800d468:	460b      	mov	r3, r1
 800d46a:	a167      	add	r1, pc, #412	; (adr r1, 800d608 <__ieee754_acos+0x2d8>)
 800d46c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d470:	f7f2 feb2 	bl	80001d8 <__aeabi_dsub>
 800d474:	4602      	mov	r2, r0
 800d476:	460b      	mov	r3, r1
 800d478:	4620      	mov	r0, r4
 800d47a:	4629      	mov	r1, r5
 800d47c:	f7f2 feac 	bl	80001d8 <__aeabi_dsub>
 800d480:	4602      	mov	r2, r0
 800d482:	460b      	mov	r3, r1
 800d484:	a162      	add	r1, pc, #392	; (adr r1, 800d610 <__ieee754_acos+0x2e0>)
 800d486:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d48a:	f7f2 fea5 	bl	80001d8 <__aeabi_dsub>
 800d48e:	e764      	b.n	800d35a <__ieee754_acos+0x2a>
 800d490:	2d00      	cmp	r5, #0
 800d492:	f280 80cb 	bge.w	800d62c <__ieee754_acos+0x2fc>
 800d496:	ee10 0a10 	vmov	r0, s0
 800d49a:	2200      	movs	r2, #0
 800d49c:	4b61      	ldr	r3, [pc, #388]	; (800d624 <__ieee754_acos+0x2f4>)
 800d49e:	4629      	mov	r1, r5
 800d4a0:	f7f2 fe9c 	bl	80001dc <__adddf3>
 800d4a4:	2200      	movs	r2, #0
 800d4a6:	4b60      	ldr	r3, [pc, #384]	; (800d628 <__ieee754_acos+0x2f8>)
 800d4a8:	f7f3 f84e 	bl	8000548 <__aeabi_dmul>
 800d4ac:	a342      	add	r3, pc, #264	; (adr r3, 800d5b8 <__ieee754_acos+0x288>)
 800d4ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4b2:	4604      	mov	r4, r0
 800d4b4:	460d      	mov	r5, r1
 800d4b6:	f7f3 f847 	bl	8000548 <__aeabi_dmul>
 800d4ba:	a341      	add	r3, pc, #260	; (adr r3, 800d5c0 <__ieee754_acos+0x290>)
 800d4bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4c0:	f7f2 fe8c 	bl	80001dc <__adddf3>
 800d4c4:	4622      	mov	r2, r4
 800d4c6:	462b      	mov	r3, r5
 800d4c8:	f7f3 f83e 	bl	8000548 <__aeabi_dmul>
 800d4cc:	a33e      	add	r3, pc, #248	; (adr r3, 800d5c8 <__ieee754_acos+0x298>)
 800d4ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4d2:	f7f2 fe81 	bl	80001d8 <__aeabi_dsub>
 800d4d6:	4622      	mov	r2, r4
 800d4d8:	462b      	mov	r3, r5
 800d4da:	f7f3 f835 	bl	8000548 <__aeabi_dmul>
 800d4de:	a33c      	add	r3, pc, #240	; (adr r3, 800d5d0 <__ieee754_acos+0x2a0>)
 800d4e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4e4:	f7f2 fe7a 	bl	80001dc <__adddf3>
 800d4e8:	4622      	mov	r2, r4
 800d4ea:	462b      	mov	r3, r5
 800d4ec:	f7f3 f82c 	bl	8000548 <__aeabi_dmul>
 800d4f0:	a339      	add	r3, pc, #228	; (adr r3, 800d5d8 <__ieee754_acos+0x2a8>)
 800d4f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4f6:	f7f2 fe6f 	bl	80001d8 <__aeabi_dsub>
 800d4fa:	4622      	mov	r2, r4
 800d4fc:	462b      	mov	r3, r5
 800d4fe:	f7f3 f823 	bl	8000548 <__aeabi_dmul>
 800d502:	a337      	add	r3, pc, #220	; (adr r3, 800d5e0 <__ieee754_acos+0x2b0>)
 800d504:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d508:	f7f2 fe68 	bl	80001dc <__adddf3>
 800d50c:	4622      	mov	r2, r4
 800d50e:	462b      	mov	r3, r5
 800d510:	f7f3 f81a 	bl	8000548 <__aeabi_dmul>
 800d514:	ec45 4b10 	vmov	d0, r4, r5
 800d518:	4680      	mov	r8, r0
 800d51a:	4689      	mov	r9, r1
 800d51c:	f000 fa76 	bl	800da0c <__ieee754_sqrt>
 800d520:	a331      	add	r3, pc, #196	; (adr r3, 800d5e8 <__ieee754_acos+0x2b8>)
 800d522:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d526:	4620      	mov	r0, r4
 800d528:	4629      	mov	r1, r5
 800d52a:	ec57 6b10 	vmov	r6, r7, d0
 800d52e:	f7f3 f80b 	bl	8000548 <__aeabi_dmul>
 800d532:	a32f      	add	r3, pc, #188	; (adr r3, 800d5f0 <__ieee754_acos+0x2c0>)
 800d534:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d538:	f7f2 fe4e 	bl	80001d8 <__aeabi_dsub>
 800d53c:	4622      	mov	r2, r4
 800d53e:	462b      	mov	r3, r5
 800d540:	f7f3 f802 	bl	8000548 <__aeabi_dmul>
 800d544:	a32c      	add	r3, pc, #176	; (adr r3, 800d5f8 <__ieee754_acos+0x2c8>)
 800d546:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d54a:	f7f2 fe47 	bl	80001dc <__adddf3>
 800d54e:	4622      	mov	r2, r4
 800d550:	462b      	mov	r3, r5
 800d552:	f7f2 fff9 	bl	8000548 <__aeabi_dmul>
 800d556:	a32a      	add	r3, pc, #168	; (adr r3, 800d600 <__ieee754_acos+0x2d0>)
 800d558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d55c:	f7f2 fe3c 	bl	80001d8 <__aeabi_dsub>
 800d560:	4622      	mov	r2, r4
 800d562:	462b      	mov	r3, r5
 800d564:	f7f2 fff0 	bl	8000548 <__aeabi_dmul>
 800d568:	2200      	movs	r2, #0
 800d56a:	4b2e      	ldr	r3, [pc, #184]	; (800d624 <__ieee754_acos+0x2f4>)
 800d56c:	f7f2 fe36 	bl	80001dc <__adddf3>
 800d570:	4602      	mov	r2, r0
 800d572:	460b      	mov	r3, r1
 800d574:	4640      	mov	r0, r8
 800d576:	4649      	mov	r1, r9
 800d578:	f7f3 f910 	bl	800079c <__aeabi_ddiv>
 800d57c:	4632      	mov	r2, r6
 800d57e:	463b      	mov	r3, r7
 800d580:	f7f2 ffe2 	bl	8000548 <__aeabi_dmul>
 800d584:	a320      	add	r3, pc, #128	; (adr r3, 800d608 <__ieee754_acos+0x2d8>)
 800d586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d58a:	f7f2 fe25 	bl	80001d8 <__aeabi_dsub>
 800d58e:	4632      	mov	r2, r6
 800d590:	463b      	mov	r3, r7
 800d592:	f7f2 fe23 	bl	80001dc <__adddf3>
 800d596:	4602      	mov	r2, r0
 800d598:	460b      	mov	r3, r1
 800d59a:	f7f2 fe1f 	bl	80001dc <__adddf3>
 800d59e:	4602      	mov	r2, r0
 800d5a0:	460b      	mov	r3, r1
 800d5a2:	a103      	add	r1, pc, #12	; (adr r1, 800d5b0 <__ieee754_acos+0x280>)
 800d5a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d5a8:	e76f      	b.n	800d48a <__ieee754_acos+0x15a>
 800d5aa:	bf00      	nop
 800d5ac:	f3af 8000 	nop.w
 800d5b0:	54442d18 	.word	0x54442d18
 800d5b4:	400921fb 	.word	0x400921fb
 800d5b8:	0dfdf709 	.word	0x0dfdf709
 800d5bc:	3f023de1 	.word	0x3f023de1
 800d5c0:	7501b288 	.word	0x7501b288
 800d5c4:	3f49efe0 	.word	0x3f49efe0
 800d5c8:	b5688f3b 	.word	0xb5688f3b
 800d5cc:	3fa48228 	.word	0x3fa48228
 800d5d0:	0e884455 	.word	0x0e884455
 800d5d4:	3fc9c155 	.word	0x3fc9c155
 800d5d8:	03eb6f7d 	.word	0x03eb6f7d
 800d5dc:	3fd4d612 	.word	0x3fd4d612
 800d5e0:	55555555 	.word	0x55555555
 800d5e4:	3fc55555 	.word	0x3fc55555
 800d5e8:	b12e9282 	.word	0xb12e9282
 800d5ec:	3fb3b8c5 	.word	0x3fb3b8c5
 800d5f0:	1b8d0159 	.word	0x1b8d0159
 800d5f4:	3fe6066c 	.word	0x3fe6066c
 800d5f8:	9c598ac8 	.word	0x9c598ac8
 800d5fc:	40002ae5 	.word	0x40002ae5
 800d600:	1c8a2d4b 	.word	0x1c8a2d4b
 800d604:	40033a27 	.word	0x40033a27
 800d608:	33145c07 	.word	0x33145c07
 800d60c:	3c91a626 	.word	0x3c91a626
 800d610:	54442d18 	.word	0x54442d18
 800d614:	3ff921fb 	.word	0x3ff921fb
 800d618:	3fefffff 	.word	0x3fefffff
 800d61c:	3fdfffff 	.word	0x3fdfffff
 800d620:	3c600000 	.word	0x3c600000
 800d624:	3ff00000 	.word	0x3ff00000
 800d628:	3fe00000 	.word	0x3fe00000
 800d62c:	ee10 2a10 	vmov	r2, s0
 800d630:	462b      	mov	r3, r5
 800d632:	2000      	movs	r0, #0
 800d634:	496a      	ldr	r1, [pc, #424]	; (800d7e0 <__ieee754_acos+0x4b0>)
 800d636:	f7f2 fdcf 	bl	80001d8 <__aeabi_dsub>
 800d63a:	2200      	movs	r2, #0
 800d63c:	4b69      	ldr	r3, [pc, #420]	; (800d7e4 <__ieee754_acos+0x4b4>)
 800d63e:	f7f2 ff83 	bl	8000548 <__aeabi_dmul>
 800d642:	4604      	mov	r4, r0
 800d644:	460d      	mov	r5, r1
 800d646:	ec45 4b10 	vmov	d0, r4, r5
 800d64a:	f000 f9df 	bl	800da0c <__ieee754_sqrt>
 800d64e:	a34e      	add	r3, pc, #312	; (adr r3, 800d788 <__ieee754_acos+0x458>)
 800d650:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d654:	4620      	mov	r0, r4
 800d656:	4629      	mov	r1, r5
 800d658:	ec59 8b10 	vmov	r8, r9, d0
 800d65c:	f7f2 ff74 	bl	8000548 <__aeabi_dmul>
 800d660:	a34b      	add	r3, pc, #300	; (adr r3, 800d790 <__ieee754_acos+0x460>)
 800d662:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d666:	f7f2 fdb9 	bl	80001dc <__adddf3>
 800d66a:	4622      	mov	r2, r4
 800d66c:	462b      	mov	r3, r5
 800d66e:	f7f2 ff6b 	bl	8000548 <__aeabi_dmul>
 800d672:	a349      	add	r3, pc, #292	; (adr r3, 800d798 <__ieee754_acos+0x468>)
 800d674:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d678:	f7f2 fdae 	bl	80001d8 <__aeabi_dsub>
 800d67c:	4622      	mov	r2, r4
 800d67e:	462b      	mov	r3, r5
 800d680:	f7f2 ff62 	bl	8000548 <__aeabi_dmul>
 800d684:	a346      	add	r3, pc, #280	; (adr r3, 800d7a0 <__ieee754_acos+0x470>)
 800d686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d68a:	f7f2 fda7 	bl	80001dc <__adddf3>
 800d68e:	4622      	mov	r2, r4
 800d690:	462b      	mov	r3, r5
 800d692:	f7f2 ff59 	bl	8000548 <__aeabi_dmul>
 800d696:	a344      	add	r3, pc, #272	; (adr r3, 800d7a8 <__ieee754_acos+0x478>)
 800d698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d69c:	f7f2 fd9c 	bl	80001d8 <__aeabi_dsub>
 800d6a0:	4622      	mov	r2, r4
 800d6a2:	462b      	mov	r3, r5
 800d6a4:	f7f2 ff50 	bl	8000548 <__aeabi_dmul>
 800d6a8:	a341      	add	r3, pc, #260	; (adr r3, 800d7b0 <__ieee754_acos+0x480>)
 800d6aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6ae:	f7f2 fd95 	bl	80001dc <__adddf3>
 800d6b2:	4622      	mov	r2, r4
 800d6b4:	462b      	mov	r3, r5
 800d6b6:	f7f2 ff47 	bl	8000548 <__aeabi_dmul>
 800d6ba:	a33f      	add	r3, pc, #252	; (adr r3, 800d7b8 <__ieee754_acos+0x488>)
 800d6bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6c0:	4682      	mov	sl, r0
 800d6c2:	468b      	mov	fp, r1
 800d6c4:	4620      	mov	r0, r4
 800d6c6:	4629      	mov	r1, r5
 800d6c8:	f7f2 ff3e 	bl	8000548 <__aeabi_dmul>
 800d6cc:	a33c      	add	r3, pc, #240	; (adr r3, 800d7c0 <__ieee754_acos+0x490>)
 800d6ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6d2:	f7f2 fd81 	bl	80001d8 <__aeabi_dsub>
 800d6d6:	4622      	mov	r2, r4
 800d6d8:	462b      	mov	r3, r5
 800d6da:	f7f2 ff35 	bl	8000548 <__aeabi_dmul>
 800d6de:	a33a      	add	r3, pc, #232	; (adr r3, 800d7c8 <__ieee754_acos+0x498>)
 800d6e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6e4:	f7f2 fd7a 	bl	80001dc <__adddf3>
 800d6e8:	4622      	mov	r2, r4
 800d6ea:	462b      	mov	r3, r5
 800d6ec:	f7f2 ff2c 	bl	8000548 <__aeabi_dmul>
 800d6f0:	a337      	add	r3, pc, #220	; (adr r3, 800d7d0 <__ieee754_acos+0x4a0>)
 800d6f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6f6:	f7f2 fd6f 	bl	80001d8 <__aeabi_dsub>
 800d6fa:	4622      	mov	r2, r4
 800d6fc:	462b      	mov	r3, r5
 800d6fe:	f7f2 ff23 	bl	8000548 <__aeabi_dmul>
 800d702:	2200      	movs	r2, #0
 800d704:	4b36      	ldr	r3, [pc, #216]	; (800d7e0 <__ieee754_acos+0x4b0>)
 800d706:	f7f2 fd69 	bl	80001dc <__adddf3>
 800d70a:	4602      	mov	r2, r0
 800d70c:	460b      	mov	r3, r1
 800d70e:	4650      	mov	r0, sl
 800d710:	4659      	mov	r1, fp
 800d712:	f7f3 f843 	bl	800079c <__aeabi_ddiv>
 800d716:	4642      	mov	r2, r8
 800d718:	464b      	mov	r3, r9
 800d71a:	f7f2 ff15 	bl	8000548 <__aeabi_dmul>
 800d71e:	2600      	movs	r6, #0
 800d720:	4682      	mov	sl, r0
 800d722:	468b      	mov	fp, r1
 800d724:	4632      	mov	r2, r6
 800d726:	464b      	mov	r3, r9
 800d728:	4630      	mov	r0, r6
 800d72a:	4649      	mov	r1, r9
 800d72c:	f7f2 ff0c 	bl	8000548 <__aeabi_dmul>
 800d730:	4602      	mov	r2, r0
 800d732:	460b      	mov	r3, r1
 800d734:	4620      	mov	r0, r4
 800d736:	4629      	mov	r1, r5
 800d738:	f7f2 fd4e 	bl	80001d8 <__aeabi_dsub>
 800d73c:	4632      	mov	r2, r6
 800d73e:	4604      	mov	r4, r0
 800d740:	460d      	mov	r5, r1
 800d742:	464b      	mov	r3, r9
 800d744:	4640      	mov	r0, r8
 800d746:	4649      	mov	r1, r9
 800d748:	f7f2 fd48 	bl	80001dc <__adddf3>
 800d74c:	4602      	mov	r2, r0
 800d74e:	460b      	mov	r3, r1
 800d750:	4620      	mov	r0, r4
 800d752:	4629      	mov	r1, r5
 800d754:	f7f3 f822 	bl	800079c <__aeabi_ddiv>
 800d758:	4602      	mov	r2, r0
 800d75a:	460b      	mov	r3, r1
 800d75c:	4650      	mov	r0, sl
 800d75e:	4659      	mov	r1, fp
 800d760:	f7f2 fd3c 	bl	80001dc <__adddf3>
 800d764:	4632      	mov	r2, r6
 800d766:	464b      	mov	r3, r9
 800d768:	f7f2 fd38 	bl	80001dc <__adddf3>
 800d76c:	4602      	mov	r2, r0
 800d76e:	460b      	mov	r3, r1
 800d770:	f7f2 fd34 	bl	80001dc <__adddf3>
 800d774:	e5f1      	b.n	800d35a <__ieee754_acos+0x2a>
 800d776:	2000      	movs	r0, #0
 800d778:	2100      	movs	r1, #0
 800d77a:	e5ee      	b.n	800d35a <__ieee754_acos+0x2a>
 800d77c:	a116      	add	r1, pc, #88	; (adr r1, 800d7d8 <__ieee754_acos+0x4a8>)
 800d77e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d782:	e5ea      	b.n	800d35a <__ieee754_acos+0x2a>
 800d784:	f3af 8000 	nop.w
 800d788:	0dfdf709 	.word	0x0dfdf709
 800d78c:	3f023de1 	.word	0x3f023de1
 800d790:	7501b288 	.word	0x7501b288
 800d794:	3f49efe0 	.word	0x3f49efe0
 800d798:	b5688f3b 	.word	0xb5688f3b
 800d79c:	3fa48228 	.word	0x3fa48228
 800d7a0:	0e884455 	.word	0x0e884455
 800d7a4:	3fc9c155 	.word	0x3fc9c155
 800d7a8:	03eb6f7d 	.word	0x03eb6f7d
 800d7ac:	3fd4d612 	.word	0x3fd4d612
 800d7b0:	55555555 	.word	0x55555555
 800d7b4:	3fc55555 	.word	0x3fc55555
 800d7b8:	b12e9282 	.word	0xb12e9282
 800d7bc:	3fb3b8c5 	.word	0x3fb3b8c5
 800d7c0:	1b8d0159 	.word	0x1b8d0159
 800d7c4:	3fe6066c 	.word	0x3fe6066c
 800d7c8:	9c598ac8 	.word	0x9c598ac8
 800d7cc:	40002ae5 	.word	0x40002ae5
 800d7d0:	1c8a2d4b 	.word	0x1c8a2d4b
 800d7d4:	40033a27 	.word	0x40033a27
 800d7d8:	54442d18 	.word	0x54442d18
 800d7dc:	3ff921fb 	.word	0x3ff921fb
 800d7e0:	3ff00000 	.word	0x3ff00000
 800d7e4:	3fe00000 	.word	0x3fe00000

0800d7e8 <__ieee754_fmod>:
 800d7e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d7ec:	ec53 2b11 	vmov	r2, r3, d1
 800d7f0:	f023 4e00 	bic.w	lr, r3, #2147483648	; 0x80000000
 800d7f4:	ea5e 0402 	orrs.w	r4, lr, r2
 800d7f8:	ec51 0b10 	vmov	r0, r1, d0
 800d7fc:	461e      	mov	r6, r3
 800d7fe:	ee11 5a10 	vmov	r5, s2
 800d802:	4694      	mov	ip, r2
 800d804:	d00c      	beq.n	800d820 <__ieee754_fmod+0x38>
 800d806:	4c7a      	ldr	r4, [pc, #488]	; (800d9f0 <__ieee754_fmod+0x208>)
 800d808:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
 800d80c:	45a0      	cmp	r8, r4
 800d80e:	4689      	mov	r9, r1
 800d810:	dc06      	bgt.n	800d820 <__ieee754_fmod+0x38>
 800d812:	4254      	negs	r4, r2
 800d814:	4314      	orrs	r4, r2
 800d816:	4f77      	ldr	r7, [pc, #476]	; (800d9f4 <__ieee754_fmod+0x20c>)
 800d818:	ea4e 74d4 	orr.w	r4, lr, r4, lsr #31
 800d81c:	42bc      	cmp	r4, r7
 800d81e:	d909      	bls.n	800d834 <__ieee754_fmod+0x4c>
 800d820:	f7f2 fe92 	bl	8000548 <__aeabi_dmul>
 800d824:	4602      	mov	r2, r0
 800d826:	460b      	mov	r3, r1
 800d828:	f7f2 ffb8 	bl	800079c <__aeabi_ddiv>
 800d82c:	ec41 0b10 	vmov	d0, r0, r1
 800d830:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d834:	45f0      	cmp	r8, lr
 800d836:	ee10 2a10 	vmov	r2, s0
 800d83a:	4607      	mov	r7, r0
 800d83c:	f001 4400 	and.w	r4, r1, #2147483648	; 0x80000000
 800d840:	dc0a      	bgt.n	800d858 <__ieee754_fmod+0x70>
 800d842:	dbf3      	blt.n	800d82c <__ieee754_fmod+0x44>
 800d844:	42a8      	cmp	r0, r5
 800d846:	d3f1      	bcc.n	800d82c <__ieee754_fmod+0x44>
 800d848:	d106      	bne.n	800d858 <__ieee754_fmod+0x70>
 800d84a:	496b      	ldr	r1, [pc, #428]	; (800d9f8 <__ieee754_fmod+0x210>)
 800d84c:	0fe4      	lsrs	r4, r4, #31
 800d84e:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 800d852:	e9d4 0100 	ldrd	r0, r1, [r4]
 800d856:	e7e9      	b.n	800d82c <__ieee754_fmod+0x44>
 800d858:	4b68      	ldr	r3, [pc, #416]	; (800d9fc <__ieee754_fmod+0x214>)
 800d85a:	4598      	cmp	r8, r3
 800d85c:	dc49      	bgt.n	800d8f2 <__ieee754_fmod+0x10a>
 800d85e:	f1b8 0f00 	cmp.w	r8, #0
 800d862:	d13d      	bne.n	800d8e0 <__ieee754_fmod+0xf8>
 800d864:	4866      	ldr	r0, [pc, #408]	; (800da00 <__ieee754_fmod+0x218>)
 800d866:	4611      	mov	r1, r2
 800d868:	2900      	cmp	r1, #0
 800d86a:	dc36      	bgt.n	800d8da <__ieee754_fmod+0xf2>
 800d86c:	459e      	cmp	lr, r3
 800d86e:	dc51      	bgt.n	800d914 <__ieee754_fmod+0x12c>
 800d870:	f1be 0f00 	cmp.w	lr, #0
 800d874:	d145      	bne.n	800d902 <__ieee754_fmod+0x11a>
 800d876:	4b62      	ldr	r3, [pc, #392]	; (800da00 <__ieee754_fmod+0x218>)
 800d878:	4629      	mov	r1, r5
 800d87a:	2900      	cmp	r1, #0
 800d87c:	dc3e      	bgt.n	800d8fc <__ieee754_fmod+0x114>
 800d87e:	4961      	ldr	r1, [pc, #388]	; (800da04 <__ieee754_fmod+0x21c>)
 800d880:	4288      	cmp	r0, r1
 800d882:	db4c      	blt.n	800d91e <__ieee754_fmod+0x136>
 800d884:	f3c9 0113 	ubfx	r1, r9, #0, #20
 800d888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800d88c:	4a5d      	ldr	r2, [pc, #372]	; (800da04 <__ieee754_fmod+0x21c>)
 800d88e:	4293      	cmp	r3, r2
 800d890:	db59      	blt.n	800d946 <__ieee754_fmod+0x15e>
 800d892:	f3c6 0613 	ubfx	r6, r6, #0, #20
 800d896:	f446 1680 	orr.w	r6, r6, #1048576	; 0x100000
 800d89a:	1ac0      	subs	r0, r0, r3
 800d89c:	1b8a      	subs	r2, r1, r6
 800d89e:	eba7 050c 	sub.w	r5, r7, ip
 800d8a2:	2800      	cmp	r0, #0
 800d8a4:	d166      	bne.n	800d974 <__ieee754_fmod+0x18c>
 800d8a6:	4567      	cmp	r7, ip
 800d8a8:	bf38      	it	cc
 800d8aa:	f102 32ff 	addcc.w	r2, r2, #4294967295	; 0xffffffff
 800d8ae:	2a00      	cmp	r2, #0
 800d8b0:	bfbc      	itt	lt
 800d8b2:	463d      	movlt	r5, r7
 800d8b4:	460a      	movlt	r2, r1
 800d8b6:	ea52 0105 	orrs.w	r1, r2, r5
 800d8ba:	d0c6      	beq.n	800d84a <__ieee754_fmod+0x62>
 800d8bc:	494f      	ldr	r1, [pc, #316]	; (800d9fc <__ieee754_fmod+0x214>)
 800d8be:	428a      	cmp	r2, r1
 800d8c0:	dd6d      	ble.n	800d99e <__ieee754_fmod+0x1b6>
 800d8c2:	4950      	ldr	r1, [pc, #320]	; (800da04 <__ieee754_fmod+0x21c>)
 800d8c4:	428b      	cmp	r3, r1
 800d8c6:	db70      	blt.n	800d9aa <__ieee754_fmod+0x1c2>
 800d8c8:	f5a2 1280 	sub.w	r2, r2, #1048576	; 0x100000
 800d8cc:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 800d8d0:	4314      	orrs	r4, r2
 800d8d2:	ea44 5103 	orr.w	r1, r4, r3, lsl #20
 800d8d6:	4628      	mov	r0, r5
 800d8d8:	e7a8      	b.n	800d82c <__ieee754_fmod+0x44>
 800d8da:	3801      	subs	r0, #1
 800d8dc:	0049      	lsls	r1, r1, #1
 800d8de:	e7c3      	b.n	800d868 <__ieee754_fmod+0x80>
 800d8e0:	4848      	ldr	r0, [pc, #288]	; (800da04 <__ieee754_fmod+0x21c>)
 800d8e2:	ea4f 21c8 	mov.w	r1, r8, lsl #11
 800d8e6:	0049      	lsls	r1, r1, #1
 800d8e8:	2900      	cmp	r1, #0
 800d8ea:	f100 30ff 	add.w	r0, r0, #4294967295	; 0xffffffff
 800d8ee:	dcfa      	bgt.n	800d8e6 <__ieee754_fmod+0xfe>
 800d8f0:	e7bc      	b.n	800d86c <__ieee754_fmod+0x84>
 800d8f2:	ea4f 5028 	mov.w	r0, r8, asr #20
 800d8f6:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 800d8fa:	e7b7      	b.n	800d86c <__ieee754_fmod+0x84>
 800d8fc:	3b01      	subs	r3, #1
 800d8fe:	0049      	lsls	r1, r1, #1
 800d900:	e7bb      	b.n	800d87a <__ieee754_fmod+0x92>
 800d902:	4b40      	ldr	r3, [pc, #256]	; (800da04 <__ieee754_fmod+0x21c>)
 800d904:	ea4f 21ce 	mov.w	r1, lr, lsl #11
 800d908:	0049      	lsls	r1, r1, #1
 800d90a:	2900      	cmp	r1, #0
 800d90c:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800d910:	dcfa      	bgt.n	800d908 <__ieee754_fmod+0x120>
 800d912:	e7b4      	b.n	800d87e <__ieee754_fmod+0x96>
 800d914:	ea4f 532e 	mov.w	r3, lr, asr #20
 800d918:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800d91c:	e7af      	b.n	800d87e <__ieee754_fmod+0x96>
 800d91e:	1a0f      	subs	r7, r1, r0
 800d920:	2f1f      	cmp	r7, #31
 800d922:	dc0a      	bgt.n	800d93a <__ieee754_fmod+0x152>
 800d924:	f200 411e 	addw	r1, r0, #1054	; 0x41e
 800d928:	fa08 f807 	lsl.w	r8, r8, r7
 800d92c:	fa22 f101 	lsr.w	r1, r2, r1
 800d930:	ea41 0108 	orr.w	r1, r1, r8
 800d934:	fa02 f707 	lsl.w	r7, r2, r7
 800d938:	e7a8      	b.n	800d88c <__ieee754_fmod+0xa4>
 800d93a:	4933      	ldr	r1, [pc, #204]	; (800da08 <__ieee754_fmod+0x220>)
 800d93c:	1a09      	subs	r1, r1, r0
 800d93e:	fa02 f101 	lsl.w	r1, r2, r1
 800d942:	2700      	movs	r7, #0
 800d944:	e7a2      	b.n	800d88c <__ieee754_fmod+0xa4>
 800d946:	eba2 0c03 	sub.w	ip, r2, r3
 800d94a:	f1bc 0f1f 	cmp.w	ip, #31
 800d94e:	dc0a      	bgt.n	800d966 <__ieee754_fmod+0x17e>
 800d950:	f203 461e 	addw	r6, r3, #1054	; 0x41e
 800d954:	fa0e fe0c 	lsl.w	lr, lr, ip
 800d958:	fa25 f606 	lsr.w	r6, r5, r6
 800d95c:	ea46 060e 	orr.w	r6, r6, lr
 800d960:	fa05 fc0c 	lsl.w	ip, r5, ip
 800d964:	e799      	b.n	800d89a <__ieee754_fmod+0xb2>
 800d966:	4e28      	ldr	r6, [pc, #160]	; (800da08 <__ieee754_fmod+0x220>)
 800d968:	1af6      	subs	r6, r6, r3
 800d96a:	fa05 f606 	lsl.w	r6, r5, r6
 800d96e:	f04f 0c00 	mov.w	ip, #0
 800d972:	e792      	b.n	800d89a <__ieee754_fmod+0xb2>
 800d974:	4567      	cmp	r7, ip
 800d976:	bf38      	it	cc
 800d978:	f102 32ff 	addcc.w	r2, r2, #4294967295	; 0xffffffff
 800d97c:	2a00      	cmp	r2, #0
 800d97e:	da05      	bge.n	800d98c <__ieee754_fmod+0x1a4>
 800d980:	0ffa      	lsrs	r2, r7, #31
 800d982:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800d986:	007f      	lsls	r7, r7, #1
 800d988:	3801      	subs	r0, #1
 800d98a:	e787      	b.n	800d89c <__ieee754_fmod+0xb4>
 800d98c:	ea52 0105 	orrs.w	r1, r2, r5
 800d990:	f43f af5b 	beq.w	800d84a <__ieee754_fmod+0x62>
 800d994:	0fe9      	lsrs	r1, r5, #31
 800d996:	eb01 0142 	add.w	r1, r1, r2, lsl #1
 800d99a:	006f      	lsls	r7, r5, #1
 800d99c:	e7f4      	b.n	800d988 <__ieee754_fmod+0x1a0>
 800d99e:	0fe8      	lsrs	r0, r5, #31
 800d9a0:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 800d9a4:	006d      	lsls	r5, r5, #1
 800d9a6:	3b01      	subs	r3, #1
 800d9a8:	e789      	b.n	800d8be <__ieee754_fmod+0xd6>
 800d9aa:	1ac9      	subs	r1, r1, r3
 800d9ac:	2914      	cmp	r1, #20
 800d9ae:	dc0a      	bgt.n	800d9c6 <__ieee754_fmod+0x1de>
 800d9b0:	f203 431e 	addw	r3, r3, #1054	; 0x41e
 800d9b4:	fa02 f303 	lsl.w	r3, r2, r3
 800d9b8:	40cd      	lsrs	r5, r1
 800d9ba:	432b      	orrs	r3, r5
 800d9bc:	410a      	asrs	r2, r1
 800d9be:	ea42 0104 	orr.w	r1, r2, r4
 800d9c2:	4618      	mov	r0, r3
 800d9c4:	e732      	b.n	800d82c <__ieee754_fmod+0x44>
 800d9c6:	291f      	cmp	r1, #31
 800d9c8:	dc07      	bgt.n	800d9da <__ieee754_fmod+0x1f2>
 800d9ca:	f203 431e 	addw	r3, r3, #1054	; 0x41e
 800d9ce:	40cd      	lsrs	r5, r1
 800d9d0:	fa02 f303 	lsl.w	r3, r2, r3
 800d9d4:	432b      	orrs	r3, r5
 800d9d6:	4622      	mov	r2, r4
 800d9d8:	e7f1      	b.n	800d9be <__ieee754_fmod+0x1d6>
 800d9da:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 800d9de:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 800d9e2:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 800d9e6:	33e2      	adds	r3, #226	; 0xe2
 800d9e8:	fa42 f303 	asr.w	r3, r2, r3
 800d9ec:	e7f3      	b.n	800d9d6 <__ieee754_fmod+0x1ee>
 800d9ee:	bf00      	nop
 800d9f0:	7fefffff 	.word	0x7fefffff
 800d9f4:	7ff00000 	.word	0x7ff00000
 800d9f8:	0800e478 	.word	0x0800e478
 800d9fc:	000fffff 	.word	0x000fffff
 800da00:	fffffbed 	.word	0xfffffbed
 800da04:	fffffc02 	.word	0xfffffc02
 800da08:	fffffbe2 	.word	0xfffffbe2

0800da0c <__ieee754_sqrt>:
 800da0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da10:	4955      	ldr	r1, [pc, #340]	; (800db68 <__ieee754_sqrt+0x15c>)
 800da12:	ec55 4b10 	vmov	r4, r5, d0
 800da16:	43a9      	bics	r1, r5
 800da18:	462b      	mov	r3, r5
 800da1a:	462a      	mov	r2, r5
 800da1c:	d112      	bne.n	800da44 <__ieee754_sqrt+0x38>
 800da1e:	ee10 2a10 	vmov	r2, s0
 800da22:	ee10 0a10 	vmov	r0, s0
 800da26:	4629      	mov	r1, r5
 800da28:	f7f2 fd8e 	bl	8000548 <__aeabi_dmul>
 800da2c:	4602      	mov	r2, r0
 800da2e:	460b      	mov	r3, r1
 800da30:	4620      	mov	r0, r4
 800da32:	4629      	mov	r1, r5
 800da34:	f7f2 fbd2 	bl	80001dc <__adddf3>
 800da38:	4604      	mov	r4, r0
 800da3a:	460d      	mov	r5, r1
 800da3c:	ec45 4b10 	vmov	d0, r4, r5
 800da40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da44:	2d00      	cmp	r5, #0
 800da46:	ee10 0a10 	vmov	r0, s0
 800da4a:	4621      	mov	r1, r4
 800da4c:	dc0f      	bgt.n	800da6e <__ieee754_sqrt+0x62>
 800da4e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800da52:	4330      	orrs	r0, r6
 800da54:	d0f2      	beq.n	800da3c <__ieee754_sqrt+0x30>
 800da56:	b155      	cbz	r5, 800da6e <__ieee754_sqrt+0x62>
 800da58:	ee10 2a10 	vmov	r2, s0
 800da5c:	4620      	mov	r0, r4
 800da5e:	4629      	mov	r1, r5
 800da60:	f7f2 fbba 	bl	80001d8 <__aeabi_dsub>
 800da64:	4602      	mov	r2, r0
 800da66:	460b      	mov	r3, r1
 800da68:	f7f2 fe98 	bl	800079c <__aeabi_ddiv>
 800da6c:	e7e4      	b.n	800da38 <__ieee754_sqrt+0x2c>
 800da6e:	151b      	asrs	r3, r3, #20
 800da70:	d073      	beq.n	800db5a <__ieee754_sqrt+0x14e>
 800da72:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800da76:	07dd      	lsls	r5, r3, #31
 800da78:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800da7c:	bf48      	it	mi
 800da7e:	0fc8      	lsrmi	r0, r1, #31
 800da80:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800da84:	bf44      	itt	mi
 800da86:	0049      	lslmi	r1, r1, #1
 800da88:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800da8c:	2500      	movs	r5, #0
 800da8e:	1058      	asrs	r0, r3, #1
 800da90:	0fcb      	lsrs	r3, r1, #31
 800da92:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800da96:	0049      	lsls	r1, r1, #1
 800da98:	2316      	movs	r3, #22
 800da9a:	462c      	mov	r4, r5
 800da9c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800daa0:	19a7      	adds	r7, r4, r6
 800daa2:	4297      	cmp	r7, r2
 800daa4:	bfde      	ittt	le
 800daa6:	19bc      	addle	r4, r7, r6
 800daa8:	1bd2      	suble	r2, r2, r7
 800daaa:	19ad      	addle	r5, r5, r6
 800daac:	0fcf      	lsrs	r7, r1, #31
 800daae:	3b01      	subs	r3, #1
 800dab0:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 800dab4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800dab8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800dabc:	d1f0      	bne.n	800daa0 <__ieee754_sqrt+0x94>
 800dabe:	f04f 0c20 	mov.w	ip, #32
 800dac2:	469e      	mov	lr, r3
 800dac4:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800dac8:	42a2      	cmp	r2, r4
 800daca:	eb06 070e 	add.w	r7, r6, lr
 800dace:	dc02      	bgt.n	800dad6 <__ieee754_sqrt+0xca>
 800dad0:	d112      	bne.n	800daf8 <__ieee754_sqrt+0xec>
 800dad2:	428f      	cmp	r7, r1
 800dad4:	d810      	bhi.n	800daf8 <__ieee754_sqrt+0xec>
 800dad6:	2f00      	cmp	r7, #0
 800dad8:	eb07 0e06 	add.w	lr, r7, r6
 800dadc:	da42      	bge.n	800db64 <__ieee754_sqrt+0x158>
 800dade:	f1be 0f00 	cmp.w	lr, #0
 800dae2:	db3f      	blt.n	800db64 <__ieee754_sqrt+0x158>
 800dae4:	f104 0801 	add.w	r8, r4, #1
 800dae8:	1b12      	subs	r2, r2, r4
 800daea:	428f      	cmp	r7, r1
 800daec:	bf88      	it	hi
 800daee:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 800daf2:	1bc9      	subs	r1, r1, r7
 800daf4:	4433      	add	r3, r6
 800daf6:	4644      	mov	r4, r8
 800daf8:	0052      	lsls	r2, r2, #1
 800dafa:	f1bc 0c01 	subs.w	ip, ip, #1
 800dafe:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800db02:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800db06:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800db0a:	d1dd      	bne.n	800dac8 <__ieee754_sqrt+0xbc>
 800db0c:	430a      	orrs	r2, r1
 800db0e:	d006      	beq.n	800db1e <__ieee754_sqrt+0x112>
 800db10:	1c5c      	adds	r4, r3, #1
 800db12:	bf13      	iteet	ne
 800db14:	3301      	addne	r3, #1
 800db16:	3501      	addeq	r5, #1
 800db18:	4663      	moveq	r3, ip
 800db1a:	f023 0301 	bicne.w	r3, r3, #1
 800db1e:	106a      	asrs	r2, r5, #1
 800db20:	085b      	lsrs	r3, r3, #1
 800db22:	07e9      	lsls	r1, r5, #31
 800db24:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800db28:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800db2c:	bf48      	it	mi
 800db2e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800db32:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800db36:	461c      	mov	r4, r3
 800db38:	e780      	b.n	800da3c <__ieee754_sqrt+0x30>
 800db3a:	0aca      	lsrs	r2, r1, #11
 800db3c:	3815      	subs	r0, #21
 800db3e:	0549      	lsls	r1, r1, #21
 800db40:	2a00      	cmp	r2, #0
 800db42:	d0fa      	beq.n	800db3a <__ieee754_sqrt+0x12e>
 800db44:	02d6      	lsls	r6, r2, #11
 800db46:	d50a      	bpl.n	800db5e <__ieee754_sqrt+0x152>
 800db48:	f1c3 0420 	rsb	r4, r3, #32
 800db4c:	fa21 f404 	lsr.w	r4, r1, r4
 800db50:	1e5d      	subs	r5, r3, #1
 800db52:	4099      	lsls	r1, r3
 800db54:	4322      	orrs	r2, r4
 800db56:	1b43      	subs	r3, r0, r5
 800db58:	e78b      	b.n	800da72 <__ieee754_sqrt+0x66>
 800db5a:	4618      	mov	r0, r3
 800db5c:	e7f0      	b.n	800db40 <__ieee754_sqrt+0x134>
 800db5e:	0052      	lsls	r2, r2, #1
 800db60:	3301      	adds	r3, #1
 800db62:	e7ef      	b.n	800db44 <__ieee754_sqrt+0x138>
 800db64:	46a0      	mov	r8, r4
 800db66:	e7bf      	b.n	800dae8 <__ieee754_sqrt+0xdc>
 800db68:	7ff00000 	.word	0x7ff00000

0800db6c <matherr>:
 800db6c:	2000      	movs	r0, #0
 800db6e:	4770      	bx	lr

0800db70 <nan>:
 800db70:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800db78 <nan+0x8>
 800db74:	4770      	bx	lr
 800db76:	bf00      	nop
 800db78:	00000000 	.word	0x00000000
 800db7c:	7ff80000 	.word	0x7ff80000

0800db80 <_init>:
 800db80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db82:	bf00      	nop
 800db84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800db86:	bc08      	pop	{r3}
 800db88:	469e      	mov	lr, r3
 800db8a:	4770      	bx	lr

0800db8c <_fini>:
 800db8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db8e:	bf00      	nop
 800db90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800db92:	bc08      	pop	{r3}
 800db94:	469e      	mov	lr, r3
 800db96:	4770      	bx	lr
