0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0006: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x000c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x000f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0013: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0018: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x001b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x001e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0021: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0025: jmp_imm:
	pc += 0x1, opcode= 0x00
0x002a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x002d: mov_imm:
	regs[5] = 0x4f363f7f, opcode= 0x0a
0x0033: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0036: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0039: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x003c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x003f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0042: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0045: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0048: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x004b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x004e: mov_imm:
	regs[5] = 0x92d3fc26, opcode= 0x0a
0x0055: jmp_imm:
	pc += 0x1, opcode= 0x00
0x005a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x005e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0063: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0066: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x006c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0072: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0075: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0078: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x007b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x007e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0081: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0084: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0088: jmp_imm:
	pc += 0x1, opcode= 0x00
0x008d: mov_imm:
	regs[5] = 0xfb1509ac, opcode= 0x0a
0x0094: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0099: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x009c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x009f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x00a2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x00a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x00a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x00ac: jmp_imm:
	pc += 0x1, opcode= 0x00
0x00b1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x00b5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x00ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x00bd: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x00c0: mov_imm:
	regs[5] = 0x495a1437, opcode= 0x0a
0x00c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x00ca: jmp_imm:
	pc += 0x1, opcode= 0x00
0x00cf: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x00d3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x00d8: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x00df: jmp_imm:
	pc += 0x1, opcode= 0x00
0x00e4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x00eb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x00f0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x00f3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x00f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x00f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x00fc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x00ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0102: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0105: mov_imm:
	regs[5] = 0x4c90dfd, opcode= 0x0a
0x010b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x010e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0111: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0115: jmp_imm:
	pc += 0x1, opcode= 0x00
0x011a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x011d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0121: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0126: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0129: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x012c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x012f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0133: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0138: mov_imm:
	regs[5] = 0xb73bd9ea, opcode= 0x0a
0x013e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0141: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0144: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x014a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0150: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0153: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0157: jmp_imm:
	pc += 0x1, opcode= 0x00
0x015c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x015f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0162: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0165: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0168: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x016c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0171: mov_imm:
	regs[5] = 0xaa9b760c, opcode= 0x0a
0x0177: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x017a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x017e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0183: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0186: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0189: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x018c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x018f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0192: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0195: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0198: mov_imm:
	regs[5] = 0x71594457, opcode= 0x0a
0x019e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x01a1: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x01a5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x01aa: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x01b1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x01b6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x01bc: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x01bf: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x01c3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x01c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x01cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x01ce: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x01d2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x01d7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x01da: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x01de: jmp_imm:
	pc += 0x1, opcode= 0x00
0x01e3: mov_imm:
	regs[5] = 0x36a3a6ce, opcode= 0x0a
0x01e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x01ec: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x01ef: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x01f2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x01f6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x01fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x01fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0201: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0204: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0207: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x020b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0210: mov_imm:
	regs[5] = 0x443541ca, opcode= 0x0a
0x0217: jmp_imm:
	pc += 0x1, opcode= 0x00
0x021c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x021f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0222: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0228: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x022e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0231: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0234: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0237: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x023a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x023d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0240: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0243: mov_imm:
	regs[5] = 0x5e29f81b, opcode= 0x0a
0x024a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x024f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0252: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0256: jmp_imm:
	pc += 0x1, opcode= 0x00
0x025b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x025e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0261: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0265: jmp_imm:
	pc += 0x1, opcode= 0x00
0x026a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x026d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0270: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0273: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0277: jmp_imm:
	pc += 0x1, opcode= 0x00
0x027c: mov_imm:
	regs[5] = 0xaff984e, opcode= 0x0a
0x0282: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0286: jmp_imm:
	pc += 0x1, opcode= 0x00
0x028b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x028e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0294: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x029a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x029e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x02a3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x02a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x02a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x02ad: jmp_imm:
	pc += 0x1, opcode= 0x00
0x02b2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x02b6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x02bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x02bf: jmp_imm:
	pc += 0x1, opcode= 0x00
0x02c4: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x02c8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x02cd: mov_imm:
	regs[5] = 0xe1628af7, opcode= 0x0a
0x02d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x02d6: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x02da: jmp_imm:
	pc += 0x1, opcode= 0x00
0x02df: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x02e2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x02e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x02e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x02ec: jmp_imm:
	pc += 0x1, opcode= 0x00
0x02f1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x02f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x02f7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x02fa: mov_imm:
	regs[5] = 0x4d73d73e, opcode= 0x0a
0x0300: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0303: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0306: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x030c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0312: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0316: jmp_imm:
	pc += 0x1, opcode= 0x00
0x031b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x031f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0324: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0327: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x032a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x032e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0333: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0337: jmp_imm:
	pc += 0x1, opcode= 0x00
0x033c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x033f: mov_imm:
	regs[5] = 0x8dfe198e, opcode= 0x0a
0x0345: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0348: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x034b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x034f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0354: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0357: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x035a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x035d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0361: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0366: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0369: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x036c: mov_imm:
	regs[5] = 0xf9d0a17e, opcode= 0x0a
0x0372: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0375: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0378: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x037e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0384: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0387: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x038a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x038d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0390: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0393: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0396: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0399: mov_imm:
	regs[5] = 0x5334965a, opcode= 0x0a
0x03a0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x03a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x03a8: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x03ab: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x03ae: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x03b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x03b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x03b7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x03ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x03be: jmp_imm:
	pc += 0x1, opcode= 0x00
0x03c3: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x03c6: mov_imm:
	regs[5] = 0x9ccad35f, opcode= 0x0a
0x03cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x03cf: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x03d3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x03d8: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x03de: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x03e4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x03e7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x03eb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x03f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x03f4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x03f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x03fd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0402: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0405: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0408: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x040c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0411: mov_imm:
	regs[5] = 0x6b28b7a8, opcode= 0x0a
0x0417: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x041b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0420: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0423: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0427: jmp_imm:
	pc += 0x1, opcode= 0x00
0x042c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x042f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0432: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0435: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0438: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x043b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x043e: mov_imm:
	regs[5] = 0x313b3dfe, opcode= 0x0a
0x0444: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0448: jmp_imm:
	pc += 0x1, opcode= 0x00
0x044d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0450: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0456: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x045d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0462: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0465: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0468: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x046b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x046e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0472: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0477: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x047a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x047e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0483: mov_imm:
	regs[5] = 0x12f39bb5, opcode= 0x0a
0x0489: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x048c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x048f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0492: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0495: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0498: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x049b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x049e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x04a1: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x04a4: mov_imm:
	regs[5] = 0x782c551f, opcode= 0x0a
0x04aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x04ad: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x04b0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x04b6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x04bc: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x04c0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x04c5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x04c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x04cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x04ce: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x04d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x04d4: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x04d7: mov_imm:
	regs[5] = 0xd7bda4b8, opcode= 0x0a
0x04dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x04e1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x04e6: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x04e9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x04ec: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x04f0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x04f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x04f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x04fb: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x04fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0501: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0504: mov_imm:
	regs[5] = 0xaafeff0, opcode= 0x0a
0x050a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x050d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0510: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0516: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x051c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x051f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0523: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0528: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x052c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0531: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0534: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0537: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x053a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x053e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0543: mov_imm:
	regs[5] = 0xa2363298, opcode= 0x0a
0x0549: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x054d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0552: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0555: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0558: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x055b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x055e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0561: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0564: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0568: jmp_imm:
	pc += 0x1, opcode= 0x00
0x056d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0571: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0576: mov_imm:
	regs[5] = 0xa06d7af7, opcode= 0x0a
0x057d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0582: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0585: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0589: jmp_imm:
	pc += 0x1, opcode= 0x00
0x058e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0595: jmp_imm:
	pc += 0x1, opcode= 0x00
0x059a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x05a0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x05a3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x05a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x05a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x05ad: jmp_imm:
	pc += 0x1, opcode= 0x00
0x05b2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x05b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x05b9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x05be: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x05c1: mov_imm:
	regs[5] = 0xd4f4b4a3, opcode= 0x0a
0x05c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x05cb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x05d0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x05d3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x05d6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x05d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x05dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x05df: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x05e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x05e6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x05eb: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x05ee: mov_imm:
	regs[5] = 0x1bca1888, opcode= 0x0a
0x05f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x05f7: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x05fa: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0601: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0606: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x060c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x060f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0612: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0615: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0618: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x061b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x061e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0621: mov_imm:
	regs[5] = 0x6f879858, opcode= 0x0a
0x0627: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x062a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x062d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0630: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0633: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0636: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0639: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x063c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x063f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0643: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0648: mov_imm:
	regs[5] = 0xcd49c3b5, opcode= 0x0a
0x064e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0651: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0654: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x065a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0660: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0664: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0669: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x066c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x066f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0673: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0678: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x067c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0681: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0685: jmp_imm:
	pc += 0x1, opcode= 0x00
0x068a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x068d: mov_imm:
	regs[5] = 0xe14921b, opcode= 0x0a
0x0693: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0697: jmp_imm:
	pc += 0x1, opcode= 0x00
0x069c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x069f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x06a3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x06a8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x06ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x06af: jmp_imm:
	pc += 0x1, opcode= 0x00
0x06b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x06b7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x06ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x06be: jmp_imm:
	pc += 0x1, opcode= 0x00
0x06c3: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x06c6: mov_imm:
	regs[5] = 0xb6ec94c1, opcode= 0x0a
0x06cd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x06d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x06d5: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x06d8: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x06de: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x06e4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x06e7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x06eb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x06f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x06f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x06f6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x06f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x06fd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0702: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0705: mov_imm:
	regs[5] = 0x771ff92e, opcode= 0x0a
0x070b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x070e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0711: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0715: jmp_imm:
	pc += 0x1, opcode= 0x00
0x071a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x071e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0723: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0727: jmp_imm:
	pc += 0x1, opcode= 0x00
0x072c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x072f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0732: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0735: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0739: jmp_imm:
	pc += 0x1, opcode= 0x00
0x073e: mov_imm:
	regs[5] = 0x572714dd, opcode= 0x0a
0x0744: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0747: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x074b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0750: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0756: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x075c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x075f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0762: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0765: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0769: jmp_imm:
	pc += 0x1, opcode= 0x00
0x076e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0772: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0777: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x077a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x077d: mov_imm:
	regs[5] = 0x4e6783ef, opcode= 0x0a
0x0783: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0787: jmp_imm:
	pc += 0x1, opcode= 0x00
0x078c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0790: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0795: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0798: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x079b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x079e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x07a2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x07a7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x07aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x07ad: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x07b0: mov_imm:
	regs[5] = 0x4e6e99db, opcode= 0x0a
0x07b7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x07bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x07bf: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x07c2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x07c8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x07ce: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x07d1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x07d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x07d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x07da: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x07dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x07e1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x07e6: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x07e9: mov_imm:
	regs[5] = 0x9cd145a9, opcode= 0x0a
0x07ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x07f2: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x07f5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x07f8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x07fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x07fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0801: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0805: jmp_imm:
	pc += 0x1, opcode= 0x00
0x080a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x080d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0810: mov_imm:
	regs[5] = 0x242d498d, opcode= 0x0a
0x0816: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x081a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x081f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0822: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0828: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x082f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0834: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0837: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x083a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x083e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0843: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0847: jmp_imm:
	pc += 0x1, opcode= 0x00
0x084c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x084f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0853: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0858: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x085b: mov_imm:
	regs[5] = 0xb6ca3c22, opcode= 0x0a
0x0861: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0864: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0867: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x086a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x086e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0873: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0876: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x087a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x087f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0882: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0885: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0888: mov_imm:
	regs[5] = 0x64018c62, opcode= 0x0a
0x088e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0891: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0895: jmp_imm:
	pc += 0x1, opcode= 0x00
0x089a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x08a1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x08a6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x08ac: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x08af: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x08b3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x08b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x08bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x08bf: jmp_imm:
	pc += 0x1, opcode= 0x00
0x08c4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x08c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x08ca: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x08cd: mov_imm:
	regs[5] = 0x4bb92ce6, opcode= 0x0a
0x08d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x08d6: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x08d9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x08dc: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x08df: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x08e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x08e5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x08e8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x08eb: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x08ee: mov_imm:
	regs[5] = 0x54998609, opcode= 0x0a
0x08f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x08f8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x08fd: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0901: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0906: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x090c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0913: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0918: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x091b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x091e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0922: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0927: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x092a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x092d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0930: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0933: mov_imm:
	regs[5] = 0xe586f68, opcode= 0x0a
0x0939: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x093c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x093f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0942: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0945: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0948: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x094b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x094f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0954: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0957: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x095a: mov_imm:
	regs[5] = 0x55b05fcc, opcode= 0x0a
0x0960: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0963: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0966: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x096c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0973: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0978: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x097b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x097e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0981: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0984: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0988: jmp_imm:
	pc += 0x1, opcode= 0x00
0x098d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0990: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0993: mov_imm:
	regs[5] = 0x8c116cca, opcode= 0x0a
0x0999: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x099d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x09a2: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x09a6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x09ab: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x09ae: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x09b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x09b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x09b7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x09ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x09bd: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x09c0: mov_imm:
	regs[5] = 0x366032cc, opcode= 0x0a
0x09c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x09c9: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x09cc: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x09d3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x09d8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x09de: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x09e2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x09e7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x09eb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x09f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x09f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x09f6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x09f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x09fc: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0a00: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0a05: mov_imm:
	regs[5] = 0x59adfd7, opcode= 0x0a
0x0a0c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0a11: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0a14: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0a18: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0a1d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0a20: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0a24: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0a29: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0a2d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0a32: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0a36: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0a3b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0a3e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0a42: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0a47: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0a4a: mov_imm:
	regs[5] = 0x100140c2, opcode= 0x0a
0x0a50: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0a53: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0a56: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0a5d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0a62: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0a68: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0a6b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0a6e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0a72: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0a77: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0a7a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0a7d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0a81: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0a86: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0a8a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0a8f: mov_imm:
	regs[5] = 0xe577b63b, opcode= 0x0a
0x0a95: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0a98: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0a9c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0aa1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0aa4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0aa8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0aad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0ab0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0ab3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0ab7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0abc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0abf: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0ac2: mov_imm:
	regs[5] = 0x2484a924, opcode= 0x0a
0x0ac8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0acb: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0ace: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0ad4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0ada: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0add: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0ae0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0ae3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0ae7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0aec: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0aef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0af2: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0af5: mov_imm:
	regs[5] = 0xb0ff5a2e, opcode= 0x0a
0x0afb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0afe: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0b01: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0b04: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0b07: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0b0a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0b0d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0b10: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0b13: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0b16: mov_imm:
	regs[5] = 0xfce64e40, opcode= 0x0a
0x0b1c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0b1f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0b22: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0b28: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0b2f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0b34: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0b37: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0b3b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0b40: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0b43: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0b47: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0b4c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0b4f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0b53: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0b58: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0b5c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0b61: mov_imm:
	regs[5] = 0x5e379461, opcode= 0x0a
0x0b67: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0b6a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0b6e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0b73: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0b76: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0b79: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0b7d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0b82: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0b86: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0b8b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0b8f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0b94: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0b97: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0b9a: mov_imm:
	regs[5] = 0x37145f6, opcode= 0x0a
0x0ba0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0ba3: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0ba6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0bac: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0bb2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0bb5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0bb8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0bbb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0bbe: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0bc1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0bc4: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0bc7: mov_imm:
	regs[5] = 0xe7300d9c, opcode= 0x0a
0x0bcd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0bd0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0bd3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0bd7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0bdc: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0bdf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0be2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0be5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0be8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0beb: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0bee: mov_imm:
	regs[5] = 0xc34695ee, opcode= 0x0a
0x0bf4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0bf7: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0bfb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c00: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0c06: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0c0c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0c10: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c15: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0c18: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0c1c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c21: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0c25: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c2a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0c2e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c33: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0c36: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0c39: mov_imm:
	regs[5] = 0x39237754, opcode= 0x0a
0x0c40: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c45: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0c48: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0c4b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0c4e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0c51: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0c55: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c5a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0c5e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c63: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0c66: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0c69: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0c6d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c72: mov_imm:
	regs[5] = 0x844bc482, opcode= 0x0a
0x0c78: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0c7c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c81: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0c84: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0c8a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0c91: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c96: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0c9a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c9f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0ca2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0ca5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0ca9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0cae: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0cb1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0cb4: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0cb7: mov_imm:
	regs[5] = 0xba44e118, opcode= 0x0a
0x0cbe: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0cc3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0cc6: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0cc9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0ccc: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0ccf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0cd2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0cd6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0cdb: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0cde: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0ce1: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0ce4: mov_imm:
	regs[5] = 0x5af46add, opcode= 0x0a
0x0cea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0ced: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0cf0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0cf6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0cfc: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0cff: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0d03: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0d08: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0d0c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0d11: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0d14: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0d18: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0d1d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0d20: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0d24: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0d29: mov_imm:
	regs[5] = 0x98135bd3, opcode= 0x0a
0x0d2f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0d32: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0d35: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0d39: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0d3e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0d41: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0d44: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0d47: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0d4b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0d50: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0d53: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0d57: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0d5c: mov_imm:
	regs[5] = 0x35382a94, opcode= 0x0a
0x0d62: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0d65: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0d69: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0d6e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0d74: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0d7b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0d80: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0d83: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0d86: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0d89: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0d8c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0d8f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0d92: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0d95: mov_imm:
	regs[5] = 0xa3590016, opcode= 0x0a
0x0d9b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0d9f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0da4: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0da8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0dad: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0db0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0db3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0db6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0dba: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0dbf: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0dc2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0dc5: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0dc8: mov_imm:
	regs[5] = 0x51f54535, opcode= 0x0a
0x0dce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0dd1: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0dd4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0dda: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0de0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0de3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0de6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0de9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0dec: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0def: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0df2: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0df5: mov_imm:
	regs[5] = 0x2a538c7d, opcode= 0x0a
0x0dfb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0dfe: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0e01: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0e04: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0e07: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0e0a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0e0d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0e10: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0e13: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0e16: mov_imm:
	regs[5] = 0xe4251451, opcode= 0x0a
0x0e1c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0e20: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0e25: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0e29: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0e2e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0e35: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0e3a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0e41: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0e46: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0e49: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0e4c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0e50: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0e55: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0e58: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0e5b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0e5e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0e61: mov_imm:
	regs[5] = 0x9354bed6, opcode= 0x0a
0x0e67: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0e6a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0e6e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0e73: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0e76: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0e7a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0e7f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0e82: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0e85: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0e88: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0e8b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0e8e: mov_imm:
	regs[5] = 0xce073766, opcode= 0x0a
0x0e94: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0e97: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0e9a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0ea0: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0ea6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0ea9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0eac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0eaf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0eb2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0eb6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0ebb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0ebe: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0ec1: mov_imm:
	regs[5] = 0x8d478e54, opcode= 0x0a
0x0ec7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0eca: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0ecd: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0ed0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0ed3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0ed6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0ed9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0edc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0edf: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0ee2: mov_imm:
	regs[5] = 0x9518c195, opcode= 0x0a
0x0ee8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0eeb: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0eee: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0ef4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0efb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f00: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0f03: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0f06: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0f09: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0f0c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0f10: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f15: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0f18: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0f1b: mov_imm:
	regs[5] = 0xe5494f4c, opcode= 0x0a
0x0f21: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0f25: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f2a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0f2d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0f30: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0f33: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0f36: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0f39: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0f3d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f42: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0f46: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f4b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0f4e: mov_imm:
	regs[5] = 0x88eb113d, opcode= 0x0a
0x0f54: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0f57: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0f5a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0f61: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f66: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0f6c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0f6f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0f72: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0f75: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0f78: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0f7b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0f7e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0f81: mov_imm:
	regs[5] = 0xa9412a52, opcode= 0x0a
0x0f87: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0f8a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0f8d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0f91: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f96: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0f99: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0f9c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0f9f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0fa2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0fa5: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0fa8: mov_imm:
	regs[5] = 0xf4c8a14, opcode= 0x0a
0x0fae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0fb1: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0fb4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0fba: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0fc0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0fc3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0fc6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0fc9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0fcc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0fd0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0fd5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0fd9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0fde: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0fe1: mov_imm:
	regs[5] = 0x88d2ed77, opcode= 0x0a
0x0fe7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0fea: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0fed: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0ff1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0ff6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0ff9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0ffc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0fff: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1002: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1005: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1008: mov_imm:
	regs[5] = 0x30222080, opcode= 0x0a
0x100e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1012: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1017: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x101b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1020: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1027: jmp_imm:
	pc += 0x1, opcode= 0x00
0x102c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1033: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1038: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x103b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x103e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1042: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1047: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x104a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x104e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1053: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1056: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1059: mov_imm:
	regs[5] = 0xbaf0bc98, opcode= 0x0a
0x105f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1062: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1065: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1068: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x106c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1071: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1075: jmp_imm:
	pc += 0x1, opcode= 0x00
0x107a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x107d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1080: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1083: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1086: mov_imm:
	regs[5] = 0xdd4f2176, opcode= 0x0a
0x108d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1092: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1095: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1098: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x109f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x10a4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x10aa: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x10ad: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x10b1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x10b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x10ba: jmp_imm:
	pc += 0x1, opcode= 0x00
0x10bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x10c2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x10c6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x10cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x10ce: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x10d2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x10d7: mov_imm:
	regs[5] = 0xfe669799, opcode= 0x0a
0x10de: jmp_imm:
	pc += 0x1, opcode= 0x00
0x10e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x10e6: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x10e9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x10ec: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x10ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x10f3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x10f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x10fb: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x10ff: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1104: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1107: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x110b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1110: mov_imm:
	regs[5] = 0xa857b8d7, opcode= 0x0a
0x1116: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1119: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x111d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1122: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1128: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x112e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1131: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1134: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1138: jmp_imm:
	pc += 0x1, opcode= 0x00
0x113d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1140: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1143: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1146: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x114a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x114f: mov_imm:
	regs[5] = 0x19f65e1d, opcode= 0x0a
0x1155: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1158: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x115b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x115e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1162: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1167: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x116a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x116e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1173: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1177: jmp_imm:
	pc += 0x1, opcode= 0x00
0x117c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x117f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1182: mov_imm:
	regs[5] = 0x24add60b, opcode= 0x0a
0x1188: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x118b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x118f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1194: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x119a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x11a0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x11a4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x11a9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x11ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x11af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x11b2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x11b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x11b8: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x11bb: mov_imm:
	regs[5] = 0x76edcae3, opcode= 0x0a
0x11c2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x11c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x11ca: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x11cd: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x11d0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x11d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x11d7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x11dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x11df: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x11e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x11e6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x11eb: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x11ee: mov_imm:
	regs[5] = 0x1b47bb39, opcode= 0x0a
0x11f5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x11fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x11fd: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1201: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1206: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x120c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1212: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1215: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1218: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x121b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x121e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1221: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1224: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1227: mov_imm:
	regs[5] = 0x3dcc9e0f, opcode= 0x0a
0x122d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1231: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1236: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1239: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x123c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x123f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1242: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1245: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1248: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x124c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1251: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1254: mov_imm:
	regs[5] = 0x2793b1db, opcode= 0x0a
0x125a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x125e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1263: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1266: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x126d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1272: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1278: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x127c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1281: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1285: jmp_imm:
	pc += 0x1, opcode= 0x00
0x128a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x128d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1291: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1296: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x129a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x129f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x12a2: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x12a5: mov_imm:
	regs[5] = 0x8a4fbd3f, opcode= 0x0a
0x12ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x12ae: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x12b1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x12b4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x12b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x12ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x12bd: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x12c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x12c4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x12c9: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x12cc: mov_imm:
	regs[5] = 0x667dc793, opcode= 0x0a
0x12d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x12d5: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x12d8: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x12de: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x12e4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x12e7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x12ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x12ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x12f1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x12f6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x12f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x12fc: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1300: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1305: mov_imm:
	regs[5] = 0x134d6857, opcode= 0x0a
0x130c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1311: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1314: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1317: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x131b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1320: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1324: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1329: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x132c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x132f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1332: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1335: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1338: mov_imm:
	regs[5] = 0x81841eff, opcode= 0x0a
0x133f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1344: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1347: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x134a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1350: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1357: jmp_imm:
	pc += 0x1, opcode= 0x00
0x135c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1360: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1365: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1369: jmp_imm:
	pc += 0x1, opcode= 0x00
0x136e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1372: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1377: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x137b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1380: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1383: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1386: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1389: mov_imm:
	regs[5] = 0xcd5431ea, opcode= 0x0a
0x138f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1392: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1395: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1398: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x139b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x139f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x13a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x13a7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x13ab: jmp_imm:
	pc += 0x1, opcode= 0x00
0x13b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x13b3: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x13b6: mov_imm:
	regs[5] = 0x8880a9e2, opcode= 0x0a
0x13bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x13bf: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x13c2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x13c9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x13ce: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x13d4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x13d8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x13dd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x13e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x13e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x13e7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x13ec: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x13ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x13f3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x13f8: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x13fb: mov_imm:
	regs[5] = 0xd2290671, opcode= 0x0a
0x1401: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1404: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1407: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x140a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x140d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1410: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1413: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1416: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1419: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x141d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1422: mov_imm:
	regs[5] = 0x227fdb23, opcode= 0x0a
0x1428: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x142c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1431: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1435: jmp_imm:
	pc += 0x1, opcode= 0x00
0x143a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1440: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1446: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1449: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x144c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x144f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1452: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1455: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1458: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x145b: mov_imm:
	regs[5] = 0xc28254c5, opcode= 0x0a
0x1462: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1467: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x146b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1470: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1473: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1476: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1479: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x147d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1482: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1486: jmp_imm:
	pc += 0x1, opcode= 0x00
0x148b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x148f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1494: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1497: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x149a: mov_imm:
	regs[5] = 0xebb92ea, opcode= 0x0a
0x14a0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x14a3: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x14a7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x14ac: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x14b2: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x14b8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x14bb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x14be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x14c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x14c4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x14c8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x14cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x14d0: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x14d3: mov_imm:
	regs[5] = 0x4326df87, opcode= 0x0a
0x14d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x14dc: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x14e0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x14e5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x14e8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x14ec: jmp_imm:
	pc += 0x1, opcode= 0x00
0x14f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x14f5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x14fa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x14fd: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1500: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1503: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1506: mov_imm:
	regs[5] = 0x4f7deeae, opcode= 0x0a
0x150c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x150f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1513: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1518: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x151e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1524: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1528: jmp_imm:
	pc += 0x1, opcode= 0x00
0x152d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1530: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1533: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1536: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x153a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x153f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1542: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1545: mov_imm:
	regs[5] = 0x8204217d, opcode= 0x0a
0x154b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x154e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1551: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1554: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1558: jmp_imm:
	pc += 0x1, opcode= 0x00
0x155d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1560: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1563: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1566: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x156a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x156f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1573: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1578: mov_imm:
	regs[5] = 0xf6252fc1, opcode= 0x0a
0x157e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1582: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1587: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x158a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1590: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1597: jmp_imm:
	pc += 0x1, opcode= 0x00
0x159c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x159f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x15a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x15a6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x15ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x15ae: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x15b1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x15b4: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x15b7: mov_imm:
	regs[5] = 0xcec3a68a, opcode= 0x0a
0x15bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x15c0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x15c4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x15c9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x15cc: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x15cf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x15d3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x15d8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x15db: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x15de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x15e1: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x15e4: mov_imm:
	regs[5] = 0x150ba84c, opcode= 0x0a
0x15ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x15ed: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x15f0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x15f6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x15fd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1602: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1605: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1608: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x160c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1611: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1615: jmp_imm:
	pc += 0x1, opcode= 0x00
0x161a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x161d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1620: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1623: mov_imm:
	regs[5] = 0x4aaed1c0, opcode= 0x0a
0x1629: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x162c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x162f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1632: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1635: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1639: jmp_imm:
	pc += 0x1, opcode= 0x00
0x163e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1642: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1647: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x164a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x164e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1653: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1656: mov_imm:
	regs[5] = 0xaf48361e, opcode= 0x0a
0x165c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x165f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1663: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1668: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x166e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1674: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1677: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x167a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x167d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1680: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1684: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1689: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x168c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x168f: mov_imm:
	regs[5] = 0xcfc3c2e2, opcode= 0x0a
0x1696: jmp_imm:
	pc += 0x1, opcode= 0x00
0x169b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x169e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x16a1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x16a4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x16a7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x16ab: jmp_imm:
	pc += 0x1, opcode= 0x00
0x16b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x16b3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x16b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x16b9: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x16bd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x16c2: mov_imm:
	regs[5] = 0x979c5296, opcode= 0x0a
0x16c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x16cb: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x16ce: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x16d5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x16da: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x16e0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x16e3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x16e6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x16ea: jmp_imm:
	pc += 0x1, opcode= 0x00
0x16ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x16f3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x16f8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x16fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x16fe: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1701: mov_imm:
	regs[5] = 0x733c2585, opcode= 0x0a
0x1707: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x170a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x170d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1710: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1713: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1716: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x171a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x171f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1723: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1728: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x172b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x172e: mov_imm:
	regs[5] = 0x3fefab29, opcode= 0x0a
0x1734: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1738: jmp_imm:
	pc += 0x1, opcode= 0x00
0x173d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1740: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1746: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x174c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1750: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1755: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1758: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x175b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x175e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1761: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1764: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1767: mov_imm:
	regs[5] = 0x13be782a, opcode= 0x0a
0x176d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1770: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1773: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1776: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x177a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x177f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1782: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1786: jmp_imm:
	pc += 0x1, opcode= 0x00
0x178b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x178e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1791: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1795: jmp_imm:
	pc += 0x1, opcode= 0x00
0x179a: mov_imm:
	regs[5] = 0x6716006d, opcode= 0x0a
0x17a0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x17a3: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x17a6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x17ac: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x17b2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x17b6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x17bb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x17be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x17c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x17c4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x17c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x17ca: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x17cd: mov_imm:
	regs[5] = 0xa6a90b6d, opcode= 0x0a
0x17d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x17d7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x17dc: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x17df: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x17e2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x17e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x17e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x17eb: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x17ee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x17f1: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x17f4: mov_imm:
	regs[5] = 0x6686309e, opcode= 0x0a
0x17fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x17fd: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1800: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1806: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x180d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1812: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1815: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1818: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x181c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1821: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1824: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1827: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x182a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x182d: mov_imm:
	regs[5] = 0x62db040, opcode= 0x0a
0x1833: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1837: jmp_imm:
	pc += 0x1, opcode= 0x00
0x183c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x183f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1842: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1845: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1848: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x184c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1851: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1854: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1858: jmp_imm:
	pc += 0x1, opcode= 0x00
0x185d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1860: mov_imm:
	regs[5] = 0x736c41a5, opcode= 0x0a
0x1866: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1869: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x186c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1873: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1878: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x187e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1881: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1884: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1887: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x188a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x188d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1890: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1893: mov_imm:
	regs[5] = 0x75545844, opcode= 0x0a
0x1899: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x189c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x189f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x18a3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x18a8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x18ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x18ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x18b1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x18b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x18b7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x18ba: mov_imm:
	regs[5] = 0xcb8bbf9b, opcode= 0x0a
0x18c1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x18c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x18c9: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x18cc: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x18d2: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x18d9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x18de: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x18e1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x18e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x18e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x18ea: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x18ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x18f0: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x18f4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x18f9: mov_imm:
	regs[5] = 0xbe2cc299, opcode= 0x0a
0x18ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1902: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1906: jmp_imm:
	pc += 0x1, opcode= 0x00
0x190b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x190e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1911: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1914: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1917: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x191a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x191e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1923: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1926: mov_imm:
	regs[5] = 0x31526ad1, opcode= 0x0a
0x192c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1930: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1935: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1938: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x193f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1944: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x194a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x194e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1953: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1957: jmp_imm:
	pc += 0x1, opcode= 0x00
0x195c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x195f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1962: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1965: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1968: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x196b: mov_imm:
	regs[5] = 0x7c85a08f, opcode= 0x0a
0x1971: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1974: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1977: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x197b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1980: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1983: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1986: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1989: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x198c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1990: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1995: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1998: mov_imm:
	regs[5] = 0x15145a86, opcode= 0x0a
0x199e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x19a1: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x19a4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x19aa: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x19b0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x19b4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x19b9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x19bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x19bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x19c2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x19c6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x19cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x19cf: jmp_imm:
	pc += 0x1, opcode= 0x00
0x19d4: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x19d7: mov_imm:
	regs[5] = 0xaab62d0, opcode= 0x0a
0x19dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x19e0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x19e4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x19e9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x19ec: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x19ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x19f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x19f5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x19f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x19fc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1a01: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1a04: mov_imm:
	regs[5] = 0x4b4a3c20, opcode= 0x0a
0x1a0a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1a0d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1a10: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1a16: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1a1d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1a22: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1a25: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1a28: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1a2b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1a2f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1a34: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1a37: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1a3b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1a40: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1a44: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1a49: mov_imm:
	regs[5] = 0xc29d5959, opcode= 0x0a
0x1a4f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1a52: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1a55: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1a58: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1a5b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1a5e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1a61: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1a64: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1a68: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1a6d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1a70: mov_imm:
	regs[5] = 0x59327c42, opcode= 0x0a
0x1a76: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1a7a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1a7f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1a83: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1a88: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1a8f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1a94: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1a9a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1a9d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1aa0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1aa3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1aa6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1aa9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1aac: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1aaf: mov_imm:
	regs[5] = 0xe1d7bf21, opcode= 0x0a
0x1ab5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1ab8: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1abc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ac1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1ac4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1ac8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1acd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1ad0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1ad3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1ad7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1adc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1adf: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1ae2: mov_imm:
	regs[5] = 0x6a5aee5b, opcode= 0x0a
0x1ae8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1aeb: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1aee: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1af5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1afa: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1b01: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b06: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1b09: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1b0d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b12: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1b15: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1b18: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1b1b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1b1f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b24: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1b27: mov_imm:
	regs[5] = 0x9427d1fc, opcode= 0x0a
0x1b2d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1b30: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1b33: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1b36: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1b3a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b3f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1b43: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b48: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1b4c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b51: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1b54: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1b57: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1b5b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b60: mov_imm:
	regs[5] = 0x7f127d6, opcode= 0x0a
0x1b66: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1b6a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b6f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1b73: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b78: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1b7e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1b84: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1b87: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1b8a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1b8d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1b90: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1b94: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b99: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1b9c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1ba0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ba5: mov_imm:
	regs[5] = 0x4f354b6b, opcode= 0x0a
0x1bab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1baf: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1bb4: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1bb7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1bba: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1bbd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1bc0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1bc4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1bc9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1bcc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1bcf: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1bd2: mov_imm:
	regs[5] = 0xcf25e207, opcode= 0x0a
0x1bd8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1bdc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1be1: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1be4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1bea: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1bf1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1bf6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1bfa: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1bff: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1c03: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c08: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1c0b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1c0e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1c12: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c17: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1c1a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1c1d: mov_imm:
	regs[5] = 0x19f1a862, opcode= 0x0a
0x1c23: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1c26: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1c29: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1c2c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1c30: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c35: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1c39: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c3e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1c41: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1c45: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c4a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1c4d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1c50: mov_imm:
	regs[5] = 0xf80877e, opcode= 0x0a
0x1c57: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c5c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1c60: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c65: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1c69: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c6e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1c74: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1c7a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1c7d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1c81: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c86: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1c89: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1c8c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1c8f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1c93: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c98: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1c9b: mov_imm:
	regs[5] = 0x66894ed5, opcode= 0x0a
0x1ca1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1ca4: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1ca7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1caa: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1cad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1cb0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1cb3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1cb6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1cb9: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1cbc: mov_imm:
	regs[5] = 0xc3c7f879, opcode= 0x0a
0x1cc3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1cc8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1ccb: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1cce: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1cd4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1cda: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1cdd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1ce1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ce6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1ce9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1cec: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1cf0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1cf5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1cf8: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1cfb: mov_imm:
	regs[5] = 0x8f4dbac, opcode= 0x0a
0x1d01: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1d04: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1d07: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1d0a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1d0d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1d11: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1d16: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1d19: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1d1c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1d1f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1d22: mov_imm:
	regs[5] = 0xa6ba3f0b, opcode= 0x0a
0x1d28: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1d2c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1d31: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1d34: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1d3b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1d40: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1d46: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1d49: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1d4c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1d4f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1d52: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1d55: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1d58: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1d5b: mov_imm:
	regs[5] = 0x6a054bdf, opcode= 0x0a
0x1d61: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1d64: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1d67: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1d6a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1d6d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1d70: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1d73: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1d77: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1d7c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1d7f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1d83: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1d88: mov_imm:
	regs[5] = 0x8027880b, opcode= 0x0a
0x1d8e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1d91: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1d94: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1d9a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1da0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1da4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1da9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1dac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1db0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1db5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1db8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1dbb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1dbe: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1dc1: mov_imm:
	regs[5] = 0xf2bc474d, opcode= 0x0a
0x1dc7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1dca: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1dcd: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1dd0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1dd3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1dd6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1dd9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1ddd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1de2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1de6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1deb: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1dee: mov_imm:
	regs[5] = 0x1771ee00, opcode= 0x0a
0x1df4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1df7: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1dfa: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1e01: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1e06: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1e0d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1e12: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1e15: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1e19: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1e1e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1e21: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1e24: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1e27: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1e2b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1e30: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1e33: mov_imm:
	regs[5] = 0x8d42acbb, opcode= 0x0a
0x1e39: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1e3c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1e3f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1e42: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1e45: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1e48: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1e4b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1e4e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1e52: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1e57: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1e5a: mov_imm:
	regs[5] = 0xb4b4eb12, opcode= 0x0a
0x1e61: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1e66: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1e69: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1e6c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1e72: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1e78: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1e7b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1e7e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1e81: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1e84: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1e87: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1e8a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1e8e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1e93: mov_imm:
	regs[5] = 0x26efe255, opcode= 0x0a
0x1e99: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1e9d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ea2: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1ea6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1eab: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1eae: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1eb1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1eb4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1eb7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1eba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1ebd: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1ec1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ec6: mov_imm:
	regs[5] = 0xa0a445ff, opcode= 0x0a
0x1ecc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1ed0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ed5: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1ed8: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1ede: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1ee4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1ee7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1eea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1eed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1ef1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ef6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1efa: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1eff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1f02: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1f05: mov_imm:
	regs[5] = 0xcf595321, opcode= 0x0a
0x1f0b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1f0e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1f11: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1f14: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1f17: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1f1a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1f1d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1f20: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1f23: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1f27: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1f2c: mov_imm:
	regs[5] = 0x3947922b, opcode= 0x0a
0x1f32: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1f36: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1f3b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1f3e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1f44: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1f4a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1f4e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1f53: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1f56: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1f59: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1f5c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1f5f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1f63: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1f68: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1f6b: mov_imm:
	regs[5] = 0x3da79923, opcode= 0x0a
0x1f71: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1f75: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1f7a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1f7d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1f81: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1f86: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1f8a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1f8f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1f92: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1f96: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1f9b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1f9e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1fa1: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1fa5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1faa: mov_imm:
	regs[5] = 0xbea18942, opcode= 0x0a
0x1fb1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1fb6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1fb9: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1fbd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1fc2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1fc8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1fcf: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1fd4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1fd7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1fda: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1fdd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1fe0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1fe3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1fe6: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1fe9: mov_imm:
	regs[5] = 0xb1d9610e, opcode= 0x0a
0x1ff0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ff5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1ff8: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1ffb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1ffe: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2002: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2007: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x200a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x200d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2010: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2014: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2019: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x201d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2022: mov_imm:
	regs[5] = 0x20816135, opcode= 0x0a
0x2028: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x202c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2031: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2034: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x203b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2040: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2047: jmp_imm:
	pc += 0x1, opcode= 0x00
0x204c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x204f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2052: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2055: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2058: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x205b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x205e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2061: mov_imm:
	regs[5] = 0x768c527b, opcode= 0x0a
0x2067: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x206a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x206d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2071: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2076: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2079: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x207c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x207f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2082: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2086: jmp_imm:
	pc += 0x1, opcode= 0x00
0x208b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x208e: mov_imm:
	regs[5] = 0xa96ebe58, opcode= 0x0a
0x2094: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2098: jmp_imm:
	pc += 0x1, opcode= 0x00
0x209d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x20a0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x20a7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x20ac: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x20b2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x20b5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x20b9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x20be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x20c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x20c4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x20c8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x20cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x20d0: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x20d3: mov_imm:
	regs[5] = 0xd37dbbb0, opcode= 0x0a
0x20da: jmp_imm:
	pc += 0x1, opcode= 0x00
0x20df: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x20e3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x20e8: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x20eb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x20ee: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x20f2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x20f7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x20fb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2100: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2104: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2109: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x210c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x210f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2113: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2118: mov_imm:
	regs[5] = 0xbb3a3d55, opcode= 0x0a
0x211f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2124: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2128: jmp_imm:
	pc += 0x1, opcode= 0x00
0x212d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2131: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2136: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x213c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2143: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2148: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x214b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x214f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2154: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2157: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x215a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x215e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2163: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2166: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2169: mov_imm:
	regs[5] = 0x1088ce10, opcode= 0x0a
0x216f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2172: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2175: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2179: jmp_imm:
	pc += 0x1, opcode= 0x00
0x217e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2181: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2184: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2187: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x218b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2190: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2194: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2199: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x219c: mov_imm:
	regs[5] = 0x3c763a2a, opcode= 0x0a
0x21a3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x21a8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x21ab: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x21af: jmp_imm:
	pc += 0x1, opcode= 0x00
0x21b4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x21ba: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x21c0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x21c3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x21c7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x21cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x21d0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x21d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x21d8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x21db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x21de: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x21e1: mov_imm:
	regs[5] = 0x86698377, opcode= 0x0a
0x21e8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x21ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x21f1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x21f6: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x21fa: jmp_imm:
	pc += 0x1, opcode= 0x00
0x21ff: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2202: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2205: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2208: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x220c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2211: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2214: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2217: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x221b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2220: mov_imm:
	regs[5] = 0xb8351416, opcode= 0x0a
0x2227: jmp_imm:
	pc += 0x1, opcode= 0x00
0x222c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x222f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2232: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2238: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x223f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2244: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2248: jmp_imm:
	pc += 0x1, opcode= 0x00
0x224d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2250: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2253: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2256: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2259: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x225c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x225f: mov_imm:
	regs[5] = 0xfc163c76, opcode= 0x0a
0x2265: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2268: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x226b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x226e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2271: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2274: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2278: jmp_imm:
	pc += 0x1, opcode= 0x00
0x227d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2280: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2283: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2286: mov_imm:
	regs[5] = 0x6c8e9c06, opcode= 0x0a
0x228d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2292: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2295: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2298: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x229e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x22a5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x22aa: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x22ad: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x22b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x22b4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x22b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x22bc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x22bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x22c2: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x22c5: mov_imm:
	regs[5] = 0x1a172b48, opcode= 0x0a
0x22cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x22ce: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x22d1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x22d4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x22d8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x22dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x22e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x22e3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x22e7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x22ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x22ef: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x22f2: mov_imm:
	regs[5] = 0x82ad459, opcode= 0x0a
0x22f9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x22fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2302: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2307: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x230a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2310: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2316: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2319: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x231c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x231f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2322: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2326: jmp_imm:
	pc += 0x1, opcode= 0x00
0x232b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x232f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2334: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2337: mov_imm:
	regs[5] = 0x539f312b, opcode= 0x0a
0x233d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2340: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2343: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2346: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x234a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x234f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2353: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2358: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x235b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x235e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2361: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2364: mov_imm:
	regs[5] = 0x56126f4b, opcode= 0x0a
0x236a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x236d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2371: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2376: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x237d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2382: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2388: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x238b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x238e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2391: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2394: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2397: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x239b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x23a0: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x23a3: mov_imm:
	regs[5] = 0xf4276338, opcode= 0x0a
0x23aa: jmp_imm:
	pc += 0x1, opcode= 0x00
0x23af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x23b2: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x23b6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x23bb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x23be: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x23c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x23c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x23c7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x23cb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x23d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x23d3: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x23d6: mov_imm:
	regs[5] = 0x6990d82e, opcode= 0x0a
0x23dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x23df: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x23e2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x23e8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x23ee: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x23f2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x23f7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x23fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x23fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2401: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2406: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x240a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x240f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2413: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2418: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x241c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2421: mov_imm:
	regs[5] = 0x909c2325, opcode= 0x0a
0x2427: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x242a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x242d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2431: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2436: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2439: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x243c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x243f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2442: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2446: jmp_imm:
	pc += 0x1, opcode= 0x00
0x244b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x244f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2454: mov_imm:
	regs[5] = 0x275044a3, opcode= 0x0a
0x245a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x245d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2460: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2466: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x246c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x246f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2472: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2475: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2478: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x247c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2481: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2484: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2487: mov_imm:
	regs[5] = 0x4658bfc, opcode= 0x0a
0x248d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2490: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2493: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2497: jmp_imm:
	pc += 0x1, opcode= 0x00
0x249c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x249f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x24a3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x24a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x24ab: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x24ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x24b1: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x24b4: mov_imm:
	regs[5] = 0x46d70cca, opcode= 0x0a
0x24ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x24bd: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x24c0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x24c7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x24cc: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x24d3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x24d8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x24dc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x24e1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x24e5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x24ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x24ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x24f0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x24f4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x24f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x24fc: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x24ff: mov_imm:
	regs[5] = 0x1476ea1, opcode= 0x0a
0x2505: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2509: jmp_imm:
	pc += 0x1, opcode= 0x00
0x250e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2511: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2514: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2517: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x251a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x251d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2520: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2524: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2529: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x252c: mov_imm:
	regs[5] = 0xc39132e2, opcode= 0x0a
0x2532: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2535: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2538: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x253f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2544: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x254b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2550: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2553: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2556: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2559: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x255c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x255f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2562: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2565: mov_imm:
	regs[5] = 0xd9c50cf9, opcode= 0x0a
0x256b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x256e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2571: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2574: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2577: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x257b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2580: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2583: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2586: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2589: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x258c: mov_imm:
	regs[5] = 0xce78e050, opcode= 0x0a
0x2592: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2595: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2598: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x259e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x25a4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x25a7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x25aa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x25ad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x25b0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x25b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x25b6: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x25b9: mov_imm:
	regs[5] = 0xa4051fdc, opcode= 0x0a
0x25bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x25c2: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x25c5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x25c8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x25cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x25cf: jmp_imm:
	pc += 0x1, opcode= 0x00
0x25d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x25d7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x25da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x25dd: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x25e0: mov_imm:
	regs[5] = 0xe1154b14, opcode= 0x0a
0x25e7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x25ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x25ef: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x25f2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x25f8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x25ff: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2604: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2608: jmp_imm:
	pc += 0x1, opcode= 0x00
0x260d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2610: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2613: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2616: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2619: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x261d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2622: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2625: mov_imm:
	regs[5] = 0x9dd79871, opcode= 0x0a
0x262b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x262e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2631: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2634: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2637: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x263a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x263d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2640: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2643: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2646: mov_imm:
	regs[5] = 0x57476e45, opcode= 0x0a
0x264d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2652: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2655: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2658: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x265e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2664: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2667: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x266a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x266d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2670: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2673: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2676: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2679: mov_imm:
	regs[5] = 0x18246eaa, opcode= 0x0a
0x267f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2683: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2688: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x268b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x268e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2691: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2694: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2697: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x269a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x269e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x26a3: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x26a6: mov_imm:
	regs[5] = 0x73307647, opcode= 0x0a
0x26ad: jmp_imm:
	pc += 0x1, opcode= 0x00
0x26b2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x26b6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x26bb: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x26be: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x26c4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x26cb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x26d0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x26d3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x26d7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x26dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x26df: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x26e3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x26e8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x26eb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x26ee: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x26f1: mov_imm:
	regs[5] = 0x39dece03, opcode= 0x0a
0x26f7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x26fa: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x26fd: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2700: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2703: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2707: jmp_imm:
	pc += 0x1, opcode= 0x00
0x270c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x270f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2712: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2715: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2718: mov_imm:
	regs[5] = 0x449f2021, opcode= 0x0a
0x271e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2721: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2724: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x272a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2730: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2733: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2736: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2739: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x273d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2742: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2745: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2749: jmp_imm:
	pc += 0x1, opcode= 0x00
0x274e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2751: mov_imm:
	regs[5] = 0xbce2e57f, opcode= 0x0a
0x2758: jmp_imm:
	pc += 0x1, opcode= 0x00
0x275d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2760: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2763: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2766: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2769: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x276c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x276f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2772: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2776: jmp_imm:
	pc += 0x1, opcode= 0x00
0x277b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x277e: mov_imm:
	regs[5] = 0x35bcb7e6, opcode= 0x0a
0x2784: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2787: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x278b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2790: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2796: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x279d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x27a2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x27a5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x27a8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x27ac: jmp_imm:
	pc += 0x1, opcode= 0x00
0x27b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x27b4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x27b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x27ba: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x27be: jmp_imm:
	pc += 0x1, opcode= 0x00
0x27c3: mov_imm:
	regs[5] = 0x98f1d503, opcode= 0x0a
0x27c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x27cc: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x27cf: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x27d3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x27d8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x27db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x27de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x27e1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x27e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x27e7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x27ea: mov_imm:
	regs[5] = 0xa86efd2a, opcode= 0x0a
0x27f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x27f3: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x27f6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x27fd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2802: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2808: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x280b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x280e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2811: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2814: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2817: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x281a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x281d: mov_imm:
	regs[5] = 0x89bbfd38, opcode= 0x0a
0x2823: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2826: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2829: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x282c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x282f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2832: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2835: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2839: jmp_imm:
	pc += 0x1, opcode= 0x00
0x283e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2841: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2844: mov_imm:
	regs[5] = 0xf0e4dac, opcode= 0x0a
0x284a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x284e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2853: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2857: jmp_imm:
	pc += 0x1, opcode= 0x00
0x285c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2862: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2868: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x286b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x286f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2874: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2877: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x287a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x287d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2880: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2884: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2889: mov_imm:
	regs[5] = 0x1577d18, opcode= 0x0a
0x288f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2892: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2895: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2898: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x289b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x289f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x28a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x28a7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x28aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x28ad: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x28b0: mov_imm:
	regs[5] = 0x265447a3, opcode= 0x0a
0x28b7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x28bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x28c0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x28c5: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x28c8: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x28ce: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x28d4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x28d7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x28db: jmp_imm:
	pc += 0x1, opcode= 0x00
0x28e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x28e4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x28e9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x28ec: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x28f0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x28f5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x28f8: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x28fb: mov_imm:
	regs[5] = 0xcf7a825d, opcode= 0x0a
0x2901: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2904: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2907: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x290a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x290d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2910: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2914: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2919: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x291c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x291f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2922: mov_imm:
	regs[5] = 0xdc3fdbca, opcode= 0x0a
0x2929: jmp_imm:
	pc += 0x1, opcode= 0x00
0x292e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2931: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2934: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x293a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2940: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2943: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2946: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2949: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x294d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2952: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2955: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2959: jmp_imm:
	pc += 0x1, opcode= 0x00
0x295e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2961: mov_imm:
	regs[5] = 0xfff586cb, opcode= 0x0a
0x2967: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x296a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x296d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2970: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2974: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2979: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x297c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2980: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2985: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2988: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x298b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x298e: mov_imm:
	regs[5] = 0x75892e6d, opcode= 0x0a
0x2995: jmp_imm:
	pc += 0x1, opcode= 0x00
0x299a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x299d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x29a0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x29a6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x29ac: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x29af: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x29b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x29b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x29b8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x29bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x29be: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x29c1: mov_imm:
	regs[5] = 0x193c488f, opcode= 0x0a
0x29c8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x29cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x29d0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x29d3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x29d6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x29d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x29dd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x29e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x29e5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x29e8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x29ec: jmp_imm:
	pc += 0x1, opcode= 0x00
0x29f1: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x29f4: mov_imm:
	regs[5] = 0x76b2a6ab, opcode= 0x0a
0x29fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x29fd: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2a00: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2a07: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2a0c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2a12: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2a15: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2a18: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2a1c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2a21: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2a24: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2a27: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2a2b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2a30: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2a33: mov_imm:
	regs[5] = 0x48c0fc0f, opcode= 0x0a
0x2a3a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2a3f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2a42: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2a45: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2a48: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2a4b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2a4e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2a51: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2a54: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2a57: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2a5a: mov_imm:
	regs[5] = 0x1b5f53f4, opcode= 0x0a
0x2a60: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2a64: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2a69: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2a6c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2a73: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2a78: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2a7e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2a81: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2a84: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2a88: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2a8d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2a90: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2a94: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2a99: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2a9c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2a9f: mov_imm:
	regs[5] = 0x90e4cf05, opcode= 0x0a
0x2aa6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2aab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2aae: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2ab1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2ab5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2aba: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2abd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2ac0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2ac3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2ac6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2ac9: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2acd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2ad2: mov_imm:
	regs[5] = 0x9d22e64e, opcode= 0x0a
0x2ad8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2adb: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2ade: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2ae5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2aea: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2af0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2af4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2af9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2afc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2aff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2b03: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2b08: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2b0b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2b0e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2b11: mov_imm:
	regs[5] = 0x7f1f31ca, opcode= 0x0a
0x2b17: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2b1a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2b1d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2b21: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2b26: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2b29: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2b2c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2b2f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2b32: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2b35: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2b38: mov_imm:
	regs[5] = 0xe5bcfbe6, opcode= 0x0a
0x2b3f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2b44: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2b47: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2b4b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2b50: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2b56: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2b5d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2b62: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2b65: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2b68: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2b6b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2b6e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2b71: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2b74: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2b77: mov_imm:
	regs[5] = 0x7060da18, opcode= 0x0a
0x2b7d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2b80: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2b83: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2b86: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2b89: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2b8c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2b8f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2b93: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2b98: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2b9b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2b9e: mov_imm:
	regs[5] = 0x71f8ed7a, opcode= 0x0a
0x2ba4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2ba8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2bad: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2bb0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2bb6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2bbd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2bc2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2bc6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2bcb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2bce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2bd1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2bd5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2bda: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2bdd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2be0: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2be4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2be9: mov_imm:
	regs[5] = 0xe715a513, opcode= 0x0a
0x2bef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2bf3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2bf8: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2bfb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2bff: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2c04: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2c07: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2c0a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2c0d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2c10: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2c13: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2c16: mov_imm:
	regs[5] = 0x7096be9a, opcode= 0x0a
0x2c1c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2c1f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2c23: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2c28: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2c2e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2c34: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2c38: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2c3d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2c40: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2c43: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2c46: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2c49: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2c4c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2c4f: mov_imm:
	regs[5] = 0x56c8fe91, opcode= 0x0a
0x2c55: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2c58: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2c5b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2c5e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2c62: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2c67: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2c6b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2c70: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2c73: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2c76: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2c79: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2c7d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2c82: mov_imm:
	regs[5] = 0xe76fff45, opcode= 0x0a
0x2c88: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2c8b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2c8e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2c94: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2c9a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2c9d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2ca0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2ca3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2ca7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2cac: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2caf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2cb2: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2cb5: mov_imm:
	regs[5] = 0x456d22f8, opcode= 0x0a
0x2cbb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2cbe: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2cc1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2cc4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2cc7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2ccb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2cd0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2cd4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2cd9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2cdc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2ce0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2ce5: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2ce9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2cee: mov_imm:
	regs[5] = 0xb4ac60e3, opcode= 0x0a
0x2cf4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2cf7: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2cfa: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2d00: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2d06: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2d09: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2d0c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2d0f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2d12: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2d16: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2d1b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2d1e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2d22: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2d27: mov_imm:
	regs[5] = 0x8fe71440, opcode= 0x0a
0x2d2d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2d30: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2d33: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2d36: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2d39: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2d3c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2d3f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2d42: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2d45: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2d48: mov_imm:
	regs[5] = 0xcf28917c, opcode= 0x0a
0x2d4e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2d52: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2d57: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2d5a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2d61: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2d66: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2d6c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2d6f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2d72: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2d76: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2d7b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2d7e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2d81: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2d84: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2d87: mov_imm:
	regs[5] = 0xb5e40dbf, opcode= 0x0a
0x2d8d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2d90: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2d93: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2d96: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2d99: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2d9d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2da2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2da5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2da8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2dab: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2daf: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2db4: mov_imm:
	regs[5] = 0xc084678, opcode= 0x0a
0x2dba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2dbd: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2dc1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2dc6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2dcc: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2dd2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2dd5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2dd8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2ddb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2ddf: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2de4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2de7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2dea: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2ded: mov_imm:
	regs[5] = 0x451dbd9d, opcode= 0x0a
0x2df3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2df6: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2df9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2dfd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2e02: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2e05: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2e08: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2e0b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2e0e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2e11: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2e14: mov_imm:
	regs[5] = 0x5001a2f8, opcode= 0x0a
0x2e1a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2e1e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2e23: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2e26: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2e2c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2e32: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2e36: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2e3b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2e3e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2e41: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2e45: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2e4a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2e4e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2e53: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2e56: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2e5a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2e5f: mov_imm:
	regs[5] = 0xa8de367b, opcode= 0x0a
0x2e65: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2e69: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2e6e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2e71: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2e75: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2e7a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2e7d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2e80: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2e83: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2e86: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2e8a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2e8f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2e92: mov_imm:
	regs[5] = 0x7e42ae8d, opcode= 0x0a
0x2e98: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2e9b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2e9e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2ea4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2eaa: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2ead: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2eb0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2eb4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2eb9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2ebc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2ec0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2ec5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2ec9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2ece: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2ed1: mov_imm:
	regs[5] = 0xb378aca8, opcode= 0x0a
0x2ed7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2eda: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2ede: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2ee3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2ee7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2eec: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2eef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2ef3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2ef8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2efb: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2eff: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2f04: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2f07: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2f0a: mov_imm:
	regs[5] = 0x5a70c7cf, opcode= 0x0a
0x2f10: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2f13: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2f16: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2f1c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2f22: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2f25: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2f28: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2f2c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2f31: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2f34: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2f37: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2f3a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2f3d: mov_imm:
	regs[5] = 0xe31a9ca0, opcode= 0x0a
0x2f43: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2f46: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2f49: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2f4c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2f50: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2f55: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2f59: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2f5e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2f61: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2f64: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2f67: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2f6a: mov_imm:
	regs[5] = 0xbcc91fab, opcode= 0x0a
0x2f71: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2f76: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2f79: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2f7d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2f82: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2f88: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2f8e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2f91: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2f94: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2f97: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2f9a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2f9d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2fa0: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2fa3: mov_imm:
	regs[5] = 0xf3d66e9e, opcode= 0x0a
0x2fa9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2fac: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2faf: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2fb2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2fb5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2fb9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2fbe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2fc1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2fc4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2fc7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2fca: mov_imm:
	regs[5] = 0xe5dc1074, opcode= 0x0a
0x2fd0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2fd4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2fd9: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2fdd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2fe2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2fe9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2fee: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2ff5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2ffa: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2ffd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3000: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3004: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3009: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x300d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3012: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3015: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3018: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x301c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3021: mov_imm:
	regs[5] = 0x9ee378f9, opcode= 0x0a
0x3027: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x302a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x302d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3031: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3036: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x303a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x303f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3042: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3045: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3048: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x304c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3051: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3055: jmp_imm:
	pc += 0x1, opcode= 0x00
0x305a: mov_imm:
	regs[5] = 0x91ec131c, opcode= 0x0a
0x3060: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3064: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3069: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x306d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3072: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3078: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x307f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3084: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3087: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x308a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x308d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3090: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3094: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3099: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x309d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x30a2: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x30a5: mov_imm:
	regs[5] = 0x200375cc, opcode= 0x0a
0x30ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x30ae: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x30b2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x30b7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x30ba: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x30bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x30c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x30c4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x30c9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x30cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x30cf: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x30d3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x30d8: mov_imm:
	regs[5] = 0x44e416c0, opcode= 0x0a
0x30de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x30e1: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x30e4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x30eb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x30f0: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x30f6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x30fa: jmp_imm:
	pc += 0x1, opcode= 0x00
0x30ff: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3102: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3105: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3108: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x310b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x310e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3111: mov_imm:
	regs[5] = 0x6e1bbb4a, opcode= 0x0a
0x3117: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x311a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x311d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3120: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3123: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3126: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x312a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x312f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3132: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3135: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3139: jmp_imm:
	pc += 0x1, opcode= 0x00
0x313e: mov_imm:
	regs[5] = 0x326552e7, opcode= 0x0a
0x3145: jmp_imm:
	pc += 0x1, opcode= 0x00
0x314a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x314d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3150: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3156: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x315c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x315f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3162: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3165: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3168: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x316b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x316e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3172: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3177: mov_imm:
	regs[5] = 0x25a9d309, opcode= 0x0a
0x317e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3183: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3186: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x3189: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x318c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3190: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3195: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3198: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x319c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x31a1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x31a5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x31aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x31ad: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x31b1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x31b6: mov_imm:
	regs[5] = 0x7a38f656, opcode= 0x0a
0x31bd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x31c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x31c5: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x31c8: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x31ce: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x31d4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x31d7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x31da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x31dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x31e1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x31e6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x31ea: jmp_imm:
	pc += 0x1, opcode= 0x00
0x31ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x31f2: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x31f5: mov_imm:
	regs[5] = 0x714d8413, opcode= 0x0a
0x31fc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3201: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3204: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x3207: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x320a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x320d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3210: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3213: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3216: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x321a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x321f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3222: mov_imm:
	regs[5] = 0x926e448e, opcode= 0x0a
0x3228: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x322c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3231: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3234: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x323b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3240: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3246: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3249: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x324c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x324f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3252: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3255: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3258: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x325c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3261: mov_imm:
	regs[5] = 0x45f0cf93, opcode= 0x0a
0x3267: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x326a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x326d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3271: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3276: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3279: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x327c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3280: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3285: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3288: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x328b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x328f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3294: mov_imm:
	regs[5] = 0xd3325266, opcode= 0x0a
0x329a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x329e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x32a3: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x32a6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x32ac: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x32b2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x32b5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x32b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x32bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x32be: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x32c2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x32c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x32ca: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x32cd: mov_imm:
	regs[5] = 0xcdd64fb8, opcode= 0x0a
0x32d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x32d7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x32dc: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x32df: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x32e3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x32e8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x32ec: jmp_imm:
	pc += 0x1, opcode= 0x00
0x32f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x32f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x32f7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x32fb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3300: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3304: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3309: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x330c: mov_imm:
	regs[5] = 0x2df22b0f, opcode= 0x0a
0x3312: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3315: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3318: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x331e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3324: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3328: jmp_imm:
	pc += 0x1, opcode= 0x00
0x332d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3330: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3333: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3337: jmp_imm:
	pc += 0x1, opcode= 0x00
0x333c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x333f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3342: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3346: jmp_imm:
	pc += 0x1, opcode= 0x00
0x334b: mov_imm:
	regs[5] = 0x5810e0ba, opcode= 0x0a
0x3351: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3354: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x3357: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x335b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3360: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3363: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3366: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3369: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x336c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x336f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3372: mov_imm:
	regs[5] = 0xdc9db82e, opcode= 0x0a
0x3378: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x337c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3381: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3385: jmp_imm:
	pc += 0x1, opcode= 0x00
0x338a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3390: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3396: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3399: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x339c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x339f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x33a2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x33a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x33a8: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x33ab: mov_imm:
	regs[5] = 0xae217ff, opcode= 0x0a
0x33b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x33b4: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x33b7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x33ba: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x33bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x33c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x33c3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x33c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x33c9: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x33cc: mov_imm:
	regs[5] = 0xed5217f3, opcode= 0x0a
0x33d3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x33d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x33db: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x33de: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x33e5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x33ea: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x33f0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x33f3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x33f7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x33fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3400: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3405: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3408: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x340b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x340f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3414: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3417: mov_imm:
	regs[5] = 0x14334fa8, opcode= 0x0a
0x341d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3420: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x3423: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3426: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3429: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x342c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x342f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3433: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3438: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x343b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x343e: mov_imm:
	regs[5] = 0xf6e4cf7f, opcode= 0x0a
0x3444: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3447: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x344a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3450: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3456: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x345a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x345f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3462: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3466: jmp_imm:
	pc += 0x1, opcode= 0x00
0x346b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x346e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3471: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3474: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3478: jmp_imm:
	pc += 0x1, opcode= 0x00
0x347d: mov_imm:
	regs[5] = 0x117922e6, opcode= 0x0a
0x3483: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3487: jmp_imm:
	pc += 0x1, opcode= 0x00
0x348c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x348f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3492: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3496: jmp_imm:
	pc += 0x1, opcode= 0x00
0x349b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x349e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x34a1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x34a4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x34a8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x34ad: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x34b0: mov_imm:
	regs[5] = 0x501d93ce, opcode= 0x0a
0x34b6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x34ba: jmp_imm:
	pc += 0x1, opcode= 0x00
0x34bf: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x34c3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x34c8: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x34ce: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x34d4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x34d7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x34da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x34dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x34e0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x34e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x34e6: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x34e9: mov_imm:
	regs[5] = 0x54577272, opcode= 0x0a
0x34f0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x34f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x34f8: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x34fb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x34fe: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3502: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3507: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x350b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3510: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3513: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3516: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3519: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x351d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3522: mov_imm:
	regs[5] = 0xd3969a1e, opcode= 0x0a
0x3528: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x352b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x352e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3534: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x353a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x353d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3540: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3543: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3546: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3549: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x354d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3552: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3555: mov_imm:
	regs[5] = 0xa70d675f, opcode= 0x0a
0x355b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x355f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3564: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x3567: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x356a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x356d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3570: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3573: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3576: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3579: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x357c: mov_imm:
	regs[5] = 0x8032c6d5, opcode= 0x0a
0x3582: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3585: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3588: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x358e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3595: jmp_imm:
	pc += 0x1, opcode= 0x00
0x359a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x359d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x35a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x35a4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x35a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x35ac: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x35b0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x35b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x35b8: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x35bb: mov_imm:
	regs[5] = 0xdd4eb5b1, opcode= 0x0a
0x35c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x35c4: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x35c7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x35cb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x35d0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x35d4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x35d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x35dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x35df: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x35e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x35e5: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x35e8: mov_imm:
	regs[5] = 0x3b257c90, opcode= 0x0a
0x35ee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x35f1: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x35f5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x35fa: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3600: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3607: jmp_imm:
	pc += 0x1, opcode= 0x00
0x360c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3610: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3615: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3618: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x361b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x361e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3621: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3624: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3627: mov_imm:
	regs[5] = 0xe0a928ec, opcode= 0x0a
0x362d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3630: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x3634: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3639: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x363c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x363f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3642: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3645: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3648: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x364b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x364e: mov_imm:
	regs[5] = 0x8902d0e4, opcode= 0x0a
0x3654: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3657: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x365a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3660: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3666: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3669: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x366c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x366f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3672: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3676: jmp_imm:
	pc += 0x1, opcode= 0x00
0x367b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x367e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3681: mov_imm:
	regs[5] = 0x759fc64e, opcode= 0x0a
0x3687: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x368a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x368e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3693: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3696: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3699: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x369d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x36a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x36a5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x36a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x36ab: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x36af: jmp_imm:
	pc += 0x1, opcode= 0x00
0x36b4: mov_imm:
	regs[5] = 0x35b41f10, opcode= 0x0a
0x36ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x36bd: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x36c1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x36c6: mov_imm:
	regs[30] = 0x4188cce7, opcode= 0x0a
0x36cd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x36d2: mov_imm:
	regs[31] = 0x8e7e4bd6, opcode= 0x0a
0x36d8: xor_regs:
	regs[0] ^= regs[30], opcode= 0x02
0x36db: xor_regs:
	regs[1] ^= regs[31], opcode= 0x02
max register index:31
