Analysis & Synthesis report for JupsCore
Tue Dec 17 20:57:35 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for RegisterBank:rbank|altsyncram:regs_rtl_0|altsyncram_mvc1:auto_generated
 16. Source assignments for RegisterBank:rbank|altsyncram:regs_rtl_1|altsyncram_mvc1:auto_generated
 17. Source assignments for RandomAccessMemory:RAM|altsyncram:RAM_rtl_0|altsyncram_g2d1:auto_generated
 18. Source assignments for RandomAccessMemory:RAM|altsyncram:Stack_rtl_0|altsyncram_23c1:auto_generated
 19. Parameter Settings for User Entity Instance: DeBounce_v:DB
 20. Parameter Settings for Inferred Entity Instance: RegisterBank:rbank|altsyncram:regs_rtl_0
 21. Parameter Settings for Inferred Entity Instance: RegisterBank:rbank|altsyncram:regs_rtl_1
 22. Parameter Settings for Inferred Entity Instance: RandomAccessMemory:RAM|altsyncram:RAM_rtl_0
 23. Parameter Settings for Inferred Entity Instance: RandomAccessMemory:RAM|altsyncram:Stack_rtl_0
 24. Parameter Settings for Inferred Entity Instance: ALU:arilu|lpm_mult:Mult0
 25. Parameter Settings for Inferred Entity Instance: ALU:arilu|lpm_divide:Div0
 26. altsyncram Parameter Settings by Entity Instance
 27. lpm_mult Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "PCOut:pco|Display:d2"
 29. Port Connectivity Checks: "PCOut:pco|Display:d1"
 30. Port Connectivity Checks: "PCOut:pco|ConversorBCD:cBCD"
 31. Port Connectivity Checks: "PCOut:pco|ConversorComp2:c2"
 32. Port Connectivity Checks: "Out:out|ConversorComp2:c2"
 33. Port Connectivity Checks: "RegisterBank:rbank"
 34. Port Connectivity Checks: "setHalt:sh"
 35. Port Connectivity Checks: "DeBounce_v:DB"
 36. Post-Synthesis Netlist Statistics for Top Partition
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages
 39. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 17 20:57:35 2019       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; JupsCore                                    ;
; Top-level Entity Name              ; JupsCore                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,652                                       ;
;     Total combinational functions  ; 1,650                                       ;
;     Dedicated logic registers      ; 53                                          ;
; Total registers                    ; 53                                          ;
; Total pins                         ; 53                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 4,224                                       ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; JupsCore           ; JupsCore           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                          ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+
; InstructionMemory.v              ; yes             ; User Verilog HDL File        ; /home/julia/Downloads/JupsCore/InstructionMemory.v                                    ;         ;
; ProgramCounter.v                 ; yes             ; User Verilog HDL File        ; /home/julia/Downloads/JupsCore/ProgramCounter.v                                       ;         ;
; RegisterBank.v                   ; yes             ; User Verilog HDL File        ; /home/julia/Downloads/JupsCore/RegisterBank.v                                         ;         ;
; Extender.v                       ; yes             ; User Verilog HDL File        ; /home/julia/Downloads/JupsCore/Extender.v                                             ;         ;
; Out.v                            ; yes             ; User Verilog HDL File        ; /home/julia/Downloads/JupsCore/Out.v                                                  ;         ;
; ConversorComp2.v                 ; yes             ; User Verilog HDL File        ; /home/julia/Downloads/JupsCore/ConversorComp2.v                                       ;         ;
; ConversorBCD.v                   ; yes             ; User Verilog HDL File        ; /home/julia/Downloads/JupsCore/ConversorBCD.v                                         ;         ;
; FrequenceDivider.v               ; yes             ; User Verilog HDL File        ; /home/julia/Downloads/JupsCore/FrequenceDivider.v                                     ;         ;
; RandomAccessMemory.v             ; yes             ; User Verilog HDL File        ; /home/julia/Downloads/JupsCore/RandomAccessMemory.v                                   ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File        ; /home/julia/Downloads/JupsCore/ALU.v                                                  ;         ;
; JupsCore.v                       ; yes             ; User Verilog HDL File        ; /home/julia/Downloads/JupsCore/JupsCore.v                                             ;         ;
; ControlUnit.v                    ; yes             ; User Verilog HDL File        ; /home/julia/Downloads/JupsCore/ControlUnit.v                                          ;         ;
; Display.v                        ; yes             ; User Verilog HDL File        ; /home/julia/Downloads/JupsCore/Display.v                                              ;         ;
; setHalt.v                        ; yes             ; User Verilog HDL File        ; /home/julia/Downloads/JupsCore/setHalt.v                                              ;         ;
; DeBounce_v.v                     ; yes             ; User Verilog HDL File        ; /home/julia/Downloads/JupsCore/DeBounce_v.v                                           ;         ;
; PCOut.v                          ; yes             ; User Verilog HDL File        ; /home/julia/Downloads/JupsCore/PCOut.v                                                ;         ;
; Mux_32.v                         ; yes             ; User Verilog HDL File        ; /home/julia/Downloads/JupsCore/Mux_32.v                                               ;         ;
; Mux_5.v                          ; yes             ; User Verilog HDL File        ; /home/julia/Downloads/JupsCore/Mux_5.v                                                ;         ;
; Mux_16.v                         ; yes             ; User Verilog HDL File        ; /home/julia/Downloads/JupsCore/Mux_16.v                                               ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /home/julia/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /home/julia/intelFPGA_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /home/julia/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /home/julia/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                 ; /home/julia/intelFPGA_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /home/julia/intelFPGA_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /home/julia/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /home/julia/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /home/julia/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_mvc1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/julia/Downloads/JupsCore/db/altsyncram_mvc1.tdf                                 ;         ;
; db/altsyncram_g2d1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/julia/Downloads/JupsCore/db/altsyncram_g2d1.tdf                                 ;         ;
; db/altsyncram_23c1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/julia/Downloads/JupsCore/db/altsyncram_23c1.tdf                                 ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; /home/julia/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; /home/julia/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; /home/julia/intelFPGA_lite/17.1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; /home/julia/intelFPGA_lite/17.1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; /home/julia/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_7dt.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/julia/Downloads/JupsCore/db/mult_7dt.tdf                                        ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; /home/julia/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; /home/julia/intelFPGA_lite/17.1/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; /home/julia/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_hkm.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/julia/Downloads/JupsCore/db/lpm_divide_hkm.tdf                                  ;         ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/julia/Downloads/JupsCore/db/sign_div_unsign_9nh.tdf                             ;         ;
; db/alt_u_div_6af.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/julia/Downloads/JupsCore/db/alt_u_div_6af.tdf                                   ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/julia/Downloads/JupsCore/db/add_sub_7pc.tdf                                     ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/julia/Downloads/JupsCore/db/add_sub_8pc.tdf                                     ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimated Total logic elements              ; 1,652           ;
;                                             ;                 ;
; Total combinational functions               ; 1650            ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 792             ;
;     -- 3 input functions                    ; 687             ;
;     -- <=2 input functions                  ; 171             ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 948             ;
;     -- arithmetic mode                      ; 702             ;
;                                             ;                 ;
; Total registers                             ; 53              ;
;     -- Dedicated logic registers            ; 53              ;
;     -- I/O registers                        ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 53              ;
; Total memory bits                           ; 4224            ;
;                                             ;                 ;
; Embedded Multiplier 9-bit elements          ; 6               ;
;                                             ;                 ;
; Maximum fan-out node                        ; AutoClock~input ;
; Maximum fan-out                             ; 140             ;
; Total fan-out                               ; 6726            ;
; Average fan-out                             ; 3.52            ;
+---------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                       ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |JupsCore                                 ; 1650 (0)            ; 53 (0)                    ; 4224        ; 6            ; 0       ; 3         ; 53   ; 0            ; |JupsCore                                                                                                                                 ; JupsCore            ; work         ;
;    |ALU:arilu|                            ; 1317 (229)          ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |JupsCore|ALU:arilu                                                                                                                       ; ALU                 ; work         ;
;       |lpm_divide:Div0|                   ; 1060 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |JupsCore|ALU:arilu|lpm_divide:Div0                                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_hkm:auto_generated|  ; 1060 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |JupsCore|ALU:arilu|lpm_divide:Div0|lpm_divide_hkm:auto_generated                                                                         ; lpm_divide_hkm      ; work         ;
;             |sign_div_unsign_9nh:divider| ; 1060 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |JupsCore|ALU:arilu|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider                                             ; sign_div_unsign_9nh ; work         ;
;                |alt_u_div_6af:divider|    ; 1060 (1059)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |JupsCore|ALU:arilu|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                       ; alt_u_div_6af       ; work         ;
;                   |add_sub_8pc:add_sub_1| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |JupsCore|ALU:arilu|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1 ; add_sub_8pc         ; work         ;
;       |lpm_mult:Mult0|                    ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |JupsCore|ALU:arilu|lpm_mult:Mult0                                                                                                        ; lpm_mult            ; work         ;
;          |mult_7dt:auto_generated|        ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |JupsCore|ALU:arilu|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                ; mult_7dt            ; work         ;
;    |ControlUnit:controlUnit|              ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |JupsCore|ControlUnit:controlUnit                                                                                                         ; ControlUnit         ; work         ;
;    |DeBounce_v:DB|                        ; 13 (13)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |JupsCore|DeBounce_v:DB                                                                                                                   ; DeBounce_v          ; work         ;
;    |FrequenceDivider:fd|                  ; 45 (45)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |JupsCore|FrequenceDivider:fd                                                                                                             ; FrequenceDivider    ; work         ;
;    |InstructionMemory:istM|               ; 9 (9)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |JupsCore|InstructionMemory:istM                                                                                                          ; InstructionMemory   ; work         ;
;    |Mux_16:MuxExtender|                   ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |JupsCore|Mux_16:MuxExtender                                                                                                              ; Mux_16              ; work         ;
;    |Mux_32:MuxALU|                        ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |JupsCore|Mux_32:MuxALU                                                                                                                   ; Mux_32              ; work         ;
;    |Mux_32:MuxDataInRB|                   ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |JupsCore|Mux_32:MuxDataInRB                                                                                                              ; Mux_32              ; work         ;
;    |Mux_5:MuxRegDest|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |JupsCore|Mux_5:MuxRegDest                                                                                                                ; Mux_5               ; work         ;
;    |Out:out|                              ; 90 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |JupsCore|Out:out                                                                                                                         ; Out                 ; work         ;
;       |ConversorBCD:cBCD|                 ; 39 (39)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |JupsCore|Out:out|ConversorBCD:cBCD                                                                                                       ; ConversorBCD        ; work         ;
;       |ConversorComp2:c2|                 ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |JupsCore|Out:out|ConversorComp2:c2                                                                                                       ; ConversorComp2      ; work         ;
;       |Display:d1|                        ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |JupsCore|Out:out|Display:d1                                                                                                              ; Display             ; work         ;
;       |Display:d2|                        ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |JupsCore|Out:out|Display:d2                                                                                                              ; Display             ; work         ;
;       |Display:d3|                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |JupsCore|Out:out|Display:d3                                                                                                              ; Display             ; work         ;
;    |PCOut:pco|                            ; 64 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |JupsCore|PCOut:pco                                                                                                                       ; PCOut               ; work         ;
;       |ConversorBCD:cBCD|                 ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |JupsCore|PCOut:pco|ConversorBCD:cBCD                                                                                                     ; ConversorBCD        ; work         ;
;       |ConversorComp2:c2|                 ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |JupsCore|PCOut:pco|ConversorComp2:c2                                                                                                     ; ConversorComp2      ; work         ;
;       |Display:d1|                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |JupsCore|PCOut:pco|Display:d1                                                                                                            ; Display             ; work         ;
;       |Display:d2|                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |JupsCore|PCOut:pco|Display:d2                                                                                                            ; Display             ; work         ;
;    |ProgramCounter:pc|                    ; 25 (25)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |JupsCore|ProgramCounter:pc                                                                                                               ; ProgramCounter      ; work         ;
;    |RandomAccessMemory:RAM|               ; 0 (0)               ; 0 (0)                     ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |JupsCore|RandomAccessMemory:RAM                                                                                                          ; RandomAccessMemory  ; work         ;
;       |altsyncram:RAM_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |JupsCore|RandomAccessMemory:RAM|altsyncram:RAM_rtl_0                                                                                     ; altsyncram          ; work         ;
;          |altsyncram_g2d1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |JupsCore|RandomAccessMemory:RAM|altsyncram:RAM_rtl_0|altsyncram_g2d1:auto_generated                                                      ; altsyncram_g2d1     ; work         ;
;    |RegisterBank:rbank|                   ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |JupsCore|RegisterBank:rbank                                                                                                              ; RegisterBank        ; work         ;
;       |altsyncram:regs_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |JupsCore|RegisterBank:rbank|altsyncram:regs_rtl_0                                                                                        ; altsyncram          ; work         ;
;          |altsyncram_mvc1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |JupsCore|RegisterBank:rbank|altsyncram:regs_rtl_0|altsyncram_mvc1:auto_generated                                                         ; altsyncram_mvc1     ; work         ;
;       |altsyncram:regs_rtl_1|             ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |JupsCore|RegisterBank:rbank|altsyncram:regs_rtl_1                                                                                        ; altsyncram          ; work         ;
;          |altsyncram_mvc1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |JupsCore|RegisterBank:rbank|altsyncram:regs_rtl_1|altsyncram_mvc1:auto_generated                                                         ; altsyncram_mvc1     ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                          ;
+---------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; RandomAccessMemory:RAM|altsyncram:RAM_rtl_0|altsyncram_g2d1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 100          ; 32           ; 100          ; 32           ; 3200 ; None ;
; RegisterBank:rbank|altsyncram:regs_rtl_0|altsyncram_mvc1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512  ; None ;
; RegisterBank:rbank|altsyncram:regs_rtl_1|altsyncram_mvc1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512  ; None ;
+---------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                        ;
+------------------------------------------------------+----------------------------------------------------+
; Register name                                        ; Reason for Removal                                 ;
+------------------------------------------------------+----------------------------------------------------+
; InstructionMemory:istM|MemInst[0][0]                 ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[0][1]                 ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[0][2]                 ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[0][3]                 ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[0][4]                 ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[0][5]                 ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[0][6]                 ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[0][7]                 ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[0][8]                 ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[0][9]                 ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[0][10]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[0][11]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[0][12]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[0][13]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[0][14]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[0][15]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[0][16]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[0][17]                ; Stuck at VCC due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[0][18]                ; Stuck at VCC due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[0][19]                ; Stuck at VCC due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[0][20]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[0][21]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[0][22]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[0][23]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[0][24]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[0][25]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[0][26]                ; Stuck at VCC due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[0][27]                ; Stuck at VCC due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[0][28]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[0][29]                ; Stuck at VCC due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[0][30]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[0][31]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[1][0]                 ; Stuck at VCC due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[1][1]                 ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[1][2]                 ; Stuck at VCC due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[1][3]                 ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[1][4]                 ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[1][5]                 ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[1][6]                 ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[1][7]                 ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[1][8]                 ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[1][9]                 ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[1][10]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[1][11]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[1][12]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[1][13]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[1][14]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[1][15]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[1][16]                ; Stuck at VCC due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[1][17]                ; Stuck at VCC due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[1][18]                ; Stuck at VCC due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[1][19]                ; Stuck at VCC due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[1][20]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[1][21]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[1][22]                ; Stuck at VCC due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[1][23]                ; Stuck at VCC due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[1][24]                ; Stuck at VCC due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[1][25]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[1][26]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[1][27]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[1][28]                ; Stuck at VCC due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[1][29]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[1][30]                ; Stuck at VCC due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[1][31]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[2][0]                 ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[2][1]                 ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[2][2]                 ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[2][3]                 ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[2][4]                 ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[2][5]                 ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[2][6]                 ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[2][7]                 ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[2][8]                 ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[2][9]                 ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[2][10]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[2][11]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[2][12]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[2][13]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[2][14]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[2][15]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[2][16]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[2][17]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[2][18]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[2][19]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[2][20]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[2][21]                ; Stuck at VCC due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[2][22]                ; Stuck at VCC due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[2][23]                ; Stuck at VCC due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[2][24]                ; Stuck at VCC due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[2][25]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[2][26]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[2][27]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[2][28]                ; Stuck at VCC due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[2][29]                ; Stuck at VCC due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[2][30]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|MemInst[2][31]                ; Stuck at GND due to stuck port data_in             ;
; InstructionMemory:istM|Instruction[1,3..15,20,25,31] ; Stuck at GND due to stuck port data_in             ;
; RegisterBank:rbank|regs[16][0]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[16][1]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[16][2]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[16][3]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[16][4]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[16][5]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[16][6]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[16][7]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[16][8]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[16][9]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[16][10]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[16][11]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[16][12]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[16][13]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[16][14]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[16][15]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[16][16]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[16][17]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[16][18]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[16][19]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[16][20]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[16][21]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[16][22]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[16][23]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[16][24]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[16][25]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[16][26]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[16][27]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[16][28]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[16][29]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[16][30]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[16][31]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[17][0]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[17][1]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[17][2]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[17][3]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[17][4]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[17][5]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[17][6]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[17][7]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[17][8]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[17][9]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[17][10]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[17][11]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[17][12]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[17][13]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[17][14]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[17][15]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[17][16]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[17][17]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[17][18]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[17][19]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[17][20]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[17][21]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[17][22]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[17][23]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[17][24]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[17][25]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[17][26]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[17][27]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[17][28]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[17][29]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[17][30]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[17][31]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[18][0]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[18][1]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[18][2]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[18][3]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[18][4]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[18][5]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[18][6]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[18][7]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[18][8]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[18][9]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[18][10]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[18][11]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[18][12]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[18][13]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[18][14]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[18][15]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[18][16]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[18][17]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[18][18]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[18][19]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[18][20]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[18][21]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[18][22]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[18][23]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[18][24]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[18][25]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[18][26]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[18][27]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[18][28]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[18][29]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[18][30]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[18][31]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[19][0]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[19][1]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[19][2]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[19][3]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[19][4]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[19][5]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[19][6]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[19][7]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[19][8]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[19][9]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[19][10]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[19][11]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[19][12]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[19][13]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[19][14]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[19][15]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[19][16]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[19][17]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[19][18]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[19][19]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[19][20]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[19][21]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[19][22]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[19][23]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[19][24]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[19][25]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[19][26]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[19][27]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[19][28]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[19][29]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[19][30]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[19][31]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[20][0]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[20][1]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[20][2]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[20][3]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[20][4]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[20][5]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[20][6]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[20][7]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[20][8]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[20][9]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[20][10]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[20][11]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[20][12]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[20][13]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[20][14]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[20][15]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[20][16]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[20][17]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[20][18]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[20][19]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[20][20]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[20][21]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[20][22]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[20][23]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[20][24]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[20][25]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[20][26]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[20][27]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[20][28]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[20][29]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[20][30]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[20][31]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[21][0]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[21][1]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[21][2]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[21][3]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[21][4]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[21][5]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[21][6]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[21][7]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[21][8]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[21][9]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[21][10]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[21][11]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[21][12]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[21][13]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[21][14]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[21][15]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[21][16]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[21][17]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[21][18]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[21][19]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[21][20]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[21][21]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[21][22]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[21][23]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[21][24]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[21][25]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[21][26]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[21][27]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[21][28]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[21][29]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[21][30]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[21][31]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[22][0]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[22][1]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[22][2]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[22][3]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[22][4]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[22][5]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[22][6]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[22][7]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[22][8]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[22][9]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[22][10]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[22][11]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[22][12]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[22][13]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[22][14]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[22][15]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[22][16]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[22][17]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[22][18]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[22][19]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[22][20]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[22][21]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[22][22]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[22][23]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[22][24]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[22][25]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[22][26]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[22][27]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[22][28]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[22][29]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[22][30]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[22][31]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[23][0]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[23][1]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[23][2]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[23][3]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[23][4]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[23][5]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[23][6]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[23][7]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[23][8]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[23][9]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[23][10]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[23][11]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[23][12]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[23][13]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[23][14]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[23][15]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[23][16]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[23][17]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[23][18]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[23][19]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[23][20]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[23][21]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[23][22]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[23][23]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[23][24]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[23][25]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[23][26]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[23][27]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[23][28]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[23][29]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[23][30]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[23][31]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[24][0]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[24][1]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[24][2]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[24][3]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[24][4]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[24][5]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[24][6]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[24][7]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[24][8]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[24][9]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[24][10]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[24][11]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[24][12]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[24][13]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[24][14]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[24][15]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[24][16]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[24][17]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[24][18]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[24][19]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[24][20]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[24][21]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[24][22]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[24][23]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[24][24]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[24][25]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[24][26]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[24][27]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[24][28]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[24][29]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[24][30]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[24][31]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[25][0]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[25][1]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[25][2]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[25][3]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[25][4]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[25][5]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[25][6]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[25][7]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[25][8]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[25][9]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[25][10]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[25][11]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[25][12]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[25][13]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[25][14]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[25][15]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[25][16]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[25][17]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[25][18]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[25][19]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[25][20]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[25][21]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[25][22]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[25][23]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[25][24]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[25][25]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[25][26]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[25][27]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[25][28]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[25][29]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[25][30]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[25][31]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[26][0]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[26][1]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[26][2]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[26][3]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[26][4]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[26][5]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[26][6]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[26][7]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[26][8]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[26][9]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[26][10]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[26][11]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[26][12]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[26][13]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[26][14]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[26][15]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[26][16]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[26][17]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[26][18]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[26][19]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[26][20]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[26][21]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[26][22]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[26][23]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[26][24]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[26][25]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[26][26]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[26][27]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[26][28]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[26][29]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[26][30]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[26][31]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[27][0]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[27][1]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[27][2]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[27][3]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[27][4]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[27][5]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[27][6]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[27][7]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[27][8]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[27][9]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[27][10]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[27][11]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[27][12]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[27][13]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[27][14]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[27][15]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[27][16]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[27][17]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[27][18]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[27][19]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[27][20]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[27][21]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[27][22]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[27][23]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[27][24]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[27][25]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[27][26]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[27][27]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[27][28]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[27][29]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[27][30]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[27][31]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[28][0]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[28][1]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[28][2]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[28][3]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[28][4]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[28][5]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[28][6]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[28][7]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[28][8]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[28][9]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[28][10]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[28][11]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[28][12]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[28][13]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[28][14]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[28][15]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[28][16]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[28][17]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[28][18]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[28][19]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[28][20]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[28][21]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[28][22]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[28][23]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[28][24]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[28][25]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[28][26]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[28][27]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[28][28]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[28][29]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[28][30]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[28][31]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[29][0]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[29][1]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[29][2]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[29][3]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[29][4]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[29][5]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[29][6]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[29][7]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[29][8]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[29][9]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[29][10]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[29][11]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[29][12]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[29][13]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[29][14]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[29][15]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[29][16]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[29][17]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[29][18]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[29][19]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[29][20]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[29][21]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[29][22]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[29][23]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[29][24]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[29][25]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[29][26]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[29][27]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[29][28]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[29][29]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[29][30]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[29][31]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[30][0]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[30][1]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[30][2]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[30][3]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[30][4]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[30][5]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[30][6]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[30][7]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[30][8]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[30][9]                       ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[30][10]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[30][11]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[30][12]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[30][13]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[30][14]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[30][15]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[30][16]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[30][17]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[30][18]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[30][19]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[30][20]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[30][21]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[30][22]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[30][23]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[30][24]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[30][25]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[30][26]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[30][27]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[30][28]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[30][29]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[30][30]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[30][31]                      ; Stuck at GND due to stuck port clock_enable        ;
; RegisterBank:rbank|regs[31][0]                       ; Lost fanout                                        ;
; RegisterBank:rbank|regs[31][1]                       ; Lost fanout                                        ;
; RegisterBank:rbank|regs[31][2]                       ; Lost fanout                                        ;
; RegisterBank:rbank|regs[31][3]                       ; Lost fanout                                        ;
; RegisterBank:rbank|regs[31][4]                       ; Lost fanout                                        ;
; RegisterBank:rbank|regs[31][5]                       ; Lost fanout                                        ;
; RegisterBank:rbank|regs[31][6]                       ; Lost fanout                                        ;
; RegisterBank:rbank|regs[31][7]                       ; Lost fanout                                        ;
; RegisterBank:rbank|regs[31][8]                       ; Lost fanout                                        ;
; RegisterBank:rbank|regs[31][9]                       ; Lost fanout                                        ;
; RegisterBank:rbank|regs[31][10]                      ; Lost fanout                                        ;
; RegisterBank:rbank|regs[31][11]                      ; Lost fanout                                        ;
; RegisterBank:rbank|regs[31][12]                      ; Lost fanout                                        ;
; RegisterBank:rbank|regs[31][13]                      ; Lost fanout                                        ;
; RegisterBank:rbank|regs[31][14]                      ; Lost fanout                                        ;
; RegisterBank:rbank|regs[31][15]                      ; Lost fanout                                        ;
; RegisterBank:rbank|regs[31][16]                      ; Lost fanout                                        ;
; RegisterBank:rbank|regs[31][17]                      ; Lost fanout                                        ;
; RegisterBank:rbank|regs[31][18]                      ; Lost fanout                                        ;
; RegisterBank:rbank|regs[31][19]                      ; Lost fanout                                        ;
; RegisterBank:rbank|regs[31][20]                      ; Lost fanout                                        ;
; RegisterBank:rbank|regs[31][21]                      ; Lost fanout                                        ;
; RegisterBank:rbank|regs[31][22]                      ; Lost fanout                                        ;
; RegisterBank:rbank|regs[31][23]                      ; Lost fanout                                        ;
; RegisterBank:rbank|regs[31][24]                      ; Lost fanout                                        ;
; RegisterBank:rbank|regs[31][25]                      ; Lost fanout                                        ;
; RegisterBank:rbank|regs[31][26]                      ; Lost fanout                                        ;
; RegisterBank:rbank|regs[31][27]                      ; Lost fanout                                        ;
; RegisterBank:rbank|regs[31][28]                      ; Lost fanout                                        ;
; RegisterBank:rbank|regs[31][29]                      ; Lost fanout                                        ;
; RegisterBank:rbank|regs[31][30]                      ; Lost fanout                                        ;
; RegisterBank:rbank|regs[31][31]                      ; Lost fanout                                        ;
; InstructionMemory:istM|Instruction[27]               ; Merged with InstructionMemory:istM|Instruction[26] ;
; InstructionMemory:istM|Instruction[2,16,30]          ; Merged with InstructionMemory:istM|Instruction[0]  ;
; InstructionMemory:istM|Instruction[18,19]            ; Merged with InstructionMemory:istM|Instruction[17] ;
; ProgramCounter:pc|PC[9..31]                          ; Lost fanout                                        ;
; Total Number of Removed Registers = 654              ;                                                    ;
+------------------------------------------------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                  ;
+---------------------------------------+---------------------------+--------------------------------------------------------------------------+
; Register name                         ; Reason for Removal        ; Registers Removed due to This Register                                   ;
+---------------------------------------+---------------------------+--------------------------------------------------------------------------+
; InstructionMemory:istM|MemInst[0][11] ; Stuck at GND              ; InstructionMemory:istM|Instruction[11], RegisterBank:rbank|regs[16][0],  ;
;                                       ; due to stuck port data_in ; RegisterBank:rbank|regs[16][2], RegisterBank:rbank|regs[16][4],          ;
;                                       ;                           ; RegisterBank:rbank|regs[16][5], RegisterBank:rbank|regs[16][8],          ;
;                                       ;                           ; RegisterBank:rbank|regs[16][9], RegisterBank:rbank|regs[16][11],         ;
;                                       ;                           ; RegisterBank:rbank|regs[16][12], RegisterBank:rbank|regs[16][13],        ;
;                                       ;                           ; RegisterBank:rbank|regs[16][14], RegisterBank:rbank|regs[16][15],        ;
;                                       ;                           ; RegisterBank:rbank|regs[16][16], RegisterBank:rbank|regs[16][17],        ;
;                                       ;                           ; RegisterBank:rbank|regs[16][18], RegisterBank:rbank|regs[16][19],        ;
;                                       ;                           ; RegisterBank:rbank|regs[16][20], RegisterBank:rbank|regs[16][21],        ;
;                                       ;                           ; RegisterBank:rbank|regs[16][22], RegisterBank:rbank|regs[16][23],        ;
;                                       ;                           ; RegisterBank:rbank|regs[16][24], RegisterBank:rbank|regs[16][25],        ;
;                                       ;                           ; RegisterBank:rbank|regs[16][26], RegisterBank:rbank|regs[16][27],        ;
;                                       ;                           ; RegisterBank:rbank|regs[16][28], RegisterBank:rbank|regs[16][30],        ;
;                                       ;                           ; RegisterBank:rbank|regs[16][31], RegisterBank:rbank|regs[17][0],         ;
;                                       ;                           ; RegisterBank:rbank|regs[17][2], RegisterBank:rbank|regs[17][4],          ;
;                                       ;                           ; RegisterBank:rbank|regs[17][5], RegisterBank:rbank|regs[17][8],          ;
;                                       ;                           ; RegisterBank:rbank|regs[17][9], RegisterBank:rbank|regs[17][11],         ;
;                                       ;                           ; RegisterBank:rbank|regs[17][12], RegisterBank:rbank|regs[17][13],        ;
;                                       ;                           ; RegisterBank:rbank|regs[17][14], RegisterBank:rbank|regs[17][15],        ;
;                                       ;                           ; RegisterBank:rbank|regs[17][16], RegisterBank:rbank|regs[17][17],        ;
;                                       ;                           ; RegisterBank:rbank|regs[17][18], RegisterBank:rbank|regs[17][19],        ;
;                                       ;                           ; RegisterBank:rbank|regs[17][20], RegisterBank:rbank|regs[17][21],        ;
;                                       ;                           ; RegisterBank:rbank|regs[17][22], RegisterBank:rbank|regs[17][23],        ;
;                                       ;                           ; RegisterBank:rbank|regs[17][24], RegisterBank:rbank|regs[17][25],        ;
;                                       ;                           ; RegisterBank:rbank|regs[17][26], RegisterBank:rbank|regs[17][27],        ;
;                                       ;                           ; RegisterBank:rbank|regs[17][28], RegisterBank:rbank|regs[17][30],        ;
;                                       ;                           ; RegisterBank:rbank|regs[17][31], RegisterBank:rbank|regs[18][0],         ;
;                                       ;                           ; RegisterBank:rbank|regs[18][2], RegisterBank:rbank|regs[18][4],          ;
;                                       ;                           ; RegisterBank:rbank|regs[18][5], RegisterBank:rbank|regs[18][8],          ;
;                                       ;                           ; RegisterBank:rbank|regs[18][9], RegisterBank:rbank|regs[18][11],         ;
;                                       ;                           ; RegisterBank:rbank|regs[18][12], RegisterBank:rbank|regs[18][13],        ;
;                                       ;                           ; RegisterBank:rbank|regs[18][14], RegisterBank:rbank|regs[18][15],        ;
;                                       ;                           ; RegisterBank:rbank|regs[18][16], RegisterBank:rbank|regs[18][17],        ;
;                                       ;                           ; RegisterBank:rbank|regs[18][18], RegisterBank:rbank|regs[18][19],        ;
;                                       ;                           ; RegisterBank:rbank|regs[18][20], RegisterBank:rbank|regs[18][21],        ;
;                                       ;                           ; RegisterBank:rbank|regs[18][22], RegisterBank:rbank|regs[18][23],        ;
;                                       ;                           ; RegisterBank:rbank|regs[18][24], RegisterBank:rbank|regs[18][25],        ;
;                                       ;                           ; RegisterBank:rbank|regs[18][26], RegisterBank:rbank|regs[18][27],        ;
;                                       ;                           ; RegisterBank:rbank|regs[18][28], RegisterBank:rbank|regs[18][30],        ;
;                                       ;                           ; RegisterBank:rbank|regs[18][31], RegisterBank:rbank|regs[19][0],         ;
;                                       ;                           ; RegisterBank:rbank|regs[19][2], RegisterBank:rbank|regs[19][4],          ;
;                                       ;                           ; RegisterBank:rbank|regs[19][5], RegisterBank:rbank|regs[19][8],          ;
;                                       ;                           ; RegisterBank:rbank|regs[19][9], RegisterBank:rbank|regs[19][11],         ;
;                                       ;                           ; RegisterBank:rbank|regs[19][12], RegisterBank:rbank|regs[19][13],        ;
;                                       ;                           ; RegisterBank:rbank|regs[19][14], RegisterBank:rbank|regs[19][15],        ;
;                                       ;                           ; RegisterBank:rbank|regs[19][16], RegisterBank:rbank|regs[19][17],        ;
;                                       ;                           ; RegisterBank:rbank|regs[19][18], RegisterBank:rbank|regs[19][19],        ;
;                                       ;                           ; RegisterBank:rbank|regs[19][20], RegisterBank:rbank|regs[19][21],        ;
;                                       ;                           ; RegisterBank:rbank|regs[19][22], RegisterBank:rbank|regs[19][23],        ;
;                                       ;                           ; RegisterBank:rbank|regs[19][24], RegisterBank:rbank|regs[19][25],        ;
;                                       ;                           ; RegisterBank:rbank|regs[19][26], RegisterBank:rbank|regs[19][27],        ;
;                                       ;                           ; RegisterBank:rbank|regs[19][28], RegisterBank:rbank|regs[19][30],        ;
;                                       ;                           ; RegisterBank:rbank|regs[19][31], RegisterBank:rbank|regs[20][0],         ;
;                                       ;                           ; RegisterBank:rbank|regs[20][2], RegisterBank:rbank|regs[20][4],          ;
;                                       ;                           ; RegisterBank:rbank|regs[20][5], RegisterBank:rbank|regs[20][8],          ;
;                                       ;                           ; RegisterBank:rbank|regs[20][9], RegisterBank:rbank|regs[20][11],         ;
;                                       ;                           ; RegisterBank:rbank|regs[20][12], RegisterBank:rbank|regs[20][13],        ;
;                                       ;                           ; RegisterBank:rbank|regs[20][14], RegisterBank:rbank|regs[20][15],        ;
;                                       ;                           ; RegisterBank:rbank|regs[20][16], RegisterBank:rbank|regs[20][17],        ;
;                                       ;                           ; RegisterBank:rbank|regs[20][18], RegisterBank:rbank|regs[20][19],        ;
;                                       ;                           ; RegisterBank:rbank|regs[20][20], RegisterBank:rbank|regs[20][21],        ;
;                                       ;                           ; RegisterBank:rbank|regs[20][22], RegisterBank:rbank|regs[20][23],        ;
;                                       ;                           ; RegisterBank:rbank|regs[20][24], RegisterBank:rbank|regs[20][25],        ;
;                                       ;                           ; RegisterBank:rbank|regs[20][26], RegisterBank:rbank|regs[20][27],        ;
;                                       ;                           ; RegisterBank:rbank|regs[20][28], RegisterBank:rbank|regs[20][30],        ;
;                                       ;                           ; RegisterBank:rbank|regs[20][31], RegisterBank:rbank|regs[21][0],         ;
;                                       ;                           ; RegisterBank:rbank|regs[21][2], RegisterBank:rbank|regs[21][4],          ;
;                                       ;                           ; RegisterBank:rbank|regs[21][5], RegisterBank:rbank|regs[21][8],          ;
;                                       ;                           ; RegisterBank:rbank|regs[21][9], RegisterBank:rbank|regs[21][11],         ;
;                                       ;                           ; RegisterBank:rbank|regs[21][12], RegisterBank:rbank|regs[21][13],        ;
;                                       ;                           ; RegisterBank:rbank|regs[21][14], RegisterBank:rbank|regs[21][15],        ;
;                                       ;                           ; RegisterBank:rbank|regs[21][16], RegisterBank:rbank|regs[21][17],        ;
;                                       ;                           ; RegisterBank:rbank|regs[21][18], RegisterBank:rbank|regs[21][19],        ;
;                                       ;                           ; RegisterBank:rbank|regs[21][20], RegisterBank:rbank|regs[21][21],        ;
;                                       ;                           ; RegisterBank:rbank|regs[21][22], RegisterBank:rbank|regs[21][23],        ;
;                                       ;                           ; RegisterBank:rbank|regs[21][24], RegisterBank:rbank|regs[21][25],        ;
;                                       ;                           ; RegisterBank:rbank|regs[21][26], RegisterBank:rbank|regs[21][27],        ;
;                                       ;                           ; RegisterBank:rbank|regs[21][28], RegisterBank:rbank|regs[21][30],        ;
;                                       ;                           ; RegisterBank:rbank|regs[21][31], RegisterBank:rbank|regs[22][0],         ;
;                                       ;                           ; RegisterBank:rbank|regs[22][2], RegisterBank:rbank|regs[22][4],          ;
;                                       ;                           ; RegisterBank:rbank|regs[22][5], RegisterBank:rbank|regs[22][8],          ;
;                                       ;                           ; RegisterBank:rbank|regs[22][9], RegisterBank:rbank|regs[22][11],         ;
;                                       ;                           ; RegisterBank:rbank|regs[22][12], RegisterBank:rbank|regs[22][13],        ;
;                                       ;                           ; RegisterBank:rbank|regs[22][14], RegisterBank:rbank|regs[22][15],        ;
;                                       ;                           ; RegisterBank:rbank|regs[22][16], RegisterBank:rbank|regs[22][17],        ;
;                                       ;                           ; RegisterBank:rbank|regs[22][18], RegisterBank:rbank|regs[22][19],        ;
;                                       ;                           ; RegisterBank:rbank|regs[22][20], RegisterBank:rbank|regs[22][21],        ;
;                                       ;                           ; RegisterBank:rbank|regs[22][22], RegisterBank:rbank|regs[22][23],        ;
;                                       ;                           ; RegisterBank:rbank|regs[22][24], RegisterBank:rbank|regs[22][25],        ;
;                                       ;                           ; RegisterBank:rbank|regs[22][26], RegisterBank:rbank|regs[22][27],        ;
;                                       ;                           ; RegisterBank:rbank|regs[22][28], RegisterBank:rbank|regs[22][30],        ;
;                                       ;                           ; RegisterBank:rbank|regs[22][31], RegisterBank:rbank|regs[23][0],         ;
;                                       ;                           ; RegisterBank:rbank|regs[23][2], RegisterBank:rbank|regs[23][4],          ;
;                                       ;                           ; RegisterBank:rbank|regs[23][5], RegisterBank:rbank|regs[23][8],          ;
;                                       ;                           ; RegisterBank:rbank|regs[23][9], RegisterBank:rbank|regs[23][11],         ;
;                                       ;                           ; RegisterBank:rbank|regs[23][12], RegisterBank:rbank|regs[23][13],        ;
;                                       ;                           ; RegisterBank:rbank|regs[23][14], RegisterBank:rbank|regs[23][15],        ;
;                                       ;                           ; RegisterBank:rbank|regs[23][16], RegisterBank:rbank|regs[23][17],        ;
;                                       ;                           ; RegisterBank:rbank|regs[23][18], RegisterBank:rbank|regs[23][19],        ;
;                                       ;                           ; RegisterBank:rbank|regs[23][20], RegisterBank:rbank|regs[23][21],        ;
;                                       ;                           ; RegisterBank:rbank|regs[23][22], RegisterBank:rbank|regs[23][23],        ;
;                                       ;                           ; RegisterBank:rbank|regs[23][24], RegisterBank:rbank|regs[23][25],        ;
;                                       ;                           ; RegisterBank:rbank|regs[23][26], RegisterBank:rbank|regs[23][27],        ;
;                                       ;                           ; RegisterBank:rbank|regs[23][28], RegisterBank:rbank|regs[23][30],        ;
;                                       ;                           ; RegisterBank:rbank|regs[23][31], RegisterBank:rbank|regs[24][0],         ;
;                                       ;                           ; RegisterBank:rbank|regs[24][2], RegisterBank:rbank|regs[24][4],          ;
;                                       ;                           ; RegisterBank:rbank|regs[24][5], RegisterBank:rbank|regs[24][8],          ;
;                                       ;                           ; RegisterBank:rbank|regs[24][9], RegisterBank:rbank|regs[24][11],         ;
;                                       ;                           ; RegisterBank:rbank|regs[24][12], RegisterBank:rbank|regs[24][13],        ;
;                                       ;                           ; RegisterBank:rbank|regs[24][14], RegisterBank:rbank|regs[24][15],        ;
;                                       ;                           ; RegisterBank:rbank|regs[24][16], RegisterBank:rbank|regs[24][17],        ;
;                                       ;                           ; RegisterBank:rbank|regs[24][18], RegisterBank:rbank|regs[24][19],        ;
;                                       ;                           ; RegisterBank:rbank|regs[24][20], RegisterBank:rbank|regs[24][21],        ;
;                                       ;                           ; RegisterBank:rbank|regs[24][22], RegisterBank:rbank|regs[24][23],        ;
;                                       ;                           ; RegisterBank:rbank|regs[24][24], RegisterBank:rbank|regs[24][25],        ;
;                                       ;                           ; RegisterBank:rbank|regs[24][26], RegisterBank:rbank|regs[24][27],        ;
;                                       ;                           ; RegisterBank:rbank|regs[24][28], RegisterBank:rbank|regs[24][30],        ;
;                                       ;                           ; RegisterBank:rbank|regs[24][31], RegisterBank:rbank|regs[25][0],         ;
;                                       ;                           ; RegisterBank:rbank|regs[25][2], RegisterBank:rbank|regs[25][4],          ;
;                                       ;                           ; RegisterBank:rbank|regs[25][5], RegisterBank:rbank|regs[25][8],          ;
;                                       ;                           ; RegisterBank:rbank|regs[25][9], RegisterBank:rbank|regs[25][11],         ;
;                                       ;                           ; RegisterBank:rbank|regs[25][12], RegisterBank:rbank|regs[25][13],        ;
;                                       ;                           ; RegisterBank:rbank|regs[25][14], RegisterBank:rbank|regs[25][15],        ;
;                                       ;                           ; RegisterBank:rbank|regs[25][16], RegisterBank:rbank|regs[25][17],        ;
;                                       ;                           ; RegisterBank:rbank|regs[25][18], RegisterBank:rbank|regs[25][19],        ;
;                                       ;                           ; RegisterBank:rbank|regs[25][20], RegisterBank:rbank|regs[25][21],        ;
;                                       ;                           ; RegisterBank:rbank|regs[25][22], RegisterBank:rbank|regs[25][23],        ;
;                                       ;                           ; RegisterBank:rbank|regs[25][24], RegisterBank:rbank|regs[25][25],        ;
;                                       ;                           ; RegisterBank:rbank|regs[25][26], RegisterBank:rbank|regs[25][27],        ;
;                                       ;                           ; RegisterBank:rbank|regs[25][28], RegisterBank:rbank|regs[25][30],        ;
;                                       ;                           ; RegisterBank:rbank|regs[25][31], RegisterBank:rbank|regs[26][0],         ;
;                                       ;                           ; RegisterBank:rbank|regs[26][2], RegisterBank:rbank|regs[26][4],          ;
;                                       ;                           ; RegisterBank:rbank|regs[26][5], RegisterBank:rbank|regs[26][8],          ;
;                                       ;                           ; RegisterBank:rbank|regs[26][9], RegisterBank:rbank|regs[26][11],         ;
;                                       ;                           ; RegisterBank:rbank|regs[26][12], RegisterBank:rbank|regs[26][13],        ;
;                                       ;                           ; RegisterBank:rbank|regs[26][14], RegisterBank:rbank|regs[26][15],        ;
;                                       ;                           ; RegisterBank:rbank|regs[26][16], RegisterBank:rbank|regs[26][17],        ;
;                                       ;                           ; RegisterBank:rbank|regs[26][18], RegisterBank:rbank|regs[26][19],        ;
;                                       ;                           ; RegisterBank:rbank|regs[26][20], RegisterBank:rbank|regs[26][21],        ;
;                                       ;                           ; RegisterBank:rbank|regs[26][22], RegisterBank:rbank|regs[26][23],        ;
;                                       ;                           ; RegisterBank:rbank|regs[26][24], RegisterBank:rbank|regs[26][25],        ;
;                                       ;                           ; RegisterBank:rbank|regs[26][26], RegisterBank:rbank|regs[26][27],        ;
;                                       ;                           ; RegisterBank:rbank|regs[26][28], RegisterBank:rbank|regs[26][30],        ;
;                                       ;                           ; RegisterBank:rbank|regs[26][31], RegisterBank:rbank|regs[27][0],         ;
;                                       ;                           ; RegisterBank:rbank|regs[27][2], RegisterBank:rbank|regs[27][4],          ;
;                                       ;                           ; RegisterBank:rbank|regs[27][5], RegisterBank:rbank|regs[27][8],          ;
;                                       ;                           ; RegisterBank:rbank|regs[27][9], RegisterBank:rbank|regs[27][11],         ;
;                                       ;                           ; RegisterBank:rbank|regs[27][12], RegisterBank:rbank|regs[27][13],        ;
;                                       ;                           ; RegisterBank:rbank|regs[27][14], RegisterBank:rbank|regs[27][15],        ;
;                                       ;                           ; RegisterBank:rbank|regs[27][16], RegisterBank:rbank|regs[27][17],        ;
;                                       ;                           ; RegisterBank:rbank|regs[27][18], RegisterBank:rbank|regs[27][19],        ;
;                                       ;                           ; RegisterBank:rbank|regs[27][20], RegisterBank:rbank|regs[27][21],        ;
;                                       ;                           ; RegisterBank:rbank|regs[27][22], RegisterBank:rbank|regs[27][23],        ;
;                                       ;                           ; RegisterBank:rbank|regs[27][24], RegisterBank:rbank|regs[27][25],        ;
;                                       ;                           ; RegisterBank:rbank|regs[27][26], RegisterBank:rbank|regs[27][27],        ;
;                                       ;                           ; RegisterBank:rbank|regs[27][28], RegisterBank:rbank|regs[27][30],        ;
;                                       ;                           ; RegisterBank:rbank|regs[27][31], RegisterBank:rbank|regs[28][0],         ;
;                                       ;                           ; RegisterBank:rbank|regs[28][2], RegisterBank:rbank|regs[28][4],          ;
;                                       ;                           ; RegisterBank:rbank|regs[28][5], RegisterBank:rbank|regs[28][8],          ;
;                                       ;                           ; RegisterBank:rbank|regs[28][9], RegisterBank:rbank|regs[28][11],         ;
;                                       ;                           ; RegisterBank:rbank|regs[28][12], RegisterBank:rbank|regs[28][13],        ;
;                                       ;                           ; RegisterBank:rbank|regs[28][14], RegisterBank:rbank|regs[28][15],        ;
;                                       ;                           ; RegisterBank:rbank|regs[28][16], RegisterBank:rbank|regs[28][17],        ;
;                                       ;                           ; RegisterBank:rbank|regs[28][18], RegisterBank:rbank|regs[28][19],        ;
;                                       ;                           ; RegisterBank:rbank|regs[28][20], RegisterBank:rbank|regs[28][21],        ;
;                                       ;                           ; RegisterBank:rbank|regs[28][22], RegisterBank:rbank|regs[28][23],        ;
;                                       ;                           ; RegisterBank:rbank|regs[28][24], RegisterBank:rbank|regs[28][25],        ;
;                                       ;                           ; RegisterBank:rbank|regs[28][26], RegisterBank:rbank|regs[28][27],        ;
;                                       ;                           ; RegisterBank:rbank|regs[28][28], RegisterBank:rbank|regs[28][30],        ;
;                                       ;                           ; RegisterBank:rbank|regs[28][31], RegisterBank:rbank|regs[29][0],         ;
;                                       ;                           ; RegisterBank:rbank|regs[29][2], RegisterBank:rbank|regs[29][4],          ;
;                                       ;                           ; RegisterBank:rbank|regs[29][5], RegisterBank:rbank|regs[29][8],          ;
;                                       ;                           ; RegisterBank:rbank|regs[29][9], RegisterBank:rbank|regs[29][11],         ;
;                                       ;                           ; RegisterBank:rbank|regs[29][12], RegisterBank:rbank|regs[29][13],        ;
;                                       ;                           ; RegisterBank:rbank|regs[29][14], RegisterBank:rbank|regs[29][15],        ;
;                                       ;                           ; RegisterBank:rbank|regs[29][16], RegisterBank:rbank|regs[29][17],        ;
;                                       ;                           ; RegisterBank:rbank|regs[29][18], RegisterBank:rbank|regs[29][19],        ;
;                                       ;                           ; RegisterBank:rbank|regs[29][20], RegisterBank:rbank|regs[29][21],        ;
;                                       ;                           ; RegisterBank:rbank|regs[29][22], RegisterBank:rbank|regs[29][23],        ;
;                                       ;                           ; RegisterBank:rbank|regs[29][24], RegisterBank:rbank|regs[29][25],        ;
;                                       ;                           ; RegisterBank:rbank|regs[29][26], RegisterBank:rbank|regs[29][27],        ;
;                                       ;                           ; RegisterBank:rbank|regs[29][28], RegisterBank:rbank|regs[29][30],        ;
;                                       ;                           ; RegisterBank:rbank|regs[29][31], RegisterBank:rbank|regs[30][0],         ;
;                                       ;                           ; RegisterBank:rbank|regs[30][2], RegisterBank:rbank|regs[30][4],          ;
;                                       ;                           ; RegisterBank:rbank|regs[30][5], RegisterBank:rbank|regs[30][8],          ;
;                                       ;                           ; RegisterBank:rbank|regs[30][9], RegisterBank:rbank|regs[30][11],         ;
;                                       ;                           ; RegisterBank:rbank|regs[30][12], RegisterBank:rbank|regs[30][13],        ;
;                                       ;                           ; RegisterBank:rbank|regs[30][14], RegisterBank:rbank|regs[30][15],        ;
;                                       ;                           ; RegisterBank:rbank|regs[30][16], RegisterBank:rbank|regs[30][17],        ;
;                                       ;                           ; RegisterBank:rbank|regs[30][18], RegisterBank:rbank|regs[30][19],        ;
;                                       ;                           ; RegisterBank:rbank|regs[30][20], RegisterBank:rbank|regs[30][21],        ;
;                                       ;                           ; RegisterBank:rbank|regs[30][22], RegisterBank:rbank|regs[30][23],        ;
;                                       ;                           ; RegisterBank:rbank|regs[30][24], RegisterBank:rbank|regs[30][25],        ;
;                                       ;                           ; RegisterBank:rbank|regs[30][26], RegisterBank:rbank|regs[30][27],        ;
;                                       ;                           ; RegisterBank:rbank|regs[30][28], RegisterBank:rbank|regs[30][30],        ;
;                                       ;                           ; RegisterBank:rbank|regs[30][31]                                          ;
; InstructionMemory:istM|MemInst[0][1]  ; Stuck at GND              ; InstructionMemory:istM|Instruction[1], RegisterBank:rbank|regs[16][1],   ;
;                                       ; due to stuck port data_in ; RegisterBank:rbank|regs[16][29], RegisterBank:rbank|regs[17][1],         ;
;                                       ;                           ; RegisterBank:rbank|regs[17][29], RegisterBank:rbank|regs[18][1],         ;
;                                       ;                           ; RegisterBank:rbank|regs[18][29], RegisterBank:rbank|regs[19][1],         ;
;                                       ;                           ; RegisterBank:rbank|regs[19][29], RegisterBank:rbank|regs[20][1],         ;
;                                       ;                           ; RegisterBank:rbank|regs[20][29], RegisterBank:rbank|regs[21][1],         ;
;                                       ;                           ; RegisterBank:rbank|regs[21][29], RegisterBank:rbank|regs[22][1],         ;
;                                       ;                           ; RegisterBank:rbank|regs[22][29], RegisterBank:rbank|regs[23][1],         ;
;                                       ;                           ; RegisterBank:rbank|regs[23][29], RegisterBank:rbank|regs[24][1],         ;
;                                       ;                           ; RegisterBank:rbank|regs[24][29], RegisterBank:rbank|regs[25][1],         ;
;                                       ;                           ; RegisterBank:rbank|regs[25][29], RegisterBank:rbank|regs[26][1],         ;
;                                       ;                           ; RegisterBank:rbank|regs[26][29], RegisterBank:rbank|regs[27][1],         ;
;                                       ;                           ; RegisterBank:rbank|regs[27][29], RegisterBank:rbank|regs[28][1],         ;
;                                       ;                           ; RegisterBank:rbank|regs[28][29], RegisterBank:rbank|regs[29][1],         ;
;                                       ;                           ; RegisterBank:rbank|regs[29][29], RegisterBank:rbank|regs[30][1],         ;
;                                       ;                           ; RegisterBank:rbank|regs[30][29]                                          ;
; InstructionMemory:istM|MemInst[0][25] ; Stuck at GND              ; InstructionMemory:istM|Instruction[25], RegisterBank:rbank|regs[31][1],  ;
;                                       ; due to stuck port data_in ; RegisterBank:rbank|regs[31][2], RegisterBank:rbank|regs[31][4],          ;
;                                       ;                           ; RegisterBank:rbank|regs[31][6], RegisterBank:rbank|regs[31][8],          ;
;                                       ;                           ; RegisterBank:rbank|regs[31][10], RegisterBank:rbank|regs[31][12],        ;
;                                       ;                           ; RegisterBank:rbank|regs[31][14], RegisterBank:rbank|regs[31][16],        ;
;                                       ;                           ; RegisterBank:rbank|regs[31][18], RegisterBank:rbank|regs[31][20],        ;
;                                       ;                           ; RegisterBank:rbank|regs[31][21], RegisterBank:rbank|regs[31][23],        ;
;                                       ;                           ; RegisterBank:rbank|regs[31][25], RegisterBank:rbank|regs[31][26],        ;
;                                       ;                           ; RegisterBank:rbank|regs[31][27], RegisterBank:rbank|regs[31][28],        ;
;                                       ;                           ; RegisterBank:rbank|regs[31][29], RegisterBank:rbank|regs[31][31]         ;
; InstructionMemory:istM|MemInst[0][10] ; Stuck at GND              ; InstructionMemory:istM|Instruction[10], RegisterBank:rbank|regs[16][10], ;
;                                       ; due to stuck port data_in ; RegisterBank:rbank|regs[17][10], RegisterBank:rbank|regs[18][10],        ;
;                                       ;                           ; RegisterBank:rbank|regs[19][10], RegisterBank:rbank|regs[20][10],        ;
;                                       ;                           ; RegisterBank:rbank|regs[21][10], RegisterBank:rbank|regs[22][10],        ;
;                                       ;                           ; RegisterBank:rbank|regs[23][10], RegisterBank:rbank|regs[24][10],        ;
;                                       ;                           ; RegisterBank:rbank|regs[25][10], RegisterBank:rbank|regs[26][10],        ;
;                                       ;                           ; RegisterBank:rbank|regs[27][10], RegisterBank:rbank|regs[28][10],        ;
;                                       ;                           ; RegisterBank:rbank|regs[29][10], RegisterBank:rbank|regs[30][10]         ;
; InstructionMemory:istM|MemInst[0][7]  ; Stuck at GND              ; InstructionMemory:istM|Instruction[7], RegisterBank:rbank|regs[16][7],   ;
;                                       ; due to stuck port data_in ; RegisterBank:rbank|regs[17][7], RegisterBank:rbank|regs[18][7],          ;
;                                       ;                           ; RegisterBank:rbank|regs[19][7], RegisterBank:rbank|regs[20][7],          ;
;                                       ;                           ; RegisterBank:rbank|regs[21][7], RegisterBank:rbank|regs[22][7],          ;
;                                       ;                           ; RegisterBank:rbank|regs[23][7], RegisterBank:rbank|regs[24][7],          ;
;                                       ;                           ; RegisterBank:rbank|regs[25][7], RegisterBank:rbank|regs[26][7],          ;
;                                       ;                           ; RegisterBank:rbank|regs[27][7], RegisterBank:rbank|regs[28][7],          ;
;                                       ;                           ; RegisterBank:rbank|regs[29][7], RegisterBank:rbank|regs[30][7]           ;
; InstructionMemory:istM|MemInst[0][6]  ; Stuck at GND              ; InstructionMemory:istM|Instruction[6], RegisterBank:rbank|regs[16][6],   ;
;                                       ; due to stuck port data_in ; RegisterBank:rbank|regs[17][6], RegisterBank:rbank|regs[18][6],          ;
;                                       ;                           ; RegisterBank:rbank|regs[19][6], RegisterBank:rbank|regs[20][6],          ;
;                                       ;                           ; RegisterBank:rbank|regs[21][6], RegisterBank:rbank|regs[22][6],          ;
;                                       ;                           ; RegisterBank:rbank|regs[23][6], RegisterBank:rbank|regs[24][6],          ;
;                                       ;                           ; RegisterBank:rbank|regs[25][6], RegisterBank:rbank|regs[26][6],          ;
;                                       ;                           ; RegisterBank:rbank|regs[27][6], RegisterBank:rbank|regs[28][6],          ;
;                                       ;                           ; RegisterBank:rbank|regs[29][6], RegisterBank:rbank|regs[30][6]           ;
; InstructionMemory:istM|MemInst[0][3]  ; Stuck at GND              ; InstructionMemory:istM|Instruction[3], RegisterBank:rbank|regs[16][3],   ;
;                                       ; due to stuck port data_in ; RegisterBank:rbank|regs[17][3], RegisterBank:rbank|regs[18][3],          ;
;                                       ;                           ; RegisterBank:rbank|regs[19][3], RegisterBank:rbank|regs[20][3],          ;
;                                       ;                           ; RegisterBank:rbank|regs[21][3], RegisterBank:rbank|regs[22][3],          ;
;                                       ;                           ; RegisterBank:rbank|regs[23][3], RegisterBank:rbank|regs[24][3],          ;
;                                       ;                           ; RegisterBank:rbank|regs[25][3], RegisterBank:rbank|regs[26][3],          ;
;                                       ;                           ; RegisterBank:rbank|regs[27][3], RegisterBank:rbank|regs[28][3],          ;
;                                       ;                           ; RegisterBank:rbank|regs[29][3], RegisterBank:rbank|regs[30][3]           ;
; InstructionMemory:istM|MemInst[0][8]  ; Stuck at GND              ; InstructionMemory:istM|Instruction[8]                                    ;
;                                       ; due to stuck port data_in ;                                                                          ;
; InstructionMemory:istM|MemInst[0][9]  ; Stuck at GND              ; InstructionMemory:istM|Instruction[9]                                    ;
;                                       ; due to stuck port data_in ;                                                                          ;
; InstructionMemory:istM|MemInst[0][5]  ; Stuck at GND              ; InstructionMemory:istM|Instruction[5]                                    ;
;                                       ; due to stuck port data_in ;                                                                          ;
; InstructionMemory:istM|MemInst[0][4]  ; Stuck at GND              ; InstructionMemory:istM|Instruction[4]                                    ;
;                                       ; due to stuck port data_in ;                                                                          ;
; InstructionMemory:istM|MemInst[0][12] ; Stuck at GND              ; InstructionMemory:istM|Instruction[12]                                   ;
;                                       ; due to stuck port data_in ;                                                                          ;
; InstructionMemory:istM|MemInst[0][13] ; Stuck at GND              ; InstructionMemory:istM|Instruction[13]                                   ;
;                                       ; due to stuck port data_in ;                                                                          ;
; InstructionMemory:istM|MemInst[0][14] ; Stuck at GND              ; InstructionMemory:istM|Instruction[14]                                   ;
;                                       ; due to stuck port data_in ;                                                                          ;
; InstructionMemory:istM|MemInst[0][15] ; Stuck at GND              ; InstructionMemory:istM|Instruction[15]                                   ;
;                                       ; due to stuck port data_in ;                                                                          ;
; InstructionMemory:istM|MemInst[0][20] ; Stuck at GND              ; InstructionMemory:istM|Instruction[20]                                   ;
;                                       ; due to stuck port data_in ;                                                                          ;
; InstructionMemory:istM|MemInst[0][31] ; Stuck at GND              ; InstructionMemory:istM|Instruction[31]                                   ;
;                                       ; due to stuck port data_in ;                                                                          ;
+---------------------------------------+---------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 53    ;
; Number of registers using Synchronous Clear  ; 11    ;
; Number of registers using Synchronous Load   ; 20    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 9     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                           ;
+--------------------------------------------+------------------------------------+------+
; Register Name                              ; Megafunction                       ; Type ;
+--------------------------------------------+------------------------------------+------+
; InstructionMemory:istM|Instruction[21..24] ; RegisterBank:rbank|regs_rtl_0      ; RAM  ;
; RegisterBank:rbank|regs[0..15][0..31]      ; RegisterBank:rbank|regs_rtl_1      ; RAM  ;
; RandomAccessMemory:RAM|DataMem[0..31]      ; RandomAccessMemory:RAM|RAM_rtl_0   ; RAM  ;
; RandomAccessMemory:RAM|DataStack[0..31]    ; RandomAccessMemory:RAM|Stack_rtl_0 ; RAM  ;
+--------------------------------------------+------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |JupsCore|ProgramCounter:pc|PC[29]          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |JupsCore|Mux_32:MuxDataInRB|mux_output[19] ;
; 10:1               ; 31 bits   ; 186 LEs       ; 124 LEs              ; 62 LEs                 ; No         ; |JupsCore|ALU:arilu|Mux24                   ;
; 1:1                ; 32 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |JupsCore|ALU:arilu|Add0                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for RegisterBank:rbank|altsyncram:regs_rtl_0|altsyncram_mvc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for RegisterBank:rbank|altsyncram:regs_rtl_1|altsyncram_mvc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for RandomAccessMemory:RAM|altsyncram:RAM_rtl_0|altsyncram_g2d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for RandomAccessMemory:RAM|altsyncram:Stack_rtl_0|altsyncram_23c1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DeBounce_v:DB ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; N              ; 11    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RegisterBank:rbank|altsyncram:regs_rtl_0 ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Untyped                       ;
; WIDTHAD_A                          ; 4                    ; Untyped                       ;
; NUMWORDS_A                         ; 16                   ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 32                   ; Untyped                       ;
; WIDTHAD_B                          ; 4                    ; Untyped                       ;
; NUMWORDS_B                         ; 16                   ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_mvc1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RegisterBank:rbank|altsyncram:regs_rtl_1 ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Untyped                       ;
; WIDTHAD_A                          ; 4                    ; Untyped                       ;
; NUMWORDS_A                         ; 16                   ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 32                   ; Untyped                       ;
; WIDTHAD_B                          ; 4                    ; Untyped                       ;
; NUMWORDS_B                         ; 16                   ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_mvc1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RandomAccessMemory:RAM|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 32                   ; Untyped                          ;
; WIDTHAD_A                          ; 7                    ; Untyped                          ;
; NUMWORDS_A                         ; 100                  ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 32                   ; Untyped                          ;
; WIDTHAD_B                          ; 7                    ; Untyped                          ;
; NUMWORDS_B                         ; 100                  ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_g2d1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RandomAccessMemory:RAM|altsyncram:Stack_rtl_0 ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                            ;
; WIDTH_A                            ; 32                   ; Untyped                            ;
; WIDTHAD_A                          ; 7                    ; Untyped                            ;
; NUMWORDS_A                         ; 100                  ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 32                   ; Untyped                            ;
; WIDTHAD_B                          ; 7                    ; Untyped                            ;
; NUMWORDS_B                         ; 100                  ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_23c1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU:arilu|lpm_mult:Mult0           ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU:arilu|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                          ;
; LPM_WIDTHD             ; 32             ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_hkm ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                          ;
+-------------------------------------------+-----------------------------------------------+
; Name                                      ; Value                                         ;
+-------------------------------------------+-----------------------------------------------+
; Number of entity instances                ; 4                                             ;
; Entity Instance                           ; RegisterBank:rbank|altsyncram:regs_rtl_0      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 32                                            ;
;     -- NUMWORDS_A                         ; 16                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 32                                            ;
;     -- NUMWORDS_B                         ; 16                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
; Entity Instance                           ; RegisterBank:rbank|altsyncram:regs_rtl_1      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 32                                            ;
;     -- NUMWORDS_A                         ; 16                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 32                                            ;
;     -- NUMWORDS_B                         ; 16                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
; Entity Instance                           ; RandomAccessMemory:RAM|altsyncram:RAM_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 32                                            ;
;     -- NUMWORDS_A                         ; 100                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 32                                            ;
;     -- NUMWORDS_B                         ; 100                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
; Entity Instance                           ; RandomAccessMemory:RAM|altsyncram:Stack_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 32                                            ;
;     -- NUMWORDS_A                         ; 100                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 32                                            ;
;     -- NUMWORDS_B                         ; 100                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
+-------------------------------------------+-----------------------------------------------+


+------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                   ;
+---------------------------------------+--------------------------+
; Name                                  ; Value                    ;
+---------------------------------------+--------------------------+
; Number of entity instances            ; 1                        ;
; Entity Instance                       ; ALU:arilu|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                       ;
;     -- LPM_WIDTHB                     ; 32                       ;
;     -- LPM_WIDTHP                     ; 64                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                       ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
+---------------------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PCOut:pco|Display:d2"                                                                                                                                                                 ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halt     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; halt[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PCOut:pco|Display:d1"                                                                                                                                                                 ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halt     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; halt[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PCOut:pco|ConversorBCD:cBCD"                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; bcd3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PCOut:pco|ConversorComp2:c2"                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; signal ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Out:out|ConversorComp2:c2"                                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; signal ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterBank:rbank"                                                                  ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Data3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "setHalt:sh"                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Halt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------+
; Port Connectivity Checks: "DeBounce_v:DB" ;
+---------+-------+----------+--------------+
; Port    ; Type  ; Severity ; Details      ;
+---------+-------+----------+--------------+
; n_reset ; Input ; Info     ; Stuck at VCC ;
+---------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 53                          ;
; cycloneiii_ff         ; 53                          ;
;     ENA SLD           ; 9                           ;
;     SCLR SLD          ; 11                          ;
;     plain             ; 33                          ;
; cycloneiii_lcell_comb ; 1660                        ;
;     arith             ; 702                         ;
;         2 data inputs ; 58                          ;
;         3 data inputs ; 644                         ;
;     normal            ; 958                         ;
;         0 data inputs ; 30                          ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 78                          ;
;         3 data inputs ; 43                          ;
;         4 data inputs ; 792                         ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_ram_block  ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 128.50                      ;
; Average LUT depth     ; 84.06                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Dec 17 20:57:13 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off JupsCore -c JupsCore
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ConversorBinP2.v
    Info (12023): Found entity 1: ConversorBinP2 File: /home/julia/Downloads/JupsCore/ConversorBinP2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file InstructionMemory.v
    Info (12023): Found entity 1: InstructionMemory File: /home/julia/Downloads/JupsCore/InstructionMemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ProgramCounter.v
    Info (12023): Found entity 1: ProgramCounter File: /home/julia/Downloads/JupsCore/ProgramCounter.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file RegisterBank.v
    Info (12023): Found entity 1: RegisterBank File: /home/julia/Downloads/JupsCore/RegisterBank.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file Extender.v
    Info (12023): Found entity 1: Extender File: /home/julia/Downloads/JupsCore/Extender.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file Out.v
    Info (12023): Found entity 1: Out File: /home/julia/Downloads/JupsCore/Out.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ConversorComp2.v
    Info (12023): Found entity 1: ConversorComp2 File: /home/julia/Downloads/JupsCore/ConversorComp2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ConversorBCD.v
    Info (12023): Found entity 1: ConversorBCD File: /home/julia/Downloads/JupsCore/ConversorBCD.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file FrequenceDivider.v
    Info (12023): Found entity 1: FrequenceDivider File: /home/julia/Downloads/JupsCore/FrequenceDivider.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file RandomAccessMemory.v
    Info (12023): Found entity 1: RandomAccessMemory File: /home/julia/Downloads/JupsCore/RandomAccessMemory.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ALU.v
    Info (12023): Found entity 1: ALU File: /home/julia/Downloads/JupsCore/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file JupsCore.v
    Info (12023): Found entity 1: JupsCore File: /home/julia/Downloads/JupsCore/JupsCore.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ControlUnit.v
    Info (12023): Found entity 1: ControlUnit File: /home/julia/Downloads/JupsCore/ControlUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Display.v
    Info (12023): Found entity 1: Display File: /home/julia/Downloads/JupsCore/Display.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file setHalt.v
    Info (12023): Found entity 1: setHalt File: /home/julia/Downloads/JupsCore/setHalt.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file DeBounce_v.v
    Info (12023): Found entity 1: DeBounce_v File: /home/julia/Downloads/JupsCore/DeBounce_v.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file PCOut.v
    Info (12023): Found entity 1: PCOut File: /home/julia/Downloads/JupsCore/PCOut.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Mux_32.v
    Info (12023): Found entity 1: Mux_32 File: /home/julia/Downloads/JupsCore/Mux_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Mux_5.v
    Info (12023): Found entity 1: Mux_5 File: /home/julia/Downloads/JupsCore/Mux_5.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Mux_16.v
    Info (12023): Found entity 1: Mux_16 File: /home/julia/Downloads/JupsCore/Mux_16.v Line: 1
Info (12127): Elaborating entity "JupsCore" for the top level hierarchy
Info (12128): Elaborating entity "FrequenceDivider" for hierarchy "FrequenceDivider:fd" File: /home/julia/Downloads/JupsCore/JupsCore.v Line: 21
Info (12128): Elaborating entity "DeBounce_v" for hierarchy "DeBounce_v:DB" File: /home/julia/Downloads/JupsCore/JupsCore.v Line: 27
Info (12128): Elaborating entity "setHalt" for hierarchy "setHalt:sh" File: /home/julia/Downloads/JupsCore/JupsCore.v Line: 32
Info (12128): Elaborating entity "Mux_32" for hierarchy "Mux_32:MuxAddrJump" File: /home/julia/Downloads/JupsCore/JupsCore.v Line: 38
Info (12128): Elaborating entity "ProgramCounter" for hierarchy "ProgramCounter:pc" File: /home/julia/Downloads/JupsCore/JupsCore.v Line: 48
Info (12128): Elaborating entity "InstructionMemory" for hierarchy "InstructionMemory:istM" File: /home/julia/Downloads/JupsCore/JupsCore.v Line: 54
Warning (10030): Net "MemInst[99..3]" at InstructionMemory.v(5) has no driver or initial value, using a default initial value '0' File: /home/julia/Downloads/JupsCore/InstructionMemory.v Line: 5
Info (12128): Elaborating entity "ControlUnit" for hierarchy "ControlUnit:controlUnit" File: /home/julia/Downloads/JupsCore/JupsCore.v Line: 74
Info (12128): Elaborating entity "RandomAccessMemory" for hierarchy "RandomAccessMemory:RAM" File: /home/julia/Downloads/JupsCore/JupsCore.v Line: 83
Info (12128): Elaborating entity "Mux_16" for hierarchy "Mux_16:MuxExtender" File: /home/julia/Downloads/JupsCore/JupsCore.v Line: 89
Info (12128): Elaborating entity "Extender" for hierarchy "Extender:ext" File: /home/julia/Downloads/JupsCore/JupsCore.v Line: 93
Info (12128): Elaborating entity "Mux_5" for hierarchy "Mux_5:MuxRegDest" File: /home/julia/Downloads/JupsCore/JupsCore.v Line: 105
Info (12128): Elaborating entity "RegisterBank" for hierarchy "RegisterBank:rbank" File: /home/julia/Downloads/JupsCore/JupsCore.v Line: 119
Info (12128): Elaborating entity "Out" for hierarchy "Out:out" File: /home/julia/Downloads/JupsCore/JupsCore.v Line: 126
Info (12128): Elaborating entity "ConversorComp2" for hierarchy "Out:out|ConversorComp2:c2" File: /home/julia/Downloads/JupsCore/Out.v Line: 9
Info (12128): Elaborating entity "ConversorBCD" for hierarchy "Out:out|ConversorBCD:cBCD" File: /home/julia/Downloads/JupsCore/Out.v Line: 11
Info (12128): Elaborating entity "Display" for hierarchy "Out:out|Display:d1" File: /home/julia/Downloads/JupsCore/Out.v Line: 13
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:arilu" File: /home/julia/Downloads/JupsCore/JupsCore.v Line: 140
Info (12128): Elaborating entity "PCOut" for hierarchy "PCOut:pco" File: /home/julia/Downloads/JupsCore/JupsCore.v Line: 145
Warning (276027): Inferred dual-clock RAM node "RegisterBank:rbank|regs_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "RegisterBank:rbank|regs_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "RandomAccessMemory:RAM|RAM_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "RandomAccessMemory:RAM|Stack_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RegisterBank:rbank|regs_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RegisterBank:rbank|regs_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RandomAccessMemory:RAM|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 100
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 100
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RandomAccessMemory:RAM|Stack_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 100
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 100
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ALU:arilu|Mult0" File: /home/julia/Downloads/JupsCore/ALU.v Line: 15
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ALU:arilu|Div0" File: /home/julia/Downloads/JupsCore/ALU.v Line: 16
Info (12130): Elaborated megafunction instantiation "RegisterBank:rbank|altsyncram:regs_rtl_0"
Info (12133): Instantiated megafunction "RegisterBank:rbank|altsyncram:regs_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mvc1.tdf
    Info (12023): Found entity 1: altsyncram_mvc1 File: /home/julia/Downloads/JupsCore/db/altsyncram_mvc1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "RandomAccessMemory:RAM|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "RandomAccessMemory:RAM|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "100"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "100"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g2d1.tdf
    Info (12023): Found entity 1: altsyncram_g2d1 File: /home/julia/Downloads/JupsCore/db/altsyncram_g2d1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "RandomAccessMemory:RAM|altsyncram:Stack_rtl_0"
Info (12133): Instantiated megafunction "RandomAccessMemory:RAM|altsyncram:Stack_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "100"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "100"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_23c1.tdf
    Info (12023): Found entity 1: altsyncram_23c1 File: /home/julia/Downloads/JupsCore/db/altsyncram_23c1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "ALU:arilu|lpm_mult:Mult0" File: /home/julia/Downloads/JupsCore/ALU.v Line: 15
Info (12133): Instantiated megafunction "ALU:arilu|lpm_mult:Mult0" with the following parameter: File: /home/julia/Downloads/JupsCore/ALU.v Line: 15
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: /home/julia/Downloads/JupsCore/db/mult_7dt.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "ALU:arilu|lpm_divide:Div0" File: /home/julia/Downloads/JupsCore/ALU.v Line: 16
Info (12133): Instantiated megafunction "ALU:arilu|lpm_divide:Div0" with the following parameter: File: /home/julia/Downloads/JupsCore/ALU.v Line: 16
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf
    Info (12023): Found entity 1: lpm_divide_hkm File: /home/julia/Downloads/JupsCore/db/lpm_divide_hkm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: /home/julia/Downloads/JupsCore/db/sign_div_unsign_9nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: /home/julia/Downloads/JupsCore/db/alt_u_div_6af.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: /home/julia/Downloads/JupsCore/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: /home/julia/Downloads/JupsCore/db/add_sub_8pc.tdf Line: 22
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "RandomAccessMemory:RAM|altsyncram:Stack_rtl_0|altsyncram_23c1:auto_generated|ram_block1a0" File: /home/julia/Downloads/JupsCore/db/altsyncram_23c1.tdf Line: 37
        Warning (14320): Synthesized away node "RandomAccessMemory:RAM|altsyncram:Stack_rtl_0|altsyncram_23c1:auto_generated|ram_block1a1" File: /home/julia/Downloads/JupsCore/db/altsyncram_23c1.tdf Line: 67
        Warning (14320): Synthesized away node "RandomAccessMemory:RAM|altsyncram:Stack_rtl_0|altsyncram_23c1:auto_generated|ram_block1a2" File: /home/julia/Downloads/JupsCore/db/altsyncram_23c1.tdf Line: 97
        Warning (14320): Synthesized away node "RandomAccessMemory:RAM|altsyncram:Stack_rtl_0|altsyncram_23c1:auto_generated|ram_block1a3" File: /home/julia/Downloads/JupsCore/db/altsyncram_23c1.tdf Line: 127
        Warning (14320): Synthesized away node "RandomAccessMemory:RAM|altsyncram:Stack_rtl_0|altsyncram_23c1:auto_generated|ram_block1a4" File: /home/julia/Downloads/JupsCore/db/altsyncram_23c1.tdf Line: 157
        Warning (14320): Synthesized away node "RandomAccessMemory:RAM|altsyncram:Stack_rtl_0|altsyncram_23c1:auto_generated|ram_block1a5" File: /home/julia/Downloads/JupsCore/db/altsyncram_23c1.tdf Line: 187
        Warning (14320): Synthesized away node "RandomAccessMemory:RAM|altsyncram:Stack_rtl_0|altsyncram_23c1:auto_generated|ram_block1a6" File: /home/julia/Downloads/JupsCore/db/altsyncram_23c1.tdf Line: 217
        Warning (14320): Synthesized away node "RandomAccessMemory:RAM|altsyncram:Stack_rtl_0|altsyncram_23c1:auto_generated|ram_block1a7" File: /home/julia/Downloads/JupsCore/db/altsyncram_23c1.tdf Line: 247
        Warning (14320): Synthesized away node "RandomAccessMemory:RAM|altsyncram:Stack_rtl_0|altsyncram_23c1:auto_generated|ram_block1a8" File: /home/julia/Downloads/JupsCore/db/altsyncram_23c1.tdf Line: 277
        Warning (14320): Synthesized away node "RandomAccessMemory:RAM|altsyncram:Stack_rtl_0|altsyncram_23c1:auto_generated|ram_block1a9" File: /home/julia/Downloads/JupsCore/db/altsyncram_23c1.tdf Line: 307
        Warning (14320): Synthesized away node "RandomAccessMemory:RAM|altsyncram:Stack_rtl_0|altsyncram_23c1:auto_generated|ram_block1a10" File: /home/julia/Downloads/JupsCore/db/altsyncram_23c1.tdf Line: 337
        Warning (14320): Synthesized away node "RandomAccessMemory:RAM|altsyncram:Stack_rtl_0|altsyncram_23c1:auto_generated|ram_block1a11" File: /home/julia/Downloads/JupsCore/db/altsyncram_23c1.tdf Line: 367
        Warning (14320): Synthesized away node "RandomAccessMemory:RAM|altsyncram:Stack_rtl_0|altsyncram_23c1:auto_generated|ram_block1a12" File: /home/julia/Downloads/JupsCore/db/altsyncram_23c1.tdf Line: 397
        Warning (14320): Synthesized away node "RandomAccessMemory:RAM|altsyncram:Stack_rtl_0|altsyncram_23c1:auto_generated|ram_block1a13" File: /home/julia/Downloads/JupsCore/db/altsyncram_23c1.tdf Line: 427
        Warning (14320): Synthesized away node "RandomAccessMemory:RAM|altsyncram:Stack_rtl_0|altsyncram_23c1:auto_generated|ram_block1a14" File: /home/julia/Downloads/JupsCore/db/altsyncram_23c1.tdf Line: 457
        Warning (14320): Synthesized away node "RandomAccessMemory:RAM|altsyncram:Stack_rtl_0|altsyncram_23c1:auto_generated|ram_block1a15" File: /home/julia/Downloads/JupsCore/db/altsyncram_23c1.tdf Line: 487
        Warning (14320): Synthesized away node "RandomAccessMemory:RAM|altsyncram:Stack_rtl_0|altsyncram_23c1:auto_generated|ram_block1a16" File: /home/julia/Downloads/JupsCore/db/altsyncram_23c1.tdf Line: 517
        Warning (14320): Synthesized away node "RandomAccessMemory:RAM|altsyncram:Stack_rtl_0|altsyncram_23c1:auto_generated|ram_block1a17" File: /home/julia/Downloads/JupsCore/db/altsyncram_23c1.tdf Line: 547
        Warning (14320): Synthesized away node "RandomAccessMemory:RAM|altsyncram:Stack_rtl_0|altsyncram_23c1:auto_generated|ram_block1a18" File: /home/julia/Downloads/JupsCore/db/altsyncram_23c1.tdf Line: 577
        Warning (14320): Synthesized away node "RandomAccessMemory:RAM|altsyncram:Stack_rtl_0|altsyncram_23c1:auto_generated|ram_block1a19" File: /home/julia/Downloads/JupsCore/db/altsyncram_23c1.tdf Line: 607
        Warning (14320): Synthesized away node "RandomAccessMemory:RAM|altsyncram:Stack_rtl_0|altsyncram_23c1:auto_generated|ram_block1a20" File: /home/julia/Downloads/JupsCore/db/altsyncram_23c1.tdf Line: 637
        Warning (14320): Synthesized away node "RandomAccessMemory:RAM|altsyncram:Stack_rtl_0|altsyncram_23c1:auto_generated|ram_block1a21" File: /home/julia/Downloads/JupsCore/db/altsyncram_23c1.tdf Line: 667
        Warning (14320): Synthesized away node "RandomAccessMemory:RAM|altsyncram:Stack_rtl_0|altsyncram_23c1:auto_generated|ram_block1a22" File: /home/julia/Downloads/JupsCore/db/altsyncram_23c1.tdf Line: 697
        Warning (14320): Synthesized away node "RandomAccessMemory:RAM|altsyncram:Stack_rtl_0|altsyncram_23c1:auto_generated|ram_block1a23" File: /home/julia/Downloads/JupsCore/db/altsyncram_23c1.tdf Line: 727
        Warning (14320): Synthesized away node "RandomAccessMemory:RAM|altsyncram:Stack_rtl_0|altsyncram_23c1:auto_generated|ram_block1a24" File: /home/julia/Downloads/JupsCore/db/altsyncram_23c1.tdf Line: 757
        Warning (14320): Synthesized away node "RandomAccessMemory:RAM|altsyncram:Stack_rtl_0|altsyncram_23c1:auto_generated|ram_block1a25" File: /home/julia/Downloads/JupsCore/db/altsyncram_23c1.tdf Line: 787
        Warning (14320): Synthesized away node "RandomAccessMemory:RAM|altsyncram:Stack_rtl_0|altsyncram_23c1:auto_generated|ram_block1a26" File: /home/julia/Downloads/JupsCore/db/altsyncram_23c1.tdf Line: 817
        Warning (14320): Synthesized away node "RandomAccessMemory:RAM|altsyncram:Stack_rtl_0|altsyncram_23c1:auto_generated|ram_block1a27" File: /home/julia/Downloads/JupsCore/db/altsyncram_23c1.tdf Line: 847
        Warning (14320): Synthesized away node "RandomAccessMemory:RAM|altsyncram:Stack_rtl_0|altsyncram_23c1:auto_generated|ram_block1a28" File: /home/julia/Downloads/JupsCore/db/altsyncram_23c1.tdf Line: 877
        Warning (14320): Synthesized away node "RandomAccessMemory:RAM|altsyncram:Stack_rtl_0|altsyncram_23c1:auto_generated|ram_block1a29" File: /home/julia/Downloads/JupsCore/db/altsyncram_23c1.tdf Line: 907
        Warning (14320): Synthesized away node "RandomAccessMemory:RAM|altsyncram:Stack_rtl_0|altsyncram_23c1:auto_generated|ram_block1a30" File: /home/julia/Downloads/JupsCore/db/altsyncram_23c1.tdf Line: 937
        Warning (14320): Synthesized away node "RandomAccessMemory:RAM|altsyncram:Stack_rtl_0|altsyncram_23c1:auto_generated|ram_block1a31" File: /home/julia/Downloads/JupsCore/db/altsyncram_23c1.tdf Line: 967
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "ALU:arilu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7" File: /home/julia/Downloads/JupsCore/db/mult_7dt.tdf Line: 66
        Warning (14320): Synthesized away node "ALU:arilu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8" File: /home/julia/Downloads/JupsCore/db/mult_7dt.tdf Line: 90
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Info (286030): Timing-Driven Synthesis is running
Info (17049): 55 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/julia/Downloads/JupsCore/output_files/JupsCore.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1810 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 35 output pins
    Info (21061): Implemented 1655 logic cells
    Info (21064): Implemented 96 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings
    Info: Peak virtual memory: 1014 megabytes
    Info: Processing ended: Tue Dec 17 20:57:35 2019
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:48


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/julia/Downloads/JupsCore/output_files/JupsCore.map.smsg.


