$date
	Thu Dec  8 11:31:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dff_n_test $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$scope module DUT $end
$var wire 1 $ D $end
$var wire 1 # clock $end
$var reg 1 " Q $end
$var reg 1 ! Qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
0#
x"
x!
$end
#5
0$
#10
1$
1#
#20
0!
1"
0#
#25
0$
#30
1#
#35
1$
#40
0#
#45
0$
#50
1$
1#
#55
0$
#60
1$
0#
#70
0$
1#
#80
1!
0"
0#
#90
1#
#100
0#
#110
1#
#115
1$
#120
0$
0#
#130
1#
#135
1$
#140
0$
0#
#145
1$
#150
1#
#155
0$
#160
0#
#170
1$
1#
#175
0$
#180
0#
