<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="synthesize_runtime" title="Synthesize Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:3s</data>
            <data>0h:0m:3s</data>
            <data>0h:0m:4s</data>
            <data>237</data>
            <data>WINDOWS 10 x86_64</data>
            <data>AMD Ryzen 5 5600H with Radeon Graphics</data>
            <data>16</data>
        </row>
    </table>
    <table id="synthesize_messages" title="Synthesize Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="6">ConstraintEditor-2002: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_audio_fpga_top/source/udp_top/audio_udp_top_pytest.fdc(line number: 46)] | Port eth_rst_n_0 has been placed at location B20, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_audio_fpga_top/source/udp_top/audio_udp_top_pytest.fdc(line number: 53)] | Port eth_rgmii_tx_ctl_0 has been placed at location B18, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_audio_fpga_top/source/udp_top/audio_udp_top_pytest.fdc(line number: 74)] | Port eth_rgmii_txd_0[1] has been placed at location D17, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_audio_fpga_top/source/udp_top/audio_udp_top_pytest.fdc(line number: 81)] | Port eth_rgmii_txd_0[2] has been placed at location C18, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_audio_fpga_top/source/udp_top/audio_udp_top_pytest.fdc(line number: 88)] | Port eth_rgmii_txd_0[3] has been placed at location A18, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_audio_fpga_top/source/udp_top/audio_udp_top_pytest.fdc(line number: 134)] | Port es1_sdout has been placed at location AB5, whose type is share pin.</data>
        </row>
        <row>
            <data message="7">UserConstraintEditor-0008: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_audio_fpga_top/source/udp_top/audio_udp_top_pytest.fdc(line number: 155)] | Package pin B2 can not be placed.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_audio_fpga_top/source/udp_top/audio_udp_top_pytest.fdc(line number: 184)] | Port es1_dlrc has been placed at location Y5, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_audio_fpga_top/source/udp_top/audio_udp_top_pytest.fdc(line number: 199)] | Port key has been placed at location K18, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_audio_fpga_top/source/udp_top/audio_udp_top_pytest.fdc(line number: 204)] | Port lin_test has been placed at location Y13, whose type is share pin.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'iic_tx_sda' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'b_out[0]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'b_out[1]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'b_out[2]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'b_out[3]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'b_out[4]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'b_out[5]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'b_out[6]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'b_out[7]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'de_out' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'g_out[0]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'g_out[1]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'g_out[2]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'g_out[3]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'g_out[4]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'g_out[5]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'g_out[6]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'g_out[7]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'hs_out' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'iic_tx_scl' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'led_int' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'lin_led' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'pix_clk' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'r_out[0]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'r_out[1]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'r_out[2]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'r_out[3]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'r_out[4]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'r_out[5]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'r_out[6]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'r_out[7]' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'rstn_out' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'vs_out' unspecified I/O constraint.</data>
        </row>
        <row>
            <data message="5">ConstraintEditor-4019: Port 'key1' unspecified I/O constraint.</data>
        </row>
    </table>
    <general_container id="synthesize_settings">
        <table_container>
            <table id="synthesize_settings" title="Synthesize Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL50H-6FBG484</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>audio_fpga_top</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Option</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Fanout Guide</data>
                        <data>10000</data>
                    </row>
                    <row>
                        <data>Disable I/O Insertion</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Enable Advanced LUT Combining</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Automatic Read/Write Check Insertion for RAM</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Resource Sharing</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Retiming</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Minimum Control-set Size</data>
                        <data>2</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Timing Report</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Total Number of Paths (-max_path)</data>
                        <data>3</data>
                    </row>
                    <row>
                        <data>Number of Paths per Endpoint (-nworst)</data>
                        <data>1</data>
                    </row>
                    <row>
                        <data>Report Paths with Logic levels &gt;</data>
                        <data>-1</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Constraints</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Frequency (MHz)</data>
                        <data>1</data>
                    </row>
                    <row>
                        <data>Use Clock Period for Unconstrained IO</data>
                        <data>false</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>