#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Nov 11 13:12:07 2020
# Process ID: 11288
# Current directory: C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14632 C:\Users\Kayn\Documents\Facultate\SMP\lab02\project_2\project_2.xpr
# Log file: C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/vivado.log
# Journal file: C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Kayn/Documents/Facultate/SMP/lab02/project2' since last save.
WARNING: [filemgmt 20-922] The BXML file is of a newer version (0.37) then the current supported version (0.36).
Data could be potentially be lost
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2/simulare_behav.wcfg', nor could it be found using path 'C:/Users/Kayn/Documents/Facultate/SMP/lab02/project2/project_2/simulare_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulare' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulare_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.srcs/sources_1/new/gateand.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gateand
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.srcs/sources_1/new/gateor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gateor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.srcs/sources_1/new/gatenegare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gatenegare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.srcs/sources_1/new/impartitor_d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module impartitor_d
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.srcs/sources_1/new/impartitor_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module impartitor_a
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_decoder_0_0/sim/design_1_decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_gateand_0_0/sim/design_1_gateand_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_gateand_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_gateor_0_0/sim/design_1_gateor_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_gateor_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_gatenegare_0_0/sim/design_1_gatenegare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_gatenegare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_gateand_0_1/sim/design_1_gateand_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_gateand_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_gateand_0_2/sim/design_1_gateand_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_gateand_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_impartitor_d_0_0/sim/design_1_impartitor_d_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_impartitor_d_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_impartitor_a_0_0/sim/design_1_impartitor_a_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_impartitor_a_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_mc68000_0_0/sim/design_1_mc68000_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mc68000_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_ram8kx8_0_0/sim/design_1_ram8kx8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ram8kx8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_ram8kx8_1_0/sim/design_1_ram8kx8_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ram8kx8_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.srcs/sim_1/new/simulare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 32ca49687b48402b9ce1a813cbc04caf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare_behav xil_defaultlib.simulare xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Kayn/Documents/Facultate/SMP/lab02/DECODER.V" Line 1. Module decoder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.design_1_decoder_0_0
Compiling module xil_defaultlib.gateand
Compiling module xil_defaultlib.design_1_gateand_0_0
Compiling module xil_defaultlib.design_1_gateand_0_1
Compiling module xil_defaultlib.design_1_gateand_0_2
Compiling module xil_defaultlib.gatenegare
Compiling module xil_defaultlib.design_1_gatenegare_0_0
Compiling module xil_defaultlib.gateor
Compiling module xil_defaultlib.design_1_gateor_0_0
Compiling module xil_defaultlib.impartitor_a
Compiling module xil_defaultlib.design_1_impartitor_a_0_0
Compiling module xil_defaultlib.impartitor_d
Compiling module xil_defaultlib.design_1_impartitor_d_0_0
Compiling module xil_defaultlib.mc68000
Compiling module xil_defaultlib.design_1_mc68000_0_0
Compiling module xil_defaultlib.ram8kx8
Compiling module xil_defaultlib.design_1_ram8kx8_0_0
Compiling module xil_defaultlib.design_1_ram8kx8_1_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.simulare
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulare_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2/simulare_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2/simulare_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulare_behav -key {Behavioral:sim_1:Functional:simulare} -tclbatch {simulare.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source simulare.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulare_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 803.727 ; gain = 56.215
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 11 13:13:05 2020...
