#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jul  7 04:03:38 2025
# Process ID: 9465
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f2/conv-p10-c1-f2
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f2/conv-p10-c1-f2/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f2/conv-p10-c1-f2/vivado.jou
# Running On: coder-hftsoi-hls, OS: Linux, CPU Frequency: 3151.623 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.117 ; gain = 114.992 ; free physical = 350350 ; free virtual = 408107
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9477
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2825.504 ; gain = 393.543 ; free physical = 349471 ; free virtual = 407722
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f2/conv-p10-c1-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f2/conv-p10-c1-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f2/conv-p10-c1-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f2/conv-p10-c1-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f2/conv-p10-c1-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f2/conv-p10-c1-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f2/conv-p10-c1-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f2/conv-p10-c1-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f2/conv-p10-c1-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f2/conv-p10-c1-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f2/conv-p10-c1-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry26_proc' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f2/conv-p10-c1-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry26_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry26_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f2/conv-p10-c1-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry26_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f2/conv-p10-c1-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f2/conv-p10-c1-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f2/conv-p10-c1-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f2/conv-p10-c1-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f2/conv-p10-c1-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f2/conv-p10-c1-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f2/conv-p10-c1-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f2/conv-p10-c1-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f2/conv-p10-c1-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3025.348 ; gain = 593.387 ; free physical = 364426 ; free virtual = 423019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3034.254 ; gain = 602.293 ; free physical = 364461 ; free virtual = 423097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3042.258 ; gain = 610.297 ; free physical = 364465 ; free virtual = 423101
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3594.398 ; gain = 1162.438 ; free physical = 363418 ; free virtual = 422535
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   17 Bit       Adders := 10    
	   2 Input   10 Bit       Adders := 40    
	   3 Input   10 Bit       Adders := 40    
	   5 Input   10 Bit       Adders := 20    
	   3 Input    5 Bit       Adders := 180   
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 100   
+---XORs : 
	   2 Input      1 Bit         XORs := 641   
+---Registers : 
	               12 Bit    Registers := 26    
	               10 Bit    Registers := 316   
	                4 Bit    Registers := 63    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 50    
	                1 Bit    Registers := 816   
+---Muxes : 
	   2 Input   12 Bit        Muxes := 187   
	   2 Input   10 Bit        Muxes := 336   
	   4 Input   10 Bit        Muxes := 180   
	   7 Input   10 Bit        Muxes := 75    
	   6 Input   10 Bit        Muxes := 15    
	   3 Input   10 Bit        Muxes := 90    
	   2 Input    9 Bit        Muxes := 150   
	   3 Input    9 Bit        Muxes := 90    
	   2 Input    7 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 90    
	   2 Input    4 Bit        Muxes := 218   
	   6 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 52    
	   2 Input    1 Bit        Muxes := 397   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:47 . Memory (MB): peak = 4759.555 ; gain = 2327.594 ; free physical = 346884 ; free virtual = 407707
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:00 ; elapsed = 00:02:19 . Memory (MB): peak = 4759.555 ; gain = 2327.594 ; free physical = 347048 ; free virtual = 407447
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:13 ; elapsed = 00:02:33 . Memory (MB): peak = 4984.555 ; gain = 2552.594 ; free physical = 354442 ; free virtual = 413999
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:19 ; elapsed = 00:02:39 . Memory (MB): peak = 4984.555 ; gain = 2552.594 ; free physical = 354224 ; free virtual = 413803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:19 ; elapsed = 00:02:39 . Memory (MB): peak = 4984.555 ; gain = 2552.594 ; free physical = 354189 ; free virtual = 413767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:22 ; elapsed = 00:02:42 . Memory (MB): peak = 4984.555 ; gain = 2552.594 ; free physical = 367456 ; free virtual = 427036
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:23 ; elapsed = 00:02:43 . Memory (MB): peak = 4984.555 ; gain = 2552.594 ; free physical = 367624 ; free virtual = 427204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:25 ; elapsed = 00:02:45 . Memory (MB): peak = 4984.555 ; gain = 2552.594 ; free physical = 367688 ; free virtual = 427269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:26 ; elapsed = 00:02:46 . Memory (MB): peak = 4984.555 ; gain = 2552.594 ; free physical = 367688 ; free virtual = 427269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  1909|
|3     |LUT1   |   586|
|4     |LUT2   |  6930|
|5     |LUT3   |  3720|
|6     |LUT4   |  7736|
|7     |LUT5   |  1025|
|8     |LUT6   | 12999|
|9     |MUXF7  |    15|
|10    |FDRE   |  4186|
|11    |FDSE   |   152|
|12    |IBUF   |  1004|
|13    |OBUF   |   223|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+---------------------------------------------------------------------------+------+
|      |Instance                                                             |Module                                                                     |Cells |
+------+---------------------------------------------------------------------+---------------------------------------------------------------------------+------+
|1     |top                                                                  |                                                                           | 40486|
|2     |  Block_entry26_proc_U0                                              |hls_dummy_Block_entry26_proc                                               |   200|
|3     |  sparse_arr_feat_conv1_out_10_U                                     |hls_dummy_fifo_w10_d2_S                                                    |    50|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_284                                       |    41|
|5     |  sparse_arr_feat_conv1_out_11_U                                     |hls_dummy_fifo_w10_d2_S_0                                                  |    52|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_283                                       |    41|
|7     |  sparse_arr_feat_conv1_out_12_U                                     |hls_dummy_fifo_w10_d2_S_1                                                  |    50|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_282                                       |    41|
|9     |  sparse_arr_feat_conv1_out_13_U                                     |hls_dummy_fifo_w10_d2_S_2                                                  |    52|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_281                                       |    41|
|11    |  sparse_arr_feat_conv1_out_14_U                                     |hls_dummy_fifo_w10_d2_S_3                                                  |    51|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_280                                       |    41|
|13    |  sparse_arr_feat_conv1_out_15_U                                     |hls_dummy_fifo_w10_d2_S_4                                                  |    51|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_279                                       |    41|
|15    |  sparse_arr_feat_conv1_out_16_U                                     |hls_dummy_fifo_w10_d2_S_5                                                  |    50|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_278                                       |    41|
|17    |  sparse_arr_feat_conv1_out_17_U                                     |hls_dummy_fifo_w10_d2_S_6                                                  |    51|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_277                                       |    41|
|19    |  sparse_arr_feat_conv1_out_18_U                                     |hls_dummy_fifo_w10_d2_S_7                                                  |    51|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_276                                       |    41|
|21    |  sparse_arr_feat_conv1_out_19_U                                     |hls_dummy_fifo_w10_d2_S_8                                                  |    50|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_275                                       |    41|
|23    |  sparse_arr_feat_conv1_out_1_U                                      |hls_dummy_fifo_w10_d2_S_9                                                  |    53|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_274                                       |    41|
|25    |  sparse_arr_feat_conv1_out_2_U                                      |hls_dummy_fifo_w10_d2_S_10                                                 |    50|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_273                                       |    41|
|27    |  sparse_arr_feat_conv1_out_3_U                                      |hls_dummy_fifo_w10_d2_S_11                                                 |    52|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_272                                       |    41|
|29    |  sparse_arr_feat_conv1_out_4_U                                      |hls_dummy_fifo_w10_d2_S_12                                                 |    51|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_271                                       |    41|
|31    |  sparse_arr_feat_conv1_out_5_U                                      |hls_dummy_fifo_w10_d2_S_13                                                 |    50|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_270                                       |    41|
|33    |  sparse_arr_feat_conv1_out_6_U                                      |hls_dummy_fifo_w10_d2_S_14                                                 |    53|
|34    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_269                                       |    41|
|35    |  sparse_arr_feat_conv1_out_7_U                                      |hls_dummy_fifo_w10_d2_S_15                                                 |    52|
|36    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_268                                       |    41|
|37    |  sparse_arr_feat_conv1_out_8_U                                      |hls_dummy_fifo_w10_d2_S_16                                                 |    50|
|38    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_267                                       |    41|
|39    |  sparse_arr_feat_conv1_out_9_U                                      |hls_dummy_fifo_w10_d2_S_17                                                 |    50|
|40    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_266                                       |    41|
|41    |  sparse_arr_feat_conv1_out_U                                        |hls_dummy_fifo_w10_d2_S_18                                                 |    50|
|42    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_265                                       |    41|
|43    |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w10_d2_S_19                                                 |  1295|
|44    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_264                                       |  1283|
|45    |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w10_d2_S_20                                                 |  1205|
|46    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_263                                       |  1194|
|47    |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w10_d2_S_21                                                 |  1347|
|48    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_262                                       |  1338|
|49    |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w10_d2_S_22                                                 |  1283|
|50    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_261                                       |  1274|
|51    |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w10_d2_S_23                                                 |  1191|
|52    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_260                                       |  1182|
|53    |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w10_d2_S_24                                                 |  1254|
|54    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_259                                       |  1245|
|55    |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w10_d2_S_25                                                 |  1400|
|56    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_258                                       |  1390|
|57    |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w10_d2_S_26                                                 |  1399|
|58    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_257                                       |  1390|
|59    |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w10_d2_S_27                                                 |  1289|
|60    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_256                                       |  1280|
|61    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w10_d2_S_28                                                 |  1417|
|62    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg                                           |  1408|
|63    |  sparse_arr_hash_reduce_out_10_U                                    |hls_dummy_fifo_w4_d2_S                                                     |    71|
|64    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_255                                        |    61|
|65    |  sparse_arr_hash_reduce_out_11_U                                    |hls_dummy_fifo_w4_d2_S_29                                                  |    74|
|66    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_254                                        |    65|
|67    |  sparse_arr_hash_reduce_out_12_U                                    |hls_dummy_fifo_w4_d2_S_30                                                  |    59|
|68    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_253                                        |    50|
|69    |  sparse_arr_hash_reduce_out_13_U                                    |hls_dummy_fifo_w4_d2_S_31                                                  |    83|
|70    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_252                                        |    73|
|71    |  sparse_arr_hash_reduce_out_14_U                                    |hls_dummy_fifo_w4_d2_S_32                                                  |    69|
|72    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_251                                        |    60|
|73    |  sparse_arr_hash_reduce_out_15_U                                    |hls_dummy_fifo_w4_d2_S_33                                                  |    85|
|74    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_250                                        |    75|
|75    |  sparse_arr_hash_reduce_out_16_U                                    |hls_dummy_fifo_w4_d2_S_34                                                  |    73|
|76    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_249                                        |    64|
|77    |  sparse_arr_hash_reduce_out_17_U                                    |hls_dummy_fifo_w4_d2_S_35                                                  |    92|
|78    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_248                                        |    83|
|79    |  sparse_arr_hash_reduce_out_18_U                                    |hls_dummy_fifo_w4_d2_S_36                                                  |    59|
|80    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_247                                        |    49|
|81    |  sparse_arr_hash_reduce_out_19_U                                    |hls_dummy_fifo_w4_d2_S_37                                                  |    55|
|82    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_246                                        |    46|
|83    |  sparse_arr_hash_reduce_out_1_U                                     |hls_dummy_fifo_w4_d2_S_38                                                  |    96|
|84    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_245                                        |    87|
|85    |  sparse_arr_hash_reduce_out_2_U                                     |hls_dummy_fifo_w4_d2_S_39                                                  |    82|
|86    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_244                                        |    73|
|87    |  sparse_arr_hash_reduce_out_3_U                                     |hls_dummy_fifo_w4_d2_S_40                                                  |   109|
|88    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_243                                        |   100|
|89    |  sparse_arr_hash_reduce_out_4_U                                     |hls_dummy_fifo_w4_d2_S_41                                                  |    73|
|90    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_242                                        |    63|
|91    |  sparse_arr_hash_reduce_out_5_U                                     |hls_dummy_fifo_w4_d2_S_42                                                  |    73|
|92    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_241                                        |    64|
|93    |  sparse_arr_hash_reduce_out_6_U                                     |hls_dummy_fifo_w4_d2_S_43                                                  |    54|
|94    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_240                                        |    45|
|95    |  sparse_arr_hash_reduce_out_7_U                                     |hls_dummy_fifo_w4_d2_S_44                                                  |    54|
|96    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_239                                        |    44|
|97    |  sparse_arr_hash_reduce_out_8_U                                     |hls_dummy_fifo_w4_d2_S_45                                                  |    76|
|98    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_238                                        |    65|
|99    |  sparse_arr_hash_reduce_out_9_U                                     |hls_dummy_fifo_w4_d2_S_46                                                  |    96|
|100   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_237                                        |    87|
|101   |  sparse_arr_hash_reduce_out_U                                       |hls_dummy_fifo_w4_d2_S_47                                                  |    82|
|102   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg                                            |    72|
|103   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0  |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s | 18963|
|104   |    mul_10s_10s_18_1_1_U10                                           |hls_dummy_mul_10s_10s_18_1_1                                               |    17|
|105   |    mul_10s_10s_18_1_1_U100                                          |hls_dummy_mul_10s_10s_18_1_1_48                                            |    94|
|106   |    mul_10s_10s_18_1_1_U101                                          |hls_dummy_mul_10s_10s_18_1_1_49                                            |    94|
|107   |    mul_10s_10s_18_1_1_U102                                          |hls_dummy_mul_10s_10s_18_1_1_50                                            |    72|
|108   |    mul_10s_10s_18_1_1_U103                                          |hls_dummy_mul_10s_10s_18_1_1_51                                            |    76|
|109   |    mul_10s_10s_18_1_1_U104                                          |hls_dummy_mul_10s_10s_18_1_1_52                                            |    94|
|110   |    mul_10s_10s_18_1_1_U105                                          |hls_dummy_mul_10s_10s_18_1_1_53                                            |    17|
|111   |    mul_10s_10s_18_1_1_U106                                          |hls_dummy_mul_10s_10s_18_1_1_54                                            |    71|
|112   |    mul_10s_10s_18_1_1_U107                                          |hls_dummy_mul_10s_10s_18_1_1_55                                            |    70|
|113   |    mul_10s_10s_18_1_1_U108                                          |hls_dummy_mul_10s_10s_18_1_1_56                                            |    70|
|114   |    mul_10s_10s_18_1_1_U109                                          |hls_dummy_mul_10s_10s_18_1_1_57                                            |    81|
|115   |    mul_10s_10s_18_1_1_U11                                           |hls_dummy_mul_10s_10s_18_1_1_58                                            |   104|
|116   |    mul_10s_10s_18_1_1_U110                                          |hls_dummy_mul_10s_10s_18_1_1_59                                            |    70|
|117   |    mul_10s_10s_18_1_1_U111                                          |hls_dummy_mul_10s_10s_18_1_1_60                                            |    70|
|118   |    mul_10s_10s_18_1_1_U112                                          |hls_dummy_mul_10s_10s_18_1_1_61                                            |    76|
|119   |    mul_10s_10s_18_1_1_U113                                          |hls_dummy_mul_10s_10s_18_1_1_62                                            |    72|
|120   |    mul_10s_10s_18_1_1_U114                                          |hls_dummy_mul_10s_10s_18_1_1_63                                            |    79|
|121   |    mul_10s_10s_18_1_1_U115                                          |hls_dummy_mul_10s_10s_18_1_1_64                                            |    74|
|122   |    mul_10s_10s_18_1_1_U116                                          |hls_dummy_mul_10s_10s_18_1_1_65                                            |   103|
|123   |    mul_10s_10s_18_1_1_U117                                          |hls_dummy_mul_10s_10s_18_1_1_66                                            |   103|
|124   |    mul_10s_10s_18_1_1_U118                                          |hls_dummy_mul_10s_10s_18_1_1_67                                            |    72|
|125   |    mul_10s_10s_18_1_1_U119                                          |hls_dummy_mul_10s_10s_18_1_1_68                                            |    94|
|126   |    mul_10s_10s_18_1_1_U12                                           |hls_dummy_mul_10s_10s_18_1_1_69                                            |   111|
|127   |    mul_10s_10s_18_1_1_U120                                          |hls_dummy_mul_10s_10s_18_1_1_70                                            |    94|
|128   |    mul_10s_10s_18_1_1_U121                                          |hls_dummy_mul_10s_10s_18_1_1_71                                            |    72|
|129   |    mul_10s_10s_18_1_1_U122                                          |hls_dummy_mul_10s_10s_18_1_1_72                                            |    76|
|130   |    mul_10s_10s_18_1_1_U123                                          |hls_dummy_mul_10s_10s_18_1_1_73                                            |    94|
|131   |    mul_10s_10s_18_1_1_U124                                          |hls_dummy_mul_10s_10s_18_1_1_74                                            |    17|
|132   |    mul_10s_10s_18_1_1_U125                                          |hls_dummy_mul_10s_10s_18_1_1_75                                            |    71|
|133   |    mul_10s_10s_18_1_1_U126                                          |hls_dummy_mul_10s_10s_18_1_1_76                                            |    70|
|134   |    mul_10s_10s_18_1_1_U127                                          |hls_dummy_mul_10s_10s_18_1_1_77                                            |    70|
|135   |    mul_10s_10s_18_1_1_U128                                          |hls_dummy_mul_10s_10s_18_1_1_78                                            |    81|
|136   |    mul_10s_10s_18_1_1_U129                                          |hls_dummy_mul_10s_10s_18_1_1_79                                            |    70|
|137   |    mul_10s_10s_18_1_1_U13                                           |hls_dummy_mul_10s_10s_18_1_1_80                                            |   110|
|138   |    mul_10s_10s_18_1_1_U130                                          |hls_dummy_mul_10s_10s_18_1_1_81                                            |    70|
|139   |    mul_10s_10s_18_1_1_U131                                          |hls_dummy_mul_10s_10s_18_1_1_82                                            |    74|
|140   |    mul_10s_10s_18_1_1_U132                                          |hls_dummy_mul_10s_10s_18_1_1_83                                            |    70|
|141   |    mul_10s_10s_18_1_1_U133                                          |hls_dummy_mul_10s_10s_18_1_1_84                                            |    79|
|142   |    mul_10s_10s_18_1_1_U134                                          |hls_dummy_mul_10s_10s_18_1_1_85                                            |    74|
|143   |    mul_10s_10s_18_1_1_U135                                          |hls_dummy_mul_10s_10s_18_1_1_86                                            |   103|
|144   |    mul_10s_10s_18_1_1_U136                                          |hls_dummy_mul_10s_10s_18_1_1_87                                            |   103|
|145   |    mul_10s_10s_18_1_1_U137                                          |hls_dummy_mul_10s_10s_18_1_1_88                                            |    72|
|146   |    mul_10s_10s_18_1_1_U138                                          |hls_dummy_mul_10s_10s_18_1_1_89                                            |    94|
|147   |    mul_10s_10s_18_1_1_U139                                          |hls_dummy_mul_10s_10s_18_1_1_90                                            |    94|
|148   |    mul_10s_10s_18_1_1_U14                                           |hls_dummy_mul_10s_10s_18_1_1_91                                            |   129|
|149   |    mul_10s_10s_18_1_1_U140                                          |hls_dummy_mul_10s_10s_18_1_1_92                                            |   108|
|150   |    mul_10s_10s_18_1_1_U141                                          |hls_dummy_mul_10s_10s_18_1_1_93                                            |   112|
|151   |    mul_10s_10s_18_1_1_U142                                          |hls_dummy_mul_10s_10s_18_1_1_94                                            |    94|
|152   |    mul_10s_10s_18_1_1_U143                                          |hls_dummy_mul_10s_10s_18_1_1_95                                            |    17|
|153   |    mul_10s_10s_18_1_1_U144                                          |hls_dummy_mul_10s_10s_18_1_1_96                                            |    71|
|154   |    mul_10s_10s_18_1_1_U145                                          |hls_dummy_mul_10s_10s_18_1_1_97                                            |    70|
|155   |    mul_10s_10s_18_1_1_U146                                          |hls_dummy_mul_10s_10s_18_1_1_98                                            |    70|
|156   |    mul_10s_10s_18_1_1_U147                                          |hls_dummy_mul_10s_10s_18_1_1_99                                            |    79|
|157   |    mul_10s_10s_18_1_1_U148                                          |hls_dummy_mul_10s_10s_18_1_1_100                                           |    70|
|158   |    mul_10s_10s_18_1_1_U149                                          |hls_dummy_mul_10s_10s_18_1_1_101                                           |    70|
|159   |    mul_10s_10s_18_1_1_U15                                           |hls_dummy_mul_10s_10s_18_1_1_102                                           |   111|
|160   |    mul_10s_10s_18_1_1_U150                                          |hls_dummy_mul_10s_10s_18_1_1_103                                           |    74|
|161   |    mul_10s_10s_18_1_1_U151                                          |hls_dummy_mul_10s_10s_18_1_1_104                                           |    70|
|162   |    mul_10s_10s_18_1_1_U152                                          |hls_dummy_mul_10s_10s_18_1_1_105                                           |    79|
|163   |    mul_10s_10s_18_1_1_U153                                          |hls_dummy_mul_10s_10s_18_1_1_106                                           |    74|
|164   |    mul_10s_10s_18_1_1_U154                                          |hls_dummy_mul_10s_10s_18_1_1_107                                           |   103|
|165   |    mul_10s_10s_18_1_1_U155                                          |hls_dummy_mul_10s_10s_18_1_1_108                                           |   103|
|166   |    mul_10s_10s_18_1_1_U156                                          |hls_dummy_mul_10s_10s_18_1_1_109                                           |   108|
|167   |    mul_10s_10s_18_1_1_U157                                          |hls_dummy_mul_10s_10s_18_1_1_110                                           |    94|
|168   |    mul_10s_10s_18_1_1_U158                                          |hls_dummy_mul_10s_10s_18_1_1_111                                           |    94|
|169   |    mul_10s_10s_18_1_1_U159                                          |hls_dummy_mul_10s_10s_18_1_1_112                                           |   108|
|170   |    mul_10s_10s_18_1_1_U16                                           |hls_dummy_mul_10s_10s_18_1_1_113                                           |   110|
|171   |    mul_10s_10s_18_1_1_U160                                          |hls_dummy_mul_10s_10s_18_1_1_114                                           |   112|
|172   |    mul_10s_10s_18_1_1_U161                                          |hls_dummy_mul_10s_10s_18_1_1_115                                           |    94|
|173   |    mul_10s_10s_18_1_1_U162                                          |hls_dummy_mul_10s_10s_18_1_1_116                                           |    17|
|174   |    mul_10s_10s_18_1_1_U163                                          |hls_dummy_mul_10s_10s_18_1_1_117                                           |    71|
|175   |    mul_10s_10s_18_1_1_U164                                          |hls_dummy_mul_10s_10s_18_1_1_118                                           |    70|
|176   |    mul_10s_10s_18_1_1_U165                                          |hls_dummy_mul_10s_10s_18_1_1_119                                           |    70|
|177   |    mul_10s_10s_18_1_1_U166                                          |hls_dummy_mul_10s_10s_18_1_1_120                                           |    79|
|178   |    mul_10s_10s_18_1_1_U167                                          |hls_dummy_mul_10s_10s_18_1_1_121                                           |    70|
|179   |    mul_10s_10s_18_1_1_U168                                          |hls_dummy_mul_10s_10s_18_1_1_122                                           |    70|
|180   |    mul_10s_10s_18_1_1_U169                                          |hls_dummy_mul_10s_10s_18_1_1_123                                           |    74|
|181   |    mul_10s_10s_18_1_1_U17                                           |hls_dummy_mul_10s_10s_18_1_1_124                                           |   122|
|182   |    mul_10s_10s_18_1_1_U170                                          |hls_dummy_mul_10s_10s_18_1_1_125                                           |    70|
|183   |    mul_10s_10s_18_1_1_U171                                          |hls_dummy_mul_10s_10s_18_1_1_126                                           |    79|
|184   |    mul_10s_10s_18_1_1_U172                                          |hls_dummy_mul_10s_10s_18_1_1_127                                           |    74|
|185   |    mul_10s_10s_18_1_1_U173                                          |hls_dummy_mul_10s_10s_18_1_1_128                                           |   103|
|186   |    mul_10s_10s_18_1_1_U174                                          |hls_dummy_mul_10s_10s_18_1_1_129                                           |   103|
|187   |    mul_10s_10s_18_1_1_U175                                          |hls_dummy_mul_10s_10s_18_1_1_130                                           |   108|
|188   |    mul_10s_10s_18_1_1_U176                                          |hls_dummy_mul_10s_10s_18_1_1_131                                           |    94|
|189   |    mul_10s_10s_18_1_1_U177                                          |hls_dummy_mul_10s_10s_18_1_1_132                                           |    94|
|190   |    mul_10s_10s_18_1_1_U178                                          |hls_dummy_mul_10s_10s_18_1_1_133                                           |   108|
|191   |    mul_10s_10s_18_1_1_U179                                          |hls_dummy_mul_10s_10s_18_1_1_134                                           |   112|
|192   |    mul_10s_10s_18_1_1_U18                                           |hls_dummy_mul_10s_10s_18_1_1_135                                           |   110|
|193   |    mul_10s_10s_18_1_1_U180                                          |hls_dummy_mul_10s_10s_18_1_1_136                                           |    94|
|194   |    mul_10s_10s_18_1_1_U181                                          |hls_dummy_mul_10s_10s_18_1_1_137                                           |    17|
|195   |    mul_10s_10s_18_1_1_U182                                          |hls_dummy_mul_10s_10s_18_1_1_138                                           |    71|
|196   |    mul_10s_10s_18_1_1_U183                                          |hls_dummy_mul_10s_10s_18_1_1_139                                           |    70|
|197   |    mul_10s_10s_18_1_1_U184                                          |hls_dummy_mul_10s_10s_18_1_1_140                                           |    70|
|198   |    mul_10s_10s_18_1_1_U185                                          |hls_dummy_mul_10s_10s_18_1_1_141                                           |    81|
|199   |    mul_10s_10s_18_1_1_U186                                          |hls_dummy_mul_10s_10s_18_1_1_142                                           |    70|
|200   |    mul_10s_10s_18_1_1_U187                                          |hls_dummy_mul_10s_10s_18_1_1_143                                           |    70|
|201   |    mul_10s_10s_18_1_1_U188                                          |hls_dummy_mul_10s_10s_18_1_1_144                                           |    76|
|202   |    mul_10s_10s_18_1_1_U189                                          |hls_dummy_mul_10s_10s_18_1_1_145                                           |    70|
|203   |    mul_10s_10s_18_1_1_U19                                           |hls_dummy_mul_10s_10s_18_1_1_146                                           |   129|
|204   |    mul_10s_10s_18_1_1_U190                                          |hls_dummy_mul_10s_10s_18_1_1_147                                           |    79|
|205   |    mul_10s_10s_18_1_1_U191                                          |hls_dummy_mul_10s_10s_18_1_1_148                                           |    74|
|206   |    mul_10s_10s_18_1_1_U192                                          |hls_dummy_mul_10s_10s_18_1_1_149                                           |   103|
|207   |    mul_10s_10s_18_1_1_U193                                          |hls_dummy_mul_10s_10s_18_1_1_150                                           |   103|
|208   |    mul_10s_10s_18_1_1_U194                                          |hls_dummy_mul_10s_10s_18_1_1_151                                           |    71|
|209   |    mul_10s_10s_18_1_1_U195                                          |hls_dummy_mul_10s_10s_18_1_1_152                                           |    94|
|210   |    mul_10s_10s_18_1_1_U196                                          |hls_dummy_mul_10s_10s_18_1_1_153                                           |    94|
|211   |    mul_10s_10s_18_1_1_U197                                          |hls_dummy_mul_10s_10s_18_1_1_154                                           |    71|
|212   |    mul_10s_10s_18_1_1_U198                                          |hls_dummy_mul_10s_10s_18_1_1_155                                           |   112|
|213   |    mul_10s_10s_18_1_1_U199                                          |hls_dummy_mul_10s_10s_18_1_1_156                                           |    94|
|214   |    mul_10s_10s_18_1_1_U20                                           |hls_dummy_mul_10s_10s_18_1_1_157                                           |    64|
|215   |    mul_10s_10s_18_1_1_U21                                           |hls_dummy_mul_10s_10s_18_1_1_158                                           |   103|
|216   |    mul_10s_10s_18_1_1_U22                                           |hls_dummy_mul_10s_10s_18_1_1_159                                           |   103|
|217   |    mul_10s_10s_18_1_1_U23                                           |hls_dummy_mul_10s_10s_18_1_1_160                                           |   108|
|218   |    mul_10s_10s_18_1_1_U24                                           |hls_dummy_mul_10s_10s_18_1_1_161                                           |    94|
|219   |    mul_10s_10s_18_1_1_U25                                           |hls_dummy_mul_10s_10s_18_1_1_162                                           |    94|
|220   |    mul_10s_10s_18_1_1_U26                                           |hls_dummy_mul_10s_10s_18_1_1_163                                           |   108|
|221   |    mul_10s_10s_18_1_1_U27                                           |hls_dummy_mul_10s_10s_18_1_1_164                                           |   112|
|222   |    mul_10s_10s_18_1_1_U28                                           |hls_dummy_mul_10s_10s_18_1_1_165                                           |    94|
|223   |    mul_10s_10s_18_1_1_U29                                           |hls_dummy_mul_10s_10s_18_1_1_166                                           |    17|
|224   |    mul_10s_10s_18_1_1_U30                                           |hls_dummy_mul_10s_10s_18_1_1_167                                           |    64|
|225   |    mul_10s_10s_18_1_1_U31                                           |hls_dummy_mul_10s_10s_18_1_1_168                                           |    70|
|226   |    mul_10s_10s_18_1_1_U32                                           |hls_dummy_mul_10s_10s_18_1_1_169                                           |    70|
|227   |    mul_10s_10s_18_1_1_U33                                           |hls_dummy_mul_10s_10s_18_1_1_170                                           |    79|
|228   |    mul_10s_10s_18_1_1_U34                                           |hls_dummy_mul_10s_10s_18_1_1_171                                           |    70|
|229   |    mul_10s_10s_18_1_1_U35                                           |hls_dummy_mul_10s_10s_18_1_1_172                                           |    70|
|230   |    mul_10s_10s_18_1_1_U36                                           |hls_dummy_mul_10s_10s_18_1_1_173                                           |    76|
|231   |    mul_10s_10s_18_1_1_U37                                           |hls_dummy_mul_10s_10s_18_1_1_174                                           |    72|
|232   |    mul_10s_10s_18_1_1_U38                                           |hls_dummy_mul_10s_10s_18_1_1_175                                           |    79|
|233   |    mul_10s_10s_18_1_1_U39                                           |hls_dummy_mul_10s_10s_18_1_1_176                                           |    64|
|234   |    mul_10s_10s_18_1_1_U40                                           |hls_dummy_mul_10s_10s_18_1_1_177                                           |   103|
|235   |    mul_10s_10s_18_1_1_U41                                           |hls_dummy_mul_10s_10s_18_1_1_178                                           |   103|
|236   |    mul_10s_10s_18_1_1_U42                                           |hls_dummy_mul_10s_10s_18_1_1_179                                           |   108|
|237   |    mul_10s_10s_18_1_1_U43                                           |hls_dummy_mul_10s_10s_18_1_1_180                                           |    94|
|238   |    mul_10s_10s_18_1_1_U44                                           |hls_dummy_mul_10s_10s_18_1_1_181                                           |    94|
|239   |    mul_10s_10s_18_1_1_U45                                           |hls_dummy_mul_10s_10s_18_1_1_182                                           |    72|
|240   |    mul_10s_10s_18_1_1_U46                                           |hls_dummy_mul_10s_10s_18_1_1_183                                           |    76|
|241   |    mul_10s_10s_18_1_1_U47                                           |hls_dummy_mul_10s_10s_18_1_1_184                                           |    94|
|242   |    mul_10s_10s_18_1_1_U48                                           |hls_dummy_mul_10s_10s_18_1_1_185                                           |    17|
|243   |    mul_10s_10s_18_1_1_U49                                           |hls_dummy_mul_10s_10s_18_1_1_186                                           |    71|
|244   |    mul_10s_10s_18_1_1_U50                                           |hls_dummy_mul_10s_10s_18_1_1_187                                           |    70|
|245   |    mul_10s_10s_18_1_1_U51                                           |hls_dummy_mul_10s_10s_18_1_1_188                                           |    70|
|246   |    mul_10s_10s_18_1_1_U52                                           |hls_dummy_mul_10s_10s_18_1_1_189                                           |    81|
|247   |    mul_10s_10s_18_1_1_U53                                           |hls_dummy_mul_10s_10s_18_1_1_190                                           |    70|
|248   |    mul_10s_10s_18_1_1_U54                                           |hls_dummy_mul_10s_10s_18_1_1_191                                           |    70|
|249   |    mul_10s_10s_18_1_1_U55                                           |hls_dummy_mul_10s_10s_18_1_1_192                                           |    76|
|250   |    mul_10s_10s_18_1_1_U56                                           |hls_dummy_mul_10s_10s_18_1_1_193                                           |    72|
|251   |    mul_10s_10s_18_1_1_U57                                           |hls_dummy_mul_10s_10s_18_1_1_194                                           |    79|
|252   |    mul_10s_10s_18_1_1_U58                                           |hls_dummy_mul_10s_10s_18_1_1_195                                           |    74|
|253   |    mul_10s_10s_18_1_1_U59                                           |hls_dummy_mul_10s_10s_18_1_1_196                                           |   103|
|254   |    mul_10s_10s_18_1_1_U60                                           |hls_dummy_mul_10s_10s_18_1_1_197                                           |   103|
|255   |    mul_10s_10s_18_1_1_U61                                           |hls_dummy_mul_10s_10s_18_1_1_198                                           |    72|
|256   |    mul_10s_10s_18_1_1_U62                                           |hls_dummy_mul_10s_10s_18_1_1_199                                           |    94|
|257   |    mul_10s_10s_18_1_1_U63                                           |hls_dummy_mul_10s_10s_18_1_1_200                                           |    94|
|258   |    mul_10s_10s_18_1_1_U64                                           |hls_dummy_mul_10s_10s_18_1_1_201                                           |    72|
|259   |    mul_10s_10s_18_1_1_U65                                           |hls_dummy_mul_10s_10s_18_1_1_202                                           |    76|
|260   |    mul_10s_10s_18_1_1_U66                                           |hls_dummy_mul_10s_10s_18_1_1_203                                           |    94|
|261   |    mul_10s_10s_18_1_1_U67                                           |hls_dummy_mul_10s_10s_18_1_1_204                                           |    17|
|262   |    mul_10s_10s_18_1_1_U68                                           |hls_dummy_mul_10s_10s_18_1_1_205                                           |    71|
|263   |    mul_10s_10s_18_1_1_U69                                           |hls_dummy_mul_10s_10s_18_1_1_206                                           |    70|
|264   |    mul_10s_10s_18_1_1_U70                                           |hls_dummy_mul_10s_10s_18_1_1_207                                           |    70|
|265   |    mul_10s_10s_18_1_1_U71                                           |hls_dummy_mul_10s_10s_18_1_1_208                                           |    79|
|266   |    mul_10s_10s_18_1_1_U72                                           |hls_dummy_mul_10s_10s_18_1_1_209                                           |    70|
|267   |    mul_10s_10s_18_1_1_U73                                           |hls_dummy_mul_10s_10s_18_1_1_210                                           |    70|
|268   |    mul_10s_10s_18_1_1_U74                                           |hls_dummy_mul_10s_10s_18_1_1_211                                           |    74|
|269   |    mul_10s_10s_18_1_1_U75                                           |hls_dummy_mul_10s_10s_18_1_1_212                                           |    70|
|270   |    mul_10s_10s_18_1_1_U76                                           |hls_dummy_mul_10s_10s_18_1_1_213                                           |    79|
|271   |    mul_10s_10s_18_1_1_U77                                           |hls_dummy_mul_10s_10s_18_1_1_214                                           |    74|
|272   |    mul_10s_10s_18_1_1_U78                                           |hls_dummy_mul_10s_10s_18_1_1_215                                           |   103|
|273   |    mul_10s_10s_18_1_1_U79                                           |hls_dummy_mul_10s_10s_18_1_1_216                                           |   103|
|274   |    mul_10s_10s_18_1_1_U80                                           |hls_dummy_mul_10s_10s_18_1_1_217                                           |   108|
|275   |    mul_10s_10s_18_1_1_U81                                           |hls_dummy_mul_10s_10s_18_1_1_218                                           |    94|
|276   |    mul_10s_10s_18_1_1_U82                                           |hls_dummy_mul_10s_10s_18_1_1_219                                           |    94|
|277   |    mul_10s_10s_18_1_1_U83                                           |hls_dummy_mul_10s_10s_18_1_1_220                                           |   108|
|278   |    mul_10s_10s_18_1_1_U84                                           |hls_dummy_mul_10s_10s_18_1_1_221                                           |   112|
|279   |    mul_10s_10s_18_1_1_U85                                           |hls_dummy_mul_10s_10s_18_1_1_222                                           |    94|
|280   |    mul_10s_10s_18_1_1_U86                                           |hls_dummy_mul_10s_10s_18_1_1_223                                           |    17|
|281   |    mul_10s_10s_18_1_1_U87                                           |hls_dummy_mul_10s_10s_18_1_1_224                                           |    71|
|282   |    mul_10s_10s_18_1_1_U88                                           |hls_dummy_mul_10s_10s_18_1_1_225                                           |    70|
|283   |    mul_10s_10s_18_1_1_U89                                           |hls_dummy_mul_10s_10s_18_1_1_226                                           |    70|
|284   |    mul_10s_10s_18_1_1_U90                                           |hls_dummy_mul_10s_10s_18_1_1_227                                           |    79|
|285   |    mul_10s_10s_18_1_1_U91                                           |hls_dummy_mul_10s_10s_18_1_1_228                                           |    70|
|286   |    mul_10s_10s_18_1_1_U92                                           |hls_dummy_mul_10s_10s_18_1_1_229                                           |    70|
|287   |    mul_10s_10s_18_1_1_U93                                           |hls_dummy_mul_10s_10s_18_1_1_230                                           |    76|
|288   |    mul_10s_10s_18_1_1_U94                                           |hls_dummy_mul_10s_10s_18_1_1_231                                           |    72|
|289   |    mul_10s_10s_18_1_1_U95                                           |hls_dummy_mul_10s_10s_18_1_1_232                                           |    79|
|290   |    mul_10s_10s_18_1_1_U96                                           |hls_dummy_mul_10s_10s_18_1_1_233                                           |    74|
|291   |    mul_10s_10s_18_1_1_U97                                           |hls_dummy_mul_10s_10s_18_1_1_234                                           |   103|
|292   |    mul_10s_10s_18_1_1_U98                                           |hls_dummy_mul_10s_10s_18_1_1_235                                           |   103|
|293   |    mul_10s_10s_18_1_1_U99                                           |hls_dummy_mul_10s_10s_18_1_1_236                                           |   108|
|294   |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4  |  4431|
+------+---------------------------------------------------------------------+---------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:26 ; elapsed = 00:02:46 . Memory (MB): peak = 4984.555 ; gain = 2552.594 ; free physical = 367688 ; free virtual = 427269
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:26 ; elapsed = 00:02:46 . Memory (MB): peak = 4984.555 ; gain = 2552.594 ; free physical = 367688 ; free virtual = 427269
Synthesis Optimization Complete : Time (s): cpu = 00:02:26 ; elapsed = 00:02:46 . Memory (MB): peak = 4984.562 ; gain = 2552.594 ; free physical = 367688 ; free virtual = 427269
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.6 . Memory (MB): peak = 4984.562 ; gain = 0.000 ; free physical = 367845 ; free virtual = 427425
INFO: [Netlist 29-17] Analyzing 2929 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5040.582 ; gain = 0.000 ; free physical = 367784 ; free virtual = 427365
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 1004 instances

Synth Design complete | Checksum: 39cafa44
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:44 ; elapsed = 00:03:00 . Memory (MB): peak = 5040.582 ; gain = 2632.465 ; free physical = 367787 ; free virtual = 427368
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 4522.096; main = 4213.323; forked = 339.712
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5951.918; main = 5040.586; forked = 967.359
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5104.613 ; gain = 64.031 ; free physical = 367789 ; free virtual = 427371

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1174ddbaf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 5144.191 ; gain = 39.578 ; free physical = 367696 ; free virtual = 427278

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 13 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14b5f1788

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5144.191 ; gain = 0.000 ; free physical = 367480 ; free virtual = 427061
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 3 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d2da3f9d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 5144.191 ; gain = 0.000 ; free physical = 367476 ; free virtual = 427057
INFO: [Opt 31-389] Phase Constant propagation created 9 cells and removed 24 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16b9ccaba

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 5144.191 ; gain = 0.000 ; free physical = 367464 ; free virtual = 427044
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 1f0bd7e3c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 5144.191 ; gain = 0.000 ; free physical = 367454 ; free virtual = 427044
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 1f0bd7e3c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 5144.191 ; gain = 0.000 ; free physical = 367454 ; free virtual = 427045
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |               3  |                                              0  |
|  Constant propagation         |               9  |              24  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1f0bd7e3c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 5144.191 ; gain = 0.000 ; free physical = 367454 ; free virtual = 427045

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1f0bd7e3c

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5144.191 ; gain = 0.000 ; free physical = 367225 ; free virtual = 426816

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1f0bd7e3c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5144.191 ; gain = 0.000 ; free physical = 367225 ; free virtual = 426815

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5144.191 ; gain = 0.000 ; free physical = 367225 ; free virtual = 426815
Ending Netlist Obfuscation Task | Checksum: 1f0bd7e3c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5144.191 ; gain = 0.000 ; free physical = 367223 ; free virtual = 426814
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 5144.191 ; gain = 103.609 ; free physical = 367223 ; free virtual = 426814
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Jul  7 04:07:06 2025...
