Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o I:/Logic/Final Project/Final Submission/Elevator/testBench_isim_beh.exe -prj I:/Logic/Final Project/Final Submission/Elevator/testBench_beh.prj work.testBench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "I:/Logic/Final Project/Final Submission/Elevator/ram_usage.v" into library work
Analyzing Verilog file "I:/Logic/Final Project/Final Submission/Elevator/E1.v" into library work
Analyzing Verilog file "I:/Logic/Final Project/Final Submission/Elevator/Elevator.v" into library work
Analyzing Verilog file "I:/Logic/Final Project/Final Submission/Elevator/testBench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "I:/Logic/Final Project/Final Submission/Elevator/RAM.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling module E1
Compiling module ram_usage
Compiling module Elevator
Compiling module testBench
Compiling module glbl
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture rtl of entity SYNCSRAM [syncsram_default]
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Compiled 5 Verilog Units
Built simulation executable I:/Logic/Final Project/Final Submission/Elevator/testBench_isim_beh.exe
Fuse Memory Usage: 36492 KB
Fuse CPU Usage: 780 ms
