#include "pch.h"
#include "InstructionBuilder.h"

class Instruction2ArgImm : public InstructionBuilder {
public:
  Instruction2ArgImm(const OpcodeBase &opcode) : InstructionBuilder(opcode) {
  }
  InstructionBuilder &setRegImm(const Register      &reg, int immv);
  InstructionBuilder &setMemImm(const MemoryOperand &mem, int immv);
};

#define IMMOP 0x80
InstructionBuilder &Instruction2ArgImm::setRegImm(const Register &reg, int immv) {
  DEFINEMETHODNAME;
  const BYTE    regIndex  = reg.getIndex();
  const RegSize regSize   = reg.getSize();
  const bool    immIsByte = isByte(immv);
  switch(regSize) {
  case REGSIZE_BYTE :
    if(!immIsByte) sizeError(method,reg,immv);
    if(regIndex == 0) {
      or(0x04).add((char)immv).setOperandSize(regSize);
    } else {
      prefixImm(IMMOP,reg,true ).setModeBits(MR_REG(regIndex)).add((char)immv);
    }
    break;
  case REGSIZE_WORD :
    if(!isWord(immv)) sizeError(method,reg,immv);
    if(immIsByte) {
      prefixImm(IMMOP,reg,true ).setModeBits(MR_REG(regIndex)).add((char)immv);
    } else if(regIndex == 0) {
      or(0x04).add(&immv,2).setOperandSize(regSize);
    } else {
      prefixImm(IMMOP,reg,false).setModeBits(MR_REG(regIndex)).add(&immv,2);
    }
    break;
  default           :
    if(immIsByte) {
      prefixImm(IMMOP,reg,true ).setModeBits(MR_REG(regIndex)).add((char)immv);
    } else if(regIndex == 0) {
      or(0x04).add((BYTE*)&immv,4).setOperandSize(regSize);
    } else {
      prefixImm(IMMOP,reg,false).setModeBits(MR_REG(regIndex)).add(&immv,4);
    }
    break;
  }
  SETREXBITS(HIGHINDEXTOREX(regIndex,0));
  return *this;
}

InstructionBuilder &Instruction2ArgImm::setMemImm(const MemoryOperand &mem, int immv) {
  DEFINEMETHODNAME;
  const OperandSize size      = mem.getSize();
  const bool        immIsByte = isByte(immv);
  switch(size) {
  case REGSIZE_BYTE :
    if(!immIsByte) sizeError(method,mem,immv);
    prefixImm(IMMOP,mem,true).setMemoryOperand(mem).add((char)immv);
    break;
  case REGSIZE_WORD :
    if(!isWord(immv)) sizeError(method,mem,immv);
    prefixImm(IMMOP,mem,immIsByte).setMemoryOperand(mem).add(&immv,immIsByte?1:2);
    break;
  default           :
    prefixImm(IMMOP,mem,immIsByte).setMemoryOperand(mem).add(&immv,immIsByte?1:4);
    break;
  }
  return *this;
}

InstructionBase Opcode2Arg::operator()(const InstructionOperand &op1, const InstructionOperand &op2) const {
  isValidOperandCombination(op1,op2,true);
  switch(op1.getType()) {
  case REGISTER       :
    switch(op2.getType()) {
    case REGISTER       : // reg <- reg
      return InstructionBuilder(*this).setRegRegOperands(op1.getRegister(),op2.getRegister());
    case MEMORYOPERAND  : // reg <- mem
      return InstructionBuilder(*this).setMemoryRegOperands((MemoryOperand&)op2, op1.getRegister()).setDirectionBit(REGISTER,MEMORYOPERAND);
    case IMMEDIATEVALUE : // reg <- imm
      return Instruction2ArgImm(*this).setRegImm(op1.getRegister(), op2.getImmInt32());
    }
    break;
  case MEMORYOPERAND    :
    switch(op2.getType()) {
    case REGISTER       : // mem <- reg
      return InstructionBuilder(*this).setMemoryRegOperands((MemoryOperand&)op1, op2.getRegister()).setDirectionBit(MEMORYOPERAND,REGISTER);
    case IMMEDIATEVALUE : // mem <- imm
      return Instruction2ArgImm(*this).setMemImm((MemoryOperand&)op1, op2.getImmInt32());
    }
  }
  throwInvalidOperandCombination(op1,op2);
  return __super::operator()(op1,op2);
}

InstructionBase Opcode2ArgPfxF2::operator()(const InstructionOperand &op1, const InstructionOperand &op2) const {
  return InstructionBuilder(__super::operator()(op1,op2)).prefix(0xF2);
}

bool Opcode2ArgPfxF2SD::validateSameSize(const Register &reg, const InstructionOperand &op, bool throwOnError) const {
  if((reg.getType() == REGTYPE_XMM) && (op.getType() == MEMORYOPERAND)) {
    if(op.getSize() == REGSIZE_MMWORD) {
      return true;
    }
  }
  return __super::validateSameSize(reg,op,throwOnError);
}
