{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1729608528737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1729608528737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 21:48:48 2024 " "Processing started: Tue Oct 22 21:48:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1729608528737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1729608528737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off single_cycle -c single_cycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off single_cycle -c single_cycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1729608528737 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1729608528963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729608529012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729608529012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brc.sv 1 1 " "Found 1 design units, including 1 entities, in source file brc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 brc " "Found entity 1: brc" {  } { { "brc.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/brc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729608529019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729608529019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file ctrl_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unit " "Found entity 1: ctrl_unit" {  } { { "ctrl_unit.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/ctrl_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729608529024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729608529024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i\$.sv 1 1 " "Found 1 design units, including 1 entities, in source file i\$.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I\$ " "Found entity 1: I\$" {  } { { "I\$.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/I\$.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729608529028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729608529028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImmGen " "Found entity 1: ImmGen" {  } { { "ImmGen.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/ImmGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729608529033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729608529033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "insn_vld.sv 1 1 " "Found 1 design units, including 1 entities, in source file insn_vld.sv" { { "Info" "ISGN_ENTITY_NAME" "1 insn_vld " "Found entity 1: insn_vld" {  } { { "insn_vld.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/insn_vld.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729608529037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729608529037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729608529046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729608529046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/mux_2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729608529050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729608529050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_3to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3to1 " "Found entity 1: mux_3to1" {  } { { "mux_3to1.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/mux_3to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729608529054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729608529054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_adder " "Found entity 1: pc_adder" {  } { { "pc_adder.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/pc_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729608529058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729608529058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_debug.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_debug.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_debug " "Found entity 1: pc_debug" {  } { { "pc_debug.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/pc_debug.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729608529062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729608529062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729608529066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729608529066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729608529074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729608529074 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc Pc single_cycle.sv(25) " "Verilog HDL Declaration information at single_cycle.sv(25): object \"pc\" differs only in case from object \"Pc\" in the same scope" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729608529075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file single_cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 single_cycle " "Found entity 1: single_cycle" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729608529075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729608529075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_single_cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_single_cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 single_cycle_tb " "Found entity 1: single_cycle_tb" {  } { { "tb_single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/tb_single_cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729608529083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729608529083 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i lsu.sv(50) " "Verilog HDL Implicit Net warning at lsu.sv(50): created implicit net for \"i\"" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729608529083 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "single_cycle " "Elaborating entity \"single_cycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1729608529122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 mux_2to1:mux211 " "Elaborating entity \"mux_2to1\" for hierarchy \"mux_2to1:mux211\"" {  } { { "single_cycle.sv" "mux211" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729608529151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:Pc " "Elaborating entity \"pc\" for hierarchy \"pc:Pc\"" {  } { { "single_cycle.sv" "Pc" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729608529155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_adder pc_adder:adder " "Elaborating entity \"pc_adder\" for hierarchy \"pc_adder:adder\"" {  } { { "single_cycle.sv" "adder" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729608529160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I\$ I\$:i\$ " "Elaborating entity \"I\$\" for hierarchy \"I\$:i\$\"" {  } { { "single_cycle.sv" "i\$" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729608529165 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "25 0 8192 I\$.sv(8) " "Verilog HDL warning at I\$.sv(8): number of words (25) in memory file does not match the number of elements in the address range \[0:8192\]" {  } { { "I\$.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/I\$.sv" 8 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1729608529197 "|single_cycle|I$:i$"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions_value.data_a 0 I\$.sv(5) " "Net \"instructions_value.data_a\" at I\$.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "I\$.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/I\$.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1729608531795 "|single_cycle|I$:i$"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions_value.waddr_a 0 I\$.sv(5) " "Net \"instructions_value.waddr_a\" at I\$.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "I\$.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/I\$.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1729608531795 "|single_cycle|I$:i$"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions_value.we_a 0 I\$.sv(5) " "Net \"instructions_value.we_a\" at I\$.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "I\$.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/I\$.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1729608531795 "|single_cycle|I$:i$"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:regf " "Elaborating entity \"regfile\" for hierarchy \"regfile:regf\"" {  } { { "single_cycle.sv" "regf" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729608531802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmGen ImmGen:immgen " "Elaborating entity \"ImmGen\" for hierarchy \"ImmGen:immgen\"" {  } { { "single_cycle.sv" "immgen" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729608531854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brc brc:Brc " "Elaborating entity \"brc\" for hierarchy \"brc:Brc\"" {  } { { "single_cycle.sv" "Brc" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729608531860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:Alu " "Elaborating entity \"alu\" for hierarchy \"alu:Alu\"" {  } { { "single_cycle.sv" "Alu" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729608531866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu lsu:Lsu " "Elaborating entity \"lsu\" for hierarchy \"lsu:Lsu\"" {  } { { "single_cycle.sv" "Lsu" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729608531880 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i lsu.sv(50) " "Verilog HDL or VHDL warning at lsu.sv(50): object \"i\" assigned a value but never read" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1729608531881 "|single_cycle|lsu:Lsu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 lsu.sv(50) " "Verilog HDL assignment warning at lsu.sv(50): truncated value with size 2 to match size of target (1)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729608531882 "|single_cycle|lsu:Lsu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 lsu.sv(61) " "Verilog HDL assignment warning at lsu.sv(61): truncated value with size 8 to match size of target (7)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729608531882 "|single_cycle|lsu:Lsu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 lsu.sv(62) " "Verilog HDL assignment warning at lsu.sv(62): truncated value with size 8 to match size of target (7)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729608531882 "|single_cycle|lsu:Lsu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 lsu.sv(63) " "Verilog HDL assignment warning at lsu.sv(63): truncated value with size 8 to match size of target (7)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729608531882 "|single_cycle|lsu:Lsu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 lsu.sv(64) " "Verilog HDL assignment warning at lsu.sv(64): truncated value with size 8 to match size of target (7)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729608531882 "|single_cycle|lsu:Lsu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 lsu.sv(65) " "Verilog HDL assignment warning at lsu.sv(65): truncated value with size 8 to match size of target (7)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729608531882 "|single_cycle|lsu:Lsu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 lsu.sv(66) " "Verilog HDL assignment warning at lsu.sv(66): truncated value with size 8 to match size of target (7)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729608531882 "|single_cycle|lsu:Lsu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 lsu.sv(67) " "Verilog HDL assignment warning at lsu.sv(67): truncated value with size 8 to match size of target (7)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729608531882 "|single_cycle|lsu:Lsu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 lsu.sv(68) " "Verilog HDL assignment warning at lsu.sv(68): truncated value with size 8 to match size of target (7)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729608531882 "|single_cycle|lsu:Lsu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lsu.sv(116) " "Verilog HDL Case Statement warning at lsu.sv(116): incomplete case statement has no default case item" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 116 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1729608531884 "|single_cycle|lsu:Lsu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lsu.sv(111) " "Verilog HDL Case Statement warning at lsu.sv(111): incomplete case statement has no default case item" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 111 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1729608531884 "|single_cycle|lsu:Lsu"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "lsu.sv(159) " "Verilog HDL Case Statement warning at lsu.sv(159): can't check case statement for completeness because the case expression has too many possible states" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 159 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1729608531886 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[1\]\[0\] lsu.sv(135) " "Inferred latch for \"seven_segment\[1\]\[0\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532076 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[1\]\[1\] lsu.sv(135) " "Inferred latch for \"seven_segment\[1\]\[1\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532076 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[1\]\[2\] lsu.sv(135) " "Inferred latch for \"seven_segment\[1\]\[2\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532076 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[1\]\[3\] lsu.sv(135) " "Inferred latch for \"seven_segment\[1\]\[3\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532076 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[1\]\[4\] lsu.sv(135) " "Inferred latch for \"seven_segment\[1\]\[4\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532076 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[1\]\[5\] lsu.sv(135) " "Inferred latch for \"seven_segment\[1\]\[5\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532076 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[1\]\[6\] lsu.sv(135) " "Inferred latch for \"seven_segment\[1\]\[6\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532076 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[1\]\[7\] lsu.sv(135) " "Inferred latch for \"seven_segment\[1\]\[7\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532076 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[2\]\[0\] lsu.sv(135) " "Inferred latch for \"seven_segment\[2\]\[0\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532076 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[2\]\[1\] lsu.sv(135) " "Inferred latch for \"seven_segment\[2\]\[1\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532076 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[2\]\[2\] lsu.sv(135) " "Inferred latch for \"seven_segment\[2\]\[2\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532076 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[2\]\[3\] lsu.sv(135) " "Inferred latch for \"seven_segment\[2\]\[3\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532076 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[2\]\[4\] lsu.sv(135) " "Inferred latch for \"seven_segment\[2\]\[4\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532076 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[2\]\[5\] lsu.sv(135) " "Inferred latch for \"seven_segment\[2\]\[5\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532076 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[2\]\[6\] lsu.sv(135) " "Inferred latch for \"seven_segment\[2\]\[6\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532076 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[2\]\[7\] lsu.sv(135) " "Inferred latch for \"seven_segment\[2\]\[7\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532076 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[3\]\[0\] lsu.sv(135) " "Inferred latch for \"seven_segment\[3\]\[0\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532076 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[3\]\[1\] lsu.sv(135) " "Inferred latch for \"seven_segment\[3\]\[1\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532076 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[3\]\[2\] lsu.sv(135) " "Inferred latch for \"seven_segment\[3\]\[2\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532076 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[3\]\[3\] lsu.sv(135) " "Inferred latch for \"seven_segment\[3\]\[3\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532076 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[3\]\[4\] lsu.sv(135) " "Inferred latch for \"seven_segment\[3\]\[4\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532076 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[3\]\[5\] lsu.sv(135) " "Inferred latch for \"seven_segment\[3\]\[5\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532076 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[3\]\[6\] lsu.sv(135) " "Inferred latch for \"seven_segment\[3\]\[6\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532076 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[3\]\[7\] lsu.sv(135) " "Inferred latch for \"seven_segment\[3\]\[7\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532077 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[4\]\[0\] lsu.sv(135) " "Inferred latch for \"seven_segment\[4\]\[0\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532077 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[4\]\[1\] lsu.sv(135) " "Inferred latch for \"seven_segment\[4\]\[1\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532077 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[4\]\[2\] lsu.sv(135) " "Inferred latch for \"seven_segment\[4\]\[2\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532077 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[4\]\[3\] lsu.sv(135) " "Inferred latch for \"seven_segment\[4\]\[3\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532077 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[4\]\[4\] lsu.sv(135) " "Inferred latch for \"seven_segment\[4\]\[4\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532077 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[4\]\[5\] lsu.sv(135) " "Inferred latch for \"seven_segment\[4\]\[5\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532077 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[4\]\[6\] lsu.sv(135) " "Inferred latch for \"seven_segment\[4\]\[6\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532077 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[4\]\[7\] lsu.sv(135) " "Inferred latch for \"seven_segment\[4\]\[7\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532077 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[5\]\[0\] lsu.sv(135) " "Inferred latch for \"seven_segment\[5\]\[0\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532077 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[5\]\[1\] lsu.sv(135) " "Inferred latch for \"seven_segment\[5\]\[1\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532077 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[5\]\[2\] lsu.sv(135) " "Inferred latch for \"seven_segment\[5\]\[2\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532077 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[5\]\[3\] lsu.sv(135) " "Inferred latch for \"seven_segment\[5\]\[3\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532077 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[5\]\[4\] lsu.sv(135) " "Inferred latch for \"seven_segment\[5\]\[4\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532077 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[5\]\[5\] lsu.sv(135) " "Inferred latch for \"seven_segment\[5\]\[5\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532077 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[5\]\[6\] lsu.sv(135) " "Inferred latch for \"seven_segment\[5\]\[6\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532077 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[5\]\[7\] lsu.sv(135) " "Inferred latch for \"seven_segment\[5\]\[7\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532077 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[6\]\[0\] lsu.sv(135) " "Inferred latch for \"seven_segment\[6\]\[0\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532077 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[6\]\[1\] lsu.sv(135) " "Inferred latch for \"seven_segment\[6\]\[1\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532077 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[6\]\[2\] lsu.sv(135) " "Inferred latch for \"seven_segment\[6\]\[2\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532077 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[6\]\[3\] lsu.sv(135) " "Inferred latch for \"seven_segment\[6\]\[3\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532077 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[6\]\[4\] lsu.sv(135) " "Inferred latch for \"seven_segment\[6\]\[4\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532077 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[6\]\[5\] lsu.sv(135) " "Inferred latch for \"seven_segment\[6\]\[5\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532077 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[6\]\[6\] lsu.sv(135) " "Inferred latch for \"seven_segment\[6\]\[6\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532077 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[6\]\[7\] lsu.sv(135) " "Inferred latch for \"seven_segment\[6\]\[7\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532077 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[7\]\[0\] lsu.sv(135) " "Inferred latch for \"seven_segment\[7\]\[0\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532078 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[7\]\[1\] lsu.sv(135) " "Inferred latch for \"seven_segment\[7\]\[1\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532078 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[7\]\[2\] lsu.sv(135) " "Inferred latch for \"seven_segment\[7\]\[2\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532078 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[7\]\[3\] lsu.sv(135) " "Inferred latch for \"seven_segment\[7\]\[3\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532078 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[7\]\[4\] lsu.sv(135) " "Inferred latch for \"seven_segment\[7\]\[4\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532078 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[7\]\[5\] lsu.sv(135) " "Inferred latch for \"seven_segment\[7\]\[5\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532078 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[7\]\[6\] lsu.sv(135) " "Inferred latch for \"seven_segment\[7\]\[6\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532078 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_segment\[7\]\[7\] lsu.sv(135) " "Inferred latch for \"seven_segment\[7\]\[7\]\" at lsu.sv(135)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729608532078 "|single_cycle|lsu:Lsu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3to1 mux_3to1:mux31 " "Elaborating entity \"mux_3to1\" for hierarchy \"mux_3to1:mux31\"" {  } { { "single_cycle.sv" "mux31" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729608532267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_debug pc_debug:pc_de " "Elaborating entity \"pc_debug\" for hierarchy \"pc_debug:pc_de\"" {  } { { "single_cycle.sv" "pc_de" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729608532272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "insn_vld insn_vld:ins_vld " "Elaborating entity \"insn_vld\" for hierarchy \"insn_vld:ins_vld\"" {  } { { "single_cycle.sv" "ins_vld" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729608532276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_unit ctrl_unit:ctrl " "Elaborating entity \"ctrl_unit\" for hierarchy \"ctrl_unit:ctrl\"" {  } { { "single_cycle.sv" "ctrl" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729608532280 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ctrl_unit.sv(37) " "Verilog HDL Case Statement warning at ctrl_unit.sv(37): incomplete case statement has no default case item" {  } { { "ctrl_unit.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/ctrl_unit.sv" 37 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1729608532281 "|single_cycle|ctrl_unit:ctrl"}
