{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 10 17:40:30 2011 " "Info: Processing started: Fri Jun 10 17:40:30 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projet_VHDL -c projet_VHDL --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projet_VHDL -c projet_VHDL --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } } { "/usr/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register PGCD:inst4\|a_tmp\[0\] register PGCD:inst4\|state.ST_SWAP_AB 259.4 MHz 3.855 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 259.4 MHz between source register \"PGCD:inst4\|a_tmp\[0\]\" and destination register \"PGCD:inst4\|state.ST_SWAP_AB\" (period= 3.855 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.644 ns + Longest register register " "Info: + Longest register to register delay is 3.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PGCD:inst4\|a_tmp\[0\] 1 REG LCFF_X57_Y27_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y27_N9; Fanout = 4; REG Node = 'PGCD:inst4\|a_tmp\[0\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PGCD:inst4|a_tmp[0] } "NODE_NAME" } } { "PGCD.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/PGCD.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.414 ns) 0.941 ns PGCD:inst4\|LessThan0~1 2 COMB LCCOMB_X58_Y27_N8 1 " "Info: 2: + IC(0.527 ns) + CELL(0.414 ns) = 0.941 ns; Loc. = LCCOMB_X58_Y27_N8; Fanout = 1; COMB Node = 'PGCD:inst4\|LessThan0~1'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.941 ns" { PGCD:inst4|a_tmp[0] PGCD:inst4|LessThan0~1 } "NODE_NAME" } } { "PGCD.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/PGCD.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.012 ns PGCD:inst4\|LessThan0~3 3 COMB LCCOMB_X58_Y27_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.012 ns; Loc. = LCCOMB_X58_Y27_N10; Fanout = 1; COMB Node = 'PGCD:inst4\|LessThan0~3'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { PGCD:inst4|LessThan0~1 PGCD:inst4|LessThan0~3 } "NODE_NAME" } } { "PGCD.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/PGCD.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.083 ns PGCD:inst4\|LessThan0~5 4 COMB LCCOMB_X58_Y27_N12 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.083 ns; Loc. = LCCOMB_X58_Y27_N12; Fanout = 1; COMB Node = 'PGCD:inst4\|LessThan0~5'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { PGCD:inst4|LessThan0~3 PGCD:inst4|LessThan0~5 } "NODE_NAME" } } { "PGCD.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/PGCD.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.242 ns PGCD:inst4\|LessThan0~7 5 COMB LCCOMB_X58_Y27_N14 1 " "Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 1.242 ns; Loc. = LCCOMB_X58_Y27_N14; Fanout = 1; COMB Node = 'PGCD:inst4\|LessThan0~7'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.159 ns" { PGCD:inst4|LessThan0~5 PGCD:inst4|LessThan0~7 } "NODE_NAME" } } { "PGCD.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/PGCD.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.313 ns PGCD:inst4\|LessThan0~9 6 COMB LCCOMB_X58_Y27_N16 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.313 ns; Loc. = LCCOMB_X58_Y27_N16; Fanout = 1; COMB Node = 'PGCD:inst4\|LessThan0~9'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { PGCD:inst4|LessThan0~7 PGCD:inst4|LessThan0~9 } "NODE_NAME" } } { "PGCD.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/PGCD.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.384 ns PGCD:inst4\|LessThan0~11 7 COMB LCCOMB_X58_Y27_N18 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.384 ns; Loc. = LCCOMB_X58_Y27_N18; Fanout = 1; COMB Node = 'PGCD:inst4\|LessThan0~11'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { PGCD:inst4|LessThan0~9 PGCD:inst4|LessThan0~11 } "NODE_NAME" } } { "PGCD.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/PGCD.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.455 ns PGCD:inst4\|LessThan0~13 8 COMB LCCOMB_X58_Y27_N20 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.455 ns; Loc. = LCCOMB_X58_Y27_N20; Fanout = 1; COMB Node = 'PGCD:inst4\|LessThan0~13'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { PGCD:inst4|LessThan0~11 PGCD:inst4|LessThan0~13 } "NODE_NAME" } } { "PGCD.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/PGCD.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.526 ns PGCD:inst4\|LessThan0~15 9 COMB LCCOMB_X58_Y27_N22 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.526 ns; Loc. = LCCOMB_X58_Y27_N22; Fanout = 1; COMB Node = 'PGCD:inst4\|LessThan0~15'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { PGCD:inst4|LessThan0~13 PGCD:inst4|LessThan0~15 } "NODE_NAME" } } { "PGCD.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/PGCD.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.597 ns PGCD:inst4\|LessThan0~17 10 COMB LCCOMB_X58_Y27_N24 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.597 ns; Loc. = LCCOMB_X58_Y27_N24; Fanout = 1; COMB Node = 'PGCD:inst4\|LessThan0~17'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { PGCD:inst4|LessThan0~15 PGCD:inst4|LessThan0~17 } "NODE_NAME" } } { "PGCD.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/PGCD.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.668 ns PGCD:inst4\|LessThan0~19 11 COMB LCCOMB_X58_Y27_N26 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.668 ns; Loc. = LCCOMB_X58_Y27_N26; Fanout = 1; COMB Node = 'PGCD:inst4\|LessThan0~19'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { PGCD:inst4|LessThan0~17 PGCD:inst4|LessThan0~19 } "NODE_NAME" } } { "PGCD.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/PGCD.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.739 ns PGCD:inst4\|LessThan0~21 12 COMB LCCOMB_X58_Y27_N28 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.739 ns; Loc. = LCCOMB_X58_Y27_N28; Fanout = 1; COMB Node = 'PGCD:inst4\|LessThan0~21'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { PGCD:inst4|LessThan0~19 PGCD:inst4|LessThan0~21 } "NODE_NAME" } } { "PGCD.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/PGCD.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.885 ns PGCD:inst4\|LessThan0~23 13 COMB LCCOMB_X58_Y27_N30 1 " "Info: 13: + IC(0.000 ns) + CELL(0.146 ns) = 1.885 ns; Loc. = LCCOMB_X58_Y27_N30; Fanout = 1; COMB Node = 'PGCD:inst4\|LessThan0~23'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.146 ns" { PGCD:inst4|LessThan0~21 PGCD:inst4|LessThan0~23 } "NODE_NAME" } } { "PGCD.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/PGCD.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.956 ns PGCD:inst4\|LessThan0~25 14 COMB LCCOMB_X58_Y26_N0 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.956 ns; Loc. = LCCOMB_X58_Y26_N0; Fanout = 1; COMB Node = 'PGCD:inst4\|LessThan0~25'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { PGCD:inst4|LessThan0~23 PGCD:inst4|LessThan0~25 } "NODE_NAME" } } { "PGCD.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/PGCD.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.027 ns PGCD:inst4\|LessThan0~27 15 COMB LCCOMB_X58_Y26_N2 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.027 ns; Loc. = LCCOMB_X58_Y26_N2; Fanout = 1; COMB Node = 'PGCD:inst4\|LessThan0~27'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { PGCD:inst4|LessThan0~25 PGCD:inst4|LessThan0~27 } "NODE_NAME" } } { "PGCD.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/PGCD.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.098 ns PGCD:inst4\|LessThan0~29 16 COMB LCCOMB_X58_Y26_N4 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.098 ns; Loc. = LCCOMB_X58_Y26_N4; Fanout = 1; COMB Node = 'PGCD:inst4\|LessThan0~29'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { PGCD:inst4|LessThan0~27 PGCD:inst4|LessThan0~29 } "NODE_NAME" } } { "PGCD.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/PGCD.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.169 ns PGCD:inst4\|LessThan0~31 17 COMB LCCOMB_X58_Y26_N6 1 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.169 ns; Loc. = LCCOMB_X58_Y26_N6; Fanout = 1; COMB Node = 'PGCD:inst4\|LessThan0~31'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { PGCD:inst4|LessThan0~29 PGCD:inst4|LessThan0~31 } "NODE_NAME" } } { "PGCD.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/PGCD.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.240 ns PGCD:inst4\|LessThan0~33 18 COMB LCCOMB_X58_Y26_N8 1 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.240 ns; Loc. = LCCOMB_X58_Y26_N8; Fanout = 1; COMB Node = 'PGCD:inst4\|LessThan0~33'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { PGCD:inst4|LessThan0~31 PGCD:inst4|LessThan0~33 } "NODE_NAME" } } { "PGCD.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/PGCD.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.311 ns PGCD:inst4\|LessThan0~35 19 COMB LCCOMB_X58_Y26_N10 1 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.311 ns; Loc. = LCCOMB_X58_Y26_N10; Fanout = 1; COMB Node = 'PGCD:inst4\|LessThan0~35'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { PGCD:inst4|LessThan0~33 PGCD:inst4|LessThan0~35 } "NODE_NAME" } } { "PGCD.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/PGCD.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.382 ns PGCD:inst4\|LessThan0~37 20 COMB LCCOMB_X58_Y26_N12 1 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.382 ns; Loc. = LCCOMB_X58_Y26_N12; Fanout = 1; COMB Node = 'PGCD:inst4\|LessThan0~37'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { PGCD:inst4|LessThan0~35 PGCD:inst4|LessThan0~37 } "NODE_NAME" } } { "PGCD.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/PGCD.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.541 ns PGCD:inst4\|LessThan0~39 21 COMB LCCOMB_X58_Y26_N14 1 " "Info: 21: + IC(0.000 ns) + CELL(0.159 ns) = 2.541 ns; Loc. = LCCOMB_X58_Y26_N14; Fanout = 1; COMB Node = 'PGCD:inst4\|LessThan0~39'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.159 ns" { PGCD:inst4|LessThan0~37 PGCD:inst4|LessThan0~39 } "NODE_NAME" } } { "PGCD.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/PGCD.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.612 ns PGCD:inst4\|LessThan0~41 22 COMB LCCOMB_X58_Y26_N16 1 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.612 ns; Loc. = LCCOMB_X58_Y26_N16; Fanout = 1; COMB Node = 'PGCD:inst4\|LessThan0~41'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { PGCD:inst4|LessThan0~39 PGCD:inst4|LessThan0~41 } "NODE_NAME" } } { "PGCD.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/PGCD.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.683 ns PGCD:inst4\|LessThan0~43 23 COMB LCCOMB_X58_Y26_N18 1 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.683 ns; Loc. = LCCOMB_X58_Y26_N18; Fanout = 1; COMB Node = 'PGCD:inst4\|LessThan0~43'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { PGCD:inst4|LessThan0~41 PGCD:inst4|LessThan0~43 } "NODE_NAME" } } { "PGCD.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/PGCD.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.754 ns PGCD:inst4\|LessThan0~45 24 COMB LCCOMB_X58_Y26_N20 1 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.754 ns; Loc. = LCCOMB_X58_Y26_N20; Fanout = 1; COMB Node = 'PGCD:inst4\|LessThan0~45'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { PGCD:inst4|LessThan0~43 PGCD:inst4|LessThan0~45 } "NODE_NAME" } } { "PGCD.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/PGCD.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.164 ns PGCD:inst4\|LessThan0~46 25 COMB LCCOMB_X58_Y26_N22 2 " "Info: 25: + IC(0.000 ns) + CELL(0.410 ns) = 3.164 ns; Loc. = LCCOMB_X58_Y26_N22; Fanout = 2; COMB Node = 'PGCD:inst4\|LessThan0~46'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.410 ns" { PGCD:inst4|LessThan0~45 PGCD:inst4|LessThan0~46 } "NODE_NAME" } } { "PGCD.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/PGCD.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 3.560 ns PGCD:inst4\|Selector3~0 26 COMB LCCOMB_X58_Y26_N26 1 " "Info: 26: + IC(0.246 ns) + CELL(0.150 ns) = 3.560 ns; Loc. = LCCOMB_X58_Y26_N26; Fanout = 1; COMB Node = 'PGCD:inst4\|Selector3~0'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.396 ns" { PGCD:inst4|LessThan0~46 PGCD:inst4|Selector3~0 } "NODE_NAME" } } { "PGCD.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/PGCD.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.644 ns PGCD:inst4\|state.ST_SWAP_AB 27 REG LCFF_X58_Y26_N27 50 " "Info: 27: + IC(0.000 ns) + CELL(0.084 ns) = 3.644 ns; Loc. = LCFF_X58_Y26_N27; Fanout = 50; REG Node = 'PGCD:inst4\|state.ST_SWAP_AB'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.084 ns" { PGCD:inst4|Selector3~0 PGCD:inst4|state.ST_SWAP_AB } "NODE_NAME" } } { "PGCD.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/PGCD.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.871 ns ( 78.79 % ) " "Info: Total cell delay = 2.871 ns ( 78.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.773 ns ( 21.21 % ) " "Info: Total interconnect delay = 0.773 ns ( 21.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "3.644 ns" { PGCD:inst4|a_tmp[0] PGCD:inst4|LessThan0~1 PGCD:inst4|LessThan0~3 PGCD:inst4|LessThan0~5 PGCD:inst4|LessThan0~7 PGCD:inst4|LessThan0~9 PGCD:inst4|LessThan0~11 PGCD:inst4|LessThan0~13 PGCD:inst4|LessThan0~15 PGCD:inst4|LessThan0~17 PGCD:inst4|LessThan0~19 PGCD:inst4|LessThan0~21 PGCD:inst4|LessThan0~23 PGCD:inst4|LessThan0~25 PGCD:inst4|LessThan0~27 PGCD:inst4|LessThan0~29 PGCD:inst4|LessThan0~31 PGCD:inst4|LessThan0~33 PGCD:inst4|LessThan0~35 PGCD:inst4|LessThan0~37 PGCD:inst4|LessThan0~39 PGCD:inst4|LessThan0~41 PGCD:inst4|LessThan0~43 PGCD:inst4|LessThan0~45 PGCD:inst4|LessThan0~46 PGCD:inst4|Selector3~0 PGCD:inst4|state.ST_SWAP_AB } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "3.644 ns" { PGCD:inst4|a_tmp[0] {} PGCD:inst4|LessThan0~1 {} PGCD:inst4|LessThan0~3 {} PGCD:inst4|LessThan0~5 {} PGCD:inst4|LessThan0~7 {} PGCD:inst4|LessThan0~9 {} PGCD:inst4|LessThan0~11 {} PGCD:inst4|LessThan0~13 {} PGCD:inst4|LessThan0~15 {} PGCD:inst4|LessThan0~17 {} PGCD:inst4|LessThan0~19 {} PGCD:inst4|LessThan0~21 {} PGCD:inst4|LessThan0~23 {} PGCD:inst4|LessThan0~25 {} PGCD:inst4|LessThan0~27 {} PGCD:inst4|LessThan0~29 {} PGCD:inst4|LessThan0~31 {} PGCD:inst4|LessThan0~33 {} PGCD:inst4|LessThan0~35 {} PGCD:inst4|LessThan0~37 {} PGCD:inst4|LessThan0~39 {} PGCD:inst4|LessThan0~41 {} PGCD:inst4|LessThan0~43 {} PGCD:inst4|LessThan0~45 {} PGCD:inst4|LessThan0~46 {} PGCD:inst4|Selector3~0 {} PGCD:inst4|state.ST_SWAP_AB {} } { 0.000ns 0.527ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.246ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.834 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLK~clkctrl 2 COMB CLKCTRL_G14 277 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 277; COMB Node = 'CLK~clkctrl'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.112 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.537 ns) 2.834 ns PGCD:inst4\|state.ST_SWAP_AB 3 REG LCFF_X58_Y26_N27 50 " "Info: 3: + IC(1.226 ns) + CELL(0.537 ns) = 2.834 ns; Loc. = LCFF_X58_Y26_N27; Fanout = 50; REG Node = 'PGCD:inst4\|state.ST_SWAP_AB'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.763 ns" { CLK~clkctrl PGCD:inst4|state.ST_SWAP_AB } "NODE_NAME" } } { "PGCD.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/PGCD.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.79 % ) " "Info: Total cell delay = 1.496 ns ( 52.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.338 ns ( 47.21 % ) " "Info: Total interconnect delay = 1.338 ns ( 47.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.834 ns" { CLK CLK~clkctrl PGCD:inst4|state.ST_SWAP_AB } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.834 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PGCD:inst4|state.ST_SWAP_AB {} } { 0.000ns 0.000ns 0.112ns 1.226ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.831 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.831 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLK~clkctrl 2 COMB CLKCTRL_G14 277 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 277; COMB Node = 'CLK~clkctrl'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.112 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.537 ns) 2.831 ns PGCD:inst4\|a_tmp\[0\] 3 REG LCFF_X57_Y27_N9 4 " "Info: 3: + IC(1.223 ns) + CELL(0.537 ns) = 2.831 ns; Loc. = LCFF_X57_Y27_N9; Fanout = 4; REG Node = 'PGCD:inst4\|a_tmp\[0\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.760 ns" { CLK~clkctrl PGCD:inst4|a_tmp[0] } "NODE_NAME" } } { "PGCD.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/PGCD.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.84 % ) " "Info: Total cell delay = 1.496 ns ( 52.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.335 ns ( 47.16 % ) " "Info: Total interconnect delay = 1.335 ns ( 47.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.831 ns" { CLK CLK~clkctrl PGCD:inst4|a_tmp[0] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.831 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PGCD:inst4|a_tmp[0] {} } { 0.000ns 0.000ns 0.112ns 1.223ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.834 ns" { CLK CLK~clkctrl PGCD:inst4|state.ST_SWAP_AB } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.834 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PGCD:inst4|state.ST_SWAP_AB {} } { 0.000ns 0.000ns 0.112ns 1.226ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.831 ns" { CLK CLK~clkctrl PGCD:inst4|a_tmp[0] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.831 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PGCD:inst4|a_tmp[0] {} } { 0.000ns 0.000ns 0.112ns 1.223ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "PGCD.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/PGCD.vhd" 104 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "PGCD.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/PGCD.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "3.644 ns" { PGCD:inst4|a_tmp[0] PGCD:inst4|LessThan0~1 PGCD:inst4|LessThan0~3 PGCD:inst4|LessThan0~5 PGCD:inst4|LessThan0~7 PGCD:inst4|LessThan0~9 PGCD:inst4|LessThan0~11 PGCD:inst4|LessThan0~13 PGCD:inst4|LessThan0~15 PGCD:inst4|LessThan0~17 PGCD:inst4|LessThan0~19 PGCD:inst4|LessThan0~21 PGCD:inst4|LessThan0~23 PGCD:inst4|LessThan0~25 PGCD:inst4|LessThan0~27 PGCD:inst4|LessThan0~29 PGCD:inst4|LessThan0~31 PGCD:inst4|LessThan0~33 PGCD:inst4|LessThan0~35 PGCD:inst4|LessThan0~37 PGCD:inst4|LessThan0~39 PGCD:inst4|LessThan0~41 PGCD:inst4|LessThan0~43 PGCD:inst4|LessThan0~45 PGCD:inst4|LessThan0~46 PGCD:inst4|Selector3~0 PGCD:inst4|state.ST_SWAP_AB } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "3.644 ns" { PGCD:inst4|a_tmp[0] {} PGCD:inst4|LessThan0~1 {} PGCD:inst4|LessThan0~3 {} PGCD:inst4|LessThan0~5 {} PGCD:inst4|LessThan0~7 {} PGCD:inst4|LessThan0~9 {} PGCD:inst4|LessThan0~11 {} PGCD:inst4|LessThan0~13 {} PGCD:inst4|LessThan0~15 {} PGCD:inst4|LessThan0~17 {} PGCD:inst4|LessThan0~19 {} PGCD:inst4|LessThan0~21 {} PGCD:inst4|LessThan0~23 {} PGCD:inst4|LessThan0~25 {} PGCD:inst4|LessThan0~27 {} PGCD:inst4|LessThan0~29 {} PGCD:inst4|LessThan0~31 {} PGCD:inst4|LessThan0~33 {} PGCD:inst4|LessThan0~35 {} PGCD:inst4|LessThan0~37 {} PGCD:inst4|LessThan0~39 {} PGCD:inst4|LessThan0~41 {} PGCD:inst4|LessThan0~43 {} PGCD:inst4|LessThan0~45 {} PGCD:inst4|LessThan0~46 {} PGCD:inst4|Selector3~0 {} PGCD:inst4|state.ST_SWAP_AB {} } { 0.000ns 0.527ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.246ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.834 ns" { CLK CLK~clkctrl PGCD:inst4|state.ST_SWAP_AB } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.834 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PGCD:inst4|state.ST_SWAP_AB {} } { 0.000ns 0.000ns 0.112ns 1.226ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.831 ns" { CLK CLK~clkctrl PGCD:inst4|a_tmp[0] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.831 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PGCD:inst4|a_tmp[0] {} } { 0.000ns 0.000ns 0.112ns 1.223ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "rs232in:inst\|state.WAIT_StartBit RX CLK 5.788 ns register " "Info: tsu for register \"rs232in:inst\|state.WAIT_StartBit\" (data pin = \"RX\", clock pin = \"CLK\") is 5.788 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.655 ns + Longest pin register " "Info: + Longest pin to register delay is 8.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns RX 1 PIN PIN_D21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D21; Fanout = 3; PIN Node = 'RX'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RX } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 368 -336 -168 384 "RX" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.292 ns) + CELL(0.275 ns) 7.407 ns rs232in:inst\|Selector0~0 2 COMB LCCOMB_X52_Y21_N22 1 " "Info: 2: + IC(6.292 ns) + CELL(0.275 ns) = 7.407 ns; Loc. = LCCOMB_X52_Y21_N22; Fanout = 1; COMB Node = 'rs232in:inst\|Selector0~0'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "6.567 ns" { RX rs232in:inst|Selector0~0 } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232in.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.150 ns) 8.571 ns rs232in:inst\|Selector0~1 3 COMB LCCOMB_X56_Y24_N20 1 " "Info: 3: + IC(1.014 ns) + CELL(0.150 ns) = 8.571 ns; Loc. = LCCOMB_X56_Y24_N20; Fanout = 1; COMB Node = 'rs232in:inst\|Selector0~1'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.164 ns" { rs232in:inst|Selector0~0 rs232in:inst|Selector0~1 } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232in.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.655 ns rs232in:inst\|state.WAIT_StartBit 4 REG LCFF_X56_Y24_N21 21 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 8.655 ns; Loc. = LCFF_X56_Y24_N21; Fanout = 21; REG Node = 'rs232in:inst\|state.WAIT_StartBit'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.084 ns" { rs232in:inst|Selector0~1 rs232in:inst|state.WAIT_StartBit } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232in.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.349 ns ( 15.59 % ) " "Info: Total cell delay = 1.349 ns ( 15.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.306 ns ( 84.41 % ) " "Info: Total interconnect delay = 7.306 ns ( 84.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "8.655 ns" { RX rs232in:inst|Selector0~0 rs232in:inst|Selector0~1 rs232in:inst|state.WAIT_StartBit } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "8.655 ns" { RX {} RX~combout {} rs232in:inst|Selector0~0 {} rs232in:inst|Selector0~1 {} rs232in:inst|state.WAIT_StartBit {} } { 0.000ns 0.000ns 6.292ns 1.014ns 0.000ns } { 0.000ns 0.840ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232in.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.831 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.831 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLK~clkctrl 2 COMB CLKCTRL_G14 277 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 277; COMB Node = 'CLK~clkctrl'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.112 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.537 ns) 2.831 ns rs232in:inst\|state.WAIT_StartBit 3 REG LCFF_X56_Y24_N21 21 " "Info: 3: + IC(1.223 ns) + CELL(0.537 ns) = 2.831 ns; Loc. = LCFF_X56_Y24_N21; Fanout = 21; REG Node = 'rs232in:inst\|state.WAIT_StartBit'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.760 ns" { CLK~clkctrl rs232in:inst|state.WAIT_StartBit } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232in.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.84 % ) " "Info: Total cell delay = 1.496 ns ( 52.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.335 ns ( 47.16 % ) " "Info: Total interconnect delay = 1.335 ns ( 47.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.831 ns" { CLK CLK~clkctrl rs232in:inst|state.WAIT_StartBit } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.831 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rs232in:inst|state.WAIT_StartBit {} } { 0.000ns 0.000ns 0.112ns 1.223ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "8.655 ns" { RX rs232in:inst|Selector0~0 rs232in:inst|Selector0~1 rs232in:inst|state.WAIT_StartBit } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "8.655 ns" { RX {} RX~combout {} rs232in:inst|Selector0~0 {} rs232in:inst|Selector0~1 {} rs232in:inst|state.WAIT_StartBit {} } { 0.000ns 0.000ns 6.292ns 1.014ns 0.000ns } { 0.000ns 0.840ns 0.275ns 0.150ns 0.084ns } "" } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.831 ns" { CLK CLK~clkctrl rs232in:inst|state.WAIT_StartBit } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.831 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rs232in:inst|state.WAIT_StartBit {} } { 0.000ns 0.000ns 0.112ns 1.223ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Tx rs232out:inst1\|R_data\[0\] 10.466 ns register " "Info: tco from clock \"CLK\" to destination pin \"Tx\" through register \"rs232out:inst1\|R_data\[0\]\" is 10.466 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.847 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLK~clkctrl 2 COMB CLKCTRL_G14 277 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 277; COMB Node = 'CLK~clkctrl'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.112 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.537 ns) 2.847 ns rs232out:inst1\|R_data\[0\] 3 REG LCFF_X65_Y24_N9 1 " "Info: 3: + IC(1.239 ns) + CELL(0.537 ns) = 2.847 ns; Loc. = LCFF_X65_Y24_N9; Fanout = 1; REG Node = 'rs232out:inst1\|R_data\[0\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.776 ns" { CLK~clkctrl rs232out:inst1|R_data[0] } "NODE_NAME" } } { "rs232out.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232out.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.55 % ) " "Info: Total cell delay = 1.496 ns ( 52.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.351 ns ( 47.45 % ) " "Info: Total interconnect delay = 1.351 ns ( 47.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.847 ns" { CLK CLK~clkctrl rs232out:inst1|R_data[0] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.847 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rs232out:inst1|R_data[0] {} } { 0.000ns 0.000ns 0.112ns 1.239ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "rs232out.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232out.vhd" 70 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.369 ns + Longest register pin " "Info: + Longest register to pin delay is 7.369 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rs232out:inst1\|R_data\[0\] 1 REG LCFF_X65_Y24_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X65_Y24_N9; Fanout = 1; REG Node = 'rs232out:inst1\|R_data\[0\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rs232out:inst1|R_data[0] } "NODE_NAME" } } { "rs232out.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232out.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.438 ns) 1.188 ns rs232out:inst1\|Tx~0 2 COMB LCCOMB_X61_Y24_N8 1 " "Info: 2: + IC(0.750 ns) + CELL(0.438 ns) = 1.188 ns; Loc. = LCCOMB_X61_Y24_N8; Fanout = 1; COMB Node = 'rs232out:inst1\|Tx~0'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.188 ns" { rs232out:inst1|R_data[0] rs232out:inst1|Tx~0 } "NODE_NAME" } } { "rs232out.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232out.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.393 ns) + CELL(2.788 ns) 7.369 ns Tx 3 PIN PIN_E21 0 " "Info: 3: + IC(3.393 ns) + CELL(2.788 ns) = 7.369 ns; Loc. = PIN_E21; Fanout = 0; PIN Node = 'Tx'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "6.181 ns" { rs232out:inst1|Tx~0 Tx } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 344 880 1056 360 "Tx" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.226 ns ( 43.78 % ) " "Info: Total cell delay = 3.226 ns ( 43.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.143 ns ( 56.22 % ) " "Info: Total interconnect delay = 4.143 ns ( 56.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "7.369 ns" { rs232out:inst1|R_data[0] rs232out:inst1|Tx~0 Tx } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "7.369 ns" { rs232out:inst1|R_data[0] {} rs232out:inst1|Tx~0 {} Tx {} } { 0.000ns 0.750ns 3.393ns } { 0.000ns 0.438ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.847 ns" { CLK CLK~clkctrl rs232out:inst1|R_data[0] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.847 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rs232out:inst1|R_data[0] {} } { 0.000ns 0.000ns 0.112ns 1.239ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "7.369 ns" { rs232out:inst1|R_data[0] rs232out:inst1|Tx~0 Tx } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "7.369 ns" { rs232out:inst1|R_data[0] {} rs232out:inst1|Tx~0 {} Tx {} } { 0.000ns 0.750ns 3.393ns } { 0.000ns 0.438ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "rs232in:inst\|R_sh\[7\] RX CLK -4.225 ns register " "Info: th for register \"rs232in:inst\|R_sh\[7\]\" (data pin = \"RX\", clock pin = \"CLK\") is -4.225 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.836 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLK~clkctrl 2 COMB CLKCTRL_G14 277 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 277; COMB Node = 'CLK~clkctrl'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.112 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.537 ns) 2.836 ns rs232in:inst\|R_sh\[7\] 3 REG LCFF_X58_Y25_N27 2 " "Info: 3: + IC(1.228 ns) + CELL(0.537 ns) = 2.836 ns; Loc. = LCFF_X58_Y25_N27; Fanout = 2; REG Node = 'rs232in:inst\|R_sh\[7\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.765 ns" { CLK~clkctrl rs232in:inst|R_sh[7] } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232in.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.75 % ) " "Info: Total cell delay = 1.496 ns ( 52.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.340 ns ( 47.25 % ) " "Info: Total interconnect delay = 1.340 ns ( 47.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.836 ns" { CLK CLK~clkctrl rs232in:inst|R_sh[7] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.836 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rs232in:inst|R_sh[7] {} } { 0.000ns 0.000ns 0.112ns 1.228ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232in.vhd" 66 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.327 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns RX 1 PIN PIN_D21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D21; Fanout = 3; PIN Node = 'RX'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RX } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 368 -336 -168 384 "RX" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.254 ns) + CELL(0.149 ns) 7.243 ns rs232in:inst\|R_sh\[7\]~feeder 2 COMB LCCOMB_X58_Y25_N26 1 " "Info: 2: + IC(6.254 ns) + CELL(0.149 ns) = 7.243 ns; Loc. = LCCOMB_X58_Y25_N26; Fanout = 1; COMB Node = 'rs232in:inst\|R_sh\[7\]~feeder'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "6.403 ns" { RX rs232in:inst|R_sh[7]~feeder } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232in.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.327 ns rs232in:inst\|R_sh\[7\] 3 REG LCFF_X58_Y25_N27 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.327 ns; Loc. = LCFF_X58_Y25_N27; Fanout = 2; REG Node = 'rs232in:inst\|R_sh\[7\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.084 ns" { rs232in:inst|R_sh[7]~feeder rs232in:inst|R_sh[7] } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232in.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.073 ns ( 14.64 % ) " "Info: Total cell delay = 1.073 ns ( 14.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.254 ns ( 85.36 % ) " "Info: Total interconnect delay = 6.254 ns ( 85.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "7.327 ns" { RX rs232in:inst|R_sh[7]~feeder rs232in:inst|R_sh[7] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "7.327 ns" { RX {} RX~combout {} rs232in:inst|R_sh[7]~feeder {} rs232in:inst|R_sh[7] {} } { 0.000ns 0.000ns 6.254ns 0.000ns } { 0.000ns 0.840ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.836 ns" { CLK CLK~clkctrl rs232in:inst|R_sh[7] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.836 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rs232in:inst|R_sh[7] {} } { 0.000ns 0.000ns 0.112ns 1.228ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "7.327 ns" { RX rs232in:inst|R_sh[7]~feeder rs232in:inst|R_sh[7] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "7.327 ns" { RX {} RX~combout {} rs232in:inst|R_sh[7]~feeder {} rs232in:inst|R_sh[7] {} } { 0.000ns 0.000ns 6.254ns 0.000ns } { 0.000ns 0.840ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "458 " "Info: Peak virtual memory: 458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 10 17:40:30 2011 " "Info: Processing ended: Fri Jun 10 17:40:30 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
