Release 14.2 - ngc2edif P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design FIFO_GTX.ngc ...
WARNING:NetListWriters:298 - No output is written to FIFO_GTX.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file FIFO_GTX.edif ...
ngc2edif: Total memory usage is 90556 kilobytes

Release 14.2 - ngc2edif P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design frame_buff_mem.ngc ...
WARNING:NetListWriters:298 - No output is written to frame_buff_mem.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file frame_buff_mem.edif ...
ngc2edif: Total memory usage is 90556 kilobytes

Release 14.2 - ngc2edif P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design core_gamma_table.ngc ...
WARNING:NetListWriters:298 - No output is written to core_gamma_table.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file core_gamma_table.edif ...
ngc2edif: Total memory usage is 89596 kilobytes

Release 14.2 - ngc2edif P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design core_wb_ram.ngc ...
WARNING:NetListWriters:298 - No output is written to core_wb_ram.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file core_wb_ram.edif ...
ngc2edif: Total memory usage is 89532 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design GD_N_C_RP.ngc ...
WARNING:NetListWriters:298 - No output is written to GD_N_C_RP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus MAIN_CONTROLi/CONFIG2<25 : 0> on block
   GD_N_C_RP is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   G_DRIVEi/g_drive_controller_shif_register_i/config_data<41 : 2> on block
   GD_N_C_RP is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus MAIN_CONTROLi/digimax<6 : 0> on block
   GD_N_C_RP is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   MAIN_CONTROLi/digimax[6]_GND_57_o_mux_39_OUT<6 : 0> on block GD_N_C_RP is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   ETH_DRIVEi/ETH_RXi/Madd_DATA_IN[7]_GND_16_o_add_89_OUT_cy<4 : 2> on block
   GD_N_C_RP is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   ETH_DRIVEi/ETH_RXi/POS_X[3]_GND_16_o_wide_mux_464_OUT<10 : 4> on block
   GD_N_C_RP is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ETH_DRIVEi/XLXI_44/REG<15 : 6> on block
   GD_N_C_RP is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   ETH_DRIVEi/ETH_TX2i/state[4]_DATA_BUFF[7]_wide_mux_37_OUT<7 : 0> on block
   GD_N_C_RP is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ETH_DRIVEi/ETH_TX2i/DATA_BUFF<7 : 0> on
   block GD_N_C_RP is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   ETH_DRIVEi/ETH_TX1i/state[4]_DATA_BUFF[7]_wide_mux_37_OUT<7 : 0> on block
   GD_N_C_RP is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ETH_DRIVEi/ETH_TX1i/DATA_BUFF<7 : 0> on
   block GD_N_C_RP is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus G_DRIVEi/ee_prom_control_i/next_state<3
   : 0> on block GD_N_C_RP is not reconstructed, because there are some missing
   bus signals.
  finished :Prep
Writing EDIF netlist file GD_N_C_RP.edif ...
ngc2edif: Total memory usage is 89644 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design core_wb_ram.ngc ...
WARNING:NetListWriters:298 - No output is written to core_wb_ram.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file core_wb_ram.edif ...
ngc2edif: Total memory usage is 78380 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design core_gamma_table.ngc ...
WARNING:NetListWriters:298 - No output is written to core_gamma_table.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file core_gamma_table.edif ...
ngc2edif: Total memory usage is 78572 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design FIFO_GTX.ngc ...
WARNING:NetListWriters:298 - No output is written to FIFO_GTX.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file FIFO_GTX.edif ...
ngc2edif: Total memory usage is 78828 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design frame_buff_mem.ngc ...
WARNING:NetListWriters:298 - No output is written to frame_buff_mem.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file frame_buff_mem.edif ...
ngc2edif: Total memory usage is 79660 kilobytes

