{
  "module_name": "registers.h",
  "hash_id": "5304dc9adb8f2836b145fdde7e2bb7727668b53f243b350d20ebf1400929b6f1",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/intel/avs/registers.h",
  "human_readable_source": " \n \n\n#ifndef __SOUND_SOC_INTEL_AVS_REGS_H\n#define __SOUND_SOC_INTEL_AVS_REGS_H\n\n#define AZX_PCIREG_PGCTL\t\t0x44\n#define AZX_PCIREG_CGCTL\t\t0x48\n#define AZX_PGCTL_LSRMD_MASK\t\tBIT(4)\n#define AZX_CGCTL_MISCBDCGE_MASK\tBIT(6)\n#define AZX_VS_EM2_L1SEN\t\tBIT(13)\n#define AZX_VS_EM2_DUM\t\t\tBIT(23)\n\n \n#define AVS_ADSP_GEN_BASE\t\t0x0\n#define AVS_ADSP_REG_ADSPCS\t\t(AVS_ADSP_GEN_BASE + 0x04)\n#define AVS_ADSP_REG_ADSPIC\t\t(AVS_ADSP_GEN_BASE + 0x08)\n#define AVS_ADSP_REG_ADSPIS\t\t(AVS_ADSP_GEN_BASE + 0x0C)\n\n#define AVS_ADSP_ADSPIC_IPC\t\tBIT(0)\n#define AVS_ADSP_ADSPIC_CLDMA\t\tBIT(1)\n#define AVS_ADSP_ADSPIS_IPC\t\tBIT(0)\n#define AVS_ADSP_ADSPIS_CLDMA\t\tBIT(1)\n\n#define AVS_ADSPCS_CRST_MASK(cm)\t(cm)\n#define AVS_ADSPCS_CSTALL_MASK(cm)\t((cm) << 8)\n#define AVS_ADSPCS_SPA_MASK(cm)\t\t((cm) << 16)\n#define AVS_ADSPCS_CPA_MASK(cm)\t\t((cm) << 24)\n#define AVS_MAIN_CORE_MASK\t\tBIT(0)\n\n#define AVS_ADSP_HIPCCTL_BUSY\t\tBIT(0)\n#define AVS_ADSP_HIPCCTL_DONE\t\tBIT(1)\n\n \n#define SKL_ADSP_IPC_BASE\t\t0x40\n#define SKL_ADSP_REG_HIPCT\t\t(SKL_ADSP_IPC_BASE + 0x00)\n#define SKL_ADSP_REG_HIPCTE\t\t(SKL_ADSP_IPC_BASE + 0x04)\n#define SKL_ADSP_REG_HIPCI\t\t(SKL_ADSP_IPC_BASE + 0x08)\n#define SKL_ADSP_REG_HIPCIE\t\t(SKL_ADSP_IPC_BASE + 0x0C)\n#define SKL_ADSP_REG_HIPCCTL\t\t(SKL_ADSP_IPC_BASE + 0x10)\n\n#define SKL_ADSP_HIPCI_BUSY\t\tBIT(31)\n#define SKL_ADSP_HIPCIE_DONE\t\tBIT(30)\n#define SKL_ADSP_HIPCT_BUSY\t\tBIT(31)\n\n \n#define SKL_ADSP_SRAM_BASE_OFFSET\t0x8000\n#define SKL_ADSP_SRAM_WINDOW_SIZE\t0x2000\n#define APL_ADSP_SRAM_BASE_OFFSET\t0x80000\n#define APL_ADSP_SRAM_WINDOW_SIZE\t0x20000\n\n \n#define AVS_FW_REG_BASE(adev)\t\t((adev)->spec->sram_base_offset)\n#define AVS_FW_REG_STATUS(adev)\t\t(AVS_FW_REG_BASE(adev) + 0x0)\n#define AVS_FW_REG_ERROR_CODE(adev)\t(AVS_FW_REG_BASE(adev) + 0x4)\n\n#define AVS_WINDOW_CHUNK_SIZE\t\tPAGE_SIZE\n#define AVS_FW_REGS_SIZE\t\tAVS_WINDOW_CHUNK_SIZE\n#define AVS_FW_REGS_WINDOW\t\t0\n \n#define AVS_UPLINK_WINDOW\t\tAVS_FW_REGS_WINDOW\n \n#define AVS_DOWNLINK_WINDOW\t\t1\n#define AVS_DEBUG_WINDOW\t\t2\n\n \n#define avs_sram_offset(adev, window_idx) \\\n\t((adev)->spec->sram_base_offset + \\\n\t (adev)->spec->sram_window_size * (window_idx))\n\n#define avs_sram_addr(adev, window_idx) \\\n\t((adev)->dsp_ba + avs_sram_offset(adev, window_idx))\n\n#define avs_uplink_addr(adev) \\\n\t(avs_sram_addr(adev, AVS_UPLINK_WINDOW) + AVS_FW_REGS_SIZE)\n#define avs_downlink_addr(adev) \\\n\tavs_sram_addr(adev, AVS_DOWNLINK_WINDOW)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}